
Bai7_TouchScreen.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009380  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000317c  08009510  08009510  0000a510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c68c  0800c68c  0000e0b8  2**0
                  CONTENTS
  4 .ARM          00000008  0800c68c  0800c68c  0000d68c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c694  0800c694  0000e0b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c694  0800c694  0000d694  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c698  0800c698  0000d698  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b8  20000000  0800c69c  0000e000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e0b8  2**0
                  CONTENTS
 10 .bss          00000d80  200000b8  200000b8  0000e0b8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000e38  20000e38  0000e0b8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e0b8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015ff7  00000000  00000000  0000e0e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004195  00000000  00000000  000240df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015a0  00000000  00000000  00028278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010a3  00000000  00000000  00029818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026d56  00000000  00000000  0002a8bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001dfcb  00000000  00000000  00051611  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000df8f0  00000000  00000000  0006f5dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014eecc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006414  00000000  00000000  0014ef10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000009a  00000000  00000000  00155324  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000b8 	.word	0x200000b8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080094f8 	.word	0x080094f8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000bc 	.word	0x200000bc
 80001cc:	080094f8 	.word	0x080094f8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2uiz>:
 8000b48:	004a      	lsls	r2, r1, #1
 8000b4a:	d211      	bcs.n	8000b70 <__aeabi_d2uiz+0x28>
 8000b4c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b50:	d211      	bcs.n	8000b76 <__aeabi_d2uiz+0x2e>
 8000b52:	d50d      	bpl.n	8000b70 <__aeabi_d2uiz+0x28>
 8000b54:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b5c:	d40e      	bmi.n	8000b7c <__aeabi_d2uiz+0x34>
 8000b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b62:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b6e:	4770      	bx	lr
 8000b70:	f04f 0000 	mov.w	r0, #0
 8000b74:	4770      	bx	lr
 8000b76:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_d2uiz+0x3a>
 8000b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0000 	mov.w	r0, #0
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_uldivmod>:
 8000b88:	b953      	cbnz	r3, 8000ba0 <__aeabi_uldivmod+0x18>
 8000b8a:	b94a      	cbnz	r2, 8000ba0 <__aeabi_uldivmod+0x18>
 8000b8c:	2900      	cmp	r1, #0
 8000b8e:	bf08      	it	eq
 8000b90:	2800      	cmpeq	r0, #0
 8000b92:	bf1c      	itt	ne
 8000b94:	f04f 31ff 	movne.w	r1, #4294967295
 8000b98:	f04f 30ff 	movne.w	r0, #4294967295
 8000b9c:	f000 b96a 	b.w	8000e74 <__aeabi_idiv0>
 8000ba0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ba4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ba8:	f000 f806 	bl	8000bb8 <__udivmoddi4>
 8000bac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb4:	b004      	add	sp, #16
 8000bb6:	4770      	bx	lr

08000bb8 <__udivmoddi4>:
 8000bb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bbc:	9d08      	ldr	r5, [sp, #32]
 8000bbe:	460c      	mov	r4, r1
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d14e      	bne.n	8000c62 <__udivmoddi4+0xaa>
 8000bc4:	4694      	mov	ip, r2
 8000bc6:	458c      	cmp	ip, r1
 8000bc8:	4686      	mov	lr, r0
 8000bca:	fab2 f282 	clz	r2, r2
 8000bce:	d962      	bls.n	8000c96 <__udivmoddi4+0xde>
 8000bd0:	b14a      	cbz	r2, 8000be6 <__udivmoddi4+0x2e>
 8000bd2:	f1c2 0320 	rsb	r3, r2, #32
 8000bd6:	4091      	lsls	r1, r2
 8000bd8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bdc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000be0:	4319      	orrs	r1, r3
 8000be2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000be6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bea:	fa1f f68c 	uxth.w	r6, ip
 8000bee:	fbb1 f4f7 	udiv	r4, r1, r7
 8000bf2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bf6:	fb07 1114 	mls	r1, r7, r4, r1
 8000bfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bfe:	fb04 f106 	mul.w	r1, r4, r6
 8000c02:	4299      	cmp	r1, r3
 8000c04:	d90a      	bls.n	8000c1c <__udivmoddi4+0x64>
 8000c06:	eb1c 0303 	adds.w	r3, ip, r3
 8000c0a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c0e:	f080 8112 	bcs.w	8000e36 <__udivmoddi4+0x27e>
 8000c12:	4299      	cmp	r1, r3
 8000c14:	f240 810f 	bls.w	8000e36 <__udivmoddi4+0x27e>
 8000c18:	3c02      	subs	r4, #2
 8000c1a:	4463      	add	r3, ip
 8000c1c:	1a59      	subs	r1, r3, r1
 8000c1e:	fa1f f38e 	uxth.w	r3, lr
 8000c22:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c26:	fb07 1110 	mls	r1, r7, r0, r1
 8000c2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2e:	fb00 f606 	mul.w	r6, r0, r6
 8000c32:	429e      	cmp	r6, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x94>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c3e:	f080 80fc 	bcs.w	8000e3a <__udivmoddi4+0x282>
 8000c42:	429e      	cmp	r6, r3
 8000c44:	f240 80f9 	bls.w	8000e3a <__udivmoddi4+0x282>
 8000c48:	4463      	add	r3, ip
 8000c4a:	3802      	subs	r0, #2
 8000c4c:	1b9b      	subs	r3, r3, r6
 8000c4e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c52:	2100      	movs	r1, #0
 8000c54:	b11d      	cbz	r5, 8000c5e <__udivmoddi4+0xa6>
 8000c56:	40d3      	lsrs	r3, r2
 8000c58:	2200      	movs	r2, #0
 8000c5a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c62:	428b      	cmp	r3, r1
 8000c64:	d905      	bls.n	8000c72 <__udivmoddi4+0xba>
 8000c66:	b10d      	cbz	r5, 8000c6c <__udivmoddi4+0xb4>
 8000c68:	e9c5 0100 	strd	r0, r1, [r5]
 8000c6c:	2100      	movs	r1, #0
 8000c6e:	4608      	mov	r0, r1
 8000c70:	e7f5      	b.n	8000c5e <__udivmoddi4+0xa6>
 8000c72:	fab3 f183 	clz	r1, r3
 8000c76:	2900      	cmp	r1, #0
 8000c78:	d146      	bne.n	8000d08 <__udivmoddi4+0x150>
 8000c7a:	42a3      	cmp	r3, r4
 8000c7c:	d302      	bcc.n	8000c84 <__udivmoddi4+0xcc>
 8000c7e:	4290      	cmp	r0, r2
 8000c80:	f0c0 80f0 	bcc.w	8000e64 <__udivmoddi4+0x2ac>
 8000c84:	1a86      	subs	r6, r0, r2
 8000c86:	eb64 0303 	sbc.w	r3, r4, r3
 8000c8a:	2001      	movs	r0, #1
 8000c8c:	2d00      	cmp	r5, #0
 8000c8e:	d0e6      	beq.n	8000c5e <__udivmoddi4+0xa6>
 8000c90:	e9c5 6300 	strd	r6, r3, [r5]
 8000c94:	e7e3      	b.n	8000c5e <__udivmoddi4+0xa6>
 8000c96:	2a00      	cmp	r2, #0
 8000c98:	f040 8090 	bne.w	8000dbc <__udivmoddi4+0x204>
 8000c9c:	eba1 040c 	sub.w	r4, r1, ip
 8000ca0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ca4:	fa1f f78c 	uxth.w	r7, ip
 8000ca8:	2101      	movs	r1, #1
 8000caa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cb2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cb6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cba:	fb07 f006 	mul.w	r0, r7, r6
 8000cbe:	4298      	cmp	r0, r3
 8000cc0:	d908      	bls.n	8000cd4 <__udivmoddi4+0x11c>
 8000cc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cc6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cca:	d202      	bcs.n	8000cd2 <__udivmoddi4+0x11a>
 8000ccc:	4298      	cmp	r0, r3
 8000cce:	f200 80cd 	bhi.w	8000e6c <__udivmoddi4+0x2b4>
 8000cd2:	4626      	mov	r6, r4
 8000cd4:	1a1c      	subs	r4, r3, r0
 8000cd6:	fa1f f38e 	uxth.w	r3, lr
 8000cda:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cde:	fb08 4410 	mls	r4, r8, r0, r4
 8000ce2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ce6:	fb00 f707 	mul.w	r7, r0, r7
 8000cea:	429f      	cmp	r7, r3
 8000cec:	d908      	bls.n	8000d00 <__udivmoddi4+0x148>
 8000cee:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000cf6:	d202      	bcs.n	8000cfe <__udivmoddi4+0x146>
 8000cf8:	429f      	cmp	r7, r3
 8000cfa:	f200 80b0 	bhi.w	8000e5e <__udivmoddi4+0x2a6>
 8000cfe:	4620      	mov	r0, r4
 8000d00:	1bdb      	subs	r3, r3, r7
 8000d02:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d06:	e7a5      	b.n	8000c54 <__udivmoddi4+0x9c>
 8000d08:	f1c1 0620 	rsb	r6, r1, #32
 8000d0c:	408b      	lsls	r3, r1
 8000d0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d12:	431f      	orrs	r7, r3
 8000d14:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d18:	fa04 f301 	lsl.w	r3, r4, r1
 8000d1c:	ea43 030c 	orr.w	r3, r3, ip
 8000d20:	40f4      	lsrs	r4, r6
 8000d22:	fa00 f801 	lsl.w	r8, r0, r1
 8000d26:	0c38      	lsrs	r0, r7, #16
 8000d28:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d2c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d30:	fa1f fc87 	uxth.w	ip, r7
 8000d34:	fb00 441e 	mls	r4, r0, lr, r4
 8000d38:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d3c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d40:	45a1      	cmp	r9, r4
 8000d42:	fa02 f201 	lsl.w	r2, r2, r1
 8000d46:	d90a      	bls.n	8000d5e <__udivmoddi4+0x1a6>
 8000d48:	193c      	adds	r4, r7, r4
 8000d4a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d4e:	f080 8084 	bcs.w	8000e5a <__udivmoddi4+0x2a2>
 8000d52:	45a1      	cmp	r9, r4
 8000d54:	f240 8081 	bls.w	8000e5a <__udivmoddi4+0x2a2>
 8000d58:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d5c:	443c      	add	r4, r7
 8000d5e:	eba4 0409 	sub.w	r4, r4, r9
 8000d62:	fa1f f983 	uxth.w	r9, r3
 8000d66:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d6a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d6e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d72:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d76:	45a4      	cmp	ip, r4
 8000d78:	d907      	bls.n	8000d8a <__udivmoddi4+0x1d2>
 8000d7a:	193c      	adds	r4, r7, r4
 8000d7c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d80:	d267      	bcs.n	8000e52 <__udivmoddi4+0x29a>
 8000d82:	45a4      	cmp	ip, r4
 8000d84:	d965      	bls.n	8000e52 <__udivmoddi4+0x29a>
 8000d86:	3b02      	subs	r3, #2
 8000d88:	443c      	add	r4, r7
 8000d8a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000d8e:	fba0 9302 	umull	r9, r3, r0, r2
 8000d92:	eba4 040c 	sub.w	r4, r4, ip
 8000d96:	429c      	cmp	r4, r3
 8000d98:	46ce      	mov	lr, r9
 8000d9a:	469c      	mov	ip, r3
 8000d9c:	d351      	bcc.n	8000e42 <__udivmoddi4+0x28a>
 8000d9e:	d04e      	beq.n	8000e3e <__udivmoddi4+0x286>
 8000da0:	b155      	cbz	r5, 8000db8 <__udivmoddi4+0x200>
 8000da2:	ebb8 030e 	subs.w	r3, r8, lr
 8000da6:	eb64 040c 	sbc.w	r4, r4, ip
 8000daa:	fa04 f606 	lsl.w	r6, r4, r6
 8000dae:	40cb      	lsrs	r3, r1
 8000db0:	431e      	orrs	r6, r3
 8000db2:	40cc      	lsrs	r4, r1
 8000db4:	e9c5 6400 	strd	r6, r4, [r5]
 8000db8:	2100      	movs	r1, #0
 8000dba:	e750      	b.n	8000c5e <__udivmoddi4+0xa6>
 8000dbc:	f1c2 0320 	rsb	r3, r2, #32
 8000dc0:	fa20 f103 	lsr.w	r1, r0, r3
 8000dc4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dc8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dcc:	4094      	lsls	r4, r2
 8000dce:	430c      	orrs	r4, r1
 8000dd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000dd4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000dd8:	fa1f f78c 	uxth.w	r7, ip
 8000ddc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000de0:	fb08 3110 	mls	r1, r8, r0, r3
 8000de4:	0c23      	lsrs	r3, r4, #16
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f107 	mul.w	r1, r0, r7
 8000dee:	4299      	cmp	r1, r3
 8000df0:	d908      	bls.n	8000e04 <__udivmoddi4+0x24c>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000dfa:	d22c      	bcs.n	8000e56 <__udivmoddi4+0x29e>
 8000dfc:	4299      	cmp	r1, r3
 8000dfe:	d92a      	bls.n	8000e56 <__udivmoddi4+0x29e>
 8000e00:	3802      	subs	r0, #2
 8000e02:	4463      	add	r3, ip
 8000e04:	1a5b      	subs	r3, r3, r1
 8000e06:	b2a4      	uxth	r4, r4
 8000e08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e14:	fb01 f307 	mul.w	r3, r1, r7
 8000e18:	42a3      	cmp	r3, r4
 8000e1a:	d908      	bls.n	8000e2e <__udivmoddi4+0x276>
 8000e1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e20:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e24:	d213      	bcs.n	8000e4e <__udivmoddi4+0x296>
 8000e26:	42a3      	cmp	r3, r4
 8000e28:	d911      	bls.n	8000e4e <__udivmoddi4+0x296>
 8000e2a:	3902      	subs	r1, #2
 8000e2c:	4464      	add	r4, ip
 8000e2e:	1ae4      	subs	r4, r4, r3
 8000e30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e34:	e739      	b.n	8000caa <__udivmoddi4+0xf2>
 8000e36:	4604      	mov	r4, r0
 8000e38:	e6f0      	b.n	8000c1c <__udivmoddi4+0x64>
 8000e3a:	4608      	mov	r0, r1
 8000e3c:	e706      	b.n	8000c4c <__udivmoddi4+0x94>
 8000e3e:	45c8      	cmp	r8, r9
 8000e40:	d2ae      	bcs.n	8000da0 <__udivmoddi4+0x1e8>
 8000e42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e4a:	3801      	subs	r0, #1
 8000e4c:	e7a8      	b.n	8000da0 <__udivmoddi4+0x1e8>
 8000e4e:	4631      	mov	r1, r6
 8000e50:	e7ed      	b.n	8000e2e <__udivmoddi4+0x276>
 8000e52:	4603      	mov	r3, r0
 8000e54:	e799      	b.n	8000d8a <__udivmoddi4+0x1d2>
 8000e56:	4630      	mov	r0, r6
 8000e58:	e7d4      	b.n	8000e04 <__udivmoddi4+0x24c>
 8000e5a:	46d6      	mov	lr, sl
 8000e5c:	e77f      	b.n	8000d5e <__udivmoddi4+0x1a6>
 8000e5e:	4463      	add	r3, ip
 8000e60:	3802      	subs	r0, #2
 8000e62:	e74d      	b.n	8000d00 <__udivmoddi4+0x148>
 8000e64:	4606      	mov	r6, r0
 8000e66:	4623      	mov	r3, r4
 8000e68:	4608      	mov	r0, r1
 8000e6a:	e70f      	b.n	8000c8c <__udivmoddi4+0xd4>
 8000e6c:	3e02      	subs	r6, #2
 8000e6e:	4463      	add	r3, ip
 8000e70:	e730      	b.n	8000cd4 <__udivmoddi4+0x11c>
 8000e72:	bf00      	nop

08000e74 <__aeabi_idiv0>:
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop

08000e78 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b084      	sub	sp, #16
 8000e7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e7e:	463b      	mov	r3, r7
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
 8000e84:	605a      	str	r2, [r3, #4]
 8000e86:	609a      	str	r2, [r3, #8]
 8000e88:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000e8a:	4b3d      	ldr	r3, [pc, #244]	@ (8000f80 <MX_ADC1_Init+0x108>)
 8000e8c:	4a3d      	ldr	r2, [pc, #244]	@ (8000f84 <MX_ADC1_Init+0x10c>)
 8000e8e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000e90:	4b3b      	ldr	r3, [pc, #236]	@ (8000f80 <MX_ADC1_Init+0x108>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e96:	4b3a      	ldr	r3, [pc, #232]	@ (8000f80 <MX_ADC1_Init+0x108>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000e9c:	4b38      	ldr	r3, [pc, #224]	@ (8000f80 <MX_ADC1_Init+0x108>)
 8000e9e:	2201      	movs	r2, #1
 8000ea0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ea2:	4b37      	ldr	r3, [pc, #220]	@ (8000f80 <MX_ADC1_Init+0x108>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ea8:	4b35      	ldr	r3, [pc, #212]	@ (8000f80 <MX_ADC1_Init+0x108>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000eb0:	4b33      	ldr	r3, [pc, #204]	@ (8000f80 <MX_ADC1_Init+0x108>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000eb6:	4b32      	ldr	r3, [pc, #200]	@ (8000f80 <MX_ADC1_Init+0x108>)
 8000eb8:	4a33      	ldr	r2, [pc, #204]	@ (8000f88 <MX_ADC1_Init+0x110>)
 8000eba:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ebc:	4b30      	ldr	r3, [pc, #192]	@ (8000f80 <MX_ADC1_Init+0x108>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8000ec2:	4b2f      	ldr	r3, [pc, #188]	@ (8000f80 <MX_ADC1_Init+0x108>)
 8000ec4:	2205      	movs	r2, #5
 8000ec6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000ec8:	4b2d      	ldr	r3, [pc, #180]	@ (8000f80 <MX_ADC1_Init+0x108>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ed0:	4b2b      	ldr	r3, [pc, #172]	@ (8000f80 <MX_ADC1_Init+0x108>)
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ed6:	482a      	ldr	r0, [pc, #168]	@ (8000f80 <MX_ADC1_Init+0x108>)
 8000ed8:	f003 fa18 	bl	800430c <HAL_ADC_Init>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d001      	beq.n	8000ee6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000ee2:	f001 fb27 	bl	8002534 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000ee6:	2308      	movs	r3, #8
 8000ee8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000eea:	2301      	movs	r3, #1
 8000eec:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ef2:	463b      	mov	r3, r7
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4822      	ldr	r0, [pc, #136]	@ (8000f80 <MX_ADC1_Init+0x108>)
 8000ef8:	f003 fa4c 	bl	8004394 <HAL_ADC_ConfigChannel>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d001      	beq.n	8000f06 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000f02:	f001 fb17 	bl	8002534 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000f06:	2309      	movs	r3, #9
 8000f08:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000f0a:	2302      	movs	r3, #2
 8000f0c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f0e:	463b      	mov	r3, r7
 8000f10:	4619      	mov	r1, r3
 8000f12:	481b      	ldr	r0, [pc, #108]	@ (8000f80 <MX_ADC1_Init+0x108>)
 8000f14:	f003 fa3e 	bl	8004394 <HAL_ADC_ConfigChannel>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000f1e:	f001 fb09 	bl	8002534 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000f22:	230a      	movs	r3, #10
 8000f24:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000f26:	2303      	movs	r3, #3
 8000f28:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f2a:	463b      	mov	r3, r7
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	4814      	ldr	r0, [pc, #80]	@ (8000f80 <MX_ADC1_Init+0x108>)
 8000f30:	f003 fa30 	bl	8004394 <HAL_ADC_ConfigChannel>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8000f3a:	f001 fafb 	bl	8002534 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000f3e:	230b      	movs	r3, #11
 8000f40:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000f42:	2304      	movs	r3, #4
 8000f44:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f46:	463b      	mov	r3, r7
 8000f48:	4619      	mov	r1, r3
 8000f4a:	480d      	ldr	r0, [pc, #52]	@ (8000f80 <MX_ADC1_Init+0x108>)
 8000f4c:	f003 fa22 	bl	8004394 <HAL_ADC_ConfigChannel>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000f56:	f001 faed 	bl	8002534 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000f5a:	230c      	movs	r3, #12
 8000f5c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000f5e:	2305      	movs	r3, #5
 8000f60:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f62:	463b      	mov	r3, r7
 8000f64:	4619      	mov	r1, r3
 8000f66:	4806      	ldr	r0, [pc, #24]	@ (8000f80 <MX_ADC1_Init+0x108>)
 8000f68:	f003 fa14 	bl	8004394 <HAL_ADC_ConfigChannel>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000f72:	f001 fadf 	bl	8002534 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f76:	bf00      	nop
 8000f78:	3710      	adds	r7, #16
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	200000d4 	.word	0x200000d4
 8000f84:	40012000 	.word	0x40012000
 8000f88:	0f000001 	.word	0x0f000001

08000f8c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b08a      	sub	sp, #40	@ 0x28
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f94:	f107 0314 	add.w	r3, r7, #20
 8000f98:	2200      	movs	r2, #0
 8000f9a:	601a      	str	r2, [r3, #0]
 8000f9c:	605a      	str	r2, [r3, #4]
 8000f9e:	609a      	str	r2, [r3, #8]
 8000fa0:	60da      	str	r2, [r3, #12]
 8000fa2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a3c      	ldr	r2, [pc, #240]	@ (800109c <HAL_ADC_MspInit+0x110>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d171      	bne.n	8001092 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fae:	2300      	movs	r3, #0
 8000fb0:	613b      	str	r3, [r7, #16]
 8000fb2:	4b3b      	ldr	r3, [pc, #236]	@ (80010a0 <HAL_ADC_MspInit+0x114>)
 8000fb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fb6:	4a3a      	ldr	r2, [pc, #232]	@ (80010a0 <HAL_ADC_MspInit+0x114>)
 8000fb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fbc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fbe:	4b38      	ldr	r3, [pc, #224]	@ (80010a0 <HAL_ADC_MspInit+0x114>)
 8000fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fc6:	613b      	str	r3, [r7, #16]
 8000fc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fca:	2300      	movs	r3, #0
 8000fcc:	60fb      	str	r3, [r7, #12]
 8000fce:	4b34      	ldr	r3, [pc, #208]	@ (80010a0 <HAL_ADC_MspInit+0x114>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd2:	4a33      	ldr	r2, [pc, #204]	@ (80010a0 <HAL_ADC_MspInit+0x114>)
 8000fd4:	f043 0304 	orr.w	r3, r3, #4
 8000fd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fda:	4b31      	ldr	r3, [pc, #196]	@ (80010a0 <HAL_ADC_MspInit+0x114>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fde:	f003 0304 	and.w	r3, r3, #4
 8000fe2:	60fb      	str	r3, [r7, #12]
 8000fe4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	60bb      	str	r3, [r7, #8]
 8000fea:	4b2d      	ldr	r3, [pc, #180]	@ (80010a0 <HAL_ADC_MspInit+0x114>)
 8000fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fee:	4a2c      	ldr	r2, [pc, #176]	@ (80010a0 <HAL_ADC_MspInit+0x114>)
 8000ff0:	f043 0302 	orr.w	r3, r3, #2
 8000ff4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ff6:	4b2a      	ldr	r3, [pc, #168]	@ (80010a0 <HAL_ADC_MspInit+0x114>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffa:	f003 0302 	and.w	r3, r3, #2
 8000ffe:	60bb      	str	r3, [r7, #8]
 8001000:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001002:	2307      	movs	r3, #7
 8001004:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001006:	2303      	movs	r3, #3
 8001008:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100a:	2300      	movs	r3, #0
 800100c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800100e:	f107 0314 	add.w	r3, r7, #20
 8001012:	4619      	mov	r1, r3
 8001014:	4823      	ldr	r0, [pc, #140]	@ (80010a4 <HAL_ADC_MspInit+0x118>)
 8001016:	f003 ffd7 	bl	8004fc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800101a:	2303      	movs	r3, #3
 800101c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800101e:	2303      	movs	r3, #3
 8001020:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001022:	2300      	movs	r3, #0
 8001024:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001026:	f107 0314 	add.w	r3, r7, #20
 800102a:	4619      	mov	r1, r3
 800102c:	481e      	ldr	r0, [pc, #120]	@ (80010a8 <HAL_ADC_MspInit+0x11c>)
 800102e:	f003 ffcb 	bl	8004fc8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001032:	4b1e      	ldr	r3, [pc, #120]	@ (80010ac <HAL_ADC_MspInit+0x120>)
 8001034:	4a1e      	ldr	r2, [pc, #120]	@ (80010b0 <HAL_ADC_MspInit+0x124>)
 8001036:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001038:	4b1c      	ldr	r3, [pc, #112]	@ (80010ac <HAL_ADC_MspInit+0x120>)
 800103a:	2200      	movs	r2, #0
 800103c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800103e:	4b1b      	ldr	r3, [pc, #108]	@ (80010ac <HAL_ADC_MspInit+0x120>)
 8001040:	2200      	movs	r2, #0
 8001042:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001044:	4b19      	ldr	r3, [pc, #100]	@ (80010ac <HAL_ADC_MspInit+0x120>)
 8001046:	2200      	movs	r2, #0
 8001048:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800104a:	4b18      	ldr	r3, [pc, #96]	@ (80010ac <HAL_ADC_MspInit+0x120>)
 800104c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001050:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001052:	4b16      	ldr	r3, [pc, #88]	@ (80010ac <HAL_ADC_MspInit+0x120>)
 8001054:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001058:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800105a:	4b14      	ldr	r3, [pc, #80]	@ (80010ac <HAL_ADC_MspInit+0x120>)
 800105c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001060:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001062:	4b12      	ldr	r3, [pc, #72]	@ (80010ac <HAL_ADC_MspInit+0x120>)
 8001064:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001068:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800106a:	4b10      	ldr	r3, [pc, #64]	@ (80010ac <HAL_ADC_MspInit+0x120>)
 800106c:	2200      	movs	r2, #0
 800106e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001070:	4b0e      	ldr	r3, [pc, #56]	@ (80010ac <HAL_ADC_MspInit+0x120>)
 8001072:	2200      	movs	r2, #0
 8001074:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001076:	480d      	ldr	r0, [pc, #52]	@ (80010ac <HAL_ADC_MspInit+0x120>)
 8001078:	f003 fcbc 	bl	80049f4 <HAL_DMA_Init>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8001082:	f001 fa57 	bl	8002534 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	4a08      	ldr	r2, [pc, #32]	@ (80010ac <HAL_ADC_MspInit+0x120>)
 800108a:	639a      	str	r2, [r3, #56]	@ 0x38
 800108c:	4a07      	ldr	r2, [pc, #28]	@ (80010ac <HAL_ADC_MspInit+0x120>)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001092:	bf00      	nop
 8001094:	3728      	adds	r7, #40	@ 0x28
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	40012000 	.word	0x40012000
 80010a0:	40023800 	.word	0x40023800
 80010a4:	40020800 	.word	0x40020800
 80010a8:	40020400 	.word	0x40020400
 80010ac:	2000011c 	.word	0x2000011c
 80010b0:	40026410 	.word	0x40026410

080010b4 <at24c_init>:


static uint8_t at24c_Check(void);

void at24c_init(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
	at24c_Check();
 80010b8:	f000 f83c 	bl	8001134 <at24c_Check>
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}

080010c0 <at24c_ReadOneByte>:

uint8_t at24c_ReadOneByte(uint16_t ReadAddr)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b088      	sub	sp, #32
 80010c4:	af04      	add	r7, sp, #16
 80010c6:	4603      	mov	r3, r0
 80010c8:	80fb      	strh	r3, [r7, #6]
	uint8_t temp=0;
 80010ca:	2300      	movs	r3, #0
 80010cc:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Read(&hi2c1, 0xA0, ReadAddr, I2C_MEMADD_SIZE_16BIT, &temp, 1, 10);
 80010ce:	88fa      	ldrh	r2, [r7, #6]
 80010d0:	230a      	movs	r3, #10
 80010d2:	9302      	str	r3, [sp, #8]
 80010d4:	2301      	movs	r3, #1
 80010d6:	9301      	str	r3, [sp, #4]
 80010d8:	f107 030f 	add.w	r3, r7, #15
 80010dc:	9300      	str	r3, [sp, #0]
 80010de:	2310      	movs	r3, #16
 80010e0:	21a0      	movs	r1, #160	@ 0xa0
 80010e2:	4804      	ldr	r0, [pc, #16]	@ (80010f4 <at24c_ReadOneByte+0x34>)
 80010e4:	f004 fb96 	bl	8005814 <HAL_I2C_Mem_Read>
	return temp;
 80010e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3710      	adds	r7, #16
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	200001d0 	.word	0x200001d0

080010f8 <at24c_WriteOneByte>:

void at24c_WriteOneByte(uint16_t WriteAddr,uint8_t DataToWrite)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b086      	sub	sp, #24
 80010fc:	af04      	add	r7, sp, #16
 80010fe:	4603      	mov	r3, r0
 8001100:	460a      	mov	r2, r1
 8001102:	80fb      	strh	r3, [r7, #6]
 8001104:	4613      	mov	r3, r2
 8001106:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Write(&hi2c1, 0xA0, WriteAddr, I2C_MEMADD_SIZE_16BIT, &DataToWrite, 1, 10);
 8001108:	88fa      	ldrh	r2, [r7, #6]
 800110a:	230a      	movs	r3, #10
 800110c:	9302      	str	r3, [sp, #8]
 800110e:	2301      	movs	r3, #1
 8001110:	9301      	str	r3, [sp, #4]
 8001112:	1d7b      	adds	r3, r7, #5
 8001114:	9300      	str	r3, [sp, #0]
 8001116:	2310      	movs	r3, #16
 8001118:	21a0      	movs	r1, #160	@ 0xa0
 800111a:	4805      	ldr	r0, [pc, #20]	@ (8001130 <at24c_WriteOneByte+0x38>)
 800111c:	f004 fa80 	bl	8005620 <HAL_I2C_Mem_Write>
	HAL_Delay(5);
 8001120:	2005      	movs	r0, #5
 8001122:	f003 f8cf 	bl	80042c4 <HAL_Delay>
}
 8001126:	bf00      	nop
 8001128:	3708      	adds	r7, #8
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	200001d0 	.word	0x200001d0

08001134 <at24c_Check>:

uint8_t at24c_Check(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
	uint8_t temp;
	temp=at24c_ReadOneByte(65535);
 800113a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800113e:	f7ff ffbf 	bl	80010c0 <at24c_ReadOneByte>
 8001142:	4603      	mov	r3, r0
 8001144:	71fb      	strb	r3, [r7, #7]
	if(temp==0X55)return 0;
 8001146:	79fb      	ldrb	r3, [r7, #7]
 8001148:	2b55      	cmp	r3, #85	@ 0x55
 800114a:	d101      	bne.n	8001150 <at24c_Check+0x1c>
 800114c:	2300      	movs	r3, #0
 800114e:	e010      	b.n	8001172 <at24c_Check+0x3e>
	else
	{
		at24c_WriteOneByte(65535,0X55);
 8001150:	2155      	movs	r1, #85	@ 0x55
 8001152:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001156:	f7ff ffcf 	bl	80010f8 <at24c_WriteOneByte>
	    temp=at24c_ReadOneByte(65535);
 800115a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800115e:	f7ff ffaf 	bl	80010c0 <at24c_ReadOneByte>
 8001162:	4603      	mov	r3, r0
 8001164:	71fb      	strb	r3, [r7, #7]
		if(temp==0X55)return 0;
 8001166:	79fb      	ldrb	r3, [r7, #7]
 8001168:	2b55      	cmp	r3, #85	@ 0x55
 800116a:	d101      	bne.n	8001170 <at24c_Check+0x3c>
 800116c:	2300      	movs	r3, #0
 800116e:	e000      	b.n	8001172 <at24c_Check+0x3e>
	}
	return 1;
 8001170:	2301      	movs	r3, #1
}
 8001172:	4618      	mov	r0, r3
 8001174:	3708      	adds	r7, #8
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}

0800117a <at24c_Read>:


void at24c_Read(uint16_t ReadAddr,uint8_t *pBuffer,uint16_t NumToRead)
{
 800117a:	b590      	push	{r4, r7, lr}
 800117c:	b083      	sub	sp, #12
 800117e:	af00      	add	r7, sp, #0
 8001180:	4603      	mov	r3, r0
 8001182:	6039      	str	r1, [r7, #0]
 8001184:	80fb      	strh	r3, [r7, #6]
 8001186:	4613      	mov	r3, r2
 8001188:	80bb      	strh	r3, [r7, #4]
	while(NumToRead)
 800118a:	e00d      	b.n	80011a8 <at24c_Read+0x2e>
	{
		*pBuffer++=at24c_ReadOneByte(ReadAddr++);
 800118c:	88fb      	ldrh	r3, [r7, #6]
 800118e:	1c5a      	adds	r2, r3, #1
 8001190:	80fa      	strh	r2, [r7, #6]
 8001192:	683c      	ldr	r4, [r7, #0]
 8001194:	1c62      	adds	r2, r4, #1
 8001196:	603a      	str	r2, [r7, #0]
 8001198:	4618      	mov	r0, r3
 800119a:	f7ff ff91 	bl	80010c0 <at24c_ReadOneByte>
 800119e:	4603      	mov	r3, r0
 80011a0:	7023      	strb	r3, [r4, #0]
		NumToRead--;
 80011a2:	88bb      	ldrh	r3, [r7, #4]
 80011a4:	3b01      	subs	r3, #1
 80011a6:	80bb      	strh	r3, [r7, #4]
	while(NumToRead)
 80011a8:	88bb      	ldrh	r3, [r7, #4]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d1ee      	bne.n	800118c <at24c_Read+0x12>
	}
}
 80011ae:	bf00      	nop
 80011b0:	bf00      	nop
 80011b2:	370c      	adds	r7, #12
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd90      	pop	{r4, r7, pc}

080011b8 <at24c_Write>:

void at24c_Write(uint16_t WriteAddr,uint8_t *pBuffer,uint16_t NumToWrite)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
 80011be:	4603      	mov	r3, r0
 80011c0:	6039      	str	r1, [r7, #0]
 80011c2:	80fb      	strh	r3, [r7, #6]
 80011c4:	4613      	mov	r3, r2
 80011c6:	80bb      	strh	r3, [r7, #4]
	while(NumToWrite--)
 80011c8:	e00c      	b.n	80011e4 <at24c_Write+0x2c>
	{
		at24c_WriteOneByte(WriteAddr,*pBuffer);
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	781a      	ldrb	r2, [r3, #0]
 80011ce:	88fb      	ldrh	r3, [r7, #6]
 80011d0:	4611      	mov	r1, r2
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff ff90 	bl	80010f8 <at24c_WriteOneByte>
		WriteAddr++;
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	3301      	adds	r3, #1
 80011dc:	80fb      	strh	r3, [r7, #6]
		pBuffer++;
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	3301      	adds	r3, #1
 80011e2:	603b      	str	r3, [r7, #0]
	while(NumToWrite--)
 80011e4:	88bb      	ldrh	r3, [r7, #4]
 80011e6:	1e5a      	subs	r2, r3, #1
 80011e8:	80ba      	strh	r2, [r7, #4]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d1ed      	bne.n	80011ca <at24c_Write+0x12>
	}
}
 80011ee:	bf00      	nop
 80011f0:	bf00      	nop
 80011f2:	3708      	adds	r7, #8
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <button_init>:
#include "button.h"

uint16_t button_count[16];
uint16_t spi_button = 0x0000;

void button_init(){
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80011fc:	2201      	movs	r2, #1
 80011fe:	2108      	movs	r1, #8
 8001200:	4802      	ldr	r0, [pc, #8]	@ (800120c <button_init+0x14>)
 8001202:	f004 f895 	bl	8005330 <HAL_GPIO_WritePin>
}
 8001206:	bf00      	nop
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	40020c00 	.word	0x40020c00

08001210 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001216:	2300      	movs	r3, #0
 8001218:	607b      	str	r3, [r7, #4]
 800121a:	4b0c      	ldr	r3, [pc, #48]	@ (800124c <MX_DMA_Init+0x3c>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121e:	4a0b      	ldr	r2, [pc, #44]	@ (800124c <MX_DMA_Init+0x3c>)
 8001220:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001224:	6313      	str	r3, [r2, #48]	@ 0x30
 8001226:	4b09      	ldr	r3, [pc, #36]	@ (800124c <MX_DMA_Init+0x3c>)
 8001228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800122a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800122e:	607b      	str	r3, [r7, #4]
 8001230:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001232:	2200      	movs	r2, #0
 8001234:	2100      	movs	r1, #0
 8001236:	2038      	movs	r0, #56	@ 0x38
 8001238:	f003 fba5 	bl	8004986 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800123c:	2038      	movs	r0, #56	@ 0x38
 800123e:	f003 fbbe 	bl	80049be <HAL_NVIC_EnableIRQ>

}
 8001242:	bf00      	nop
 8001244:	3708      	adds	r7, #8
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	40023800 	.word	0x40023800

08001250 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b08e      	sub	sp, #56	@ 0x38
 8001254:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8001256:	f107 031c 	add.w	r3, r7, #28
 800125a:	2200      	movs	r2, #0
 800125c:	601a      	str	r2, [r3, #0]
 800125e:	605a      	str	r2, [r3, #4]
 8001260:	609a      	str	r2, [r3, #8]
 8001262:	60da      	str	r2, [r3, #12]
 8001264:	611a      	str	r2, [r3, #16]
 8001266:	615a      	str	r2, [r3, #20]
 8001268:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 800126a:	463b      	mov	r3, r7
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	605a      	str	r2, [r3, #4]
 8001272:	609a      	str	r2, [r3, #8]
 8001274:	60da      	str	r2, [r3, #12]
 8001276:	611a      	str	r2, [r3, #16]
 8001278:	615a      	str	r2, [r3, #20]
 800127a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 800127c:	4b2f      	ldr	r3, [pc, #188]	@ (800133c <MX_FSMC_Init+0xec>)
 800127e:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 8001282:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001284:	4b2d      	ldr	r3, [pc, #180]	@ (800133c <MX_FSMC_Init+0xec>)
 8001286:	4a2e      	ldr	r2, [pc, #184]	@ (8001340 <MX_FSMC_Init+0xf0>)
 8001288:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 800128a:	4b2c      	ldr	r3, [pc, #176]	@ (800133c <MX_FSMC_Init+0xec>)
 800128c:	2200      	movs	r2, #0
 800128e:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001290:	4b2a      	ldr	r3, [pc, #168]	@ (800133c <MX_FSMC_Init+0xec>)
 8001292:	2200      	movs	r2, #0
 8001294:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8001296:	4b29      	ldr	r3, [pc, #164]	@ (800133c <MX_FSMC_Init+0xec>)
 8001298:	2200      	movs	r2, #0
 800129a:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 800129c:	4b27      	ldr	r3, [pc, #156]	@ (800133c <MX_FSMC_Init+0xec>)
 800129e:	2210      	movs	r2, #16
 80012a0:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80012a2:	4b26      	ldr	r3, [pc, #152]	@ (800133c <MX_FSMC_Init+0xec>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80012a8:	4b24      	ldr	r3, [pc, #144]	@ (800133c <MX_FSMC_Init+0xec>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80012ae:	4b23      	ldr	r3, [pc, #140]	@ (800133c <MX_FSMC_Init+0xec>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80012b4:	4b21      	ldr	r3, [pc, #132]	@ (800133c <MX_FSMC_Init+0xec>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80012ba:	4b20      	ldr	r3, [pc, #128]	@ (800133c <MX_FSMC_Init+0xec>)
 80012bc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80012c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80012c2:	4b1e      	ldr	r3, [pc, #120]	@ (800133c <MX_FSMC_Init+0xec>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 80012c8:	4b1c      	ldr	r3, [pc, #112]	@ (800133c <MX_FSMC_Init+0xec>)
 80012ca:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80012d0:	4b1a      	ldr	r3, [pc, #104]	@ (800133c <MX_FSMC_Init+0xec>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80012d6:	4b19      	ldr	r3, [pc, #100]	@ (800133c <MX_FSMC_Init+0xec>)
 80012d8:	2200      	movs	r2, #0
 80012da:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80012dc:	4b17      	ldr	r3, [pc, #92]	@ (800133c <MX_FSMC_Init+0xec>)
 80012de:	2200      	movs	r2, #0
 80012e0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 80012e2:	230f      	movs	r3, #15
 80012e4:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 80012e6:	230f      	movs	r3, #15
 80012e8:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 80012ea:	233c      	movs	r3, #60	@ 0x3c
 80012ec:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 0;
 80012ee:	2300      	movs	r3, #0
 80012f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 80012f2:	2310      	movs	r3, #16
 80012f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 80012f6:	2311      	movs	r3, #17
 80012f8:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80012fa:	2300      	movs	r3, #0
 80012fc:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 80012fe:	2308      	movs	r3, #8
 8001300:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8001302:	230f      	movs	r3, #15
 8001304:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8001306:	2309      	movs	r3, #9
 8001308:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 800130a:	2300      	movs	r3, #0
 800130c:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 800130e:	2310      	movs	r3, #16
 8001310:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8001312:	2311      	movs	r3, #17
 8001314:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8001316:	2300      	movs	r3, #0
 8001318:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 800131a:	463a      	mov	r2, r7
 800131c:	f107 031c 	add.w	r3, r7, #28
 8001320:	4619      	mov	r1, r3
 8001322:	4806      	ldr	r0, [pc, #24]	@ (800133c <MX_FSMC_Init+0xec>)
 8001324:	f005 ff0c 	bl	8007140 <HAL_SRAM_Init>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 800132e:	f001 f901 	bl	8002534 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001332:	bf00      	nop
 8001334:	3738      	adds	r7, #56	@ 0x38
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	2000017c 	.word	0x2000017c
 8001340:	a0000104 	.word	0xa0000104

08001344 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001344:	b580      	push	{r7, lr}
 8001346:	b086      	sub	sp, #24
 8001348:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800134a:	1d3b      	adds	r3, r7, #4
 800134c:	2200      	movs	r2, #0
 800134e:	601a      	str	r2, [r3, #0]
 8001350:	605a      	str	r2, [r3, #4]
 8001352:	609a      	str	r2, [r3, #8]
 8001354:	60da      	str	r2, [r3, #12]
 8001356:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001358:	4b1c      	ldr	r3, [pc, #112]	@ (80013cc <HAL_FSMC_MspInit+0x88>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d131      	bne.n	80013c4 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8001360:	4b1a      	ldr	r3, [pc, #104]	@ (80013cc <HAL_FSMC_MspInit+0x88>)
 8001362:	2201      	movs	r2, #1
 8001364:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001366:	2300      	movs	r3, #0
 8001368:	603b      	str	r3, [r7, #0]
 800136a:	4b19      	ldr	r3, [pc, #100]	@ (80013d0 <HAL_FSMC_MspInit+0x8c>)
 800136c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800136e:	4a18      	ldr	r2, [pc, #96]	@ (80013d0 <HAL_FSMC_MspInit+0x8c>)
 8001370:	f043 0301 	orr.w	r3, r3, #1
 8001374:	6393      	str	r3, [r2, #56]	@ 0x38
 8001376:	4b16      	ldr	r3, [pc, #88]	@ (80013d0 <HAL_FSMC_MspInit+0x8c>)
 8001378:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800137a:	f003 0301 	and.w	r3, r3, #1
 800137e:	603b      	str	r3, [r7, #0]
 8001380:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8001382:	f64f 7388 	movw	r3, #65416	@ 0xff88
 8001386:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001388:	2302      	movs	r3, #2
 800138a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138c:	2300      	movs	r3, #0
 800138e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001390:	2303      	movs	r3, #3
 8001392:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001394:	230c      	movs	r3, #12
 8001396:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001398:	1d3b      	adds	r3, r7, #4
 800139a:	4619      	mov	r1, r3
 800139c:	480d      	ldr	r0, [pc, #52]	@ (80013d4 <HAL_FSMC_MspInit+0x90>)
 800139e:	f003 fe13 	bl	8004fc8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80013a2:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 80013a6:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a8:	2302      	movs	r3, #2
 80013aa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ac:	2300      	movs	r3, #0
 80013ae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013b0:	2303      	movs	r3, #3
 80013b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80013b4:	230c      	movs	r3, #12
 80013b6:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013b8:	1d3b      	adds	r3, r7, #4
 80013ba:	4619      	mov	r1, r3
 80013bc:	4806      	ldr	r0, [pc, #24]	@ (80013d8 <HAL_FSMC_MspInit+0x94>)
 80013be:	f003 fe03 	bl	8004fc8 <HAL_GPIO_Init>
 80013c2:	e000      	b.n	80013c6 <HAL_FSMC_MspInit+0x82>
    return;
 80013c4:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80013c6:	3718      	adds	r7, #24
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	200001cc 	.word	0x200001cc
 80013d0:	40023800 	.word	0x40023800
 80013d4:	40021000 	.word	0x40021000
 80013d8:	40020c00 	.word	0x40020c00

080013dc <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80013e4:	f7ff ffae 	bl	8001344 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80013e8:	bf00      	nop
 80013ea:	3708      	adds	r7, #8
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}

080013f0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b08e      	sub	sp, #56	@ 0x38
 80013f4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013fa:	2200      	movs	r2, #0
 80013fc:	601a      	str	r2, [r3, #0]
 80013fe:	605a      	str	r2, [r3, #4]
 8001400:	609a      	str	r2, [r3, #8]
 8001402:	60da      	str	r2, [r3, #12]
 8001404:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001406:	2300      	movs	r3, #0
 8001408:	623b      	str	r3, [r7, #32]
 800140a:	4b7e      	ldr	r3, [pc, #504]	@ (8001604 <MX_GPIO_Init+0x214>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800140e:	4a7d      	ldr	r2, [pc, #500]	@ (8001604 <MX_GPIO_Init+0x214>)
 8001410:	f043 0310 	orr.w	r3, r3, #16
 8001414:	6313      	str	r3, [r2, #48]	@ 0x30
 8001416:	4b7b      	ldr	r3, [pc, #492]	@ (8001604 <MX_GPIO_Init+0x214>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141a:	f003 0310 	and.w	r3, r3, #16
 800141e:	623b      	str	r3, [r7, #32]
 8001420:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001422:	2300      	movs	r3, #0
 8001424:	61fb      	str	r3, [r7, #28]
 8001426:	4b77      	ldr	r3, [pc, #476]	@ (8001604 <MX_GPIO_Init+0x214>)
 8001428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800142a:	4a76      	ldr	r2, [pc, #472]	@ (8001604 <MX_GPIO_Init+0x214>)
 800142c:	f043 0304 	orr.w	r3, r3, #4
 8001430:	6313      	str	r3, [r2, #48]	@ 0x30
 8001432:	4b74      	ldr	r3, [pc, #464]	@ (8001604 <MX_GPIO_Init+0x214>)
 8001434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001436:	f003 0304 	and.w	r3, r3, #4
 800143a:	61fb      	str	r3, [r7, #28]
 800143c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800143e:	2300      	movs	r3, #0
 8001440:	61bb      	str	r3, [r7, #24]
 8001442:	4b70      	ldr	r3, [pc, #448]	@ (8001604 <MX_GPIO_Init+0x214>)
 8001444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001446:	4a6f      	ldr	r2, [pc, #444]	@ (8001604 <MX_GPIO_Init+0x214>)
 8001448:	f043 0320 	orr.w	r3, r3, #32
 800144c:	6313      	str	r3, [r2, #48]	@ 0x30
 800144e:	4b6d      	ldr	r3, [pc, #436]	@ (8001604 <MX_GPIO_Init+0x214>)
 8001450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001452:	f003 0320 	and.w	r3, r3, #32
 8001456:	61bb      	str	r3, [r7, #24]
 8001458:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800145a:	2300      	movs	r3, #0
 800145c:	617b      	str	r3, [r7, #20]
 800145e:	4b69      	ldr	r3, [pc, #420]	@ (8001604 <MX_GPIO_Init+0x214>)
 8001460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001462:	4a68      	ldr	r2, [pc, #416]	@ (8001604 <MX_GPIO_Init+0x214>)
 8001464:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001468:	6313      	str	r3, [r2, #48]	@ 0x30
 800146a:	4b66      	ldr	r3, [pc, #408]	@ (8001604 <MX_GPIO_Init+0x214>)
 800146c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800146e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001472:	617b      	str	r3, [r7, #20]
 8001474:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001476:	2300      	movs	r3, #0
 8001478:	613b      	str	r3, [r7, #16]
 800147a:	4b62      	ldr	r3, [pc, #392]	@ (8001604 <MX_GPIO_Init+0x214>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800147e:	4a61      	ldr	r2, [pc, #388]	@ (8001604 <MX_GPIO_Init+0x214>)
 8001480:	f043 0301 	orr.w	r3, r3, #1
 8001484:	6313      	str	r3, [r2, #48]	@ 0x30
 8001486:	4b5f      	ldr	r3, [pc, #380]	@ (8001604 <MX_GPIO_Init+0x214>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148a:	f003 0301 	and.w	r3, r3, #1
 800148e:	613b      	str	r3, [r7, #16]
 8001490:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001492:	2300      	movs	r3, #0
 8001494:	60fb      	str	r3, [r7, #12]
 8001496:	4b5b      	ldr	r3, [pc, #364]	@ (8001604 <MX_GPIO_Init+0x214>)
 8001498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149a:	4a5a      	ldr	r2, [pc, #360]	@ (8001604 <MX_GPIO_Init+0x214>)
 800149c:	f043 0302 	orr.w	r3, r3, #2
 80014a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014a2:	4b58      	ldr	r3, [pc, #352]	@ (8001604 <MX_GPIO_Init+0x214>)
 80014a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a6:	f003 0302 	and.w	r3, r3, #2
 80014aa:	60fb      	str	r3, [r7, #12]
 80014ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014ae:	2300      	movs	r3, #0
 80014b0:	60bb      	str	r3, [r7, #8]
 80014b2:	4b54      	ldr	r3, [pc, #336]	@ (8001604 <MX_GPIO_Init+0x214>)
 80014b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b6:	4a53      	ldr	r2, [pc, #332]	@ (8001604 <MX_GPIO_Init+0x214>)
 80014b8:	f043 0308 	orr.w	r3, r3, #8
 80014bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014be:	4b51      	ldr	r3, [pc, #324]	@ (8001604 <MX_GPIO_Init+0x214>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c2:	f003 0308 	and.w	r3, r3, #8
 80014c6:	60bb      	str	r3, [r7, #8]
 80014c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80014ca:	2300      	movs	r3, #0
 80014cc:	607b      	str	r3, [r7, #4]
 80014ce:	4b4d      	ldr	r3, [pc, #308]	@ (8001604 <MX_GPIO_Init+0x214>)
 80014d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d2:	4a4c      	ldr	r2, [pc, #304]	@ (8001604 <MX_GPIO_Init+0x214>)
 80014d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80014d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014da:	4b4a      	ldr	r3, [pc, #296]	@ (8001604 <MX_GPIO_Init+0x214>)
 80014dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014e2:	607b      	str	r3, [r7, #4]
 80014e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 80014e6:	2200      	movs	r2, #0
 80014e8:	2170      	movs	r1, #112	@ 0x70
 80014ea:	4847      	ldr	r0, [pc, #284]	@ (8001608 <MX_GPIO_Init+0x218>)
 80014ec:	f003 ff20 	bl	8005330 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FSMC_RES_Pin|T_MOSI_Pin, GPIO_PIN_RESET);
 80014f0:	2200      	movs	r2, #0
 80014f2:	f44f 5108 	mov.w	r1, #8704	@ 0x2200
 80014f6:	4845      	ldr	r0, [pc, #276]	@ (800160c <MX_GPIO_Init+0x21c>)
 80014f8:	f003 ff1a 	bl	8005330 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD_LATCH_Pin|T_CS_Pin|T_CLK_Pin, GPIO_PIN_RESET);
 80014fc:	2200      	movs	r2, #0
 80014fe:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 8001502:	4843      	ldr	r0, [pc, #268]	@ (8001610 <MX_GPIO_Init+0x220>)
 8001504:	f003 ff14 	bl	8005330 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8001508:	2200      	movs	r2, #0
 800150a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800150e:	4841      	ldr	r0, [pc, #260]	@ (8001614 <MX_GPIO_Init+0x224>)
 8001510:	f003 ff0e 	bl	8005330 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8001514:	2200      	movs	r2, #0
 8001516:	2108      	movs	r1, #8
 8001518:	483f      	ldr	r0, [pc, #252]	@ (8001618 <MX_GPIO_Init+0x228>)
 800151a:	f003 ff09 	bl	8005330 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 800151e:	2370      	movs	r3, #112	@ 0x70
 8001520:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001522:	2301      	movs	r3, #1
 8001524:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001526:	2300      	movs	r3, #0
 8001528:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152a:	2300      	movs	r3, #0
 800152c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800152e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001532:	4619      	mov	r1, r3
 8001534:	4834      	ldr	r0, [pc, #208]	@ (8001608 <MX_GPIO_Init+0x218>)
 8001536:	f003 fd47 	bl	8004fc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin|T_MOSI_Pin;
 800153a:	f44f 5308 	mov.w	r3, #8704	@ 0x2200
 800153e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001540:	2301      	movs	r3, #1
 8001542:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001544:	2300      	movs	r3, #0
 8001546:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001548:	2300      	movs	r3, #0
 800154a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800154c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001550:	4619      	mov	r1, r3
 8001552:	482e      	ldr	r0, [pc, #184]	@ (800160c <MX_GPIO_Init+0x21c>)
 8001554:	f003 fd38 	bl	8004fc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 8001558:	23c0      	movs	r3, #192	@ 0xc0
 800155a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800155c:	2300      	movs	r3, #0
 800155e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001560:	2300      	movs	r3, #0
 8001562:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001564:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001568:	4619      	mov	r1, r3
 800156a:	482a      	ldr	r0, [pc, #168]	@ (8001614 <MX_GPIO_Init+0x224>)
 800156c:	f003 fd2c 	bl	8004fc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 8001570:	2330      	movs	r3, #48	@ 0x30
 8001572:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001574:	2300      	movs	r3, #0
 8001576:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001578:	2300      	movs	r3, #0
 800157a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800157c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001580:	4619      	mov	r1, r3
 8001582:	4822      	ldr	r0, [pc, #136]	@ (800160c <MX_GPIO_Init+0x21c>)
 8001584:	f003 fd20 	bl	8004fc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin|T_CS_Pin|T_CLK_Pin;
 8001588:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 800158c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800158e:	2301      	movs	r3, #1
 8001590:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001592:	2300      	movs	r3, #0
 8001594:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001596:	2300      	movs	r3, #0
 8001598:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800159a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800159e:	4619      	mov	r1, r3
 80015a0:	481b      	ldr	r0, [pc, #108]	@ (8001610 <MX_GPIO_Init+0x220>)
 80015a2:	f003 fd11 	bl	8004fc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = T_PEN_Pin|T_MISO_Pin;
 80015a6:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 80015aa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015ac:	2300      	movs	r3, #0
 80015ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015b0:	2301      	movs	r3, #1
 80015b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015b8:	4619      	mov	r1, r3
 80015ba:	4814      	ldr	r0, [pc, #80]	@ (800160c <MX_GPIO_Init+0x21c>)
 80015bc:	f003 fd04 	bl	8004fc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 80015c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015c6:	2301      	movs	r3, #1
 80015c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ca:	2300      	movs	r3, #0
 80015cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ce:	2300      	movs	r3, #0
 80015d0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 80015d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015d6:	4619      	mov	r1, r3
 80015d8:	480e      	ldr	r0, [pc, #56]	@ (8001614 <MX_GPIO_Init+0x224>)
 80015da:	f003 fcf5 	bl	8004fc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 80015de:	2308      	movs	r3, #8
 80015e0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015e2:	2301      	movs	r3, #1
 80015e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e6:	2300      	movs	r3, #0
 80015e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ea:	2300      	movs	r3, #0
 80015ec:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 80015ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015f2:	4619      	mov	r1, r3
 80015f4:	4808      	ldr	r0, [pc, #32]	@ (8001618 <MX_GPIO_Init+0x228>)
 80015f6:	f003 fce7 	bl	8004fc8 <HAL_GPIO_Init>

}
 80015fa:	bf00      	nop
 80015fc:	3738      	adds	r7, #56	@ 0x38
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40023800 	.word	0x40023800
 8001608:	40021000 	.word	0x40021000
 800160c:	40020800 	.word	0x40020800
 8001610:	40021800 	.word	0x40021800
 8001614:	40020000 	.word	0x40020000
 8001618:	40020c00 	.word	0x40020c00

0800161c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001620:	4b12      	ldr	r3, [pc, #72]	@ (800166c <MX_I2C1_Init+0x50>)
 8001622:	4a13      	ldr	r2, [pc, #76]	@ (8001670 <MX_I2C1_Init+0x54>)
 8001624:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001626:	4b11      	ldr	r3, [pc, #68]	@ (800166c <MX_I2C1_Init+0x50>)
 8001628:	4a12      	ldr	r2, [pc, #72]	@ (8001674 <MX_I2C1_Init+0x58>)
 800162a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800162c:	4b0f      	ldr	r3, [pc, #60]	@ (800166c <MX_I2C1_Init+0x50>)
 800162e:	2200      	movs	r2, #0
 8001630:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001632:	4b0e      	ldr	r3, [pc, #56]	@ (800166c <MX_I2C1_Init+0x50>)
 8001634:	2200      	movs	r2, #0
 8001636:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001638:	4b0c      	ldr	r3, [pc, #48]	@ (800166c <MX_I2C1_Init+0x50>)
 800163a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800163e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001640:	4b0a      	ldr	r3, [pc, #40]	@ (800166c <MX_I2C1_Init+0x50>)
 8001642:	2200      	movs	r2, #0
 8001644:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001646:	4b09      	ldr	r3, [pc, #36]	@ (800166c <MX_I2C1_Init+0x50>)
 8001648:	2200      	movs	r2, #0
 800164a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800164c:	4b07      	ldr	r3, [pc, #28]	@ (800166c <MX_I2C1_Init+0x50>)
 800164e:	2200      	movs	r2, #0
 8001650:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001652:	4b06      	ldr	r3, [pc, #24]	@ (800166c <MX_I2C1_Init+0x50>)
 8001654:	2200      	movs	r2, #0
 8001656:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001658:	4804      	ldr	r0, [pc, #16]	@ (800166c <MX_I2C1_Init+0x50>)
 800165a:	f003 fe9d 	bl	8005398 <HAL_I2C_Init>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001664:	f000 ff66 	bl	8002534 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001668:	bf00      	nop
 800166a:	bd80      	pop	{r7, pc}
 800166c:	200001d0 	.word	0x200001d0
 8001670:	40005400 	.word	0x40005400
 8001674:	000186a0 	.word	0x000186a0

08001678 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b08a      	sub	sp, #40	@ 0x28
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001680:	f107 0314 	add.w	r3, r7, #20
 8001684:	2200      	movs	r2, #0
 8001686:	601a      	str	r2, [r3, #0]
 8001688:	605a      	str	r2, [r3, #4]
 800168a:	609a      	str	r2, [r3, #8]
 800168c:	60da      	str	r2, [r3, #12]
 800168e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a19      	ldr	r2, [pc, #100]	@ (80016fc <HAL_I2C_MspInit+0x84>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d12b      	bne.n	80016f2 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800169a:	2300      	movs	r3, #0
 800169c:	613b      	str	r3, [r7, #16]
 800169e:	4b18      	ldr	r3, [pc, #96]	@ (8001700 <HAL_I2C_MspInit+0x88>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a2:	4a17      	ldr	r2, [pc, #92]	@ (8001700 <HAL_I2C_MspInit+0x88>)
 80016a4:	f043 0302 	orr.w	r3, r3, #2
 80016a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016aa:	4b15      	ldr	r3, [pc, #84]	@ (8001700 <HAL_I2C_MspInit+0x88>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ae:	f003 0302 	and.w	r3, r3, #2
 80016b2:	613b      	str	r3, [r7, #16]
 80016b4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016b6:	23c0      	movs	r3, #192	@ 0xc0
 80016b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016ba:	2312      	movs	r3, #18
 80016bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016be:	2300      	movs	r3, #0
 80016c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016c2:	2303      	movs	r3, #3
 80016c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80016c6:	2304      	movs	r3, #4
 80016c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ca:	f107 0314 	add.w	r3, r7, #20
 80016ce:	4619      	mov	r1, r3
 80016d0:	480c      	ldr	r0, [pc, #48]	@ (8001704 <HAL_I2C_MspInit+0x8c>)
 80016d2:	f003 fc79 	bl	8004fc8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016d6:	2300      	movs	r3, #0
 80016d8:	60fb      	str	r3, [r7, #12]
 80016da:	4b09      	ldr	r3, [pc, #36]	@ (8001700 <HAL_I2C_MspInit+0x88>)
 80016dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016de:	4a08      	ldr	r2, [pc, #32]	@ (8001700 <HAL_I2C_MspInit+0x88>)
 80016e0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80016e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80016e6:	4b06      	ldr	r3, [pc, #24]	@ (8001700 <HAL_I2C_MspInit+0x88>)
 80016e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016ee:	60fb      	str	r3, [r7, #12]
 80016f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80016f2:	bf00      	nop
 80016f4:	3728      	adds	r7, #40	@ 0x28
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	40005400 	.word	0x40005400
 8001700:	40023800 	.word	0x40023800
 8001704:	40020400 	.word	0x40020400

08001708 <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	4603      	mov	r3, r0
 8001710:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 8001712:	4a04      	ldr	r2, [pc, #16]	@ (8001724 <LCD_WR_REG+0x1c>)
 8001714:	88fb      	ldrh	r3, [r7, #6]
 8001716:	8013      	strh	r3, [r2, #0]
}
 8001718:	bf00      	nop
 800171a:	370c      	adds	r7, #12
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr
 8001724:	600ffffe 	.word	0x600ffffe

08001728 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
 800172e:	4603      	mov	r3, r0
 8001730:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 8001732:	4a04      	ldr	r2, [pc, #16]	@ (8001744 <LCD_WR_DATA+0x1c>)
 8001734:	88fb      	ldrh	r3, [r7, #6]
 8001736:	8053      	strh	r3, [r2, #2]
}
 8001738:	bf00      	nop
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr
 8001744:	600ffffe 	.word	0x600ffffe

08001748 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8001748:	b480      	push	{r7}
 800174a:	b083      	sub	sp, #12
 800174c:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 800174e:	4b06      	ldr	r3, [pc, #24]	@ (8001768 <LCD_RD_DATA+0x20>)
 8001750:	885b      	ldrh	r3, [r3, #2]
 8001752:	b29b      	uxth	r3, r3
 8001754:	80fb      	strh	r3, [r7, #6]
	return ram;
 8001756:	88fb      	ldrh	r3, [r7, #6]
 8001758:	b29b      	uxth	r3, r3
}
 800175a:	4618      	mov	r0, r3
 800175c:	370c      	adds	r7, #12
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop
 8001768:	600ffffe 	.word	0x600ffffe

0800176c <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 800176c:	b590      	push	{r4, r7, lr}
 800176e:	b083      	sub	sp, #12
 8001770:	af00      	add	r7, sp, #0
 8001772:	4604      	mov	r4, r0
 8001774:	4608      	mov	r0, r1
 8001776:	4611      	mov	r1, r2
 8001778:	461a      	mov	r2, r3
 800177a:	4623      	mov	r3, r4
 800177c:	80fb      	strh	r3, [r7, #6]
 800177e:	4603      	mov	r3, r0
 8001780:	80bb      	strh	r3, [r7, #4]
 8001782:	460b      	mov	r3, r1
 8001784:	807b      	strh	r3, [r7, #2]
 8001786:	4613      	mov	r3, r2
 8001788:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 800178a:	202a      	movs	r0, #42	@ 0x2a
 800178c:	f7ff ffbc 	bl	8001708 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 8001790:	88fb      	ldrh	r3, [r7, #6]
 8001792:	0a1b      	lsrs	r3, r3, #8
 8001794:	b29b      	uxth	r3, r3
 8001796:	4618      	mov	r0, r3
 8001798:	f7ff ffc6 	bl	8001728 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 800179c:	88fb      	ldrh	r3, [r7, #6]
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	b29b      	uxth	r3, r3
 80017a2:	4618      	mov	r0, r3
 80017a4:	f7ff ffc0 	bl	8001728 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 80017a8:	887b      	ldrh	r3, [r7, #2]
 80017aa:	0a1b      	lsrs	r3, r3, #8
 80017ac:	b29b      	uxth	r3, r3
 80017ae:	4618      	mov	r0, r3
 80017b0:	f7ff ffba 	bl	8001728 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 80017b4:	887b      	ldrh	r3, [r7, #2]
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	b29b      	uxth	r3, r3
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff ffb4 	bl	8001728 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 80017c0:	202b      	movs	r0, #43	@ 0x2b
 80017c2:	f7ff ffa1 	bl	8001708 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 80017c6:	88bb      	ldrh	r3, [r7, #4]
 80017c8:	0a1b      	lsrs	r3, r3, #8
 80017ca:	b29b      	uxth	r3, r3
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7ff ffab 	bl	8001728 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 80017d2:	88bb      	ldrh	r3, [r7, #4]
 80017d4:	b2db      	uxtb	r3, r3
 80017d6:	b29b      	uxth	r3, r3
 80017d8:	4618      	mov	r0, r3
 80017da:	f7ff ffa5 	bl	8001728 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 80017de:	883b      	ldrh	r3, [r7, #0]
 80017e0:	0a1b      	lsrs	r3, r3, #8
 80017e2:	b29b      	uxth	r3, r3
 80017e4:	4618      	mov	r0, r3
 80017e6:	f7ff ff9f 	bl	8001728 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 80017ea:	883b      	ldrh	r3, [r7, #0]
 80017ec:	b2db      	uxtb	r3, r3
 80017ee:	b29b      	uxth	r3, r3
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7ff ff99 	bl	8001728 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 80017f6:	202c      	movs	r0, #44	@ 0x2c
 80017f8:	f7ff ff86 	bl	8001708 <LCD_WR_REG>
}
 80017fc:	bf00      	nop
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	bd90      	pop	{r4, r7, pc}

08001804 <lcd_Clear>:
  * @brief  Fill all pixels with a color
  * @param  color Color to fill the screen
  * @retval None
  */
void lcd_Clear(uint16_t color) //
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 800180e:	4b15      	ldr	r3, [pc, #84]	@ (8001864 <lcd_Clear+0x60>)
 8001810:	881b      	ldrh	r3, [r3, #0]
 8001812:	3b01      	subs	r3, #1
 8001814:	b29a      	uxth	r2, r3
 8001816:	4b13      	ldr	r3, [pc, #76]	@ (8001864 <lcd_Clear+0x60>)
 8001818:	885b      	ldrh	r3, [r3, #2]
 800181a:	3b01      	subs	r3, #1
 800181c:	b29b      	uxth	r3, r3
 800181e:	2100      	movs	r1, #0
 8001820:	2000      	movs	r0, #0
 8001822:	f7ff ffa3 	bl	800176c <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 8001826:	2300      	movs	r3, #0
 8001828:	81fb      	strh	r3, [r7, #14]
 800182a:	e011      	b.n	8001850 <lcd_Clear+0x4c>
	{
		for(j=0;j<lcddev.height;j++)
 800182c:	2300      	movs	r3, #0
 800182e:	81bb      	strh	r3, [r7, #12]
 8001830:	e006      	b.n	8001840 <lcd_Clear+0x3c>
		{
			LCD_WR_DATA(color);
 8001832:	88fb      	ldrh	r3, [r7, #6]
 8001834:	4618      	mov	r0, r3
 8001836:	f7ff ff77 	bl	8001728 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 800183a:	89bb      	ldrh	r3, [r7, #12]
 800183c:	3301      	adds	r3, #1
 800183e:	81bb      	strh	r3, [r7, #12]
 8001840:	4b08      	ldr	r3, [pc, #32]	@ (8001864 <lcd_Clear+0x60>)
 8001842:	885b      	ldrh	r3, [r3, #2]
 8001844:	89ba      	ldrh	r2, [r7, #12]
 8001846:	429a      	cmp	r2, r3
 8001848:	d3f3      	bcc.n	8001832 <lcd_Clear+0x2e>
	for(i=0;i<lcddev.width;i++)
 800184a:	89fb      	ldrh	r3, [r7, #14]
 800184c:	3301      	adds	r3, #1
 800184e:	81fb      	strh	r3, [r7, #14]
 8001850:	4b04      	ldr	r3, [pc, #16]	@ (8001864 <lcd_Clear+0x60>)
 8001852:	881b      	ldrh	r3, [r3, #0]
 8001854:	89fa      	ldrh	r2, [r7, #14]
 8001856:	429a      	cmp	r2, r3
 8001858:	d3e8      	bcc.n	800182c <lcd_Clear+0x28>
		}
	}
}
 800185a:	bf00      	nop
 800185c:	bf00      	nop
 800185e:	3710      	adds	r7, #16
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	20000224 	.word	0x20000224

08001868 <lcd_Fill>:
  * @param  yend	End row
  * @param  color Color to fill
  * @retval None
  */
void lcd_Fill(uint16_t xsta,uint16_t ysta,uint16_t xend,uint16_t yend,uint16_t color) //add a hcn = 1 mau car been trogn
{
 8001868:	b590      	push	{r4, r7, lr}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	4604      	mov	r4, r0
 8001870:	4608      	mov	r0, r1
 8001872:	4611      	mov	r1, r2
 8001874:	461a      	mov	r2, r3
 8001876:	4623      	mov	r3, r4
 8001878:	80fb      	strh	r3, [r7, #6]
 800187a:	4603      	mov	r3, r0
 800187c:	80bb      	strh	r3, [r7, #4]
 800187e:	460b      	mov	r3, r1
 8001880:	807b      	strh	r3, [r7, #2]
 8001882:	4613      	mov	r3, r2
 8001884:	803b      	strh	r3, [r7, #0]
	uint16_t i,j;
	lcd_AddressSet(xsta,ysta,xend-1,yend-1);
 8001886:	887b      	ldrh	r3, [r7, #2]
 8001888:	3b01      	subs	r3, #1
 800188a:	b29a      	uxth	r2, r3
 800188c:	883b      	ldrh	r3, [r7, #0]
 800188e:	3b01      	subs	r3, #1
 8001890:	b29b      	uxth	r3, r3
 8001892:	88b9      	ldrh	r1, [r7, #4]
 8001894:	88f8      	ldrh	r0, [r7, #6]
 8001896:	f7ff ff69 	bl	800176c <lcd_AddressSet>
	for(i=ysta;i<yend;i++)
 800189a:	88bb      	ldrh	r3, [r7, #4]
 800189c:	81fb      	strh	r3, [r7, #14]
 800189e:	e010      	b.n	80018c2 <lcd_Fill+0x5a>
	{
		for(j=xsta;j<xend;j++)
 80018a0:	88fb      	ldrh	r3, [r7, #6]
 80018a2:	81bb      	strh	r3, [r7, #12]
 80018a4:	e006      	b.n	80018b4 <lcd_Fill+0x4c>
		{
			LCD_WR_DATA(color);
 80018a6:	8c3b      	ldrh	r3, [r7, #32]
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7ff ff3d 	bl	8001728 <LCD_WR_DATA>
		for(j=xsta;j<xend;j++)
 80018ae:	89bb      	ldrh	r3, [r7, #12]
 80018b0:	3301      	adds	r3, #1
 80018b2:	81bb      	strh	r3, [r7, #12]
 80018b4:	89ba      	ldrh	r2, [r7, #12]
 80018b6:	887b      	ldrh	r3, [r7, #2]
 80018b8:	429a      	cmp	r2, r3
 80018ba:	d3f4      	bcc.n	80018a6 <lcd_Fill+0x3e>
	for(i=ysta;i<yend;i++)
 80018bc:	89fb      	ldrh	r3, [r7, #14]
 80018be:	3301      	adds	r3, #1
 80018c0:	81fb      	strh	r3, [r7, #14]
 80018c2:	89fa      	ldrh	r2, [r7, #14]
 80018c4:	883b      	ldrh	r3, [r7, #0]
 80018c6:	429a      	cmp	r2, r3
 80018c8:	d3ea      	bcc.n	80018a0 <lcd_Fill+0x38>
		}
	}
}
 80018ca:	bf00      	nop
 80018cc:	bf00      	nop
 80018ce:	3714      	adds	r7, #20
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd90      	pop	{r4, r7, pc}

080018d4 <lcd_DrawPoint>:
  * @param  y Y coordinate
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	4603      	mov	r3, r0
 80018dc:	80fb      	strh	r3, [r7, #6]
 80018de:	460b      	mov	r3, r1
 80018e0:	80bb      	strh	r3, [r7, #4]
 80018e2:	4613      	mov	r3, r2
 80018e4:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//
 80018e6:	88bb      	ldrh	r3, [r7, #4]
 80018e8:	88fa      	ldrh	r2, [r7, #6]
 80018ea:	88b9      	ldrh	r1, [r7, #4]
 80018ec:	88f8      	ldrh	r0, [r7, #6]
 80018ee:	f7ff ff3d 	bl	800176c <lcd_AddressSet>
	LCD_WR_DATA(color);
 80018f2:	887b      	ldrh	r3, [r7, #2]
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7ff ff17 	bl	8001728 <LCD_WR_DATA>
}
 80018fa:	bf00      	nop
 80018fc:	3708      	adds	r7, #8
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}

08001902 <lcd_DrawLine>:
  * @param  y2 Y coordinate of end point
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawLine(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2,uint16_t color) // ve duong
{
 8001902:	b590      	push	{r4, r7, lr}
 8001904:	b08d      	sub	sp, #52	@ 0x34
 8001906:	af00      	add	r7, sp, #0
 8001908:	4604      	mov	r4, r0
 800190a:	4608      	mov	r0, r1
 800190c:	4611      	mov	r1, r2
 800190e:	461a      	mov	r2, r3
 8001910:	4623      	mov	r3, r4
 8001912:	80fb      	strh	r3, [r7, #6]
 8001914:	4603      	mov	r3, r0
 8001916:	80bb      	strh	r3, [r7, #4]
 8001918:	460b      	mov	r3, r1
 800191a:	807b      	strh	r3, [r7, #2]
 800191c:	4613      	mov	r3, r2
 800191e:	803b      	strh	r3, [r7, #0]
	uint16_t t;
	int xerr=0,yerr=0,delta_x,delta_y,distance;
 8001920:	2300      	movs	r3, #0
 8001922:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001924:	2300      	movs	r3, #0
 8001926:	627b      	str	r3, [r7, #36]	@ 0x24
	int incx,incy,uRow,uCol;
	delta_x=x2-x1;
 8001928:	887a      	ldrh	r2, [r7, #2]
 800192a:	88fb      	ldrh	r3, [r7, #6]
 800192c:	1ad3      	subs	r3, r2, r3
 800192e:	623b      	str	r3, [r7, #32]
	delta_y=y2-y1;
 8001930:	883a      	ldrh	r2, [r7, #0]
 8001932:	88bb      	ldrh	r3, [r7, #4]
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	61fb      	str	r3, [r7, #28]
	uRow=x1;
 8001938:	88fb      	ldrh	r3, [r7, #6]
 800193a:	60fb      	str	r3, [r7, #12]
	uCol=y1;
 800193c:	88bb      	ldrh	r3, [r7, #4]
 800193e:	60bb      	str	r3, [r7, #8]
	if(delta_x>0)incx=1;
 8001940:	6a3b      	ldr	r3, [r7, #32]
 8001942:	2b00      	cmp	r3, #0
 8001944:	dd02      	ble.n	800194c <lcd_DrawLine+0x4a>
 8001946:	2301      	movs	r3, #1
 8001948:	617b      	str	r3, [r7, #20]
 800194a:	e00b      	b.n	8001964 <lcd_DrawLine+0x62>
	else if (delta_x==0)incx=0;
 800194c:	6a3b      	ldr	r3, [r7, #32]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d102      	bne.n	8001958 <lcd_DrawLine+0x56>
 8001952:	2300      	movs	r3, #0
 8001954:	617b      	str	r3, [r7, #20]
 8001956:	e005      	b.n	8001964 <lcd_DrawLine+0x62>
	else {incx=-1;delta_x=-delta_x;}
 8001958:	f04f 33ff 	mov.w	r3, #4294967295
 800195c:	617b      	str	r3, [r7, #20]
 800195e:	6a3b      	ldr	r3, [r7, #32]
 8001960:	425b      	negs	r3, r3
 8001962:	623b      	str	r3, [r7, #32]
	if(delta_y>0)incy=1;
 8001964:	69fb      	ldr	r3, [r7, #28]
 8001966:	2b00      	cmp	r3, #0
 8001968:	dd02      	ble.n	8001970 <lcd_DrawLine+0x6e>
 800196a:	2301      	movs	r3, #1
 800196c:	613b      	str	r3, [r7, #16]
 800196e:	e00b      	b.n	8001988 <lcd_DrawLine+0x86>
	else if (delta_y==0)incy=0;
 8001970:	69fb      	ldr	r3, [r7, #28]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d102      	bne.n	800197c <lcd_DrawLine+0x7a>
 8001976:	2300      	movs	r3, #0
 8001978:	613b      	str	r3, [r7, #16]
 800197a:	e005      	b.n	8001988 <lcd_DrawLine+0x86>
	else {incy=-1;delta_y=-delta_y;}
 800197c:	f04f 33ff 	mov.w	r3, #4294967295
 8001980:	613b      	str	r3, [r7, #16]
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	425b      	negs	r3, r3
 8001986:	61fb      	str	r3, [r7, #28]
	if(delta_x>delta_y)distance=delta_x;
 8001988:	6a3a      	ldr	r2, [r7, #32]
 800198a:	69fb      	ldr	r3, [r7, #28]
 800198c:	429a      	cmp	r2, r3
 800198e:	dd02      	ble.n	8001996 <lcd_DrawLine+0x94>
 8001990:	6a3b      	ldr	r3, [r7, #32]
 8001992:	61bb      	str	r3, [r7, #24]
 8001994:	e001      	b.n	800199a <lcd_DrawLine+0x98>
	else distance=delta_y;
 8001996:	69fb      	ldr	r3, [r7, #28]
 8001998:	61bb      	str	r3, [r7, #24]
	for(t=0;t<distance+1;t++)
 800199a:	2300      	movs	r3, #0
 800199c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800199e:	e02b      	b.n	80019f8 <lcd_DrawLine+0xf6>
	{
		lcd_DrawPoint(uRow,uCol,color);
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	b29b      	uxth	r3, r3
 80019a4:	68ba      	ldr	r2, [r7, #8]
 80019a6:	b291      	uxth	r1, r2
 80019a8:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7ff ff91 	bl	80018d4 <lcd_DrawPoint>
		xerr+=delta_x;
 80019b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80019b4:	6a3b      	ldr	r3, [r7, #32]
 80019b6:	4413      	add	r3, r2
 80019b8:	62bb      	str	r3, [r7, #40]	@ 0x28
		yerr+=delta_y;
 80019ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019bc:	69fb      	ldr	r3, [r7, #28]
 80019be:	4413      	add	r3, r2
 80019c0:	627b      	str	r3, [r7, #36]	@ 0x24
		if(xerr>distance)
 80019c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80019c4:	69bb      	ldr	r3, [r7, #24]
 80019c6:	429a      	cmp	r2, r3
 80019c8:	dd07      	ble.n	80019da <lcd_DrawLine+0xd8>
		{
			xerr-=distance;
 80019ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80019cc:	69bb      	ldr	r3, [r7, #24]
 80019ce:	1ad3      	subs	r3, r2, r3
 80019d0:	62bb      	str	r3, [r7, #40]	@ 0x28
			uRow+=incx;
 80019d2:	68fa      	ldr	r2, [r7, #12]
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	4413      	add	r3, r2
 80019d8:	60fb      	str	r3, [r7, #12]
		}
		if(yerr>distance)
 80019da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019dc:	69bb      	ldr	r3, [r7, #24]
 80019de:	429a      	cmp	r2, r3
 80019e0:	dd07      	ble.n	80019f2 <lcd_DrawLine+0xf0>
		{
			yerr-=distance;
 80019e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019e4:	69bb      	ldr	r3, [r7, #24]
 80019e6:	1ad3      	subs	r3, r2, r3
 80019e8:	627b      	str	r3, [r7, #36]	@ 0x24
			uCol+=incy;
 80019ea:	68ba      	ldr	r2, [r7, #8]
 80019ec:	693b      	ldr	r3, [r7, #16]
 80019ee:	4413      	add	r3, r2
 80019f0:	60bb      	str	r3, [r7, #8]
	for(t=0;t<distance+1;t++)
 80019f2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80019f4:	3301      	adds	r3, #1
 80019f6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80019f8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80019fa:	69ba      	ldr	r2, [r7, #24]
 80019fc:	429a      	cmp	r2, r3
 80019fe:	dacf      	bge.n	80019a0 <lcd_DrawLine+0x9e>
		}
	}
}
 8001a00:	bf00      	nop
 8001a02:	bf00      	nop
 8001a04:	3734      	adds	r7, #52	@ 0x34
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd90      	pop	{r4, r7, pc}
	...

08001a0c <lcd_ShowChar>:
	lcd_DrawLine(x1,y2,x2,y2,color);
	lcd_DrawLine(x2,y1,x2,y2,color);
}

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t character,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8001a0c:	b590      	push	{r4, r7, lr}
 8001a0e:	b087      	sub	sp, #28
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	4604      	mov	r4, r0
 8001a14:	4608      	mov	r0, r1
 8001a16:	4611      	mov	r1, r2
 8001a18:	461a      	mov	r2, r3
 8001a1a:	4623      	mov	r3, r4
 8001a1c:	80fb      	strh	r3, [r7, #6]
 8001a1e:	4603      	mov	r3, r0
 8001a20:	80bb      	strh	r3, [r7, #4]
 8001a22:	460b      	mov	r3, r1
 8001a24:	70fb      	strb	r3, [r7, #3]
 8001a26:	4613      	mov	r3, r2
 8001a28:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 8001a2e:	88fb      	ldrh	r3, [r7, #6]
 8001a30:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 8001a32:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001a36:	085b      	lsrs	r3, r3, #1
 8001a38:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8001a3a:	7bfb      	ldrb	r3, [r7, #15]
 8001a3c:	08db      	lsrs	r3, r3, #3
 8001a3e:	b2db      	uxtb	r3, r3
 8001a40:	461a      	mov	r2, r3
 8001a42:	7bfb      	ldrb	r3, [r7, #15]
 8001a44:	f003 0307 	and.w	r3, r3, #7
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	bf14      	ite	ne
 8001a4e:	2301      	movne	r3, #1
 8001a50:	2300      	moveq	r3, #0
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	4413      	add	r3, r2
 8001a56:	b29a      	uxth	r2, r3
 8001a58:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001a5c:	b29b      	uxth	r3, r3
 8001a5e:	fb12 f303 	smulbb	r3, r2, r3
 8001a62:	81bb      	strh	r3, [r7, #12]
	character=character-' ';
 8001a64:	78fb      	ldrb	r3, [r7, #3]
 8001a66:	3b20      	subs	r3, #32
 8001a68:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 8001a6a:	7bfb      	ldrb	r3, [r7, #15]
 8001a6c:	b29a      	uxth	r2, r3
 8001a6e:	88fb      	ldrh	r3, [r7, #6]
 8001a70:	4413      	add	r3, r2
 8001a72:	b29b      	uxth	r3, r3
 8001a74:	3b01      	subs	r3, #1
 8001a76:	b29c      	uxth	r4, r3
 8001a78:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001a7c:	b29a      	uxth	r2, r3
 8001a7e:	88bb      	ldrh	r3, [r7, #4]
 8001a80:	4413      	add	r3, r2
 8001a82:	b29b      	uxth	r3, r3
 8001a84:	3b01      	subs	r3, #1
 8001a86:	b29b      	uxth	r3, r3
 8001a88:	88b9      	ldrh	r1, [r7, #4]
 8001a8a:	88f8      	ldrh	r0, [r7, #6]
 8001a8c:	4622      	mov	r2, r4
 8001a8e:	f7ff fe6d 	bl	800176c <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 8001a92:	2300      	movs	r3, #0
 8001a94:	827b      	strh	r3, [r7, #18]
 8001a96:	e07a      	b.n	8001b8e <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 8001a98:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001a9c:	2b0c      	cmp	r3, #12
 8001a9e:	d028      	beq.n	8001af2 <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[character][i];
 8001aa0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001aa4:	2b10      	cmp	r3, #16
 8001aa6:	d108      	bne.n	8001aba <lcd_ShowChar+0xae>
 8001aa8:	78fa      	ldrb	r2, [r7, #3]
 8001aaa:	8a7b      	ldrh	r3, [r7, #18]
 8001aac:	493c      	ldr	r1, [pc, #240]	@ (8001ba0 <lcd_ShowChar+0x194>)
 8001aae:	0112      	lsls	r2, r2, #4
 8001ab0:	440a      	add	r2, r1
 8001ab2:	4413      	add	r3, r2
 8001ab4:	781b      	ldrb	r3, [r3, #0]
 8001ab6:	75fb      	strb	r3, [r7, #23]
 8001ab8:	e01b      	b.n	8001af2 <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[character][i];
 8001aba:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001abe:	2b18      	cmp	r3, #24
 8001ac0:	d10b      	bne.n	8001ada <lcd_ShowChar+0xce>
 8001ac2:	78fa      	ldrb	r2, [r7, #3]
 8001ac4:	8a79      	ldrh	r1, [r7, #18]
 8001ac6:	4837      	ldr	r0, [pc, #220]	@ (8001ba4 <lcd_ShowChar+0x198>)
 8001ac8:	4613      	mov	r3, r2
 8001aca:	005b      	lsls	r3, r3, #1
 8001acc:	4413      	add	r3, r2
 8001ace:	011b      	lsls	r3, r3, #4
 8001ad0:	4403      	add	r3, r0
 8001ad2:	440b      	add	r3, r1
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	75fb      	strb	r3, [r7, #23]
 8001ad8:	e00b      	b.n	8001af2 <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[character][i];
 8001ada:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001ade:	2b20      	cmp	r3, #32
 8001ae0:	d15a      	bne.n	8001b98 <lcd_ShowChar+0x18c>
 8001ae2:	78fa      	ldrb	r2, [r7, #3]
 8001ae4:	8a7b      	ldrh	r3, [r7, #18]
 8001ae6:	4930      	ldr	r1, [pc, #192]	@ (8001ba8 <lcd_ShowChar+0x19c>)
 8001ae8:	0192      	lsls	r2, r2, #6
 8001aea:	440a      	add	r2, r1
 8001aec:	4413      	add	r3, r2
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8001af2:	2300      	movs	r3, #0
 8001af4:	75bb      	strb	r3, [r7, #22]
 8001af6:	e044      	b.n	8001b82 <lcd_ShowChar+0x176>
		{
			if(!mode)
 8001af8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d120      	bne.n	8001b42 <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8001b00:	7dfa      	ldrb	r2, [r7, #23]
 8001b02:	7dbb      	ldrb	r3, [r7, #22]
 8001b04:	fa42 f303 	asr.w	r3, r2, r3
 8001b08:	f003 0301 	and.w	r3, r3, #1
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d004      	beq.n	8001b1a <lcd_ShowChar+0x10e>
 8001b10:	883b      	ldrh	r3, [r7, #0]
 8001b12:	4618      	mov	r0, r3
 8001b14:	f7ff fe08 	bl	8001728 <LCD_WR_DATA>
 8001b18:	e003      	b.n	8001b22 <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8001b1a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f7ff fe03 	bl	8001728 <LCD_WR_DATA>
				m++;
 8001b22:	7d7b      	ldrb	r3, [r7, #21]
 8001b24:	3301      	adds	r3, #1
 8001b26:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8001b28:	7d7b      	ldrb	r3, [r7, #21]
 8001b2a:	7bfa      	ldrb	r2, [r7, #15]
 8001b2c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001b30:	fb01 f202 	mul.w	r2, r1, r2
 8001b34:	1a9b      	subs	r3, r3, r2
 8001b36:	b2db      	uxtb	r3, r3
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d11f      	bne.n	8001b7c <lcd_ShowChar+0x170>
				{
					m=0;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	757b      	strb	r3, [r7, #21]
					break;
 8001b40:	e022      	b.n	8001b88 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 8001b42:	7dfa      	ldrb	r2, [r7, #23]
 8001b44:	7dbb      	ldrb	r3, [r7, #22]
 8001b46:	fa42 f303 	asr.w	r3, r2, r3
 8001b4a:	f003 0301 	and.w	r3, r3, #1
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d005      	beq.n	8001b5e <lcd_ShowChar+0x152>
 8001b52:	883a      	ldrh	r2, [r7, #0]
 8001b54:	88b9      	ldrh	r1, [r7, #4]
 8001b56:	88fb      	ldrh	r3, [r7, #6]
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f7ff febb 	bl	80018d4 <lcd_DrawPoint>
				x++;
 8001b5e:	88fb      	ldrh	r3, [r7, #6]
 8001b60:	3301      	adds	r3, #1
 8001b62:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8001b64:	88fa      	ldrh	r2, [r7, #6]
 8001b66:	8a3b      	ldrh	r3, [r7, #16]
 8001b68:	1ad2      	subs	r2, r2, r3
 8001b6a:	7bfb      	ldrb	r3, [r7, #15]
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d105      	bne.n	8001b7c <lcd_ShowChar+0x170>
				{
					x=x0;
 8001b70:	8a3b      	ldrh	r3, [r7, #16]
 8001b72:	80fb      	strh	r3, [r7, #6]
					y++;
 8001b74:	88bb      	ldrh	r3, [r7, #4]
 8001b76:	3301      	adds	r3, #1
 8001b78:	80bb      	strh	r3, [r7, #4]
					break;
 8001b7a:	e005      	b.n	8001b88 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8001b7c:	7dbb      	ldrb	r3, [r7, #22]
 8001b7e:	3301      	adds	r3, #1
 8001b80:	75bb      	strb	r3, [r7, #22]
 8001b82:	7dbb      	ldrb	r3, [r7, #22]
 8001b84:	2b07      	cmp	r3, #7
 8001b86:	d9b7      	bls.n	8001af8 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8001b88:	8a7b      	ldrh	r3, [r7, #18]
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	827b      	strh	r3, [r7, #18]
 8001b8e:	8a7a      	ldrh	r2, [r7, #18]
 8001b90:	89bb      	ldrh	r3, [r7, #12]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d380      	bcc.n	8001a98 <lcd_ShowChar+0x8c>
 8001b96:	e000      	b.n	8001b9a <lcd_ShowChar+0x18e>
		else return;
 8001b98:	bf00      	nop
				}
			}
		}
	}
}
 8001b9a:	371c      	adds	r7, #28
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd90      	pop	{r4, r7, pc}
 8001ba0:	0800960c 	.word	0x0800960c
 8001ba4:	08009bfc 	.word	0x08009bfc
 8001ba8:	0800adcc 	.word	0x0800adcc

08001bac <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 8001bac:	b480      	push	{r7}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 8001bb6:	79fb      	ldrb	r3, [r7, #7]
 8001bb8:	091b      	lsrs	r3, r3, #4
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	f003 0303 	and.w	r3, r3, #3
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d007      	beq.n	8001bd6 <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 8001bc6:	4b0a      	ldr	r3, [pc, #40]	@ (8001bf0 <lcd_SetDir+0x44>)
 8001bc8:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001bcc:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 8001bce:	4b08      	ldr	r3, [pc, #32]	@ (8001bf0 <lcd_SetDir+0x44>)
 8001bd0:	22f0      	movs	r2, #240	@ 0xf0
 8001bd2:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8001bd4:	e006      	b.n	8001be4 <lcd_SetDir+0x38>
		lcddev.width=240;
 8001bd6:	4b06      	ldr	r3, [pc, #24]	@ (8001bf0 <lcd_SetDir+0x44>)
 8001bd8:	22f0      	movs	r2, #240	@ 0xf0
 8001bda:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8001bdc:	4b04      	ldr	r3, [pc, #16]	@ (8001bf0 <lcd_SetDir+0x44>)
 8001bde:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001be2:	805a      	strh	r2, [r3, #2]
}
 8001be4:	bf00      	nop
 8001be6:	370c      	adds	r7, #12
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr
 8001bf0:	20000224 	.word	0x20000224

08001bf4 <lcd_init>:


void lcd_init(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001bfe:	48aa      	ldr	r0, [pc, #680]	@ (8001ea8 <lcd_init+0x2b4>)
 8001c00:	f003 fb96 	bl	8005330 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001c04:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001c08:	f002 fb5c 	bl	80042c4 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c12:	48a5      	ldr	r0, [pc, #660]	@ (8001ea8 <lcd_init+0x2b4>)
 8001c14:	f003 fb8c 	bl	8005330 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001c18:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001c1c:	f002 fb52 	bl	80042c4 <HAL_Delay>
	lcd_SetDir(DFT_SCAN_DIR);
 8001c20:	2000      	movs	r0, #0
 8001c22:	f7ff ffc3 	bl	8001bac <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8001c26:	20d3      	movs	r0, #211	@ 0xd3
 8001c28:	f7ff fd6e 	bl	8001708 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 8001c2c:	f7ff fd8c 	bl	8001748 <LCD_RD_DATA>
 8001c30:	4603      	mov	r3, r0
 8001c32:	461a      	mov	r2, r3
 8001c34:	4b9d      	ldr	r3, [pc, #628]	@ (8001eac <lcd_init+0x2b8>)
 8001c36:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001c38:	f7ff fd86 	bl	8001748 <LCD_RD_DATA>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	461a      	mov	r2, r3
 8001c40:	4b9a      	ldr	r3, [pc, #616]	@ (8001eac <lcd_init+0x2b8>)
 8001c42:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001c44:	f7ff fd80 	bl	8001748 <LCD_RD_DATA>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	461a      	mov	r2, r3
 8001c4c:	4b97      	ldr	r3, [pc, #604]	@ (8001eac <lcd_init+0x2b8>)
 8001c4e:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8001c50:	4b96      	ldr	r3, [pc, #600]	@ (8001eac <lcd_init+0x2b8>)
 8001c52:	889b      	ldrh	r3, [r3, #4]
 8001c54:	021b      	lsls	r3, r3, #8
 8001c56:	b29a      	uxth	r2, r3
 8001c58:	4b94      	ldr	r3, [pc, #592]	@ (8001eac <lcd_init+0x2b8>)
 8001c5a:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 8001c5c:	f7ff fd74 	bl	8001748 <LCD_RD_DATA>
 8001c60:	4603      	mov	r3, r0
 8001c62:	461a      	mov	r2, r3
 8001c64:	4b91      	ldr	r3, [pc, #580]	@ (8001eac <lcd_init+0x2b8>)
 8001c66:	889b      	ldrh	r3, [r3, #4]
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	b29a      	uxth	r2, r3
 8001c6c:	4b8f      	ldr	r3, [pc, #572]	@ (8001eac <lcd_init+0x2b8>)
 8001c6e:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8001c70:	20cf      	movs	r0, #207	@ 0xcf
 8001c72:	f7ff fd49 	bl	8001708 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001c76:	2000      	movs	r0, #0
 8001c78:	f7ff fd56 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001c7c:	20c1      	movs	r0, #193	@ 0xc1
 8001c7e:	f7ff fd53 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8001c82:	2030      	movs	r0, #48	@ 0x30
 8001c84:	f7ff fd50 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001c88:	20ed      	movs	r0, #237	@ 0xed
 8001c8a:	f7ff fd3d 	bl	8001708 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8001c8e:	2064      	movs	r0, #100	@ 0x64
 8001c90:	f7ff fd4a 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001c94:	2003      	movs	r0, #3
 8001c96:	f7ff fd47 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8001c9a:	2012      	movs	r0, #18
 8001c9c:	f7ff fd44 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8001ca0:	2081      	movs	r0, #129	@ 0x81
 8001ca2:	f7ff fd41 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8001ca6:	20e8      	movs	r0, #232	@ 0xe8
 8001ca8:	f7ff fd2e 	bl	8001708 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8001cac:	2085      	movs	r0, #133	@ 0x85
 8001cae:	f7ff fd3b 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001cb2:	2010      	movs	r0, #16
 8001cb4:	f7ff fd38 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8001cb8:	207a      	movs	r0, #122	@ 0x7a
 8001cba:	f7ff fd35 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8001cbe:	20cb      	movs	r0, #203	@ 0xcb
 8001cc0:	f7ff fd22 	bl	8001708 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8001cc4:	2039      	movs	r0, #57	@ 0x39
 8001cc6:	f7ff fd2f 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8001cca:	202c      	movs	r0, #44	@ 0x2c
 8001ccc:	f7ff fd2c 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001cd0:	2000      	movs	r0, #0
 8001cd2:	f7ff fd29 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8001cd6:	2034      	movs	r0, #52	@ 0x34
 8001cd8:	f7ff fd26 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8001cdc:	2002      	movs	r0, #2
 8001cde:	f7ff fd23 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8001ce2:	20f7      	movs	r0, #247	@ 0xf7
 8001ce4:	f7ff fd10 	bl	8001708 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8001ce8:	2020      	movs	r0, #32
 8001cea:	f7ff fd1d 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8001cee:	20ea      	movs	r0, #234	@ 0xea
 8001cf0:	f7ff fd0a 	bl	8001708 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001cf4:	2000      	movs	r0, #0
 8001cf6:	f7ff fd17 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001cfa:	2000      	movs	r0, #0
 8001cfc:	f7ff fd14 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8001d00:	20c0      	movs	r0, #192	@ 0xc0
 8001d02:	f7ff fd01 	bl	8001708 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8001d06:	201b      	movs	r0, #27
 8001d08:	f7ff fd0e 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8001d0c:	20c1      	movs	r0, #193	@ 0xc1
 8001d0e:	f7ff fcfb 	bl	8001708 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8001d12:	2001      	movs	r0, #1
 8001d14:	f7ff fd08 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8001d18:	20c5      	movs	r0, #197	@ 0xc5
 8001d1a:	f7ff fcf5 	bl	8001708 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8001d1e:	2030      	movs	r0, #48	@ 0x30
 8001d20:	f7ff fd02 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8001d24:	2030      	movs	r0, #48	@ 0x30
 8001d26:	f7ff fcff 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8001d2a:	20c7      	movs	r0, #199	@ 0xc7
 8001d2c:	f7ff fcec 	bl	8001708 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8001d30:	20b7      	movs	r0, #183	@ 0xb7
 8001d32:	f7ff fcf9 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8001d36:	2036      	movs	r0, #54	@ 0x36
 8001d38:	f7ff fce6 	bl	8001708 <LCD_WR_REG>

	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
 8001d3c:	2008      	movs	r0, #8
 8001d3e:	f7ff fcf3 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8001d42:	203a      	movs	r0, #58	@ 0x3a
 8001d44:	f7ff fce0 	bl	8001708 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8001d48:	2055      	movs	r0, #85	@ 0x55
 8001d4a:	f7ff fced 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8001d4e:	20b1      	movs	r0, #177	@ 0xb1
 8001d50:	f7ff fcda 	bl	8001708 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001d54:	2000      	movs	r0, #0
 8001d56:	f7ff fce7 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 8001d5a:	201a      	movs	r0, #26
 8001d5c:	f7ff fce4 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8001d60:	20b6      	movs	r0, #182	@ 0xb6
 8001d62:	f7ff fcd1 	bl	8001708 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8001d66:	200a      	movs	r0, #10
 8001d68:	f7ff fcde 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8001d6c:	20a2      	movs	r0, #162	@ 0xa2
 8001d6e:	f7ff fcdb 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8001d72:	20f2      	movs	r0, #242	@ 0xf2
 8001d74:	f7ff fcc8 	bl	8001708 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001d78:	2000      	movs	r0, #0
 8001d7a:	f7ff fcd5 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8001d7e:	2026      	movs	r0, #38	@ 0x26
 8001d80:	f7ff fcc2 	bl	8001708 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8001d84:	2001      	movs	r0, #1
 8001d86:	f7ff fccf 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 8001d8a:	20e0      	movs	r0, #224	@ 0xe0
 8001d8c:	f7ff fcbc 	bl	8001708 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001d90:	200f      	movs	r0, #15
 8001d92:	f7ff fcc9 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8001d96:	202a      	movs	r0, #42	@ 0x2a
 8001d98:	f7ff fcc6 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8001d9c:	2028      	movs	r0, #40	@ 0x28
 8001d9e:	f7ff fcc3 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001da2:	2008      	movs	r0, #8
 8001da4:	f7ff fcc0 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001da8:	200e      	movs	r0, #14
 8001daa:	f7ff fcbd 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001dae:	2008      	movs	r0, #8
 8001db0:	f7ff fcba 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8001db4:	2054      	movs	r0, #84	@ 0x54
 8001db6:	f7ff fcb7 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8001dba:	20a9      	movs	r0, #169	@ 0xa9
 8001dbc:	f7ff fcb4 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8001dc0:	2043      	movs	r0, #67	@ 0x43
 8001dc2:	f7ff fcb1 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8001dc6:	200a      	movs	r0, #10
 8001dc8:	f7ff fcae 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001dcc:	200f      	movs	r0, #15
 8001dce:	f7ff fcab 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001dd2:	2000      	movs	r0, #0
 8001dd4:	f7ff fca8 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001dd8:	2000      	movs	r0, #0
 8001dda:	f7ff fca5 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001dde:	2000      	movs	r0, #0
 8001de0:	f7ff fca2 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001de4:	2000      	movs	r0, #0
 8001de6:	f7ff fc9f 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8001dea:	20e1      	movs	r0, #225	@ 0xe1
 8001dec:	f7ff fc8c 	bl	8001708 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001df0:	2000      	movs	r0, #0
 8001df2:	f7ff fc99 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8001df6:	2015      	movs	r0, #21
 8001df8:	f7ff fc96 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8001dfc:	2017      	movs	r0, #23
 8001dfe:	f7ff fc93 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8001e02:	2007      	movs	r0, #7
 8001e04:	f7ff fc90 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8001e08:	2011      	movs	r0, #17
 8001e0a:	f7ff fc8d 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8001e0e:	2006      	movs	r0, #6
 8001e10:	f7ff fc8a 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001e14:	202b      	movs	r0, #43	@ 0x2b
 8001e16:	f7ff fc87 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8001e1a:	2056      	movs	r0, #86	@ 0x56
 8001e1c:	f7ff fc84 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8001e20:	203c      	movs	r0, #60	@ 0x3c
 8001e22:	f7ff fc81 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8001e26:	2005      	movs	r0, #5
 8001e28:	f7ff fc7e 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001e2c:	2010      	movs	r0, #16
 8001e2e:	f7ff fc7b 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001e32:	200f      	movs	r0, #15
 8001e34:	f7ff fc78 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001e38:	203f      	movs	r0, #63	@ 0x3f
 8001e3a:	f7ff fc75 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001e3e:	203f      	movs	r0, #63	@ 0x3f
 8001e40:	f7ff fc72 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001e44:	200f      	movs	r0, #15
 8001e46:	f7ff fc6f 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 8001e4a:	202b      	movs	r0, #43	@ 0x2b
 8001e4c:	f7ff fc5c 	bl	8001708 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001e50:	2000      	movs	r0, #0
 8001e52:	f7ff fc69 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e56:	2000      	movs	r0, #0
 8001e58:	f7ff fc66 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8001e5c:	2001      	movs	r0, #1
 8001e5e:	f7ff fc63 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8001e62:	203f      	movs	r0, #63	@ 0x3f
 8001e64:	f7ff fc60 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8001e68:	202a      	movs	r0, #42	@ 0x2a
 8001e6a:	f7ff fc4d 	bl	8001708 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001e6e:	2000      	movs	r0, #0
 8001e70:	f7ff fc5a 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e74:	2000      	movs	r0, #0
 8001e76:	f7ff fc57 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e7a:	2000      	movs	r0, #0
 8001e7c:	f7ff fc54 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8001e80:	20ef      	movs	r0, #239	@ 0xef
 8001e82:	f7ff fc51 	bl	8001728 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8001e86:	2011      	movs	r0, #17
 8001e88:	f7ff fc3e 	bl	8001708 <LCD_WR_REG>
	HAL_Delay(120);
 8001e8c:	2078      	movs	r0, #120	@ 0x78
 8001e8e:	f002 fa19 	bl	80042c4 <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 8001e92:	2029      	movs	r0, #41	@ 0x29
 8001e94:	f7ff fc38 	bl	8001708 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8001e98:	2201      	movs	r2, #1
 8001e9a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e9e:	4804      	ldr	r0, [pc, #16]	@ (8001eb0 <lcd_init+0x2bc>)
 8001ea0:	f003 fa46 	bl	8005330 <HAL_GPIO_WritePin>
}
 8001ea4:	bf00      	nop
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	40020800 	.word	0x40020800
 8001eac:	20000224 	.word	0x20000224
 8001eb0:	40020000 	.word	0x40020000

08001eb4 <_draw_circle_8>:

static void _draw_circle_8(int xc, int yc, int x, int y, uint16_t c)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	60b9      	str	r1, [r7, #8]
 8001ebe:	607a      	str	r2, [r7, #4]
 8001ec0:	603b      	str	r3, [r7, #0]
	lcd_DrawPoint(xc + x, yc + y, c);
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	b29a      	uxth	r2, r3
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	b29b      	uxth	r3, r3
 8001eca:	4413      	add	r3, r2
 8001ecc:	b298      	uxth	r0, r3
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	b29a      	uxth	r2, r3
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	b29b      	uxth	r3, r3
 8001ed6:	4413      	add	r3, r2
 8001ed8:	b29b      	uxth	r3, r3
 8001eda:	8b3a      	ldrh	r2, [r7, #24]
 8001edc:	4619      	mov	r1, r3
 8001ede:	f7ff fcf9 	bl	80018d4 <lcd_DrawPoint>

	lcd_DrawPoint(xc - x, yc + y, c);
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	b29a      	uxth	r2, r3
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	b29b      	uxth	r3, r3
 8001eea:	1ad3      	subs	r3, r2, r3
 8001eec:	b298      	uxth	r0, r3
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	b29a      	uxth	r2, r3
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	b29b      	uxth	r3, r3
 8001ef6:	4413      	add	r3, r2
 8001ef8:	b29b      	uxth	r3, r3
 8001efa:	8b3a      	ldrh	r2, [r7, #24]
 8001efc:	4619      	mov	r1, r3
 8001efe:	f7ff fce9 	bl	80018d4 <lcd_DrawPoint>

	lcd_DrawPoint(xc + x, yc - y, c);
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	b29a      	uxth	r2, r3
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	b29b      	uxth	r3, r3
 8001f0a:	4413      	add	r3, r2
 8001f0c:	b298      	uxth	r0, r3
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	b29a      	uxth	r2, r3
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	b29b      	uxth	r3, r3
 8001f16:	1ad3      	subs	r3, r2, r3
 8001f18:	b29b      	uxth	r3, r3
 8001f1a:	8b3a      	ldrh	r2, [r7, #24]
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	f7ff fcd9 	bl	80018d4 <lcd_DrawPoint>

	lcd_DrawPoint(xc - x, yc - y, c);
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	b29a      	uxth	r2, r3
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	b29b      	uxth	r3, r3
 8001f2a:	1ad3      	subs	r3, r2, r3
 8001f2c:	b298      	uxth	r0, r3
 8001f2e:	68bb      	ldr	r3, [r7, #8]
 8001f30:	b29a      	uxth	r2, r3
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	b29b      	uxth	r3, r3
 8001f36:	1ad3      	subs	r3, r2, r3
 8001f38:	b29b      	uxth	r3, r3
 8001f3a:	8b3a      	ldrh	r2, [r7, #24]
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	f7ff fcc9 	bl	80018d4 <lcd_DrawPoint>

	lcd_DrawPoint(xc + y, yc + x, c);
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	b29a      	uxth	r2, r3
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	b29b      	uxth	r3, r3
 8001f4a:	4413      	add	r3, r2
 8001f4c:	b298      	uxth	r0, r3
 8001f4e:	68bb      	ldr	r3, [r7, #8]
 8001f50:	b29a      	uxth	r2, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	b29b      	uxth	r3, r3
 8001f56:	4413      	add	r3, r2
 8001f58:	b29b      	uxth	r3, r3
 8001f5a:	8b3a      	ldrh	r2, [r7, #24]
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	f7ff fcb9 	bl	80018d4 <lcd_DrawPoint>

	lcd_DrawPoint(xc - y, yc + x, c);
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	b29a      	uxth	r2, r3
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	b29b      	uxth	r3, r3
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	b298      	uxth	r0, r3
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	b29a      	uxth	r2, r3
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	b29b      	uxth	r3, r3
 8001f76:	4413      	add	r3, r2
 8001f78:	b29b      	uxth	r3, r3
 8001f7a:	8b3a      	ldrh	r2, [r7, #24]
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	f7ff fca9 	bl	80018d4 <lcd_DrawPoint>

	lcd_DrawPoint(xc + y, yc - x, c);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	b29a      	uxth	r2, r3
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	b29b      	uxth	r3, r3
 8001f8a:	4413      	add	r3, r2
 8001f8c:	b298      	uxth	r0, r3
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	b29a      	uxth	r2, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	b29b      	uxth	r3, r3
 8001f96:	1ad3      	subs	r3, r2, r3
 8001f98:	b29b      	uxth	r3, r3
 8001f9a:	8b3a      	ldrh	r2, [r7, #24]
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	f7ff fc99 	bl	80018d4 <lcd_DrawPoint>

	lcd_DrawPoint(xc - y, yc - x, c);
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	b29a      	uxth	r2, r3
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	b29b      	uxth	r3, r3
 8001faa:	1ad3      	subs	r3, r2, r3
 8001fac:	b298      	uxth	r0, r3
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	b29a      	uxth	r2, r3
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	b29b      	uxth	r3, r3
 8001fb6:	1ad3      	subs	r3, r2, r3
 8001fb8:	b29b      	uxth	r3, r3
 8001fba:	8b3a      	ldrh	r2, [r7, #24]
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	f7ff fc89 	bl	80018d4 <lcd_DrawPoint>
}
 8001fc2:	bf00      	nop
 8001fc4:	3710      	adds	r7, #16
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}

08001fca <lcd_DrawCircle>:

void lcd_DrawCircle(int xc, int yc,uint16_t c,int r, int fill) //ve duong or hinh, c: color
{
 8001fca:	b580      	push	{r7, lr}
 8001fcc:	b08a      	sub	sp, #40	@ 0x28
 8001fce:	af02      	add	r7, sp, #8
 8001fd0:	60f8      	str	r0, [r7, #12]
 8001fd2:	60b9      	str	r1, [r7, #8]
 8001fd4:	603b      	str	r3, [r7, #0]
 8001fd6:	4613      	mov	r3, r2
 8001fd8:	80fb      	strh	r3, [r7, #6]
	int x = 0, y = r, yi, d;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	61fb      	str	r3, [r7, #28]
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	61bb      	str	r3, [r7, #24]

	d = 3 - 2 * r;
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	005b      	lsls	r3, r3, #1
 8001fe6:	f1c3 0303 	rsb	r3, r3, #3
 8001fea:	613b      	str	r3, [r7, #16]


	if (fill)
 8001fec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d04f      	beq.n	8002092 <lcd_DrawCircle+0xc8>
	{
		while (x <= y) {
 8001ff2:	e029      	b.n	8002048 <lcd_DrawCircle+0x7e>
			for (yi = x; yi <= y; yi++)
 8001ff4:	69fb      	ldr	r3, [r7, #28]
 8001ff6:	617b      	str	r3, [r7, #20]
 8001ff8:	e00a      	b.n	8002010 <lcd_DrawCircle+0x46>
				_draw_circle_8(xc, yc, x, yi, c);
 8001ffa:	88fb      	ldrh	r3, [r7, #6]
 8001ffc:	9300      	str	r3, [sp, #0]
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	69fa      	ldr	r2, [r7, #28]
 8002002:	68b9      	ldr	r1, [r7, #8]
 8002004:	68f8      	ldr	r0, [r7, #12]
 8002006:	f7ff ff55 	bl	8001eb4 <_draw_circle_8>
			for (yi = x; yi <= y; yi++)
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	3301      	adds	r3, #1
 800200e:	617b      	str	r3, [r7, #20]
 8002010:	697a      	ldr	r2, [r7, #20]
 8002012:	69bb      	ldr	r3, [r7, #24]
 8002014:	429a      	cmp	r2, r3
 8002016:	ddf0      	ble.n	8001ffa <lcd_DrawCircle+0x30>

			if (d < 0) {
 8002018:	693b      	ldr	r3, [r7, #16]
 800201a:	2b00      	cmp	r3, #0
 800201c:	da06      	bge.n	800202c <lcd_DrawCircle+0x62>
				d = d + 4 * x + 6;
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	009a      	lsls	r2, r3, #2
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	4413      	add	r3, r2
 8002026:	3306      	adds	r3, #6
 8002028:	613b      	str	r3, [r7, #16]
 800202a:	e00a      	b.n	8002042 <lcd_DrawCircle+0x78>
			} else {
				d = d + 4 * (x - y) + 10;
 800202c:	69fa      	ldr	r2, [r7, #28]
 800202e:	69bb      	ldr	r3, [r7, #24]
 8002030:	1ad3      	subs	r3, r2, r3
 8002032:	009a      	lsls	r2, r3, #2
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	4413      	add	r3, r2
 8002038:	330a      	adds	r3, #10
 800203a:	613b      	str	r3, [r7, #16]
				y--;
 800203c:	69bb      	ldr	r3, [r7, #24]
 800203e:	3b01      	subs	r3, #1
 8002040:	61bb      	str	r3, [r7, #24]
			}
			x++;
 8002042:	69fb      	ldr	r3, [r7, #28]
 8002044:	3301      	adds	r3, #1
 8002046:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 8002048:	69fa      	ldr	r2, [r7, #28]
 800204a:	69bb      	ldr	r3, [r7, #24]
 800204c:	429a      	cmp	r2, r3
 800204e:	ddd1      	ble.n	8001ff4 <lcd_DrawCircle+0x2a>
				y--;
			}
			x++;
		}
	}
}
 8002050:	e023      	b.n	800209a <lcd_DrawCircle+0xd0>
			_draw_circle_8(xc, yc, x, y, c);
 8002052:	88fb      	ldrh	r3, [r7, #6]
 8002054:	9300      	str	r3, [sp, #0]
 8002056:	69bb      	ldr	r3, [r7, #24]
 8002058:	69fa      	ldr	r2, [r7, #28]
 800205a:	68b9      	ldr	r1, [r7, #8]
 800205c:	68f8      	ldr	r0, [r7, #12]
 800205e:	f7ff ff29 	bl	8001eb4 <_draw_circle_8>
			if (d < 0) {
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	2b00      	cmp	r3, #0
 8002066:	da06      	bge.n	8002076 <lcd_DrawCircle+0xac>
				d = d + 4 * x + 6;
 8002068:	69fb      	ldr	r3, [r7, #28]
 800206a:	009a      	lsls	r2, r3, #2
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	4413      	add	r3, r2
 8002070:	3306      	adds	r3, #6
 8002072:	613b      	str	r3, [r7, #16]
 8002074:	e00a      	b.n	800208c <lcd_DrawCircle+0xc2>
				d = d + 4 * (x - y) + 10;
 8002076:	69fa      	ldr	r2, [r7, #28]
 8002078:	69bb      	ldr	r3, [r7, #24]
 800207a:	1ad3      	subs	r3, r2, r3
 800207c:	009a      	lsls	r2, r3, #2
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	4413      	add	r3, r2
 8002082:	330a      	adds	r3, #10
 8002084:	613b      	str	r3, [r7, #16]
				y--;
 8002086:	69bb      	ldr	r3, [r7, #24]
 8002088:	3b01      	subs	r3, #1
 800208a:	61bb      	str	r3, [r7, #24]
			x++;
 800208c:	69fb      	ldr	r3, [r7, #28]
 800208e:	3301      	adds	r3, #1
 8002090:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 8002092:	69fa      	ldr	r2, [r7, #28]
 8002094:	69bb      	ldr	r3, [r7, #24]
 8002096:	429a      	cmp	r2, r3
 8002098:	dddb      	ble.n	8002052 <lcd_DrawCircle+0x88>
}
 800209a:	bf00      	nop
 800209c:	3720      	adds	r7, #32
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
	...

080020a4 <lcd_ShowStr>:

void lcd_ShowStr(uint16_t x, uint16_t y,char *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 80020a4:	b590      	push	{r4, r7, lr}
 80020a6:	b08b      	sub	sp, #44	@ 0x2c
 80020a8:	af04      	add	r7, sp, #16
 80020aa:	60ba      	str	r2, [r7, #8]
 80020ac:	461a      	mov	r2, r3
 80020ae:	4603      	mov	r3, r0
 80020b0:	81fb      	strh	r3, [r7, #14]
 80020b2:	460b      	mov	r3, r1
 80020b4:	81bb      	strh	r3, [r7, #12]
 80020b6:	4613      	mov	r3, r2
 80020b8:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 80020ba:	89fb      	ldrh	r3, [r7, #14]
 80020bc:	82bb      	strh	r3, [r7, #20]
    uint8_t bHz=0;
 80020be:	2300      	movs	r3, #0
 80020c0:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 80020c2:	e048      	b.n	8002156 <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 80020c4:	7dfb      	ldrb	r3, [r7, #23]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d145      	bne.n	8002156 <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 80020ca:	89fa      	ldrh	r2, [r7, #14]
 80020cc:	4b26      	ldr	r3, [pc, #152]	@ (8002168 <lcd_ShowStr+0xc4>)
 80020ce:	881b      	ldrh	r3, [r3, #0]
 80020d0:	4619      	mov	r1, r3
 80020d2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80020d6:	085b      	lsrs	r3, r3, #1
 80020d8:	b2db      	uxtb	r3, r3
 80020da:	1acb      	subs	r3, r1, r3
 80020dc:	429a      	cmp	r2, r3
 80020de:	dc3f      	bgt.n	8002160 <lcd_ShowStr+0xbc>
 80020e0:	89ba      	ldrh	r2, [r7, #12]
 80020e2:	4b21      	ldr	r3, [pc, #132]	@ (8002168 <lcd_ShowStr+0xc4>)
 80020e4:	885b      	ldrh	r3, [r3, #2]
 80020e6:	4619      	mov	r1, r3
 80020e8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80020ec:	1acb      	subs	r3, r1, r3
 80020ee:	429a      	cmp	r2, r3
 80020f0:	dc36      	bgt.n	8002160 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	781b      	ldrb	r3, [r3, #0]
 80020f6:	2b80      	cmp	r3, #128	@ 0x80
 80020f8:	d902      	bls.n	8002100 <lcd_ShowStr+0x5c>
 80020fa:	2301      	movs	r3, #1
 80020fc:	75fb      	strb	r3, [r7, #23]
 80020fe:	e02a      	b.n	8002156 <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	781b      	ldrb	r3, [r3, #0]
 8002104:	2b0d      	cmp	r3, #13
 8002106:	d10b      	bne.n	8002120 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 8002108:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800210c:	b29a      	uxth	r2, r3
 800210e:	89bb      	ldrh	r3, [r7, #12]
 8002110:	4413      	add	r3, r2
 8002112:	81bb      	strh	r3, [r7, #12]
					x=x0;
 8002114:	8abb      	ldrh	r3, [r7, #20]
 8002116:	81fb      	strh	r3, [r7, #14]
					str++;
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	3301      	adds	r3, #1
 800211c:	60bb      	str	r3, [r7, #8]
 800211e:	e017      	b.n	8002150 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	781a      	ldrb	r2, [r3, #0]
 8002124:	88fc      	ldrh	r4, [r7, #6]
 8002126:	89b9      	ldrh	r1, [r7, #12]
 8002128:	89f8      	ldrh	r0, [r7, #14]
 800212a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800212e:	9302      	str	r3, [sp, #8]
 8002130:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002134:	9301      	str	r3, [sp, #4]
 8002136:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002138:	9300      	str	r3, [sp, #0]
 800213a:	4623      	mov	r3, r4
 800213c:	f7ff fc66 	bl	8001a0c <lcd_ShowChar>
					x+=sizey/2;
 8002140:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002144:	085b      	lsrs	r3, r3, #1
 8002146:	b2db      	uxtb	r3, r3
 8002148:	461a      	mov	r2, r3
 800214a:	89fb      	ldrh	r3, [r7, #14]
 800214c:	4413      	add	r3, r2
 800214e:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	3301      	adds	r3, #1
 8002154:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	781b      	ldrb	r3, [r3, #0]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d1b2      	bne.n	80020c4 <lcd_ShowStr+0x20>
 800215e:	e000      	b.n	8002162 <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8002160:	bf00      	nop
			}
		}
	}
}
 8002162:	371c      	adds	r7, #28
 8002164:	46bd      	mov	sp, r7
 8002166:	bd90      	pop	{r4, r7, pc}
 8002168:	20000224 	.word	0x20000224

0800216c <led7_Scan>:

void led7_init(){
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
}

void led7_Scan(){
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 8002170:	4b3f      	ldr	r3, [pc, #252]	@ (8002270 <led7_Scan+0x104>)
 8002172:	881b      	ldrh	r3, [r3, #0]
 8002174:	b2db      	uxtb	r3, r3
 8002176:	b29a      	uxth	r2, r3
 8002178:	4b3d      	ldr	r3, [pc, #244]	@ (8002270 <led7_Scan+0x104>)
 800217a:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 800217c:	4b3d      	ldr	r3, [pc, #244]	@ (8002274 <led7_Scan+0x108>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a3d      	ldr	r2, [pc, #244]	@ (8002278 <led7_Scan+0x10c>)
 8002182:	5cd3      	ldrb	r3, [r2, r3]
 8002184:	021b      	lsls	r3, r3, #8
 8002186:	b21a      	sxth	r2, r3
 8002188:	4b39      	ldr	r3, [pc, #228]	@ (8002270 <led7_Scan+0x104>)
 800218a:	881b      	ldrh	r3, [r3, #0]
 800218c:	b21b      	sxth	r3, r3
 800218e:	4313      	orrs	r3, r2
 8002190:	b21b      	sxth	r3, r3
 8002192:	b29a      	uxth	r2, r3
 8002194:	4b36      	ldr	r3, [pc, #216]	@ (8002270 <led7_Scan+0x104>)
 8002196:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 8002198:	4b36      	ldr	r3, [pc, #216]	@ (8002274 <led7_Scan+0x108>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	2b03      	cmp	r3, #3
 800219e:	d847      	bhi.n	8002230 <led7_Scan+0xc4>
 80021a0:	a201      	add	r2, pc, #4	@ (adr r2, 80021a8 <led7_Scan+0x3c>)
 80021a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021a6:	bf00      	nop
 80021a8:	080021b9 	.word	0x080021b9
 80021ac:	080021d7 	.word	0x080021d7
 80021b0:	080021f5 	.word	0x080021f5
 80021b4:	08002213 	.word	0x08002213
	case 0:
		spi_buffer |= 0x00b0;
 80021b8:	4b2d      	ldr	r3, [pc, #180]	@ (8002270 <led7_Scan+0x104>)
 80021ba:	881b      	ldrh	r3, [r3, #0]
 80021bc:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 80021c0:	b29a      	uxth	r2, r3
 80021c2:	4b2b      	ldr	r3, [pc, #172]	@ (8002270 <led7_Scan+0x104>)
 80021c4:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;//1011
 80021c6:	4b2a      	ldr	r3, [pc, #168]	@ (8002270 <led7_Scan+0x104>)
 80021c8:	881b      	ldrh	r3, [r3, #0]
 80021ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80021ce:	b29a      	uxth	r2, r3
 80021d0:	4b27      	ldr	r3, [pc, #156]	@ (8002270 <led7_Scan+0x104>)
 80021d2:	801a      	strh	r2, [r3, #0]
		break;
 80021d4:	e02d      	b.n	8002232 <led7_Scan+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 80021d6:	4b26      	ldr	r3, [pc, #152]	@ (8002270 <led7_Scan+0x104>)
 80021d8:	881b      	ldrh	r3, [r3, #0]
 80021da:	f043 03d0 	orr.w	r3, r3, #208	@ 0xd0
 80021de:	b29a      	uxth	r2, r3
 80021e0:	4b23      	ldr	r3, [pc, #140]	@ (8002270 <led7_Scan+0x104>)
 80021e2:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;//1101
 80021e4:	4b22      	ldr	r3, [pc, #136]	@ (8002270 <led7_Scan+0x104>)
 80021e6:	881b      	ldrh	r3, [r3, #0]
 80021e8:	f023 0320 	bic.w	r3, r3, #32
 80021ec:	b29a      	uxth	r2, r3
 80021ee:	4b20      	ldr	r3, [pc, #128]	@ (8002270 <led7_Scan+0x104>)
 80021f0:	801a      	strh	r2, [r3, #0]
		break;
 80021f2:	e01e      	b.n	8002232 <led7_Scan+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 80021f4:	4b1e      	ldr	r3, [pc, #120]	@ (8002270 <led7_Scan+0x104>)
 80021f6:	881b      	ldrh	r3, [r3, #0]
 80021f8:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 80021fc:	b29a      	uxth	r2, r3
 80021fe:	4b1c      	ldr	r3, [pc, #112]	@ (8002270 <led7_Scan+0x104>)
 8002200:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;//1110
 8002202:	4b1b      	ldr	r3, [pc, #108]	@ (8002270 <led7_Scan+0x104>)
 8002204:	881b      	ldrh	r3, [r3, #0]
 8002206:	f023 0310 	bic.w	r3, r3, #16
 800220a:	b29a      	uxth	r2, r3
 800220c:	4b18      	ldr	r3, [pc, #96]	@ (8002270 <led7_Scan+0x104>)
 800220e:	801a      	strh	r2, [r3, #0]
		break;
 8002210:	e00f      	b.n	8002232 <led7_Scan+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 8002212:	4b17      	ldr	r3, [pc, #92]	@ (8002270 <led7_Scan+0x104>)
 8002214:	881b      	ldrh	r3, [r3, #0]
 8002216:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 800221a:	b29a      	uxth	r2, r3
 800221c:	4b14      	ldr	r3, [pc, #80]	@ (8002270 <led7_Scan+0x104>)
 800221e:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;//0111
 8002220:	4b13      	ldr	r3, [pc, #76]	@ (8002270 <led7_Scan+0x104>)
 8002222:	881b      	ldrh	r3, [r3, #0]
 8002224:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002228:	b29a      	uxth	r2, r3
 800222a:	4b11      	ldr	r3, [pc, #68]	@ (8002270 <led7_Scan+0x104>)
 800222c:	801a      	strh	r2, [r3, #0]
		break;
 800222e:	e000      	b.n	8002232 <led7_Scan+0xc6>
	default:
		break;
 8002230:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 8002232:	4b10      	ldr	r3, [pc, #64]	@ (8002274 <led7_Scan+0x108>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	3301      	adds	r3, #1
 8002238:	425a      	negs	r2, r3
 800223a:	f003 0303 	and.w	r3, r3, #3
 800223e:	f002 0203 	and.w	r2, r2, #3
 8002242:	bf58      	it	pl
 8002244:	4253      	negpl	r3, r2
 8002246:	4a0b      	ldr	r2, [pc, #44]	@ (8002274 <led7_Scan+0x108>)
 8002248:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 800224a:	2200      	movs	r2, #0
 800224c:	2140      	movs	r1, #64	@ 0x40
 800224e:	480b      	ldr	r0, [pc, #44]	@ (800227c <led7_Scan+0x110>)
 8002250:	f003 f86e 	bl	8005330 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 8002254:	2301      	movs	r3, #1
 8002256:	2202      	movs	r2, #2
 8002258:	4905      	ldr	r1, [pc, #20]	@ (8002270 <led7_Scan+0x104>)
 800225a:	4809      	ldr	r0, [pc, #36]	@ (8002280 <led7_Scan+0x114>)
 800225c:	f004 fd69 	bl	8006d32 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8002260:	2201      	movs	r2, #1
 8002262:	2140      	movs	r1, #64	@ 0x40
 8002264:	4805      	ldr	r0, [pc, #20]	@ (800227c <led7_Scan+0x110>)
 8002266:	f003 f863 	bl	8005330 <HAL_GPIO_WritePin>
}
 800226a:	bf00      	nop
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	20000004 	.word	0x20000004
 8002274:	2000022c 	.word	0x2000022c
 8002278:	20000000 	.word	0x20000000
 800227c:	40021800 	.word	0x40021800
 8002280:	20000bb4 	.word	0x20000bb4

08002284 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002288:	f001 ffaa 	bl	80041e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800228c:	f000 f860 	bl	8002350 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002290:	f7ff f8ae 	bl	80013f0 <MX_GPIO_Init>
  MX_TIM2_Init();
 8002294:	f000 ff78 	bl	8003188 <MX_TIM2_Init>
  MX_SPI1_Init();
 8002298:	f000 fd64 	bl	8002d64 <MX_SPI1_Init>
  MX_FSMC_Init();
 800229c:	f7fe ffd8 	bl	8001250 <MX_FSMC_Init>
  MX_I2C1_Init();
 80022a0:	f7ff f9bc 	bl	800161c <MX_I2C1_Init>
  MX_TIM13_Init();
 80022a4:	f000 ffbc 	bl	8003220 <MX_TIM13_Init>
  MX_DMA_Init();
 80022a8:	f7fe ffb2 	bl	8001210 <MX_DMA_Init>
  MX_ADC1_Init();
 80022ac:	f7fe fde4 	bl	8000e78 <MX_ADC1_Init>
  MX_TIM1_Init();
 80022b0:	f000 ff1a 	bl	80030e8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
//  lcd_Clear(BLACK);

  lcd_Clear(BLACK);
 80022b4:	2000      	movs	r0, #0
 80022b6:	f7ff faa5 	bl	8001804 <lcd_Clear>
  system_init();
 80022ba:	f000 f8b3 	bl	8002424 <system_init>
// touch_Adjust();
 static uint16_t snake_tick_acc = 0;
 while (1)
  {
	  //scan touch screen
	  touch_Scan();
 80022be:	f001 ff31 	bl	8004124 <touch_Scan>
	  //check if touch screen is touched
	  if(touch_IsTouched() && draw_Status == DRAW){
 80022c2:	f001 ff39 	bl	8004138 <touch_IsTouched>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
            //draw a point at the touch position
//		  lcd_DrawPoint(touch_GetX(), touch_GetY(), RED);
	  }
	  // 50ms task
	  if(flag_timer2 == 1){
 80022ca:	4b1e      	ldr	r3, [pc, #120]	@ (8002344 <main+0xc0>)
 80022cc:	881b      	ldrh	r3, [r3, #0]
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d1f5      	bne.n	80022be <main+0x3a>
		  flag_timer2 = 0;
 80022d2:	4b1c      	ldr	r3, [pc, #112]	@ (8002344 <main+0xc0>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	801a      	strh	r2, [r3, #0]
		  touchProcess();
 80022d8:	f000 f900 	bl	80024dc <touchProcess>
		  test_LedDebug();
 80022dc:	f000 f8b6 	bl	800244c <test_LedDebug>

		    // accumulate ms and call snake_on_tick when needed
		    snake_tick_acc += 50; // because setTimer2 is 50ms
 80022e0:	4b19      	ldr	r3, [pc, #100]	@ (8002348 <main+0xc4>)
 80022e2:	881b      	ldrh	r3, [r3, #0]
 80022e4:	3332      	adds	r3, #50	@ 0x32
 80022e6:	b29a      	uxth	r2, r3
 80022e8:	4b17      	ldr	r3, [pc, #92]	@ (8002348 <main+0xc4>)
 80022ea:	801a      	strh	r2, [r3, #0]
		    if(snake_tick_acc >= SNAKE_TICK_MS){
 80022ec:	4b16      	ldr	r3, [pc, #88]	@ (8002348 <main+0xc4>)
 80022ee:	881a      	ldrh	r2, [r3, #0]
 80022f0:	4b16      	ldr	r3, [pc, #88]	@ (800234c <main+0xc8>)
 80022f2:	881b      	ldrh	r3, [r3, #0]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d30c      	bcc.n	8002312 <main+0x8e>
		        snake_tick_acc = 0;
 80022f8:	4b13      	ldr	r3, [pc, #76]	@ (8002348 <main+0xc4>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	801a      	strh	r2, [r3, #0]
		        // if game over and screen touched -> restart
		        // we check inside snake_on_tick for alive; here treat restart by touch
		        if(!touch_IsTouched()){
 80022fe:	f001 ff1b 	bl	8004138 <touch_IsTouched>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d102      	bne.n	800230e <main+0x8a>
		            // just update game
		            snake_on_tick();
 8002308:	f000 fae4 	bl	80028d4 <snake_on_tick>
 800230c:	e001      	b.n	8002312 <main+0x8e>
		        } else {
		            // if game over (alive==0), restart on touch
		            // easiest: attempt to restart when screen touched and game is not alive
		            // but we don't expose `alive` variable  instead, detect presence of "GAME OVER" by checking snake state?
		            // Simpler: always call on_tick, and if dead, the snake code will display message and ignore moves.
		            snake_on_tick();
 800230e:	f000 fae1 	bl	80028d4 <snake_on_tick>
		        }
		    }
		    // also handle restart if dead & touched:
		    if( !touch_IsTouched() ){
 8002312:	f001 ff11 	bl	8004138 <touch_IsTouched>
		        // we'll detect if the head pixel equals food location or if there was "GAME OVER" overlay  easiest is to simply restart on touch after not alive.
		        // Implement a public flag in snake.c if you want explicit check. For now, call snake_restart if touch pressed and snake is not moving (user will restart).
		        // But we need access; instead add a small API in snake.h if desired. For now, check:
		    }

		    if(!snake_is_alive() && touch_IsTouched()){
 8002316:	f000 fbb5 	bl	8002a84 <snake_is_alive>
 800231a:	4603      	mov	r3, r0
 800231c:	2b00      	cmp	r3, #0
 800231e:	d1ce      	bne.n	80022be <main+0x3a>
 8002320:	f001 ff0a 	bl	8004138 <touch_IsTouched>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d0c9      	beq.n	80022be <main+0x3a>
		        // wait for release to avoid double immediate tick
		        HAL_Delay(100);
 800232a:	2064      	movs	r0, #100	@ 0x64
 800232c:	f001 ffca 	bl	80042c4 <HAL_Delay>
		        while(touch_IsTouched()){}
 8002330:	bf00      	nop
 8002332:	f001 ff01 	bl	8004138 <touch_IsTouched>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d1fa      	bne.n	8002332 <main+0xae>
		        snake_restart();
 800233c:	f000 fa2c 	bl	8002798 <snake_restart>
	  touch_Scan();
 8002340:	e7bd      	b.n	80022be <main+0x3a>
 8002342:	bf00      	nop
 8002344:	20000bac 	.word	0x20000bac
 8002348:	20000236 	.word	0x20000236
 800234c:	20000006 	.word	0x20000006

08002350 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b094      	sub	sp, #80	@ 0x50
 8002354:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002356:	f107 0320 	add.w	r3, r7, #32
 800235a:	2230      	movs	r2, #48	@ 0x30
 800235c:	2100      	movs	r1, #0
 800235e:	4618      	mov	r0, r3
 8002360:	f006 f929 	bl	80085b6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002364:	f107 030c 	add.w	r3, r7, #12
 8002368:	2200      	movs	r2, #0
 800236a:	601a      	str	r2, [r3, #0]
 800236c:	605a      	str	r2, [r3, #4]
 800236e:	609a      	str	r2, [r3, #8]
 8002370:	60da      	str	r2, [r3, #12]
 8002372:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002374:	2300      	movs	r3, #0
 8002376:	60bb      	str	r3, [r7, #8]
 8002378:	4b28      	ldr	r3, [pc, #160]	@ (800241c <SystemClock_Config+0xcc>)
 800237a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800237c:	4a27      	ldr	r2, [pc, #156]	@ (800241c <SystemClock_Config+0xcc>)
 800237e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002382:	6413      	str	r3, [r2, #64]	@ 0x40
 8002384:	4b25      	ldr	r3, [pc, #148]	@ (800241c <SystemClock_Config+0xcc>)
 8002386:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002388:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800238c:	60bb      	str	r3, [r7, #8]
 800238e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002390:	2300      	movs	r3, #0
 8002392:	607b      	str	r3, [r7, #4]
 8002394:	4b22      	ldr	r3, [pc, #136]	@ (8002420 <SystemClock_Config+0xd0>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a21      	ldr	r2, [pc, #132]	@ (8002420 <SystemClock_Config+0xd0>)
 800239a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800239e:	6013      	str	r3, [r2, #0]
 80023a0:	4b1f      	ldr	r3, [pc, #124]	@ (8002420 <SystemClock_Config+0xd0>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023a8:	607b      	str	r3, [r7, #4]
 80023aa:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80023ac:	2302      	movs	r3, #2
 80023ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80023b0:	2301      	movs	r3, #1
 80023b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80023b4:	2310      	movs	r3, #16
 80023b6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023b8:	2302      	movs	r3, #2
 80023ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80023bc:	2300      	movs	r3, #0
 80023be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80023c0:	2308      	movs	r3, #8
 80023c2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80023c4:	23a8      	movs	r3, #168	@ 0xa8
 80023c6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80023c8:	2302      	movs	r3, #2
 80023ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80023cc:	2304      	movs	r3, #4
 80023ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023d0:	f107 0320 	add.w	r3, r7, #32
 80023d4:	4618      	mov	r0, r3
 80023d6:	f003 ff9f 	bl	8006318 <HAL_RCC_OscConfig>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d001      	beq.n	80023e4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80023e0:	f000 f8a8 	bl	8002534 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023e4:	230f      	movs	r3, #15
 80023e6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023e8:	2302      	movs	r3, #2
 80023ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023ec:	2300      	movs	r3, #0
 80023ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80023f0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80023f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80023f6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80023fa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80023fc:	f107 030c 	add.w	r3, r7, #12
 8002400:	2105      	movs	r1, #5
 8002402:	4618      	mov	r0, r3
 8002404:	f004 fa00 	bl	8006808 <HAL_RCC_ClockConfig>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800240e:	f000 f891 	bl	8002534 <Error_Handler>
  }
}
 8002412:	bf00      	nop
 8002414:	3750      	adds	r7, #80	@ 0x50
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	40023800 	.word	0x40023800
 8002420:	40007000 	.word	0x40007000

08002424 <system_init>:

/* USER CODE BEGIN 4 */
void system_init(){
 8002424:	b580      	push	{r7, lr}
 8002426:	af00      	add	r7, sp, #0
	  timer_init();
 8002428:	f000 fc2e 	bl	8002c88 <timer_init>
	  button_init();
 800242c:	f7fe fee4 	bl	80011f8 <button_init>
	  lcd_init();
 8002430:	f7ff fbe0 	bl	8001bf4 <lcd_init>
	  touch_init();
 8002434:	f001 fe66 	bl	8004104 <touch_init>
	  snake_init();
 8002438:	f000 fa22 	bl	8002880 <snake_init>
	  draw_buttons();
 800243c:	f000 fb2e 	bl	8002a9c <draw_buttons>
	  setTimer2(50);
 8002440:	2032      	movs	r0, #50	@ 0x32
 8002442:	f000 fc2f 	bl	8002ca4 <setTimer2>
}
 8002446:	bf00      	nop
 8002448:	bd80      	pop	{r7, pc}
	...

0800244c <test_LedDebug>:

uint8_t count_led_debug = 0;

void test_LedDebug(){
 800244c:	b580      	push	{r7, lr}
 800244e:	af00      	add	r7, sp, #0
	count_led_debug = (count_led_debug + 1)%20;
 8002450:	4b0d      	ldr	r3, [pc, #52]	@ (8002488 <test_LedDebug+0x3c>)
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	1c5a      	adds	r2, r3, #1
 8002456:	4b0d      	ldr	r3, [pc, #52]	@ (800248c <test_LedDebug+0x40>)
 8002458:	fb83 1302 	smull	r1, r3, r3, r2
 800245c:	10d9      	asrs	r1, r3, #3
 800245e:	17d3      	asrs	r3, r2, #31
 8002460:	1ac9      	subs	r1, r1, r3
 8002462:	460b      	mov	r3, r1
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	440b      	add	r3, r1
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	1ad1      	subs	r1, r2, r3
 800246c:	b2ca      	uxtb	r2, r1
 800246e:	4b06      	ldr	r3, [pc, #24]	@ (8002488 <test_LedDebug+0x3c>)
 8002470:	701a      	strb	r2, [r3, #0]
	if(count_led_debug == 0){
 8002472:	4b05      	ldr	r3, [pc, #20]	@ (8002488 <test_LedDebug+0x3c>)
 8002474:	781b      	ldrb	r3, [r3, #0]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d103      	bne.n	8002482 <test_LedDebug+0x36>
		HAL_GPIO_TogglePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin);
 800247a:	2110      	movs	r1, #16
 800247c:	4804      	ldr	r0, [pc, #16]	@ (8002490 <test_LedDebug+0x44>)
 800247e:	f002 ff70 	bl	8005362 <HAL_GPIO_TogglePin>
	}
}
 8002482:	bf00      	nop
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	20000234 	.word	0x20000234
 800248c:	66666667 	.word	0x66666667
 8002490:	40021000 	.word	0x40021000

08002494 <isButtonClear>:

uint8_t isButtonClear(){
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0
	if(!touch_IsTouched()) return 0;
 8002498:	f001 fe4e 	bl	8004138 <touch_IsTouched>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d101      	bne.n	80024a6 <isButtonClear+0x12>
 80024a2:	2300      	movs	r3, #0
 80024a4:	e017      	b.n	80024d6 <isButtonClear+0x42>
	return touch_GetX() > 60 && touch_GetX() < 180 && touch_GetY() > 10 && touch_GetY() < 60;
 80024a6:	f001 fe59 	bl	800415c <touch_GetX>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b3c      	cmp	r3, #60	@ 0x3c
 80024ae:	d910      	bls.n	80024d2 <isButtonClear+0x3e>
 80024b0:	f001 fe54 	bl	800415c <touch_GetX>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2bb3      	cmp	r3, #179	@ 0xb3
 80024b8:	d80b      	bhi.n	80024d2 <isButtonClear+0x3e>
 80024ba:	f001 fe5b 	bl	8004174 <touch_GetY>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b0a      	cmp	r3, #10
 80024c2:	d906      	bls.n	80024d2 <isButtonClear+0x3e>
 80024c4:	f001 fe56 	bl	8004174 <touch_GetY>
 80024c8:	4603      	mov	r3, r0
 80024ca:	2b3b      	cmp	r3, #59	@ 0x3b
 80024cc:	d801      	bhi.n	80024d2 <isButtonClear+0x3e>
 80024ce:	2301      	movs	r3, #1
 80024d0:	e000      	b.n	80024d4 <isButtonClear+0x40>
 80024d2:	2300      	movs	r3, #0
 80024d4:	b2db      	uxtb	r3, r3
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	bd80      	pop	{r7, pc}
	...

080024dc <touchProcess>:

void touchProcess(){
 80024dc:	b580      	push	{r7, lr}
 80024de:	af00      	add	r7, sp, #0
	switch (draw_Status) {
 80024e0:	4b13      	ldr	r3, [pc, #76]	@ (8002530 <touchProcess+0x54>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	2b02      	cmp	r3, #2
 80024e6:	d013      	beq.n	8002510 <touchProcess+0x34>
 80024e8:	2b02      	cmp	r3, #2
 80024ea:	dc1a      	bgt.n	8002522 <touchProcess+0x46>
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d002      	beq.n	80024f6 <touchProcess+0x1a>
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d004      	beq.n	80024fe <touchProcess+0x22>
			break;
		case CLEAR:
			if(!touch_IsTouched()) draw_Status = INIT;
			break;
		default:
			break;
 80024f4:	e015      	b.n	8002522 <touchProcess+0x46>
			draw_Status = DRAW;
 80024f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002530 <touchProcess+0x54>)
 80024f8:	2201      	movs	r2, #1
 80024fa:	601a      	str	r2, [r3, #0]
			break;
 80024fc:	e016      	b.n	800252c <touchProcess+0x50>
			if(isButtonClear()){
 80024fe:	f7ff ffc9 	bl	8002494 <isButtonClear>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d00e      	beq.n	8002526 <touchProcess+0x4a>
				draw_Status = CLEAR;
 8002508:	4b09      	ldr	r3, [pc, #36]	@ (8002530 <touchProcess+0x54>)
 800250a:	2202      	movs	r2, #2
 800250c:	601a      	str	r2, [r3, #0]
			break;
 800250e:	e00a      	b.n	8002526 <touchProcess+0x4a>
			if(!touch_IsTouched()) draw_Status = INIT;
 8002510:	f001 fe12 	bl	8004138 <touch_IsTouched>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d107      	bne.n	800252a <touchProcess+0x4e>
 800251a:	4b05      	ldr	r3, [pc, #20]	@ (8002530 <touchProcess+0x54>)
 800251c:	2200      	movs	r2, #0
 800251e:	601a      	str	r2, [r3, #0]
			break;
 8002520:	e003      	b.n	800252a <touchProcess+0x4e>
			break;
 8002522:	bf00      	nop
 8002524:	e002      	b.n	800252c <touchProcess+0x50>
			break;
 8002526:	bf00      	nop
 8002528:	e000      	b.n	800252c <touchProcess+0x50>
			break;
 800252a:	bf00      	nop
	}
}
 800252c:	bf00      	nop
 800252e:	bd80      	pop	{r7, pc}
 8002530:	20000230 	.word	0x20000230

08002534 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002538:	b672      	cpsid	i
}
 800253a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800253c:	bf00      	nop
 800253e:	e7fd      	b.n	800253c <Error_Handler+0x8>

08002540 <cell_x_px>:
static Cell food;
static uint8_t alive;
static uint32_t score;

/* helpers to convert grid cell -> pixel coords */
static inline uint16_t cell_x_px(int gx){ return gx * CELL_SIZE; }
 8002540:	b480      	push	{r7}
 8002542:	b083      	sub	sp, #12
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	b29b      	uxth	r3, r3
 800254c:	461a      	mov	r2, r3
 800254e:	0092      	lsls	r2, r2, #2
 8002550:	4413      	add	r3, r2
 8002552:	005b      	lsls	r3, r3, #1
 8002554:	b29b      	uxth	r3, r3
 8002556:	4618      	mov	r0, r3
 8002558:	370c      	adds	r7, #12
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr

08002562 <cell_y_px>:
static inline uint16_t cell_y_px(int gy){ return gy * CELL_SIZE; }
 8002562:	b480      	push	{r7}
 8002564:	b083      	sub	sp, #12
 8002566:	af00      	add	r7, sp, #0
 8002568:	6078      	str	r0, [r7, #4]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	b29b      	uxth	r3, r3
 800256e:	461a      	mov	r2, r3
 8002570:	0092      	lsls	r2, r2, #2
 8002572:	4413      	add	r3, r2
 8002574:	005b      	lsls	r3, r3, #1
 8002576:	b29b      	uxth	r3, r3
 8002578:	4618      	mov	r0, r3
 800257a:	370c      	adds	r7, #12
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr

08002584 <draw_cell>:

static void draw_cell(int gx, int gy, uint16_t color){
 8002584:	b590      	push	{r4, r7, lr}
 8002586:	b089      	sub	sp, #36	@ 0x24
 8002588:	af02      	add	r7, sp, #8
 800258a:	60f8      	str	r0, [r7, #12]
 800258c:	60b9      	str	r1, [r7, #8]
 800258e:	4613      	mov	r3, r2
 8002590:	80fb      	strh	r3, [r7, #6]
    uint16_t x = cell_x_px(gx);
 8002592:	68f8      	ldr	r0, [r7, #12]
 8002594:	f7ff ffd4 	bl	8002540 <cell_x_px>
 8002598:	4603      	mov	r3, r0
 800259a:	82fb      	strh	r3, [r7, #22]
    uint16_t y = cell_y_px(gy);
 800259c:	68b8      	ldr	r0, [r7, #8]
 800259e:	f7ff ffe0 	bl	8002562 <cell_y_px>
 80025a2:	4603      	mov	r3, r0
 80025a4:	82bb      	strh	r3, [r7, #20]
    /* fill cell rectangle */
    lcd_Fill(x, y, x + CELL_SIZE - 1, y + CELL_SIZE - 1, color);
 80025a6:	8afb      	ldrh	r3, [r7, #22]
 80025a8:	3309      	adds	r3, #9
 80025aa:	b29a      	uxth	r2, r3
 80025ac:	8abb      	ldrh	r3, [r7, #20]
 80025ae:	3309      	adds	r3, #9
 80025b0:	b29c      	uxth	r4, r3
 80025b2:	8ab9      	ldrh	r1, [r7, #20]
 80025b4:	8af8      	ldrh	r0, [r7, #22]
 80025b6:	88fb      	ldrh	r3, [r7, #6]
 80025b8:	9300      	str	r3, [sp, #0]
 80025ba:	4623      	mov	r3, r4
 80025bc:	f7ff f954 	bl	8001868 <lcd_Fill>
}
 80025c0:	bf00      	nop
 80025c2:	371c      	adds	r7, #28
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd90      	pop	{r4, r7, pc}

080025c8 <place_food>:

static void place_food(void){
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b08a      	sub	sp, #40	@ 0x28
 80025cc:	af00      	add	r7, sp, #0
    // simple random free-cell placement
    int tries = 0;
 80025ce:	2300      	movs	r3, #0
 80025d0:	627b      	str	r3, [r7, #36]	@ 0x24
    while(tries++ < 2000){
 80025d2:	e055      	b.n	8002680 <place_food+0xb8>
        int fx = rand() % GRID_W;
 80025d4:	f005 feac 	bl	8008330 <rand>
 80025d8:	4602      	mov	r2, r0
 80025da:	4b52      	ldr	r3, [pc, #328]	@ (8002724 <place_food+0x15c>)
 80025dc:	fb83 1302 	smull	r1, r3, r3, r2
 80025e0:	1099      	asrs	r1, r3, #2
 80025e2:	17d3      	asrs	r3, r2, #31
 80025e4:	1ac9      	subs	r1, r1, r3
 80025e6:	460b      	mov	r3, r1
 80025e8:	005b      	lsls	r3, r3, #1
 80025ea:	440b      	add	r3, r1
 80025ec:	00db      	lsls	r3, r3, #3
 80025ee:	1ad3      	subs	r3, r2, r3
 80025f0:	60bb      	str	r3, [r7, #8]
        int fy = rand() % GRID_H;
 80025f2:	f005 fe9d 	bl	8008330 <rand>
 80025f6:	4602      	mov	r2, r0
 80025f8:	4b4b      	ldr	r3, [pc, #300]	@ (8002728 <place_food+0x160>)
 80025fa:	fb83 1302 	smull	r1, r3, r3, r2
 80025fe:	10d9      	asrs	r1, r3, #3
 8002600:	17d3      	asrs	r3, r2, #31
 8002602:	1ac9      	subs	r1, r1, r3
 8002604:	460b      	mov	r3, r1
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	440b      	add	r3, r1
 800260a:	0099      	lsls	r1, r3, #2
 800260c:	440b      	add	r3, r1
 800260e:	1ad3      	subs	r3, r2, r3
 8002610:	607b      	str	r3, [r7, #4]
        // ensure not on snake
        int on_snake = 0;
 8002612:	2300      	movs	r3, #0
 8002614:	623b      	str	r3, [r7, #32]
        for(int i=0;i<snake_len;i++){
 8002616:	2300      	movs	r3, #0
 8002618:	61fb      	str	r3, [r7, #28]
 800261a:	e016      	b.n	800264a <place_food+0x82>
            if(snake[i].x == fx && snake[i].y == fy){ on_snake = 1; break; }
 800261c:	4a43      	ldr	r2, [pc, #268]	@ (800272c <place_food+0x164>)
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8002624:	461a      	mov	r2, r3
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	4293      	cmp	r3, r2
 800262a:	d10b      	bne.n	8002644 <place_food+0x7c>
 800262c:	4a3f      	ldr	r2, [pc, #252]	@ (800272c <place_food+0x164>)
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	009b      	lsls	r3, r3, #2
 8002632:	4413      	add	r3, r2
 8002634:	885b      	ldrh	r3, [r3, #2]
 8002636:	461a      	mov	r2, r3
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	4293      	cmp	r3, r2
 800263c:	d102      	bne.n	8002644 <place_food+0x7c>
 800263e:	2301      	movs	r3, #1
 8002640:	623b      	str	r3, [r7, #32]
 8002642:	e007      	b.n	8002654 <place_food+0x8c>
        for(int i=0;i<snake_len;i++){
 8002644:	69fb      	ldr	r3, [r7, #28]
 8002646:	3301      	adds	r3, #1
 8002648:	61fb      	str	r3, [r7, #28]
 800264a:	4b39      	ldr	r3, [pc, #228]	@ (8002730 <place_food+0x168>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	69fa      	ldr	r2, [r7, #28]
 8002650:	429a      	cmp	r2, r3
 8002652:	dbe3      	blt.n	800261c <place_food+0x54>
        }
        if(!on_snake){
 8002654:	6a3b      	ldr	r3, [r7, #32]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d112      	bne.n	8002680 <place_food+0xb8>
            food.x = fx; food.y = fy;
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	b29a      	uxth	r2, r3
 800265e:	4b35      	ldr	r3, [pc, #212]	@ (8002734 <place_food+0x16c>)
 8002660:	801a      	strh	r2, [r3, #0]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	b29a      	uxth	r2, r3
 8002666:	4b33      	ldr	r3, [pc, #204]	@ (8002734 <place_food+0x16c>)
 8002668:	805a      	strh	r2, [r3, #2]
            draw_cell(food.x, food.y, FOOD_COLOR);
 800266a:	4b32      	ldr	r3, [pc, #200]	@ (8002734 <place_food+0x16c>)
 800266c:	881b      	ldrh	r3, [r3, #0]
 800266e:	4618      	mov	r0, r3
 8002670:	4b30      	ldr	r3, [pc, #192]	@ (8002734 <place_food+0x16c>)
 8002672:	885b      	ldrh	r3, [r3, #2]
 8002674:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002678:	4619      	mov	r1, r3
 800267a:	f7ff ff83 	bl	8002584 <draw_cell>
            return;
 800267e:	e04e      	b.n	800271e <place_food+0x156>
    while(tries++ < 2000){
 8002680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002682:	1c5a      	adds	r2, r3, #1
 8002684:	627a      	str	r2, [r7, #36]	@ 0x24
 8002686:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800268a:	dba3      	blt.n	80025d4 <place_food+0xc>
        }
    }
    // fallback: scan for free cell
    for(int gy=0; gy<GRID_H; gy++){
 800268c:	2300      	movs	r3, #0
 800268e:	61bb      	str	r3, [r7, #24]
 8002690:	e042      	b.n	8002718 <place_food+0x150>
      for(int gx=0; gx<GRID_W; gx++){
 8002692:	2300      	movs	r3, #0
 8002694:	617b      	str	r3, [r7, #20]
 8002696:	e039      	b.n	800270c <place_food+0x144>
        int on_snake = 0;
 8002698:	2300      	movs	r3, #0
 800269a:	613b      	str	r3, [r7, #16]
        for(int i=0;i<snake_len;i++){
 800269c:	2300      	movs	r3, #0
 800269e:	60fb      	str	r3, [r7, #12]
 80026a0:	e016      	b.n	80026d0 <place_food+0x108>
            if(snake[i].x == gx && snake[i].y == gy){ on_snake = 1; break; }
 80026a2:	4a22      	ldr	r2, [pc, #136]	@ (800272c <place_food+0x164>)
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 80026aa:	461a      	mov	r2, r3
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d10b      	bne.n	80026ca <place_food+0x102>
 80026b2:	4a1e      	ldr	r2, [pc, #120]	@ (800272c <place_food+0x164>)
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	009b      	lsls	r3, r3, #2
 80026b8:	4413      	add	r3, r2
 80026ba:	885b      	ldrh	r3, [r3, #2]
 80026bc:	461a      	mov	r2, r3
 80026be:	69bb      	ldr	r3, [r7, #24]
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d102      	bne.n	80026ca <place_food+0x102>
 80026c4:	2301      	movs	r3, #1
 80026c6:	613b      	str	r3, [r7, #16]
 80026c8:	e007      	b.n	80026da <place_food+0x112>
        for(int i=0;i<snake_len;i++){
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	3301      	adds	r3, #1
 80026ce:	60fb      	str	r3, [r7, #12]
 80026d0:	4b17      	ldr	r3, [pc, #92]	@ (8002730 <place_food+0x168>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	68fa      	ldr	r2, [r7, #12]
 80026d6:	429a      	cmp	r2, r3
 80026d8:	dbe3      	blt.n	80026a2 <place_food+0xda>
        }
        if(!on_snake){ food.x = gx; food.y = gy; draw_cell(food.x, food.y, FOOD_COLOR); return; }
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d112      	bne.n	8002706 <place_food+0x13e>
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	b29a      	uxth	r2, r3
 80026e4:	4b13      	ldr	r3, [pc, #76]	@ (8002734 <place_food+0x16c>)
 80026e6:	801a      	strh	r2, [r3, #0]
 80026e8:	69bb      	ldr	r3, [r7, #24]
 80026ea:	b29a      	uxth	r2, r3
 80026ec:	4b11      	ldr	r3, [pc, #68]	@ (8002734 <place_food+0x16c>)
 80026ee:	805a      	strh	r2, [r3, #2]
 80026f0:	4b10      	ldr	r3, [pc, #64]	@ (8002734 <place_food+0x16c>)
 80026f2:	881b      	ldrh	r3, [r3, #0]
 80026f4:	4618      	mov	r0, r3
 80026f6:	4b0f      	ldr	r3, [pc, #60]	@ (8002734 <place_food+0x16c>)
 80026f8:	885b      	ldrh	r3, [r3, #2]
 80026fa:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80026fe:	4619      	mov	r1, r3
 8002700:	f7ff ff40 	bl	8002584 <draw_cell>
 8002704:	e00b      	b.n	800271e <place_food+0x156>
      for(int gx=0; gx<GRID_W; gx++){
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	3301      	adds	r3, #1
 800270a:	617b      	str	r3, [r7, #20]
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	2b17      	cmp	r3, #23
 8002710:	ddc2      	ble.n	8002698 <place_food+0xd0>
    for(int gy=0; gy<GRID_H; gy++){
 8002712:	69bb      	ldr	r3, [r7, #24]
 8002714:	3301      	adds	r3, #1
 8002716:	61bb      	str	r3, [r7, #24]
 8002718:	69bb      	ldr	r3, [r7, #24]
 800271a:	2b18      	cmp	r3, #24
 800271c:	ddb9      	ble.n	8002692 <place_food+0xca>
      }
    }
}
 800271e:	3728      	adds	r7, #40	@ 0x28
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	2aaaaaab 	.word	0x2aaaaaab
 8002728:	51eb851f 	.word	0x51eb851f
 800272c:	20000238 	.word	0x20000238
 8002730:	20000b98 	.word	0x20000b98
 8002734:	20000ba0 	.word	0x20000ba0

08002738 <cell_equals>:
//            return;
//        }
//    }
//}

static int cell_equals(const Cell *a, const Cell *b){
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	6039      	str	r1, [r7, #0]
    return a->x == b->x && a->y == b->y;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	881a      	ldrh	r2, [r3, #0]
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	881b      	ldrh	r3, [r3, #0]
 800274a:	429a      	cmp	r2, r3
 800274c:	d107      	bne.n	800275e <cell_equals+0x26>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	885a      	ldrh	r2, [r3, #2]
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	885b      	ldrh	r3, [r3, #2]
 8002756:	429a      	cmp	r2, r3
 8002758:	d101      	bne.n	800275e <cell_equals+0x26>
 800275a:	2301      	movs	r3, #1
 800275c:	e000      	b.n	8002760 <cell_equals+0x28>
 800275e:	2300      	movs	r3, #0
}
 8002760:	4618      	mov	r0, r3
 8002762:	370c      	adds	r7, #12
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr

0800276c <opposite>:

/* direction helper */
static Direction opposite(Direction d){
 800276c:	b480      	push	{r7}
 800276e:	b083      	sub	sp, #12
 8002770:	af00      	add	r7, sp, #0
 8002772:	4603      	mov	r3, r0
 8002774:	71fb      	strb	r3, [r7, #7]
    return (d+2)%4;
 8002776:	79fb      	ldrb	r3, [r7, #7]
 8002778:	3302      	adds	r3, #2
 800277a:	425a      	negs	r2, r3
 800277c:	f003 0303 	and.w	r3, r3, #3
 8002780:	f002 0203 	and.w	r2, r2, #3
 8002784:	bf58      	it	pl
 8002786:	4253      	negpl	r3, r2
 8002788:	b2db      	uxtb	r3, r3
}
 800278a:	4618      	mov	r0, r3
 800278c:	370c      	adds	r7, #12
 800278e:	46bd      	mov	sp, r7
 8002790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002794:	4770      	bx	lr
	...

08002798 <snake_restart>:

void snake_restart(void){
 8002798:	b580      	push	{r7, lr}
 800279a:	b086      	sub	sp, #24
 800279c:	af02      	add	r7, sp, #8
    // clear screen area (we assume full screen is used)
    lcd_Fill(0, 0, lcddev.width, lcddev.height, BG_COLOR);
 800279e:	4b32      	ldr	r3, [pc, #200]	@ (8002868 <snake_restart+0xd0>)
 80027a0:	881a      	ldrh	r2, [r3, #0]
 80027a2:	4b31      	ldr	r3, [pc, #196]	@ (8002868 <snake_restart+0xd0>)
 80027a4:	885b      	ldrh	r3, [r3, #2]
 80027a6:	2100      	movs	r1, #0
 80027a8:	9100      	str	r1, [sp, #0]
 80027aa:	2100      	movs	r1, #0
 80027ac:	2000      	movs	r0, #0
 80027ae:	f7ff f85b 	bl	8001868 <lcd_Fill>
    draw_buttons();
 80027b2:	f000 f973 	bl	8002a9c <draw_buttons>

    snake_len = 5;
 80027b6:	4b2d      	ldr	r3, [pc, #180]	@ (800286c <snake_restart+0xd4>)
 80027b8:	2205      	movs	r2, #5
 80027ba:	601a      	str	r2, [r3, #0]
    // start near center
    int startx = GRID_W/2;
 80027bc:	230c      	movs	r3, #12
 80027be:	607b      	str	r3, [r7, #4]
    int starty = GRID_H/2;
 80027c0:	230c      	movs	r3, #12
 80027c2:	603b      	str	r3, [r7, #0]
    for(int i=0;i<snake_len;i++){
 80027c4:	2300      	movs	r3, #0
 80027c6:	60fb      	str	r3, [r7, #12]
 80027c8:	e014      	b.n	80027f4 <snake_restart+0x5c>
        snake[i].x = startx - i;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	b29a      	uxth	r2, r3
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	b29b      	uxth	r3, r3
 80027d2:	1ad3      	subs	r3, r2, r3
 80027d4:	b299      	uxth	r1, r3
 80027d6:	4a26      	ldr	r2, [pc, #152]	@ (8002870 <snake_restart+0xd8>)
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
        snake[i].y = starty;
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	b299      	uxth	r1, r3
 80027e2:	4a23      	ldr	r2, [pc, #140]	@ (8002870 <snake_restart+0xd8>)
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	4413      	add	r3, r2
 80027ea:	460a      	mov	r2, r1
 80027ec:	805a      	strh	r2, [r3, #2]
    for(int i=0;i<snake_len;i++){
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	3301      	adds	r3, #1
 80027f2:	60fb      	str	r3, [r7, #12]
 80027f4:	4b1d      	ldr	r3, [pc, #116]	@ (800286c <snake_restart+0xd4>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	68fa      	ldr	r2, [r7, #12]
 80027fa:	429a      	cmp	r2, r3
 80027fc:	dbe5      	blt.n	80027ca <snake_restart+0x32>
    }
    dir = DIR_RIGHT;
 80027fe:	4b1d      	ldr	r3, [pc, #116]	@ (8002874 <snake_restart+0xdc>)
 8002800:	2201      	movs	r2, #1
 8002802:	701a      	strb	r2, [r3, #0]
    alive = 1;
 8002804:	4b1c      	ldr	r3, [pc, #112]	@ (8002878 <snake_restart+0xe0>)
 8002806:	2201      	movs	r2, #1
 8002808:	701a      	strb	r2, [r3, #0]
    score = 0;
 800280a:	4b1c      	ldr	r3, [pc, #112]	@ (800287c <snake_restart+0xe4>)
 800280c:	2200      	movs	r2, #0
 800280e:	601a      	str	r2, [r3, #0]
    // draw snake & food
    for(int i=0;i<snake_len;i++){
 8002810:	2300      	movs	r3, #0
 8002812:	60bb      	str	r3, [r7, #8]
 8002814:	e018      	b.n	8002848 <snake_restart+0xb0>
        draw_cell(snake[i].x, snake[i].y, (i==0)?SNAKE_HEAD_COLOR:SNAKE_COLOR);
 8002816:	4a16      	ldr	r2, [pc, #88]	@ (8002870 <snake_restart+0xd8>)
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 800281e:	4618      	mov	r0, r3
 8002820:	4a13      	ldr	r2, [pc, #76]	@ (8002870 <snake_restart+0xd8>)
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	009b      	lsls	r3, r3, #2
 8002826:	4413      	add	r3, r2
 8002828:	885b      	ldrh	r3, [r3, #2]
 800282a:	4619      	mov	r1, r3
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d102      	bne.n	8002838 <snake_restart+0xa0>
 8002832:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8002836:	e001      	b.n	800283c <snake_restart+0xa4>
 8002838:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800283c:	461a      	mov	r2, r3
 800283e:	f7ff fea1 	bl	8002584 <draw_cell>
    for(int i=0;i<snake_len;i++){
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	3301      	adds	r3, #1
 8002846:	60bb      	str	r3, [r7, #8]
 8002848:	4b08      	ldr	r3, [pc, #32]	@ (800286c <snake_restart+0xd4>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	68ba      	ldr	r2, [r7, #8]
 800284e:	429a      	cmp	r2, r3
 8002850:	dbe1      	blt.n	8002816 <snake_restart+0x7e>
    }
    place_food();
 8002852:	f7ff feb9 	bl	80025c8 <place_food>
    draw_cell(8, 12, BLACK);
 8002856:	2200      	movs	r2, #0
 8002858:	210c      	movs	r1, #12
 800285a:	2008      	movs	r0, #8
 800285c:	f7ff fe92 	bl	8002584 <draw_cell>
}
 8002860:	bf00      	nop
 8002862:	3710      	adds	r7, #16
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}
 8002868:	20000224 	.word	0x20000224
 800286c:	20000b98 	.word	0x20000b98
 8002870:	20000238 	.word	0x20000238
 8002874:	20000b9c 	.word	0x20000b9c
 8002878:	20000ba4 	.word	0x20000ba4
 800287c:	20000ba8 	.word	0x20000ba8

08002880 <snake_init>:

void snake_init(void){
 8002880:	b580      	push	{r7, lr}
 8002882:	af00      	add	r7, sp, #0
    srand( (unsigned) (HAL_GetTick() & 0xFFFF) );
 8002884:	f001 fd12 	bl	80042ac <HAL_GetTick>
 8002888:	4603      	mov	r3, r0
 800288a:	b29b      	uxth	r3, r3
 800288c:	4618      	mov	r0, r3
 800288e:	f005 fd21 	bl	80082d4 <srand>
    snake_restart();
 8002892:	f7ff ff81 	bl	8002798 <snake_restart>
    draw_buttons();
 8002896:	f000 f901 	bl	8002a9c <draw_buttons>
}
 800289a:	bf00      	nop
 800289c:	bd80      	pop	{r7, pc}
	...

080028a0 <snake_set_direction>:
    }
    draw_cell(food.x, food.y, FOOD_COLOR);
}

/* set direction: disallow immediate 180 turn */
void snake_set_direction(Direction d){
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	4603      	mov	r3, r0
 80028a8:	71fb      	strb	r3, [r7, #7]
    if(opposite(d) == dir) return; // ignore 180 turn
 80028aa:	79fb      	ldrb	r3, [r7, #7]
 80028ac:	4618      	mov	r0, r3
 80028ae:	f7ff ff5d 	bl	800276c <opposite>
 80028b2:	4603      	mov	r3, r0
 80028b4:	461a      	mov	r2, r3
 80028b6:	4b06      	ldr	r3, [pc, #24]	@ (80028d0 <snake_set_direction+0x30>)
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	429a      	cmp	r2, r3
 80028bc:	d003      	beq.n	80028c6 <snake_set_direction+0x26>
    dir = d;
 80028be:	4a04      	ldr	r2, [pc, #16]	@ (80028d0 <snake_set_direction+0x30>)
 80028c0:	79fb      	ldrb	r3, [r7, #7]
 80028c2:	7013      	strb	r3, [r2, #0]
 80028c4:	e000      	b.n	80028c8 <snake_set_direction+0x28>
    if(opposite(d) == dir) return; // ignore 180 turn
 80028c6:	bf00      	nop
}
 80028c8:	3708      	adds	r7, #8
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	20000b9c 	.word	0x20000b9c

080028d4 <snake_on_tick>:
//    // redraw head and the second cell (old head becomes body)
//    draw_cell(snake[1].x, snake[1].y, SNAKE_COLOR);
//    draw_cell(snake[0].x, snake[0].y, SNAKE_HEAD_COLOR);
//}

void snake_on_tick(void){
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b088      	sub	sp, #32
 80028d8:	af04      	add	r7, sp, #16
    if(!alive) return;
 80028da:	4b63      	ldr	r3, [pc, #396]	@ (8002a68 <snake_on_tick+0x194>)
 80028dc:	781b      	ldrb	r3, [r3, #0]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	f000 80bd 	beq.w	8002a5e <snake_on_tick+0x18a>

//    snake_set_direction_from_touch();
    read_button_input();
 80028e4:	f000 f962 	bl	8002bac <read_button_input>

    // compute new head
    Cell new_head = snake[0];
 80028e8:	4b60      	ldr	r3, [pc, #384]	@ (8002a6c <snake_on_tick+0x198>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	603b      	str	r3, [r7, #0]
    switch(dir){
 80028ee:	4b60      	ldr	r3, [pc, #384]	@ (8002a70 <snake_on_tick+0x19c>)
 80028f0:	781b      	ldrb	r3, [r3, #0]
 80028f2:	2b03      	cmp	r3, #3
 80028f4:	d832      	bhi.n	800295c <snake_on_tick+0x88>
 80028f6:	a201      	add	r2, pc, #4	@ (adr r2, 80028fc <snake_on_tick+0x28>)
 80028f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028fc:	0800290d 	.word	0x0800290d
 8002900:	08002949 	.word	0x08002949
 8002904:	08002921 	.word	0x08002921
 8002908:	08002935 	.word	0x08002935
        case DIR_UP:    new_head.y = (new_head.y == 0) ? (GRID_H - 1) : new_head.y - 1; break;
 800290c:	887b      	ldrh	r3, [r7, #2]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d003      	beq.n	800291a <snake_on_tick+0x46>
 8002912:	887b      	ldrh	r3, [r7, #2]
 8002914:	3b01      	subs	r3, #1
 8002916:	b29b      	uxth	r3, r3
 8002918:	e000      	b.n	800291c <snake_on_tick+0x48>
 800291a:	2318      	movs	r3, #24
 800291c:	807b      	strh	r3, [r7, #2]
 800291e:	e01d      	b.n	800295c <snake_on_tick+0x88>
        case DIR_DOWN:  new_head.y = (new_head.y + 1 == GRID_H) ? 0 : new_head.y + 1; break;
 8002920:	887b      	ldrh	r3, [r7, #2]
 8002922:	2b18      	cmp	r3, #24
 8002924:	d003      	beq.n	800292e <snake_on_tick+0x5a>
 8002926:	887b      	ldrh	r3, [r7, #2]
 8002928:	3301      	adds	r3, #1
 800292a:	b29b      	uxth	r3, r3
 800292c:	e000      	b.n	8002930 <snake_on_tick+0x5c>
 800292e:	2300      	movs	r3, #0
 8002930:	807b      	strh	r3, [r7, #2]
 8002932:	e013      	b.n	800295c <snake_on_tick+0x88>
        case DIR_LEFT:  new_head.x = (new_head.x == 0) ? (GRID_W - 1) : new_head.x - 1; break;
 8002934:	883b      	ldrh	r3, [r7, #0]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d003      	beq.n	8002942 <snake_on_tick+0x6e>
 800293a:	883b      	ldrh	r3, [r7, #0]
 800293c:	3b01      	subs	r3, #1
 800293e:	b29b      	uxth	r3, r3
 8002940:	e000      	b.n	8002944 <snake_on_tick+0x70>
 8002942:	2317      	movs	r3, #23
 8002944:	803b      	strh	r3, [r7, #0]
 8002946:	e009      	b.n	800295c <snake_on_tick+0x88>
        case DIR_RIGHT: new_head.x = (new_head.x + 1 == GRID_W) ? 0 : new_head.x + 1; break;
 8002948:	883b      	ldrh	r3, [r7, #0]
 800294a:	2b17      	cmp	r3, #23
 800294c:	d003      	beq.n	8002956 <snake_on_tick+0x82>
 800294e:	883b      	ldrh	r3, [r7, #0]
 8002950:	3301      	adds	r3, #1
 8002952:	b29b      	uxth	r3, r3
 8002954:	e000      	b.n	8002958 <snake_on_tick+0x84>
 8002956:	2300      	movs	r3, #0
 8002958:	803b      	strh	r3, [r7, #0]
 800295a:	bf00      	nop
    }

    // self collision
    for(int i = 0; i < snake_len; i++){
 800295c:	2300      	movs	r3, #0
 800295e:	60fb      	str	r3, [r7, #12]
 8002960:	e01f      	b.n	80029a2 <snake_on_tick+0xce>
        if(cell_equals(&new_head, &snake[i])){
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	009b      	lsls	r3, r3, #2
 8002966:	4a41      	ldr	r2, [pc, #260]	@ (8002a6c <snake_on_tick+0x198>)
 8002968:	441a      	add	r2, r3
 800296a:	463b      	mov	r3, r7
 800296c:	4611      	mov	r1, r2
 800296e:	4618      	mov	r0, r3
 8002970:	f7ff fee2 	bl	8002738 <cell_equals>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d010      	beq.n	800299c <snake_on_tick+0xc8>
            alive = 0;
 800297a:	4b3b      	ldr	r3, [pc, #236]	@ (8002a68 <snake_on_tick+0x194>)
 800297c:	2200      	movs	r2, #0
 800297e:	701a      	strb	r2, [r3, #0]
            lcd_ShowStr(40, 140, "GAME OVER", RED, BLACK, 24, 1);
 8002980:	2301      	movs	r3, #1
 8002982:	9302      	str	r3, [sp, #8]
 8002984:	2318      	movs	r3, #24
 8002986:	9301      	str	r3, [sp, #4]
 8002988:	2300      	movs	r3, #0
 800298a:	9300      	str	r3, [sp, #0]
 800298c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002990:	4a38      	ldr	r2, [pc, #224]	@ (8002a74 <snake_on_tick+0x1a0>)
 8002992:	218c      	movs	r1, #140	@ 0x8c
 8002994:	2028      	movs	r0, #40	@ 0x28
 8002996:	f7ff fb85 	bl	80020a4 <lcd_ShowStr>
            return;
 800299a:	e061      	b.n	8002a60 <snake_on_tick+0x18c>
    for(int i = 0; i < snake_len; i++){
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	3301      	adds	r3, #1
 80029a0:	60fb      	str	r3, [r7, #12]
 80029a2:	4b35      	ldr	r3, [pc, #212]	@ (8002a78 <snake_on_tick+0x1a4>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	68fa      	ldr	r2, [r7, #12]
 80029a8:	429a      	cmp	r2, r3
 80029aa:	dbda      	blt.n	8002962 <snake_on_tick+0x8e>
        }
    }

    // check if eating food BEFORE we erase the tail
    int ate = cell_equals(&new_head, &food);
 80029ac:	463b      	mov	r3, r7
 80029ae:	4933      	ldr	r1, [pc, #204]	@ (8002a7c <snake_on_tick+0x1a8>)
 80029b0:	4618      	mov	r0, r3
 80029b2:	f7ff fec1 	bl	8002738 <cell_equals>
 80029b6:	6078      	str	r0, [r7, #4]

    // shift body
    for(int i = snake_len - 1; i > 0; i--){
 80029b8:	4b2f      	ldr	r3, [pc, #188]	@ (8002a78 <snake_on_tick+0x1a4>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	3b01      	subs	r3, #1
 80029be:	60bb      	str	r3, [r7, #8]
 80029c0:	e00b      	b.n	80029da <snake_on_tick+0x106>
        snake[i] = snake[i - 1];
 80029c2:	68bb      	ldr	r3, [r7, #8]
 80029c4:	1e5a      	subs	r2, r3, #1
 80029c6:	4929      	ldr	r1, [pc, #164]	@ (8002a6c <snake_on_tick+0x198>)
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	4828      	ldr	r0, [pc, #160]	@ (8002a6c <snake_on_tick+0x198>)
 80029cc:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 80029d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for(int i = snake_len - 1; i > 0; i--){
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	3b01      	subs	r3, #1
 80029d8:	60bb      	str	r3, [r7, #8]
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	dcf0      	bgt.n	80029c2 <snake_on_tick+0xee>
    }
    snake[0] = new_head;
 80029e0:	4a22      	ldr	r2, [pc, #136]	@ (8002a6c <snake_on_tick+0x198>)
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	6013      	str	r3, [r2, #0]

    if(ate){
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d011      	beq.n	8002a10 <snake_on_tick+0x13c>
        // grow snake
        if(snake_len < MAX_SNAKE){
 80029ec:	4b22      	ldr	r3, [pc, #136]	@ (8002a78 <snake_on_tick+0x1a4>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 80029f4:	da04      	bge.n	8002a00 <snake_on_tick+0x12c>
            snake_len++;
 80029f6:	4b20      	ldr	r3, [pc, #128]	@ (8002a78 <snake_on_tick+0x1a4>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	3301      	adds	r3, #1
 80029fc:	4a1e      	ldr	r2, [pc, #120]	@ (8002a78 <snake_on_tick+0x1a4>)
 80029fe:	6013      	str	r3, [r2, #0]
        }
        score++;
 8002a00:	4b1f      	ldr	r3, [pc, #124]	@ (8002a80 <snake_on_tick+0x1ac>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	3301      	adds	r3, #1
 8002a06:	4a1e      	ldr	r2, [pc, #120]	@ (8002a80 <snake_on_tick+0x1ac>)
 8002a08:	6013      	str	r3, [r2, #0]
        place_food();  // place new food
 8002a0a:	f7ff fddd 	bl	80025c8 <place_food>
 8002a0e:	e011      	b.n	8002a34 <snake_on_tick+0x160>
    } else {
        // erase tail ONLY when not growing
        draw_cell(snake[snake_len - 1].x, snake[snake_len - 1].y, BG_COLOR);
 8002a10:	4b19      	ldr	r3, [pc, #100]	@ (8002a78 <snake_on_tick+0x1a4>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	3b01      	subs	r3, #1
 8002a16:	4a15      	ldr	r2, [pc, #84]	@ (8002a6c <snake_on_tick+0x198>)
 8002a18:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	4b16      	ldr	r3, [pc, #88]	@ (8002a78 <snake_on_tick+0x1a4>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	3b01      	subs	r3, #1
 8002a24:	4a11      	ldr	r2, [pc, #68]	@ (8002a6c <snake_on_tick+0x198>)
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	4413      	add	r3, r2
 8002a2a:	885b      	ldrh	r3, [r3, #2]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	4619      	mov	r1, r3
 8002a30:	f7ff fda8 	bl	8002584 <draw_cell>
    }

    // redraw head and first body cell
    draw_cell(snake[1].x, snake[1].y, SNAKE_COLOR);
 8002a34:	4b0d      	ldr	r3, [pc, #52]	@ (8002a6c <snake_on_tick+0x198>)
 8002a36:	889b      	ldrh	r3, [r3, #4]
 8002a38:	4618      	mov	r0, r3
 8002a3a:	4b0c      	ldr	r3, [pc, #48]	@ (8002a6c <snake_on_tick+0x198>)
 8002a3c:	88db      	ldrh	r3, [r3, #6]
 8002a3e:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8002a42:	4619      	mov	r1, r3
 8002a44:	f7ff fd9e 	bl	8002584 <draw_cell>
    draw_cell(snake[0].x, snake[0].y, SNAKE_HEAD_COLOR);
 8002a48:	4b08      	ldr	r3, [pc, #32]	@ (8002a6c <snake_on_tick+0x198>)
 8002a4a:	881b      	ldrh	r3, [r3, #0]
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	4b07      	ldr	r3, [pc, #28]	@ (8002a6c <snake_on_tick+0x198>)
 8002a50:	885b      	ldrh	r3, [r3, #2]
 8002a52:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8002a56:	4619      	mov	r1, r3
 8002a58:	f7ff fd94 	bl	8002584 <draw_cell>
 8002a5c:	e000      	b.n	8002a60 <snake_on_tick+0x18c>
    if(!alive) return;
 8002a5e:	bf00      	nop
}
 8002a60:	3710      	adds	r7, #16
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	20000ba4 	.word	0x20000ba4
 8002a6c:	20000238 	.word	0x20000238
 8002a70:	20000b9c 	.word	0x20000b9c
 8002a74:	08009510 	.word	0x08009510
 8002a78:	20000b98 	.word	0x20000b98
 8002a7c:	20000ba0 	.word	0x20000ba0
 8002a80:	20000ba8 	.word	0x20000ba8

08002a84 <snake_is_alive>:


uint8_t snake_is_alive(void){ return alive; }
 8002a84:	b480      	push	{r7}
 8002a86:	af00      	add	r7, sp, #0
 8002a88:	4b03      	ldr	r3, [pc, #12]	@ (8002a98 <snake_is_alive+0x14>)
 8002a8a:	781b      	ldrb	r3, [r3, #0]
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a94:	4770      	bx	lr
 8002a96:	bf00      	nop
 8002a98:	20000ba4 	.word	0x20000ba4

08002a9c <draw_buttons>:
//    // right
//    lcd_Fill(BTN_RIGHT_X, BTN_Y, BTN_RIGHT_X + BTN_SIZE, BTN_Y + BTN_SIZE, BLUE);
//    lcd_ShowStr(BTN_RIGHT_X + 20, BTN_Y + 20, ">", WHITE, BLUE, 24, 0);
//}

void draw_buttons(void){
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b084      	sub	sp, #16
 8002aa0:	af04      	add	r7, sp, #16
    // LEFT
    lcd_Fill(BTN_LEFT_X, BTN_Y, BTN_LEFT_X + BTN_SIZE, BTN_Y + BTN_SIZE, BLUE);
 8002aa2:	4b3d      	ldr	r3, [pc, #244]	@ (8002b98 <draw_buttons+0xfc>)
 8002aa4:	885b      	ldrh	r3, [r3, #2]
 8002aa6:	3b41      	subs	r3, #65	@ 0x41
 8002aa8:	b299      	uxth	r1, r3
 8002aaa:	4b3b      	ldr	r3, [pc, #236]	@ (8002b98 <draw_buttons+0xfc>)
 8002aac:	885b      	ldrh	r3, [r3, #2]
 8002aae:	3b05      	subs	r3, #5
 8002ab0:	b29b      	uxth	r3, r3
 8002ab2:	221f      	movs	r2, #31
 8002ab4:	9200      	str	r2, [sp, #0]
 8002ab6:	2246      	movs	r2, #70	@ 0x46
 8002ab8:	200a      	movs	r0, #10
 8002aba:	f7fe fed5 	bl	8001868 <lcd_Fill>
    lcd_ShowStr(BTN_LEFT_X + 22, BTN_Y + 20, "L", WHITE, BLUE, 24, 1);
 8002abe:	4b36      	ldr	r3, [pc, #216]	@ (8002b98 <draw_buttons+0xfc>)
 8002ac0:	885b      	ldrh	r3, [r3, #2]
 8002ac2:	3b2d      	subs	r3, #45	@ 0x2d
 8002ac4:	b299      	uxth	r1, r3
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	9302      	str	r3, [sp, #8]
 8002aca:	2318      	movs	r3, #24
 8002acc:	9301      	str	r3, [sp, #4]
 8002ace:	231f      	movs	r3, #31
 8002ad0:	9300      	str	r3, [sp, #0]
 8002ad2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002ad6:	4a31      	ldr	r2, [pc, #196]	@ (8002b9c <draw_buttons+0x100>)
 8002ad8:	2020      	movs	r0, #32
 8002ada:	f7ff fae3 	bl	80020a4 <lcd_ShowStr>

    // UP
    lcd_Fill(BTN_UP_X, BTN_Y, BTN_UP_X + BTN_SIZE, BTN_Y + BTN_SIZE, BLUE);
 8002ade:	4b2e      	ldr	r3, [pc, #184]	@ (8002b98 <draw_buttons+0xfc>)
 8002ae0:	885b      	ldrh	r3, [r3, #2]
 8002ae2:	3b41      	subs	r3, #65	@ 0x41
 8002ae4:	b299      	uxth	r1, r3
 8002ae6:	4b2c      	ldr	r3, [pc, #176]	@ (8002b98 <draw_buttons+0xfc>)
 8002ae8:	885b      	ldrh	r3, [r3, #2]
 8002aea:	3b05      	subs	r3, #5
 8002aec:	b29b      	uxth	r3, r3
 8002aee:	221f      	movs	r2, #31
 8002af0:	9200      	str	r2, [sp, #0]
 8002af2:	2282      	movs	r2, #130	@ 0x82
 8002af4:	2046      	movs	r0, #70	@ 0x46
 8002af6:	f7fe feb7 	bl	8001868 <lcd_Fill>
    lcd_ShowStr(BTN_UP_X + 22, BTN_Y + 20, "U", WHITE, BLUE, 24, 1);
 8002afa:	4b27      	ldr	r3, [pc, #156]	@ (8002b98 <draw_buttons+0xfc>)
 8002afc:	885b      	ldrh	r3, [r3, #2]
 8002afe:	3b2d      	subs	r3, #45	@ 0x2d
 8002b00:	b299      	uxth	r1, r3
 8002b02:	2301      	movs	r3, #1
 8002b04:	9302      	str	r3, [sp, #8]
 8002b06:	2318      	movs	r3, #24
 8002b08:	9301      	str	r3, [sp, #4]
 8002b0a:	231f      	movs	r3, #31
 8002b0c:	9300      	str	r3, [sp, #0]
 8002b0e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002b12:	4a23      	ldr	r2, [pc, #140]	@ (8002ba0 <draw_buttons+0x104>)
 8002b14:	205c      	movs	r0, #92	@ 0x5c
 8002b16:	f7ff fac5 	bl	80020a4 <lcd_ShowStr>

    // DOWN
    lcd_Fill(BTN_DOWN_X, BTN_Y, BTN_DOWN_X + BTN_SIZE, BTN_Y + BTN_SIZE, BLUE);
 8002b1a:	4b1f      	ldr	r3, [pc, #124]	@ (8002b98 <draw_buttons+0xfc>)
 8002b1c:	885b      	ldrh	r3, [r3, #2]
 8002b1e:	3b41      	subs	r3, #65	@ 0x41
 8002b20:	b299      	uxth	r1, r3
 8002b22:	4b1d      	ldr	r3, [pc, #116]	@ (8002b98 <draw_buttons+0xfc>)
 8002b24:	885b      	ldrh	r3, [r3, #2]
 8002b26:	3b05      	subs	r3, #5
 8002b28:	b29b      	uxth	r3, r3
 8002b2a:	221f      	movs	r2, #31
 8002b2c:	9200      	str	r2, [sp, #0]
 8002b2e:	22be      	movs	r2, #190	@ 0xbe
 8002b30:	2082      	movs	r0, #130	@ 0x82
 8002b32:	f7fe fe99 	bl	8001868 <lcd_Fill>
    lcd_ShowStr(BTN_DOWN_X + 22, BTN_Y + 20, "D", WHITE, BLUE, 24, 1);
 8002b36:	4b18      	ldr	r3, [pc, #96]	@ (8002b98 <draw_buttons+0xfc>)
 8002b38:	885b      	ldrh	r3, [r3, #2]
 8002b3a:	3b2d      	subs	r3, #45	@ 0x2d
 8002b3c:	b299      	uxth	r1, r3
 8002b3e:	2301      	movs	r3, #1
 8002b40:	9302      	str	r3, [sp, #8]
 8002b42:	2318      	movs	r3, #24
 8002b44:	9301      	str	r3, [sp, #4]
 8002b46:	231f      	movs	r3, #31
 8002b48:	9300      	str	r3, [sp, #0]
 8002b4a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002b4e:	4a15      	ldr	r2, [pc, #84]	@ (8002ba4 <draw_buttons+0x108>)
 8002b50:	2098      	movs	r0, #152	@ 0x98
 8002b52:	f7ff faa7 	bl	80020a4 <lcd_ShowStr>

    // RIGHT
    lcd_Fill(BTN_RIGHT_X, BTN_Y, BTN_RIGHT_X + BTN_SIZE, BTN_Y + BTN_SIZE, BLUE);
 8002b56:	4b10      	ldr	r3, [pc, #64]	@ (8002b98 <draw_buttons+0xfc>)
 8002b58:	885b      	ldrh	r3, [r3, #2]
 8002b5a:	3b41      	subs	r3, #65	@ 0x41
 8002b5c:	b299      	uxth	r1, r3
 8002b5e:	4b0e      	ldr	r3, [pc, #56]	@ (8002b98 <draw_buttons+0xfc>)
 8002b60:	885b      	ldrh	r3, [r3, #2]
 8002b62:	3b05      	subs	r3, #5
 8002b64:	b29b      	uxth	r3, r3
 8002b66:	221f      	movs	r2, #31
 8002b68:	9200      	str	r2, [sp, #0]
 8002b6a:	22fa      	movs	r2, #250	@ 0xfa
 8002b6c:	20be      	movs	r0, #190	@ 0xbe
 8002b6e:	f7fe fe7b 	bl	8001868 <lcd_Fill>
    lcd_ShowStr(BTN_RIGHT_X + 22, BTN_Y + 20, "R", WHITE, BLUE, 24, 1);
 8002b72:	4b09      	ldr	r3, [pc, #36]	@ (8002b98 <draw_buttons+0xfc>)
 8002b74:	885b      	ldrh	r3, [r3, #2]
 8002b76:	3b2d      	subs	r3, #45	@ 0x2d
 8002b78:	b299      	uxth	r1, r3
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	9302      	str	r3, [sp, #8]
 8002b7e:	2318      	movs	r3, #24
 8002b80:	9301      	str	r3, [sp, #4]
 8002b82:	231f      	movs	r3, #31
 8002b84:	9300      	str	r3, [sp, #0]
 8002b86:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002b8a:	4a07      	ldr	r2, [pc, #28]	@ (8002ba8 <draw_buttons+0x10c>)
 8002b8c:	20d4      	movs	r0, #212	@ 0xd4
 8002b8e:	f7ff fa89 	bl	80020a4 <lcd_ShowStr>
}
 8002b92:	bf00      	nop
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}
 8002b98:	20000224 	.word	0x20000224
 8002b9c:	0800951c 	.word	0x0800951c
 8002ba0:	08009520 	.word	0x08009520
 8002ba4:	08009524 	.word	0x08009524
 8002ba8:	08009528 	.word	0x08009528

08002bac <read_button_input>:


void read_button_input(void){
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
    if(!touch_IsTouched()) return;
 8002bb2:	f001 fac1 	bl	8004138 <touch_IsTouched>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d05f      	beq.n	8002c7c <read_button_input+0xd0>

    uint16_t tx = touch_GetX();
 8002bbc:	f001 face 	bl	800415c <touch_GetX>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	80fb      	strh	r3, [r7, #6]
    uint16_t ty = touch_GetY();
 8002bc4:	f001 fad6 	bl	8004174 <touch_GetY>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	80bb      	strh	r3, [r7, #4]

    // LEFT
    if(tx >= BTN_LEFT_X && tx <= BTN_LEFT_X + BTN_SIZE &&
 8002bcc:	88fb      	ldrh	r3, [r7, #6]
 8002bce:	2b09      	cmp	r3, #9
 8002bd0:	d912      	bls.n	8002bf8 <read_button_input+0x4c>
 8002bd2:	88fb      	ldrh	r3, [r7, #6]
 8002bd4:	2b46      	cmp	r3, #70	@ 0x46
 8002bd6:	d80f      	bhi.n	8002bf8 <read_button_input+0x4c>
       ty >= BTN_Y      && ty <= BTN_Y + BTN_SIZE){
 8002bd8:	88ba      	ldrh	r2, [r7, #4]
 8002bda:	4b2a      	ldr	r3, [pc, #168]	@ (8002c84 <read_button_input+0xd8>)
 8002bdc:	885b      	ldrh	r3, [r3, #2]
 8002bde:	3b41      	subs	r3, #65	@ 0x41
    if(tx >= BTN_LEFT_X && tx <= BTN_LEFT_X + BTN_SIZE &&
 8002be0:	429a      	cmp	r2, r3
 8002be2:	db09      	blt.n	8002bf8 <read_button_input+0x4c>
       ty >= BTN_Y      && ty <= BTN_Y + BTN_SIZE){
 8002be4:	4b27      	ldr	r3, [pc, #156]	@ (8002c84 <read_button_input+0xd8>)
 8002be6:	885b      	ldrh	r3, [r3, #2]
 8002be8:	1f1a      	subs	r2, r3, #4
 8002bea:	88bb      	ldrh	r3, [r7, #4]
 8002bec:	429a      	cmp	r2, r3
 8002bee:	dd03      	ble.n	8002bf8 <read_button_input+0x4c>
        snake_set_direction(DIR_LEFT);
 8002bf0:	2003      	movs	r0, #3
 8002bf2:	f7ff fe55 	bl	80028a0 <snake_set_direction>
        return;
 8002bf6:	e042      	b.n	8002c7e <read_button_input+0xd2>
    }

    // UP
    if(tx >= BTN_UP_X && tx <= BTN_UP_X + BTN_SIZE &&
 8002bf8:	88fb      	ldrh	r3, [r7, #6]
 8002bfa:	2b45      	cmp	r3, #69	@ 0x45
 8002bfc:	d912      	bls.n	8002c24 <read_button_input+0x78>
 8002bfe:	88fb      	ldrh	r3, [r7, #6]
 8002c00:	2b82      	cmp	r3, #130	@ 0x82
 8002c02:	d80f      	bhi.n	8002c24 <read_button_input+0x78>
       ty >= BTN_Y    && ty <= BTN_Y + BTN_SIZE){
 8002c04:	88ba      	ldrh	r2, [r7, #4]
 8002c06:	4b1f      	ldr	r3, [pc, #124]	@ (8002c84 <read_button_input+0xd8>)
 8002c08:	885b      	ldrh	r3, [r3, #2]
 8002c0a:	3b41      	subs	r3, #65	@ 0x41
    if(tx >= BTN_UP_X && tx <= BTN_UP_X + BTN_SIZE &&
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	db09      	blt.n	8002c24 <read_button_input+0x78>
       ty >= BTN_Y    && ty <= BTN_Y + BTN_SIZE){
 8002c10:	4b1c      	ldr	r3, [pc, #112]	@ (8002c84 <read_button_input+0xd8>)
 8002c12:	885b      	ldrh	r3, [r3, #2]
 8002c14:	1f1a      	subs	r2, r3, #4
 8002c16:	88bb      	ldrh	r3, [r7, #4]
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	dd03      	ble.n	8002c24 <read_button_input+0x78>
        snake_set_direction(DIR_UP);
 8002c1c:	2000      	movs	r0, #0
 8002c1e:	f7ff fe3f 	bl	80028a0 <snake_set_direction>
        return;
 8002c22:	e02c      	b.n	8002c7e <read_button_input+0xd2>
    }

    // DOWN
    if(tx >= BTN_DOWN_X && tx <= BTN_DOWN_X + BTN_SIZE &&
 8002c24:	88fb      	ldrh	r3, [r7, #6]
 8002c26:	2b81      	cmp	r3, #129	@ 0x81
 8002c28:	d912      	bls.n	8002c50 <read_button_input+0xa4>
 8002c2a:	88fb      	ldrh	r3, [r7, #6]
 8002c2c:	2bbe      	cmp	r3, #190	@ 0xbe
 8002c2e:	d80f      	bhi.n	8002c50 <read_button_input+0xa4>
       ty >= BTN_Y      && ty <= BTN_Y + BTN_SIZE){
 8002c30:	88ba      	ldrh	r2, [r7, #4]
 8002c32:	4b14      	ldr	r3, [pc, #80]	@ (8002c84 <read_button_input+0xd8>)
 8002c34:	885b      	ldrh	r3, [r3, #2]
 8002c36:	3b41      	subs	r3, #65	@ 0x41
    if(tx >= BTN_DOWN_X && tx <= BTN_DOWN_X + BTN_SIZE &&
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	db09      	blt.n	8002c50 <read_button_input+0xa4>
       ty >= BTN_Y      && ty <= BTN_Y + BTN_SIZE){
 8002c3c:	4b11      	ldr	r3, [pc, #68]	@ (8002c84 <read_button_input+0xd8>)
 8002c3e:	885b      	ldrh	r3, [r3, #2]
 8002c40:	1f1a      	subs	r2, r3, #4
 8002c42:	88bb      	ldrh	r3, [r7, #4]
 8002c44:	429a      	cmp	r2, r3
 8002c46:	dd03      	ble.n	8002c50 <read_button_input+0xa4>
        snake_set_direction(DIR_DOWN);
 8002c48:	2002      	movs	r0, #2
 8002c4a:	f7ff fe29 	bl	80028a0 <snake_set_direction>
        return;
 8002c4e:	e016      	b.n	8002c7e <read_button_input+0xd2>
    }

    // RIGHT
    if(tx >= BTN_RIGHT_X && tx <= BTN_RIGHT_X + BTN_SIZE &&
 8002c50:	88fb      	ldrh	r3, [r7, #6]
 8002c52:	2bbd      	cmp	r3, #189	@ 0xbd
 8002c54:	d913      	bls.n	8002c7e <read_button_input+0xd2>
 8002c56:	88fb      	ldrh	r3, [r7, #6]
 8002c58:	2bfa      	cmp	r3, #250	@ 0xfa
 8002c5a:	d810      	bhi.n	8002c7e <read_button_input+0xd2>
       ty >= BTN_Y       && ty <= BTN_Y + BTN_SIZE){
 8002c5c:	88ba      	ldrh	r2, [r7, #4]
 8002c5e:	4b09      	ldr	r3, [pc, #36]	@ (8002c84 <read_button_input+0xd8>)
 8002c60:	885b      	ldrh	r3, [r3, #2]
 8002c62:	3b41      	subs	r3, #65	@ 0x41
    if(tx >= BTN_RIGHT_X && tx <= BTN_RIGHT_X + BTN_SIZE &&
 8002c64:	429a      	cmp	r2, r3
 8002c66:	db0a      	blt.n	8002c7e <read_button_input+0xd2>
       ty >= BTN_Y       && ty <= BTN_Y + BTN_SIZE){
 8002c68:	4b06      	ldr	r3, [pc, #24]	@ (8002c84 <read_button_input+0xd8>)
 8002c6a:	885b      	ldrh	r3, [r3, #2]
 8002c6c:	1f1a      	subs	r2, r3, #4
 8002c6e:	88bb      	ldrh	r3, [r7, #4]
 8002c70:	429a      	cmp	r2, r3
 8002c72:	dd04      	ble.n	8002c7e <read_button_input+0xd2>
        snake_set_direction(DIR_RIGHT);
 8002c74:	2001      	movs	r0, #1
 8002c76:	f7ff fe13 	bl	80028a0 <snake_set_direction>
        return;
 8002c7a:	e000      	b.n	8002c7e <read_button_input+0xd2>
    if(!touch_IsTouched()) return;
 8002c7c:	bf00      	nop
    }
}
 8002c7e:	3708      	adds	r7, #8
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	20000224 	.word	0x20000224

08002c88 <timer_init>:

uint16_t flag_timer2 = 0;
uint16_t timer2_counter = 0;
uint16_t timer2_MUL = 0;

void timer_init(){
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8002c8c:	4803      	ldr	r0, [pc, #12]	@ (8002c9c <timer_init+0x14>)
 8002c8e:	f004 fb53 	bl	8007338 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim1);
 8002c92:	4803      	ldr	r0, [pc, #12]	@ (8002ca0 <timer_init+0x18>)
 8002c94:	f004 fae8 	bl	8007268 <HAL_TIM_Base_Start>
}
 8002c98:	bf00      	nop
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	20000c58 	.word	0x20000c58
 8002ca0:	20000c10 	.word	0x20000c10

08002ca4 <setTimer2>:

void timer_EnableDelayUs(){
	HAL_TIM_Base_Start(&htim1);
}

void setTimer2(uint16_t duration){
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	4603      	mov	r3, r0
 8002cac:	80fb      	strh	r3, [r7, #6]
	timer2_MUL = duration/TIMER_CYCLE_2;
 8002cae:	4a08      	ldr	r2, [pc, #32]	@ (8002cd0 <setTimer2+0x2c>)
 8002cb0:	88fb      	ldrh	r3, [r7, #6]
 8002cb2:	8013      	strh	r3, [r2, #0]
	timer2_counter = timer2_MUL;
 8002cb4:	4b06      	ldr	r3, [pc, #24]	@ (8002cd0 <setTimer2+0x2c>)
 8002cb6:	881a      	ldrh	r2, [r3, #0]
 8002cb8:	4b06      	ldr	r3, [pc, #24]	@ (8002cd4 <setTimer2+0x30>)
 8002cba:	801a      	strh	r2, [r3, #0]
	flag_timer2 = 0;
 8002cbc:	4b06      	ldr	r3, [pc, #24]	@ (8002cd8 <setTimer2+0x34>)
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	801a      	strh	r2, [r3, #0]
}
 8002cc2:	bf00      	nop
 8002cc4:	370c      	adds	r7, #12
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
 8002cce:	bf00      	nop
 8002cd0:	20000bb0 	.word	0x20000bb0
 8002cd4:	20000bae 	.word	0x20000bae
 8002cd8:	20000bac 	.word	0x20000bac

08002cdc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b082      	sub	sp, #8
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cec:	d116      	bne.n	8002d1c <HAL_TIM_PeriodElapsedCallback+0x40>
		if(timer2_counter > 0){
 8002cee:	4b0d      	ldr	r3, [pc, #52]	@ (8002d24 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002cf0:	881b      	ldrh	r3, [r3, #0]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d010      	beq.n	8002d18 <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 8002cf6:	4b0b      	ldr	r3, [pc, #44]	@ (8002d24 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002cf8:	881b      	ldrh	r3, [r3, #0]
 8002cfa:	3b01      	subs	r3, #1
 8002cfc:	b29a      	uxth	r2, r3
 8002cfe:	4b09      	ldr	r3, [pc, #36]	@ (8002d24 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002d00:	801a      	strh	r2, [r3, #0]
			if(timer2_counter == 0) {
 8002d02:	4b08      	ldr	r3, [pc, #32]	@ (8002d24 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002d04:	881b      	ldrh	r3, [r3, #0]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d106      	bne.n	8002d18 <HAL_TIM_PeriodElapsedCallback+0x3c>
				flag_timer2 = 1;
 8002d0a:	4b07      	ldr	r3, [pc, #28]	@ (8002d28 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	801a      	strh	r2, [r3, #0]
				timer2_counter = timer2_MUL;
 8002d10:	4b06      	ldr	r3, [pc, #24]	@ (8002d2c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8002d12:	881a      	ldrh	r2, [r3, #0]
 8002d14:	4b03      	ldr	r3, [pc, #12]	@ (8002d24 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002d16:	801a      	strh	r2, [r3, #0]
			}
		}
		led7_Scan();
 8002d18:	f7ff fa28 	bl	800216c <led7_Scan>
	}
}
 8002d1c:	bf00      	nop
 8002d1e:	3708      	adds	r7, #8
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	20000bae 	.word	0x20000bae
 8002d28:	20000bac 	.word	0x20000bac
 8002d2c:	20000bb0 	.word	0x20000bb0

08002d30 <delay_us>:

void delay_us (uint16_t us)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	4603      	mov	r3, r0
 8002d38:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
 8002d3a:	4b09      	ldr	r3, [pc, #36]	@ (8002d60 <delay_us+0x30>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);  // wait for the counter to reach the us input in the parameter
 8002d42:	bf00      	nop
 8002d44:	4b06      	ldr	r3, [pc, #24]	@ (8002d60 <delay_us+0x30>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002d4a:	88fb      	ldrh	r3, [r7, #6]
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d3f9      	bcc.n	8002d44 <delay_us+0x14>
}
 8002d50:	bf00      	nop
 8002d52:	bf00      	nop
 8002d54:	370c      	adds	r7, #12
 8002d56:	46bd      	mov	sp, r7
 8002d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5c:	4770      	bx	lr
 8002d5e:	bf00      	nop
 8002d60:	20000c10 	.word	0x20000c10

08002d64 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002d68:	4b17      	ldr	r3, [pc, #92]	@ (8002dc8 <MX_SPI1_Init+0x64>)
 8002d6a:	4a18      	ldr	r2, [pc, #96]	@ (8002dcc <MX_SPI1_Init+0x68>)
 8002d6c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002d6e:	4b16      	ldr	r3, [pc, #88]	@ (8002dc8 <MX_SPI1_Init+0x64>)
 8002d70:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002d74:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002d76:	4b14      	ldr	r3, [pc, #80]	@ (8002dc8 <MX_SPI1_Init+0x64>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d7c:	4b12      	ldr	r3, [pc, #72]	@ (8002dc8 <MX_SPI1_Init+0x64>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d82:	4b11      	ldr	r3, [pc, #68]	@ (8002dc8 <MX_SPI1_Init+0x64>)
 8002d84:	2200      	movs	r2, #0
 8002d86:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002d88:	4b0f      	ldr	r3, [pc, #60]	@ (8002dc8 <MX_SPI1_Init+0x64>)
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002d8e:	4b0e      	ldr	r3, [pc, #56]	@ (8002dc8 <MX_SPI1_Init+0x64>)
 8002d90:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d94:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002d96:	4b0c      	ldr	r3, [pc, #48]	@ (8002dc8 <MX_SPI1_Init+0x64>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d9c:	4b0a      	ldr	r3, [pc, #40]	@ (8002dc8 <MX_SPI1_Init+0x64>)
 8002d9e:	2200      	movs	r2, #0
 8002da0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002da2:	4b09      	ldr	r3, [pc, #36]	@ (8002dc8 <MX_SPI1_Init+0x64>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002da8:	4b07      	ldr	r3, [pc, #28]	@ (8002dc8 <MX_SPI1_Init+0x64>)
 8002daa:	2200      	movs	r2, #0
 8002dac:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002dae:	4b06      	ldr	r3, [pc, #24]	@ (8002dc8 <MX_SPI1_Init+0x64>)
 8002db0:	220a      	movs	r2, #10
 8002db2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002db4:	4804      	ldr	r0, [pc, #16]	@ (8002dc8 <MX_SPI1_Init+0x64>)
 8002db6:	f003 ff33 	bl	8006c20 <HAL_SPI_Init>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d001      	beq.n	8002dc4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002dc0:	f7ff fbb8 	bl	8002534 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002dc4:	bf00      	nop
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	20000bb4 	.word	0x20000bb4
 8002dcc:	40013000 	.word	0x40013000

08002dd0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b08a      	sub	sp, #40	@ 0x28
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dd8:	f107 0314 	add.w	r3, r7, #20
 8002ddc:	2200      	movs	r2, #0
 8002dde:	601a      	str	r2, [r3, #0]
 8002de0:	605a      	str	r2, [r3, #4]
 8002de2:	609a      	str	r2, [r3, #8]
 8002de4:	60da      	str	r2, [r3, #12]
 8002de6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a19      	ldr	r2, [pc, #100]	@ (8002e54 <HAL_SPI_MspInit+0x84>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d12b      	bne.n	8002e4a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002df2:	2300      	movs	r3, #0
 8002df4:	613b      	str	r3, [r7, #16]
 8002df6:	4b18      	ldr	r3, [pc, #96]	@ (8002e58 <HAL_SPI_MspInit+0x88>)
 8002df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dfa:	4a17      	ldr	r2, [pc, #92]	@ (8002e58 <HAL_SPI_MspInit+0x88>)
 8002dfc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002e00:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e02:	4b15      	ldr	r3, [pc, #84]	@ (8002e58 <HAL_SPI_MspInit+0x88>)
 8002e04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e06:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e0a:	613b      	str	r3, [r7, #16]
 8002e0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e0e:	2300      	movs	r3, #0
 8002e10:	60fb      	str	r3, [r7, #12]
 8002e12:	4b11      	ldr	r3, [pc, #68]	@ (8002e58 <HAL_SPI_MspInit+0x88>)
 8002e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e16:	4a10      	ldr	r2, [pc, #64]	@ (8002e58 <HAL_SPI_MspInit+0x88>)
 8002e18:	f043 0302 	orr.w	r3, r3, #2
 8002e1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e1e:	4b0e      	ldr	r3, [pc, #56]	@ (8002e58 <HAL_SPI_MspInit+0x88>)
 8002e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e22:	f003 0302 	and.w	r3, r3, #2
 8002e26:	60fb      	str	r3, [r7, #12]
 8002e28:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002e2a:	2338      	movs	r3, #56	@ 0x38
 8002e2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e2e:	2302      	movs	r3, #2
 8002e30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e32:	2300      	movs	r3, #0
 8002e34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e36:	2303      	movs	r3, #3
 8002e38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002e3a:	2305      	movs	r3, #5
 8002e3c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e3e:	f107 0314 	add.w	r3, r7, #20
 8002e42:	4619      	mov	r1, r3
 8002e44:	4805      	ldr	r0, [pc, #20]	@ (8002e5c <HAL_SPI_MspInit+0x8c>)
 8002e46:	f002 f8bf 	bl	8004fc8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002e4a:	bf00      	nop
 8002e4c:	3728      	adds	r7, #40	@ 0x28
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop
 8002e54:	40013000 	.word	0x40013000
 8002e58:	40023800 	.word	0x40023800
 8002e5c:	40020400 	.word	0x40020400

08002e60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e66:	2300      	movs	r3, #0
 8002e68:	607b      	str	r3, [r7, #4]
 8002e6a:	4b10      	ldr	r3, [pc, #64]	@ (8002eac <HAL_MspInit+0x4c>)
 8002e6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e6e:	4a0f      	ldr	r2, [pc, #60]	@ (8002eac <HAL_MspInit+0x4c>)
 8002e70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e74:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e76:	4b0d      	ldr	r3, [pc, #52]	@ (8002eac <HAL_MspInit+0x4c>)
 8002e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e7e:	607b      	str	r3, [r7, #4]
 8002e80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e82:	2300      	movs	r3, #0
 8002e84:	603b      	str	r3, [r7, #0]
 8002e86:	4b09      	ldr	r3, [pc, #36]	@ (8002eac <HAL_MspInit+0x4c>)
 8002e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8a:	4a08      	ldr	r2, [pc, #32]	@ (8002eac <HAL_MspInit+0x4c>)
 8002e8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e90:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e92:	4b06      	ldr	r3, [pc, #24]	@ (8002eac <HAL_MspInit+0x4c>)
 8002e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e9a:	603b      	str	r3, [r7, #0]
 8002e9c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e9e:	bf00      	nop
 8002ea0:	370c      	adds	r7, #12
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr
 8002eaa:	bf00      	nop
 8002eac:	40023800 	.word	0x40023800

08002eb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002eb4:	bf00      	nop
 8002eb6:	e7fd      	b.n	8002eb4 <NMI_Handler+0x4>

08002eb8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ebc:	bf00      	nop
 8002ebe:	e7fd      	b.n	8002ebc <HardFault_Handler+0x4>

08002ec0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ec4:	bf00      	nop
 8002ec6:	e7fd      	b.n	8002ec4 <MemManage_Handler+0x4>

08002ec8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ecc:	bf00      	nop
 8002ece:	e7fd      	b.n	8002ecc <BusFault_Handler+0x4>

08002ed0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ed4:	bf00      	nop
 8002ed6:	e7fd      	b.n	8002ed4 <UsageFault_Handler+0x4>

08002ed8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002edc:	bf00      	nop
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee4:	4770      	bx	lr

08002ee6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ee6:	b480      	push	{r7}
 8002ee8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002eea:	bf00      	nop
 8002eec:	46bd      	mov	sp, r7
 8002eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef2:	4770      	bx	lr

08002ef4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ef8:	bf00      	nop
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr

08002f02 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f02:	b580      	push	{r7, lr}
 8002f04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f06:	f001 f9bd 	bl	8004284 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f0a:	bf00      	nop
 8002f0c:	bd80      	pop	{r7, pc}
	...

08002f10 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002f14:	4802      	ldr	r0, [pc, #8]	@ (8002f20 <TIM2_IRQHandler+0x10>)
 8002f16:	f004 fad8 	bl	80074ca <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002f1a:	bf00      	nop
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	20000c58 	.word	0x20000c58

08002f24 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002f28:	4802      	ldr	r0, [pc, #8]	@ (8002f34 <DMA2_Stream0_IRQHandler+0x10>)
 8002f2a:	f001 fe11 	bl	8004b50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002f2e:	bf00      	nop
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	2000011c 	.word	0x2000011c

08002f38 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	af00      	add	r7, sp, #0
	return 1;
 8002f3c:	2301      	movs	r3, #1
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	46bd      	mov	sp, r7
 8002f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f46:	4770      	bx	lr

08002f48 <_kill>:

int _kill(int pid, int sig)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b082      	sub	sp, #8
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002f52:	f005 fb7f 	bl	8008654 <__errno>
 8002f56:	4603      	mov	r3, r0
 8002f58:	2216      	movs	r2, #22
 8002f5a:	601a      	str	r2, [r3, #0]
	return -1;
 8002f5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	3708      	adds	r7, #8
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}

08002f68 <_exit>:

void _exit (int status)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002f70:	f04f 31ff 	mov.w	r1, #4294967295
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	f7ff ffe7 	bl	8002f48 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002f7a:	bf00      	nop
 8002f7c:	e7fd      	b.n	8002f7a <_exit+0x12>

08002f7e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f7e:	b580      	push	{r7, lr}
 8002f80:	b086      	sub	sp, #24
 8002f82:	af00      	add	r7, sp, #0
 8002f84:	60f8      	str	r0, [r7, #12]
 8002f86:	60b9      	str	r1, [r7, #8]
 8002f88:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	617b      	str	r3, [r7, #20]
 8002f8e:	e00a      	b.n	8002fa6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002f90:	f3af 8000 	nop.w
 8002f94:	4601      	mov	r1, r0
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	1c5a      	adds	r2, r3, #1
 8002f9a:	60ba      	str	r2, [r7, #8]
 8002f9c:	b2ca      	uxtb	r2, r1
 8002f9e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	3301      	adds	r3, #1
 8002fa4:	617b      	str	r3, [r7, #20]
 8002fa6:	697a      	ldr	r2, [r7, #20]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	429a      	cmp	r2, r3
 8002fac:	dbf0      	blt.n	8002f90 <_read+0x12>
	}

return len;
 8002fae:	687b      	ldr	r3, [r7, #4]
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3718      	adds	r7, #24
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}

08002fb8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b086      	sub	sp, #24
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	60f8      	str	r0, [r7, #12]
 8002fc0:	60b9      	str	r1, [r7, #8]
 8002fc2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	617b      	str	r3, [r7, #20]
 8002fc8:	e009      	b.n	8002fde <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	1c5a      	adds	r2, r3, #1
 8002fce:	60ba      	str	r2, [r7, #8]
 8002fd0:	781b      	ldrb	r3, [r3, #0]
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	3301      	adds	r3, #1
 8002fdc:	617b      	str	r3, [r7, #20]
 8002fde:	697a      	ldr	r2, [r7, #20]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	dbf1      	blt.n	8002fca <_write+0x12>
	}
	return len;
 8002fe6:	687b      	ldr	r3, [r7, #4]
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	3718      	adds	r7, #24
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}

08002ff0 <_close>:

int _close(int file)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b083      	sub	sp, #12
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
	return -1;
 8002ff8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	370c      	adds	r7, #12
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr

08003008 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003018:	605a      	str	r2, [r3, #4]
	return 0;
 800301a:	2300      	movs	r3, #0
}
 800301c:	4618      	mov	r0, r3
 800301e:	370c      	adds	r7, #12
 8003020:	46bd      	mov	sp, r7
 8003022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003026:	4770      	bx	lr

08003028 <_isatty>:

int _isatty(int file)
{
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
	return 1;
 8003030:	2301      	movs	r3, #1
}
 8003032:	4618      	mov	r0, r3
 8003034:	370c      	adds	r7, #12
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr

0800303e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800303e:	b480      	push	{r7}
 8003040:	b085      	sub	sp, #20
 8003042:	af00      	add	r7, sp, #0
 8003044:	60f8      	str	r0, [r7, #12]
 8003046:	60b9      	str	r1, [r7, #8]
 8003048:	607a      	str	r2, [r7, #4]
	return 0;
 800304a:	2300      	movs	r3, #0
}
 800304c:	4618      	mov	r0, r3
 800304e:	3714      	adds	r7, #20
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr

08003058 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b086      	sub	sp, #24
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003060:	4a14      	ldr	r2, [pc, #80]	@ (80030b4 <_sbrk+0x5c>)
 8003062:	4b15      	ldr	r3, [pc, #84]	@ (80030b8 <_sbrk+0x60>)
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800306c:	4b13      	ldr	r3, [pc, #76]	@ (80030bc <_sbrk+0x64>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d102      	bne.n	800307a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003074:	4b11      	ldr	r3, [pc, #68]	@ (80030bc <_sbrk+0x64>)
 8003076:	4a12      	ldr	r2, [pc, #72]	@ (80030c0 <_sbrk+0x68>)
 8003078:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800307a:	4b10      	ldr	r3, [pc, #64]	@ (80030bc <_sbrk+0x64>)
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	4413      	add	r3, r2
 8003082:	693a      	ldr	r2, [r7, #16]
 8003084:	429a      	cmp	r2, r3
 8003086:	d207      	bcs.n	8003098 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003088:	f005 fae4 	bl	8008654 <__errno>
 800308c:	4603      	mov	r3, r0
 800308e:	220c      	movs	r2, #12
 8003090:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003092:	f04f 33ff 	mov.w	r3, #4294967295
 8003096:	e009      	b.n	80030ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003098:	4b08      	ldr	r3, [pc, #32]	@ (80030bc <_sbrk+0x64>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800309e:	4b07      	ldr	r3, [pc, #28]	@ (80030bc <_sbrk+0x64>)
 80030a0:	681a      	ldr	r2, [r3, #0]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4413      	add	r3, r2
 80030a6:	4a05      	ldr	r2, [pc, #20]	@ (80030bc <_sbrk+0x64>)
 80030a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80030aa:	68fb      	ldr	r3, [r7, #12]
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	3718      	adds	r7, #24
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	20020000 	.word	0x20020000
 80030b8:	00000400 	.word	0x00000400
 80030bc:	20000c0c 	.word	0x20000c0c
 80030c0:	20000e38 	.word	0x20000e38

080030c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80030c8:	4b06      	ldr	r3, [pc, #24]	@ (80030e4 <SystemInit+0x20>)
 80030ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ce:	4a05      	ldr	r2, [pc, #20]	@ (80030e4 <SystemInit+0x20>)
 80030d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80030d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80030d8:	bf00      	nop
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr
 80030e2:	bf00      	nop
 80030e4:	e000ed00 	.word	0xe000ed00

080030e8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim13;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b086      	sub	sp, #24
 80030ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030ee:	f107 0308 	add.w	r3, r7, #8
 80030f2:	2200      	movs	r2, #0
 80030f4:	601a      	str	r2, [r3, #0]
 80030f6:	605a      	str	r2, [r3, #4]
 80030f8:	609a      	str	r2, [r3, #8]
 80030fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030fc:	463b      	mov	r3, r7
 80030fe:	2200      	movs	r2, #0
 8003100:	601a      	str	r2, [r3, #0]
 8003102:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003104:	4b1e      	ldr	r3, [pc, #120]	@ (8003180 <MX_TIM1_Init+0x98>)
 8003106:	4a1f      	ldr	r2, [pc, #124]	@ (8003184 <MX_TIM1_Init+0x9c>)
 8003108:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 800310a:	4b1d      	ldr	r3, [pc, #116]	@ (8003180 <MX_TIM1_Init+0x98>)
 800310c:	2253      	movs	r2, #83	@ 0x53
 800310e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003110:	4b1b      	ldr	r3, [pc, #108]	@ (8003180 <MX_TIM1_Init+0x98>)
 8003112:	2200      	movs	r2, #0
 8003114:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003116:	4b1a      	ldr	r3, [pc, #104]	@ (8003180 <MX_TIM1_Init+0x98>)
 8003118:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800311c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800311e:	4b18      	ldr	r3, [pc, #96]	@ (8003180 <MX_TIM1_Init+0x98>)
 8003120:	2200      	movs	r2, #0
 8003122:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003124:	4b16      	ldr	r3, [pc, #88]	@ (8003180 <MX_TIM1_Init+0x98>)
 8003126:	2200      	movs	r2, #0
 8003128:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800312a:	4b15      	ldr	r3, [pc, #84]	@ (8003180 <MX_TIM1_Init+0x98>)
 800312c:	2200      	movs	r2, #0
 800312e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003130:	4813      	ldr	r0, [pc, #76]	@ (8003180 <MX_TIM1_Init+0x98>)
 8003132:	f004 f849 	bl	80071c8 <HAL_TIM_Base_Init>
 8003136:	4603      	mov	r3, r0
 8003138:	2b00      	cmp	r3, #0
 800313a:	d001      	beq.n	8003140 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800313c:	f7ff f9fa 	bl	8002534 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003140:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003144:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003146:	f107 0308 	add.w	r3, r7, #8
 800314a:	4619      	mov	r1, r3
 800314c:	480c      	ldr	r0, [pc, #48]	@ (8003180 <MX_TIM1_Init+0x98>)
 800314e:	f004 fb87 	bl	8007860 <HAL_TIM_ConfigClockSource>
 8003152:	4603      	mov	r3, r0
 8003154:	2b00      	cmp	r3, #0
 8003156:	d001      	beq.n	800315c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8003158:	f7ff f9ec 	bl	8002534 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800315c:	2300      	movs	r3, #0
 800315e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003160:	2300      	movs	r3, #0
 8003162:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003164:	463b      	mov	r3, r7
 8003166:	4619      	mov	r1, r3
 8003168:	4805      	ldr	r0, [pc, #20]	@ (8003180 <MX_TIM1_Init+0x98>)
 800316a:	f004 ff53 	bl	8008014 <HAL_TIMEx_MasterConfigSynchronization>
 800316e:	4603      	mov	r3, r0
 8003170:	2b00      	cmp	r3, #0
 8003172:	d001      	beq.n	8003178 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8003174:	f7ff f9de 	bl	8002534 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003178:	bf00      	nop
 800317a:	3718      	adds	r7, #24
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	20000c10 	.word	0x20000c10
 8003184:	40010000 	.word	0x40010000

08003188 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b086      	sub	sp, #24
 800318c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800318e:	f107 0308 	add.w	r3, r7, #8
 8003192:	2200      	movs	r2, #0
 8003194:	601a      	str	r2, [r3, #0]
 8003196:	605a      	str	r2, [r3, #4]
 8003198:	609a      	str	r2, [r3, #8]
 800319a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800319c:	463b      	mov	r3, r7
 800319e:	2200      	movs	r2, #0
 80031a0:	601a      	str	r2, [r3, #0]
 80031a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80031a4:	4b1d      	ldr	r3, [pc, #116]	@ (800321c <MX_TIM2_Init+0x94>)
 80031a6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80031aa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 80031ac:	4b1b      	ldr	r3, [pc, #108]	@ (800321c <MX_TIM2_Init+0x94>)
 80031ae:	f240 3247 	movw	r2, #839	@ 0x347
 80031b2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031b4:	4b19      	ldr	r3, [pc, #100]	@ (800321c <MX_TIM2_Init+0x94>)
 80031b6:	2200      	movs	r2, #0
 80031b8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 80031ba:	4b18      	ldr	r3, [pc, #96]	@ (800321c <MX_TIM2_Init+0x94>)
 80031bc:	2263      	movs	r2, #99	@ 0x63
 80031be:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031c0:	4b16      	ldr	r3, [pc, #88]	@ (800321c <MX_TIM2_Init+0x94>)
 80031c2:	2200      	movs	r2, #0
 80031c4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031c6:	4b15      	ldr	r3, [pc, #84]	@ (800321c <MX_TIM2_Init+0x94>)
 80031c8:	2200      	movs	r2, #0
 80031ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80031cc:	4813      	ldr	r0, [pc, #76]	@ (800321c <MX_TIM2_Init+0x94>)
 80031ce:	f003 fffb 	bl	80071c8 <HAL_TIM_Base_Init>
 80031d2:	4603      	mov	r3, r0
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d001      	beq.n	80031dc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80031d8:	f7ff f9ac 	bl	8002534 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80031e0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80031e2:	f107 0308 	add.w	r3, r7, #8
 80031e6:	4619      	mov	r1, r3
 80031e8:	480c      	ldr	r0, [pc, #48]	@ (800321c <MX_TIM2_Init+0x94>)
 80031ea:	f004 fb39 	bl	8007860 <HAL_TIM_ConfigClockSource>
 80031ee:	4603      	mov	r3, r0
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d001      	beq.n	80031f8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80031f4:	f7ff f99e 	bl	8002534 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031f8:	2300      	movs	r3, #0
 80031fa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031fc:	2300      	movs	r3, #0
 80031fe:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003200:	463b      	mov	r3, r7
 8003202:	4619      	mov	r1, r3
 8003204:	4805      	ldr	r0, [pc, #20]	@ (800321c <MX_TIM2_Init+0x94>)
 8003206:	f004 ff05 	bl	8008014 <HAL_TIMEx_MasterConfigSynchronization>
 800320a:	4603      	mov	r3, r0
 800320c:	2b00      	cmp	r3, #0
 800320e:	d001      	beq.n	8003214 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8003210:	f7ff f990 	bl	8002534 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003214:	bf00      	nop
 8003216:	3718      	adds	r7, #24
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}
 800321c:	20000c58 	.word	0x20000c58

08003220 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b088      	sub	sp, #32
 8003224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8003226:	1d3b      	adds	r3, r7, #4
 8003228:	2200      	movs	r2, #0
 800322a:	601a      	str	r2, [r3, #0]
 800322c:	605a      	str	r2, [r3, #4]
 800322e:	609a      	str	r2, [r3, #8]
 8003230:	60da      	str	r2, [r3, #12]
 8003232:	611a      	str	r2, [r3, #16]
 8003234:	615a      	str	r2, [r3, #20]
 8003236:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8003238:	4b1e      	ldr	r3, [pc, #120]	@ (80032b4 <MX_TIM13_Init+0x94>)
 800323a:	4a1f      	ldr	r2, [pc, #124]	@ (80032b8 <MX_TIM13_Init+0x98>)
 800323c:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 840-1;
 800323e:	4b1d      	ldr	r3, [pc, #116]	@ (80032b4 <MX_TIM13_Init+0x94>)
 8003240:	f240 3247 	movw	r2, #839	@ 0x347
 8003244:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003246:	4b1b      	ldr	r3, [pc, #108]	@ (80032b4 <MX_TIM13_Init+0x94>)
 8003248:	2200      	movs	r2, #0
 800324a:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 100-1;
 800324c:	4b19      	ldr	r3, [pc, #100]	@ (80032b4 <MX_TIM13_Init+0x94>)
 800324e:	2263      	movs	r2, #99	@ 0x63
 8003250:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003252:	4b18      	ldr	r3, [pc, #96]	@ (80032b4 <MX_TIM13_Init+0x94>)
 8003254:	2200      	movs	r2, #0
 8003256:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003258:	4b16      	ldr	r3, [pc, #88]	@ (80032b4 <MX_TIM13_Init+0x94>)
 800325a:	2200      	movs	r2, #0
 800325c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 800325e:	4815      	ldr	r0, [pc, #84]	@ (80032b4 <MX_TIM13_Init+0x94>)
 8003260:	f003 ffb2 	bl	80071c8 <HAL_TIM_Base_Init>
 8003264:	4603      	mov	r3, r0
 8003266:	2b00      	cmp	r3, #0
 8003268:	d001      	beq.n	800326e <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 800326a:	f7ff f963 	bl	8002534 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 800326e:	4811      	ldr	r0, [pc, #68]	@ (80032b4 <MX_TIM13_Init+0x94>)
 8003270:	f004 f8d2 	bl	8007418 <HAL_TIM_PWM_Init>
 8003274:	4603      	mov	r3, r0
 8003276:	2b00      	cmp	r3, #0
 8003278:	d001      	beq.n	800327e <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 800327a:	f7ff f95b 	bl	8002534 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800327e:	2360      	movs	r3, #96	@ 0x60
 8003280:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003282:	2300      	movs	r3, #0
 8003284:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003286:	2300      	movs	r3, #0
 8003288:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800328a:	2300      	movs	r3, #0
 800328c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800328e:	1d3b      	adds	r3, r7, #4
 8003290:	2200      	movs	r2, #0
 8003292:	4619      	mov	r1, r3
 8003294:	4807      	ldr	r0, [pc, #28]	@ (80032b4 <MX_TIM13_Init+0x94>)
 8003296:	f004 fa21 	bl	80076dc <HAL_TIM_PWM_ConfigChannel>
 800329a:	4603      	mov	r3, r0
 800329c:	2b00      	cmp	r3, #0
 800329e:	d001      	beq.n	80032a4 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 80032a0:	f7ff f948 	bl	8002534 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 80032a4:	4803      	ldr	r0, [pc, #12]	@ (80032b4 <MX_TIM13_Init+0x94>)
 80032a6:	f000 f85b 	bl	8003360 <HAL_TIM_MspPostInit>

}
 80032aa:	bf00      	nop
 80032ac:	3720      	adds	r7, #32
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}
 80032b2:	bf00      	nop
 80032b4:	20000ca0 	.word	0x20000ca0
 80032b8:	40001c00 	.word	0x40001c00

080032bc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b086      	sub	sp, #24
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a22      	ldr	r2, [pc, #136]	@ (8003354 <HAL_TIM_Base_MspInit+0x98>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d10e      	bne.n	80032ec <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80032ce:	2300      	movs	r3, #0
 80032d0:	617b      	str	r3, [r7, #20]
 80032d2:	4b21      	ldr	r3, [pc, #132]	@ (8003358 <HAL_TIM_Base_MspInit+0x9c>)
 80032d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032d6:	4a20      	ldr	r2, [pc, #128]	@ (8003358 <HAL_TIM_Base_MspInit+0x9c>)
 80032d8:	f043 0301 	orr.w	r3, r3, #1
 80032dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80032de:	4b1e      	ldr	r3, [pc, #120]	@ (8003358 <HAL_TIM_Base_MspInit+0x9c>)
 80032e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032e2:	f003 0301 	and.w	r3, r3, #1
 80032e6:	617b      	str	r3, [r7, #20]
 80032e8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM13_CLK_ENABLE();
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 80032ea:	e02e      	b.n	800334a <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM2)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032f4:	d116      	bne.n	8003324 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80032f6:	2300      	movs	r3, #0
 80032f8:	613b      	str	r3, [r7, #16]
 80032fa:	4b17      	ldr	r3, [pc, #92]	@ (8003358 <HAL_TIM_Base_MspInit+0x9c>)
 80032fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fe:	4a16      	ldr	r2, [pc, #88]	@ (8003358 <HAL_TIM_Base_MspInit+0x9c>)
 8003300:	f043 0301 	orr.w	r3, r3, #1
 8003304:	6413      	str	r3, [r2, #64]	@ 0x40
 8003306:	4b14      	ldr	r3, [pc, #80]	@ (8003358 <HAL_TIM_Base_MspInit+0x9c>)
 8003308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800330a:	f003 0301 	and.w	r3, r3, #1
 800330e:	613b      	str	r3, [r7, #16]
 8003310:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003312:	2200      	movs	r2, #0
 8003314:	2100      	movs	r1, #0
 8003316:	201c      	movs	r0, #28
 8003318:	f001 fb35 	bl	8004986 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800331c:	201c      	movs	r0, #28
 800331e:	f001 fb4e 	bl	80049be <HAL_NVIC_EnableIRQ>
}
 8003322:	e012      	b.n	800334a <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM13)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a0c      	ldr	r2, [pc, #48]	@ (800335c <HAL_TIM_Base_MspInit+0xa0>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d10d      	bne.n	800334a <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM13_CLK_ENABLE();
 800332e:	2300      	movs	r3, #0
 8003330:	60fb      	str	r3, [r7, #12]
 8003332:	4b09      	ldr	r3, [pc, #36]	@ (8003358 <HAL_TIM_Base_MspInit+0x9c>)
 8003334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003336:	4a08      	ldr	r2, [pc, #32]	@ (8003358 <HAL_TIM_Base_MspInit+0x9c>)
 8003338:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800333c:	6413      	str	r3, [r2, #64]	@ 0x40
 800333e:	4b06      	ldr	r3, [pc, #24]	@ (8003358 <HAL_TIM_Base_MspInit+0x9c>)
 8003340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003342:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003346:	60fb      	str	r3, [r7, #12]
 8003348:	68fb      	ldr	r3, [r7, #12]
}
 800334a:	bf00      	nop
 800334c:	3718      	adds	r7, #24
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	40010000 	.word	0x40010000
 8003358:	40023800 	.word	0x40023800
 800335c:	40001c00 	.word	0x40001c00

08003360 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b088      	sub	sp, #32
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003368:	f107 030c 	add.w	r3, r7, #12
 800336c:	2200      	movs	r2, #0
 800336e:	601a      	str	r2, [r3, #0]
 8003370:	605a      	str	r2, [r3, #4]
 8003372:	609a      	str	r2, [r3, #8]
 8003374:	60da      	str	r2, [r3, #12]
 8003376:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM13)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a12      	ldr	r2, [pc, #72]	@ (80033c8 <HAL_TIM_MspPostInit+0x68>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d11e      	bne.n	80033c0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003382:	2300      	movs	r3, #0
 8003384:	60bb      	str	r3, [r7, #8]
 8003386:	4b11      	ldr	r3, [pc, #68]	@ (80033cc <HAL_TIM_MspPostInit+0x6c>)
 8003388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800338a:	4a10      	ldr	r2, [pc, #64]	@ (80033cc <HAL_TIM_MspPostInit+0x6c>)
 800338c:	f043 0320 	orr.w	r3, r3, #32
 8003390:	6313      	str	r3, [r2, #48]	@ 0x30
 8003392:	4b0e      	ldr	r3, [pc, #56]	@ (80033cc <HAL_TIM_MspPostInit+0x6c>)
 8003394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003396:	f003 0320 	and.w	r3, r3, #32
 800339a:	60bb      	str	r3, [r7, #8]
 800339c:	68bb      	ldr	r3, [r7, #8]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800339e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80033a2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033a4:	2302      	movs	r3, #2
 80033a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033a8:	2300      	movs	r3, #0
 80033aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033ac:	2300      	movs	r3, #0
 80033ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 80033b0:	2309      	movs	r3, #9
 80033b2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80033b4:	f107 030c 	add.w	r3, r7, #12
 80033b8:	4619      	mov	r1, r3
 80033ba:	4805      	ldr	r0, [pc, #20]	@ (80033d0 <HAL_TIM_MspPostInit+0x70>)
 80033bc:	f001 fe04 	bl	8004fc8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 80033c0:	bf00      	nop
 80033c2:	3720      	adds	r7, #32
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	40001c00 	.word	0x40001c00
 80033cc:	40023800 	.word	0x40023800
 80033d0:	40021400 	.word	0x40021400

080033d4 <TP_Write_Byte>:
uint8_t CMD_RDX=0XD0;
uint8_t CMD_RDY=0X90;
#endif

static void TP_Write_Byte(uint8_t num)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b084      	sub	sp, #16
 80033d8:	af00      	add	r7, sp, #0
 80033da:	4603      	mov	r3, r0
 80033dc:	71fb      	strb	r3, [r7, #7]
	uint8_t count=0;
 80033de:	2300      	movs	r3, #0
 80033e0:	73fb      	strb	r3, [r7, #15]
	for(count=0;count<8;count++)
 80033e2:	2300      	movs	r3, #0
 80033e4:	73fb      	strb	r3, [r7, #15]
 80033e6:	e025      	b.n	8003434 <TP_Write_Byte+0x60>
	{
		if(num&0x80) HAL_GPIO_WritePin(T_MOSI_GPIO_Port, T_MOSI_Pin, 1);
 80033e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	da06      	bge.n	80033fe <TP_Write_Byte+0x2a>
 80033f0:	2201      	movs	r2, #1
 80033f2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80033f6:	4813      	ldr	r0, [pc, #76]	@ (8003444 <TP_Write_Byte+0x70>)
 80033f8:	f001 ff9a 	bl	8005330 <HAL_GPIO_WritePin>
 80033fc:	e005      	b.n	800340a <TP_Write_Byte+0x36>
		else HAL_GPIO_WritePin(T_MOSI_GPIO_Port, T_MOSI_Pin, 0);
 80033fe:	2200      	movs	r2, #0
 8003400:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003404:	480f      	ldr	r0, [pc, #60]	@ (8003444 <TP_Write_Byte+0x70>)
 8003406:	f001 ff93 	bl	8005330 <HAL_GPIO_WritePin>
		num<<=1;
 800340a:	79fb      	ldrb	r3, [r7, #7]
 800340c:	005b      	lsls	r3, r3, #1
 800340e:	71fb      	strb	r3, [r7, #7]
		HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 8003410:	2200      	movs	r2, #0
 8003412:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003416:	480c      	ldr	r0, [pc, #48]	@ (8003448 <TP_Write_Byte+0x74>)
 8003418:	f001 ff8a 	bl	8005330 <HAL_GPIO_WritePin>
		delay_us(1);
 800341c:	2001      	movs	r0, #1
 800341e:	f7ff fc87 	bl	8002d30 <delay_us>
		HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 1);
 8003422:	2201      	movs	r2, #1
 8003424:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003428:	4807      	ldr	r0, [pc, #28]	@ (8003448 <TP_Write_Byte+0x74>)
 800342a:	f001 ff81 	bl	8005330 <HAL_GPIO_WritePin>
	for(count=0;count<8;count++)
 800342e:	7bfb      	ldrb	r3, [r7, #15]
 8003430:	3301      	adds	r3, #1
 8003432:	73fb      	strb	r3, [r7, #15]
 8003434:	7bfb      	ldrb	r3, [r7, #15]
 8003436:	2b07      	cmp	r3, #7
 8003438:	d9d6      	bls.n	80033e8 <TP_Write_Byte+0x14>
	}
}
 800343a:	bf00      	nop
 800343c:	bf00      	nop
 800343e:	3710      	adds	r7, #16
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}
 8003444:	40020800 	.word	0x40020800
 8003448:	40021800 	.word	0x40021800

0800344c <TP_Read_AD>:

static uint16_t TP_Read_AD(uint8_t CMD)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b084      	sub	sp, #16
 8003450:	af00      	add	r7, sp, #0
 8003452:	4603      	mov	r3, r0
 8003454:	71fb      	strb	r3, [r7, #7]
	uint8_t count=0;
 8003456:	2300      	movs	r3, #0
 8003458:	73fb      	strb	r3, [r7, #15]
	uint16_t Num=0;
 800345a:	2300      	movs	r3, #0
 800345c:	81bb      	strh	r3, [r7, #12]
	HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 800345e:	2200      	movs	r2, #0
 8003460:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003464:	482f      	ldr	r0, [pc, #188]	@ (8003524 <TP_Read_AD+0xd8>)
 8003466:	f001 ff63 	bl	8005330 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(T_MOSI_GPIO_Port, T_MOSI_Pin, 0);
 800346a:	2200      	movs	r2, #0
 800346c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003470:	482d      	ldr	r0, [pc, #180]	@ (8003528 <TP_Read_AD+0xdc>)
 8003472:	f001 ff5d 	bl	8005330 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(T_CS_GPIO_Port, T_CS_Pin, 0);
 8003476:	2200      	movs	r2, #0
 8003478:	2180      	movs	r1, #128	@ 0x80
 800347a:	482a      	ldr	r0, [pc, #168]	@ (8003524 <TP_Read_AD+0xd8>)
 800347c:	f001 ff58 	bl	8005330 <HAL_GPIO_WritePin>
	TP_Write_Byte(CMD);
 8003480:	79fb      	ldrb	r3, [r7, #7]
 8003482:	4618      	mov	r0, r3
 8003484:	f7ff ffa6 	bl	80033d4 <TP_Write_Byte>
	delay_us(6);
 8003488:	2006      	movs	r0, #6
 800348a:	f7ff fc51 	bl	8002d30 <delay_us>
	HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 800348e:	2200      	movs	r2, #0
 8003490:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003494:	4823      	ldr	r0, [pc, #140]	@ (8003524 <TP_Read_AD+0xd8>)
 8003496:	f001 ff4b 	bl	8005330 <HAL_GPIO_WritePin>
	delay_us(1);
 800349a:	2001      	movs	r0, #1
 800349c:	f7ff fc48 	bl	8002d30 <delay_us>
	HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 1);
 80034a0:	2201      	movs	r2, #1
 80034a2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80034a6:	481f      	ldr	r0, [pc, #124]	@ (8003524 <TP_Read_AD+0xd8>)
 80034a8:	f001 ff42 	bl	8005330 <HAL_GPIO_WritePin>
	delay_us(1);
 80034ac:	2001      	movs	r0, #1
 80034ae:	f7ff fc3f 	bl	8002d30 <delay_us>
	HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 80034b2:	2200      	movs	r2, #0
 80034b4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80034b8:	481a      	ldr	r0, [pc, #104]	@ (8003524 <TP_Read_AD+0xd8>)
 80034ba:	f001 ff39 	bl	8005330 <HAL_GPIO_WritePin>
	for(count=0;count<16;count++)
 80034be:	2300      	movs	r3, #0
 80034c0:	73fb      	strb	r3, [r7, #15]
 80034c2:	e01f      	b.n	8003504 <TP_Read_AD+0xb8>
	{
		Num<<=1;
 80034c4:	89bb      	ldrh	r3, [r7, #12]
 80034c6:	005b      	lsls	r3, r3, #1
 80034c8:	81bb      	strh	r3, [r7, #12]
		HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 0);
 80034ca:	2200      	movs	r2, #0
 80034cc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80034d0:	4814      	ldr	r0, [pc, #80]	@ (8003524 <TP_Read_AD+0xd8>)
 80034d2:	f001 ff2d 	bl	8005330 <HAL_GPIO_WritePin>
		delay_us(1);
 80034d6:	2001      	movs	r0, #1
 80034d8:	f7ff fc2a 	bl	8002d30 <delay_us>
		HAL_GPIO_WritePin(T_CLK_GPIO_Port, T_CLK_Pin, 1);
 80034dc:	2201      	movs	r2, #1
 80034de:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80034e2:	4810      	ldr	r0, [pc, #64]	@ (8003524 <TP_Read_AD+0xd8>)
 80034e4:	f001 ff24 	bl	8005330 <HAL_GPIO_WritePin>
 		if(HAL_GPIO_ReadPin(T_MISO_GPIO_Port, T_MISO_Pin) != 0)Num++;
 80034e8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80034ec:	480e      	ldr	r0, [pc, #56]	@ (8003528 <TP_Read_AD+0xdc>)
 80034ee:	f001 ff07 	bl	8005300 <HAL_GPIO_ReadPin>
 80034f2:	4603      	mov	r3, r0
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d002      	beq.n	80034fe <TP_Read_AD+0xb2>
 80034f8:	89bb      	ldrh	r3, [r7, #12]
 80034fa:	3301      	adds	r3, #1
 80034fc:	81bb      	strh	r3, [r7, #12]
	for(count=0;count<16;count++)
 80034fe:	7bfb      	ldrb	r3, [r7, #15]
 8003500:	3301      	adds	r3, #1
 8003502:	73fb      	strb	r3, [r7, #15]
 8003504:	7bfb      	ldrb	r3, [r7, #15]
 8003506:	2b0f      	cmp	r3, #15
 8003508:	d9dc      	bls.n	80034c4 <TP_Read_AD+0x78>
	}
	Num>>=4;
 800350a:	89bb      	ldrh	r3, [r7, #12]
 800350c:	091b      	lsrs	r3, r3, #4
 800350e:	81bb      	strh	r3, [r7, #12]
	HAL_GPIO_WritePin(T_CS_GPIO_Port, T_CS_Pin, 1);
 8003510:	2201      	movs	r2, #1
 8003512:	2180      	movs	r1, #128	@ 0x80
 8003514:	4803      	ldr	r0, [pc, #12]	@ (8003524 <TP_Read_AD+0xd8>)
 8003516:	f001 ff0b 	bl	8005330 <HAL_GPIO_WritePin>
	return(Num);
 800351a:	89bb      	ldrh	r3, [r7, #12]
}
 800351c:	4618      	mov	r0, r3
 800351e:	3710      	adds	r7, #16
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	40021800 	.word	0x40021800
 8003528:	40020800 	.word	0x40020800

0800352c <TP_Read_XOY>:

#define READ_TIMES 5
#define LOST_VAL 1
static uint16_t TP_Read_XOY(uint8_t xy)
{
 800352c:	b590      	push	{r4, r7, lr}
 800352e:	b089      	sub	sp, #36	@ 0x24
 8003530:	af00      	add	r7, sp, #0
 8003532:	4603      	mov	r3, r0
 8003534:	71fb      	strb	r3, [r7, #7]
	uint16_t i, j;
	uint16_t buf[READ_TIMES];
	uint16_t sum=0;
 8003536:	2300      	movs	r3, #0
 8003538:	837b      	strh	r3, [r7, #26]
	uint16_t temp;
	for(i=0;i<READ_TIMES;i++)buf[i]=TP_Read_AD(xy);
 800353a:	2300      	movs	r3, #0
 800353c:	83fb      	strh	r3, [r7, #30]
 800353e:	e00e      	b.n	800355e <TP_Read_XOY+0x32>
 8003540:	8bfc      	ldrh	r4, [r7, #30]
 8003542:	79fb      	ldrb	r3, [r7, #7]
 8003544:	4618      	mov	r0, r3
 8003546:	f7ff ff81 	bl	800344c <TP_Read_AD>
 800354a:	4603      	mov	r3, r0
 800354c:	461a      	mov	r2, r3
 800354e:	0063      	lsls	r3, r4, #1
 8003550:	3320      	adds	r3, #32
 8003552:	443b      	add	r3, r7
 8003554:	f823 2c14 	strh.w	r2, [r3, #-20]
 8003558:	8bfb      	ldrh	r3, [r7, #30]
 800355a:	3301      	adds	r3, #1
 800355c:	83fb      	strh	r3, [r7, #30]
 800355e:	8bfb      	ldrh	r3, [r7, #30]
 8003560:	2b04      	cmp	r3, #4
 8003562:	d9ed      	bls.n	8003540 <TP_Read_XOY+0x14>
	for(i=0;i<READ_TIMES-1; i++)
 8003564:	2300      	movs	r3, #0
 8003566:	83fb      	strh	r3, [r7, #30]
 8003568:	e035      	b.n	80035d6 <TP_Read_XOY+0xaa>
	{
		for(j=i+1;j<READ_TIMES;j++)
 800356a:	8bfb      	ldrh	r3, [r7, #30]
 800356c:	3301      	adds	r3, #1
 800356e:	83bb      	strh	r3, [r7, #28]
 8003570:	e02b      	b.n	80035ca <TP_Read_XOY+0x9e>
		{
			if(buf[i]>buf[j])
 8003572:	8bfb      	ldrh	r3, [r7, #30]
 8003574:	005b      	lsls	r3, r3, #1
 8003576:	3320      	adds	r3, #32
 8003578:	443b      	add	r3, r7
 800357a:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 800357e:	8bbb      	ldrh	r3, [r7, #28]
 8003580:	005b      	lsls	r3, r3, #1
 8003582:	3320      	adds	r3, #32
 8003584:	443b      	add	r3, r7
 8003586:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 800358a:	429a      	cmp	r2, r3
 800358c:	d91a      	bls.n	80035c4 <TP_Read_XOY+0x98>
			{
				temp=buf[i];
 800358e:	8bfb      	ldrh	r3, [r7, #30]
 8003590:	005b      	lsls	r3, r3, #1
 8003592:	3320      	adds	r3, #32
 8003594:	443b      	add	r3, r7
 8003596:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 800359a:	833b      	strh	r3, [r7, #24]
				buf[i]=buf[j];
 800359c:	8bbb      	ldrh	r3, [r7, #28]
 800359e:	8bfa      	ldrh	r2, [r7, #30]
 80035a0:	005b      	lsls	r3, r3, #1
 80035a2:	3320      	adds	r3, #32
 80035a4:	443b      	add	r3, r7
 80035a6:	f833 1c14 	ldrh.w	r1, [r3, #-20]
 80035aa:	0053      	lsls	r3, r2, #1
 80035ac:	3320      	adds	r3, #32
 80035ae:	443b      	add	r3, r7
 80035b0:	460a      	mov	r2, r1
 80035b2:	f823 2c14 	strh.w	r2, [r3, #-20]
				buf[j]=temp;
 80035b6:	8bbb      	ldrh	r3, [r7, #28]
 80035b8:	005b      	lsls	r3, r3, #1
 80035ba:	3320      	adds	r3, #32
 80035bc:	443b      	add	r3, r7
 80035be:	8b3a      	ldrh	r2, [r7, #24]
 80035c0:	f823 2c14 	strh.w	r2, [r3, #-20]
		for(j=i+1;j<READ_TIMES;j++)
 80035c4:	8bbb      	ldrh	r3, [r7, #28]
 80035c6:	3301      	adds	r3, #1
 80035c8:	83bb      	strh	r3, [r7, #28]
 80035ca:	8bbb      	ldrh	r3, [r7, #28]
 80035cc:	2b04      	cmp	r3, #4
 80035ce:	d9d0      	bls.n	8003572 <TP_Read_XOY+0x46>
	for(i=0;i<READ_TIMES-1; i++)
 80035d0:	8bfb      	ldrh	r3, [r7, #30]
 80035d2:	3301      	adds	r3, #1
 80035d4:	83fb      	strh	r3, [r7, #30]
 80035d6:	8bfb      	ldrh	r3, [r7, #30]
 80035d8:	2b03      	cmp	r3, #3
 80035da:	d9c6      	bls.n	800356a <TP_Read_XOY+0x3e>
			}
		}
	}
	sum=0;
 80035dc:	2300      	movs	r3, #0
 80035de:	837b      	strh	r3, [r7, #26]
	for(i=LOST_VAL;i<READ_TIMES-LOST_VAL;i++)sum+=buf[i];
 80035e0:	2301      	movs	r3, #1
 80035e2:	83fb      	strh	r3, [r7, #30]
 80035e4:	e00b      	b.n	80035fe <TP_Read_XOY+0xd2>
 80035e6:	8bfb      	ldrh	r3, [r7, #30]
 80035e8:	005b      	lsls	r3, r3, #1
 80035ea:	3320      	adds	r3, #32
 80035ec:	443b      	add	r3, r7
 80035ee:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 80035f2:	8b7b      	ldrh	r3, [r7, #26]
 80035f4:	4413      	add	r3, r2
 80035f6:	837b      	strh	r3, [r7, #26]
 80035f8:	8bfb      	ldrh	r3, [r7, #30]
 80035fa:	3301      	adds	r3, #1
 80035fc:	83fb      	strh	r3, [r7, #30]
 80035fe:	8bfb      	ldrh	r3, [r7, #30]
 8003600:	2b03      	cmp	r3, #3
 8003602:	d9f0      	bls.n	80035e6 <TP_Read_XOY+0xba>
	temp=sum/(READ_TIMES-2*LOST_VAL);
 8003604:	8b7b      	ldrh	r3, [r7, #26]
 8003606:	4a05      	ldr	r2, [pc, #20]	@ (800361c <TP_Read_XOY+0xf0>)
 8003608:	fba2 2303 	umull	r2, r3, r2, r3
 800360c:	085b      	lsrs	r3, r3, #1
 800360e:	833b      	strh	r3, [r7, #24]
	return temp;
 8003610:	8b3b      	ldrh	r3, [r7, #24]
}
 8003612:	4618      	mov	r0, r3
 8003614:	3724      	adds	r7, #36	@ 0x24
 8003616:	46bd      	mov	sp, r7
 8003618:	bd90      	pop	{r4, r7, pc}
 800361a:	bf00      	nop
 800361c:	aaaaaaab 	.word	0xaaaaaaab

08003620 <TP_Read_XY>:

static uint8_t TP_Read_XY(uint16_t *x,uint16_t *y)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b084      	sub	sp, #16
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	6039      	str	r1, [r7, #0]
	uint16_t xtemp,ytemp;
	xtemp=TP_Read_XOY(CMD_RDX);
 800362a:	4b0c      	ldr	r3, [pc, #48]	@ (800365c <TP_Read_XY+0x3c>)
 800362c:	781b      	ldrb	r3, [r3, #0]
 800362e:	4618      	mov	r0, r3
 8003630:	f7ff ff7c 	bl	800352c <TP_Read_XOY>
 8003634:	4603      	mov	r3, r0
 8003636:	81fb      	strh	r3, [r7, #14]
	ytemp=TP_Read_XOY(CMD_RDY);
 8003638:	4b09      	ldr	r3, [pc, #36]	@ (8003660 <TP_Read_XY+0x40>)
 800363a:	781b      	ldrb	r3, [r3, #0]
 800363c:	4618      	mov	r0, r3
 800363e:	f7ff ff75 	bl	800352c <TP_Read_XOY>
 8003642:	4603      	mov	r3, r0
 8003644:	81bb      	strh	r3, [r7, #12]
	*x=xtemp;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	89fa      	ldrh	r2, [r7, #14]
 800364a:	801a      	strh	r2, [r3, #0]
	*y=ytemp;
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	89ba      	ldrh	r2, [r7, #12]
 8003650:	801a      	strh	r2, [r3, #0]
	return 1;
 8003652:	2301      	movs	r3, #1
}
 8003654:	4618      	mov	r0, r3
 8003656:	3710      	adds	r7, #16
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}
 800365c:	20000040 	.word	0x20000040
 8003660:	20000041 	.word	0x20000041

08003664 <TP_Read_XY2>:

#define ERR_RANGE 100
static uint8_t TP_Read_XY2(uint16_t *x,uint16_t *y)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b086      	sub	sp, #24
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
 800366c:	6039      	str	r1, [r7, #0]
	uint16_t x1,y1;
 	uint16_t x2,y2;
 	uint8_t flag;
	flag=TP_Read_XY(&x1,&y1);
 800366e:	f107 0212 	add.w	r2, r7, #18
 8003672:	f107 0314 	add.w	r3, r7, #20
 8003676:	4611      	mov	r1, r2
 8003678:	4618      	mov	r0, r3
 800367a:	f7ff ffd1 	bl	8003620 <TP_Read_XY>
 800367e:	4603      	mov	r3, r0
 8003680:	75fb      	strb	r3, [r7, #23]
	if(flag==0)return(0);
 8003682:	7dfb      	ldrb	r3, [r7, #23]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d101      	bne.n	800368c <TP_Read_XY2+0x28>
 8003688:	2300      	movs	r3, #0
 800368a:	e049      	b.n	8003720 <TP_Read_XY2+0xbc>
	flag=TP_Read_XY(&x2,&y2);
 800368c:	f107 020e 	add.w	r2, r7, #14
 8003690:	f107 0310 	add.w	r3, r7, #16
 8003694:	4611      	mov	r1, r2
 8003696:	4618      	mov	r0, r3
 8003698:	f7ff ffc2 	bl	8003620 <TP_Read_XY>
 800369c:	4603      	mov	r3, r0
 800369e:	75fb      	strb	r3, [r7, #23]
	if(flag==0)return(0);
 80036a0:	7dfb      	ldrb	r3, [r7, #23]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d101      	bne.n	80036aa <TP_Read_XY2+0x46>
 80036a6:	2300      	movs	r3, #0
 80036a8:	e03a      	b.n	8003720 <TP_Read_XY2+0xbc>
	if(((x2<=x1&&x1<x2+ERR_RANGE)||(x1<=x2&&x2<x1+ERR_RANGE))//+-50
 80036aa:	8a3a      	ldrh	r2, [r7, #16]
 80036ac:	8abb      	ldrh	r3, [r7, #20]
 80036ae:	429a      	cmp	r2, r3
 80036b0:	d804      	bhi.n	80036bc <TP_Read_XY2+0x58>
 80036b2:	8a3b      	ldrh	r3, [r7, #16]
 80036b4:	3363      	adds	r3, #99	@ 0x63
 80036b6:	8aba      	ldrh	r2, [r7, #20]
 80036b8:	4293      	cmp	r3, r2
 80036ba:	da08      	bge.n	80036ce <TP_Read_XY2+0x6a>
 80036bc:	8aba      	ldrh	r2, [r7, #20]
 80036be:	8a3b      	ldrh	r3, [r7, #16]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d82c      	bhi.n	800371e <TP_Read_XY2+0xba>
 80036c4:	8abb      	ldrh	r3, [r7, #20]
 80036c6:	3363      	adds	r3, #99	@ 0x63
 80036c8:	8a3a      	ldrh	r2, [r7, #16]
 80036ca:	4293      	cmp	r3, r2
 80036cc:	db27      	blt.n	800371e <TP_Read_XY2+0xba>
	&&((y2<=y1&&y1<y2+ERR_RANGE)||(y1<=y2&&y2<y1+ERR_RANGE)))
 80036ce:	89fa      	ldrh	r2, [r7, #14]
 80036d0:	8a7b      	ldrh	r3, [r7, #18]
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d804      	bhi.n	80036e0 <TP_Read_XY2+0x7c>
 80036d6:	89fb      	ldrh	r3, [r7, #14]
 80036d8:	3363      	adds	r3, #99	@ 0x63
 80036da:	8a7a      	ldrh	r2, [r7, #18]
 80036dc:	4293      	cmp	r3, r2
 80036de:	da08      	bge.n	80036f2 <TP_Read_XY2+0x8e>
 80036e0:	8a7a      	ldrh	r2, [r7, #18]
 80036e2:	89fb      	ldrh	r3, [r7, #14]
 80036e4:	429a      	cmp	r2, r3
 80036e6:	d81a      	bhi.n	800371e <TP_Read_XY2+0xba>
 80036e8:	8a7b      	ldrh	r3, [r7, #18]
 80036ea:	3363      	adds	r3, #99	@ 0x63
 80036ec:	89fa      	ldrh	r2, [r7, #14]
 80036ee:	4293      	cmp	r3, r2
 80036f0:	db15      	blt.n	800371e <TP_Read_XY2+0xba>
	{
		*x=(x1+x2)/2;
 80036f2:	8abb      	ldrh	r3, [r7, #20]
 80036f4:	461a      	mov	r2, r3
 80036f6:	8a3b      	ldrh	r3, [r7, #16]
 80036f8:	4413      	add	r3, r2
 80036fa:	0fda      	lsrs	r2, r3, #31
 80036fc:	4413      	add	r3, r2
 80036fe:	105b      	asrs	r3, r3, #1
 8003700:	b29a      	uxth	r2, r3
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	801a      	strh	r2, [r3, #0]
		*y=(y1+y2)/2;
 8003706:	8a7b      	ldrh	r3, [r7, #18]
 8003708:	461a      	mov	r2, r3
 800370a:	89fb      	ldrh	r3, [r7, #14]
 800370c:	4413      	add	r3, r2
 800370e:	0fda      	lsrs	r2, r3, #31
 8003710:	4413      	add	r3, r2
 8003712:	105b      	asrs	r3, r3, #1
 8003714:	b29a      	uxth	r2, r3
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	801a      	strh	r2, [r3, #0]
		return 1;
 800371a:	2301      	movs	r3, #1
 800371c:	e000      	b.n	8003720 <TP_Read_XY2+0xbc>
	}else return 0;
 800371e:	2300      	movs	r3, #0
}
 8003720:	4618      	mov	r0, r3
 8003722:	3718      	adds	r7, #24
 8003724:	46bd      	mov	sp, r7
 8003726:	bd80      	pop	{r7, pc}

08003728 <TP_Drow_Touch_Point>:

static void TP_Drow_Touch_Point(uint16_t x,uint16_t y,uint16_t color)
{
 8003728:	b590      	push	{r4, r7, lr}
 800372a:	b085      	sub	sp, #20
 800372c:	af02      	add	r7, sp, #8
 800372e:	4603      	mov	r3, r0
 8003730:	80fb      	strh	r3, [r7, #6]
 8003732:	460b      	mov	r3, r1
 8003734:	80bb      	strh	r3, [r7, #4]
 8003736:	4613      	mov	r3, r2
 8003738:	807b      	strh	r3, [r7, #2]
	lcd_DrawLine(x-12,y,x+13,y,color);
 800373a:	88fb      	ldrh	r3, [r7, #6]
 800373c:	3b0c      	subs	r3, #12
 800373e:	b298      	uxth	r0, r3
 8003740:	88fb      	ldrh	r3, [r7, #6]
 8003742:	330d      	adds	r3, #13
 8003744:	b29a      	uxth	r2, r3
 8003746:	88bc      	ldrh	r4, [r7, #4]
 8003748:	88b9      	ldrh	r1, [r7, #4]
 800374a:	887b      	ldrh	r3, [r7, #2]
 800374c:	9300      	str	r3, [sp, #0]
 800374e:	4623      	mov	r3, r4
 8003750:	f7fe f8d7 	bl	8001902 <lcd_DrawLine>
	lcd_DrawLine(x,y-12,x,y+13,color);
 8003754:	88bb      	ldrh	r3, [r7, #4]
 8003756:	3b0c      	subs	r3, #12
 8003758:	b299      	uxth	r1, r3
 800375a:	88bb      	ldrh	r3, [r7, #4]
 800375c:	330d      	adds	r3, #13
 800375e:	b29c      	uxth	r4, r3
 8003760:	88fa      	ldrh	r2, [r7, #6]
 8003762:	88f8      	ldrh	r0, [r7, #6]
 8003764:	887b      	ldrh	r3, [r7, #2]
 8003766:	9300      	str	r3, [sp, #0]
 8003768:	4623      	mov	r3, r4
 800376a:	f7fe f8ca 	bl	8001902 <lcd_DrawLine>
	lcd_DrawPoint(x+1,y+1,color);
 800376e:	88fb      	ldrh	r3, [r7, #6]
 8003770:	3301      	adds	r3, #1
 8003772:	b298      	uxth	r0, r3
 8003774:	88bb      	ldrh	r3, [r7, #4]
 8003776:	3301      	adds	r3, #1
 8003778:	b29b      	uxth	r3, r3
 800377a:	887a      	ldrh	r2, [r7, #2]
 800377c:	4619      	mov	r1, r3
 800377e:	f7fe f8a9 	bl	80018d4 <lcd_DrawPoint>
	lcd_DrawPoint(x-1,y+1,color);
 8003782:	88fb      	ldrh	r3, [r7, #6]
 8003784:	3b01      	subs	r3, #1
 8003786:	b298      	uxth	r0, r3
 8003788:	88bb      	ldrh	r3, [r7, #4]
 800378a:	3301      	adds	r3, #1
 800378c:	b29b      	uxth	r3, r3
 800378e:	887a      	ldrh	r2, [r7, #2]
 8003790:	4619      	mov	r1, r3
 8003792:	f7fe f89f 	bl	80018d4 <lcd_DrawPoint>
	lcd_DrawPoint(x+1,y-1,color);
 8003796:	88fb      	ldrh	r3, [r7, #6]
 8003798:	3301      	adds	r3, #1
 800379a:	b298      	uxth	r0, r3
 800379c:	88bb      	ldrh	r3, [r7, #4]
 800379e:	3b01      	subs	r3, #1
 80037a0:	b29b      	uxth	r3, r3
 80037a2:	887a      	ldrh	r2, [r7, #2]
 80037a4:	4619      	mov	r1, r3
 80037a6:	f7fe f895 	bl	80018d4 <lcd_DrawPoint>
	lcd_DrawPoint(x-1,y-1,color);
 80037aa:	88fb      	ldrh	r3, [r7, #6]
 80037ac:	3b01      	subs	r3, #1
 80037ae:	b298      	uxth	r0, r3
 80037b0:	88bb      	ldrh	r3, [r7, #4]
 80037b2:	3b01      	subs	r3, #1
 80037b4:	b29b      	uxth	r3, r3
 80037b6:	887a      	ldrh	r2, [r7, #2]
 80037b8:	4619      	mov	r1, r3
 80037ba:	f7fe f88b 	bl	80018d4 <lcd_DrawPoint>
	lcd_DrawCircle(x,y,color,6, 0);
 80037be:	88f8      	ldrh	r0, [r7, #6]
 80037c0:	88b9      	ldrh	r1, [r7, #4]
 80037c2:	887a      	ldrh	r2, [r7, #2]
 80037c4:	2300      	movs	r3, #0
 80037c6:	9300      	str	r3, [sp, #0]
 80037c8:	2306      	movs	r3, #6
 80037ca:	f7fe fbfe 	bl	8001fca <lcd_DrawCircle>
}
 80037ce:	bf00      	nop
 80037d0:	370c      	adds	r7, #12
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd90      	pop	{r4, r7, pc}
	...

080037d8 <TP_Scan>:
		}
	}
}

static uint8_t TP_Scan(uint8_t tp)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b082      	sub	sp, #8
 80037dc:	af00      	add	r7, sp, #0
 80037de:	4603      	mov	r3, r0
 80037e0:	71fb      	strb	r3, [r7, #7]
	if(HAL_GPIO_ReadPin(T_PEN_GPIO_Port, T_PEN_Pin) == GPIO_PIN_RESET)
 80037e2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80037e6:	4843      	ldr	r0, [pc, #268]	@ (80038f4 <TP_Scan+0x11c>)
 80037e8:	f001 fd8a 	bl	8005300 <HAL_GPIO_ReadPin>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d157      	bne.n	80038a2 <TP_Scan+0xca>
	{
		if(tp)TP_Read_XY2(&tp_dev.x[0],&tp_dev.y[0]);
 80037f2:	79fb      	ldrb	r3, [r7, #7]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d004      	beq.n	8003802 <TP_Scan+0x2a>
 80037f8:	493f      	ldr	r1, [pc, #252]	@ (80038f8 <TP_Scan+0x120>)
 80037fa:	4840      	ldr	r0, [pc, #256]	@ (80038fc <TP_Scan+0x124>)
 80037fc:	f7ff ff32 	bl	8003664 <TP_Read_XY2>
 8003800:	e03c      	b.n	800387c <TP_Scan+0xa4>
		else if(TP_Read_XY2(&tp_dev.x[0],&tp_dev.y[0]))
 8003802:	493d      	ldr	r1, [pc, #244]	@ (80038f8 <TP_Scan+0x120>)
 8003804:	483d      	ldr	r0, [pc, #244]	@ (80038fc <TP_Scan+0x124>)
 8003806:	f7ff ff2d 	bl	8003664 <TP_Read_XY2>
 800380a:	4603      	mov	r3, r0
 800380c:	2b00      	cmp	r3, #0
 800380e:	d035      	beq.n	800387c <TP_Scan+0xa4>
		{
	 		tp_dev.x[0]=tp_dev.xfac*tp_dev.x[0]+tp_dev.xoff;
 8003810:	4b3b      	ldr	r3, [pc, #236]	@ (8003900 <TP_Scan+0x128>)
 8003812:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8003816:	4b3a      	ldr	r3, [pc, #232]	@ (8003900 <TP_Scan+0x128>)
 8003818:	899b      	ldrh	r3, [r3, #12]
 800381a:	ee07 3a90 	vmov	s15, r3
 800381e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003822:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003826:	4b36      	ldr	r3, [pc, #216]	@ (8003900 <TP_Scan+0x128>)
 8003828:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 800382c:	ee07 3a90 	vmov	s15, r3
 8003830:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003834:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003838:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800383c:	ee17 3a90 	vmov	r3, s15
 8003840:	b29a      	uxth	r2, r3
 8003842:	4b2f      	ldr	r3, [pc, #188]	@ (8003900 <TP_Scan+0x128>)
 8003844:	819a      	strh	r2, [r3, #12]
			tp_dev.y[0]=tp_dev.yfac*tp_dev.y[0]+tp_dev.yoff;
 8003846:	4b2e      	ldr	r3, [pc, #184]	@ (8003900 <TP_Scan+0x128>)
 8003848:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800384c:	4b2c      	ldr	r3, [pc, #176]	@ (8003900 <TP_Scan+0x128>)
 800384e:	8adb      	ldrh	r3, [r3, #22]
 8003850:	ee07 3a90 	vmov	s15, r3
 8003854:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003858:	ee27 7a27 	vmul.f32	s14, s14, s15
 800385c:	4b28      	ldr	r3, [pc, #160]	@ (8003900 <TP_Scan+0x128>)
 800385e:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	@ 0x2e
 8003862:	ee07 3a90 	vmov	s15, r3
 8003866:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800386a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800386e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003872:	ee17 3a90 	vmov	r3, s15
 8003876:	b29a      	uxth	r2, r3
 8003878:	4b21      	ldr	r3, [pc, #132]	@ (8003900 <TP_Scan+0x128>)
 800387a:	82da      	strh	r2, [r3, #22]
	 	}
		if((tp_dev.sta&TP_PRES_DOWN)==0)
 800387c:	4b20      	ldr	r3, [pc, #128]	@ (8003900 <TP_Scan+0x128>)
 800387e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003882:	b25b      	sxtb	r3, r3
 8003884:	2b00      	cmp	r3, #0
 8003886:	db2a      	blt.n	80038de <TP_Scan+0x106>
		{
			tp_dev.sta=TP_PRES_DOWN|TP_CATH_PRES;
 8003888:	4b1d      	ldr	r3, [pc, #116]	@ (8003900 <TP_Scan+0x128>)
 800388a:	22c0      	movs	r2, #192	@ 0xc0
 800388c:	f883 2020 	strb.w	r2, [r3, #32]
			tp_dev.x[4]=tp_dev.x[0];
 8003890:	4b1b      	ldr	r3, [pc, #108]	@ (8003900 <TP_Scan+0x128>)
 8003892:	899a      	ldrh	r2, [r3, #12]
 8003894:	4b1a      	ldr	r3, [pc, #104]	@ (8003900 <TP_Scan+0x128>)
 8003896:	829a      	strh	r2, [r3, #20]
			tp_dev.y[4]=tp_dev.y[0];
 8003898:	4b19      	ldr	r3, [pc, #100]	@ (8003900 <TP_Scan+0x128>)
 800389a:	8ada      	ldrh	r2, [r3, #22]
 800389c:	4b18      	ldr	r3, [pc, #96]	@ (8003900 <TP_Scan+0x128>)
 800389e:	83da      	strh	r2, [r3, #30]
 80038a0:	e01d      	b.n	80038de <TP_Scan+0x106>
		}
	}else
	{
		if(tp_dev.sta&TP_PRES_DOWN)
 80038a2:	4b17      	ldr	r3, [pc, #92]	@ (8003900 <TP_Scan+0x128>)
 80038a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038a8:	b25b      	sxtb	r3, r3
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	da09      	bge.n	80038c2 <TP_Scan+0xea>
		{
			tp_dev.sta&=~(1<<7);
 80038ae:	4b14      	ldr	r3, [pc, #80]	@ (8003900 <TP_Scan+0x128>)
 80038b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80038b8:	b2da      	uxtb	r2, r3
 80038ba:	4b11      	ldr	r3, [pc, #68]	@ (8003900 <TP_Scan+0x128>)
 80038bc:	f883 2020 	strb.w	r2, [r3, #32]
 80038c0:	e00d      	b.n	80038de <TP_Scan+0x106>
		}else
		{
			tp_dev.x[4]=0;
 80038c2:	4b0f      	ldr	r3, [pc, #60]	@ (8003900 <TP_Scan+0x128>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	829a      	strh	r2, [r3, #20]
			tp_dev.y[4]=0;
 80038c8:	4b0d      	ldr	r3, [pc, #52]	@ (8003900 <TP_Scan+0x128>)
 80038ca:	2200      	movs	r2, #0
 80038cc:	83da      	strh	r2, [r3, #30]
			tp_dev.x[0]=0xffff;
 80038ce:	4b0c      	ldr	r3, [pc, #48]	@ (8003900 <TP_Scan+0x128>)
 80038d0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80038d4:	819a      	strh	r2, [r3, #12]
			tp_dev.y[0]=0xffff;
 80038d6:	4b0a      	ldr	r3, [pc, #40]	@ (8003900 <TP_Scan+0x128>)
 80038d8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80038dc:	82da      	strh	r2, [r3, #22]
		}
	}
	return tp_dev.sta&TP_PRES_DOWN;
 80038de:	4b08      	ldr	r3, [pc, #32]	@ (8003900 <TP_Scan+0x128>)
 80038e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038e4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80038e8:	b2db      	uxtb	r3, r3
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	3708      	adds	r7, #8
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}
 80038f2:	bf00      	nop
 80038f4:	40020800 	.word	0x40020800
 80038f8:	20000022 	.word	0x20000022
 80038fc:	20000018 	.word	0x20000018
 8003900:	2000000c 	.word	0x2000000c

08003904 <TP_Save_Adjdata>:


#define SAVE_ADDR_BASE 0

static void TP_Save_Adjdata(void)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	af00      	add	r7, sp, #0
	at24c_Write(SAVE_ADDR_BASE,(uint8_t*)&tp_dev.xfac,14);
 8003908:	220e      	movs	r2, #14
 800390a:	4905      	ldr	r1, [pc, #20]	@ (8003920 <TP_Save_Adjdata+0x1c>)
 800390c:	2000      	movs	r0, #0
 800390e:	f7fd fc53 	bl	80011b8 <at24c_Write>
	at24c_WriteOneByte(SAVE_ADDR_BASE+14,DFT_SCAN_DIR);
 8003912:	2100      	movs	r1, #0
 8003914:	200e      	movs	r0, #14
 8003916:	f7fd fbef 	bl	80010f8 <at24c_WriteOneByte>
}
 800391a:	bf00      	nop
 800391c:	bd80      	pop	{r7, pc}
 800391e:	bf00      	nop
 8003920:	20000030 	.word	0x20000030

08003924 <TP_Get_Adjdata>:

static uint8_t TP_Get_Adjdata(void)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b082      	sub	sp, #8
 8003928:	af00      	add	r7, sp, #0
	uint8_t temp = 0;
 800392a:	2300      	movs	r3, #0
 800392c:	71fb      	strb	r3, [r7, #7]
	temp=at24c_ReadOneByte(SAVE_ADDR_BASE+14);
 800392e:	200e      	movs	r0, #14
 8003930:	f7fd fbc6 	bl	80010c0 <at24c_ReadOneByte>
 8003934:	4603      	mov	r3, r0
 8003936:	71fb      	strb	r3, [r7, #7]

	if(temp==DFT_SCAN_DIR)
 8003938:	79fb      	ldrb	r3, [r7, #7]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d106      	bne.n	800394c <TP_Get_Adjdata+0x28>
 	{
		at24c_Read(SAVE_ADDR_BASE,(uint8_t*)&tp_dev.xfac,14);
 800393e:	220e      	movs	r2, #14
 8003940:	4905      	ldr	r1, [pc, #20]	@ (8003958 <TP_Get_Adjdata+0x34>)
 8003942:	2000      	movs	r0, #0
 8003944:	f7fd fc19 	bl	800117a <at24c_Read>
		return 1;
 8003948:	2301      	movs	r3, #1
 800394a:	e000      	b.n	800394e <TP_Get_Adjdata+0x2a>
	}
	return 0;
 800394c:	2300      	movs	r3, #0
}
 800394e:	4618      	mov	r0, r3
 8003950:	3708      	adds	r7, #8
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	20000030 	.word	0x20000030
 800395c:	00000000 	.word	0x00000000

08003960 <touch_Adjust>:


void touch_Adjust(void)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b08e      	sub	sp, #56	@ 0x38
 8003964:	af04      	add	r7, sp, #16
	uint16_t pos_temp[4][2];
	uint8_t  cnt=0;
 8003966:	2300      	movs	r3, #0
 8003968:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint16_t d1,d2;
	uint32_t tem1,tem2;
	double fac;
 	cnt=0;
 800396c:	2300      	movs	r3, #0
 800396e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 	lcd_Fill(0,0,lcddev.width,lcddev.height,WHITE);
 8003972:	4b5f      	ldr	r3, [pc, #380]	@ (8003af0 <touch_Adjust+0x190>)
 8003974:	881a      	ldrh	r2, [r3, #0]
 8003976:	4b5e      	ldr	r3, [pc, #376]	@ (8003af0 <touch_Adjust+0x190>)
 8003978:	885b      	ldrh	r3, [r3, #2]
 800397a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800397e:	9100      	str	r1, [sp, #0]
 8003980:	2100      	movs	r1, #0
 8003982:	2000      	movs	r0, #0
 8003984:	f7fd ff70 	bl	8001868 <lcd_Fill>
 	lcd_ShowStr(5,40,"Please adjust the screen",RED,WHITE,16,0);
 8003988:	2300      	movs	r3, #0
 800398a:	9302      	str	r3, [sp, #8]
 800398c:	2310      	movs	r3, #16
 800398e:	9301      	str	r3, [sp, #4]
 8003990:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003994:	9300      	str	r3, [sp, #0]
 8003996:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800399a:	4a56      	ldr	r2, [pc, #344]	@ (8003af4 <touch_Adjust+0x194>)
 800399c:	2128      	movs	r1, #40	@ 0x28
 800399e:	2005      	movs	r0, #5
 80039a0:	f7fe fb80 	bl	80020a4 <lcd_ShowStr>
 	lcd_ShowStr(5,65,"by touching the marked",RED,WHITE,16,0);
 80039a4:	2300      	movs	r3, #0
 80039a6:	9302      	str	r3, [sp, #8]
 80039a8:	2310      	movs	r3, #16
 80039aa:	9301      	str	r3, [sp, #4]
 80039ac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80039b0:	9300      	str	r3, [sp, #0]
 80039b2:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80039b6:	4a50      	ldr	r2, [pc, #320]	@ (8003af8 <touch_Adjust+0x198>)
 80039b8:	2141      	movs	r1, #65	@ 0x41
 80039ba:	2005      	movs	r0, #5
 80039bc:	f7fe fb72 	bl	80020a4 <lcd_ShowStr>
 	lcd_ShowStr(5,90,"points one by one",RED,WHITE,16,0);
 80039c0:	2300      	movs	r3, #0
 80039c2:	9302      	str	r3, [sp, #8]
 80039c4:	2310      	movs	r3, #16
 80039c6:	9301      	str	r3, [sp, #4]
 80039c8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80039cc:	9300      	str	r3, [sp, #0]
 80039ce:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80039d2:	4a4a      	ldr	r2, [pc, #296]	@ (8003afc <touch_Adjust+0x19c>)
 80039d4:	215a      	movs	r1, #90	@ 0x5a
 80039d6:	2005      	movs	r0, #5
 80039d8:	f7fe fb64 	bl	80020a4 <lcd_ShowStr>
	TP_Drow_Touch_Point(20,20,RED);
 80039dc:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80039e0:	2114      	movs	r1, #20
 80039e2:	2014      	movs	r0, #20
 80039e4:	f7ff fea0 	bl	8003728 <TP_Drow_Touch_Point>
	tp_dev.sta=0;
 80039e8:	4b45      	ldr	r3, [pc, #276]	@ (8003b00 <touch_Adjust+0x1a0>)
 80039ea:	2200      	movs	r2, #0
 80039ec:	f883 2020 	strb.w	r2, [r3, #32]
	tp_dev.xfac=0;
 80039f0:	4b43      	ldr	r3, [pc, #268]	@ (8003b00 <touch_Adjust+0x1a0>)
 80039f2:	f04f 0200 	mov.w	r2, #0
 80039f6:	625a      	str	r2, [r3, #36]	@ 0x24
	while(1)
	{
		HAL_Delay(50);
 80039f8:	2032      	movs	r0, #50	@ 0x32
 80039fa:	f000 fc63 	bl	80042c4 <HAL_Delay>
		tp_dev.scan(1);
 80039fe:	4b40      	ldr	r3, [pc, #256]	@ (8003b00 <touch_Adjust+0x1a0>)
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	2001      	movs	r0, #1
 8003a04:	4798      	blx	r3
		if((tp_dev.sta&0xc0)==TP_CATH_PRES)
 8003a06:	4b3e      	ldr	r3, [pc, #248]	@ (8003b00 <touch_Adjust+0x1a0>)
 8003a08:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a0c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003a10:	2b40      	cmp	r3, #64	@ 0x40
 8003a12:	d1f1      	bne.n	80039f8 <touch_Adjust+0x98>
		{
			tp_dev.sta&=~(1<<6);
 8003a14:	4b3a      	ldr	r3, [pc, #232]	@ (8003b00 <touch_Adjust+0x1a0>)
 8003a16:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a1a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a1e:	b2da      	uxtb	r2, r3
 8003a20:	4b37      	ldr	r3, [pc, #220]	@ (8003b00 <touch_Adjust+0x1a0>)
 8003a22:	f883 2020 	strb.w	r2, [r3, #32]

			pos_temp[cnt][0]=tp_dev.x[0];
 8003a26:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a2a:	4a35      	ldr	r2, [pc, #212]	@ (8003b00 <touch_Adjust+0x1a0>)
 8003a2c:	8992      	ldrh	r2, [r2, #12]
 8003a2e:	009b      	lsls	r3, r3, #2
 8003a30:	3328      	adds	r3, #40	@ 0x28
 8003a32:	443b      	add	r3, r7
 8003a34:	f823 2c28 	strh.w	r2, [r3, #-40]
			pos_temp[cnt][1]=tp_dev.y[0];
 8003a38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a3c:	4a30      	ldr	r2, [pc, #192]	@ (8003b00 <touch_Adjust+0x1a0>)
 8003a3e:	8ad2      	ldrh	r2, [r2, #22]
 8003a40:	009b      	lsls	r3, r3, #2
 8003a42:	3328      	adds	r3, #40	@ 0x28
 8003a44:	443b      	add	r3, r7
 8003a46:	f823 2c26 	strh.w	r2, [r3, #-38]
			cnt++;
 8003a4a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a4e:	3301      	adds	r3, #1
 8003a50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			switch(cnt)
 8003a54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a58:	3b01      	subs	r3, #1
 8003a5a:	2b03      	cmp	r3, #3
 8003a5c:	d8cc      	bhi.n	80039f8 <touch_Adjust+0x98>
 8003a5e:	a201      	add	r2, pc, #4	@ (adr r2, 8003a64 <touch_Adjust+0x104>)
 8003a60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a64:	08003a75 	.word	0x08003a75
 8003a68:	08003a97 	.word	0x08003a97
 8003a6c:	08003ac1 	.word	0x08003ac1
 8003a70:	08003b05 	.word	0x08003b05
			{
				case 1:
					TP_Drow_Touch_Point(20,20,WHITE);
 8003a74:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003a78:	2114      	movs	r1, #20
 8003a7a:	2014      	movs	r0, #20
 8003a7c:	f7ff fe54 	bl	8003728 <TP_Drow_Touch_Point>
					TP_Drow_Touch_Point(lcddev.width-20,20,RED);
 8003a80:	4b1b      	ldr	r3, [pc, #108]	@ (8003af0 <touch_Adjust+0x190>)
 8003a82:	881b      	ldrh	r3, [r3, #0]
 8003a84:	3b14      	subs	r3, #20
 8003a86:	b29b      	uxth	r3, r3
 8003a88:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8003a8c:	2114      	movs	r1, #20
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f7ff fe4a 	bl	8003728 <TP_Drow_Touch_Point>
					break;
 8003a94:	e319      	b.n	80040ca <touch_Adjust+0x76a>
				case 2:
 					TP_Drow_Touch_Point(lcddev.width-20,20,WHITE);
 8003a96:	4b16      	ldr	r3, [pc, #88]	@ (8003af0 <touch_Adjust+0x190>)
 8003a98:	881b      	ldrh	r3, [r3, #0]
 8003a9a:	3b14      	subs	r3, #20
 8003a9c:	b29b      	uxth	r3, r3
 8003a9e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003aa2:	2114      	movs	r1, #20
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f7ff fe3f 	bl	8003728 <TP_Drow_Touch_Point>
					TP_Drow_Touch_Point(20,lcddev.height-20,RED);
 8003aaa:	4b11      	ldr	r3, [pc, #68]	@ (8003af0 <touch_Adjust+0x190>)
 8003aac:	885b      	ldrh	r3, [r3, #2]
 8003aae:	3b14      	subs	r3, #20
 8003ab0:	b29b      	uxth	r3, r3
 8003ab2:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8003ab6:	4619      	mov	r1, r3
 8003ab8:	2014      	movs	r0, #20
 8003aba:	f7ff fe35 	bl	8003728 <TP_Drow_Touch_Point>
					break;
 8003abe:	e304      	b.n	80040ca <touch_Adjust+0x76a>
				case 3:
 					TP_Drow_Touch_Point(20,lcddev.height-20,WHITE);
 8003ac0:	4b0b      	ldr	r3, [pc, #44]	@ (8003af0 <touch_Adjust+0x190>)
 8003ac2:	885b      	ldrh	r3, [r3, #2]
 8003ac4:	3b14      	subs	r3, #20
 8003ac6:	b29b      	uxth	r3, r3
 8003ac8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003acc:	4619      	mov	r1, r3
 8003ace:	2014      	movs	r0, #20
 8003ad0:	f7ff fe2a 	bl	8003728 <TP_Drow_Touch_Point>
 					TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,RED);
 8003ad4:	4b06      	ldr	r3, [pc, #24]	@ (8003af0 <touch_Adjust+0x190>)
 8003ad6:	881b      	ldrh	r3, [r3, #0]
 8003ad8:	3b14      	subs	r3, #20
 8003ada:	b298      	uxth	r0, r3
 8003adc:	4b04      	ldr	r3, [pc, #16]	@ (8003af0 <touch_Adjust+0x190>)
 8003ade:	885b      	ldrh	r3, [r3, #2]
 8003ae0:	3b14      	subs	r3, #20
 8003ae2:	b29b      	uxth	r3, r3
 8003ae4:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8003ae8:	4619      	mov	r1, r3
 8003aea:	f7ff fe1d 	bl	8003728 <TP_Drow_Touch_Point>
					break;
 8003aee:	e2ec      	b.n	80040ca <touch_Adjust+0x76a>
 8003af0:	20000224 	.word	0x20000224
 8003af4:	0800952c 	.word	0x0800952c
 8003af8:	08009548 	.word	0x08009548
 8003afc:	08009560 	.word	0x08009560
 8003b00:	2000000c 	.word	0x2000000c
				case 4:
					tem1=abs(pos_temp[0][0]-pos_temp[1][0]);
 8003b04:	883b      	ldrh	r3, [r7, #0]
 8003b06:	461a      	mov	r2, r3
 8003b08:	88bb      	ldrh	r3, [r7, #4]
 8003b0a:	1ad3      	subs	r3, r2, r3
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	bfb8      	it	lt
 8003b10:	425b      	neglt	r3, r3
 8003b12:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[0][1]-pos_temp[1][1]);
 8003b14:	887b      	ldrh	r3, [r7, #2]
 8003b16:	461a      	mov	r2, r3
 8003b18:	88fb      	ldrh	r3, [r7, #6]
 8003b1a:	1ad3      	subs	r3, r2, r3
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	bfb8      	it	lt
 8003b20:	425b      	neglt	r3, r3
 8003b22:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 8003b24:	6a3b      	ldr	r3, [r7, #32]
 8003b26:	fb03 f303 	mul.w	r3, r3, r3
 8003b2a:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 8003b2c:	69fb      	ldr	r3, [r7, #28]
 8003b2e:	fb03 f303 	mul.w	r3, r3, r3
 8003b32:	61fb      	str	r3, [r7, #28]
					d1=sqrt(tem1+tem2);
 8003b34:	6a3a      	ldr	r2, [r7, #32]
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	4413      	add	r3, r2
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f7fc fcda 	bl	80004f4 <__aeabi_ui2d>
 8003b40:	4602      	mov	r2, r0
 8003b42:	460b      	mov	r3, r1
 8003b44:	ec43 2b10 	vmov	d0, r2, r3
 8003b48:	f005 fbd0 	bl	80092ec <sqrt>
 8003b4c:	ec53 2b10 	vmov	r2, r3, d0
 8003b50:	4610      	mov	r0, r2
 8003b52:	4619      	mov	r1, r3
 8003b54:	f7fc fff8 	bl	8000b48 <__aeabi_d2uiz>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	837b      	strh	r3, [r7, #26]

					tem1=abs(pos_temp[2][0]-pos_temp[3][0]);
 8003b5c:	893b      	ldrh	r3, [r7, #8]
 8003b5e:	461a      	mov	r2, r3
 8003b60:	89bb      	ldrh	r3, [r7, #12]
 8003b62:	1ad3      	subs	r3, r2, r3
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	bfb8      	it	lt
 8003b68:	425b      	neglt	r3, r3
 8003b6a:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[2][1]-pos_temp[3][1]);
 8003b6c:	897b      	ldrh	r3, [r7, #10]
 8003b6e:	461a      	mov	r2, r3
 8003b70:	89fb      	ldrh	r3, [r7, #14]
 8003b72:	1ad3      	subs	r3, r2, r3
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	bfb8      	it	lt
 8003b78:	425b      	neglt	r3, r3
 8003b7a:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 8003b7c:	6a3b      	ldr	r3, [r7, #32]
 8003b7e:	fb03 f303 	mul.w	r3, r3, r3
 8003b82:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 8003b84:	69fb      	ldr	r3, [r7, #28]
 8003b86:	fb03 f303 	mul.w	r3, r3, r3
 8003b8a:	61fb      	str	r3, [r7, #28]
					d2=sqrt(tem1+tem2);
 8003b8c:	6a3a      	ldr	r2, [r7, #32]
 8003b8e:	69fb      	ldr	r3, [r7, #28]
 8003b90:	4413      	add	r3, r2
 8003b92:	4618      	mov	r0, r3
 8003b94:	f7fc fcae 	bl	80004f4 <__aeabi_ui2d>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	460b      	mov	r3, r1
 8003b9c:	ec43 2b10 	vmov	d0, r2, r3
 8003ba0:	f005 fba4 	bl	80092ec <sqrt>
 8003ba4:	ec53 2b10 	vmov	r2, r3, d0
 8003ba8:	4610      	mov	r0, r2
 8003baa:	4619      	mov	r1, r3
 8003bac:	f7fc ffcc 	bl	8000b48 <__aeabi_d2uiz>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	833b      	strh	r3, [r7, #24]
					fac=(float)d1/d2;
 8003bb4:	8b7b      	ldrh	r3, [r7, #26]
 8003bb6:	ee07 3a90 	vmov	s15, r3
 8003bba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003bbe:	8b3b      	ldrh	r3, [r7, #24]
 8003bc0:	ee07 3a90 	vmov	s15, r3
 8003bc4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003bc8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003bcc:	ee16 0a90 	vmov	r0, s13
 8003bd0:	f7fc fcb2 	bl	8000538 <__aeabi_f2d>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	460b      	mov	r3, r1
 8003bd8:	e9c7 2304 	strd	r2, r3, [r7, #16]
					if(fac<0.95||fac>1.05||d1==0||d2==0)
 8003bdc:	a384      	add	r3, pc, #528	@ (adr r3, 8003df0 <touch_Adjust+0x490>)
 8003bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003be2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003be6:	f7fc ff71 	bl	8000acc <__aeabi_dcmplt>
 8003bea:	4603      	mov	r3, r0
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d10f      	bne.n	8003c10 <touch_Adjust+0x2b0>
 8003bf0:	a381      	add	r3, pc, #516	@ (adr r3, 8003df8 <touch_Adjust+0x498>)
 8003bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bf6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003bfa:	f7fc ff85 	bl	8000b08 <__aeabi_dcmpgt>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d105      	bne.n	8003c10 <touch_Adjust+0x2b0>
 8003c04:	8b7b      	ldrh	r3, [r7, #26]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d002      	beq.n	8003c10 <touch_Adjust+0x2b0>
 8003c0a:	8b3b      	ldrh	r3, [r7, #24]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d136      	bne.n	8003c7e <touch_Adjust+0x31e>
					{
						cnt=0;
 8003c10:	2300      	movs	r3, #0
 8003c12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 				    TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,WHITE);
 8003c16:	4b7a      	ldr	r3, [pc, #488]	@ (8003e00 <touch_Adjust+0x4a0>)
 8003c18:	881b      	ldrh	r3, [r3, #0]
 8003c1a:	3b14      	subs	r3, #20
 8003c1c:	b298      	uxth	r0, r3
 8003c1e:	4b78      	ldr	r3, [pc, #480]	@ (8003e00 <touch_Adjust+0x4a0>)
 8003c20:	885b      	ldrh	r3, [r3, #2]
 8003c22:	3b14      	subs	r3, #20
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003c2a:	4619      	mov	r1, r3
 8003c2c:	f7ff fd7c 	bl	8003728 <TP_Drow_Touch_Point>
   	 				TP_Drow_Touch_Point(20,20,RED);
 8003c30:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8003c34:	2114      	movs	r1, #20
 8003c36:	2014      	movs	r0, #20
 8003c38:	f7ff fd76 	bl	8003728 <TP_Drow_Touch_Point>
						lcd_ShowStr(5,40,"Touch Adjust Failed!          ",RED,WHITE,16,0);
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	9302      	str	r3, [sp, #8]
 8003c40:	2310      	movs	r3, #16
 8003c42:	9301      	str	r3, [sp, #4]
 8003c44:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003c48:	9300      	str	r3, [sp, #0]
 8003c4a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8003c4e:	4a6d      	ldr	r2, [pc, #436]	@ (8003e04 <touch_Adjust+0x4a4>)
 8003c50:	2128      	movs	r1, #40	@ 0x28
 8003c52:	2005      	movs	r0, #5
 8003c54:	f7fe fa26 	bl	80020a4 <lcd_ShowStr>
						lcd_ShowStr(5,60,"Please Adjust Again!         ",RED,WHITE,16,0);
 8003c58:	2300      	movs	r3, #0
 8003c5a:	9302      	str	r3, [sp, #8]
 8003c5c:	2310      	movs	r3, #16
 8003c5e:	9301      	str	r3, [sp, #4]
 8003c60:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003c64:	9300      	str	r3, [sp, #0]
 8003c66:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8003c6a:	4a67      	ldr	r2, [pc, #412]	@ (8003e08 <touch_Adjust+0x4a8>)
 8003c6c:	213c      	movs	r1, #60	@ 0x3c
 8003c6e:	2005      	movs	r0, #5
 8003c70:	f7fe fa18 	bl	80020a4 <lcd_ShowStr>
						HAL_Delay(1000);
 8003c74:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003c78:	f000 fb24 	bl	80042c4 <HAL_Delay>
 						continue;
 8003c7c:	e225      	b.n	80040ca <touch_Adjust+0x76a>
					}
					tem1=abs(pos_temp[0][0]-pos_temp[2][0]);
 8003c7e:	883b      	ldrh	r3, [r7, #0]
 8003c80:	461a      	mov	r2, r3
 8003c82:	893b      	ldrh	r3, [r7, #8]
 8003c84:	1ad3      	subs	r3, r2, r3
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	bfb8      	it	lt
 8003c8a:	425b      	neglt	r3, r3
 8003c8c:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[0][1]-pos_temp[2][1]);
 8003c8e:	887b      	ldrh	r3, [r7, #2]
 8003c90:	461a      	mov	r2, r3
 8003c92:	897b      	ldrh	r3, [r7, #10]
 8003c94:	1ad3      	subs	r3, r2, r3
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	bfb8      	it	lt
 8003c9a:	425b      	neglt	r3, r3
 8003c9c:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 8003c9e:	6a3b      	ldr	r3, [r7, #32]
 8003ca0:	fb03 f303 	mul.w	r3, r3, r3
 8003ca4:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 8003ca6:	69fb      	ldr	r3, [r7, #28]
 8003ca8:	fb03 f303 	mul.w	r3, r3, r3
 8003cac:	61fb      	str	r3, [r7, #28]
					d1=sqrt(tem1+tem2);
 8003cae:	6a3a      	ldr	r2, [r7, #32]
 8003cb0:	69fb      	ldr	r3, [r7, #28]
 8003cb2:	4413      	add	r3, r2
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f7fc fc1d 	bl	80004f4 <__aeabi_ui2d>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	460b      	mov	r3, r1
 8003cbe:	ec43 2b10 	vmov	d0, r2, r3
 8003cc2:	f005 fb13 	bl	80092ec <sqrt>
 8003cc6:	ec53 2b10 	vmov	r2, r3, d0
 8003cca:	4610      	mov	r0, r2
 8003ccc:	4619      	mov	r1, r3
 8003cce:	f7fc ff3b 	bl	8000b48 <__aeabi_d2uiz>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	837b      	strh	r3, [r7, #26]

					tem1=abs(pos_temp[1][0]-pos_temp[3][0]);
 8003cd6:	88bb      	ldrh	r3, [r7, #4]
 8003cd8:	461a      	mov	r2, r3
 8003cda:	89bb      	ldrh	r3, [r7, #12]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	bfb8      	it	lt
 8003ce2:	425b      	neglt	r3, r3
 8003ce4:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[1][1]-pos_temp[3][1]);
 8003ce6:	88fb      	ldrh	r3, [r7, #6]
 8003ce8:	461a      	mov	r2, r3
 8003cea:	89fb      	ldrh	r3, [r7, #14]
 8003cec:	1ad3      	subs	r3, r2, r3
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	bfb8      	it	lt
 8003cf2:	425b      	neglt	r3, r3
 8003cf4:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 8003cf6:	6a3b      	ldr	r3, [r7, #32]
 8003cf8:	fb03 f303 	mul.w	r3, r3, r3
 8003cfc:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 8003cfe:	69fb      	ldr	r3, [r7, #28]
 8003d00:	fb03 f303 	mul.w	r3, r3, r3
 8003d04:	61fb      	str	r3, [r7, #28]
					d2=sqrt(tem1+tem2);
 8003d06:	6a3a      	ldr	r2, [r7, #32]
 8003d08:	69fb      	ldr	r3, [r7, #28]
 8003d0a:	4413      	add	r3, r2
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	f7fc fbf1 	bl	80004f4 <__aeabi_ui2d>
 8003d12:	4602      	mov	r2, r0
 8003d14:	460b      	mov	r3, r1
 8003d16:	ec43 2b10 	vmov	d0, r2, r3
 8003d1a:	f005 fae7 	bl	80092ec <sqrt>
 8003d1e:	ec53 2b10 	vmov	r2, r3, d0
 8003d22:	4610      	mov	r0, r2
 8003d24:	4619      	mov	r1, r3
 8003d26:	f7fc ff0f 	bl	8000b48 <__aeabi_d2uiz>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	833b      	strh	r3, [r7, #24]
					fac=(float)d1/d2;
 8003d2e:	8b7b      	ldrh	r3, [r7, #26]
 8003d30:	ee07 3a90 	vmov	s15, r3
 8003d34:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003d38:	8b3b      	ldrh	r3, [r7, #24]
 8003d3a:	ee07 3a90 	vmov	s15, r3
 8003d3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d42:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003d46:	ee16 0a90 	vmov	r0, s13
 8003d4a:	f7fc fbf5 	bl	8000538 <__aeabi_f2d>
 8003d4e:	4602      	mov	r2, r0
 8003d50:	460b      	mov	r3, r1
 8003d52:	e9c7 2304 	strd	r2, r3, [r7, #16]
					if(fac<0.95||fac>1.05)
 8003d56:	a326      	add	r3, pc, #152	@ (adr r3, 8003df0 <touch_Adjust+0x490>)
 8003d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d5c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003d60:	f7fc feb4 	bl	8000acc <__aeabi_dcmplt>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d109      	bne.n	8003d7e <touch_Adjust+0x41e>
 8003d6a:	a323      	add	r3, pc, #140	@ (adr r3, 8003df8 <touch_Adjust+0x498>)
 8003d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d70:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003d74:	f7fc fec8 	bl	8000b08 <__aeabi_dcmpgt>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d046      	beq.n	8003e0c <touch_Adjust+0x4ac>
					{
						cnt=0;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 				    TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,WHITE);
 8003d84:	4b1e      	ldr	r3, [pc, #120]	@ (8003e00 <touch_Adjust+0x4a0>)
 8003d86:	881b      	ldrh	r3, [r3, #0]
 8003d88:	3b14      	subs	r3, #20
 8003d8a:	b298      	uxth	r0, r3
 8003d8c:	4b1c      	ldr	r3, [pc, #112]	@ (8003e00 <touch_Adjust+0x4a0>)
 8003d8e:	885b      	ldrh	r3, [r3, #2]
 8003d90:	3b14      	subs	r3, #20
 8003d92:	b29b      	uxth	r3, r3
 8003d94:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003d98:	4619      	mov	r1, r3
 8003d9a:	f7ff fcc5 	bl	8003728 <TP_Drow_Touch_Point>
   	 				TP_Drow_Touch_Point(20,20,RED);
 8003d9e:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8003da2:	2114      	movs	r1, #20
 8003da4:	2014      	movs	r0, #20
 8003da6:	f7ff fcbf 	bl	8003728 <TP_Drow_Touch_Point>
						lcd_ShowStr(5,40,"Touch Adjust Failed!          ",RED,WHITE,16,0);
 8003daa:	2300      	movs	r3, #0
 8003dac:	9302      	str	r3, [sp, #8]
 8003dae:	2310      	movs	r3, #16
 8003db0:	9301      	str	r3, [sp, #4]
 8003db2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003db6:	9300      	str	r3, [sp, #0]
 8003db8:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8003dbc:	4a11      	ldr	r2, [pc, #68]	@ (8003e04 <touch_Adjust+0x4a4>)
 8003dbe:	2128      	movs	r1, #40	@ 0x28
 8003dc0:	2005      	movs	r0, #5
 8003dc2:	f7fe f96f 	bl	80020a4 <lcd_ShowStr>
						lcd_ShowStr(5,60,"Please Adjust Again!         ",RED,WHITE,16,0);
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	9302      	str	r3, [sp, #8]
 8003dca:	2310      	movs	r3, #16
 8003dcc:	9301      	str	r3, [sp, #4]
 8003dce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003dd2:	9300      	str	r3, [sp, #0]
 8003dd4:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8003dd8:	4a0b      	ldr	r2, [pc, #44]	@ (8003e08 <touch_Adjust+0x4a8>)
 8003dda:	213c      	movs	r1, #60	@ 0x3c
 8003ddc:	2005      	movs	r0, #5
 8003dde:	f7fe f961 	bl	80020a4 <lcd_ShowStr>
						HAL_Delay(1000);
 8003de2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003de6:	f000 fa6d 	bl	80042c4 <HAL_Delay>
						continue;
 8003dea:	e16e      	b.n	80040ca <touch_Adjust+0x76a>
 8003dec:	f3af 8000 	nop.w
 8003df0:	66666666 	.word	0x66666666
 8003df4:	3fee6666 	.word	0x3fee6666
 8003df8:	cccccccd 	.word	0xcccccccd
 8003dfc:	3ff0cccc 	.word	0x3ff0cccc
 8003e00:	20000224 	.word	0x20000224
 8003e04:	08009574 	.word	0x08009574
 8003e08:	08009594 	.word	0x08009594
					}

					tem1=abs(pos_temp[1][0]-pos_temp[2][0]);
 8003e0c:	88bb      	ldrh	r3, [r7, #4]
 8003e0e:	461a      	mov	r2, r3
 8003e10:	893b      	ldrh	r3, [r7, #8]
 8003e12:	1ad3      	subs	r3, r2, r3
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	bfb8      	it	lt
 8003e18:	425b      	neglt	r3, r3
 8003e1a:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[1][1]-pos_temp[2][1]);
 8003e1c:	88fb      	ldrh	r3, [r7, #6]
 8003e1e:	461a      	mov	r2, r3
 8003e20:	897b      	ldrh	r3, [r7, #10]
 8003e22:	1ad3      	subs	r3, r2, r3
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	bfb8      	it	lt
 8003e28:	425b      	neglt	r3, r3
 8003e2a:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 8003e2c:	6a3b      	ldr	r3, [r7, #32]
 8003e2e:	fb03 f303 	mul.w	r3, r3, r3
 8003e32:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 8003e34:	69fb      	ldr	r3, [r7, #28]
 8003e36:	fb03 f303 	mul.w	r3, r3, r3
 8003e3a:	61fb      	str	r3, [r7, #28]
					d1=sqrt(tem1+tem2);
 8003e3c:	6a3a      	ldr	r2, [r7, #32]
 8003e3e:	69fb      	ldr	r3, [r7, #28]
 8003e40:	4413      	add	r3, r2
 8003e42:	4618      	mov	r0, r3
 8003e44:	f7fc fb56 	bl	80004f4 <__aeabi_ui2d>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	460b      	mov	r3, r1
 8003e4c:	ec43 2b10 	vmov	d0, r2, r3
 8003e50:	f005 fa4c 	bl	80092ec <sqrt>
 8003e54:	ec53 2b10 	vmov	r2, r3, d0
 8003e58:	4610      	mov	r0, r2
 8003e5a:	4619      	mov	r1, r3
 8003e5c:	f7fc fe74 	bl	8000b48 <__aeabi_d2uiz>
 8003e60:	4603      	mov	r3, r0
 8003e62:	837b      	strh	r3, [r7, #26]

					tem1=abs(pos_temp[0][0]-pos_temp[3][0]);
 8003e64:	883b      	ldrh	r3, [r7, #0]
 8003e66:	461a      	mov	r2, r3
 8003e68:	89bb      	ldrh	r3, [r7, #12]
 8003e6a:	1ad3      	subs	r3, r2, r3
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	bfb8      	it	lt
 8003e70:	425b      	neglt	r3, r3
 8003e72:	623b      	str	r3, [r7, #32]
					tem2=abs(pos_temp[0][1]-pos_temp[3][1]);
 8003e74:	887b      	ldrh	r3, [r7, #2]
 8003e76:	461a      	mov	r2, r3
 8003e78:	89fb      	ldrh	r3, [r7, #14]
 8003e7a:	1ad3      	subs	r3, r2, r3
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	bfb8      	it	lt
 8003e80:	425b      	neglt	r3, r3
 8003e82:	61fb      	str	r3, [r7, #28]
					tem1*=tem1;
 8003e84:	6a3b      	ldr	r3, [r7, #32]
 8003e86:	fb03 f303 	mul.w	r3, r3, r3
 8003e8a:	623b      	str	r3, [r7, #32]
					tem2*=tem2;
 8003e8c:	69fb      	ldr	r3, [r7, #28]
 8003e8e:	fb03 f303 	mul.w	r3, r3, r3
 8003e92:	61fb      	str	r3, [r7, #28]
					d2=sqrt(tem1+tem2);
 8003e94:	6a3a      	ldr	r2, [r7, #32]
 8003e96:	69fb      	ldr	r3, [r7, #28]
 8003e98:	4413      	add	r3, r2
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f7fc fb2a 	bl	80004f4 <__aeabi_ui2d>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	460b      	mov	r3, r1
 8003ea4:	ec43 2b10 	vmov	d0, r2, r3
 8003ea8:	f005 fa20 	bl	80092ec <sqrt>
 8003eac:	ec53 2b10 	vmov	r2, r3, d0
 8003eb0:	4610      	mov	r0, r2
 8003eb2:	4619      	mov	r1, r3
 8003eb4:	f7fc fe48 	bl	8000b48 <__aeabi_d2uiz>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	833b      	strh	r3, [r7, #24]
					fac=(float)d1/d2;
 8003ebc:	8b7b      	ldrh	r3, [r7, #26]
 8003ebe:	ee07 3a90 	vmov	s15, r3
 8003ec2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003ec6:	8b3b      	ldrh	r3, [r7, #24]
 8003ec8:	ee07 3a90 	vmov	s15, r3
 8003ecc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003ed0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003ed4:	ee16 0a90 	vmov	r0, s13
 8003ed8:	f7fc fb2e 	bl	8000538 <__aeabi_f2d>
 8003edc:	4602      	mov	r2, r0
 8003ede:	460b      	mov	r3, r1
 8003ee0:	e9c7 2304 	strd	r2, r3, [r7, #16]
					if(fac<0.95||fac>1.05)
 8003ee4:	a383      	add	r3, pc, #524	@ (adr r3, 80040f4 <touch_Adjust+0x794>)
 8003ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eea:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003eee:	f7fc fded 	bl	8000acc <__aeabi_dcmplt>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d109      	bne.n	8003f0c <touch_Adjust+0x5ac>
 8003ef8:	a380      	add	r3, pc, #512	@ (adr r3, 80040fc <touch_Adjust+0x79c>)
 8003efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003efe:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003f02:	f7fc fe01 	bl	8000b08 <__aeabi_dcmpgt>
 8003f06:	4603      	mov	r3, r0
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d036      	beq.n	8003f7a <touch_Adjust+0x61a>
					{
						cnt=0;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 				    TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,WHITE);
 8003f12:	4b71      	ldr	r3, [pc, #452]	@ (80040d8 <touch_Adjust+0x778>)
 8003f14:	881b      	ldrh	r3, [r3, #0]
 8003f16:	3b14      	subs	r3, #20
 8003f18:	b298      	uxth	r0, r3
 8003f1a:	4b6f      	ldr	r3, [pc, #444]	@ (80040d8 <touch_Adjust+0x778>)
 8003f1c:	885b      	ldrh	r3, [r3, #2]
 8003f1e:	3b14      	subs	r3, #20
 8003f20:	b29b      	uxth	r3, r3
 8003f22:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003f26:	4619      	mov	r1, r3
 8003f28:	f7ff fbfe 	bl	8003728 <TP_Drow_Touch_Point>
   	 				TP_Drow_Touch_Point(20,20,RED);
 8003f2c:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8003f30:	2114      	movs	r1, #20
 8003f32:	2014      	movs	r0, #20
 8003f34:	f7ff fbf8 	bl	8003728 <TP_Drow_Touch_Point>
						lcd_ShowStr(5,40,"Touch Adjust Failed!          ",RED,WHITE,16,0);
 8003f38:	2300      	movs	r3, #0
 8003f3a:	9302      	str	r3, [sp, #8]
 8003f3c:	2310      	movs	r3, #16
 8003f3e:	9301      	str	r3, [sp, #4]
 8003f40:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003f44:	9300      	str	r3, [sp, #0]
 8003f46:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8003f4a:	4a64      	ldr	r2, [pc, #400]	@ (80040dc <touch_Adjust+0x77c>)
 8003f4c:	2128      	movs	r1, #40	@ 0x28
 8003f4e:	2005      	movs	r0, #5
 8003f50:	f7fe f8a8 	bl	80020a4 <lcd_ShowStr>
						lcd_ShowStr(5,60,"Please Adjust Again!         ",RED,WHITE,16,0);
 8003f54:	2300      	movs	r3, #0
 8003f56:	9302      	str	r3, [sp, #8]
 8003f58:	2310      	movs	r3, #16
 8003f5a:	9301      	str	r3, [sp, #4]
 8003f5c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003f60:	9300      	str	r3, [sp, #0]
 8003f62:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8003f66:	4a5e      	ldr	r2, [pc, #376]	@ (80040e0 <touch_Adjust+0x780>)
 8003f68:	213c      	movs	r1, #60	@ 0x3c
 8003f6a:	2005      	movs	r0, #5
 8003f6c:	f7fe f89a 	bl	80020a4 <lcd_ShowStr>

						HAL_Delay(1000);
 8003f70:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003f74:	f000 f9a6 	bl	80042c4 <HAL_Delay>
 							continue;
 8003f78:	e0a7      	b.n	80040ca <touch_Adjust+0x76a>
					}
					tp_dev.xfac=(float)(lcddev.width-40)/(pos_temp[1][0]-pos_temp[0][0]);
 8003f7a:	4b57      	ldr	r3, [pc, #348]	@ (80040d8 <touch_Adjust+0x778>)
 8003f7c:	881b      	ldrh	r3, [r3, #0]
 8003f7e:	3b28      	subs	r3, #40	@ 0x28
 8003f80:	ee07 3a90 	vmov	s15, r3
 8003f84:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003f88:	88bb      	ldrh	r3, [r7, #4]
 8003f8a:	461a      	mov	r2, r3
 8003f8c:	883b      	ldrh	r3, [r7, #0]
 8003f8e:	1ad3      	subs	r3, r2, r3
 8003f90:	ee07 3a90 	vmov	s15, r3
 8003f94:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003f98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f9c:	4b51      	ldr	r3, [pc, #324]	@ (80040e4 <touch_Adjust+0x784>)
 8003f9e:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
					tp_dev.xoff=(lcddev.width-tp_dev.xfac*(pos_temp[1][0]+pos_temp[0][0]))/2;
 8003fa2:	4b4d      	ldr	r3, [pc, #308]	@ (80040d8 <touch_Adjust+0x778>)
 8003fa4:	881b      	ldrh	r3, [r3, #0]
 8003fa6:	ee07 3a90 	vmov	s15, r3
 8003faa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003fae:	4b4d      	ldr	r3, [pc, #308]	@ (80040e4 <touch_Adjust+0x784>)
 8003fb0:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8003fb4:	88bb      	ldrh	r3, [r7, #4]
 8003fb6:	461a      	mov	r2, r3
 8003fb8:	883b      	ldrh	r3, [r7, #0]
 8003fba:	4413      	add	r3, r2
 8003fbc:	ee07 3a90 	vmov	s15, r3
 8003fc0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003fc4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003fc8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003fcc:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003fd0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003fd4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003fd8:	ee17 3a90 	vmov	r3, s15
 8003fdc:	b21a      	sxth	r2, r3
 8003fde:	4b41      	ldr	r3, [pc, #260]	@ (80040e4 <touch_Adjust+0x784>)
 8003fe0:	859a      	strh	r2, [r3, #44]	@ 0x2c

					tp_dev.yfac=(float)(lcddev.height-40)/(pos_temp[2][1]-pos_temp[0][1]);
 8003fe2:	4b3d      	ldr	r3, [pc, #244]	@ (80040d8 <touch_Adjust+0x778>)
 8003fe4:	885b      	ldrh	r3, [r3, #2]
 8003fe6:	3b28      	subs	r3, #40	@ 0x28
 8003fe8:	ee07 3a90 	vmov	s15, r3
 8003fec:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003ff0:	897b      	ldrh	r3, [r7, #10]
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	887b      	ldrh	r3, [r7, #2]
 8003ff6:	1ad3      	subs	r3, r2, r3
 8003ff8:	ee07 3a90 	vmov	s15, r3
 8003ffc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004000:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004004:	4b37      	ldr	r3, [pc, #220]	@ (80040e4 <touch_Adjust+0x784>)
 8004006:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
					tp_dev.yoff=(lcddev.height-tp_dev.yfac*(pos_temp[2][1]+pos_temp[0][1]))/2;
 800400a:	4b33      	ldr	r3, [pc, #204]	@ (80040d8 <touch_Adjust+0x778>)
 800400c:	885b      	ldrh	r3, [r3, #2]
 800400e:	ee07 3a90 	vmov	s15, r3
 8004012:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004016:	4b33      	ldr	r3, [pc, #204]	@ (80040e4 <touch_Adjust+0x784>)
 8004018:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
 800401c:	897b      	ldrh	r3, [r7, #10]
 800401e:	461a      	mov	r2, r3
 8004020:	887b      	ldrh	r3, [r7, #2]
 8004022:	4413      	add	r3, r2
 8004024:	ee07 3a90 	vmov	s15, r3
 8004028:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800402c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004030:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004034:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8004038:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800403c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004040:	ee17 3a90 	vmov	r3, s15
 8004044:	b21a      	sxth	r2, r3
 8004046:	4b27      	ldr	r3, [pc, #156]	@ (80040e4 <touch_Adjust+0x784>)
 8004048:	85da      	strh	r2, [r3, #46]	@ 0x2e

					TP_Drow_Touch_Point(lcddev.width-20,lcddev.height-20,WHITE);
 800404a:	4b23      	ldr	r3, [pc, #140]	@ (80040d8 <touch_Adjust+0x778>)
 800404c:	881b      	ldrh	r3, [r3, #0]
 800404e:	3b14      	subs	r3, #20
 8004050:	b298      	uxth	r0, r3
 8004052:	4b21      	ldr	r3, [pc, #132]	@ (80040d8 <touch_Adjust+0x778>)
 8004054:	885b      	ldrh	r3, [r3, #2]
 8004056:	3b14      	subs	r3, #20
 8004058:	b29b      	uxth	r3, r3
 800405a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800405e:	4619      	mov	r1, r3
 8004060:	f7ff fb62 	bl	8003728 <TP_Drow_Touch_Point>
					lcd_ShowStr(5,40,"Touch Screen Adjust OK!      ",RED,WHITE,16,0);
 8004064:	2300      	movs	r3, #0
 8004066:	9302      	str	r3, [sp, #8]
 8004068:	2310      	movs	r3, #16
 800406a:	9301      	str	r3, [sp, #4]
 800406c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004070:	9300      	str	r3, [sp, #0]
 8004072:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8004076:	4a1c      	ldr	r2, [pc, #112]	@ (80040e8 <touch_Adjust+0x788>)
 8004078:	2128      	movs	r1, #40	@ 0x28
 800407a:	2005      	movs	r0, #5
 800407c:	f7fe f812 	bl	80020a4 <lcd_ShowStr>
					lcd_ShowStr(5,60,"                             ",RED,WHITE,16,0);
 8004080:	2300      	movs	r3, #0
 8004082:	9302      	str	r3, [sp, #8]
 8004084:	2310      	movs	r3, #16
 8004086:	9301      	str	r3, [sp, #4]
 8004088:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800408c:	9300      	str	r3, [sp, #0]
 800408e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8004092:	4a16      	ldr	r2, [pc, #88]	@ (80040ec <touch_Adjust+0x78c>)
 8004094:	213c      	movs	r1, #60	@ 0x3c
 8004096:	2005      	movs	r0, #5
 8004098:	f7fe f804 	bl	80020a4 <lcd_ShowStr>
					HAL_Delay(1000);
 800409c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80040a0:	f000 f910 	bl	80042c4 <HAL_Delay>
 					lcd_ShowStr(5,40,"                       ",RED,WHITE,16,0);
 80040a4:	2300      	movs	r3, #0
 80040a6:	9302      	str	r3, [sp, #8]
 80040a8:	2310      	movs	r3, #16
 80040aa:	9301      	str	r3, [sp, #4]
 80040ac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80040b0:	9300      	str	r3, [sp, #0]
 80040b2:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80040b6:	4a0e      	ldr	r2, [pc, #56]	@ (80040f0 <touch_Adjust+0x790>)
 80040b8:	2128      	movs	r1, #40	@ 0x28
 80040ba:	2005      	movs	r0, #5
 80040bc:	f7fd fff2 	bl	80020a4 <lcd_ShowStr>
					TP_Save_Adjdata();
 80040c0:	f7ff fc20 	bl	8003904 <TP_Save_Adjdata>
					TP_Get_Adjdata();
 80040c4:	f7ff fc2e 	bl	8003924 <TP_Get_Adjdata>
					return;
 80040c8:	e000      	b.n	80040cc <touch_Adjust+0x76c>
		HAL_Delay(50);
 80040ca:	e495      	b.n	80039f8 <touch_Adjust+0x98>
			}
		}
 	}
}
 80040cc:	3728      	adds	r7, #40	@ 0x28
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
 80040d2:	bf00      	nop
 80040d4:	f3af 8000 	nop.w
 80040d8:	20000224 	.word	0x20000224
 80040dc:	08009574 	.word	0x08009574
 80040e0:	08009594 	.word	0x08009594
 80040e4:	2000000c 	.word	0x2000000c
 80040e8:	080095b4 	.word	0x080095b4
 80040ec:	080095d4 	.word	0x080095d4
 80040f0:	080095f4 	.word	0x080095f4
 80040f4:	66666666 	.word	0x66666666
 80040f8:	3fee6666 	.word	0x3fee6666
 80040fc:	cccccccd 	.word	0xcccccccd
 8004100:	3ff0cccc 	.word	0x3ff0cccc

08004104 <touch_init>:

void touch_init(void)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	af00      	add	r7, sp, #0
	TP_Read_XY(&tp_dev.x[0],&tp_dev.y[0]);
 8004108:	4904      	ldr	r1, [pc, #16]	@ (800411c <touch_init+0x18>)
 800410a:	4805      	ldr	r0, [pc, #20]	@ (8004120 <touch_init+0x1c>)
 800410c:	f7ff fa88 	bl	8003620 <TP_Read_XY>
	at24c_init();
 8004110:	f7fc ffd0 	bl	80010b4 <at24c_init>
	TP_Get_Adjdata();
 8004114:	f7ff fc06 	bl	8003924 <TP_Get_Adjdata>
}
 8004118:	bf00      	nop
 800411a:	bd80      	pop	{r7, pc}
 800411c:	20000022 	.word	0x20000022
 8004120:	20000018 	.word	0x20000018

08004124 <touch_Scan>:

void touch_Scan(){
 8004124:	b580      	push	{r7, lr}
 8004126:	af00      	add	r7, sp, #0
	  tp_dev.scan(0);
 8004128:	4b02      	ldr	r3, [pc, #8]	@ (8004134 <touch_Scan+0x10>)
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	2000      	movs	r0, #0
 800412e:	4798      	blx	r3
}
 8004130:	bf00      	nop
 8004132:	bd80      	pop	{r7, pc}
 8004134:	2000000c 	.word	0x2000000c

08004138 <touch_IsTouched>:

uint8_t touch_IsTouched(){
 8004138:	b580      	push	{r7, lr}
 800413a:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(T_PEN_GPIO_Port, T_PEN_Pin) == 0;
 800413c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004140:	4805      	ldr	r0, [pc, #20]	@ (8004158 <touch_IsTouched+0x20>)
 8004142:	f001 f8dd 	bl	8005300 <HAL_GPIO_ReadPin>
 8004146:	4603      	mov	r3, r0
 8004148:	2b00      	cmp	r3, #0
 800414a:	bf0c      	ite	eq
 800414c:	2301      	moveq	r3, #1
 800414e:	2300      	movne	r3, #0
 8004150:	b2db      	uxtb	r3, r3
}
 8004152:	4618      	mov	r0, r3
 8004154:	bd80      	pop	{r7, pc}
 8004156:	bf00      	nop
 8004158:	40020800 	.word	0x40020800

0800415c <touch_GetX>:

uint16_t touch_GetX(){
 800415c:	b480      	push	{r7}
 800415e:	af00      	add	r7, sp, #0
	return tp_dev.x[0];
 8004160:	4b03      	ldr	r3, [pc, #12]	@ (8004170 <touch_GetX+0x14>)
 8004162:	899b      	ldrh	r3, [r3, #12]
}
 8004164:	4618      	mov	r0, r3
 8004166:	46bd      	mov	sp, r7
 8004168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416c:	4770      	bx	lr
 800416e:	bf00      	nop
 8004170:	2000000c 	.word	0x2000000c

08004174 <touch_GetY>:

uint16_t touch_GetY(){
 8004174:	b480      	push	{r7}
 8004176:	af00      	add	r7, sp, #0
	return tp_dev.y[0];
 8004178:	4b03      	ldr	r3, [pc, #12]	@ (8004188 <touch_GetY+0x14>)
 800417a:	8adb      	ldrh	r3, [r3, #22]
}
 800417c:	4618      	mov	r0, r3
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr
 8004186:	bf00      	nop
 8004188:	2000000c 	.word	0x2000000c

0800418c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800418c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80041c4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004190:	480d      	ldr	r0, [pc, #52]	@ (80041c8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004192:	490e      	ldr	r1, [pc, #56]	@ (80041cc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004194:	4a0e      	ldr	r2, [pc, #56]	@ (80041d0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004196:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004198:	e002      	b.n	80041a0 <LoopCopyDataInit>

0800419a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800419a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800419c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800419e:	3304      	adds	r3, #4

080041a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80041a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80041a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80041a4:	d3f9      	bcc.n	800419a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80041a6:	4a0b      	ldr	r2, [pc, #44]	@ (80041d4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80041a8:	4c0b      	ldr	r4, [pc, #44]	@ (80041d8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80041aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80041ac:	e001      	b.n	80041b2 <LoopFillZerobss>

080041ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80041ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80041b0:	3204      	adds	r2, #4

080041b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80041b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80041b4:	d3fb      	bcc.n	80041ae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80041b6:	f7fe ff85 	bl	80030c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80041ba:	f004 fa51 	bl	8008660 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80041be:	f7fe f861 	bl	8002284 <main>
  bx  lr    
 80041c2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80041c4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80041c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80041cc:	200000b8 	.word	0x200000b8
  ldr r2, =_sidata
 80041d0:	0800c69c 	.word	0x0800c69c
  ldr r2, =_sbss
 80041d4:	200000b8 	.word	0x200000b8
  ldr r4, =_ebss
 80041d8:	20000e38 	.word	0x20000e38

080041dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80041dc:	e7fe      	b.n	80041dc <ADC_IRQHandler>
	...

080041e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80041e4:	4b0e      	ldr	r3, [pc, #56]	@ (8004220 <HAL_Init+0x40>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a0d      	ldr	r2, [pc, #52]	@ (8004220 <HAL_Init+0x40>)
 80041ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80041ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80041f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004220 <HAL_Init+0x40>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a0a      	ldr	r2, [pc, #40]	@ (8004220 <HAL_Init+0x40>)
 80041f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80041fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80041fc:	4b08      	ldr	r3, [pc, #32]	@ (8004220 <HAL_Init+0x40>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a07      	ldr	r2, [pc, #28]	@ (8004220 <HAL_Init+0x40>)
 8004202:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004206:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004208:	2003      	movs	r0, #3
 800420a:	f000 fbb1 	bl	8004970 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800420e:	200f      	movs	r0, #15
 8004210:	f000 f808 	bl	8004224 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004214:	f7fe fe24 	bl	8002e60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004218:	2300      	movs	r3, #0
}
 800421a:	4618      	mov	r0, r3
 800421c:	bd80      	pop	{r7, pc}
 800421e:	bf00      	nop
 8004220:	40023c00 	.word	0x40023c00

08004224 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b082      	sub	sp, #8
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800422c:	4b12      	ldr	r3, [pc, #72]	@ (8004278 <HAL_InitTick+0x54>)
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	4b12      	ldr	r3, [pc, #72]	@ (800427c <HAL_InitTick+0x58>)
 8004232:	781b      	ldrb	r3, [r3, #0]
 8004234:	4619      	mov	r1, r3
 8004236:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800423a:	fbb3 f3f1 	udiv	r3, r3, r1
 800423e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004242:	4618      	mov	r0, r3
 8004244:	f000 fbc9 	bl	80049da <HAL_SYSTICK_Config>
 8004248:	4603      	mov	r3, r0
 800424a:	2b00      	cmp	r3, #0
 800424c:	d001      	beq.n	8004252 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e00e      	b.n	8004270 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2b0f      	cmp	r3, #15
 8004256:	d80a      	bhi.n	800426e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004258:	2200      	movs	r2, #0
 800425a:	6879      	ldr	r1, [r7, #4]
 800425c:	f04f 30ff 	mov.w	r0, #4294967295
 8004260:	f000 fb91 	bl	8004986 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004264:	4a06      	ldr	r2, [pc, #24]	@ (8004280 <HAL_InitTick+0x5c>)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800426a:	2300      	movs	r3, #0
 800426c:	e000      	b.n	8004270 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
}
 8004270:	4618      	mov	r0, r3
 8004272:	3708      	adds	r7, #8
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}
 8004278:	20000008 	.word	0x20000008
 800427c:	20000048 	.word	0x20000048
 8004280:	20000044 	.word	0x20000044

08004284 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004284:	b480      	push	{r7}
 8004286:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004288:	4b06      	ldr	r3, [pc, #24]	@ (80042a4 <HAL_IncTick+0x20>)
 800428a:	781b      	ldrb	r3, [r3, #0]
 800428c:	461a      	mov	r2, r3
 800428e:	4b06      	ldr	r3, [pc, #24]	@ (80042a8 <HAL_IncTick+0x24>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4413      	add	r3, r2
 8004294:	4a04      	ldr	r2, [pc, #16]	@ (80042a8 <HAL_IncTick+0x24>)
 8004296:	6013      	str	r3, [r2, #0]
}
 8004298:	bf00      	nop
 800429a:	46bd      	mov	sp, r7
 800429c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a0:	4770      	bx	lr
 80042a2:	bf00      	nop
 80042a4:	20000048 	.word	0x20000048
 80042a8:	20000ce8 	.word	0x20000ce8

080042ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80042ac:	b480      	push	{r7}
 80042ae:	af00      	add	r7, sp, #0
  return uwTick;
 80042b0:	4b03      	ldr	r3, [pc, #12]	@ (80042c0 <HAL_GetTick+0x14>)
 80042b2:	681b      	ldr	r3, [r3, #0]
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	46bd      	mov	sp, r7
 80042b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042bc:	4770      	bx	lr
 80042be:	bf00      	nop
 80042c0:	20000ce8 	.word	0x20000ce8

080042c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b084      	sub	sp, #16
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80042cc:	f7ff ffee 	bl	80042ac <HAL_GetTick>
 80042d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042dc:	d005      	beq.n	80042ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80042de:	4b0a      	ldr	r3, [pc, #40]	@ (8004308 <HAL_Delay+0x44>)
 80042e0:	781b      	ldrb	r3, [r3, #0]
 80042e2:	461a      	mov	r2, r3
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	4413      	add	r3, r2
 80042e8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80042ea:	bf00      	nop
 80042ec:	f7ff ffde 	bl	80042ac <HAL_GetTick>
 80042f0:	4602      	mov	r2, r0
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	1ad3      	subs	r3, r2, r3
 80042f6:	68fa      	ldr	r2, [r7, #12]
 80042f8:	429a      	cmp	r2, r3
 80042fa:	d8f7      	bhi.n	80042ec <HAL_Delay+0x28>
  {
  }
}
 80042fc:	bf00      	nop
 80042fe:	bf00      	nop
 8004300:	3710      	adds	r7, #16
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}
 8004306:	bf00      	nop
 8004308:	20000048 	.word	0x20000048

0800430c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b084      	sub	sp, #16
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004314:	2300      	movs	r3, #0
 8004316:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d101      	bne.n	8004322 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e033      	b.n	800438a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004326:	2b00      	cmp	r3, #0
 8004328:	d109      	bne.n	800433e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f7fc fe2e 	bl	8000f8c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2200      	movs	r2, #0
 8004334:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004342:	f003 0310 	and.w	r3, r3, #16
 8004346:	2b00      	cmp	r3, #0
 8004348:	d118      	bne.n	800437c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800434e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004352:	f023 0302 	bic.w	r3, r3, #2
 8004356:	f043 0202 	orr.w	r2, r3, #2
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800435e:	6878      	ldr	r0, [r7, #4]
 8004360:	f000 f93a 	bl	80045d8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2200      	movs	r2, #0
 8004368:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800436e:	f023 0303 	bic.w	r3, r3, #3
 8004372:	f043 0201 	orr.w	r2, r3, #1
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	641a      	str	r2, [r3, #64]	@ 0x40
 800437a:	e001      	b.n	8004380 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800437c:	2301      	movs	r3, #1
 800437e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2200      	movs	r2, #0
 8004384:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004388:	7bfb      	ldrb	r3, [r7, #15]
}
 800438a:	4618      	mov	r0, r3
 800438c:	3710      	adds	r7, #16
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}
	...

08004394 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004394:	b480      	push	{r7}
 8004396:	b085      	sub	sp, #20
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800439e:	2300      	movs	r3, #0
 80043a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d101      	bne.n	80043b0 <HAL_ADC_ConfigChannel+0x1c>
 80043ac:	2302      	movs	r3, #2
 80043ae:	e105      	b.n	80045bc <HAL_ADC_ConfigChannel+0x228>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2201      	movs	r2, #1
 80043b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	2b09      	cmp	r3, #9
 80043be:	d925      	bls.n	800440c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	68d9      	ldr	r1, [r3, #12]
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	b29b      	uxth	r3, r3
 80043cc:	461a      	mov	r2, r3
 80043ce:	4613      	mov	r3, r2
 80043d0:	005b      	lsls	r3, r3, #1
 80043d2:	4413      	add	r3, r2
 80043d4:	3b1e      	subs	r3, #30
 80043d6:	2207      	movs	r2, #7
 80043d8:	fa02 f303 	lsl.w	r3, r2, r3
 80043dc:	43da      	mvns	r2, r3
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	400a      	ands	r2, r1
 80043e4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	68d9      	ldr	r1, [r3, #12]
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	689a      	ldr	r2, [r3, #8]
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	b29b      	uxth	r3, r3
 80043f6:	4618      	mov	r0, r3
 80043f8:	4603      	mov	r3, r0
 80043fa:	005b      	lsls	r3, r3, #1
 80043fc:	4403      	add	r3, r0
 80043fe:	3b1e      	subs	r3, #30
 8004400:	409a      	lsls	r2, r3
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	430a      	orrs	r2, r1
 8004408:	60da      	str	r2, [r3, #12]
 800440a:	e022      	b.n	8004452 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	6919      	ldr	r1, [r3, #16]
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	b29b      	uxth	r3, r3
 8004418:	461a      	mov	r2, r3
 800441a:	4613      	mov	r3, r2
 800441c:	005b      	lsls	r3, r3, #1
 800441e:	4413      	add	r3, r2
 8004420:	2207      	movs	r2, #7
 8004422:	fa02 f303 	lsl.w	r3, r2, r3
 8004426:	43da      	mvns	r2, r3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	400a      	ands	r2, r1
 800442e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	6919      	ldr	r1, [r3, #16]
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	689a      	ldr	r2, [r3, #8]
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	b29b      	uxth	r3, r3
 8004440:	4618      	mov	r0, r3
 8004442:	4603      	mov	r3, r0
 8004444:	005b      	lsls	r3, r3, #1
 8004446:	4403      	add	r3, r0
 8004448:	409a      	lsls	r2, r3
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	430a      	orrs	r2, r1
 8004450:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	2b06      	cmp	r3, #6
 8004458:	d824      	bhi.n	80044a4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	685a      	ldr	r2, [r3, #4]
 8004464:	4613      	mov	r3, r2
 8004466:	009b      	lsls	r3, r3, #2
 8004468:	4413      	add	r3, r2
 800446a:	3b05      	subs	r3, #5
 800446c:	221f      	movs	r2, #31
 800446e:	fa02 f303 	lsl.w	r3, r2, r3
 8004472:	43da      	mvns	r2, r3
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	400a      	ands	r2, r1
 800447a:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	b29b      	uxth	r3, r3
 8004488:	4618      	mov	r0, r3
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	685a      	ldr	r2, [r3, #4]
 800448e:	4613      	mov	r3, r2
 8004490:	009b      	lsls	r3, r3, #2
 8004492:	4413      	add	r3, r2
 8004494:	3b05      	subs	r3, #5
 8004496:	fa00 f203 	lsl.w	r2, r0, r3
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	430a      	orrs	r2, r1
 80044a0:	635a      	str	r2, [r3, #52]	@ 0x34
 80044a2:	e04c      	b.n	800453e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	2b0c      	cmp	r3, #12
 80044aa:	d824      	bhi.n	80044f6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	685a      	ldr	r2, [r3, #4]
 80044b6:	4613      	mov	r3, r2
 80044b8:	009b      	lsls	r3, r3, #2
 80044ba:	4413      	add	r3, r2
 80044bc:	3b23      	subs	r3, #35	@ 0x23
 80044be:	221f      	movs	r2, #31
 80044c0:	fa02 f303 	lsl.w	r3, r2, r3
 80044c4:	43da      	mvns	r2, r3
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	400a      	ands	r2, r1
 80044cc:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	b29b      	uxth	r3, r3
 80044da:	4618      	mov	r0, r3
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	685a      	ldr	r2, [r3, #4]
 80044e0:	4613      	mov	r3, r2
 80044e2:	009b      	lsls	r3, r3, #2
 80044e4:	4413      	add	r3, r2
 80044e6:	3b23      	subs	r3, #35	@ 0x23
 80044e8:	fa00 f203 	lsl.w	r2, r0, r3
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	430a      	orrs	r2, r1
 80044f2:	631a      	str	r2, [r3, #48]	@ 0x30
 80044f4:	e023      	b.n	800453e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	685a      	ldr	r2, [r3, #4]
 8004500:	4613      	mov	r3, r2
 8004502:	009b      	lsls	r3, r3, #2
 8004504:	4413      	add	r3, r2
 8004506:	3b41      	subs	r3, #65	@ 0x41
 8004508:	221f      	movs	r2, #31
 800450a:	fa02 f303 	lsl.w	r3, r2, r3
 800450e:	43da      	mvns	r2, r3
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	400a      	ands	r2, r1
 8004516:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	b29b      	uxth	r3, r3
 8004524:	4618      	mov	r0, r3
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	685a      	ldr	r2, [r3, #4]
 800452a:	4613      	mov	r3, r2
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	4413      	add	r3, r2
 8004530:	3b41      	subs	r3, #65	@ 0x41
 8004532:	fa00 f203 	lsl.w	r2, r0, r3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	430a      	orrs	r2, r1
 800453c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800453e:	4b22      	ldr	r3, [pc, #136]	@ (80045c8 <HAL_ADC_ConfigChannel+0x234>)
 8004540:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a21      	ldr	r2, [pc, #132]	@ (80045cc <HAL_ADC_ConfigChannel+0x238>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d109      	bne.n	8004560 <HAL_ADC_ConfigChannel+0x1cc>
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	2b12      	cmp	r3, #18
 8004552:	d105      	bne.n	8004560 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a19      	ldr	r2, [pc, #100]	@ (80045cc <HAL_ADC_ConfigChannel+0x238>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d123      	bne.n	80045b2 <HAL_ADC_ConfigChannel+0x21e>
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	2b10      	cmp	r3, #16
 8004570:	d003      	beq.n	800457a <HAL_ADC_ConfigChannel+0x1e6>
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	2b11      	cmp	r3, #17
 8004578:	d11b      	bne.n	80045b2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	2b10      	cmp	r3, #16
 800458c:	d111      	bne.n	80045b2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800458e:	4b10      	ldr	r3, [pc, #64]	@ (80045d0 <HAL_ADC_ConfigChannel+0x23c>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a10      	ldr	r2, [pc, #64]	@ (80045d4 <HAL_ADC_ConfigChannel+0x240>)
 8004594:	fba2 2303 	umull	r2, r3, r2, r3
 8004598:	0c9a      	lsrs	r2, r3, #18
 800459a:	4613      	mov	r3, r2
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	4413      	add	r3, r2
 80045a0:	005b      	lsls	r3, r3, #1
 80045a2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80045a4:	e002      	b.n	80045ac <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	3b01      	subs	r3, #1
 80045aa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d1f9      	bne.n	80045a6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2200      	movs	r2, #0
 80045b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80045ba:	2300      	movs	r3, #0
}
 80045bc:	4618      	mov	r0, r3
 80045be:	3714      	adds	r7, #20
 80045c0:	46bd      	mov	sp, r7
 80045c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c6:	4770      	bx	lr
 80045c8:	40012300 	.word	0x40012300
 80045cc:	40012000 	.word	0x40012000
 80045d0:	20000008 	.word	0x20000008
 80045d4:	431bde83 	.word	0x431bde83

080045d8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80045d8:	b480      	push	{r7}
 80045da:	b085      	sub	sp, #20
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80045e0:	4b79      	ldr	r3, [pc, #484]	@ (80047c8 <ADC_Init+0x1f0>)
 80045e2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	685a      	ldr	r2, [r3, #4]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	431a      	orrs	r2, r3
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	685a      	ldr	r2, [r3, #4]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800460c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	6859      	ldr	r1, [r3, #4]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	691b      	ldr	r3, [r3, #16]
 8004618:	021a      	lsls	r2, r3, #8
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	430a      	orrs	r2, r1
 8004620:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	685a      	ldr	r2, [r3, #4]
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004630:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	6859      	ldr	r1, [r3, #4]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	689a      	ldr	r2, [r3, #8]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	430a      	orrs	r2, r1
 8004642:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	689a      	ldr	r2, [r3, #8]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004652:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	6899      	ldr	r1, [r3, #8]
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	68da      	ldr	r2, [r3, #12]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	430a      	orrs	r2, r1
 8004664:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800466a:	4a58      	ldr	r2, [pc, #352]	@ (80047cc <ADC_Init+0x1f4>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d022      	beq.n	80046b6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	689a      	ldr	r2, [r3, #8]
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800467e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	6899      	ldr	r1, [r3, #8]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	430a      	orrs	r2, r1
 8004690:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	689a      	ldr	r2, [r3, #8]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80046a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	6899      	ldr	r1, [r3, #8]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	430a      	orrs	r2, r1
 80046b2:	609a      	str	r2, [r3, #8]
 80046b4:	e00f      	b.n	80046d6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	689a      	ldr	r2, [r3, #8]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80046c4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	689a      	ldr	r2, [r3, #8]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80046d4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	689a      	ldr	r2, [r3, #8]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f022 0202 	bic.w	r2, r2, #2
 80046e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	6899      	ldr	r1, [r3, #8]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	7e1b      	ldrb	r3, [r3, #24]
 80046f0:	005a      	lsls	r2, r3, #1
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	430a      	orrs	r2, r1
 80046f8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d01b      	beq.n	800473c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	685a      	ldr	r2, [r3, #4]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004712:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	685a      	ldr	r2, [r3, #4]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004722:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	6859      	ldr	r1, [r3, #4]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800472e:	3b01      	subs	r3, #1
 8004730:	035a      	lsls	r2, r3, #13
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	430a      	orrs	r2, r1
 8004738:	605a      	str	r2, [r3, #4]
 800473a:	e007      	b.n	800474c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	685a      	ldr	r2, [r3, #4]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800474a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800475a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	69db      	ldr	r3, [r3, #28]
 8004766:	3b01      	subs	r3, #1
 8004768:	051a      	lsls	r2, r3, #20
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	430a      	orrs	r2, r1
 8004770:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	689a      	ldr	r2, [r3, #8]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004780:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	6899      	ldr	r1, [r3, #8]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800478e:	025a      	lsls	r2, r3, #9
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	430a      	orrs	r2, r1
 8004796:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	689a      	ldr	r2, [r3, #8]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	6899      	ldr	r1, [r3, #8]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	695b      	ldr	r3, [r3, #20]
 80047b2:	029a      	lsls	r2, r3, #10
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	430a      	orrs	r2, r1
 80047ba:	609a      	str	r2, [r3, #8]
}
 80047bc:	bf00      	nop
 80047be:	3714      	adds	r7, #20
 80047c0:	46bd      	mov	sp, r7
 80047c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c6:	4770      	bx	lr
 80047c8:	40012300 	.word	0x40012300
 80047cc:	0f000001 	.word	0x0f000001

080047d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b085      	sub	sp, #20
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	f003 0307 	and.w	r3, r3, #7
 80047de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80047e0:	4b0c      	ldr	r3, [pc, #48]	@ (8004814 <__NVIC_SetPriorityGrouping+0x44>)
 80047e2:	68db      	ldr	r3, [r3, #12]
 80047e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80047e6:	68ba      	ldr	r2, [r7, #8]
 80047e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80047ec:	4013      	ands	r3, r2
 80047ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80047f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80047fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004800:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004802:	4a04      	ldr	r2, [pc, #16]	@ (8004814 <__NVIC_SetPriorityGrouping+0x44>)
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	60d3      	str	r3, [r2, #12]
}
 8004808:	bf00      	nop
 800480a:	3714      	adds	r7, #20
 800480c:	46bd      	mov	sp, r7
 800480e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004812:	4770      	bx	lr
 8004814:	e000ed00 	.word	0xe000ed00

08004818 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004818:	b480      	push	{r7}
 800481a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800481c:	4b04      	ldr	r3, [pc, #16]	@ (8004830 <__NVIC_GetPriorityGrouping+0x18>)
 800481e:	68db      	ldr	r3, [r3, #12]
 8004820:	0a1b      	lsrs	r3, r3, #8
 8004822:	f003 0307 	and.w	r3, r3, #7
}
 8004826:	4618      	mov	r0, r3
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr
 8004830:	e000ed00 	.word	0xe000ed00

08004834 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004834:	b480      	push	{r7}
 8004836:	b083      	sub	sp, #12
 8004838:	af00      	add	r7, sp, #0
 800483a:	4603      	mov	r3, r0
 800483c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800483e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004842:	2b00      	cmp	r3, #0
 8004844:	db0b      	blt.n	800485e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004846:	79fb      	ldrb	r3, [r7, #7]
 8004848:	f003 021f 	and.w	r2, r3, #31
 800484c:	4907      	ldr	r1, [pc, #28]	@ (800486c <__NVIC_EnableIRQ+0x38>)
 800484e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004852:	095b      	lsrs	r3, r3, #5
 8004854:	2001      	movs	r0, #1
 8004856:	fa00 f202 	lsl.w	r2, r0, r2
 800485a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800485e:	bf00      	nop
 8004860:	370c      	adds	r7, #12
 8004862:	46bd      	mov	sp, r7
 8004864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004868:	4770      	bx	lr
 800486a:	bf00      	nop
 800486c:	e000e100 	.word	0xe000e100

08004870 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004870:	b480      	push	{r7}
 8004872:	b083      	sub	sp, #12
 8004874:	af00      	add	r7, sp, #0
 8004876:	4603      	mov	r3, r0
 8004878:	6039      	str	r1, [r7, #0]
 800487a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800487c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004880:	2b00      	cmp	r3, #0
 8004882:	db0a      	blt.n	800489a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	b2da      	uxtb	r2, r3
 8004888:	490c      	ldr	r1, [pc, #48]	@ (80048bc <__NVIC_SetPriority+0x4c>)
 800488a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800488e:	0112      	lsls	r2, r2, #4
 8004890:	b2d2      	uxtb	r2, r2
 8004892:	440b      	add	r3, r1
 8004894:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004898:	e00a      	b.n	80048b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	b2da      	uxtb	r2, r3
 800489e:	4908      	ldr	r1, [pc, #32]	@ (80048c0 <__NVIC_SetPriority+0x50>)
 80048a0:	79fb      	ldrb	r3, [r7, #7]
 80048a2:	f003 030f 	and.w	r3, r3, #15
 80048a6:	3b04      	subs	r3, #4
 80048a8:	0112      	lsls	r2, r2, #4
 80048aa:	b2d2      	uxtb	r2, r2
 80048ac:	440b      	add	r3, r1
 80048ae:	761a      	strb	r2, [r3, #24]
}
 80048b0:	bf00      	nop
 80048b2:	370c      	adds	r7, #12
 80048b4:	46bd      	mov	sp, r7
 80048b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ba:	4770      	bx	lr
 80048bc:	e000e100 	.word	0xe000e100
 80048c0:	e000ed00 	.word	0xe000ed00

080048c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b089      	sub	sp, #36	@ 0x24
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	60f8      	str	r0, [r7, #12]
 80048cc:	60b9      	str	r1, [r7, #8]
 80048ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	f003 0307 	and.w	r3, r3, #7
 80048d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80048d8:	69fb      	ldr	r3, [r7, #28]
 80048da:	f1c3 0307 	rsb	r3, r3, #7
 80048de:	2b04      	cmp	r3, #4
 80048e0:	bf28      	it	cs
 80048e2:	2304      	movcs	r3, #4
 80048e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80048e6:	69fb      	ldr	r3, [r7, #28]
 80048e8:	3304      	adds	r3, #4
 80048ea:	2b06      	cmp	r3, #6
 80048ec:	d902      	bls.n	80048f4 <NVIC_EncodePriority+0x30>
 80048ee:	69fb      	ldr	r3, [r7, #28]
 80048f0:	3b03      	subs	r3, #3
 80048f2:	e000      	b.n	80048f6 <NVIC_EncodePriority+0x32>
 80048f4:	2300      	movs	r3, #0
 80048f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048f8:	f04f 32ff 	mov.w	r2, #4294967295
 80048fc:	69bb      	ldr	r3, [r7, #24]
 80048fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004902:	43da      	mvns	r2, r3
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	401a      	ands	r2, r3
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800490c:	f04f 31ff 	mov.w	r1, #4294967295
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	fa01 f303 	lsl.w	r3, r1, r3
 8004916:	43d9      	mvns	r1, r3
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800491c:	4313      	orrs	r3, r2
         );
}
 800491e:	4618      	mov	r0, r3
 8004920:	3724      	adds	r7, #36	@ 0x24
 8004922:	46bd      	mov	sp, r7
 8004924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004928:	4770      	bx	lr
	...

0800492c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b082      	sub	sp, #8
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	3b01      	subs	r3, #1
 8004938:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800493c:	d301      	bcc.n	8004942 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800493e:	2301      	movs	r3, #1
 8004940:	e00f      	b.n	8004962 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004942:	4a0a      	ldr	r2, [pc, #40]	@ (800496c <SysTick_Config+0x40>)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	3b01      	subs	r3, #1
 8004948:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800494a:	210f      	movs	r1, #15
 800494c:	f04f 30ff 	mov.w	r0, #4294967295
 8004950:	f7ff ff8e 	bl	8004870 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004954:	4b05      	ldr	r3, [pc, #20]	@ (800496c <SysTick_Config+0x40>)
 8004956:	2200      	movs	r2, #0
 8004958:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800495a:	4b04      	ldr	r3, [pc, #16]	@ (800496c <SysTick_Config+0x40>)
 800495c:	2207      	movs	r2, #7
 800495e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004960:	2300      	movs	r3, #0
}
 8004962:	4618      	mov	r0, r3
 8004964:	3708      	adds	r7, #8
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}
 800496a:	bf00      	nop
 800496c:	e000e010 	.word	0xe000e010

08004970 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b082      	sub	sp, #8
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	f7ff ff29 	bl	80047d0 <__NVIC_SetPriorityGrouping>
}
 800497e:	bf00      	nop
 8004980:	3708      	adds	r7, #8
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}

08004986 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004986:	b580      	push	{r7, lr}
 8004988:	b086      	sub	sp, #24
 800498a:	af00      	add	r7, sp, #0
 800498c:	4603      	mov	r3, r0
 800498e:	60b9      	str	r1, [r7, #8]
 8004990:	607a      	str	r2, [r7, #4]
 8004992:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004994:	2300      	movs	r3, #0
 8004996:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004998:	f7ff ff3e 	bl	8004818 <__NVIC_GetPriorityGrouping>
 800499c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800499e:	687a      	ldr	r2, [r7, #4]
 80049a0:	68b9      	ldr	r1, [r7, #8]
 80049a2:	6978      	ldr	r0, [r7, #20]
 80049a4:	f7ff ff8e 	bl	80048c4 <NVIC_EncodePriority>
 80049a8:	4602      	mov	r2, r0
 80049aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049ae:	4611      	mov	r1, r2
 80049b0:	4618      	mov	r0, r3
 80049b2:	f7ff ff5d 	bl	8004870 <__NVIC_SetPriority>
}
 80049b6:	bf00      	nop
 80049b8:	3718      	adds	r7, #24
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}

080049be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049be:	b580      	push	{r7, lr}
 80049c0:	b082      	sub	sp, #8
 80049c2:	af00      	add	r7, sp, #0
 80049c4:	4603      	mov	r3, r0
 80049c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80049c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049cc:	4618      	mov	r0, r3
 80049ce:	f7ff ff31 	bl	8004834 <__NVIC_EnableIRQ>
}
 80049d2:	bf00      	nop
 80049d4:	3708      	adds	r7, #8
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}

080049da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80049da:	b580      	push	{r7, lr}
 80049dc:	b082      	sub	sp, #8
 80049de:	af00      	add	r7, sp, #0
 80049e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f7ff ffa2 	bl	800492c <SysTick_Config>
 80049e8:	4603      	mov	r3, r0
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3708      	adds	r7, #8
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}
	...

080049f4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b086      	sub	sp, #24
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80049fc:	2300      	movs	r3, #0
 80049fe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004a00:	f7ff fc54 	bl	80042ac <HAL_GetTick>
 8004a04:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d101      	bne.n	8004a10 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	e099      	b.n	8004b44 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2202      	movs	r2, #2
 8004a14:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f022 0201 	bic.w	r2, r2, #1
 8004a2e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a30:	e00f      	b.n	8004a52 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004a32:	f7ff fc3b 	bl	80042ac <HAL_GetTick>
 8004a36:	4602      	mov	r2, r0
 8004a38:	693b      	ldr	r3, [r7, #16]
 8004a3a:	1ad3      	subs	r3, r2, r3
 8004a3c:	2b05      	cmp	r3, #5
 8004a3e:	d908      	bls.n	8004a52 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2220      	movs	r2, #32
 8004a44:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2203      	movs	r2, #3
 8004a4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8004a4e:	2303      	movs	r3, #3
 8004a50:	e078      	b.n	8004b44 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0301 	and.w	r3, r3, #1
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d1e8      	bne.n	8004a32 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004a68:	697a      	ldr	r2, [r7, #20]
 8004a6a:	4b38      	ldr	r3, [pc, #224]	@ (8004b4c <HAL_DMA_Init+0x158>)
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	685a      	ldr	r2, [r3, #4]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004a7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	691b      	ldr	r3, [r3, #16]
 8004a84:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	699b      	ldr	r3, [r3, #24]
 8004a90:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a96:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6a1b      	ldr	r3, [r3, #32]
 8004a9c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004a9e:	697a      	ldr	r2, [r7, #20]
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aa8:	2b04      	cmp	r3, #4
 8004aaa:	d107      	bne.n	8004abc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	697a      	ldr	r2, [r7, #20]
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	697a      	ldr	r2, [r7, #20]
 8004ac2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	695b      	ldr	r3, [r3, #20]
 8004aca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	f023 0307 	bic.w	r3, r3, #7
 8004ad2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ad8:	697a      	ldr	r2, [r7, #20]
 8004ada:	4313      	orrs	r3, r2
 8004adc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ae2:	2b04      	cmp	r3, #4
 8004ae4:	d117      	bne.n	8004b16 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aea:	697a      	ldr	r2, [r7, #20]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d00e      	beq.n	8004b16 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004af8:	6878      	ldr	r0, [r7, #4]
 8004afa:	f000 f9e9 	bl	8004ed0 <DMA_CheckFifoParam>
 8004afe:	4603      	mov	r3, r0
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d008      	beq.n	8004b16 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2240      	movs	r2, #64	@ 0x40
 8004b08:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004b12:	2301      	movs	r3, #1
 8004b14:	e016      	b.n	8004b44 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	697a      	ldr	r2, [r7, #20]
 8004b1c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f000 f9a0 	bl	8004e64 <DMA_CalcBaseAndBitshift>
 8004b24:	4603      	mov	r3, r0
 8004b26:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b2c:	223f      	movs	r2, #63	@ 0x3f
 8004b2e:	409a      	lsls	r2, r3
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2200      	movs	r2, #0
 8004b38:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004b42:	2300      	movs	r3, #0
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	3718      	adds	r7, #24
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bd80      	pop	{r7, pc}
 8004b4c:	f010803f 	.word	0xf010803f

08004b50 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b086      	sub	sp, #24
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004b58:	2300      	movs	r3, #0
 8004b5a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004b5c:	4b8e      	ldr	r3, [pc, #568]	@ (8004d98 <HAL_DMA_IRQHandler+0x248>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a8e      	ldr	r2, [pc, #568]	@ (8004d9c <HAL_DMA_IRQHandler+0x24c>)
 8004b62:	fba2 2303 	umull	r2, r3, r2, r3
 8004b66:	0a9b      	lsrs	r3, r3, #10
 8004b68:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b6e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b7a:	2208      	movs	r2, #8
 8004b7c:	409a      	lsls	r2, r3
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	4013      	ands	r3, r2
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d01a      	beq.n	8004bbc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f003 0304 	and.w	r3, r3, #4
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d013      	beq.n	8004bbc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	681a      	ldr	r2, [r3, #0]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f022 0204 	bic.w	r2, r2, #4
 8004ba2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ba8:	2208      	movs	r2, #8
 8004baa:	409a      	lsls	r2, r3
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bb4:	f043 0201 	orr.w	r2, r3, #1
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	409a      	lsls	r2, r3
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	4013      	ands	r3, r2
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d012      	beq.n	8004bf2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	695b      	ldr	r3, [r3, #20]
 8004bd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d00b      	beq.n	8004bf2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bde:	2201      	movs	r2, #1
 8004be0:	409a      	lsls	r2, r3
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bea:	f043 0202 	orr.w	r2, r3, #2
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bf6:	2204      	movs	r2, #4
 8004bf8:	409a      	lsls	r2, r3
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d012      	beq.n	8004c28 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f003 0302 	and.w	r3, r3, #2
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d00b      	beq.n	8004c28 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c14:	2204      	movs	r2, #4
 8004c16:	409a      	lsls	r2, r3
 8004c18:	693b      	ldr	r3, [r7, #16]
 8004c1a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c20:	f043 0204 	orr.w	r2, r3, #4
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c2c:	2210      	movs	r2, #16
 8004c2e:	409a      	lsls	r2, r3
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	4013      	ands	r3, r2
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d043      	beq.n	8004cc0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f003 0308 	and.w	r3, r3, #8
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d03c      	beq.n	8004cc0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c4a:	2210      	movs	r2, #16
 8004c4c:	409a      	lsls	r2, r3
 8004c4e:	693b      	ldr	r3, [r7, #16]
 8004c50:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d018      	beq.n	8004c92 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d108      	bne.n	8004c80 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d024      	beq.n	8004cc0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c7a:	6878      	ldr	r0, [r7, #4]
 8004c7c:	4798      	blx	r3
 8004c7e:	e01f      	b.n	8004cc0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d01b      	beq.n	8004cc0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c8c:	6878      	ldr	r0, [r7, #4]
 8004c8e:	4798      	blx	r3
 8004c90:	e016      	b.n	8004cc0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d107      	bne.n	8004cb0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f022 0208 	bic.w	r2, r2, #8
 8004cae:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d003      	beq.n	8004cc0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cbc:	6878      	ldr	r0, [r7, #4]
 8004cbe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cc4:	2220      	movs	r2, #32
 8004cc6:	409a      	lsls	r2, r3
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	4013      	ands	r3, r2
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	f000 808f 	beq.w	8004df0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 0310 	and.w	r3, r3, #16
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	f000 8087 	beq.w	8004df0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ce6:	2220      	movs	r2, #32
 8004ce8:	409a      	lsls	r2, r3
 8004cea:	693b      	ldr	r3, [r7, #16]
 8004cec:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004cf4:	b2db      	uxtb	r3, r3
 8004cf6:	2b05      	cmp	r3, #5
 8004cf8:	d136      	bne.n	8004d68 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f022 0216 	bic.w	r2, r2, #22
 8004d08:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	695a      	ldr	r2, [r3, #20]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004d18:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d103      	bne.n	8004d2a <HAL_DMA_IRQHandler+0x1da>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d007      	beq.n	8004d3a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	681a      	ldr	r2, [r3, #0]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f022 0208 	bic.w	r2, r2, #8
 8004d38:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d3e:	223f      	movs	r2, #63	@ 0x3f
 8004d40:	409a      	lsls	r2, r3
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2201      	movs	r2, #1
 8004d4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2200      	movs	r2, #0
 8004d52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d07e      	beq.n	8004e5c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	4798      	blx	r3
        }
        return;
 8004d66:	e079      	b.n	8004e5c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d01d      	beq.n	8004db2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d10d      	bne.n	8004da0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d031      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d90:	6878      	ldr	r0, [r7, #4]
 8004d92:	4798      	blx	r3
 8004d94:	e02c      	b.n	8004df0 <HAL_DMA_IRQHandler+0x2a0>
 8004d96:	bf00      	nop
 8004d98:	20000008 	.word	0x20000008
 8004d9c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d023      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	4798      	blx	r3
 8004db0:	e01e      	b.n	8004df0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d10f      	bne.n	8004de0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f022 0210 	bic.w	r2, r2, #16
 8004dce:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d003      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dec:	6878      	ldr	r0, [r7, #4]
 8004dee:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d032      	beq.n	8004e5e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dfc:	f003 0301 	and.w	r3, r3, #1
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d022      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2205      	movs	r2, #5
 8004e08:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	681a      	ldr	r2, [r3, #0]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f022 0201 	bic.w	r2, r2, #1
 8004e1a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	3301      	adds	r3, #1
 8004e20:	60bb      	str	r3, [r7, #8]
 8004e22:	697a      	ldr	r2, [r7, #20]
 8004e24:	429a      	cmp	r2, r3
 8004e26:	d307      	bcc.n	8004e38 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f003 0301 	and.w	r3, r3, #1
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d1f2      	bne.n	8004e1c <HAL_DMA_IRQHandler+0x2cc>
 8004e36:	e000      	b.n	8004e3a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004e38:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2201      	movs	r2, #1
 8004e3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2200      	movs	r2, #0
 8004e46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d005      	beq.n	8004e5e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	4798      	blx	r3
 8004e5a:	e000      	b.n	8004e5e <HAL_DMA_IRQHandler+0x30e>
        return;
 8004e5c:	bf00      	nop
    }
  }
}
 8004e5e:	3718      	adds	r7, #24
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bd80      	pop	{r7, pc}

08004e64 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b085      	sub	sp, #20
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	b2db      	uxtb	r3, r3
 8004e72:	3b10      	subs	r3, #16
 8004e74:	4a14      	ldr	r2, [pc, #80]	@ (8004ec8 <DMA_CalcBaseAndBitshift+0x64>)
 8004e76:	fba2 2303 	umull	r2, r3, r2, r3
 8004e7a:	091b      	lsrs	r3, r3, #4
 8004e7c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004e7e:	4a13      	ldr	r2, [pc, #76]	@ (8004ecc <DMA_CalcBaseAndBitshift+0x68>)
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	4413      	add	r3, r2
 8004e84:	781b      	ldrb	r3, [r3, #0]
 8004e86:	461a      	mov	r2, r3
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2b03      	cmp	r3, #3
 8004e90:	d909      	bls.n	8004ea6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004e9a:	f023 0303 	bic.w	r3, r3, #3
 8004e9e:	1d1a      	adds	r2, r3, #4
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	659a      	str	r2, [r3, #88]	@ 0x58
 8004ea4:	e007      	b.n	8004eb6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004eae:	f023 0303 	bic.w	r3, r3, #3
 8004eb2:	687a      	ldr	r2, [r7, #4]
 8004eb4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004eba:	4618      	mov	r0, r3
 8004ebc:	3714      	adds	r7, #20
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec4:	4770      	bx	lr
 8004ec6:	bf00      	nop
 8004ec8:	aaaaaaab 	.word	0xaaaaaaab
 8004ecc:	0800c5a4 	.word	0x0800c5a4

08004ed0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b085      	sub	sp, #20
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ed8:	2300      	movs	r3, #0
 8004eda:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ee0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	699b      	ldr	r3, [r3, #24]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d11f      	bne.n	8004f2a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	2b03      	cmp	r3, #3
 8004eee:	d856      	bhi.n	8004f9e <DMA_CheckFifoParam+0xce>
 8004ef0:	a201      	add	r2, pc, #4	@ (adr r2, 8004ef8 <DMA_CheckFifoParam+0x28>)
 8004ef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ef6:	bf00      	nop
 8004ef8:	08004f09 	.word	0x08004f09
 8004efc:	08004f1b 	.word	0x08004f1b
 8004f00:	08004f09 	.word	0x08004f09
 8004f04:	08004f9f 	.word	0x08004f9f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f0c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d046      	beq.n	8004fa2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004f14:	2301      	movs	r3, #1
 8004f16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f18:	e043      	b.n	8004fa2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f1e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004f22:	d140      	bne.n	8004fa6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f28:	e03d      	b.n	8004fa6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	699b      	ldr	r3, [r3, #24]
 8004f2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f32:	d121      	bne.n	8004f78 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	2b03      	cmp	r3, #3
 8004f38:	d837      	bhi.n	8004faa <DMA_CheckFifoParam+0xda>
 8004f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8004f40 <DMA_CheckFifoParam+0x70>)
 8004f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f40:	08004f51 	.word	0x08004f51
 8004f44:	08004f57 	.word	0x08004f57
 8004f48:	08004f51 	.word	0x08004f51
 8004f4c:	08004f69 	.word	0x08004f69
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004f50:	2301      	movs	r3, #1
 8004f52:	73fb      	strb	r3, [r7, #15]
      break;
 8004f54:	e030      	b.n	8004fb8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f5a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d025      	beq.n	8004fae <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f66:	e022      	b.n	8004fae <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f6c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004f70:	d11f      	bne.n	8004fb2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004f76:	e01c      	b.n	8004fb2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	2b02      	cmp	r3, #2
 8004f7c:	d903      	bls.n	8004f86 <DMA_CheckFifoParam+0xb6>
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	2b03      	cmp	r3, #3
 8004f82:	d003      	beq.n	8004f8c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004f84:	e018      	b.n	8004fb8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	73fb      	strb	r3, [r7, #15]
      break;
 8004f8a:	e015      	b.n	8004fb8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f90:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d00e      	beq.n	8004fb6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	73fb      	strb	r3, [r7, #15]
      break;
 8004f9c:	e00b      	b.n	8004fb6 <DMA_CheckFifoParam+0xe6>
      break;
 8004f9e:	bf00      	nop
 8004fa0:	e00a      	b.n	8004fb8 <DMA_CheckFifoParam+0xe8>
      break;
 8004fa2:	bf00      	nop
 8004fa4:	e008      	b.n	8004fb8 <DMA_CheckFifoParam+0xe8>
      break;
 8004fa6:	bf00      	nop
 8004fa8:	e006      	b.n	8004fb8 <DMA_CheckFifoParam+0xe8>
      break;
 8004faa:	bf00      	nop
 8004fac:	e004      	b.n	8004fb8 <DMA_CheckFifoParam+0xe8>
      break;
 8004fae:	bf00      	nop
 8004fb0:	e002      	b.n	8004fb8 <DMA_CheckFifoParam+0xe8>
      break;   
 8004fb2:	bf00      	nop
 8004fb4:	e000      	b.n	8004fb8 <DMA_CheckFifoParam+0xe8>
      break;
 8004fb6:	bf00      	nop
    }
  } 
  
  return status; 
 8004fb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	3714      	adds	r7, #20
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr
 8004fc6:	bf00      	nop

08004fc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b089      	sub	sp, #36	@ 0x24
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
 8004fd0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004fde:	2300      	movs	r3, #0
 8004fe0:	61fb      	str	r3, [r7, #28]
 8004fe2:	e16b      	b.n	80052bc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	69fb      	ldr	r3, [r7, #28]
 8004fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8004fec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	697a      	ldr	r2, [r7, #20]
 8004ff4:	4013      	ands	r3, r2
 8004ff6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004ff8:	693a      	ldr	r2, [r7, #16]
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	f040 815a 	bne.w	80052b6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	f003 0303 	and.w	r3, r3, #3
 800500a:	2b01      	cmp	r3, #1
 800500c:	d005      	beq.n	800501a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005016:	2b02      	cmp	r3, #2
 8005018:	d130      	bne.n	800507c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005020:	69fb      	ldr	r3, [r7, #28]
 8005022:	005b      	lsls	r3, r3, #1
 8005024:	2203      	movs	r2, #3
 8005026:	fa02 f303 	lsl.w	r3, r2, r3
 800502a:	43db      	mvns	r3, r3
 800502c:	69ba      	ldr	r2, [r7, #24]
 800502e:	4013      	ands	r3, r2
 8005030:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	68da      	ldr	r2, [r3, #12]
 8005036:	69fb      	ldr	r3, [r7, #28]
 8005038:	005b      	lsls	r3, r3, #1
 800503a:	fa02 f303 	lsl.w	r3, r2, r3
 800503e:	69ba      	ldr	r2, [r7, #24]
 8005040:	4313      	orrs	r3, r2
 8005042:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	69ba      	ldr	r2, [r7, #24]
 8005048:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005050:	2201      	movs	r2, #1
 8005052:	69fb      	ldr	r3, [r7, #28]
 8005054:	fa02 f303 	lsl.w	r3, r2, r3
 8005058:	43db      	mvns	r3, r3
 800505a:	69ba      	ldr	r2, [r7, #24]
 800505c:	4013      	ands	r3, r2
 800505e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	091b      	lsrs	r3, r3, #4
 8005066:	f003 0201 	and.w	r2, r3, #1
 800506a:	69fb      	ldr	r3, [r7, #28]
 800506c:	fa02 f303 	lsl.w	r3, r2, r3
 8005070:	69ba      	ldr	r2, [r7, #24]
 8005072:	4313      	orrs	r3, r2
 8005074:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	69ba      	ldr	r2, [r7, #24]
 800507a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	f003 0303 	and.w	r3, r3, #3
 8005084:	2b03      	cmp	r3, #3
 8005086:	d017      	beq.n	80050b8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	68db      	ldr	r3, [r3, #12]
 800508c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800508e:	69fb      	ldr	r3, [r7, #28]
 8005090:	005b      	lsls	r3, r3, #1
 8005092:	2203      	movs	r2, #3
 8005094:	fa02 f303 	lsl.w	r3, r2, r3
 8005098:	43db      	mvns	r3, r3
 800509a:	69ba      	ldr	r2, [r7, #24]
 800509c:	4013      	ands	r3, r2
 800509e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	689a      	ldr	r2, [r3, #8]
 80050a4:	69fb      	ldr	r3, [r7, #28]
 80050a6:	005b      	lsls	r3, r3, #1
 80050a8:	fa02 f303 	lsl.w	r3, r2, r3
 80050ac:	69ba      	ldr	r2, [r7, #24]
 80050ae:	4313      	orrs	r3, r2
 80050b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	69ba      	ldr	r2, [r7, #24]
 80050b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	f003 0303 	and.w	r3, r3, #3
 80050c0:	2b02      	cmp	r3, #2
 80050c2:	d123      	bne.n	800510c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80050c4:	69fb      	ldr	r3, [r7, #28]
 80050c6:	08da      	lsrs	r2, r3, #3
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	3208      	adds	r2, #8
 80050cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80050d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80050d2:	69fb      	ldr	r3, [r7, #28]
 80050d4:	f003 0307 	and.w	r3, r3, #7
 80050d8:	009b      	lsls	r3, r3, #2
 80050da:	220f      	movs	r2, #15
 80050dc:	fa02 f303 	lsl.w	r3, r2, r3
 80050e0:	43db      	mvns	r3, r3
 80050e2:	69ba      	ldr	r2, [r7, #24]
 80050e4:	4013      	ands	r3, r2
 80050e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	691a      	ldr	r2, [r3, #16]
 80050ec:	69fb      	ldr	r3, [r7, #28]
 80050ee:	f003 0307 	and.w	r3, r3, #7
 80050f2:	009b      	lsls	r3, r3, #2
 80050f4:	fa02 f303 	lsl.w	r3, r2, r3
 80050f8:	69ba      	ldr	r2, [r7, #24]
 80050fa:	4313      	orrs	r3, r2
 80050fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80050fe:	69fb      	ldr	r3, [r7, #28]
 8005100:	08da      	lsrs	r2, r3, #3
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	3208      	adds	r2, #8
 8005106:	69b9      	ldr	r1, [r7, #24]
 8005108:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005112:	69fb      	ldr	r3, [r7, #28]
 8005114:	005b      	lsls	r3, r3, #1
 8005116:	2203      	movs	r2, #3
 8005118:	fa02 f303 	lsl.w	r3, r2, r3
 800511c:	43db      	mvns	r3, r3
 800511e:	69ba      	ldr	r2, [r7, #24]
 8005120:	4013      	ands	r3, r2
 8005122:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	f003 0203 	and.w	r2, r3, #3
 800512c:	69fb      	ldr	r3, [r7, #28]
 800512e:	005b      	lsls	r3, r3, #1
 8005130:	fa02 f303 	lsl.w	r3, r2, r3
 8005134:	69ba      	ldr	r2, [r7, #24]
 8005136:	4313      	orrs	r3, r2
 8005138:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	69ba      	ldr	r2, [r7, #24]
 800513e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005148:	2b00      	cmp	r3, #0
 800514a:	f000 80b4 	beq.w	80052b6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800514e:	2300      	movs	r3, #0
 8005150:	60fb      	str	r3, [r7, #12]
 8005152:	4b60      	ldr	r3, [pc, #384]	@ (80052d4 <HAL_GPIO_Init+0x30c>)
 8005154:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005156:	4a5f      	ldr	r2, [pc, #380]	@ (80052d4 <HAL_GPIO_Init+0x30c>)
 8005158:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800515c:	6453      	str	r3, [r2, #68]	@ 0x44
 800515e:	4b5d      	ldr	r3, [pc, #372]	@ (80052d4 <HAL_GPIO_Init+0x30c>)
 8005160:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005162:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005166:	60fb      	str	r3, [r7, #12]
 8005168:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800516a:	4a5b      	ldr	r2, [pc, #364]	@ (80052d8 <HAL_GPIO_Init+0x310>)
 800516c:	69fb      	ldr	r3, [r7, #28]
 800516e:	089b      	lsrs	r3, r3, #2
 8005170:	3302      	adds	r3, #2
 8005172:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005176:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005178:	69fb      	ldr	r3, [r7, #28]
 800517a:	f003 0303 	and.w	r3, r3, #3
 800517e:	009b      	lsls	r3, r3, #2
 8005180:	220f      	movs	r2, #15
 8005182:	fa02 f303 	lsl.w	r3, r2, r3
 8005186:	43db      	mvns	r3, r3
 8005188:	69ba      	ldr	r2, [r7, #24]
 800518a:	4013      	ands	r3, r2
 800518c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4a52      	ldr	r2, [pc, #328]	@ (80052dc <HAL_GPIO_Init+0x314>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d02b      	beq.n	80051ee <HAL_GPIO_Init+0x226>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	4a51      	ldr	r2, [pc, #324]	@ (80052e0 <HAL_GPIO_Init+0x318>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d025      	beq.n	80051ea <HAL_GPIO_Init+0x222>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	4a50      	ldr	r2, [pc, #320]	@ (80052e4 <HAL_GPIO_Init+0x31c>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d01f      	beq.n	80051e6 <HAL_GPIO_Init+0x21e>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	4a4f      	ldr	r2, [pc, #316]	@ (80052e8 <HAL_GPIO_Init+0x320>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d019      	beq.n	80051e2 <HAL_GPIO_Init+0x21a>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	4a4e      	ldr	r2, [pc, #312]	@ (80052ec <HAL_GPIO_Init+0x324>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d013      	beq.n	80051de <HAL_GPIO_Init+0x216>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	4a4d      	ldr	r2, [pc, #308]	@ (80052f0 <HAL_GPIO_Init+0x328>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d00d      	beq.n	80051da <HAL_GPIO_Init+0x212>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4a4c      	ldr	r2, [pc, #304]	@ (80052f4 <HAL_GPIO_Init+0x32c>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d007      	beq.n	80051d6 <HAL_GPIO_Init+0x20e>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	4a4b      	ldr	r2, [pc, #300]	@ (80052f8 <HAL_GPIO_Init+0x330>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d101      	bne.n	80051d2 <HAL_GPIO_Init+0x20a>
 80051ce:	2307      	movs	r3, #7
 80051d0:	e00e      	b.n	80051f0 <HAL_GPIO_Init+0x228>
 80051d2:	2308      	movs	r3, #8
 80051d4:	e00c      	b.n	80051f0 <HAL_GPIO_Init+0x228>
 80051d6:	2306      	movs	r3, #6
 80051d8:	e00a      	b.n	80051f0 <HAL_GPIO_Init+0x228>
 80051da:	2305      	movs	r3, #5
 80051dc:	e008      	b.n	80051f0 <HAL_GPIO_Init+0x228>
 80051de:	2304      	movs	r3, #4
 80051e0:	e006      	b.n	80051f0 <HAL_GPIO_Init+0x228>
 80051e2:	2303      	movs	r3, #3
 80051e4:	e004      	b.n	80051f0 <HAL_GPIO_Init+0x228>
 80051e6:	2302      	movs	r3, #2
 80051e8:	e002      	b.n	80051f0 <HAL_GPIO_Init+0x228>
 80051ea:	2301      	movs	r3, #1
 80051ec:	e000      	b.n	80051f0 <HAL_GPIO_Init+0x228>
 80051ee:	2300      	movs	r3, #0
 80051f0:	69fa      	ldr	r2, [r7, #28]
 80051f2:	f002 0203 	and.w	r2, r2, #3
 80051f6:	0092      	lsls	r2, r2, #2
 80051f8:	4093      	lsls	r3, r2
 80051fa:	69ba      	ldr	r2, [r7, #24]
 80051fc:	4313      	orrs	r3, r2
 80051fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005200:	4935      	ldr	r1, [pc, #212]	@ (80052d8 <HAL_GPIO_Init+0x310>)
 8005202:	69fb      	ldr	r3, [r7, #28]
 8005204:	089b      	lsrs	r3, r3, #2
 8005206:	3302      	adds	r3, #2
 8005208:	69ba      	ldr	r2, [r7, #24]
 800520a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800520e:	4b3b      	ldr	r3, [pc, #236]	@ (80052fc <HAL_GPIO_Init+0x334>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	43db      	mvns	r3, r3
 8005218:	69ba      	ldr	r2, [r7, #24]
 800521a:	4013      	ands	r3, r2
 800521c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005226:	2b00      	cmp	r3, #0
 8005228:	d003      	beq.n	8005232 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800522a:	69ba      	ldr	r2, [r7, #24]
 800522c:	693b      	ldr	r3, [r7, #16]
 800522e:	4313      	orrs	r3, r2
 8005230:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005232:	4a32      	ldr	r2, [pc, #200]	@ (80052fc <HAL_GPIO_Init+0x334>)
 8005234:	69bb      	ldr	r3, [r7, #24]
 8005236:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005238:	4b30      	ldr	r3, [pc, #192]	@ (80052fc <HAL_GPIO_Init+0x334>)
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	43db      	mvns	r3, r3
 8005242:	69ba      	ldr	r2, [r7, #24]
 8005244:	4013      	ands	r3, r2
 8005246:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005250:	2b00      	cmp	r3, #0
 8005252:	d003      	beq.n	800525c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005254:	69ba      	ldr	r2, [r7, #24]
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	4313      	orrs	r3, r2
 800525a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800525c:	4a27      	ldr	r2, [pc, #156]	@ (80052fc <HAL_GPIO_Init+0x334>)
 800525e:	69bb      	ldr	r3, [r7, #24]
 8005260:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005262:	4b26      	ldr	r3, [pc, #152]	@ (80052fc <HAL_GPIO_Init+0x334>)
 8005264:	689b      	ldr	r3, [r3, #8]
 8005266:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005268:	693b      	ldr	r3, [r7, #16]
 800526a:	43db      	mvns	r3, r3
 800526c:	69ba      	ldr	r2, [r7, #24]
 800526e:	4013      	ands	r3, r2
 8005270:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800527a:	2b00      	cmp	r3, #0
 800527c:	d003      	beq.n	8005286 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800527e:	69ba      	ldr	r2, [r7, #24]
 8005280:	693b      	ldr	r3, [r7, #16]
 8005282:	4313      	orrs	r3, r2
 8005284:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005286:	4a1d      	ldr	r2, [pc, #116]	@ (80052fc <HAL_GPIO_Init+0x334>)
 8005288:	69bb      	ldr	r3, [r7, #24]
 800528a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800528c:	4b1b      	ldr	r3, [pc, #108]	@ (80052fc <HAL_GPIO_Init+0x334>)
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	43db      	mvns	r3, r3
 8005296:	69ba      	ldr	r2, [r7, #24]
 8005298:	4013      	ands	r3, r2
 800529a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d003      	beq.n	80052b0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80052a8:	69ba      	ldr	r2, [r7, #24]
 80052aa:	693b      	ldr	r3, [r7, #16]
 80052ac:	4313      	orrs	r3, r2
 80052ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80052b0:	4a12      	ldr	r2, [pc, #72]	@ (80052fc <HAL_GPIO_Init+0x334>)
 80052b2:	69bb      	ldr	r3, [r7, #24]
 80052b4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80052b6:	69fb      	ldr	r3, [r7, #28]
 80052b8:	3301      	adds	r3, #1
 80052ba:	61fb      	str	r3, [r7, #28]
 80052bc:	69fb      	ldr	r3, [r7, #28]
 80052be:	2b0f      	cmp	r3, #15
 80052c0:	f67f ae90 	bls.w	8004fe4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80052c4:	bf00      	nop
 80052c6:	bf00      	nop
 80052c8:	3724      	adds	r7, #36	@ 0x24
 80052ca:	46bd      	mov	sp, r7
 80052cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d0:	4770      	bx	lr
 80052d2:	bf00      	nop
 80052d4:	40023800 	.word	0x40023800
 80052d8:	40013800 	.word	0x40013800
 80052dc:	40020000 	.word	0x40020000
 80052e0:	40020400 	.word	0x40020400
 80052e4:	40020800 	.word	0x40020800
 80052e8:	40020c00 	.word	0x40020c00
 80052ec:	40021000 	.word	0x40021000
 80052f0:	40021400 	.word	0x40021400
 80052f4:	40021800 	.word	0x40021800
 80052f8:	40021c00 	.word	0x40021c00
 80052fc:	40013c00 	.word	0x40013c00

08005300 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005300:	b480      	push	{r7}
 8005302:	b085      	sub	sp, #20
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	460b      	mov	r3, r1
 800530a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	691a      	ldr	r2, [r3, #16]
 8005310:	887b      	ldrh	r3, [r7, #2]
 8005312:	4013      	ands	r3, r2
 8005314:	2b00      	cmp	r3, #0
 8005316:	d002      	beq.n	800531e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005318:	2301      	movs	r3, #1
 800531a:	73fb      	strb	r3, [r7, #15]
 800531c:	e001      	b.n	8005322 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800531e:	2300      	movs	r3, #0
 8005320:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005322:	7bfb      	ldrb	r3, [r7, #15]
}
 8005324:	4618      	mov	r0, r3
 8005326:	3714      	adds	r7, #20
 8005328:	46bd      	mov	sp, r7
 800532a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532e:	4770      	bx	lr

08005330 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005330:	b480      	push	{r7}
 8005332:	b083      	sub	sp, #12
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
 8005338:	460b      	mov	r3, r1
 800533a:	807b      	strh	r3, [r7, #2]
 800533c:	4613      	mov	r3, r2
 800533e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005340:	787b      	ldrb	r3, [r7, #1]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d003      	beq.n	800534e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005346:	887a      	ldrh	r2, [r7, #2]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800534c:	e003      	b.n	8005356 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800534e:	887b      	ldrh	r3, [r7, #2]
 8005350:	041a      	lsls	r2, r3, #16
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	619a      	str	r2, [r3, #24]
}
 8005356:	bf00      	nop
 8005358:	370c      	adds	r7, #12
 800535a:	46bd      	mov	sp, r7
 800535c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005360:	4770      	bx	lr

08005362 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005362:	b480      	push	{r7}
 8005364:	b085      	sub	sp, #20
 8005366:	af00      	add	r7, sp, #0
 8005368:	6078      	str	r0, [r7, #4]
 800536a:	460b      	mov	r3, r1
 800536c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	695b      	ldr	r3, [r3, #20]
 8005372:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005374:	887a      	ldrh	r2, [r7, #2]
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	4013      	ands	r3, r2
 800537a:	041a      	lsls	r2, r3, #16
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	43d9      	mvns	r1, r3
 8005380:	887b      	ldrh	r3, [r7, #2]
 8005382:	400b      	ands	r3, r1
 8005384:	431a      	orrs	r2, r3
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	619a      	str	r2, [r3, #24]
}
 800538a:	bf00      	nop
 800538c:	3714      	adds	r7, #20
 800538e:	46bd      	mov	sp, r7
 8005390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005394:	4770      	bx	lr
	...

08005398 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b084      	sub	sp, #16
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d101      	bne.n	80053aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	e12b      	b.n	8005602 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053b0:	b2db      	uxtb	r3, r3
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d106      	bne.n	80053c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2200      	movs	r2, #0
 80053ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f7fc f95a 	bl	8001678 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2224      	movs	r2, #36	@ 0x24
 80053c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	681a      	ldr	r2, [r3, #0]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f022 0201 	bic.w	r2, r2, #1
 80053da:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	681a      	ldr	r2, [r3, #0]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80053ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	681a      	ldr	r2, [r3, #0]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80053fa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80053fc:	f001 fbfc 	bl	8006bf8 <HAL_RCC_GetPCLK1Freq>
 8005400:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	4a81      	ldr	r2, [pc, #516]	@ (800560c <HAL_I2C_Init+0x274>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d807      	bhi.n	800541c <HAL_I2C_Init+0x84>
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	4a80      	ldr	r2, [pc, #512]	@ (8005610 <HAL_I2C_Init+0x278>)
 8005410:	4293      	cmp	r3, r2
 8005412:	bf94      	ite	ls
 8005414:	2301      	movls	r3, #1
 8005416:	2300      	movhi	r3, #0
 8005418:	b2db      	uxtb	r3, r3
 800541a:	e006      	b.n	800542a <HAL_I2C_Init+0x92>
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	4a7d      	ldr	r2, [pc, #500]	@ (8005614 <HAL_I2C_Init+0x27c>)
 8005420:	4293      	cmp	r3, r2
 8005422:	bf94      	ite	ls
 8005424:	2301      	movls	r3, #1
 8005426:	2300      	movhi	r3, #0
 8005428:	b2db      	uxtb	r3, r3
 800542a:	2b00      	cmp	r3, #0
 800542c:	d001      	beq.n	8005432 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800542e:	2301      	movs	r3, #1
 8005430:	e0e7      	b.n	8005602 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	4a78      	ldr	r2, [pc, #480]	@ (8005618 <HAL_I2C_Init+0x280>)
 8005436:	fba2 2303 	umull	r2, r3, r2, r3
 800543a:	0c9b      	lsrs	r3, r3, #18
 800543c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	68ba      	ldr	r2, [r7, #8]
 800544e:	430a      	orrs	r2, r1
 8005450:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	6a1b      	ldr	r3, [r3, #32]
 8005458:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	4a6a      	ldr	r2, [pc, #424]	@ (800560c <HAL_I2C_Init+0x274>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d802      	bhi.n	800546c <HAL_I2C_Init+0xd4>
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	3301      	adds	r3, #1
 800546a:	e009      	b.n	8005480 <HAL_I2C_Init+0xe8>
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005472:	fb02 f303 	mul.w	r3, r2, r3
 8005476:	4a69      	ldr	r2, [pc, #420]	@ (800561c <HAL_I2C_Init+0x284>)
 8005478:	fba2 2303 	umull	r2, r3, r2, r3
 800547c:	099b      	lsrs	r3, r3, #6
 800547e:	3301      	adds	r3, #1
 8005480:	687a      	ldr	r2, [r7, #4]
 8005482:	6812      	ldr	r2, [r2, #0]
 8005484:	430b      	orrs	r3, r1
 8005486:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	69db      	ldr	r3, [r3, #28]
 800548e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005492:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	495c      	ldr	r1, [pc, #368]	@ (800560c <HAL_I2C_Init+0x274>)
 800549c:	428b      	cmp	r3, r1
 800549e:	d819      	bhi.n	80054d4 <HAL_I2C_Init+0x13c>
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	1e59      	subs	r1, r3, #1
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	005b      	lsls	r3, r3, #1
 80054aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80054ae:	1c59      	adds	r1, r3, #1
 80054b0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80054b4:	400b      	ands	r3, r1
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d00a      	beq.n	80054d0 <HAL_I2C_Init+0x138>
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	1e59      	subs	r1, r3, #1
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	005b      	lsls	r3, r3, #1
 80054c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80054c8:	3301      	adds	r3, #1
 80054ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054ce:	e051      	b.n	8005574 <HAL_I2C_Init+0x1dc>
 80054d0:	2304      	movs	r3, #4
 80054d2:	e04f      	b.n	8005574 <HAL_I2C_Init+0x1dc>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d111      	bne.n	8005500 <HAL_I2C_Init+0x168>
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	1e58      	subs	r0, r3, #1
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6859      	ldr	r1, [r3, #4]
 80054e4:	460b      	mov	r3, r1
 80054e6:	005b      	lsls	r3, r3, #1
 80054e8:	440b      	add	r3, r1
 80054ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80054ee:	3301      	adds	r3, #1
 80054f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	bf0c      	ite	eq
 80054f8:	2301      	moveq	r3, #1
 80054fa:	2300      	movne	r3, #0
 80054fc:	b2db      	uxtb	r3, r3
 80054fe:	e012      	b.n	8005526 <HAL_I2C_Init+0x18e>
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	1e58      	subs	r0, r3, #1
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6859      	ldr	r1, [r3, #4]
 8005508:	460b      	mov	r3, r1
 800550a:	009b      	lsls	r3, r3, #2
 800550c:	440b      	add	r3, r1
 800550e:	0099      	lsls	r1, r3, #2
 8005510:	440b      	add	r3, r1
 8005512:	fbb0 f3f3 	udiv	r3, r0, r3
 8005516:	3301      	adds	r3, #1
 8005518:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800551c:	2b00      	cmp	r3, #0
 800551e:	bf0c      	ite	eq
 8005520:	2301      	moveq	r3, #1
 8005522:	2300      	movne	r3, #0
 8005524:	b2db      	uxtb	r3, r3
 8005526:	2b00      	cmp	r3, #0
 8005528:	d001      	beq.n	800552e <HAL_I2C_Init+0x196>
 800552a:	2301      	movs	r3, #1
 800552c:	e022      	b.n	8005574 <HAL_I2C_Init+0x1dc>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	689b      	ldr	r3, [r3, #8]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d10e      	bne.n	8005554 <HAL_I2C_Init+0x1bc>
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	1e58      	subs	r0, r3, #1
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6859      	ldr	r1, [r3, #4]
 800553e:	460b      	mov	r3, r1
 8005540:	005b      	lsls	r3, r3, #1
 8005542:	440b      	add	r3, r1
 8005544:	fbb0 f3f3 	udiv	r3, r0, r3
 8005548:	3301      	adds	r3, #1
 800554a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800554e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005552:	e00f      	b.n	8005574 <HAL_I2C_Init+0x1dc>
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	1e58      	subs	r0, r3, #1
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6859      	ldr	r1, [r3, #4]
 800555c:	460b      	mov	r3, r1
 800555e:	009b      	lsls	r3, r3, #2
 8005560:	440b      	add	r3, r1
 8005562:	0099      	lsls	r1, r3, #2
 8005564:	440b      	add	r3, r1
 8005566:	fbb0 f3f3 	udiv	r3, r0, r3
 800556a:	3301      	adds	r3, #1
 800556c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005570:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005574:	6879      	ldr	r1, [r7, #4]
 8005576:	6809      	ldr	r1, [r1, #0]
 8005578:	4313      	orrs	r3, r2
 800557a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	69da      	ldr	r2, [r3, #28]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6a1b      	ldr	r3, [r3, #32]
 800558e:	431a      	orrs	r2, r3
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	430a      	orrs	r2, r1
 8005596:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	689b      	ldr	r3, [r3, #8]
 800559e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80055a2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80055a6:	687a      	ldr	r2, [r7, #4]
 80055a8:	6911      	ldr	r1, [r2, #16]
 80055aa:	687a      	ldr	r2, [r7, #4]
 80055ac:	68d2      	ldr	r2, [r2, #12]
 80055ae:	4311      	orrs	r1, r2
 80055b0:	687a      	ldr	r2, [r7, #4]
 80055b2:	6812      	ldr	r2, [r2, #0]
 80055b4:	430b      	orrs	r3, r1
 80055b6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	68db      	ldr	r3, [r3, #12]
 80055be:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	695a      	ldr	r2, [r3, #20]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	699b      	ldr	r3, [r3, #24]
 80055ca:	431a      	orrs	r2, r3
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	430a      	orrs	r2, r1
 80055d2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f042 0201 	orr.w	r2, r2, #1
 80055e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2200      	movs	r2, #0
 80055e8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2220      	movs	r2, #32
 80055ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2200      	movs	r2, #0
 80055f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2200      	movs	r2, #0
 80055fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005600:	2300      	movs	r3, #0
}
 8005602:	4618      	mov	r0, r3
 8005604:	3710      	adds	r7, #16
 8005606:	46bd      	mov	sp, r7
 8005608:	bd80      	pop	{r7, pc}
 800560a:	bf00      	nop
 800560c:	000186a0 	.word	0x000186a0
 8005610:	001e847f 	.word	0x001e847f
 8005614:	003d08ff 	.word	0x003d08ff
 8005618:	431bde83 	.word	0x431bde83
 800561c:	10624dd3 	.word	0x10624dd3

08005620 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b088      	sub	sp, #32
 8005624:	af02      	add	r7, sp, #8
 8005626:	60f8      	str	r0, [r7, #12]
 8005628:	4608      	mov	r0, r1
 800562a:	4611      	mov	r1, r2
 800562c:	461a      	mov	r2, r3
 800562e:	4603      	mov	r3, r0
 8005630:	817b      	strh	r3, [r7, #10]
 8005632:	460b      	mov	r3, r1
 8005634:	813b      	strh	r3, [r7, #8]
 8005636:	4613      	mov	r3, r2
 8005638:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800563a:	f7fe fe37 	bl	80042ac <HAL_GetTick>
 800563e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005646:	b2db      	uxtb	r3, r3
 8005648:	2b20      	cmp	r3, #32
 800564a:	f040 80d9 	bne.w	8005800 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	9300      	str	r3, [sp, #0]
 8005652:	2319      	movs	r3, #25
 8005654:	2201      	movs	r2, #1
 8005656:	496d      	ldr	r1, [pc, #436]	@ (800580c <HAL_I2C_Mem_Write+0x1ec>)
 8005658:	68f8      	ldr	r0, [r7, #12]
 800565a:	f000 fc7f 	bl	8005f5c <I2C_WaitOnFlagUntilTimeout>
 800565e:	4603      	mov	r3, r0
 8005660:	2b00      	cmp	r3, #0
 8005662:	d001      	beq.n	8005668 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005664:	2302      	movs	r3, #2
 8005666:	e0cc      	b.n	8005802 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800566e:	2b01      	cmp	r3, #1
 8005670:	d101      	bne.n	8005676 <HAL_I2C_Mem_Write+0x56>
 8005672:	2302      	movs	r3, #2
 8005674:	e0c5      	b.n	8005802 <HAL_I2C_Mem_Write+0x1e2>
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2201      	movs	r2, #1
 800567a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f003 0301 	and.w	r3, r3, #1
 8005688:	2b01      	cmp	r3, #1
 800568a:	d007      	beq.n	800569c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	681a      	ldr	r2, [r3, #0]
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f042 0201 	orr.w	r2, r2, #1
 800569a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	681a      	ldr	r2, [r3, #0]
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80056aa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2221      	movs	r2, #33	@ 0x21
 80056b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	2240      	movs	r2, #64	@ 0x40
 80056b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2200      	movs	r2, #0
 80056c0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6a3a      	ldr	r2, [r7, #32]
 80056c6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80056cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056d2:	b29a      	uxth	r2, r3
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	4a4d      	ldr	r2, [pc, #308]	@ (8005810 <HAL_I2C_Mem_Write+0x1f0>)
 80056dc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80056de:	88f8      	ldrh	r0, [r7, #6]
 80056e0:	893a      	ldrh	r2, [r7, #8]
 80056e2:	8979      	ldrh	r1, [r7, #10]
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	9301      	str	r3, [sp, #4]
 80056e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ea:	9300      	str	r3, [sp, #0]
 80056ec:	4603      	mov	r3, r0
 80056ee:	68f8      	ldr	r0, [r7, #12]
 80056f0:	f000 fab6 	bl	8005c60 <I2C_RequestMemoryWrite>
 80056f4:	4603      	mov	r3, r0
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d052      	beq.n	80057a0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80056fa:	2301      	movs	r3, #1
 80056fc:	e081      	b.n	8005802 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056fe:	697a      	ldr	r2, [r7, #20]
 8005700:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005702:	68f8      	ldr	r0, [r7, #12]
 8005704:	f000 fd00 	bl	8006108 <I2C_WaitOnTXEFlagUntilTimeout>
 8005708:	4603      	mov	r3, r0
 800570a:	2b00      	cmp	r3, #0
 800570c:	d00d      	beq.n	800572a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005712:	2b04      	cmp	r3, #4
 8005714:	d107      	bne.n	8005726 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	681a      	ldr	r2, [r3, #0]
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005724:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e06b      	b.n	8005802 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800572e:	781a      	ldrb	r2, [r3, #0]
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800573a:	1c5a      	adds	r2, r3, #1
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005744:	3b01      	subs	r3, #1
 8005746:	b29a      	uxth	r2, r3
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005750:	b29b      	uxth	r3, r3
 8005752:	3b01      	subs	r3, #1
 8005754:	b29a      	uxth	r2, r3
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	695b      	ldr	r3, [r3, #20]
 8005760:	f003 0304 	and.w	r3, r3, #4
 8005764:	2b04      	cmp	r3, #4
 8005766:	d11b      	bne.n	80057a0 <HAL_I2C_Mem_Write+0x180>
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800576c:	2b00      	cmp	r3, #0
 800576e:	d017      	beq.n	80057a0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005774:	781a      	ldrb	r2, [r3, #0]
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005780:	1c5a      	adds	r2, r3, #1
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800578a:	3b01      	subs	r3, #1
 800578c:	b29a      	uxth	r2, r3
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005796:	b29b      	uxth	r3, r3
 8005798:	3b01      	subs	r3, #1
 800579a:	b29a      	uxth	r2, r3
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d1aa      	bne.n	80056fe <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80057a8:	697a      	ldr	r2, [r7, #20]
 80057aa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80057ac:	68f8      	ldr	r0, [r7, #12]
 80057ae:	f000 fcec 	bl	800618a <I2C_WaitOnBTFFlagUntilTimeout>
 80057b2:	4603      	mov	r3, r0
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d00d      	beq.n	80057d4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057bc:	2b04      	cmp	r3, #4
 80057be:	d107      	bne.n	80057d0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057ce:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80057d0:	2301      	movs	r3, #1
 80057d2:	e016      	b.n	8005802 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	681a      	ldr	r2, [r3, #0]
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	2220      	movs	r2, #32
 80057e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2200      	movs	r2, #0
 80057f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2200      	movs	r2, #0
 80057f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80057fc:	2300      	movs	r3, #0
 80057fe:	e000      	b.n	8005802 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005800:	2302      	movs	r3, #2
  }
}
 8005802:	4618      	mov	r0, r3
 8005804:	3718      	adds	r7, #24
 8005806:	46bd      	mov	sp, r7
 8005808:	bd80      	pop	{r7, pc}
 800580a:	bf00      	nop
 800580c:	00100002 	.word	0x00100002
 8005810:	ffff0000 	.word	0xffff0000

08005814 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b08c      	sub	sp, #48	@ 0x30
 8005818:	af02      	add	r7, sp, #8
 800581a:	60f8      	str	r0, [r7, #12]
 800581c:	4608      	mov	r0, r1
 800581e:	4611      	mov	r1, r2
 8005820:	461a      	mov	r2, r3
 8005822:	4603      	mov	r3, r0
 8005824:	817b      	strh	r3, [r7, #10]
 8005826:	460b      	mov	r3, r1
 8005828:	813b      	strh	r3, [r7, #8]
 800582a:	4613      	mov	r3, r2
 800582c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800582e:	f7fe fd3d 	bl	80042ac <HAL_GetTick>
 8005832:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800583a:	b2db      	uxtb	r3, r3
 800583c:	2b20      	cmp	r3, #32
 800583e:	f040 8208 	bne.w	8005c52 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005844:	9300      	str	r3, [sp, #0]
 8005846:	2319      	movs	r3, #25
 8005848:	2201      	movs	r2, #1
 800584a:	497b      	ldr	r1, [pc, #492]	@ (8005a38 <HAL_I2C_Mem_Read+0x224>)
 800584c:	68f8      	ldr	r0, [r7, #12]
 800584e:	f000 fb85 	bl	8005f5c <I2C_WaitOnFlagUntilTimeout>
 8005852:	4603      	mov	r3, r0
 8005854:	2b00      	cmp	r3, #0
 8005856:	d001      	beq.n	800585c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005858:	2302      	movs	r3, #2
 800585a:	e1fb      	b.n	8005c54 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005862:	2b01      	cmp	r3, #1
 8005864:	d101      	bne.n	800586a <HAL_I2C_Mem_Read+0x56>
 8005866:	2302      	movs	r3, #2
 8005868:	e1f4      	b.n	8005c54 <HAL_I2C_Mem_Read+0x440>
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2201      	movs	r2, #1
 800586e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f003 0301 	and.w	r3, r3, #1
 800587c:	2b01      	cmp	r3, #1
 800587e:	d007      	beq.n	8005890 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	681a      	ldr	r2, [r3, #0]
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f042 0201 	orr.w	r2, r2, #1
 800588e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	681a      	ldr	r2, [r3, #0]
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800589e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2222      	movs	r2, #34	@ 0x22
 80058a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	2240      	movs	r2, #64	@ 0x40
 80058ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2200      	movs	r2, #0
 80058b4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058ba:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80058c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058c6:	b29a      	uxth	r2, r3
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	4a5b      	ldr	r2, [pc, #364]	@ (8005a3c <HAL_I2C_Mem_Read+0x228>)
 80058d0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80058d2:	88f8      	ldrh	r0, [r7, #6]
 80058d4:	893a      	ldrh	r2, [r7, #8]
 80058d6:	8979      	ldrh	r1, [r7, #10]
 80058d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058da:	9301      	str	r3, [sp, #4]
 80058dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058de:	9300      	str	r3, [sp, #0]
 80058e0:	4603      	mov	r3, r0
 80058e2:	68f8      	ldr	r0, [r7, #12]
 80058e4:	f000 fa52 	bl	8005d8c <I2C_RequestMemoryRead>
 80058e8:	4603      	mov	r3, r0
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d001      	beq.n	80058f2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80058ee:	2301      	movs	r3, #1
 80058f0:	e1b0      	b.n	8005c54 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d113      	bne.n	8005922 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058fa:	2300      	movs	r3, #0
 80058fc:	623b      	str	r3, [r7, #32]
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	695b      	ldr	r3, [r3, #20]
 8005904:	623b      	str	r3, [r7, #32]
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	699b      	ldr	r3, [r3, #24]
 800590c:	623b      	str	r3, [r7, #32]
 800590e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	681a      	ldr	r2, [r3, #0]
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800591e:	601a      	str	r2, [r3, #0]
 8005920:	e184      	b.n	8005c2c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005926:	2b01      	cmp	r3, #1
 8005928:	d11b      	bne.n	8005962 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005938:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800593a:	2300      	movs	r3, #0
 800593c:	61fb      	str	r3, [r7, #28]
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	695b      	ldr	r3, [r3, #20]
 8005944:	61fb      	str	r3, [r7, #28]
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	699b      	ldr	r3, [r3, #24]
 800594c:	61fb      	str	r3, [r7, #28]
 800594e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	681a      	ldr	r2, [r3, #0]
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800595e:	601a      	str	r2, [r3, #0]
 8005960:	e164      	b.n	8005c2c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005966:	2b02      	cmp	r3, #2
 8005968:	d11b      	bne.n	80059a2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	681a      	ldr	r2, [r3, #0]
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005978:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	681a      	ldr	r2, [r3, #0]
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005988:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800598a:	2300      	movs	r3, #0
 800598c:	61bb      	str	r3, [r7, #24]
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	695b      	ldr	r3, [r3, #20]
 8005994:	61bb      	str	r3, [r7, #24]
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	699b      	ldr	r3, [r3, #24]
 800599c:	61bb      	str	r3, [r7, #24]
 800599e:	69bb      	ldr	r3, [r7, #24]
 80059a0:	e144      	b.n	8005c2c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059a2:	2300      	movs	r3, #0
 80059a4:	617b      	str	r3, [r7, #20]
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	695b      	ldr	r3, [r3, #20]
 80059ac:	617b      	str	r3, [r7, #20]
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	699b      	ldr	r3, [r3, #24]
 80059b4:	617b      	str	r3, [r7, #20]
 80059b6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80059b8:	e138      	b.n	8005c2c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059be:	2b03      	cmp	r3, #3
 80059c0:	f200 80f1 	bhi.w	8005ba6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d123      	bne.n	8005a14 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80059cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059ce:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80059d0:	68f8      	ldr	r0, [r7, #12]
 80059d2:	f000 fc1b 	bl	800620c <I2C_WaitOnRXNEFlagUntilTimeout>
 80059d6:	4603      	mov	r3, r0
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d001      	beq.n	80059e0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80059dc:	2301      	movs	r3, #1
 80059de:	e139      	b.n	8005c54 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	691a      	ldr	r2, [r3, #16]
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059ea:	b2d2      	uxtb	r2, r2
 80059ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059f2:	1c5a      	adds	r2, r3, #1
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059fc:	3b01      	subs	r3, #1
 80059fe:	b29a      	uxth	r2, r3
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a08:	b29b      	uxth	r3, r3
 8005a0a:	3b01      	subs	r3, #1
 8005a0c:	b29a      	uxth	r2, r3
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005a12:	e10b      	b.n	8005c2c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a18:	2b02      	cmp	r3, #2
 8005a1a:	d14e      	bne.n	8005aba <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a1e:	9300      	str	r3, [sp, #0]
 8005a20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a22:	2200      	movs	r2, #0
 8005a24:	4906      	ldr	r1, [pc, #24]	@ (8005a40 <HAL_I2C_Mem_Read+0x22c>)
 8005a26:	68f8      	ldr	r0, [r7, #12]
 8005a28:	f000 fa98 	bl	8005f5c <I2C_WaitOnFlagUntilTimeout>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d008      	beq.n	8005a44 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005a32:	2301      	movs	r3, #1
 8005a34:	e10e      	b.n	8005c54 <HAL_I2C_Mem_Read+0x440>
 8005a36:	bf00      	nop
 8005a38:	00100002 	.word	0x00100002
 8005a3c:	ffff0000 	.word	0xffff0000
 8005a40:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	681a      	ldr	r2, [r3, #0]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a52:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	691a      	ldr	r2, [r3, #16]
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a5e:	b2d2      	uxtb	r2, r2
 8005a60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a66:	1c5a      	adds	r2, r3, #1
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a70:	3b01      	subs	r3, #1
 8005a72:	b29a      	uxth	r2, r3
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a7c:	b29b      	uxth	r3, r3
 8005a7e:	3b01      	subs	r3, #1
 8005a80:	b29a      	uxth	r2, r3
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	691a      	ldr	r2, [r3, #16]
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a90:	b2d2      	uxtb	r2, r2
 8005a92:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a98:	1c5a      	adds	r2, r3, #1
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005aa2:	3b01      	subs	r3, #1
 8005aa4:	b29a      	uxth	r2, r3
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005aae:	b29b      	uxth	r3, r3
 8005ab0:	3b01      	subs	r3, #1
 8005ab2:	b29a      	uxth	r2, r3
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005ab8:	e0b8      	b.n	8005c2c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005abc:	9300      	str	r3, [sp, #0]
 8005abe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	4966      	ldr	r1, [pc, #408]	@ (8005c5c <HAL_I2C_Mem_Read+0x448>)
 8005ac4:	68f8      	ldr	r0, [r7, #12]
 8005ac6:	f000 fa49 	bl	8005f5c <I2C_WaitOnFlagUntilTimeout>
 8005aca:	4603      	mov	r3, r0
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d001      	beq.n	8005ad4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	e0bf      	b.n	8005c54 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ae2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	691a      	ldr	r2, [r3, #16]
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aee:	b2d2      	uxtb	r2, r2
 8005af0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005af6:	1c5a      	adds	r2, r3, #1
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b00:	3b01      	subs	r3, #1
 8005b02:	b29a      	uxth	r2, r3
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b0c:	b29b      	uxth	r3, r3
 8005b0e:	3b01      	subs	r3, #1
 8005b10:	b29a      	uxth	r2, r3
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b18:	9300      	str	r3, [sp, #0]
 8005b1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	494f      	ldr	r1, [pc, #316]	@ (8005c5c <HAL_I2C_Mem_Read+0x448>)
 8005b20:	68f8      	ldr	r0, [r7, #12]
 8005b22:	f000 fa1b 	bl	8005f5c <I2C_WaitOnFlagUntilTimeout>
 8005b26:	4603      	mov	r3, r0
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d001      	beq.n	8005b30 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	e091      	b.n	8005c54 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	681a      	ldr	r2, [r3, #0]
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b3e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	691a      	ldr	r2, [r3, #16]
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b4a:	b2d2      	uxtb	r2, r2
 8005b4c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b52:	1c5a      	adds	r2, r3, #1
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b5c:	3b01      	subs	r3, #1
 8005b5e:	b29a      	uxth	r2, r3
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b68:	b29b      	uxth	r3, r3
 8005b6a:	3b01      	subs	r3, #1
 8005b6c:	b29a      	uxth	r2, r3
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	691a      	ldr	r2, [r3, #16]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b7c:	b2d2      	uxtb	r2, r2
 8005b7e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b84:	1c5a      	adds	r2, r3, #1
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b8e:	3b01      	subs	r3, #1
 8005b90:	b29a      	uxth	r2, r3
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b9a:	b29b      	uxth	r3, r3
 8005b9c:	3b01      	subs	r3, #1
 8005b9e:	b29a      	uxth	r2, r3
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005ba4:	e042      	b.n	8005c2c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ba6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ba8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005baa:	68f8      	ldr	r0, [r7, #12]
 8005bac:	f000 fb2e 	bl	800620c <I2C_WaitOnRXNEFlagUntilTimeout>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d001      	beq.n	8005bba <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e04c      	b.n	8005c54 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	691a      	ldr	r2, [r3, #16]
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc4:	b2d2      	uxtb	r2, r2
 8005bc6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bcc:	1c5a      	adds	r2, r3, #1
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bd6:	3b01      	subs	r3, #1
 8005bd8:	b29a      	uxth	r2, r3
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005be2:	b29b      	uxth	r3, r3
 8005be4:	3b01      	subs	r3, #1
 8005be6:	b29a      	uxth	r2, r3
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	695b      	ldr	r3, [r3, #20]
 8005bf2:	f003 0304 	and.w	r3, r3, #4
 8005bf6:	2b04      	cmp	r3, #4
 8005bf8:	d118      	bne.n	8005c2c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	691a      	ldr	r2, [r3, #16]
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c04:	b2d2      	uxtb	r2, r2
 8005c06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c0c:	1c5a      	adds	r2, r3, #1
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c16:	3b01      	subs	r3, #1
 8005c18:	b29a      	uxth	r2, r3
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c22:	b29b      	uxth	r3, r3
 8005c24:	3b01      	subs	r3, #1
 8005c26:	b29a      	uxth	r2, r3
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	f47f aec2 	bne.w	80059ba <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2220      	movs	r2, #32
 8005c3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	2200      	movs	r2, #0
 8005c42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005c4e:	2300      	movs	r3, #0
 8005c50:	e000      	b.n	8005c54 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005c52:	2302      	movs	r3, #2
  }
}
 8005c54:	4618      	mov	r0, r3
 8005c56:	3728      	adds	r7, #40	@ 0x28
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bd80      	pop	{r7, pc}
 8005c5c:	00010004 	.word	0x00010004

08005c60 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b088      	sub	sp, #32
 8005c64:	af02      	add	r7, sp, #8
 8005c66:	60f8      	str	r0, [r7, #12]
 8005c68:	4608      	mov	r0, r1
 8005c6a:	4611      	mov	r1, r2
 8005c6c:	461a      	mov	r2, r3
 8005c6e:	4603      	mov	r3, r0
 8005c70:	817b      	strh	r3, [r7, #10]
 8005c72:	460b      	mov	r3, r1
 8005c74:	813b      	strh	r3, [r7, #8]
 8005c76:	4613      	mov	r3, r2
 8005c78:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	681a      	ldr	r2, [r3, #0]
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c88:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c8c:	9300      	str	r3, [sp, #0]
 8005c8e:	6a3b      	ldr	r3, [r7, #32]
 8005c90:	2200      	movs	r2, #0
 8005c92:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005c96:	68f8      	ldr	r0, [r7, #12]
 8005c98:	f000 f960 	bl	8005f5c <I2C_WaitOnFlagUntilTimeout>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d00d      	beq.n	8005cbe <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005cb0:	d103      	bne.n	8005cba <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005cb8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	e05f      	b.n	8005d7e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005cbe:	897b      	ldrh	r3, [r7, #10]
 8005cc0:	b2db      	uxtb	r3, r3
 8005cc2:	461a      	mov	r2, r3
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005ccc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd0:	6a3a      	ldr	r2, [r7, #32]
 8005cd2:	492d      	ldr	r1, [pc, #180]	@ (8005d88 <I2C_RequestMemoryWrite+0x128>)
 8005cd4:	68f8      	ldr	r0, [r7, #12]
 8005cd6:	f000 f998 	bl	800600a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d001      	beq.n	8005ce4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e04c      	b.n	8005d7e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	617b      	str	r3, [r7, #20]
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	695b      	ldr	r3, [r3, #20]
 8005cee:	617b      	str	r3, [r7, #20]
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	699b      	ldr	r3, [r3, #24]
 8005cf6:	617b      	str	r3, [r7, #20]
 8005cf8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005cfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cfc:	6a39      	ldr	r1, [r7, #32]
 8005cfe:	68f8      	ldr	r0, [r7, #12]
 8005d00:	f000 fa02 	bl	8006108 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d04:	4603      	mov	r3, r0
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d00d      	beq.n	8005d26 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d0e:	2b04      	cmp	r3, #4
 8005d10:	d107      	bne.n	8005d22 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	681a      	ldr	r2, [r3, #0]
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d20:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005d22:	2301      	movs	r3, #1
 8005d24:	e02b      	b.n	8005d7e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005d26:	88fb      	ldrh	r3, [r7, #6]
 8005d28:	2b01      	cmp	r3, #1
 8005d2a:	d105      	bne.n	8005d38 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d2c:	893b      	ldrh	r3, [r7, #8]
 8005d2e:	b2da      	uxtb	r2, r3
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	611a      	str	r2, [r3, #16]
 8005d36:	e021      	b.n	8005d7c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005d38:	893b      	ldrh	r3, [r7, #8]
 8005d3a:	0a1b      	lsrs	r3, r3, #8
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	b2da      	uxtb	r2, r3
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d48:	6a39      	ldr	r1, [r7, #32]
 8005d4a:	68f8      	ldr	r0, [r7, #12]
 8005d4c:	f000 f9dc 	bl	8006108 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d50:	4603      	mov	r3, r0
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d00d      	beq.n	8005d72 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d5a:	2b04      	cmp	r3, #4
 8005d5c:	d107      	bne.n	8005d6e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	681a      	ldr	r2, [r3, #0]
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d6c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	e005      	b.n	8005d7e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d72:	893b      	ldrh	r3, [r7, #8]
 8005d74:	b2da      	uxtb	r2, r3
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005d7c:	2300      	movs	r3, #0
}
 8005d7e:	4618      	mov	r0, r3
 8005d80:	3718      	adds	r7, #24
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bd80      	pop	{r7, pc}
 8005d86:	bf00      	nop
 8005d88:	00010002 	.word	0x00010002

08005d8c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b088      	sub	sp, #32
 8005d90:	af02      	add	r7, sp, #8
 8005d92:	60f8      	str	r0, [r7, #12]
 8005d94:	4608      	mov	r0, r1
 8005d96:	4611      	mov	r1, r2
 8005d98:	461a      	mov	r2, r3
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	817b      	strh	r3, [r7, #10]
 8005d9e:	460b      	mov	r3, r1
 8005da0:	813b      	strh	r3, [r7, #8]
 8005da2:	4613      	mov	r3, r2
 8005da4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005db4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005dc4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dc8:	9300      	str	r3, [sp, #0]
 8005dca:	6a3b      	ldr	r3, [r7, #32]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005dd2:	68f8      	ldr	r0, [r7, #12]
 8005dd4:	f000 f8c2 	bl	8005f5c <I2C_WaitOnFlagUntilTimeout>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d00d      	beq.n	8005dfa <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005de8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005dec:	d103      	bne.n	8005df6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005df4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005df6:	2303      	movs	r3, #3
 8005df8:	e0aa      	b.n	8005f50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005dfa:	897b      	ldrh	r3, [r7, #10]
 8005dfc:	b2db      	uxtb	r3, r3
 8005dfe:	461a      	mov	r2, r3
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005e08:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e0c:	6a3a      	ldr	r2, [r7, #32]
 8005e0e:	4952      	ldr	r1, [pc, #328]	@ (8005f58 <I2C_RequestMemoryRead+0x1cc>)
 8005e10:	68f8      	ldr	r0, [r7, #12]
 8005e12:	f000 f8fa 	bl	800600a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005e16:	4603      	mov	r3, r0
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d001      	beq.n	8005e20 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	e097      	b.n	8005f50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e20:	2300      	movs	r3, #0
 8005e22:	617b      	str	r3, [r7, #20]
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	695b      	ldr	r3, [r3, #20]
 8005e2a:	617b      	str	r3, [r7, #20]
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	699b      	ldr	r3, [r3, #24]
 8005e32:	617b      	str	r3, [r7, #20]
 8005e34:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e38:	6a39      	ldr	r1, [r7, #32]
 8005e3a:	68f8      	ldr	r0, [r7, #12]
 8005e3c:	f000 f964 	bl	8006108 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e40:	4603      	mov	r3, r0
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d00d      	beq.n	8005e62 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e4a:	2b04      	cmp	r3, #4
 8005e4c:	d107      	bne.n	8005e5e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	681a      	ldr	r2, [r3, #0]
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e5c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e076      	b.n	8005f50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005e62:	88fb      	ldrh	r3, [r7, #6]
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	d105      	bne.n	8005e74 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e68:	893b      	ldrh	r3, [r7, #8]
 8005e6a:	b2da      	uxtb	r2, r3
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	611a      	str	r2, [r3, #16]
 8005e72:	e021      	b.n	8005eb8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005e74:	893b      	ldrh	r3, [r7, #8]
 8005e76:	0a1b      	lsrs	r3, r3, #8
 8005e78:	b29b      	uxth	r3, r3
 8005e7a:	b2da      	uxtb	r2, r3
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e84:	6a39      	ldr	r1, [r7, #32]
 8005e86:	68f8      	ldr	r0, [r7, #12]
 8005e88:	f000 f93e 	bl	8006108 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d00d      	beq.n	8005eae <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e96:	2b04      	cmp	r3, #4
 8005e98:	d107      	bne.n	8005eaa <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	681a      	ldr	r2, [r3, #0]
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ea8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	e050      	b.n	8005f50 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005eae:	893b      	ldrh	r3, [r7, #8]
 8005eb0:	b2da      	uxtb	r2, r3
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005eb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005eba:	6a39      	ldr	r1, [r7, #32]
 8005ebc:	68f8      	ldr	r0, [r7, #12]
 8005ebe:	f000 f923 	bl	8006108 <I2C_WaitOnTXEFlagUntilTimeout>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d00d      	beq.n	8005ee4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ecc:	2b04      	cmp	r3, #4
 8005ece:	d107      	bne.n	8005ee0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	681a      	ldr	r2, [r3, #0]
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ede:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	e035      	b.n	8005f50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005ef2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ef6:	9300      	str	r3, [sp, #0]
 8005ef8:	6a3b      	ldr	r3, [r7, #32]
 8005efa:	2200      	movs	r2, #0
 8005efc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005f00:	68f8      	ldr	r0, [r7, #12]
 8005f02:	f000 f82b 	bl	8005f5c <I2C_WaitOnFlagUntilTimeout>
 8005f06:	4603      	mov	r3, r0
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d00d      	beq.n	8005f28 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f1a:	d103      	bne.n	8005f24 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005f22:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005f24:	2303      	movs	r3, #3
 8005f26:	e013      	b.n	8005f50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005f28:	897b      	ldrh	r3, [r7, #10]
 8005f2a:	b2db      	uxtb	r3, r3
 8005f2c:	f043 0301 	orr.w	r3, r3, #1
 8005f30:	b2da      	uxtb	r2, r3
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f3a:	6a3a      	ldr	r2, [r7, #32]
 8005f3c:	4906      	ldr	r1, [pc, #24]	@ (8005f58 <I2C_RequestMemoryRead+0x1cc>)
 8005f3e:	68f8      	ldr	r0, [r7, #12]
 8005f40:	f000 f863 	bl	800600a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005f44:	4603      	mov	r3, r0
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d001      	beq.n	8005f4e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	e000      	b.n	8005f50 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005f4e:	2300      	movs	r3, #0
}
 8005f50:	4618      	mov	r0, r3
 8005f52:	3718      	adds	r7, #24
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd80      	pop	{r7, pc}
 8005f58:	00010002 	.word	0x00010002

08005f5c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b084      	sub	sp, #16
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	60f8      	str	r0, [r7, #12]
 8005f64:	60b9      	str	r1, [r7, #8]
 8005f66:	603b      	str	r3, [r7, #0]
 8005f68:	4613      	mov	r3, r2
 8005f6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f6c:	e025      	b.n	8005fba <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f74:	d021      	beq.n	8005fba <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f76:	f7fe f999 	bl	80042ac <HAL_GetTick>
 8005f7a:	4602      	mov	r2, r0
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	1ad3      	subs	r3, r2, r3
 8005f80:	683a      	ldr	r2, [r7, #0]
 8005f82:	429a      	cmp	r2, r3
 8005f84:	d302      	bcc.n	8005f8c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d116      	bne.n	8005fba <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2200      	movs	r2, #0
 8005f90:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	2220      	movs	r2, #32
 8005f96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fa6:	f043 0220 	orr.w	r2, r3, #32
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	e023      	b.n	8006002 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005fba:	68bb      	ldr	r3, [r7, #8]
 8005fbc:	0c1b      	lsrs	r3, r3, #16
 8005fbe:	b2db      	uxtb	r3, r3
 8005fc0:	2b01      	cmp	r3, #1
 8005fc2:	d10d      	bne.n	8005fe0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	695b      	ldr	r3, [r3, #20]
 8005fca:	43da      	mvns	r2, r3
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	4013      	ands	r3, r2
 8005fd0:	b29b      	uxth	r3, r3
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	bf0c      	ite	eq
 8005fd6:	2301      	moveq	r3, #1
 8005fd8:	2300      	movne	r3, #0
 8005fda:	b2db      	uxtb	r3, r3
 8005fdc:	461a      	mov	r2, r3
 8005fde:	e00c      	b.n	8005ffa <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	699b      	ldr	r3, [r3, #24]
 8005fe6:	43da      	mvns	r2, r3
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	4013      	ands	r3, r2
 8005fec:	b29b      	uxth	r3, r3
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	bf0c      	ite	eq
 8005ff2:	2301      	moveq	r3, #1
 8005ff4:	2300      	movne	r3, #0
 8005ff6:	b2db      	uxtb	r3, r3
 8005ff8:	461a      	mov	r2, r3
 8005ffa:	79fb      	ldrb	r3, [r7, #7]
 8005ffc:	429a      	cmp	r2, r3
 8005ffe:	d0b6      	beq.n	8005f6e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006000:	2300      	movs	r3, #0
}
 8006002:	4618      	mov	r0, r3
 8006004:	3710      	adds	r7, #16
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}

0800600a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800600a:	b580      	push	{r7, lr}
 800600c:	b084      	sub	sp, #16
 800600e:	af00      	add	r7, sp, #0
 8006010:	60f8      	str	r0, [r7, #12]
 8006012:	60b9      	str	r1, [r7, #8]
 8006014:	607a      	str	r2, [r7, #4]
 8006016:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006018:	e051      	b.n	80060be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	695b      	ldr	r3, [r3, #20]
 8006020:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006024:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006028:	d123      	bne.n	8006072 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	681a      	ldr	r2, [r3, #0]
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006038:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006042:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	2200      	movs	r2, #0
 8006048:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2220      	movs	r2, #32
 800604e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2200      	movs	r2, #0
 8006056:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800605e:	f043 0204 	orr.w	r2, r3, #4
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2200      	movs	r2, #0
 800606a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800606e:	2301      	movs	r3, #1
 8006070:	e046      	b.n	8006100 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006078:	d021      	beq.n	80060be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800607a:	f7fe f917 	bl	80042ac <HAL_GetTick>
 800607e:	4602      	mov	r2, r0
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	1ad3      	subs	r3, r2, r3
 8006084:	687a      	ldr	r2, [r7, #4]
 8006086:	429a      	cmp	r2, r3
 8006088:	d302      	bcc.n	8006090 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d116      	bne.n	80060be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	2200      	movs	r2, #0
 8006094:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	2220      	movs	r2, #32
 800609a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	2200      	movs	r2, #0
 80060a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060aa:	f043 0220 	orr.w	r2, r3, #32
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	2200      	movs	r2, #0
 80060b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80060ba:	2301      	movs	r3, #1
 80060bc:	e020      	b.n	8006100 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	0c1b      	lsrs	r3, r3, #16
 80060c2:	b2db      	uxtb	r3, r3
 80060c4:	2b01      	cmp	r3, #1
 80060c6:	d10c      	bne.n	80060e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	695b      	ldr	r3, [r3, #20]
 80060ce:	43da      	mvns	r2, r3
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	4013      	ands	r3, r2
 80060d4:	b29b      	uxth	r3, r3
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	bf14      	ite	ne
 80060da:	2301      	movne	r3, #1
 80060dc:	2300      	moveq	r3, #0
 80060de:	b2db      	uxtb	r3, r3
 80060e0:	e00b      	b.n	80060fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	699b      	ldr	r3, [r3, #24]
 80060e8:	43da      	mvns	r2, r3
 80060ea:	68bb      	ldr	r3, [r7, #8]
 80060ec:	4013      	ands	r3, r2
 80060ee:	b29b      	uxth	r3, r3
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	bf14      	ite	ne
 80060f4:	2301      	movne	r3, #1
 80060f6:	2300      	moveq	r3, #0
 80060f8:	b2db      	uxtb	r3, r3
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d18d      	bne.n	800601a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80060fe:	2300      	movs	r3, #0
}
 8006100:	4618      	mov	r0, r3
 8006102:	3710      	adds	r7, #16
 8006104:	46bd      	mov	sp, r7
 8006106:	bd80      	pop	{r7, pc}

08006108 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b084      	sub	sp, #16
 800610c:	af00      	add	r7, sp, #0
 800610e:	60f8      	str	r0, [r7, #12]
 8006110:	60b9      	str	r1, [r7, #8]
 8006112:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006114:	e02d      	b.n	8006172 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006116:	68f8      	ldr	r0, [r7, #12]
 8006118:	f000 f8ce 	bl	80062b8 <I2C_IsAcknowledgeFailed>
 800611c:	4603      	mov	r3, r0
 800611e:	2b00      	cmp	r3, #0
 8006120:	d001      	beq.n	8006126 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006122:	2301      	movs	r3, #1
 8006124:	e02d      	b.n	8006182 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800612c:	d021      	beq.n	8006172 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800612e:	f7fe f8bd 	bl	80042ac <HAL_GetTick>
 8006132:	4602      	mov	r2, r0
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	1ad3      	subs	r3, r2, r3
 8006138:	68ba      	ldr	r2, [r7, #8]
 800613a:	429a      	cmp	r2, r3
 800613c:	d302      	bcc.n	8006144 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d116      	bne.n	8006172 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	2200      	movs	r2, #0
 8006148:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2220      	movs	r2, #32
 800614e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	2200      	movs	r2, #0
 8006156:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800615e:	f043 0220 	orr.w	r2, r3, #32
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	2200      	movs	r2, #0
 800616a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800616e:	2301      	movs	r3, #1
 8006170:	e007      	b.n	8006182 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	695b      	ldr	r3, [r3, #20]
 8006178:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800617c:	2b80      	cmp	r3, #128	@ 0x80
 800617e:	d1ca      	bne.n	8006116 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006180:	2300      	movs	r3, #0
}
 8006182:	4618      	mov	r0, r3
 8006184:	3710      	adds	r7, #16
 8006186:	46bd      	mov	sp, r7
 8006188:	bd80      	pop	{r7, pc}

0800618a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800618a:	b580      	push	{r7, lr}
 800618c:	b084      	sub	sp, #16
 800618e:	af00      	add	r7, sp, #0
 8006190:	60f8      	str	r0, [r7, #12]
 8006192:	60b9      	str	r1, [r7, #8]
 8006194:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006196:	e02d      	b.n	80061f4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006198:	68f8      	ldr	r0, [r7, #12]
 800619a:	f000 f88d 	bl	80062b8 <I2C_IsAcknowledgeFailed>
 800619e:	4603      	mov	r3, r0
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d001      	beq.n	80061a8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80061a4:	2301      	movs	r3, #1
 80061a6:	e02d      	b.n	8006204 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061ae:	d021      	beq.n	80061f4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061b0:	f7fe f87c 	bl	80042ac <HAL_GetTick>
 80061b4:	4602      	mov	r2, r0
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	1ad3      	subs	r3, r2, r3
 80061ba:	68ba      	ldr	r2, [r7, #8]
 80061bc:	429a      	cmp	r2, r3
 80061be:	d302      	bcc.n	80061c6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d116      	bne.n	80061f4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2200      	movs	r2, #0
 80061ca:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	2220      	movs	r2, #32
 80061d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	2200      	movs	r2, #0
 80061d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061e0:	f043 0220 	orr.w	r2, r3, #32
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	2200      	movs	r2, #0
 80061ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80061f0:	2301      	movs	r3, #1
 80061f2:	e007      	b.n	8006204 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	695b      	ldr	r3, [r3, #20]
 80061fa:	f003 0304 	and.w	r3, r3, #4
 80061fe:	2b04      	cmp	r3, #4
 8006200:	d1ca      	bne.n	8006198 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006202:	2300      	movs	r3, #0
}
 8006204:	4618      	mov	r0, r3
 8006206:	3710      	adds	r7, #16
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}

0800620c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b084      	sub	sp, #16
 8006210:	af00      	add	r7, sp, #0
 8006212:	60f8      	str	r0, [r7, #12]
 8006214:	60b9      	str	r1, [r7, #8]
 8006216:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006218:	e042      	b.n	80062a0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	695b      	ldr	r3, [r3, #20]
 8006220:	f003 0310 	and.w	r3, r3, #16
 8006224:	2b10      	cmp	r3, #16
 8006226:	d119      	bne.n	800625c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f06f 0210 	mvn.w	r2, #16
 8006230:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	2200      	movs	r2, #0
 8006236:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2220      	movs	r2, #32
 800623c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	2200      	movs	r2, #0
 8006244:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	2200      	movs	r2, #0
 8006254:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006258:	2301      	movs	r3, #1
 800625a:	e029      	b.n	80062b0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800625c:	f7fe f826 	bl	80042ac <HAL_GetTick>
 8006260:	4602      	mov	r2, r0
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	1ad3      	subs	r3, r2, r3
 8006266:	68ba      	ldr	r2, [r7, #8]
 8006268:	429a      	cmp	r2, r3
 800626a:	d302      	bcc.n	8006272 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d116      	bne.n	80062a0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2200      	movs	r2, #0
 8006276:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	2220      	movs	r2, #32
 800627c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2200      	movs	r2, #0
 8006284:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800628c:	f043 0220 	orr.w	r2, r3, #32
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2200      	movs	r2, #0
 8006298:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800629c:	2301      	movs	r3, #1
 800629e:	e007      	b.n	80062b0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	695b      	ldr	r3, [r3, #20]
 80062a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062aa:	2b40      	cmp	r3, #64	@ 0x40
 80062ac:	d1b5      	bne.n	800621a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80062ae:	2300      	movs	r3, #0
}
 80062b0:	4618      	mov	r0, r3
 80062b2:	3710      	adds	r7, #16
 80062b4:	46bd      	mov	sp, r7
 80062b6:	bd80      	pop	{r7, pc}

080062b8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b083      	sub	sp, #12
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	695b      	ldr	r3, [r3, #20]
 80062c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062ce:	d11b      	bne.n	8006308 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80062d8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2200      	movs	r2, #0
 80062de:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2220      	movs	r2, #32
 80062e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2200      	movs	r2, #0
 80062ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062f4:	f043 0204 	orr.w	r2, r3, #4
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2200      	movs	r2, #0
 8006300:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006304:	2301      	movs	r3, #1
 8006306:	e000      	b.n	800630a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006308:	2300      	movs	r3, #0
}
 800630a:	4618      	mov	r0, r3
 800630c:	370c      	adds	r7, #12
 800630e:	46bd      	mov	sp, r7
 8006310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006314:	4770      	bx	lr
	...

08006318 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b086      	sub	sp, #24
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d101      	bne.n	800632a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006326:	2301      	movs	r3, #1
 8006328:	e267      	b.n	80067fa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f003 0301 	and.w	r3, r3, #1
 8006332:	2b00      	cmp	r3, #0
 8006334:	d075      	beq.n	8006422 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006336:	4b88      	ldr	r3, [pc, #544]	@ (8006558 <HAL_RCC_OscConfig+0x240>)
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	f003 030c 	and.w	r3, r3, #12
 800633e:	2b04      	cmp	r3, #4
 8006340:	d00c      	beq.n	800635c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006342:	4b85      	ldr	r3, [pc, #532]	@ (8006558 <HAL_RCC_OscConfig+0x240>)
 8006344:	689b      	ldr	r3, [r3, #8]
 8006346:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800634a:	2b08      	cmp	r3, #8
 800634c:	d112      	bne.n	8006374 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800634e:	4b82      	ldr	r3, [pc, #520]	@ (8006558 <HAL_RCC_OscConfig+0x240>)
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006356:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800635a:	d10b      	bne.n	8006374 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800635c:	4b7e      	ldr	r3, [pc, #504]	@ (8006558 <HAL_RCC_OscConfig+0x240>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006364:	2b00      	cmp	r3, #0
 8006366:	d05b      	beq.n	8006420 <HAL_RCC_OscConfig+0x108>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d157      	bne.n	8006420 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006370:	2301      	movs	r3, #1
 8006372:	e242      	b.n	80067fa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	685b      	ldr	r3, [r3, #4]
 8006378:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800637c:	d106      	bne.n	800638c <HAL_RCC_OscConfig+0x74>
 800637e:	4b76      	ldr	r3, [pc, #472]	@ (8006558 <HAL_RCC_OscConfig+0x240>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4a75      	ldr	r2, [pc, #468]	@ (8006558 <HAL_RCC_OscConfig+0x240>)
 8006384:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006388:	6013      	str	r3, [r2, #0]
 800638a:	e01d      	b.n	80063c8 <HAL_RCC_OscConfig+0xb0>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006394:	d10c      	bne.n	80063b0 <HAL_RCC_OscConfig+0x98>
 8006396:	4b70      	ldr	r3, [pc, #448]	@ (8006558 <HAL_RCC_OscConfig+0x240>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a6f      	ldr	r2, [pc, #444]	@ (8006558 <HAL_RCC_OscConfig+0x240>)
 800639c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80063a0:	6013      	str	r3, [r2, #0]
 80063a2:	4b6d      	ldr	r3, [pc, #436]	@ (8006558 <HAL_RCC_OscConfig+0x240>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4a6c      	ldr	r2, [pc, #432]	@ (8006558 <HAL_RCC_OscConfig+0x240>)
 80063a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80063ac:	6013      	str	r3, [r2, #0]
 80063ae:	e00b      	b.n	80063c8 <HAL_RCC_OscConfig+0xb0>
 80063b0:	4b69      	ldr	r3, [pc, #420]	@ (8006558 <HAL_RCC_OscConfig+0x240>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4a68      	ldr	r2, [pc, #416]	@ (8006558 <HAL_RCC_OscConfig+0x240>)
 80063b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80063ba:	6013      	str	r3, [r2, #0]
 80063bc:	4b66      	ldr	r3, [pc, #408]	@ (8006558 <HAL_RCC_OscConfig+0x240>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4a65      	ldr	r2, [pc, #404]	@ (8006558 <HAL_RCC_OscConfig+0x240>)
 80063c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80063c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	685b      	ldr	r3, [r3, #4]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d013      	beq.n	80063f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063d0:	f7fd ff6c 	bl	80042ac <HAL_GetTick>
 80063d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063d6:	e008      	b.n	80063ea <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80063d8:	f7fd ff68 	bl	80042ac <HAL_GetTick>
 80063dc:	4602      	mov	r2, r0
 80063de:	693b      	ldr	r3, [r7, #16]
 80063e0:	1ad3      	subs	r3, r2, r3
 80063e2:	2b64      	cmp	r3, #100	@ 0x64
 80063e4:	d901      	bls.n	80063ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80063e6:	2303      	movs	r3, #3
 80063e8:	e207      	b.n	80067fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063ea:	4b5b      	ldr	r3, [pc, #364]	@ (8006558 <HAL_RCC_OscConfig+0x240>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d0f0      	beq.n	80063d8 <HAL_RCC_OscConfig+0xc0>
 80063f6:	e014      	b.n	8006422 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063f8:	f7fd ff58 	bl	80042ac <HAL_GetTick>
 80063fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80063fe:	e008      	b.n	8006412 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006400:	f7fd ff54 	bl	80042ac <HAL_GetTick>
 8006404:	4602      	mov	r2, r0
 8006406:	693b      	ldr	r3, [r7, #16]
 8006408:	1ad3      	subs	r3, r2, r3
 800640a:	2b64      	cmp	r3, #100	@ 0x64
 800640c:	d901      	bls.n	8006412 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800640e:	2303      	movs	r3, #3
 8006410:	e1f3      	b.n	80067fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006412:	4b51      	ldr	r3, [pc, #324]	@ (8006558 <HAL_RCC_OscConfig+0x240>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800641a:	2b00      	cmp	r3, #0
 800641c:	d1f0      	bne.n	8006400 <HAL_RCC_OscConfig+0xe8>
 800641e:	e000      	b.n	8006422 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006420:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f003 0302 	and.w	r3, r3, #2
 800642a:	2b00      	cmp	r3, #0
 800642c:	d063      	beq.n	80064f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800642e:	4b4a      	ldr	r3, [pc, #296]	@ (8006558 <HAL_RCC_OscConfig+0x240>)
 8006430:	689b      	ldr	r3, [r3, #8]
 8006432:	f003 030c 	and.w	r3, r3, #12
 8006436:	2b00      	cmp	r3, #0
 8006438:	d00b      	beq.n	8006452 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800643a:	4b47      	ldr	r3, [pc, #284]	@ (8006558 <HAL_RCC_OscConfig+0x240>)
 800643c:	689b      	ldr	r3, [r3, #8]
 800643e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006442:	2b08      	cmp	r3, #8
 8006444:	d11c      	bne.n	8006480 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006446:	4b44      	ldr	r3, [pc, #272]	@ (8006558 <HAL_RCC_OscConfig+0x240>)
 8006448:	685b      	ldr	r3, [r3, #4]
 800644a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800644e:	2b00      	cmp	r3, #0
 8006450:	d116      	bne.n	8006480 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006452:	4b41      	ldr	r3, [pc, #260]	@ (8006558 <HAL_RCC_OscConfig+0x240>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f003 0302 	and.w	r3, r3, #2
 800645a:	2b00      	cmp	r3, #0
 800645c:	d005      	beq.n	800646a <HAL_RCC_OscConfig+0x152>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	68db      	ldr	r3, [r3, #12]
 8006462:	2b01      	cmp	r3, #1
 8006464:	d001      	beq.n	800646a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006466:	2301      	movs	r3, #1
 8006468:	e1c7      	b.n	80067fa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800646a:	4b3b      	ldr	r3, [pc, #236]	@ (8006558 <HAL_RCC_OscConfig+0x240>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	691b      	ldr	r3, [r3, #16]
 8006476:	00db      	lsls	r3, r3, #3
 8006478:	4937      	ldr	r1, [pc, #220]	@ (8006558 <HAL_RCC_OscConfig+0x240>)
 800647a:	4313      	orrs	r3, r2
 800647c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800647e:	e03a      	b.n	80064f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	68db      	ldr	r3, [r3, #12]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d020      	beq.n	80064ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006488:	4b34      	ldr	r3, [pc, #208]	@ (800655c <HAL_RCC_OscConfig+0x244>)
 800648a:	2201      	movs	r2, #1
 800648c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800648e:	f7fd ff0d 	bl	80042ac <HAL_GetTick>
 8006492:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006494:	e008      	b.n	80064a8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006496:	f7fd ff09 	bl	80042ac <HAL_GetTick>
 800649a:	4602      	mov	r2, r0
 800649c:	693b      	ldr	r3, [r7, #16]
 800649e:	1ad3      	subs	r3, r2, r3
 80064a0:	2b02      	cmp	r3, #2
 80064a2:	d901      	bls.n	80064a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80064a4:	2303      	movs	r3, #3
 80064a6:	e1a8      	b.n	80067fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064a8:	4b2b      	ldr	r3, [pc, #172]	@ (8006558 <HAL_RCC_OscConfig+0x240>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f003 0302 	and.w	r3, r3, #2
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d0f0      	beq.n	8006496 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064b4:	4b28      	ldr	r3, [pc, #160]	@ (8006558 <HAL_RCC_OscConfig+0x240>)
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	691b      	ldr	r3, [r3, #16]
 80064c0:	00db      	lsls	r3, r3, #3
 80064c2:	4925      	ldr	r1, [pc, #148]	@ (8006558 <HAL_RCC_OscConfig+0x240>)
 80064c4:	4313      	orrs	r3, r2
 80064c6:	600b      	str	r3, [r1, #0]
 80064c8:	e015      	b.n	80064f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80064ca:	4b24      	ldr	r3, [pc, #144]	@ (800655c <HAL_RCC_OscConfig+0x244>)
 80064cc:	2200      	movs	r2, #0
 80064ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064d0:	f7fd feec 	bl	80042ac <HAL_GetTick>
 80064d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80064d6:	e008      	b.n	80064ea <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80064d8:	f7fd fee8 	bl	80042ac <HAL_GetTick>
 80064dc:	4602      	mov	r2, r0
 80064de:	693b      	ldr	r3, [r7, #16]
 80064e0:	1ad3      	subs	r3, r2, r3
 80064e2:	2b02      	cmp	r3, #2
 80064e4:	d901      	bls.n	80064ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80064e6:	2303      	movs	r3, #3
 80064e8:	e187      	b.n	80067fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80064ea:	4b1b      	ldr	r3, [pc, #108]	@ (8006558 <HAL_RCC_OscConfig+0x240>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f003 0302 	and.w	r3, r3, #2
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d1f0      	bne.n	80064d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f003 0308 	and.w	r3, r3, #8
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d036      	beq.n	8006570 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	695b      	ldr	r3, [r3, #20]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d016      	beq.n	8006538 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800650a:	4b15      	ldr	r3, [pc, #84]	@ (8006560 <HAL_RCC_OscConfig+0x248>)
 800650c:	2201      	movs	r2, #1
 800650e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006510:	f7fd fecc 	bl	80042ac <HAL_GetTick>
 8006514:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006516:	e008      	b.n	800652a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006518:	f7fd fec8 	bl	80042ac <HAL_GetTick>
 800651c:	4602      	mov	r2, r0
 800651e:	693b      	ldr	r3, [r7, #16]
 8006520:	1ad3      	subs	r3, r2, r3
 8006522:	2b02      	cmp	r3, #2
 8006524:	d901      	bls.n	800652a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006526:	2303      	movs	r3, #3
 8006528:	e167      	b.n	80067fa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800652a:	4b0b      	ldr	r3, [pc, #44]	@ (8006558 <HAL_RCC_OscConfig+0x240>)
 800652c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800652e:	f003 0302 	and.w	r3, r3, #2
 8006532:	2b00      	cmp	r3, #0
 8006534:	d0f0      	beq.n	8006518 <HAL_RCC_OscConfig+0x200>
 8006536:	e01b      	b.n	8006570 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006538:	4b09      	ldr	r3, [pc, #36]	@ (8006560 <HAL_RCC_OscConfig+0x248>)
 800653a:	2200      	movs	r2, #0
 800653c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800653e:	f7fd feb5 	bl	80042ac <HAL_GetTick>
 8006542:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006544:	e00e      	b.n	8006564 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006546:	f7fd feb1 	bl	80042ac <HAL_GetTick>
 800654a:	4602      	mov	r2, r0
 800654c:	693b      	ldr	r3, [r7, #16]
 800654e:	1ad3      	subs	r3, r2, r3
 8006550:	2b02      	cmp	r3, #2
 8006552:	d907      	bls.n	8006564 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006554:	2303      	movs	r3, #3
 8006556:	e150      	b.n	80067fa <HAL_RCC_OscConfig+0x4e2>
 8006558:	40023800 	.word	0x40023800
 800655c:	42470000 	.word	0x42470000
 8006560:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006564:	4b88      	ldr	r3, [pc, #544]	@ (8006788 <HAL_RCC_OscConfig+0x470>)
 8006566:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006568:	f003 0302 	and.w	r3, r3, #2
 800656c:	2b00      	cmp	r3, #0
 800656e:	d1ea      	bne.n	8006546 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f003 0304 	and.w	r3, r3, #4
 8006578:	2b00      	cmp	r3, #0
 800657a:	f000 8097 	beq.w	80066ac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800657e:	2300      	movs	r3, #0
 8006580:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006582:	4b81      	ldr	r3, [pc, #516]	@ (8006788 <HAL_RCC_OscConfig+0x470>)
 8006584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006586:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800658a:	2b00      	cmp	r3, #0
 800658c:	d10f      	bne.n	80065ae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800658e:	2300      	movs	r3, #0
 8006590:	60bb      	str	r3, [r7, #8]
 8006592:	4b7d      	ldr	r3, [pc, #500]	@ (8006788 <HAL_RCC_OscConfig+0x470>)
 8006594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006596:	4a7c      	ldr	r2, [pc, #496]	@ (8006788 <HAL_RCC_OscConfig+0x470>)
 8006598:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800659c:	6413      	str	r3, [r2, #64]	@ 0x40
 800659e:	4b7a      	ldr	r3, [pc, #488]	@ (8006788 <HAL_RCC_OscConfig+0x470>)
 80065a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80065a6:	60bb      	str	r3, [r7, #8]
 80065a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80065aa:	2301      	movs	r3, #1
 80065ac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065ae:	4b77      	ldr	r3, [pc, #476]	@ (800678c <HAL_RCC_OscConfig+0x474>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d118      	bne.n	80065ec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80065ba:	4b74      	ldr	r3, [pc, #464]	@ (800678c <HAL_RCC_OscConfig+0x474>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	4a73      	ldr	r2, [pc, #460]	@ (800678c <HAL_RCC_OscConfig+0x474>)
 80065c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80065c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80065c6:	f7fd fe71 	bl	80042ac <HAL_GetTick>
 80065ca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065cc:	e008      	b.n	80065e0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80065ce:	f7fd fe6d 	bl	80042ac <HAL_GetTick>
 80065d2:	4602      	mov	r2, r0
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	1ad3      	subs	r3, r2, r3
 80065d8:	2b02      	cmp	r3, #2
 80065da:	d901      	bls.n	80065e0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80065dc:	2303      	movs	r3, #3
 80065de:	e10c      	b.n	80067fa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065e0:	4b6a      	ldr	r3, [pc, #424]	@ (800678c <HAL_RCC_OscConfig+0x474>)
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d0f0      	beq.n	80065ce <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	689b      	ldr	r3, [r3, #8]
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d106      	bne.n	8006602 <HAL_RCC_OscConfig+0x2ea>
 80065f4:	4b64      	ldr	r3, [pc, #400]	@ (8006788 <HAL_RCC_OscConfig+0x470>)
 80065f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065f8:	4a63      	ldr	r2, [pc, #396]	@ (8006788 <HAL_RCC_OscConfig+0x470>)
 80065fa:	f043 0301 	orr.w	r3, r3, #1
 80065fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8006600:	e01c      	b.n	800663c <HAL_RCC_OscConfig+0x324>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	689b      	ldr	r3, [r3, #8]
 8006606:	2b05      	cmp	r3, #5
 8006608:	d10c      	bne.n	8006624 <HAL_RCC_OscConfig+0x30c>
 800660a:	4b5f      	ldr	r3, [pc, #380]	@ (8006788 <HAL_RCC_OscConfig+0x470>)
 800660c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800660e:	4a5e      	ldr	r2, [pc, #376]	@ (8006788 <HAL_RCC_OscConfig+0x470>)
 8006610:	f043 0304 	orr.w	r3, r3, #4
 8006614:	6713      	str	r3, [r2, #112]	@ 0x70
 8006616:	4b5c      	ldr	r3, [pc, #368]	@ (8006788 <HAL_RCC_OscConfig+0x470>)
 8006618:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800661a:	4a5b      	ldr	r2, [pc, #364]	@ (8006788 <HAL_RCC_OscConfig+0x470>)
 800661c:	f043 0301 	orr.w	r3, r3, #1
 8006620:	6713      	str	r3, [r2, #112]	@ 0x70
 8006622:	e00b      	b.n	800663c <HAL_RCC_OscConfig+0x324>
 8006624:	4b58      	ldr	r3, [pc, #352]	@ (8006788 <HAL_RCC_OscConfig+0x470>)
 8006626:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006628:	4a57      	ldr	r2, [pc, #348]	@ (8006788 <HAL_RCC_OscConfig+0x470>)
 800662a:	f023 0301 	bic.w	r3, r3, #1
 800662e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006630:	4b55      	ldr	r3, [pc, #340]	@ (8006788 <HAL_RCC_OscConfig+0x470>)
 8006632:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006634:	4a54      	ldr	r2, [pc, #336]	@ (8006788 <HAL_RCC_OscConfig+0x470>)
 8006636:	f023 0304 	bic.w	r3, r3, #4
 800663a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	689b      	ldr	r3, [r3, #8]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d015      	beq.n	8006670 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006644:	f7fd fe32 	bl	80042ac <HAL_GetTick>
 8006648:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800664a:	e00a      	b.n	8006662 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800664c:	f7fd fe2e 	bl	80042ac <HAL_GetTick>
 8006650:	4602      	mov	r2, r0
 8006652:	693b      	ldr	r3, [r7, #16]
 8006654:	1ad3      	subs	r3, r2, r3
 8006656:	f241 3288 	movw	r2, #5000	@ 0x1388
 800665a:	4293      	cmp	r3, r2
 800665c:	d901      	bls.n	8006662 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800665e:	2303      	movs	r3, #3
 8006660:	e0cb      	b.n	80067fa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006662:	4b49      	ldr	r3, [pc, #292]	@ (8006788 <HAL_RCC_OscConfig+0x470>)
 8006664:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006666:	f003 0302 	and.w	r3, r3, #2
 800666a:	2b00      	cmp	r3, #0
 800666c:	d0ee      	beq.n	800664c <HAL_RCC_OscConfig+0x334>
 800666e:	e014      	b.n	800669a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006670:	f7fd fe1c 	bl	80042ac <HAL_GetTick>
 8006674:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006676:	e00a      	b.n	800668e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006678:	f7fd fe18 	bl	80042ac <HAL_GetTick>
 800667c:	4602      	mov	r2, r0
 800667e:	693b      	ldr	r3, [r7, #16]
 8006680:	1ad3      	subs	r3, r2, r3
 8006682:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006686:	4293      	cmp	r3, r2
 8006688:	d901      	bls.n	800668e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800668a:	2303      	movs	r3, #3
 800668c:	e0b5      	b.n	80067fa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800668e:	4b3e      	ldr	r3, [pc, #248]	@ (8006788 <HAL_RCC_OscConfig+0x470>)
 8006690:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006692:	f003 0302 	and.w	r3, r3, #2
 8006696:	2b00      	cmp	r3, #0
 8006698:	d1ee      	bne.n	8006678 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800669a:	7dfb      	ldrb	r3, [r7, #23]
 800669c:	2b01      	cmp	r3, #1
 800669e:	d105      	bne.n	80066ac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80066a0:	4b39      	ldr	r3, [pc, #228]	@ (8006788 <HAL_RCC_OscConfig+0x470>)
 80066a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066a4:	4a38      	ldr	r2, [pc, #224]	@ (8006788 <HAL_RCC_OscConfig+0x470>)
 80066a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80066aa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	699b      	ldr	r3, [r3, #24]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	f000 80a1 	beq.w	80067f8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80066b6:	4b34      	ldr	r3, [pc, #208]	@ (8006788 <HAL_RCC_OscConfig+0x470>)
 80066b8:	689b      	ldr	r3, [r3, #8]
 80066ba:	f003 030c 	and.w	r3, r3, #12
 80066be:	2b08      	cmp	r3, #8
 80066c0:	d05c      	beq.n	800677c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	699b      	ldr	r3, [r3, #24]
 80066c6:	2b02      	cmp	r3, #2
 80066c8:	d141      	bne.n	800674e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066ca:	4b31      	ldr	r3, [pc, #196]	@ (8006790 <HAL_RCC_OscConfig+0x478>)
 80066cc:	2200      	movs	r2, #0
 80066ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066d0:	f7fd fdec 	bl	80042ac <HAL_GetTick>
 80066d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066d6:	e008      	b.n	80066ea <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80066d8:	f7fd fde8 	bl	80042ac <HAL_GetTick>
 80066dc:	4602      	mov	r2, r0
 80066de:	693b      	ldr	r3, [r7, #16]
 80066e0:	1ad3      	subs	r3, r2, r3
 80066e2:	2b02      	cmp	r3, #2
 80066e4:	d901      	bls.n	80066ea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80066e6:	2303      	movs	r3, #3
 80066e8:	e087      	b.n	80067fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066ea:	4b27      	ldr	r3, [pc, #156]	@ (8006788 <HAL_RCC_OscConfig+0x470>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d1f0      	bne.n	80066d8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	69da      	ldr	r2, [r3, #28]
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6a1b      	ldr	r3, [r3, #32]
 80066fe:	431a      	orrs	r2, r3
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006704:	019b      	lsls	r3, r3, #6
 8006706:	431a      	orrs	r2, r3
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800670c:	085b      	lsrs	r3, r3, #1
 800670e:	3b01      	subs	r3, #1
 8006710:	041b      	lsls	r3, r3, #16
 8006712:	431a      	orrs	r2, r3
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006718:	061b      	lsls	r3, r3, #24
 800671a:	491b      	ldr	r1, [pc, #108]	@ (8006788 <HAL_RCC_OscConfig+0x470>)
 800671c:	4313      	orrs	r3, r2
 800671e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006720:	4b1b      	ldr	r3, [pc, #108]	@ (8006790 <HAL_RCC_OscConfig+0x478>)
 8006722:	2201      	movs	r2, #1
 8006724:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006726:	f7fd fdc1 	bl	80042ac <HAL_GetTick>
 800672a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800672c:	e008      	b.n	8006740 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800672e:	f7fd fdbd 	bl	80042ac <HAL_GetTick>
 8006732:	4602      	mov	r2, r0
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	1ad3      	subs	r3, r2, r3
 8006738:	2b02      	cmp	r3, #2
 800673a:	d901      	bls.n	8006740 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800673c:	2303      	movs	r3, #3
 800673e:	e05c      	b.n	80067fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006740:	4b11      	ldr	r3, [pc, #68]	@ (8006788 <HAL_RCC_OscConfig+0x470>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006748:	2b00      	cmp	r3, #0
 800674a:	d0f0      	beq.n	800672e <HAL_RCC_OscConfig+0x416>
 800674c:	e054      	b.n	80067f8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800674e:	4b10      	ldr	r3, [pc, #64]	@ (8006790 <HAL_RCC_OscConfig+0x478>)
 8006750:	2200      	movs	r2, #0
 8006752:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006754:	f7fd fdaa 	bl	80042ac <HAL_GetTick>
 8006758:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800675a:	e008      	b.n	800676e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800675c:	f7fd fda6 	bl	80042ac <HAL_GetTick>
 8006760:	4602      	mov	r2, r0
 8006762:	693b      	ldr	r3, [r7, #16]
 8006764:	1ad3      	subs	r3, r2, r3
 8006766:	2b02      	cmp	r3, #2
 8006768:	d901      	bls.n	800676e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800676a:	2303      	movs	r3, #3
 800676c:	e045      	b.n	80067fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800676e:	4b06      	ldr	r3, [pc, #24]	@ (8006788 <HAL_RCC_OscConfig+0x470>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006776:	2b00      	cmp	r3, #0
 8006778:	d1f0      	bne.n	800675c <HAL_RCC_OscConfig+0x444>
 800677a:	e03d      	b.n	80067f8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	699b      	ldr	r3, [r3, #24]
 8006780:	2b01      	cmp	r3, #1
 8006782:	d107      	bne.n	8006794 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006784:	2301      	movs	r3, #1
 8006786:	e038      	b.n	80067fa <HAL_RCC_OscConfig+0x4e2>
 8006788:	40023800 	.word	0x40023800
 800678c:	40007000 	.word	0x40007000
 8006790:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006794:	4b1b      	ldr	r3, [pc, #108]	@ (8006804 <HAL_RCC_OscConfig+0x4ec>)
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	699b      	ldr	r3, [r3, #24]
 800679e:	2b01      	cmp	r3, #1
 80067a0:	d028      	beq.n	80067f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80067ac:	429a      	cmp	r2, r3
 80067ae:	d121      	bne.n	80067f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067ba:	429a      	cmp	r2, r3
 80067bc:	d11a      	bne.n	80067f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80067be:	68fa      	ldr	r2, [r7, #12]
 80067c0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80067c4:	4013      	ands	r3, r2
 80067c6:	687a      	ldr	r2, [r7, #4]
 80067c8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80067ca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d111      	bne.n	80067f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067da:	085b      	lsrs	r3, r3, #1
 80067dc:	3b01      	subs	r3, #1
 80067de:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80067e0:	429a      	cmp	r2, r3
 80067e2:	d107      	bne.n	80067f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067ee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80067f0:	429a      	cmp	r2, r3
 80067f2:	d001      	beq.n	80067f8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80067f4:	2301      	movs	r3, #1
 80067f6:	e000      	b.n	80067fa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80067f8:	2300      	movs	r3, #0
}
 80067fa:	4618      	mov	r0, r3
 80067fc:	3718      	adds	r7, #24
 80067fe:	46bd      	mov	sp, r7
 8006800:	bd80      	pop	{r7, pc}
 8006802:	bf00      	nop
 8006804:	40023800 	.word	0x40023800

08006808 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b084      	sub	sp, #16
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
 8006810:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d101      	bne.n	800681c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006818:	2301      	movs	r3, #1
 800681a:	e0cc      	b.n	80069b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800681c:	4b68      	ldr	r3, [pc, #416]	@ (80069c0 <HAL_RCC_ClockConfig+0x1b8>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f003 0307 	and.w	r3, r3, #7
 8006824:	683a      	ldr	r2, [r7, #0]
 8006826:	429a      	cmp	r2, r3
 8006828:	d90c      	bls.n	8006844 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800682a:	4b65      	ldr	r3, [pc, #404]	@ (80069c0 <HAL_RCC_ClockConfig+0x1b8>)
 800682c:	683a      	ldr	r2, [r7, #0]
 800682e:	b2d2      	uxtb	r2, r2
 8006830:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006832:	4b63      	ldr	r3, [pc, #396]	@ (80069c0 <HAL_RCC_ClockConfig+0x1b8>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f003 0307 	and.w	r3, r3, #7
 800683a:	683a      	ldr	r2, [r7, #0]
 800683c:	429a      	cmp	r2, r3
 800683e:	d001      	beq.n	8006844 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006840:	2301      	movs	r3, #1
 8006842:	e0b8      	b.n	80069b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f003 0302 	and.w	r3, r3, #2
 800684c:	2b00      	cmp	r3, #0
 800684e:	d020      	beq.n	8006892 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f003 0304 	and.w	r3, r3, #4
 8006858:	2b00      	cmp	r3, #0
 800685a:	d005      	beq.n	8006868 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800685c:	4b59      	ldr	r3, [pc, #356]	@ (80069c4 <HAL_RCC_ClockConfig+0x1bc>)
 800685e:	689b      	ldr	r3, [r3, #8]
 8006860:	4a58      	ldr	r2, [pc, #352]	@ (80069c4 <HAL_RCC_ClockConfig+0x1bc>)
 8006862:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006866:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f003 0308 	and.w	r3, r3, #8
 8006870:	2b00      	cmp	r3, #0
 8006872:	d005      	beq.n	8006880 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006874:	4b53      	ldr	r3, [pc, #332]	@ (80069c4 <HAL_RCC_ClockConfig+0x1bc>)
 8006876:	689b      	ldr	r3, [r3, #8]
 8006878:	4a52      	ldr	r2, [pc, #328]	@ (80069c4 <HAL_RCC_ClockConfig+0x1bc>)
 800687a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800687e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006880:	4b50      	ldr	r3, [pc, #320]	@ (80069c4 <HAL_RCC_ClockConfig+0x1bc>)
 8006882:	689b      	ldr	r3, [r3, #8]
 8006884:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	689b      	ldr	r3, [r3, #8]
 800688c:	494d      	ldr	r1, [pc, #308]	@ (80069c4 <HAL_RCC_ClockConfig+0x1bc>)
 800688e:	4313      	orrs	r3, r2
 8006890:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f003 0301 	and.w	r3, r3, #1
 800689a:	2b00      	cmp	r3, #0
 800689c:	d044      	beq.n	8006928 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	685b      	ldr	r3, [r3, #4]
 80068a2:	2b01      	cmp	r3, #1
 80068a4:	d107      	bne.n	80068b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068a6:	4b47      	ldr	r3, [pc, #284]	@ (80069c4 <HAL_RCC_ClockConfig+0x1bc>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d119      	bne.n	80068e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068b2:	2301      	movs	r3, #1
 80068b4:	e07f      	b.n	80069b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	2b02      	cmp	r3, #2
 80068bc:	d003      	beq.n	80068c6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80068c2:	2b03      	cmp	r3, #3
 80068c4:	d107      	bne.n	80068d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068c6:	4b3f      	ldr	r3, [pc, #252]	@ (80069c4 <HAL_RCC_ClockConfig+0x1bc>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d109      	bne.n	80068e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068d2:	2301      	movs	r3, #1
 80068d4:	e06f      	b.n	80069b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068d6:	4b3b      	ldr	r3, [pc, #236]	@ (80069c4 <HAL_RCC_ClockConfig+0x1bc>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f003 0302 	and.w	r3, r3, #2
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d101      	bne.n	80068e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068e2:	2301      	movs	r3, #1
 80068e4:	e067      	b.n	80069b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80068e6:	4b37      	ldr	r3, [pc, #220]	@ (80069c4 <HAL_RCC_ClockConfig+0x1bc>)
 80068e8:	689b      	ldr	r3, [r3, #8]
 80068ea:	f023 0203 	bic.w	r2, r3, #3
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	685b      	ldr	r3, [r3, #4]
 80068f2:	4934      	ldr	r1, [pc, #208]	@ (80069c4 <HAL_RCC_ClockConfig+0x1bc>)
 80068f4:	4313      	orrs	r3, r2
 80068f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80068f8:	f7fd fcd8 	bl	80042ac <HAL_GetTick>
 80068fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068fe:	e00a      	b.n	8006916 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006900:	f7fd fcd4 	bl	80042ac <HAL_GetTick>
 8006904:	4602      	mov	r2, r0
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	1ad3      	subs	r3, r2, r3
 800690a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800690e:	4293      	cmp	r3, r2
 8006910:	d901      	bls.n	8006916 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006912:	2303      	movs	r3, #3
 8006914:	e04f      	b.n	80069b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006916:	4b2b      	ldr	r3, [pc, #172]	@ (80069c4 <HAL_RCC_ClockConfig+0x1bc>)
 8006918:	689b      	ldr	r3, [r3, #8]
 800691a:	f003 020c 	and.w	r2, r3, #12
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	685b      	ldr	r3, [r3, #4]
 8006922:	009b      	lsls	r3, r3, #2
 8006924:	429a      	cmp	r2, r3
 8006926:	d1eb      	bne.n	8006900 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006928:	4b25      	ldr	r3, [pc, #148]	@ (80069c0 <HAL_RCC_ClockConfig+0x1b8>)
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f003 0307 	and.w	r3, r3, #7
 8006930:	683a      	ldr	r2, [r7, #0]
 8006932:	429a      	cmp	r2, r3
 8006934:	d20c      	bcs.n	8006950 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006936:	4b22      	ldr	r3, [pc, #136]	@ (80069c0 <HAL_RCC_ClockConfig+0x1b8>)
 8006938:	683a      	ldr	r2, [r7, #0]
 800693a:	b2d2      	uxtb	r2, r2
 800693c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800693e:	4b20      	ldr	r3, [pc, #128]	@ (80069c0 <HAL_RCC_ClockConfig+0x1b8>)
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f003 0307 	and.w	r3, r3, #7
 8006946:	683a      	ldr	r2, [r7, #0]
 8006948:	429a      	cmp	r2, r3
 800694a:	d001      	beq.n	8006950 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800694c:	2301      	movs	r3, #1
 800694e:	e032      	b.n	80069b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f003 0304 	and.w	r3, r3, #4
 8006958:	2b00      	cmp	r3, #0
 800695a:	d008      	beq.n	800696e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800695c:	4b19      	ldr	r3, [pc, #100]	@ (80069c4 <HAL_RCC_ClockConfig+0x1bc>)
 800695e:	689b      	ldr	r3, [r3, #8]
 8006960:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	68db      	ldr	r3, [r3, #12]
 8006968:	4916      	ldr	r1, [pc, #88]	@ (80069c4 <HAL_RCC_ClockConfig+0x1bc>)
 800696a:	4313      	orrs	r3, r2
 800696c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f003 0308 	and.w	r3, r3, #8
 8006976:	2b00      	cmp	r3, #0
 8006978:	d009      	beq.n	800698e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800697a:	4b12      	ldr	r3, [pc, #72]	@ (80069c4 <HAL_RCC_ClockConfig+0x1bc>)
 800697c:	689b      	ldr	r3, [r3, #8]
 800697e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	691b      	ldr	r3, [r3, #16]
 8006986:	00db      	lsls	r3, r3, #3
 8006988:	490e      	ldr	r1, [pc, #56]	@ (80069c4 <HAL_RCC_ClockConfig+0x1bc>)
 800698a:	4313      	orrs	r3, r2
 800698c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800698e:	f000 f821 	bl	80069d4 <HAL_RCC_GetSysClockFreq>
 8006992:	4602      	mov	r2, r0
 8006994:	4b0b      	ldr	r3, [pc, #44]	@ (80069c4 <HAL_RCC_ClockConfig+0x1bc>)
 8006996:	689b      	ldr	r3, [r3, #8]
 8006998:	091b      	lsrs	r3, r3, #4
 800699a:	f003 030f 	and.w	r3, r3, #15
 800699e:	490a      	ldr	r1, [pc, #40]	@ (80069c8 <HAL_RCC_ClockConfig+0x1c0>)
 80069a0:	5ccb      	ldrb	r3, [r1, r3]
 80069a2:	fa22 f303 	lsr.w	r3, r2, r3
 80069a6:	4a09      	ldr	r2, [pc, #36]	@ (80069cc <HAL_RCC_ClockConfig+0x1c4>)
 80069a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80069aa:	4b09      	ldr	r3, [pc, #36]	@ (80069d0 <HAL_RCC_ClockConfig+0x1c8>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	4618      	mov	r0, r3
 80069b0:	f7fd fc38 	bl	8004224 <HAL_InitTick>

  return HAL_OK;
 80069b4:	2300      	movs	r3, #0
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	3710      	adds	r7, #16
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}
 80069be:	bf00      	nop
 80069c0:	40023c00 	.word	0x40023c00
 80069c4:	40023800 	.word	0x40023800
 80069c8:	0800c58c 	.word	0x0800c58c
 80069cc:	20000008 	.word	0x20000008
 80069d0:	20000044 	.word	0x20000044

080069d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80069d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80069d8:	b094      	sub	sp, #80	@ 0x50
 80069da:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80069dc:	2300      	movs	r3, #0
 80069de:	647b      	str	r3, [r7, #68]	@ 0x44
 80069e0:	2300      	movs	r3, #0
 80069e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80069e4:	2300      	movs	r3, #0
 80069e6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80069e8:	2300      	movs	r3, #0
 80069ea:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80069ec:	4b79      	ldr	r3, [pc, #484]	@ (8006bd4 <HAL_RCC_GetSysClockFreq+0x200>)
 80069ee:	689b      	ldr	r3, [r3, #8]
 80069f0:	f003 030c 	and.w	r3, r3, #12
 80069f4:	2b08      	cmp	r3, #8
 80069f6:	d00d      	beq.n	8006a14 <HAL_RCC_GetSysClockFreq+0x40>
 80069f8:	2b08      	cmp	r3, #8
 80069fa:	f200 80e1 	bhi.w	8006bc0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d002      	beq.n	8006a08 <HAL_RCC_GetSysClockFreq+0x34>
 8006a02:	2b04      	cmp	r3, #4
 8006a04:	d003      	beq.n	8006a0e <HAL_RCC_GetSysClockFreq+0x3a>
 8006a06:	e0db      	b.n	8006bc0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006a08:	4b73      	ldr	r3, [pc, #460]	@ (8006bd8 <HAL_RCC_GetSysClockFreq+0x204>)
 8006a0a:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8006a0c:	e0db      	b.n	8006bc6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006a0e:	4b73      	ldr	r3, [pc, #460]	@ (8006bdc <HAL_RCC_GetSysClockFreq+0x208>)
 8006a10:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006a12:	e0d8      	b.n	8006bc6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006a14:	4b6f      	ldr	r3, [pc, #444]	@ (8006bd4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006a1c:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006a1e:	4b6d      	ldr	r3, [pc, #436]	@ (8006bd4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a20:	685b      	ldr	r3, [r3, #4]
 8006a22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d063      	beq.n	8006af2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a2a:	4b6a      	ldr	r3, [pc, #424]	@ (8006bd4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a2c:	685b      	ldr	r3, [r3, #4]
 8006a2e:	099b      	lsrs	r3, r3, #6
 8006a30:	2200      	movs	r2, #0
 8006a32:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006a34:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006a36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a3c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a3e:	2300      	movs	r3, #0
 8006a40:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a42:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006a46:	4622      	mov	r2, r4
 8006a48:	462b      	mov	r3, r5
 8006a4a:	f04f 0000 	mov.w	r0, #0
 8006a4e:	f04f 0100 	mov.w	r1, #0
 8006a52:	0159      	lsls	r1, r3, #5
 8006a54:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006a58:	0150      	lsls	r0, r2, #5
 8006a5a:	4602      	mov	r2, r0
 8006a5c:	460b      	mov	r3, r1
 8006a5e:	4621      	mov	r1, r4
 8006a60:	1a51      	subs	r1, r2, r1
 8006a62:	6139      	str	r1, [r7, #16]
 8006a64:	4629      	mov	r1, r5
 8006a66:	eb63 0301 	sbc.w	r3, r3, r1
 8006a6a:	617b      	str	r3, [r7, #20]
 8006a6c:	f04f 0200 	mov.w	r2, #0
 8006a70:	f04f 0300 	mov.w	r3, #0
 8006a74:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006a78:	4659      	mov	r1, fp
 8006a7a:	018b      	lsls	r3, r1, #6
 8006a7c:	4651      	mov	r1, sl
 8006a7e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006a82:	4651      	mov	r1, sl
 8006a84:	018a      	lsls	r2, r1, #6
 8006a86:	4651      	mov	r1, sl
 8006a88:	ebb2 0801 	subs.w	r8, r2, r1
 8006a8c:	4659      	mov	r1, fp
 8006a8e:	eb63 0901 	sbc.w	r9, r3, r1
 8006a92:	f04f 0200 	mov.w	r2, #0
 8006a96:	f04f 0300 	mov.w	r3, #0
 8006a9a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006a9e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006aa2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006aa6:	4690      	mov	r8, r2
 8006aa8:	4699      	mov	r9, r3
 8006aaa:	4623      	mov	r3, r4
 8006aac:	eb18 0303 	adds.w	r3, r8, r3
 8006ab0:	60bb      	str	r3, [r7, #8]
 8006ab2:	462b      	mov	r3, r5
 8006ab4:	eb49 0303 	adc.w	r3, r9, r3
 8006ab8:	60fb      	str	r3, [r7, #12]
 8006aba:	f04f 0200 	mov.w	r2, #0
 8006abe:	f04f 0300 	mov.w	r3, #0
 8006ac2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006ac6:	4629      	mov	r1, r5
 8006ac8:	024b      	lsls	r3, r1, #9
 8006aca:	4621      	mov	r1, r4
 8006acc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006ad0:	4621      	mov	r1, r4
 8006ad2:	024a      	lsls	r2, r1, #9
 8006ad4:	4610      	mov	r0, r2
 8006ad6:	4619      	mov	r1, r3
 8006ad8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ada:	2200      	movs	r2, #0
 8006adc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006ade:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006ae0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006ae4:	f7fa f850 	bl	8000b88 <__aeabi_uldivmod>
 8006ae8:	4602      	mov	r2, r0
 8006aea:	460b      	mov	r3, r1
 8006aec:	4613      	mov	r3, r2
 8006aee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006af0:	e058      	b.n	8006ba4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006af2:	4b38      	ldr	r3, [pc, #224]	@ (8006bd4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006af4:	685b      	ldr	r3, [r3, #4]
 8006af6:	099b      	lsrs	r3, r3, #6
 8006af8:	2200      	movs	r2, #0
 8006afa:	4618      	mov	r0, r3
 8006afc:	4611      	mov	r1, r2
 8006afe:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006b02:	623b      	str	r3, [r7, #32]
 8006b04:	2300      	movs	r3, #0
 8006b06:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b08:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006b0c:	4642      	mov	r2, r8
 8006b0e:	464b      	mov	r3, r9
 8006b10:	f04f 0000 	mov.w	r0, #0
 8006b14:	f04f 0100 	mov.w	r1, #0
 8006b18:	0159      	lsls	r1, r3, #5
 8006b1a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006b1e:	0150      	lsls	r0, r2, #5
 8006b20:	4602      	mov	r2, r0
 8006b22:	460b      	mov	r3, r1
 8006b24:	4641      	mov	r1, r8
 8006b26:	ebb2 0a01 	subs.w	sl, r2, r1
 8006b2a:	4649      	mov	r1, r9
 8006b2c:	eb63 0b01 	sbc.w	fp, r3, r1
 8006b30:	f04f 0200 	mov.w	r2, #0
 8006b34:	f04f 0300 	mov.w	r3, #0
 8006b38:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006b3c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006b40:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006b44:	ebb2 040a 	subs.w	r4, r2, sl
 8006b48:	eb63 050b 	sbc.w	r5, r3, fp
 8006b4c:	f04f 0200 	mov.w	r2, #0
 8006b50:	f04f 0300 	mov.w	r3, #0
 8006b54:	00eb      	lsls	r3, r5, #3
 8006b56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006b5a:	00e2      	lsls	r2, r4, #3
 8006b5c:	4614      	mov	r4, r2
 8006b5e:	461d      	mov	r5, r3
 8006b60:	4643      	mov	r3, r8
 8006b62:	18e3      	adds	r3, r4, r3
 8006b64:	603b      	str	r3, [r7, #0]
 8006b66:	464b      	mov	r3, r9
 8006b68:	eb45 0303 	adc.w	r3, r5, r3
 8006b6c:	607b      	str	r3, [r7, #4]
 8006b6e:	f04f 0200 	mov.w	r2, #0
 8006b72:	f04f 0300 	mov.w	r3, #0
 8006b76:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006b7a:	4629      	mov	r1, r5
 8006b7c:	028b      	lsls	r3, r1, #10
 8006b7e:	4621      	mov	r1, r4
 8006b80:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006b84:	4621      	mov	r1, r4
 8006b86:	028a      	lsls	r2, r1, #10
 8006b88:	4610      	mov	r0, r2
 8006b8a:	4619      	mov	r1, r3
 8006b8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b8e:	2200      	movs	r2, #0
 8006b90:	61bb      	str	r3, [r7, #24]
 8006b92:	61fa      	str	r2, [r7, #28]
 8006b94:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006b98:	f7f9 fff6 	bl	8000b88 <__aeabi_uldivmod>
 8006b9c:	4602      	mov	r2, r0
 8006b9e:	460b      	mov	r3, r1
 8006ba0:	4613      	mov	r3, r2
 8006ba2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006ba4:	4b0b      	ldr	r3, [pc, #44]	@ (8006bd4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ba6:	685b      	ldr	r3, [r3, #4]
 8006ba8:	0c1b      	lsrs	r3, r3, #16
 8006baa:	f003 0303 	and.w	r3, r3, #3
 8006bae:	3301      	adds	r3, #1
 8006bb0:	005b      	lsls	r3, r3, #1
 8006bb2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8006bb4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006bb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006bb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bbc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006bbe:	e002      	b.n	8006bc6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006bc0:	4b05      	ldr	r3, [pc, #20]	@ (8006bd8 <HAL_RCC_GetSysClockFreq+0x204>)
 8006bc2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006bc4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006bc6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006bc8:	4618      	mov	r0, r3
 8006bca:	3750      	adds	r7, #80	@ 0x50
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006bd2:	bf00      	nop
 8006bd4:	40023800 	.word	0x40023800
 8006bd8:	00f42400 	.word	0x00f42400
 8006bdc:	007a1200 	.word	0x007a1200

08006be0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006be0:	b480      	push	{r7}
 8006be2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006be4:	4b03      	ldr	r3, [pc, #12]	@ (8006bf4 <HAL_RCC_GetHCLKFreq+0x14>)
 8006be6:	681b      	ldr	r3, [r3, #0]
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	46bd      	mov	sp, r7
 8006bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf0:	4770      	bx	lr
 8006bf2:	bf00      	nop
 8006bf4:	20000008 	.word	0x20000008

08006bf8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006bfc:	f7ff fff0 	bl	8006be0 <HAL_RCC_GetHCLKFreq>
 8006c00:	4602      	mov	r2, r0
 8006c02:	4b05      	ldr	r3, [pc, #20]	@ (8006c18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006c04:	689b      	ldr	r3, [r3, #8]
 8006c06:	0a9b      	lsrs	r3, r3, #10
 8006c08:	f003 0307 	and.w	r3, r3, #7
 8006c0c:	4903      	ldr	r1, [pc, #12]	@ (8006c1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006c0e:	5ccb      	ldrb	r3, [r1, r3]
 8006c10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c14:	4618      	mov	r0, r3
 8006c16:	bd80      	pop	{r7, pc}
 8006c18:	40023800 	.word	0x40023800
 8006c1c:	0800c59c 	.word	0x0800c59c

08006c20 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b082      	sub	sp, #8
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d101      	bne.n	8006c32 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006c2e:	2301      	movs	r3, #1
 8006c30:	e07b      	b.n	8006d2a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d108      	bne.n	8006c4c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	685b      	ldr	r3, [r3, #4]
 8006c3e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c42:	d009      	beq.n	8006c58 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2200      	movs	r2, #0
 8006c48:	61da      	str	r2, [r3, #28]
 8006c4a:	e005      	b.n	8006c58 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2200      	movs	r2, #0
 8006c50:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2200      	movs	r2, #0
 8006c56:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006c64:	b2db      	uxtb	r3, r3
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d106      	bne.n	8006c78 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f7fc f8ac 	bl	8002dd0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2202      	movs	r2, #2
 8006c7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	681a      	ldr	r2, [r3, #0]
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c8e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	689b      	ldr	r3, [r3, #8]
 8006c9c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006ca0:	431a      	orrs	r2, r3
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	68db      	ldr	r3, [r3, #12]
 8006ca6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006caa:	431a      	orrs	r2, r3
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	691b      	ldr	r3, [r3, #16]
 8006cb0:	f003 0302 	and.w	r3, r3, #2
 8006cb4:	431a      	orrs	r2, r3
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	695b      	ldr	r3, [r3, #20]
 8006cba:	f003 0301 	and.w	r3, r3, #1
 8006cbe:	431a      	orrs	r2, r3
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	699b      	ldr	r3, [r3, #24]
 8006cc4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006cc8:	431a      	orrs	r2, r3
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	69db      	ldr	r3, [r3, #28]
 8006cce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006cd2:	431a      	orrs	r2, r3
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	6a1b      	ldr	r3, [r3, #32]
 8006cd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cdc:	ea42 0103 	orr.w	r1, r2, r3
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ce4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	430a      	orrs	r2, r1
 8006cee:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	699b      	ldr	r3, [r3, #24]
 8006cf4:	0c1b      	lsrs	r3, r3, #16
 8006cf6:	f003 0104 	and.w	r1, r3, #4
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cfe:	f003 0210 	and.w	r2, r3, #16
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	430a      	orrs	r2, r1
 8006d08:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	69da      	ldr	r2, [r3, #28]
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006d18:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2201      	movs	r2, #1
 8006d24:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006d28:	2300      	movs	r3, #0
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	3708      	adds	r7, #8
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	bd80      	pop	{r7, pc}

08006d32 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d32:	b580      	push	{r7, lr}
 8006d34:	b088      	sub	sp, #32
 8006d36:	af00      	add	r7, sp, #0
 8006d38:	60f8      	str	r0, [r7, #12]
 8006d3a:	60b9      	str	r1, [r7, #8]
 8006d3c:	603b      	str	r3, [r7, #0]
 8006d3e:	4613      	mov	r3, r2
 8006d40:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006d42:	2300      	movs	r3, #0
 8006d44:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006d4c:	2b01      	cmp	r3, #1
 8006d4e:	d101      	bne.n	8006d54 <HAL_SPI_Transmit+0x22>
 8006d50:	2302      	movs	r3, #2
 8006d52:	e126      	b.n	8006fa2 <HAL_SPI_Transmit+0x270>
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	2201      	movs	r2, #1
 8006d58:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006d5c:	f7fd faa6 	bl	80042ac <HAL_GetTick>
 8006d60:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006d62:	88fb      	ldrh	r3, [r7, #6]
 8006d64:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006d6c:	b2db      	uxtb	r3, r3
 8006d6e:	2b01      	cmp	r3, #1
 8006d70:	d002      	beq.n	8006d78 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006d72:	2302      	movs	r3, #2
 8006d74:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006d76:	e10b      	b.n	8006f90 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006d78:	68bb      	ldr	r3, [r7, #8]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d002      	beq.n	8006d84 <HAL_SPI_Transmit+0x52>
 8006d7e:	88fb      	ldrh	r3, [r7, #6]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d102      	bne.n	8006d8a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006d84:	2301      	movs	r3, #1
 8006d86:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006d88:	e102      	b.n	8006f90 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	2203      	movs	r2, #3
 8006d8e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	2200      	movs	r2, #0
 8006d96:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	68ba      	ldr	r2, [r7, #8]
 8006d9c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	88fa      	ldrh	r2, [r7, #6]
 8006da2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	88fa      	ldrh	r2, [r7, #6]
 8006da8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	2200      	movs	r2, #0
 8006dae:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	2200      	movs	r2, #0
 8006db4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	2200      	movs	r2, #0
 8006dba:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	689b      	ldr	r3, [r3, #8]
 8006dcc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006dd0:	d10f      	bne.n	8006df2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	681a      	ldr	r2, [r3, #0]
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006de0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	681a      	ldr	r2, [r3, #0]
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006df0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dfc:	2b40      	cmp	r3, #64	@ 0x40
 8006dfe:	d007      	beq.n	8006e10 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	681a      	ldr	r2, [r3, #0]
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006e0e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	68db      	ldr	r3, [r3, #12]
 8006e14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e18:	d14b      	bne.n	8006eb2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	685b      	ldr	r3, [r3, #4]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d002      	beq.n	8006e28 <HAL_SPI_Transmit+0xf6>
 8006e22:	8afb      	ldrh	r3, [r7, #22]
 8006e24:	2b01      	cmp	r3, #1
 8006e26:	d13e      	bne.n	8006ea6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e2c:	881a      	ldrh	r2, [r3, #0]
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e38:	1c9a      	adds	r2, r3, #2
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e42:	b29b      	uxth	r3, r3
 8006e44:	3b01      	subs	r3, #1
 8006e46:	b29a      	uxth	r2, r3
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006e4c:	e02b      	b.n	8006ea6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	689b      	ldr	r3, [r3, #8]
 8006e54:	f003 0302 	and.w	r3, r3, #2
 8006e58:	2b02      	cmp	r3, #2
 8006e5a:	d112      	bne.n	8006e82 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e60:	881a      	ldrh	r2, [r3, #0]
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e6c:	1c9a      	adds	r2, r3, #2
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e76:	b29b      	uxth	r3, r3
 8006e78:	3b01      	subs	r3, #1
 8006e7a:	b29a      	uxth	r2, r3
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006e80:	e011      	b.n	8006ea6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006e82:	f7fd fa13 	bl	80042ac <HAL_GetTick>
 8006e86:	4602      	mov	r2, r0
 8006e88:	69bb      	ldr	r3, [r7, #24]
 8006e8a:	1ad3      	subs	r3, r2, r3
 8006e8c:	683a      	ldr	r2, [r7, #0]
 8006e8e:	429a      	cmp	r2, r3
 8006e90:	d803      	bhi.n	8006e9a <HAL_SPI_Transmit+0x168>
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e98:	d102      	bne.n	8006ea0 <HAL_SPI_Transmit+0x16e>
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d102      	bne.n	8006ea6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006ea0:	2303      	movs	r3, #3
 8006ea2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006ea4:	e074      	b.n	8006f90 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006eaa:	b29b      	uxth	r3, r3
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d1ce      	bne.n	8006e4e <HAL_SPI_Transmit+0x11c>
 8006eb0:	e04c      	b.n	8006f4c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	685b      	ldr	r3, [r3, #4]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d002      	beq.n	8006ec0 <HAL_SPI_Transmit+0x18e>
 8006eba:	8afb      	ldrh	r3, [r7, #22]
 8006ebc:	2b01      	cmp	r3, #1
 8006ebe:	d140      	bne.n	8006f42 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	330c      	adds	r3, #12
 8006eca:	7812      	ldrb	r2, [r2, #0]
 8006ecc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ed2:	1c5a      	adds	r2, r3, #1
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006edc:	b29b      	uxth	r3, r3
 8006ede:	3b01      	subs	r3, #1
 8006ee0:	b29a      	uxth	r2, r3
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006ee6:	e02c      	b.n	8006f42 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	689b      	ldr	r3, [r3, #8]
 8006eee:	f003 0302 	and.w	r3, r3, #2
 8006ef2:	2b02      	cmp	r3, #2
 8006ef4:	d113      	bne.n	8006f1e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	330c      	adds	r3, #12
 8006f00:	7812      	ldrb	r2, [r2, #0]
 8006f02:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f08:	1c5a      	adds	r2, r3, #1
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006f12:	b29b      	uxth	r3, r3
 8006f14:	3b01      	subs	r3, #1
 8006f16:	b29a      	uxth	r2, r3
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006f1c:	e011      	b.n	8006f42 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006f1e:	f7fd f9c5 	bl	80042ac <HAL_GetTick>
 8006f22:	4602      	mov	r2, r0
 8006f24:	69bb      	ldr	r3, [r7, #24]
 8006f26:	1ad3      	subs	r3, r2, r3
 8006f28:	683a      	ldr	r2, [r7, #0]
 8006f2a:	429a      	cmp	r2, r3
 8006f2c:	d803      	bhi.n	8006f36 <HAL_SPI_Transmit+0x204>
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f34:	d102      	bne.n	8006f3c <HAL_SPI_Transmit+0x20a>
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d102      	bne.n	8006f42 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006f3c:	2303      	movs	r3, #3
 8006f3e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006f40:	e026      	b.n	8006f90 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006f46:	b29b      	uxth	r3, r3
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d1cd      	bne.n	8006ee8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006f4c:	69ba      	ldr	r2, [r7, #24]
 8006f4e:	6839      	ldr	r1, [r7, #0]
 8006f50:	68f8      	ldr	r0, [r7, #12]
 8006f52:	f000 f8b3 	bl	80070bc <SPI_EndRxTxTransaction>
 8006f56:	4603      	mov	r3, r0
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d002      	beq.n	8006f62 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	2220      	movs	r2, #32
 8006f60:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	689b      	ldr	r3, [r3, #8]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d10a      	bne.n	8006f80 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	613b      	str	r3, [r7, #16]
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	68db      	ldr	r3, [r3, #12]
 8006f74:	613b      	str	r3, [r7, #16]
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	689b      	ldr	r3, [r3, #8]
 8006f7c:	613b      	str	r3, [r7, #16]
 8006f7e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d002      	beq.n	8006f8e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006f88:	2301      	movs	r3, #1
 8006f8a:	77fb      	strb	r3, [r7, #31]
 8006f8c:	e000      	b.n	8006f90 <HAL_SPI_Transmit+0x25e>
  }

error:
 8006f8e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	2201      	movs	r2, #1
 8006f94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8006fa0:	7ffb      	ldrb	r3, [r7, #31]
}
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	3720      	adds	r7, #32
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	bd80      	pop	{r7, pc}
	...

08006fac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b088      	sub	sp, #32
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	60f8      	str	r0, [r7, #12]
 8006fb4:	60b9      	str	r1, [r7, #8]
 8006fb6:	603b      	str	r3, [r7, #0]
 8006fb8:	4613      	mov	r3, r2
 8006fba:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006fbc:	f7fd f976 	bl	80042ac <HAL_GetTick>
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fc4:	1a9b      	subs	r3, r3, r2
 8006fc6:	683a      	ldr	r2, [r7, #0]
 8006fc8:	4413      	add	r3, r2
 8006fca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006fcc:	f7fd f96e 	bl	80042ac <HAL_GetTick>
 8006fd0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006fd2:	4b39      	ldr	r3, [pc, #228]	@ (80070b8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	015b      	lsls	r3, r3, #5
 8006fd8:	0d1b      	lsrs	r3, r3, #20
 8006fda:	69fa      	ldr	r2, [r7, #28]
 8006fdc:	fb02 f303 	mul.w	r3, r2, r3
 8006fe0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006fe2:	e054      	b.n	800708e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fea:	d050      	beq.n	800708e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006fec:	f7fd f95e 	bl	80042ac <HAL_GetTick>
 8006ff0:	4602      	mov	r2, r0
 8006ff2:	69bb      	ldr	r3, [r7, #24]
 8006ff4:	1ad3      	subs	r3, r2, r3
 8006ff6:	69fa      	ldr	r2, [r7, #28]
 8006ff8:	429a      	cmp	r2, r3
 8006ffa:	d902      	bls.n	8007002 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006ffc:	69fb      	ldr	r3, [r7, #28]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d13d      	bne.n	800707e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	685a      	ldr	r2, [r3, #4]
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007010:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	685b      	ldr	r3, [r3, #4]
 8007016:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800701a:	d111      	bne.n	8007040 <SPI_WaitFlagStateUntilTimeout+0x94>
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	689b      	ldr	r3, [r3, #8]
 8007020:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007024:	d004      	beq.n	8007030 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	689b      	ldr	r3, [r3, #8]
 800702a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800702e:	d107      	bne.n	8007040 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	681a      	ldr	r2, [r3, #0]
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800703e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007044:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007048:	d10f      	bne.n	800706a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	681a      	ldr	r2, [r3, #0]
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007058:	601a      	str	r2, [r3, #0]
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	681a      	ldr	r2, [r3, #0]
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007068:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	2201      	movs	r2, #1
 800706e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	2200      	movs	r2, #0
 8007076:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800707a:	2303      	movs	r3, #3
 800707c:	e017      	b.n	80070ae <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d101      	bne.n	8007088 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007084:	2300      	movs	r3, #0
 8007086:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007088:	697b      	ldr	r3, [r7, #20]
 800708a:	3b01      	subs	r3, #1
 800708c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	689a      	ldr	r2, [r3, #8]
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	4013      	ands	r3, r2
 8007098:	68ba      	ldr	r2, [r7, #8]
 800709a:	429a      	cmp	r2, r3
 800709c:	bf0c      	ite	eq
 800709e:	2301      	moveq	r3, #1
 80070a0:	2300      	movne	r3, #0
 80070a2:	b2db      	uxtb	r3, r3
 80070a4:	461a      	mov	r2, r3
 80070a6:	79fb      	ldrb	r3, [r7, #7]
 80070a8:	429a      	cmp	r2, r3
 80070aa:	d19b      	bne.n	8006fe4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80070ac:	2300      	movs	r3, #0
}
 80070ae:	4618      	mov	r0, r3
 80070b0:	3720      	adds	r7, #32
 80070b2:	46bd      	mov	sp, r7
 80070b4:	bd80      	pop	{r7, pc}
 80070b6:	bf00      	nop
 80070b8:	20000008 	.word	0x20000008

080070bc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	b088      	sub	sp, #32
 80070c0:	af02      	add	r7, sp, #8
 80070c2:	60f8      	str	r0, [r7, #12]
 80070c4:	60b9      	str	r1, [r7, #8]
 80070c6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80070c8:	4b1b      	ldr	r3, [pc, #108]	@ (8007138 <SPI_EndRxTxTransaction+0x7c>)
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	4a1b      	ldr	r2, [pc, #108]	@ (800713c <SPI_EndRxTxTransaction+0x80>)
 80070ce:	fba2 2303 	umull	r2, r3, r2, r3
 80070d2:	0d5b      	lsrs	r3, r3, #21
 80070d4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80070d8:	fb02 f303 	mul.w	r3, r2, r3
 80070dc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	685b      	ldr	r3, [r3, #4]
 80070e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80070e6:	d112      	bne.n	800710e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	9300      	str	r3, [sp, #0]
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	2200      	movs	r2, #0
 80070f0:	2180      	movs	r1, #128	@ 0x80
 80070f2:	68f8      	ldr	r0, [r7, #12]
 80070f4:	f7ff ff5a 	bl	8006fac <SPI_WaitFlagStateUntilTimeout>
 80070f8:	4603      	mov	r3, r0
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d016      	beq.n	800712c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007102:	f043 0220 	orr.w	r2, r3, #32
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800710a:	2303      	movs	r3, #3
 800710c:	e00f      	b.n	800712e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d00a      	beq.n	800712a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007114:	697b      	ldr	r3, [r7, #20]
 8007116:	3b01      	subs	r3, #1
 8007118:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	689b      	ldr	r3, [r3, #8]
 8007120:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007124:	2b80      	cmp	r3, #128	@ 0x80
 8007126:	d0f2      	beq.n	800710e <SPI_EndRxTxTransaction+0x52>
 8007128:	e000      	b.n	800712c <SPI_EndRxTxTransaction+0x70>
        break;
 800712a:	bf00      	nop
  }

  return HAL_OK;
 800712c:	2300      	movs	r3, #0
}
 800712e:	4618      	mov	r0, r3
 8007130:	3718      	adds	r7, #24
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}
 8007136:	bf00      	nop
 8007138:	20000008 	.word	0x20000008
 800713c:	165e9f81 	.word	0x165e9f81

08007140 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8007140:	b580      	push	{r7, lr}
 8007142:	b084      	sub	sp, #16
 8007144:	af00      	add	r7, sp, #0
 8007146:	60f8      	str	r0, [r7, #12]
 8007148:	60b9      	str	r1, [r7, #8]
 800714a:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d101      	bne.n	8007156 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8007152:	2301      	movs	r3, #1
 8007154:	e034      	b.n	80071c0 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 800715c:	b2db      	uxtb	r3, r3
 800715e:	2b00      	cmp	r3, #0
 8007160:	d106      	bne.n	8007170 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	2200      	movs	r2, #0
 8007166:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800716a:	68f8      	ldr	r0, [r7, #12]
 800716c:	f7fa f936 	bl	80013dc <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681a      	ldr	r2, [r3, #0]
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	3308      	adds	r3, #8
 8007178:	4619      	mov	r1, r3
 800717a:	4610      	mov	r0, r2
 800717c:	f000 ffda 	bl	8008134 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	6818      	ldr	r0, [r3, #0]
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	689b      	ldr	r3, [r3, #8]
 8007188:	461a      	mov	r2, r3
 800718a:	68b9      	ldr	r1, [r7, #8]
 800718c:	f001 f824 	bl	80081d8 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	6858      	ldr	r0, [r3, #4]
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	689a      	ldr	r2, [r3, #8]
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800719c:	6879      	ldr	r1, [r7, #4]
 800719e:	f001 f859 	bl	8008254 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	68fa      	ldr	r2, [r7, #12]
 80071a8:	6892      	ldr	r2, [r2, #8]
 80071aa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	68fa      	ldr	r2, [r7, #12]
 80071b4:	6892      	ldr	r2, [r2, #8]
 80071b6:	f041 0101 	orr.w	r1, r1, #1
 80071ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 80071be:	2300      	movs	r3, #0
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	3710      	adds	r7, #16
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bd80      	pop	{r7, pc}

080071c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b082      	sub	sp, #8
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d101      	bne.n	80071da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80071d6:	2301      	movs	r3, #1
 80071d8:	e041      	b.n	800725e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071e0:	b2db      	uxtb	r3, r3
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d106      	bne.n	80071f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2200      	movs	r2, #0
 80071ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f7fc f864 	bl	80032bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2202      	movs	r2, #2
 80071f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681a      	ldr	r2, [r3, #0]
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	3304      	adds	r3, #4
 8007204:	4619      	mov	r1, r3
 8007206:	4610      	mov	r0, r2
 8007208:	f000 fc1a 	bl	8007a40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2201      	movs	r2, #1
 8007210:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2201      	movs	r2, #1
 8007218:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2201      	movs	r2, #1
 8007220:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2201      	movs	r2, #1
 8007228:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2201      	movs	r2, #1
 8007230:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2201      	movs	r2, #1
 8007238:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2201      	movs	r2, #1
 8007240:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2201      	movs	r2, #1
 8007248:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2201      	movs	r2, #1
 8007250:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2201      	movs	r2, #1
 8007258:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800725c:	2300      	movs	r3, #0
}
 800725e:	4618      	mov	r0, r3
 8007260:	3708      	adds	r7, #8
 8007262:	46bd      	mov	sp, r7
 8007264:	bd80      	pop	{r7, pc}
	...

08007268 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007268:	b480      	push	{r7}
 800726a:	b085      	sub	sp, #20
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007276:	b2db      	uxtb	r3, r3
 8007278:	2b01      	cmp	r3, #1
 800727a:	d001      	beq.n	8007280 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800727c:	2301      	movs	r3, #1
 800727e:	e046      	b.n	800730e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2202      	movs	r2, #2
 8007284:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	4a23      	ldr	r2, [pc, #140]	@ (800731c <HAL_TIM_Base_Start+0xb4>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d022      	beq.n	80072d8 <HAL_TIM_Base_Start+0x70>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800729a:	d01d      	beq.n	80072d8 <HAL_TIM_Base_Start+0x70>
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4a1f      	ldr	r2, [pc, #124]	@ (8007320 <HAL_TIM_Base_Start+0xb8>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d018      	beq.n	80072d8 <HAL_TIM_Base_Start+0x70>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	4a1e      	ldr	r2, [pc, #120]	@ (8007324 <HAL_TIM_Base_Start+0xbc>)
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d013      	beq.n	80072d8 <HAL_TIM_Base_Start+0x70>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	4a1c      	ldr	r2, [pc, #112]	@ (8007328 <HAL_TIM_Base_Start+0xc0>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d00e      	beq.n	80072d8 <HAL_TIM_Base_Start+0x70>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	4a1b      	ldr	r2, [pc, #108]	@ (800732c <HAL_TIM_Base_Start+0xc4>)
 80072c0:	4293      	cmp	r3, r2
 80072c2:	d009      	beq.n	80072d8 <HAL_TIM_Base_Start+0x70>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a19      	ldr	r2, [pc, #100]	@ (8007330 <HAL_TIM_Base_Start+0xc8>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d004      	beq.n	80072d8 <HAL_TIM_Base_Start+0x70>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4a18      	ldr	r2, [pc, #96]	@ (8007334 <HAL_TIM_Base_Start+0xcc>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d111      	bne.n	80072fc <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	689b      	ldr	r3, [r3, #8]
 80072de:	f003 0307 	and.w	r3, r3, #7
 80072e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	2b06      	cmp	r3, #6
 80072e8:	d010      	beq.n	800730c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	681a      	ldr	r2, [r3, #0]
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f042 0201 	orr.w	r2, r2, #1
 80072f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072fa:	e007      	b.n	800730c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	681a      	ldr	r2, [r3, #0]
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f042 0201 	orr.w	r2, r2, #1
 800730a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800730c:	2300      	movs	r3, #0
}
 800730e:	4618      	mov	r0, r3
 8007310:	3714      	adds	r7, #20
 8007312:	46bd      	mov	sp, r7
 8007314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007318:	4770      	bx	lr
 800731a:	bf00      	nop
 800731c:	40010000 	.word	0x40010000
 8007320:	40000400 	.word	0x40000400
 8007324:	40000800 	.word	0x40000800
 8007328:	40000c00 	.word	0x40000c00
 800732c:	40010400 	.word	0x40010400
 8007330:	40014000 	.word	0x40014000
 8007334:	40001800 	.word	0x40001800

08007338 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007338:	b480      	push	{r7}
 800733a:	b085      	sub	sp, #20
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007346:	b2db      	uxtb	r3, r3
 8007348:	2b01      	cmp	r3, #1
 800734a:	d001      	beq.n	8007350 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800734c:	2301      	movs	r3, #1
 800734e:	e04e      	b.n	80073ee <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2202      	movs	r2, #2
 8007354:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	68da      	ldr	r2, [r3, #12]
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f042 0201 	orr.w	r2, r2, #1
 8007366:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4a23      	ldr	r2, [pc, #140]	@ (80073fc <HAL_TIM_Base_Start_IT+0xc4>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d022      	beq.n	80073b8 <HAL_TIM_Base_Start_IT+0x80>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800737a:	d01d      	beq.n	80073b8 <HAL_TIM_Base_Start_IT+0x80>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a1f      	ldr	r2, [pc, #124]	@ (8007400 <HAL_TIM_Base_Start_IT+0xc8>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d018      	beq.n	80073b8 <HAL_TIM_Base_Start_IT+0x80>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	4a1e      	ldr	r2, [pc, #120]	@ (8007404 <HAL_TIM_Base_Start_IT+0xcc>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d013      	beq.n	80073b8 <HAL_TIM_Base_Start_IT+0x80>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a1c      	ldr	r2, [pc, #112]	@ (8007408 <HAL_TIM_Base_Start_IT+0xd0>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d00e      	beq.n	80073b8 <HAL_TIM_Base_Start_IT+0x80>
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	4a1b      	ldr	r2, [pc, #108]	@ (800740c <HAL_TIM_Base_Start_IT+0xd4>)
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d009      	beq.n	80073b8 <HAL_TIM_Base_Start_IT+0x80>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	4a19      	ldr	r2, [pc, #100]	@ (8007410 <HAL_TIM_Base_Start_IT+0xd8>)
 80073aa:	4293      	cmp	r3, r2
 80073ac:	d004      	beq.n	80073b8 <HAL_TIM_Base_Start_IT+0x80>
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4a18      	ldr	r2, [pc, #96]	@ (8007414 <HAL_TIM_Base_Start_IT+0xdc>)
 80073b4:	4293      	cmp	r3, r2
 80073b6:	d111      	bne.n	80073dc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	689b      	ldr	r3, [r3, #8]
 80073be:	f003 0307 	and.w	r3, r3, #7
 80073c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	2b06      	cmp	r3, #6
 80073c8:	d010      	beq.n	80073ec <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	681a      	ldr	r2, [r3, #0]
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f042 0201 	orr.w	r2, r2, #1
 80073d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073da:	e007      	b.n	80073ec <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	681a      	ldr	r2, [r3, #0]
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f042 0201 	orr.w	r2, r2, #1
 80073ea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80073ec:	2300      	movs	r3, #0
}
 80073ee:	4618      	mov	r0, r3
 80073f0:	3714      	adds	r7, #20
 80073f2:	46bd      	mov	sp, r7
 80073f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f8:	4770      	bx	lr
 80073fa:	bf00      	nop
 80073fc:	40010000 	.word	0x40010000
 8007400:	40000400 	.word	0x40000400
 8007404:	40000800 	.word	0x40000800
 8007408:	40000c00 	.word	0x40000c00
 800740c:	40010400 	.word	0x40010400
 8007410:	40014000 	.word	0x40014000
 8007414:	40001800 	.word	0x40001800

08007418 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b082      	sub	sp, #8
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d101      	bne.n	800742a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007426:	2301      	movs	r3, #1
 8007428:	e041      	b.n	80074ae <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007430:	b2db      	uxtb	r3, r3
 8007432:	2b00      	cmp	r3, #0
 8007434:	d106      	bne.n	8007444 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	2200      	movs	r2, #0
 800743a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	f000 f839 	bl	80074b6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2202      	movs	r2, #2
 8007448:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681a      	ldr	r2, [r3, #0]
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	3304      	adds	r3, #4
 8007454:	4619      	mov	r1, r3
 8007456:	4610      	mov	r0, r2
 8007458:	f000 faf2 	bl	8007a40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2201      	movs	r2, #1
 8007460:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2201      	movs	r2, #1
 8007468:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2201      	movs	r2, #1
 8007470:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2201      	movs	r2, #1
 8007478:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2201      	movs	r2, #1
 8007480:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2201      	movs	r2, #1
 8007488:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2201      	movs	r2, #1
 8007490:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2201      	movs	r2, #1
 8007498:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2201      	movs	r2, #1
 80074a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2201      	movs	r2, #1
 80074a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80074ac:	2300      	movs	r3, #0
}
 80074ae:	4618      	mov	r0, r3
 80074b0:	3708      	adds	r7, #8
 80074b2:	46bd      	mov	sp, r7
 80074b4:	bd80      	pop	{r7, pc}

080074b6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80074b6:	b480      	push	{r7}
 80074b8:	b083      	sub	sp, #12
 80074ba:	af00      	add	r7, sp, #0
 80074bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80074be:	bf00      	nop
 80074c0:	370c      	adds	r7, #12
 80074c2:	46bd      	mov	sp, r7
 80074c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c8:	4770      	bx	lr

080074ca <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80074ca:	b580      	push	{r7, lr}
 80074cc:	b082      	sub	sp, #8
 80074ce:	af00      	add	r7, sp, #0
 80074d0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	691b      	ldr	r3, [r3, #16]
 80074d8:	f003 0302 	and.w	r3, r3, #2
 80074dc:	2b02      	cmp	r3, #2
 80074de:	d122      	bne.n	8007526 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	68db      	ldr	r3, [r3, #12]
 80074e6:	f003 0302 	and.w	r3, r3, #2
 80074ea:	2b02      	cmp	r3, #2
 80074ec:	d11b      	bne.n	8007526 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f06f 0202 	mvn.w	r2, #2
 80074f6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2201      	movs	r2, #1
 80074fc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	699b      	ldr	r3, [r3, #24]
 8007504:	f003 0303 	and.w	r3, r3, #3
 8007508:	2b00      	cmp	r3, #0
 800750a:	d003      	beq.n	8007514 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f000 fa78 	bl	8007a02 <HAL_TIM_IC_CaptureCallback>
 8007512:	e005      	b.n	8007520 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007514:	6878      	ldr	r0, [r7, #4]
 8007516:	f000 fa6a 	bl	80079ee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800751a:	6878      	ldr	r0, [r7, #4]
 800751c:	f000 fa7b 	bl	8007a16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2200      	movs	r2, #0
 8007524:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	691b      	ldr	r3, [r3, #16]
 800752c:	f003 0304 	and.w	r3, r3, #4
 8007530:	2b04      	cmp	r3, #4
 8007532:	d122      	bne.n	800757a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	68db      	ldr	r3, [r3, #12]
 800753a:	f003 0304 	and.w	r3, r3, #4
 800753e:	2b04      	cmp	r3, #4
 8007540:	d11b      	bne.n	800757a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	f06f 0204 	mvn.w	r2, #4
 800754a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2202      	movs	r2, #2
 8007550:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	699b      	ldr	r3, [r3, #24]
 8007558:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800755c:	2b00      	cmp	r3, #0
 800755e:	d003      	beq.n	8007568 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007560:	6878      	ldr	r0, [r7, #4]
 8007562:	f000 fa4e 	bl	8007a02 <HAL_TIM_IC_CaptureCallback>
 8007566:	e005      	b.n	8007574 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007568:	6878      	ldr	r0, [r7, #4]
 800756a:	f000 fa40 	bl	80079ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f000 fa51 	bl	8007a16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2200      	movs	r2, #0
 8007578:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	691b      	ldr	r3, [r3, #16]
 8007580:	f003 0308 	and.w	r3, r3, #8
 8007584:	2b08      	cmp	r3, #8
 8007586:	d122      	bne.n	80075ce <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	68db      	ldr	r3, [r3, #12]
 800758e:	f003 0308 	and.w	r3, r3, #8
 8007592:	2b08      	cmp	r3, #8
 8007594:	d11b      	bne.n	80075ce <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f06f 0208 	mvn.w	r2, #8
 800759e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2204      	movs	r2, #4
 80075a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	69db      	ldr	r3, [r3, #28]
 80075ac:	f003 0303 	and.w	r3, r3, #3
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d003      	beq.n	80075bc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075b4:	6878      	ldr	r0, [r7, #4]
 80075b6:	f000 fa24 	bl	8007a02 <HAL_TIM_IC_CaptureCallback>
 80075ba:	e005      	b.n	80075c8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075bc:	6878      	ldr	r0, [r7, #4]
 80075be:	f000 fa16 	bl	80079ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f000 fa27 	bl	8007a16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2200      	movs	r2, #0
 80075cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	691b      	ldr	r3, [r3, #16]
 80075d4:	f003 0310 	and.w	r3, r3, #16
 80075d8:	2b10      	cmp	r3, #16
 80075da:	d122      	bne.n	8007622 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	68db      	ldr	r3, [r3, #12]
 80075e2:	f003 0310 	and.w	r3, r3, #16
 80075e6:	2b10      	cmp	r3, #16
 80075e8:	d11b      	bne.n	8007622 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f06f 0210 	mvn.w	r2, #16
 80075f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2208      	movs	r2, #8
 80075f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	69db      	ldr	r3, [r3, #28]
 8007600:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007604:	2b00      	cmp	r3, #0
 8007606:	d003      	beq.n	8007610 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007608:	6878      	ldr	r0, [r7, #4]
 800760a:	f000 f9fa 	bl	8007a02 <HAL_TIM_IC_CaptureCallback>
 800760e:	e005      	b.n	800761c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007610:	6878      	ldr	r0, [r7, #4]
 8007612:	f000 f9ec 	bl	80079ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007616:	6878      	ldr	r0, [r7, #4]
 8007618:	f000 f9fd 	bl	8007a16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2200      	movs	r2, #0
 8007620:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	691b      	ldr	r3, [r3, #16]
 8007628:	f003 0301 	and.w	r3, r3, #1
 800762c:	2b01      	cmp	r3, #1
 800762e:	d10e      	bne.n	800764e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	68db      	ldr	r3, [r3, #12]
 8007636:	f003 0301 	and.w	r3, r3, #1
 800763a:	2b01      	cmp	r3, #1
 800763c:	d107      	bne.n	800764e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f06f 0201 	mvn.w	r2, #1
 8007646:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	f7fb fb47 	bl	8002cdc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	691b      	ldr	r3, [r3, #16]
 8007654:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007658:	2b80      	cmp	r3, #128	@ 0x80
 800765a:	d10e      	bne.n	800767a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	68db      	ldr	r3, [r3, #12]
 8007662:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007666:	2b80      	cmp	r3, #128	@ 0x80
 8007668:	d107      	bne.n	800767a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007672:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007674:	6878      	ldr	r0, [r7, #4]
 8007676:	f000 fd53 	bl	8008120 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	691b      	ldr	r3, [r3, #16]
 8007680:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007684:	2b40      	cmp	r3, #64	@ 0x40
 8007686:	d10e      	bne.n	80076a6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	68db      	ldr	r3, [r3, #12]
 800768e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007692:	2b40      	cmp	r3, #64	@ 0x40
 8007694:	d107      	bne.n	80076a6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800769e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80076a0:	6878      	ldr	r0, [r7, #4]
 80076a2:	f000 f9c2 	bl	8007a2a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	691b      	ldr	r3, [r3, #16]
 80076ac:	f003 0320 	and.w	r3, r3, #32
 80076b0:	2b20      	cmp	r3, #32
 80076b2:	d10e      	bne.n	80076d2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	68db      	ldr	r3, [r3, #12]
 80076ba:	f003 0320 	and.w	r3, r3, #32
 80076be:	2b20      	cmp	r3, #32
 80076c0:	d107      	bne.n	80076d2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f06f 0220 	mvn.w	r2, #32
 80076ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80076cc:	6878      	ldr	r0, [r7, #4]
 80076ce:	f000 fd1d 	bl	800810c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80076d2:	bf00      	nop
 80076d4:	3708      	adds	r7, #8
 80076d6:	46bd      	mov	sp, r7
 80076d8:	bd80      	pop	{r7, pc}
	...

080076dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b086      	sub	sp, #24
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	60f8      	str	r0, [r7, #12]
 80076e4:	60b9      	str	r1, [r7, #8]
 80076e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80076e8:	2300      	movs	r3, #0
 80076ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80076f2:	2b01      	cmp	r3, #1
 80076f4:	d101      	bne.n	80076fa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80076f6:	2302      	movs	r3, #2
 80076f8:	e0ae      	b.n	8007858 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	2201      	movs	r2, #1
 80076fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2b0c      	cmp	r3, #12
 8007706:	f200 809f 	bhi.w	8007848 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800770a:	a201      	add	r2, pc, #4	@ (adr r2, 8007710 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800770c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007710:	08007745 	.word	0x08007745
 8007714:	08007849 	.word	0x08007849
 8007718:	08007849 	.word	0x08007849
 800771c:	08007849 	.word	0x08007849
 8007720:	08007785 	.word	0x08007785
 8007724:	08007849 	.word	0x08007849
 8007728:	08007849 	.word	0x08007849
 800772c:	08007849 	.word	0x08007849
 8007730:	080077c7 	.word	0x080077c7
 8007734:	08007849 	.word	0x08007849
 8007738:	08007849 	.word	0x08007849
 800773c:	08007849 	.word	0x08007849
 8007740:	08007807 	.word	0x08007807
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	68b9      	ldr	r1, [r7, #8]
 800774a:	4618      	mov	r0, r3
 800774c:	f000 fa18 	bl	8007b80 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	699a      	ldr	r2, [r3, #24]
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f042 0208 	orr.w	r2, r2, #8
 800775e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	699a      	ldr	r2, [r3, #24]
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f022 0204 	bic.w	r2, r2, #4
 800776e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	6999      	ldr	r1, [r3, #24]
 8007776:	68bb      	ldr	r3, [r7, #8]
 8007778:	691a      	ldr	r2, [r3, #16]
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	430a      	orrs	r2, r1
 8007780:	619a      	str	r2, [r3, #24]
      break;
 8007782:	e064      	b.n	800784e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	68b9      	ldr	r1, [r7, #8]
 800778a:	4618      	mov	r0, r3
 800778c:	f000 fa68 	bl	8007c60 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	699a      	ldr	r2, [r3, #24]
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800779e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	699a      	ldr	r2, [r3, #24]
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80077ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	6999      	ldr	r1, [r3, #24]
 80077b6:	68bb      	ldr	r3, [r7, #8]
 80077b8:	691b      	ldr	r3, [r3, #16]
 80077ba:	021a      	lsls	r2, r3, #8
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	430a      	orrs	r2, r1
 80077c2:	619a      	str	r2, [r3, #24]
      break;
 80077c4:	e043      	b.n	800784e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	68b9      	ldr	r1, [r7, #8]
 80077cc:	4618      	mov	r0, r3
 80077ce:	f000 fabd 	bl	8007d4c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	69da      	ldr	r2, [r3, #28]
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	f042 0208 	orr.w	r2, r2, #8
 80077e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	69da      	ldr	r2, [r3, #28]
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f022 0204 	bic.w	r2, r2, #4
 80077f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	69d9      	ldr	r1, [r3, #28]
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	691a      	ldr	r2, [r3, #16]
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	430a      	orrs	r2, r1
 8007802:	61da      	str	r2, [r3, #28]
      break;
 8007804:	e023      	b.n	800784e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	68b9      	ldr	r1, [r7, #8]
 800780c:	4618      	mov	r0, r3
 800780e:	f000 fb11 	bl	8007e34 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	69da      	ldr	r2, [r3, #28]
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007820:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	69da      	ldr	r2, [r3, #28]
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007830:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	69d9      	ldr	r1, [r3, #28]
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	691b      	ldr	r3, [r3, #16]
 800783c:	021a      	lsls	r2, r3, #8
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	430a      	orrs	r2, r1
 8007844:	61da      	str	r2, [r3, #28]
      break;
 8007846:	e002      	b.n	800784e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007848:	2301      	movs	r3, #1
 800784a:	75fb      	strb	r3, [r7, #23]
      break;
 800784c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	2200      	movs	r2, #0
 8007852:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007856:	7dfb      	ldrb	r3, [r7, #23]
}
 8007858:	4618      	mov	r0, r3
 800785a:	3718      	adds	r7, #24
 800785c:	46bd      	mov	sp, r7
 800785e:	bd80      	pop	{r7, pc}

08007860 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007860:	b580      	push	{r7, lr}
 8007862:	b084      	sub	sp, #16
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
 8007868:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800786a:	2300      	movs	r3, #0
 800786c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007874:	2b01      	cmp	r3, #1
 8007876:	d101      	bne.n	800787c <HAL_TIM_ConfigClockSource+0x1c>
 8007878:	2302      	movs	r3, #2
 800787a:	e0b4      	b.n	80079e6 <HAL_TIM_ConfigClockSource+0x186>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2201      	movs	r2, #1
 8007880:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2202      	movs	r2, #2
 8007888:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	689b      	ldr	r3, [r3, #8]
 8007892:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800789a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80078a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	68ba      	ldr	r2, [r7, #8]
 80078aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80078b4:	d03e      	beq.n	8007934 <HAL_TIM_ConfigClockSource+0xd4>
 80078b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80078ba:	f200 8087 	bhi.w	80079cc <HAL_TIM_ConfigClockSource+0x16c>
 80078be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80078c2:	f000 8086 	beq.w	80079d2 <HAL_TIM_ConfigClockSource+0x172>
 80078c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80078ca:	d87f      	bhi.n	80079cc <HAL_TIM_ConfigClockSource+0x16c>
 80078cc:	2b70      	cmp	r3, #112	@ 0x70
 80078ce:	d01a      	beq.n	8007906 <HAL_TIM_ConfigClockSource+0xa6>
 80078d0:	2b70      	cmp	r3, #112	@ 0x70
 80078d2:	d87b      	bhi.n	80079cc <HAL_TIM_ConfigClockSource+0x16c>
 80078d4:	2b60      	cmp	r3, #96	@ 0x60
 80078d6:	d050      	beq.n	800797a <HAL_TIM_ConfigClockSource+0x11a>
 80078d8:	2b60      	cmp	r3, #96	@ 0x60
 80078da:	d877      	bhi.n	80079cc <HAL_TIM_ConfigClockSource+0x16c>
 80078dc:	2b50      	cmp	r3, #80	@ 0x50
 80078de:	d03c      	beq.n	800795a <HAL_TIM_ConfigClockSource+0xfa>
 80078e0:	2b50      	cmp	r3, #80	@ 0x50
 80078e2:	d873      	bhi.n	80079cc <HAL_TIM_ConfigClockSource+0x16c>
 80078e4:	2b40      	cmp	r3, #64	@ 0x40
 80078e6:	d058      	beq.n	800799a <HAL_TIM_ConfigClockSource+0x13a>
 80078e8:	2b40      	cmp	r3, #64	@ 0x40
 80078ea:	d86f      	bhi.n	80079cc <HAL_TIM_ConfigClockSource+0x16c>
 80078ec:	2b30      	cmp	r3, #48	@ 0x30
 80078ee:	d064      	beq.n	80079ba <HAL_TIM_ConfigClockSource+0x15a>
 80078f0:	2b30      	cmp	r3, #48	@ 0x30
 80078f2:	d86b      	bhi.n	80079cc <HAL_TIM_ConfigClockSource+0x16c>
 80078f4:	2b20      	cmp	r3, #32
 80078f6:	d060      	beq.n	80079ba <HAL_TIM_ConfigClockSource+0x15a>
 80078f8:	2b20      	cmp	r3, #32
 80078fa:	d867      	bhi.n	80079cc <HAL_TIM_ConfigClockSource+0x16c>
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d05c      	beq.n	80079ba <HAL_TIM_ConfigClockSource+0x15a>
 8007900:	2b10      	cmp	r3, #16
 8007902:	d05a      	beq.n	80079ba <HAL_TIM_ConfigClockSource+0x15a>
 8007904:	e062      	b.n	80079cc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6818      	ldr	r0, [r3, #0]
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	6899      	ldr	r1, [r3, #8]
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	685a      	ldr	r2, [r3, #4]
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	68db      	ldr	r3, [r3, #12]
 8007916:	f000 fb5d 	bl	8007fd4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	689b      	ldr	r3, [r3, #8]
 8007920:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007922:	68bb      	ldr	r3, [r7, #8]
 8007924:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007928:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	68ba      	ldr	r2, [r7, #8]
 8007930:	609a      	str	r2, [r3, #8]
      break;
 8007932:	e04f      	b.n	80079d4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	6818      	ldr	r0, [r3, #0]
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	6899      	ldr	r1, [r3, #8]
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	685a      	ldr	r2, [r3, #4]
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	68db      	ldr	r3, [r3, #12]
 8007944:	f000 fb46 	bl	8007fd4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	689a      	ldr	r2, [r3, #8]
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007956:	609a      	str	r2, [r3, #8]
      break;
 8007958:	e03c      	b.n	80079d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6818      	ldr	r0, [r3, #0]
 800795e:	683b      	ldr	r3, [r7, #0]
 8007960:	6859      	ldr	r1, [r3, #4]
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	68db      	ldr	r3, [r3, #12]
 8007966:	461a      	mov	r2, r3
 8007968:	f000 faba 	bl	8007ee0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	2150      	movs	r1, #80	@ 0x50
 8007972:	4618      	mov	r0, r3
 8007974:	f000 fb13 	bl	8007f9e <TIM_ITRx_SetConfig>
      break;
 8007978:	e02c      	b.n	80079d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6818      	ldr	r0, [r3, #0]
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	6859      	ldr	r1, [r3, #4]
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	68db      	ldr	r3, [r3, #12]
 8007986:	461a      	mov	r2, r3
 8007988:	f000 fad9 	bl	8007f3e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	2160      	movs	r1, #96	@ 0x60
 8007992:	4618      	mov	r0, r3
 8007994:	f000 fb03 	bl	8007f9e <TIM_ITRx_SetConfig>
      break;
 8007998:	e01c      	b.n	80079d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6818      	ldr	r0, [r3, #0]
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	6859      	ldr	r1, [r3, #4]
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	68db      	ldr	r3, [r3, #12]
 80079a6:	461a      	mov	r2, r3
 80079a8:	f000 fa9a 	bl	8007ee0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	2140      	movs	r1, #64	@ 0x40
 80079b2:	4618      	mov	r0, r3
 80079b4:	f000 faf3 	bl	8007f9e <TIM_ITRx_SetConfig>
      break;
 80079b8:	e00c      	b.n	80079d4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681a      	ldr	r2, [r3, #0]
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	4619      	mov	r1, r3
 80079c4:	4610      	mov	r0, r2
 80079c6:	f000 faea 	bl	8007f9e <TIM_ITRx_SetConfig>
      break;
 80079ca:	e003      	b.n	80079d4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80079cc:	2301      	movs	r3, #1
 80079ce:	73fb      	strb	r3, [r7, #15]
      break;
 80079d0:	e000      	b.n	80079d4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80079d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2201      	movs	r2, #1
 80079d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2200      	movs	r2, #0
 80079e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80079e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80079e6:	4618      	mov	r0, r3
 80079e8:	3710      	adds	r7, #16
 80079ea:	46bd      	mov	sp, r7
 80079ec:	bd80      	pop	{r7, pc}

080079ee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80079ee:	b480      	push	{r7}
 80079f0:	b083      	sub	sp, #12
 80079f2:	af00      	add	r7, sp, #0
 80079f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80079f6:	bf00      	nop
 80079f8:	370c      	adds	r7, #12
 80079fa:	46bd      	mov	sp, r7
 80079fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a00:	4770      	bx	lr

08007a02 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007a02:	b480      	push	{r7}
 8007a04:	b083      	sub	sp, #12
 8007a06:	af00      	add	r7, sp, #0
 8007a08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007a0a:	bf00      	nop
 8007a0c:	370c      	adds	r7, #12
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a14:	4770      	bx	lr

08007a16 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007a16:	b480      	push	{r7}
 8007a18:	b083      	sub	sp, #12
 8007a1a:	af00      	add	r7, sp, #0
 8007a1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007a1e:	bf00      	nop
 8007a20:	370c      	adds	r7, #12
 8007a22:	46bd      	mov	sp, r7
 8007a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a28:	4770      	bx	lr

08007a2a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007a2a:	b480      	push	{r7}
 8007a2c:	b083      	sub	sp, #12
 8007a2e:	af00      	add	r7, sp, #0
 8007a30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007a32:	bf00      	nop
 8007a34:	370c      	adds	r7, #12
 8007a36:	46bd      	mov	sp, r7
 8007a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3c:	4770      	bx	lr
	...

08007a40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007a40:	b480      	push	{r7}
 8007a42:	b085      	sub	sp, #20
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
 8007a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	4a40      	ldr	r2, [pc, #256]	@ (8007b54 <TIM_Base_SetConfig+0x114>)
 8007a54:	4293      	cmp	r3, r2
 8007a56:	d013      	beq.n	8007a80 <TIM_Base_SetConfig+0x40>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a5e:	d00f      	beq.n	8007a80 <TIM_Base_SetConfig+0x40>
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	4a3d      	ldr	r2, [pc, #244]	@ (8007b58 <TIM_Base_SetConfig+0x118>)
 8007a64:	4293      	cmp	r3, r2
 8007a66:	d00b      	beq.n	8007a80 <TIM_Base_SetConfig+0x40>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	4a3c      	ldr	r2, [pc, #240]	@ (8007b5c <TIM_Base_SetConfig+0x11c>)
 8007a6c:	4293      	cmp	r3, r2
 8007a6e:	d007      	beq.n	8007a80 <TIM_Base_SetConfig+0x40>
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	4a3b      	ldr	r2, [pc, #236]	@ (8007b60 <TIM_Base_SetConfig+0x120>)
 8007a74:	4293      	cmp	r3, r2
 8007a76:	d003      	beq.n	8007a80 <TIM_Base_SetConfig+0x40>
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	4a3a      	ldr	r2, [pc, #232]	@ (8007b64 <TIM_Base_SetConfig+0x124>)
 8007a7c:	4293      	cmp	r3, r2
 8007a7e:	d108      	bne.n	8007a92 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	685b      	ldr	r3, [r3, #4]
 8007a8c:	68fa      	ldr	r2, [r7, #12]
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	4a2f      	ldr	r2, [pc, #188]	@ (8007b54 <TIM_Base_SetConfig+0x114>)
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d02b      	beq.n	8007af2 <TIM_Base_SetConfig+0xb2>
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007aa0:	d027      	beq.n	8007af2 <TIM_Base_SetConfig+0xb2>
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	4a2c      	ldr	r2, [pc, #176]	@ (8007b58 <TIM_Base_SetConfig+0x118>)
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d023      	beq.n	8007af2 <TIM_Base_SetConfig+0xb2>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	4a2b      	ldr	r2, [pc, #172]	@ (8007b5c <TIM_Base_SetConfig+0x11c>)
 8007aae:	4293      	cmp	r3, r2
 8007ab0:	d01f      	beq.n	8007af2 <TIM_Base_SetConfig+0xb2>
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	4a2a      	ldr	r2, [pc, #168]	@ (8007b60 <TIM_Base_SetConfig+0x120>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d01b      	beq.n	8007af2 <TIM_Base_SetConfig+0xb2>
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	4a29      	ldr	r2, [pc, #164]	@ (8007b64 <TIM_Base_SetConfig+0x124>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d017      	beq.n	8007af2 <TIM_Base_SetConfig+0xb2>
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	4a28      	ldr	r2, [pc, #160]	@ (8007b68 <TIM_Base_SetConfig+0x128>)
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d013      	beq.n	8007af2 <TIM_Base_SetConfig+0xb2>
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	4a27      	ldr	r2, [pc, #156]	@ (8007b6c <TIM_Base_SetConfig+0x12c>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d00f      	beq.n	8007af2 <TIM_Base_SetConfig+0xb2>
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	4a26      	ldr	r2, [pc, #152]	@ (8007b70 <TIM_Base_SetConfig+0x130>)
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	d00b      	beq.n	8007af2 <TIM_Base_SetConfig+0xb2>
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	4a25      	ldr	r2, [pc, #148]	@ (8007b74 <TIM_Base_SetConfig+0x134>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d007      	beq.n	8007af2 <TIM_Base_SetConfig+0xb2>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	4a24      	ldr	r2, [pc, #144]	@ (8007b78 <TIM_Base_SetConfig+0x138>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d003      	beq.n	8007af2 <TIM_Base_SetConfig+0xb2>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	4a23      	ldr	r2, [pc, #140]	@ (8007b7c <TIM_Base_SetConfig+0x13c>)
 8007aee:	4293      	cmp	r3, r2
 8007af0:	d108      	bne.n	8007b04 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007af8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	68db      	ldr	r3, [r3, #12]
 8007afe:	68fa      	ldr	r2, [r7, #12]
 8007b00:	4313      	orrs	r3, r2
 8007b02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	695b      	ldr	r3, [r3, #20]
 8007b0e:	4313      	orrs	r3, r2
 8007b10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	68fa      	ldr	r2, [r7, #12]
 8007b16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	689a      	ldr	r2, [r3, #8]
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	681a      	ldr	r2, [r3, #0]
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	4a0a      	ldr	r2, [pc, #40]	@ (8007b54 <TIM_Base_SetConfig+0x114>)
 8007b2c:	4293      	cmp	r3, r2
 8007b2e:	d003      	beq.n	8007b38 <TIM_Base_SetConfig+0xf8>
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	4a0c      	ldr	r2, [pc, #48]	@ (8007b64 <TIM_Base_SetConfig+0x124>)
 8007b34:	4293      	cmp	r3, r2
 8007b36:	d103      	bne.n	8007b40 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	691a      	ldr	r2, [r3, #16]
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2201      	movs	r2, #1
 8007b44:	615a      	str	r2, [r3, #20]
}
 8007b46:	bf00      	nop
 8007b48:	3714      	adds	r7, #20
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b50:	4770      	bx	lr
 8007b52:	bf00      	nop
 8007b54:	40010000 	.word	0x40010000
 8007b58:	40000400 	.word	0x40000400
 8007b5c:	40000800 	.word	0x40000800
 8007b60:	40000c00 	.word	0x40000c00
 8007b64:	40010400 	.word	0x40010400
 8007b68:	40014000 	.word	0x40014000
 8007b6c:	40014400 	.word	0x40014400
 8007b70:	40014800 	.word	0x40014800
 8007b74:	40001800 	.word	0x40001800
 8007b78:	40001c00 	.word	0x40001c00
 8007b7c:	40002000 	.word	0x40002000

08007b80 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007b80:	b480      	push	{r7}
 8007b82:	b087      	sub	sp, #28
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	6078      	str	r0, [r7, #4]
 8007b88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6a1b      	ldr	r3, [r3, #32]
 8007b8e:	f023 0201 	bic.w	r2, r3, #1
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	6a1b      	ldr	r3, [r3, #32]
 8007b9a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	685b      	ldr	r3, [r3, #4]
 8007ba0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	699b      	ldr	r3, [r3, #24]
 8007ba6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007bae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	f023 0303 	bic.w	r3, r3, #3
 8007bb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	68fa      	ldr	r2, [r7, #12]
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007bc2:	697b      	ldr	r3, [r7, #20]
 8007bc4:	f023 0302 	bic.w	r3, r3, #2
 8007bc8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	689b      	ldr	r3, [r3, #8]
 8007bce:	697a      	ldr	r2, [r7, #20]
 8007bd0:	4313      	orrs	r3, r2
 8007bd2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	4a20      	ldr	r2, [pc, #128]	@ (8007c58 <TIM_OC1_SetConfig+0xd8>)
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d003      	beq.n	8007be4 <TIM_OC1_SetConfig+0x64>
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	4a1f      	ldr	r2, [pc, #124]	@ (8007c5c <TIM_OC1_SetConfig+0xdc>)
 8007be0:	4293      	cmp	r3, r2
 8007be2:	d10c      	bne.n	8007bfe <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007be4:	697b      	ldr	r3, [r7, #20]
 8007be6:	f023 0308 	bic.w	r3, r3, #8
 8007bea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	68db      	ldr	r3, [r3, #12]
 8007bf0:	697a      	ldr	r2, [r7, #20]
 8007bf2:	4313      	orrs	r3, r2
 8007bf4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007bf6:	697b      	ldr	r3, [r7, #20]
 8007bf8:	f023 0304 	bic.w	r3, r3, #4
 8007bfc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	4a15      	ldr	r2, [pc, #84]	@ (8007c58 <TIM_OC1_SetConfig+0xd8>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d003      	beq.n	8007c0e <TIM_OC1_SetConfig+0x8e>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	4a14      	ldr	r2, [pc, #80]	@ (8007c5c <TIM_OC1_SetConfig+0xdc>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d111      	bne.n	8007c32 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007c0e:	693b      	ldr	r3, [r7, #16]
 8007c10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007c16:	693b      	ldr	r3, [r7, #16]
 8007c18:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007c1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	695b      	ldr	r3, [r3, #20]
 8007c22:	693a      	ldr	r2, [r7, #16]
 8007c24:	4313      	orrs	r3, r2
 8007c26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	699b      	ldr	r3, [r3, #24]
 8007c2c:	693a      	ldr	r2, [r7, #16]
 8007c2e:	4313      	orrs	r3, r2
 8007c30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	693a      	ldr	r2, [r7, #16]
 8007c36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	68fa      	ldr	r2, [r7, #12]
 8007c3c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	685a      	ldr	r2, [r3, #4]
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	697a      	ldr	r2, [r7, #20]
 8007c4a:	621a      	str	r2, [r3, #32]
}
 8007c4c:	bf00      	nop
 8007c4e:	371c      	adds	r7, #28
 8007c50:	46bd      	mov	sp, r7
 8007c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c56:	4770      	bx	lr
 8007c58:	40010000 	.word	0x40010000
 8007c5c:	40010400 	.word	0x40010400

08007c60 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b087      	sub	sp, #28
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
 8007c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6a1b      	ldr	r3, [r3, #32]
 8007c6e:	f023 0210 	bic.w	r2, r3, #16
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6a1b      	ldr	r3, [r3, #32]
 8007c7a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	685b      	ldr	r3, [r3, #4]
 8007c80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	699b      	ldr	r3, [r3, #24]
 8007c86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	021b      	lsls	r3, r3, #8
 8007c9e:	68fa      	ldr	r2, [r7, #12]
 8007ca0:	4313      	orrs	r3, r2
 8007ca2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007ca4:	697b      	ldr	r3, [r7, #20]
 8007ca6:	f023 0320 	bic.w	r3, r3, #32
 8007caa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	689b      	ldr	r3, [r3, #8]
 8007cb0:	011b      	lsls	r3, r3, #4
 8007cb2:	697a      	ldr	r2, [r7, #20]
 8007cb4:	4313      	orrs	r3, r2
 8007cb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	4a22      	ldr	r2, [pc, #136]	@ (8007d44 <TIM_OC2_SetConfig+0xe4>)
 8007cbc:	4293      	cmp	r3, r2
 8007cbe:	d003      	beq.n	8007cc8 <TIM_OC2_SetConfig+0x68>
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	4a21      	ldr	r2, [pc, #132]	@ (8007d48 <TIM_OC2_SetConfig+0xe8>)
 8007cc4:	4293      	cmp	r3, r2
 8007cc6:	d10d      	bne.n	8007ce4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007cce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	68db      	ldr	r3, [r3, #12]
 8007cd4:	011b      	lsls	r3, r3, #4
 8007cd6:	697a      	ldr	r2, [r7, #20]
 8007cd8:	4313      	orrs	r3, r2
 8007cda:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007cdc:	697b      	ldr	r3, [r7, #20]
 8007cde:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ce2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	4a17      	ldr	r2, [pc, #92]	@ (8007d44 <TIM_OC2_SetConfig+0xe4>)
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d003      	beq.n	8007cf4 <TIM_OC2_SetConfig+0x94>
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	4a16      	ldr	r2, [pc, #88]	@ (8007d48 <TIM_OC2_SetConfig+0xe8>)
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	d113      	bne.n	8007d1c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007cf4:	693b      	ldr	r3, [r7, #16]
 8007cf6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007cfa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007cfc:	693b      	ldr	r3, [r7, #16]
 8007cfe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007d02:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007d04:	683b      	ldr	r3, [r7, #0]
 8007d06:	695b      	ldr	r3, [r3, #20]
 8007d08:	009b      	lsls	r3, r3, #2
 8007d0a:	693a      	ldr	r2, [r7, #16]
 8007d0c:	4313      	orrs	r3, r2
 8007d0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	699b      	ldr	r3, [r3, #24]
 8007d14:	009b      	lsls	r3, r3, #2
 8007d16:	693a      	ldr	r2, [r7, #16]
 8007d18:	4313      	orrs	r3, r2
 8007d1a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	693a      	ldr	r2, [r7, #16]
 8007d20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	68fa      	ldr	r2, [r7, #12]
 8007d26:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	685a      	ldr	r2, [r3, #4]
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	697a      	ldr	r2, [r7, #20]
 8007d34:	621a      	str	r2, [r3, #32]
}
 8007d36:	bf00      	nop
 8007d38:	371c      	adds	r7, #28
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d40:	4770      	bx	lr
 8007d42:	bf00      	nop
 8007d44:	40010000 	.word	0x40010000
 8007d48:	40010400 	.word	0x40010400

08007d4c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007d4c:	b480      	push	{r7}
 8007d4e:	b087      	sub	sp, #28
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
 8007d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6a1b      	ldr	r3, [r3, #32]
 8007d5a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6a1b      	ldr	r3, [r3, #32]
 8007d66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	685b      	ldr	r3, [r3, #4]
 8007d6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	69db      	ldr	r3, [r3, #28]
 8007d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	f023 0303 	bic.w	r3, r3, #3
 8007d82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	68fa      	ldr	r2, [r7, #12]
 8007d8a:	4313      	orrs	r3, r2
 8007d8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007d8e:	697b      	ldr	r3, [r7, #20]
 8007d90:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007d94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007d96:	683b      	ldr	r3, [r7, #0]
 8007d98:	689b      	ldr	r3, [r3, #8]
 8007d9a:	021b      	lsls	r3, r3, #8
 8007d9c:	697a      	ldr	r2, [r7, #20]
 8007d9e:	4313      	orrs	r3, r2
 8007da0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	4a21      	ldr	r2, [pc, #132]	@ (8007e2c <TIM_OC3_SetConfig+0xe0>)
 8007da6:	4293      	cmp	r3, r2
 8007da8:	d003      	beq.n	8007db2 <TIM_OC3_SetConfig+0x66>
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	4a20      	ldr	r2, [pc, #128]	@ (8007e30 <TIM_OC3_SetConfig+0xe4>)
 8007dae:	4293      	cmp	r3, r2
 8007db0:	d10d      	bne.n	8007dce <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007db2:	697b      	ldr	r3, [r7, #20]
 8007db4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007db8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	68db      	ldr	r3, [r3, #12]
 8007dbe:	021b      	lsls	r3, r3, #8
 8007dc0:	697a      	ldr	r2, [r7, #20]
 8007dc2:	4313      	orrs	r3, r2
 8007dc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007dc6:	697b      	ldr	r3, [r7, #20]
 8007dc8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007dcc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	4a16      	ldr	r2, [pc, #88]	@ (8007e2c <TIM_OC3_SetConfig+0xe0>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d003      	beq.n	8007dde <TIM_OC3_SetConfig+0x92>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	4a15      	ldr	r2, [pc, #84]	@ (8007e30 <TIM_OC3_SetConfig+0xe4>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d113      	bne.n	8007e06 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007de4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007dec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	695b      	ldr	r3, [r3, #20]
 8007df2:	011b      	lsls	r3, r3, #4
 8007df4:	693a      	ldr	r2, [r7, #16]
 8007df6:	4313      	orrs	r3, r2
 8007df8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	699b      	ldr	r3, [r3, #24]
 8007dfe:	011b      	lsls	r3, r3, #4
 8007e00:	693a      	ldr	r2, [r7, #16]
 8007e02:	4313      	orrs	r3, r2
 8007e04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	693a      	ldr	r2, [r7, #16]
 8007e0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	68fa      	ldr	r2, [r7, #12]
 8007e10:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	685a      	ldr	r2, [r3, #4]
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	697a      	ldr	r2, [r7, #20]
 8007e1e:	621a      	str	r2, [r3, #32]
}
 8007e20:	bf00      	nop
 8007e22:	371c      	adds	r7, #28
 8007e24:	46bd      	mov	sp, r7
 8007e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2a:	4770      	bx	lr
 8007e2c:	40010000 	.word	0x40010000
 8007e30:	40010400 	.word	0x40010400

08007e34 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007e34:	b480      	push	{r7}
 8007e36:	b087      	sub	sp, #28
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
 8007e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6a1b      	ldr	r3, [r3, #32]
 8007e42:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6a1b      	ldr	r3, [r3, #32]
 8007e4e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	685b      	ldr	r3, [r3, #4]
 8007e54:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	69db      	ldr	r3, [r3, #28]
 8007e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	021b      	lsls	r3, r3, #8
 8007e72:	68fa      	ldr	r2, [r7, #12]
 8007e74:	4313      	orrs	r3, r2
 8007e76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007e78:	693b      	ldr	r3, [r7, #16]
 8007e7a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007e7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	689b      	ldr	r3, [r3, #8]
 8007e84:	031b      	lsls	r3, r3, #12
 8007e86:	693a      	ldr	r2, [r7, #16]
 8007e88:	4313      	orrs	r3, r2
 8007e8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	4a12      	ldr	r2, [pc, #72]	@ (8007ed8 <TIM_OC4_SetConfig+0xa4>)
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d003      	beq.n	8007e9c <TIM_OC4_SetConfig+0x68>
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	4a11      	ldr	r2, [pc, #68]	@ (8007edc <TIM_OC4_SetConfig+0xa8>)
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	d109      	bne.n	8007eb0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007e9c:	697b      	ldr	r3, [r7, #20]
 8007e9e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007ea2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007ea4:	683b      	ldr	r3, [r7, #0]
 8007ea6:	695b      	ldr	r3, [r3, #20]
 8007ea8:	019b      	lsls	r3, r3, #6
 8007eaa:	697a      	ldr	r2, [r7, #20]
 8007eac:	4313      	orrs	r3, r2
 8007eae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	697a      	ldr	r2, [r7, #20]
 8007eb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	68fa      	ldr	r2, [r7, #12]
 8007eba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	685a      	ldr	r2, [r3, #4]
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	693a      	ldr	r2, [r7, #16]
 8007ec8:	621a      	str	r2, [r3, #32]
}
 8007eca:	bf00      	nop
 8007ecc:	371c      	adds	r7, #28
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed4:	4770      	bx	lr
 8007ed6:	bf00      	nop
 8007ed8:	40010000 	.word	0x40010000
 8007edc:	40010400 	.word	0x40010400

08007ee0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ee0:	b480      	push	{r7}
 8007ee2:	b087      	sub	sp, #28
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	60f8      	str	r0, [r7, #12]
 8007ee8:	60b9      	str	r1, [r7, #8]
 8007eea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	6a1b      	ldr	r3, [r3, #32]
 8007ef0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	6a1b      	ldr	r3, [r3, #32]
 8007ef6:	f023 0201 	bic.w	r2, r3, #1
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	699b      	ldr	r3, [r3, #24]
 8007f02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007f04:	693b      	ldr	r3, [r7, #16]
 8007f06:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007f0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	011b      	lsls	r3, r3, #4
 8007f10:	693a      	ldr	r2, [r7, #16]
 8007f12:	4313      	orrs	r3, r2
 8007f14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007f16:	697b      	ldr	r3, [r7, #20]
 8007f18:	f023 030a 	bic.w	r3, r3, #10
 8007f1c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007f1e:	697a      	ldr	r2, [r7, #20]
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	4313      	orrs	r3, r2
 8007f24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	693a      	ldr	r2, [r7, #16]
 8007f2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	697a      	ldr	r2, [r7, #20]
 8007f30:	621a      	str	r2, [r3, #32]
}
 8007f32:	bf00      	nop
 8007f34:	371c      	adds	r7, #28
 8007f36:	46bd      	mov	sp, r7
 8007f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3c:	4770      	bx	lr

08007f3e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007f3e:	b480      	push	{r7}
 8007f40:	b087      	sub	sp, #28
 8007f42:	af00      	add	r7, sp, #0
 8007f44:	60f8      	str	r0, [r7, #12]
 8007f46:	60b9      	str	r1, [r7, #8]
 8007f48:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	6a1b      	ldr	r3, [r3, #32]
 8007f4e:	f023 0210 	bic.w	r2, r3, #16
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	699b      	ldr	r3, [r3, #24]
 8007f5a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	6a1b      	ldr	r3, [r3, #32]
 8007f60:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007f62:	697b      	ldr	r3, [r7, #20]
 8007f64:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007f68:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	031b      	lsls	r3, r3, #12
 8007f6e:	697a      	ldr	r2, [r7, #20]
 8007f70:	4313      	orrs	r3, r2
 8007f72:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007f74:	693b      	ldr	r3, [r7, #16]
 8007f76:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007f7a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007f7c:	68bb      	ldr	r3, [r7, #8]
 8007f7e:	011b      	lsls	r3, r3, #4
 8007f80:	693a      	ldr	r2, [r7, #16]
 8007f82:	4313      	orrs	r3, r2
 8007f84:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	697a      	ldr	r2, [r7, #20]
 8007f8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	693a      	ldr	r2, [r7, #16]
 8007f90:	621a      	str	r2, [r3, #32]
}
 8007f92:	bf00      	nop
 8007f94:	371c      	adds	r7, #28
 8007f96:	46bd      	mov	sp, r7
 8007f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9c:	4770      	bx	lr

08007f9e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007f9e:	b480      	push	{r7}
 8007fa0:	b085      	sub	sp, #20
 8007fa2:	af00      	add	r7, sp, #0
 8007fa4:	6078      	str	r0, [r7, #4]
 8007fa6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	689b      	ldr	r3, [r3, #8]
 8007fac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fb4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007fb6:	683a      	ldr	r2, [r7, #0]
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	4313      	orrs	r3, r2
 8007fbc:	f043 0307 	orr.w	r3, r3, #7
 8007fc0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	68fa      	ldr	r2, [r7, #12]
 8007fc6:	609a      	str	r2, [r3, #8]
}
 8007fc8:	bf00      	nop
 8007fca:	3714      	adds	r7, #20
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd2:	4770      	bx	lr

08007fd4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b087      	sub	sp, #28
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	60f8      	str	r0, [r7, #12]
 8007fdc:	60b9      	str	r1, [r7, #8]
 8007fde:	607a      	str	r2, [r7, #4]
 8007fe0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	689b      	ldr	r3, [r3, #8]
 8007fe6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007fe8:	697b      	ldr	r3, [r7, #20]
 8007fea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007fee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	021a      	lsls	r2, r3, #8
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	431a      	orrs	r2, r3
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	4313      	orrs	r3, r2
 8007ffc:	697a      	ldr	r2, [r7, #20]
 8007ffe:	4313      	orrs	r3, r2
 8008000:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	697a      	ldr	r2, [r7, #20]
 8008006:	609a      	str	r2, [r3, #8]
}
 8008008:	bf00      	nop
 800800a:	371c      	adds	r7, #28
 800800c:	46bd      	mov	sp, r7
 800800e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008012:	4770      	bx	lr

08008014 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008014:	b480      	push	{r7}
 8008016:	b085      	sub	sp, #20
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
 800801c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008024:	2b01      	cmp	r3, #1
 8008026:	d101      	bne.n	800802c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008028:	2302      	movs	r3, #2
 800802a:	e05a      	b.n	80080e2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2201      	movs	r2, #1
 8008030:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2202      	movs	r2, #2
 8008038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	685b      	ldr	r3, [r3, #4]
 8008042:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	689b      	ldr	r3, [r3, #8]
 800804a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008052:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	68fa      	ldr	r2, [r7, #12]
 800805a:	4313      	orrs	r3, r2
 800805c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	68fa      	ldr	r2, [r7, #12]
 8008064:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4a21      	ldr	r2, [pc, #132]	@ (80080f0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800806c:	4293      	cmp	r3, r2
 800806e:	d022      	beq.n	80080b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008078:	d01d      	beq.n	80080b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	4a1d      	ldr	r2, [pc, #116]	@ (80080f4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008080:	4293      	cmp	r3, r2
 8008082:	d018      	beq.n	80080b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	4a1b      	ldr	r2, [pc, #108]	@ (80080f8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d013      	beq.n	80080b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	4a1a      	ldr	r2, [pc, #104]	@ (80080fc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008094:	4293      	cmp	r3, r2
 8008096:	d00e      	beq.n	80080b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	4a18      	ldr	r2, [pc, #96]	@ (8008100 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800809e:	4293      	cmp	r3, r2
 80080a0:	d009      	beq.n	80080b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	4a17      	ldr	r2, [pc, #92]	@ (8008104 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d004      	beq.n	80080b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	4a15      	ldr	r2, [pc, #84]	@ (8008108 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d10c      	bne.n	80080d0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80080bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	685b      	ldr	r3, [r3, #4]
 80080c2:	68ba      	ldr	r2, [r7, #8]
 80080c4:	4313      	orrs	r3, r2
 80080c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	68ba      	ldr	r2, [r7, #8]
 80080ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2201      	movs	r2, #1
 80080d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2200      	movs	r2, #0
 80080dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80080e0:	2300      	movs	r3, #0
}
 80080e2:	4618      	mov	r0, r3
 80080e4:	3714      	adds	r7, #20
 80080e6:	46bd      	mov	sp, r7
 80080e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop
 80080f0:	40010000 	.word	0x40010000
 80080f4:	40000400 	.word	0x40000400
 80080f8:	40000800 	.word	0x40000800
 80080fc:	40000c00 	.word	0x40000c00
 8008100:	40010400 	.word	0x40010400
 8008104:	40014000 	.word	0x40014000
 8008108:	40001800 	.word	0x40001800

0800810c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800810c:	b480      	push	{r7}
 800810e:	b083      	sub	sp, #12
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008114:	bf00      	nop
 8008116:	370c      	adds	r7, #12
 8008118:	46bd      	mov	sp, r7
 800811a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811e:	4770      	bx	lr

08008120 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008120:	b480      	push	{r7}
 8008122:	b083      	sub	sp, #12
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008128:	bf00      	nop
 800812a:	370c      	adds	r7, #12
 800812c:	46bd      	mov	sp, r7
 800812e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008132:	4770      	bx	lr

08008134 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8008134:	b480      	push	{r7}
 8008136:	b085      	sub	sp, #20
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
 800813c:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 800813e:	2300      	movs	r3, #0
 8008140:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	681a      	ldr	r2, [r3, #0]
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800814c:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 800814e:	68fa      	ldr	r2, [r7, #12]
 8008150:	4b20      	ldr	r3, [pc, #128]	@ (80081d4 <FSMC_NORSRAM_Init+0xa0>)
 8008152:	4013      	ands	r3, r2
 8008154:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800815e:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8008164:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800816a:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8008170:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8008172:	683b      	ldr	r3, [r7, #0]
 8008174:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8008176:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 800817c:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8008182:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                     Init->WriteOperation       |\
 8008188:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                     Init->WaitSignal           |\
 800818e:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                     Init->ExtendedMode         |\
 8008194:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8008196:	683b      	ldr	r3, [r7, #0]
 8008198:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                     Init->AsynchronousWait     |\
 800819a:	431a      	orrs	r2, r3
                     Init->WriteBurst
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                     Init->PageSize             |\
 80081a0:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80081a2:	68fa      	ldr	r2, [r7, #12]
 80081a4:	4313      	orrs	r3, r2
 80081a6:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	689b      	ldr	r3, [r3, #8]
 80081ac:	2b08      	cmp	r3, #8
 80081ae:	d103      	bne.n	80081b8 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081b6:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 80081b8:	683b      	ldr	r3, [r7, #0]
 80081ba:	681a      	ldr	r2, [r3, #0]
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	68f9      	ldr	r1, [r7, #12]
 80081c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80081c4:	2300      	movs	r3, #0
}
 80081c6:	4618      	mov	r0, r3
 80081c8:	3714      	adds	r7, #20
 80081ca:	46bd      	mov	sp, r7
 80081cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d0:	4770      	bx	lr
 80081d2:	bf00      	nop
 80081d4:	fff00080 	.word	0xfff00080

080081d8 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80081d8:	b480      	push	{r7}
 80081da:	b087      	sub	sp, #28
 80081dc:	af00      	add	r7, sp, #0
 80081de:	60f8      	str	r0, [r7, #12]
 80081e0:	60b9      	str	r1, [r7, #8]
 80081e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 80081e4:	2300      	movs	r3, #0
 80081e6:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	1c5a      	adds	r2, r3, #1
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081f2:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 80081f4:	697b      	ldr	r3, [r7, #20]
 80081f6:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80081fa:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80081fc:	68bb      	ldr	r3, [r7, #8]
 80081fe:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8008200:	68bb      	ldr	r3, [r7, #8]
 8008202:	685b      	ldr	r3, [r3, #4]
 8008204:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008206:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8008208:	68bb      	ldr	r3, [r7, #8]
 800820a:	689b      	ldr	r3, [r3, #8]
 800820c:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800820e:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008210:	68bb      	ldr	r3, [r7, #8]
 8008212:	68db      	ldr	r3, [r3, #12]
 8008214:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8008216:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8008218:	68bb      	ldr	r3, [r7, #8]
 800821a:	691b      	ldr	r3, [r3, #16]
 800821c:	3b01      	subs	r3, #1
 800821e:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008220:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8008222:	68bb      	ldr	r3, [r7, #8]
 8008224:	695b      	ldr	r3, [r3, #20]
 8008226:	3b02      	subs	r3, #2
 8008228:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800822a:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 800822c:	68bb      	ldr	r3, [r7, #8]
 800822e:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008230:	4313      	orrs	r3, r2
 8008232:	697a      	ldr	r2, [r7, #20]
 8008234:	4313      	orrs	r3, r2
 8008236:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	1c5a      	adds	r2, r3, #1
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	6979      	ldr	r1, [r7, #20]
 8008240:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8008244:	2300      	movs	r3, #0
}
 8008246:	4618      	mov	r0, r3
 8008248:	371c      	adds	r7, #28
 800824a:	46bd      	mov	sp, r7
 800824c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008250:	4770      	bx	lr
	...

08008254 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8008254:	b480      	push	{r7}
 8008256:	b087      	sub	sp, #28
 8008258:	af00      	add	r7, sp, #0
 800825a:	60f8      	str	r0, [r7, #12]
 800825c:	60b9      	str	r1, [r7, #8]
 800825e:	607a      	str	r2, [r7, #4]
 8008260:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8008262:	2300      	movs	r3, #0
 8008264:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800826c:	d122      	bne.n	80082b4 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	687a      	ldr	r2, [r7, #4]
 8008272:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008276:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8008278:	697a      	ldr	r2, [r7, #20]
 800827a:	4b15      	ldr	r3, [pc, #84]	@ (80082d0 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800827c:	4013      	ands	r3, r2
 800827e:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008280:	68bb      	ldr	r3, [r7, #8]
 8008282:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	685b      	ldr	r3, [r3, #4]
 8008288:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800828a:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 800828c:	68bb      	ldr	r3, [r7, #8]
 800828e:	689b      	ldr	r3, [r3, #8]
 8008290:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8008292:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008294:	68bb      	ldr	r3, [r7, #8]
 8008296:	68db      	ldr	r3, [r3, #12]
 8008298:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800829a:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800829c:	68bb      	ldr	r3, [r7, #8]
 800829e:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80082a0:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80082a2:	697a      	ldr	r2, [r7, #20]
 80082a4:	4313      	orrs	r3, r2
 80082a6:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	687a      	ldr	r2, [r7, #4]
 80082ac:	6979      	ldr	r1, [r7, #20]
 80082ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80082b2:	e005      	b.n	80082c0 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	687a      	ldr	r2, [r7, #4]
 80082b8:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 80082bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 80082c0:	2300      	movs	r3, #0
}
 80082c2:	4618      	mov	r0, r3
 80082c4:	371c      	adds	r7, #28
 80082c6:	46bd      	mov	sp, r7
 80082c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082cc:	4770      	bx	lr
 80082ce:	bf00      	nop
 80082d0:	cff00000 	.word	0xcff00000

080082d4 <srand>:
 80082d4:	b538      	push	{r3, r4, r5, lr}
 80082d6:	4b10      	ldr	r3, [pc, #64]	@ (8008318 <srand+0x44>)
 80082d8:	681d      	ldr	r5, [r3, #0]
 80082da:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80082dc:	4604      	mov	r4, r0
 80082de:	b9b3      	cbnz	r3, 800830e <srand+0x3a>
 80082e0:	2018      	movs	r0, #24
 80082e2:	f000 fa4d 	bl	8008780 <malloc>
 80082e6:	4602      	mov	r2, r0
 80082e8:	6328      	str	r0, [r5, #48]	@ 0x30
 80082ea:	b920      	cbnz	r0, 80082f6 <srand+0x22>
 80082ec:	4b0b      	ldr	r3, [pc, #44]	@ (800831c <srand+0x48>)
 80082ee:	480c      	ldr	r0, [pc, #48]	@ (8008320 <srand+0x4c>)
 80082f0:	2146      	movs	r1, #70	@ 0x46
 80082f2:	f000 f9dd 	bl	80086b0 <__assert_func>
 80082f6:	490b      	ldr	r1, [pc, #44]	@ (8008324 <srand+0x50>)
 80082f8:	4b0b      	ldr	r3, [pc, #44]	@ (8008328 <srand+0x54>)
 80082fa:	e9c0 1300 	strd	r1, r3, [r0]
 80082fe:	4b0b      	ldr	r3, [pc, #44]	@ (800832c <srand+0x58>)
 8008300:	6083      	str	r3, [r0, #8]
 8008302:	230b      	movs	r3, #11
 8008304:	8183      	strh	r3, [r0, #12]
 8008306:	2100      	movs	r1, #0
 8008308:	2001      	movs	r0, #1
 800830a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800830e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8008310:	2200      	movs	r2, #0
 8008312:	611c      	str	r4, [r3, #16]
 8008314:	615a      	str	r2, [r3, #20]
 8008316:	bd38      	pop	{r3, r4, r5, pc}
 8008318:	20000058 	.word	0x20000058
 800831c:	0800c5ac 	.word	0x0800c5ac
 8008320:	0800c5c3 	.word	0x0800c5c3
 8008324:	abcd330e 	.word	0xabcd330e
 8008328:	e66d1234 	.word	0xe66d1234
 800832c:	0005deec 	.word	0x0005deec

08008330 <rand>:
 8008330:	4b16      	ldr	r3, [pc, #88]	@ (800838c <rand+0x5c>)
 8008332:	b510      	push	{r4, lr}
 8008334:	681c      	ldr	r4, [r3, #0]
 8008336:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008338:	b9b3      	cbnz	r3, 8008368 <rand+0x38>
 800833a:	2018      	movs	r0, #24
 800833c:	f000 fa20 	bl	8008780 <malloc>
 8008340:	4602      	mov	r2, r0
 8008342:	6320      	str	r0, [r4, #48]	@ 0x30
 8008344:	b920      	cbnz	r0, 8008350 <rand+0x20>
 8008346:	4b12      	ldr	r3, [pc, #72]	@ (8008390 <rand+0x60>)
 8008348:	4812      	ldr	r0, [pc, #72]	@ (8008394 <rand+0x64>)
 800834a:	2152      	movs	r1, #82	@ 0x52
 800834c:	f000 f9b0 	bl	80086b0 <__assert_func>
 8008350:	4911      	ldr	r1, [pc, #68]	@ (8008398 <rand+0x68>)
 8008352:	4b12      	ldr	r3, [pc, #72]	@ (800839c <rand+0x6c>)
 8008354:	e9c0 1300 	strd	r1, r3, [r0]
 8008358:	4b11      	ldr	r3, [pc, #68]	@ (80083a0 <rand+0x70>)
 800835a:	6083      	str	r3, [r0, #8]
 800835c:	230b      	movs	r3, #11
 800835e:	8183      	strh	r3, [r0, #12]
 8008360:	2100      	movs	r1, #0
 8008362:	2001      	movs	r0, #1
 8008364:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8008368:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800836a:	480e      	ldr	r0, [pc, #56]	@ (80083a4 <rand+0x74>)
 800836c:	690b      	ldr	r3, [r1, #16]
 800836e:	694c      	ldr	r4, [r1, #20]
 8008370:	4a0d      	ldr	r2, [pc, #52]	@ (80083a8 <rand+0x78>)
 8008372:	4358      	muls	r0, r3
 8008374:	fb02 0004 	mla	r0, r2, r4, r0
 8008378:	fba3 3202 	umull	r3, r2, r3, r2
 800837c:	3301      	adds	r3, #1
 800837e:	eb40 0002 	adc.w	r0, r0, r2
 8008382:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8008386:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800838a:	bd10      	pop	{r4, pc}
 800838c:	20000058 	.word	0x20000058
 8008390:	0800c5ac 	.word	0x0800c5ac
 8008394:	0800c5c3 	.word	0x0800c5c3
 8008398:	abcd330e 	.word	0xabcd330e
 800839c:	e66d1234 	.word	0xe66d1234
 80083a0:	0005deec 	.word	0x0005deec
 80083a4:	5851f42d 	.word	0x5851f42d
 80083a8:	4c957f2d 	.word	0x4c957f2d

080083ac <std>:
 80083ac:	2300      	movs	r3, #0
 80083ae:	b510      	push	{r4, lr}
 80083b0:	4604      	mov	r4, r0
 80083b2:	e9c0 3300 	strd	r3, r3, [r0]
 80083b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80083ba:	6083      	str	r3, [r0, #8]
 80083bc:	8181      	strh	r1, [r0, #12]
 80083be:	6643      	str	r3, [r0, #100]	@ 0x64
 80083c0:	81c2      	strh	r2, [r0, #14]
 80083c2:	6183      	str	r3, [r0, #24]
 80083c4:	4619      	mov	r1, r3
 80083c6:	2208      	movs	r2, #8
 80083c8:	305c      	adds	r0, #92	@ 0x5c
 80083ca:	f000 f8f4 	bl	80085b6 <memset>
 80083ce:	4b0d      	ldr	r3, [pc, #52]	@ (8008404 <std+0x58>)
 80083d0:	6263      	str	r3, [r4, #36]	@ 0x24
 80083d2:	4b0d      	ldr	r3, [pc, #52]	@ (8008408 <std+0x5c>)
 80083d4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80083d6:	4b0d      	ldr	r3, [pc, #52]	@ (800840c <std+0x60>)
 80083d8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80083da:	4b0d      	ldr	r3, [pc, #52]	@ (8008410 <std+0x64>)
 80083dc:	6323      	str	r3, [r4, #48]	@ 0x30
 80083de:	4b0d      	ldr	r3, [pc, #52]	@ (8008414 <std+0x68>)
 80083e0:	6224      	str	r4, [r4, #32]
 80083e2:	429c      	cmp	r4, r3
 80083e4:	d006      	beq.n	80083f4 <std+0x48>
 80083e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80083ea:	4294      	cmp	r4, r2
 80083ec:	d002      	beq.n	80083f4 <std+0x48>
 80083ee:	33d0      	adds	r3, #208	@ 0xd0
 80083f0:	429c      	cmp	r4, r3
 80083f2:	d105      	bne.n	8008400 <std+0x54>
 80083f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80083f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80083fc:	f000 b954 	b.w	80086a8 <__retarget_lock_init_recursive>
 8008400:	bd10      	pop	{r4, pc}
 8008402:	bf00      	nop
 8008404:	08008531 	.word	0x08008531
 8008408:	08008553 	.word	0x08008553
 800840c:	0800858b 	.word	0x0800858b
 8008410:	080085af 	.word	0x080085af
 8008414:	20000cec 	.word	0x20000cec

08008418 <stdio_exit_handler>:
 8008418:	4a02      	ldr	r2, [pc, #8]	@ (8008424 <stdio_exit_handler+0xc>)
 800841a:	4903      	ldr	r1, [pc, #12]	@ (8008428 <stdio_exit_handler+0x10>)
 800841c:	4803      	ldr	r0, [pc, #12]	@ (800842c <stdio_exit_handler+0x14>)
 800841e:	f000 b869 	b.w	80084f4 <_fwalk_sglue>
 8008422:	bf00      	nop
 8008424:	2000004c 	.word	0x2000004c
 8008428:	080089f5 	.word	0x080089f5
 800842c:	2000005c 	.word	0x2000005c

08008430 <cleanup_stdio>:
 8008430:	6841      	ldr	r1, [r0, #4]
 8008432:	4b0c      	ldr	r3, [pc, #48]	@ (8008464 <cleanup_stdio+0x34>)
 8008434:	4299      	cmp	r1, r3
 8008436:	b510      	push	{r4, lr}
 8008438:	4604      	mov	r4, r0
 800843a:	d001      	beq.n	8008440 <cleanup_stdio+0x10>
 800843c:	f000 fada 	bl	80089f4 <_fflush_r>
 8008440:	68a1      	ldr	r1, [r4, #8]
 8008442:	4b09      	ldr	r3, [pc, #36]	@ (8008468 <cleanup_stdio+0x38>)
 8008444:	4299      	cmp	r1, r3
 8008446:	d002      	beq.n	800844e <cleanup_stdio+0x1e>
 8008448:	4620      	mov	r0, r4
 800844a:	f000 fad3 	bl	80089f4 <_fflush_r>
 800844e:	68e1      	ldr	r1, [r4, #12]
 8008450:	4b06      	ldr	r3, [pc, #24]	@ (800846c <cleanup_stdio+0x3c>)
 8008452:	4299      	cmp	r1, r3
 8008454:	d004      	beq.n	8008460 <cleanup_stdio+0x30>
 8008456:	4620      	mov	r0, r4
 8008458:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800845c:	f000 baca 	b.w	80089f4 <_fflush_r>
 8008460:	bd10      	pop	{r4, pc}
 8008462:	bf00      	nop
 8008464:	20000cec 	.word	0x20000cec
 8008468:	20000d54 	.word	0x20000d54
 800846c:	20000dbc 	.word	0x20000dbc

08008470 <global_stdio_init.part.0>:
 8008470:	b510      	push	{r4, lr}
 8008472:	4b0b      	ldr	r3, [pc, #44]	@ (80084a0 <global_stdio_init.part.0+0x30>)
 8008474:	4c0b      	ldr	r4, [pc, #44]	@ (80084a4 <global_stdio_init.part.0+0x34>)
 8008476:	4a0c      	ldr	r2, [pc, #48]	@ (80084a8 <global_stdio_init.part.0+0x38>)
 8008478:	601a      	str	r2, [r3, #0]
 800847a:	4620      	mov	r0, r4
 800847c:	2200      	movs	r2, #0
 800847e:	2104      	movs	r1, #4
 8008480:	f7ff ff94 	bl	80083ac <std>
 8008484:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008488:	2201      	movs	r2, #1
 800848a:	2109      	movs	r1, #9
 800848c:	f7ff ff8e 	bl	80083ac <std>
 8008490:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008494:	2202      	movs	r2, #2
 8008496:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800849a:	2112      	movs	r1, #18
 800849c:	f7ff bf86 	b.w	80083ac <std>
 80084a0:	20000e24 	.word	0x20000e24
 80084a4:	20000cec 	.word	0x20000cec
 80084a8:	08008419 	.word	0x08008419

080084ac <__sfp_lock_acquire>:
 80084ac:	4801      	ldr	r0, [pc, #4]	@ (80084b4 <__sfp_lock_acquire+0x8>)
 80084ae:	f000 b8fc 	b.w	80086aa <__retarget_lock_acquire_recursive>
 80084b2:	bf00      	nop
 80084b4:	20000e2d 	.word	0x20000e2d

080084b8 <__sfp_lock_release>:
 80084b8:	4801      	ldr	r0, [pc, #4]	@ (80084c0 <__sfp_lock_release+0x8>)
 80084ba:	f000 b8f7 	b.w	80086ac <__retarget_lock_release_recursive>
 80084be:	bf00      	nop
 80084c0:	20000e2d 	.word	0x20000e2d

080084c4 <__sinit>:
 80084c4:	b510      	push	{r4, lr}
 80084c6:	4604      	mov	r4, r0
 80084c8:	f7ff fff0 	bl	80084ac <__sfp_lock_acquire>
 80084cc:	6a23      	ldr	r3, [r4, #32]
 80084ce:	b11b      	cbz	r3, 80084d8 <__sinit+0x14>
 80084d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084d4:	f7ff bff0 	b.w	80084b8 <__sfp_lock_release>
 80084d8:	4b04      	ldr	r3, [pc, #16]	@ (80084ec <__sinit+0x28>)
 80084da:	6223      	str	r3, [r4, #32]
 80084dc:	4b04      	ldr	r3, [pc, #16]	@ (80084f0 <__sinit+0x2c>)
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d1f5      	bne.n	80084d0 <__sinit+0xc>
 80084e4:	f7ff ffc4 	bl	8008470 <global_stdio_init.part.0>
 80084e8:	e7f2      	b.n	80084d0 <__sinit+0xc>
 80084ea:	bf00      	nop
 80084ec:	08008431 	.word	0x08008431
 80084f0:	20000e24 	.word	0x20000e24

080084f4 <_fwalk_sglue>:
 80084f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084f8:	4607      	mov	r7, r0
 80084fa:	4688      	mov	r8, r1
 80084fc:	4614      	mov	r4, r2
 80084fe:	2600      	movs	r6, #0
 8008500:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008504:	f1b9 0901 	subs.w	r9, r9, #1
 8008508:	d505      	bpl.n	8008516 <_fwalk_sglue+0x22>
 800850a:	6824      	ldr	r4, [r4, #0]
 800850c:	2c00      	cmp	r4, #0
 800850e:	d1f7      	bne.n	8008500 <_fwalk_sglue+0xc>
 8008510:	4630      	mov	r0, r6
 8008512:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008516:	89ab      	ldrh	r3, [r5, #12]
 8008518:	2b01      	cmp	r3, #1
 800851a:	d907      	bls.n	800852c <_fwalk_sglue+0x38>
 800851c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008520:	3301      	adds	r3, #1
 8008522:	d003      	beq.n	800852c <_fwalk_sglue+0x38>
 8008524:	4629      	mov	r1, r5
 8008526:	4638      	mov	r0, r7
 8008528:	47c0      	blx	r8
 800852a:	4306      	orrs	r6, r0
 800852c:	3568      	adds	r5, #104	@ 0x68
 800852e:	e7e9      	b.n	8008504 <_fwalk_sglue+0x10>

08008530 <__sread>:
 8008530:	b510      	push	{r4, lr}
 8008532:	460c      	mov	r4, r1
 8008534:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008538:	f000 f868 	bl	800860c <_read_r>
 800853c:	2800      	cmp	r0, #0
 800853e:	bfab      	itete	ge
 8008540:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008542:	89a3      	ldrhlt	r3, [r4, #12]
 8008544:	181b      	addge	r3, r3, r0
 8008546:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800854a:	bfac      	ite	ge
 800854c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800854e:	81a3      	strhlt	r3, [r4, #12]
 8008550:	bd10      	pop	{r4, pc}

08008552 <__swrite>:
 8008552:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008556:	461f      	mov	r7, r3
 8008558:	898b      	ldrh	r3, [r1, #12]
 800855a:	05db      	lsls	r3, r3, #23
 800855c:	4605      	mov	r5, r0
 800855e:	460c      	mov	r4, r1
 8008560:	4616      	mov	r6, r2
 8008562:	d505      	bpl.n	8008570 <__swrite+0x1e>
 8008564:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008568:	2302      	movs	r3, #2
 800856a:	2200      	movs	r2, #0
 800856c:	f000 f83c 	bl	80085e8 <_lseek_r>
 8008570:	89a3      	ldrh	r3, [r4, #12]
 8008572:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008576:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800857a:	81a3      	strh	r3, [r4, #12]
 800857c:	4632      	mov	r2, r6
 800857e:	463b      	mov	r3, r7
 8008580:	4628      	mov	r0, r5
 8008582:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008586:	f000 b853 	b.w	8008630 <_write_r>

0800858a <__sseek>:
 800858a:	b510      	push	{r4, lr}
 800858c:	460c      	mov	r4, r1
 800858e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008592:	f000 f829 	bl	80085e8 <_lseek_r>
 8008596:	1c43      	adds	r3, r0, #1
 8008598:	89a3      	ldrh	r3, [r4, #12]
 800859a:	bf15      	itete	ne
 800859c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800859e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80085a2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80085a6:	81a3      	strheq	r3, [r4, #12]
 80085a8:	bf18      	it	ne
 80085aa:	81a3      	strhne	r3, [r4, #12]
 80085ac:	bd10      	pop	{r4, pc}

080085ae <__sclose>:
 80085ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085b2:	f000 b809 	b.w	80085c8 <_close_r>

080085b6 <memset>:
 80085b6:	4402      	add	r2, r0
 80085b8:	4603      	mov	r3, r0
 80085ba:	4293      	cmp	r3, r2
 80085bc:	d100      	bne.n	80085c0 <memset+0xa>
 80085be:	4770      	bx	lr
 80085c0:	f803 1b01 	strb.w	r1, [r3], #1
 80085c4:	e7f9      	b.n	80085ba <memset+0x4>
	...

080085c8 <_close_r>:
 80085c8:	b538      	push	{r3, r4, r5, lr}
 80085ca:	4d06      	ldr	r5, [pc, #24]	@ (80085e4 <_close_r+0x1c>)
 80085cc:	2300      	movs	r3, #0
 80085ce:	4604      	mov	r4, r0
 80085d0:	4608      	mov	r0, r1
 80085d2:	602b      	str	r3, [r5, #0]
 80085d4:	f7fa fd0c 	bl	8002ff0 <_close>
 80085d8:	1c43      	adds	r3, r0, #1
 80085da:	d102      	bne.n	80085e2 <_close_r+0x1a>
 80085dc:	682b      	ldr	r3, [r5, #0]
 80085de:	b103      	cbz	r3, 80085e2 <_close_r+0x1a>
 80085e0:	6023      	str	r3, [r4, #0]
 80085e2:	bd38      	pop	{r3, r4, r5, pc}
 80085e4:	20000e28 	.word	0x20000e28

080085e8 <_lseek_r>:
 80085e8:	b538      	push	{r3, r4, r5, lr}
 80085ea:	4d07      	ldr	r5, [pc, #28]	@ (8008608 <_lseek_r+0x20>)
 80085ec:	4604      	mov	r4, r0
 80085ee:	4608      	mov	r0, r1
 80085f0:	4611      	mov	r1, r2
 80085f2:	2200      	movs	r2, #0
 80085f4:	602a      	str	r2, [r5, #0]
 80085f6:	461a      	mov	r2, r3
 80085f8:	f7fa fd21 	bl	800303e <_lseek>
 80085fc:	1c43      	adds	r3, r0, #1
 80085fe:	d102      	bne.n	8008606 <_lseek_r+0x1e>
 8008600:	682b      	ldr	r3, [r5, #0]
 8008602:	b103      	cbz	r3, 8008606 <_lseek_r+0x1e>
 8008604:	6023      	str	r3, [r4, #0]
 8008606:	bd38      	pop	{r3, r4, r5, pc}
 8008608:	20000e28 	.word	0x20000e28

0800860c <_read_r>:
 800860c:	b538      	push	{r3, r4, r5, lr}
 800860e:	4d07      	ldr	r5, [pc, #28]	@ (800862c <_read_r+0x20>)
 8008610:	4604      	mov	r4, r0
 8008612:	4608      	mov	r0, r1
 8008614:	4611      	mov	r1, r2
 8008616:	2200      	movs	r2, #0
 8008618:	602a      	str	r2, [r5, #0]
 800861a:	461a      	mov	r2, r3
 800861c:	f7fa fcaf 	bl	8002f7e <_read>
 8008620:	1c43      	adds	r3, r0, #1
 8008622:	d102      	bne.n	800862a <_read_r+0x1e>
 8008624:	682b      	ldr	r3, [r5, #0]
 8008626:	b103      	cbz	r3, 800862a <_read_r+0x1e>
 8008628:	6023      	str	r3, [r4, #0]
 800862a:	bd38      	pop	{r3, r4, r5, pc}
 800862c:	20000e28 	.word	0x20000e28

08008630 <_write_r>:
 8008630:	b538      	push	{r3, r4, r5, lr}
 8008632:	4d07      	ldr	r5, [pc, #28]	@ (8008650 <_write_r+0x20>)
 8008634:	4604      	mov	r4, r0
 8008636:	4608      	mov	r0, r1
 8008638:	4611      	mov	r1, r2
 800863a:	2200      	movs	r2, #0
 800863c:	602a      	str	r2, [r5, #0]
 800863e:	461a      	mov	r2, r3
 8008640:	f7fa fcba 	bl	8002fb8 <_write>
 8008644:	1c43      	adds	r3, r0, #1
 8008646:	d102      	bne.n	800864e <_write_r+0x1e>
 8008648:	682b      	ldr	r3, [r5, #0]
 800864a:	b103      	cbz	r3, 800864e <_write_r+0x1e>
 800864c:	6023      	str	r3, [r4, #0]
 800864e:	bd38      	pop	{r3, r4, r5, pc}
 8008650:	20000e28 	.word	0x20000e28

08008654 <__errno>:
 8008654:	4b01      	ldr	r3, [pc, #4]	@ (800865c <__errno+0x8>)
 8008656:	6818      	ldr	r0, [r3, #0]
 8008658:	4770      	bx	lr
 800865a:	bf00      	nop
 800865c:	20000058 	.word	0x20000058

08008660 <__libc_init_array>:
 8008660:	b570      	push	{r4, r5, r6, lr}
 8008662:	4d0d      	ldr	r5, [pc, #52]	@ (8008698 <__libc_init_array+0x38>)
 8008664:	4c0d      	ldr	r4, [pc, #52]	@ (800869c <__libc_init_array+0x3c>)
 8008666:	1b64      	subs	r4, r4, r5
 8008668:	10a4      	asrs	r4, r4, #2
 800866a:	2600      	movs	r6, #0
 800866c:	42a6      	cmp	r6, r4
 800866e:	d109      	bne.n	8008684 <__libc_init_array+0x24>
 8008670:	4d0b      	ldr	r5, [pc, #44]	@ (80086a0 <__libc_init_array+0x40>)
 8008672:	4c0c      	ldr	r4, [pc, #48]	@ (80086a4 <__libc_init_array+0x44>)
 8008674:	f000 ff40 	bl	80094f8 <_init>
 8008678:	1b64      	subs	r4, r4, r5
 800867a:	10a4      	asrs	r4, r4, #2
 800867c:	2600      	movs	r6, #0
 800867e:	42a6      	cmp	r6, r4
 8008680:	d105      	bne.n	800868e <__libc_init_array+0x2e>
 8008682:	bd70      	pop	{r4, r5, r6, pc}
 8008684:	f855 3b04 	ldr.w	r3, [r5], #4
 8008688:	4798      	blx	r3
 800868a:	3601      	adds	r6, #1
 800868c:	e7ee      	b.n	800866c <__libc_init_array+0xc>
 800868e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008692:	4798      	blx	r3
 8008694:	3601      	adds	r6, #1
 8008696:	e7f2      	b.n	800867e <__libc_init_array+0x1e>
 8008698:	0800c694 	.word	0x0800c694
 800869c:	0800c694 	.word	0x0800c694
 80086a0:	0800c694 	.word	0x0800c694
 80086a4:	0800c698 	.word	0x0800c698

080086a8 <__retarget_lock_init_recursive>:
 80086a8:	4770      	bx	lr

080086aa <__retarget_lock_acquire_recursive>:
 80086aa:	4770      	bx	lr

080086ac <__retarget_lock_release_recursive>:
 80086ac:	4770      	bx	lr
	...

080086b0 <__assert_func>:
 80086b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80086b2:	4614      	mov	r4, r2
 80086b4:	461a      	mov	r2, r3
 80086b6:	4b09      	ldr	r3, [pc, #36]	@ (80086dc <__assert_func+0x2c>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	4605      	mov	r5, r0
 80086bc:	68d8      	ldr	r0, [r3, #12]
 80086be:	b954      	cbnz	r4, 80086d6 <__assert_func+0x26>
 80086c0:	4b07      	ldr	r3, [pc, #28]	@ (80086e0 <__assert_func+0x30>)
 80086c2:	461c      	mov	r4, r3
 80086c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80086c8:	9100      	str	r1, [sp, #0]
 80086ca:	462b      	mov	r3, r5
 80086cc:	4905      	ldr	r1, [pc, #20]	@ (80086e4 <__assert_func+0x34>)
 80086ce:	f000 f9b9 	bl	8008a44 <fiprintf>
 80086d2:	f000 f9d9 	bl	8008a88 <abort>
 80086d6:	4b04      	ldr	r3, [pc, #16]	@ (80086e8 <__assert_func+0x38>)
 80086d8:	e7f4      	b.n	80086c4 <__assert_func+0x14>
 80086da:	bf00      	nop
 80086dc:	20000058 	.word	0x20000058
 80086e0:	0800c656 	.word	0x0800c656
 80086e4:	0800c628 	.word	0x0800c628
 80086e8:	0800c61b 	.word	0x0800c61b

080086ec <_free_r>:
 80086ec:	b538      	push	{r3, r4, r5, lr}
 80086ee:	4605      	mov	r5, r0
 80086f0:	2900      	cmp	r1, #0
 80086f2:	d041      	beq.n	8008778 <_free_r+0x8c>
 80086f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80086f8:	1f0c      	subs	r4, r1, #4
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	bfb8      	it	lt
 80086fe:	18e4      	addlt	r4, r4, r3
 8008700:	f000 f8e8 	bl	80088d4 <__malloc_lock>
 8008704:	4a1d      	ldr	r2, [pc, #116]	@ (800877c <_free_r+0x90>)
 8008706:	6813      	ldr	r3, [r2, #0]
 8008708:	b933      	cbnz	r3, 8008718 <_free_r+0x2c>
 800870a:	6063      	str	r3, [r4, #4]
 800870c:	6014      	str	r4, [r2, #0]
 800870e:	4628      	mov	r0, r5
 8008710:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008714:	f000 b8e4 	b.w	80088e0 <__malloc_unlock>
 8008718:	42a3      	cmp	r3, r4
 800871a:	d908      	bls.n	800872e <_free_r+0x42>
 800871c:	6820      	ldr	r0, [r4, #0]
 800871e:	1821      	adds	r1, r4, r0
 8008720:	428b      	cmp	r3, r1
 8008722:	bf01      	itttt	eq
 8008724:	6819      	ldreq	r1, [r3, #0]
 8008726:	685b      	ldreq	r3, [r3, #4]
 8008728:	1809      	addeq	r1, r1, r0
 800872a:	6021      	streq	r1, [r4, #0]
 800872c:	e7ed      	b.n	800870a <_free_r+0x1e>
 800872e:	461a      	mov	r2, r3
 8008730:	685b      	ldr	r3, [r3, #4]
 8008732:	b10b      	cbz	r3, 8008738 <_free_r+0x4c>
 8008734:	42a3      	cmp	r3, r4
 8008736:	d9fa      	bls.n	800872e <_free_r+0x42>
 8008738:	6811      	ldr	r1, [r2, #0]
 800873a:	1850      	adds	r0, r2, r1
 800873c:	42a0      	cmp	r0, r4
 800873e:	d10b      	bne.n	8008758 <_free_r+0x6c>
 8008740:	6820      	ldr	r0, [r4, #0]
 8008742:	4401      	add	r1, r0
 8008744:	1850      	adds	r0, r2, r1
 8008746:	4283      	cmp	r3, r0
 8008748:	6011      	str	r1, [r2, #0]
 800874a:	d1e0      	bne.n	800870e <_free_r+0x22>
 800874c:	6818      	ldr	r0, [r3, #0]
 800874e:	685b      	ldr	r3, [r3, #4]
 8008750:	6053      	str	r3, [r2, #4]
 8008752:	4408      	add	r0, r1
 8008754:	6010      	str	r0, [r2, #0]
 8008756:	e7da      	b.n	800870e <_free_r+0x22>
 8008758:	d902      	bls.n	8008760 <_free_r+0x74>
 800875a:	230c      	movs	r3, #12
 800875c:	602b      	str	r3, [r5, #0]
 800875e:	e7d6      	b.n	800870e <_free_r+0x22>
 8008760:	6820      	ldr	r0, [r4, #0]
 8008762:	1821      	adds	r1, r4, r0
 8008764:	428b      	cmp	r3, r1
 8008766:	bf04      	itt	eq
 8008768:	6819      	ldreq	r1, [r3, #0]
 800876a:	685b      	ldreq	r3, [r3, #4]
 800876c:	6063      	str	r3, [r4, #4]
 800876e:	bf04      	itt	eq
 8008770:	1809      	addeq	r1, r1, r0
 8008772:	6021      	streq	r1, [r4, #0]
 8008774:	6054      	str	r4, [r2, #4]
 8008776:	e7ca      	b.n	800870e <_free_r+0x22>
 8008778:	bd38      	pop	{r3, r4, r5, pc}
 800877a:	bf00      	nop
 800877c:	20000e34 	.word	0x20000e34

08008780 <malloc>:
 8008780:	4b02      	ldr	r3, [pc, #8]	@ (800878c <malloc+0xc>)
 8008782:	4601      	mov	r1, r0
 8008784:	6818      	ldr	r0, [r3, #0]
 8008786:	f000 b825 	b.w	80087d4 <_malloc_r>
 800878a:	bf00      	nop
 800878c:	20000058 	.word	0x20000058

08008790 <sbrk_aligned>:
 8008790:	b570      	push	{r4, r5, r6, lr}
 8008792:	4e0f      	ldr	r6, [pc, #60]	@ (80087d0 <sbrk_aligned+0x40>)
 8008794:	460c      	mov	r4, r1
 8008796:	6831      	ldr	r1, [r6, #0]
 8008798:	4605      	mov	r5, r0
 800879a:	b911      	cbnz	r1, 80087a2 <sbrk_aligned+0x12>
 800879c:	f000 f964 	bl	8008a68 <_sbrk_r>
 80087a0:	6030      	str	r0, [r6, #0]
 80087a2:	4621      	mov	r1, r4
 80087a4:	4628      	mov	r0, r5
 80087a6:	f000 f95f 	bl	8008a68 <_sbrk_r>
 80087aa:	1c43      	adds	r3, r0, #1
 80087ac:	d103      	bne.n	80087b6 <sbrk_aligned+0x26>
 80087ae:	f04f 34ff 	mov.w	r4, #4294967295
 80087b2:	4620      	mov	r0, r4
 80087b4:	bd70      	pop	{r4, r5, r6, pc}
 80087b6:	1cc4      	adds	r4, r0, #3
 80087b8:	f024 0403 	bic.w	r4, r4, #3
 80087bc:	42a0      	cmp	r0, r4
 80087be:	d0f8      	beq.n	80087b2 <sbrk_aligned+0x22>
 80087c0:	1a21      	subs	r1, r4, r0
 80087c2:	4628      	mov	r0, r5
 80087c4:	f000 f950 	bl	8008a68 <_sbrk_r>
 80087c8:	3001      	adds	r0, #1
 80087ca:	d1f2      	bne.n	80087b2 <sbrk_aligned+0x22>
 80087cc:	e7ef      	b.n	80087ae <sbrk_aligned+0x1e>
 80087ce:	bf00      	nop
 80087d0:	20000e30 	.word	0x20000e30

080087d4 <_malloc_r>:
 80087d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087d8:	1ccd      	adds	r5, r1, #3
 80087da:	f025 0503 	bic.w	r5, r5, #3
 80087de:	3508      	adds	r5, #8
 80087e0:	2d0c      	cmp	r5, #12
 80087e2:	bf38      	it	cc
 80087e4:	250c      	movcc	r5, #12
 80087e6:	2d00      	cmp	r5, #0
 80087e8:	4606      	mov	r6, r0
 80087ea:	db01      	blt.n	80087f0 <_malloc_r+0x1c>
 80087ec:	42a9      	cmp	r1, r5
 80087ee:	d904      	bls.n	80087fa <_malloc_r+0x26>
 80087f0:	230c      	movs	r3, #12
 80087f2:	6033      	str	r3, [r6, #0]
 80087f4:	2000      	movs	r0, #0
 80087f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80088d0 <_malloc_r+0xfc>
 80087fe:	f000 f869 	bl	80088d4 <__malloc_lock>
 8008802:	f8d8 3000 	ldr.w	r3, [r8]
 8008806:	461c      	mov	r4, r3
 8008808:	bb44      	cbnz	r4, 800885c <_malloc_r+0x88>
 800880a:	4629      	mov	r1, r5
 800880c:	4630      	mov	r0, r6
 800880e:	f7ff ffbf 	bl	8008790 <sbrk_aligned>
 8008812:	1c43      	adds	r3, r0, #1
 8008814:	4604      	mov	r4, r0
 8008816:	d158      	bne.n	80088ca <_malloc_r+0xf6>
 8008818:	f8d8 4000 	ldr.w	r4, [r8]
 800881c:	4627      	mov	r7, r4
 800881e:	2f00      	cmp	r7, #0
 8008820:	d143      	bne.n	80088aa <_malloc_r+0xd6>
 8008822:	2c00      	cmp	r4, #0
 8008824:	d04b      	beq.n	80088be <_malloc_r+0xea>
 8008826:	6823      	ldr	r3, [r4, #0]
 8008828:	4639      	mov	r1, r7
 800882a:	4630      	mov	r0, r6
 800882c:	eb04 0903 	add.w	r9, r4, r3
 8008830:	f000 f91a 	bl	8008a68 <_sbrk_r>
 8008834:	4581      	cmp	r9, r0
 8008836:	d142      	bne.n	80088be <_malloc_r+0xea>
 8008838:	6821      	ldr	r1, [r4, #0]
 800883a:	1a6d      	subs	r5, r5, r1
 800883c:	4629      	mov	r1, r5
 800883e:	4630      	mov	r0, r6
 8008840:	f7ff ffa6 	bl	8008790 <sbrk_aligned>
 8008844:	3001      	adds	r0, #1
 8008846:	d03a      	beq.n	80088be <_malloc_r+0xea>
 8008848:	6823      	ldr	r3, [r4, #0]
 800884a:	442b      	add	r3, r5
 800884c:	6023      	str	r3, [r4, #0]
 800884e:	f8d8 3000 	ldr.w	r3, [r8]
 8008852:	685a      	ldr	r2, [r3, #4]
 8008854:	bb62      	cbnz	r2, 80088b0 <_malloc_r+0xdc>
 8008856:	f8c8 7000 	str.w	r7, [r8]
 800885a:	e00f      	b.n	800887c <_malloc_r+0xa8>
 800885c:	6822      	ldr	r2, [r4, #0]
 800885e:	1b52      	subs	r2, r2, r5
 8008860:	d420      	bmi.n	80088a4 <_malloc_r+0xd0>
 8008862:	2a0b      	cmp	r2, #11
 8008864:	d917      	bls.n	8008896 <_malloc_r+0xc2>
 8008866:	1961      	adds	r1, r4, r5
 8008868:	42a3      	cmp	r3, r4
 800886a:	6025      	str	r5, [r4, #0]
 800886c:	bf18      	it	ne
 800886e:	6059      	strne	r1, [r3, #4]
 8008870:	6863      	ldr	r3, [r4, #4]
 8008872:	bf08      	it	eq
 8008874:	f8c8 1000 	streq.w	r1, [r8]
 8008878:	5162      	str	r2, [r4, r5]
 800887a:	604b      	str	r3, [r1, #4]
 800887c:	4630      	mov	r0, r6
 800887e:	f000 f82f 	bl	80088e0 <__malloc_unlock>
 8008882:	f104 000b 	add.w	r0, r4, #11
 8008886:	1d23      	adds	r3, r4, #4
 8008888:	f020 0007 	bic.w	r0, r0, #7
 800888c:	1ac2      	subs	r2, r0, r3
 800888e:	bf1c      	itt	ne
 8008890:	1a1b      	subne	r3, r3, r0
 8008892:	50a3      	strne	r3, [r4, r2]
 8008894:	e7af      	b.n	80087f6 <_malloc_r+0x22>
 8008896:	6862      	ldr	r2, [r4, #4]
 8008898:	42a3      	cmp	r3, r4
 800889a:	bf0c      	ite	eq
 800889c:	f8c8 2000 	streq.w	r2, [r8]
 80088a0:	605a      	strne	r2, [r3, #4]
 80088a2:	e7eb      	b.n	800887c <_malloc_r+0xa8>
 80088a4:	4623      	mov	r3, r4
 80088a6:	6864      	ldr	r4, [r4, #4]
 80088a8:	e7ae      	b.n	8008808 <_malloc_r+0x34>
 80088aa:	463c      	mov	r4, r7
 80088ac:	687f      	ldr	r7, [r7, #4]
 80088ae:	e7b6      	b.n	800881e <_malloc_r+0x4a>
 80088b0:	461a      	mov	r2, r3
 80088b2:	685b      	ldr	r3, [r3, #4]
 80088b4:	42a3      	cmp	r3, r4
 80088b6:	d1fb      	bne.n	80088b0 <_malloc_r+0xdc>
 80088b8:	2300      	movs	r3, #0
 80088ba:	6053      	str	r3, [r2, #4]
 80088bc:	e7de      	b.n	800887c <_malloc_r+0xa8>
 80088be:	230c      	movs	r3, #12
 80088c0:	6033      	str	r3, [r6, #0]
 80088c2:	4630      	mov	r0, r6
 80088c4:	f000 f80c 	bl	80088e0 <__malloc_unlock>
 80088c8:	e794      	b.n	80087f4 <_malloc_r+0x20>
 80088ca:	6005      	str	r5, [r0, #0]
 80088cc:	e7d6      	b.n	800887c <_malloc_r+0xa8>
 80088ce:	bf00      	nop
 80088d0:	20000e34 	.word	0x20000e34

080088d4 <__malloc_lock>:
 80088d4:	4801      	ldr	r0, [pc, #4]	@ (80088dc <__malloc_lock+0x8>)
 80088d6:	f7ff bee8 	b.w	80086aa <__retarget_lock_acquire_recursive>
 80088da:	bf00      	nop
 80088dc:	20000e2c 	.word	0x20000e2c

080088e0 <__malloc_unlock>:
 80088e0:	4801      	ldr	r0, [pc, #4]	@ (80088e8 <__malloc_unlock+0x8>)
 80088e2:	f7ff bee3 	b.w	80086ac <__retarget_lock_release_recursive>
 80088e6:	bf00      	nop
 80088e8:	20000e2c 	.word	0x20000e2c

080088ec <__sflush_r>:
 80088ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80088f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088f4:	0716      	lsls	r6, r2, #28
 80088f6:	4605      	mov	r5, r0
 80088f8:	460c      	mov	r4, r1
 80088fa:	d454      	bmi.n	80089a6 <__sflush_r+0xba>
 80088fc:	684b      	ldr	r3, [r1, #4]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	dc02      	bgt.n	8008908 <__sflush_r+0x1c>
 8008902:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008904:	2b00      	cmp	r3, #0
 8008906:	dd48      	ble.n	800899a <__sflush_r+0xae>
 8008908:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800890a:	2e00      	cmp	r6, #0
 800890c:	d045      	beq.n	800899a <__sflush_r+0xae>
 800890e:	2300      	movs	r3, #0
 8008910:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008914:	682f      	ldr	r7, [r5, #0]
 8008916:	6a21      	ldr	r1, [r4, #32]
 8008918:	602b      	str	r3, [r5, #0]
 800891a:	d030      	beq.n	800897e <__sflush_r+0x92>
 800891c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800891e:	89a3      	ldrh	r3, [r4, #12]
 8008920:	0759      	lsls	r1, r3, #29
 8008922:	d505      	bpl.n	8008930 <__sflush_r+0x44>
 8008924:	6863      	ldr	r3, [r4, #4]
 8008926:	1ad2      	subs	r2, r2, r3
 8008928:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800892a:	b10b      	cbz	r3, 8008930 <__sflush_r+0x44>
 800892c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800892e:	1ad2      	subs	r2, r2, r3
 8008930:	2300      	movs	r3, #0
 8008932:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008934:	6a21      	ldr	r1, [r4, #32]
 8008936:	4628      	mov	r0, r5
 8008938:	47b0      	blx	r6
 800893a:	1c43      	adds	r3, r0, #1
 800893c:	89a3      	ldrh	r3, [r4, #12]
 800893e:	d106      	bne.n	800894e <__sflush_r+0x62>
 8008940:	6829      	ldr	r1, [r5, #0]
 8008942:	291d      	cmp	r1, #29
 8008944:	d82b      	bhi.n	800899e <__sflush_r+0xb2>
 8008946:	4a2a      	ldr	r2, [pc, #168]	@ (80089f0 <__sflush_r+0x104>)
 8008948:	410a      	asrs	r2, r1
 800894a:	07d6      	lsls	r6, r2, #31
 800894c:	d427      	bmi.n	800899e <__sflush_r+0xb2>
 800894e:	2200      	movs	r2, #0
 8008950:	6062      	str	r2, [r4, #4]
 8008952:	04d9      	lsls	r1, r3, #19
 8008954:	6922      	ldr	r2, [r4, #16]
 8008956:	6022      	str	r2, [r4, #0]
 8008958:	d504      	bpl.n	8008964 <__sflush_r+0x78>
 800895a:	1c42      	adds	r2, r0, #1
 800895c:	d101      	bne.n	8008962 <__sflush_r+0x76>
 800895e:	682b      	ldr	r3, [r5, #0]
 8008960:	b903      	cbnz	r3, 8008964 <__sflush_r+0x78>
 8008962:	6560      	str	r0, [r4, #84]	@ 0x54
 8008964:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008966:	602f      	str	r7, [r5, #0]
 8008968:	b1b9      	cbz	r1, 800899a <__sflush_r+0xae>
 800896a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800896e:	4299      	cmp	r1, r3
 8008970:	d002      	beq.n	8008978 <__sflush_r+0x8c>
 8008972:	4628      	mov	r0, r5
 8008974:	f7ff feba 	bl	80086ec <_free_r>
 8008978:	2300      	movs	r3, #0
 800897a:	6363      	str	r3, [r4, #52]	@ 0x34
 800897c:	e00d      	b.n	800899a <__sflush_r+0xae>
 800897e:	2301      	movs	r3, #1
 8008980:	4628      	mov	r0, r5
 8008982:	47b0      	blx	r6
 8008984:	4602      	mov	r2, r0
 8008986:	1c50      	adds	r0, r2, #1
 8008988:	d1c9      	bne.n	800891e <__sflush_r+0x32>
 800898a:	682b      	ldr	r3, [r5, #0]
 800898c:	2b00      	cmp	r3, #0
 800898e:	d0c6      	beq.n	800891e <__sflush_r+0x32>
 8008990:	2b1d      	cmp	r3, #29
 8008992:	d001      	beq.n	8008998 <__sflush_r+0xac>
 8008994:	2b16      	cmp	r3, #22
 8008996:	d11e      	bne.n	80089d6 <__sflush_r+0xea>
 8008998:	602f      	str	r7, [r5, #0]
 800899a:	2000      	movs	r0, #0
 800899c:	e022      	b.n	80089e4 <__sflush_r+0xf8>
 800899e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089a2:	b21b      	sxth	r3, r3
 80089a4:	e01b      	b.n	80089de <__sflush_r+0xf2>
 80089a6:	690f      	ldr	r7, [r1, #16]
 80089a8:	2f00      	cmp	r7, #0
 80089aa:	d0f6      	beq.n	800899a <__sflush_r+0xae>
 80089ac:	0793      	lsls	r3, r2, #30
 80089ae:	680e      	ldr	r6, [r1, #0]
 80089b0:	bf08      	it	eq
 80089b2:	694b      	ldreq	r3, [r1, #20]
 80089b4:	600f      	str	r7, [r1, #0]
 80089b6:	bf18      	it	ne
 80089b8:	2300      	movne	r3, #0
 80089ba:	eba6 0807 	sub.w	r8, r6, r7
 80089be:	608b      	str	r3, [r1, #8]
 80089c0:	f1b8 0f00 	cmp.w	r8, #0
 80089c4:	dde9      	ble.n	800899a <__sflush_r+0xae>
 80089c6:	6a21      	ldr	r1, [r4, #32]
 80089c8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80089ca:	4643      	mov	r3, r8
 80089cc:	463a      	mov	r2, r7
 80089ce:	4628      	mov	r0, r5
 80089d0:	47b0      	blx	r6
 80089d2:	2800      	cmp	r0, #0
 80089d4:	dc08      	bgt.n	80089e8 <__sflush_r+0xfc>
 80089d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089de:	81a3      	strh	r3, [r4, #12]
 80089e0:	f04f 30ff 	mov.w	r0, #4294967295
 80089e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089e8:	4407      	add	r7, r0
 80089ea:	eba8 0800 	sub.w	r8, r8, r0
 80089ee:	e7e7      	b.n	80089c0 <__sflush_r+0xd4>
 80089f0:	dfbffffe 	.word	0xdfbffffe

080089f4 <_fflush_r>:
 80089f4:	b538      	push	{r3, r4, r5, lr}
 80089f6:	690b      	ldr	r3, [r1, #16]
 80089f8:	4605      	mov	r5, r0
 80089fa:	460c      	mov	r4, r1
 80089fc:	b913      	cbnz	r3, 8008a04 <_fflush_r+0x10>
 80089fe:	2500      	movs	r5, #0
 8008a00:	4628      	mov	r0, r5
 8008a02:	bd38      	pop	{r3, r4, r5, pc}
 8008a04:	b118      	cbz	r0, 8008a0e <_fflush_r+0x1a>
 8008a06:	6a03      	ldr	r3, [r0, #32]
 8008a08:	b90b      	cbnz	r3, 8008a0e <_fflush_r+0x1a>
 8008a0a:	f7ff fd5b 	bl	80084c4 <__sinit>
 8008a0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d0f3      	beq.n	80089fe <_fflush_r+0xa>
 8008a16:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008a18:	07d0      	lsls	r0, r2, #31
 8008a1a:	d404      	bmi.n	8008a26 <_fflush_r+0x32>
 8008a1c:	0599      	lsls	r1, r3, #22
 8008a1e:	d402      	bmi.n	8008a26 <_fflush_r+0x32>
 8008a20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a22:	f7ff fe42 	bl	80086aa <__retarget_lock_acquire_recursive>
 8008a26:	4628      	mov	r0, r5
 8008a28:	4621      	mov	r1, r4
 8008a2a:	f7ff ff5f 	bl	80088ec <__sflush_r>
 8008a2e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008a30:	07da      	lsls	r2, r3, #31
 8008a32:	4605      	mov	r5, r0
 8008a34:	d4e4      	bmi.n	8008a00 <_fflush_r+0xc>
 8008a36:	89a3      	ldrh	r3, [r4, #12]
 8008a38:	059b      	lsls	r3, r3, #22
 8008a3a:	d4e1      	bmi.n	8008a00 <_fflush_r+0xc>
 8008a3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a3e:	f7ff fe35 	bl	80086ac <__retarget_lock_release_recursive>
 8008a42:	e7dd      	b.n	8008a00 <_fflush_r+0xc>

08008a44 <fiprintf>:
 8008a44:	b40e      	push	{r1, r2, r3}
 8008a46:	b503      	push	{r0, r1, lr}
 8008a48:	4601      	mov	r1, r0
 8008a4a:	ab03      	add	r3, sp, #12
 8008a4c:	4805      	ldr	r0, [pc, #20]	@ (8008a64 <fiprintf+0x20>)
 8008a4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a52:	6800      	ldr	r0, [r0, #0]
 8008a54:	9301      	str	r3, [sp, #4]
 8008a56:	f000 f847 	bl	8008ae8 <_vfiprintf_r>
 8008a5a:	b002      	add	sp, #8
 8008a5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008a60:	b003      	add	sp, #12
 8008a62:	4770      	bx	lr
 8008a64:	20000058 	.word	0x20000058

08008a68 <_sbrk_r>:
 8008a68:	b538      	push	{r3, r4, r5, lr}
 8008a6a:	4d06      	ldr	r5, [pc, #24]	@ (8008a84 <_sbrk_r+0x1c>)
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	4604      	mov	r4, r0
 8008a70:	4608      	mov	r0, r1
 8008a72:	602b      	str	r3, [r5, #0]
 8008a74:	f7fa faf0 	bl	8003058 <_sbrk>
 8008a78:	1c43      	adds	r3, r0, #1
 8008a7a:	d102      	bne.n	8008a82 <_sbrk_r+0x1a>
 8008a7c:	682b      	ldr	r3, [r5, #0]
 8008a7e:	b103      	cbz	r3, 8008a82 <_sbrk_r+0x1a>
 8008a80:	6023      	str	r3, [r4, #0]
 8008a82:	bd38      	pop	{r3, r4, r5, pc}
 8008a84:	20000e28 	.word	0x20000e28

08008a88 <abort>:
 8008a88:	b508      	push	{r3, lr}
 8008a8a:	2006      	movs	r0, #6
 8008a8c:	f000 fb8e 	bl	80091ac <raise>
 8008a90:	2001      	movs	r0, #1
 8008a92:	f7fa fa69 	bl	8002f68 <_exit>

08008a96 <__sfputc_r>:
 8008a96:	6893      	ldr	r3, [r2, #8]
 8008a98:	3b01      	subs	r3, #1
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	b410      	push	{r4}
 8008a9e:	6093      	str	r3, [r2, #8]
 8008aa0:	da08      	bge.n	8008ab4 <__sfputc_r+0x1e>
 8008aa2:	6994      	ldr	r4, [r2, #24]
 8008aa4:	42a3      	cmp	r3, r4
 8008aa6:	db01      	blt.n	8008aac <__sfputc_r+0x16>
 8008aa8:	290a      	cmp	r1, #10
 8008aaa:	d103      	bne.n	8008ab4 <__sfputc_r+0x1e>
 8008aac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ab0:	f000 bac0 	b.w	8009034 <__swbuf_r>
 8008ab4:	6813      	ldr	r3, [r2, #0]
 8008ab6:	1c58      	adds	r0, r3, #1
 8008ab8:	6010      	str	r0, [r2, #0]
 8008aba:	7019      	strb	r1, [r3, #0]
 8008abc:	4608      	mov	r0, r1
 8008abe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ac2:	4770      	bx	lr

08008ac4 <__sfputs_r>:
 8008ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ac6:	4606      	mov	r6, r0
 8008ac8:	460f      	mov	r7, r1
 8008aca:	4614      	mov	r4, r2
 8008acc:	18d5      	adds	r5, r2, r3
 8008ace:	42ac      	cmp	r4, r5
 8008ad0:	d101      	bne.n	8008ad6 <__sfputs_r+0x12>
 8008ad2:	2000      	movs	r0, #0
 8008ad4:	e007      	b.n	8008ae6 <__sfputs_r+0x22>
 8008ad6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ada:	463a      	mov	r2, r7
 8008adc:	4630      	mov	r0, r6
 8008ade:	f7ff ffda 	bl	8008a96 <__sfputc_r>
 8008ae2:	1c43      	adds	r3, r0, #1
 8008ae4:	d1f3      	bne.n	8008ace <__sfputs_r+0xa>
 8008ae6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008ae8 <_vfiprintf_r>:
 8008ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aec:	460d      	mov	r5, r1
 8008aee:	b09d      	sub	sp, #116	@ 0x74
 8008af0:	4614      	mov	r4, r2
 8008af2:	4698      	mov	r8, r3
 8008af4:	4606      	mov	r6, r0
 8008af6:	b118      	cbz	r0, 8008b00 <_vfiprintf_r+0x18>
 8008af8:	6a03      	ldr	r3, [r0, #32]
 8008afa:	b90b      	cbnz	r3, 8008b00 <_vfiprintf_r+0x18>
 8008afc:	f7ff fce2 	bl	80084c4 <__sinit>
 8008b00:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b02:	07d9      	lsls	r1, r3, #31
 8008b04:	d405      	bmi.n	8008b12 <_vfiprintf_r+0x2a>
 8008b06:	89ab      	ldrh	r3, [r5, #12]
 8008b08:	059a      	lsls	r2, r3, #22
 8008b0a:	d402      	bmi.n	8008b12 <_vfiprintf_r+0x2a>
 8008b0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b0e:	f7ff fdcc 	bl	80086aa <__retarget_lock_acquire_recursive>
 8008b12:	89ab      	ldrh	r3, [r5, #12]
 8008b14:	071b      	lsls	r3, r3, #28
 8008b16:	d501      	bpl.n	8008b1c <_vfiprintf_r+0x34>
 8008b18:	692b      	ldr	r3, [r5, #16]
 8008b1a:	b99b      	cbnz	r3, 8008b44 <_vfiprintf_r+0x5c>
 8008b1c:	4629      	mov	r1, r5
 8008b1e:	4630      	mov	r0, r6
 8008b20:	f000 fac6 	bl	80090b0 <__swsetup_r>
 8008b24:	b170      	cbz	r0, 8008b44 <_vfiprintf_r+0x5c>
 8008b26:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b28:	07dc      	lsls	r4, r3, #31
 8008b2a:	d504      	bpl.n	8008b36 <_vfiprintf_r+0x4e>
 8008b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8008b30:	b01d      	add	sp, #116	@ 0x74
 8008b32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b36:	89ab      	ldrh	r3, [r5, #12]
 8008b38:	0598      	lsls	r0, r3, #22
 8008b3a:	d4f7      	bmi.n	8008b2c <_vfiprintf_r+0x44>
 8008b3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b3e:	f7ff fdb5 	bl	80086ac <__retarget_lock_release_recursive>
 8008b42:	e7f3      	b.n	8008b2c <_vfiprintf_r+0x44>
 8008b44:	2300      	movs	r3, #0
 8008b46:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b48:	2320      	movs	r3, #32
 8008b4a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008b4e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b52:	2330      	movs	r3, #48	@ 0x30
 8008b54:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008d04 <_vfiprintf_r+0x21c>
 8008b58:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008b5c:	f04f 0901 	mov.w	r9, #1
 8008b60:	4623      	mov	r3, r4
 8008b62:	469a      	mov	sl, r3
 8008b64:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b68:	b10a      	cbz	r2, 8008b6e <_vfiprintf_r+0x86>
 8008b6a:	2a25      	cmp	r2, #37	@ 0x25
 8008b6c:	d1f9      	bne.n	8008b62 <_vfiprintf_r+0x7a>
 8008b6e:	ebba 0b04 	subs.w	fp, sl, r4
 8008b72:	d00b      	beq.n	8008b8c <_vfiprintf_r+0xa4>
 8008b74:	465b      	mov	r3, fp
 8008b76:	4622      	mov	r2, r4
 8008b78:	4629      	mov	r1, r5
 8008b7a:	4630      	mov	r0, r6
 8008b7c:	f7ff ffa2 	bl	8008ac4 <__sfputs_r>
 8008b80:	3001      	adds	r0, #1
 8008b82:	f000 80a7 	beq.w	8008cd4 <_vfiprintf_r+0x1ec>
 8008b86:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b88:	445a      	add	r2, fp
 8008b8a:	9209      	str	r2, [sp, #36]	@ 0x24
 8008b8c:	f89a 3000 	ldrb.w	r3, [sl]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	f000 809f 	beq.w	8008cd4 <_vfiprintf_r+0x1ec>
 8008b96:	2300      	movs	r3, #0
 8008b98:	f04f 32ff 	mov.w	r2, #4294967295
 8008b9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ba0:	f10a 0a01 	add.w	sl, sl, #1
 8008ba4:	9304      	str	r3, [sp, #16]
 8008ba6:	9307      	str	r3, [sp, #28]
 8008ba8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008bac:	931a      	str	r3, [sp, #104]	@ 0x68
 8008bae:	4654      	mov	r4, sl
 8008bb0:	2205      	movs	r2, #5
 8008bb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bb6:	4853      	ldr	r0, [pc, #332]	@ (8008d04 <_vfiprintf_r+0x21c>)
 8008bb8:	f7f7 fb0a 	bl	80001d0 <memchr>
 8008bbc:	9a04      	ldr	r2, [sp, #16]
 8008bbe:	b9d8      	cbnz	r0, 8008bf8 <_vfiprintf_r+0x110>
 8008bc0:	06d1      	lsls	r1, r2, #27
 8008bc2:	bf44      	itt	mi
 8008bc4:	2320      	movmi	r3, #32
 8008bc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008bca:	0713      	lsls	r3, r2, #28
 8008bcc:	bf44      	itt	mi
 8008bce:	232b      	movmi	r3, #43	@ 0x2b
 8008bd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008bd4:	f89a 3000 	ldrb.w	r3, [sl]
 8008bd8:	2b2a      	cmp	r3, #42	@ 0x2a
 8008bda:	d015      	beq.n	8008c08 <_vfiprintf_r+0x120>
 8008bdc:	9a07      	ldr	r2, [sp, #28]
 8008bde:	4654      	mov	r4, sl
 8008be0:	2000      	movs	r0, #0
 8008be2:	f04f 0c0a 	mov.w	ip, #10
 8008be6:	4621      	mov	r1, r4
 8008be8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008bec:	3b30      	subs	r3, #48	@ 0x30
 8008bee:	2b09      	cmp	r3, #9
 8008bf0:	d94b      	bls.n	8008c8a <_vfiprintf_r+0x1a2>
 8008bf2:	b1b0      	cbz	r0, 8008c22 <_vfiprintf_r+0x13a>
 8008bf4:	9207      	str	r2, [sp, #28]
 8008bf6:	e014      	b.n	8008c22 <_vfiprintf_r+0x13a>
 8008bf8:	eba0 0308 	sub.w	r3, r0, r8
 8008bfc:	fa09 f303 	lsl.w	r3, r9, r3
 8008c00:	4313      	orrs	r3, r2
 8008c02:	9304      	str	r3, [sp, #16]
 8008c04:	46a2      	mov	sl, r4
 8008c06:	e7d2      	b.n	8008bae <_vfiprintf_r+0xc6>
 8008c08:	9b03      	ldr	r3, [sp, #12]
 8008c0a:	1d19      	adds	r1, r3, #4
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	9103      	str	r1, [sp, #12]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	bfbb      	ittet	lt
 8008c14:	425b      	neglt	r3, r3
 8008c16:	f042 0202 	orrlt.w	r2, r2, #2
 8008c1a:	9307      	strge	r3, [sp, #28]
 8008c1c:	9307      	strlt	r3, [sp, #28]
 8008c1e:	bfb8      	it	lt
 8008c20:	9204      	strlt	r2, [sp, #16]
 8008c22:	7823      	ldrb	r3, [r4, #0]
 8008c24:	2b2e      	cmp	r3, #46	@ 0x2e
 8008c26:	d10a      	bne.n	8008c3e <_vfiprintf_r+0x156>
 8008c28:	7863      	ldrb	r3, [r4, #1]
 8008c2a:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c2c:	d132      	bne.n	8008c94 <_vfiprintf_r+0x1ac>
 8008c2e:	9b03      	ldr	r3, [sp, #12]
 8008c30:	1d1a      	adds	r2, r3, #4
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	9203      	str	r2, [sp, #12]
 8008c36:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008c3a:	3402      	adds	r4, #2
 8008c3c:	9305      	str	r3, [sp, #20]
 8008c3e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008d14 <_vfiprintf_r+0x22c>
 8008c42:	7821      	ldrb	r1, [r4, #0]
 8008c44:	2203      	movs	r2, #3
 8008c46:	4650      	mov	r0, sl
 8008c48:	f7f7 fac2 	bl	80001d0 <memchr>
 8008c4c:	b138      	cbz	r0, 8008c5e <_vfiprintf_r+0x176>
 8008c4e:	9b04      	ldr	r3, [sp, #16]
 8008c50:	eba0 000a 	sub.w	r0, r0, sl
 8008c54:	2240      	movs	r2, #64	@ 0x40
 8008c56:	4082      	lsls	r2, r0
 8008c58:	4313      	orrs	r3, r2
 8008c5a:	3401      	adds	r4, #1
 8008c5c:	9304      	str	r3, [sp, #16]
 8008c5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c62:	4829      	ldr	r0, [pc, #164]	@ (8008d08 <_vfiprintf_r+0x220>)
 8008c64:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008c68:	2206      	movs	r2, #6
 8008c6a:	f7f7 fab1 	bl	80001d0 <memchr>
 8008c6e:	2800      	cmp	r0, #0
 8008c70:	d03f      	beq.n	8008cf2 <_vfiprintf_r+0x20a>
 8008c72:	4b26      	ldr	r3, [pc, #152]	@ (8008d0c <_vfiprintf_r+0x224>)
 8008c74:	bb1b      	cbnz	r3, 8008cbe <_vfiprintf_r+0x1d6>
 8008c76:	9b03      	ldr	r3, [sp, #12]
 8008c78:	3307      	adds	r3, #7
 8008c7a:	f023 0307 	bic.w	r3, r3, #7
 8008c7e:	3308      	adds	r3, #8
 8008c80:	9303      	str	r3, [sp, #12]
 8008c82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c84:	443b      	add	r3, r7
 8008c86:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c88:	e76a      	b.n	8008b60 <_vfiprintf_r+0x78>
 8008c8a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c8e:	460c      	mov	r4, r1
 8008c90:	2001      	movs	r0, #1
 8008c92:	e7a8      	b.n	8008be6 <_vfiprintf_r+0xfe>
 8008c94:	2300      	movs	r3, #0
 8008c96:	3401      	adds	r4, #1
 8008c98:	9305      	str	r3, [sp, #20]
 8008c9a:	4619      	mov	r1, r3
 8008c9c:	f04f 0c0a 	mov.w	ip, #10
 8008ca0:	4620      	mov	r0, r4
 8008ca2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008ca6:	3a30      	subs	r2, #48	@ 0x30
 8008ca8:	2a09      	cmp	r2, #9
 8008caa:	d903      	bls.n	8008cb4 <_vfiprintf_r+0x1cc>
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d0c6      	beq.n	8008c3e <_vfiprintf_r+0x156>
 8008cb0:	9105      	str	r1, [sp, #20]
 8008cb2:	e7c4      	b.n	8008c3e <_vfiprintf_r+0x156>
 8008cb4:	fb0c 2101 	mla	r1, ip, r1, r2
 8008cb8:	4604      	mov	r4, r0
 8008cba:	2301      	movs	r3, #1
 8008cbc:	e7f0      	b.n	8008ca0 <_vfiprintf_r+0x1b8>
 8008cbe:	ab03      	add	r3, sp, #12
 8008cc0:	9300      	str	r3, [sp, #0]
 8008cc2:	462a      	mov	r2, r5
 8008cc4:	4b12      	ldr	r3, [pc, #72]	@ (8008d10 <_vfiprintf_r+0x228>)
 8008cc6:	a904      	add	r1, sp, #16
 8008cc8:	4630      	mov	r0, r6
 8008cca:	f3af 8000 	nop.w
 8008cce:	4607      	mov	r7, r0
 8008cd0:	1c78      	adds	r0, r7, #1
 8008cd2:	d1d6      	bne.n	8008c82 <_vfiprintf_r+0x19a>
 8008cd4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008cd6:	07d9      	lsls	r1, r3, #31
 8008cd8:	d405      	bmi.n	8008ce6 <_vfiprintf_r+0x1fe>
 8008cda:	89ab      	ldrh	r3, [r5, #12]
 8008cdc:	059a      	lsls	r2, r3, #22
 8008cde:	d402      	bmi.n	8008ce6 <_vfiprintf_r+0x1fe>
 8008ce0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008ce2:	f7ff fce3 	bl	80086ac <__retarget_lock_release_recursive>
 8008ce6:	89ab      	ldrh	r3, [r5, #12]
 8008ce8:	065b      	lsls	r3, r3, #25
 8008cea:	f53f af1f 	bmi.w	8008b2c <_vfiprintf_r+0x44>
 8008cee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008cf0:	e71e      	b.n	8008b30 <_vfiprintf_r+0x48>
 8008cf2:	ab03      	add	r3, sp, #12
 8008cf4:	9300      	str	r3, [sp, #0]
 8008cf6:	462a      	mov	r2, r5
 8008cf8:	4b05      	ldr	r3, [pc, #20]	@ (8008d10 <_vfiprintf_r+0x228>)
 8008cfa:	a904      	add	r1, sp, #16
 8008cfc:	4630      	mov	r0, r6
 8008cfe:	f000 f879 	bl	8008df4 <_printf_i>
 8008d02:	e7e4      	b.n	8008cce <_vfiprintf_r+0x1e6>
 8008d04:	0800c657 	.word	0x0800c657
 8008d08:	0800c661 	.word	0x0800c661
 8008d0c:	00000000 	.word	0x00000000
 8008d10:	08008ac5 	.word	0x08008ac5
 8008d14:	0800c65d 	.word	0x0800c65d

08008d18 <_printf_common>:
 8008d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d1c:	4616      	mov	r6, r2
 8008d1e:	4698      	mov	r8, r3
 8008d20:	688a      	ldr	r2, [r1, #8]
 8008d22:	690b      	ldr	r3, [r1, #16]
 8008d24:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008d28:	4293      	cmp	r3, r2
 8008d2a:	bfb8      	it	lt
 8008d2c:	4613      	movlt	r3, r2
 8008d2e:	6033      	str	r3, [r6, #0]
 8008d30:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008d34:	4607      	mov	r7, r0
 8008d36:	460c      	mov	r4, r1
 8008d38:	b10a      	cbz	r2, 8008d3e <_printf_common+0x26>
 8008d3a:	3301      	adds	r3, #1
 8008d3c:	6033      	str	r3, [r6, #0]
 8008d3e:	6823      	ldr	r3, [r4, #0]
 8008d40:	0699      	lsls	r1, r3, #26
 8008d42:	bf42      	ittt	mi
 8008d44:	6833      	ldrmi	r3, [r6, #0]
 8008d46:	3302      	addmi	r3, #2
 8008d48:	6033      	strmi	r3, [r6, #0]
 8008d4a:	6825      	ldr	r5, [r4, #0]
 8008d4c:	f015 0506 	ands.w	r5, r5, #6
 8008d50:	d106      	bne.n	8008d60 <_printf_common+0x48>
 8008d52:	f104 0a19 	add.w	sl, r4, #25
 8008d56:	68e3      	ldr	r3, [r4, #12]
 8008d58:	6832      	ldr	r2, [r6, #0]
 8008d5a:	1a9b      	subs	r3, r3, r2
 8008d5c:	42ab      	cmp	r3, r5
 8008d5e:	dc26      	bgt.n	8008dae <_printf_common+0x96>
 8008d60:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008d64:	6822      	ldr	r2, [r4, #0]
 8008d66:	3b00      	subs	r3, #0
 8008d68:	bf18      	it	ne
 8008d6a:	2301      	movne	r3, #1
 8008d6c:	0692      	lsls	r2, r2, #26
 8008d6e:	d42b      	bmi.n	8008dc8 <_printf_common+0xb0>
 8008d70:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008d74:	4641      	mov	r1, r8
 8008d76:	4638      	mov	r0, r7
 8008d78:	47c8      	blx	r9
 8008d7a:	3001      	adds	r0, #1
 8008d7c:	d01e      	beq.n	8008dbc <_printf_common+0xa4>
 8008d7e:	6823      	ldr	r3, [r4, #0]
 8008d80:	6922      	ldr	r2, [r4, #16]
 8008d82:	f003 0306 	and.w	r3, r3, #6
 8008d86:	2b04      	cmp	r3, #4
 8008d88:	bf02      	ittt	eq
 8008d8a:	68e5      	ldreq	r5, [r4, #12]
 8008d8c:	6833      	ldreq	r3, [r6, #0]
 8008d8e:	1aed      	subeq	r5, r5, r3
 8008d90:	68a3      	ldr	r3, [r4, #8]
 8008d92:	bf0c      	ite	eq
 8008d94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008d98:	2500      	movne	r5, #0
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	bfc4      	itt	gt
 8008d9e:	1a9b      	subgt	r3, r3, r2
 8008da0:	18ed      	addgt	r5, r5, r3
 8008da2:	2600      	movs	r6, #0
 8008da4:	341a      	adds	r4, #26
 8008da6:	42b5      	cmp	r5, r6
 8008da8:	d11a      	bne.n	8008de0 <_printf_common+0xc8>
 8008daa:	2000      	movs	r0, #0
 8008dac:	e008      	b.n	8008dc0 <_printf_common+0xa8>
 8008dae:	2301      	movs	r3, #1
 8008db0:	4652      	mov	r2, sl
 8008db2:	4641      	mov	r1, r8
 8008db4:	4638      	mov	r0, r7
 8008db6:	47c8      	blx	r9
 8008db8:	3001      	adds	r0, #1
 8008dba:	d103      	bne.n	8008dc4 <_printf_common+0xac>
 8008dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8008dc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dc4:	3501      	adds	r5, #1
 8008dc6:	e7c6      	b.n	8008d56 <_printf_common+0x3e>
 8008dc8:	18e1      	adds	r1, r4, r3
 8008dca:	1c5a      	adds	r2, r3, #1
 8008dcc:	2030      	movs	r0, #48	@ 0x30
 8008dce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008dd2:	4422      	add	r2, r4
 8008dd4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008dd8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008ddc:	3302      	adds	r3, #2
 8008dde:	e7c7      	b.n	8008d70 <_printf_common+0x58>
 8008de0:	2301      	movs	r3, #1
 8008de2:	4622      	mov	r2, r4
 8008de4:	4641      	mov	r1, r8
 8008de6:	4638      	mov	r0, r7
 8008de8:	47c8      	blx	r9
 8008dea:	3001      	adds	r0, #1
 8008dec:	d0e6      	beq.n	8008dbc <_printf_common+0xa4>
 8008dee:	3601      	adds	r6, #1
 8008df0:	e7d9      	b.n	8008da6 <_printf_common+0x8e>
	...

08008df4 <_printf_i>:
 8008df4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008df8:	7e0f      	ldrb	r7, [r1, #24]
 8008dfa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008dfc:	2f78      	cmp	r7, #120	@ 0x78
 8008dfe:	4691      	mov	r9, r2
 8008e00:	4680      	mov	r8, r0
 8008e02:	460c      	mov	r4, r1
 8008e04:	469a      	mov	sl, r3
 8008e06:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008e0a:	d807      	bhi.n	8008e1c <_printf_i+0x28>
 8008e0c:	2f62      	cmp	r7, #98	@ 0x62
 8008e0e:	d80a      	bhi.n	8008e26 <_printf_i+0x32>
 8008e10:	2f00      	cmp	r7, #0
 8008e12:	f000 80d2 	beq.w	8008fba <_printf_i+0x1c6>
 8008e16:	2f58      	cmp	r7, #88	@ 0x58
 8008e18:	f000 80b9 	beq.w	8008f8e <_printf_i+0x19a>
 8008e1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008e20:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008e24:	e03a      	b.n	8008e9c <_printf_i+0xa8>
 8008e26:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008e2a:	2b15      	cmp	r3, #21
 8008e2c:	d8f6      	bhi.n	8008e1c <_printf_i+0x28>
 8008e2e:	a101      	add	r1, pc, #4	@ (adr r1, 8008e34 <_printf_i+0x40>)
 8008e30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008e34:	08008e8d 	.word	0x08008e8d
 8008e38:	08008ea1 	.word	0x08008ea1
 8008e3c:	08008e1d 	.word	0x08008e1d
 8008e40:	08008e1d 	.word	0x08008e1d
 8008e44:	08008e1d 	.word	0x08008e1d
 8008e48:	08008e1d 	.word	0x08008e1d
 8008e4c:	08008ea1 	.word	0x08008ea1
 8008e50:	08008e1d 	.word	0x08008e1d
 8008e54:	08008e1d 	.word	0x08008e1d
 8008e58:	08008e1d 	.word	0x08008e1d
 8008e5c:	08008e1d 	.word	0x08008e1d
 8008e60:	08008fa1 	.word	0x08008fa1
 8008e64:	08008ecb 	.word	0x08008ecb
 8008e68:	08008f5b 	.word	0x08008f5b
 8008e6c:	08008e1d 	.word	0x08008e1d
 8008e70:	08008e1d 	.word	0x08008e1d
 8008e74:	08008fc3 	.word	0x08008fc3
 8008e78:	08008e1d 	.word	0x08008e1d
 8008e7c:	08008ecb 	.word	0x08008ecb
 8008e80:	08008e1d 	.word	0x08008e1d
 8008e84:	08008e1d 	.word	0x08008e1d
 8008e88:	08008f63 	.word	0x08008f63
 8008e8c:	6833      	ldr	r3, [r6, #0]
 8008e8e:	1d1a      	adds	r2, r3, #4
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	6032      	str	r2, [r6, #0]
 8008e94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008e98:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008e9c:	2301      	movs	r3, #1
 8008e9e:	e09d      	b.n	8008fdc <_printf_i+0x1e8>
 8008ea0:	6833      	ldr	r3, [r6, #0]
 8008ea2:	6820      	ldr	r0, [r4, #0]
 8008ea4:	1d19      	adds	r1, r3, #4
 8008ea6:	6031      	str	r1, [r6, #0]
 8008ea8:	0606      	lsls	r6, r0, #24
 8008eaa:	d501      	bpl.n	8008eb0 <_printf_i+0xbc>
 8008eac:	681d      	ldr	r5, [r3, #0]
 8008eae:	e003      	b.n	8008eb8 <_printf_i+0xc4>
 8008eb0:	0645      	lsls	r5, r0, #25
 8008eb2:	d5fb      	bpl.n	8008eac <_printf_i+0xb8>
 8008eb4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008eb8:	2d00      	cmp	r5, #0
 8008eba:	da03      	bge.n	8008ec4 <_printf_i+0xd0>
 8008ebc:	232d      	movs	r3, #45	@ 0x2d
 8008ebe:	426d      	negs	r5, r5
 8008ec0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008ec4:	4859      	ldr	r0, [pc, #356]	@ (800902c <_printf_i+0x238>)
 8008ec6:	230a      	movs	r3, #10
 8008ec8:	e011      	b.n	8008eee <_printf_i+0xfa>
 8008eca:	6821      	ldr	r1, [r4, #0]
 8008ecc:	6833      	ldr	r3, [r6, #0]
 8008ece:	0608      	lsls	r0, r1, #24
 8008ed0:	f853 5b04 	ldr.w	r5, [r3], #4
 8008ed4:	d402      	bmi.n	8008edc <_printf_i+0xe8>
 8008ed6:	0649      	lsls	r1, r1, #25
 8008ed8:	bf48      	it	mi
 8008eda:	b2ad      	uxthmi	r5, r5
 8008edc:	2f6f      	cmp	r7, #111	@ 0x6f
 8008ede:	4853      	ldr	r0, [pc, #332]	@ (800902c <_printf_i+0x238>)
 8008ee0:	6033      	str	r3, [r6, #0]
 8008ee2:	bf14      	ite	ne
 8008ee4:	230a      	movne	r3, #10
 8008ee6:	2308      	moveq	r3, #8
 8008ee8:	2100      	movs	r1, #0
 8008eea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008eee:	6866      	ldr	r6, [r4, #4]
 8008ef0:	60a6      	str	r6, [r4, #8]
 8008ef2:	2e00      	cmp	r6, #0
 8008ef4:	bfa2      	ittt	ge
 8008ef6:	6821      	ldrge	r1, [r4, #0]
 8008ef8:	f021 0104 	bicge.w	r1, r1, #4
 8008efc:	6021      	strge	r1, [r4, #0]
 8008efe:	b90d      	cbnz	r5, 8008f04 <_printf_i+0x110>
 8008f00:	2e00      	cmp	r6, #0
 8008f02:	d04b      	beq.n	8008f9c <_printf_i+0x1a8>
 8008f04:	4616      	mov	r6, r2
 8008f06:	fbb5 f1f3 	udiv	r1, r5, r3
 8008f0a:	fb03 5711 	mls	r7, r3, r1, r5
 8008f0e:	5dc7      	ldrb	r7, [r0, r7]
 8008f10:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008f14:	462f      	mov	r7, r5
 8008f16:	42bb      	cmp	r3, r7
 8008f18:	460d      	mov	r5, r1
 8008f1a:	d9f4      	bls.n	8008f06 <_printf_i+0x112>
 8008f1c:	2b08      	cmp	r3, #8
 8008f1e:	d10b      	bne.n	8008f38 <_printf_i+0x144>
 8008f20:	6823      	ldr	r3, [r4, #0]
 8008f22:	07df      	lsls	r7, r3, #31
 8008f24:	d508      	bpl.n	8008f38 <_printf_i+0x144>
 8008f26:	6923      	ldr	r3, [r4, #16]
 8008f28:	6861      	ldr	r1, [r4, #4]
 8008f2a:	4299      	cmp	r1, r3
 8008f2c:	bfde      	ittt	le
 8008f2e:	2330      	movle	r3, #48	@ 0x30
 8008f30:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008f34:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008f38:	1b92      	subs	r2, r2, r6
 8008f3a:	6122      	str	r2, [r4, #16]
 8008f3c:	f8cd a000 	str.w	sl, [sp]
 8008f40:	464b      	mov	r3, r9
 8008f42:	aa03      	add	r2, sp, #12
 8008f44:	4621      	mov	r1, r4
 8008f46:	4640      	mov	r0, r8
 8008f48:	f7ff fee6 	bl	8008d18 <_printf_common>
 8008f4c:	3001      	adds	r0, #1
 8008f4e:	d14a      	bne.n	8008fe6 <_printf_i+0x1f2>
 8008f50:	f04f 30ff 	mov.w	r0, #4294967295
 8008f54:	b004      	add	sp, #16
 8008f56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f5a:	6823      	ldr	r3, [r4, #0]
 8008f5c:	f043 0320 	orr.w	r3, r3, #32
 8008f60:	6023      	str	r3, [r4, #0]
 8008f62:	4833      	ldr	r0, [pc, #204]	@ (8009030 <_printf_i+0x23c>)
 8008f64:	2778      	movs	r7, #120	@ 0x78
 8008f66:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008f6a:	6823      	ldr	r3, [r4, #0]
 8008f6c:	6831      	ldr	r1, [r6, #0]
 8008f6e:	061f      	lsls	r7, r3, #24
 8008f70:	f851 5b04 	ldr.w	r5, [r1], #4
 8008f74:	d402      	bmi.n	8008f7c <_printf_i+0x188>
 8008f76:	065f      	lsls	r7, r3, #25
 8008f78:	bf48      	it	mi
 8008f7a:	b2ad      	uxthmi	r5, r5
 8008f7c:	6031      	str	r1, [r6, #0]
 8008f7e:	07d9      	lsls	r1, r3, #31
 8008f80:	bf44      	itt	mi
 8008f82:	f043 0320 	orrmi.w	r3, r3, #32
 8008f86:	6023      	strmi	r3, [r4, #0]
 8008f88:	b11d      	cbz	r5, 8008f92 <_printf_i+0x19e>
 8008f8a:	2310      	movs	r3, #16
 8008f8c:	e7ac      	b.n	8008ee8 <_printf_i+0xf4>
 8008f8e:	4827      	ldr	r0, [pc, #156]	@ (800902c <_printf_i+0x238>)
 8008f90:	e7e9      	b.n	8008f66 <_printf_i+0x172>
 8008f92:	6823      	ldr	r3, [r4, #0]
 8008f94:	f023 0320 	bic.w	r3, r3, #32
 8008f98:	6023      	str	r3, [r4, #0]
 8008f9a:	e7f6      	b.n	8008f8a <_printf_i+0x196>
 8008f9c:	4616      	mov	r6, r2
 8008f9e:	e7bd      	b.n	8008f1c <_printf_i+0x128>
 8008fa0:	6833      	ldr	r3, [r6, #0]
 8008fa2:	6825      	ldr	r5, [r4, #0]
 8008fa4:	6961      	ldr	r1, [r4, #20]
 8008fa6:	1d18      	adds	r0, r3, #4
 8008fa8:	6030      	str	r0, [r6, #0]
 8008faa:	062e      	lsls	r6, r5, #24
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	d501      	bpl.n	8008fb4 <_printf_i+0x1c0>
 8008fb0:	6019      	str	r1, [r3, #0]
 8008fb2:	e002      	b.n	8008fba <_printf_i+0x1c6>
 8008fb4:	0668      	lsls	r0, r5, #25
 8008fb6:	d5fb      	bpl.n	8008fb0 <_printf_i+0x1bc>
 8008fb8:	8019      	strh	r1, [r3, #0]
 8008fba:	2300      	movs	r3, #0
 8008fbc:	6123      	str	r3, [r4, #16]
 8008fbe:	4616      	mov	r6, r2
 8008fc0:	e7bc      	b.n	8008f3c <_printf_i+0x148>
 8008fc2:	6833      	ldr	r3, [r6, #0]
 8008fc4:	1d1a      	adds	r2, r3, #4
 8008fc6:	6032      	str	r2, [r6, #0]
 8008fc8:	681e      	ldr	r6, [r3, #0]
 8008fca:	6862      	ldr	r2, [r4, #4]
 8008fcc:	2100      	movs	r1, #0
 8008fce:	4630      	mov	r0, r6
 8008fd0:	f7f7 f8fe 	bl	80001d0 <memchr>
 8008fd4:	b108      	cbz	r0, 8008fda <_printf_i+0x1e6>
 8008fd6:	1b80      	subs	r0, r0, r6
 8008fd8:	6060      	str	r0, [r4, #4]
 8008fda:	6863      	ldr	r3, [r4, #4]
 8008fdc:	6123      	str	r3, [r4, #16]
 8008fde:	2300      	movs	r3, #0
 8008fe0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008fe4:	e7aa      	b.n	8008f3c <_printf_i+0x148>
 8008fe6:	6923      	ldr	r3, [r4, #16]
 8008fe8:	4632      	mov	r2, r6
 8008fea:	4649      	mov	r1, r9
 8008fec:	4640      	mov	r0, r8
 8008fee:	47d0      	blx	sl
 8008ff0:	3001      	adds	r0, #1
 8008ff2:	d0ad      	beq.n	8008f50 <_printf_i+0x15c>
 8008ff4:	6823      	ldr	r3, [r4, #0]
 8008ff6:	079b      	lsls	r3, r3, #30
 8008ff8:	d413      	bmi.n	8009022 <_printf_i+0x22e>
 8008ffa:	68e0      	ldr	r0, [r4, #12]
 8008ffc:	9b03      	ldr	r3, [sp, #12]
 8008ffe:	4298      	cmp	r0, r3
 8009000:	bfb8      	it	lt
 8009002:	4618      	movlt	r0, r3
 8009004:	e7a6      	b.n	8008f54 <_printf_i+0x160>
 8009006:	2301      	movs	r3, #1
 8009008:	4632      	mov	r2, r6
 800900a:	4649      	mov	r1, r9
 800900c:	4640      	mov	r0, r8
 800900e:	47d0      	blx	sl
 8009010:	3001      	adds	r0, #1
 8009012:	d09d      	beq.n	8008f50 <_printf_i+0x15c>
 8009014:	3501      	adds	r5, #1
 8009016:	68e3      	ldr	r3, [r4, #12]
 8009018:	9903      	ldr	r1, [sp, #12]
 800901a:	1a5b      	subs	r3, r3, r1
 800901c:	42ab      	cmp	r3, r5
 800901e:	dcf2      	bgt.n	8009006 <_printf_i+0x212>
 8009020:	e7eb      	b.n	8008ffa <_printf_i+0x206>
 8009022:	2500      	movs	r5, #0
 8009024:	f104 0619 	add.w	r6, r4, #25
 8009028:	e7f5      	b.n	8009016 <_printf_i+0x222>
 800902a:	bf00      	nop
 800902c:	0800c668 	.word	0x0800c668
 8009030:	0800c679 	.word	0x0800c679

08009034 <__swbuf_r>:
 8009034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009036:	460e      	mov	r6, r1
 8009038:	4614      	mov	r4, r2
 800903a:	4605      	mov	r5, r0
 800903c:	b118      	cbz	r0, 8009046 <__swbuf_r+0x12>
 800903e:	6a03      	ldr	r3, [r0, #32]
 8009040:	b90b      	cbnz	r3, 8009046 <__swbuf_r+0x12>
 8009042:	f7ff fa3f 	bl	80084c4 <__sinit>
 8009046:	69a3      	ldr	r3, [r4, #24]
 8009048:	60a3      	str	r3, [r4, #8]
 800904a:	89a3      	ldrh	r3, [r4, #12]
 800904c:	071a      	lsls	r2, r3, #28
 800904e:	d501      	bpl.n	8009054 <__swbuf_r+0x20>
 8009050:	6923      	ldr	r3, [r4, #16]
 8009052:	b943      	cbnz	r3, 8009066 <__swbuf_r+0x32>
 8009054:	4621      	mov	r1, r4
 8009056:	4628      	mov	r0, r5
 8009058:	f000 f82a 	bl	80090b0 <__swsetup_r>
 800905c:	b118      	cbz	r0, 8009066 <__swbuf_r+0x32>
 800905e:	f04f 37ff 	mov.w	r7, #4294967295
 8009062:	4638      	mov	r0, r7
 8009064:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009066:	6823      	ldr	r3, [r4, #0]
 8009068:	6922      	ldr	r2, [r4, #16]
 800906a:	1a98      	subs	r0, r3, r2
 800906c:	6963      	ldr	r3, [r4, #20]
 800906e:	b2f6      	uxtb	r6, r6
 8009070:	4283      	cmp	r3, r0
 8009072:	4637      	mov	r7, r6
 8009074:	dc05      	bgt.n	8009082 <__swbuf_r+0x4e>
 8009076:	4621      	mov	r1, r4
 8009078:	4628      	mov	r0, r5
 800907a:	f7ff fcbb 	bl	80089f4 <_fflush_r>
 800907e:	2800      	cmp	r0, #0
 8009080:	d1ed      	bne.n	800905e <__swbuf_r+0x2a>
 8009082:	68a3      	ldr	r3, [r4, #8]
 8009084:	3b01      	subs	r3, #1
 8009086:	60a3      	str	r3, [r4, #8]
 8009088:	6823      	ldr	r3, [r4, #0]
 800908a:	1c5a      	adds	r2, r3, #1
 800908c:	6022      	str	r2, [r4, #0]
 800908e:	701e      	strb	r6, [r3, #0]
 8009090:	6962      	ldr	r2, [r4, #20]
 8009092:	1c43      	adds	r3, r0, #1
 8009094:	429a      	cmp	r2, r3
 8009096:	d004      	beq.n	80090a2 <__swbuf_r+0x6e>
 8009098:	89a3      	ldrh	r3, [r4, #12]
 800909a:	07db      	lsls	r3, r3, #31
 800909c:	d5e1      	bpl.n	8009062 <__swbuf_r+0x2e>
 800909e:	2e0a      	cmp	r6, #10
 80090a0:	d1df      	bne.n	8009062 <__swbuf_r+0x2e>
 80090a2:	4621      	mov	r1, r4
 80090a4:	4628      	mov	r0, r5
 80090a6:	f7ff fca5 	bl	80089f4 <_fflush_r>
 80090aa:	2800      	cmp	r0, #0
 80090ac:	d0d9      	beq.n	8009062 <__swbuf_r+0x2e>
 80090ae:	e7d6      	b.n	800905e <__swbuf_r+0x2a>

080090b0 <__swsetup_r>:
 80090b0:	b538      	push	{r3, r4, r5, lr}
 80090b2:	4b29      	ldr	r3, [pc, #164]	@ (8009158 <__swsetup_r+0xa8>)
 80090b4:	4605      	mov	r5, r0
 80090b6:	6818      	ldr	r0, [r3, #0]
 80090b8:	460c      	mov	r4, r1
 80090ba:	b118      	cbz	r0, 80090c4 <__swsetup_r+0x14>
 80090bc:	6a03      	ldr	r3, [r0, #32]
 80090be:	b90b      	cbnz	r3, 80090c4 <__swsetup_r+0x14>
 80090c0:	f7ff fa00 	bl	80084c4 <__sinit>
 80090c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090c8:	0719      	lsls	r1, r3, #28
 80090ca:	d422      	bmi.n	8009112 <__swsetup_r+0x62>
 80090cc:	06da      	lsls	r2, r3, #27
 80090ce:	d407      	bmi.n	80090e0 <__swsetup_r+0x30>
 80090d0:	2209      	movs	r2, #9
 80090d2:	602a      	str	r2, [r5, #0]
 80090d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80090d8:	81a3      	strh	r3, [r4, #12]
 80090da:	f04f 30ff 	mov.w	r0, #4294967295
 80090de:	e033      	b.n	8009148 <__swsetup_r+0x98>
 80090e0:	0758      	lsls	r0, r3, #29
 80090e2:	d512      	bpl.n	800910a <__swsetup_r+0x5a>
 80090e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80090e6:	b141      	cbz	r1, 80090fa <__swsetup_r+0x4a>
 80090e8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80090ec:	4299      	cmp	r1, r3
 80090ee:	d002      	beq.n	80090f6 <__swsetup_r+0x46>
 80090f0:	4628      	mov	r0, r5
 80090f2:	f7ff fafb 	bl	80086ec <_free_r>
 80090f6:	2300      	movs	r3, #0
 80090f8:	6363      	str	r3, [r4, #52]	@ 0x34
 80090fa:	89a3      	ldrh	r3, [r4, #12]
 80090fc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009100:	81a3      	strh	r3, [r4, #12]
 8009102:	2300      	movs	r3, #0
 8009104:	6063      	str	r3, [r4, #4]
 8009106:	6923      	ldr	r3, [r4, #16]
 8009108:	6023      	str	r3, [r4, #0]
 800910a:	89a3      	ldrh	r3, [r4, #12]
 800910c:	f043 0308 	orr.w	r3, r3, #8
 8009110:	81a3      	strh	r3, [r4, #12]
 8009112:	6923      	ldr	r3, [r4, #16]
 8009114:	b94b      	cbnz	r3, 800912a <__swsetup_r+0x7a>
 8009116:	89a3      	ldrh	r3, [r4, #12]
 8009118:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800911c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009120:	d003      	beq.n	800912a <__swsetup_r+0x7a>
 8009122:	4621      	mov	r1, r4
 8009124:	4628      	mov	r0, r5
 8009126:	f000 f883 	bl	8009230 <__smakebuf_r>
 800912a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800912e:	f013 0201 	ands.w	r2, r3, #1
 8009132:	d00a      	beq.n	800914a <__swsetup_r+0x9a>
 8009134:	2200      	movs	r2, #0
 8009136:	60a2      	str	r2, [r4, #8]
 8009138:	6962      	ldr	r2, [r4, #20]
 800913a:	4252      	negs	r2, r2
 800913c:	61a2      	str	r2, [r4, #24]
 800913e:	6922      	ldr	r2, [r4, #16]
 8009140:	b942      	cbnz	r2, 8009154 <__swsetup_r+0xa4>
 8009142:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009146:	d1c5      	bne.n	80090d4 <__swsetup_r+0x24>
 8009148:	bd38      	pop	{r3, r4, r5, pc}
 800914a:	0799      	lsls	r1, r3, #30
 800914c:	bf58      	it	pl
 800914e:	6962      	ldrpl	r2, [r4, #20]
 8009150:	60a2      	str	r2, [r4, #8]
 8009152:	e7f4      	b.n	800913e <__swsetup_r+0x8e>
 8009154:	2000      	movs	r0, #0
 8009156:	e7f7      	b.n	8009148 <__swsetup_r+0x98>
 8009158:	20000058 	.word	0x20000058

0800915c <_raise_r>:
 800915c:	291f      	cmp	r1, #31
 800915e:	b538      	push	{r3, r4, r5, lr}
 8009160:	4605      	mov	r5, r0
 8009162:	460c      	mov	r4, r1
 8009164:	d904      	bls.n	8009170 <_raise_r+0x14>
 8009166:	2316      	movs	r3, #22
 8009168:	6003      	str	r3, [r0, #0]
 800916a:	f04f 30ff 	mov.w	r0, #4294967295
 800916e:	bd38      	pop	{r3, r4, r5, pc}
 8009170:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009172:	b112      	cbz	r2, 800917a <_raise_r+0x1e>
 8009174:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009178:	b94b      	cbnz	r3, 800918e <_raise_r+0x32>
 800917a:	4628      	mov	r0, r5
 800917c:	f000 f830 	bl	80091e0 <_getpid_r>
 8009180:	4622      	mov	r2, r4
 8009182:	4601      	mov	r1, r0
 8009184:	4628      	mov	r0, r5
 8009186:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800918a:	f000 b817 	b.w	80091bc <_kill_r>
 800918e:	2b01      	cmp	r3, #1
 8009190:	d00a      	beq.n	80091a8 <_raise_r+0x4c>
 8009192:	1c59      	adds	r1, r3, #1
 8009194:	d103      	bne.n	800919e <_raise_r+0x42>
 8009196:	2316      	movs	r3, #22
 8009198:	6003      	str	r3, [r0, #0]
 800919a:	2001      	movs	r0, #1
 800919c:	e7e7      	b.n	800916e <_raise_r+0x12>
 800919e:	2100      	movs	r1, #0
 80091a0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80091a4:	4620      	mov	r0, r4
 80091a6:	4798      	blx	r3
 80091a8:	2000      	movs	r0, #0
 80091aa:	e7e0      	b.n	800916e <_raise_r+0x12>

080091ac <raise>:
 80091ac:	4b02      	ldr	r3, [pc, #8]	@ (80091b8 <raise+0xc>)
 80091ae:	4601      	mov	r1, r0
 80091b0:	6818      	ldr	r0, [r3, #0]
 80091b2:	f7ff bfd3 	b.w	800915c <_raise_r>
 80091b6:	bf00      	nop
 80091b8:	20000058 	.word	0x20000058

080091bc <_kill_r>:
 80091bc:	b538      	push	{r3, r4, r5, lr}
 80091be:	4d07      	ldr	r5, [pc, #28]	@ (80091dc <_kill_r+0x20>)
 80091c0:	2300      	movs	r3, #0
 80091c2:	4604      	mov	r4, r0
 80091c4:	4608      	mov	r0, r1
 80091c6:	4611      	mov	r1, r2
 80091c8:	602b      	str	r3, [r5, #0]
 80091ca:	f7f9 febd 	bl	8002f48 <_kill>
 80091ce:	1c43      	adds	r3, r0, #1
 80091d0:	d102      	bne.n	80091d8 <_kill_r+0x1c>
 80091d2:	682b      	ldr	r3, [r5, #0]
 80091d4:	b103      	cbz	r3, 80091d8 <_kill_r+0x1c>
 80091d6:	6023      	str	r3, [r4, #0]
 80091d8:	bd38      	pop	{r3, r4, r5, pc}
 80091da:	bf00      	nop
 80091dc:	20000e28 	.word	0x20000e28

080091e0 <_getpid_r>:
 80091e0:	f7f9 beaa 	b.w	8002f38 <_getpid>

080091e4 <__swhatbuf_r>:
 80091e4:	b570      	push	{r4, r5, r6, lr}
 80091e6:	460c      	mov	r4, r1
 80091e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091ec:	2900      	cmp	r1, #0
 80091ee:	b096      	sub	sp, #88	@ 0x58
 80091f0:	4615      	mov	r5, r2
 80091f2:	461e      	mov	r6, r3
 80091f4:	da0d      	bge.n	8009212 <__swhatbuf_r+0x2e>
 80091f6:	89a3      	ldrh	r3, [r4, #12]
 80091f8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80091fc:	f04f 0100 	mov.w	r1, #0
 8009200:	bf14      	ite	ne
 8009202:	2340      	movne	r3, #64	@ 0x40
 8009204:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009208:	2000      	movs	r0, #0
 800920a:	6031      	str	r1, [r6, #0]
 800920c:	602b      	str	r3, [r5, #0]
 800920e:	b016      	add	sp, #88	@ 0x58
 8009210:	bd70      	pop	{r4, r5, r6, pc}
 8009212:	466a      	mov	r2, sp
 8009214:	f000 f848 	bl	80092a8 <_fstat_r>
 8009218:	2800      	cmp	r0, #0
 800921a:	dbec      	blt.n	80091f6 <__swhatbuf_r+0x12>
 800921c:	9901      	ldr	r1, [sp, #4]
 800921e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009222:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009226:	4259      	negs	r1, r3
 8009228:	4159      	adcs	r1, r3
 800922a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800922e:	e7eb      	b.n	8009208 <__swhatbuf_r+0x24>

08009230 <__smakebuf_r>:
 8009230:	898b      	ldrh	r3, [r1, #12]
 8009232:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009234:	079d      	lsls	r5, r3, #30
 8009236:	4606      	mov	r6, r0
 8009238:	460c      	mov	r4, r1
 800923a:	d507      	bpl.n	800924c <__smakebuf_r+0x1c>
 800923c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009240:	6023      	str	r3, [r4, #0]
 8009242:	6123      	str	r3, [r4, #16]
 8009244:	2301      	movs	r3, #1
 8009246:	6163      	str	r3, [r4, #20]
 8009248:	b003      	add	sp, #12
 800924a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800924c:	ab01      	add	r3, sp, #4
 800924e:	466a      	mov	r2, sp
 8009250:	f7ff ffc8 	bl	80091e4 <__swhatbuf_r>
 8009254:	9f00      	ldr	r7, [sp, #0]
 8009256:	4605      	mov	r5, r0
 8009258:	4639      	mov	r1, r7
 800925a:	4630      	mov	r0, r6
 800925c:	f7ff faba 	bl	80087d4 <_malloc_r>
 8009260:	b948      	cbnz	r0, 8009276 <__smakebuf_r+0x46>
 8009262:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009266:	059a      	lsls	r2, r3, #22
 8009268:	d4ee      	bmi.n	8009248 <__smakebuf_r+0x18>
 800926a:	f023 0303 	bic.w	r3, r3, #3
 800926e:	f043 0302 	orr.w	r3, r3, #2
 8009272:	81a3      	strh	r3, [r4, #12]
 8009274:	e7e2      	b.n	800923c <__smakebuf_r+0xc>
 8009276:	89a3      	ldrh	r3, [r4, #12]
 8009278:	6020      	str	r0, [r4, #0]
 800927a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800927e:	81a3      	strh	r3, [r4, #12]
 8009280:	9b01      	ldr	r3, [sp, #4]
 8009282:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009286:	b15b      	cbz	r3, 80092a0 <__smakebuf_r+0x70>
 8009288:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800928c:	4630      	mov	r0, r6
 800928e:	f000 f81d 	bl	80092cc <_isatty_r>
 8009292:	b128      	cbz	r0, 80092a0 <__smakebuf_r+0x70>
 8009294:	89a3      	ldrh	r3, [r4, #12]
 8009296:	f023 0303 	bic.w	r3, r3, #3
 800929a:	f043 0301 	orr.w	r3, r3, #1
 800929e:	81a3      	strh	r3, [r4, #12]
 80092a0:	89a3      	ldrh	r3, [r4, #12]
 80092a2:	431d      	orrs	r5, r3
 80092a4:	81a5      	strh	r5, [r4, #12]
 80092a6:	e7cf      	b.n	8009248 <__smakebuf_r+0x18>

080092a8 <_fstat_r>:
 80092a8:	b538      	push	{r3, r4, r5, lr}
 80092aa:	4d07      	ldr	r5, [pc, #28]	@ (80092c8 <_fstat_r+0x20>)
 80092ac:	2300      	movs	r3, #0
 80092ae:	4604      	mov	r4, r0
 80092b0:	4608      	mov	r0, r1
 80092b2:	4611      	mov	r1, r2
 80092b4:	602b      	str	r3, [r5, #0]
 80092b6:	f7f9 fea7 	bl	8003008 <_fstat>
 80092ba:	1c43      	adds	r3, r0, #1
 80092bc:	d102      	bne.n	80092c4 <_fstat_r+0x1c>
 80092be:	682b      	ldr	r3, [r5, #0]
 80092c0:	b103      	cbz	r3, 80092c4 <_fstat_r+0x1c>
 80092c2:	6023      	str	r3, [r4, #0]
 80092c4:	bd38      	pop	{r3, r4, r5, pc}
 80092c6:	bf00      	nop
 80092c8:	20000e28 	.word	0x20000e28

080092cc <_isatty_r>:
 80092cc:	b538      	push	{r3, r4, r5, lr}
 80092ce:	4d06      	ldr	r5, [pc, #24]	@ (80092e8 <_isatty_r+0x1c>)
 80092d0:	2300      	movs	r3, #0
 80092d2:	4604      	mov	r4, r0
 80092d4:	4608      	mov	r0, r1
 80092d6:	602b      	str	r3, [r5, #0]
 80092d8:	f7f9 fea6 	bl	8003028 <_isatty>
 80092dc:	1c43      	adds	r3, r0, #1
 80092de:	d102      	bne.n	80092e6 <_isatty_r+0x1a>
 80092e0:	682b      	ldr	r3, [r5, #0]
 80092e2:	b103      	cbz	r3, 80092e6 <_isatty_r+0x1a>
 80092e4:	6023      	str	r3, [r4, #0]
 80092e6:	bd38      	pop	{r3, r4, r5, pc}
 80092e8:	20000e28 	.word	0x20000e28

080092ec <sqrt>:
 80092ec:	b538      	push	{r3, r4, r5, lr}
 80092ee:	ed2d 8b02 	vpush	{d8}
 80092f2:	ec55 4b10 	vmov	r4, r5, d0
 80092f6:	f000 f825 	bl	8009344 <__ieee754_sqrt>
 80092fa:	4622      	mov	r2, r4
 80092fc:	462b      	mov	r3, r5
 80092fe:	4620      	mov	r0, r4
 8009300:	4629      	mov	r1, r5
 8009302:	eeb0 8a40 	vmov.f32	s16, s0
 8009306:	eef0 8a60 	vmov.f32	s17, s1
 800930a:	f7f7 fc07 	bl	8000b1c <__aeabi_dcmpun>
 800930e:	b990      	cbnz	r0, 8009336 <sqrt+0x4a>
 8009310:	2200      	movs	r2, #0
 8009312:	2300      	movs	r3, #0
 8009314:	4620      	mov	r0, r4
 8009316:	4629      	mov	r1, r5
 8009318:	f7f7 fbd8 	bl	8000acc <__aeabi_dcmplt>
 800931c:	b158      	cbz	r0, 8009336 <sqrt+0x4a>
 800931e:	f7ff f999 	bl	8008654 <__errno>
 8009322:	2321      	movs	r3, #33	@ 0x21
 8009324:	6003      	str	r3, [r0, #0]
 8009326:	2200      	movs	r2, #0
 8009328:	2300      	movs	r3, #0
 800932a:	4610      	mov	r0, r2
 800932c:	4619      	mov	r1, r3
 800932e:	f7f7 fa85 	bl	800083c <__aeabi_ddiv>
 8009332:	ec41 0b18 	vmov	d8, r0, r1
 8009336:	eeb0 0a48 	vmov.f32	s0, s16
 800933a:	eef0 0a68 	vmov.f32	s1, s17
 800933e:	ecbd 8b02 	vpop	{d8}
 8009342:	bd38      	pop	{r3, r4, r5, pc}

08009344 <__ieee754_sqrt>:
 8009344:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009348:	4a68      	ldr	r2, [pc, #416]	@ (80094ec <__ieee754_sqrt+0x1a8>)
 800934a:	ec55 4b10 	vmov	r4, r5, d0
 800934e:	43aa      	bics	r2, r5
 8009350:	462b      	mov	r3, r5
 8009352:	4621      	mov	r1, r4
 8009354:	d110      	bne.n	8009378 <__ieee754_sqrt+0x34>
 8009356:	4622      	mov	r2, r4
 8009358:	4620      	mov	r0, r4
 800935a:	4629      	mov	r1, r5
 800935c:	f7f7 f944 	bl	80005e8 <__aeabi_dmul>
 8009360:	4602      	mov	r2, r0
 8009362:	460b      	mov	r3, r1
 8009364:	4620      	mov	r0, r4
 8009366:	4629      	mov	r1, r5
 8009368:	f7f6 ff88 	bl	800027c <__adddf3>
 800936c:	4604      	mov	r4, r0
 800936e:	460d      	mov	r5, r1
 8009370:	ec45 4b10 	vmov	d0, r4, r5
 8009374:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009378:	2d00      	cmp	r5, #0
 800937a:	dc0e      	bgt.n	800939a <__ieee754_sqrt+0x56>
 800937c:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8009380:	4322      	orrs	r2, r4
 8009382:	d0f5      	beq.n	8009370 <__ieee754_sqrt+0x2c>
 8009384:	b19d      	cbz	r5, 80093ae <__ieee754_sqrt+0x6a>
 8009386:	4622      	mov	r2, r4
 8009388:	4620      	mov	r0, r4
 800938a:	4629      	mov	r1, r5
 800938c:	f7f6 ff74 	bl	8000278 <__aeabi_dsub>
 8009390:	4602      	mov	r2, r0
 8009392:	460b      	mov	r3, r1
 8009394:	f7f7 fa52 	bl	800083c <__aeabi_ddiv>
 8009398:	e7e8      	b.n	800936c <__ieee754_sqrt+0x28>
 800939a:	152a      	asrs	r2, r5, #20
 800939c:	d115      	bne.n	80093ca <__ieee754_sqrt+0x86>
 800939e:	2000      	movs	r0, #0
 80093a0:	e009      	b.n	80093b6 <__ieee754_sqrt+0x72>
 80093a2:	0acb      	lsrs	r3, r1, #11
 80093a4:	3a15      	subs	r2, #21
 80093a6:	0549      	lsls	r1, r1, #21
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d0fa      	beq.n	80093a2 <__ieee754_sqrt+0x5e>
 80093ac:	e7f7      	b.n	800939e <__ieee754_sqrt+0x5a>
 80093ae:	462a      	mov	r2, r5
 80093b0:	e7fa      	b.n	80093a8 <__ieee754_sqrt+0x64>
 80093b2:	005b      	lsls	r3, r3, #1
 80093b4:	3001      	adds	r0, #1
 80093b6:	02dc      	lsls	r4, r3, #11
 80093b8:	d5fb      	bpl.n	80093b2 <__ieee754_sqrt+0x6e>
 80093ba:	1e44      	subs	r4, r0, #1
 80093bc:	1b12      	subs	r2, r2, r4
 80093be:	f1c0 0420 	rsb	r4, r0, #32
 80093c2:	fa21 f404 	lsr.w	r4, r1, r4
 80093c6:	4323      	orrs	r3, r4
 80093c8:	4081      	lsls	r1, r0
 80093ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80093ce:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 80093d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80093d6:	07d2      	lsls	r2, r2, #31
 80093d8:	bf5c      	itt	pl
 80093da:	005b      	lslpl	r3, r3, #1
 80093dc:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 80093e0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80093e4:	bf58      	it	pl
 80093e6:	0049      	lslpl	r1, r1, #1
 80093e8:	2600      	movs	r6, #0
 80093ea:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 80093ee:	106d      	asrs	r5, r5, #1
 80093f0:	0049      	lsls	r1, r1, #1
 80093f2:	2016      	movs	r0, #22
 80093f4:	4632      	mov	r2, r6
 80093f6:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 80093fa:	1917      	adds	r7, r2, r4
 80093fc:	429f      	cmp	r7, r3
 80093fe:	bfde      	ittt	le
 8009400:	193a      	addle	r2, r7, r4
 8009402:	1bdb      	suble	r3, r3, r7
 8009404:	1936      	addle	r6, r6, r4
 8009406:	0fcf      	lsrs	r7, r1, #31
 8009408:	3801      	subs	r0, #1
 800940a:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800940e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009412:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8009416:	d1f0      	bne.n	80093fa <__ieee754_sqrt+0xb6>
 8009418:	4604      	mov	r4, r0
 800941a:	2720      	movs	r7, #32
 800941c:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8009420:	429a      	cmp	r2, r3
 8009422:	eb00 0e0c 	add.w	lr, r0, ip
 8009426:	db02      	blt.n	800942e <__ieee754_sqrt+0xea>
 8009428:	d113      	bne.n	8009452 <__ieee754_sqrt+0x10e>
 800942a:	458e      	cmp	lr, r1
 800942c:	d811      	bhi.n	8009452 <__ieee754_sqrt+0x10e>
 800942e:	f1be 0f00 	cmp.w	lr, #0
 8009432:	eb0e 000c 	add.w	r0, lr, ip
 8009436:	da42      	bge.n	80094be <__ieee754_sqrt+0x17a>
 8009438:	2800      	cmp	r0, #0
 800943a:	db40      	blt.n	80094be <__ieee754_sqrt+0x17a>
 800943c:	f102 0801 	add.w	r8, r2, #1
 8009440:	1a9b      	subs	r3, r3, r2
 8009442:	458e      	cmp	lr, r1
 8009444:	bf88      	it	hi
 8009446:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800944a:	eba1 010e 	sub.w	r1, r1, lr
 800944e:	4464      	add	r4, ip
 8009450:	4642      	mov	r2, r8
 8009452:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8009456:	3f01      	subs	r7, #1
 8009458:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800945c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009460:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8009464:	d1dc      	bne.n	8009420 <__ieee754_sqrt+0xdc>
 8009466:	4319      	orrs	r1, r3
 8009468:	d01b      	beq.n	80094a2 <__ieee754_sqrt+0x15e>
 800946a:	f8df a084 	ldr.w	sl, [pc, #132]	@ 80094f0 <__ieee754_sqrt+0x1ac>
 800946e:	f8df b084 	ldr.w	fp, [pc, #132]	@ 80094f4 <__ieee754_sqrt+0x1b0>
 8009472:	e9da 0100 	ldrd	r0, r1, [sl]
 8009476:	e9db 2300 	ldrd	r2, r3, [fp]
 800947a:	f7f6 fefd 	bl	8000278 <__aeabi_dsub>
 800947e:	e9da 8900 	ldrd	r8, r9, [sl]
 8009482:	4602      	mov	r2, r0
 8009484:	460b      	mov	r3, r1
 8009486:	4640      	mov	r0, r8
 8009488:	4649      	mov	r1, r9
 800948a:	f7f7 fb29 	bl	8000ae0 <__aeabi_dcmple>
 800948e:	b140      	cbz	r0, 80094a2 <__ieee754_sqrt+0x15e>
 8009490:	f1b4 3fff 	cmp.w	r4, #4294967295
 8009494:	e9da 0100 	ldrd	r0, r1, [sl]
 8009498:	e9db 2300 	ldrd	r2, r3, [fp]
 800949c:	d111      	bne.n	80094c2 <__ieee754_sqrt+0x17e>
 800949e:	3601      	adds	r6, #1
 80094a0:	463c      	mov	r4, r7
 80094a2:	1072      	asrs	r2, r6, #1
 80094a4:	0863      	lsrs	r3, r4, #1
 80094a6:	07f1      	lsls	r1, r6, #31
 80094a8:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 80094ac:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 80094b0:	bf48      	it	mi
 80094b2:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 80094b6:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 80094ba:	4618      	mov	r0, r3
 80094bc:	e756      	b.n	800936c <__ieee754_sqrt+0x28>
 80094be:	4690      	mov	r8, r2
 80094c0:	e7be      	b.n	8009440 <__ieee754_sqrt+0xfc>
 80094c2:	f7f6 fedb 	bl	800027c <__adddf3>
 80094c6:	e9da 8900 	ldrd	r8, r9, [sl]
 80094ca:	4602      	mov	r2, r0
 80094cc:	460b      	mov	r3, r1
 80094ce:	4640      	mov	r0, r8
 80094d0:	4649      	mov	r1, r9
 80094d2:	f7f7 fafb 	bl	8000acc <__aeabi_dcmplt>
 80094d6:	b120      	cbz	r0, 80094e2 <__ieee754_sqrt+0x19e>
 80094d8:	1ca0      	adds	r0, r4, #2
 80094da:	bf08      	it	eq
 80094dc:	3601      	addeq	r6, #1
 80094de:	3402      	adds	r4, #2
 80094e0:	e7df      	b.n	80094a2 <__ieee754_sqrt+0x15e>
 80094e2:	1c63      	adds	r3, r4, #1
 80094e4:	f023 0401 	bic.w	r4, r3, #1
 80094e8:	e7db      	b.n	80094a2 <__ieee754_sqrt+0x15e>
 80094ea:	bf00      	nop
 80094ec:	7ff00000 	.word	0x7ff00000
 80094f0:	200000b0 	.word	0x200000b0
 80094f4:	200000a8 	.word	0x200000a8

080094f8 <_init>:
 80094f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094fa:	bf00      	nop
 80094fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094fe:	bc08      	pop	{r3}
 8009500:	469e      	mov	lr, r3
 8009502:	4770      	bx	lr

08009504 <_fini>:
 8009504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009506:	bf00      	nop
 8009508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800950a:	bc08      	pop	{r3}
 800950c:	469e      	mov	lr, r3
 800950e:	4770      	bx	lr
