Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Sep 14 21:32:37 2023
| Host         : LAPTOP-TQ4V7IRH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file risc_control_sets_placed.rpt
| Design       : risc
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |             124 |           44 |
| No           | Yes                   | No                     |              15 |            4 |
| Yes          | No                    | No                     |              16 |            6 |
| Yes          | No                    | Yes                    |             144 |           81 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                             |                  |                1 |              2 |         2.00 |
| ~clk_IBUF_BUFG |                             | reset            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG |                             | if_inst/Q[7]     |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG | ex_inst/E[0]                | reset            |                6 |             16 |         2.67 |
| ~clk_IBUF_BUFG | id_inst/dut/dest_sel[1]     | reset            |               10 |             16 |         1.60 |
| ~clk_IBUF_BUFG | id_inst/dut/dest_sel[7]     | reset            |               10 |             16 |         1.60 |
| ~clk_IBUF_BUFG | id_inst/dut/dest_sel[4]     | reset            |               10 |             16 |         1.60 |
| ~clk_IBUF_BUFG | id_inst/dut/dest_sel[0]     | reset            |                8 |             16 |         2.00 |
| ~clk_IBUF_BUFG | id_inst/dut/dest_sel[2]     | reset            |                9 |             16 |         1.78 |
| ~clk_IBUF_BUFG | id_inst/dut/dest_sel[5]     | reset            |                9 |             16 |         1.78 |
| ~clk_IBUF_BUFG | id_inst/dut/dest_sel[3]     | reset            |                9 |             16 |         1.78 |
| ~clk_IBUF_BUFG | id_inst/dut/dest_sel[6]     | reset            |               10 |             16 |         1.60 |
| ~clk_IBUF_BUFG | ex_inst/opc_mem_reg[2]_0[0] |                  |                6 |             16 |         2.67 |
| ~clk_IBUF_BUFG |                             |                  |               15 |             60 |         4.00 |
| ~clk_IBUF_BUFG | ex_inst/opc_mem_reg[3]_0    |                  |               16 |             64 |         4.00 |
| ~clk_IBUF_BUFG | ex_inst/opc_mem_reg[3]_1    |                  |               16 |             64 |         4.00 |
|  clk_IBUF_BUFG |                             | reset            |               41 |            116 |         2.83 |
+----------------+-----------------------------+------------------+------------------+----------------+--------------+


