

================================================================
== Vivado HLS Report for 'comp_d_map'
================================================================
* Date:           Wed Jun  5 20:42:07 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hw_sgm
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  367506352|  367506352|  367506352|  367506352|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+---------+---------+---------+
        |                       |            |      Latency      |      Interval     | Pipeline|
        |        Instance       |   Module   |   min   |   max   |   min   |   max   |   Type  |
        +-----------------------+------------+---------+---------+---------+---------+---------+
        |grp_comp_disps_fu_347  |comp_disps  |  2919829|  2919829|  2919829|  2919829|   none  |
        +-----------------------+------------+---------+---------+---------+---------+---------+

        * Loop: 
        +-------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                         |        Latency        | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  364499476|  364499476|   1938827|          -|          -|   188|    no    |
        | + Loop 1.1              |    1938825|    1938825|      8617|          -|          -|   225|    no    |
        |  ++ Loop 1.1.1          |       8610|       8610|       287|          -|          -|    30|    no    |
        |   +++ Loop 1.1.1.1      |        285|        285|        57|          -|          -|     5|    no    |
        |    ++++ Loop 1.1.1.1.1  |         55|         55|        11|          -|          -|     5|    no    |
        |- Loop 2                 |      87044|      87044|       463|          -|          -|   188|    no    |
        | + Loop 2.1              |        450|        450|         2|          -|          -|   225|    no    |
        +-------------------------+-----------+-----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	22  / (exitcond3_i)
	3  / (!exitcond3_i)
3 --> 
	4  / (!exitcond2_i)
	2  / (exitcond2_i)
4 --> 
	5  / true
5 --> 
	18  / (exitcond_i)
	6  / (!exitcond_i)
6 --> 
	7  / (!exitcond1_i_i)
	5  / (exitcond1_i_i)
7 --> 
	8  / (!exitcond_i_i)
	6  / (exitcond_i_i)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	7  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	3  / true
22 --> 
	23  / true
23 --> 
	24  / (!exitcond1)
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / (!exitcond)
	33  / (exitcond)
32 --> 
	31  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	23  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%disp_out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %disp_out)"   --->   Operation 37 'read' 'disp_out_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%img_right_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %img_right)"   --->   Operation 38 'read' 'img_right_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%img_left_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %img_left)"   --->   Operation 39 'read' 'img_left_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1_cast = sext i32 %disp_out_read to i33"   --->   Operation 40 'sext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2_cast = sext i32 %img_right_read to i33"   --->   Operation 41 'sext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i32 %img_left_read to i33"   --->   Operation 42 'sext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %COST_BUS), !map !52"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %IMG_BUS), !map !58"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @comp_d_map_str) nounwind"   --->   Operation 45 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hw_sgm/sgm.cpp:8]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %disp_out, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 42300, [1 x i8]* @bundle4, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hw_sgm/sgm.cpp:9]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %img_right, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 42300, [1 x i8]* @bundle2, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hw_sgm/sgm.cpp:10]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %IMG_BUS, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 42300, [8 x i8]* @p_str2, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hw_sgm/sgm.cpp:11]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %img_left, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 42300, [1 x i8]* @bundle, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hw_sgm/sgm.cpp:11]   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %COST_BUS, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1269000, [9 x i8]* @p_str5, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hw_sgm/sgm.cpp:12]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %img_cost, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1269000, [1 x i8]* @bundle6, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hw_sgm/sgm.cpp:12]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.76ns)   --->   "br label %.loopexit" [hw_sgm/sad.cpp:15]   --->   Operation 53 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.07>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ni = phi i8 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]"   --->   Operation 54 'phi' 'ni' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%phi_mul = phi i16 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]"   --->   Operation 55 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (2.07ns)   --->   "%next_mul = add i16 %phi_mul, 225"   --->   Operation 56 'add' 'next_mul' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 188, i64 188, i64 188) nounwind"   --->   Operation 57 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.55ns)   --->   "%exitcond3_i = icmp eq i8 %ni, -68" [hw_sgm/sad.cpp:15]   --->   Operation 58 'icmp' 'exitcond3_i' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.91ns)   --->   "%i_1 = add i8 %ni, 1" [hw_sgm/sad.cpp:15]   --->   Operation 59 'add' 'i_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %exitcond3_i, label %comp_sad_cost.exit, label %.preheader1.i.preheader" [hw_sgm/sad.cpp:15]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.76ns)   --->   "br label %.preheader1.i"   --->   Operation 61 'br' <Predicate = (!exitcond3_i)> <Delay = 1.76>
ST_2 : Operation 62 [2/2] (0.00ns)   --->   "call fastcc void @comp_disps(i32* %COST_BUS, i8* %IMG_BUS) nounwind"   --->   Operation 62 'call' <Predicate = (exitcond3_i)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%j_i = phi i8 [ %j_1, %5 ], [ 0, %.preheader1.i.preheader ]"   --->   Operation 63 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%j_cast5_i = zext i8 %j_i to i16" [hw_sgm/sad.cpp:16]   --->   Operation 64 'zext' 'j_cast5_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%j_cast_i = zext i8 %j_i to i9" [hw_sgm/sad.cpp:16]   --->   Operation 65 'zext' 'j_cast_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 225, i64 225, i64 225) nounwind"   --->   Operation 66 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.55ns)   --->   "%exitcond2_i = icmp eq i8 %j_i, -31" [hw_sgm/sad.cpp:16]   --->   Operation 67 'icmp' 'exitcond2_i' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.91ns)   --->   "%j_1 = add i8 %j_i, 1" [hw_sgm/sad.cpp:16]   --->   Operation 68 'add' 'j_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %exitcond2_i, label %.loopexit.loopexit, label %.preheader.preheader.i" [hw_sgm/sad.cpp:16]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (2.07ns)   --->   "%ci = add i16 %phi_mul, %j_cast5_i" [hw_sgm/sad.cpp:19]   --->   Operation 70 'add' 'ci' <Predicate = (!exitcond2_i)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl_i = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %ci, i5 0) nounwind" [hw_sgm/common.h:39->hw_sgm/sad.cpp:22]   --->   Operation 71 'bitconcatenate' 'p_shl_i' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_shl_cast_i = zext i21 %p_shl_i to i22" [hw_sgm/common.h:39->hw_sgm/sad.cpp:22]   --->   Operation 72 'zext' 'p_shl_cast_i' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_shl1_i = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %ci, i1 false) nounwind" [hw_sgm/common.h:39->hw_sgm/sad.cpp:22]   --->   Operation 73 'bitconcatenate' 'p_shl1_i' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_shl1_cast_i = zext i17 %p_shl1_i to i22" [hw_sgm/common.h:39->hw_sgm/sad.cpp:22]   --->   Operation 74 'zext' 'p_shl1_cast_i' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (2.22ns)   --->   "%tmp_4_i9 = sub i22 %p_shl_cast_i, %p_shl1_cast_i" [hw_sgm/common.h:39->hw_sgm/sad.cpp:22]   --->   Operation 75 'sub' 'tmp_4_i9' <Predicate = (!exitcond2_i)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 76 'br' <Predicate = (exitcond2_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_6 = sext i22 %tmp_4_i9 to i32" [hw_sgm/common.h:39->hw_sgm/sad.cpp:22]   --->   Operation 77 'sext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_7 = zext i32 %tmp_6 to i64" [hw_sgm/common.h:39->hw_sgm/sad.cpp:22]   --->   Operation 78 'zext' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%COST_BUS_addr = getelementptr inbounds i32* %COST_BUS, i64 %tmp_7" [hw_sgm/common.h:39->hw_sgm/sad.cpp:22]   --->   Operation 79 'getelementptr' 'COST_BUS_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (8.75ns)   --->   "%p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %COST_BUS_addr, i32 30)" [hw_sgm/sad.cpp:22]   --->   Operation 80 'writereq' 'p_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 81 [1/1] (1.76ns)   --->   "br label %.preheader.i10" [hw_sgm/sad.cpp:17]   --->   Operation 81 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%cj = phi i5 [ %d, %sad_block_cost.exit.i ], [ 0, %.preheader.preheader.i ]"   --->   Operation 82 'phi' 'cj' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%cj_cast1_i = zext i5 %cj to i9" [hw_sgm/sad.cpp:17]   --->   Operation 83 'zext' 'cj_cast1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind"   --->   Operation 84 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (1.36ns)   --->   "%exitcond_i = icmp eq i5 %cj, -2" [hw_sgm/sad.cpp:17]   --->   Operation 85 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (1.78ns)   --->   "%d = add i5 %cj, 1" [hw_sgm/sad.cpp:17]   --->   Operation 86 'add' 'd' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %5, label %1" [hw_sgm/sad.cpp:17]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (1.91ns)   --->   "%nj = sub i9 %j_cast_i, %cj_cast1_i" [hw_sgm/sad.cpp:20]   --->   Operation 88 'sub' 'nj' <Predicate = (!exitcond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%li_cast_i_i = zext i8 %ni to i9" [hw_sgm/sad.cpp:35->hw_sgm/sad.cpp:22]   --->   Operation 89 'zext' 'li_cast_i_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (1.76ns)   --->   "br label %2" [hw_sgm/sad.cpp:33->hw_sgm/sad.cpp:22]   --->   Operation 90 'br' <Predicate = (!exitcond_i)> <Delay = 1.76>
ST_5 : Operation 91 [5/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %COST_BUS_addr)" [hw_sgm/sad.cpp:22]   --->   Operation 91 'writeresp' 'p_wr_resp' <Predicate = (exitcond_i)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%sum_i_i = phi i32 [ 0, %1 ], [ %sum_1_i_i, %4 ]" [hw_sgm/common.h:33->hw_sgm/sad.cpp:38->hw_sgm/sad.cpp:22]   --->   Operation 92 'phi' 'sum_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%di_i_i = phi i3 [ -2, %1 ], [ %di, %4 ]"   --->   Operation 93 'phi' 'di_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%di_cast_i_i = sext i3 %di_i_i to i9" [hw_sgm/sad.cpp:33->hw_sgm/sad.cpp:22]   --->   Operation 94 'sext' 'di_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.13ns)   --->   "%exitcond1_i_i = icmp eq i3 %di_i_i, 3" [hw_sgm/sad.cpp:33->hw_sgm/sad.cpp:22]   --->   Operation 95 'icmp' 'exitcond1_i_i' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 96 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i_i, label %sad_block_cost.exit.i, label %.preheader.i.i" [hw_sgm/sad.cpp:33->hw_sgm/sad.cpp:22]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.91ns)   --->   "%cli = add i9 %di_cast_i_i, %li_cast_i_i" [hw_sgm/sad.cpp:35->hw_sgm/sad.cpp:22]   --->   Operation 98 'add' 'cli' <Predicate = (!exitcond1_i_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%cli_cast_cast_i_i = sext i9 %cli to i17" [hw_sgm/sad.cpp:34->hw_sgm/sad.cpp:22]   --->   Operation 99 'sext' 'cli_cast_cast_i_i' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (1.66ns)   --->   "%tmp_7_i_i_i = icmp slt i9 %cli, 188" [hw_sgm/common.h:33->hw_sgm/sad.cpp:38->hw_sgm/sad.cpp:22]   --->   Operation 100 'icmp' 'tmp_7_i_i_i' <Predicate = (!exitcond1_i_i)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (4.35ns)   --->   "%tmp_9_i_i = mul i17 %cli_cast_cast_i_i, 225" [hw_sgm/sad.cpp:34->hw_sgm/sad.cpp:22]   --->   Operation 101 'mul' 'tmp_9_i_i' <Predicate = (!exitcond1_i_i)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (1.76ns)   --->   "br label %3" [hw_sgm/sad.cpp:34->hw_sgm/sad.cpp:22]   --->   Operation 102 'br' <Predicate = (!exitcond1_i_i)> <Delay = 1.76>
ST_6 : Operation 103 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %COST_BUS_addr, i32 %sum_i_i, i4 -1)" [hw_sgm/sad.cpp:22]   --->   Operation 103 'write' <Predicate = (exitcond1_i_i)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "br label %.preheader.i10" [hw_sgm/sad.cpp:17]   --->   Operation 104 'br' <Predicate = (exitcond1_i_i)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.57>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%sum_1_i_i = phi i32 [ %sum_2, %_ifconv.i.i ], [ %sum_i_i, %.preheader.i.i ]"   --->   Operation 105 'phi' 'sum_1_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%dj_i_i = phi i3 [ %dj, %_ifconv.i.i ], [ -2, %.preheader.i.i ]"   --->   Operation 106 'phi' 'dj_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%dj_cast_i_i = sext i3 %dj_i_i to i9" [hw_sgm/sad.cpp:34->hw_sgm/sad.cpp:22]   --->   Operation 107 'sext' 'dj_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (1.13ns)   --->   "%exitcond_i_i = icmp eq i3 %dj_i_i, 3" [hw_sgm/sad.cpp:34->hw_sgm/sad.cpp:22]   --->   Operation 108 'icmp' 'exitcond_i_i' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 109 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i, label %4, label %_ifconv.i.i" [hw_sgm/sad.cpp:34->hw_sgm/sad.cpp:22]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (1.91ns)   --->   "%clj = add i9 %j_cast_i, %dj_cast_i_i" [hw_sgm/sad.cpp:35->hw_sgm/sad.cpp:22]   --->   Operation 111 'add' 'clj' <Predicate = (!exitcond_i_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%clj_cast6_i_i = sext i9 %clj to i17" [hw_sgm/sad.cpp:35->hw_sgm/sad.cpp:22]   --->   Operation 112 'sext' 'clj_cast6_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (1.82ns)   --->   "%crj = add i9 %nj, %dj_cast_i_i" [hw_sgm/sad.cpp:36->hw_sgm/sad.cpp:22]   --->   Operation 113 'add' 'crj' <Predicate = (!exitcond_i_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%crj_cast5_i_i = sext i9 %crj to i17" [hw_sgm/sad.cpp:36->hw_sgm/sad.cpp:22]   --->   Operation 114 'sext' 'crj_cast5_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node tmp_8_i_i_i_8)   --->   "%tmp_i_i_i = or i9 %clj, %cli" [hw_sgm/common.h:33->hw_sgm/sad.cpp:38->hw_sgm/sad.cpp:22]   --->   Operation 115 'or' 'tmp_i_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node tmp_8_i_i_i_8)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_i_i_i, i32 8)" [hw_sgm/common.h:33->hw_sgm/sad.cpp:38->hw_sgm/sad.cpp:22]   --->   Operation 116 'bitselect' 'tmp_9' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tmp_8_i_i_i_8)   --->   "%rev = xor i1 %tmp_9, true" [hw_sgm/common.h:33->hw_sgm/sad.cpp:38->hw_sgm/sad.cpp:22]   --->   Operation 117 'xor' 'rev' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (1.66ns)   --->   "%tmp_8_i_i_i = icmp slt i9 %clj, 225" [hw_sgm/common.h:33->hw_sgm/sad.cpp:38->hw_sgm/sad.cpp:22]   --->   Operation 118 'icmp' 'tmp_8_i_i_i' <Predicate = (!exitcond_i_i)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp_8_i_i_i_8)   --->   "%tmp_i_i = and i1 %tmp_7_i_i_i, %tmp_8_i_i_i" [hw_sgm/common.h:33->hw_sgm/sad.cpp:38->hw_sgm/sad.cpp:22]   --->   Operation 119 'and' 'tmp_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_8_i_i_i_8 = and i1 %tmp_i_i, %rev" [hw_sgm/common.h:33->hw_sgm/sad.cpp:38->hw_sgm/sad.cpp:22]   --->   Operation 120 'and' 'tmp_8_i_i_i_8' <Predicate = (!exitcond_i_i)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (2.10ns)   --->   "%tmp_i_i_9 = add i17 %clj_cast6_i_i, %tmp_9_i_i" [hw_sgm/common.h:39->hw_sgm/sad.cpp:39->hw_sgm/sad.cpp:22]   --->   Operation 121 'add' 'tmp_i_i_9' <Predicate = (!exitcond_i_i)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_1_i_i_cast = sext i17 %tmp_i_i_9 to i33" [hw_sgm/common.h:39->hw_sgm/sad.cpp:39->hw_sgm/sad.cpp:22]   --->   Operation 122 'sext' 'tmp_1_i_i_cast' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (2.55ns)   --->   "%left_m_img_sum = add i33 %tmp_1_i_i_cast, %tmp_3_cast" [hw_sgm/common.h:39->hw_sgm/sad.cpp:39->hw_sgm/sad.cpp:22]   --->   Operation 123 'add' 'left_m_img_sum' <Predicate = (!exitcond_i_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%left_m_img_sum_cast = sext i33 %left_m_img_sum to i64" [hw_sgm/common.h:39->hw_sgm/sad.cpp:39->hw_sgm/sad.cpp:22]   --->   Operation 124 'sext' 'left_m_img_sum_cast' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%IMG_BUS_addr_1 = getelementptr inbounds i8* %IMG_BUS, i64 %left_m_img_sum_cast" [hw_sgm/common.h:39->hw_sgm/sad.cpp:39->hw_sgm/sad.cpp:22]   --->   Operation 125 'getelementptr' 'IMG_BUS_addr_1' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (2.10ns)   --->   "%tmp_3_i_i = add i17 %crj_cast5_i_i, %tmp_9_i_i" [hw_sgm/common.h:39->hw_sgm/sad.cpp:40->hw_sgm/sad.cpp:22]   --->   Operation 126 'add' 'tmp_3_i_i' <Predicate = (!exitcond_i_i)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_4_i_i_cast = sext i17 %tmp_3_i_i to i33" [hw_sgm/common.h:39->hw_sgm/sad.cpp:40->hw_sgm/sad.cpp:22]   --->   Operation 127 'sext' 'tmp_4_i_i_cast' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (2.55ns)   --->   "%right_m_img_sum = add i33 %tmp_4_i_i_cast, %tmp_2_cast" [hw_sgm/common.h:39->hw_sgm/sad.cpp:40->hw_sgm/sad.cpp:22]   --->   Operation 128 'add' 'right_m_img_sum' <Predicate = (!exitcond_i_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%right_m_img_sum_cast = sext i33 %right_m_img_sum to i64" [hw_sgm/common.h:39->hw_sgm/sad.cpp:40->hw_sgm/sad.cpp:22]   --->   Operation 129 'sext' 'right_m_img_sum_cast' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%IMG_BUS_addr_2 = getelementptr inbounds i8* %IMG_BUS, i64 %right_m_img_sum_cast" [hw_sgm/common.h:39->hw_sgm/sad.cpp:40->hw_sgm/sad.cpp:22]   --->   Operation 130 'getelementptr' 'IMG_BUS_addr_2' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (1.65ns)   --->   "%dj = add i3 %dj_i_i, 1" [hw_sgm/sad.cpp:34->hw_sgm/sad.cpp:22]   --->   Operation 131 'add' 'dj' <Predicate = (!exitcond_i_i)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (1.65ns)   --->   "%di = add i3 %di_i_i, 1" [hw_sgm/sad.cpp:33->hw_sgm/sad.cpp:22]   --->   Operation 132 'add' 'di' <Predicate = (exitcond_i_i)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "br label %2" [hw_sgm/sad.cpp:33->hw_sgm/sad.cpp:22]   --->   Operation 133 'br' <Predicate = (exitcond_i_i)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 134 [7/7] (8.75ns)   --->   "%left_m_img_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %IMG_BUS_addr_1, i32 1)" [hw_sgm/sad.cpp:39->hw_sgm/sad.cpp:22]   --->   Operation 134 'readreq' 'left_m_img_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 135 [6/7] (8.75ns)   --->   "%left_m_img_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %IMG_BUS_addr_1, i32 1)" [hw_sgm/sad.cpp:39->hw_sgm/sad.cpp:22]   --->   Operation 135 'readreq' 'left_m_img_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 136 [7/7] (8.75ns)   --->   "%right_m_img_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %IMG_BUS_addr_2, i32 1)" [hw_sgm/sad.cpp:40->hw_sgm/sad.cpp:22]   --->   Operation 136 'readreq' 'right_m_img_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 137 [5/7] (8.75ns)   --->   "%left_m_img_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %IMG_BUS_addr_1, i32 1)" [hw_sgm/sad.cpp:39->hw_sgm/sad.cpp:22]   --->   Operation 137 'readreq' 'left_m_img_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 138 [6/7] (8.75ns)   --->   "%right_m_img_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %IMG_BUS_addr_2, i32 1)" [hw_sgm/sad.cpp:40->hw_sgm/sad.cpp:22]   --->   Operation 138 'readreq' 'right_m_img_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 139 [4/7] (8.75ns)   --->   "%left_m_img_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %IMG_BUS_addr_1, i32 1)" [hw_sgm/sad.cpp:39->hw_sgm/sad.cpp:22]   --->   Operation 139 'readreq' 'left_m_img_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 140 [5/7] (8.75ns)   --->   "%right_m_img_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %IMG_BUS_addr_2, i32 1)" [hw_sgm/sad.cpp:40->hw_sgm/sad.cpp:22]   --->   Operation 140 'readreq' 'right_m_img_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 141 [3/7] (8.75ns)   --->   "%left_m_img_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %IMG_BUS_addr_1, i32 1)" [hw_sgm/sad.cpp:39->hw_sgm/sad.cpp:22]   --->   Operation 141 'readreq' 'left_m_img_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 142 [4/7] (8.75ns)   --->   "%right_m_img_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %IMG_BUS_addr_2, i32 1)" [hw_sgm/sad.cpp:40->hw_sgm/sad.cpp:22]   --->   Operation 142 'readreq' 'right_m_img_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 143 [2/7] (8.75ns)   --->   "%left_m_img_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %IMG_BUS_addr_1, i32 1)" [hw_sgm/sad.cpp:39->hw_sgm/sad.cpp:22]   --->   Operation 143 'readreq' 'left_m_img_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 144 [3/7] (8.75ns)   --->   "%right_m_img_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %IMG_BUS_addr_2, i32 1)" [hw_sgm/sad.cpp:40->hw_sgm/sad.cpp:22]   --->   Operation 144 'readreq' 'right_m_img_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 145 [1/7] (8.75ns)   --->   "%left_m_img_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %IMG_BUS_addr_1, i32 1)" [hw_sgm/sad.cpp:39->hw_sgm/sad.cpp:22]   --->   Operation 145 'readreq' 'left_m_img_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 146 [2/7] (8.75ns)   --->   "%right_m_img_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %IMG_BUS_addr_2, i32 1)" [hw_sgm/sad.cpp:40->hw_sgm/sad.cpp:22]   --->   Operation 146 'readreq' 'right_m_img_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 147 [1/1] (8.75ns)   --->   "%IMG_BUS_addr_1_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %IMG_BUS_addr_1)" [hw_sgm/sad.cpp:39->hw_sgm/sad.cpp:22]   --->   Operation 147 'read' 'IMG_BUS_addr_1_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 148 [1/7] (8.75ns)   --->   "%right_m_img_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %IMG_BUS_addr_2, i32 1)" [hw_sgm/sad.cpp:40->hw_sgm/sad.cpp:22]   --->   Operation 148 'readreq' 'right_m_img_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 149 [1/1] (8.75ns)   --->   "%IMG_BUS_addr_2_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %IMG_BUS_addr_2)" [hw_sgm/sad.cpp:40->hw_sgm/sad.cpp:22]   --->   Operation 149 'read' 'IMG_BUS_addr_2_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.97>
ST_17 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%tmp_i1_i_i = or i9 %crj, %cli" [hw_sgm/common.h:33->hw_sgm/sad.cpp:38->hw_sgm/sad.cpp:22]   --->   Operation 150 'or' 'tmp_i1_i_i' <Predicate = (tmp_8_i_i_i_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_i1_i_i, i32 8)" [hw_sgm/common.h:33->hw_sgm/sad.cpp:38->hw_sgm/sad.cpp:22]   --->   Operation 151 'bitselect' 'tmp_10' <Predicate = (tmp_8_i_i_i_8)> <Delay = 0.00>
ST_17 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%rev1 = xor i1 %tmp_10, true" [hw_sgm/common.h:33->hw_sgm/sad.cpp:38->hw_sgm/sad.cpp:22]   --->   Operation 152 'xor' 'rev1' <Predicate = (tmp_8_i_i_i_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 153 [1/1] (1.66ns)   --->   "%tmp_8_i5_i_i = icmp slt i9 %crj, 225" [hw_sgm/common.h:33->hw_sgm/sad.cpp:38->hw_sgm/sad.cpp:22]   --->   Operation 153 'icmp' 'tmp_8_i5_i_i' <Predicate = (tmp_8_i_i_i_8)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "%l_cast_i_i = zext i8 %IMG_BUS_addr_1_read to i9" [hw_sgm/sad.cpp:39->hw_sgm/sad.cpp:22]   --->   Operation 154 'zext' 'l_cast_i_i' <Predicate = (tmp_8_i_i_i_8)> <Delay = 0.00>
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "%r_cast_i_i = zext i8 %IMG_BUS_addr_2_read to i9" [hw_sgm/sad.cpp:40->hw_sgm/sad.cpp:22]   --->   Operation 155 'zext' 'r_cast_i_i' <Predicate = (tmp_8_i_i_i_8)> <Delay = 0.00>
ST_17 : Operation 156 [1/1] (1.91ns)   --->   "%a_assign_i_i = sub i9 %l_cast_i_i, %r_cast_i_i" [hw_sgm/sad.cpp:42->hw_sgm/sad.cpp:22]   --->   Operation 156 'sub' 'a_assign_i_i' <Predicate = (tmp_8_i_i_i_8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node sum)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %a_assign_i_i, i32 8)" [hw_sgm/sad.cpp:4->hw_sgm/sad.cpp:42->hw_sgm/sad.cpp:22]   --->   Operation 157 'bitselect' 'tmp_11' <Predicate = (tmp_8_i_i_i_8)> <Delay = 0.00>
ST_17 : Operation 158 [1/1] (1.82ns)   --->   "%tmp_i8_i_i = sub i9 0, %a_assign_i_i" [hw_sgm/sad.cpp:4->hw_sgm/sad.cpp:42->hw_sgm/sad.cpp:22]   --->   Operation 158 'sub' 'tmp_i8_i_i' <Predicate = (tmp_8_i_i_i_8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node sum)   --->   "%a_assign_1_i_i = select i1 %tmp_11, i9 %tmp_i8_i_i, i9 %a_assign_i_i" [hw_sgm/sad.cpp:4->hw_sgm/sad.cpp:42->hw_sgm/sad.cpp:22]   --->   Operation 159 'select' 'a_assign_1_i_i' <Predicate = (tmp_8_i_i_i_8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node sum)   --->   "%a_assign_1_cast_i_i = sext i9 %a_assign_1_i_i to i32" [hw_sgm/sad.cpp:4->hw_sgm/sad.cpp:42->hw_sgm/sad.cpp:22]   --->   Operation 160 'sext' 'a_assign_1_cast_i_i' <Predicate = (tmp_8_i_i_i_8)> <Delay = 0.00>
ST_17 : Operation 161 [1/1] (2.55ns) (out node of the LUT)   --->   "%sum = add nsw i32 %sum_1_i_i, %a_assign_1_cast_i_i" [hw_sgm/sad.cpp:42->hw_sgm/sad.cpp:22]   --->   Operation 161 'add' 'sum' <Predicate = (tmp_8_i_i_i_8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%tmp4_i_i = and i1 %tmp_8_i5_i_i, %tmp_8_i_i_i_8" [hw_sgm/common.h:33->hw_sgm/sad.cpp:38->hw_sgm/sad.cpp:22]   --->   Operation 162 'and' 'tmp4_i_i' <Predicate = (tmp_8_i_i_i_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%sel_tmp_i_i = and i1 %tmp4_i_i, %rev1" [hw_sgm/common.h:33->hw_sgm/sad.cpp:38->hw_sgm/sad.cpp:22]   --->   Operation 163 'and' 'sel_tmp_i_i' <Predicate = (tmp_8_i_i_i_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 164 [1/1] (0.99ns) (out node of the LUT)   --->   "%sum_1 = select i1 %sel_tmp_i_i, i32 %sum, i32 %sum_1_i_i" [hw_sgm/common.h:33->hw_sgm/sad.cpp:38->hw_sgm/sad.cpp:22]   --->   Operation 164 'select' 'sum_1' <Predicate = (tmp_8_i_i_i_8)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 165 [1/1] (0.69ns) (out node of the LUT)   --->   "%sum_2 = select i1 %tmp_8_i_i_i_8, i32 %sum_1, i32 %sum_1_i_i" [hw_sgm/common.h:33->hw_sgm/sad.cpp:38->hw_sgm/sad.cpp:22]   --->   Operation 165 'select' 'sum_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "br label %3" [hw_sgm/sad.cpp:34->hw_sgm/sad.cpp:22]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 5> <Delay = 8.75>
ST_18 : Operation 167 [4/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %COST_BUS_addr)" [hw_sgm/sad.cpp:22]   --->   Operation 167 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 6> <Delay = 8.75>
ST_19 : Operation 168 [3/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %COST_BUS_addr)" [hw_sgm/sad.cpp:22]   --->   Operation 168 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 7> <Delay = 8.75>
ST_20 : Operation 169 [2/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %COST_BUS_addr)" [hw_sgm/sad.cpp:22]   --->   Operation 169 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 8> <Delay = 8.75>
ST_21 : Operation 170 [1/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %COST_BUS_addr)" [hw_sgm/sad.cpp:22]   --->   Operation 170 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "br label %.preheader1.i" [hw_sgm/sad.cpp:16]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 2> <Delay = 1.76>
ST_22 : Operation 172 [1/2] (0.00ns)   --->   "call fastcc void @comp_disps(i32* %COST_BUS, i8* %IMG_BUS) nounwind"   --->   Operation 172 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 173 [1/1] (1.76ns)   --->   "br label %6" [hw_sgm/common.h:45->hw_sgm/sgm.cpp:30]   --->   Operation 173 'br' <Predicate = true> <Delay = 1.76>

State 23 <SV = 3> <Delay = 2.55>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "%i_assign = phi i8 [ 0, %comp_sad_cost.exit ], [ %i, %8 ]"   --->   Operation 174 'phi' 'i_assign' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 175 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i16 [ 0, %comp_sad_cost.exit ], [ %next_mul1, %8 ]"   --->   Operation 175 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 176 [1/1] (2.07ns)   --->   "%next_mul1 = add i16 %phi_mul1, 225"   --->   Operation 176 'add' 'next_mul1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 177 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 188, i64 188, i64 188) nounwind"   --->   Operation 177 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 178 [1/1] (1.55ns)   --->   "%exitcond1 = icmp eq i8 %i_assign, -68" [hw_sgm/common.h:45->hw_sgm/sgm.cpp:30]   --->   Operation 178 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 179 [1/1] (1.91ns)   --->   "%i = add i8 %i_assign, 1" [hw_sgm/common.h:45->hw_sgm/sgm.cpp:30]   --->   Operation 179 'add' 'i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 180 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %"scale<unsigned char>.exit", label %.preheader.i.preheader" [hw_sgm/common.h:45->hw_sgm/sgm.cpp:30]   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 181 [1/1] (0.00ns)   --->   "%tmp = zext i16 %phi_mul1 to i33" [hw_sgm/common.h:39->hw_sgm/common.h:47->hw_sgm/sgm.cpp:30]   --->   Operation 181 'zext' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_23 : Operation 182 [1/1] (2.55ns)   --->   "%tmp_4 = add i33 %tmp, %tmp_1_cast" [hw_sgm/common.h:39->hw_sgm/common.h:47->hw_sgm/sgm.cpp:30]   --->   Operation 182 'add' 'tmp_4' <Predicate = (!exitcond1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_5 = sext i33 %tmp_4 to i64" [hw_sgm/common.h:39->hw_sgm/common.h:47->hw_sgm/sgm.cpp:30]   --->   Operation 183 'sext' 'tmp_5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%IMG_BUS_addr = getelementptr inbounds i8* %IMG_BUS, i64 %tmp_5" [hw_sgm/common.h:39->hw_sgm/common.h:47->hw_sgm/sgm.cpp:30]   --->   Operation 184 'getelementptr' 'IMG_BUS_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "ret void" [hw_sgm/sgm.cpp:31]   --->   Operation 185 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 24 <SV = 4> <Delay = 8.75>
ST_24 : Operation 186 [7/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %IMG_BUS_addr, i32 225)" [hw_sgm/common.h:47->hw_sgm/sgm.cpp:30]   --->   Operation 186 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 5> <Delay = 8.75>
ST_25 : Operation 187 [6/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %IMG_BUS_addr, i32 225)" [hw_sgm/common.h:47->hw_sgm/sgm.cpp:30]   --->   Operation 187 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 6> <Delay = 8.75>
ST_26 : Operation 188 [5/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %IMG_BUS_addr, i32 225)" [hw_sgm/common.h:47->hw_sgm/sgm.cpp:30]   --->   Operation 188 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 7> <Delay = 8.75>
ST_27 : Operation 189 [4/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %IMG_BUS_addr, i32 225)" [hw_sgm/common.h:47->hw_sgm/sgm.cpp:30]   --->   Operation 189 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 8> <Delay = 8.75>
ST_28 : Operation 190 [3/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %IMG_BUS_addr, i32 225)" [hw_sgm/common.h:47->hw_sgm/sgm.cpp:30]   --->   Operation 190 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 9> <Delay = 8.75>
ST_29 : Operation 191 [2/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %IMG_BUS_addr, i32 225)" [hw_sgm/common.h:47->hw_sgm/sgm.cpp:30]   --->   Operation 191 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 10> <Delay = 8.75>
ST_30 : Operation 192 [1/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %IMG_BUS_addr, i32 225)" [hw_sgm/common.h:47->hw_sgm/sgm.cpp:30]   --->   Operation 192 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 193 [1/1] (8.75ns)   --->   "%p_wr_req14 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %IMG_BUS_addr, i32 225)" [hw_sgm/common.h:47->hw_sgm/sgm.cpp:30]   --->   Operation 193 'writereq' 'p_wr_req14' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 194 [1/1] (1.76ns)   --->   "br label %.preheader.i"   --->   Operation 194 'br' <Predicate = true> <Delay = 1.76>

State 31 <SV = 11> <Delay = 8.75>
ST_31 : Operation 195 [1/1] (0.00ns)   --->   "%j_assign = phi i8 [ %j, %7 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 195 'phi' 'j_assign' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 196 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 225, i64 225, i64 225) nounwind"   --->   Operation 196 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 197 [1/1] (1.55ns)   --->   "%exitcond = icmp eq i8 %j_assign, -31" [hw_sgm/common.h:46->hw_sgm/sgm.cpp:30]   --->   Operation 197 'icmp' 'exitcond' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 198 [1/1] (1.91ns)   --->   "%j = add i8 %j_assign, 1" [hw_sgm/common.h:46->hw_sgm/sgm.cpp:30]   --->   Operation 198 'add' 'j' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 199 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %8, label %7" [hw_sgm/common.h:46->hw_sgm/sgm.cpp:30]   --->   Operation 199 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 200 [1/1] (8.75ns)   --->   "%IMG_BUS_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %IMG_BUS_addr)" [hw_sgm/common.h:47->hw_sgm/sgm.cpp:30]   --->   Operation 200 'read' 'IMG_BUS_addr_read' <Predicate = (!exitcond)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 201 [5/5] (8.75ns)   --->   "%p_wr_resp15 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %IMG_BUS_addr)" [hw_sgm/common.h:47->hw_sgm/sgm.cpp:30]   --->   Operation 201 'writeresp' 'p_wr_resp15' <Predicate = (exitcond)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 12> <Delay = 8.75>
ST_32 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_8 = shl i8 %IMG_BUS_addr_read, 3" [hw_sgm/common.h:47->hw_sgm/sgm.cpp:30]   --->   Operation 202 'shl' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 203 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %IMG_BUS_addr, i8 %tmp_8, i1 true)" [hw_sgm/common.h:47->hw_sgm/sgm.cpp:30]   --->   Operation 203 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 204 [1/1] (0.00ns)   --->   "br label %.preheader.i" [hw_sgm/common.h:46->hw_sgm/sgm.cpp:30]   --->   Operation 204 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 12> <Delay = 8.75>
ST_33 : Operation 205 [4/5] (8.75ns)   --->   "%p_wr_resp15 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %IMG_BUS_addr)" [hw_sgm/common.h:47->hw_sgm/sgm.cpp:30]   --->   Operation 205 'writeresp' 'p_wr_resp15' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 13> <Delay = 8.75>
ST_34 : Operation 206 [3/5] (8.75ns)   --->   "%p_wr_resp15 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %IMG_BUS_addr)" [hw_sgm/common.h:47->hw_sgm/sgm.cpp:30]   --->   Operation 206 'writeresp' 'p_wr_resp15' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 14> <Delay = 8.75>
ST_35 : Operation 207 [2/5] (8.75ns)   --->   "%p_wr_resp15 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %IMG_BUS_addr)" [hw_sgm/common.h:47->hw_sgm/sgm.cpp:30]   --->   Operation 207 'writeresp' 'p_wr_resp15' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 15> <Delay = 8.75>
ST_36 : Operation 208 [1/5] (8.75ns)   --->   "%p_wr_resp15 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %IMG_BUS_addr)" [hw_sgm/common.h:47->hw_sgm/sgm.cpp:30]   --->   Operation 208 'writeresp' 'p_wr_resp15' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 209 [1/1] (0.00ns)   --->   "br label %6" [hw_sgm/common.h:45->hw_sgm/sgm.cpp:30]   --->   Operation 209 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ IMG_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ COST_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ img_left]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_right]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ disp_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_cost]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
disp_out_read        (read             ) [ 0000000000000000000000000000000000000]
img_right_read       (read             ) [ 0000000000000000000000000000000000000]
img_left_read        (read             ) [ 0000000000000000000000000000000000000]
tmp_1_cast           (sext             ) [ 0011111111111111111111111111111111111]
tmp_2_cast           (sext             ) [ 0011111111111111111111000000000000000]
tmp_3_cast           (sext             ) [ 0011111111111111111111000000000000000]
StgValue_43          (specbitsmap      ) [ 0000000000000000000000000000000000000]
StgValue_44          (specbitsmap      ) [ 0000000000000000000000000000000000000]
StgValue_45          (spectopmodule    ) [ 0000000000000000000000000000000000000]
StgValue_46          (specinterface    ) [ 0000000000000000000000000000000000000]
StgValue_47          (specinterface    ) [ 0000000000000000000000000000000000000]
StgValue_48          (specinterface    ) [ 0000000000000000000000000000000000000]
StgValue_49          (specinterface    ) [ 0000000000000000000000000000000000000]
StgValue_50          (specinterface    ) [ 0000000000000000000000000000000000000]
StgValue_51          (specinterface    ) [ 0000000000000000000000000000000000000]
StgValue_52          (specinterface    ) [ 0000000000000000000000000000000000000]
StgValue_53          (br               ) [ 0111111111111111111111000000000000000]
ni                   (phi              ) [ 0010111111111111110000000000000000000]
phi_mul              (phi              ) [ 0011111111111111111111000000000000000]
next_mul             (add              ) [ 0111111111111111111111000000000000000]
empty                (speclooptripcount) [ 0000000000000000000000000000000000000]
exitcond3_i          (icmp             ) [ 0011111111111111111111000000000000000]
i_1                  (add              ) [ 0111111111111111111111000000000000000]
StgValue_60          (br               ) [ 0000000000000000000000000000000000000]
StgValue_61          (br               ) [ 0011111111111111111111000000000000000]
j_i                  (phi              ) [ 0001000000000000000000000000000000000]
j_cast5_i            (zext             ) [ 0000000000000000000000000000000000000]
j_cast_i             (zext             ) [ 0000111111111111110000000000000000000]
empty_4              (speclooptripcount) [ 0000000000000000000000000000000000000]
exitcond2_i          (icmp             ) [ 0011111111111111111111000000000000000]
j_1                  (add              ) [ 0011111111111111111111000000000000000]
StgValue_69          (br               ) [ 0000000000000000000000000000000000000]
ci                   (add              ) [ 0000000000000000000000000000000000000]
p_shl_i              (bitconcatenate   ) [ 0000000000000000000000000000000000000]
p_shl_cast_i         (zext             ) [ 0000000000000000000000000000000000000]
p_shl1_i             (bitconcatenate   ) [ 0000000000000000000000000000000000000]
p_shl1_cast_i        (zext             ) [ 0000000000000000000000000000000000000]
tmp_4_i9             (sub              ) [ 0000100000000000000000000000000000000]
StgValue_76          (br               ) [ 0111111111111111111111000000000000000]
tmp_6                (sext             ) [ 0000000000000000000000000000000000000]
tmp_7                (zext             ) [ 0000000000000000000000000000000000000]
COST_BUS_addr        (getelementptr    ) [ 0000011111111111111111000000000000000]
p_wr_req             (writereq         ) [ 0000000000000000000000000000000000000]
StgValue_81          (br               ) [ 0011111111111111111111000000000000000]
cj                   (phi              ) [ 0000010000000000000000000000000000000]
cj_cast1_i           (zext             ) [ 0000000000000000000000000000000000000]
empty_5              (speclooptripcount) [ 0000000000000000000000000000000000000]
exitcond_i           (icmp             ) [ 0011111111111111111111000000000000000]
d                    (add              ) [ 0011111111111111111111000000000000000]
StgValue_87          (br               ) [ 0000000000000000000000000000000000000]
nj                   (sub              ) [ 0000001111111111110000000000000000000]
li_cast_i_i          (zext             ) [ 0000001111111111110000000000000000000]
StgValue_90          (br               ) [ 0011111111111111111111000000000000000]
sum_i_i              (phi              ) [ 0000001111111111110000000000000000000]
di_i_i               (phi              ) [ 0000001111111111110000000000000000000]
di_cast_i_i          (sext             ) [ 0000000000000000000000000000000000000]
exitcond1_i_i        (icmp             ) [ 0011111111111111111111000000000000000]
empty_6              (speclooptripcount) [ 0000000000000000000000000000000000000]
StgValue_97          (br               ) [ 0000000000000000000000000000000000000]
cli                  (add              ) [ 0000000111111111110000000000000000000]
cli_cast_cast_i_i    (sext             ) [ 0000000000000000000000000000000000000]
tmp_7_i_i_i          (icmp             ) [ 0000000111111111110000000000000000000]
tmp_9_i_i            (mul              ) [ 0000000111111111110000000000000000000]
StgValue_102         (br               ) [ 0011111111111111111111000000000000000]
StgValue_103         (write            ) [ 0000000000000000000000000000000000000]
StgValue_104         (br               ) [ 0011111111111111111111000000000000000]
sum_1_i_i            (phi              ) [ 0011111111111111111111000000000000000]
dj_i_i               (phi              ) [ 0000000100000000000000000000000000000]
dj_cast_i_i          (sext             ) [ 0000000000000000000000000000000000000]
exitcond_i_i         (icmp             ) [ 0011111111111111111111000000000000000]
empty_7              (speclooptripcount) [ 0000000000000000000000000000000000000]
StgValue_110         (br               ) [ 0000000000000000000000000000000000000]
clj                  (add              ) [ 0000000000000000000000000000000000000]
clj_cast6_i_i        (sext             ) [ 0000000000000000000000000000000000000]
crj                  (add              ) [ 0000000011111111110000000000000000000]
crj_cast5_i_i        (sext             ) [ 0000000000000000000000000000000000000]
tmp_i_i_i            (or               ) [ 0000000000000000000000000000000000000]
tmp_9                (bitselect        ) [ 0000000000000000000000000000000000000]
rev                  (xor              ) [ 0000000000000000000000000000000000000]
tmp_8_i_i_i          (icmp             ) [ 0000000000000000000000000000000000000]
tmp_i_i              (and              ) [ 0000000000000000000000000000000000000]
tmp_8_i_i_i_8        (and              ) [ 0000000011111111110000000000000000000]
tmp_i_i_9            (add              ) [ 0000000000000000000000000000000000000]
tmp_1_i_i_cast       (sext             ) [ 0000000000000000000000000000000000000]
left_m_img_sum       (add              ) [ 0000000000000000000000000000000000000]
left_m_img_sum_cast  (sext             ) [ 0000000000000000000000000000000000000]
IMG_BUS_addr_1       (getelementptr    ) [ 0000000011111111000000000000000000000]
tmp_3_i_i            (add              ) [ 0000000000000000000000000000000000000]
tmp_4_i_i_cast       (sext             ) [ 0000000000000000000000000000000000000]
right_m_img_sum      (add              ) [ 0000000000000000000000000000000000000]
right_m_img_sum_cast (sext             ) [ 0000000000000000000000000000000000000]
IMG_BUS_addr_2       (getelementptr    ) [ 0000000011111111100000000000000000000]
dj                   (add              ) [ 0011111111111111111111000000000000000]
di                   (add              ) [ 0011111111111111111111000000000000000]
StgValue_133         (br               ) [ 0011111111111111111111000000000000000]
left_m_img_load_req  (readreq          ) [ 0000000000000000000000000000000000000]
IMG_BUS_addr_1_read  (read             ) [ 0000000000000000110000000000000000000]
right_m_img_load_req (readreq          ) [ 0000000000000000000000000000000000000]
IMG_BUS_addr_2_read  (read             ) [ 0000000000000000010000000000000000000]
tmp_i1_i_i           (or               ) [ 0000000000000000000000000000000000000]
tmp_10               (bitselect        ) [ 0000000000000000000000000000000000000]
rev1                 (xor              ) [ 0000000000000000000000000000000000000]
tmp_8_i5_i_i         (icmp             ) [ 0000000000000000000000000000000000000]
l_cast_i_i           (zext             ) [ 0000000000000000000000000000000000000]
r_cast_i_i           (zext             ) [ 0000000000000000000000000000000000000]
a_assign_i_i         (sub              ) [ 0000000000000000000000000000000000000]
tmp_11               (bitselect        ) [ 0000000000000000000000000000000000000]
tmp_i8_i_i           (sub              ) [ 0000000000000000000000000000000000000]
a_assign_1_i_i       (select           ) [ 0000000000000000000000000000000000000]
a_assign_1_cast_i_i  (sext             ) [ 0000000000000000000000000000000000000]
sum                  (add              ) [ 0000000000000000000000000000000000000]
tmp4_i_i             (and              ) [ 0000000000000000000000000000000000000]
sel_tmp_i_i          (and              ) [ 0000000000000000000000000000000000000]
sum_1                (select           ) [ 0000000000000000000000000000000000000]
sum_2                (select           ) [ 0011111111111111111111000000000000000]
StgValue_166         (br               ) [ 0011111111111111111111000000000000000]
p_wr_resp            (writeresp        ) [ 0000000000000000000000000000000000000]
StgValue_171         (br               ) [ 0011111111111111111111000000000000000]
StgValue_172         (call             ) [ 0000000000000000000000000000000000000]
StgValue_173         (br               ) [ 0000000000000000000000111111111111111]
i_assign             (phi              ) [ 0000000000000000000000010000000000000]
phi_mul1             (phi              ) [ 0000000000000000000000010000000000000]
next_mul1            (add              ) [ 0000000000000000000000111111111111111]
empty_10             (speclooptripcount) [ 0000000000000000000000000000000000000]
exitcond1            (icmp             ) [ 0000000000000000000000011111111111111]
i                    (add              ) [ 0000000000000000000000111111111111111]
StgValue_180         (br               ) [ 0000000000000000000000000000000000000]
tmp                  (zext             ) [ 0000000000000000000000000000000000000]
tmp_4                (add              ) [ 0000000000000000000000000000000000000]
tmp_5                (sext             ) [ 0000000000000000000000000000000000000]
IMG_BUS_addr         (getelementptr    ) [ 0000000000000000000000001111111111111]
StgValue_185         (ret              ) [ 0000000000000000000000000000000000000]
p_rd_req             (readreq          ) [ 0000000000000000000000000000000000000]
p_wr_req14           (writereq         ) [ 0000000000000000000000000000000000000]
StgValue_194         (br               ) [ 0000000000000000000000011111111111111]
j_assign             (phi              ) [ 0000000000000000000000000000000100000]
empty_11             (speclooptripcount) [ 0000000000000000000000000000000000000]
exitcond             (icmp             ) [ 0000000000000000000000011111111111111]
j                    (add              ) [ 0000000000000000000000011111111111111]
StgValue_199         (br               ) [ 0000000000000000000000000000000000000]
IMG_BUS_addr_read    (read             ) [ 0000000000000000000000000000000010000]
tmp_8                (shl              ) [ 0000000000000000000000000000000000000]
StgValue_203         (write            ) [ 0000000000000000000000000000000000000]
StgValue_204         (br               ) [ 0000000000000000000000011111111111111]
p_wr_resp15          (writeresp        ) [ 0000000000000000000000000000000000000]
StgValue_209         (br               ) [ 0000000000000000000000111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="IMG_BUS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IMG_BUS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="COST_BUS">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="COST_BUS"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_left">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_left"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_right">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_right"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="disp_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="disp_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="img_cost">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_cost"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="comp_d_map_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="comp_disps"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i16.i5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="disp_out_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="disp_out_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="img_right_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_right_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="img_left_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_left_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_writeresp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="6" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="p_wr_req/4 p_wr_resp/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="StgValue_103_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="2"/>
<pin id="169" dir="0" index="2" bw="32" slack="0"/>
<pin id="170" dir="0" index="3" bw="1" slack="0"/>
<pin id="171" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_103/6 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_readreq_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="1"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="left_m_img_load_req/8 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_readreq_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="2"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="right_m_img_load_req/9 "/>
</bind>
</comp>

<comp id="188" class="1004" name="IMG_BUS_addr_1_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="8"/>
<pin id="191" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="IMG_BUS_addr_1_read/15 "/>
</bind>
</comp>

<comp id="193" class="1004" name="IMG_BUS_addr_2_read_read_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="8" slack="9"/>
<pin id="196" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="IMG_BUS_addr_2_read/16 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_writeresp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="1"/>
<pin id="201" dir="0" index="2" bw="9" slack="0"/>
<pin id="202" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="p_rd_req/24 p_wr_req14/30 p_wr_resp15/31 "/>
</bind>
</comp>

<comp id="206" class="1004" name="IMG_BUS_addr_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="8"/>
<pin id="209" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="IMG_BUS_addr_read/31 "/>
</bind>
</comp>

<comp id="212" class="1004" name="StgValue_203_write_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="9"/>
<pin id="215" dir="0" index="2" bw="8" slack="0"/>
<pin id="216" dir="0" index="3" bw="1" slack="0"/>
<pin id="217" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_203/32 "/>
</bind>
</comp>

<comp id="220" class="1005" name="ni_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="1"/>
<pin id="222" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ni (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="ni_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="8" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ni/2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="phi_mul_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="1"/>
<pin id="234" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="phi_mul_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="16" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="j_i_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="1"/>
<pin id="246" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="j_i_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="1" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/3 "/>
</bind>
</comp>

<comp id="255" class="1005" name="cj_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="1"/>
<pin id="257" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="cj (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="cj_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="1" slack="1"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cj/5 "/>
</bind>
</comp>

<comp id="266" class="1005" name="sum_i_i_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_i_i (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="sum_i_i_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="32" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_i_i/6 "/>
</bind>
</comp>

<comp id="279" class="1005" name="di_i_i_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="1"/>
<pin id="281" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="di_i_i (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="di_i_i_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="3" slack="1"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="di_i_i/6 "/>
</bind>
</comp>

<comp id="291" class="1005" name="sum_1_i_i_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1_i_i (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="sum_1_i_i_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="32" slack="1"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1_i_i/7 "/>
</bind>
</comp>

<comp id="303" class="1005" name="dj_i_i_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="1"/>
<pin id="305" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dj_i_i (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="dj_i_i_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="0"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="2" slack="1"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dj_i_i/7 "/>
</bind>
</comp>

<comp id="314" class="1005" name="i_assign_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="1"/>
<pin id="316" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_assign (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="i_assign_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="8" slack="0"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_assign/23 "/>
</bind>
</comp>

<comp id="325" class="1005" name="phi_mul1_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="1"/>
<pin id="327" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="329" class="1004" name="phi_mul1_phi_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="16" slack="0"/>
<pin id="333" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/23 "/>
</bind>
</comp>

<comp id="336" class="1005" name="j_assign_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="1"/>
<pin id="338" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j_assign (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="j_assign_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="1" slack="1"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_assign/31 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_comp_disps_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="0" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="0" index="2" bw="8" slack="0"/>
<pin id="351" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_62/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_1_cast_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_cast/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_2_cast_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="1" index="1" bw="33" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_cast/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_3_cast_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="1" index="1" bw="33" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="next_mul_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="0"/>
<pin id="369" dir="0" index="1" bw="9" slack="0"/>
<pin id="370" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="exitcond3_i_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="0" index="1" bw="8" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3_i/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="i_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="j_cast5_i_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast5_i/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="j_cast_i_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast_i/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="exitcond2_i_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="0"/>
<pin id="395" dir="0" index="1" bw="6" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2_i/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="j_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="ci_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="1"/>
<pin id="407" dir="0" index="1" bw="8" slack="0"/>
<pin id="408" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ci/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_shl_i_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="21" slack="0"/>
<pin id="413" dir="0" index="1" bw="16" slack="0"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="p_shl_cast_i_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="21" slack="0"/>
<pin id="421" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_i/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_shl1_i_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="17" slack="0"/>
<pin id="425" dir="0" index="1" bw="16" slack="0"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_i/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_shl1_cast_i_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="17" slack="0"/>
<pin id="433" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast_i/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_4_i9_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="21" slack="0"/>
<pin id="437" dir="0" index="1" bw="17" slack="0"/>
<pin id="438" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4_i9/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_6_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="22" slack="1"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_7_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="22" slack="0"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="COST_BUS_addr_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="COST_BUS_addr/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="cj_cast1_i_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="0"/>
<pin id="457" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cj_cast1_i/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="exitcond_i_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="5" slack="0"/>
<pin id="461" dir="0" index="1" bw="2" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="d_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="5" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="nj_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="2"/>
<pin id="473" dir="0" index="1" bw="5" slack="0"/>
<pin id="474" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="nj/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="li_cast_i_i_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="3"/>
<pin id="478" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="li_cast_i_i/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="di_cast_i_i_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="3" slack="0"/>
<pin id="482" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="di_cast_i_i/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="exitcond1_i_i_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="3" slack="0"/>
<pin id="486" dir="0" index="1" bw="3" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i_i/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="cli_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="3" slack="0"/>
<pin id="492" dir="0" index="1" bw="8" slack="1"/>
<pin id="493" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cli/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="cli_cast_cast_i_i_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="9" slack="0"/>
<pin id="497" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="cli_cast_cast_i_i/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_7_i_i_i_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="9" slack="0"/>
<pin id="501" dir="0" index="1" bw="9" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7_i_i_i/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_9_i_i_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="9" slack="0"/>
<pin id="507" dir="0" index="1" bw="9" slack="0"/>
<pin id="508" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9_i_i/6 "/>
</bind>
</comp>

<comp id="511" class="1004" name="dj_cast_i_i_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="3" slack="0"/>
<pin id="513" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="dj_cast_i_i/7 "/>
</bind>
</comp>

<comp id="515" class="1004" name="exitcond_i_i_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="3" slack="0"/>
<pin id="517" dir="0" index="1" bw="3" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i/7 "/>
</bind>
</comp>

<comp id="521" class="1004" name="clj_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="4"/>
<pin id="523" dir="0" index="1" bw="3" slack="0"/>
<pin id="524" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="clj/7 "/>
</bind>
</comp>

<comp id="526" class="1004" name="clj_cast6_i_i_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="9" slack="0"/>
<pin id="528" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="clj_cast6_i_i/7 "/>
</bind>
</comp>

<comp id="530" class="1004" name="crj_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="9" slack="2"/>
<pin id="532" dir="0" index="1" bw="3" slack="0"/>
<pin id="533" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="crj/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="crj_cast5_i_i_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="9" slack="0"/>
<pin id="537" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="crj_cast5_i_i/7 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_i_i_i_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="9" slack="0"/>
<pin id="541" dir="0" index="1" bw="9" slack="1"/>
<pin id="542" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_i_i_i/7 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_9_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="9" slack="0"/>
<pin id="547" dir="0" index="2" bw="5" slack="0"/>
<pin id="548" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="552" class="1004" name="rev_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/7 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_8_i_i_i_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="9" slack="0"/>
<pin id="560" dir="0" index="1" bw="9" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8_i_i_i/7 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_i_i_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="1"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_i_i/7 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_8_i_i_i_8_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_8_i_i_i_8/7 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_i_i_9_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="9" slack="0"/>
<pin id="577" dir="0" index="1" bw="17" slack="1"/>
<pin id="578" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i_i_9/7 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_1_i_i_cast_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="17" slack="0"/>
<pin id="582" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_i_i_cast/7 "/>
</bind>
</comp>

<comp id="584" class="1004" name="left_m_img_sum_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="17" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="6"/>
<pin id="587" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="left_m_img_sum/7 "/>
</bind>
</comp>

<comp id="589" class="1004" name="left_m_img_sum_cast_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="33" slack="0"/>
<pin id="591" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="left_m_img_sum_cast/7 "/>
</bind>
</comp>

<comp id="593" class="1004" name="IMG_BUS_addr_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="0"/>
<pin id="595" dir="0" index="1" bw="33" slack="0"/>
<pin id="596" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IMG_BUS_addr_1/7 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_3_i_i_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="9" slack="0"/>
<pin id="601" dir="0" index="1" bw="17" slack="1"/>
<pin id="602" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_i_i/7 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_4_i_i_cast_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="17" slack="0"/>
<pin id="606" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4_i_i_cast/7 "/>
</bind>
</comp>

<comp id="608" class="1004" name="right_m_img_sum_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="17" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="6"/>
<pin id="611" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="right_m_img_sum/7 "/>
</bind>
</comp>

<comp id="613" class="1004" name="right_m_img_sum_cast_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="33" slack="0"/>
<pin id="615" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="right_m_img_sum_cast/7 "/>
</bind>
</comp>

<comp id="617" class="1004" name="IMG_BUS_addr_2_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="0"/>
<pin id="619" dir="0" index="1" bw="33" slack="0"/>
<pin id="620" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IMG_BUS_addr_2/7 "/>
</bind>
</comp>

<comp id="623" class="1004" name="dj_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="3" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="dj/7 "/>
</bind>
</comp>

<comp id="629" class="1004" name="di_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="3" slack="1"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="di/7 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_i1_i_i_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="9" slack="10"/>
<pin id="637" dir="0" index="1" bw="9" slack="11"/>
<pin id="638" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_i1_i_i/17 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_10_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="9" slack="0"/>
<pin id="642" dir="0" index="2" bw="5" slack="0"/>
<pin id="643" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/17 "/>
</bind>
</comp>

<comp id="647" class="1004" name="rev1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/17 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_8_i5_i_i_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="9" slack="10"/>
<pin id="655" dir="0" index="1" bw="9" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8_i5_i_i/17 "/>
</bind>
</comp>

<comp id="658" class="1004" name="l_cast_i_i_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="2"/>
<pin id="660" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="l_cast_i_i/17 "/>
</bind>
</comp>

<comp id="661" class="1004" name="r_cast_i_i_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="1"/>
<pin id="663" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_cast_i_i/17 "/>
</bind>
</comp>

<comp id="664" class="1004" name="a_assign_i_i_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="0"/>
<pin id="666" dir="0" index="1" bw="8" slack="0"/>
<pin id="667" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="a_assign_i_i/17 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_11_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="9" slack="0"/>
<pin id="673" dir="0" index="2" bw="5" slack="0"/>
<pin id="674" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/17 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_i8_i_i_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="9" slack="0"/>
<pin id="681" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i8_i_i/17 "/>
</bind>
</comp>

<comp id="684" class="1004" name="a_assign_1_i_i_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="9" slack="0"/>
<pin id="687" dir="0" index="2" bw="9" slack="0"/>
<pin id="688" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_assign_1_i_i/17 "/>
</bind>
</comp>

<comp id="692" class="1004" name="a_assign_1_cast_i_i_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="9" slack="0"/>
<pin id="694" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="a_assign_1_cast_i_i/17 "/>
</bind>
</comp>

<comp id="696" class="1004" name="sum_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="10"/>
<pin id="698" dir="0" index="1" bw="9" slack="0"/>
<pin id="699" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/17 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp4_i_i_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="10"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp4_i_i/17 "/>
</bind>
</comp>

<comp id="707" class="1004" name="sel_tmp_i_i_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp_i_i/17 "/>
</bind>
</comp>

<comp id="713" class="1004" name="sum_1_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="32" slack="0"/>
<pin id="716" dir="0" index="2" bw="32" slack="10"/>
<pin id="717" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_1/17 "/>
</bind>
</comp>

<comp id="721" class="1004" name="sum_2_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="10"/>
<pin id="723" dir="0" index="1" bw="32" slack="0"/>
<pin id="724" dir="0" index="2" bw="32" slack="10"/>
<pin id="725" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_2/17 "/>
</bind>
</comp>

<comp id="728" class="1004" name="next_mul1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="16" slack="0"/>
<pin id="730" dir="0" index="1" bw="9" slack="0"/>
<pin id="731" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul1/23 "/>
</bind>
</comp>

<comp id="734" class="1004" name="exitcond1_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="0"/>
<pin id="736" dir="0" index="1" bw="8" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/23 "/>
</bind>
</comp>

<comp id="740" class="1004" name="i_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="8" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/23 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="16" slack="0"/>
<pin id="748" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/23 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_4_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="16" slack="0"/>
<pin id="752" dir="0" index="1" bw="32" slack="3"/>
<pin id="753" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/23 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_5_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="33" slack="0"/>
<pin id="757" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/23 "/>
</bind>
</comp>

<comp id="759" class="1004" name="IMG_BUS_addr_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="8" slack="0"/>
<pin id="761" dir="0" index="1" bw="33" slack="0"/>
<pin id="762" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IMG_BUS_addr/23 "/>
</bind>
</comp>

<comp id="765" class="1004" name="exitcond_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="0"/>
<pin id="767" dir="0" index="1" bw="6" slack="0"/>
<pin id="768" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/31 "/>
</bind>
</comp>

<comp id="771" class="1004" name="j_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="0"/>
<pin id="773" dir="0" index="1" bw="1" slack="0"/>
<pin id="774" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/31 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_8_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="8" slack="1"/>
<pin id="779" dir="0" index="1" bw="3" slack="0"/>
<pin id="780" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_8/32 "/>
</bind>
</comp>

<comp id="783" class="1005" name="tmp_1_cast_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="33" slack="3"/>
<pin id="785" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1_cast "/>
</bind>
</comp>

<comp id="788" class="1005" name="tmp_2_cast_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="33" slack="6"/>
<pin id="790" dir="1" index="1" bw="33" slack="6"/>
</pin_list>
<bind>
<opset="tmp_2_cast "/>
</bind>
</comp>

<comp id="793" class="1005" name="tmp_3_cast_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="33" slack="6"/>
<pin id="795" dir="1" index="1" bw="33" slack="6"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="798" class="1005" name="next_mul_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="16" slack="0"/>
<pin id="800" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="806" class="1005" name="i_1_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="0"/>
<pin id="808" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="811" class="1005" name="j_cast_i_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="9" slack="2"/>
<pin id="813" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="j_cast_i "/>
</bind>
</comp>

<comp id="820" class="1005" name="j_1_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="0"/>
<pin id="822" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="825" class="1005" name="tmp_4_i9_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="22" slack="1"/>
<pin id="827" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i9 "/>
</bind>
</comp>

<comp id="830" class="1005" name="COST_BUS_addr_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="1"/>
<pin id="832" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="COST_BUS_addr "/>
</bind>
</comp>

<comp id="839" class="1005" name="d_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="5" slack="0"/>
<pin id="841" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="844" class="1005" name="nj_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="9" slack="2"/>
<pin id="846" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="nj "/>
</bind>
</comp>

<comp id="849" class="1005" name="li_cast_i_i_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="9" slack="1"/>
<pin id="851" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="li_cast_i_i "/>
</bind>
</comp>

<comp id="857" class="1005" name="cli_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="9" slack="1"/>
<pin id="859" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="cli "/>
</bind>
</comp>

<comp id="863" class="1005" name="tmp_7_i_i_i_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="1"/>
<pin id="865" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i_i_i "/>
</bind>
</comp>

<comp id="868" class="1005" name="tmp_9_i_i_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="17" slack="1"/>
<pin id="870" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i_i "/>
</bind>
</comp>

<comp id="877" class="1005" name="crj_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="9" slack="10"/>
<pin id="879" dir="1" index="1" bw="9" slack="10"/>
</pin_list>
<bind>
<opset="crj "/>
</bind>
</comp>

<comp id="883" class="1005" name="tmp_8_i_i_i_8_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="10"/>
<pin id="885" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp_8_i_i_i_8 "/>
</bind>
</comp>

<comp id="889" class="1005" name="IMG_BUS_addr_1_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="8" slack="1"/>
<pin id="891" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="IMG_BUS_addr_1 "/>
</bind>
</comp>

<comp id="895" class="1005" name="IMG_BUS_addr_2_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="2"/>
<pin id="897" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="IMG_BUS_addr_2 "/>
</bind>
</comp>

<comp id="901" class="1005" name="dj_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="3" slack="0"/>
<pin id="903" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="dj "/>
</bind>
</comp>

<comp id="906" class="1005" name="di_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="3" slack="1"/>
<pin id="908" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="di "/>
</bind>
</comp>

<comp id="911" class="1005" name="IMG_BUS_addr_1_read_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="8" slack="2"/>
<pin id="913" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="IMG_BUS_addr_1_read "/>
</bind>
</comp>

<comp id="916" class="1005" name="IMG_BUS_addr_2_read_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="8" slack="1"/>
<pin id="918" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="IMG_BUS_addr_2_read "/>
</bind>
</comp>

<comp id="921" class="1005" name="sum_2_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="1"/>
<pin id="923" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

<comp id="926" class="1005" name="next_mul1_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="16" slack="0"/>
<pin id="928" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="next_mul1 "/>
</bind>
</comp>

<comp id="934" class="1005" name="i_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="8" slack="0"/>
<pin id="936" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="939" class="1005" name="IMG_BUS_addr_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="8" slack="1"/>
<pin id="941" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="IMG_BUS_addr "/>
</bind>
</comp>

<comp id="949" class="1005" name="j_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="8" slack="0"/>
<pin id="951" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="954" class="1005" name="IMG_BUS_addr_read_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="8" slack="1"/>
<pin id="956" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="IMG_BUS_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="144"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="86" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="88" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="165"><net_src comp="96" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="172"><net_src comp="108" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="110" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="179"><net_src comp="122" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="124" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="186"><net_src comp="122" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="124" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="126" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="126" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="122" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="130" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="205"><net_src comp="132" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="210"><net_src comp="126" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="134" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="218"><net_src comp="138" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="116" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="223"><net_src comp="58" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="224" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="235"><net_src comp="60" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="236" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="247"><net_src comp="58" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="258"><net_src comp="80" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="269"><net_src comp="22" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="270" pin="4"/><net_sink comp="166" pin=2"/></net>

<net id="278"><net_src comp="270" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="282"><net_src comp="98" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="283" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="294"><net_src comp="291" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="301"><net_src comp="266" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="302"><net_src comp="295" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="306"><net_src comp="98" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="317"><net_src comp="58" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="60" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="58" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="72" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="2" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="0" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="358"><net_src comp="140" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="146" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="152" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="236" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="62" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="224" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="68" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="224" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="70" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="248" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="248" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="248" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="76" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="248" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="70" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="232" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="385" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="78" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="405" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="80" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="411" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="82" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="405" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="84" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="423" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="419" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="431" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="447"><net_src comp="441" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="2" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="444" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="454"><net_src comp="448" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="458"><net_src comp="259" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="259" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="92" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="259" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="94" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="455" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="220" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="283" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="283" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="100" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="480" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="490" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="104" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="495" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="106" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="307" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="307" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="100" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="511" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="529"><net_src comp="521" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="511" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="538"><net_src comp="530" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="521" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="549"><net_src comp="112" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="539" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="114" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="556"><net_src comp="544" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="116" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="521" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="118" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="558" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="564" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="552" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="526" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="575" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="580" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="584" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="0" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="589" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="535" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="599" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="604" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="608" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="621"><net_src comp="0" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="613" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="307" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="120" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="279" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="120" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="644"><net_src comp="112" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="635" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="646"><net_src comp="114" pin="0"/><net_sink comp="639" pin=2"/></net>

<net id="651"><net_src comp="639" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="116" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="118" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="668"><net_src comp="658" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="661" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="675"><net_src comp="112" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="664" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="114" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="682"><net_src comp="128" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="664" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="689"><net_src comp="670" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="678" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="664" pin="2"/><net_sink comp="684" pin=2"/></net>

<net id="695"><net_src comp="684" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="291" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="692" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="653" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="711"><net_src comp="702" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="647" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="718"><net_src comp="707" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="696" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="291" pin="1"/><net_sink comp="713" pin=2"/></net>

<net id="726"><net_src comp="713" pin="3"/><net_sink comp="721" pin=1"/></net>

<net id="727"><net_src comp="291" pin="1"/><net_sink comp="721" pin=2"/></net>

<net id="732"><net_src comp="329" pin="4"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="62" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="318" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="68" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="318" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="70" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="749"><net_src comp="329" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="746" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="758"><net_src comp="750" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="763"><net_src comp="0" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="755" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="769"><net_src comp="340" pin="4"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="76" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="340" pin="4"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="70" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="136" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="782"><net_src comp="777" pin="2"/><net_sink comp="212" pin=2"/></net>

<net id="786"><net_src comp="355" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="791"><net_src comp="359" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="796"><net_src comp="363" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="801"><net_src comp="367" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="809"><net_src comp="379" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="814"><net_src comp="389" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="823"><net_src comp="399" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="828"><net_src comp="435" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="833"><net_src comp="448" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="842"><net_src comp="465" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="847"><net_src comp="471" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="852"><net_src comp="476" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="860"><net_src comp="490" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="866"><net_src comp="499" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="871"><net_src comp="505" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="880"><net_src comp="530" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="882"><net_src comp="877" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="886"><net_src comp="569" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="892"><net_src comp="593" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="898"><net_src comp="617" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="900"><net_src comp="895" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="904"><net_src comp="623" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="909"><net_src comp="629" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="914"><net_src comp="188" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="919"><net_src comp="193" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="924"><net_src comp="721" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="929"><net_src comp="728" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="937"><net_src comp="740" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="942"><net_src comp="759" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="944"><net_src comp="939" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="945"><net_src comp="939" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="952"><net_src comp="771" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="957"><net_src comp="206" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="777" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: IMG_BUS | {2 22 30 31 32 33 34 35 36 }
	Port: COST_BUS | {4 5 6 18 19 20 21 }
 - Input state : 
	Port: comp_d_map : IMG_BUS | {8 9 10 11 12 13 14 15 16 24 25 26 27 28 29 30 31 }
	Port: comp_d_map : COST_BUS | {2 22 }
	Port: comp_d_map : img_left | {1 }
	Port: comp_d_map : img_right | {1 }
	Port: comp_d_map : disp_out | {1 }
  - Chain level:
	State 1
	State 2
		next_mul : 1
		exitcond3_i : 1
		i_1 : 1
		StgValue_60 : 2
	State 3
		j_cast5_i : 1
		j_cast_i : 1
		exitcond2_i : 1
		j_1 : 1
		StgValue_69 : 2
		ci : 2
		p_shl_i : 3
		p_shl_cast_i : 4
		p_shl1_i : 3
		p_shl1_cast_i : 4
		tmp_4_i9 : 5
	State 4
		tmp_7 : 1
		COST_BUS_addr : 2
		p_wr_req : 3
	State 5
		cj_cast1_i : 1
		exitcond_i : 1
		d : 1
		StgValue_87 : 2
		nj : 2
	State 6
		di_cast_i_i : 1
		exitcond1_i_i : 1
		StgValue_97 : 2
		cli : 2
		cli_cast_cast_i_i : 3
		tmp_7_i_i_i : 3
		tmp_9_i_i : 4
		StgValue_103 : 1
	State 7
		dj_cast_i_i : 1
		exitcond_i_i : 1
		StgValue_110 : 2
		clj : 2
		clj_cast6_i_i : 3
		crj : 2
		crj_cast5_i_i : 3
		tmp_i_i_i : 3
		tmp_9 : 3
		rev : 4
		tmp_8_i_i_i : 3
		tmp_i_i : 4
		tmp_8_i_i_i_8 : 4
		tmp_i_i_9 : 4
		tmp_1_i_i_cast : 5
		left_m_img_sum : 6
		left_m_img_sum_cast : 7
		IMG_BUS_addr_1 : 8
		tmp_3_i_i : 4
		tmp_4_i_i_cast : 5
		right_m_img_sum : 6
		right_m_img_sum_cast : 7
		IMG_BUS_addr_2 : 8
		dj : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		rev1 : 1
		a_assign_i_i : 1
		tmp_11 : 2
		tmp_i8_i_i : 2
		a_assign_1_i_i : 3
		a_assign_1_cast_i_i : 4
		sum : 5
		tmp4_i_i : 1
		sel_tmp_i_i : 1
		sum_1 : 6
		sum_2 : 7
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		next_mul1 : 1
		exitcond1 : 1
		i : 1
		StgValue_180 : 2
		tmp : 1
		tmp_4 : 2
		tmp_5 : 3
		IMG_BUS_addr : 4
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		exitcond : 1
		j : 1
		StgValue_199 : 2
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   |      grp_comp_disps_fu_347      |    0    |  10.614 |   328   |   279   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         next_mul_fu_367         |    0    |    0    |    0    |    23   |
|          |            i_1_fu_379           |    0    |    0    |    0    |    15   |
|          |            j_1_fu_399           |    0    |    0    |    0    |    15   |
|          |            ci_fu_405            |    0    |    0    |    0    |    23   |
|          |             d_fu_465            |    0    |    0    |    0    |    15   |
|          |            cli_fu_490           |    0    |    0    |    0    |    15   |
|          |            clj_fu_521           |    0    |    0    |    0    |    15   |
|          |            crj_fu_530           |    0    |    0    |    0    |    15   |
|          |         tmp_i_i_9_fu_575        |    0    |    0    |    0    |    24   |
|    add   |      left_m_img_sum_fu_584      |    0    |    0    |    0    |    39   |
|          |         tmp_3_i_i_fu_599        |    0    |    0    |    0    |    24   |
|          |      right_m_img_sum_fu_608     |    0    |    0    |    0    |    39   |
|          |            dj_fu_623            |    0    |    0    |    0    |    12   |
|          |            di_fu_629            |    0    |    0    |    0    |    12   |
|          |            sum_fu_696           |    0    |    0    |    0    |    39   |
|          |         next_mul1_fu_728        |    0    |    0    |    0    |    23   |
|          |             i_fu_740            |    0    |    0    |    0    |    15   |
|          |           tmp_4_fu_750          |    0    |    0    |    0    |    39   |
|          |             j_fu_771            |    0    |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        exitcond3_i_fu_373       |    0    |    0    |    0    |    11   |
|          |        exitcond2_i_fu_393       |    0    |    0    |    0    |    11   |
|          |        exitcond_i_fu_459        |    0    |    0    |    0    |    11   |
|          |       exitcond1_i_i_fu_484      |    0    |    0    |    0    |    9    |
|   icmp   |        tmp_7_i_i_i_fu_499       |    0    |    0    |    0    |    13   |
|          |       exitcond_i_i_fu_515       |    0    |    0    |    0    |    9    |
|          |        tmp_8_i_i_i_fu_558       |    0    |    0    |    0    |    13   |
|          |       tmp_8_i5_i_i_fu_653       |    0    |    0    |    0    |    13   |
|          |         exitcond1_fu_734        |    0    |    0    |    0    |    11   |
|          |         exitcond_fu_765         |    0    |    0    |    0    |    11   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         tmp_4_i9_fu_435         |    0    |    0    |    0    |    28   |
|    sub   |            nj_fu_471            |    0    |    0    |    0    |    15   |
|          |       a_assign_i_i_fu_664       |    0    |    0    |    0    |    15   |
|          |        tmp_i8_i_i_fu_678        |    0    |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |      a_assign_1_i_i_fu_684      |    0    |    0    |    0    |    9    |
|  select  |           sum_1_fu_713          |    0    |    0    |    0    |    32   |
|          |           sum_2_fu_721          |    0    |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|---------|
|    mul   |         tmp_9_i_i_fu_505        |    0    |    0    |    0    |    51   |
|----------|---------------------------------|---------|---------|---------|---------|
|    or    |         tmp_i_i_i_fu_539        |    0    |    0    |    0    |    9    |
|          |        tmp_i1_i_i_fu_635        |    0    |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          tmp_i_i_fu_564         |    0    |    0    |    0    |    2    |
|    and   |       tmp_8_i_i_i_8_fu_569      |    0    |    0    |    0    |    2    |
|          |         tmp4_i_i_fu_702         |    0    |    0    |    0    |    2    |
|          |        sel_tmp_i_i_fu_707       |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|
|    xor   |            rev_fu_552           |    0    |    0    |    0    |    2    |
|          |           rev1_fu_647           |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |    disp_out_read_read_fu_140    |    0    |    0    |    0    |    0    |
|          |    img_right_read_read_fu_146   |    0    |    0    |    0    |    0    |
|   read   |    img_left_read_read_fu_152    |    0    |    0    |    0    |    0    |
|          | IMG_BUS_addr_1_read_read_fu_188 |    0    |    0    |    0    |    0    |
|          | IMG_BUS_addr_2_read_read_fu_193 |    0    |    0    |    0    |    0    |
|          |  IMG_BUS_addr_read_read_fu_206  |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
| writeresp|       grp_writeresp_fu_158      |    0    |    0    |    0    |    0    |
|          |       grp_writeresp_fu_198      |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   write  |    StgValue_103_write_fu_166    |    0    |    0    |    0    |    0    |
|          |    StgValue_203_write_fu_212    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|  readreq |        grp_readreq_fu_174       |    0    |    0    |    0    |    0    |
|          |        grp_readreq_fu_181       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        tmp_1_cast_fu_355        |    0    |    0    |    0    |    0    |
|          |        tmp_2_cast_fu_359        |    0    |    0    |    0    |    0    |
|          |        tmp_3_cast_fu_363        |    0    |    0    |    0    |    0    |
|          |           tmp_6_fu_441          |    0    |    0    |    0    |    0    |
|          |        di_cast_i_i_fu_480       |    0    |    0    |    0    |    0    |
|          |     cli_cast_cast_i_i_fu_495    |    0    |    0    |    0    |    0    |
|          |        dj_cast_i_i_fu_511       |    0    |    0    |    0    |    0    |
|   sext   |       clj_cast6_i_i_fu_526      |    0    |    0    |    0    |    0    |
|          |       crj_cast5_i_i_fu_535      |    0    |    0    |    0    |    0    |
|          |      tmp_1_i_i_cast_fu_580      |    0    |    0    |    0    |    0    |
|          |    left_m_img_sum_cast_fu_589   |    0    |    0    |    0    |    0    |
|          |      tmp_4_i_i_cast_fu_604      |    0    |    0    |    0    |    0    |
|          |   right_m_img_sum_cast_fu_613   |    0    |    0    |    0    |    0    |
|          |    a_assign_1_cast_i_i_fu_692   |    0    |    0    |    0    |    0    |
|          |           tmp_5_fu_755          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         j_cast5_i_fu_385        |    0    |    0    |    0    |    0    |
|          |         j_cast_i_fu_389         |    0    |    0    |    0    |    0    |
|          |       p_shl_cast_i_fu_419       |    0    |    0    |    0    |    0    |
|          |       p_shl1_cast_i_fu_431      |    0    |    0    |    0    |    0    |
|   zext   |           tmp_7_fu_444          |    0    |    0    |    0    |    0    |
|          |        cj_cast1_i_fu_455        |    0    |    0    |    0    |    0    |
|          |        li_cast_i_i_fu_476       |    0    |    0    |    0    |    0    |
|          |        l_cast_i_i_fu_658        |    0    |    0    |    0    |    0    |
|          |        r_cast_i_i_fu_661        |    0    |    0    |    0    |    0    |
|          |            tmp_fu_746           |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|bitconcatenate|          p_shl_i_fu_411         |    0    |    0    |    0    |    0    |
|          |         p_shl1_i_fu_423         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |           tmp_9_fu_544          |    0    |    0    |    0    |    0    |
| bitselect|          tmp_10_fu_639          |    0    |    0    |    0    |    0    |
|          |          tmp_11_fu_670          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|    shl   |           tmp_8_fu_777          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    0    |  10.614 |   328   |   1035  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   COST_BUS_addr_reg_830   |   32   |
|IMG_BUS_addr_1_read_reg_911|    8   |
|   IMG_BUS_addr_1_reg_889  |    8   |
|IMG_BUS_addr_2_read_reg_916|    8   |
|   IMG_BUS_addr_2_reg_895  |    8   |
| IMG_BUS_addr_read_reg_954 |    8   |
|    IMG_BUS_addr_reg_939   |    8   |
|         cj_reg_255        |    5   |
|        cli_reg_857        |    9   |
|        crj_reg_877        |    9   |
|         d_reg_839         |    5   |
|       di_i_i_reg_279      |    3   |
|         di_reg_906        |    3   |
|       dj_i_i_reg_303      |    3   |
|         dj_reg_901        |    3   |
|        i_1_reg_806        |    8   |
|      i_assign_reg_314     |    8   |
|         i_reg_934         |    8   |
|        j_1_reg_820        |    8   |
|      j_assign_reg_336     |    8   |
|      j_cast_i_reg_811     |    9   |
|        j_i_reg_244        |    8   |
|         j_reg_949         |    8   |
|    li_cast_i_i_reg_849    |    9   |
|     next_mul1_reg_926     |   16   |
|      next_mul_reg_798     |   16   |
|         ni_reg_220        |    8   |
|         nj_reg_844        |    9   |
|      phi_mul1_reg_325     |   16   |
|      phi_mul_reg_232      |   16   |
|     sum_1_i_i_reg_291     |   32   |
|       sum_2_reg_921       |   32   |
|      sum_i_i_reg_266      |   32   |
|     tmp_1_cast_reg_783    |   33   |
|     tmp_2_cast_reg_788    |   33   |
|     tmp_3_cast_reg_793    |   33   |
|      tmp_4_i9_reg_825     |   22   |
|    tmp_7_i_i_i_reg_863    |    1   |
|   tmp_8_i_i_i_8_reg_883   |    1   |
|     tmp_9_i_i_reg_868     |   17   |
+---------------------------+--------+
|           Total           |   511  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_158 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_158 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_198 |  p0  |   3  |   1  |    3   |
|      ni_reg_220      |  p0  |   2  |   8  |   16   ||    9    |
|    phi_mul_reg_232   |  p0  |   2  |  16  |   32   ||    9    |
|    sum_i_i_reg_266   |  p0  |   2  |  32  |   64   ||    9    |
|    di_i_i_reg_279    |  p0  |   2  |   3  |    6   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   187  || 12.4287 ||    45   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |   10   |   328  |  1035  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   45   |
|  Register |    -   |    -   |   511  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   23   |   839  |  1080  |
+-----------+--------+--------+--------+--------+
