/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire [19:0] _02_;
  wire [19:0] _03_;
  wire [16:0] _04_;
  reg [10:0] _05_;
  wire [8:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [23:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [7:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire [19:0] celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [15:0] celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_1z ? celloutsig_0_5z : celloutsig_0_6z;
  assign celloutsig_0_37z = ~(celloutsig_0_32z & celloutsig_0_2z[6]);
  assign celloutsig_1_10z = ~(in_data[122] & celloutsig_1_6z);
  assign celloutsig_0_23z = ~(celloutsig_0_19z[5] & celloutsig_0_1z);
  assign celloutsig_0_0z = ~in_data[50];
  assign celloutsig_1_2z = ~in_data[98];
  assign celloutsig_0_12z = ~celloutsig_0_10z;
  assign celloutsig_0_52z = celloutsig_0_15z[0] | ~(celloutsig_0_17z);
  assign celloutsig_0_59z = celloutsig_0_21z | ~(celloutsig_0_41z);
  assign celloutsig_0_28z = celloutsig_0_0z | ~(celloutsig_0_15z[6]);
  assign celloutsig_0_54z = celloutsig_0_37z | celloutsig_0_11z;
  assign celloutsig_0_21z = celloutsig_0_7z | celloutsig_0_10z;
  assign celloutsig_0_49z = celloutsig_0_46z ^ celloutsig_0_45z;
  assign celloutsig_0_5z = celloutsig_0_4z ^ in_data[23];
  assign celloutsig_0_61z = celloutsig_0_56z ^ celloutsig_0_20z[4];
  assign celloutsig_0_1z = celloutsig_0_0z ^ in_data[13];
  assign celloutsig_0_65z = { celloutsig_0_51z, celloutsig_0_39z, _02_[12:1], celloutsig_0_23z } + { _03_[19], celloutsig_0_62z, celloutsig_0_39z, celloutsig_0_34z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_32z, celloutsig_0_31z, celloutsig_0_62z };
  assign celloutsig_0_15z = _02_[11:2] + celloutsig_0_8z[10:1];
  assign celloutsig_0_2z = { in_data[89:80], celloutsig_0_1z, celloutsig_0_0z } + { in_data[41:31], celloutsig_0_0z };
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 11'h000;
    else _05_ <= { celloutsig_1_7z[13:5], celloutsig_1_6z, celloutsig_1_5z };
  reg [11:0] _27_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _27_ <= 12'h000;
    else _27_ <= { celloutsig_0_2z[9:0], celloutsig_0_7z, celloutsig_0_6z };
  assign _02_[12:1] = _27_;
  reg [8:0] _28_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _28_ <= 9'h000;
    else _28_ <= celloutsig_0_8z[9:1];
  assign { _06_[8:2], _00_, _06_[0] } = _28_;
  reg [16:0] _29_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _29_ <= 17'h00000;
    else _29_ <= { in_data[82:67], celloutsig_0_0z };
  assign { _04_[16:13], _01_[3:2], _04_[10:8], _03_[19], _04_[6:0] } = _29_;
  assign celloutsig_0_51z = _02_[12:7] / { 1'h1, _02_[11:8], in_data[0] };
  assign celloutsig_0_8z = { in_data[13:4], celloutsig_0_6z } / { 1'h1, in_data[57:51], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_66z = { celloutsig_0_52z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_42z } === { celloutsig_0_27z[1:0], celloutsig_0_33z, celloutsig_0_52z, celloutsig_0_32z, celloutsig_0_61z };
  assign celloutsig_0_6z = { celloutsig_0_2z[11:5], celloutsig_0_0z } === { _04_[15:13], _01_[3:2], _04_[10:8] };
  assign celloutsig_1_3z = { in_data[191:179], celloutsig_1_0z } === in_data[170:157];
  assign celloutsig_1_18z = { in_data[116:115], celloutsig_1_4z, celloutsig_1_11z } === { _05_[6], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_11z = { _01_[3:2], _04_[10:8], _03_[19] } === _02_[7:2];
  assign celloutsig_0_33z = { celloutsig_0_28z, celloutsig_0_5z, celloutsig_0_30z, celloutsig_0_23z, celloutsig_0_22z } >= celloutsig_0_2z[7:3];
  assign celloutsig_0_4z = { celloutsig_0_2z[9:6], celloutsig_0_0z } > { celloutsig_0_2z[7:5], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_12z[9:2], celloutsig_1_18z, celloutsig_1_0z } > celloutsig_1_12z[9:0];
  assign celloutsig_0_46z = { celloutsig_0_45z, celloutsig_0_37z, celloutsig_0_14z } <= { _00_, _06_[0], celloutsig_0_39z };
  assign celloutsig_1_5z = { celloutsig_1_1z[3:2], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z } <= { in_data[138:130], celloutsig_1_3z };
  assign celloutsig_0_29z = { _01_[3:2], _04_[10:8], celloutsig_0_12z, celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_18z } <= { _04_[14:13], _01_[3:2], _04_[10:8], _03_[19], _04_[6:4] };
  assign celloutsig_0_41z = _06_[8:4] < { celloutsig_0_31z, celloutsig_0_39z, celloutsig_0_29z, celloutsig_0_25z, celloutsig_0_26z };
  assign celloutsig_0_10z = in_data[77:73] < celloutsig_0_8z[4:0];
  assign celloutsig_0_22z = { celloutsig_0_12z, _06_[8:2], _00_, _06_[0], celloutsig_0_8z, _02_[12:1] } < { _04_[16:13], _01_[3:2], _04_[10:8], _03_[19], _04_[6:0], celloutsig_0_0z, celloutsig_0_20z, _06_[8:2], _00_, _06_[0], celloutsig_0_14z };
  assign celloutsig_0_26z = { celloutsig_0_19z[7:4], _04_[16:13], _01_[3:2], _04_[10:8], _03_[19], _04_[6:0] } < { in_data[48:39], _06_[8:2], _00_, _06_[0], celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_0_34z = { in_data[44:40], celloutsig_0_17z, celloutsig_0_31z, celloutsig_0_13z } * { celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_26z };
  assign celloutsig_0_20z = { _04_[8], _03_[19], _04_[6:4] } * { celloutsig_0_2z[11:9], celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_0_27z = { celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_1z } * { celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_11z };
  assign celloutsig_0_39z = { celloutsig_0_8z[7:3], celloutsig_0_0z } !== celloutsig_0_2z[9:4];
  assign celloutsig_0_43z = { celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_30z, celloutsig_0_35z, celloutsig_0_5z, celloutsig_0_41z, celloutsig_0_41z, celloutsig_0_0z, celloutsig_0_33z } !== { in_data[10], _06_[8:2], _00_, _06_[0] };
  assign celloutsig_0_56z = & { _02_[10:3], celloutsig_0_54z, celloutsig_0_43z, celloutsig_0_42z, celloutsig_0_28z, celloutsig_0_22z, celloutsig_0_4z };
  assign celloutsig_1_0z = & in_data[180:140];
  assign celloutsig_0_32z = & { _02_[10:3], celloutsig_0_28z, celloutsig_0_22z, celloutsig_0_4z };
  assign celloutsig_0_17z = | { celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_31z = | { _02_[7:5], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_1z };
  assign celloutsig_0_35z = | { celloutsig_0_27z, celloutsig_0_21z, celloutsig_0_19z[17:10], celloutsig_0_7z };
  assign celloutsig_0_42z = ~^ { celloutsig_0_15z[5:3], celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_1_6z = ~^ { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_13z = ^ { celloutsig_0_2z[1:0], celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_25z = ^ { celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_18z };
  assign celloutsig_0_30z = ^ _04_[3:1];
  assign celloutsig_1_7z = in_data[168:153] <<< in_data[169:154];
  assign celloutsig_1_12z = { celloutsig_1_7z[11:2], celloutsig_1_6z } <<< { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_19z = { celloutsig_0_2z[4:0], celloutsig_0_11z, celloutsig_0_6z, _04_[16:13], _01_[3:2], _04_[10:8], _03_[19], _04_[6:0] } <<< { in_data[25:21], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_18z };
  assign celloutsig_1_1z = { in_data[118:116], celloutsig_1_0z, celloutsig_1_0z } >>> { in_data[167:164], celloutsig_1_0z };
  assign celloutsig_0_62z = ~((celloutsig_0_5z & celloutsig_0_59z) | celloutsig_0_49z);
  assign celloutsig_1_11z = ~((celloutsig_1_10z & celloutsig_1_4z) | celloutsig_1_7z[0]);
  assign celloutsig_0_14z = ~((celloutsig_0_4z & celloutsig_0_8z[2]) | celloutsig_0_4z);
  assign celloutsig_0_45z = ~((celloutsig_0_15z[4] & celloutsig_0_42z) | (celloutsig_0_20z[2] & celloutsig_0_39z));
  assign celloutsig_1_4z = ~((celloutsig_1_1z[0] & in_data[110]) | (celloutsig_1_2z & celloutsig_1_1z[2]));
  assign celloutsig_0_18z = ~((celloutsig_0_2z[11] & celloutsig_0_8z[10]) | (in_data[83] & celloutsig_0_5z));
  assign _01_[1:0] = { celloutsig_0_46z, celloutsig_0_29z };
  assign { _02_[19:13], _02_[0] } = { celloutsig_0_51z, celloutsig_0_39z, celloutsig_0_23z };
  assign _03_[18:0] = { celloutsig_0_62z, celloutsig_0_39z, celloutsig_0_34z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_32z, celloutsig_0_31z, celloutsig_0_62z };
  assign { _04_[12:11], _04_[7] } = { _01_[3:2], _03_[19] };
  assign _06_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[51:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
