# To learn how to use the output of the declarations below, visit:
# https://github.com/dwhall/minisvd2nim/blob/main/README.md#how-to-access-the-device

import metagenerator

#!fmt: off
declarePeripheral(peripheralName = SCB, baseAddress = 0xE000ED00'u32, peripheralDesc = "System Control Block")
declareRegister(peripheralName = SCB, registerName = CPUID, addressOffset = 0x0'u32, readAccess = true, writeAccess = false, registerDesc = "Provides identification information for the processor")
declareField(peripheralName = SCB, registerName = CPUID, fieldName = IMPLEMENTER, bitOffset = 24, bitWidth = 8, readAccess = true, writeAccess = false, fieldDesc = "Implementer code assigned by ARM")
declareField(peripheralName = SCB, registerName = CPUID, fieldName = VARIANT, bitOffset = 20, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "IMPLEMENTATION DEFINED variant number")
declareField(peripheralName = SCB, registerName = CPUID, fieldName = ARCHITECTURE, bitOffset = 16, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Reads as 0xF")
declareField(peripheralName = SCB, registerName = CPUID, fieldName = PARTNO, bitOffset = 4, bitWidth = 12, readAccess = true, writeAccess = false, fieldDesc = "IMPLEMENTATION DEFINED part number")
declareField(peripheralName = SCB, registerName = CPUID, fieldName = REVISION, bitOffset = 0, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "IMPLEMENTATION DEFINED revision number")
declareRegister(peripheralName = SCB, registerName = ICSR, addressOffset = 0x4'u32, readAccess = true, writeAccess = true, registerDesc = "Provides software control of the NMI, PendSV, and SysTick exceptions, and provides interrupt status information")
declareField(peripheralName = SCB, registerName = ICSR, fieldName = NMIPENDSET, bitOffset = 31, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "On writes, makes the NMI exception active")
declareField(peripheralName = SCB, registerName = ICSR, fieldName = PENDSVSET, bitOffset = 28, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "On writes, sets the PendSV exception as pending")
declareField(peripheralName = SCB, registerName = ICSR, fieldName = PENDSVCLR, bitOffset = 27, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Removes the pending status of the PendSV exception")
declareField(peripheralName = SCB, registerName = ICSR, fieldName = PENDSTSET, bitOffset = 26, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "On writes, sets the SysTick exception as pending")
declareField(peripheralName = SCB, registerName = ICSR, fieldName = PENDSTCLR, bitOffset = 25, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Removes the pending status of the SysTick exception")
declareField(peripheralName = SCB, registerName = ICSR, fieldName = ISRPREEMPT, bitOffset = 23, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Indicates whether a pending exception will be serviced on exit from debug halt state")
declareField(peripheralName = SCB, registerName = ICSR, fieldName = ISRPENDING, bitOffset = 22, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Indicates whether an external interrupt, generated by the NVIC, is pending")
declareField(peripheralName = SCB, registerName = ICSR, fieldName = VECTPENDING, bitOffset = 12, bitWidth = 9, readAccess = true, writeAccess = true, fieldDesc = "The exception number of the highest priority pending and enabled interrupt")
declareField(peripheralName = SCB, registerName = ICSR, fieldName = RETTOBASE, bitOffset = 11, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "In Handler mode, indicates whether there is an active exception other than the exception indicated by the current value of the IPSR")
declareField(peripheralName = SCB, registerName = ICSR, fieldName = VECTACTIVE, bitOffset = 0, bitWidth = 9, readAccess = true, writeAccess = true, fieldDesc = "The exception number of the current executing exception")
declareRegister(peripheralName = SCB, registerName = VTOR, addressOffset = 0x8'u32, readAccess = true, writeAccess = true, registerDesc = "Holds the vector table address")
declareField(peripheralName = SCB, registerName = VTOR, fieldName = TBLOFF, bitOffset = 7, bitWidth = 25, readAccess = true, writeAccess = true, fieldDesc = "Bits[31:7] of the vector table address")
declareRegister(peripheralName = SCB, registerName = AIRCR, addressOffset = 0xC'u32, readAccess = true, writeAccess = true, registerDesc = "Sets or returns interrupt control data")
declareField(peripheralName = SCB, registerName = AIRCR, fieldName = ENDIANNESS, bitOffset = 15, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Indicates the memory system endianness")
declareField(peripheralName = SCB, registerName = AIRCR, fieldName = PRIGROUP, bitOffset = 8, bitWidth = 3, readAccess = true, writeAccess = true, fieldDesc = "Priority grouping, indicates the binary point position")
declareField(peripheralName = SCB, registerName = AIRCR, fieldName = SYSRESETREQ, bitOffset = 2, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "System Reset Request")
declareField(peripheralName = SCB, registerName = AIRCR, fieldName = VECTCLRACTIVE, bitOffset = 1, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Writing 1 to this bit clears all active state information for fixed and configurable exceptions")
declareField(peripheralName = SCB, registerName = AIRCR, fieldName = VECTRESET, bitOffset = 0, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Writing 1 to this bit causes a local system reset")
declareRegister(peripheralName = SCB, registerName = SCR, addressOffset = 0x10'u32, readAccess = true, writeAccess = true, registerDesc = "Sets or returns system control data")
declareField(peripheralName = SCB, registerName = SCR, fieldName = SEVONPEND, bitOffset = 4, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Determines whether an interrupt transition from inactive state to pending state is a wakeup event")
declareField(peripheralName = SCB, registerName = SCR, fieldName = SLEEPDEEP, bitOffset = 2, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Provides a qualifying hint indicating that waking from sleep might take longer")
declareField(peripheralName = SCB, registerName = SCR, fieldName = SLEEPONEXIT, bitOffset = 1, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Determines whether, on an exit from an ISR that returns to the base level of execution priority, the processor enters a sleep state")
declareRegister(peripheralName = SCB, registerName = CCR, addressOffset = 0x14'u32, readAccess = true, writeAccess = true, registerDesc = "Sets or returns configuration and control data, and provides control over caching and branch prediction")
declareField(peripheralName = SCB, registerName = CCR, fieldName = BP, bitOffset = 18, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Branch prediction enable bit")
declareField(peripheralName = SCB, registerName = CCR, fieldName = IC, bitOffset = 17, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Instruction cache enable bit")
declareField(peripheralName = SCB, registerName = CCR, fieldName = DC, bitOffset = 16, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Cache enable bit")
declareField(peripheralName = SCB, registerName = CCR, fieldName = STKALIGN, bitOffset = 9, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Determines whether the exception entry sequence guarantees 8-byte stack frame alignment, adjusting the SP if necessary before saving state")
declareField(peripheralName = SCB, registerName = CCR, fieldName = BFHFNMIGN, bitOffset = 8, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Determines the effect of precise data access faults on handlers running at priority -1 or priority -2")
declareField(peripheralName = SCB, registerName = CCR, fieldName = DIV_0_TRP, bitOffset = 4, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Controls the trap on divide by 0")
declareField(peripheralName = SCB, registerName = CCR, fieldName = UNALIGN_TRP, bitOffset = 3, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Controls the trapping of unaligned word or halfword accesses")
declareField(peripheralName = SCB, registerName = CCR, fieldName = USERSETMPEND, bitOffset = 1, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Controls whether unprivileged software can access the STIR")
declareField(peripheralName = SCB, registerName = CCR, fieldName = NONBASETHRDENA, bitOffset = 0, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Controls whether the processor can enter Thread mode with exceptions active")
declareRegister(peripheralName = SCB, registerName = SHPR1, addressOffset = 0x18'u32, readAccess = true, writeAccess = true, registerDesc = "Sets or returns priority for system handlers 4-7")
declareField(peripheralName = SCB, registerName = SHPR1, fieldName = PRI_7, bitOffset = 24, bitWidth = 8, readAccess = true, writeAccess = true, fieldDesc = "Reserved for priority of system handler 7")
declareField(peripheralName = SCB, registerName = SHPR1, fieldName = PRI_6, bitOffset = 16, bitWidth = 8, readAccess = true, writeAccess = true, fieldDesc = "Priority of system handler 6, UsageFault")
declareField(peripheralName = SCB, registerName = SHPR1, fieldName = PRI_5, bitOffset = 8, bitWidth = 8, readAccess = true, writeAccess = true, fieldDesc = "Priority of system handler 5, BusFault")
declareField(peripheralName = SCB, registerName = SHPR1, fieldName = PRI_4, bitOffset = 0, bitWidth = 8, readAccess = true, writeAccess = true, fieldDesc = "Priority of system handler 4, MemManage")
declareRegister(peripheralName = SCB, registerName = SHPR2, addressOffset = 0x1C'u32, readAccess = true, writeAccess = true, registerDesc = "Sets or returns priority for system handlers 8-11")
declareField(peripheralName = SCB, registerName = SHPR2, fieldName = PRI_11, bitOffset = 24, bitWidth = 8, readAccess = true, writeAccess = true, fieldDesc = "Priority of system handler 11, SVCall")
declareField(peripheralName = SCB, registerName = SHPR2, fieldName = PRI_10, bitOffset = 16, bitWidth = 8, readAccess = true, writeAccess = true, fieldDesc = "Reserved for priority of system handler 10")
declareField(peripheralName = SCB, registerName = SHPR2, fieldName = PRI_9, bitOffset = 8, bitWidth = 8, readAccess = true, writeAccess = true, fieldDesc = "Reserved for priority of system handler 9")
declareField(peripheralName = SCB, registerName = SHPR2, fieldName = PRI_8, bitOffset = 0, bitWidth = 8, readAccess = true, writeAccess = true, fieldDesc = "Reserved for priority of system handler 8")
declareRegister(peripheralName = SCB, registerName = SHPR3, addressOffset = 0x20'u32, readAccess = true, writeAccess = true, registerDesc = "Sets or returns priority for system handlers 12-15")
declareField(peripheralName = SCB, registerName = SHPR3, fieldName = PRI_15, bitOffset = 24, bitWidth = 8, readAccess = true, writeAccess = true, fieldDesc = "Priority of system handler 15, SysTick")
declareField(peripheralName = SCB, registerName = SHPR3, fieldName = PRI_14, bitOffset = 16, bitWidth = 8, readAccess = true, writeAccess = true, fieldDesc = "Priority of system handler 14, PendSV")
declareField(peripheralName = SCB, registerName = SHPR3, fieldName = PRI_13, bitOffset = 8, bitWidth = 8, readAccess = true, writeAccess = true, fieldDesc = "Reserved for priority of system handler 13")
declareField(peripheralName = SCB, registerName = SHPR3, fieldName = PRI_12, bitOffset = 0, bitWidth = 8, readAccess = true, writeAccess = true, fieldDesc = "Priority of system handler 12, DebugMonitor")
declareRegister(peripheralName = SCB, registerName = SHCSR, addressOffset = 0x24'u32, readAccess = true, writeAccess = true, registerDesc = "Controls and provides the active and pending status of system exceptions")
declareField(peripheralName = SCB, registerName = SHCSR, fieldName = USGFAULTENA, bitOffset = 18, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "UsageFault exception enable")
declareField(peripheralName = SCB, registerName = SHCSR, fieldName = BUSFAULTENA, bitOffset = 17, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "BusFault exception enable")
declareField(peripheralName = SCB, registerName = SHCSR, fieldName = MEMFAULTENA, bitOffset = 16, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "MemManage exception enable")
declareField(peripheralName = SCB, registerName = SHCSR, fieldName = SVCALLPENDED, bitOffset = 15, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "SVCall exception pended state")
declareField(peripheralName = SCB, registerName = SHCSR, fieldName = BUSFAULTPENDED, bitOffset = 14, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "BusFault exception pended state")
declareField(peripheralName = SCB, registerName = SHCSR, fieldName = MEMFAULTPENDED, bitOffset = 13, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "MemManage exception pended state")
declareField(peripheralName = SCB, registerName = SHCSR, fieldName = USGFAULTPENDED, bitOffset = 12, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "UsageFault exception pended state")
declareField(peripheralName = SCB, registerName = SHCSR, fieldName = SYSTICKACT, bitOffset = 11, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "SysTick exception active state")
declareField(peripheralName = SCB, registerName = SHCSR, fieldName = PENDSVACT, bitOffset = 10, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "PendSV exception active state")
declareField(peripheralName = SCB, registerName = SHCSR, fieldName = MONITORACT, bitOffset = 8, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "DebugMonitor exception active state")
declareField(peripheralName = SCB, registerName = SHCSR, fieldName = SVCALLACT, bitOffset = 7, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "SVCall exception active state")
declareField(peripheralName = SCB, registerName = SHCSR, fieldName = USGFAULTACT, bitOffset = 3, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "UsageFault exception active state")
declareField(peripheralName = SCB, registerName = SHCSR, fieldName = BUSFAULTACT, bitOffset = 1, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "BusFault exception active state")
declareField(peripheralName = SCB, registerName = SHCSR, fieldName = MEMFAULTACT, bitOffset = 0, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "MemManage exception active state")
declareRegister(peripheralName = SCB, registerName = CFSR, addressOffset = 0x28'u32, readAccess = true, writeAccess = true, registerDesc = "Contains the three Configurable Fault Status Registers")
declareField(peripheralName = SCB, registerName = CFSR, fieldName = UsageFault, bitOffset = 16, bitWidth = 16, readAccess = true, writeAccess = true, fieldDesc = "Provides information on UsageFault exceptions")
declareField(peripheralName = SCB, registerName = CFSR, fieldName = BusFault, bitOffset = 8, bitWidth = 8, readAccess = true, writeAccess = true, fieldDesc = "Provides information on BusFault exceptions")
declareField(peripheralName = SCB, registerName = CFSR, fieldName = MemManage, bitOffset = 0, bitWidth = 8, readAccess = true, writeAccess = true, fieldDesc = "Provides information on MemManage exceptions")
declareRegister(peripheralName = SCB, registerName = UFSR, addressOffset = 0x28'u32, readAccess = true, writeAccess = true, registerDesc = "Provides information on UsageFault exceptions")
declareField(peripheralName = SCB, registerName = UFSR, fieldName = DIVBYZERO, bitOffset = 25, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Divide by zero flag. Indicates whether an integer division by zero error has occurred")
declareField(peripheralName = SCB, registerName = UFSR, fieldName = UNALIGNED, bitOffset = 24, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Unaligned access flag. Indicates whether an unaligned access error has occurred")
declareField(peripheralName = SCB, registerName = UFSR, fieldName = NOCP, bitOffset = 19, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "No coprocessor flag. Indicates whether a coprocessor disabled or not present error has occurred")
declareField(peripheralName = SCB, registerName = UFSR, fieldName = INVPC, bitOffset = 18, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Invalid PC flag. Indicates whether an integrity check error has occurred")
declareField(peripheralName = SCB, registerName = UFSR, fieldName = INVSTATE, bitOffset = 17, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Invalid state flag. Indicates whether an EPSR.T or EPSR.IT validity error has occurred")
declareField(peripheralName = SCB, registerName = UFSR, fieldName = UNDEFINSTR, bitOffset = 16, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Undefined instruction flag. Indicates whether an undefined instruction error has occurred")
declareRegister(peripheralName = SCB, registerName = BFSR, addressOffset = 0x28'u32, readAccess = true, writeAccess = true, registerDesc = "Provides information on BusFault exceptions")
declareField(peripheralName = SCB, registerName = BFSR, fieldName = BFARVALID, bitOffset = 15, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "BFAR valid. Indicates validity of the contents of the BFAR register")
declareField(peripheralName = SCB, registerName = BFSR, fieldName = LSPERR, bitOffset = 13, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Lazy state preservation error. Records whether a BusFault occurred during FP lazy state preservation")
declareField(peripheralName = SCB, registerName = BFSR, fieldName = STKERR, bitOffset = 12, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Stack error. Records whether a derived BusFault occurred during exception entry stacking")
declareField(peripheralName = SCB, registerName = BFSR, fieldName = UNSTKERR, bitOffset = 11, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Unstack error. Records whether a derived BusFault occurred during exception return unstacking")
declareField(peripheralName = SCB, registerName = BFSR, fieldName = IMPRECISERR, bitOffset = 10, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Imprecise error. Records whether an imprecise data access error has occurred")
declareField(peripheralName = SCB, registerName = BFSR, fieldName = PRECISERR, bitOffset = 9, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Precise error. Records whether a precise data access error has occurred")
declareField(peripheralName = SCB, registerName = BFSR, fieldName = IBUSERR, bitOffset = 8, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Instruction bus error. Records whether a BusFault on an instruction prefetch has occurred")
declareRegister(peripheralName = SCB, registerName = MMFSR, addressOffset = 0x28'u32, readAccess = true, writeAccess = true, registerDesc = "Provides information on MemManage exceptions")
declareField(peripheralName = SCB, registerName = MMFSR, fieldName = MMARVALID, bitOffset = 7, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "MMFAR valid flag. Indicates validity of the MMFAR register")
declareField(peripheralName = SCB, registerName = MMFSR, fieldName = MLSPERR, bitOffset = 5, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "MemManage lazy state preservation error flag. Records whether a MemManage fault occurred during FP lazy state preservation")
declareField(peripheralName = SCB, registerName = MMFSR, fieldName = MSTKERR, bitOffset = 4, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "MemManage stacking error flag. Records whether a derived MemManage fault occurred during exception entry stacking")
declareField(peripheralName = SCB, registerName = MMFSR, fieldName = MUNSTKERR, bitOffset = 3, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "MemManage unstacking error flag. Records whether a derived MemManage fault occurred during exception return unstacking")
declareField(peripheralName = SCB, registerName = MMFSR, fieldName = DACCVIOL, bitOffset = 1, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Data access violation flag. Records whether a data access violation has occurred")
declareField(peripheralName = SCB, registerName = MMFSR, fieldName = IACCVIOL, bitOffset = 0, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Instruction access violation. Records whether an instruction related memory access violation has occurred")
declareRegister(peripheralName = SCB, registerName = HFSR, addressOffset = 0x2C'u32, readAccess = true, writeAccess = true, registerDesc = "Shows the cause of any HardFault")
declareField(peripheralName = SCB, registerName = HFSR, fieldName = DEBUGEVT, bitOffset = 31, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Indicates that a debug event has occurred")
declareField(peripheralName = SCB, registerName = HFSR, fieldName = FORCED, bitOffset = 30, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Indicates that a fault with configurable priority has been escalated to a HardFault exception, because it could not be made active, because of priority or because it was disabled")
declareField(peripheralName = SCB, registerName = HFSR, fieldName = VECTTBL, bitOffset = 1, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Indicates when a fault has occurred because of a vector table read error on exception processing")
declareRegister(peripheralName = SCB, registerName = DFSR, addressOffset = 0x30'u32, readAccess = true, writeAccess = true, registerDesc = "Shows which debug event occurred")
declareField(peripheralName = SCB, registerName = DFSR, fieldName = EXTERNAL, bitOffset = 4, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "External event. Indicates whether an external debug request has occurred")
declareField(peripheralName = SCB, registerName = DFSR, fieldName = VCATCH, bitOffset = 3, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Vector Catch event. Indicates whether a Vector catch debug event has occurred")
declareField(peripheralName = SCB, registerName = DFSR, fieldName = DWTTRAP, bitOffset = 2, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Watchpoint event. Indicates whether a Watchpoint debug event has occurred")
declareField(peripheralName = SCB, registerName = DFSR, fieldName = BKPT, bitOffset = 1, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Breakpoint event. Indicates whether a breakpoint debug event has occurred")
declareField(peripheralName = SCB, registerName = DFSR, fieldName = HALTED, bitOffset = 0, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Halt or step event. Indicates that a Halt request debug event or Step debug event has occurred")
declareRegister(peripheralName = SCB, registerName = MMFAR, addressOffset = 0x34'u32, readAccess = true, writeAccess = true, registerDesc = "Shows the address of the memory location that caused an MPU fault")
declareRegister(peripheralName = SCB, registerName = BFAR, addressOffset = 0x38'u32, readAccess = true, writeAccess = true, registerDesc = "Shows the address associated with a precise data access BusFault")
declareRegister(peripheralName = SCB, registerName = AFSR, addressOffset = 0x3C'u32, readAccess = true, writeAccess = true, registerDesc = "Provides implementation-specific fault status information and control")
declareRegister(peripheralName = SCB, registerName = ID_PFR0, addressOffset = 0x40'u32, readAccess = true, writeAccess = false, registerDesc = "Gives top-level information about the instruction sets supported by the processor")
declareField(peripheralName = SCB, registerName = ID_PFR0, fieldName = State3, bitOffset = 12, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "ARMv7-M reserved")
declareField(peripheralName = SCB, registerName = ID_PFR0, fieldName = State2, bitOffset = 8, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "ARMv7-M reserved")
declareField(peripheralName = SCB, registerName = ID_PFR0, fieldName = State1, bitOffset = 4, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Thumb instruction set support")
declareField(peripheralName = SCB, registerName = ID_PFR0, fieldName = State0, bitOffset = 0, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "ARM instruction set support")
declareRegister(peripheralName = SCB, registerName = ID_PFR1, addressOffset = 0x44'u32, readAccess = true, writeAccess = false, registerDesc = "Gives top-level information about the instruction sets supported by the processor")
declareField(peripheralName = SCB, registerName = ID_PFR1, fieldName = M_profile_programmers_model, bitOffset = 8, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "")
declareRegister(peripheralName = SCB, registerName = ID_DFR0, addressOffset = 0x48'u32, readAccess = true, writeAccess = false, registerDesc = "Gives top-level information about the debug system used in the processor")
declareField(peripheralName = SCB, registerName = ID_DFR0, fieldName = Debug_model,_M_profile, bitOffset = 20, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Support for memory-mapped debug model for M profile processors")
declareRegister(peripheralName = SCB, registerName = ID_AFR0, addressOffset = 0x4C'u32, readAccess = true, writeAccess = false, registerDesc = "Gives information about the IMPLEMENTATION DEFINED features of a processor implementation")
declareRegister(peripheralName = SCB, registerName = ID_MMFR0, addressOffset = 0x50'u32, readAccess = true, writeAccess = false, registerDesc = "Gives information about the implemented memory model and memory management support")
declareField(peripheralName = SCB, registerName = ID_MMFR0, fieldName = Auxiliary_registers, bitOffset = 20, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the support for Auxiliary registers")
declareField(peripheralName = SCB, registerName = ID_MMFR0, fieldName = TCM_support, bitOffset = 16, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the support for Tightly Coupled Memory (TCM)")
declareField(peripheralName = SCB, registerName = ID_MMFR0, fieldName = Shareability_levels, bitOffset = 12, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the number of shareability levels implemented")
declareField(peripheralName = SCB, registerName = ID_MMFR0, fieldName = Outermost_shareability, bitOffset = 8, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the outermost shareability domain implemented")
declareField(peripheralName = SCB, registerName = ID_MMFR0, fieldName = PMSA_support, bitOffset = 4, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates support for a PMSA")
declareRegister(peripheralName = SCB, registerName = ID_MMFR1, addressOffset = 0x54'u32, readAccess = true, writeAccess = false, registerDesc = "Gives information about the implemented memory model and memory management support")
declareRegister(peripheralName = SCB, registerName = ID_MMFR2, addressOffset = 0x58'u32, readAccess = true, writeAccess = false, registerDesc = "Gives information about the implemented memory model and memory management support")
declareField(peripheralName = SCB, registerName = ID_MMFR2, fieldName = WFI_stall, bitOffset = 24, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the support for Wait For Interrupt (WFI) stalling")
declareRegister(peripheralName = SCB, registerName = ID_MMFR3, addressOffset = 0x5C'u32, readAccess = true, writeAccess = false, registerDesc = "Gives information about the implemented memory model and memory management support")
declareRegister(peripheralName = SCB, registerName = ID_ISAR0, addressOffset = 0x60'u32, readAccess = true, writeAccess = false, registerDesc = "Gives information about the instruction sets implemented by the processor")
declareField(peripheralName = SCB, registerName = ID_ISAR0, fieldName = Divide_instrs, bitOffset = 24, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the supported Divide instructions")
declareField(peripheralName = SCB, registerName = ID_ISAR0, fieldName = Debug_instrs, bitOffset = 20, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the supported Debug instructions")
declareField(peripheralName = SCB, registerName = ID_ISAR0, fieldName = Coproc_instrs, bitOffset = 16, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the supported Coprocessor instructions")
declareField(peripheralName = SCB, registerName = ID_ISAR0, fieldName = CmpBranch_instrs, bitOffset = 12, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the supported combined Compare and Branch instructions")
declareField(peripheralName = SCB, registerName = ID_ISAR0, fieldName = Bitfield_instrs, bitOffset = 8, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the supported BitField instructions")
declareField(peripheralName = SCB, registerName = ID_ISAR0, fieldName = BitCount_instrs, bitOffset = 4, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the supported Bit Counting instructions")
declareRegister(peripheralName = SCB, registerName = ID_ISAR1, addressOffset = 0x64'u32, readAccess = true, writeAccess = false, registerDesc = "Gives information about the instruction sets implemented by the processor")
declareField(peripheralName = SCB, registerName = ID_ISAR1, fieldName = Interwork_instrs, bitOffset = 24, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the supported Interworking instructions")
declareField(peripheralName = SCB, registerName = ID_ISAR1, fieldName = Immediate_instrs, bitOffset = 20, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the support for data-processing instructions with long immediates")
declareField(peripheralName = SCB, registerName = ID_ISAR1, fieldName = IfThen_instrs, bitOffset = 16, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the supported IfThen instructions")
declareField(peripheralName = SCB, registerName = ID_ISAR1, fieldName = Extend_instrs, bitOffset = 12, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the supported Extend instructions")
declareRegister(peripheralName = SCB, registerName = ID_ISAR2, addressOffset = 0x68'u32, readAccess = true, writeAccess = false, registerDesc = "Gives information about the instruction sets implemented by the processor")
declareField(peripheralName = SCB, registerName = ID_ISAR2, fieldName = Reversal_instrs, bitOffset = 28, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the supported Reversal instructions")
declareField(peripheralName = SCB, registerName = ID_ISAR2, fieldName = MultU_instrs, bitOffset = 20, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the supported advanced unsigned Multiply instructions")
declareField(peripheralName = SCB, registerName = ID_ISAR2, fieldName = MultS_instrs, bitOffset = 16, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the supported advanced signed Multiply instructions")
declareField(peripheralName = SCB, registerName = ID_ISAR2, fieldName = Mult_instrs, bitOffset = 12, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the supported additional Multiply instructions")
declareField(peripheralName = SCB, registerName = ID_ISAR2, fieldName = MultiAccessInt_instrs, bitOffset = 8, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the support for multi-access interruptible instructions")
declareField(peripheralName = SCB, registerName = ID_ISAR2, fieldName = MemHint_instrs, bitOffset = 4, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the supported Memory Hint instructions")
declareField(peripheralName = SCB, registerName = ID_ISAR2, fieldName = LoadStore_instrs, bitOffset = 0, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the supported additional load and store instructions")
declareRegister(peripheralName = SCB, registerName = ID_ISAR3, addressOffset = 0x6C'u32, readAccess = true, writeAccess = false, registerDesc = "Gives information about the instruction sets implemented by the processor")
declareField(peripheralName = SCB, registerName = ID_ISAR3, fieldName = TrueNOP_instrs, bitOffset = 24, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the support for a true NOP instruction")
declareField(peripheralName = SCB, registerName = ID_ISAR3, fieldName = ThumbCopy_instrs, bitOffset = 20, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the supported non flag-setting MOV instructions")
declareField(peripheralName = SCB, registerName = ID_ISAR3, fieldName = TabBranch_instrs, bitOffset = 16, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the supported Table Branch instructions")
declareField(peripheralName = SCB, registerName = ID_ISAR3, fieldName = SynchPrim_instrs, bitOffset = 12, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Must be interpreted with the ID_ISAR4")
declareField(peripheralName = SCB, registerName = ID_ISAR3, fieldName = SVC_instrs, bitOffset = 8, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the supported SVC instructions")
declareField(peripheralName = SCB, registerName = ID_ISAR3, fieldName = SIMD_instrs, bitOffset = 4, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the supported SIMD instructions")
declareField(peripheralName = SCB, registerName = ID_ISAR3, fieldName = Saturate_instrs, bitOffset = 0, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the supported Saturate instructions")
declareRegister(peripheralName = SCB, registerName = ID_ISAR4, addressOffset = 0x70'u32, readAccess = true, writeAccess = false, registerDesc = "Gives information about the instruction sets implemented by the processor")
declareField(peripheralName = SCB, registerName = ID_ISAR4, fieldName = PSR_M_instrs, bitOffset = 24, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the supported M profile instructions to modify the PSRs")
declareField(peripheralName = SCB, registerName = ID_ISAR4, fieldName = SynchPrim_instrs_frac, bitOffset = 20, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Must be interpreted with the ID_ISAR3")
declareField(peripheralName = SCB, registerName = ID_ISAR4, fieldName = Barrier_instrs, bitOffset = 16, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the supported Barrier instructions")
declareField(peripheralName = SCB, registerName = ID_ISAR4, fieldName = Writeback_instrs, bitOffset = 8, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the support for Writeback addressing modes")
declareField(peripheralName = SCB, registerName = ID_ISAR4, fieldName = WithShifts_instrs, bitOffset = 4, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the support for instructions with shifts")
declareField(peripheralName = SCB, registerName = ID_ISAR4, fieldName = Unpriv_instrs, bitOffset = 0, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Indicates the supported unprivileged instructions")
declareRegister(peripheralName = SCB, registerName = CLIDR, addressOffset = 0x78'u32, readAccess = true, writeAccess = false, registerDesc = "The CLIDR identifies: ? The type of cache, or caches, implemented at each level, up to a maximum of seven levels")
declareField(peripheralName = SCB, registerName = CLIDR, fieldName = LoUU, bitOffset = 27, bitWidth = 3, readAccess = true, writeAccess = false, fieldDesc = "Level of Unification Uniprocessor for the cache hierarchy")
declareField(peripheralName = SCB, registerName = CLIDR, fieldName = LoC, bitOffset = 24, bitWidth = 3, readAccess = true, writeAccess = false, fieldDesc = "Level of Coherency for the cache hierarchy")
declareField(peripheralName = SCB, registerName = CLIDR, fieldName = LoUIS, bitOffset = 21, bitWidth = 3, readAccess = true, writeAccess = false, fieldDesc = "Level of Unification Inner Shareable for the cache hierarchy")
declareField(peripheralName = SCB, registerName = CLIDR, fieldName = CType_0, bitOffset = 0, bitWidth = 2, readAccess = true, writeAccess = false, fieldDesc = "Indicates the type of cache implemented at each level")
declareField(peripheralName = SCB, registerName = CLIDR, fieldName = CType_1, bitOffset = 2, bitWidth = 2, readAccess = true, writeAccess = false, fieldDesc = "Indicates the type of cache implemented at each level")
declareField(peripheralName = SCB, registerName = CLIDR, fieldName = CType_2, bitOffset = 4, bitWidth = 2, readAccess = true, writeAccess = false, fieldDesc = "Indicates the type of cache implemented at each level")
declareField(peripheralName = SCB, registerName = CLIDR, fieldName = CType_3, bitOffset = 6, bitWidth = 2, readAccess = true, writeAccess = false, fieldDesc = "Indicates the type of cache implemented at each level")
declareField(peripheralName = SCB, registerName = CLIDR, fieldName = CType_4, bitOffset = 8, bitWidth = 2, readAccess = true, writeAccess = false, fieldDesc = "Indicates the type of cache implemented at each level")
declareField(peripheralName = SCB, registerName = CLIDR, fieldName = CType_5, bitOffset = 10, bitWidth = 2, readAccess = true, writeAccess = false, fieldDesc = "Indicates the type of cache implemented at each level")
declareField(peripheralName = SCB, registerName = CLIDR, fieldName = CType_6, bitOffset = 12, bitWidth = 2, readAccess = true, writeAccess = false, fieldDesc = "Indicates the type of cache implemented at each level")
declareRegister(peripheralName = SCB, registerName = CTR, addressOffset = 0x7C'u32, readAccess = true, writeAccess = false, registerDesc = "The CTR provides information about the architecture of the caches")
declareField(peripheralName = SCB, registerName = CTR, fieldName = Format, bitOffset = 29, bitWidth = 3, readAccess = true, writeAccess = false, fieldDesc = "Indicates the implemented CTR format")
declareField(peripheralName = SCB, registerName = CTR, fieldName = CWG, bitOffset = 24, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Cache Write-back Granule")
declareField(peripheralName = SCB, registerName = CTR, fieldName = ERG, bitOffset = 20, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Exclusives Reservation Granule")
declareField(peripheralName = SCB, registerName = CTR, fieldName = DminLine, bitOffset = 16, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Log2 of the number of words in the smallest cache line of all the data caches and unified caches that are controlled by the processor")
declareField(peripheralName = SCB, registerName = CTR, fieldName = IminLine, bitOffset = 0, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Log2 of the number of words in the smallest cache line of all the instruction caches that are controlled by the processor")
declareRegister(peripheralName = SCB, registerName = CCSIDR, addressOffset = 0x80'u32, readAccess = true, writeAccess = false, registerDesc = "The CCSIDR provides information about the architecture of the caches")
declareField(peripheralName = SCB, registerName = CCSIDR, fieldName = WT, bitOffset = 31, bitWidth = 1, readAccess = true, writeAccess = false, fieldDesc = "Indicates whether the cache level supports write-through")
declareField(peripheralName = SCB, registerName = CCSIDR, fieldName = WB, bitOffset = 30, bitWidth = 1, readAccess = true, writeAccess = false, fieldDesc = "Indicates whether the cache level supports write-back")
declareField(peripheralName = SCB, registerName = CCSIDR, fieldName = RA, bitOffset = 29, bitWidth = 1, readAccess = true, writeAccess = false, fieldDesc = "Indicates whether the cache level supports read-allocation")
declareField(peripheralName = SCB, registerName = CCSIDR, fieldName = WA, bitOffset = 28, bitWidth = 1, readAccess = true, writeAccess = false, fieldDesc = "Indicates whether the cache level supports write-allocation")
declareField(peripheralName = SCB, registerName = CCSIDR, fieldName = NumSets, bitOffset = 13, bitWidth = 15, readAccess = true, writeAccess = false, fieldDesc = "(Number of sets in cache)-1, therefore a value of 0 indicates 1 set in the cache")
declareField(peripheralName = SCB, registerName = CCSIDR, fieldName = Associativity, bitOffset = 3, bitWidth = 10, readAccess = true, writeAccess = false, fieldDesc = "(Associativity of cache)-1, therefore a value of 0 indicates an associativity of 1")
declareField(peripheralName = SCB, registerName = CCSIDR, fieldName = LineSize, bitOffset = 0, bitWidth = 3, readAccess = true, writeAccess = false, fieldDesc = "(Log2(Number of words in cache line))-2")
declareRegister(peripheralName = SCB, registerName = CSSELR, addressOffset = 0x84'u32, readAccess = true, writeAccess = false, registerDesc = "The CSSELR selects the current CCSIDR by specifying the required cache level")
declareField(peripheralName = SCB, registerName = CSSELR, fieldName = Level, bitOffset = 1, bitWidth = 3, readAccess = true, writeAccess = false, fieldDesc = "Cache level of required cache")
declareField(peripheralName = SCB, registerName = CSSELR, fieldName = InD, bitOffset = 0, bitWidth = 1, readAccess = true, writeAccess = false, fieldDesc = "Instruction not data bit")
declareRegister(peripheralName = SCB, registerName = CPACR, addressOffset = 0x88'u32, readAccess = true, writeAccess = true, registerDesc = "Specifies the access privileges for coprocessors")
declareField(peripheralName = SCB, registerName = CPACR, fieldName = CP_0, bitOffset = 0, bitWidth = 2, readAccess = true, writeAccess = true, fieldDesc = "for n values 0-7, 10 and 11 Access privileges for coprocessor n")
declareField(peripheralName = SCB, registerName = CPACR, fieldName = CP_1, bitOffset = 2, bitWidth = 2, readAccess = true, writeAccess = true, fieldDesc = "for n values 0-7, 10 and 11 Access privileges for coprocessor n")
declareField(peripheralName = SCB, registerName = CPACR, fieldName = CP_2, bitOffset = 4, bitWidth = 2, readAccess = true, writeAccess = true, fieldDesc = "for n values 0-7, 10 and 11 Access privileges for coprocessor n")
declareField(peripheralName = SCB, registerName = CPACR, fieldName = CP_3, bitOffset = 6, bitWidth = 2, readAccess = true, writeAccess = true, fieldDesc = "for n values 0-7, 10 and 11 Access privileges for coprocessor n")
declareField(peripheralName = SCB, registerName = CPACR, fieldName = CP_4, bitOffset = 8, bitWidth = 2, readAccess = true, writeAccess = true, fieldDesc = "for n values 0-7, 10 and 11 Access privileges for coprocessor n")
declareField(peripheralName = SCB, registerName = CPACR, fieldName = CP_5, bitOffset = 10, bitWidth = 2, readAccess = true, writeAccess = true, fieldDesc = "for n values 0-7, 10 and 11 Access privileges for coprocessor n")
declareField(peripheralName = SCB, registerName = CPACR, fieldName = CP_6, bitOffset = 12, bitWidth = 2, readAccess = true, writeAccess = true, fieldDesc = "for n values 0-7, 10 and 11 Access privileges for coprocessor n")
declareField(peripheralName = SCB, registerName = CPACR, fieldName = CP_7, bitOffset = 14, bitWidth = 2, readAccess = true, writeAccess = true, fieldDesc = "for n values 0-7, 10 and 11 Access privileges for coprocessor n")
declareField(peripheralName = SCB, registerName = CPACR, fieldName = CP_8, bitOffset = 16, bitWidth = 2, readAccess = true, writeAccess = true, fieldDesc = "for n values 0-7, 10 and 11 Access privileges for coprocessor n")
declareField(peripheralName = SCB, registerName = CPACR, fieldName = CP_9, bitOffset = 18, bitWidth = 2, readAccess = true, writeAccess = true, fieldDesc = "for n values 0-7, 10 and 11 Access privileges for coprocessor n")
declareField(peripheralName = SCB, registerName = CPACR, fieldName = CP_10, bitOffset = 20, bitWidth = 2, readAccess = true, writeAccess = true, fieldDesc = "for n values 0-7, 10 and 11 Access privileges for coprocessor n")
declareField(peripheralName = SCB, registerName = CPACR, fieldName = CP_11, bitOffset = 22, bitWidth = 2, readAccess = true, writeAccess = true, fieldDesc = "for n values 0-7, 10 and 11 Access privileges for coprocessor n")
declareField(peripheralName = SCB, registerName = CPACR, fieldName = CP_12, bitOffset = 24, bitWidth = 2, readAccess = true, writeAccess = true, fieldDesc = "for n values 0-7, 10 and 11 Access privileges for coprocessor n")
declareField(peripheralName = SCB, registerName = CPACR, fieldName = CP_13, bitOffset = 26, bitWidth = 2, readAccess = true, writeAccess = true, fieldDesc = "for n values 0-7, 10 and 11 Access privileges for coprocessor n")
declareField(peripheralName = SCB, registerName = CPACR, fieldName = CP_14, bitOffset = 28, bitWidth = 2, readAccess = true, writeAccess = true, fieldDesc = "for n values 0-7, 10 and 11 Access privileges for coprocessor n")
declareField(peripheralName = SCB, registerName = CPACR, fieldName = CP_15, bitOffset = 30, bitWidth = 2, readAccess = true, writeAccess = true, fieldDesc = "for n values 0-7, 10 and 11 Access privileges for coprocessor n")
