Output: Mixed Sim
Type  : AdvSimNetlist
From  : Project [simulateTest.PrjPCB]
   Generated File[simulateTest.nsx]


Files Generated   : 1
Documents Printed : 0

Finished Output Generation At 17:44:47 On 2021-11-02
