verilog work "shift_reg.v"
verilog work "shift_reg72b.v"
