# CHAPTER 3

[Table of Contents](https://github.com/JeffDeCola/my-masters-thesis#table-of-contents)

## SYSTEM MODELS, DESCRIPTION TOOLS AND SIMULATION

## 3.1 Five Levels of Abstraction

## 3.2 Domains and Classes of Abstractions

### 3.2.1 Domains of the Abstraction Levels

### 3.2.2 Classes of the Abstraction Levels

## 3.3 Schematic Capture and Simulation

## 3.4 Hardware Description Languages and Simulation

### 3.4.1 High-Level HDL Applications and Benefits

### 3.4.2 Limitations - Industry View of an HDL

### 3.4.3 The Language Tree

### 3.4.4 Classification of Common Languages

## 3.5 Multi-Level Description Environment and Multi-Level Simulation

## 3.6 VHDL

### 3.6.1 Benefits and Limitations of VHDL

### 3.6.2 Four Types of VHDL Models

### 3.6.3 VHDL Library Design Units
