<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Program D\kyber\Gowin_PicoRV32\gowin_picorv32_V3_nkyber\gowin_picorv32\impl\gwsynthesis\gowin_picorv32.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Program D\kyber\Gowin_PicoRV32\gowin_picorv32_V3_nkyber\gowin_picorv32\src\picorv32.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.07 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 21 13:50:45 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>13532</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>10738</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>78</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>2458</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_in</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>gowin_ibuf_clk_in/I </td>
</tr>
<tr>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/n137_s2/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;">13.990(MHz)</td>
<td>75</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of ahbreg_demo_inst/Y_RSA/n137_7!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_in</td>
<td>Setup</td>
<td>-9717.645</td>
<td>2446</td>
</tr>
<tr>
<td>clk_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-65.622</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
<td>ahbreg_demo_inst/Y_RSA/a_2_s0/D</td>
<td>clk_in:[R]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
<td>5.000</td>
<td>-0.391</td>
<td>70.943</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-65.556</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
<td>ahbreg_demo_inst/Y_RSA/a_4_s0/D</td>
<td>clk_in:[R]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
<td>5.000</td>
<td>-0.391</td>
<td>70.877</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-65.543</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
<td>ahbreg_demo_inst/Y_RSA/a_6_s0/D</td>
<td>clk_in:[R]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
<td>5.000</td>
<td>-0.391</td>
<td>70.864</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-65.406</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
<td>ahbreg_demo_inst/Y_RSA/a_7_s0/D</td>
<td>clk_in:[R]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
<td>5.000</td>
<td>-0.391</td>
<td>70.727</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-65.400</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
<td>ahbreg_demo_inst/Y_RSA/a_9_s0/D</td>
<td>clk_in:[R]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
<td>5.000</td>
<td>-0.391</td>
<td>70.721</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-65.326</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
<td>ahbreg_demo_inst/Y_RSA/a_0_s0/D</td>
<td>clk_in:[R]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
<td>5.000</td>
<td>-0.391</td>
<td>70.647</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-65.304</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
<td>ahbreg_demo_inst/Y_RSA/a_5_s0/D</td>
<td>clk_in:[R]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
<td>5.000</td>
<td>-0.391</td>
<td>70.625</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-65.246</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
<td>ahbreg_demo_inst/Y_RSA/a_1_s0/D</td>
<td>clk_in:[R]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
<td>5.000</td>
<td>-0.391</td>
<td>70.567</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-65.107</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
<td>ahbreg_demo_inst/Y_RSA/a_11_s0/D</td>
<td>clk_in:[R]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
<td>5.000</td>
<td>-0.391</td>
<td>70.428</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-65.022</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
<td>ahbreg_demo_inst/Y_RSA/a_10_s0/D</td>
<td>clk_in:[R]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
<td>5.000</td>
<td>-0.391</td>
<td>70.343</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-64.804</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
<td>ahbreg_demo_inst/Y_RSA/a_3_s0/D</td>
<td>clk_in:[R]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
<td>5.000</td>
<td>-0.391</td>
<td>70.125</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-64.553</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
<td>ahbreg_demo_inst/Y_RSA/a_8_s0/D</td>
<td>clk_in:[R]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
<td>5.000</td>
<td>-0.391</td>
<td>69.874</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-61.480</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[7]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>71.445</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-61.376</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[4]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>71.342</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-61.252</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[10]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>71.217</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-61.184</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[11]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>71.149</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-61.171</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[5]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>71.137</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-61.171</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[3]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>71.137</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-61.164</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[9]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>71.130</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-61.145</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[1]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>71.111</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-61.134</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[6]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>71.099</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-61.033</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[2]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>70.999</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-60.714</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[0]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>70.679</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-60.399</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[8]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>70.364</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-16.606</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_30_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_29_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>26.571</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.074</td>
<td>ahbreg_demo_inst/reg_rsa_14_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[14]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>2</td>
<td>0.202</td>
<td>ahbreg_demo_inst/reg_rsa_5_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[5]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>3</td>
<td>0.213</td>
<td>ahbreg_demo_inst/reg_rsa_30_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[30]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>4</td>
<td>0.213</td>
<td>ahbreg_demo_inst/reg_rsa_29_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[29]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>5</td>
<td>0.213</td>
<td>ahbreg_demo_inst/reg_rsa_28_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[28]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>6</td>
<td>0.213</td>
<td>ahbreg_demo_inst/reg_rsa_17_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[17]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>7</td>
<td>0.213</td>
<td>ahbreg_demo_inst/reg_rsa_7_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[7]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>8</td>
<td>0.213</td>
<td>ahbreg_demo_inst/reg_rsa_6_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[6]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>9</td>
<td>0.218</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_wdata_22_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_2_mem_2_0_3_s/DI[0]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>10</td>
<td>0.225</td>
<td>ahbreg_demo_inst/reg_rsa_3_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[3]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>11</td>
<td>0.225</td>
<td>ahbreg_demo_inst/reg_rsa_2_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[2]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>12</td>
<td>0.225</td>
<td>ahbreg_demo_inst/reg_rsa_1_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[1]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>13</td>
<td>0.225</td>
<td>ahbreg_demo_inst/reg_rsa_0_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[0]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>14</td>
<td>0.230</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_wdata_23_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_2_mem_2_0_3_s/DI[1]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.479</td>
</tr>
<tr>
<td>15</td>
<td>0.233</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_8_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/itcm/memory_2_memory_2_0_0_s/ADB[7]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.351</td>
</tr>
<tr>
<td>16</td>
<td>0.317</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/clk_en_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cmd_stop_s0/CE</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.328</td>
</tr>
<tr>
<td>17</td>
<td>0.328</td>
<td>Gowin_PicoRV32_Top_inst/core/last_mem_valid_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_la_firstword_reg_s0/CE</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.339</td>
</tr>
<tr>
<td>18</td>
<td>0.328</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/r_first_0_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/fifo[0]_fifo[0]_0_1_s0/WAD[0]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.340</td>
</tr>
<tr>
<td>19</td>
<td>0.335</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/r_first_2_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/fifo[0]_fifo[0]_0_1_s/WAD[2]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.347</td>
</tr>
<tr>
<td>20</td>
<td>0.335</td>
<td>ahbreg_demo_inst/reg_rsa_15_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[15]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>21</td>
<td>0.337</td>
<td>ahbreg_demo_inst/reg_rsa_9_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[9]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.586</td>
</tr>
<tr>
<td>22</td>
<td>0.337</td>
<td>ahbreg_demo_inst/reg_rsa_4_s0/Q</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[4]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.586</td>
</tr>
<tr>
<td>23</td>
<td>0.341</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_4_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_1_mem_1_0_1_s/ADB[3]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.459</td>
</tr>
<tr>
<td>24</td>
<td>0.342</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_wdata_18_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_2_mem_2_0_1_s/DI[0]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.591</td>
</tr>
<tr>
<td>25</td>
<td>0.345</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_wdata_19_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_2_mem_2_0_1_s/DI[1]</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.594</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.573</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_1_s3/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>4.369</td>
</tr>
<tr>
<td>2</td>
<td>0.573</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_2_s3/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>4.369</td>
</tr>
<tr>
<td>3</td>
<td>0.573</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_7_s3/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>4.369</td>
</tr>
<tr>
<td>4</td>
<td>0.573</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/busy_s4/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>4.369</td>
</tr>
<tr>
<td>5</td>
<td>0.573</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/slave_wait_s5/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>4.369</td>
</tr>
<tr>
<td>6</td>
<td>0.573</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/sda_oen_s1/PRESET</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>4.369</td>
</tr>
<tr>
<td>7</td>
<td>0.573</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/scl_oen_s1/PRESET</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>4.369</td>
</tr>
<tr>
<td>8</td>
<td>0.573</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_0_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>4.369</td>
</tr>
<tr>
<td>9</td>
<td>0.573</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_3_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>4.369</td>
</tr>
<tr>
<td>10</td>
<td>0.573</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_4_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>4.369</td>
</tr>
<tr>
<td>11</td>
<td>0.573</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_5_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>4.369</td>
</tr>
<tr>
<td>12</td>
<td>0.573</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_6_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>4.369</td>
</tr>
<tr>
<td>13</td>
<td>0.573</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_8_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>4.369</td>
</tr>
<tr>
<td>14</td>
<td>0.573</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_9_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>4.369</td>
</tr>
<tr>
<td>15</td>
<td>0.573</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_10_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>4.369</td>
</tr>
<tr>
<td>16</td>
<td>0.573</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_11_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>4.369</td>
</tr>
<tr>
<td>17</td>
<td>0.573</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_12_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>4.369</td>
</tr>
<tr>
<td>18</td>
<td>0.573</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_13_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>4.369</td>
</tr>
<tr>
<td>19</td>
<td>0.573</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_14_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>4.369</td>
</tr>
<tr>
<td>20</td>
<td>0.573</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_15_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>4.369</td>
</tr>
<tr>
<td>21</td>
<td>0.573</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_16_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>4.369</td>
</tr>
<tr>
<td>22</td>
<td>0.573</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_0_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>4.369</td>
</tr>
<tr>
<td>23</td>
<td>0.573</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_1_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>4.369</td>
</tr>
<tr>
<td>24</td>
<td>0.573</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_2_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>4.369</td>
</tr>
<tr>
<td>25</td>
<td>0.573</td>
<td>rstdly_15_s1/Q</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_3_s1/CLEAR</td>
<td>clk_in:[F]</td>
<td>clk_in:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>4.369</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.036</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/dm_debint_dfflr/qout_r_0_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>2</td>
<td>1.036</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/dm_haltnot_dfflr/qout_r_0_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>3</td>
<td>1.036</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_31_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>4</td>
<td>1.036</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_0_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>5</td>
<td>1.036</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_1_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>6</td>
<td>1.036</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_2_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>7</td>
<td>1.036</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_3_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>8</td>
<td>1.036</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_4_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>9</td>
<td>1.036</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_5_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>10</td>
<td>1.036</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_6_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>11</td>
<td>1.036</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_7_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>12</td>
<td>1.036</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_8_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>13</td>
<td>1.036</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_9_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>14</td>
<td>1.036</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_10_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>15</td>
<td>1.036</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_11_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>16</td>
<td>1.036</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_12_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>17</td>
<td>1.036</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_13_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>18</td>
<td>1.036</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_14_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>19</td>
<td>1.036</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_15_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>20</td>
<td>1.036</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_16_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>21</td>
<td>1.036</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_17_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>22</td>
<td>1.036</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_18_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>23</td>
<td>1.036</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_19_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>24</td>
<td>1.036</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_20_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
<tr>
<td>25</td>
<td>1.036</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_21_s0/CLEAR</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.047</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>rstdly_14_s1</td>
</tr>
<tr>
<td>2</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>rstdly_12_s1</td>
</tr>
<tr>
<td>3</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>rstdly_8_s1</td>
</tr>
<tr>
<td>4</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>rstdly_0_s1</td>
</tr>
<tr>
<td>5</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>ahbreg_demo_inst/addr_reg_13_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>ahbreg_demo_inst/reg_rsa_14_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>ahbreg_demo_inst/Y_RSA/temp_plaint_26_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_wdata_18_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>Gowin_PicoRV32_Top_inst/core/cpuregs[2]_8_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_in</td>
<td>Gowin_PicoRV32_Top_inst/core/cpuregs[18]_8_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-65.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/Y_RSA/a_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R19[5]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>DSP_R19[5]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
</tr>
<tr>
<td>2.086</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s574/I2</td>
</tr>
<tr>
<td>2.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s574/F</td>
</tr>
<tr>
<td>3.077</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s606/I2</td>
</tr>
<tr>
<td>3.448</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C47[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s606/F</td>
</tr>
<tr>
<td>3.699</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s517/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s517/F</td>
</tr>
<tr>
<td>4.609</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s533/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s533/F</td>
</tr>
<tr>
<td>5.806</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s692/I3</td>
</tr>
<tr>
<td>6.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s692/F</td>
</tr>
<tr>
<td>6.357</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I3</td>
</tr>
<tr>
<td>6.912</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>7.339</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s527/I1</td>
</tr>
<tr>
<td>7.909</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s527/F</td>
</tr>
<tr>
<td>7.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s488/I3</td>
</tr>
<tr>
<td>8.468</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R30C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s488/F</td>
</tr>
<tr>
<td>8.899</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s461/I3</td>
</tr>
<tr>
<td>9.416</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C48[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s461/F</td>
</tr>
<tr>
<td>9.826</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s484/I0</td>
</tr>
<tr>
<td>10.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s484/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s459/I2</td>
</tr>
<tr>
<td>11.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s459/F</td>
</tr>
<tr>
<td>11.485</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s453/I1</td>
</tr>
<tr>
<td>12.040</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s453/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s418/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s418/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s422/I2</td>
</tr>
<tr>
<td>14.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s422/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s434/I0</td>
</tr>
<tr>
<td>15.256</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s434/F</td>
</tr>
<tr>
<td>15.430</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s373/I0</td>
</tr>
<tr>
<td>15.985</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s373/F</td>
</tr>
<tr>
<td>16.421</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s329/I1</td>
</tr>
<tr>
<td>16.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s329/F</td>
</tr>
<tr>
<td>17.238</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s357/I2</td>
</tr>
<tr>
<td>17.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s357/F</td>
</tr>
<tr>
<td>18.306</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s355/I1</td>
</tr>
<tr>
<td>18.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s355/F</td>
</tr>
<tr>
<td>19.100</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s376/I1</td>
</tr>
<tr>
<td>19.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s376/F</td>
</tr>
<tr>
<td>19.901</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s334/I1</td>
</tr>
<tr>
<td>20.456</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s334/F</td>
</tr>
<tr>
<td>20.874</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s298/I0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s298/F</td>
</tr>
<tr>
<td>21.623</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s612/I3</td>
</tr>
<tr>
<td>22.140</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s612/F</td>
</tr>
<tr>
<td>22.550</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s304/I0</td>
</tr>
<tr>
<td>23.003</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s304/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s274/I1</td>
</tr>
<tr>
<td>24.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s274/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C50[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s260/I1</td>
</tr>
<tr>
<td>25.112</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C50[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s260/F</td>
</tr>
<tr>
<td>25.539</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s246/I1</td>
</tr>
<tr>
<td>26.094</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s246/F</td>
</tr>
<tr>
<td>26.526</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s215/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s215/F</td>
</tr>
<tr>
<td>27.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s218/I3</td>
</tr>
<tr>
<td>27.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s218/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s239/I0</td>
</tr>
<tr>
<td>28.556</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s239/F</td>
</tr>
<tr>
<td>28.983</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s197/I0</td>
</tr>
<tr>
<td>29.538</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s197/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s211/I0</td>
</tr>
<tr>
<td>30.675</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s211/F</td>
</tr>
<tr>
<td>30.676</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s178/I3</td>
</tr>
<tr>
<td>31.193</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s178/F</td>
</tr>
<tr>
<td>31.898</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s185/I0</td>
</tr>
<tr>
<td>32.453</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s185/F</td>
</tr>
<tr>
<td>33.133</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s176/I0</td>
</tr>
<tr>
<td>33.504</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s176/F</td>
</tr>
<tr>
<td>33.928</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s169/I0</td>
</tr>
<tr>
<td>34.498</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s169/F</td>
</tr>
<tr>
<td>34.675</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s165/I0</td>
</tr>
<tr>
<td>35.230</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s165/F</td>
</tr>
<tr>
<td>35.730</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s174/I2</td>
</tr>
<tr>
<td>36.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s174/F</td>
</tr>
<tr>
<td>36.584</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s176/I2</td>
</tr>
<tr>
<td>37.154</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s176/F</td>
</tr>
<tr>
<td>37.155</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s148/I1</td>
</tr>
<tr>
<td>37.672</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s148/F</td>
</tr>
<tr>
<td>38.090</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s125/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s125/F</td>
</tr>
<tr>
<td>38.873</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s598/I3</td>
</tr>
<tr>
<td>39.390</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s598/F</td>
</tr>
<tr>
<td>40.635</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s130/I1</td>
</tr>
<tr>
<td>41.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s130/F</td>
</tr>
<tr>
<td>41.809</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s138/I3</td>
</tr>
<tr>
<td>42.364</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s138/F</td>
</tr>
<tr>
<td>43.028</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s120/I1</td>
</tr>
<tr>
<td>43.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C51[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s120/F</td>
</tr>
<tr>
<td>43.678</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s120/I0</td>
</tr>
<tr>
<td>44.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s120/F</td>
</tr>
<tr>
<td>44.421</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s106/I1</td>
</tr>
<tr>
<td>44.976</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s106/F</td>
</tr>
<tr>
<td>45.693</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s86/I3</td>
</tr>
<tr>
<td>46.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R29C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s86/F</td>
</tr>
<tr>
<td>46.853</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I0</td>
</tr>
<tr>
<td>47.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>48.050</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s88/I0</td>
</tr>
<tr>
<td>48.567</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s88/F</td>
</tr>
<tr>
<td>48.996</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s74/I0</td>
</tr>
<tr>
<td>49.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s74/F</td>
</tr>
<tr>
<td>49.875</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s59/I0</td>
</tr>
<tr>
<td>50.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s59/F</td>
</tr>
<tr>
<td>50.653</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s70/I2</td>
</tr>
<tr>
<td>51.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s70/F</td>
</tr>
<tr>
<td>51.648</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s92/I0</td>
</tr>
<tr>
<td>52.218</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s92/F</td>
</tr>
<tr>
<td>52.391</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s76/I2</td>
</tr>
<tr>
<td>52.946</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s76/F</td>
</tr>
<tr>
<td>53.369</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s64/I1</td>
</tr>
<tr>
<td>53.822</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s64/F</td>
</tr>
<tr>
<td>54.346</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s47/I1</td>
</tr>
<tr>
<td>54.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s47/F</td>
</tr>
<tr>
<td>55.088</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s29/I0</td>
</tr>
<tr>
<td>55.541</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s29/F</td>
</tr>
<tr>
<td>56.074</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s18/I0</td>
</tr>
<tr>
<td>56.527</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s18/F</td>
</tr>
<tr>
<td>57.192</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s21/I1</td>
</tr>
<tr>
<td>57.645</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s21/F</td>
</tr>
<tr>
<td>58.315</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s14/I2</td>
</tr>
<tr>
<td>58.768</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s14/F</td>
</tr>
<tr>
<td>58.969</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s216/I0</td>
</tr>
<tr>
<td>59.486</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s216/F</td>
</tr>
<tr>
<td>59.989</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s25/I2</td>
</tr>
<tr>
<td>60.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s25/F</td>
</tr>
<tr>
<td>61.049</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/I3</td>
</tr>
<tr>
<td>61.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/F</td>
</tr>
<tr>
<td>61.964</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/I2</td>
</tr>
<tr>
<td>62.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/F</td>
</tr>
<tr>
<td>63.409</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s16/I0</td>
</tr>
<tr>
<td>63.862</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s16/F</td>
</tr>
<tr>
<td>64.540</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s17/I0</td>
</tr>
<tr>
<td>65.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s17/F</td>
</tr>
<tr>
<td>65.263</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s8/I1</td>
</tr>
<tr>
<td>65.818</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s8/F</td>
</tr>
<tr>
<td>66.502</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s3/I1</td>
</tr>
<tr>
<td>66.955</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s3/F</td>
</tr>
<tr>
<td>67.628</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s3/I1</td>
</tr>
<tr>
<td>68.183</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s3/F</td>
</tr>
<tr>
<td>68.601</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s10/I3</td>
</tr>
<tr>
<td>69.054</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s10/F</td>
</tr>
<tr>
<td>69.483</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n128_s2/I0</td>
</tr>
<tr>
<td>70.000</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n128_s2/F</td>
</tr>
<tr>
<td>70.448</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n133_s2/I0</td>
</tr>
<tr>
<td>70.901</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n133_s2/F</td>
</tr>
<tr>
<td>71.298</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n133_s0/I1</td>
</tr>
<tr>
<td>71.868</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n133_s0/F</td>
</tr>
<tr>
<td>71.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[0][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/a_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R14C48[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_s2/F</td>
</tr>
<tr>
<td>6.317</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/a_2_s0/G</td>
</tr>
<tr>
<td>6.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/a_2_s0</td>
</tr>
<tr>
<td>6.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/a_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 37.073, 52.258%; route: 33.647, 47.428%; tC2Q: 0.223, 0.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.317, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-65.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/Y_RSA/a_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R19[5]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>DSP_R19[5]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
</tr>
<tr>
<td>2.086</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s574/I2</td>
</tr>
<tr>
<td>2.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s574/F</td>
</tr>
<tr>
<td>3.077</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s606/I2</td>
</tr>
<tr>
<td>3.448</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C47[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s606/F</td>
</tr>
<tr>
<td>3.699</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s517/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s517/F</td>
</tr>
<tr>
<td>4.609</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s533/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s533/F</td>
</tr>
<tr>
<td>5.806</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s692/I3</td>
</tr>
<tr>
<td>6.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s692/F</td>
</tr>
<tr>
<td>6.357</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I3</td>
</tr>
<tr>
<td>6.912</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>7.339</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s527/I1</td>
</tr>
<tr>
<td>7.909</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s527/F</td>
</tr>
<tr>
<td>7.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s488/I3</td>
</tr>
<tr>
<td>8.468</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R30C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s488/F</td>
</tr>
<tr>
<td>8.899</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s461/I3</td>
</tr>
<tr>
<td>9.416</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C48[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s461/F</td>
</tr>
<tr>
<td>9.826</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s484/I0</td>
</tr>
<tr>
<td>10.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s484/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s459/I2</td>
</tr>
<tr>
<td>11.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s459/F</td>
</tr>
<tr>
<td>11.485</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s453/I1</td>
</tr>
<tr>
<td>12.040</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s453/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s418/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s418/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s422/I2</td>
</tr>
<tr>
<td>14.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s422/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s434/I0</td>
</tr>
<tr>
<td>15.256</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s434/F</td>
</tr>
<tr>
<td>15.430</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s373/I0</td>
</tr>
<tr>
<td>15.985</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s373/F</td>
</tr>
<tr>
<td>16.421</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s329/I1</td>
</tr>
<tr>
<td>16.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s329/F</td>
</tr>
<tr>
<td>17.238</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s357/I2</td>
</tr>
<tr>
<td>17.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s357/F</td>
</tr>
<tr>
<td>18.306</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s355/I1</td>
</tr>
<tr>
<td>18.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s355/F</td>
</tr>
<tr>
<td>19.100</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s376/I1</td>
</tr>
<tr>
<td>19.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s376/F</td>
</tr>
<tr>
<td>19.901</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s334/I1</td>
</tr>
<tr>
<td>20.456</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s334/F</td>
</tr>
<tr>
<td>20.874</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s298/I0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s298/F</td>
</tr>
<tr>
<td>21.623</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s612/I3</td>
</tr>
<tr>
<td>22.140</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s612/F</td>
</tr>
<tr>
<td>22.550</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s304/I0</td>
</tr>
<tr>
<td>23.003</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s304/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s274/I1</td>
</tr>
<tr>
<td>24.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s274/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C50[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s260/I1</td>
</tr>
<tr>
<td>25.112</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C50[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s260/F</td>
</tr>
<tr>
<td>25.539</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s246/I1</td>
</tr>
<tr>
<td>26.094</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s246/F</td>
</tr>
<tr>
<td>26.526</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s215/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s215/F</td>
</tr>
<tr>
<td>27.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s218/I3</td>
</tr>
<tr>
<td>27.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s218/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s239/I0</td>
</tr>
<tr>
<td>28.556</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s239/F</td>
</tr>
<tr>
<td>28.983</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s197/I0</td>
</tr>
<tr>
<td>29.538</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s197/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s211/I0</td>
</tr>
<tr>
<td>30.675</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s211/F</td>
</tr>
<tr>
<td>30.676</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s178/I3</td>
</tr>
<tr>
<td>31.193</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s178/F</td>
</tr>
<tr>
<td>31.898</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s185/I0</td>
</tr>
<tr>
<td>32.453</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s185/F</td>
</tr>
<tr>
<td>33.133</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s176/I0</td>
</tr>
<tr>
<td>33.504</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s176/F</td>
</tr>
<tr>
<td>33.928</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s169/I0</td>
</tr>
<tr>
<td>34.498</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s169/F</td>
</tr>
<tr>
<td>34.675</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s165/I0</td>
</tr>
<tr>
<td>35.230</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s165/F</td>
</tr>
<tr>
<td>35.730</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s174/I2</td>
</tr>
<tr>
<td>36.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s174/F</td>
</tr>
<tr>
<td>36.584</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s176/I2</td>
</tr>
<tr>
<td>37.154</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s176/F</td>
</tr>
<tr>
<td>37.155</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s148/I1</td>
</tr>
<tr>
<td>37.672</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s148/F</td>
</tr>
<tr>
<td>38.090</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s125/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s125/F</td>
</tr>
<tr>
<td>38.873</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s598/I3</td>
</tr>
<tr>
<td>39.390</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s598/F</td>
</tr>
<tr>
<td>40.635</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s130/I1</td>
</tr>
<tr>
<td>41.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s130/F</td>
</tr>
<tr>
<td>41.809</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s138/I3</td>
</tr>
<tr>
<td>42.364</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s138/F</td>
</tr>
<tr>
<td>43.028</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s120/I1</td>
</tr>
<tr>
<td>43.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C51[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s120/F</td>
</tr>
<tr>
<td>43.678</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s120/I0</td>
</tr>
<tr>
<td>44.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s120/F</td>
</tr>
<tr>
<td>44.421</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s106/I1</td>
</tr>
<tr>
<td>44.976</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s106/F</td>
</tr>
<tr>
<td>45.693</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s86/I3</td>
</tr>
<tr>
<td>46.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R29C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s86/F</td>
</tr>
<tr>
<td>46.853</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I0</td>
</tr>
<tr>
<td>47.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>48.050</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s88/I0</td>
</tr>
<tr>
<td>48.567</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s88/F</td>
</tr>
<tr>
<td>48.996</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s74/I0</td>
</tr>
<tr>
<td>49.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s74/F</td>
</tr>
<tr>
<td>49.875</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s59/I0</td>
</tr>
<tr>
<td>50.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s59/F</td>
</tr>
<tr>
<td>50.653</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s70/I2</td>
</tr>
<tr>
<td>51.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s70/F</td>
</tr>
<tr>
<td>51.648</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s92/I0</td>
</tr>
<tr>
<td>52.218</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s92/F</td>
</tr>
<tr>
<td>52.391</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s76/I2</td>
</tr>
<tr>
<td>52.946</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s76/F</td>
</tr>
<tr>
<td>53.369</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s64/I1</td>
</tr>
<tr>
<td>53.822</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s64/F</td>
</tr>
<tr>
<td>54.346</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s47/I1</td>
</tr>
<tr>
<td>54.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s47/F</td>
</tr>
<tr>
<td>55.088</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s29/I0</td>
</tr>
<tr>
<td>55.541</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s29/F</td>
</tr>
<tr>
<td>56.074</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s18/I0</td>
</tr>
<tr>
<td>56.527</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s18/F</td>
</tr>
<tr>
<td>57.192</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s21/I1</td>
</tr>
<tr>
<td>57.645</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s21/F</td>
</tr>
<tr>
<td>58.315</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s14/I2</td>
</tr>
<tr>
<td>58.768</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s14/F</td>
</tr>
<tr>
<td>58.969</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s216/I0</td>
</tr>
<tr>
<td>59.486</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s216/F</td>
</tr>
<tr>
<td>59.989</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s25/I2</td>
</tr>
<tr>
<td>60.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s25/F</td>
</tr>
<tr>
<td>61.049</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/I3</td>
</tr>
<tr>
<td>61.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/F</td>
</tr>
<tr>
<td>61.964</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/I2</td>
</tr>
<tr>
<td>62.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/F</td>
</tr>
<tr>
<td>63.409</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s16/I0</td>
</tr>
<tr>
<td>63.862</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s16/F</td>
</tr>
<tr>
<td>64.540</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s17/I0</td>
</tr>
<tr>
<td>65.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s17/F</td>
</tr>
<tr>
<td>65.263</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s8/I1</td>
</tr>
<tr>
<td>65.818</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s8/F</td>
</tr>
<tr>
<td>66.502</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s3/I1</td>
</tr>
<tr>
<td>66.955</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s3/F</td>
</tr>
<tr>
<td>67.628</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s3/I1</td>
</tr>
<tr>
<td>68.183</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s3/F</td>
</tr>
<tr>
<td>68.601</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s10/I3</td>
</tr>
<tr>
<td>69.054</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s10/F</td>
</tr>
<tr>
<td>69.483</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n128_s2/I0</td>
</tr>
<tr>
<td>70.000</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n128_s2/F</td>
</tr>
<tr>
<td>70.439</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s1/I1</td>
</tr>
<tr>
<td>70.810</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C49[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s1/F</td>
</tr>
<tr>
<td>71.233</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s0/I0</td>
</tr>
<tr>
<td>71.803</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s0/F</td>
</tr>
<tr>
<td>71.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/a_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R14C48[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_s2/F</td>
</tr>
<tr>
<td>6.317</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/a_4_s0/G</td>
</tr>
<tr>
<td>6.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/a_4_s0</td>
</tr>
<tr>
<td>6.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/a_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 36.991, 52.191%; route: 33.663, 47.495%; tC2Q: 0.223, 0.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.317, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-65.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/Y_RSA/a_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R19[5]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>DSP_R19[5]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
</tr>
<tr>
<td>2.086</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s574/I2</td>
</tr>
<tr>
<td>2.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s574/F</td>
</tr>
<tr>
<td>3.077</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s606/I2</td>
</tr>
<tr>
<td>3.448</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C47[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s606/F</td>
</tr>
<tr>
<td>3.699</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s517/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s517/F</td>
</tr>
<tr>
<td>4.609</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s533/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s533/F</td>
</tr>
<tr>
<td>5.806</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s692/I3</td>
</tr>
<tr>
<td>6.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s692/F</td>
</tr>
<tr>
<td>6.357</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I3</td>
</tr>
<tr>
<td>6.912</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>7.339</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s527/I1</td>
</tr>
<tr>
<td>7.909</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s527/F</td>
</tr>
<tr>
<td>7.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s488/I3</td>
</tr>
<tr>
<td>8.468</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R30C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s488/F</td>
</tr>
<tr>
<td>8.899</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s461/I3</td>
</tr>
<tr>
<td>9.416</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C48[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s461/F</td>
</tr>
<tr>
<td>9.826</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s484/I0</td>
</tr>
<tr>
<td>10.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s484/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s459/I2</td>
</tr>
<tr>
<td>11.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s459/F</td>
</tr>
<tr>
<td>11.485</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s453/I1</td>
</tr>
<tr>
<td>12.040</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s453/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s418/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s418/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s422/I2</td>
</tr>
<tr>
<td>14.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s422/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s434/I0</td>
</tr>
<tr>
<td>15.256</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s434/F</td>
</tr>
<tr>
<td>15.430</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s373/I0</td>
</tr>
<tr>
<td>15.985</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s373/F</td>
</tr>
<tr>
<td>16.421</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s329/I1</td>
</tr>
<tr>
<td>16.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s329/F</td>
</tr>
<tr>
<td>17.238</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s357/I2</td>
</tr>
<tr>
<td>17.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s357/F</td>
</tr>
<tr>
<td>18.306</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s355/I1</td>
</tr>
<tr>
<td>18.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s355/F</td>
</tr>
<tr>
<td>19.100</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s376/I1</td>
</tr>
<tr>
<td>19.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s376/F</td>
</tr>
<tr>
<td>19.901</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s334/I1</td>
</tr>
<tr>
<td>20.456</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s334/F</td>
</tr>
<tr>
<td>20.874</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s298/I0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s298/F</td>
</tr>
<tr>
<td>21.623</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s612/I3</td>
</tr>
<tr>
<td>22.140</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s612/F</td>
</tr>
<tr>
<td>22.550</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s304/I0</td>
</tr>
<tr>
<td>23.003</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s304/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s274/I1</td>
</tr>
<tr>
<td>24.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s274/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C50[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s260/I1</td>
</tr>
<tr>
<td>25.112</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C50[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s260/F</td>
</tr>
<tr>
<td>25.539</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s246/I1</td>
</tr>
<tr>
<td>26.094</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s246/F</td>
</tr>
<tr>
<td>26.526</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s215/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s215/F</td>
</tr>
<tr>
<td>27.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s218/I3</td>
</tr>
<tr>
<td>27.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s218/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s239/I0</td>
</tr>
<tr>
<td>28.556</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s239/F</td>
</tr>
<tr>
<td>28.983</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s197/I0</td>
</tr>
<tr>
<td>29.538</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s197/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s211/I0</td>
</tr>
<tr>
<td>30.675</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s211/F</td>
</tr>
<tr>
<td>30.676</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s178/I3</td>
</tr>
<tr>
<td>31.193</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s178/F</td>
</tr>
<tr>
<td>31.898</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s185/I0</td>
</tr>
<tr>
<td>32.453</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s185/F</td>
</tr>
<tr>
<td>33.133</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s176/I0</td>
</tr>
<tr>
<td>33.504</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s176/F</td>
</tr>
<tr>
<td>33.928</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s169/I0</td>
</tr>
<tr>
<td>34.498</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s169/F</td>
</tr>
<tr>
<td>34.675</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s165/I0</td>
</tr>
<tr>
<td>35.230</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s165/F</td>
</tr>
<tr>
<td>35.730</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s174/I2</td>
</tr>
<tr>
<td>36.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s174/F</td>
</tr>
<tr>
<td>36.584</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s176/I2</td>
</tr>
<tr>
<td>37.154</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s176/F</td>
</tr>
<tr>
<td>37.155</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s148/I1</td>
</tr>
<tr>
<td>37.672</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s148/F</td>
</tr>
<tr>
<td>38.090</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s125/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s125/F</td>
</tr>
<tr>
<td>38.873</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s598/I3</td>
</tr>
<tr>
<td>39.390</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s598/F</td>
</tr>
<tr>
<td>40.635</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s130/I1</td>
</tr>
<tr>
<td>41.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s130/F</td>
</tr>
<tr>
<td>41.809</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s138/I3</td>
</tr>
<tr>
<td>42.364</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s138/F</td>
</tr>
<tr>
<td>43.028</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s120/I1</td>
</tr>
<tr>
<td>43.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C51[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s120/F</td>
</tr>
<tr>
<td>43.678</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s120/I0</td>
</tr>
<tr>
<td>44.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s120/F</td>
</tr>
<tr>
<td>44.421</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s106/I1</td>
</tr>
<tr>
<td>44.976</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s106/F</td>
</tr>
<tr>
<td>45.693</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s86/I3</td>
</tr>
<tr>
<td>46.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R29C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s86/F</td>
</tr>
<tr>
<td>46.853</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I0</td>
</tr>
<tr>
<td>47.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>48.050</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s88/I0</td>
</tr>
<tr>
<td>48.567</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s88/F</td>
</tr>
<tr>
<td>48.996</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s74/I0</td>
</tr>
<tr>
<td>49.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s74/F</td>
</tr>
<tr>
<td>49.875</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s59/I0</td>
</tr>
<tr>
<td>50.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s59/F</td>
</tr>
<tr>
<td>50.653</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s70/I2</td>
</tr>
<tr>
<td>51.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s70/F</td>
</tr>
<tr>
<td>51.648</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s92/I0</td>
</tr>
<tr>
<td>52.218</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s92/F</td>
</tr>
<tr>
<td>52.391</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s76/I2</td>
</tr>
<tr>
<td>52.946</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s76/F</td>
</tr>
<tr>
<td>53.369</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s64/I1</td>
</tr>
<tr>
<td>53.822</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s64/F</td>
</tr>
<tr>
<td>54.346</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s47/I1</td>
</tr>
<tr>
<td>54.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s47/F</td>
</tr>
<tr>
<td>55.088</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s29/I0</td>
</tr>
<tr>
<td>55.541</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s29/F</td>
</tr>
<tr>
<td>56.074</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s18/I0</td>
</tr>
<tr>
<td>56.527</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s18/F</td>
</tr>
<tr>
<td>57.192</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s21/I1</td>
</tr>
<tr>
<td>57.645</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s21/F</td>
</tr>
<tr>
<td>58.315</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s14/I2</td>
</tr>
<tr>
<td>58.768</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s14/F</td>
</tr>
<tr>
<td>58.969</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s216/I0</td>
</tr>
<tr>
<td>59.486</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s216/F</td>
</tr>
<tr>
<td>59.989</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s25/I2</td>
</tr>
<tr>
<td>60.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s25/F</td>
</tr>
<tr>
<td>61.049</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/I3</td>
</tr>
<tr>
<td>61.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/F</td>
</tr>
<tr>
<td>61.964</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/I2</td>
</tr>
<tr>
<td>62.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/F</td>
</tr>
<tr>
<td>63.409</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s16/I0</td>
</tr>
<tr>
<td>63.862</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s16/F</td>
</tr>
<tr>
<td>64.540</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s17/I0</td>
</tr>
<tr>
<td>65.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s17/F</td>
</tr>
<tr>
<td>65.263</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s8/I1</td>
</tr>
<tr>
<td>65.818</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s8/F</td>
</tr>
<tr>
<td>66.502</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s3/I1</td>
</tr>
<tr>
<td>66.955</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s3/F</td>
</tr>
<tr>
<td>67.628</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s3/I1</td>
</tr>
<tr>
<td>68.183</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s3/F</td>
</tr>
<tr>
<td>68.601</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s10/I3</td>
</tr>
<tr>
<td>69.054</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s10/F</td>
</tr>
<tr>
<td>69.483</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n128_s2/I0</td>
</tr>
<tr>
<td>70.032</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R16C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n128_s2/F</td>
</tr>
<tr>
<td>70.210</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s1/I0</td>
</tr>
<tr>
<td>70.581</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C48[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s1/F</td>
</tr>
<tr>
<td>71.241</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s0/I0</td>
</tr>
<tr>
<td>71.790</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s0/F</td>
</tr>
<tr>
<td>71.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C51[2][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/a_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R14C48[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_s2/F</td>
</tr>
<tr>
<td>6.317</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/a_6_s0/G</td>
</tr>
<tr>
<td>6.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/a_6_s0</td>
</tr>
<tr>
<td>6.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/a_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 37.002, 52.216%; route: 33.639, 47.470%; tC2Q: 0.223, 0.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.317, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-65.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/Y_RSA/a_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R19[5]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>DSP_R19[5]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
</tr>
<tr>
<td>2.086</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s574/I2</td>
</tr>
<tr>
<td>2.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s574/F</td>
</tr>
<tr>
<td>3.077</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s606/I2</td>
</tr>
<tr>
<td>3.448</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C47[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s606/F</td>
</tr>
<tr>
<td>3.699</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s517/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s517/F</td>
</tr>
<tr>
<td>4.609</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s533/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s533/F</td>
</tr>
<tr>
<td>5.806</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s692/I3</td>
</tr>
<tr>
<td>6.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s692/F</td>
</tr>
<tr>
<td>6.357</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I3</td>
</tr>
<tr>
<td>6.912</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>7.339</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s527/I1</td>
</tr>
<tr>
<td>7.909</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s527/F</td>
</tr>
<tr>
<td>7.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s488/I3</td>
</tr>
<tr>
<td>8.468</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R30C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s488/F</td>
</tr>
<tr>
<td>8.899</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s461/I3</td>
</tr>
<tr>
<td>9.416</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C48[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s461/F</td>
</tr>
<tr>
<td>9.826</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s484/I0</td>
</tr>
<tr>
<td>10.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s484/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s459/I2</td>
</tr>
<tr>
<td>11.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s459/F</td>
</tr>
<tr>
<td>11.485</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s453/I1</td>
</tr>
<tr>
<td>12.040</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s453/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s418/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s418/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s422/I2</td>
</tr>
<tr>
<td>14.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s422/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s434/I0</td>
</tr>
<tr>
<td>15.256</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s434/F</td>
</tr>
<tr>
<td>15.430</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s373/I0</td>
</tr>
<tr>
<td>15.985</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s373/F</td>
</tr>
<tr>
<td>16.421</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s329/I1</td>
</tr>
<tr>
<td>16.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s329/F</td>
</tr>
<tr>
<td>17.238</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s357/I2</td>
</tr>
<tr>
<td>17.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s357/F</td>
</tr>
<tr>
<td>18.306</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s355/I1</td>
</tr>
<tr>
<td>18.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s355/F</td>
</tr>
<tr>
<td>19.100</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s376/I1</td>
</tr>
<tr>
<td>19.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s376/F</td>
</tr>
<tr>
<td>19.901</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s334/I1</td>
</tr>
<tr>
<td>20.456</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s334/F</td>
</tr>
<tr>
<td>20.874</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s298/I0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s298/F</td>
</tr>
<tr>
<td>21.623</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s612/I3</td>
</tr>
<tr>
<td>22.140</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s612/F</td>
</tr>
<tr>
<td>22.550</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s304/I0</td>
</tr>
<tr>
<td>23.003</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s304/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s274/I1</td>
</tr>
<tr>
<td>24.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s274/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C50[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s260/I1</td>
</tr>
<tr>
<td>25.112</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C50[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s260/F</td>
</tr>
<tr>
<td>25.539</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s246/I1</td>
</tr>
<tr>
<td>26.094</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s246/F</td>
</tr>
<tr>
<td>26.526</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s215/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s215/F</td>
</tr>
<tr>
<td>27.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s218/I3</td>
</tr>
<tr>
<td>27.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s218/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s239/I0</td>
</tr>
<tr>
<td>28.556</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s239/F</td>
</tr>
<tr>
<td>28.983</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s197/I0</td>
</tr>
<tr>
<td>29.538</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s197/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s211/I0</td>
</tr>
<tr>
<td>30.675</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s211/F</td>
</tr>
<tr>
<td>30.676</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s178/I3</td>
</tr>
<tr>
<td>31.193</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s178/F</td>
</tr>
<tr>
<td>31.898</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s185/I0</td>
</tr>
<tr>
<td>32.453</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s185/F</td>
</tr>
<tr>
<td>33.133</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s176/I0</td>
</tr>
<tr>
<td>33.504</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s176/F</td>
</tr>
<tr>
<td>33.928</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s169/I0</td>
</tr>
<tr>
<td>34.498</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s169/F</td>
</tr>
<tr>
<td>34.675</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s165/I0</td>
</tr>
<tr>
<td>35.230</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s165/F</td>
</tr>
<tr>
<td>35.730</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s174/I2</td>
</tr>
<tr>
<td>36.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s174/F</td>
</tr>
<tr>
<td>36.584</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s176/I2</td>
</tr>
<tr>
<td>37.154</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s176/F</td>
</tr>
<tr>
<td>37.155</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s148/I1</td>
</tr>
<tr>
<td>37.672</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s148/F</td>
</tr>
<tr>
<td>38.090</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s125/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s125/F</td>
</tr>
<tr>
<td>38.873</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s598/I3</td>
</tr>
<tr>
<td>39.390</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s598/F</td>
</tr>
<tr>
<td>40.635</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s130/I1</td>
</tr>
<tr>
<td>41.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s130/F</td>
</tr>
<tr>
<td>41.809</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s138/I3</td>
</tr>
<tr>
<td>42.364</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s138/F</td>
</tr>
<tr>
<td>43.028</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s120/I1</td>
</tr>
<tr>
<td>43.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C51[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s120/F</td>
</tr>
<tr>
<td>43.678</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s120/I0</td>
</tr>
<tr>
<td>44.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s120/F</td>
</tr>
<tr>
<td>44.421</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s106/I1</td>
</tr>
<tr>
<td>44.976</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s106/F</td>
</tr>
<tr>
<td>45.693</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s86/I3</td>
</tr>
<tr>
<td>46.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R29C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s86/F</td>
</tr>
<tr>
<td>46.853</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I0</td>
</tr>
<tr>
<td>47.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>48.050</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s88/I0</td>
</tr>
<tr>
<td>48.567</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s88/F</td>
</tr>
<tr>
<td>48.996</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s74/I0</td>
</tr>
<tr>
<td>49.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s74/F</td>
</tr>
<tr>
<td>49.875</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s59/I0</td>
</tr>
<tr>
<td>50.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s59/F</td>
</tr>
<tr>
<td>50.653</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s70/I2</td>
</tr>
<tr>
<td>51.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s70/F</td>
</tr>
<tr>
<td>51.648</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s92/I0</td>
</tr>
<tr>
<td>52.218</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s92/F</td>
</tr>
<tr>
<td>52.391</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s76/I2</td>
</tr>
<tr>
<td>52.946</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s76/F</td>
</tr>
<tr>
<td>53.369</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s64/I1</td>
</tr>
<tr>
<td>53.822</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s64/F</td>
</tr>
<tr>
<td>54.346</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s47/I1</td>
</tr>
<tr>
<td>54.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s47/F</td>
</tr>
<tr>
<td>55.088</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s29/I0</td>
</tr>
<tr>
<td>55.541</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s29/F</td>
</tr>
<tr>
<td>56.074</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s18/I0</td>
</tr>
<tr>
<td>56.527</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s18/F</td>
</tr>
<tr>
<td>57.192</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s21/I1</td>
</tr>
<tr>
<td>57.645</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s21/F</td>
</tr>
<tr>
<td>58.315</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s14/I2</td>
</tr>
<tr>
<td>58.768</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s14/F</td>
</tr>
<tr>
<td>58.969</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s216/I0</td>
</tr>
<tr>
<td>59.486</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s216/F</td>
</tr>
<tr>
<td>59.989</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s25/I2</td>
</tr>
<tr>
<td>60.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s25/F</td>
</tr>
<tr>
<td>61.049</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/I3</td>
</tr>
<tr>
<td>61.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/F</td>
</tr>
<tr>
<td>61.964</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/I2</td>
</tr>
<tr>
<td>62.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/F</td>
</tr>
<tr>
<td>63.409</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s16/I0</td>
</tr>
<tr>
<td>63.862</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s16/F</td>
</tr>
<tr>
<td>64.540</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s17/I0</td>
</tr>
<tr>
<td>65.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s17/F</td>
</tr>
<tr>
<td>65.263</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s8/I1</td>
</tr>
<tr>
<td>65.818</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s8/F</td>
</tr>
<tr>
<td>66.502</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s3/I1</td>
</tr>
<tr>
<td>66.955</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s3/F</td>
</tr>
<tr>
<td>67.628</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s3/I1</td>
</tr>
<tr>
<td>68.183</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s3/F</td>
</tr>
<tr>
<td>68.601</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s10/I3</td>
</tr>
<tr>
<td>69.054</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s10/F</td>
</tr>
<tr>
<td>69.483</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n128_s2/I0</td>
</tr>
<tr>
<td>70.032</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R16C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n128_s2/F</td>
</tr>
<tr>
<td>70.213</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n128_s1/I0</td>
</tr>
<tr>
<td>70.666</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C48[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n128_s1/F</td>
</tr>
<tr>
<td>71.083</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C50[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n128_s0/I0</td>
</tr>
<tr>
<td>71.653</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C50[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n128_s0/F</td>
</tr>
<tr>
<td>71.653</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[2][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/a_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R14C48[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_s2/F</td>
</tr>
<tr>
<td>6.317</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C50[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/a_7_s0/G</td>
</tr>
<tr>
<td>6.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/a_7_s0</td>
</tr>
<tr>
<td>6.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C50[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/a_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 37.105, 52.462%; route: 33.400, 47.223%; tC2Q: 0.223, 0.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.317, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-65.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/Y_RSA/a_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R19[5]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>DSP_R19[5]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
</tr>
<tr>
<td>2.086</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s574/I2</td>
</tr>
<tr>
<td>2.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s574/F</td>
</tr>
<tr>
<td>3.077</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s606/I2</td>
</tr>
<tr>
<td>3.448</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C47[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s606/F</td>
</tr>
<tr>
<td>3.699</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s517/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s517/F</td>
</tr>
<tr>
<td>4.609</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s533/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s533/F</td>
</tr>
<tr>
<td>5.806</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s692/I3</td>
</tr>
<tr>
<td>6.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s692/F</td>
</tr>
<tr>
<td>6.357</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I3</td>
</tr>
<tr>
<td>6.912</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>7.339</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s527/I1</td>
</tr>
<tr>
<td>7.909</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s527/F</td>
</tr>
<tr>
<td>7.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s488/I3</td>
</tr>
<tr>
<td>8.468</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R30C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s488/F</td>
</tr>
<tr>
<td>8.899</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s461/I3</td>
</tr>
<tr>
<td>9.416</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C48[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s461/F</td>
</tr>
<tr>
<td>9.826</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s484/I0</td>
</tr>
<tr>
<td>10.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s484/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s459/I2</td>
</tr>
<tr>
<td>11.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s459/F</td>
</tr>
<tr>
<td>11.485</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s453/I1</td>
</tr>
<tr>
<td>12.040</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s453/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s418/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s418/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s422/I2</td>
</tr>
<tr>
<td>14.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s422/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s434/I0</td>
</tr>
<tr>
<td>15.256</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s434/F</td>
</tr>
<tr>
<td>15.430</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s373/I0</td>
</tr>
<tr>
<td>15.985</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s373/F</td>
</tr>
<tr>
<td>16.421</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s329/I1</td>
</tr>
<tr>
<td>16.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s329/F</td>
</tr>
<tr>
<td>17.238</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s357/I2</td>
</tr>
<tr>
<td>17.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s357/F</td>
</tr>
<tr>
<td>18.306</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s355/I1</td>
</tr>
<tr>
<td>18.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s355/F</td>
</tr>
<tr>
<td>19.100</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s376/I1</td>
</tr>
<tr>
<td>19.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s376/F</td>
</tr>
<tr>
<td>19.901</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s334/I1</td>
</tr>
<tr>
<td>20.456</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s334/F</td>
</tr>
<tr>
<td>20.874</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s298/I0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s298/F</td>
</tr>
<tr>
<td>21.623</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s612/I3</td>
</tr>
<tr>
<td>22.140</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s612/F</td>
</tr>
<tr>
<td>22.550</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s304/I0</td>
</tr>
<tr>
<td>23.003</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s304/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s274/I1</td>
</tr>
<tr>
<td>24.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s274/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C50[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s260/I1</td>
</tr>
<tr>
<td>25.112</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C50[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s260/F</td>
</tr>
<tr>
<td>25.539</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s246/I1</td>
</tr>
<tr>
<td>26.094</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s246/F</td>
</tr>
<tr>
<td>26.526</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s215/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s215/F</td>
</tr>
<tr>
<td>27.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s218/I3</td>
</tr>
<tr>
<td>27.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s218/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s239/I0</td>
</tr>
<tr>
<td>28.556</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s239/F</td>
</tr>
<tr>
<td>28.983</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s197/I0</td>
</tr>
<tr>
<td>29.538</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s197/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s211/I0</td>
</tr>
<tr>
<td>30.675</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s211/F</td>
</tr>
<tr>
<td>30.676</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s178/I3</td>
</tr>
<tr>
<td>31.193</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s178/F</td>
</tr>
<tr>
<td>31.898</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s185/I0</td>
</tr>
<tr>
<td>32.453</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s185/F</td>
</tr>
<tr>
<td>33.133</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s176/I0</td>
</tr>
<tr>
<td>33.504</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s176/F</td>
</tr>
<tr>
<td>33.928</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s169/I0</td>
</tr>
<tr>
<td>34.498</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s169/F</td>
</tr>
<tr>
<td>34.675</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s165/I0</td>
</tr>
<tr>
<td>35.230</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s165/F</td>
</tr>
<tr>
<td>35.730</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s174/I2</td>
</tr>
<tr>
<td>36.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s174/F</td>
</tr>
<tr>
<td>36.584</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s176/I2</td>
</tr>
<tr>
<td>37.154</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s176/F</td>
</tr>
<tr>
<td>37.155</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s148/I1</td>
</tr>
<tr>
<td>37.672</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s148/F</td>
</tr>
<tr>
<td>38.090</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s125/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s125/F</td>
</tr>
<tr>
<td>38.873</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s598/I3</td>
</tr>
<tr>
<td>39.390</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s598/F</td>
</tr>
<tr>
<td>40.635</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s130/I1</td>
</tr>
<tr>
<td>41.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s130/F</td>
</tr>
<tr>
<td>41.809</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s138/I3</td>
</tr>
<tr>
<td>42.364</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s138/F</td>
</tr>
<tr>
<td>43.028</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s120/I1</td>
</tr>
<tr>
<td>43.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C51[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s120/F</td>
</tr>
<tr>
<td>43.678</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s120/I0</td>
</tr>
<tr>
<td>44.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s120/F</td>
</tr>
<tr>
<td>44.421</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s106/I1</td>
</tr>
<tr>
<td>44.976</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s106/F</td>
</tr>
<tr>
<td>45.693</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s86/I3</td>
</tr>
<tr>
<td>46.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R29C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s86/F</td>
</tr>
<tr>
<td>46.853</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I0</td>
</tr>
<tr>
<td>47.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>48.050</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s88/I0</td>
</tr>
<tr>
<td>48.567</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s88/F</td>
</tr>
<tr>
<td>48.996</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s74/I0</td>
</tr>
<tr>
<td>49.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s74/F</td>
</tr>
<tr>
<td>49.875</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s59/I0</td>
</tr>
<tr>
<td>50.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s59/F</td>
</tr>
<tr>
<td>50.653</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s70/I2</td>
</tr>
<tr>
<td>51.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s70/F</td>
</tr>
<tr>
<td>51.648</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s92/I0</td>
</tr>
<tr>
<td>52.218</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s92/F</td>
</tr>
<tr>
<td>52.391</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s76/I2</td>
</tr>
<tr>
<td>52.946</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s76/F</td>
</tr>
<tr>
<td>53.369</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s64/I1</td>
</tr>
<tr>
<td>53.822</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s64/F</td>
</tr>
<tr>
<td>54.346</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s47/I1</td>
</tr>
<tr>
<td>54.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s47/F</td>
</tr>
<tr>
<td>55.088</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s29/I0</td>
</tr>
<tr>
<td>55.541</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s29/F</td>
</tr>
<tr>
<td>56.074</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s18/I0</td>
</tr>
<tr>
<td>56.527</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s18/F</td>
</tr>
<tr>
<td>57.192</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s21/I1</td>
</tr>
<tr>
<td>57.645</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s21/F</td>
</tr>
<tr>
<td>58.315</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s14/I2</td>
</tr>
<tr>
<td>58.768</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s14/F</td>
</tr>
<tr>
<td>58.969</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s216/I0</td>
</tr>
<tr>
<td>59.486</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s216/F</td>
</tr>
<tr>
<td>59.989</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s25/I2</td>
</tr>
<tr>
<td>60.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s25/F</td>
</tr>
<tr>
<td>61.049</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/I3</td>
</tr>
<tr>
<td>61.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/F</td>
</tr>
<tr>
<td>61.964</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/I2</td>
</tr>
<tr>
<td>62.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/F</td>
</tr>
<tr>
<td>63.409</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s16/I0</td>
</tr>
<tr>
<td>63.862</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s16/F</td>
</tr>
<tr>
<td>64.540</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s17/I0</td>
</tr>
<tr>
<td>65.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s17/F</td>
</tr>
<tr>
<td>65.263</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s8/I1</td>
</tr>
<tr>
<td>65.818</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s8/F</td>
</tr>
<tr>
<td>66.502</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s3/I1</td>
</tr>
<tr>
<td>66.955</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s3/F</td>
</tr>
<tr>
<td>67.628</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s3/I1</td>
</tr>
<tr>
<td>68.183</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s3/F</td>
</tr>
<tr>
<td>68.601</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s10/I3</td>
</tr>
<tr>
<td>69.054</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s10/F</td>
</tr>
<tr>
<td>69.483</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s5/I0</td>
</tr>
<tr>
<td>70.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s5/F</td>
</tr>
<tr>
<td>70.227</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s1/I2</td>
</tr>
<tr>
<td>70.680</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s1/F</td>
</tr>
<tr>
<td>71.076</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s0/I0</td>
</tr>
<tr>
<td>71.646</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s0/F</td>
</tr>
<tr>
<td>71.646</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/a_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R14C48[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_s2/F</td>
</tr>
<tr>
<td>6.317</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/a_9_s0/G</td>
</tr>
<tr>
<td>6.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/a_9_s0</td>
</tr>
<tr>
<td>6.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/a_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 37.126, 52.497%; route: 33.372, 47.188%; tC2Q: 0.223, 0.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.317, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-65.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/Y_RSA/a_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R19[5]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>DSP_R19[5]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
</tr>
<tr>
<td>2.086</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s574/I2</td>
</tr>
<tr>
<td>2.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s574/F</td>
</tr>
<tr>
<td>3.077</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s606/I2</td>
</tr>
<tr>
<td>3.448</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C47[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s606/F</td>
</tr>
<tr>
<td>3.699</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s517/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s517/F</td>
</tr>
<tr>
<td>4.609</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s533/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s533/F</td>
</tr>
<tr>
<td>5.806</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s692/I3</td>
</tr>
<tr>
<td>6.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s692/F</td>
</tr>
<tr>
<td>6.357</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I3</td>
</tr>
<tr>
<td>6.912</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>7.339</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s527/I1</td>
</tr>
<tr>
<td>7.909</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s527/F</td>
</tr>
<tr>
<td>7.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s488/I3</td>
</tr>
<tr>
<td>8.468</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R30C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s488/F</td>
</tr>
<tr>
<td>8.899</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s461/I3</td>
</tr>
<tr>
<td>9.416</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C48[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s461/F</td>
</tr>
<tr>
<td>9.826</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s484/I0</td>
</tr>
<tr>
<td>10.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s484/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s459/I2</td>
</tr>
<tr>
<td>11.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s459/F</td>
</tr>
<tr>
<td>11.485</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s453/I1</td>
</tr>
<tr>
<td>12.040</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s453/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s418/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s418/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s422/I2</td>
</tr>
<tr>
<td>14.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s422/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s434/I0</td>
</tr>
<tr>
<td>15.256</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s434/F</td>
</tr>
<tr>
<td>15.430</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s373/I0</td>
</tr>
<tr>
<td>15.985</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s373/F</td>
</tr>
<tr>
<td>16.421</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s329/I1</td>
</tr>
<tr>
<td>16.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s329/F</td>
</tr>
<tr>
<td>17.238</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s357/I2</td>
</tr>
<tr>
<td>17.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s357/F</td>
</tr>
<tr>
<td>18.306</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s355/I1</td>
</tr>
<tr>
<td>18.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s355/F</td>
</tr>
<tr>
<td>19.100</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s376/I1</td>
</tr>
<tr>
<td>19.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s376/F</td>
</tr>
<tr>
<td>19.901</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s334/I1</td>
</tr>
<tr>
<td>20.456</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s334/F</td>
</tr>
<tr>
<td>20.874</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s298/I0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s298/F</td>
</tr>
<tr>
<td>21.623</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s612/I3</td>
</tr>
<tr>
<td>22.140</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s612/F</td>
</tr>
<tr>
<td>22.550</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s304/I0</td>
</tr>
<tr>
<td>23.003</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s304/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s274/I1</td>
</tr>
<tr>
<td>24.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s274/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C50[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s260/I1</td>
</tr>
<tr>
<td>25.112</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C50[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s260/F</td>
</tr>
<tr>
<td>25.539</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s246/I1</td>
</tr>
<tr>
<td>26.094</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s246/F</td>
</tr>
<tr>
<td>26.526</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s215/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s215/F</td>
</tr>
<tr>
<td>27.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s218/I3</td>
</tr>
<tr>
<td>27.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s218/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s239/I0</td>
</tr>
<tr>
<td>28.556</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s239/F</td>
</tr>
<tr>
<td>28.983</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s197/I0</td>
</tr>
<tr>
<td>29.538</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s197/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s211/I0</td>
</tr>
<tr>
<td>30.675</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s211/F</td>
</tr>
<tr>
<td>30.676</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s178/I3</td>
</tr>
<tr>
<td>31.193</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s178/F</td>
</tr>
<tr>
<td>31.898</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s185/I0</td>
</tr>
<tr>
<td>32.453</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s185/F</td>
</tr>
<tr>
<td>33.133</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s176/I0</td>
</tr>
<tr>
<td>33.504</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s176/F</td>
</tr>
<tr>
<td>33.928</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s169/I0</td>
</tr>
<tr>
<td>34.498</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s169/F</td>
</tr>
<tr>
<td>34.675</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s165/I0</td>
</tr>
<tr>
<td>35.230</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s165/F</td>
</tr>
<tr>
<td>35.730</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s174/I2</td>
</tr>
<tr>
<td>36.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s174/F</td>
</tr>
<tr>
<td>36.584</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s176/I2</td>
</tr>
<tr>
<td>37.154</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s176/F</td>
</tr>
<tr>
<td>37.155</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s148/I1</td>
</tr>
<tr>
<td>37.672</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s148/F</td>
</tr>
<tr>
<td>38.090</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s125/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s125/F</td>
</tr>
<tr>
<td>38.873</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s598/I3</td>
</tr>
<tr>
<td>39.390</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s598/F</td>
</tr>
<tr>
<td>40.635</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s130/I1</td>
</tr>
<tr>
<td>41.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s130/F</td>
</tr>
<tr>
<td>41.809</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s138/I3</td>
</tr>
<tr>
<td>42.364</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s138/F</td>
</tr>
<tr>
<td>43.028</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s120/I1</td>
</tr>
<tr>
<td>43.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C51[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s120/F</td>
</tr>
<tr>
<td>43.678</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s120/I0</td>
</tr>
<tr>
<td>44.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s120/F</td>
</tr>
<tr>
<td>44.421</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s106/I1</td>
</tr>
<tr>
<td>44.976</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s106/F</td>
</tr>
<tr>
<td>45.693</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s86/I3</td>
</tr>
<tr>
<td>46.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R29C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s86/F</td>
</tr>
<tr>
<td>46.853</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I0</td>
</tr>
<tr>
<td>47.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>48.050</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s88/I0</td>
</tr>
<tr>
<td>48.567</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s88/F</td>
</tr>
<tr>
<td>48.996</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s74/I0</td>
</tr>
<tr>
<td>49.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s74/F</td>
</tr>
<tr>
<td>49.875</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s59/I0</td>
</tr>
<tr>
<td>50.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s59/F</td>
</tr>
<tr>
<td>50.653</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s70/I2</td>
</tr>
<tr>
<td>51.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s70/F</td>
</tr>
<tr>
<td>51.648</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s92/I0</td>
</tr>
<tr>
<td>52.218</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s92/F</td>
</tr>
<tr>
<td>52.391</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s76/I2</td>
</tr>
<tr>
<td>52.946</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s76/F</td>
</tr>
<tr>
<td>53.369</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s64/I1</td>
</tr>
<tr>
<td>53.822</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s64/F</td>
</tr>
<tr>
<td>54.346</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s47/I1</td>
</tr>
<tr>
<td>54.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s47/F</td>
</tr>
<tr>
<td>55.088</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s29/I0</td>
</tr>
<tr>
<td>55.541</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s29/F</td>
</tr>
<tr>
<td>56.074</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s18/I0</td>
</tr>
<tr>
<td>56.527</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s18/F</td>
</tr>
<tr>
<td>57.192</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s21/I1</td>
</tr>
<tr>
<td>57.645</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s21/F</td>
</tr>
<tr>
<td>58.315</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s14/I2</td>
</tr>
<tr>
<td>58.768</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s14/F</td>
</tr>
<tr>
<td>58.969</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s216/I0</td>
</tr>
<tr>
<td>59.486</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s216/F</td>
</tr>
<tr>
<td>59.989</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s25/I2</td>
</tr>
<tr>
<td>60.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s25/F</td>
</tr>
<tr>
<td>61.049</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/I3</td>
</tr>
<tr>
<td>61.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/F</td>
</tr>
<tr>
<td>61.964</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/I2</td>
</tr>
<tr>
<td>62.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/F</td>
</tr>
<tr>
<td>63.409</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s16/I0</td>
</tr>
<tr>
<td>63.862</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s16/F</td>
</tr>
<tr>
<td>64.540</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s17/I0</td>
</tr>
<tr>
<td>65.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s17/F</td>
</tr>
<tr>
<td>65.263</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s8/I1</td>
</tr>
<tr>
<td>65.818</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s8/F</td>
</tr>
<tr>
<td>66.502</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s3/I1</td>
</tr>
<tr>
<td>66.955</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s3/F</td>
</tr>
<tr>
<td>67.628</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s3/I1</td>
</tr>
<tr>
<td>68.183</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s3/F</td>
</tr>
<tr>
<td>68.601</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s10/I3</td>
</tr>
<tr>
<td>69.054</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s10/F</td>
</tr>
<tr>
<td>69.483</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n128_s2/I0</td>
</tr>
<tr>
<td>70.032</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R16C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n128_s2/F</td>
</tr>
<tr>
<td>70.216</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n135_s1/I0</td>
</tr>
<tr>
<td>70.771</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n135_s1/F</td>
</tr>
<tr>
<td>71.202</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n135_s0/I2</td>
</tr>
<tr>
<td>71.573</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n135_s0/F</td>
</tr>
<tr>
<td>71.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/a_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R14C48[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_s2/F</td>
</tr>
<tr>
<td>6.317</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/a_0_s0/G</td>
</tr>
<tr>
<td>6.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/a_0_s0</td>
</tr>
<tr>
<td>6.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C49[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/a_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 37.008, 52.385%; route: 33.416, 47.300%; tC2Q: 0.223, 0.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.317, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-65.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/Y_RSA/a_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R19[5]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>DSP_R19[5]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
</tr>
<tr>
<td>2.086</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s574/I2</td>
</tr>
<tr>
<td>2.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s574/F</td>
</tr>
<tr>
<td>3.077</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s606/I2</td>
</tr>
<tr>
<td>3.448</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C47[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s606/F</td>
</tr>
<tr>
<td>3.699</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s517/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s517/F</td>
</tr>
<tr>
<td>4.609</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s533/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s533/F</td>
</tr>
<tr>
<td>5.806</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s692/I3</td>
</tr>
<tr>
<td>6.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s692/F</td>
</tr>
<tr>
<td>6.357</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I3</td>
</tr>
<tr>
<td>6.912</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>7.339</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s527/I1</td>
</tr>
<tr>
<td>7.909</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s527/F</td>
</tr>
<tr>
<td>7.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s488/I3</td>
</tr>
<tr>
<td>8.468</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R30C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s488/F</td>
</tr>
<tr>
<td>8.899</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s461/I3</td>
</tr>
<tr>
<td>9.416</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C48[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s461/F</td>
</tr>
<tr>
<td>9.826</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s484/I0</td>
</tr>
<tr>
<td>10.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s484/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s459/I2</td>
</tr>
<tr>
<td>11.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s459/F</td>
</tr>
<tr>
<td>11.485</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s453/I1</td>
</tr>
<tr>
<td>12.040</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s453/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s418/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s418/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s422/I2</td>
</tr>
<tr>
<td>14.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s422/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s434/I0</td>
</tr>
<tr>
<td>15.256</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s434/F</td>
</tr>
<tr>
<td>15.430</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s373/I0</td>
</tr>
<tr>
<td>15.985</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s373/F</td>
</tr>
<tr>
<td>16.421</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s329/I1</td>
</tr>
<tr>
<td>16.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s329/F</td>
</tr>
<tr>
<td>17.238</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s357/I2</td>
</tr>
<tr>
<td>17.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s357/F</td>
</tr>
<tr>
<td>18.306</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s355/I1</td>
</tr>
<tr>
<td>18.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s355/F</td>
</tr>
<tr>
<td>19.100</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s376/I1</td>
</tr>
<tr>
<td>19.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s376/F</td>
</tr>
<tr>
<td>19.901</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s334/I1</td>
</tr>
<tr>
<td>20.456</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s334/F</td>
</tr>
<tr>
<td>20.874</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s298/I0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s298/F</td>
</tr>
<tr>
<td>21.623</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s612/I3</td>
</tr>
<tr>
<td>22.140</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s612/F</td>
</tr>
<tr>
<td>22.550</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s304/I0</td>
</tr>
<tr>
<td>23.003</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s304/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s274/I1</td>
</tr>
<tr>
<td>24.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s274/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C50[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s260/I1</td>
</tr>
<tr>
<td>25.112</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C50[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s260/F</td>
</tr>
<tr>
<td>25.539</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s246/I1</td>
</tr>
<tr>
<td>26.094</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s246/F</td>
</tr>
<tr>
<td>26.526</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s215/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s215/F</td>
</tr>
<tr>
<td>27.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s218/I3</td>
</tr>
<tr>
<td>27.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s218/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s239/I0</td>
</tr>
<tr>
<td>28.556</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s239/F</td>
</tr>
<tr>
<td>28.983</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s197/I0</td>
</tr>
<tr>
<td>29.538</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s197/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s211/I0</td>
</tr>
<tr>
<td>30.675</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s211/F</td>
</tr>
<tr>
<td>30.676</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s178/I3</td>
</tr>
<tr>
<td>31.193</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s178/F</td>
</tr>
<tr>
<td>31.898</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s185/I0</td>
</tr>
<tr>
<td>32.453</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s185/F</td>
</tr>
<tr>
<td>33.133</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s176/I0</td>
</tr>
<tr>
<td>33.504</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s176/F</td>
</tr>
<tr>
<td>33.928</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s169/I0</td>
</tr>
<tr>
<td>34.498</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s169/F</td>
</tr>
<tr>
<td>34.675</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s165/I0</td>
</tr>
<tr>
<td>35.230</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s165/F</td>
</tr>
<tr>
<td>35.730</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s174/I2</td>
</tr>
<tr>
<td>36.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s174/F</td>
</tr>
<tr>
<td>36.584</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s176/I2</td>
</tr>
<tr>
<td>37.154</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s176/F</td>
</tr>
<tr>
<td>37.155</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s148/I1</td>
</tr>
<tr>
<td>37.672</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s148/F</td>
</tr>
<tr>
<td>38.090</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s125/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s125/F</td>
</tr>
<tr>
<td>38.873</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s598/I3</td>
</tr>
<tr>
<td>39.390</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s598/F</td>
</tr>
<tr>
<td>40.635</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s130/I1</td>
</tr>
<tr>
<td>41.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s130/F</td>
</tr>
<tr>
<td>41.809</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s138/I3</td>
</tr>
<tr>
<td>42.364</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s138/F</td>
</tr>
<tr>
<td>43.028</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s120/I1</td>
</tr>
<tr>
<td>43.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C51[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s120/F</td>
</tr>
<tr>
<td>43.678</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s120/I0</td>
</tr>
<tr>
<td>44.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s120/F</td>
</tr>
<tr>
<td>44.421</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s106/I1</td>
</tr>
<tr>
<td>44.976</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s106/F</td>
</tr>
<tr>
<td>45.693</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s86/I3</td>
</tr>
<tr>
<td>46.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R29C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s86/F</td>
</tr>
<tr>
<td>46.853</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I0</td>
</tr>
<tr>
<td>47.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>48.050</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s88/I0</td>
</tr>
<tr>
<td>48.567</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s88/F</td>
</tr>
<tr>
<td>48.996</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s74/I0</td>
</tr>
<tr>
<td>49.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s74/F</td>
</tr>
<tr>
<td>49.875</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s59/I0</td>
</tr>
<tr>
<td>50.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s59/F</td>
</tr>
<tr>
<td>50.653</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s70/I2</td>
</tr>
<tr>
<td>51.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s70/F</td>
</tr>
<tr>
<td>51.648</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s92/I0</td>
</tr>
<tr>
<td>52.218</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s92/F</td>
</tr>
<tr>
<td>52.391</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s76/I2</td>
</tr>
<tr>
<td>52.946</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s76/F</td>
</tr>
<tr>
<td>53.369</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s64/I1</td>
</tr>
<tr>
<td>53.822</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s64/F</td>
</tr>
<tr>
<td>54.346</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s47/I1</td>
</tr>
<tr>
<td>54.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s47/F</td>
</tr>
<tr>
<td>55.088</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s29/I0</td>
</tr>
<tr>
<td>55.541</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s29/F</td>
</tr>
<tr>
<td>56.074</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s18/I0</td>
</tr>
<tr>
<td>56.527</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s18/F</td>
</tr>
<tr>
<td>57.192</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s21/I1</td>
</tr>
<tr>
<td>57.645</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s21/F</td>
</tr>
<tr>
<td>58.315</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s14/I2</td>
</tr>
<tr>
<td>58.768</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s14/F</td>
</tr>
<tr>
<td>58.969</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s216/I0</td>
</tr>
<tr>
<td>59.486</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s216/F</td>
</tr>
<tr>
<td>59.989</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s25/I2</td>
</tr>
<tr>
<td>60.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s25/F</td>
</tr>
<tr>
<td>61.049</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/I3</td>
</tr>
<tr>
<td>61.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/F</td>
</tr>
<tr>
<td>61.964</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/I2</td>
</tr>
<tr>
<td>62.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/F</td>
</tr>
<tr>
<td>63.409</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s16/I0</td>
</tr>
<tr>
<td>63.862</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s16/F</td>
</tr>
<tr>
<td>64.540</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s17/I0</td>
</tr>
<tr>
<td>65.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s17/F</td>
</tr>
<tr>
<td>65.263</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s8/I1</td>
</tr>
<tr>
<td>65.818</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s8/F</td>
</tr>
<tr>
<td>66.502</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s3/I1</td>
</tr>
<tr>
<td>66.955</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s3/F</td>
</tr>
<tr>
<td>67.628</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s3/I1</td>
</tr>
<tr>
<td>68.183</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s3/F</td>
</tr>
<tr>
<td>68.601</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s10/I3</td>
</tr>
<tr>
<td>69.054</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s10/F</td>
</tr>
<tr>
<td>69.483</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n128_s2/I0</td>
</tr>
<tr>
<td>70.000</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n128_s2/F</td>
</tr>
<tr>
<td>70.430</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s1/I0</td>
</tr>
<tr>
<td>71.000</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s1/F</td>
</tr>
<tr>
<td>71.002</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s0/I1</td>
</tr>
<tr>
<td>71.551</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s0/F</td>
</tr>
<tr>
<td>71.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[2][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/a_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R14C48[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_s2/F</td>
</tr>
<tr>
<td>6.317</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/a_5_s0/G</td>
</tr>
<tr>
<td>6.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/a_5_s0</td>
</tr>
<tr>
<td>6.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/a_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 37.169, 52.629%; route: 33.233, 47.056%; tC2Q: 0.223, 0.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.317, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-65.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/Y_RSA/a_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R19[5]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>DSP_R19[5]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
</tr>
<tr>
<td>2.086</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s574/I2</td>
</tr>
<tr>
<td>2.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s574/F</td>
</tr>
<tr>
<td>3.077</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s606/I2</td>
</tr>
<tr>
<td>3.448</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C47[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s606/F</td>
</tr>
<tr>
<td>3.699</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s517/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s517/F</td>
</tr>
<tr>
<td>4.609</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s533/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s533/F</td>
</tr>
<tr>
<td>5.806</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s692/I3</td>
</tr>
<tr>
<td>6.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s692/F</td>
</tr>
<tr>
<td>6.357</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I3</td>
</tr>
<tr>
<td>6.912</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>7.339</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s527/I1</td>
</tr>
<tr>
<td>7.909</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s527/F</td>
</tr>
<tr>
<td>7.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s488/I3</td>
</tr>
<tr>
<td>8.468</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R30C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s488/F</td>
</tr>
<tr>
<td>8.899</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s461/I3</td>
</tr>
<tr>
<td>9.416</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C48[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s461/F</td>
</tr>
<tr>
<td>9.826</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s484/I0</td>
</tr>
<tr>
<td>10.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s484/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s459/I2</td>
</tr>
<tr>
<td>11.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s459/F</td>
</tr>
<tr>
<td>11.485</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s453/I1</td>
</tr>
<tr>
<td>12.040</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s453/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s418/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s418/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s422/I2</td>
</tr>
<tr>
<td>14.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s422/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s434/I0</td>
</tr>
<tr>
<td>15.256</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s434/F</td>
</tr>
<tr>
<td>15.430</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s373/I0</td>
</tr>
<tr>
<td>15.985</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s373/F</td>
</tr>
<tr>
<td>16.421</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s329/I1</td>
</tr>
<tr>
<td>16.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s329/F</td>
</tr>
<tr>
<td>17.238</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s357/I2</td>
</tr>
<tr>
<td>17.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s357/F</td>
</tr>
<tr>
<td>18.306</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s355/I1</td>
</tr>
<tr>
<td>18.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s355/F</td>
</tr>
<tr>
<td>19.100</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s376/I1</td>
</tr>
<tr>
<td>19.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s376/F</td>
</tr>
<tr>
<td>19.901</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s334/I1</td>
</tr>
<tr>
<td>20.456</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s334/F</td>
</tr>
<tr>
<td>20.874</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s298/I0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s298/F</td>
</tr>
<tr>
<td>21.623</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s612/I3</td>
</tr>
<tr>
<td>22.140</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s612/F</td>
</tr>
<tr>
<td>22.550</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s304/I0</td>
</tr>
<tr>
<td>23.003</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s304/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s274/I1</td>
</tr>
<tr>
<td>24.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s274/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C50[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s260/I1</td>
</tr>
<tr>
<td>25.112</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C50[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s260/F</td>
</tr>
<tr>
<td>25.539</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s246/I1</td>
</tr>
<tr>
<td>26.094</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s246/F</td>
</tr>
<tr>
<td>26.526</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s215/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s215/F</td>
</tr>
<tr>
<td>27.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s218/I3</td>
</tr>
<tr>
<td>27.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s218/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s239/I0</td>
</tr>
<tr>
<td>28.556</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s239/F</td>
</tr>
<tr>
<td>28.983</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s197/I0</td>
</tr>
<tr>
<td>29.538</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s197/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s211/I0</td>
</tr>
<tr>
<td>30.675</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s211/F</td>
</tr>
<tr>
<td>30.676</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s178/I3</td>
</tr>
<tr>
<td>31.193</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s178/F</td>
</tr>
<tr>
<td>31.898</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s185/I0</td>
</tr>
<tr>
<td>32.453</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s185/F</td>
</tr>
<tr>
<td>33.133</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s176/I0</td>
</tr>
<tr>
<td>33.504</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s176/F</td>
</tr>
<tr>
<td>33.928</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s169/I0</td>
</tr>
<tr>
<td>34.498</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s169/F</td>
</tr>
<tr>
<td>34.675</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s165/I0</td>
</tr>
<tr>
<td>35.230</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s165/F</td>
</tr>
<tr>
<td>35.730</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s174/I2</td>
</tr>
<tr>
<td>36.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s174/F</td>
</tr>
<tr>
<td>36.584</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s176/I2</td>
</tr>
<tr>
<td>37.154</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s176/F</td>
</tr>
<tr>
<td>37.155</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s148/I1</td>
</tr>
<tr>
<td>37.672</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s148/F</td>
</tr>
<tr>
<td>38.090</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s125/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s125/F</td>
</tr>
<tr>
<td>38.873</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s598/I3</td>
</tr>
<tr>
<td>39.390</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s598/F</td>
</tr>
<tr>
<td>40.635</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s130/I1</td>
</tr>
<tr>
<td>41.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s130/F</td>
</tr>
<tr>
<td>41.809</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s138/I3</td>
</tr>
<tr>
<td>42.364</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s138/F</td>
</tr>
<tr>
<td>43.028</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s120/I1</td>
</tr>
<tr>
<td>43.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C51[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s120/F</td>
</tr>
<tr>
<td>43.678</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s120/I0</td>
</tr>
<tr>
<td>44.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s120/F</td>
</tr>
<tr>
<td>44.421</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s106/I1</td>
</tr>
<tr>
<td>44.976</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s106/F</td>
</tr>
<tr>
<td>45.693</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s86/I3</td>
</tr>
<tr>
<td>46.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R29C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s86/F</td>
</tr>
<tr>
<td>46.853</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I0</td>
</tr>
<tr>
<td>47.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>48.050</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s88/I0</td>
</tr>
<tr>
<td>48.567</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s88/F</td>
</tr>
<tr>
<td>48.996</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s74/I0</td>
</tr>
<tr>
<td>49.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s74/F</td>
</tr>
<tr>
<td>49.875</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s59/I0</td>
</tr>
<tr>
<td>50.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s59/F</td>
</tr>
<tr>
<td>50.653</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s70/I2</td>
</tr>
<tr>
<td>51.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s70/F</td>
</tr>
<tr>
<td>51.648</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s92/I0</td>
</tr>
<tr>
<td>52.218</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s92/F</td>
</tr>
<tr>
<td>52.391</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s76/I2</td>
</tr>
<tr>
<td>52.946</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s76/F</td>
</tr>
<tr>
<td>53.369</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s64/I1</td>
</tr>
<tr>
<td>53.822</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s64/F</td>
</tr>
<tr>
<td>54.346</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s47/I1</td>
</tr>
<tr>
<td>54.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s47/F</td>
</tr>
<tr>
<td>55.088</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s29/I0</td>
</tr>
<tr>
<td>55.541</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s29/F</td>
</tr>
<tr>
<td>56.074</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s18/I0</td>
</tr>
<tr>
<td>56.527</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s18/F</td>
</tr>
<tr>
<td>57.192</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s21/I1</td>
</tr>
<tr>
<td>57.645</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s21/F</td>
</tr>
<tr>
<td>58.315</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s14/I2</td>
</tr>
<tr>
<td>58.768</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s14/F</td>
</tr>
<tr>
<td>58.969</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s216/I0</td>
</tr>
<tr>
<td>59.486</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s216/F</td>
</tr>
<tr>
<td>59.989</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s25/I2</td>
</tr>
<tr>
<td>60.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s25/F</td>
</tr>
<tr>
<td>61.049</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/I3</td>
</tr>
<tr>
<td>61.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/F</td>
</tr>
<tr>
<td>61.964</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/I2</td>
</tr>
<tr>
<td>62.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/F</td>
</tr>
<tr>
<td>63.409</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s16/I0</td>
</tr>
<tr>
<td>63.862</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s16/F</td>
</tr>
<tr>
<td>64.540</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s17/I0</td>
</tr>
<tr>
<td>65.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s17/F</td>
</tr>
<tr>
<td>65.263</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s8/I1</td>
</tr>
<tr>
<td>65.818</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s8/F</td>
</tr>
<tr>
<td>66.502</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s3/I1</td>
</tr>
<tr>
<td>66.955</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s3/F</td>
</tr>
<tr>
<td>67.628</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s3/I1</td>
</tr>
<tr>
<td>68.183</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s3/F</td>
</tr>
<tr>
<td>68.601</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s10/I3</td>
</tr>
<tr>
<td>69.054</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s10/F</td>
</tr>
<tr>
<td>69.483</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n128_s2/I0</td>
</tr>
<tr>
<td>70.000</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n128_s2/F</td>
</tr>
<tr>
<td>70.460</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C50[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s1/I0</td>
</tr>
<tr>
<td>71.030</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C50[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s1/F</td>
</tr>
<tr>
<td>71.031</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s0/I1</td>
</tr>
<tr>
<td>71.493</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s0/F</td>
</tr>
<tr>
<td>71.493</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[0][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/a_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R14C48[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_s2/F</td>
</tr>
<tr>
<td>6.317</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/a_1_s0/G</td>
</tr>
<tr>
<td>6.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/a_1_s0</td>
</tr>
<tr>
<td>6.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/a_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 37.082, 52.548%; route: 33.263, 47.136%; tC2Q: 0.223, 0.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.317, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-65.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/Y_RSA/a_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R19[5]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>DSP_R19[5]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
</tr>
<tr>
<td>2.086</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s574/I2</td>
</tr>
<tr>
<td>2.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s574/F</td>
</tr>
<tr>
<td>3.077</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s606/I2</td>
</tr>
<tr>
<td>3.448</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C47[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s606/F</td>
</tr>
<tr>
<td>3.699</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s517/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s517/F</td>
</tr>
<tr>
<td>4.609</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s533/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s533/F</td>
</tr>
<tr>
<td>5.806</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s692/I3</td>
</tr>
<tr>
<td>6.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s692/F</td>
</tr>
<tr>
<td>6.357</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I3</td>
</tr>
<tr>
<td>6.912</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>7.339</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s527/I1</td>
</tr>
<tr>
<td>7.909</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s527/F</td>
</tr>
<tr>
<td>7.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s488/I3</td>
</tr>
<tr>
<td>8.468</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R30C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s488/F</td>
</tr>
<tr>
<td>8.899</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s461/I3</td>
</tr>
<tr>
<td>9.416</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C48[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s461/F</td>
</tr>
<tr>
<td>9.826</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s484/I0</td>
</tr>
<tr>
<td>10.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s484/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s459/I2</td>
</tr>
<tr>
<td>11.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s459/F</td>
</tr>
<tr>
<td>11.485</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s453/I1</td>
</tr>
<tr>
<td>12.040</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s453/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s418/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s418/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s422/I2</td>
</tr>
<tr>
<td>14.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s422/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s434/I0</td>
</tr>
<tr>
<td>15.256</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s434/F</td>
</tr>
<tr>
<td>15.430</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s373/I0</td>
</tr>
<tr>
<td>15.985</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s373/F</td>
</tr>
<tr>
<td>16.421</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s329/I1</td>
</tr>
<tr>
<td>16.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s329/F</td>
</tr>
<tr>
<td>17.238</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s357/I2</td>
</tr>
<tr>
<td>17.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s357/F</td>
</tr>
<tr>
<td>18.306</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s355/I1</td>
</tr>
<tr>
<td>18.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s355/F</td>
</tr>
<tr>
<td>19.100</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s376/I1</td>
</tr>
<tr>
<td>19.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s376/F</td>
</tr>
<tr>
<td>19.901</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s334/I1</td>
</tr>
<tr>
<td>20.456</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s334/F</td>
</tr>
<tr>
<td>20.874</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s298/I0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s298/F</td>
</tr>
<tr>
<td>21.623</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s612/I3</td>
</tr>
<tr>
<td>22.140</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s612/F</td>
</tr>
<tr>
<td>22.550</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s304/I0</td>
</tr>
<tr>
<td>23.003</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s304/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s274/I1</td>
</tr>
<tr>
<td>24.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s274/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C50[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s260/I1</td>
</tr>
<tr>
<td>25.112</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C50[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s260/F</td>
</tr>
<tr>
<td>25.539</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s246/I1</td>
</tr>
<tr>
<td>26.094</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s246/F</td>
</tr>
<tr>
<td>26.526</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s215/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s215/F</td>
</tr>
<tr>
<td>27.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s218/I3</td>
</tr>
<tr>
<td>27.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s218/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s239/I0</td>
</tr>
<tr>
<td>28.556</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s239/F</td>
</tr>
<tr>
<td>28.983</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s197/I0</td>
</tr>
<tr>
<td>29.538</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s197/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s211/I0</td>
</tr>
<tr>
<td>30.675</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s211/F</td>
</tr>
<tr>
<td>30.676</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s178/I3</td>
</tr>
<tr>
<td>31.193</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s178/F</td>
</tr>
<tr>
<td>31.898</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s185/I0</td>
</tr>
<tr>
<td>32.453</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s185/F</td>
</tr>
<tr>
<td>33.133</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s176/I0</td>
</tr>
<tr>
<td>33.504</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s176/F</td>
</tr>
<tr>
<td>33.928</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s169/I0</td>
</tr>
<tr>
<td>34.498</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s169/F</td>
</tr>
<tr>
<td>34.675</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s165/I0</td>
</tr>
<tr>
<td>35.230</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s165/F</td>
</tr>
<tr>
<td>35.730</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s174/I2</td>
</tr>
<tr>
<td>36.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s174/F</td>
</tr>
<tr>
<td>36.584</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s176/I2</td>
</tr>
<tr>
<td>37.154</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s176/F</td>
</tr>
<tr>
<td>37.155</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s148/I1</td>
</tr>
<tr>
<td>37.672</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s148/F</td>
</tr>
<tr>
<td>38.090</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s125/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s125/F</td>
</tr>
<tr>
<td>38.873</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s598/I3</td>
</tr>
<tr>
<td>39.390</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s598/F</td>
</tr>
<tr>
<td>40.635</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s130/I1</td>
</tr>
<tr>
<td>41.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s130/F</td>
</tr>
<tr>
<td>41.809</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s138/I3</td>
</tr>
<tr>
<td>42.364</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s138/F</td>
</tr>
<tr>
<td>43.028</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s120/I1</td>
</tr>
<tr>
<td>43.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C51[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s120/F</td>
</tr>
<tr>
<td>43.678</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s120/I0</td>
</tr>
<tr>
<td>44.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s120/F</td>
</tr>
<tr>
<td>44.421</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s106/I1</td>
</tr>
<tr>
<td>44.976</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s106/F</td>
</tr>
<tr>
<td>45.693</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s86/I3</td>
</tr>
<tr>
<td>46.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R29C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s86/F</td>
</tr>
<tr>
<td>46.853</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I0</td>
</tr>
<tr>
<td>47.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>48.050</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s88/I0</td>
</tr>
<tr>
<td>48.567</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s88/F</td>
</tr>
<tr>
<td>48.996</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s74/I0</td>
</tr>
<tr>
<td>49.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s74/F</td>
</tr>
<tr>
<td>49.875</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s59/I0</td>
</tr>
<tr>
<td>50.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s59/F</td>
</tr>
<tr>
<td>50.653</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s70/I2</td>
</tr>
<tr>
<td>51.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s70/F</td>
</tr>
<tr>
<td>51.648</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s92/I0</td>
</tr>
<tr>
<td>52.218</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s92/F</td>
</tr>
<tr>
<td>52.391</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s76/I2</td>
</tr>
<tr>
<td>52.946</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s76/F</td>
</tr>
<tr>
<td>53.369</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s64/I1</td>
</tr>
<tr>
<td>53.822</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s64/F</td>
</tr>
<tr>
<td>54.346</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s47/I1</td>
</tr>
<tr>
<td>54.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s47/F</td>
</tr>
<tr>
<td>55.088</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s29/I0</td>
</tr>
<tr>
<td>55.541</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s29/F</td>
</tr>
<tr>
<td>56.074</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s18/I0</td>
</tr>
<tr>
<td>56.527</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s18/F</td>
</tr>
<tr>
<td>57.192</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s21/I1</td>
</tr>
<tr>
<td>57.645</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s21/F</td>
</tr>
<tr>
<td>58.315</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s14/I2</td>
</tr>
<tr>
<td>58.768</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s14/F</td>
</tr>
<tr>
<td>58.969</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s216/I0</td>
</tr>
<tr>
<td>59.486</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s216/F</td>
</tr>
<tr>
<td>59.989</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s25/I2</td>
</tr>
<tr>
<td>60.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s25/F</td>
</tr>
<tr>
<td>61.049</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/I3</td>
</tr>
<tr>
<td>61.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/F</td>
</tr>
<tr>
<td>61.964</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/I2</td>
</tr>
<tr>
<td>62.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/F</td>
</tr>
<tr>
<td>63.409</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s16/I0</td>
</tr>
<tr>
<td>63.862</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s16/F</td>
</tr>
<tr>
<td>64.540</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s17/I0</td>
</tr>
<tr>
<td>65.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s17/F</td>
</tr>
<tr>
<td>65.263</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s8/I1</td>
</tr>
<tr>
<td>65.818</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s8/F</td>
</tr>
<tr>
<td>66.502</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s3/I1</td>
</tr>
<tr>
<td>66.955</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s3/F</td>
</tr>
<tr>
<td>67.628</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s3/I1</td>
</tr>
<tr>
<td>68.183</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s3/F</td>
</tr>
<tr>
<td>68.615</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s11/I1</td>
</tr>
<tr>
<td>69.170</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s11/F</td>
</tr>
<tr>
<td>69.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s4/I1</td>
</tr>
<tr>
<td>69.968</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s4/F</td>
</tr>
<tr>
<td>70.148</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s1/I2</td>
</tr>
<tr>
<td>70.718</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s1/F</td>
</tr>
<tr>
<td>70.891</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s0/I0</td>
</tr>
<tr>
<td>71.353</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s0/F</td>
</tr>
<tr>
<td>71.353</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C51[0][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/a_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R14C48[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_s2/F</td>
</tr>
<tr>
<td>6.317</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/a_11_s0/G</td>
</tr>
<tr>
<td>6.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/a_11_s0</td>
</tr>
<tr>
<td>6.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/a_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 37.038, 52.590%; route: 33.167, 47.094%; tC2Q: 0.223, 0.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.317, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-65.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/Y_RSA/a_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R19[5]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>DSP_R19[5]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
</tr>
<tr>
<td>2.086</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s574/I2</td>
</tr>
<tr>
<td>2.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s574/F</td>
</tr>
<tr>
<td>3.077</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s606/I2</td>
</tr>
<tr>
<td>3.448</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C47[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s606/F</td>
</tr>
<tr>
<td>3.699</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s517/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s517/F</td>
</tr>
<tr>
<td>4.609</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s533/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s533/F</td>
</tr>
<tr>
<td>5.806</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s692/I3</td>
</tr>
<tr>
<td>6.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s692/F</td>
</tr>
<tr>
<td>6.357</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I3</td>
</tr>
<tr>
<td>6.912</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>7.339</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s527/I1</td>
</tr>
<tr>
<td>7.909</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s527/F</td>
</tr>
<tr>
<td>7.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s488/I3</td>
</tr>
<tr>
<td>8.468</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R30C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s488/F</td>
</tr>
<tr>
<td>8.899</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s461/I3</td>
</tr>
<tr>
<td>9.416</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C48[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s461/F</td>
</tr>
<tr>
<td>9.826</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s484/I0</td>
</tr>
<tr>
<td>10.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s484/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s459/I2</td>
</tr>
<tr>
<td>11.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s459/F</td>
</tr>
<tr>
<td>11.485</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s453/I1</td>
</tr>
<tr>
<td>12.040</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s453/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s418/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s418/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s422/I2</td>
</tr>
<tr>
<td>14.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s422/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s434/I0</td>
</tr>
<tr>
<td>15.256</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s434/F</td>
</tr>
<tr>
<td>15.430</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s373/I0</td>
</tr>
<tr>
<td>15.985</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s373/F</td>
</tr>
<tr>
<td>16.421</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s329/I1</td>
</tr>
<tr>
<td>16.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s329/F</td>
</tr>
<tr>
<td>17.238</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s357/I2</td>
</tr>
<tr>
<td>17.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s357/F</td>
</tr>
<tr>
<td>18.306</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s355/I1</td>
</tr>
<tr>
<td>18.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s355/F</td>
</tr>
<tr>
<td>19.100</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s376/I1</td>
</tr>
<tr>
<td>19.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s376/F</td>
</tr>
<tr>
<td>19.901</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s334/I1</td>
</tr>
<tr>
<td>20.456</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s334/F</td>
</tr>
<tr>
<td>20.874</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s298/I0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s298/F</td>
</tr>
<tr>
<td>21.623</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s612/I3</td>
</tr>
<tr>
<td>22.140</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s612/F</td>
</tr>
<tr>
<td>22.550</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s304/I0</td>
</tr>
<tr>
<td>23.003</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s304/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s274/I1</td>
</tr>
<tr>
<td>24.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s274/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C50[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s260/I1</td>
</tr>
<tr>
<td>25.112</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C50[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s260/F</td>
</tr>
<tr>
<td>25.539</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s246/I1</td>
</tr>
<tr>
<td>26.094</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s246/F</td>
</tr>
<tr>
<td>26.526</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s215/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s215/F</td>
</tr>
<tr>
<td>27.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s218/I3</td>
</tr>
<tr>
<td>27.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s218/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s239/I0</td>
</tr>
<tr>
<td>28.556</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s239/F</td>
</tr>
<tr>
<td>28.983</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s197/I0</td>
</tr>
<tr>
<td>29.538</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s197/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s211/I0</td>
</tr>
<tr>
<td>30.675</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s211/F</td>
</tr>
<tr>
<td>30.676</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s178/I3</td>
</tr>
<tr>
<td>31.193</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s178/F</td>
</tr>
<tr>
<td>31.898</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s185/I0</td>
</tr>
<tr>
<td>32.453</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s185/F</td>
</tr>
<tr>
<td>33.133</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s176/I0</td>
</tr>
<tr>
<td>33.504</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s176/F</td>
</tr>
<tr>
<td>33.928</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s169/I0</td>
</tr>
<tr>
<td>34.498</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s169/F</td>
</tr>
<tr>
<td>34.675</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s165/I0</td>
</tr>
<tr>
<td>35.230</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s165/F</td>
</tr>
<tr>
<td>35.730</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s174/I2</td>
</tr>
<tr>
<td>36.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s174/F</td>
</tr>
<tr>
<td>36.584</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s176/I2</td>
</tr>
<tr>
<td>37.154</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s176/F</td>
</tr>
<tr>
<td>37.155</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s148/I1</td>
</tr>
<tr>
<td>37.672</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s148/F</td>
</tr>
<tr>
<td>38.090</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s125/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s125/F</td>
</tr>
<tr>
<td>38.873</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s598/I3</td>
</tr>
<tr>
<td>39.390</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s598/F</td>
</tr>
<tr>
<td>40.635</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s130/I1</td>
</tr>
<tr>
<td>41.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s130/F</td>
</tr>
<tr>
<td>41.809</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s138/I3</td>
</tr>
<tr>
<td>42.364</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s138/F</td>
</tr>
<tr>
<td>43.028</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s120/I1</td>
</tr>
<tr>
<td>43.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C51[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s120/F</td>
</tr>
<tr>
<td>43.678</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s120/I0</td>
</tr>
<tr>
<td>44.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s120/F</td>
</tr>
<tr>
<td>44.421</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s106/I1</td>
</tr>
<tr>
<td>44.976</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s106/F</td>
</tr>
<tr>
<td>45.693</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s86/I3</td>
</tr>
<tr>
<td>46.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R29C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s86/F</td>
</tr>
<tr>
<td>46.853</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I0</td>
</tr>
<tr>
<td>47.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>48.050</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s88/I0</td>
</tr>
<tr>
<td>48.567</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s88/F</td>
</tr>
<tr>
<td>48.996</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s74/I0</td>
</tr>
<tr>
<td>49.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s74/F</td>
</tr>
<tr>
<td>49.875</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s59/I0</td>
</tr>
<tr>
<td>50.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s59/F</td>
</tr>
<tr>
<td>50.653</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s70/I2</td>
</tr>
<tr>
<td>51.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s70/F</td>
</tr>
<tr>
<td>51.648</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s92/I0</td>
</tr>
<tr>
<td>52.218</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s92/F</td>
</tr>
<tr>
<td>52.391</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s76/I2</td>
</tr>
<tr>
<td>52.946</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s76/F</td>
</tr>
<tr>
<td>53.369</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s64/I1</td>
</tr>
<tr>
<td>53.822</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s64/F</td>
</tr>
<tr>
<td>54.346</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s47/I1</td>
</tr>
<tr>
<td>54.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s47/F</td>
</tr>
<tr>
<td>55.088</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s29/I0</td>
</tr>
<tr>
<td>55.541</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s29/F</td>
</tr>
<tr>
<td>56.074</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s18/I0</td>
</tr>
<tr>
<td>56.527</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s18/F</td>
</tr>
<tr>
<td>57.192</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s21/I1</td>
</tr>
<tr>
<td>57.645</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s21/F</td>
</tr>
<tr>
<td>58.315</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s14/I2</td>
</tr>
<tr>
<td>58.768</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s14/F</td>
</tr>
<tr>
<td>58.969</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s216/I0</td>
</tr>
<tr>
<td>59.486</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s216/F</td>
</tr>
<tr>
<td>59.989</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s25/I2</td>
</tr>
<tr>
<td>60.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s25/F</td>
</tr>
<tr>
<td>61.049</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/I3</td>
</tr>
<tr>
<td>61.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/F</td>
</tr>
<tr>
<td>61.964</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/I2</td>
</tr>
<tr>
<td>62.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/F</td>
</tr>
<tr>
<td>63.409</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s16/I0</td>
</tr>
<tr>
<td>63.862</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s16/F</td>
</tr>
<tr>
<td>64.540</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s17/I0</td>
</tr>
<tr>
<td>65.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s17/F</td>
</tr>
<tr>
<td>65.263</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s8/I1</td>
</tr>
<tr>
<td>65.818</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s8/F</td>
</tr>
<tr>
<td>66.502</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s3/I1</td>
</tr>
<tr>
<td>66.955</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s3/F</td>
</tr>
<tr>
<td>67.628</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s3/I1</td>
</tr>
<tr>
<td>68.183</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s3/F</td>
</tr>
<tr>
<td>68.615</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s11/I1</td>
</tr>
<tr>
<td>69.170</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s11/F</td>
</tr>
<tr>
<td>69.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s4/I1</td>
</tr>
<tr>
<td>69.968</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s4/F</td>
</tr>
<tr>
<td>70.148</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n125_s1/I1</td>
</tr>
<tr>
<td>70.718</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n125_s1/F</td>
</tr>
<tr>
<td>70.720</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n125_s0/I0</td>
</tr>
<tr>
<td>71.269</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n125_s0/F</td>
</tr>
<tr>
<td>71.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/a_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R14C48[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_s2/F</td>
</tr>
<tr>
<td>6.317</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/a_10_s0/G</td>
</tr>
<tr>
<td>6.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/a_10_s0</td>
</tr>
<tr>
<td>6.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/a_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 37.125, 52.777%; route: 32.996, 46.907%; tC2Q: 0.223, 0.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.317, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-64.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/Y_RSA/a_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R19[5]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>DSP_R19[5]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
</tr>
<tr>
<td>2.086</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s574/I2</td>
</tr>
<tr>
<td>2.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s574/F</td>
</tr>
<tr>
<td>3.077</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s606/I2</td>
</tr>
<tr>
<td>3.448</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C47[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s606/F</td>
</tr>
<tr>
<td>3.699</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s517/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s517/F</td>
</tr>
<tr>
<td>4.609</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s533/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s533/F</td>
</tr>
<tr>
<td>5.806</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s692/I3</td>
</tr>
<tr>
<td>6.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s692/F</td>
</tr>
<tr>
<td>6.357</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I3</td>
</tr>
<tr>
<td>6.912</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>7.339</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s527/I1</td>
</tr>
<tr>
<td>7.909</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s527/F</td>
</tr>
<tr>
<td>7.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s488/I3</td>
</tr>
<tr>
<td>8.468</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R30C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s488/F</td>
</tr>
<tr>
<td>8.899</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s461/I3</td>
</tr>
<tr>
<td>9.416</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C48[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s461/F</td>
</tr>
<tr>
<td>9.826</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s484/I0</td>
</tr>
<tr>
<td>10.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s484/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s459/I2</td>
</tr>
<tr>
<td>11.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s459/F</td>
</tr>
<tr>
<td>11.485</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s453/I1</td>
</tr>
<tr>
<td>12.040</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s453/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s418/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s418/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s422/I2</td>
</tr>
<tr>
<td>14.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s422/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s434/I0</td>
</tr>
<tr>
<td>15.256</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s434/F</td>
</tr>
<tr>
<td>15.430</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s373/I0</td>
</tr>
<tr>
<td>15.985</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s373/F</td>
</tr>
<tr>
<td>16.421</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s329/I1</td>
</tr>
<tr>
<td>16.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s329/F</td>
</tr>
<tr>
<td>17.238</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s357/I2</td>
</tr>
<tr>
<td>17.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s357/F</td>
</tr>
<tr>
<td>18.306</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s355/I1</td>
</tr>
<tr>
<td>18.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s355/F</td>
</tr>
<tr>
<td>19.100</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s376/I1</td>
</tr>
<tr>
<td>19.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s376/F</td>
</tr>
<tr>
<td>19.901</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s334/I1</td>
</tr>
<tr>
<td>20.456</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s334/F</td>
</tr>
<tr>
<td>20.874</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s298/I0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s298/F</td>
</tr>
<tr>
<td>21.623</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s612/I3</td>
</tr>
<tr>
<td>22.140</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s612/F</td>
</tr>
<tr>
<td>22.550</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s304/I0</td>
</tr>
<tr>
<td>23.003</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s304/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s274/I1</td>
</tr>
<tr>
<td>24.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s274/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C50[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s260/I1</td>
</tr>
<tr>
<td>25.112</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C50[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s260/F</td>
</tr>
<tr>
<td>25.539</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s246/I1</td>
</tr>
<tr>
<td>26.094</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s246/F</td>
</tr>
<tr>
<td>26.526</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s215/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s215/F</td>
</tr>
<tr>
<td>27.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s218/I3</td>
</tr>
<tr>
<td>27.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s218/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s239/I0</td>
</tr>
<tr>
<td>28.556</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s239/F</td>
</tr>
<tr>
<td>28.983</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s197/I0</td>
</tr>
<tr>
<td>29.538</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s197/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s211/I0</td>
</tr>
<tr>
<td>30.675</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s211/F</td>
</tr>
<tr>
<td>30.676</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s178/I3</td>
</tr>
<tr>
<td>31.193</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s178/F</td>
</tr>
<tr>
<td>31.898</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s185/I0</td>
</tr>
<tr>
<td>32.453</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s185/F</td>
</tr>
<tr>
<td>33.133</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s176/I0</td>
</tr>
<tr>
<td>33.504</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s176/F</td>
</tr>
<tr>
<td>33.928</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s169/I0</td>
</tr>
<tr>
<td>34.498</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s169/F</td>
</tr>
<tr>
<td>34.675</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s165/I0</td>
</tr>
<tr>
<td>35.230</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s165/F</td>
</tr>
<tr>
<td>35.730</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s174/I2</td>
</tr>
<tr>
<td>36.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s174/F</td>
</tr>
<tr>
<td>36.584</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s176/I2</td>
</tr>
<tr>
<td>37.154</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s176/F</td>
</tr>
<tr>
<td>37.155</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s148/I1</td>
</tr>
<tr>
<td>37.672</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s148/F</td>
</tr>
<tr>
<td>38.090</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s125/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s125/F</td>
</tr>
<tr>
<td>38.873</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s598/I3</td>
</tr>
<tr>
<td>39.390</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s598/F</td>
</tr>
<tr>
<td>40.635</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s130/I1</td>
</tr>
<tr>
<td>41.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s130/F</td>
</tr>
<tr>
<td>41.809</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s138/I3</td>
</tr>
<tr>
<td>42.364</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s138/F</td>
</tr>
<tr>
<td>43.028</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s120/I1</td>
</tr>
<tr>
<td>43.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C51[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s120/F</td>
</tr>
<tr>
<td>43.678</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s120/I0</td>
</tr>
<tr>
<td>44.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s120/F</td>
</tr>
<tr>
<td>44.421</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s106/I1</td>
</tr>
<tr>
<td>44.976</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s106/F</td>
</tr>
<tr>
<td>45.693</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s86/I3</td>
</tr>
<tr>
<td>46.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R29C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s86/F</td>
</tr>
<tr>
<td>46.853</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I0</td>
</tr>
<tr>
<td>47.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>48.050</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s88/I0</td>
</tr>
<tr>
<td>48.567</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s88/F</td>
</tr>
<tr>
<td>48.996</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s74/I0</td>
</tr>
<tr>
<td>49.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s74/F</td>
</tr>
<tr>
<td>49.875</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s59/I0</td>
</tr>
<tr>
<td>50.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s59/F</td>
</tr>
<tr>
<td>50.653</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s70/I2</td>
</tr>
<tr>
<td>51.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s70/F</td>
</tr>
<tr>
<td>51.648</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s92/I0</td>
</tr>
<tr>
<td>52.218</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s92/F</td>
</tr>
<tr>
<td>52.391</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s76/I2</td>
</tr>
<tr>
<td>52.946</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s76/F</td>
</tr>
<tr>
<td>53.369</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s64/I1</td>
</tr>
<tr>
<td>53.822</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s64/F</td>
</tr>
<tr>
<td>54.346</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s47/I1</td>
</tr>
<tr>
<td>54.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s47/F</td>
</tr>
<tr>
<td>55.088</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s29/I0</td>
</tr>
<tr>
<td>55.541</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s29/F</td>
</tr>
<tr>
<td>56.074</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s18/I0</td>
</tr>
<tr>
<td>56.527</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s18/F</td>
</tr>
<tr>
<td>57.192</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s21/I1</td>
</tr>
<tr>
<td>57.645</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s21/F</td>
</tr>
<tr>
<td>58.315</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s14/I2</td>
</tr>
<tr>
<td>58.768</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s14/F</td>
</tr>
<tr>
<td>58.969</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s216/I0</td>
</tr>
<tr>
<td>59.486</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s216/F</td>
</tr>
<tr>
<td>59.989</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s25/I2</td>
</tr>
<tr>
<td>60.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s25/F</td>
</tr>
<tr>
<td>61.049</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/I3</td>
</tr>
<tr>
<td>61.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/F</td>
</tr>
<tr>
<td>61.964</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/I2</td>
</tr>
<tr>
<td>62.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/F</td>
</tr>
<tr>
<td>63.409</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s16/I0</td>
</tr>
<tr>
<td>63.862</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s16/F</td>
</tr>
<tr>
<td>64.540</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s17/I0</td>
</tr>
<tr>
<td>65.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s17/F</td>
</tr>
<tr>
<td>65.263</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s8/I1</td>
</tr>
<tr>
<td>65.818</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s8/F</td>
</tr>
<tr>
<td>66.502</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s3/I1</td>
</tr>
<tr>
<td>66.955</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s3/F</td>
</tr>
<tr>
<td>67.628</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s3/I1</td>
</tr>
<tr>
<td>68.183</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s3/F</td>
</tr>
<tr>
<td>68.601</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s10/I3</td>
</tr>
<tr>
<td>69.054</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s10/F</td>
</tr>
<tr>
<td>69.483</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n128_s2/I0</td>
</tr>
<tr>
<td>70.032</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R16C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n128_s2/F</td>
</tr>
<tr>
<td>70.038</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s2/I2</td>
</tr>
<tr>
<td>70.500</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s2/F</td>
</tr>
<tr>
<td>70.502</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n132_s0/I1</td>
</tr>
<tr>
<td>71.051</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C48[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n132_s0/F</td>
</tr>
<tr>
<td>71.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[0][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/a_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R14C48[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_s2/F</td>
</tr>
<tr>
<td>6.317</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/a_3_s0/G</td>
</tr>
<tr>
<td>6.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/a_3_s0</td>
</tr>
<tr>
<td>6.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/a_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 37.093, 52.896%; route: 32.809, 46.787%; tC2Q: 0.223, 0.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.317, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-64.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>70.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/Y_RSA/a_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ahbreg_demo_inst/Y_RSA/n137_7:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R19[5]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>DSP_R19[5]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
</tr>
<tr>
<td>2.086</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s574/I2</td>
</tr>
<tr>
<td>2.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s574/F</td>
</tr>
<tr>
<td>3.077</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s606/I2</td>
</tr>
<tr>
<td>3.448</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C47[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s606/F</td>
</tr>
<tr>
<td>3.699</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s517/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s517/F</td>
</tr>
<tr>
<td>4.609</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s533/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s533/F</td>
</tr>
<tr>
<td>5.806</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s692/I3</td>
</tr>
<tr>
<td>6.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s692/F</td>
</tr>
<tr>
<td>6.357</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I3</td>
</tr>
<tr>
<td>6.912</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>7.339</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s527/I1</td>
</tr>
<tr>
<td>7.909</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s527/F</td>
</tr>
<tr>
<td>7.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s488/I3</td>
</tr>
<tr>
<td>8.468</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R30C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s488/F</td>
</tr>
<tr>
<td>8.899</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s461/I3</td>
</tr>
<tr>
<td>9.416</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C48[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s461/F</td>
</tr>
<tr>
<td>9.826</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s484/I0</td>
</tr>
<tr>
<td>10.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s484/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s459/I2</td>
</tr>
<tr>
<td>11.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s459/F</td>
</tr>
<tr>
<td>11.485</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s453/I1</td>
</tr>
<tr>
<td>12.040</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s453/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s418/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s418/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s422/I2</td>
</tr>
<tr>
<td>14.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s422/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s434/I0</td>
</tr>
<tr>
<td>15.256</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s434/F</td>
</tr>
<tr>
<td>15.430</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s373/I0</td>
</tr>
<tr>
<td>15.985</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s373/F</td>
</tr>
<tr>
<td>16.421</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s329/I1</td>
</tr>
<tr>
<td>16.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s329/F</td>
</tr>
<tr>
<td>17.238</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s357/I2</td>
</tr>
<tr>
<td>17.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s357/F</td>
</tr>
<tr>
<td>18.306</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s355/I1</td>
</tr>
<tr>
<td>18.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s355/F</td>
</tr>
<tr>
<td>19.100</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s376/I1</td>
</tr>
<tr>
<td>19.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s376/F</td>
</tr>
<tr>
<td>19.901</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s334/I1</td>
</tr>
<tr>
<td>20.456</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s334/F</td>
</tr>
<tr>
<td>20.874</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s298/I0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s298/F</td>
</tr>
<tr>
<td>21.623</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s612/I3</td>
</tr>
<tr>
<td>22.140</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s612/F</td>
</tr>
<tr>
<td>22.550</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s304/I0</td>
</tr>
<tr>
<td>23.003</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s304/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s274/I1</td>
</tr>
<tr>
<td>24.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s274/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C50[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s260/I1</td>
</tr>
<tr>
<td>25.112</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C50[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s260/F</td>
</tr>
<tr>
<td>25.539</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s246/I1</td>
</tr>
<tr>
<td>26.094</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s246/F</td>
</tr>
<tr>
<td>26.526</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s215/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s215/F</td>
</tr>
<tr>
<td>27.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s218/I3</td>
</tr>
<tr>
<td>27.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s218/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s239/I0</td>
</tr>
<tr>
<td>28.556</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s239/F</td>
</tr>
<tr>
<td>28.983</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s197/I0</td>
</tr>
<tr>
<td>29.538</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s197/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s211/I0</td>
</tr>
<tr>
<td>30.675</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s211/F</td>
</tr>
<tr>
<td>30.676</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s178/I3</td>
</tr>
<tr>
<td>31.193</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s178/F</td>
</tr>
<tr>
<td>31.898</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s185/I0</td>
</tr>
<tr>
<td>32.453</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s185/F</td>
</tr>
<tr>
<td>33.133</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s176/I0</td>
</tr>
<tr>
<td>33.504</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s176/F</td>
</tr>
<tr>
<td>33.928</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s169/I0</td>
</tr>
<tr>
<td>34.498</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s169/F</td>
</tr>
<tr>
<td>34.675</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s165/I0</td>
</tr>
<tr>
<td>35.230</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s165/F</td>
</tr>
<tr>
<td>35.730</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s174/I2</td>
</tr>
<tr>
<td>36.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s174/F</td>
</tr>
<tr>
<td>36.584</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s176/I2</td>
</tr>
<tr>
<td>37.154</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s176/F</td>
</tr>
<tr>
<td>37.155</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s148/I1</td>
</tr>
<tr>
<td>37.672</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s148/F</td>
</tr>
<tr>
<td>38.090</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s125/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s125/F</td>
</tr>
<tr>
<td>38.873</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s598/I3</td>
</tr>
<tr>
<td>39.390</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s598/F</td>
</tr>
<tr>
<td>40.635</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s130/I1</td>
</tr>
<tr>
<td>41.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s130/F</td>
</tr>
<tr>
<td>41.809</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s138/I3</td>
</tr>
<tr>
<td>42.364</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s138/F</td>
</tr>
<tr>
<td>43.028</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s120/I1</td>
</tr>
<tr>
<td>43.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C51[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s120/F</td>
</tr>
<tr>
<td>43.678</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s120/I0</td>
</tr>
<tr>
<td>44.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s120/F</td>
</tr>
<tr>
<td>44.421</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s106/I1</td>
</tr>
<tr>
<td>44.976</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s106/F</td>
</tr>
<tr>
<td>45.693</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s86/I3</td>
</tr>
<tr>
<td>46.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R29C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s86/F</td>
</tr>
<tr>
<td>46.853</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I0</td>
</tr>
<tr>
<td>47.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>48.050</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s88/I0</td>
</tr>
<tr>
<td>48.567</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s88/F</td>
</tr>
<tr>
<td>48.996</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s74/I0</td>
</tr>
<tr>
<td>49.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s74/F</td>
</tr>
<tr>
<td>49.875</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s59/I0</td>
</tr>
<tr>
<td>50.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s59/F</td>
</tr>
<tr>
<td>50.653</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s70/I2</td>
</tr>
<tr>
<td>51.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s70/F</td>
</tr>
<tr>
<td>51.648</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s92/I0</td>
</tr>
<tr>
<td>52.218</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s92/F</td>
</tr>
<tr>
<td>52.391</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s76/I2</td>
</tr>
<tr>
<td>52.946</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s76/F</td>
</tr>
<tr>
<td>53.369</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s64/I1</td>
</tr>
<tr>
<td>53.822</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s64/F</td>
</tr>
<tr>
<td>54.346</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s47/I1</td>
</tr>
<tr>
<td>54.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s47/F</td>
</tr>
<tr>
<td>55.088</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s29/I0</td>
</tr>
<tr>
<td>55.541</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s29/F</td>
</tr>
<tr>
<td>56.074</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s18/I0</td>
</tr>
<tr>
<td>56.527</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s18/F</td>
</tr>
<tr>
<td>57.192</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s21/I1</td>
</tr>
<tr>
<td>57.645</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s21/F</td>
</tr>
<tr>
<td>58.315</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s14/I2</td>
</tr>
<tr>
<td>58.768</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s14/F</td>
</tr>
<tr>
<td>58.969</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s216/I0</td>
</tr>
<tr>
<td>59.486</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s216/F</td>
</tr>
<tr>
<td>59.989</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s25/I2</td>
</tr>
<tr>
<td>60.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s25/F</td>
</tr>
<tr>
<td>61.049</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/I3</td>
</tr>
<tr>
<td>61.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/F</td>
</tr>
<tr>
<td>61.964</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/I2</td>
</tr>
<tr>
<td>62.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/F</td>
</tr>
<tr>
<td>63.409</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s16/I0</td>
</tr>
<tr>
<td>63.862</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s16/F</td>
</tr>
<tr>
<td>64.540</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s17/I0</td>
</tr>
<tr>
<td>65.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s17/F</td>
</tr>
<tr>
<td>65.263</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s8/I1</td>
</tr>
<tr>
<td>65.818</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s8/F</td>
</tr>
<tr>
<td>66.502</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s3/I1</td>
</tr>
<tr>
<td>66.955</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s3/F</td>
</tr>
<tr>
<td>67.628</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s3/I1</td>
</tr>
<tr>
<td>68.183</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s3/F</td>
</tr>
<tr>
<td>68.601</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s10/I3</td>
</tr>
<tr>
<td>69.054</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s10/F</td>
</tr>
<tr>
<td>69.483</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n127_s3/I0</td>
</tr>
<tr>
<td>70.000</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n127_s3/F</td>
</tr>
<tr>
<td>70.251</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n127_s0/I1</td>
</tr>
<tr>
<td>70.800</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n127_s0/F</td>
</tr>
<tr>
<td>70.800</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/a_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/n137_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R14C48[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n137_s2/F</td>
</tr>
<tr>
<td>6.317</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/a_8_s0/G</td>
</tr>
<tr>
<td>6.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ahbreg_demo_inst/Y_RSA/a_8_s0</td>
</tr>
<tr>
<td>6.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/a_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>74</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 36.599, 52.378%; route: 33.053, 47.303%; tC2Q: 0.223, 0.319%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.317, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-61.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R19[5]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>DSP_R19[5]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
</tr>
<tr>
<td>2.086</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s574/I2</td>
</tr>
<tr>
<td>2.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s574/F</td>
</tr>
<tr>
<td>3.077</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s606/I2</td>
</tr>
<tr>
<td>3.448</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C47[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s606/F</td>
</tr>
<tr>
<td>3.699</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s517/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s517/F</td>
</tr>
<tr>
<td>4.609</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s533/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s533/F</td>
</tr>
<tr>
<td>5.806</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s692/I3</td>
</tr>
<tr>
<td>6.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s692/F</td>
</tr>
<tr>
<td>6.357</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I3</td>
</tr>
<tr>
<td>6.912</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>7.339</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s527/I1</td>
</tr>
<tr>
<td>7.909</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s527/F</td>
</tr>
<tr>
<td>7.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s488/I3</td>
</tr>
<tr>
<td>8.468</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R30C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s488/F</td>
</tr>
<tr>
<td>8.899</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s461/I3</td>
</tr>
<tr>
<td>9.416</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C48[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s461/F</td>
</tr>
<tr>
<td>9.826</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s484/I0</td>
</tr>
<tr>
<td>10.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s484/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s459/I2</td>
</tr>
<tr>
<td>11.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s459/F</td>
</tr>
<tr>
<td>11.485</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s453/I1</td>
</tr>
<tr>
<td>12.040</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s453/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s418/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s418/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s422/I2</td>
</tr>
<tr>
<td>14.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s422/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s434/I0</td>
</tr>
<tr>
<td>15.256</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s434/F</td>
</tr>
<tr>
<td>15.430</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s373/I0</td>
</tr>
<tr>
<td>15.985</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s373/F</td>
</tr>
<tr>
<td>16.421</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s329/I1</td>
</tr>
<tr>
<td>16.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s329/F</td>
</tr>
<tr>
<td>17.238</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s357/I2</td>
</tr>
<tr>
<td>17.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s357/F</td>
</tr>
<tr>
<td>18.306</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s355/I1</td>
</tr>
<tr>
<td>18.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s355/F</td>
</tr>
<tr>
<td>19.100</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s376/I1</td>
</tr>
<tr>
<td>19.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s376/F</td>
</tr>
<tr>
<td>19.901</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s334/I1</td>
</tr>
<tr>
<td>20.456</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s334/F</td>
</tr>
<tr>
<td>20.874</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s298/I0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s298/F</td>
</tr>
<tr>
<td>21.623</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s612/I3</td>
</tr>
<tr>
<td>22.140</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s612/F</td>
</tr>
<tr>
<td>22.550</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s304/I0</td>
</tr>
<tr>
<td>23.003</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s304/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s274/I1</td>
</tr>
<tr>
<td>24.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s274/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C50[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s260/I1</td>
</tr>
<tr>
<td>25.112</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C50[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s260/F</td>
</tr>
<tr>
<td>25.539</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s246/I1</td>
</tr>
<tr>
<td>26.094</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s246/F</td>
</tr>
<tr>
<td>26.526</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s215/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s215/F</td>
</tr>
<tr>
<td>27.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s218/I3</td>
</tr>
<tr>
<td>27.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s218/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s239/I0</td>
</tr>
<tr>
<td>28.556</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s239/F</td>
</tr>
<tr>
<td>28.983</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s197/I0</td>
</tr>
<tr>
<td>29.538</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s197/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s211/I0</td>
</tr>
<tr>
<td>30.675</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s211/F</td>
</tr>
<tr>
<td>30.676</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s178/I3</td>
</tr>
<tr>
<td>31.193</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s178/F</td>
</tr>
<tr>
<td>31.898</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s185/I0</td>
</tr>
<tr>
<td>32.453</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s185/F</td>
</tr>
<tr>
<td>33.133</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s176/I0</td>
</tr>
<tr>
<td>33.504</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s176/F</td>
</tr>
<tr>
<td>33.928</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s169/I0</td>
</tr>
<tr>
<td>34.498</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s169/F</td>
</tr>
<tr>
<td>34.675</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s165/I0</td>
</tr>
<tr>
<td>35.230</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s165/F</td>
</tr>
<tr>
<td>35.730</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s174/I2</td>
</tr>
<tr>
<td>36.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s174/F</td>
</tr>
<tr>
<td>36.584</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s176/I2</td>
</tr>
<tr>
<td>37.154</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s176/F</td>
</tr>
<tr>
<td>37.155</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s148/I1</td>
</tr>
<tr>
<td>37.672</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s148/F</td>
</tr>
<tr>
<td>38.090</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s125/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s125/F</td>
</tr>
<tr>
<td>38.873</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s598/I3</td>
</tr>
<tr>
<td>39.390</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s598/F</td>
</tr>
<tr>
<td>40.635</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s130/I1</td>
</tr>
<tr>
<td>41.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s130/F</td>
</tr>
<tr>
<td>41.809</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s138/I3</td>
</tr>
<tr>
<td>42.364</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s138/F</td>
</tr>
<tr>
<td>43.028</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s120/I1</td>
</tr>
<tr>
<td>43.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C51[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s120/F</td>
</tr>
<tr>
<td>43.678</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s120/I0</td>
</tr>
<tr>
<td>44.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s120/F</td>
</tr>
<tr>
<td>44.421</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s106/I1</td>
</tr>
<tr>
<td>44.976</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s106/F</td>
</tr>
<tr>
<td>45.693</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s86/I3</td>
</tr>
<tr>
<td>46.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R29C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s86/F</td>
</tr>
<tr>
<td>46.853</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I0</td>
</tr>
<tr>
<td>47.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>48.050</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s88/I0</td>
</tr>
<tr>
<td>48.567</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s88/F</td>
</tr>
<tr>
<td>48.996</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s74/I0</td>
</tr>
<tr>
<td>49.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s74/F</td>
</tr>
<tr>
<td>49.875</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s59/I0</td>
</tr>
<tr>
<td>50.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s59/F</td>
</tr>
<tr>
<td>50.653</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s70/I2</td>
</tr>
<tr>
<td>51.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s70/F</td>
</tr>
<tr>
<td>51.648</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s92/I0</td>
</tr>
<tr>
<td>52.218</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s92/F</td>
</tr>
<tr>
<td>52.391</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s76/I2</td>
</tr>
<tr>
<td>52.946</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s76/F</td>
</tr>
<tr>
<td>53.369</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s64/I1</td>
</tr>
<tr>
<td>53.822</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s64/F</td>
</tr>
<tr>
<td>54.346</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s47/I1</td>
</tr>
<tr>
<td>54.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s47/F</td>
</tr>
<tr>
<td>55.088</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s29/I0</td>
</tr>
<tr>
<td>55.541</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s29/F</td>
</tr>
<tr>
<td>56.074</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s18/I0</td>
</tr>
<tr>
<td>56.527</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s18/F</td>
</tr>
<tr>
<td>57.192</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s21/I1</td>
</tr>
<tr>
<td>57.645</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s21/F</td>
</tr>
<tr>
<td>58.315</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s14/I2</td>
</tr>
<tr>
<td>58.768</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s14/F</td>
</tr>
<tr>
<td>58.969</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s216/I0</td>
</tr>
<tr>
<td>59.486</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s216/F</td>
</tr>
<tr>
<td>59.989</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s25/I2</td>
</tr>
<tr>
<td>60.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s25/F</td>
</tr>
<tr>
<td>61.049</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/I3</td>
</tr>
<tr>
<td>61.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/F</td>
</tr>
<tr>
<td>61.964</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/I2</td>
</tr>
<tr>
<td>62.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/F</td>
</tr>
<tr>
<td>63.409</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s16/I0</td>
</tr>
<tr>
<td>63.862</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s16/F</td>
</tr>
<tr>
<td>64.540</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s17/I0</td>
</tr>
<tr>
<td>65.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s17/F</td>
</tr>
<tr>
<td>65.263</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s8/I1</td>
</tr>
<tr>
<td>65.818</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s8/F</td>
</tr>
<tr>
<td>66.502</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s3/I1</td>
</tr>
<tr>
<td>66.955</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s3/F</td>
</tr>
<tr>
<td>67.628</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s3/I1</td>
</tr>
<tr>
<td>68.183</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s3/F</td>
</tr>
<tr>
<td>68.601</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s10/I3</td>
</tr>
<tr>
<td>69.054</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s10/F</td>
</tr>
<tr>
<td>69.483</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n128_s2/I0</td>
</tr>
<tr>
<td>70.032</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R16C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n128_s2/F</td>
</tr>
<tr>
<td>70.213</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n128_s1/I0</td>
</tr>
<tr>
<td>70.666</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C48[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n128_s1/F</td>
</tr>
<tr>
<td>71.160</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/I0</td>
</tr>
<tr>
<td>71.715</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_7_s0/F</td>
</tr>
<tr>
<td>72.371</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 37.090, 51.914%; route: 34.132, 47.774%; tC2Q: 0.223, 0.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-61.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R19[5]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>DSP_R19[5]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
</tr>
<tr>
<td>2.086</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s574/I2</td>
</tr>
<tr>
<td>2.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s574/F</td>
</tr>
<tr>
<td>3.077</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s606/I2</td>
</tr>
<tr>
<td>3.448</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C47[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s606/F</td>
</tr>
<tr>
<td>3.699</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s517/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s517/F</td>
</tr>
<tr>
<td>4.609</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s533/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s533/F</td>
</tr>
<tr>
<td>5.806</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s692/I3</td>
</tr>
<tr>
<td>6.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s692/F</td>
</tr>
<tr>
<td>6.357</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I3</td>
</tr>
<tr>
<td>6.912</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>7.339</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s527/I1</td>
</tr>
<tr>
<td>7.909</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s527/F</td>
</tr>
<tr>
<td>7.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s488/I3</td>
</tr>
<tr>
<td>8.468</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R30C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s488/F</td>
</tr>
<tr>
<td>8.899</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s461/I3</td>
</tr>
<tr>
<td>9.416</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C48[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s461/F</td>
</tr>
<tr>
<td>9.826</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s484/I0</td>
</tr>
<tr>
<td>10.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s484/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s459/I2</td>
</tr>
<tr>
<td>11.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s459/F</td>
</tr>
<tr>
<td>11.485</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s453/I1</td>
</tr>
<tr>
<td>12.040</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s453/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s418/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s418/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s422/I2</td>
</tr>
<tr>
<td>14.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s422/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s434/I0</td>
</tr>
<tr>
<td>15.256</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s434/F</td>
</tr>
<tr>
<td>15.430</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s373/I0</td>
</tr>
<tr>
<td>15.985</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s373/F</td>
</tr>
<tr>
<td>16.421</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s329/I1</td>
</tr>
<tr>
<td>16.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s329/F</td>
</tr>
<tr>
<td>17.238</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s357/I2</td>
</tr>
<tr>
<td>17.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s357/F</td>
</tr>
<tr>
<td>18.306</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s355/I1</td>
</tr>
<tr>
<td>18.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s355/F</td>
</tr>
<tr>
<td>19.100</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s376/I1</td>
</tr>
<tr>
<td>19.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s376/F</td>
</tr>
<tr>
<td>19.901</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s334/I1</td>
</tr>
<tr>
<td>20.456</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s334/F</td>
</tr>
<tr>
<td>20.874</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s298/I0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s298/F</td>
</tr>
<tr>
<td>21.623</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s612/I3</td>
</tr>
<tr>
<td>22.140</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s612/F</td>
</tr>
<tr>
<td>22.550</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s304/I0</td>
</tr>
<tr>
<td>23.003</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s304/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s274/I1</td>
</tr>
<tr>
<td>24.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s274/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C50[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s260/I1</td>
</tr>
<tr>
<td>25.112</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C50[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s260/F</td>
</tr>
<tr>
<td>25.539</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s246/I1</td>
</tr>
<tr>
<td>26.094</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s246/F</td>
</tr>
<tr>
<td>26.526</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s215/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s215/F</td>
</tr>
<tr>
<td>27.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s218/I3</td>
</tr>
<tr>
<td>27.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s218/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s239/I0</td>
</tr>
<tr>
<td>28.556</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s239/F</td>
</tr>
<tr>
<td>28.983</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s197/I0</td>
</tr>
<tr>
<td>29.538</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s197/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s211/I0</td>
</tr>
<tr>
<td>30.675</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s211/F</td>
</tr>
<tr>
<td>30.676</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s178/I3</td>
</tr>
<tr>
<td>31.193</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s178/F</td>
</tr>
<tr>
<td>31.898</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s185/I0</td>
</tr>
<tr>
<td>32.453</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s185/F</td>
</tr>
<tr>
<td>33.133</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s176/I0</td>
</tr>
<tr>
<td>33.504</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s176/F</td>
</tr>
<tr>
<td>33.928</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s169/I0</td>
</tr>
<tr>
<td>34.498</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s169/F</td>
</tr>
<tr>
<td>34.675</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s165/I0</td>
</tr>
<tr>
<td>35.230</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s165/F</td>
</tr>
<tr>
<td>35.730</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s174/I2</td>
</tr>
<tr>
<td>36.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s174/F</td>
</tr>
<tr>
<td>36.584</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s176/I2</td>
</tr>
<tr>
<td>37.154</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s176/F</td>
</tr>
<tr>
<td>37.155</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s148/I1</td>
</tr>
<tr>
<td>37.672</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s148/F</td>
</tr>
<tr>
<td>38.090</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s125/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s125/F</td>
</tr>
<tr>
<td>38.873</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s598/I3</td>
</tr>
<tr>
<td>39.390</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s598/F</td>
</tr>
<tr>
<td>40.635</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s130/I1</td>
</tr>
<tr>
<td>41.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s130/F</td>
</tr>
<tr>
<td>41.809</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s138/I3</td>
</tr>
<tr>
<td>42.364</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s138/F</td>
</tr>
<tr>
<td>43.028</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s120/I1</td>
</tr>
<tr>
<td>43.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C51[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s120/F</td>
</tr>
<tr>
<td>43.678</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s120/I0</td>
</tr>
<tr>
<td>44.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s120/F</td>
</tr>
<tr>
<td>44.421</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s106/I1</td>
</tr>
<tr>
<td>44.976</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s106/F</td>
</tr>
<tr>
<td>45.693</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s86/I3</td>
</tr>
<tr>
<td>46.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R29C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s86/F</td>
</tr>
<tr>
<td>46.853</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I0</td>
</tr>
<tr>
<td>47.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>48.050</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s88/I0</td>
</tr>
<tr>
<td>48.567</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s88/F</td>
</tr>
<tr>
<td>48.996</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s74/I0</td>
</tr>
<tr>
<td>49.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s74/F</td>
</tr>
<tr>
<td>49.875</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s59/I0</td>
</tr>
<tr>
<td>50.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s59/F</td>
</tr>
<tr>
<td>50.653</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s70/I2</td>
</tr>
<tr>
<td>51.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s70/F</td>
</tr>
<tr>
<td>51.648</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s92/I0</td>
</tr>
<tr>
<td>52.218</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s92/F</td>
</tr>
<tr>
<td>52.391</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s76/I2</td>
</tr>
<tr>
<td>52.946</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s76/F</td>
</tr>
<tr>
<td>53.369</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s64/I1</td>
</tr>
<tr>
<td>53.822</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s64/F</td>
</tr>
<tr>
<td>54.346</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s47/I1</td>
</tr>
<tr>
<td>54.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s47/F</td>
</tr>
<tr>
<td>55.088</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s29/I0</td>
</tr>
<tr>
<td>55.541</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s29/F</td>
</tr>
<tr>
<td>56.074</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s18/I0</td>
</tr>
<tr>
<td>56.527</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s18/F</td>
</tr>
<tr>
<td>57.192</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s21/I1</td>
</tr>
<tr>
<td>57.645</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s21/F</td>
</tr>
<tr>
<td>58.315</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s14/I2</td>
</tr>
<tr>
<td>58.768</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s14/F</td>
</tr>
<tr>
<td>58.969</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s216/I0</td>
</tr>
<tr>
<td>59.486</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s216/F</td>
</tr>
<tr>
<td>59.989</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s25/I2</td>
</tr>
<tr>
<td>60.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s25/F</td>
</tr>
<tr>
<td>61.049</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/I3</td>
</tr>
<tr>
<td>61.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/F</td>
</tr>
<tr>
<td>61.964</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/I2</td>
</tr>
<tr>
<td>62.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/F</td>
</tr>
<tr>
<td>63.409</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s16/I0</td>
</tr>
<tr>
<td>63.862</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s16/F</td>
</tr>
<tr>
<td>64.540</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s17/I0</td>
</tr>
<tr>
<td>65.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s17/F</td>
</tr>
<tr>
<td>65.263</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s8/I1</td>
</tr>
<tr>
<td>65.818</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s8/F</td>
</tr>
<tr>
<td>66.502</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s3/I1</td>
</tr>
<tr>
<td>66.955</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s3/F</td>
</tr>
<tr>
<td>67.628</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s3/I1</td>
</tr>
<tr>
<td>68.183</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s3/F</td>
</tr>
<tr>
<td>68.601</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s10/I3</td>
</tr>
<tr>
<td>69.054</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s10/F</td>
</tr>
<tr>
<td>69.483</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n128_s2/I0</td>
</tr>
<tr>
<td>70.000</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n128_s2/F</td>
</tr>
<tr>
<td>70.439</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n131_s1/I1</td>
</tr>
<tr>
<td>70.810</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C49[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n131_s1/F</td>
</tr>
<tr>
<td>71.233</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_4_s0/I0</td>
</tr>
<tr>
<td>71.750</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_4_s0/F</td>
</tr>
<tr>
<td>72.268</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 36.938, 51.776%; route: 34.181, 47.912%; tC2Q: 0.223, 0.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-61.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R19[5]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>DSP_R19[5]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
</tr>
<tr>
<td>2.086</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s574/I2</td>
</tr>
<tr>
<td>2.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s574/F</td>
</tr>
<tr>
<td>3.077</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s606/I2</td>
</tr>
<tr>
<td>3.448</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C47[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s606/F</td>
</tr>
<tr>
<td>3.699</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s517/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s517/F</td>
</tr>
<tr>
<td>4.609</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s533/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s533/F</td>
</tr>
<tr>
<td>5.806</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s692/I3</td>
</tr>
<tr>
<td>6.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s692/F</td>
</tr>
<tr>
<td>6.357</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I3</td>
</tr>
<tr>
<td>6.912</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>7.339</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s527/I1</td>
</tr>
<tr>
<td>7.909</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s527/F</td>
</tr>
<tr>
<td>7.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s488/I3</td>
</tr>
<tr>
<td>8.468</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R30C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s488/F</td>
</tr>
<tr>
<td>8.899</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s461/I3</td>
</tr>
<tr>
<td>9.416</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C48[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s461/F</td>
</tr>
<tr>
<td>9.826</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s484/I0</td>
</tr>
<tr>
<td>10.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s484/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s459/I2</td>
</tr>
<tr>
<td>11.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s459/F</td>
</tr>
<tr>
<td>11.485</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s453/I1</td>
</tr>
<tr>
<td>12.040</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s453/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s418/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s418/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s422/I2</td>
</tr>
<tr>
<td>14.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s422/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s434/I0</td>
</tr>
<tr>
<td>15.256</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s434/F</td>
</tr>
<tr>
<td>15.430</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s373/I0</td>
</tr>
<tr>
<td>15.985</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s373/F</td>
</tr>
<tr>
<td>16.421</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s329/I1</td>
</tr>
<tr>
<td>16.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s329/F</td>
</tr>
<tr>
<td>17.238</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s357/I2</td>
</tr>
<tr>
<td>17.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s357/F</td>
</tr>
<tr>
<td>18.306</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s355/I1</td>
</tr>
<tr>
<td>18.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s355/F</td>
</tr>
<tr>
<td>19.100</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s376/I1</td>
</tr>
<tr>
<td>19.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s376/F</td>
</tr>
<tr>
<td>19.901</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s334/I1</td>
</tr>
<tr>
<td>20.456</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s334/F</td>
</tr>
<tr>
<td>20.874</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s298/I0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s298/F</td>
</tr>
<tr>
<td>21.623</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s612/I3</td>
</tr>
<tr>
<td>22.140</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s612/F</td>
</tr>
<tr>
<td>22.550</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s304/I0</td>
</tr>
<tr>
<td>23.003</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s304/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s274/I1</td>
</tr>
<tr>
<td>24.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s274/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C50[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s260/I1</td>
</tr>
<tr>
<td>25.112</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C50[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s260/F</td>
</tr>
<tr>
<td>25.539</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s246/I1</td>
</tr>
<tr>
<td>26.094</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s246/F</td>
</tr>
<tr>
<td>26.526</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s215/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s215/F</td>
</tr>
<tr>
<td>27.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s218/I3</td>
</tr>
<tr>
<td>27.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s218/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s239/I0</td>
</tr>
<tr>
<td>28.556</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s239/F</td>
</tr>
<tr>
<td>28.983</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s197/I0</td>
</tr>
<tr>
<td>29.538</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s197/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s211/I0</td>
</tr>
<tr>
<td>30.675</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s211/F</td>
</tr>
<tr>
<td>30.676</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s178/I3</td>
</tr>
<tr>
<td>31.193</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s178/F</td>
</tr>
<tr>
<td>31.898</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s185/I0</td>
</tr>
<tr>
<td>32.453</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s185/F</td>
</tr>
<tr>
<td>33.133</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s176/I0</td>
</tr>
<tr>
<td>33.504</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s176/F</td>
</tr>
<tr>
<td>33.928</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s169/I0</td>
</tr>
<tr>
<td>34.498</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s169/F</td>
</tr>
<tr>
<td>34.675</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s165/I0</td>
</tr>
<tr>
<td>35.230</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s165/F</td>
</tr>
<tr>
<td>35.730</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s174/I2</td>
</tr>
<tr>
<td>36.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s174/F</td>
</tr>
<tr>
<td>36.584</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s176/I2</td>
</tr>
<tr>
<td>37.154</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s176/F</td>
</tr>
<tr>
<td>37.155</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s148/I1</td>
</tr>
<tr>
<td>37.672</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s148/F</td>
</tr>
<tr>
<td>38.090</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s125/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s125/F</td>
</tr>
<tr>
<td>38.873</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s598/I3</td>
</tr>
<tr>
<td>39.390</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s598/F</td>
</tr>
<tr>
<td>40.635</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s130/I1</td>
</tr>
<tr>
<td>41.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s130/F</td>
</tr>
<tr>
<td>41.809</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s138/I3</td>
</tr>
<tr>
<td>42.364</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s138/F</td>
</tr>
<tr>
<td>43.028</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s120/I1</td>
</tr>
<tr>
<td>43.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C51[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s120/F</td>
</tr>
<tr>
<td>43.678</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s120/I0</td>
</tr>
<tr>
<td>44.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s120/F</td>
</tr>
<tr>
<td>44.421</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s106/I1</td>
</tr>
<tr>
<td>44.976</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s106/F</td>
</tr>
<tr>
<td>45.693</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s86/I3</td>
</tr>
<tr>
<td>46.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R29C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s86/F</td>
</tr>
<tr>
<td>46.853</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I0</td>
</tr>
<tr>
<td>47.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>48.050</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s88/I0</td>
</tr>
<tr>
<td>48.567</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s88/F</td>
</tr>
<tr>
<td>48.996</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s74/I0</td>
</tr>
<tr>
<td>49.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s74/F</td>
</tr>
<tr>
<td>49.875</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s59/I0</td>
</tr>
<tr>
<td>50.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s59/F</td>
</tr>
<tr>
<td>50.653</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s70/I2</td>
</tr>
<tr>
<td>51.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s70/F</td>
</tr>
<tr>
<td>51.648</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s92/I0</td>
</tr>
<tr>
<td>52.218</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s92/F</td>
</tr>
<tr>
<td>52.391</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s76/I2</td>
</tr>
<tr>
<td>52.946</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s76/F</td>
</tr>
<tr>
<td>53.369</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s64/I1</td>
</tr>
<tr>
<td>53.822</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s64/F</td>
</tr>
<tr>
<td>54.346</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s47/I1</td>
</tr>
<tr>
<td>54.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s47/F</td>
</tr>
<tr>
<td>55.088</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s29/I0</td>
</tr>
<tr>
<td>55.541</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s29/F</td>
</tr>
<tr>
<td>56.074</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s18/I0</td>
</tr>
<tr>
<td>56.527</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s18/F</td>
</tr>
<tr>
<td>57.192</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s21/I1</td>
</tr>
<tr>
<td>57.645</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s21/F</td>
</tr>
<tr>
<td>58.315</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s14/I2</td>
</tr>
<tr>
<td>58.768</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s14/F</td>
</tr>
<tr>
<td>58.969</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s216/I0</td>
</tr>
<tr>
<td>59.486</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s216/F</td>
</tr>
<tr>
<td>59.989</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s25/I2</td>
</tr>
<tr>
<td>60.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s25/F</td>
</tr>
<tr>
<td>61.049</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/I3</td>
</tr>
<tr>
<td>61.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/F</td>
</tr>
<tr>
<td>61.964</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/I2</td>
</tr>
<tr>
<td>62.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/F</td>
</tr>
<tr>
<td>63.409</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s16/I0</td>
</tr>
<tr>
<td>63.862</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s16/F</td>
</tr>
<tr>
<td>64.540</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s17/I0</td>
</tr>
<tr>
<td>65.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s17/F</td>
</tr>
<tr>
<td>65.263</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s8/I1</td>
</tr>
<tr>
<td>65.818</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s8/F</td>
</tr>
<tr>
<td>66.502</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s3/I1</td>
</tr>
<tr>
<td>66.955</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s3/F</td>
</tr>
<tr>
<td>67.628</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s3/I1</td>
</tr>
<tr>
<td>68.183</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s3/F</td>
</tr>
<tr>
<td>68.615</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s11/I1</td>
</tr>
<tr>
<td>69.170</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s11/F</td>
</tr>
<tr>
<td>69.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s4/I1</td>
</tr>
<tr>
<td>69.968</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s4/F</td>
</tr>
<tr>
<td>70.148</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n125_s1/I1</td>
</tr>
<tr>
<td>70.703</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n125_s1/F</td>
</tr>
<tr>
<td>71.104</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_10_s0/I0</td>
</tr>
<tr>
<td>71.475</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_10_s0/F</td>
</tr>
<tr>
<td>72.143</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 36.932, 51.858%; route: 34.062, 47.829%; tC2Q: 0.223, 0.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-61.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R19[5]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>DSP_R19[5]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
</tr>
<tr>
<td>2.086</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s574/I2</td>
</tr>
<tr>
<td>2.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s574/F</td>
</tr>
<tr>
<td>3.077</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s606/I2</td>
</tr>
<tr>
<td>3.448</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C47[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s606/F</td>
</tr>
<tr>
<td>3.699</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s517/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s517/F</td>
</tr>
<tr>
<td>4.609</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s533/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s533/F</td>
</tr>
<tr>
<td>5.806</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s692/I3</td>
</tr>
<tr>
<td>6.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s692/F</td>
</tr>
<tr>
<td>6.357</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I3</td>
</tr>
<tr>
<td>6.912</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>7.339</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s527/I1</td>
</tr>
<tr>
<td>7.909</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s527/F</td>
</tr>
<tr>
<td>7.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s488/I3</td>
</tr>
<tr>
<td>8.468</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R30C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s488/F</td>
</tr>
<tr>
<td>8.899</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s461/I3</td>
</tr>
<tr>
<td>9.416</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C48[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s461/F</td>
</tr>
<tr>
<td>9.826</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s484/I0</td>
</tr>
<tr>
<td>10.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s484/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s459/I2</td>
</tr>
<tr>
<td>11.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s459/F</td>
</tr>
<tr>
<td>11.485</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s453/I1</td>
</tr>
<tr>
<td>12.040</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s453/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s418/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s418/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s422/I2</td>
</tr>
<tr>
<td>14.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s422/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s434/I0</td>
</tr>
<tr>
<td>15.256</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s434/F</td>
</tr>
<tr>
<td>15.430</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s373/I0</td>
</tr>
<tr>
<td>15.985</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s373/F</td>
</tr>
<tr>
<td>16.421</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s329/I1</td>
</tr>
<tr>
<td>16.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s329/F</td>
</tr>
<tr>
<td>17.238</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s357/I2</td>
</tr>
<tr>
<td>17.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s357/F</td>
</tr>
<tr>
<td>18.306</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s355/I1</td>
</tr>
<tr>
<td>18.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s355/F</td>
</tr>
<tr>
<td>19.100</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s376/I1</td>
</tr>
<tr>
<td>19.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s376/F</td>
</tr>
<tr>
<td>19.901</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s334/I1</td>
</tr>
<tr>
<td>20.456</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s334/F</td>
</tr>
<tr>
<td>20.874</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s298/I0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s298/F</td>
</tr>
<tr>
<td>21.623</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s612/I3</td>
</tr>
<tr>
<td>22.140</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s612/F</td>
</tr>
<tr>
<td>22.550</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s304/I0</td>
</tr>
<tr>
<td>23.003</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s304/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s274/I1</td>
</tr>
<tr>
<td>24.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s274/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C50[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s260/I1</td>
</tr>
<tr>
<td>25.112</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C50[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s260/F</td>
</tr>
<tr>
<td>25.539</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s246/I1</td>
</tr>
<tr>
<td>26.094</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s246/F</td>
</tr>
<tr>
<td>26.526</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s215/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s215/F</td>
</tr>
<tr>
<td>27.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s218/I3</td>
</tr>
<tr>
<td>27.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s218/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s239/I0</td>
</tr>
<tr>
<td>28.556</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s239/F</td>
</tr>
<tr>
<td>28.983</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s197/I0</td>
</tr>
<tr>
<td>29.538</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s197/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s211/I0</td>
</tr>
<tr>
<td>30.675</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s211/F</td>
</tr>
<tr>
<td>30.676</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s178/I3</td>
</tr>
<tr>
<td>31.193</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s178/F</td>
</tr>
<tr>
<td>31.898</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s185/I0</td>
</tr>
<tr>
<td>32.453</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s185/F</td>
</tr>
<tr>
<td>33.133</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s176/I0</td>
</tr>
<tr>
<td>33.504</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s176/F</td>
</tr>
<tr>
<td>33.928</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s169/I0</td>
</tr>
<tr>
<td>34.498</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s169/F</td>
</tr>
<tr>
<td>34.675</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s165/I0</td>
</tr>
<tr>
<td>35.230</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s165/F</td>
</tr>
<tr>
<td>35.730</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s174/I2</td>
</tr>
<tr>
<td>36.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s174/F</td>
</tr>
<tr>
<td>36.584</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s176/I2</td>
</tr>
<tr>
<td>37.154</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s176/F</td>
</tr>
<tr>
<td>37.155</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s148/I1</td>
</tr>
<tr>
<td>37.672</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s148/F</td>
</tr>
<tr>
<td>38.090</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s125/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s125/F</td>
</tr>
<tr>
<td>38.873</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s598/I3</td>
</tr>
<tr>
<td>39.390</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s598/F</td>
</tr>
<tr>
<td>40.635</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s130/I1</td>
</tr>
<tr>
<td>41.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s130/F</td>
</tr>
<tr>
<td>41.809</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s138/I3</td>
</tr>
<tr>
<td>42.364</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s138/F</td>
</tr>
<tr>
<td>43.028</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s120/I1</td>
</tr>
<tr>
<td>43.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C51[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s120/F</td>
</tr>
<tr>
<td>43.678</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s120/I0</td>
</tr>
<tr>
<td>44.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s120/F</td>
</tr>
<tr>
<td>44.421</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s106/I1</td>
</tr>
<tr>
<td>44.976</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s106/F</td>
</tr>
<tr>
<td>45.693</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s86/I3</td>
</tr>
<tr>
<td>46.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R29C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s86/F</td>
</tr>
<tr>
<td>46.853</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I0</td>
</tr>
<tr>
<td>47.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>48.050</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s88/I0</td>
</tr>
<tr>
<td>48.567</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s88/F</td>
</tr>
<tr>
<td>48.996</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s74/I0</td>
</tr>
<tr>
<td>49.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s74/F</td>
</tr>
<tr>
<td>49.875</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s59/I0</td>
</tr>
<tr>
<td>50.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s59/F</td>
</tr>
<tr>
<td>50.653</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s70/I2</td>
</tr>
<tr>
<td>51.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s70/F</td>
</tr>
<tr>
<td>51.648</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s92/I0</td>
</tr>
<tr>
<td>52.218</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s92/F</td>
</tr>
<tr>
<td>52.391</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s76/I2</td>
</tr>
<tr>
<td>52.946</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s76/F</td>
</tr>
<tr>
<td>53.369</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s64/I1</td>
</tr>
<tr>
<td>53.822</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s64/F</td>
</tr>
<tr>
<td>54.346</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s47/I1</td>
</tr>
<tr>
<td>54.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s47/F</td>
</tr>
<tr>
<td>55.088</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s29/I0</td>
</tr>
<tr>
<td>55.541</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s29/F</td>
</tr>
<tr>
<td>56.074</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s18/I0</td>
</tr>
<tr>
<td>56.527</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s18/F</td>
</tr>
<tr>
<td>57.192</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s21/I1</td>
</tr>
<tr>
<td>57.645</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s21/F</td>
</tr>
<tr>
<td>58.315</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s14/I2</td>
</tr>
<tr>
<td>58.768</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s14/F</td>
</tr>
<tr>
<td>58.969</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s216/I0</td>
</tr>
<tr>
<td>59.486</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s216/F</td>
</tr>
<tr>
<td>59.989</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s25/I2</td>
</tr>
<tr>
<td>60.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s25/F</td>
</tr>
<tr>
<td>61.049</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/I3</td>
</tr>
<tr>
<td>61.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/F</td>
</tr>
<tr>
<td>61.964</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/I2</td>
</tr>
<tr>
<td>62.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/F</td>
</tr>
<tr>
<td>63.409</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s16/I0</td>
</tr>
<tr>
<td>63.862</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s16/F</td>
</tr>
<tr>
<td>64.540</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s17/I0</td>
</tr>
<tr>
<td>65.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s17/F</td>
</tr>
<tr>
<td>65.263</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s8/I1</td>
</tr>
<tr>
<td>65.818</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s8/F</td>
</tr>
<tr>
<td>66.502</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s3/I1</td>
</tr>
<tr>
<td>66.955</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s3/F</td>
</tr>
<tr>
<td>67.628</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s3/I1</td>
</tr>
<tr>
<td>68.183</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s3/F</td>
</tr>
<tr>
<td>68.615</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s11/I1</td>
</tr>
<tr>
<td>69.170</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s11/F</td>
</tr>
<tr>
<td>69.597</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s4/I1</td>
</tr>
<tr>
<td>69.968</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s4/F</td>
</tr>
<tr>
<td>70.148</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s1/I2</td>
</tr>
<tr>
<td>70.703</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s1/F</td>
</tr>
<tr>
<td>71.225</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_11_s0/I0</td>
</tr>
<tr>
<td>71.678</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_11_s0/F</td>
</tr>
<tr>
<td>72.075</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 37.014, 52.023%; route: 33.912, 47.664%; tC2Q: 0.223, 0.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-61.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R19[5]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>DSP_R19[5]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
</tr>
<tr>
<td>2.086</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s574/I2</td>
</tr>
<tr>
<td>2.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s574/F</td>
</tr>
<tr>
<td>3.077</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s606/I2</td>
</tr>
<tr>
<td>3.448</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C47[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s606/F</td>
</tr>
<tr>
<td>3.699</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s517/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s517/F</td>
</tr>
<tr>
<td>4.609</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s533/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s533/F</td>
</tr>
<tr>
<td>5.806</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s692/I3</td>
</tr>
<tr>
<td>6.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s692/F</td>
</tr>
<tr>
<td>6.357</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I3</td>
</tr>
<tr>
<td>6.912</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>7.339</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s527/I1</td>
</tr>
<tr>
<td>7.909</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s527/F</td>
</tr>
<tr>
<td>7.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s488/I3</td>
</tr>
<tr>
<td>8.468</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R30C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s488/F</td>
</tr>
<tr>
<td>8.899</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s461/I3</td>
</tr>
<tr>
<td>9.416</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C48[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s461/F</td>
</tr>
<tr>
<td>9.826</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s484/I0</td>
</tr>
<tr>
<td>10.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s484/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s459/I2</td>
</tr>
<tr>
<td>11.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s459/F</td>
</tr>
<tr>
<td>11.485</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s453/I1</td>
</tr>
<tr>
<td>12.040</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s453/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s418/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s418/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s422/I2</td>
</tr>
<tr>
<td>14.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s422/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s434/I0</td>
</tr>
<tr>
<td>15.256</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s434/F</td>
</tr>
<tr>
<td>15.430</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s373/I0</td>
</tr>
<tr>
<td>15.985</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s373/F</td>
</tr>
<tr>
<td>16.421</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s329/I1</td>
</tr>
<tr>
<td>16.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s329/F</td>
</tr>
<tr>
<td>17.238</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s357/I2</td>
</tr>
<tr>
<td>17.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s357/F</td>
</tr>
<tr>
<td>18.306</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s355/I1</td>
</tr>
<tr>
<td>18.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s355/F</td>
</tr>
<tr>
<td>19.100</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s376/I1</td>
</tr>
<tr>
<td>19.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s376/F</td>
</tr>
<tr>
<td>19.901</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s334/I1</td>
</tr>
<tr>
<td>20.456</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s334/F</td>
</tr>
<tr>
<td>20.874</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s298/I0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s298/F</td>
</tr>
<tr>
<td>21.623</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s612/I3</td>
</tr>
<tr>
<td>22.140</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s612/F</td>
</tr>
<tr>
<td>22.550</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s304/I0</td>
</tr>
<tr>
<td>23.003</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s304/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s274/I1</td>
</tr>
<tr>
<td>24.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s274/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C50[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s260/I1</td>
</tr>
<tr>
<td>25.112</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C50[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s260/F</td>
</tr>
<tr>
<td>25.539</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s246/I1</td>
</tr>
<tr>
<td>26.094</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s246/F</td>
</tr>
<tr>
<td>26.526</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s215/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s215/F</td>
</tr>
<tr>
<td>27.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s218/I3</td>
</tr>
<tr>
<td>27.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s218/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s239/I0</td>
</tr>
<tr>
<td>28.556</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s239/F</td>
</tr>
<tr>
<td>28.983</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s197/I0</td>
</tr>
<tr>
<td>29.538</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s197/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s211/I0</td>
</tr>
<tr>
<td>30.675</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s211/F</td>
</tr>
<tr>
<td>30.676</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s178/I3</td>
</tr>
<tr>
<td>31.193</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s178/F</td>
</tr>
<tr>
<td>31.898</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s185/I0</td>
</tr>
<tr>
<td>32.453</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s185/F</td>
</tr>
<tr>
<td>33.133</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s176/I0</td>
</tr>
<tr>
<td>33.504</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s176/F</td>
</tr>
<tr>
<td>33.928</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s169/I0</td>
</tr>
<tr>
<td>34.498</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s169/F</td>
</tr>
<tr>
<td>34.675</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s165/I0</td>
</tr>
<tr>
<td>35.230</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s165/F</td>
</tr>
<tr>
<td>35.730</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s174/I2</td>
</tr>
<tr>
<td>36.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s174/F</td>
</tr>
<tr>
<td>36.584</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s176/I2</td>
</tr>
<tr>
<td>37.154</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s176/F</td>
</tr>
<tr>
<td>37.155</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s148/I1</td>
</tr>
<tr>
<td>37.672</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s148/F</td>
</tr>
<tr>
<td>38.090</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s125/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s125/F</td>
</tr>
<tr>
<td>38.873</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s598/I3</td>
</tr>
<tr>
<td>39.390</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s598/F</td>
</tr>
<tr>
<td>40.635</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s130/I1</td>
</tr>
<tr>
<td>41.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s130/F</td>
</tr>
<tr>
<td>41.809</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s138/I3</td>
</tr>
<tr>
<td>42.364</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s138/F</td>
</tr>
<tr>
<td>43.028</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s120/I1</td>
</tr>
<tr>
<td>43.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C51[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s120/F</td>
</tr>
<tr>
<td>43.678</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s120/I0</td>
</tr>
<tr>
<td>44.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s120/F</td>
</tr>
<tr>
<td>44.421</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s106/I1</td>
</tr>
<tr>
<td>44.976</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s106/F</td>
</tr>
<tr>
<td>45.693</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s86/I3</td>
</tr>
<tr>
<td>46.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R29C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s86/F</td>
</tr>
<tr>
<td>46.853</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I0</td>
</tr>
<tr>
<td>47.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>48.050</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s88/I0</td>
</tr>
<tr>
<td>48.567</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s88/F</td>
</tr>
<tr>
<td>48.996</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s74/I0</td>
</tr>
<tr>
<td>49.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s74/F</td>
</tr>
<tr>
<td>49.875</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s59/I0</td>
</tr>
<tr>
<td>50.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s59/F</td>
</tr>
<tr>
<td>50.653</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s70/I2</td>
</tr>
<tr>
<td>51.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s70/F</td>
</tr>
<tr>
<td>51.648</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s92/I0</td>
</tr>
<tr>
<td>52.218</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s92/F</td>
</tr>
<tr>
<td>52.391</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s76/I2</td>
</tr>
<tr>
<td>52.946</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s76/F</td>
</tr>
<tr>
<td>53.369</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s64/I1</td>
</tr>
<tr>
<td>53.822</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s64/F</td>
</tr>
<tr>
<td>54.346</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s47/I1</td>
</tr>
<tr>
<td>54.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s47/F</td>
</tr>
<tr>
<td>55.088</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s29/I0</td>
</tr>
<tr>
<td>55.541</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s29/F</td>
</tr>
<tr>
<td>56.074</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s18/I0</td>
</tr>
<tr>
<td>56.527</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s18/F</td>
</tr>
<tr>
<td>57.192</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s21/I1</td>
</tr>
<tr>
<td>57.645</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s21/F</td>
</tr>
<tr>
<td>58.315</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s14/I2</td>
</tr>
<tr>
<td>58.768</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s14/F</td>
</tr>
<tr>
<td>58.969</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s216/I0</td>
</tr>
<tr>
<td>59.486</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s216/F</td>
</tr>
<tr>
<td>59.989</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s25/I2</td>
</tr>
<tr>
<td>60.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s25/F</td>
</tr>
<tr>
<td>61.049</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/I3</td>
</tr>
<tr>
<td>61.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/F</td>
</tr>
<tr>
<td>61.964</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/I2</td>
</tr>
<tr>
<td>62.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/F</td>
</tr>
<tr>
<td>63.409</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s16/I0</td>
</tr>
<tr>
<td>63.862</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s16/F</td>
</tr>
<tr>
<td>64.540</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s17/I0</td>
</tr>
<tr>
<td>65.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s17/F</td>
</tr>
<tr>
<td>65.263</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s8/I1</td>
</tr>
<tr>
<td>65.818</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s8/F</td>
</tr>
<tr>
<td>66.502</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s3/I1</td>
</tr>
<tr>
<td>66.955</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s3/F</td>
</tr>
<tr>
<td>67.628</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s3/I1</td>
</tr>
<tr>
<td>68.183</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s3/F</td>
</tr>
<tr>
<td>68.601</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s10/I3</td>
</tr>
<tr>
<td>69.054</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s10/F</td>
</tr>
<tr>
<td>69.483</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n128_s2/I0</td>
</tr>
<tr>
<td>70.032</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R16C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n128_s2/F</td>
</tr>
<tr>
<td>70.216</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n135_s1/I0</td>
</tr>
<tr>
<td>70.771</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n135_s1/F</td>
</tr>
<tr>
<td>70.793</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_5_s/I1</td>
</tr>
<tr>
<td>71.164</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_5_s/F</td>
</tr>
<tr>
<td>72.062</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 37.008, 52.024%; route: 33.906, 47.663%; tC2Q: 0.223, 0.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-61.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R19[5]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>DSP_R19[5]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
</tr>
<tr>
<td>2.086</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s574/I2</td>
</tr>
<tr>
<td>2.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s574/F</td>
</tr>
<tr>
<td>3.077</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s606/I2</td>
</tr>
<tr>
<td>3.448</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C47[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s606/F</td>
</tr>
<tr>
<td>3.699</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s517/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s517/F</td>
</tr>
<tr>
<td>4.609</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s533/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s533/F</td>
</tr>
<tr>
<td>5.806</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s692/I3</td>
</tr>
<tr>
<td>6.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s692/F</td>
</tr>
<tr>
<td>6.357</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I3</td>
</tr>
<tr>
<td>6.912</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>7.339</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s527/I1</td>
</tr>
<tr>
<td>7.909</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s527/F</td>
</tr>
<tr>
<td>7.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s488/I3</td>
</tr>
<tr>
<td>8.468</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R30C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s488/F</td>
</tr>
<tr>
<td>8.899</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s461/I3</td>
</tr>
<tr>
<td>9.416</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C48[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s461/F</td>
</tr>
<tr>
<td>9.826</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s484/I0</td>
</tr>
<tr>
<td>10.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s484/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s459/I2</td>
</tr>
<tr>
<td>11.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s459/F</td>
</tr>
<tr>
<td>11.485</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s453/I1</td>
</tr>
<tr>
<td>12.040</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s453/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s418/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s418/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s422/I2</td>
</tr>
<tr>
<td>14.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s422/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s434/I0</td>
</tr>
<tr>
<td>15.256</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s434/F</td>
</tr>
<tr>
<td>15.430</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s373/I0</td>
</tr>
<tr>
<td>15.985</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s373/F</td>
</tr>
<tr>
<td>16.421</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s329/I1</td>
</tr>
<tr>
<td>16.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s329/F</td>
</tr>
<tr>
<td>17.238</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s357/I2</td>
</tr>
<tr>
<td>17.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s357/F</td>
</tr>
<tr>
<td>18.306</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s355/I1</td>
</tr>
<tr>
<td>18.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s355/F</td>
</tr>
<tr>
<td>19.100</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s376/I1</td>
</tr>
<tr>
<td>19.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s376/F</td>
</tr>
<tr>
<td>19.901</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s334/I1</td>
</tr>
<tr>
<td>20.456</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s334/F</td>
</tr>
<tr>
<td>20.874</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s298/I0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s298/F</td>
</tr>
<tr>
<td>21.623</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s612/I3</td>
</tr>
<tr>
<td>22.140</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s612/F</td>
</tr>
<tr>
<td>22.550</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s304/I0</td>
</tr>
<tr>
<td>23.003</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s304/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s274/I1</td>
</tr>
<tr>
<td>24.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s274/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C50[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s260/I1</td>
</tr>
<tr>
<td>25.112</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C50[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s260/F</td>
</tr>
<tr>
<td>25.539</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s246/I1</td>
</tr>
<tr>
<td>26.094</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s246/F</td>
</tr>
<tr>
<td>26.526</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s215/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s215/F</td>
</tr>
<tr>
<td>27.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s218/I3</td>
</tr>
<tr>
<td>27.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s218/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s239/I0</td>
</tr>
<tr>
<td>28.556</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s239/F</td>
</tr>
<tr>
<td>28.983</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s197/I0</td>
</tr>
<tr>
<td>29.538</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s197/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s211/I0</td>
</tr>
<tr>
<td>30.675</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s211/F</td>
</tr>
<tr>
<td>30.676</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s178/I3</td>
</tr>
<tr>
<td>31.193</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s178/F</td>
</tr>
<tr>
<td>31.898</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s185/I0</td>
</tr>
<tr>
<td>32.453</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s185/F</td>
</tr>
<tr>
<td>33.133</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s176/I0</td>
</tr>
<tr>
<td>33.504</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s176/F</td>
</tr>
<tr>
<td>33.928</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s169/I0</td>
</tr>
<tr>
<td>34.498</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s169/F</td>
</tr>
<tr>
<td>34.675</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s165/I0</td>
</tr>
<tr>
<td>35.230</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s165/F</td>
</tr>
<tr>
<td>35.730</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s174/I2</td>
</tr>
<tr>
<td>36.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s174/F</td>
</tr>
<tr>
<td>36.584</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s176/I2</td>
</tr>
<tr>
<td>37.154</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s176/F</td>
</tr>
<tr>
<td>37.155</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s148/I1</td>
</tr>
<tr>
<td>37.672</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s148/F</td>
</tr>
<tr>
<td>38.090</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s125/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s125/F</td>
</tr>
<tr>
<td>38.873</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s598/I3</td>
</tr>
<tr>
<td>39.390</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s598/F</td>
</tr>
<tr>
<td>40.635</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s130/I1</td>
</tr>
<tr>
<td>41.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s130/F</td>
</tr>
<tr>
<td>41.809</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s138/I3</td>
</tr>
<tr>
<td>42.364</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s138/F</td>
</tr>
<tr>
<td>43.028</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s120/I1</td>
</tr>
<tr>
<td>43.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C51[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s120/F</td>
</tr>
<tr>
<td>43.678</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s120/I0</td>
</tr>
<tr>
<td>44.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s120/F</td>
</tr>
<tr>
<td>44.421</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s106/I1</td>
</tr>
<tr>
<td>44.976</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s106/F</td>
</tr>
<tr>
<td>45.693</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s86/I3</td>
</tr>
<tr>
<td>46.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R29C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s86/F</td>
</tr>
<tr>
<td>46.853</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I0</td>
</tr>
<tr>
<td>47.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>48.050</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s88/I0</td>
</tr>
<tr>
<td>48.567</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s88/F</td>
</tr>
<tr>
<td>48.996</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s74/I0</td>
</tr>
<tr>
<td>49.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s74/F</td>
</tr>
<tr>
<td>49.875</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s59/I0</td>
</tr>
<tr>
<td>50.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s59/F</td>
</tr>
<tr>
<td>50.653</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s70/I2</td>
</tr>
<tr>
<td>51.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s70/F</td>
</tr>
<tr>
<td>51.648</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s92/I0</td>
</tr>
<tr>
<td>52.218</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s92/F</td>
</tr>
<tr>
<td>52.391</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s76/I2</td>
</tr>
<tr>
<td>52.946</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s76/F</td>
</tr>
<tr>
<td>53.369</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s64/I1</td>
</tr>
<tr>
<td>53.822</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s64/F</td>
</tr>
<tr>
<td>54.346</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s47/I1</td>
</tr>
<tr>
<td>54.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s47/F</td>
</tr>
<tr>
<td>55.088</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s29/I0</td>
</tr>
<tr>
<td>55.541</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s29/F</td>
</tr>
<tr>
<td>56.074</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s18/I0</td>
</tr>
<tr>
<td>56.527</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s18/F</td>
</tr>
<tr>
<td>57.192</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s21/I1</td>
</tr>
<tr>
<td>57.645</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s21/F</td>
</tr>
<tr>
<td>58.315</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s14/I2</td>
</tr>
<tr>
<td>58.768</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s14/F</td>
</tr>
<tr>
<td>58.969</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s216/I0</td>
</tr>
<tr>
<td>59.486</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s216/F</td>
</tr>
<tr>
<td>59.989</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s25/I2</td>
</tr>
<tr>
<td>60.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s25/F</td>
</tr>
<tr>
<td>61.049</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/I3</td>
</tr>
<tr>
<td>61.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/F</td>
</tr>
<tr>
<td>61.964</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/I2</td>
</tr>
<tr>
<td>62.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/F</td>
</tr>
<tr>
<td>63.409</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s16/I0</td>
</tr>
<tr>
<td>63.862</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s16/F</td>
</tr>
<tr>
<td>64.540</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s17/I0</td>
</tr>
<tr>
<td>65.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s17/F</td>
</tr>
<tr>
<td>65.263</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s8/I1</td>
</tr>
<tr>
<td>65.818</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s8/F</td>
</tr>
<tr>
<td>66.502</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s3/I1</td>
</tr>
<tr>
<td>66.955</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s3/F</td>
</tr>
<tr>
<td>67.628</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s3/I1</td>
</tr>
<tr>
<td>68.183</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s3/F</td>
</tr>
<tr>
<td>68.601</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s10/I3</td>
</tr>
<tr>
<td>69.054</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s10/F</td>
</tr>
<tr>
<td>69.483</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n128_s2/I0</td>
</tr>
<tr>
<td>70.032</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R16C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n128_s2/F</td>
</tr>
<tr>
<td>70.216</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n135_s1/I0</td>
</tr>
<tr>
<td>70.771</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n135_s1/F</td>
</tr>
<tr>
<td>70.793</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C48[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s/I0</td>
</tr>
<tr>
<td>71.164</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C48[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s/F</td>
</tr>
<tr>
<td>72.062</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 37.008, 52.024%; route: 33.906, 47.663%; tC2Q: 0.223, 0.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-61.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R19[5]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>DSP_R19[5]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
</tr>
<tr>
<td>2.086</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s574/I2</td>
</tr>
<tr>
<td>2.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s574/F</td>
</tr>
<tr>
<td>3.077</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s606/I2</td>
</tr>
<tr>
<td>3.448</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C47[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s606/F</td>
</tr>
<tr>
<td>3.699</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s517/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s517/F</td>
</tr>
<tr>
<td>4.609</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s533/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s533/F</td>
</tr>
<tr>
<td>5.806</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s692/I3</td>
</tr>
<tr>
<td>6.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s692/F</td>
</tr>
<tr>
<td>6.357</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I3</td>
</tr>
<tr>
<td>6.912</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>7.339</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s527/I1</td>
</tr>
<tr>
<td>7.909</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s527/F</td>
</tr>
<tr>
<td>7.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s488/I3</td>
</tr>
<tr>
<td>8.468</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R30C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s488/F</td>
</tr>
<tr>
<td>8.899</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s461/I3</td>
</tr>
<tr>
<td>9.416</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C48[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s461/F</td>
</tr>
<tr>
<td>9.826</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s484/I0</td>
</tr>
<tr>
<td>10.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s484/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s459/I2</td>
</tr>
<tr>
<td>11.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s459/F</td>
</tr>
<tr>
<td>11.485</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s453/I1</td>
</tr>
<tr>
<td>12.040</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s453/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s418/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s418/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s422/I2</td>
</tr>
<tr>
<td>14.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s422/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s434/I0</td>
</tr>
<tr>
<td>15.256</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s434/F</td>
</tr>
<tr>
<td>15.430</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s373/I0</td>
</tr>
<tr>
<td>15.985</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s373/F</td>
</tr>
<tr>
<td>16.421</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s329/I1</td>
</tr>
<tr>
<td>16.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s329/F</td>
</tr>
<tr>
<td>17.238</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s357/I2</td>
</tr>
<tr>
<td>17.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s357/F</td>
</tr>
<tr>
<td>18.306</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s355/I1</td>
</tr>
<tr>
<td>18.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s355/F</td>
</tr>
<tr>
<td>19.100</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s376/I1</td>
</tr>
<tr>
<td>19.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s376/F</td>
</tr>
<tr>
<td>19.901</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s334/I1</td>
</tr>
<tr>
<td>20.456</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s334/F</td>
</tr>
<tr>
<td>20.874</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s298/I0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s298/F</td>
</tr>
<tr>
<td>21.623</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s612/I3</td>
</tr>
<tr>
<td>22.140</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s612/F</td>
</tr>
<tr>
<td>22.550</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s304/I0</td>
</tr>
<tr>
<td>23.003</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s304/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s274/I1</td>
</tr>
<tr>
<td>24.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s274/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C50[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s260/I1</td>
</tr>
<tr>
<td>25.112</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C50[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s260/F</td>
</tr>
<tr>
<td>25.539</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s246/I1</td>
</tr>
<tr>
<td>26.094</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s246/F</td>
</tr>
<tr>
<td>26.526</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s215/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s215/F</td>
</tr>
<tr>
<td>27.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s218/I3</td>
</tr>
<tr>
<td>27.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s218/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s239/I0</td>
</tr>
<tr>
<td>28.556</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s239/F</td>
</tr>
<tr>
<td>28.983</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s197/I0</td>
</tr>
<tr>
<td>29.538</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s197/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s211/I0</td>
</tr>
<tr>
<td>30.675</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s211/F</td>
</tr>
<tr>
<td>30.676</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s178/I3</td>
</tr>
<tr>
<td>31.193</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s178/F</td>
</tr>
<tr>
<td>31.898</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s185/I0</td>
</tr>
<tr>
<td>32.453</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s185/F</td>
</tr>
<tr>
<td>33.133</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s176/I0</td>
</tr>
<tr>
<td>33.504</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s176/F</td>
</tr>
<tr>
<td>33.928</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s169/I0</td>
</tr>
<tr>
<td>34.498</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s169/F</td>
</tr>
<tr>
<td>34.675</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s165/I0</td>
</tr>
<tr>
<td>35.230</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s165/F</td>
</tr>
<tr>
<td>35.730</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s174/I2</td>
</tr>
<tr>
<td>36.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s174/F</td>
</tr>
<tr>
<td>36.584</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s176/I2</td>
</tr>
<tr>
<td>37.154</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s176/F</td>
</tr>
<tr>
<td>37.155</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s148/I1</td>
</tr>
<tr>
<td>37.672</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s148/F</td>
</tr>
<tr>
<td>38.090</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s125/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s125/F</td>
</tr>
<tr>
<td>38.873</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s598/I3</td>
</tr>
<tr>
<td>39.390</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s598/F</td>
</tr>
<tr>
<td>40.635</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s130/I1</td>
</tr>
<tr>
<td>41.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s130/F</td>
</tr>
<tr>
<td>41.809</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s138/I3</td>
</tr>
<tr>
<td>42.364</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s138/F</td>
</tr>
<tr>
<td>43.028</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s120/I1</td>
</tr>
<tr>
<td>43.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C51[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s120/F</td>
</tr>
<tr>
<td>43.678</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s120/I0</td>
</tr>
<tr>
<td>44.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s120/F</td>
</tr>
<tr>
<td>44.421</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s106/I1</td>
</tr>
<tr>
<td>44.976</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s106/F</td>
</tr>
<tr>
<td>45.693</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s86/I3</td>
</tr>
<tr>
<td>46.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R29C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s86/F</td>
</tr>
<tr>
<td>46.853</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I0</td>
</tr>
<tr>
<td>47.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>48.050</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s88/I0</td>
</tr>
<tr>
<td>48.567</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s88/F</td>
</tr>
<tr>
<td>48.996</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s74/I0</td>
</tr>
<tr>
<td>49.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s74/F</td>
</tr>
<tr>
<td>49.875</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s59/I0</td>
</tr>
<tr>
<td>50.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s59/F</td>
</tr>
<tr>
<td>50.653</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s70/I2</td>
</tr>
<tr>
<td>51.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s70/F</td>
</tr>
<tr>
<td>51.648</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s92/I0</td>
</tr>
<tr>
<td>52.218</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s92/F</td>
</tr>
<tr>
<td>52.391</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s76/I2</td>
</tr>
<tr>
<td>52.946</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s76/F</td>
</tr>
<tr>
<td>53.369</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s64/I1</td>
</tr>
<tr>
<td>53.822</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s64/F</td>
</tr>
<tr>
<td>54.346</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s47/I1</td>
</tr>
<tr>
<td>54.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s47/F</td>
</tr>
<tr>
<td>55.088</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s29/I0</td>
</tr>
<tr>
<td>55.541</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s29/F</td>
</tr>
<tr>
<td>56.074</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s18/I0</td>
</tr>
<tr>
<td>56.527</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s18/F</td>
</tr>
<tr>
<td>57.192</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s21/I1</td>
</tr>
<tr>
<td>57.645</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s21/F</td>
</tr>
<tr>
<td>58.315</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s14/I2</td>
</tr>
<tr>
<td>58.768</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s14/F</td>
</tr>
<tr>
<td>58.969</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s216/I0</td>
</tr>
<tr>
<td>59.486</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s216/F</td>
</tr>
<tr>
<td>59.989</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s25/I2</td>
</tr>
<tr>
<td>60.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s25/F</td>
</tr>
<tr>
<td>61.049</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/I3</td>
</tr>
<tr>
<td>61.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/F</td>
</tr>
<tr>
<td>61.964</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/I2</td>
</tr>
<tr>
<td>62.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/F</td>
</tr>
<tr>
<td>63.409</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s16/I0</td>
</tr>
<tr>
<td>63.862</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s16/F</td>
</tr>
<tr>
<td>64.540</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s17/I0</td>
</tr>
<tr>
<td>65.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s17/F</td>
</tr>
<tr>
<td>65.263</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s8/I1</td>
</tr>
<tr>
<td>65.818</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s8/F</td>
</tr>
<tr>
<td>66.502</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s3/I1</td>
</tr>
<tr>
<td>66.955</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s3/F</td>
</tr>
<tr>
<td>67.628</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s3/I1</td>
</tr>
<tr>
<td>68.183</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s3/F</td>
</tr>
<tr>
<td>68.601</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s10/I3</td>
</tr>
<tr>
<td>69.054</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s10/F</td>
</tr>
<tr>
<td>69.483</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s5/I0</td>
</tr>
<tr>
<td>70.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s5/F</td>
</tr>
<tr>
<td>70.227</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_9_s1/I2</td>
</tr>
<tr>
<td>70.598</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_9_s1/F</td>
</tr>
<tr>
<td>70.845</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_9_s/I1</td>
</tr>
<tr>
<td>71.400</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_9_s/F</td>
</tr>
<tr>
<td>72.056</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 37.029, 52.058%; route: 33.878, 47.629%; tC2Q: 0.223, 0.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-61.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R19[5]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>DSP_R19[5]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
</tr>
<tr>
<td>2.086</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s574/I2</td>
</tr>
<tr>
<td>2.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s574/F</td>
</tr>
<tr>
<td>3.077</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s606/I2</td>
</tr>
<tr>
<td>3.448</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C47[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s606/F</td>
</tr>
<tr>
<td>3.699</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s517/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s517/F</td>
</tr>
<tr>
<td>4.609</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s533/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s533/F</td>
</tr>
<tr>
<td>5.806</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s692/I3</td>
</tr>
<tr>
<td>6.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s692/F</td>
</tr>
<tr>
<td>6.357</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I3</td>
</tr>
<tr>
<td>6.912</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>7.339</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s527/I1</td>
</tr>
<tr>
<td>7.909</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s527/F</td>
</tr>
<tr>
<td>7.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s488/I3</td>
</tr>
<tr>
<td>8.468</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R30C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s488/F</td>
</tr>
<tr>
<td>8.899</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s461/I3</td>
</tr>
<tr>
<td>9.416</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C48[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s461/F</td>
</tr>
<tr>
<td>9.826</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s484/I0</td>
</tr>
<tr>
<td>10.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s484/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s459/I2</td>
</tr>
<tr>
<td>11.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s459/F</td>
</tr>
<tr>
<td>11.485</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s453/I1</td>
</tr>
<tr>
<td>12.040</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s453/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s418/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s418/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s422/I2</td>
</tr>
<tr>
<td>14.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s422/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s434/I0</td>
</tr>
<tr>
<td>15.256</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s434/F</td>
</tr>
<tr>
<td>15.430</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s373/I0</td>
</tr>
<tr>
<td>15.985</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s373/F</td>
</tr>
<tr>
<td>16.421</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s329/I1</td>
</tr>
<tr>
<td>16.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s329/F</td>
</tr>
<tr>
<td>17.238</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s357/I2</td>
</tr>
<tr>
<td>17.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s357/F</td>
</tr>
<tr>
<td>18.306</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s355/I1</td>
</tr>
<tr>
<td>18.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s355/F</td>
</tr>
<tr>
<td>19.100</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s376/I1</td>
</tr>
<tr>
<td>19.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s376/F</td>
</tr>
<tr>
<td>19.901</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s334/I1</td>
</tr>
<tr>
<td>20.456</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s334/F</td>
</tr>
<tr>
<td>20.874</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s298/I0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s298/F</td>
</tr>
<tr>
<td>21.623</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s612/I3</td>
</tr>
<tr>
<td>22.140</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s612/F</td>
</tr>
<tr>
<td>22.550</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s304/I0</td>
</tr>
<tr>
<td>23.003</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s304/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s274/I1</td>
</tr>
<tr>
<td>24.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s274/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C50[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s260/I1</td>
</tr>
<tr>
<td>25.112</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C50[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s260/F</td>
</tr>
<tr>
<td>25.539</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s246/I1</td>
</tr>
<tr>
<td>26.094</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s246/F</td>
</tr>
<tr>
<td>26.526</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s215/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s215/F</td>
</tr>
<tr>
<td>27.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s218/I3</td>
</tr>
<tr>
<td>27.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s218/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s239/I0</td>
</tr>
<tr>
<td>28.556</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s239/F</td>
</tr>
<tr>
<td>28.983</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s197/I0</td>
</tr>
<tr>
<td>29.538</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s197/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s211/I0</td>
</tr>
<tr>
<td>30.675</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s211/F</td>
</tr>
<tr>
<td>30.676</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s178/I3</td>
</tr>
<tr>
<td>31.193</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s178/F</td>
</tr>
<tr>
<td>31.898</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s185/I0</td>
</tr>
<tr>
<td>32.453</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s185/F</td>
</tr>
<tr>
<td>33.133</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s176/I0</td>
</tr>
<tr>
<td>33.504</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s176/F</td>
</tr>
<tr>
<td>33.928</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s169/I0</td>
</tr>
<tr>
<td>34.498</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s169/F</td>
</tr>
<tr>
<td>34.675</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s165/I0</td>
</tr>
<tr>
<td>35.230</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s165/F</td>
</tr>
<tr>
<td>35.730</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s174/I2</td>
</tr>
<tr>
<td>36.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s174/F</td>
</tr>
<tr>
<td>36.584</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s176/I2</td>
</tr>
<tr>
<td>37.154</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s176/F</td>
</tr>
<tr>
<td>37.155</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s148/I1</td>
</tr>
<tr>
<td>37.672</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s148/F</td>
</tr>
<tr>
<td>38.090</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s125/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s125/F</td>
</tr>
<tr>
<td>38.873</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s598/I3</td>
</tr>
<tr>
<td>39.390</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s598/F</td>
</tr>
<tr>
<td>40.635</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s130/I1</td>
</tr>
<tr>
<td>41.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s130/F</td>
</tr>
<tr>
<td>41.809</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s138/I3</td>
</tr>
<tr>
<td>42.364</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s138/F</td>
</tr>
<tr>
<td>43.028</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s120/I1</td>
</tr>
<tr>
<td>43.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C51[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s120/F</td>
</tr>
<tr>
<td>43.678</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s120/I0</td>
</tr>
<tr>
<td>44.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s120/F</td>
</tr>
<tr>
<td>44.421</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s106/I1</td>
</tr>
<tr>
<td>44.976</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s106/F</td>
</tr>
<tr>
<td>45.693</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s86/I3</td>
</tr>
<tr>
<td>46.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R29C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s86/F</td>
</tr>
<tr>
<td>46.853</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I0</td>
</tr>
<tr>
<td>47.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>48.050</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s88/I0</td>
</tr>
<tr>
<td>48.567</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s88/F</td>
</tr>
<tr>
<td>48.996</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s74/I0</td>
</tr>
<tr>
<td>49.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s74/F</td>
</tr>
<tr>
<td>49.875</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s59/I0</td>
</tr>
<tr>
<td>50.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s59/F</td>
</tr>
<tr>
<td>50.653</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s70/I2</td>
</tr>
<tr>
<td>51.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s70/F</td>
</tr>
<tr>
<td>51.648</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s92/I0</td>
</tr>
<tr>
<td>52.218</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s92/F</td>
</tr>
<tr>
<td>52.391</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s76/I2</td>
</tr>
<tr>
<td>52.946</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s76/F</td>
</tr>
<tr>
<td>53.369</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s64/I1</td>
</tr>
<tr>
<td>53.822</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s64/F</td>
</tr>
<tr>
<td>54.346</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s47/I1</td>
</tr>
<tr>
<td>54.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s47/F</td>
</tr>
<tr>
<td>55.088</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s29/I0</td>
</tr>
<tr>
<td>55.541</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s29/F</td>
</tr>
<tr>
<td>56.074</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s18/I0</td>
</tr>
<tr>
<td>56.527</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s18/F</td>
</tr>
<tr>
<td>57.192</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s21/I1</td>
</tr>
<tr>
<td>57.645</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s21/F</td>
</tr>
<tr>
<td>58.315</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s14/I2</td>
</tr>
<tr>
<td>58.768</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s14/F</td>
</tr>
<tr>
<td>58.969</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s216/I0</td>
</tr>
<tr>
<td>59.486</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s216/F</td>
</tr>
<tr>
<td>59.989</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s25/I2</td>
</tr>
<tr>
<td>60.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s25/F</td>
</tr>
<tr>
<td>61.049</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/I3</td>
</tr>
<tr>
<td>61.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/F</td>
</tr>
<tr>
<td>61.964</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/I2</td>
</tr>
<tr>
<td>62.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/F</td>
</tr>
<tr>
<td>63.409</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s16/I0</td>
</tr>
<tr>
<td>63.862</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s16/F</td>
</tr>
<tr>
<td>64.540</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s17/I0</td>
</tr>
<tr>
<td>65.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s17/F</td>
</tr>
<tr>
<td>65.263</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s8/I1</td>
</tr>
<tr>
<td>65.818</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s8/F</td>
</tr>
<tr>
<td>66.502</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s3/I1</td>
</tr>
<tr>
<td>66.955</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s3/F</td>
</tr>
<tr>
<td>67.628</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s3/I1</td>
</tr>
<tr>
<td>68.183</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s3/F</td>
</tr>
<tr>
<td>68.601</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s10/I3</td>
</tr>
<tr>
<td>69.054</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s10/F</td>
</tr>
<tr>
<td>69.483</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n128_s2/I0</td>
</tr>
<tr>
<td>70.032</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R16C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n128_s2/F</td>
</tr>
<tr>
<td>70.216</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n135_s1/I0</td>
</tr>
<tr>
<td>70.786</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R15C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n135_s1/F</td>
</tr>
<tr>
<td>70.964</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_1_s/I1</td>
</tr>
<tr>
<td>71.519</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_1_s/F</td>
</tr>
<tr>
<td>72.037</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 37.207, 52.323%; route: 33.681, 47.364%; tC2Q: 0.223, 0.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-61.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R19[5]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>DSP_R19[5]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
</tr>
<tr>
<td>2.086</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s574/I2</td>
</tr>
<tr>
<td>2.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s574/F</td>
</tr>
<tr>
<td>3.077</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s606/I2</td>
</tr>
<tr>
<td>3.448</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C47[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s606/F</td>
</tr>
<tr>
<td>3.699</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s517/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s517/F</td>
</tr>
<tr>
<td>4.609</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s533/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s533/F</td>
</tr>
<tr>
<td>5.806</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s692/I3</td>
</tr>
<tr>
<td>6.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s692/F</td>
</tr>
<tr>
<td>6.357</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I3</td>
</tr>
<tr>
<td>6.912</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>7.339</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s527/I1</td>
</tr>
<tr>
<td>7.909</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s527/F</td>
</tr>
<tr>
<td>7.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s488/I3</td>
</tr>
<tr>
<td>8.468</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R30C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s488/F</td>
</tr>
<tr>
<td>8.899</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s461/I3</td>
</tr>
<tr>
<td>9.416</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C48[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s461/F</td>
</tr>
<tr>
<td>9.826</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s484/I0</td>
</tr>
<tr>
<td>10.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s484/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s459/I2</td>
</tr>
<tr>
<td>11.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s459/F</td>
</tr>
<tr>
<td>11.485</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s453/I1</td>
</tr>
<tr>
<td>12.040</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s453/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s418/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s418/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s422/I2</td>
</tr>
<tr>
<td>14.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s422/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s434/I0</td>
</tr>
<tr>
<td>15.256</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s434/F</td>
</tr>
<tr>
<td>15.430</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s373/I0</td>
</tr>
<tr>
<td>15.985</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s373/F</td>
</tr>
<tr>
<td>16.421</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s329/I1</td>
</tr>
<tr>
<td>16.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s329/F</td>
</tr>
<tr>
<td>17.238</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s357/I2</td>
</tr>
<tr>
<td>17.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s357/F</td>
</tr>
<tr>
<td>18.306</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s355/I1</td>
</tr>
<tr>
<td>18.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s355/F</td>
</tr>
<tr>
<td>19.100</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s376/I1</td>
</tr>
<tr>
<td>19.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s376/F</td>
</tr>
<tr>
<td>19.901</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s334/I1</td>
</tr>
<tr>
<td>20.456</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s334/F</td>
</tr>
<tr>
<td>20.874</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s298/I0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s298/F</td>
</tr>
<tr>
<td>21.623</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s612/I3</td>
</tr>
<tr>
<td>22.140</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s612/F</td>
</tr>
<tr>
<td>22.550</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s304/I0</td>
</tr>
<tr>
<td>23.003</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s304/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s274/I1</td>
</tr>
<tr>
<td>24.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s274/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C50[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s260/I1</td>
</tr>
<tr>
<td>25.112</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C50[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s260/F</td>
</tr>
<tr>
<td>25.539</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s246/I1</td>
</tr>
<tr>
<td>26.094</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s246/F</td>
</tr>
<tr>
<td>26.526</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s215/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s215/F</td>
</tr>
<tr>
<td>27.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s218/I3</td>
</tr>
<tr>
<td>27.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s218/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s239/I0</td>
</tr>
<tr>
<td>28.556</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s239/F</td>
</tr>
<tr>
<td>28.983</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s197/I0</td>
</tr>
<tr>
<td>29.538</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s197/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s211/I0</td>
</tr>
<tr>
<td>30.675</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s211/F</td>
</tr>
<tr>
<td>30.676</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s178/I3</td>
</tr>
<tr>
<td>31.193</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s178/F</td>
</tr>
<tr>
<td>31.898</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s185/I0</td>
</tr>
<tr>
<td>32.453</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s185/F</td>
</tr>
<tr>
<td>33.133</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s176/I0</td>
</tr>
<tr>
<td>33.504</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s176/F</td>
</tr>
<tr>
<td>33.928</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s169/I0</td>
</tr>
<tr>
<td>34.498</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s169/F</td>
</tr>
<tr>
<td>34.675</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s165/I0</td>
</tr>
<tr>
<td>35.230</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s165/F</td>
</tr>
<tr>
<td>35.730</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s174/I2</td>
</tr>
<tr>
<td>36.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s174/F</td>
</tr>
<tr>
<td>36.584</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s176/I2</td>
</tr>
<tr>
<td>37.154</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s176/F</td>
</tr>
<tr>
<td>37.155</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s148/I1</td>
</tr>
<tr>
<td>37.672</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s148/F</td>
</tr>
<tr>
<td>38.090</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s125/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s125/F</td>
</tr>
<tr>
<td>38.873</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s598/I3</td>
</tr>
<tr>
<td>39.390</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s598/F</td>
</tr>
<tr>
<td>40.635</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s130/I1</td>
</tr>
<tr>
<td>41.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s130/F</td>
</tr>
<tr>
<td>41.809</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s138/I3</td>
</tr>
<tr>
<td>42.364</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s138/F</td>
</tr>
<tr>
<td>43.028</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s120/I1</td>
</tr>
<tr>
<td>43.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C51[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s120/F</td>
</tr>
<tr>
<td>43.678</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s120/I0</td>
</tr>
<tr>
<td>44.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s120/F</td>
</tr>
<tr>
<td>44.421</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s106/I1</td>
</tr>
<tr>
<td>44.976</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s106/F</td>
</tr>
<tr>
<td>45.693</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s86/I3</td>
</tr>
<tr>
<td>46.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R29C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s86/F</td>
</tr>
<tr>
<td>46.853</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I0</td>
</tr>
<tr>
<td>47.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>48.050</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s88/I0</td>
</tr>
<tr>
<td>48.567</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s88/F</td>
</tr>
<tr>
<td>48.996</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s74/I0</td>
</tr>
<tr>
<td>49.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s74/F</td>
</tr>
<tr>
<td>49.875</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s59/I0</td>
</tr>
<tr>
<td>50.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s59/F</td>
</tr>
<tr>
<td>50.653</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s70/I2</td>
</tr>
<tr>
<td>51.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s70/F</td>
</tr>
<tr>
<td>51.648</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s92/I0</td>
</tr>
<tr>
<td>52.218</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s92/F</td>
</tr>
<tr>
<td>52.391</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s76/I2</td>
</tr>
<tr>
<td>52.946</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s76/F</td>
</tr>
<tr>
<td>53.369</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s64/I1</td>
</tr>
<tr>
<td>53.822</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s64/F</td>
</tr>
<tr>
<td>54.346</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s47/I1</td>
</tr>
<tr>
<td>54.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s47/F</td>
</tr>
<tr>
<td>55.088</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s29/I0</td>
</tr>
<tr>
<td>55.541</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s29/F</td>
</tr>
<tr>
<td>56.074</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s18/I0</td>
</tr>
<tr>
<td>56.527</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s18/F</td>
</tr>
<tr>
<td>57.192</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s21/I1</td>
</tr>
<tr>
<td>57.645</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s21/F</td>
</tr>
<tr>
<td>58.315</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s14/I2</td>
</tr>
<tr>
<td>58.768</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s14/F</td>
</tr>
<tr>
<td>58.969</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s216/I0</td>
</tr>
<tr>
<td>59.486</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s216/F</td>
</tr>
<tr>
<td>59.989</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s25/I2</td>
</tr>
<tr>
<td>60.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s25/F</td>
</tr>
<tr>
<td>61.049</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/I3</td>
</tr>
<tr>
<td>61.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/F</td>
</tr>
<tr>
<td>61.964</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/I2</td>
</tr>
<tr>
<td>62.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/F</td>
</tr>
<tr>
<td>63.409</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s16/I0</td>
</tr>
<tr>
<td>63.862</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s16/F</td>
</tr>
<tr>
<td>64.540</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s17/I0</td>
</tr>
<tr>
<td>65.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s17/F</td>
</tr>
<tr>
<td>65.263</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s8/I1</td>
</tr>
<tr>
<td>65.818</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s8/F</td>
</tr>
<tr>
<td>66.502</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s3/I1</td>
</tr>
<tr>
<td>66.955</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s3/F</td>
</tr>
<tr>
<td>67.628</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s3/I1</td>
</tr>
<tr>
<td>68.183</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s3/F</td>
</tr>
<tr>
<td>68.601</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s10/I3</td>
</tr>
<tr>
<td>69.054</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s10/F</td>
</tr>
<tr>
<td>69.483</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n128_s2/I0</td>
</tr>
<tr>
<td>70.032</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R16C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n128_s2/F</td>
</tr>
<tr>
<td>70.210</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s1/I0</td>
</tr>
<tr>
<td>70.581</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C48[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s1/F</td>
</tr>
<tr>
<td>71.241</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_6_s0/I0</td>
</tr>
<tr>
<td>71.612</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_6_s0/F</td>
</tr>
<tr>
<td>72.025</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 36.824, 51.792%; route: 34.052, 47.894%; tC2Q: 0.223, 0.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-61.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R19[5]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>DSP_R19[5]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
</tr>
<tr>
<td>2.086</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s574/I2</td>
</tr>
<tr>
<td>2.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s574/F</td>
</tr>
<tr>
<td>3.077</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s606/I2</td>
</tr>
<tr>
<td>3.448</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C47[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s606/F</td>
</tr>
<tr>
<td>3.699</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s517/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s517/F</td>
</tr>
<tr>
<td>4.609</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s533/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s533/F</td>
</tr>
<tr>
<td>5.806</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s692/I3</td>
</tr>
<tr>
<td>6.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s692/F</td>
</tr>
<tr>
<td>6.357</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I3</td>
</tr>
<tr>
<td>6.912</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>7.339</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s527/I1</td>
</tr>
<tr>
<td>7.909</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s527/F</td>
</tr>
<tr>
<td>7.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s488/I3</td>
</tr>
<tr>
<td>8.468</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R30C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s488/F</td>
</tr>
<tr>
<td>8.899</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s461/I3</td>
</tr>
<tr>
<td>9.416</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C48[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s461/F</td>
</tr>
<tr>
<td>9.826</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s484/I0</td>
</tr>
<tr>
<td>10.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s484/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s459/I2</td>
</tr>
<tr>
<td>11.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s459/F</td>
</tr>
<tr>
<td>11.485</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s453/I1</td>
</tr>
<tr>
<td>12.040</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s453/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s418/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s418/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s422/I2</td>
</tr>
<tr>
<td>14.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s422/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s434/I0</td>
</tr>
<tr>
<td>15.256</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s434/F</td>
</tr>
<tr>
<td>15.430</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s373/I0</td>
</tr>
<tr>
<td>15.985</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s373/F</td>
</tr>
<tr>
<td>16.421</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s329/I1</td>
</tr>
<tr>
<td>16.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s329/F</td>
</tr>
<tr>
<td>17.238</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s357/I2</td>
</tr>
<tr>
<td>17.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s357/F</td>
</tr>
<tr>
<td>18.306</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s355/I1</td>
</tr>
<tr>
<td>18.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s355/F</td>
</tr>
<tr>
<td>19.100</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s376/I1</td>
</tr>
<tr>
<td>19.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s376/F</td>
</tr>
<tr>
<td>19.901</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s334/I1</td>
</tr>
<tr>
<td>20.456</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s334/F</td>
</tr>
<tr>
<td>20.874</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s298/I0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s298/F</td>
</tr>
<tr>
<td>21.623</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s612/I3</td>
</tr>
<tr>
<td>22.140</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s612/F</td>
</tr>
<tr>
<td>22.550</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s304/I0</td>
</tr>
<tr>
<td>23.003</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s304/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s274/I1</td>
</tr>
<tr>
<td>24.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s274/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C50[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s260/I1</td>
</tr>
<tr>
<td>25.112</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C50[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s260/F</td>
</tr>
<tr>
<td>25.539</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s246/I1</td>
</tr>
<tr>
<td>26.094</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s246/F</td>
</tr>
<tr>
<td>26.526</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s215/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s215/F</td>
</tr>
<tr>
<td>27.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s218/I3</td>
</tr>
<tr>
<td>27.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s218/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s239/I0</td>
</tr>
<tr>
<td>28.556</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s239/F</td>
</tr>
<tr>
<td>28.983</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s197/I0</td>
</tr>
<tr>
<td>29.538</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s197/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s211/I0</td>
</tr>
<tr>
<td>30.675</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s211/F</td>
</tr>
<tr>
<td>30.676</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s178/I3</td>
</tr>
<tr>
<td>31.193</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s178/F</td>
</tr>
<tr>
<td>31.898</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s185/I0</td>
</tr>
<tr>
<td>32.453</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s185/F</td>
</tr>
<tr>
<td>33.133</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s176/I0</td>
</tr>
<tr>
<td>33.504</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s176/F</td>
</tr>
<tr>
<td>33.928</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s169/I0</td>
</tr>
<tr>
<td>34.498</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s169/F</td>
</tr>
<tr>
<td>34.675</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s165/I0</td>
</tr>
<tr>
<td>35.230</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s165/F</td>
</tr>
<tr>
<td>35.730</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s174/I2</td>
</tr>
<tr>
<td>36.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s174/F</td>
</tr>
<tr>
<td>36.584</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s176/I2</td>
</tr>
<tr>
<td>37.154</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s176/F</td>
</tr>
<tr>
<td>37.155</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s148/I1</td>
</tr>
<tr>
<td>37.672</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s148/F</td>
</tr>
<tr>
<td>38.090</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s125/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s125/F</td>
</tr>
<tr>
<td>38.873</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s598/I3</td>
</tr>
<tr>
<td>39.390</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s598/F</td>
</tr>
<tr>
<td>40.635</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s130/I1</td>
</tr>
<tr>
<td>41.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s130/F</td>
</tr>
<tr>
<td>41.809</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s138/I3</td>
</tr>
<tr>
<td>42.364</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s138/F</td>
</tr>
<tr>
<td>43.028</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s120/I1</td>
</tr>
<tr>
<td>43.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C51[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s120/F</td>
</tr>
<tr>
<td>43.678</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s120/I0</td>
</tr>
<tr>
<td>44.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s120/F</td>
</tr>
<tr>
<td>44.421</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s106/I1</td>
</tr>
<tr>
<td>44.976</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s106/F</td>
</tr>
<tr>
<td>45.693</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s86/I3</td>
</tr>
<tr>
<td>46.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R29C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s86/F</td>
</tr>
<tr>
<td>46.853</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I0</td>
</tr>
<tr>
<td>47.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>48.050</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s88/I0</td>
</tr>
<tr>
<td>48.567</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s88/F</td>
</tr>
<tr>
<td>48.996</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s74/I0</td>
</tr>
<tr>
<td>49.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s74/F</td>
</tr>
<tr>
<td>49.875</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s59/I0</td>
</tr>
<tr>
<td>50.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s59/F</td>
</tr>
<tr>
<td>50.653</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s70/I2</td>
</tr>
<tr>
<td>51.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s70/F</td>
</tr>
<tr>
<td>51.648</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s92/I0</td>
</tr>
<tr>
<td>52.218</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s92/F</td>
</tr>
<tr>
<td>52.391</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s76/I2</td>
</tr>
<tr>
<td>52.946</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s76/F</td>
</tr>
<tr>
<td>53.369</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s64/I1</td>
</tr>
<tr>
<td>53.822</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s64/F</td>
</tr>
<tr>
<td>54.346</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s47/I1</td>
</tr>
<tr>
<td>54.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s47/F</td>
</tr>
<tr>
<td>55.088</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s29/I0</td>
</tr>
<tr>
<td>55.541</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s29/F</td>
</tr>
<tr>
<td>56.074</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s18/I0</td>
</tr>
<tr>
<td>56.527</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s18/F</td>
</tr>
<tr>
<td>57.192</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s21/I1</td>
</tr>
<tr>
<td>57.645</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s21/F</td>
</tr>
<tr>
<td>58.315</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s14/I2</td>
</tr>
<tr>
<td>58.768</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s14/F</td>
</tr>
<tr>
<td>58.969</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s216/I0</td>
</tr>
<tr>
<td>59.486</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s216/F</td>
</tr>
<tr>
<td>59.989</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s25/I2</td>
</tr>
<tr>
<td>60.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s25/F</td>
</tr>
<tr>
<td>61.049</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/I3</td>
</tr>
<tr>
<td>61.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/F</td>
</tr>
<tr>
<td>61.964</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/I2</td>
</tr>
<tr>
<td>62.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/F</td>
</tr>
<tr>
<td>63.409</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s16/I0</td>
</tr>
<tr>
<td>63.862</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s16/F</td>
</tr>
<tr>
<td>64.540</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s17/I0</td>
</tr>
<tr>
<td>65.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s17/F</td>
</tr>
<tr>
<td>65.263</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s8/I1</td>
</tr>
<tr>
<td>65.818</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s8/F</td>
</tr>
<tr>
<td>66.502</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s3/I1</td>
</tr>
<tr>
<td>66.955</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s3/F</td>
</tr>
<tr>
<td>67.628</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s3/I1</td>
</tr>
<tr>
<td>68.183</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s3/F</td>
</tr>
<tr>
<td>68.601</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s10/I3</td>
</tr>
<tr>
<td>69.054</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s10/F</td>
</tr>
<tr>
<td>69.483</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n128_s2/I0</td>
</tr>
<tr>
<td>70.032</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R16C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n128_s2/F</td>
</tr>
<tr>
<td>70.216</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n135_s1/I0</td>
</tr>
<tr>
<td>70.771</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n135_s1/F</td>
</tr>
<tr>
<td>70.793</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C48[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_2_s/I0</td>
</tr>
<tr>
<td>71.164</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C48[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_2_s/F</td>
</tr>
<tr>
<td>71.925</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>75</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 37.008, 52.125%; route: 33.768, 47.561%; tC2Q: 0.223, 0.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-60.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R19[5]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>DSP_R19[5]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
</tr>
<tr>
<td>2.086</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s574/I2</td>
</tr>
<tr>
<td>2.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s574/F</td>
</tr>
<tr>
<td>3.077</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s606/I2</td>
</tr>
<tr>
<td>3.448</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C47[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s606/F</td>
</tr>
<tr>
<td>3.699</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s517/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s517/F</td>
</tr>
<tr>
<td>4.609</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s533/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s533/F</td>
</tr>
<tr>
<td>5.806</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s692/I3</td>
</tr>
<tr>
<td>6.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s692/F</td>
</tr>
<tr>
<td>6.357</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I3</td>
</tr>
<tr>
<td>6.912</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>7.339</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s527/I1</td>
</tr>
<tr>
<td>7.909</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s527/F</td>
</tr>
<tr>
<td>7.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s488/I3</td>
</tr>
<tr>
<td>8.468</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R30C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s488/F</td>
</tr>
<tr>
<td>8.899</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s461/I3</td>
</tr>
<tr>
<td>9.416</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C48[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s461/F</td>
</tr>
<tr>
<td>9.826</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s484/I0</td>
</tr>
<tr>
<td>10.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s484/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s459/I2</td>
</tr>
<tr>
<td>11.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s459/F</td>
</tr>
<tr>
<td>11.485</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s453/I1</td>
</tr>
<tr>
<td>12.040</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s453/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s418/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s418/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s422/I2</td>
</tr>
<tr>
<td>14.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s422/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s434/I0</td>
</tr>
<tr>
<td>15.256</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s434/F</td>
</tr>
<tr>
<td>15.430</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s373/I0</td>
</tr>
<tr>
<td>15.985</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s373/F</td>
</tr>
<tr>
<td>16.421</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s329/I1</td>
</tr>
<tr>
<td>16.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s329/F</td>
</tr>
<tr>
<td>17.238</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s357/I2</td>
</tr>
<tr>
<td>17.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s357/F</td>
</tr>
<tr>
<td>18.306</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s355/I1</td>
</tr>
<tr>
<td>18.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s355/F</td>
</tr>
<tr>
<td>19.100</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s376/I1</td>
</tr>
<tr>
<td>19.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s376/F</td>
</tr>
<tr>
<td>19.901</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s334/I1</td>
</tr>
<tr>
<td>20.456</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s334/F</td>
</tr>
<tr>
<td>20.874</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s298/I0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s298/F</td>
</tr>
<tr>
<td>21.623</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s612/I3</td>
</tr>
<tr>
<td>22.140</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s612/F</td>
</tr>
<tr>
<td>22.550</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s304/I0</td>
</tr>
<tr>
<td>23.003</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s304/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s274/I1</td>
</tr>
<tr>
<td>24.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s274/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C50[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s260/I1</td>
</tr>
<tr>
<td>25.112</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C50[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s260/F</td>
</tr>
<tr>
<td>25.539</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s246/I1</td>
</tr>
<tr>
<td>26.094</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s246/F</td>
</tr>
<tr>
<td>26.526</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s215/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s215/F</td>
</tr>
<tr>
<td>27.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s218/I3</td>
</tr>
<tr>
<td>27.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s218/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s239/I0</td>
</tr>
<tr>
<td>28.556</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s239/F</td>
</tr>
<tr>
<td>28.983</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s197/I0</td>
</tr>
<tr>
<td>29.538</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s197/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s211/I0</td>
</tr>
<tr>
<td>30.675</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s211/F</td>
</tr>
<tr>
<td>30.676</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s178/I3</td>
</tr>
<tr>
<td>31.193</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s178/F</td>
</tr>
<tr>
<td>31.898</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s185/I0</td>
</tr>
<tr>
<td>32.453</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s185/F</td>
</tr>
<tr>
<td>33.133</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s176/I0</td>
</tr>
<tr>
<td>33.504</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s176/F</td>
</tr>
<tr>
<td>33.928</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s169/I0</td>
</tr>
<tr>
<td>34.498</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s169/F</td>
</tr>
<tr>
<td>34.675</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s165/I0</td>
</tr>
<tr>
<td>35.230</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s165/F</td>
</tr>
<tr>
<td>35.730</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s174/I2</td>
</tr>
<tr>
<td>36.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s174/F</td>
</tr>
<tr>
<td>36.584</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s176/I2</td>
</tr>
<tr>
<td>37.154</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s176/F</td>
</tr>
<tr>
<td>37.155</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s148/I1</td>
</tr>
<tr>
<td>37.672</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s148/F</td>
</tr>
<tr>
<td>38.090</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s125/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s125/F</td>
</tr>
<tr>
<td>38.873</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s598/I3</td>
</tr>
<tr>
<td>39.390</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s598/F</td>
</tr>
<tr>
<td>40.635</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s130/I1</td>
</tr>
<tr>
<td>41.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s130/F</td>
</tr>
<tr>
<td>41.809</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s138/I3</td>
</tr>
<tr>
<td>42.364</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s138/F</td>
</tr>
<tr>
<td>43.028</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s120/I1</td>
</tr>
<tr>
<td>43.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C51[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s120/F</td>
</tr>
<tr>
<td>43.678</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s120/I0</td>
</tr>
<tr>
<td>44.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s120/F</td>
</tr>
<tr>
<td>44.421</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s106/I1</td>
</tr>
<tr>
<td>44.976</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s106/F</td>
</tr>
<tr>
<td>45.693</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s86/I3</td>
</tr>
<tr>
<td>46.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R29C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s86/F</td>
</tr>
<tr>
<td>46.853</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I0</td>
</tr>
<tr>
<td>47.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>48.050</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s88/I0</td>
</tr>
<tr>
<td>48.567</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s88/F</td>
</tr>
<tr>
<td>48.996</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s74/I0</td>
</tr>
<tr>
<td>49.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s74/F</td>
</tr>
<tr>
<td>49.875</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s59/I0</td>
</tr>
<tr>
<td>50.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s59/F</td>
</tr>
<tr>
<td>50.653</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s70/I2</td>
</tr>
<tr>
<td>51.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s70/F</td>
</tr>
<tr>
<td>51.648</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s92/I0</td>
</tr>
<tr>
<td>52.218</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s92/F</td>
</tr>
<tr>
<td>52.391</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s76/I2</td>
</tr>
<tr>
<td>52.946</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s76/F</td>
</tr>
<tr>
<td>53.369</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s64/I1</td>
</tr>
<tr>
<td>53.822</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s64/F</td>
</tr>
<tr>
<td>54.346</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s47/I1</td>
</tr>
<tr>
<td>54.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s47/F</td>
</tr>
<tr>
<td>55.088</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s29/I0</td>
</tr>
<tr>
<td>55.541</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s29/F</td>
</tr>
<tr>
<td>56.074</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s18/I0</td>
</tr>
<tr>
<td>56.527</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s18/F</td>
</tr>
<tr>
<td>57.192</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s21/I1</td>
</tr>
<tr>
<td>57.645</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s21/F</td>
</tr>
<tr>
<td>58.315</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s14/I2</td>
</tr>
<tr>
<td>58.768</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s14/F</td>
</tr>
<tr>
<td>58.969</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s216/I0</td>
</tr>
<tr>
<td>59.486</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s216/F</td>
</tr>
<tr>
<td>59.989</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s25/I2</td>
</tr>
<tr>
<td>60.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s25/F</td>
</tr>
<tr>
<td>61.049</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/I3</td>
</tr>
<tr>
<td>61.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/F</td>
</tr>
<tr>
<td>61.964</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/I2</td>
</tr>
<tr>
<td>62.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/F</td>
</tr>
<tr>
<td>63.409</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s16/I0</td>
</tr>
<tr>
<td>63.862</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s16/F</td>
</tr>
<tr>
<td>64.540</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s17/I0</td>
</tr>
<tr>
<td>65.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s17/F</td>
</tr>
<tr>
<td>65.263</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s8/I1</td>
</tr>
<tr>
<td>65.818</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s8/F</td>
</tr>
<tr>
<td>66.502</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s3/I1</td>
</tr>
<tr>
<td>66.955</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s3/F</td>
</tr>
<tr>
<td>67.628</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s3/I1</td>
</tr>
<tr>
<td>68.183</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s3/F</td>
</tr>
<tr>
<td>68.601</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s10/I3</td>
</tr>
<tr>
<td>69.054</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s10/F</td>
</tr>
<tr>
<td>69.483</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n128_s2/I0</td>
</tr>
<tr>
<td>70.032</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R16C48[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n128_s2/F</td>
</tr>
<tr>
<td>70.216</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_0_s0/I1</td>
</tr>
<tr>
<td>70.771</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C48[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_0_s0/F</td>
</tr>
<tr>
<td>71.605</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>74</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 36.637, 51.836%; route: 33.819, 47.849%; tC2Q: 0.223, 0.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-60.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R19[5]</td>
<td>ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>DSP_R19[5]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/Y_RSA/y_mulit_mod/y_instance_name/mult36x36_inst/DOUT[29]</td>
</tr>
<tr>
<td>2.086</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s574/I2</td>
</tr>
<tr>
<td>2.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s574/F</td>
</tr>
<tr>
<td>3.077</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s606/I2</td>
</tr>
<tr>
<td>3.448</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C47[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s606/F</td>
</tr>
<tr>
<td>3.699</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s517/I0</td>
</tr>
<tr>
<td>4.070</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s517/F</td>
</tr>
<tr>
<td>4.609</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s533/I1</td>
</tr>
<tr>
<td>5.126</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s533/F</td>
</tr>
<tr>
<td>5.806</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s692/I3</td>
</tr>
<tr>
<td>6.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s692/F</td>
</tr>
<tr>
<td>6.357</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s570/I3</td>
</tr>
<tr>
<td>6.912</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s570/F</td>
</tr>
<tr>
<td>7.339</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s527/I1</td>
</tr>
<tr>
<td>7.909</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s527/F</td>
</tr>
<tr>
<td>7.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s488/I3</td>
</tr>
<tr>
<td>8.468</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R30C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s488/F</td>
</tr>
<tr>
<td>8.899</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s461/I3</td>
</tr>
<tr>
<td>9.416</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C48[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s461/F</td>
</tr>
<tr>
<td>9.826</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s484/I0</td>
</tr>
<tr>
<td>10.343</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s484/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s459/I2</td>
</tr>
<tr>
<td>11.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R33C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s459/F</td>
</tr>
<tr>
<td>11.485</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s453/I1</td>
</tr>
<tr>
<td>12.040</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s453/F</td>
</tr>
<tr>
<td>12.709</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s418/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s418/F</td>
</tr>
<tr>
<td>13.845</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s422/I2</td>
</tr>
<tr>
<td>14.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s422/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C51[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s434/I0</td>
</tr>
<tr>
<td>15.256</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C51[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s434/F</td>
</tr>
<tr>
<td>15.430</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s373/I0</td>
</tr>
<tr>
<td>15.985</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s373/F</td>
</tr>
<tr>
<td>16.421</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s329/I1</td>
</tr>
<tr>
<td>16.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s329/F</td>
</tr>
<tr>
<td>17.238</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s357/I2</td>
</tr>
<tr>
<td>17.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R38C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s357/F</td>
</tr>
<tr>
<td>18.306</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s355/I1</td>
</tr>
<tr>
<td>18.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s355/F</td>
</tr>
<tr>
<td>19.100</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s376/I1</td>
</tr>
<tr>
<td>19.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s376/F</td>
</tr>
<tr>
<td>19.901</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s334/I1</td>
</tr>
<tr>
<td>20.456</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s334/F</td>
</tr>
<tr>
<td>20.874</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s298/I0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R39C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s298/F</td>
</tr>
<tr>
<td>21.623</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s612/I3</td>
</tr>
<tr>
<td>22.140</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R39C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s612/F</td>
</tr>
<tr>
<td>22.550</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s304/I0</td>
</tr>
<tr>
<td>23.003</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s304/F</td>
</tr>
<tr>
<td>23.678</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s274/I1</td>
</tr>
<tr>
<td>24.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s274/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C50[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s260/I1</td>
</tr>
<tr>
<td>25.112</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C50[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s260/F</td>
</tr>
<tr>
<td>25.539</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s246/I1</td>
</tr>
<tr>
<td>26.094</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s246/F</td>
</tr>
<tr>
<td>26.526</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s215/I0</td>
</tr>
<tr>
<td>27.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s215/F</td>
</tr>
<tr>
<td>27.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s218/I3</td>
</tr>
<tr>
<td>27.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C49[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s218/F</td>
</tr>
<tr>
<td>28.039</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s239/I0</td>
</tr>
<tr>
<td>28.556</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s239/F</td>
</tr>
<tr>
<td>28.983</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s197/I0</td>
</tr>
<tr>
<td>29.538</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C48[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s197/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s211/I0</td>
</tr>
<tr>
<td>30.675</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C48[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s211/F</td>
</tr>
<tr>
<td>30.676</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s178/I3</td>
</tr>
<tr>
<td>31.193</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R49C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s178/F</td>
</tr>
<tr>
<td>31.898</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s185/I0</td>
</tr>
<tr>
<td>32.453</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s185/F</td>
</tr>
<tr>
<td>33.133</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s176/I0</td>
</tr>
<tr>
<td>33.504</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C48[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s176/F</td>
</tr>
<tr>
<td>33.928</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s169/I0</td>
</tr>
<tr>
<td>34.498</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R45C48[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s169/F</td>
</tr>
<tr>
<td>34.675</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s165/I0</td>
</tr>
<tr>
<td>35.230</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C49[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s165/F</td>
</tr>
<tr>
<td>35.730</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s174/I2</td>
</tr>
<tr>
<td>36.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s174/F</td>
</tr>
<tr>
<td>36.584</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s176/I2</td>
</tr>
<tr>
<td>37.154</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s176/F</td>
</tr>
<tr>
<td>37.155</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s148/I1</td>
</tr>
<tr>
<td>37.672</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C50[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s148/F</td>
</tr>
<tr>
<td>38.090</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s125/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R50C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s125/F</td>
</tr>
<tr>
<td>38.873</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s598/I3</td>
</tr>
<tr>
<td>39.390</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s598/F</td>
</tr>
<tr>
<td>40.635</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C50[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s130/I1</td>
</tr>
<tr>
<td>41.088</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C50[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s130/F</td>
</tr>
<tr>
<td>41.809</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s138/I3</td>
</tr>
<tr>
<td>42.364</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C50[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s138/F</td>
</tr>
<tr>
<td>43.028</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s120/I1</td>
</tr>
<tr>
<td>43.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C51[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s120/F</td>
</tr>
<tr>
<td>43.678</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s120/I0</td>
</tr>
<tr>
<td>44.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s120/F</td>
</tr>
<tr>
<td>44.421</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s106/I1</td>
</tr>
<tr>
<td>44.976</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s106/F</td>
</tr>
<tr>
<td>45.693</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s86/I3</td>
</tr>
<tr>
<td>46.146</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R29C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s86/F</td>
</tr>
<tr>
<td>46.853</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s65/I0</td>
</tr>
<tr>
<td>47.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C51[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s65/F</td>
</tr>
<tr>
<td>48.050</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s88/I0</td>
</tr>
<tr>
<td>48.567</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s88/F</td>
</tr>
<tr>
<td>48.996</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s74/I0</td>
</tr>
<tr>
<td>49.367</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s74/F</td>
</tr>
<tr>
<td>49.875</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s59/I0</td>
</tr>
<tr>
<td>50.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C49[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s59/F</td>
</tr>
<tr>
<td>50.653</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s70/I2</td>
</tr>
<tr>
<td>51.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C51[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s70/F</td>
</tr>
<tr>
<td>51.648</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s92/I0</td>
</tr>
<tr>
<td>52.218</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C52[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s92/F</td>
</tr>
<tr>
<td>52.391</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s76/I2</td>
</tr>
<tr>
<td>52.946</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C52[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s76/F</td>
</tr>
<tr>
<td>53.369</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s64/I1</td>
</tr>
<tr>
<td>53.822</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s64/F</td>
</tr>
<tr>
<td>54.346</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s47/I1</td>
</tr>
<tr>
<td>54.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s47/F</td>
</tr>
<tr>
<td>55.088</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s29/I0</td>
</tr>
<tr>
<td>55.541</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s29/F</td>
</tr>
<tr>
<td>56.074</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s18/I0</td>
</tr>
<tr>
<td>56.527</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C51[0][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s18/F</td>
</tr>
<tr>
<td>57.192</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s21/I1</td>
</tr>
<tr>
<td>57.645</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C49[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s21/F</td>
</tr>
<tr>
<td>58.315</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n130_s14/I2</td>
</tr>
<tr>
<td>58.768</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n130_s14/F</td>
</tr>
<tr>
<td>58.969</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s216/I0</td>
</tr>
<tr>
<td>59.486</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s216/F</td>
</tr>
<tr>
<td>59.989</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s25/I2</td>
</tr>
<tr>
<td>60.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s25/F</td>
</tr>
<tr>
<td>61.049</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/I3</td>
</tr>
<tr>
<td>61.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C49[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s7/F</td>
</tr>
<tr>
<td>61.964</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/I2</td>
</tr>
<tr>
<td>62.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_3_s4/F</td>
</tr>
<tr>
<td>63.409</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n126_s16/I0</td>
</tr>
<tr>
<td>63.862</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C50[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n126_s16/F</td>
</tr>
<tr>
<td>64.540</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C51[3][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s17/I0</td>
</tr>
<tr>
<td>65.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C51[3][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s17/F</td>
</tr>
<tr>
<td>65.263</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s8/I1</td>
</tr>
<tr>
<td>65.818</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C50[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s8/F</td>
</tr>
<tr>
<td>66.502</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n134_s3/I1</td>
</tr>
<tr>
<td>66.955</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n134_s3/F</td>
</tr>
<tr>
<td>67.628</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[1][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n129_s3/I1</td>
</tr>
<tr>
<td>68.183</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C50[1][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n129_s3/F</td>
</tr>
<tr>
<td>68.601</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[2][A]</td>
<td>ahbreg_demo_inst/Y_RSA/n124_s10/I3</td>
</tr>
<tr>
<td>69.054</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C49[2][A]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n124_s10/F</td>
</tr>
<tr>
<td>69.483</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[2][B]</td>
<td>ahbreg_demo_inst/Y_RSA/n127_s3/I0</td>
</tr>
<tr>
<td>70.000</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C48[2][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/n127_s3/F</td>
</tr>
<tr>
<td>70.401</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[0][B]</td>
<td>ahbreg_demo_inst/Y_RSA/RSA_out_8_s0/I0</td>
</tr>
<tr>
<td>70.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C48[0][B]</td>
<td style=" background: #97FFFF;">ahbreg_demo_inst/Y_RSA/RSA_out_8_s0/F</td>
</tr>
<tr>
<td>71.290</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>ahbreg_demo_inst/OFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>74</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 36.421, 51.761%; route: 33.721, 47.923%; tC2Q: 0.223, 0.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_30_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C25[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_addr_30_s0/Q</td>
</tr>
<tr>
<td>3.179</td>
<td>2.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm_valid_s1/I1</td>
</tr>
<tr>
<td>3.734</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R40C40[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/dtcm_valid_s1/F</td>
</tr>
<tr>
<td>4.986</td>
<td>1.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C23[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I2</td>
</tr>
<tr>
<td>5.439</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R31C23[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>6.522</td>
<td>1.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C33[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>6.975</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R43C33[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>7.433</td>
<td>0.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C30[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>7.886</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>R43C30[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>9.208</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C32[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/ram_addr_1_s0/I2</td>
</tr>
<tr>
<td>9.725</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>R44C32[0][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/u_dm/ram_addr_1_s0/F</td>
</tr>
<tr>
<td>12.398</td>
<td>2.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C35[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/ram_dout_Z_28_s0/S0</td>
</tr>
<tr>
<td>12.649</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C35[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/ram_dout_Z_28_s0/O</td>
</tr>
<tr>
<td>12.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C35[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/ram_dout_Z_28_s/I0</td>
</tr>
<tr>
<td>12.752</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C35[2][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/ram_dout_Z_28_s/O</td>
</tr>
<tr>
<td>13.452</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C35[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/mem_rdata_28_s12/I1</td>
</tr>
<tr>
<td>13.969</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C35[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/mem_rdata_28_s12/F</td>
</tr>
<tr>
<td>14.577</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C42[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/mem_rdata_28_s10/I0</td>
</tr>
<tr>
<td>15.126</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C42[0][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/mem_rdata_28_s10/F</td>
</tr>
<tr>
<td>15.298</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C42[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/mem_rdata_28_s4/I3</td>
</tr>
<tr>
<td>15.847</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C42[2][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/mem_rdata_28_s4/F</td>
</tr>
<tr>
<td>16.020</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/mem_rdata_28_s1/I1</td>
</tr>
<tr>
<td>16.575</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/mem_rdata_28_s1/F</td>
</tr>
<tr>
<td>17.806</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_28_s18/I0</td>
</tr>
<tr>
<td>18.177</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_28_s18/F</td>
</tr>
<tr>
<td>19.428</td>
<td>1.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_12_s3/I2</td>
</tr>
<tr>
<td>19.983</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C17[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_12_s3/F</td>
</tr>
<tr>
<td>20.822</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_12_s1/I2</td>
</tr>
<tr>
<td>21.275</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/mem_rdata_latched_12_s1/F</td>
</tr>
<tr>
<td>22.244</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2203_s12/I3</td>
</tr>
<tr>
<td>22.697</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C17[3][B]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2203_s12/F</td>
</tr>
<tr>
<td>23.633</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2203_s9/I1</td>
</tr>
<tr>
<td>24.188</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2203_s9/F</td>
</tr>
<tr>
<td>25.584</td>
<td>1.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[3][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2203_s3/I0</td>
</tr>
<tr>
<td>26.037</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C13[3][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2203_s3/F</td>
</tr>
<tr>
<td>26.927</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C13[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/n2205_s0/I2</td>
</tr>
<tr>
<td>27.497</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C13[1][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/core/n2205_s0/F</td>
</tr>
<tr>
<td>27.497</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C13[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_rdata_q_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C13[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_29_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C13[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_rdata_q_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.365, 31.481%; route: 17.974, 67.646%; tC2Q: 0.232, 0.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[1][B]</td>
<td>ahbreg_demo_inst/reg_rsa_14_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C51[1][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_14_s0/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[1][B]</td>
<td>ahbreg_demo_inst/reg_rsa_5_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C50[1][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_5_s0/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[0][A]</td>
<td>ahbreg_demo_inst/reg_rsa_30_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C51[0][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_30_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[0][B]</td>
<td>ahbreg_demo_inst/reg_rsa_29_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C51[0][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_29_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[29]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[1][A]</td>
<td>ahbreg_demo_inst/reg_rsa_28_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C51[1][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_28_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[28]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][B]</td>
<td>ahbreg_demo_inst/reg_rsa_17_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_17_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[1][B]</td>
<td>ahbreg_demo_inst/reg_rsa_7_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C50[1][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_7_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[0][B]</td>
<td>ahbreg_demo_inst/reg_rsa_6_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C50[0][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_6_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_wdata_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_2_mem_2_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_wdata_22_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R30C43[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_wdata_22_s0/Q</td>
</tr>
<tr>
<td>1.327</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/dtcm/mem_2_mem_2_0_3_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_2_mem_2_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_2_mem_2_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.771%; tC2Q: 0.202, 43.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>ahbreg_demo_inst/reg_rsa_3_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_3_s0/Q</td>
</tr>
<tr>
<td>1.334</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td>ahbreg_demo_inst/reg_rsa_2_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_2_s0/Q</td>
</tr>
<tr>
<td>1.334</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>ahbreg_demo_inst/reg_rsa_1_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_1_s0/Q</td>
</tr>
<tr>
<td>1.334</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][B]</td>
<td>ahbreg_demo_inst/reg_rsa_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][B]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_0_s0/Q</td>
</tr>
<tr>
<td>1.334</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_wdata_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_2_mem_2_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_wdata_23_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R32C43[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_wdata_23_s0/Q</td>
</tr>
<tr>
<td>1.339</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/dtcm/mem_2_mem_2_0_3_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_2_mem_2_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_2_mem_2_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 57.861%; tC2Q: 0.202, 42.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/itcm/memory_2_memory_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_8_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>70</td>
<td>R29C23[2][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_addr_8_s0/Q</td>
</tr>
<tr>
<td>1.211</td>
<td>0.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/itcm/memory_2_memory_2_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>Gowin_PicoRV32_Top_inst/itcm/memory_2_memory_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>Gowin_PicoRV32_Top_inst/itcm/memory_2_memory_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.149, 42.514%; tC2Q: 0.202, 57.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/clk_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cmd_stop_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C22[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/clk_en_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R49C22[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/clk_en_s0/Q</td>
</tr>
<tr>
<td>1.187</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C22[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cmd_stop_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C22[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cmd_stop_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C22[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cmd_stop_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.126, 38.352%; tC2Q: 0.202, 61.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/core/last_mem_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_la_firstword_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C7[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/last_mem_valid_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C7[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/last_mem_valid_s0/Q</td>
</tr>
<tr>
<td>1.199</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C7[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_la_firstword_reg_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C7[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_la_firstword_reg_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C7[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_la_firstword_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 40.436%; tC2Q: 0.202, 59.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/r_first_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/fifo[0]_fifo[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C15[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/r_first_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R43C15[1][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/r_first_0_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C15</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/fifo[0]_fifo[0]_0_1_s0/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C15</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/fifo[0]_fifo[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>0.872</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C15</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/rxfifo/fifo[0]_fifo[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 40.646%; tC2Q: 0.202, 59.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/r_first_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/fifo[0]_fifo[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C14[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/r_first_2_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R50C14[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/r_first_2_s0/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C13</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/fifo[0]_fifo[0]_0_1_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C13</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/fifo[0]_fifo[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>0.872</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C13</td>
<td>Gowin_PicoRV32_Top_inst/wbuart_ins/txfifo/fifo[0]_fifo[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.146, 42.116%; tC2Q: 0.201, 57.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[0][A]</td>
<td>ahbreg_demo_inst/reg_rsa_15_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C50[0][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_15_s0/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[1][A]</td>
<td>ahbreg_demo_inst/reg_rsa_9_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C50[1][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_9_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.673%; tC2Q: 0.201, 34.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahbreg_demo_inst/reg_rsa_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[1][A]</td>
<td>ahbreg_demo_inst/reg_rsa_4_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C50[1][A]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/reg_rsa_4_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td style=" font-weight:bold;">ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>ahbreg_demo_inst/IFIFO/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.673%; tC2Q: 0.201, 34.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>115</td>
<td>R32C37[2][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_addr_4_s0/Q</td>
</tr>
<tr>
<td>1.319</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/dtcm/mem_1_mem_1_0_1_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 55.970%; tC2Q: 0.202, 44.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_wdata_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_2_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_wdata_18_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R30C42[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_wdata_18_s0/Q</td>
</tr>
<tr>
<td>1.451</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/dtcm/mem_2_mem_2_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_2_mem_2_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 65.809%; tC2Q: 0.202, 34.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_wdata_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_2_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C40[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_wdata_19_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R30C40[1][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/core/mem_wdata_19_s0/Q</td>
</tr>
<tr>
<td>1.454</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/dtcm/mem_2_mem_2_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_2_mem_2_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>Gowin_PicoRV32_Top_inst/dtcm/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.392, 65.982%; tC2Q: 0.202, 34.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[0][A]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R33C44[0][A]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[0][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R32C44[0][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R40C25[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C24[1][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C24[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_1_s3/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C24[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 21.194%; route: 3.211, 73.496%; tC2Q: 0.232, 5.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[0][A]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R33C44[0][A]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[0][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R32C44[0][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R40C25[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C25[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_2_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C25[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_2_s3/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C25[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 21.194%; route: 3.211, 73.496%; tC2Q: 0.232, 5.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[0][A]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R33C44[0][A]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[0][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R32C44[0][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R40C25[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C25[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_7_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C25[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_7_s3/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C25[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 21.194%; route: 3.211, 73.496%; tC2Q: 0.232, 5.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/busy_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[0][A]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R33C44[0][A]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[0][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R32C44[0][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R40C25[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[1][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/busy_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C21[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/busy_s4/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C21[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/busy_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 21.194%; route: 3.211, 73.496%; tC2Q: 0.232, 5.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/slave_wait_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[0][A]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R33C44[0][A]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[0][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R32C44[0][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R40C25[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C21[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/slave_wait_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C21[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/slave_wait_s5/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C21[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/slave_wait_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 21.194%; route: 3.211, 73.496%; tC2Q: 0.232, 5.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/sda_oen_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[0][A]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R33C44[0][A]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[0][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R32C44[0][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R40C25[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C22[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/sda_oen_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C22[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/sda_oen_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C22[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/sda_oen_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 21.194%; route: 3.211, 73.496%; tC2Q: 0.232, 5.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/scl_oen_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[0][A]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R33C44[0][A]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[0][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R32C44[0][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R40C25[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C23[1][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/scl_oen_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C23[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/scl_oen_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C23[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/scl_oen_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 21.194%; route: 3.211, 73.496%; tC2Q: 0.232, 5.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[0][A]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R33C44[0][A]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[0][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R32C44[0][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R40C25[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C22[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_0_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C22[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 21.194%; route: 3.211, 73.496%; tC2Q: 0.232, 5.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[0][A]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R33C44[0][A]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[0][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R32C44[0][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R40C25[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C25[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C25[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_3_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C25[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 21.194%; route: 3.211, 73.496%; tC2Q: 0.232, 5.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[0][A]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R33C44[0][A]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[0][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R32C44[0][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R40C25[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C24[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C24[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_4_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C24[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 21.194%; route: 3.211, 73.496%; tC2Q: 0.232, 5.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[0][A]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R33C44[0][A]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[0][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R32C44[0][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R40C25[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C22[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_5_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C22[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 21.194%; route: 3.211, 73.496%; tC2Q: 0.232, 5.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[0][A]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R33C44[0][A]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[0][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R32C44[0][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R40C25[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C24[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C24[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_6_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C24[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 21.194%; route: 3.211, 73.496%; tC2Q: 0.232, 5.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[0][A]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R33C44[0][A]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[0][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R32C44[0][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R40C25[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C24[1][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C24[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_8_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C24[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 21.194%; route: 3.211, 73.496%; tC2Q: 0.232, 5.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[0][A]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R33C44[0][A]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[0][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R32C44[0][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R40C25[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[1][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C22[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_9_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C22[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 21.194%; route: 3.211, 73.496%; tC2Q: 0.232, 5.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[0][A]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R33C44[0][A]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[0][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R32C44[0][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R40C25[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C24[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C24[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_10_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C24[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 21.194%; route: 3.211, 73.496%; tC2Q: 0.232, 5.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[0][A]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R33C44[0][A]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[0][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R32C44[0][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R40C25[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_11_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 21.194%; route: 3.211, 73.496%; tC2Q: 0.232, 5.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[0][A]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R33C44[0][A]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[0][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R32C44[0][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R40C25[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C23[2][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C23[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_12_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C23[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 21.194%; route: 3.211, 73.496%; tC2Q: 0.232, 5.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[0][A]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R33C44[0][A]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[0][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R32C44[0][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R40C25[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C22[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_13_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C22[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 21.194%; route: 3.211, 73.496%; tC2Q: 0.232, 5.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[0][A]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R33C44[0][A]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[0][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R32C44[0][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R40C25[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C24[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_14_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C24[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 21.194%; route: 3.211, 73.496%; tC2Q: 0.232, 5.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[0][A]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R33C44[0][A]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[0][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R32C44[0][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R40C25[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C24[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_15_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C24[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 21.194%; route: 3.211, 73.496%; tC2Q: 0.232, 5.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[0][A]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R33C44[0][A]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[0][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R32C44[0][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R40C25[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C24[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C24[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_16_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C24[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/c_state_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 21.194%; route: 3.211, 73.496%; tC2Q: 0.232, 5.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[0][A]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R33C44[0][A]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[0][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R32C44[0][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R40C25[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C21[1][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C21[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_0_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C21[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 21.194%; route: 3.211, 73.496%; tC2Q: 0.232, 5.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[0][A]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R33C44[0][A]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[0][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R32C44[0][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R40C25[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C19[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_1_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C19[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 21.194%; route: 3.211, 73.496%; tC2Q: 0.232, 5.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[0][A]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R33C44[0][A]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[0][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R32C44[0][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R40C25[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[2][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C20[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_2_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C20[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 21.194%; route: 3.211, 73.496%; tC2Q: 0.232, 5.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[0][A]</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R33C44[0][A]</td>
<td style=" font-weight:bold;">rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.359</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C44[0][B]</td>
<td>resetn_s0/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R32C44[0][B]</td>
<td style=" background: #97FFFF;">resetn_s0/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/n624_s4/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>918</td>
<td>R40C25[0][A]</td>
<td style=" background: #97FFFF;">Gowin_PicoRV32_Top_inst/n624_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C20[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_3_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C20[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/wbi2c_ins/byte_controller/bit_controller/cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 21.194%; route: 3.211, 73.496%; tC2Q: 0.232, 5.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/dm_debint_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R42C27[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C39[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/dm_debint_dfflr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C39[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/dm_debint_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C39[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/dm_debint_dfflr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/dm_haltnot_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R42C27[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C39[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/dm_haltnot_dfflr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C39[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/dm_haltnot_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C39[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/dm_haltnot_dfflr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R42C27[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C38[1][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C38[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_31_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C38[1][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R42C27[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C34[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C34[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C34[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R42C27[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C28[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C28[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C28[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R42C27[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C38[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C38[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C38[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R42C27[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_3_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C32[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R42C27[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C37[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C37[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_4_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C37[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R42C27[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C33[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C33[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_5_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C33[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R42C27[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C36[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C36[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_6_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C36[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R42C27[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C32[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C32[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_7_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C32[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R42C27[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C28[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C28[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C28[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R42C27[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C28[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C28[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_9_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C28[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R42C27[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_10_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C32[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R42C27[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C37[2][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C37[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_11_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C37[2][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R42C27[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C30[1][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C30[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_12_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C30[1][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R42C27[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C37[2][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C37[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C37[2][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R42C27[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_14_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C36[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R42C27[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C33[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C33[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C33[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R42C27[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C37[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C37[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_16_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C37[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R42C27[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C33[0][B]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C33[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_17_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C33[0][B]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R42C27[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C28[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C28[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_18_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C28[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R42C27[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C27[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C27[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_19_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C27[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R42C27[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C26[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C26[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_20_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C26[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R42C27[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>1.906</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[0][A]</td>
<td style=" font-weight:bold;">Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3822</td>
<td>IOT27[A]</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_21_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C31[0][A]</td>
<td>Gowin_PicoRV32_Top_inst/u_dm/u_s_debug_ram/debug_ram_gen[6].ram_dfflr/qout_r_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 80.698%; tC2Q: 0.202, 19.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rstdly_14_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>rstdly_14_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>rstdly_14_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rstdly_12_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>rstdly_12_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>rstdly_12_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rstdly_8_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>rstdly_8_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>rstdly_8_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rstdly_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>rstdly_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>rstdly_0_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ahbreg_demo_inst/addr_reg_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ahbreg_demo_inst/addr_reg_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ahbreg_demo_inst/addr_reg_13_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ahbreg_demo_inst/reg_rsa_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ahbreg_demo_inst/reg_rsa_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ahbreg_demo_inst/reg_rsa_14_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ahbreg_demo_inst/Y_RSA/temp_plaint_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ahbreg_demo_inst/Y_RSA/temp_plaint_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ahbreg_demo_inst/Y_RSA/temp_plaint_26_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_wdata_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_wdata_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>Gowin_PicoRV32_Top_inst/core/mem_wdata_18_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Gowin_PicoRV32_Top_inst/core/cpuregs[2]_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>Gowin_PicoRV32_Top_inst/core/cpuregs[2]_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>Gowin_PicoRV32_Top_inst/core/cpuregs[2]_8_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_in</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Gowin_PicoRV32_Top_inst/core/cpuregs[18]_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>Gowin_PicoRV32_Top_inst/core/cpuregs[18]_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk_in/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>Gowin_PicoRV32_Top_inst/core/cpuregs[18]_8_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>918</td>
<td>n624_10</td>
<td>-4.064</td>
<td>1.727</td>
</tr>
<tr>
<td>545</td>
<td>decoded_rs[0]</td>
<td>-2.624</td>
<td>3.387</td>
</tr>
<tr>
<td>289</td>
<td>decoded_rs[1]</td>
<td>-2.263</td>
<td>4.196</td>
</tr>
<tr>
<td>184</td>
<td>cpu_state.cpu_state_ld_rs2</td>
<td>-2.624</td>
<td>4.356</td>
</tr>
<tr>
<td>155</td>
<td>cpu_state.cpu_state_ld_rs1</td>
<td>3.260</td>
<td>4.234</td>
</tr>
<tr>
<td>146</td>
<td>mem_addr_Z[2]</td>
<td>-9.467</td>
<td>4.530</td>
</tr>
<tr>
<td>143</td>
<td>n48_7</td>
<td>1.541</td>
<td>2.048</td>
</tr>
<tr>
<td>129</td>
<td>decoded_rs[2]</td>
<td>-1.412</td>
<td>3.560</td>
</tr>
<tr>
<td>115</td>
<td>mem_addr_Z[3]</td>
<td>-10.043</td>
<td>7.132</td>
</tr>
<tr>
<td>115</td>
<td>mem_addr_Z[4]</td>
<td>-7.301</td>
<td>2.098</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R22C29</td>
<td>94.44%</td>
</tr>
<tr>
<td>R7C32</td>
<td>90.28%</td>
</tr>
<tr>
<td>R21C21</td>
<td>90.28%</td>
</tr>
<tr>
<td>R6C30</td>
<td>90.28%</td>
</tr>
<tr>
<td>R31C13</td>
<td>90.28%</td>
</tr>
<tr>
<td>R13C27</td>
<td>90.28%</td>
</tr>
<tr>
<td>R22C24</td>
<td>90.28%</td>
</tr>
<tr>
<td>R22C25</td>
<td>90.28%</td>
</tr>
<tr>
<td>R12C32</td>
<td>88.89%</td>
</tr>
<tr>
<td>R39C8</td>
<td>88.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
