<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1525873851">
  <File Type="PWROPT-DCP" Name="main_interconnect_pwropt.dcp"/>
  <File Type="ROUTE-PWR" Name="main_interconnect_power_routed.rpt"/>
  <File Type="PA-TCL" Name="main_interconnect.tcl"/>
  <File Type="ROUTE-PWR-SUM" Name="main_interconnect_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="main_interconnect_reports.tcl"/>
  <File Type="BG-DRC" Name="main_interconnect.drc"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="main_interconnect_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="main_interconnect_timing_summary_init.rpt"/>
  <File Type="OPT-HWDEF" Name="main_interconnect.hwdef"/>
  <File Type="OPT-DCP" Name="main_interconnect_opt.dcp"/>
  <File Type="OPT-DRC" Name="main_interconnect_drc_opted.rpt"/>
  <File Type="OPT-TIMING" Name="main_interconnect_timing_summary_opted.rpt"/>
  <File Type="PWROPT-DRC" Name="main_interconnect_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="main_interconnect_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="main_interconnect_placed.dcp"/>
  <File Type="PLACE-IO" Name="main_interconnect_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="main_interconnect_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="main_interconnect_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="main_interconnect_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="main_interconnect_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="main_interconnect_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="main_interconnect_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-TIMING" Name="main_interconnect_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="main_interconnect_postplace_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="main_interconnect_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="main_interconnect_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="main_interconnect_drc_physopted.rpt"/>
  <File Type="BG-BIT" Name="main_interconnect.bit"/>
  <File Type="PHYSOPT-TIMING" Name="main_interconnect_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="main_interconnect_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="main_interconnect_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="main_interconnect_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="main_interconnect_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="main_interconnect_drc_routed.pb"/>
  <File Type="BITSTR-MSK" Name="main_interconnect.msk"/>
  <File Type="ROUTE-DRC-RPX" Name="main_interconnect_drc_routed.rpx"/>
  <File Type="BG-BGN" Name="main_interconnect.bgn"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="main_interconnect_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-RBT" Name="main_interconnect.rbt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="main_interconnect_methodology_drc_routed.rpx"/>
  <File Type="BG-BIN" Name="main_interconnect.bin"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="main_interconnect_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="main_interconnect_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="main_interconnect_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="main_interconnect_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="main_interconnect_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="main_interconnect_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="main_interconnect_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="main_interconnect_incremental_reuse_routed.rpt"/>
  <File Type="RDI-RDI" Name="main_interconnect.vdi"/>
  <File Type="ROUTE-CLK" Name="main_interconnect_clock_utilization_routed.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="main_interconnect_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="main_interconnect_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="main_interconnect_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="main_interconnect_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="main_interconnect_timing_summary_postroute_physopted.rpx"/>
  <File Type="BITSTR-NKY" Name="main_interconnect.nky"/>
  <File Type="BITSTR-BMM" Name="main_interconnect_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="main_interconnect.mmi"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="main_interconnect.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="main_interconnect.sysdef"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/mig_7series_0/mig_b.prj">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_b.prj"/>
        <Attr Name="ImportTime" Val="1520285768"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="mig_7series_0"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../src/GeneralPurposeRegister.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../src/memory_controller.vhd"/>
    <File Path="$PPRDIR/../src/main_interconnect.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../src/memory_controller_bu.vhd"/>
    <File Path="$PPRDIR/../src/io_mem_controller.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../src/switch_manager.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../src/arbitrated_mem_controller.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../src/ddram_controller.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../src/physical_controller.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../src/CPU_package.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../src/Clock_manager.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../src/Freq_Divider.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../src/main.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/mig_7series_0_1/mig_a.prj">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="mig_7series_0"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="main_interconnect"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../const/const.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Performance_NetDelay_low" Flow="Vivado Implementation 2017">
      <Desc>To compensate for optimistic delay estimation, add extra delay cost to long distance and high fanout connections. low setting, least pessimistic)</Desc>
    </StratHandle>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design">
      <Option Id="Directive">3</Option>
    </Step>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design" EnableStepBool="1">
      <Option Id="Directive">2</Option>
    </Step>
    <Step Id="route_design">
      <Option Id="Directive">0</Option>
    </Step>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="mig_7series_0"/>
</GenRun>
