/* Linker Command File - blase Release */

/* Generated by: */
/*  ZDS II - eZ80Acclaim! 5.2.1 (Build 12102401) */
/*  IDE component: d:5.2.0:11111601 */

/* compiler options */
/* -define:NDEBUG -define:_EZ80190 -define:_EZ80 -define:_SIMULATE */
/* -genprintf -NOkeepasm -keeplst -NOlist -NOlistinc -NOmodsect */
/* -optspeed -promote -NOreduceopt */
/* -stdinc:"..;..\include\zilog;D:\Programme\Dev\Zilog\ZDSII\include\std;D:\Programme\Dev\Zilog\ZDSII\include\zilog;$(INCLUDE)\zilog" */
/* -usrinc:"..;..\include" -NOmultithread -NOpadbranch -NOdebug */
/* -cpu:eZ80190 */
/*-asmsw:"  */
	/* -define:_EZ80=1 -define:_SIMULATE=1 */
	/* -include:"..;D:\Programme\Dev\Zilog\ZDSII\include\std;D:\Programme\Dev\Zilog\ZDSII\include\zilog" */
	/* -list -NOlistmac -pagelen:56 -pagewidth:80 -quiet -sdiopt -warn */
	/* -NOdebug -NOigcase -cpu:eZ80190" */

/* assembler options */
/* -define:_EZ80=1 -define:_SIMULATE=1 */
/* -include:"..;D:\Programme\Dev\Zilog\ZDSII\include\std;D:\Programme\Dev\Zilog\ZDSII\include\zilog" */
/* -list -NOlistmac -name -pagelen:56 -pagewidth:80 -quiet -sdiopt */
/* -warn -NOdebug -NOigcase -cpu:eZ80190 */

-FORMAT=OMF695,INTEL32
-map -maxhexlen=64 -quiet -warnoverlap -xref -unresolved=fatal
-sort NAME=ascending -warn -NOdebug -NOigcase

RANGE ROM $000000 : $0FFFFF
RANGE RAM $B7E000 : $B7FFFF
RANGE EXTIO $000000 : $00FFFF
RANGE INTIO $000000 : $0000FF

CHANGE STRSECT is ROM

ORDER .RESET,.IVECTS,.STARTUP,CODE,DATA
COPY DATA ROM

DEFINE __low_romdata = copy base of DATA
DEFINE __low_data = base of DATA
DEFINE __len_data = length of DATA
DEFINE __low_bss = base of BSS
DEFINE __len_bss = length of BSS
DEFINE __stack = highaddr of RAM + 1
DEFINE __heaptop = highaddr of RAM
DEFINE __heapbot = top of RAM + 1
DEFINE __low_romcode = copy base of CODE
DEFINE __low_code = base of CODE
DEFINE __len_code = length of CODE
DEFINE __copy_code_to_ram = 0
DEFINE __crtl = 1
DEFINE __CS0_LBR_INIT_PARAM = $10
DEFINE __CS0_UBR_INIT_PARAM = $1f
DEFINE __CS0_CTL_INIT_PARAM = $88
DEFINE __CS0_BMC_INIT_PARAM = $02
DEFINE __CS1_LBR_INIT_PARAM = $00
DEFINE __CS1_UBR_INIT_PARAM = $07
DEFINE __CS1_CTL_INIT_PARAM = $28
DEFINE __CS1_BMC_INIT_PARAM = $02
DEFINE __CS2_LBR_INIT_PARAM = $80
DEFINE __CS2_UBR_INIT_PARAM = $bf
DEFINE __CS2_CTL_INIT_PARAM = $28
DEFINE __CS2_BMC_INIT_PARAM = $02
DEFINE __CS3_LBR_INIT_PARAM = $30
DEFINE __CS3_UBR_INIT_PARAM = $30
DEFINE __CS3_CTL_INIT_PARAM = $f8
DEFINE __CS3_BMC_INIT_PARAM = $02
DEFINE __RAM_CTL_INIT_PARAM = $C0
DEFINE __RAM_ADDR_U_INIT_PARAM = $B7

define _SYS_CLK_FREQ = 20000000
define _OSC_FREQ = 20000000
define _SYS_CLK_SRC = 0
define _OSC_FREQ_MULT = 1
define __PLL_CTL0_INIT_PARAM = $00
define _zsl_g_clock_xdefine = 40000000

"D:\Development\ToolsDevler\Blase\Release\blase"=  D:\Programme\Dev\Zilog\ZDSII\lib\zilog\vectors16.obj,  D:\Programme\Dev\Zilog\ZDSII\lib\zilog\init_params_190.obj,  D:\Programme\Dev\Zilog\ZDSII\lib\zilog\cstartup.obj,  .\main.obj,  .\LCDInit.obj,  .\zsldevinit.obj,  D:\Programme\Dev\Zilog\ZDSII\lib\std\chelp.lib,  D:\Programme\Dev\Zilog\ZDSII\lib\std\crt.lib,  D:\Programme\Dev\Zilog\ZDSII\lib\std\crtS.lib,  D:\Programme\Dev\Zilog\ZDSII\lib\std\nokernel.lib,  D:\Programme\Dev\Zilog\ZDSII\lib\std\fplib.lib,  D:\Programme\Dev\Zilog\ZDSII\lib\std\fplibS.lib,  D:\Programme\Dev\Zilog\ZDSII\lib\zilog\gpio.lib,  D:\Programme\Dev\Zilog\ZDSII\lib\zilog\uart190sim.lib

WARNING (751) --> Error opening output file "D:\Development\ToolsDevler\Blase\Release\blase.hex".
WARNING (732) --> Error encountered opening file "D:\Development\ToolsDevler\Blase\Release\blase.lod".
WARNING (732) --> Error encountered opening file "D:\Development\ToolsDevler\Blase\Release\blase.map".
