#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000129cf4f1500 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000129cf4a3e10 .scope module, "processor_top_tb" "processor_top_tb" 3 3;
 .timescale -9 -12;
P_00000129cf4eef20 .param/l "W" 0 3 6, +C4<00000000000000000000000000100000>;
v00000129cf551220_0 .var "clk", 0 0;
v00000129cf551540_0 .var "rst", 0 0;
S_00000129cf4a3fa0 .scope module, "dut" "processor_top" 3 11, 4 4 0, S_00000129cf4a3e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_t";
    .port_info 1 /INPUT 1 "clk_t";
    .port_info 2 /OUTPUT 64 "ALU_O_t";
    .port_info 3 /OUTPUT 64 "read_data_o_t";
P_00000129cf4a6800 .param/l "ADDRESS_WIDTH_inst_memory_t" 0 4 9, +C4<00000000000000000000000000100000>;
P_00000129cf4a6838 .param/l "DATA_WIDTH_t" 0 4 6, +C4<00000000000000000000000001000000>;
P_00000129cf4a6870 .param/l "INSTRUC_WIDTH_t" 0 4 7, +C4<00000000000000000000000000100000>;
P_00000129cf4a68a8 .param/l "IndexWidth_t" 0 4 13, +C4<00000000000000000000000000000101>;
P_00000129cf4a68e0 .param/l "MEM_SIZE_t" 0 4 10, +C4<00000000000000000000000000001010>;
P_00000129cf4a6918 .param/l "NumRegs_t" 0 4 12, +C4<00000000000000000000000000100000>;
P_00000129cf4a6950 .param/l "address_data_mem_t" 0 4 8, +C4<00000000000000000000000000000110>;
P_00000129cf4a6988 .param/l "const_sumador_pc_t" 0 4 14, +C4<00000000000000000000000000000100>;
P_00000129cf4a69c0 .param/l "width_instruc_main_control_t" 0 4 11, +C4<00000000000000000000000000000111>;
L_00000129cf4d5790 .functor AND 1, v00000129cf546140_0, v00000129cf5461e0_0, C4<1>, C4<1>;
L_00000129cf5ab340 .functor BUFZ 64, v00000129cf546320_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_00000129cf5abdc0 .functor BUFZ 64, L_00000129cf5526c0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v00000129cf549440_0 .net "ALU_O_t", 63 0, L_00000129cf5ab340;  1 drivers
v00000129cf54a7a0_0 .net "clk_t", 0 0, v00000129cf551220_0;  1 drivers
v00000129cf549080_0 .net "read_data_o_t", 63 0, L_00000129cf5abdc0;  1 drivers
v00000129cf5491c0_0 .net "rst_t", 0 0, v00000129cf551540_0;  1 drivers
v00000129cf549940_0 .net "sel_mux_3", 0 0, L_00000129cf4d5790;  1 drivers
v00000129cf54a840_0 .net "w_ALUOp", 1 0, v00000129cf546be0_0;  1 drivers
v00000129cf54a340_0 .net "w_ALUSrc", 0 0, v00000129cf545a60_0;  1 drivers
v00000129cf54a520_0 .net "w_ALU_RESULT", 63 0, v00000129cf546320_0;  1 drivers
v00000129cf54aa20_0 .net "w_Branch", 0 0, v00000129cf546140_0;  1 drivers
v00000129cf549d00_0 .net "w_INSTRUCTION", 31 0, L_00000129cf4d55d0;  1 drivers
v00000129cf5494e0_0 .net "w_MemRead", 0 0, v00000129cf546500_0;  1 drivers
v00000129cf54a3e0_0 .net "w_MemWrite", 0 0, v00000129cf545920_0;  1 drivers
v00000129cf549120_0 .net "w_MemtoReg", 0 0, v00000129cf546c80_0;  1 drivers
v00000129cf549580_0 .net "w_RegWrite", 0 0, v00000129cf546d20_0;  1 drivers
v00000129cf549760_0 .net "w_addBranch_out", 31 0, L_00000129cf551860;  1 drivers
v00000129cf54ab60_0 .net "w_addpc_out", 31 0, L_00000129cf5517c0;  1 drivers
v00000129cf5498a0_0 .net "w_alu_inst", 1 0, v00000129cf545ec0_0;  1 drivers
v00000129cf5499e0_0 .net "w_data1", 63 0, L_00000129cf4d5170;  1 drivers
v00000129cf549e40_0 .net "w_data2", 63 0, L_00000129cf4d5720;  1 drivers
v00000129cf552080_0 .net "w_data_in", 63 0, v00000129cf54a160_0;  1 drivers
v00000129cf551360_0 .net "w_data_memory_read", 63 0, L_00000129cf5526c0;  1 drivers
v00000129cf551900_0 .net "w_imm_to_shift", 63 0, v00000129cf546460_0;  1 drivers
v00000129cf552940_0 .net "w_mux1_to_ALU", 63 0, v00000129cf546b40_0;  1 drivers
v00000129cf552c60_0 .net "w_mux3_to_pc", 31 0, v00000129cf549da0_0;  1 drivers
v00000129cf552bc0_0 .net "w_pc_out", 31 0, v00000129cf4e65f0_0;  1 drivers
v00000129cf5514a0_0 .net "w_shift_to_addbranch", 31 0, L_00000129cf5523a0;  1 drivers
v00000129cf551680_0 .net "w_zero", 0 0, v00000129cf5461e0_0;  1 drivers
L_00000129cf551a40 .part L_00000129cf4d55d0, 0, 7;
L_00000129cf552e40 .part L_00000129cf4d55d0, 7, 5;
L_00000129cf551e00 .part L_00000129cf4d55d0, 15, 5;
L_00000129cf551b80 .part L_00000129cf4d55d0, 20, 5;
S_00000129cf4a6a00 .scope module, "PC" "pc_counter" 4 97, 5 3 0, S_00000129cf4a3fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "PC_next";
    .port_info 3 /OUTPUT 32 "address_o";
P_00000129cf4ef0e0 .param/l "ADDRESS_WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v00000129cf4e6370_0 .net "PC_next", 31 0, v00000129cf549da0_0;  alias, 1 drivers
v00000129cf4e65f0_0 .var "address_o", 31 0;
v00000129cf4e64b0_0 .net "clk", 0 0, v00000129cf551220_0;  alias, 1 drivers
v00000129cf4e60f0_0 .net "rst", 0 0, v00000129cf551540_0;  alias, 1 drivers
E_00000129cf4ef420 .event posedge, v00000129cf4e64b0_0;
S_00000129cf4aad60 .scope module, "addBranch" "sumadorb" 4 117, 6 4 0, S_00000129cf4a3fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a_i";
    .port_info 1 /INPUT 32 "b_i";
    .port_info 2 /OUTPUT 32 "sum_o";
P_00000129cf4ef120 .param/l "N" 0 6 4, +C4<00000000000000000000000000100000>;
v00000129cf4e67d0_0 .net "a_i", 31 0, v00000129cf4e65f0_0;  alias, 1 drivers
v00000129cf4e6050_0 .net "b_i", 31 0, L_00000129cf5523a0;  alias, 1 drivers
v00000129cf4e58d0_0 .net "sum_o", 31 0, L_00000129cf551860;  alias, 1 drivers
L_00000129cf551860 .arith/sum 32, v00000129cf4e65f0_0, L_00000129cf5523a0;
S_00000129cf4aaef0 .scope module, "addPC" "sumadorpc" 4 110, 7 4 0, S_00000129cf4a3fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a_i";
    .port_info 1 /OUTPUT 32 "sum_o";
P_00000129cf4ef4a0 .param/l "N" 0 7 4, +C4<00000000000000000000000000100000>;
v00000129cf4e5a10_0 .net "a_i", 31 0, v00000129cf4e65f0_0;  alias, 1 drivers
v00000129cf5463c0_0 .var "b_i", 31 0;
v00000129cf545ce0_0 .net "sum_o", 31 0, L_00000129cf5517c0;  alias, 1 drivers
L_00000129cf5517c0 .arith/sum 32, v00000129cf4e65f0_0, v00000129cf5463c0_0;
S_00000129cf4ab340 .scope module, "alu_control_ins" "ALU_CONTROL" 4 133, 8 1 0, S_00000129cf4a3fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruccion";
    .port_info 1 /INPUT 2 "ALU_OP";
    .port_info 2 /OUTPUT 2 "alu_inst";
P_00000129cf4ee5e0 .param/l "width_instruc" 0 8 2, +C4<00000000000000000000000000100000>;
v00000129cf5465a0_0 .net "ALU_OP", 1 0, v00000129cf546be0_0;  alias, 1 drivers
v00000129cf545380_0 .net "I_30", 0 0, L_00000129cf552d00;  1 drivers
v00000129cf545060_0 .net *"_ivl_1", 2 0, L_00000129cf551400;  1 drivers
L_00000129cf5530a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000129cf545e20_0 .net *"_ivl_5", 0 0, L_00000129cf5530a8;  1 drivers
v00000129cf545ec0_0 .var "alu_inst", 1 0;
v00000129cf546640_0 .net "field_3", 3 0, L_00000129cf5519a0;  1 drivers
v00000129cf545880_0 .net "instruccion", 31 0, L_00000129cf4d55d0;  alias, 1 drivers
E_00000129cf4ee6e0 .event anyedge, v00000129cf5465a0_0, v00000129cf545380_0, v00000129cf546640_0;
L_00000129cf551400 .part L_00000129cf4d55d0, 12, 3;
L_00000129cf5519a0 .concat [ 3 1 0 0], L_00000129cf551400, L_00000129cf5530a8;
L_00000129cf552d00 .part L_00000129cf4d55d0, 30, 1;
S_00000129cf4ab4d0 .scope module, "alu_ins" "ALU" 4 125, 9 1 0, S_00000129cf4a3fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "data_rs1";
    .port_info 1 /INPUT 64 "source_2";
    .port_info 2 /INPUT 2 "alu_inst";
    .port_info 3 /OUTPUT 64 "ALU_result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000129cf4eed60 .param/l "DATA_WIDTH" 0 9 2, +C4<00000000000000000000000001000000>;
L_00000129cf4d4d80 .functor BUFZ 64, v00000129cf546320_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v00000129cf546820_0 .net "ALUResult", 63 0, L_00000129cf4d4d80;  1 drivers
v00000129cf546320_0 .var "ALU_result", 63 0;
v00000129cf545ba0_0 .net "alu_inst", 1 0, v00000129cf545ec0_0;  alias, 1 drivers
v00000129cf545c40_0 .net "data_rs1", 63 0, L_00000129cf4d5170;  alias, 1 drivers
v00000129cf546dc0_0 .net "source_2", 63 0, v00000129cf546b40_0;  alias, 1 drivers
v00000129cf5461e0_0 .var "zero", 0 0;
E_00000129cf4ef2e0 .event anyedge, v00000129cf545ec0_0, v00000129cf545c40_0, v00000129cf546dc0_0;
E_00000129cf4ee7e0 .event anyedge, v00000129cf546820_0;
S_00000129cf4961f0 .scope module, "data_memory_ins" "data_memory" 4 139, 10 1 0, S_00000129cf4a3fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 64 "address";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "MemRead";
    .port_info 4 /INPUT 1 "MemWrite";
    .port_info 5 /INPUT 64 "write_data";
    .port_info 6 /OUTPUT 64 "read_data";
P_00000129cf4d9580 .param/l "N" 0 10 3, +C4<00000000000000000000000000000110>;
P_00000129cf4d95b8 .param/l "W" 0 10 2, +C4<00000000000000000000000001000000>;
L_00000129cf4d56b0 .functor AND 1, v00000129cf546500_0, L_00000129cf5515e0, C4<1>, C4<1>;
v00000129cf546280_0 .net "MemRead", 0 0, v00000129cf546500_0;  alias, 1 drivers
v00000129cf5451a0_0 .net "MemWrite", 0 0, v00000129cf545920_0;  alias, 1 drivers
v00000129cf545240_0 .net *"_ivl_1", 0 0, L_00000129cf5515e0;  1 drivers
v00000129cf545d80_0 .net *"_ivl_2", 0 0, L_00000129cf4d56b0;  1 drivers
v00000129cf5468c0_0 .net *"_ivl_4", 63 0, L_00000129cf552580;  1 drivers
v00000129cf545f60_0 .net *"_ivl_7", 61 0, L_00000129cf552120;  1 drivers
L_00000129cf5530f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000129cf546960_0 .net/2u *"_ivl_8", 63 0, L_00000129cf5530f0;  1 drivers
v00000129cf546000_0 .net "address", 63 0, v00000129cf546320_0;  alias, 1 drivers
v00000129cf5452e0_0 .net "clk", 0 0, v00000129cf551220_0;  alias, 1 drivers
v00000129cf545b00 .array "mem", 0 63, 63 0;
v00000129cf546a00_0 .net "read_data", 63 0, L_00000129cf5526c0;  alias, 1 drivers
v00000129cf545420_0 .net "rst", 0 0, v00000129cf551540_0;  alias, 1 drivers
v00000129cf5460a0_0 .net "write_data", 63 0, L_00000129cf4d5170;  alias, 1 drivers
L_00000129cf5515e0 .reduce/nor v00000129cf551540_0;
L_00000129cf552580 .array/port v00000129cf545b00, L_00000129cf552120;
L_00000129cf552120 .part v00000129cf546320_0, 2, 62;
L_00000129cf5526c0 .functor MUXZ 64, L_00000129cf5530f0, L_00000129cf552580, L_00000129cf4d56b0, C4<>;
S_00000129cf496380 .scope module, "immediate_g" "imm" 4 174, 11 1 0, S_00000129cf4a3fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 64 "out";
P_00000129cf4ee7a0 .param/l "N" 0 11 1, +C4<00000000000000000000000001000000>;
v00000129cf546e60_0 .net "in", 31 0, L_00000129cf4d55d0;  alias, 1 drivers
v00000129cf545560_0 .var "inmediato", 11 0;
v00000129cf5454c0_0 .var "opcode", 6 0;
v00000129cf546460_0 .var "out", 63 0;
E_00000129cf4ee620 .event anyedge, v00000129cf545880_0, v00000129cf5454c0_0, v00000129cf545560_0;
S_00000129cf4b1080 .scope module, "instruction_mem" "inst_memory" 4 105, 12 1 0, S_00000129cf4a3fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_00000129cf4a6b90 .param/l "ADDRESS_WIDTH" 0 12 3, +C4<00000000000000000000000000100000>;
P_00000129cf4a6bc8 .param/l "DATA_WIDTH" 0 12 2, +C4<00000000000000000000000000100000>;
P_00000129cf4a6c00 .param/l "MEM_SIZE" 0 12 4, +C4<00000000000000000000000000001010>;
L_00000129cf4d55d0 .functor BUFZ 32, L_00000129cf551cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000129cf546780_0 .net *"_ivl_0", 31 0, L_00000129cf551cc0;  1 drivers
v00000129cf5459c0_0 .net *"_ivl_3", 7 0, L_00000129cf5529e0;  1 drivers
v00000129cf546f00_0 .net "address", 31 0, v00000129cf4e65f0_0;  alias, 1 drivers
v00000129cf545100 .array "inst_memory", 0 9, 31 0;
v00000129cf545600_0 .net "instruction", 31 0, L_00000129cf4d55d0;  alias, 1 drivers
L_00000129cf551cc0 .array/port v00000129cf545100, L_00000129cf5529e0;
L_00000129cf5529e0 .part v00000129cf4e65f0_0, 2, 8;
S_00000129cf4b1210 .scope module, "main_control" "main_control" 4 181, 13 1 0, S_00000129cf4a3fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "ALUSrc";
    .port_info 2 /OUTPUT 1 "MemtoReg";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUOp";
P_00000129cf4ef160 .param/l "width_instruc" 0 13 1, +C4<00000000000000000000000000000111>;
v00000129cf546be0_0 .var "ALUOp", 1 0;
v00000129cf545a60_0 .var "ALUSrc", 0 0;
v00000129cf546140_0 .var "Branch", 0 0;
v00000129cf546500_0 .var "MemRead", 0 0;
v00000129cf545920_0 .var "MemWrite", 0 0;
v00000129cf546c80_0 .var "MemtoReg", 0 0;
v00000129cf546d20_0 .var "RegWrite", 0 0;
v00000129cf5466e0_0 .net "opcode", 6 0, L_00000129cf551a40;  1 drivers
E_00000129cf4ee660 .event anyedge, v00000129cf5466e0_0;
S_00000129cf4b1fa0 .scope module, "mux_1" "mux" 4 153, 14 1 0, S_00000129cf4a3fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 64 "in_1";
    .port_info 2 /INPUT 64 "in_2";
    .port_info 3 /OUTPUT 64 "salida";
P_00000129cf4ef1a0 .param/l "ancho" 0 14 1, +C4<00000000000000000000000001000000>;
v00000129cf546aa0_0 .net "in_1", 63 0, L_00000129cf4d5720;  alias, 1 drivers
v00000129cf5456a0_0 .net "in_2", 63 0, v00000129cf546460_0;  alias, 1 drivers
v00000129cf546b40_0 .var "salida", 63 0;
v00000129cf545740_0 .net "sel", 0 0, v00000129cf545a60_0;  alias, 1 drivers
E_00000129cf4ef1e0 .event anyedge, v00000129cf545a60_0, v00000129cf546aa0_0, v00000129cf546460_0;
S_00000129cf4b2130 .scope module, "mux_2" "mux" 4 160, 14 1 0, S_00000129cf4a3fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 64 "in_1";
    .port_info 2 /INPUT 64 "in_2";
    .port_info 3 /OUTPUT 64 "salida";
P_00000129cf4ef360 .param/l "ancho" 0 14 1, +C4<00000000000000000000000001000000>;
v00000129cf5457e0_0 .net "in_1", 63 0, v00000129cf546320_0;  alias, 1 drivers
v00000129cf549ee0_0 .net "in_2", 63 0, L_00000129cf5526c0;  alias, 1 drivers
v00000129cf54a160_0 .var "salida", 63 0;
v00000129cf54a020_0 .net "sel", 0 0, v00000129cf546c80_0;  alias, 1 drivers
E_00000129cf4ef3a0 .event anyedge, v00000129cf546c80_0, v00000129cf546320_0, v00000129cf546a00_0;
S_00000129cf4c00e0 .scope module, "mux_3" "mux" 4 167, 14 1 0, S_00000129cf4a3fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_1";
    .port_info 2 /INPUT 32 "in_2";
    .port_info 3 /OUTPUT 32 "salida";
P_00000129cf4ee6a0 .param/l "ancho" 0 14 1, +C4<00000000000000000000000000100000>;
v00000129cf5496c0_0 .net "in_1", 31 0, L_00000129cf5517c0;  alias, 1 drivers
v00000129cf54ade0_0 .net "in_2", 31 0, L_00000129cf551860;  alias, 1 drivers
v00000129cf549da0_0 .var "salida", 31 0;
v00000129cf54a0c0_0 .net "sel", 0 0, L_00000129cf4d5790;  alias, 1 drivers
E_00000129cf4ef4e0 .event anyedge, v00000129cf54a0c0_0, v00000129cf545ce0_0, v00000129cf4e58d0_0;
S_00000129cf4c0270 .scope module, "registers" "reg_file" 4 196, 15 6 0, S_00000129cf4a3fa0;
 .timescale -7 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "writeEn";
    .port_info 3 /INPUT 64 "writeData";
    .port_info 4 /INPUT 5 "writeAddr";
    .port_info 5 /INPUT 5 "readAddr1";
    .port_info 6 /INPUT 5 "readAddr2";
    .port_info 7 /OUTPUT 64 "readData1";
    .port_info 8 /OUTPUT 64 "readData2";
P_00000129cf54b400 .param/l "DataWidth" 0 15 7, +C4<00000000000000000000000001000000>;
P_00000129cf54b438 .param/l "IndexWidth" 0 15 9, +C4<00000000000000000000000000000101>;
P_00000129cf54b470 .param/l "NumRegs" 0 15 8, +C4<00000000000000000000000000100000>;
L_00000129cf4d5170 .functor BUFZ 64, L_00000129cf551ea0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_00000129cf4d5720 .functor BUFZ 64, L_00000129cf551ae0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v00000129cf549800_0 .net *"_ivl_0", 63 0, L_00000129cf551ea0;  1 drivers
v00000129cf549260_0 .net *"_ivl_10", 6 0, L_00000129cf552da0;  1 drivers
L_00000129cf553180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000129cf54a700_0 .net *"_ivl_13", 1 0, L_00000129cf553180;  1 drivers
v00000129cf54a480_0 .net *"_ivl_2", 6 0, L_00000129cf5521c0;  1 drivers
L_00000129cf553138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000129cf54a200_0 .net *"_ivl_5", 1 0, L_00000129cf553138;  1 drivers
v00000129cf54af20_0 .net *"_ivl_8", 63 0, L_00000129cf551ae0;  1 drivers
v00000129cf549f80_0 .net "clk", 0 0, v00000129cf551220_0;  alias, 1 drivers
v00000129cf54ac00_0 .net "readAddr1", 4 0, L_00000129cf551e00;  1 drivers
v00000129cf54aac0_0 .net "readAddr2", 4 0, L_00000129cf551b80;  1 drivers
v00000129cf54a2a0_0 .net "readData1", 63 0, L_00000129cf4d5170;  alias, 1 drivers
v00000129cf549620_0 .net "readData2", 63 0, L_00000129cf4d5720;  alias, 1 drivers
v00000129cf549a80 .array "regs", 0 31, 63 0;
v00000129cf5493a0_0 .net "rst", 0 0, v00000129cf551540_0;  alias, 1 drivers
v00000129cf549b20_0 .net "writeAddr", 4 0, L_00000129cf552e40;  1 drivers
v00000129cf549300_0 .net "writeData", 63 0, v00000129cf54a160_0;  alias, 1 drivers
v00000129cf54aca0_0 .net "writeEn", 0 0, v00000129cf546d20_0;  alias, 1 drivers
L_00000129cf551ea0 .array/port v00000129cf549a80, L_00000129cf5521c0;
L_00000129cf5521c0 .concat [ 5 2 0 0], L_00000129cf551e00, L_00000129cf553138;
L_00000129cf551ae0 .array/port v00000129cf549a80, L_00000129cf552da0;
L_00000129cf552da0 .concat [ 5 2 0 0], L_00000129cf551b80, L_00000129cf553180;
S_00000129cf4c1e30 .scope begin, "$ivl_foreach0" "$ivl_foreach0" 15 29, 15 29 0, S_00000129cf4c0270;
 .timescale -7 -12;
v00000129cf54a5c0_0 .var/2s "i", 31 0;
S_00000129cf5503f0 .scope module, "shifter" "shift" 4 209, 16 1 0, S_00000129cf4a3fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "in";
    .port_info 1 /OUTPUT 32 "out";
P_00000129cf4eeca0 .param/l "N" 0 16 1, +C4<00000000000000000000000001000000>;
v00000129cf54ae80_0 .net *"_ivl_2", 62 0, L_00000129cf551d60;  1 drivers
L_00000129cf5531c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000129cf549bc0_0 .net *"_ivl_4", 0 0, L_00000129cf5531c8;  1 drivers
v00000129cf54ad40_0 .net *"_ivl_7", 31 0, L_00000129cf551180;  1 drivers
v00000129cf54a980_0 .net "in", 63 0, v00000129cf546460_0;  alias, 1 drivers
v00000129cf549c60_0 .net "intermedio", 63 0, L_00000129cf551c20;  1 drivers
v00000129cf54a660_0 .net "out", 31 0, L_00000129cf5523a0;  alias, 1 drivers
L_00000129cf551d60 .part v00000129cf546460_0, 0, 63;
L_00000129cf551c20 .concat [ 1 63 0 0], L_00000129cf5531c8, L_00000129cf551d60;
L_00000129cf551180 .part L_00000129cf551c20, 0, 32;
L_00000129cf5523a0 .concat [ 32 0 0 0], L_00000129cf551180;
    .scope S_00000129cf4a6a00;
T_0 ;
    %wait E_00000129cf4ef420;
    %load/vec4 v00000129cf4e60f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000129cf4e65f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000129cf4e6370_0;
    %assign/vec4 v00000129cf4e65f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000129cf4b1080;
T_1 ;
    %vpi_call/w 12 16 "$readmemh", "program_sencillo.hex", v00000129cf545100, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001001 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000129cf4aaef0;
T_2 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000129cf5463c0_0, 0, 32;
    %end;
    .thread T_2, $init;
    .scope S_00000129cf4ab4d0;
T_3 ;
    %wait E_00000129cf4ee7e0;
    %load/vec4 v00000129cf546820_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000129cf5461e0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000129cf5461e0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000129cf4ab4d0;
T_4 ;
    %wait E_00000129cf4ef2e0;
    %load/vec4 v00000129cf545ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %load/vec4 v00000129cf545c40_0;
    %load/vec4 v00000129cf546dc0_0;
    %add;
    %store/vec4 v00000129cf546320_0, 0, 64;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v00000129cf545c40_0;
    %load/vec4 v00000129cf546dc0_0;
    %add;
    %store/vec4 v00000129cf546320_0, 0, 64;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v00000129cf545c40_0;
    %load/vec4 v00000129cf546dc0_0;
    %sub;
    %store/vec4 v00000129cf546320_0, 0, 64;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v00000129cf545c40_0;
    %load/vec4 v00000129cf546dc0_0;
    %and;
    %store/vec4 v00000129cf546320_0, 0, 64;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v00000129cf545c40_0;
    %load/vec4 v00000129cf546dc0_0;
    %or;
    %store/vec4 v00000129cf546320_0, 0, 64;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000129cf4ab340;
T_5 ;
    %wait E_00000129cf4ee6e0;
    %load/vec4 v00000129cf5465a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000129cf545ec0_0, 0, 2;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000129cf545ec0_0, 0, 2;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000129cf545ec0_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v00000129cf545380_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_5.7, 4;
    %load/vec4 v00000129cf546640_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000129cf545ec0_0, 0, 2;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v00000129cf545380_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_5.10, 4;
    %load/vec4 v00000129cf546640_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000129cf545ec0_0, 0, 2;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v00000129cf545380_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_5.13, 4;
    %load/vec4 v00000129cf546640_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000129cf545ec0_0, 0, 2;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v00000129cf545380_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_5.16, 4;
    %load/vec4 v00000129cf546640_0;
    %pushi/vec4 6, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000129cf545ec0_0, 0, 2;
T_5.14 ;
T_5.12 ;
T_5.9 ;
T_5.6 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000129cf4961f0;
T_6 ;
    %vpi_call/w 10 20 "$readmemh", "programa_inst.hex", v00000129cf545b00, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001001 {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000129cf4961f0;
T_7 ;
    %wait E_00000129cf4ef420;
    %load/vec4 v00000129cf5451a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000129cf5460a0_0;
    %load/vec4 v00000129cf546000_0;
    %parti/s 62, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000129cf545b00, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000129cf4b1fa0;
T_8 ;
    %wait E_00000129cf4ef1e0;
    %load/vec4 v00000129cf545740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %load/vec4 v00000129cf546aa0_0;
    %store/vec4 v00000129cf546b40_0, 0, 64;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v00000129cf546aa0_0;
    %store/vec4 v00000129cf546b40_0, 0, 64;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v00000129cf5456a0_0;
    %store/vec4 v00000129cf546b40_0, 0, 64;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000129cf4b2130;
T_9 ;
    %wait E_00000129cf4ef3a0;
    %load/vec4 v00000129cf54a020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %load/vec4 v00000129cf5457e0_0;
    %store/vec4 v00000129cf54a160_0, 0, 64;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v00000129cf5457e0_0;
    %store/vec4 v00000129cf54a160_0, 0, 64;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v00000129cf549ee0_0;
    %store/vec4 v00000129cf54a160_0, 0, 64;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000129cf4c00e0;
T_10 ;
    %wait E_00000129cf4ef4e0;
    %load/vec4 v00000129cf54a0c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %load/vec4 v00000129cf5496c0_0;
    %store/vec4 v00000129cf549da0_0, 0, 32;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v00000129cf5496c0_0;
    %store/vec4 v00000129cf549da0_0, 0, 32;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v00000129cf54ade0_0;
    %store/vec4 v00000129cf549da0_0, 0, 32;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000129cf496380;
T_11 ;
    %wait E_00000129cf4ee620;
    %load/vec4 v00000129cf546e60_0;
    %parti/s 7, 0, 2;
    %store/vec4 v00000129cf5454c0_0, 0, 7;
    %load/vec4 v00000129cf5454c0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v00000129cf545560_0, 0, 12;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v00000129cf546e60_0;
    %parti/s 12, 20, 6;
    %store/vec4 v00000129cf545560_0, 0, 12;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v00000129cf546e60_0;
    %parti/s 7, 25, 6;
    %load/vec4 v00000129cf546e60_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000129cf545560_0, 0, 12;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v00000129cf546e60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000129cf546e60_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000129cf546e60_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000129cf546e60_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000129cf545560_0, 0, 12;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %load/vec4 v00000129cf545560_0;
    %pad/s 64;
    %store/vec4 v00000129cf546460_0, 0, 64;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000129cf4b1210;
T_12 ;
    %wait E_00000129cf4ee660;
    %load/vec4 v00000129cf5466e0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000129cf545a60_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000129cf546c80_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000129cf546d20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000129cf546500_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000129cf545920_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000129cf546140_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000129cf546be0_0, 0, 2;
    %jmp T_12.5;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000129cf545a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000129cf546c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000129cf546d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000129cf546500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000129cf545920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000129cf546140_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000129cf546be0_0, 0, 2;
    %jmp T_12.5;
T_12.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000129cf545a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000129cf546c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000129cf546d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000129cf546500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000129cf545920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000129cf546140_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000129cf546be0_0, 0, 2;
    %jmp T_12.5;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000129cf545a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000129cf546c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000129cf546d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000129cf546500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000129cf545920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000129cf546140_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000129cf546be0_0, 0, 2;
    %jmp T_12.5;
T_12.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000129cf545a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000129cf546c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000129cf546d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000129cf546500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000129cf545920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000129cf546140_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000129cf546be0_0, 0, 2;
    %jmp T_12.5;
T_12.5 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000129cf4c0270;
T_13 ;
    %wait E_00000129cf4ef420;
    %load/vec4 v00000129cf5493a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %fork t_1, S_00000129cf4c1e30;
    %jmp t_0;
    .scope S_00000129cf4c1e30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000129cf54a5c0_0, 0, 32;
T_13.2 ;
    %load/vec4 v00000129cf54a5c0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v00000129cf54a5c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000129cf549a80, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000129cf54a5c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000129cf54a5c0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_00000129cf4c0270;
t_0 %join;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000129cf54aca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v00000129cf549300_0;
    %load/vec4 v00000129cf549b20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000129cf549a80, 0, 4;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000129cf4a3e10;
T_14 ;
    %delay 1000, 0;
    %load/vec4 v00000129cf551220_0;
    %inv;
    %store/vec4 v00000129cf551220_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_00000129cf4a3e10;
T_15 ;
    %vpi_call/w 3 21 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call/w 3 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000129cf4a3e10 {0 0 0};
    %end;
    .thread T_15;
    .scope S_00000129cf4a3e10;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000129cf551540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000129cf551220_0, 0, 1;
    %wait E_00000129cf4ef420;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000129cf551540_0, 0;
    %delay 100000000, 0;
    %vpi_call/w 3 32 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "-";
    "processor_tb.sv";
    "processor_top.sv";
    "pc_counter.sv";
    "sumadorb.sv";
    "sumadorpc.sv";
    "ALU_CONTROL.sv";
    "ALU.sv";
    "data_memory.sv";
    "imm.sv";
    "inst_memory.sv";
    "main_control.sv";
    "mux.sv";
    "reg_file.sv";
    "shift.sv";
