INFO: [VRFC 10-163] Analyzing VHDL file "C:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_3/demo_tb/tb_div_gen_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_div_gen_3'
