// Seed: 1803516237
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  final $unsigned(14);
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd90
) (
    output wor   id_0,
    output uwire id_1
);
  wire _id_3;
  logic [1 : 1] id_4;
  ;
  parameter id_5 = 1;
  wire  [  "" : ""] id_6;
  logic [id_3 : ""] id_7 = 1'b0;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_4,
      id_5,
      id_4,
      id_5,
      id_6
  );
endmodule
