Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date             : Tue Oct  6 03:28:08 2020
| Host             : LAPTOP-8E6RLG3I running 64-bit major release  (build 9200)
| Command          : report_power -file xilinx_pcie_2_1_ep_7x_power_routed.rpt -pb xilinx_pcie_2_1_ep_7x_power_summary_routed.pb -rpx xilinx_pcie_2_1_ep_7x_power_routed.rpx
| Design           : xilinx_pcie_2_1_ep_7x
| Device           : xc7z035ffg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.570        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.350        |
| Device Static (W)        | 0.220        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 82.0         |
| Junction Temperature (C) | 28.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.061 |        8 |       --- |             --- |
| Slice Logic              |     0.008 |    11935 |       --- |             --- |
|   LUT as Logic           |     0.006 |     3743 |    171900 |            2.18 |
|   Register               |    <0.001 |     6269 |    343800 |            1.82 |
|   LUT as Shift Register  |    <0.001 |      352 |     70400 |            0.50 |
|   CARRY4                 |    <0.001 |      130 |     54650 |            0.24 |
|   F7/F8 Muxes            |    <0.001 |       47 |    218600 |            0.02 |
|   LUT as Distributed RAM |    <0.001 |       24 |     70400 |            0.03 |
|   Others                 |     0.000 |      625 |       --- |             --- |
| Signals                  |     0.027 |     9818 |       --- |             --- |
| Block RAM                |     0.058 |       17 |       500 |            3.40 |
| MMCM                     |     0.107 |        1 |         8 |           12.50 |
| I/O                      |     0.000 |        1 |       250 |            0.40 |
| GTX                      |     1.054 |        4 |         8 |           50.00 |
| Hard IPs                 |     0.035 |        1 |       --- |             --- |
|   PCIE                   |     0.035 |        1 |         1 |          100.00 |
| Static Power             |     0.220 |          |           |                 |
| Total                    |     1.570 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.318 |       0.261 |      0.057 |
| Vccaux    |       1.800 |     0.099 |       0.059 |      0.040 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.007 |       0.004 |      0.002 |
| MGTAVcc   |       1.000 |     0.512 |       0.508 |      0.004 |
| MGTAVtt   |       1.200 |     0.382 |       0.377 |      0.005 |
| MGTVccaux |       1.800 |     0.010 |       0.010 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                                                        | Constraint (ns) |
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------+
| clk_125mhz                                                                                 | pcie_7x_0_support_i/pipe_clock_i/clk_125mhz                                                                   |             8.0 |
| clk_250mhz                                                                                 | pcie_7x_0_support_i/pipe_clock_i/clk_250mhz                                                                   |             4.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                          |            33.0 |
| mmcm_fb                                                                                    | pcie_7x_0_support_i/pipe_clock_i/mmcm_fb                                                                      |            10.0 |
| sys_clk                                                                                    | sys_clk_p                                                                                                     |            10.0 |
| txoutclk_x0y0                                                                              | pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out |            10.0 |
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| xilinx_pcie_2_1_ep_7x    |     1.350 |
|   app                    |     0.068 |
|     PIO                  |     0.068 |
|       PIO_EP_inst        |     0.068 |
|   dbg_hub                |     0.005 |
|     inst                 |     0.005 |
|       BSCANID.u_xsdbm_id |     0.005 |
|   pcie_7x_0_support_i    |     1.277 |
|     pcie_7x_0_i          |     1.169 |
|       inst               |     1.169 |
|     pipe_clock_i         |     0.108 |
+--------------------------+-----------+


