mmc_clk	,	V_47
ENOMEM	,	V_53
of_clk_add_provider	,	F_31
clk_register	,	F_25
div_off	,	V_43
hi3620_mmc_clk_init	,	F_29
hisi_clk_register_fixed_factor	,	F_5
hi3620_mmc_clks	,	V_63
writel_relaxed	,	F_17
clk_onecell_data	,	V_64
hw	,	V_12
hi3620_div_clks	,	V_9
sam_off	,	V_37
len	,	V_27
hi3620_mux_clks	,	V_8
id	,	V_22
ARRAY_SIZE	,	F_4
val	,	V_24
div_reg	,	V_42
init	,	V_50
clk	,	V_45
clk_mmc_ops	,	V_56
"failed to find pctrl node in DTS\n"	,	L_2
sam_reg	,	V_36
hisi_clk_register_mux	,	F_6
mmc_clk_lock	,	V_32
hisi_clk_register_gate_sep	,	F_8
DEFINE_SPINLOCK	,	F_14
mmc_clk_recalc_rate	,	F_9
node	,	V_61
__func__	,	V_52
mmc_clk_delay	,	F_12
pr_err	,	F_23
GFP_KERNEL	,	V_51
HI3620_MMC_CIUCLK1	,	V_23
clk_mmc	,	V_19
kfree	,	F_28
flags	,	V_29
"%s: fail to allocate mmc clk\n"	,	L_1
device_node	,	V_1
CLK_IS_BASIC	,	V_57
mmc_clk_determine_rate	,	F_10
hi3620_fixed_factor_clks	,	V_7
clken_bit	,	V_35
drv_reg	,	V_39
clk_hw	,	V_11
mmc_clk_prepare	,	F_19
i	,	V_28
off	,	V_26
num_parents	,	V_60
EINVAL	,	V_33
__init	,	T_1
of_iomap	,	F_30
drv_off	,	V_40
of_clk_src_onecell_get	,	V_67
drv_bits	,	V_41
hisi_clk_register_divider	,	F_7
ERR_PTR	,	F_24
parent_name	,	V_59
mmc_clk_set_rate	,	F_20
__iomem	,	T_3
num	,	V_62
max_rate	,	V_16
clk_init_data	,	V_49
clk_num	,	V_66
clk_data	,	V_4
u32	,	T_2
hisi_clk_init	,	F_2
best_parent_p	,	V_18
mclk	,	V_20
drv	,	V_31
sam_bits	,	V_38
best_parent_rate	,	V_17
spin_unlock_irqrestore	,	F_18
readl_relaxed	,	F_16
ops	,	V_55
spin_lock_irqsave	,	F_15
name	,	V_54
"failed to map pctrl\n"	,	L_3
hi3620_fixed_rate_clks	,	V_6
clks	,	V_65
hisi_clock_data	,	V_3
np	,	V_2
hisi_clk_register_fixed_rate	,	F_3
to_mmc	,	F_11
HI3620_NR_CLKS	,	V_5
best	,	V_21
mmc_clk_set_timing	,	F_13
parent_rate	,	V_13
para	,	V_25
rate	,	V_14
kzalloc	,	F_22
div_bits	,	V_44
min_rate	,	V_15
sam	,	V_30
clken_reg	,	V_34
WARN_ON	,	F_26
hisi_mmc_clock	,	V_46
hi3620_seperated_gate_clks	,	V_10
hi3620_clk_init	,	F_1
hisi_register_clk_mmc	,	F_21
parent_names	,	V_58
base	,	V_48
IS_ERR	,	F_27
