#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Sep 20 17:42:29 2024
# Process ID: 2472537
# Current directory: /home/uic18097/isolde/git/cva6/corev_apu/fpga/ariane.runs/synth_1
# Command line: vivado -log ariane_xilinx.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ariane_xilinx.tcl
# Log file: /home/uic18097/isolde/git/cva6/corev_apu/fpga/ariane.runs/synth_1/ariane_xilinx.vds
# Journal file: /home/uic18097/isolde/git/cva6/corev_apu/fpga/ariane.runs/synth_1/vivado.jou
# Running On: tmdu185u, OS: Linux, CPU Frequency: 3600.000 MHz, CPU Physical cores: 4, Host memory: 33369 MB
#-----------------------------------------------------------
source ariane_xilinx.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1350.902 ; gain = 38.805 ; free physical = 14260 ; free virtual = 26165
Command: synth_design -top ariane_xilinx -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2472559
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1777.691 ; gain = 415.652 ; free physical = 13559 ; free virtual = 25464
---------------------------------------------------------------------------------
WARNING: [Synth 8-11067] parameter 'NbInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam [/home/uic18097/isolde/git/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv:52]
WARNING: [Synth 8-11067] parameter 'CoproInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam [/home/uic18097/isolde/git/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv:53]
WARNING: [Synth 8-11067] parameter 'NbCompInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam [/home/uic18097/isolde/git/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv:136]
WARNING: [Synth 8-11067] parameter 'CoproCompInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam [/home/uic18097/isolde/git/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv:137]
INFO: [Synth 8-11241] undeclared symbol 'dout', assumed default net type 'wire' [/home/uic18097/isolde/git/cva6/corev_apu/fpga/src/ariane-ethernet/dualmem_widen8.sv:88]
WARNING: [Synth 8-11065] parameter 'NR_BYPASS_PORTS' becomes localparam in 'miss_handler' with formal parameter declaration list [/home/uic18097/isolde/git/cva6/core/cache_subsystem/miss_handler.sv:72]
WARNING: [Synth 8-11065] parameter 'STYLE_INT' becomes localparam in 'rgmii_lfsr' with formal parameter declaration list [/home/uic18097/isolde/git/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_lfsr.sv:364]
INFO: [Synth 8-11241] undeclared symbol 'trst_n', assumed default net type 'wire' [/home/uic18097/isolde/git/cva6/corev_apu/fpga/src/ariane_xilinx.sv:385]
INFO: [Synth 8-11241] undeclared symbol 'led', assumed default net type 'wire' [/home/uic18097/isolde/git/cva6/corev_apu/fpga/src/ariane_xilinx.sv:918]
INFO: [Synth 8-11241] undeclared symbol 'sw', assumed default net type 'wire' [/home/uic18097/isolde/git/cva6/corev_apu/fpga/src/ariane_xilinx.sv:919]
INFO: [Synth 8-11241] undeclared symbol 'cpu_reset', assumed default net type 'wire' [/home/uic18097/isolde/git/cva6/corev_apu/fpga/src/ariane_xilinx.sv:1154]
ERROR: [Synth 8-36] 'eth_txck' is not declared [/home/uic18097/isolde/git/cva6/corev_apu/fpga/src/ariane_xilinx.sv:899]
ERROR: [Synth 8-36] 'eth_rxck' is not declared [/home/uic18097/isolde/git/cva6/corev_apu/fpga/src/ariane_xilinx.sv:900]
ERROR: [Synth 8-36] 'eth_rxctl' is not declared [/home/uic18097/isolde/git/cva6/corev_apu/fpga/src/ariane_xilinx.sv:901]
ERROR: [Synth 8-36] 'eth_rxd' is not declared [/home/uic18097/isolde/git/cva6/corev_apu/fpga/src/ariane_xilinx.sv:902]
ERROR: [Synth 8-36] 'eth_rst_n' is not declared [/home/uic18097/isolde/git/cva6/corev_apu/fpga/src/ariane_xilinx.sv:903]
ERROR: [Synth 8-36] 'eth_txctl' is not declared [/home/uic18097/isolde/git/cva6/corev_apu/fpga/src/ariane_xilinx.sv:904]
ERROR: [Synth 8-36] 'eth_txd' is not declared [/home/uic18097/isolde/git/cva6/corev_apu/fpga/src/ariane_xilinx.sv:905]
ERROR: [Synth 8-36] 'eth_mdio' is not declared [/home/uic18097/isolde/git/cva6/corev_apu/fpga/src/ariane_xilinx.sv:906]
ERROR: [Synth 8-36] 'eth_mdc' is not declared [/home/uic18097/isolde/git/cva6/corev_apu/fpga/src/ariane_xilinx.sv:907]
INFO: [Synth 8-10285] module 'ariane_xilinx' is ignored due to previous errors [/home/uic18097/isolde/git/cva6/corev_apu/fpga/src/ariane_xilinx.sv:1909]
INFO: [Synth 8-9084] Verilog file '/home/uic18097/isolde/git/cva6/corev_apu/fpga/src/ariane_xilinx.sv' ignored due to errors
ERROR: [Synth 8-439] module 'ariane_xilinx' not found
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1877.629 ; gain = 515.590 ; free physical = 13444 ; free virtual = 25349
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 6 Warnings, 0 Critical Warnings and 11 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Fri Sep 20 17:42:44 2024...
