<!--

Copyright (c) 2021 Agenium Scale

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all
copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
SOFTWARE.

-->

<!-- This file has been auto-generated -->

<!DOCTYPE html>

<html>
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <title>NSIMD documentation</title>
    <style type="text/css">
      body {
        /*margin:40px auto;*/
        margin:10px auto;
        /*max-width:650px;*/
        max-width:800px;
        /*line-height:1.6;*/
        line-height:1.4;
        /*font-size:18px;*/
        color:#444;
        padding: 0 10px;
      }
      h1,h2,h3 {
        line-height: 1.2;
      }
      table {
        border-collapse: collapse;
        border: 0px solid gray;
        width: 100%;
      }
      th, td {
        border: 2px solid gray;
        padding: 0px 1em 0px 1em;
      }
    </style>
    <!-- https://www.mathjax.org/#gettingstarted -->
    <script src="assets/polyfill.min.js"></script>
    <script id="MathJax-script" async src="assets/tex-svg.js"></script>
    <!-- Highlight.js -->
    <link rel="stylesheet" href= "assets/highlight.js.default.min.css">
    <script src="assets/highlight.min.js"></script>
    <script src="assets/cpp.min.js"></script>
    <script>hljs.initHighlightingOnLoad();</script>
  </head>
<body>

<div style="text-align: center; margin-bottom: 1em;">
  <img src="img/logo.svg">
  <hr>
</div>
<div style="text-align: center; margin-bottom: 1em;">
  <b>NSIMD documentation</b>
</div>
<div style="text-align: center; margin-bottom: 1em;">
  <a href="index.html">Index</a> |
  <a href="tutorial.html">Tutorial</a> |
  <a href="faq.html">FAQ</a> |
  <a href="contribute.html">Contribute</a> |
  <a href="overview.html">API overview</a> |
  <a href="api.html">API reference</a> |
  <a href="wrapped_intrinsics.html">Wrapped intrinsics</a> |
  <a href="modules.html">Modules</a>
  <hr>
</div>

<h1>Floating-point remainder</h1>
<h2>Description</h2>
<p>Compute the floating-point remainder of its argument. For more informations visit <a href="https://sleef.org/purec.xhtml">https://sleef.org/purec.xhtml</a>.</p>
<h2>C base API (generic)</h2>
<pre class="c"><code>#define vfmod(a0, a1, type)
#define vfmod_e(a0, a1, type, simd_ext)</code></pre>
<h2>C advanced API (generic, requires C11)</h2>
<pre class="c"><code>#define nsimd_fmod(a0, a1)</code></pre>
<h2>C++ base API (generic)</h2>
<pre class="c++"><code>template &lt;NSIMD_CONCEPT_VALUE_TYPE T&gt; typename simd_traits&lt;T, NSIMD_SIMD&gt;::simd_vector NSIMD_VECTORCALL fmod(typename simd_traits&lt;T, NSIMD_SIMD&gt;::simd_vector a0, typename simd_traits&lt;T, NSIMD_SIMD&gt;::simd_vector a1, T);</code></pre>
<h2>C++ advanced API</h2>
<pre class="c++"><code>template &lt;NSIMD_CONCEPT_VALUE_TYPE T, NSIMD_CONCEPT_SIMD_EXT SimdExt&gt; pack&lt;T, 1, SimdExt&gt; fmod(pack&lt;T, 1, SimdExt&gt; const&amp; a0, pack&lt;T, 1, SimdExt&gt; const&amp; a1);
template &lt;NSIMD_CONCEPT_VALUE_TYPE T, int N, NSIMD_CONCEPT_SIMD_EXT SimdExt&gt; pack&lt;T, N, SimdExt&gt; fmod(pack&lt;T, N, SimdExt&gt; const&amp; a0, pack&lt;T, N, SimdExt&gt; const&amp; a1);</code></pre>
<h2>C base API (architecture specifics)</h2>
<h3>SSE2</h3>
<pre class="c"><code>nsimd_sse2_vf64 NSIMD_VECTORCALL nsimd_fmod_sse2_f64(nsimd_sse2_vf64 a0, nsimd_sse2_vf64 a1);
nsimd_sse2_vf32 NSIMD_VECTORCALL nsimd_fmod_sse2_f32(nsimd_sse2_vf32 a0, nsimd_sse2_vf32 a1);
nsimd_sse2_vf16 NSIMD_VECTORCALL nsimd_fmod_sse2_f16(nsimd_sse2_vf16 a0, nsimd_sse2_vf16 a1);</code></pre>
<h3>AVX512_SKYLAKE</h3>
<pre class="c"><code>nsimd_avx512_skylake_vf64 NSIMD_VECTORCALL nsimd_fmod_avx512_skylake_f64(nsimd_avx512_skylake_vf64 a0, nsimd_avx512_skylake_vf64 a1);
nsimd_avx512_skylake_vf32 NSIMD_VECTORCALL nsimd_fmod_avx512_skylake_f32(nsimd_avx512_skylake_vf32 a0, nsimd_avx512_skylake_vf32 a1);
nsimd_avx512_skylake_vf16 NSIMD_VECTORCALL nsimd_fmod_avx512_skylake_f16(nsimd_avx512_skylake_vf16 a0, nsimd_avx512_skylake_vf16 a1);</code></pre>
<h3>VSX</h3>
<pre class="c"><code>nsimd_vsx_vf64 NSIMD_VECTORCALL nsimd_fmod_vsx_f64(nsimd_vsx_vf64 a0, nsimd_vsx_vf64 a1);
nsimd_vsx_vf32 NSIMD_VECTORCALL nsimd_fmod_vsx_f32(nsimd_vsx_vf32 a0, nsimd_vsx_vf32 a1);
nsimd_vsx_vf16 NSIMD_VECTORCALL nsimd_fmod_vsx_f16(nsimd_vsx_vf16 a0, nsimd_vsx_vf16 a1);</code></pre>
<h3>SVE512</h3>
<pre class="c"><code>nsimd_sve512_vf64 NSIMD_VECTORCALL nsimd_fmod_sve512_f64(nsimd_sve512_vf64 a0, nsimd_sve512_vf64 a1);
nsimd_sve512_vf32 NSIMD_VECTORCALL nsimd_fmod_sve512_f32(nsimd_sve512_vf32 a0, nsimd_sve512_vf32 a1);
nsimd_sve512_vf16 NSIMD_VECTORCALL nsimd_fmod_sve512_f16(nsimd_sve512_vf16 a0, nsimd_sve512_vf16 a1);</code></pre>
<h3>AVX512_KNL</h3>
<pre class="c"><code>nsimd_avx512_knl_vf64 NSIMD_VECTORCALL nsimd_fmod_avx512_knl_f64(nsimd_avx512_knl_vf64 a0, nsimd_avx512_knl_vf64 a1);
nsimd_avx512_knl_vf32 NSIMD_VECTORCALL nsimd_fmod_avx512_knl_f32(nsimd_avx512_knl_vf32 a0, nsimd_avx512_knl_vf32 a1);
nsimd_avx512_knl_vf16 NSIMD_VECTORCALL nsimd_fmod_avx512_knl_f16(nsimd_avx512_knl_vf16 a0, nsimd_avx512_knl_vf16 a1);</code></pre>
<h3>VMX</h3>
<pre class="c"><code>nsimd_vmx_vf64 NSIMD_VECTORCALL nsimd_fmod_vmx_f64(nsimd_vmx_vf64 a0, nsimd_vmx_vf64 a1);
nsimd_vmx_vf32 NSIMD_VECTORCALL nsimd_fmod_vmx_f32(nsimd_vmx_vf32 a0, nsimd_vmx_vf32 a1);
nsimd_vmx_vf16 NSIMD_VECTORCALL nsimd_fmod_vmx_f16(nsimd_vmx_vf16 a0, nsimd_vmx_vf16 a1);</code></pre>
<h3>NEON128</h3>
<pre class="c"><code>nsimd_neon128_vf64 NSIMD_VECTORCALL nsimd_fmod_neon128_f64(nsimd_neon128_vf64 a0, nsimd_neon128_vf64 a1);
nsimd_neon128_vf32 NSIMD_VECTORCALL nsimd_fmod_neon128_f32(nsimd_neon128_vf32 a0, nsimd_neon128_vf32 a1);
nsimd_neon128_vf16 NSIMD_VECTORCALL nsimd_fmod_neon128_f16(nsimd_neon128_vf16 a0, nsimd_neon128_vf16 a1);</code></pre>
<h3>SVE256</h3>
<pre class="c"><code>nsimd_sve256_vf64 NSIMD_VECTORCALL nsimd_fmod_sve256_f64(nsimd_sve256_vf64 a0, nsimd_sve256_vf64 a1);
nsimd_sve256_vf32 NSIMD_VECTORCALL nsimd_fmod_sve256_f32(nsimd_sve256_vf32 a0, nsimd_sve256_vf32 a1);
nsimd_sve256_vf16 NSIMD_VECTORCALL nsimd_fmod_sve256_f16(nsimd_sve256_vf16 a0, nsimd_sve256_vf16 a1);</code></pre>
<h3>SVE2048</h3>
<pre class="c"><code>nsimd_sve2048_vf64 NSIMD_VECTORCALL nsimd_fmod_sve2048_f64(nsimd_sve2048_vf64 a0, nsimd_sve2048_vf64 a1);
nsimd_sve2048_vf32 NSIMD_VECTORCALL nsimd_fmod_sve2048_f32(nsimd_sve2048_vf32 a0, nsimd_sve2048_vf32 a1);
nsimd_sve2048_vf16 NSIMD_VECTORCALL nsimd_fmod_sve2048_f16(nsimd_sve2048_vf16 a0, nsimd_sve2048_vf16 a1);</code></pre>
<h3>AVX2</h3>
<pre class="c"><code>nsimd_avx2_vf64 NSIMD_VECTORCALL nsimd_fmod_avx2_f64(nsimd_avx2_vf64 a0, nsimd_avx2_vf64 a1);
nsimd_avx2_vf32 NSIMD_VECTORCALL nsimd_fmod_avx2_f32(nsimd_avx2_vf32 a0, nsimd_avx2_vf32 a1);
nsimd_avx2_vf16 NSIMD_VECTORCALL nsimd_fmod_avx2_f16(nsimd_avx2_vf16 a0, nsimd_avx2_vf16 a1);</code></pre>
<h3>AVX</h3>
<pre class="c"><code>nsimd_avx_vf64 NSIMD_VECTORCALL nsimd_fmod_avx_f64(nsimd_avx_vf64 a0, nsimd_avx_vf64 a1);
nsimd_avx_vf32 NSIMD_VECTORCALL nsimd_fmod_avx_f32(nsimd_avx_vf32 a0, nsimd_avx_vf32 a1);
nsimd_avx_vf16 NSIMD_VECTORCALL nsimd_fmod_avx_f16(nsimd_avx_vf16 a0, nsimd_avx_vf16 a1);</code></pre>
<h3>SVE1024</h3>
<pre class="c"><code>nsimd_sve1024_vf64 NSIMD_VECTORCALL nsimd_fmod_sve1024_f64(nsimd_sve1024_vf64 a0, nsimd_sve1024_vf64 a1);
nsimd_sve1024_vf32 NSIMD_VECTORCALL nsimd_fmod_sve1024_f32(nsimd_sve1024_vf32 a0, nsimd_sve1024_vf32 a1);
nsimd_sve1024_vf16 NSIMD_VECTORCALL nsimd_fmod_sve1024_f16(nsimd_sve1024_vf16 a0, nsimd_sve1024_vf16 a1);</code></pre>
<h3>SVE</h3>
<pre class="c"><code>nsimd_sve_vf64 NSIMD_VECTORCALL nsimd_fmod_sve_f64(nsimd_sve_vf64 a0, nsimd_sve_vf64 a1);
nsimd_sve_vf32 NSIMD_VECTORCALL nsimd_fmod_sve_f32(nsimd_sve_vf32 a0, nsimd_sve_vf32 a1);
nsimd_sve_vf16 NSIMD_VECTORCALL nsimd_fmod_sve_f16(nsimd_sve_vf16 a0, nsimd_sve_vf16 a1);</code></pre>
<h3>AARCH64</h3>
<pre class="c"><code>nsimd_aarch64_vf64 NSIMD_VECTORCALL nsimd_fmod_aarch64_f64(nsimd_aarch64_vf64 a0, nsimd_aarch64_vf64 a1);
nsimd_aarch64_vf32 NSIMD_VECTORCALL nsimd_fmod_aarch64_f32(nsimd_aarch64_vf32 a0, nsimd_aarch64_vf32 a1);
nsimd_aarch64_vf16 NSIMD_VECTORCALL nsimd_fmod_aarch64_f16(nsimd_aarch64_vf16 a0, nsimd_aarch64_vf16 a1);</code></pre>
<h3>CPU</h3>
<pre class="c"><code>nsimd_cpu_vf64 NSIMD_VECTORCALL nsimd_fmod_cpu_f64(nsimd_cpu_vf64 a0, nsimd_cpu_vf64 a1);
nsimd_cpu_vf32 NSIMD_VECTORCALL nsimd_fmod_cpu_f32(nsimd_cpu_vf32 a0, nsimd_cpu_vf32 a1);
nsimd_cpu_vf16 NSIMD_VECTORCALL nsimd_fmod_cpu_f16(nsimd_cpu_vf16 a0, nsimd_cpu_vf16 a1);</code></pre>
<h3>SVE128</h3>
<pre class="c"><code>nsimd_sve128_vf64 NSIMD_VECTORCALL nsimd_fmod_sve128_f64(nsimd_sve128_vf64 a0, nsimd_sve128_vf64 a1);
nsimd_sve128_vf32 NSIMD_VECTORCALL nsimd_fmod_sve128_f32(nsimd_sve128_vf32 a0, nsimd_sve128_vf32 a1);
nsimd_sve128_vf16 NSIMD_VECTORCALL nsimd_fmod_sve128_f16(nsimd_sve128_vf16 a0, nsimd_sve128_vf16 a1);</code></pre>
<h3>SSE42</h3>
<pre class="c"><code>nsimd_sse42_vf64 NSIMD_VECTORCALL nsimd_fmod_sse42_f64(nsimd_sse42_vf64 a0, nsimd_sse42_vf64 a1);
nsimd_sse42_vf32 NSIMD_VECTORCALL nsimd_fmod_sse42_f32(nsimd_sse42_vf32 a0, nsimd_sse42_vf32 a1);
nsimd_sse42_vf16 NSIMD_VECTORCALL nsimd_fmod_sse42_f16(nsimd_sse42_vf16 a0, nsimd_sse42_vf16 a1);</code></pre>
<h2>C++ base API (architecture specifics)</h2>
<h3>SSE2</h3>
<pre class="c"><code>nsimd_sse2_vf64 NSIMD_VECTORCALL fmod(nsimd_sse2_vf64 a0, nsimd_sse2_vf64 a1, f64, sse2);
nsimd_sse2_vf32 NSIMD_VECTORCALL fmod(nsimd_sse2_vf32 a0, nsimd_sse2_vf32 a1, f32, sse2);
nsimd_sse2_vf16 NSIMD_VECTORCALL fmod(nsimd_sse2_vf16 a0, nsimd_sse2_vf16 a1, f16, sse2);</code></pre>
<h3>AVX512_SKYLAKE</h3>
<pre class="c"><code>nsimd_avx512_skylake_vf64 NSIMD_VECTORCALL fmod(nsimd_avx512_skylake_vf64 a0, nsimd_avx512_skylake_vf64 a1, f64, avx512_skylake);
nsimd_avx512_skylake_vf32 NSIMD_VECTORCALL fmod(nsimd_avx512_skylake_vf32 a0, nsimd_avx512_skylake_vf32 a1, f32, avx512_skylake);
nsimd_avx512_skylake_vf16 NSIMD_VECTORCALL fmod(nsimd_avx512_skylake_vf16 a0, nsimd_avx512_skylake_vf16 a1, f16, avx512_skylake);</code></pre>
<h3>VSX</h3>
<pre class="c"><code>nsimd_vsx_vf64 NSIMD_VECTORCALL fmod(nsimd_vsx_vf64 a0, nsimd_vsx_vf64 a1, f64, vsx);
nsimd_vsx_vf32 NSIMD_VECTORCALL fmod(nsimd_vsx_vf32 a0, nsimd_vsx_vf32 a1, f32, vsx);
nsimd_vsx_vf16 NSIMD_VECTORCALL fmod(nsimd_vsx_vf16 a0, nsimd_vsx_vf16 a1, f16, vsx);</code></pre>
<h3>SVE512</h3>
<pre class="c"><code>nsimd_sve512_vf64 NSIMD_VECTORCALL fmod(nsimd_sve512_vf64 a0, nsimd_sve512_vf64 a1, f64, sve512);
nsimd_sve512_vf32 NSIMD_VECTORCALL fmod(nsimd_sve512_vf32 a0, nsimd_sve512_vf32 a1, f32, sve512);
nsimd_sve512_vf16 NSIMD_VECTORCALL fmod(nsimd_sve512_vf16 a0, nsimd_sve512_vf16 a1, f16, sve512);</code></pre>
<h3>AVX512_KNL</h3>
<pre class="c"><code>nsimd_avx512_knl_vf64 NSIMD_VECTORCALL fmod(nsimd_avx512_knl_vf64 a0, nsimd_avx512_knl_vf64 a1, f64, avx512_knl);
nsimd_avx512_knl_vf32 NSIMD_VECTORCALL fmod(nsimd_avx512_knl_vf32 a0, nsimd_avx512_knl_vf32 a1, f32, avx512_knl);
nsimd_avx512_knl_vf16 NSIMD_VECTORCALL fmod(nsimd_avx512_knl_vf16 a0, nsimd_avx512_knl_vf16 a1, f16, avx512_knl);</code></pre>
<h3>VMX</h3>
<pre class="c"><code>nsimd_vmx_vf64 NSIMD_VECTORCALL fmod(nsimd_vmx_vf64 a0, nsimd_vmx_vf64 a1, f64, vmx);
nsimd_vmx_vf32 NSIMD_VECTORCALL fmod(nsimd_vmx_vf32 a0, nsimd_vmx_vf32 a1, f32, vmx);
nsimd_vmx_vf16 NSIMD_VECTORCALL fmod(nsimd_vmx_vf16 a0, nsimd_vmx_vf16 a1, f16, vmx);</code></pre>
<h3>NEON128</h3>
<pre class="c"><code>nsimd_neon128_vf64 NSIMD_VECTORCALL fmod(nsimd_neon128_vf64 a0, nsimd_neon128_vf64 a1, f64, neon128);
nsimd_neon128_vf32 NSIMD_VECTORCALL fmod(nsimd_neon128_vf32 a0, nsimd_neon128_vf32 a1, f32, neon128);
nsimd_neon128_vf16 NSIMD_VECTORCALL fmod(nsimd_neon128_vf16 a0, nsimd_neon128_vf16 a1, f16, neon128);</code></pre>
<h3>SVE256</h3>
<pre class="c"><code>nsimd_sve256_vf64 NSIMD_VECTORCALL fmod(nsimd_sve256_vf64 a0, nsimd_sve256_vf64 a1, f64, sve256);
nsimd_sve256_vf32 NSIMD_VECTORCALL fmod(nsimd_sve256_vf32 a0, nsimd_sve256_vf32 a1, f32, sve256);
nsimd_sve256_vf16 NSIMD_VECTORCALL fmod(nsimd_sve256_vf16 a0, nsimd_sve256_vf16 a1, f16, sve256);</code></pre>
<h3>SVE2048</h3>
<pre class="c"><code>nsimd_sve2048_vf64 NSIMD_VECTORCALL fmod(nsimd_sve2048_vf64 a0, nsimd_sve2048_vf64 a1, f64, sve2048);
nsimd_sve2048_vf32 NSIMD_VECTORCALL fmod(nsimd_sve2048_vf32 a0, nsimd_sve2048_vf32 a1, f32, sve2048);
nsimd_sve2048_vf16 NSIMD_VECTORCALL fmod(nsimd_sve2048_vf16 a0, nsimd_sve2048_vf16 a1, f16, sve2048);</code></pre>
<h3>AVX2</h3>
<pre class="c"><code>nsimd_avx2_vf64 NSIMD_VECTORCALL fmod(nsimd_avx2_vf64 a0, nsimd_avx2_vf64 a1, f64, avx2);
nsimd_avx2_vf32 NSIMD_VECTORCALL fmod(nsimd_avx2_vf32 a0, nsimd_avx2_vf32 a1, f32, avx2);
nsimd_avx2_vf16 NSIMD_VECTORCALL fmod(nsimd_avx2_vf16 a0, nsimd_avx2_vf16 a1, f16, avx2);</code></pre>
<h3>AVX</h3>
<pre class="c"><code>nsimd_avx_vf64 NSIMD_VECTORCALL fmod(nsimd_avx_vf64 a0, nsimd_avx_vf64 a1, f64, avx);
nsimd_avx_vf32 NSIMD_VECTORCALL fmod(nsimd_avx_vf32 a0, nsimd_avx_vf32 a1, f32, avx);
nsimd_avx_vf16 NSIMD_VECTORCALL fmod(nsimd_avx_vf16 a0, nsimd_avx_vf16 a1, f16, avx);</code></pre>
<h3>SVE1024</h3>
<pre class="c"><code>nsimd_sve1024_vf64 NSIMD_VECTORCALL fmod(nsimd_sve1024_vf64 a0, nsimd_sve1024_vf64 a1, f64, sve1024);
nsimd_sve1024_vf32 NSIMD_VECTORCALL fmod(nsimd_sve1024_vf32 a0, nsimd_sve1024_vf32 a1, f32, sve1024);
nsimd_sve1024_vf16 NSIMD_VECTORCALL fmod(nsimd_sve1024_vf16 a0, nsimd_sve1024_vf16 a1, f16, sve1024);</code></pre>
<h3>SVE</h3>
<pre class="c"><code>nsimd_sve_vf64 NSIMD_VECTORCALL fmod(nsimd_sve_vf64 a0, nsimd_sve_vf64 a1, f64, sve);
nsimd_sve_vf32 NSIMD_VECTORCALL fmod(nsimd_sve_vf32 a0, nsimd_sve_vf32 a1, f32, sve);
nsimd_sve_vf16 NSIMD_VECTORCALL fmod(nsimd_sve_vf16 a0, nsimd_sve_vf16 a1, f16, sve);</code></pre>
<h3>AARCH64</h3>
<pre class="c"><code>nsimd_aarch64_vf64 NSIMD_VECTORCALL fmod(nsimd_aarch64_vf64 a0, nsimd_aarch64_vf64 a1, f64, aarch64);
nsimd_aarch64_vf32 NSIMD_VECTORCALL fmod(nsimd_aarch64_vf32 a0, nsimd_aarch64_vf32 a1, f32, aarch64);
nsimd_aarch64_vf16 NSIMD_VECTORCALL fmod(nsimd_aarch64_vf16 a0, nsimd_aarch64_vf16 a1, f16, aarch64);</code></pre>
<h3>CPU</h3>
<pre class="c"><code>nsimd_cpu_vf64 NSIMD_VECTORCALL fmod(nsimd_cpu_vf64 a0, nsimd_cpu_vf64 a1, f64, cpu);
nsimd_cpu_vf32 NSIMD_VECTORCALL fmod(nsimd_cpu_vf32 a0, nsimd_cpu_vf32 a1, f32, cpu);
nsimd_cpu_vf16 NSIMD_VECTORCALL fmod(nsimd_cpu_vf16 a0, nsimd_cpu_vf16 a1, f16, cpu);</code></pre>
<h3>SVE128</h3>
<pre class="c"><code>nsimd_sve128_vf64 NSIMD_VECTORCALL fmod(nsimd_sve128_vf64 a0, nsimd_sve128_vf64 a1, f64, sve128);
nsimd_sve128_vf32 NSIMD_VECTORCALL fmod(nsimd_sve128_vf32 a0, nsimd_sve128_vf32 a1, f32, sve128);
nsimd_sve128_vf16 NSIMD_VECTORCALL fmod(nsimd_sve128_vf16 a0, nsimd_sve128_vf16 a1, f16, sve128);</code></pre>
<h3>SSE42</h3>
<pre class="c"><code>nsimd_sse42_vf64 NSIMD_VECTORCALL fmod(nsimd_sse42_vf64 a0, nsimd_sse42_vf64 a1, f64, sse42);
nsimd_sse42_vf32 NSIMD_VECTORCALL fmod(nsimd_sse42_vf32 a0, nsimd_sse42_vf32 a1, f32, sse42);
nsimd_sse42_vf16 NSIMD_VECTORCALL fmod(nsimd_sse42_vf16 a0, nsimd_sse42_vf16 a1, f16, sse42);</code></pre>
  </body>
</html>
