timestamp 1677507124
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use STAGE2_INV_27873531_PG0_0_0_1677466713 STAGE2_INV_27873531_PG0_0_0_1677466713_0 -1 0 1548 0 1 0
use INV_21850877_PG0_0_0_1677466712 INV_21850877_PG0_0_0_1677466712_0 -1 0 516 0 1 0
port "Y" 3 948 526 948 526 m1
port "VP" 2 1758 642 1758 642 m4
port "VN" 1 -76 836 -76 836 m4
node "Y" 0 115.182 948 526 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18368 552 0 0 0 0 0 0 0 0 0 0
node "VP" 8 1401.06 1758 642 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25200 1236 107016 4494 307520 4164 472000 4472 0 0 0 0
node "li_1093_1495#" 20 374.893 1093 1495 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1700 168 13328 588 8288 520 120640 1828 0 0 0 0 0 0
node "li_405_1495#" 20 38.1705 405 1495 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1700 168 22960 932 3584 240 0 0 0 0 0 0 0 0
node "VN" 957 3242.19 -76 836 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179800 7392 37856 1912 122920 5062 307520 4164 472000 4472 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "li_1093_1495#" "Y" 6.07331
cap "li_1093_1495#" "VP" 685.211
cap "VN" "li_405_1495#" 119.275
cap "Y" "VP" 5.95944
cap "li_1093_1495#" "VN" 219.512
cap "Y" "VN" 26.3683
cap "li_1093_1495#" "li_405_1495#" 133.621
cap "VP" "VN" 1677.27
cap "VP" "li_405_1495#" 193.393
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_230_483#" 1.50892
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" -10.2686
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" 1233.58
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_230_483#" 210.679
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_230_483#" 38.8317
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" 26.0826
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" 173.72
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_230_483#" -1.86053
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" 81.1542
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" 146.481
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_230_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" 3.52195
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" 18.6998
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_230_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" -0.104739
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" 1.15509
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_230_483#" -15.2626
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" 3.55136
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" 182.491
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" 733.566
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" 417.739
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_230_483#" 116.586
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" 373.98
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_230_483#" 134.614
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" 293.038
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_230_483#" 204.312
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" 289.717
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" 178.147
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_230_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" 86.3978
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" -1.99066
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_230_483#" -0.104739
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" 9.47665
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" 47.0166
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_230_483#" 2.33043
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" -6.28038
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_230_483#" 2.22838
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" 177.54
cap "INV_21850877_PG0_0_0_1677466712_0/li_61_1411#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" 1.84464
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" 1.54695
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" 1.84464
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" 0.371731
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/a_230_399#" -0.0241962
merge "INV_21850877_PG0_0_0_1677466712_0/VSUBS" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "STAGE2_INV_27873531_PG0_0_0_1677466713_0/VSUBS" "VSUBS"
merge "INV_21850877_PG0_0_0_1677466712_0/PMOS_S_89421238_X1_Y1_1677466712_1677466712_0/w_0_0#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" -3059.56 0 0 0 0 0 -3024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10752 -720 0 0 0 0 0 0 0 0
merge "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" "VN"
merge "INV_21850877_PG0_0_0_1677466712_0/m1_226_560#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" -964.507 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1700 -168 0 0 -4144 -260 0 0 0 0 0 0 0 0
merge "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" "li_1093_1495#"
merge "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_0/a_147_483#" "INV_21850877_PG0_0_0_1677466712_0/NMOS_S_25628869_X1_Y1_1677466711_1677466712_0/a_147_483#" -1993.87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10752 -720 0 0 0 0 0 0 0 0
merge "INV_21850877_PG0_0_0_1677466712_0/NMOS_S_25628869_X1_Y1_1677466711_1677466712_0/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#"
merge "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "VP"
merge "INV_21850877_PG0_0_0_1677466712_0/li_61_1411#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" -819.989 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1700 -168 -4928 -288 -3584 -240 0 0 0 0 0 0 0 0
merge "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" "li_405_1495#"
merge "li_405_1495#" "Y"
