<?xml version="1.0" encoding="UTF-8"?>
<RootFolder label="COREGEN" treetype="folder" language="COREGEN">
	<Folder label="VERILOG Component Instantiation" treetype="folder">
		<Template label="addfp" treetype="template">
		</Template>
		<Template label="divfp" treetype="template">
		</Template>
		<Template label="dualmem" treetype="template">
		</Template>
		<Template label="fixed2float" treetype="template">
		</Template>
		<Template label="float2fixed" treetype="template">
		</Template>
		<Template label="mulfp" treetype="template">
		</Template>
		<Template label="subfp" treetype="template">
		</Template>
		<Template label="tb_i2c_mem" treetype="template">
		</Template>
	</Folder>
	<Folder label="VHDL Component Instantiation" treetype="folder">
		<Template label="addfp" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component addfp
    port (
    a: IN std_logic_VECTOR(31 downto 0);
    b: IN std_logic_VECTOR(31 downto 0);
    operation_nd: IN std_logic;
    clk: IN std_logic;
    sclr: IN std_logic;
    ce: IN std_logic;
    result: OUT std_logic_VECTOR(31 downto 0);
    rdy: OUT std_logic);
end component;

 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : addfp
        port map (
            a =&gt; a,
            b =&gt; b,
            operation_nd =&gt; operation_nd,
            clk =&gt; clk,
            sclr =&gt; sclr,
            ce =&gt; ce,
            result =&gt; result,
            rdy =&gt; rdy);
 
		</Template>
		<Template label="divfp" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component divfp
    port (
    a: IN std_logic_VECTOR(31 downto 0);
    b: IN std_logic_VECTOR(31 downto 0);
    operation_nd: IN std_logic;
    clk: IN std_logic;
    sclr: IN std_logic;
    ce: IN std_logic;
    result: OUT std_logic_VECTOR(31 downto 0);
    rdy: OUT std_logic);
end component;

 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : divfp
        port map (
            a =&gt; a,
            b =&gt; b,
            operation_nd =&gt; operation_nd,
            clk =&gt; clk,
            sclr =&gt; sclr,
            ce =&gt; ce,
            result =&gt; result,
            rdy =&gt; rdy);
 
		</Template>
		<Template label="dualmem" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component dualmem
    port (
    clka: IN std_logic;
    dina: IN std_logic_VECTOR(8 downto 0);
    addra: IN std_logic_VECTOR(9 downto 0);
    ena: IN std_logic;
    wea: IN std_logic_VECTOR(0 downto 0);
    clkb: IN std_logic;
    addrb: IN std_logic_VECTOR(9 downto 0);
    enb: IN std_logic;
    doutb: OUT std_logic_VECTOR(8 downto 0));
end component;

 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : dualmem
        port map (
            clka =&gt; clka,
            dina =&gt; dina,
            addra =&gt; addra,
            ena =&gt; ena,
            wea =&gt; wea,
            clkb =&gt; clkb,
            addrb =&gt; addrb,
            enb =&gt; enb,
            doutb =&gt; doutb);
 
		</Template>
		<Template label="fixed2float" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component fixed2float
    port (
    a: IN std_logic_VECTOR(15 downto 0);
    operation_nd: IN std_logic;
    clk: IN std_logic;
    sclr: IN std_logic;
    ce: IN std_logic;
    result: OUT std_logic_VECTOR(31 downto 0);
    rdy: OUT std_logic);
end component;

 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : fixed2float
        port map (
            a =&gt; a,
            operation_nd =&gt; operation_nd,
            clk =&gt; clk,
            sclr =&gt; sclr,
            ce =&gt; ce,
            result =&gt; result,
            rdy =&gt; rdy);
 
		</Template>
		<Template label="float2fixed" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component float2fixed
    port (
    a: IN std_logic_VECTOR(31 downto 0);
    operation_nd: IN std_logic;
    clk: IN std_logic;
    sclr: IN std_logic;
    ce: IN std_logic;
    result: OUT std_logic_VECTOR(9 downto 0);
    rdy: OUT std_logic);
end component;

 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : float2fixed
        port map (
            a =&gt; a,
            operation_nd =&gt; operation_nd,
            clk =&gt; clk,
            sclr =&gt; sclr,
            ce =&gt; ce,
            result =&gt; result,
            rdy =&gt; rdy);
 
		</Template>
		<Template label="mulfp" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component mulfp
    port (
    a: IN std_logic_VECTOR(31 downto 0);
    b: IN std_logic_VECTOR(31 downto 0);
    operation_nd: IN std_logic;
    clk: IN std_logic;
    sclr: IN std_logic;
    ce: IN std_logic;
    result: OUT std_logic_VECTOR(31 downto 0);
    rdy: OUT std_logic);
end component;

 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : mulfp
        port map (
            a =&gt; a,
            b =&gt; b,
            operation_nd =&gt; operation_nd,
            clk =&gt; clk,
            sclr =&gt; sclr,
            ce =&gt; ce,
            result =&gt; result,
            rdy =&gt; rdy);
 
		</Template>
		<Template label="subfp" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component subfp
    port (
    a: IN std_logic_VECTOR(31 downto 0);
    b: IN std_logic_VECTOR(31 downto 0);
    operation_nd: IN std_logic;
    clk: IN std_logic;
    sclr: IN std_logic;
    ce: IN std_logic;
    result: OUT std_logic_VECTOR(31 downto 0);
    rdy: OUT std_logic);
end component;

 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : subfp
        port map (
            a =&gt; a,
            b =&gt; b,
            operation_nd =&gt; operation_nd,
            clk =&gt; clk,
            sclr =&gt; sclr,
            ce =&gt; ce,
            result =&gt; result,
            rdy =&gt; rdy);
 
		</Template>
		<Template label="tb_i2c_mem" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component tb_i2c_mem
    port (
    clka: IN std_logic;
    addra: IN std_logic_VECTOR(11 downto 0);
    ena: IN std_logic;
    douta: OUT std_logic_VECTOR(7 downto 0));
end component;

 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : tb_i2c_mem
        port map (
            clka =&gt; clka,
            addra =&gt; addra,
            ena =&gt; ena,
            douta =&gt; douta);
 
		</Template>
	</Folder>
</RootFolder>
