
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
  **** SW Build 5238294 on Nov  8 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Aug  7 00:52:40 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis/2024.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'robin' on host 'robin-alienwarem18r2' (Linux_x86_64 version 6.14.0-27-generic) on Thu Aug 07 00:52:40 CST 2025
INFO: [HLS 200-10] On os Ubuntu 24.04.3 LTS
INFO: [HLS 200-10] In directory '/home/robin/Desktop/ocnn-project'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project ocnn_fpga_project -reset 
INFO: [HLS 200-10] Creating and opening project '/home/robin/Desktop/ocnn-project/ocnn_fpga_project'.
INFO: [HLS 200-1510] Running: set_top complete_octree_pipeline 
INFO: [HLS 200-1510] Running: add_files complete_pipeline.cpp -cflags -I. 
INFO: [HLS 200-10] Adding design file 'complete_pipeline.cpp' to the project
INFO: [HLS 200-1510] Running: add_files streaming_bitmap_constructor.cpp -cflags -I. 
INFO: [HLS 200-10] Adding design file 'streaming_bitmap_constructor.cpp' to the project
INFO: [HLS 200-1510] Running: add_files dynamic_access.cpp -cflags -I. 
INFO: [HLS 200-10] Adding design file 'dynamic_access.cpp' to the project
INFO: [HLS 200-1510] Running: add_files morton_reorder_buffer.cpp -cflags -I. 
INFO: [HLS 200-10] Adding design file 'morton_reorder_buffer.cpp' to the project
INFO: [HLS 200-1510] Running: add_files systolic_array.cpp -cflags -I. 
INFO: [HLS 200-10] Adding design file 'systolic_array.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_testbench.cpp -cflags -I. 
INFO: [HLS 200-10] Adding test bench file 'hls_testbench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/home/robin/Desktop/ocnn-project/ocnn_fpga_project/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 300 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_read_burst_length 256 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_write_burst_length 256 
INFO: [HLS 200-1510] Running: config_schedule -effort medium 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 641.270 MB.
INFO: [HLS 200-10] Analyzing design file 'systolic_array.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'feature_dram_read' (systolic_array.cpp:45:18)
WARNING: [HLS 207-5292] unused parameter 'morton_list' (systolic_array.cpp:149:18)
WARNING: [HLS 207-5292] unused parameter 'L3_bitmap' (systolic_array.cpp:216:19)
WARNING: [HLS 207-5292] unused parameter 'L2_bitmap_pruned' (systolic_array.cpp:217:19)
WARNING: [HLS 207-5292] unused parameter 'L1_bitmap_pruned' (systolic_array.cpp:218:19)
WARNING: [HLS 207-5292] unused parameter 'L0_bitmap_pruned' (systolic_array.cpp:219:19)
WARNING: [HLS 207-5292] unused parameter 'bitmap_info' (systolic_array.cpp:220:23)
INFO: [HLS 200-10] Analyzing design file 'morton_reorder_buffer.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'bitmap_info' (morton_reorder_buffer.cpp:24:23)
INFO: [HLS 200-10] Analyzing design file 'dynamic_access.cpp' ... 
WARNING: [HLS 207-5584] there are more than one pragma inline in the function scope, ignore the pragma  (dynamic_access.cpp:171:9)
INFO: [HLS 200-10] Analyzing design file 'streaming_bitmap_constructor.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'z_pair_idx' (streaming_bitmap_constructor.cpp:361:17)
WARNING: [HLS 207-5292] unused parameter 'z_plane_buffer' (streaming_bitmap_constructor.cpp:362:16)
WARNING: [HLS 207-5292] unused parameter 'early_trigger_out' (streaming_bitmap_constructor.cpp:363:38)
WARNING: [HLS 207-5292] unused parameter 'retained_blocks_out' (streaming_bitmap_constructor.cpp:364:37)
WARNING: [HLS 207-5292] unused parameter 'retained_block_count' (streaming_bitmap_constructor.cpp:365:18)
WARNING: [HLS 207-5292] unused parameter 'L3_bitmap' (streaming_bitmap_constructor.cpp:366:19)
WARNING: [HLS 207-5292] unused parameter 'L2_bitmap_pruned' (streaming_bitmap_constructor.cpp:367:19)
WARNING: [HLS 207-5292] unused parameter 'L1_bitmap_pruned' (streaming_bitmap_constructor.cpp:368:19)
WARNING: [HLS 207-5292] unused parameter 'L0_bitmap_pruned' (streaming_bitmap_constructor.cpp:369:19)
WARNING: [HLS 207-5292] unused parameter 'L1_temp' (streaming_bitmap_constructor.cpp:370:17)
WARNING: [HLS 207-5292] unused parameter 'L2_temp' (streaming_bitmap_constructor.cpp:371:17)
WARNING: [HLS 207-5292] unused parameter 'L3_temp' (streaming_bitmap_constructor.cpp:372:17)
WARNING: [HLS 207-5292] unused parameter 'l3_write_pos' (streaming_bitmap_constructor.cpp:373:18)
WARNING: [HLS 207-5292] unused parameter 'l2_write_pos' (streaming_bitmap_constructor.cpp:374:18)
WARNING: [HLS 207-5292] unused parameter 'l1_write_pos' (streaming_bitmap_constructor.cpp:375:18)
WARNING: [HLS 207-5292] unused parameter 'l0_write_pos' (streaming_bitmap_constructor.cpp:376:18)
WARNING: [HLS 207-5292] unused parameter 'feature_data_out' (streaming_bitmap_constructor.cpp:377:29)
WARNING: [HLS 207-5292] unused parameter 'write_addr_out' (streaming_bitmap_constructor.cpp:378:31)
WARNING: [HLS 207-5292] unused parameter 'z_pair_idx' (streaming_bitmap_constructor.cpp:385:17)
WARNING: [HLS 207-5292] unused parameter 'L1_temp' (streaming_bitmap_constructor.cpp:386:17)
WARNING: [HLS 207-5292] unused parameter 'L2_temp' (streaming_bitmap_constructor.cpp:387:17)
WARNING: [HLS 207-5292] unused parameter 'L1_bitmap_pruned' (streaming_bitmap_constructor.cpp:388:19)
WARNING: [HLS 207-5292] unused parameter 'l1_write_pos' (streaming_bitmap_constructor.cpp:389:18)
WARNING: [HLS 207-5292] unused parameter 'l3_block_idx' (streaming_bitmap_constructor.cpp:396:17)
WARNING: [HLS 207-5292] unused parameter 'L2_temp' (streaming_bitmap_constructor.cpp:397:17)
WARNING: [HLS 207-5292] unused parameter 'L3_temp' (streaming_bitmap_constructor.cpp:398:17)
WARNING: [HLS 207-5292] unused parameter 'L2_bitmap_pruned' (streaming_bitmap_constructor.cpp:399:19)
WARNING: [HLS 207-5292] unused parameter 'l2_write_pos' (streaming_bitmap_constructor.cpp:400:18)
INFO: [HLS 200-10] Analyzing design file 'complete_pipeline.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'access_pointers' (complete_pipeline.cpp:21:24)
WARNING: [HLS 207-5292] unused parameter 'morton_list' (complete_pipeline.cpp:127:18)
WARNING: [HLS 207-5292] unused parameter 'num_voxels' (complete_pipeline.cpp:128:17)
WARNING: [HLS 207-5292] unused parameter 'feature_dram' (complete_pipeline.cpp:129:18)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.12 seconds. CPU system time: 1.6 seconds. Elapsed time: 8.87 seconds; current allocated memory: 648.102 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,776 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn_fpga_project/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 325,678 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn_fpga_project/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 161,372 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn_fpga_project/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 104,600 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn_fpga_project/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 104,597 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn_fpga_project/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 108,154 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn_fpga_project/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 107,330 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn_fpga_project/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 107,330 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn_fpga_project/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 107,330 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn_fpga_project/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 104,831 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn_fpga_project/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 104,827 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn_fpga_project/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 104,792 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn_fpga_project/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 109,097 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn_fpga_project/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 105,017 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn_fpga_project/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 104,578 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn_fpga_project/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 106,752 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn_fpga_project/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-275] In 'PROCESS_MIDDLE_LAYER', Pragma conflict happens on 'PIPELINE' and 'UNROLL_OFF' pragmas: Pipeline requires unrolling all sub loops (systolic_array.cpp:247:9)
INFO: [HLS 214-131] Inlining function 'part1by2(ap_uint<21>)' into 'morton3D(ap_uint<20>, ap_uint<20>, ap_uint<20>)' (./octree_master.h:167:51)
INFO: [HLS 214-131] Inlining function 'set_bit(ap_uint<512>*, int, ap_uint<1>)' into 'streaming_bitmap_constructor(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, hls::stream<ap_uint<60>, 0>&, hls::stream<EarlyTriggerSignal, 0>&, hls::stream<RetainedBlockInfo, 0>&, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>&)' (streaming_bitmap_constructor.cpp:285:13)
INFO: [HLS 214-131] Inlining function 'morton3D(ap_uint<20>, ap_uint<20>, ap_uint<20>)' into 'streaming_bitmap_constructor(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, hls::stream<ap_uint<60>, 0>&, hls::stream<EarlyTriggerSignal, 0>&, hls::stream<RetainedBlockInfo, 0>&, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>&)' (streaming_bitmap_constructor.cpp:212:49)
INFO: [HLS 214-131] Inlining function 'morton_decode(ap_uint<60>, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&)' into 'streaming_bitmap_constructor(hls::stream<VoxelData, 0>&, hls::stream<VoxelData, 0>&, hls::stream<ap_uint<60>, 0>&, hls::stream<EarlyTriggerSignal, 0>&, hls::stream<RetainedBlockInfo, 0>&, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>&)' (streaming_bitmap_constructor.cpp:185:17)
INFO: [HLS 214-131] Inlining function 'morton_decode(ap_uint<60>, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&)' into 'integrated_morton_reorder_buffer_with_triggers(hls::stream<MemRequest, 0>&, hls::stream<MortonBitmapInterface, 0>&, hls::stream<RetainedBlockInfo, 0>&, hls::stream<MemResponse, 0>&, hls::stream<ConvolutionTrigger, 0>&, hls::stream<ConvolutionResponse, 0>&, ap_uint<32>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, StreamingPointers&, ap_uint<1>)' (morton_reorder_buffer.cpp:128:13)
INFO: [HLS 214-131] Inlining function 'initialize_streaming_pointers(StreamingPointers&)' into 'integrated_morton_reorder_buffer_with_triggers(hls::stream<MemRequest, 0>&, hls::stream<MortonBitmapInterface, 0>&, hls::stream<RetainedBlockInfo, 0>&, hls::stream<MemResponse, 0>&, hls::stream<ConvolutionTrigger, 0>&, hls::stream<ConvolutionResponse, 0>&, ap_uint<32>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, StreamingPointers&, ap_uint<1>)' (morton_reorder_buffer.cpp:95:9)
INFO: [HLS 214-131] Inlining function 'initialize_streaming_pointers(StreamingPointers&)' into 'pipeline_morton_stage(hls::stream<MemRequest, 0>&, hls::stream<RetainedBlockInfo, 0>&, hls::stream<ConvolutionTrigger, 0>&, hls::stream<ConvolutionResponse, 0>&, hls::stream<MortonBitmapInterface, 0>&, hls::stream<MemResponse, 0>&, ap_uint<32>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&)' (complete_pipeline.cpp:303:9)
INFO: [HLS 214-131] Inlining function 'morton_decode(ap_uint<60>, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&)' into 'ZBufferConvolutionEngine::load_z_layer(ap_uint<32>, ap_uint<60>*, ap_uint<32>, ap_uint<32>, ap_uint<32>*)' (systolic_array.cpp:64:9)
INFO: [HLS 214-131] Inlining function 'initialize_streaming_pointers(StreamingPointers&)' into 'pipeline_convolution_stage(hls::stream<ConvolutionTrigger, 0>&, hls::stream<ConvolutionResponse, 0>&, hls::stream<EarlyTriggerSignal, 0>&, hls::stream<MortonBitmapInterface, 0>&, hls::stream<MemResponse, 0>&, ap_uint<60>*, float (*) [32][32], float*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, PrunedBitmapInfo&, ap_uint<32>, ap_uint<32>&, ap_uint<32>*, ap_uint<32>*)' (complete_pipeline.cpp:376:9)
INFO: [HLS 214-291] Loop 'PROCESS_MIDDLE_LAYER' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:247:9)
INFO: [HLS 214-291] Loop 'APPLY_RELU_AND_STORE' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:204:5)
INFO: [HLS 214-291] Loop 'NEIGHBOR_PROCESSING' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:165:5)
INFO: [HLS 214-291] Loop 'FEATURE_MULTIPLY' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:181:13)
INFO: [HLS 214-291] Loop 'INNER_PRODUCT' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:188:17)
INFO: [HLS 214-291] Loop 'INIT_BIAS' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:159:5)
INFO: [HLS 214-291] Loop 'NEIGHBOR_SEARCH' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:106:5)
INFO: [HLS 214-291] Loop 'COPY_LAYER_1' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:131:5)
INFO: [HLS 214-291] Loop 'COPY_LAYER_0' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:124:5)
INFO: [HLS 214-291] Loop 'LOAD_VOXEL_SCAN' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:53:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_176_1' is marked as complete unroll implied by the pipeline pragma (./octree_master.h:176:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_18_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:18:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_353_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:353:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_356_3' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:356:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_174_3' is marked as complete unroll implied by the pipeline pragma (morton_reorder_buffer.cpp:174:31)
INFO: [HLS 214-291] Loop 'BURST_READ' is marked as complete unroll implied by the pipeline pragma (morton_reorder_buffer.cpp:383:17)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_390_2' is marked as complete unroll implied by the pipeline pragma (morton_reorder_buffer.cpp:390:35)
INFO: [HLS 214-291] Loop 'GENERATE_MEM_REQUESTS' is marked as complete unroll implied by the pipeline pragma (complete_pipeline.cpp:219:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_231_5' is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:231:20)
INFO: [HLS 214-291] Loop 'L1_BLOCK_PROCESSING' is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:237:17)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_239_6' is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:239:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_241_7' is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:241:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_259_8' is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:259:39)
INFO: [HLS 214-291] Loop 'PROCESS_MICRO_BATCH' is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:180:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_196_3' is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:196:39)
INFO: [HLS 214-186] Unrolling loop 'APPLY_RELU_AND_STORE' (systolic_array.cpp:204:5) in function 'ZBufferConvolutionEngine::convolve_voxel_z_buffer' completely with a factor of 32 (systolic_array.cpp:154:0)
INFO: [HLS 214-186] Unrolling loop 'NEIGHBOR_PROCESSING' (systolic_array.cpp:165:5) in function 'ZBufferConvolutionEngine::convolve_voxel_z_buffer' completely with a factor of 27 (systolic_array.cpp:154:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'NEIGHBOR_PROCESSING' (systolic_array.cpp:165:5) in function 'ZBufferConvolutionEngine::convolve_voxel_z_buffer' has been removed because the loop is unrolled completely (systolic_array.cpp:154:0)
INFO: [HLS 214-186] Unrolling loop 'FEATURE_MULTIPLY' (systolic_array.cpp:181:13) in function 'ZBufferConvolutionEngine::convolve_voxel_z_buffer' completely with a factor of 32 (systolic_array.cpp:154:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'FEATURE_MULTIPLY' (systolic_array.cpp:181:13) in function 'ZBufferConvolutionEngine::convolve_voxel_z_buffer' has been removed because the loop is unrolled completely (systolic_array.cpp:154:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_PRODUCT' (systolic_array.cpp:188:17) in function 'ZBufferConvolutionEngine::convolve_voxel_z_buffer' completely with a factor of 32 (systolic_array.cpp:154:0)
INFO: [HLS 214-186] Unrolling loop 'INIT_BIAS' (systolic_array.cpp:159:5) in function 'ZBufferConvolutionEngine::convolve_voxel_z_buffer' completely with a factor of 32 (systolic_array.cpp:154:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_1' (./octree_master.h:176:23) in function 'ZBufferConvolutionEngine::load_z_layer' completely with a factor of 20 (systolic_array.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'INIT_BUFFERS' (systolic_array.cpp:32:5) in function 'ZBufferConvolutionEngine::initialize_z_buffer' completely with a factor of 3 (systolic_array.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'STORE_BIAS' (systolic_array.cpp:26:5) in function 'ZBufferConvolutionEngine::initialize_z_buffer' completely with a factor of 32 (systolic_array.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_2' (systolic_array.cpp:18:19) in function 'ZBufferConvolutionEngine::initialize_z_buffer' completely with a factor of 32 (systolic_array.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'INIT_ARRAYS' (systolic_array.cpp:371:5) in function 'ConvolutionEngine::initialize' completely with a factor of 4 (systolic_array.cpp:345:0)
INFO: [HLS 214-186] Unrolling loop 'STORE_BIAS' (systolic_array.cpp:365:5) in function 'ConvolutionEngine::initialize' completely with a factor of 32 (systolic_array.cpp:345:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_353_2' (systolic_array.cpp:353:20) in function 'ConvolutionEngine::initialize' completely with a factor of 4 (systolic_array.cpp:345:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_1' (./octree_master.h:176:23) in function 'integrated_morton_reorder_buffer_with_triggers' completely with a factor of 20 (morton_reorder_buffer.cpp:27:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_3' (morton_reorder_buffer.cpp:174:31) in function 'integrated_morton_reorder_buffer_with_triggers' completely with a factor of 8 (morton_reorder_buffer.cpp:27:0)
INFO: [HLS 214-188] Unrolling loop 'FINAL_BURST' (morton_reorder_buffer.cpp:413:9) in function 'optimized_dram_burst_retained' partially with a factor of 16 (morton_reorder_buffer.cpp:333:0)
INFO: [HLS 214-186] Unrolling loop 'GENERATE_MEM_REQUESTS' (complete_pipeline.cpp:219:13) in function 'pipeline_feature_stage' completely with a factor of 32 (complete_pipeline.cpp:195:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_5' (streaming_bitmap_constructor.cpp:231:20) in function 'streaming_bitmap_constructor' completely with a factor of 2 (streaming_bitmap_constructor.cpp:118:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_259_8' (streaming_bitmap_constructor.cpp:259:39) in function 'streaming_bitmap_constructor' completely with a factor of 8 (streaming_bitmap_constructor.cpp:118:0)
INFO: [HLS 214-186] Unrolling loop 'L1_BLOCK_PROCESSING' (streaming_bitmap_constructor.cpp:237:17) in function 'streaming_bitmap_constructor' completely with a factor of 2 (streaming_bitmap_constructor.cpp:118:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_239_6' (streaming_bitmap_constructor.cpp:239:39) in function 'streaming_bitmap_constructor' completely with a factor of 2 (streaming_bitmap_constructor.cpp:118:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_241_7' (streaming_bitmap_constructor.cpp:241:43) in function 'streaming_bitmap_constructor' completely with a factor of 2 (streaming_bitmap_constructor.cpp:118:0)
INFO: [HLS 214-186] Unrolling loop 'PROCESS_MICRO_BATCH' (streaming_bitmap_constructor.cpp:180:13) in function 'streaming_bitmap_constructor' completely with a factor of 16 (streaming_bitmap_constructor.cpp:118:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_196_3' (streaming_bitmap_constructor.cpp:196:39) in function 'streaming_bitmap_constructor' completely with a factor of 8 (streaming_bitmap_constructor.cpp:118:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_1' (./octree_master.h:176:23) in function 'streaming_bitmap_constructor' completely with a factor of 20 (streaming_bitmap_constructor.cpp:118:0)
WARNING: [HLS 214-450] Ignore address on register port 'L0_bitmap_pruned' (./octree_master.h:146:34)
WARNING: [HLS 214-450] Ignore address on register port 'L1_bitmap_pruned' (./octree_master.h:146:34)
WARNING: [HLS 214-450] Ignore address on register port 'L2_bitmap_pruned' (./octree_master.h:146:34)
WARNING: [HLS 214-450] Ignore address on register port 'L2_bitmap_pruned' (complete_pipeline.cpp:520:22)
WARNING: [HLS 214-450] Ignore address on register port 'L1_bitmap_pruned' (complete_pipeline.cpp:526:22)
WARNING: [HLS 214-450] Ignore address on register port 'L0_bitmap_pruned' (complete_pipeline.cpp:532:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_356_3' (systolic_array.cpp:356:20) in function 'ConvolutionEngine::initialize' completely with a factor of 8 (systolic_array.cpp:345:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ46integrated_morton_reorder_buffer_with_triggersRN3hls6streamI10MemRequestLi0EEERNS0_I21MortonBitmapInterfaceLi0EEERNS0_I17RetainedBlockInfoLi0EEERNS0_I11MemResponseLi0EEERNS0_I18ConvolutionTriggerLi0EEERNS0_I19ConvolutionResponseLi0EEEP7ap_uintILi32EEPSJ_ILi512EESN_SN_SN_R16PrunedBitmapInfoR17StreamingPointersSJ_ILi1EEE6buffer.access_priority': Cyclic partitioning with factor 16 on dimension 1. (morton_reorder_buffer.cpp:44:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ46integrated_morton_reorder_buffer_with_triggersRN3hls6streamI10MemRequestLi0EEERNS0_I21MortonBitmapInterfaceLi0EEERNS0_I17RetainedBlockInfoLi0EEERNS0_I11MemResponseLi0EEERNS0_I18ConvolutionTriggerLi0EEERNS0_I19ConvolutionResponseLi0EEEP7ap_uintILi32EEPSJ_ILi512EESN_SN_SN_R16PrunedBitmapInfoR17StreamingPointersSJ_ILi1EEE6buffer.dram_offset': Cyclic partitioning with factor 16 on dimension 1. (morton_reorder_buffer.cpp:44:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ46integrated_morton_reorder_buffer_with_triggersRN3hls6streamI10MemRequestLi0EEERNS0_I21MortonBitmapInterfaceLi0EEERNS0_I17RetainedBlockInfoLi0EEERNS0_I11MemResponseLi0EEERNS0_I18ConvolutionTriggerLi0EEERNS0_I19ConvolutionResponseLi0EEEP7ap_uintILi32EEPSJ_ILi512EESN_SN_SN_R16PrunedBitmapInfoR17StreamingPointersSJ_ILi1EEE6buffer.is_retained': Cyclic partitioning with factor 16 on dimension 1. (morton_reorder_buffer.cpp:44:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ46integrated_morton_reorder_buffer_with_triggersRN3hls6streamI10MemRequestLi0EEERNS0_I21MortonBitmapInterfaceLi0EEERNS0_I17RetainedBlockInfoLi0EEERNS0_I11MemResponseLi0EEERNS0_I18ConvolutionTriggerLi0EEERNS0_I19ConvolutionResponseLi0EEEP7ap_uintILi32EEPSJ_ILi512EESN_SN_SN_R16PrunedBitmapInfoR17StreamingPointersSJ_ILi1EEE6buffer.valid': Cyclic partitioning with factor 16 on dimension 1. (morton_reorder_buffer.cpp:44:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ46integrated_morton_reorder_buffer_with_triggersRN3hls6streamI10MemRequestLi0EEERNS0_I21MortonBitmapInterfaceLi0EEERNS0_I17RetainedBlockInfoLi0EEERNS0_I11MemResponseLi0EEERNS0_I18ConvolutionTriggerLi0EEERNS0_I19ConvolutionResponseLi0EEEP7ap_uintILi32EEPSJ_ILi512EESN_SN_SN_R16PrunedBitmapInfoR17StreamingPointersSJ_ILi1EEE6buffer.request.should_store': Cyclic partitioning with factor 16 on dimension 1. (morton_reorder_buffer.cpp:44:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ46integrated_morton_reorder_buffer_with_triggersRN3hls6streamI10MemRequestLi0EEERNS0_I21MortonBitmapInterfaceLi0EEERNS0_I17RetainedBlockInfoLi0EEERNS0_I11MemResponseLi0EEERNS0_I18ConvolutionTriggerLi0EEERNS0_I19ConvolutionResponseLi0EEEP7ap_uintILi32EEPSJ_ILi512EESN_SN_SN_R16PrunedBitmapInfoR17StreamingPointersSJ_ILi1EEE6buffer.request.request_id': Cyclic partitioning with factor 16 on dimension 1. (morton_reorder_buffer.cpp:44:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ46integrated_morton_reorder_buffer_with_triggersRN3hls6streamI10MemRequestLi0EEERNS0_I21MortonBitmapInterfaceLi0EEERNS0_I17RetainedBlockInfoLi0EEERNS0_I11MemResponseLi0EEERNS0_I18ConvolutionTriggerLi0EEERNS0_I19ConvolutionResponseLi0EEEP7ap_uintILi32EEPSJ_ILi512EESN_SN_SN_R16PrunedBitmapInfoR17StreamingPointersSJ_ILi1EEE6buffer.request.is_write': Cyclic partitioning with factor 16 on dimension 1. (morton_reorder_buffer.cpp:44:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ46integrated_morton_reorder_buffer_with_triggersRN3hls6streamI10MemRequestLi0EEERNS0_I21MortonBitmapInterfaceLi0EEERNS0_I17RetainedBlockInfoLi0EEERNS0_I11MemResponseLi0EEERNS0_I18ConvolutionTriggerLi0EEERNS0_I19ConvolutionResponseLi0EEEP7ap_uintILi32EEPSJ_ILi512EESN_SN_SN_R16PrunedBitmapInfoR17StreamingPointersSJ_ILi1EEE6buffer.request.data': Cyclic partitioning with factor 16 on dimension 1. (morton_reorder_buffer.cpp:44:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ46integrated_morton_reorder_buffer_with_triggersRN3hls6streamI10MemRequestLi0EEERNS0_I21MortonBitmapInterfaceLi0EEERNS0_I17RetainedBlockInfoLi0EEERNS0_I11MemResponseLi0EEERNS0_I18ConvolutionTriggerLi0EEERNS0_I19ConvolutionResponseLi0EEEP7ap_uintILi32EEPSJ_ILi512EESN_SN_SN_R16PrunedBitmapInfoR17StreamingPointersSJ_ILi1EEE6buffer.request.morton_addr': Cyclic partitioning with factor 16 on dimension 1. (morton_reorder_buffer.cpp:44:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ28streaming_bitmap_constructorRN3hls6streamI9VoxelDataLi0EEES3_RNS0_I7ap_uintILi60EELi0EEERNS0_I18EarlyTriggerSignalLi0EEERNS0_I17RetainedBlockInfoLi0EEEPS4_ILi512EESF_SF_SF_R16PrunedBitmapInfoRS4_ILi32EEE11micro_batch.occupancy': Complete partitioning on dimension 1. (streaming_bitmap_constructor.cpp:130:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ28streaming_bitmap_constructorRN3hls6streamI9VoxelDataLi0EEES3_RNS0_I7ap_uintILi60EELi0EEERNS0_I18EarlyTriggerSignalLi0EEERNS0_I17RetainedBlockInfoLi0EEEPS4_ILi512EESF_SF_SF_R16PrunedBitmapInfoRS4_ILi32EEE11micro_batch.morton_addr': Complete partitioning on dimension 1. (streaming_bitmap_constructor.cpp:130:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ28streaming_bitmap_constructorRN3hls6streamI9VoxelDataLi0EEES3_RNS0_I7ap_uintILi60EELi0EEERNS0_I18EarlyTriggerSignalLi0EEERNS0_I17RetainedBlockInfoLi0EEEPS4_ILi512EESF_SF_SF_R16PrunedBitmapInfoRS4_ILi32EEE11micro_batch.features': Complete partitioning on dimension 1. (streaming_bitmap_constructor.cpp:130:0)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (streaming_bitmap_constructor.cpp:174:9)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (morton_reorder_buffer.cpp:145:13)
INFO: [HLS 214-248] Applying array_partition to 'partial_sums': Cyclic partitioning with factor 8 on dimension 1. (systolic_array.cpp:156:8)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_34_1> at complete_pipeline.cpp:34:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_400_1> at complete_pipeline.cpp:400:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_408_2> at complete_pipeline.cpp:408:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< FINAL_BURST> at morton_reorder_buffer.cpp:413:9 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_419_3> at morton_reorder_buffer.cpp:419:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< PROCESS_WRITE_REQUESTS> at morton_reorder_buffer.cpp:64:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_229_5> at morton_reorder_buffer.cpp:229:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_219_4> at morton_reorder_buffer.cpp:219:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_153_1> at streaming_bitmap_constructor.cpp:153:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_157_2> at streaming_bitmap_constructor.cpp:157:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_270_9> at streaming_bitmap_constructor.cpp:270:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_283_10> at streaming_bitmap_constructor.cpp:283:28 
INFO: [HLS 214-449] Automatically partitioning array 'partial_sums' dimension 1 completely based on constant index. (systolic_array.cpp:156:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_engine (.stored_weights)' due to pipeline pragma (systolic_array.cpp:17:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv_engine (.z_buffer_engine.layer_buffers.voxels.feature_index)' due to pipeline pragma (systolic_array.cpp:126:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv_engine (.z_buffer_engine.layer_buffers.voxels.morton_code)' due to pipeline pragma (systolic_array.cpp:126:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv_engine (.z_buffer_engine.layer_buffers.voxels.valid)' due to pipeline pragma (systolic_array.cpp:126:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv_engine (.z_buffer_engine.layer_buffers.voxels.x)' due to pipeline pragma (systolic_array.cpp:126:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv_engine (.z_buffer_engine.layer_buffers.voxels.y)' due to pipeline pragma (systolic_array.cpp:126:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv_engine (.z_buffer_engine.stored_weights)' due to pipeline pragma (systolic_array.cpp:17:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'partial_sums_0' due to pipeline pragma (systolic_array.cpp:156:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'partial_sums_1' due to pipeline pragma (systolic_array.cpp:156:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'partial_sums_2' due to pipeline pragma (systolic_array.cpp:156:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'partial_sums_3' due to pipeline pragma (systolic_array.cpp:156:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'partial_sums_4' due to pipeline pragma (systolic_array.cpp:156:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'partial_sums_5' due to pipeline pragma (systolic_array.cpp:156:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'partial_sums_6' due to pipeline pragma (systolic_array.cpp:156:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'partial_sums_7' due to pipeline pragma (systolic_array.cpp:156:8)
INFO: [HLS 214-248] Applying array_partition to '_ZL11conv_engine.z_buffer_engine.stored_weights': Complete partitioning on dimension 3. (complete_pipeline.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL11conv_engine.z_buffer_engine.layer_buffers.voxels.y': Complete partitioning on dimension 1. (complete_pipeline.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL11conv_engine.z_buffer_engine.layer_buffers.voxels.x': Complete partitioning on dimension 1. (complete_pipeline.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL11conv_engine.z_buffer_engine.layer_buffers.voxels.valid': Complete partitioning on dimension 1. (complete_pipeline.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL11conv_engine.z_buffer_engine.layer_buffers.voxels.morton_code': Complete partitioning on dimension 1. (complete_pipeline.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL11conv_engine.z_buffer_engine.layer_buffers.voxels.feature_index': Complete partitioning on dimension 1. (complete_pipeline.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL11conv_engine.stored_weights': Complete partitioning on dimension 3. (complete_pipeline.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'partial_sums_0': Complete partitioning on dimension 1. (systolic_array.cpp:156:8)
INFO: [HLS 214-248] Applying array_partition to 'partial_sums_1': Complete partitioning on dimension 1. (systolic_array.cpp:156:8)
INFO: [HLS 214-248] Applying array_partition to 'partial_sums_2': Complete partitioning on dimension 1. (systolic_array.cpp:156:8)
INFO: [HLS 214-248] Applying array_partition to 'partial_sums_3': Complete partitioning on dimension 1. (systolic_array.cpp:156:8)
INFO: [HLS 214-248] Applying array_partition to 'partial_sums_4': Complete partitioning on dimension 1. (systolic_array.cpp:156:8)
INFO: [HLS 214-248] Applying array_partition to 'partial_sums_5': Complete partitioning on dimension 1. (systolic_array.cpp:156:8)
INFO: [HLS 214-248] Applying array_partition to 'partial_sums_6': Complete partitioning on dimension 1. (systolic_array.cpp:156:8)
INFO: [HLS 214-248] Applying array_partition to 'partial_sums_7': Complete partitioning on dimension 1. (systolic_array.cpp:156:8)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'BURST_READ'(morton_reorder_buffer.cpp:383:17) has been inferred on bundle 'gmem_morton_write'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (morton_reorder_buffer.cpp:383:17)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem_morton_write'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (morton_reorder_buffer.cpp:413:9)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 has been inferred on bundle 'gmem_conv_read'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:194:48)
INFO: [HLS 214-115] Multiple burst writes of length 32 and bit width 32 has been inferred on bundle 'gmem_conv_write'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:212:1)
WARNING: [HLS 214-187] Cannot unroll loop 'PROCESS_MIDDLE_LAYER' (systolic_array.cpp:247:9) in function 'ZBufferConvolutionEngine::process_z_buffer_convolution' as it has a variable trip count (systolic_array.cpp:247:9)
WARNING: [HLS 214-187] Cannot unroll loop 'NEIGHBOR_SEARCH' (systolic_array.cpp:106:5) in function 'ZBufferConvolutionEngine::find_neighbor_in_buffer' as it has a variable trip count (systolic_array.cpp:106:5)
WARNING: [HLS 214-187] Cannot unroll loop 'COPY_LAYER_1' (systolic_array.cpp:131:5) in function 'ZBufferConvolutionEngine::slide_buffer_window' as it has a variable trip count (systolic_array.cpp:131:5)
WARNING: [HLS 214-187] Cannot unroll loop 'COPY_LAYER_0' (systolic_array.cpp:124:5) in function 'ZBufferConvolutionEngine::slide_buffer_window' as it has a variable trip count (systolic_array.cpp:124:5)
WARNING: [HLS 214-187] Cannot unroll loop 'LOAD_VOXEL_SCAN' (systolic_array.cpp:53:5) in function 'ZBufferConvolutionEngine::load_z_layer' as it has a variable trip count (systolic_array.cpp:53:5)
WARNING: [HLS 214-187] Cannot unroll loop 'BURST_READ' (morton_reorder_buffer.cpp:383:17) in function 'optimized_dram_burst_retained' as it has a variable trip count (morton_reorder_buffer.cpp:383:17)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_390_2' (morton_reorder_buffer.cpp:390:35) in function 'optimized_dram_burst_retained' as it has a variable trip count (morton_reorder_buffer.cpp:390:35)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 183.75 seconds. CPU system time: 0.67 seconds. Elapsed time: 186.95 seconds; current allocated memory: 683.535 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 683.535 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 12.13 seconds. CPU system time: 0.07 seconds. Elapsed time: 12.22 seconds; current allocated memory: 894.957 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] streaming_bitmap_constructor.cpp:193: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 22.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 22.18 seconds; current allocated memory: 1002.242 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 64 for loop 'VITIS_LOOP_219_4' (morton_reorder_buffer.cpp:219:40) in function 'integrated_morton_reorder_buffer_with_triggers'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 64) < AVE (= 127)) for loop 'VITIS_LOOP_219_4' (morton_reorder_buffer.cpp:219:40) in function 'integrated_morton_reorder_buffer_with_triggers'.
WARNING: [XFORM 203-561] Updating loop upper bound from 62 to 6 for loop 'Z_LAYER_LOOP' (systolic_array.cpp:233:9) in function 'ZBufferConvolutionEngine::process_z_buffer_convolution'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'Z_LAYER_LOOP' (systolic_array.cpp:233:9) in function 'ZBufferConvolutionEngine::process_z_buffer_convolution'.
INFO: [XFORM 203-712] Applying dataflow to function 'run_dataflow_pipeline' (complete_pipeline.cpp:659:1), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'pipeline_bitmap_stage'
	 'pipeline_feature_stage'
	 'pipeline_morton_stage'
	 'pipeline_convolution_stage'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (streaming_bitmap_constructor.cpp:230:9) to (streaming_bitmap_constructor.cpp:228:27) in function 'streaming_bitmap_constructor'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (morton_reorder_buffer.cpp:424:17) to (morton_reorder_buffer.cpp:419:27) in function 'optimized_dram_burst_retained'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'streaming_bitmap_constructor' (streaming_bitmap_constructor.cpp:107:34)...26 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 69.05 seconds. CPU system time: 0.07 seconds. Elapsed time: 69.17 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2_CONSTRUCTION'(streaming_bitmap_constructor.cpp:226:5) and 'VITIS_LOOP_228_4'(streaming_bitmap_constructor.cpp:228:27) in function 'streaming_bitmap_constructor' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'STORE_WEIGHTS'(systolic_array.cpp:13:5) and 'VITIS_LOOP_15_1'(systolic_array.cpp:15:26) in function 'ZBufferConvolutionEngine::initialize_z_buffer' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'STORE_WEIGHTS'(systolic_array.cpp:348:5) and 'VITIS_LOOP_350_1'(systolic_array.cpp:350:27) in function 'ConvolutionEngine::initialize' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'L2_CONSTRUCTION' (streaming_bitmap_constructor.cpp:226:5) in function 'streaming_bitmap_constructor'.
WARNING: [HLS 200-960] Cannot flatten loop 'SORT_MORTON' (morton_reorder_buffer.cpp:337:5) in function 'optimized_dram_burst_retained' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-960.html
WARNING: [XFORM 203-561] 'FINAL_BURST' (morton_reorder_buffer.cpp:413:9) in function 'optimized_dram_burst_retained' is an infinite loop.
INFO: [XFORM 203-541] Flattening a loop nest 'STORE_WEIGHTS' (systolic_array.cpp:13:5) in function 'ZBufferConvolutionEngine::initialize_z_buffer'.
INFO: [XFORM 203-541] Flattening a loop nest 'STORE_WEIGHTS' (systolic_array.cpp:348:5) in function 'ConvolutionEngine::initialize'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'streaming_bitmap_constructor(stream&,stream&,stream&,stream&,stream&,ap_uint*,ap.31'.
WARNING: [HLS 200-657] Generating channel conv_response_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-1450] Process pipeline_bitmap_stage has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
Resolution: For help on HLS 200-1450 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1450.html
WARNING: [HLS 200-1449] Process pipeline_morton_stage has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process pipeline_morton_stage has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
Resolution: For help on HLS 200-1450 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1450.html
WARNING: [HLS 200-1449] Process pipeline_convolution_stage has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 54.2 seconds. CPU system time: 0.23 seconds. Elapsed time: 54.47 seconds; current allocated memory: 1.923 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'complete_octree_pipeline' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'morton_list' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 118.68 seconds. CPU system time: 0.17 seconds. Elapsed time: 118.89 seconds; current allocated memory: 2.229 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streaming_bitmap_constructor_Pipeline_VITIS_LOOP_153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_153_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.229 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 2.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streaming_bitmap_constructor_Pipeline_VITIS_LOOP_157_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_157_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.229 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MICRO_BATCH_PROCESSING'.
WARNING: [HLS 200-880] The II Violation in module 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING' (loop 'MICRO_BATCH_PROCESSING'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('L1_temp_addr_1_write_ln210', streaming_bitmap_constructor.cpp:210) of constant 1 on array 'L1_temp' and 'store' operation 0 bit ('L1_temp_addr_write_ln210', streaming_bitmap_constructor.cpp:210) of constant 1 on array 'L1_temp'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING' (loop 'MICRO_BATCH_PROCESSING'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('L1_temp_addr_2_write_ln210', streaming_bitmap_constructor.cpp:210) of constant 1 on array 'L1_temp' and 'store' operation 0 bit ('L1_temp_addr_write_ln210', streaming_bitmap_constructor.cpp:210) of constant 1 on array 'L1_temp'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING' (loop 'MICRO_BATCH_PROCESSING'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('L1_temp_addr_3_write_ln210', streaming_bitmap_constructor.cpp:210) of constant 1 on array 'L1_temp' and 'store' operation 0 bit ('L1_temp_addr_write_ln210', streaming_bitmap_constructor.cpp:210) of constant 1 on array 'L1_temp'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING' (loop 'MICRO_BATCH_PROCESSING'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('L1_temp_addr_4_write_ln210', streaming_bitmap_constructor.cpp:210) of constant 1 on array 'L1_temp' and 'store' operation 0 bit ('L1_temp_addr_write_ln210', streaming_bitmap_constructor.cpp:210) of constant 1 on array 'L1_temp'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-885] The II Violation in module 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING' (loop 'MICRO_BATCH_PROCESSING'): Unable to schedule 'load' operation 32 bit ('streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_501', streaming_bitmap_constructor.cpp:183) on array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_47' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_47'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING' (loop 'MICRO_BATCH_PROCESSING'): Unable to schedule 'load' operation 32 bit ('streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_517', streaming_bitmap_constructor.cpp:183) on array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_47' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_47'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING' (loop 'MICRO_BATCH_PROCESSING'): Unable to schedule 'load' operation 32 bit ('streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_525', streaming_bitmap_constructor.cpp:183) on array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_47' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_47'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 64, loop 'MICRO_BATCH_PROCESSING'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 18.52 seconds. CPU system time: 0 seconds. Elapsed time: 18.53 seconds; current allocated memory: 2.239 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streaming_bitmap_constructor_Pipeline_L2_CONSTRUCTION_VITIS_LOOP_228_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2_CONSTRUCTION_VITIS_LOOP_228_4'.
WARNING: [HLS 200-885] The II Violation in module 'streaming_bitmap_constructor_Pipeline_L2_CONSTRUCTION_VITIS_LOOP_228_4' (loop 'L2_CONSTRUCTION_VITIS_LOOP_228_4'): Unable to schedule 'load' operation 1 bit ('l2_has_data', streaming_bitmap_constructor.cpp:249) on array 'L1_temp' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'L1_temp'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'streaming_bitmap_constructor_Pipeline_L2_CONSTRUCTION_VITIS_LOOP_228_4' (loop 'L2_CONSTRUCTION_VITIS_LOOP_228_4'): Unable to schedule 'load' operation 1 bit ('value', streaming_bitmap_constructor.cpp:249) on array 'L1_temp' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'L1_temp'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'streaming_bitmap_constructor_Pipeline_L2_CONSTRUCTION_VITIS_LOOP_228_4' (loop 'L2_CONSTRUCTION_VITIS_LOOP_228_4'): Unable to schedule 'load' operation 1 bit ('value', streaming_bitmap_constructor.cpp:249) on array 'L1_temp' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'L1_temp'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'streaming_bitmap_constructor_Pipeline_L2_CONSTRUCTION_VITIS_LOOP_228_4' (loop 'L2_CONSTRUCTION_VITIS_LOOP_228_4'): Unable to schedule 'load' operation 1 bit ('value', streaming_bitmap_constructor.cpp:249) on array 'L1_temp' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'L1_temp'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'streaming_bitmap_constructor_Pipeline_L2_CONSTRUCTION_VITIS_LOOP_228_4' (loop 'L2_CONSTRUCTION_VITIS_LOOP_228_4'): Unable to schedule 'load' operation 1 bit ('value', streaming_bitmap_constructor.cpp:249) on array 'L1_temp' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'L1_temp'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'streaming_bitmap_constructor_Pipeline_L2_CONSTRUCTION_VITIS_LOOP_228_4' (loop 'L2_CONSTRUCTION_VITIS_LOOP_228_4'): Unable to schedule 'load' operation 1 bit ('value', streaming_bitmap_constructor.cpp:249) on array 'L1_temp' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'L1_temp'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 17, loop 'L2_CONSTRUCTION_VITIS_LOOP_228_4'
WARNING: [HLS 200-871] Estimated clock period (2.464 ns) exceeds the target (target clock period: 3.330 ns, clock uncertainty: 0.899 ns, effective delay budget: 2.431 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'streaming_bitmap_constructor_Pipeline_L2_CONSTRUCTION_VITIS_LOOP_228_4' consists of the following:
	'load' operation 1 bit ('value', streaming_bitmap_constructor.cpp:249) on array 'L1_temp' [82]  (1.171 ns)
	'or' operation 1 bit ('or_ln250_4', streaming_bitmap_constructor.cpp:250) [87]  (0.000 ns)
	'or' operation 1 bit ('or_ln250_5', streaming_bitmap_constructor.cpp:250) [88]  (0.000 ns)
	'or' operation 1 bit ('l2_has_data', streaming_bitmap_constructor.cpp:250) [89]  (0.122 ns)
	'store' operation 0 bit ('L2_temp_addr_write_ln256', streaming_bitmap_constructor.cpp:256) of variable 'l2_has_data', streaming_bitmap_constructor.cpp:250 on array 'L2_temp' [91]  (1.171 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streaming_bitmap_constructor_Pipeline_VITIS_LOOP_270_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_270_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_270_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streaming_bitmap_constructor_Pipeline_VITIS_LOOP_283_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_283_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_283_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 2.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streaming_bitmap_constructor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pipeline_bitmap_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pipeline_feature_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FEATURE_PROCESSING'.
WARNING: [HLS 200-880] The II Violation in module 'pipeline_feature_stage' (loop 'FEATURE_PROCESSING'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('mem_requests_stream_write_ln230', complete_pipeline.cpp:230) on port 'mem_requests_stream' (complete_pipeline.cpp:230) and fifo request operation ('tmp_229_i', complete_pipeline.cpp:228) on port 'mem_requests_stream' (complete_pipeline.cpp:228).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'pipeline_feature_stage' (loop 'FEATURE_PROCESSING'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('mem_requests_stream_write_ln230', complete_pipeline.cpp:230) on port 'mem_requests_stream' (complete_pipeline.cpp:230) and fifo request operation ('tmp_229_i', complete_pipeline.cpp:228) on port 'mem_requests_stream' (complete_pipeline.cpp:228).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'pipeline_feature_stage' (loop 'FEATURE_PROCESSING'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('mem_requests_stream_write_ln230', complete_pipeline.cpp:230) on port 'mem_requests_stream' (complete_pipeline.cpp:230) and fifo request operation ('tmp_229_i', complete_pipeline.cpp:228) on port 'mem_requests_stream' (complete_pipeline.cpp:228).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'pipeline_feature_stage' (loop 'FEATURE_PROCESSING'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('mem_requests_stream_write_ln230', complete_pipeline.cpp:230) on port 'mem_requests_stream' (complete_pipeline.cpp:230) and fifo request operation ('tmp_229_i', complete_pipeline.cpp:228) on port 'mem_requests_stream' (complete_pipeline.cpp:228).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'pipeline_feature_stage' (loop 'FEATURE_PROCESSING'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between fifo write operation ('mem_requests_stream_write_ln230', complete_pipeline.cpp:230) on port 'mem_requests_stream' (complete_pipeline.cpp:230) and fifo request operation ('tmp_229_i', complete_pipeline.cpp:228) on port 'mem_requests_stream' (complete_pipeline.cpp:228).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'pipeline_feature_stage' (loop 'FEATURE_PROCESSING'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between fifo write operation ('mem_requests_stream_write_ln230', complete_pipeline.cpp:230) on port 'mem_requests_stream' (complete_pipeline.cpp:230) and fifo request operation ('tmp_229_i', complete_pipeline.cpp:228) on port 'mem_requests_stream' (complete_pipeline.cpp:228).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'pipeline_feature_stage' (loop 'FEATURE_PROCESSING'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between fifo write operation ('mem_requests_stream_write_ln230', complete_pipeline.cpp:230) on port 'mem_requests_stream' (complete_pipeline.cpp:230) and fifo request operation ('tmp_229_i', complete_pipeline.cpp:228) on port 'mem_requests_stream' (complete_pipeline.cpp:228).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 33, loop 'FEATURE_PROCESSING'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integrated_morton_reorder_buffer_with_triggers_Pipeline_PROCESS_WRITE_REQUESTS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PROCESS_WRITE_REQUESTS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 307, loop 'PROCESS_WRITE_REQUESTS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_339_1'.
WARNING: [HLS 200-880] The II Violation in module 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1' (loop 'VITIS_LOOP_339_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_635_write_ln348', morton_reorder_buffer.cpp:348) of variable 'tmp_271_i', morton_reorder_buffer.cpp:348 on array 'integrated_morton_reorder_buffer_with_triggers_stream_MemRequest_0_stream_MortonBitmapInterface_0_stream_RetainedBlockInfo_0_stream_MemResponse_0_stream_ConvolutionTrigger_0_stream_ConvolutionResponse_0_ap_uint_32_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_StreamingPointers_ap_uint_1_buffer_access_priority_0' and 'load' operation 32 bit ('integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_523', morton_reorder_buffer.cpp:348) on array 'integrated_morton_reorder_buffer_with_triggers_stream_MemRequest_0_stream_MortonBitmapInterface_0_stream_RetainedBlockInfo_0_stream_MemResponse_0_stream_ConvolutionTrigger_0_stream_ConvolutionResponse_0_ap_uint_32_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_StreamingPointers_ap_uint_1_buffer_access_priority_0'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1' (loop 'VITIS_LOOP_339_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_219_write_ln348', morton_reorder_buffer.cpp:348) of constant 1 on array 'integrated_morton_reorder_buffer_with_triggers_stream_MemRequest_0_stream_MortonBitmapInterface_0_stream_RetainedBlockInfo_0_stream_MemResponse_0_stream_ConvolutionTrigger_0_stream_ConvolutionResponse_0_ap_uint_32_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_StreamingPointers_ap_uint_1_buffer_valid_0' and 'load' operation 1 bit ('integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_203', morton_reorder_buffer.cpp:343) on array 'integrated_morton_reorder_buffer_with_triggers_stream_MemRequest_0_stream_MortonBitmapInterface_0_stream_RetainedBlockInfo_0_stream_MemResponse_0_stream_ConvolutionTrigger_0_stream_ConvolutionResponse_0_ap_uint_32_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_StreamingPointers_ap_uint_1_buffer_valid_0'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1' (loop 'VITIS_LOOP_339_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_219_write_ln348', morton_reorder_buffer.cpp:348) of constant 1 on array 'integrated_morton_reorder_buffer_with_triggers_stream_MemRequest_0_stream_MortonBitmapInterface_0_stream_RetainedBlockInfo_0_stream_MemResponse_0_stream_ConvolutionTrigger_0_stream_ConvolutionResponse_0_ap_uint_32_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_StreamingPointers_ap_uint_1_buffer_valid_0' and 'load' operation 1 bit ('integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_203', morton_reorder_buffer.cpp:343) on array 'integrated_morton_reorder_buffer_with_triggers_stream_MemRequest_0_stream_MortonBitmapInterface_0_stream_RetainedBlockInfo_0_stream_MemResponse_0_stream_ConvolutionTrigger_0_stream_ConvolutionResponse_0_ap_uint_32_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_StreamingPointers_ap_uint_1_buffer_valid_0'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'VITIS_LOOP_339_1'
WARNING: [HLS 200-871] Estimated clock period (2.711 ns) exceeds the target (target clock period: 3.330 ns, clock uncertainty: 0.899 ns, effective delay budget: 2.431 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1' consists of the following:
	'load' operation 32 bit ('integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_267', morton_reorder_buffer.cpp:344) on array 'integrated_morton_reorder_buffer_with_triggers_stream_MemRequest_0_stream_MortonBitmapInterface_0_stream_RetainedBlockInfo_0_stream_MemResponse_0_stream_ConvolutionTrigger_0_stream_ConvolutionResponse_0_ap_uint_32_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_StreamingPointers_ap_uint_1_buffer_dram_offset_0' [251]  (0.699 ns)
	'sparsemux' operation 32 bit ('tmp_263_i', morton_reorder_buffer.cpp:344) [267]  (0.493 ns)
	'icmp' operation 1 bit ('icmp_ln344', morton_reorder_buffer.cpp:344) [301]  (0.880 ns)
	blocking operation 0.639 ns on control path)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.24 seconds; current allocated memory: 2.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'optimized_dram_burst_retained_Outline_BURST_READ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'optimized_dram_burst_retained_Outline_BURST_READ': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'optimized_dram_burst_retained_Outline_VITIS_LOOP_390_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'optimized_dram_burst_retained_Outline_VITIS_LOOP_390_2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'optimized_dram_burst_retained_Pipeline_FINAL_BURST' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'optimized_dram_burst_retained_Pipeline_FINAL_BURST': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'FINAL_BURST'.
WARNING: [HLS 200-880] The II Violation in module 'optimized_dram_burst_retained_Pipeline_FINAL_BURST' (loop 'FINAL_BURST'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_morton_write_addr_read_15', morton_reorder_buffer.cpp:416) on port 'gmem_morton_write' (morton_reorder_buffer.cpp:416) and bus read operation ('gmem_morton_write_addr_read', morton_reorder_buffer.cpp:416) on port 'gmem_morton_write' (morton_reorder_buffer.cpp:416).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'optimized_dram_burst_retained_Pipeline_FINAL_BURST' (loop 'FINAL_BURST'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_morton_write_addr_read_15', morton_reorder_buffer.cpp:416) on port 'gmem_morton_write' (morton_reorder_buffer.cpp:416) and bus read operation ('gmem_morton_write_addr_read', morton_reorder_buffer.cpp:416) on port 'gmem_morton_write' (morton_reorder_buffer.cpp:416).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'optimized_dram_burst_retained_Pipeline_FINAL_BURST' (loop 'FINAL_BURST'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_morton_write_addr_read_15', morton_reorder_buffer.cpp:416) on port 'gmem_morton_write' (morton_reorder_buffer.cpp:416) and bus read operation ('gmem_morton_write_addr_read', morton_reorder_buffer.cpp:416) on port 'gmem_morton_write' (morton_reorder_buffer.cpp:416).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'optimized_dram_burst_retained_Pipeline_FINAL_BURST' (loop 'FINAL_BURST'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_morton_write_addr_read_15', morton_reorder_buffer.cpp:416) on port 'gmem_morton_write' (morton_reorder_buffer.cpp:416) and bus read operation ('gmem_morton_write_addr_read', morton_reorder_buffer.cpp:416) on port 'gmem_morton_write' (morton_reorder_buffer.cpp:416).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'optimized_dram_burst_retained_Pipeline_FINAL_BURST' (loop 'FINAL_BURST'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read operation ('gmem_morton_write_addr_read_15', morton_reorder_buffer.cpp:416) on port 'gmem_morton_write' (morton_reorder_buffer.cpp:416) and bus read operation ('gmem_morton_write_addr_read', morton_reorder_buffer.cpp:416) on port 'gmem_morton_write' (morton_reorder_buffer.cpp:416).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'optimized_dram_burst_retained_Pipeline_FINAL_BURST' (loop 'FINAL_BURST'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus read operation ('gmem_morton_write_addr_read_15', morton_reorder_buffer.cpp:416) on port 'gmem_morton_write' (morton_reorder_buffer.cpp:416) and bus read operation ('gmem_morton_write_addr_read', morton_reorder_buffer.cpp:416) on port 'gmem_morton_write' (morton_reorder_buffer.cpp:416).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, loop 'FINAL_BURST'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'optimized_dram_burst_retained' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'optimized_dram_burst_retained': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'BURST_PROCESS': contains subfunction 'optimized_dram_burst_retained_Outline_BURST_READ' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integrated_morton_reorder_buffer_with_triggers_Pipeline_VITIS_LOOP_219_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'integrated_morton_reorder_buffer_with_triggers_Pipeline_VITIS_LOOP_219_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_219_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_219_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integrated_morton_reorder_buffer_with_triggers_Pipeline_VITIS_LOOP_229_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'integrated_morton_reorder_buffer_with_triggers_Pipeline_VITIS_LOOP_229_5': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_229_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_229_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integrated_morton_reorder_buffer_with_triggers' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_111_2': contains subfunction 'optimized_dram_burst_retained' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pipeline_morton_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_driven_systolic_array_with_triggers_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'initialize_Pipeline_STORE_WEIGHTS_VITIS_LOOP_350_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STORE_WEIGHTS_VITIS_LOOP_350_1'.
WARNING: [HLS 200-885] The II Violation in module 'initialize_Pipeline_STORE_WEIGHTS_VITIS_LOOP_350_1' (loop 'STORE_WEIGHTS_VITIS_LOOP_350_1'): Unable to schedule 'load' operation 32 bit ('conv_weights_load_1', systolic_array.cpp:359) on array 'conv_weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'conv_weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'initialize_Pipeline_STORE_WEIGHTS_VITIS_LOOP_350_1' (loop 'STORE_WEIGHTS_VITIS_LOOP_350_1'): Unable to schedule 'load' operation 32 bit ('conv_weights_load_3', systolic_array.cpp:359) on array 'conv_weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'conv_weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'initialize_Pipeline_STORE_WEIGHTS_VITIS_LOOP_350_1' (loop 'STORE_WEIGHTS_VITIS_LOOP_350_1'): Unable to schedule 'load' operation 32 bit ('conv_weights_load_5', systolic_array.cpp:359) on array 'conv_weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'conv_weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'initialize_Pipeline_STORE_WEIGHTS_VITIS_LOOP_350_1' (loop 'STORE_WEIGHTS_VITIS_LOOP_350_1'): Unable to schedule 'load' operation 32 bit ('conv_weights_load_7', systolic_array.cpp:359) on array 'conv_weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'conv_weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'initialize_Pipeline_STORE_WEIGHTS_VITIS_LOOP_350_1' (loop 'STORE_WEIGHTS_VITIS_LOOP_350_1'): Unable to schedule 'load' operation 32 bit ('conv_weights_load_21', systolic_array.cpp:359) on array 'conv_weights' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'conv_weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'initialize_Pipeline_STORE_WEIGHTS_VITIS_LOOP_350_1' (loop 'STORE_WEIGHTS_VITIS_LOOP_350_1'): Unable to schedule 'load' operation 32 bit ('conv_weights_load_29', systolic_array.cpp:359) on array 'conv_weights' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'conv_weights'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 19, loop 'STORE_WEIGHTS_VITIS_LOOP_350_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'initialize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'initialize_z_buffer_Pipeline_STORE_WEIGHTS_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STORE_WEIGHTS_VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'STORE_WEIGHTS_VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'initialize_z_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'slide_buffer_window_Pipeline_COPY_LAYER_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'slide_buffer_window_Pipeline_COPY_LAYER_0': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'COPY_LAYER_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LAYER_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'slide_buffer_window_Pipeline_COPY_LAYER_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'slide_buffer_window_Pipeline_COPY_LAYER_1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'COPY_LAYER_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'COPY_LAYER_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'slide_buffer_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'slide_buffer_window': contains subfunction 'slide_buffer_window_Pipeline_COPY_LAYER_0' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_z_layer_Pipeline_LOAD_VOXEL_SCAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_z_layer_Pipeline_LOAD_VOXEL_SCAN': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'LOAD_VOXEL_SCAN'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('bitselect' operation 1 bit ('tmp', systolic_array.cpp:58)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-878.html
WARNING: [HLS 200-880] The II Violation in module 'load_z_layer_Pipeline_LOAD_VOXEL_SCAN' (loop 'LOAD_VOXEL_SCAN'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('conv_engine_z_buffer_engine_layer_buffers_voxel_count_addr_write_ln73', systolic_array.cpp:73) of variable 'add_ln73', systolic_array.cpp:73 on array 'conv_engine_z_buffer_engine_layer_buffers_voxel_count' and 'load' operation 13 bit ('conv_engine_z_buffer_engine_layer_buffers_voxel_count_load', systolic_array.cpp:58) on array 'conv_engine_z_buffer_engine_layer_buffers_voxel_count'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'LOAD_VOXEL_SCAN'
WARNING: [HLS 200-871] Estimated clock period (2.692 ns) exceeds the target (target clock period: 3.330 ns, clock uncertainty: 0.899 ns, effective delay budget: 2.431 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'load_z_layer_Pipeline_LOAD_VOXEL_SCAN' consists of the following:
	'load' operation 60 bit ('morton', systolic_array.cpp:68) on array 'morton_list' [46]  (1.200 ns)
	'icmp' operation 1 bit ('icmp_ln65', systolic_array.cpp:65) [110]  (0.809 ns)
	'store' operation 0 bit ('conv_engine_z_buffer_engine_layer_buffers_voxel_count_addr_write_ln73', systolic_array.cpp:73) of variable 'add_ln73', systolic_array.cpp:73 on array 'conv_engine_z_buffer_engine_layer_buffers_voxel_count' [149]  (0.683 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_z_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'load_z_layer': contains subfunction 'load_z_layer_Pipeline_LOAD_VOXEL_SCAN' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_neighbor_in_buffer_Pipeline_NEIGHBOR_SEARCH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'find_neighbor_in_buffer_Pipeline_NEIGHBOR_SEARCH': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'NEIGHBOR_SEARCH'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln112_1', systolic_array.cpp:112)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln112_1', systolic_array.cpp:112)) in the first pipeline iteration (II = 2 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln112_1', systolic_array.cpp:112)) in the first pipeline iteration (II = 3 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 4, loop 'NEIGHBOR_SEARCH'
WARNING: [HLS 200-871] Estimated clock period (3.240 ns) exceeds the target (target clock period: 3.330 ns, clock uncertainty: 0.899 ns, effective delay budget: 2.431 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'find_neighbor_in_buffer_Pipeline_NEIGHBOR_SEARCH' consists of the following:
	'load' operation 20 bit ('conv_engine_z_buffer_engine_layer_buffers_voxels_y_0_load', systolic_array.cpp:112) on array 'conv_engine_z_buffer_engine_layer_buffers_voxels_y_0' [56]  (1.645 ns)
	'sparsemux' operation 20 bit ('tmp_305_i', systolic_array.cpp:112) [59]  (0.387 ns)
	'icmp' operation 1 bit ('icmp_ln112_1', systolic_array.cpp:112) [61]  (0.821 ns)
	blocking operation 0.387 ns on control path)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_neighbor_in_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'find_neighbor_in_buffer': contains subfunction 'find_neighbor_in_buffer_Pipeline_NEIGHBOR_SEARCH' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_voxel_z_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'convolve_voxel_z_buffer': contains subfunction 'find_neighbor_in_buffer' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1288.29 seconds. CPU system time: 4.22 seconds. Elapsed time: 1292.71 seconds; current allocated memory: 3.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5160.35 seconds. CPU system time: 2.17 seconds. Elapsed time: 5163.32 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_z_buffer_convolution_Pipeline_PROCESS_MIDDLE_LAYER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_z_buffer_convolution_Pipeline_PROCESS_MIDDLE_LAYER': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'PROCESS_MIDDLE_LAYER': contains subfunction 'convolve_voxel_z_buffer' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 39.82 seconds. CPU system time: 1.28 seconds. Elapsed time: 41.12 seconds; current allocated memory: 11.985 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_z_buffer_convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'Z_LAYER_LOOP': contains subfunction 'slide_buffer_window' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 11.985 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_sparse_convolution_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 11.985 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_driven_systolic_array_with_triggers' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 11.985 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pipeline_convolution_stage_Pipeline_VITIS_LOOP_400_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_400_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_400_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 11.985 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pipeline_convolution_stage_Pipeline_VITIS_LOOP_408_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_408_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_408_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 11.985 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pipeline_convolution_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 11.985 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_dataflow_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO morton_list (from pipeline_feature_stage_U0 to pipeline_convolution_stage_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO features_stored_c_channel (from pipeline_feature_stage_U0 to pipeline_convolution_stage_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 11.985 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'complete_octree_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 11.985 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streaming_bitmap_constructor_Pipeline_VITIS_LOOP_153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'streaming_bitmap_constructor_Pipeline_VITIS_LOOP_153_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streaming_bitmap_constructor_Pipeline_VITIS_LOOP_157_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'streaming_bitmap_constructor_Pipeline_VITIS_LOOP_157_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_24' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_47_RAM_AUTO_1R1W' to 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmapbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_46_RAM_AUTO_1R1W' to 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmapcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_39_RAM_AUTO_1R1W' to 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmapdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_38_RAM_AUTO_1R1W' to 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmapeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_37_RAM_AUTO_1R1W' to 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmapfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_36_RAM_AUTO_1R1W' to 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmapg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_35_RAM_AUTO_1R1W' to 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmaphbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_34_RAM_AUTO_1R1W' to 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmapibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_33_RAM_AUTO_1R1W' to 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmapjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_32_RAM_AUTO_1R1W' to 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmapkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_45_RAM_AUTO_1R1W' to 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmaplbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_44_RAM_AUTO_1R1W' to 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmapmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_43_RAM_AUTO_1R1W' to 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmapncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_42_RAM_AUTO_1R1W' to 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmapocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_41_RAM_AUTO_1R1W' to 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmappcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_40_RAM_AUTO_1R1W' to 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmapqcK' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING' pipeline 'MICRO_BATCH_PROCESSING' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING' is 8346 from HDL expression: (1'b1 == ap_condition_24402)
INFO: [RTGEN 206-100] Generating core module 'bitset_512ns_512ns_32s_1ns_512_1_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bitset_8ns_8ns_32ns_1ns_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING'.
INFO: [RTMG 210-278] Implementing memory 'complete_octree_pipeline_streaming_bitmap_constructor_Pipeline_MICRO_BATCH_PROCESSING_streaming_bitmapbkb' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.71 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streaming_bitmap_constructor_Pipeline_L2_CONSTRUCTION_VITIS_LOOP_228_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'streaming_bitmap_constructor_Pipeline_L2_CONSTRUCTION_VITIS_LOOP_228_4' pipeline 'L2_CONSTRUCTION_VITIS_LOOP_228_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'bitset_512ns_512ns_32s_1ns_512_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'streaming_bitmap_constructor_Pipeline_L2_CONSTRUCTION_VITIS_LOOP_228_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.26 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streaming_bitmap_constructor_Pipeline_VITIS_LOOP_270_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'streaming_bitmap_constructor_Pipeline_VITIS_LOOP_270_9' pipeline 'VITIS_LOOP_270_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'bitset_8ns_8ns_32ns_1ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'streaming_bitmap_constructor_Pipeline_VITIS_LOOP_270_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streaming_bitmap_constructor_Pipeline_VITIS_LOOP_283_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'streaming_bitmap_constructor_Pipeline_VITIS_LOOP_283_10' pipeline 'VITIS_LOOP_283_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_8ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bitset_512ns_512ns_32s_1ns_512_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'streaming_bitmap_constructor_Pipeline_VITIS_LOOP_283_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streaming_bitmap_constructor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'initialized' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'micro_count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'retained_block_count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'l0_write_pos' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'l1_write_pos' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'l2_write_pos' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'voxel_count' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'streaming_bitmap_constructor'.
INFO: [RTMG 210-278] Implementing memory 'complete_octree_pipeline_streaming_bitmap_constructor_L1_temp_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'complete_octree_pipeline_streaming_bitmap_constructor_L2_temp_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pipeline_bitmap_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pipeline_bitmap_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pipeline_feature_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pipeline_feature_stage' pipeline 'FEATURE_PROCESSING' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pipeline_feature_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integrated_morton_reorder_buffer_with_triggers_Pipeline_PROCESS_WRITE_REQUESTS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'integrated_morton_reorder_buffer_with_triggers_Pipeline_PROCESS_WRITE_REQUESTS' pipeline 'PROCESS_WRITE_REQUESTS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'integrated_morton_reorder_buffer_with_triggers_Pipeline_PROCESS_WRITE_REQUESTS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_88_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_95_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reosc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_40_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reotde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_47_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_24_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reovdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_31_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reowdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_94_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_87_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_86_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reozec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_85_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_84_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_83_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_82_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_81_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_80_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_93_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_92_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_91_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_90_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_89_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_46_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_39_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_38_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_37_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_36_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_35_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_34_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_33_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_32_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_45_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_44_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_43_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_42_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_41_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_30_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reoZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_23_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reo0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_22_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reo1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_21_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reo2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_20_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reo3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_19_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reo4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_18_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reo5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_17_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reo6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_16_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reo7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_29_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reo8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_28_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reo9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_27_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reobak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_26_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reobbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_25_RAM_AUTO_1R1W' to 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reobck' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1' pipeline 'VITIS_LOOP_339_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_1_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_60_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1'.
INFO: [RTMG 210-278] Implementing memory 'complete_octree_pipeline_optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reorcU' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'complete_octree_pipeline_optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reotde' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'complete_octree_pipeline_optimized_dram_burst_retained_Pipeline_VITIS_LOOP_339_1_integrated_morton_reovdy' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'optimized_dram_burst_retained_Outline_BURST_READ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'optimized_dram_burst_retained_Outline_BURST_READ/m_axi_gmem_morton_write_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'optimized_dram_burst_retained_Outline_BURST_READ/m_axi_gmem_morton_write_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'optimized_dram_burst_retained_Outline_BURST_READ/m_axi_gmem_morton_write_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'optimized_dram_burst_retained_Outline_BURST_READ/m_axi_gmem_morton_write_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'optimized_dram_burst_retained_Outline_BURST_READ/m_axi_gmem_morton_write_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'optimized_dram_burst_retained_Outline_BURST_READ/m_axi_gmem_morton_write_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'optimized_dram_burst_retained_Outline_BURST_READ/m_axi_gmem_morton_write_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'optimized_dram_burst_retained_Outline_BURST_READ/m_axi_gmem_morton_write_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'optimized_dram_burst_retained_Outline_BURST_READ/m_axi_gmem_morton_write_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'optimized_dram_burst_retained_Outline_BURST_READ/m_axi_gmem_morton_write_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'optimized_dram_burst_retained_Outline_BURST_READ/m_axi_gmem_morton_write_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'optimized_dram_burst_retained_Outline_BURST_READ/m_axi_gmem_morton_write_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'optimized_dram_burst_retained_Outline_BURST_READ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'optimized_dram_burst_retained_Outline_VITIS_LOOP_390_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'optimized_dram_burst_retained_Outline_VITIS_LOOP_390_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'optimized_dram_burst_retained_Pipeline_FINAL_BURST' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'optimized_dram_burst_retained_Pipeline_FINAL_BURST/m_axi_gmem_morton_write_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'optimized_dram_burst_retained_Pipeline_FINAL_BURST/m_axi_gmem_morton_write_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'optimized_dram_burst_retained_Pipeline_FINAL_BURST/m_axi_gmem_morton_write_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'optimized_dram_burst_retained_Pipeline_FINAL_BURST/m_axi_gmem_morton_write_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'optimized_dram_burst_retained_Pipeline_FINAL_BURST/m_axi_gmem_morton_write_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'optimized_dram_burst_retained_Pipeline_FINAL_BURST/m_axi_gmem_morton_write_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'optimized_dram_burst_retained_Pipeline_FINAL_BURST/m_axi_gmem_morton_write_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'optimized_dram_burst_retained_Pipeline_FINAL_BURST/m_axi_gmem_morton_write_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'optimized_dram_burst_retained_Pipeline_FINAL_BURST/m_axi_gmem_morton_write_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'optimized_dram_burst_retained_Pipeline_FINAL_BURST/m_axi_gmem_morton_write_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'optimized_dram_burst_retained_Pipeline_FINAL_BURST/m_axi_gmem_morton_write_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'optimized_dram_burst_retained_Pipeline_FINAL_BURST/m_axi_gmem_morton_write_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'optimized_dram_burst_retained_Pipeline_FINAL_BURST'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'optimized_dram_burst_retained' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'optimized_dram_burst_retained'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integrated_morton_reorder_buffer_with_triggers_Pipeline_VITIS_LOOP_219_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'integrated_morton_reorder_buffer_with_triggers_Pipeline_VITIS_LOOP_219_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integrated_morton_reorder_buffer_with_triggers_Pipeline_VITIS_LOOP_229_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'integrated_morton_reorder_buffer_with_triggers_Pipeline_VITIS_LOOP_229_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integrated_morton_reorder_buffer_with_triggers' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'mapping_count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffer_fill' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ready_for_systolic' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_63_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_79_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_15_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_175_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_159_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_143_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_62_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_78_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_14_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_176_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_160_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_144_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_55_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_71_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_7_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_183_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_167_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_151_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_54_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_70_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_6_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_184_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_168_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_152_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_53_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_69_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_5_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_185_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_169_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_153_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_52_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_68_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_4_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_186_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_170_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_154_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_51_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_67_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_3_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_99_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_171_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_155_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_50_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_66_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_2_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_98_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_172_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_156_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_49_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_65_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffb0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_1_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffb1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_97_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffb2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_173_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffb3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_157_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffb4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_48_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffb5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_64_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffb6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffb7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_96_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffb8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_174_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffb9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_158_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_61_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_77_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_13_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_177_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffceu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_161_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_145_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcgu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_60_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffchv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_76_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffciv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_12_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_178_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_162_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffclv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_146_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcmv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_59_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcnw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_75_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcow' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_11_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcpw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_179_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcqw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_163_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcrw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_147_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcsw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_58_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffctx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_74_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcux' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_10_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcvx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_180_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcwx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_164_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcxx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_148_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcyx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_57_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffczy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_73_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcAy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_9_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcBy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_181_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcCy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_165_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcDy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_149_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcEy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_56_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcFz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_72_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcGz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_8_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcHz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_182_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcIz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_166_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcJz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffer_with_triggers_stream_stream_stream_stream_s_150_RAM_AUTO_1R1W' to 'integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffcKz' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'total_voxels_received' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'empty_count' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'integrated_morton_reorder_buffer_with_triggers'.
INFO: [RTMG 210-278] Implementing memory 'complete_octree_pipeline_integrated_morton_reorder_buffer_with_triggers_integrated_morton_reorder_buffbdk' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.56 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pipeline_morton_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pointers_initialized' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'access_pointers_initialized' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pipeline_morton_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_driven_systolic_array_with_triggers_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_driven_systolic_array_with_triggers_Pipeline_VITIS_LOOP_34_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'initialize_Pipeline_STORE_WEIGHTS_VITIS_LOOP_350_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'initialize_Pipeline_STORE_WEIGHTS_VITIS_LOOP_350_1' pipeline 'STORE_WEIGHTS_VITIS_LOOP_350_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'initialize_Pipeline_STORE_WEIGHTS_VITIS_LOOP_350_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'initialize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'initialize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'initialize_z_buffer_Pipeline_STORE_WEIGHTS_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'initialize_z_buffer_Pipeline_STORE_WEIGHTS_VITIS_LOOP_15_1' pipeline 'STORE_WEIGHTS_VITIS_LOOP_15_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'initialize_z_buffer_Pipeline_STORE_WEIGHTS_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'initialize_z_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'initialize_z_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'slide_buffer_window_Pipeline_COPY_LAYER_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'slide_buffer_window_Pipeline_COPY_LAYER_0' pipeline 'COPY_LAYER_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'slide_buffer_window_Pipeline_COPY_LAYER_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'slide_buffer_window_Pipeline_COPY_LAYER_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'slide_buffer_window_Pipeline_COPY_LAYER_1' pipeline 'COPY_LAYER_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'slide_buffer_window_Pipeline_COPY_LAYER_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'slide_buffer_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'slide_buffer_window'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_z_layer_Pipeline_LOAD_VOXEL_SCAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'load_z_layer_Pipeline_LOAD_VOXEL_SCAN_conv_engine_z_buffer_engine_layer_buffers_voxels_morton_code_2_RAM_AUTO_0R0W' to 'load_z_layer_Pipeline_LOAD_VOXEL_SCAN_conv_engine_z_buffer_engine_layer_buffecLz' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_z_layer_Pipeline_LOAD_VOXEL_SCAN' pipeline 'LOAD_VOXEL_SCAN' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_z_layer_Pipeline_LOAD_VOXEL_SCAN'.
INFO: [RTMG 210-278] Implementing memory 'complete_octree_pipeline_load_z_layer_Pipeline_LOAD_VOXEL_SCAN_conv_engine_z_buffer_engine_layer_buffecLz' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_z_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_z_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_neighbor_in_buffer_Pipeline_NEIGHBOR_SEARCH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_20_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_neighbor_in_buffer_Pipeline_NEIGHBOR_SEARCH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_neighbor_in_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_neighbor_in_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 11.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_voxel_z_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'convolve_voxel_z_buffer' is 15147 from HDL expression: ap_rst
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_voxel_z_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 842.83 seconds. CPU system time: 0.66 seconds. Elapsed time: 843.62 seconds; current allocated memory: 14.956 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_z_buffer_convolution_Pipeline_PROCESS_MIDDLE_LAYER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_z_buffer_convolution_Pipeline_PROCESS_MIDDLE_LAYER'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 159.9 seconds. CPU system time: 2.64 seconds. Elapsed time: 162.68 seconds; current allocated memory: 17.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_z_buffer_convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'process_z_buffer_convolution_conv_engine_z_buffer_engine_layer_buffers_voxels_feature_index_0_RAM_AUTO_1R1W' to 'process_z_buffer_convolution_conv_engine_z_buffer_engine_layer_buffers_voxelscMA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_z_buffer_convolution_conv_engine_z_buffer_engine_layer_buffers_voxels_feature_index_1_RAM_AUTO_1R1W' to 'process_z_buffer_convolution_conv_engine_z_buffer_engine_layer_buffers_voxelscNA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_z_buffer_convolution_conv_engine_z_buffer_engine_layer_buffers_voxels_feature_index_2_RAM_AUTO_1R1W' to 'process_z_buffer_convolution_conv_engine_z_buffer_engine_layer_buffers_voxelscOA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_z_buffer_convolution_conv_engine_z_buffer_engine_layer_buffers_voxels_valid_0_RAM_AUTO_1R1W' to 'process_z_buffer_convolution_conv_engine_z_buffer_engine_layer_buffers_voxelscPA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_z_buffer_convolution_conv_engine_z_buffer_engine_layer_buffers_voxels_valid_1_RAM_AUTO_1R1W' to 'process_z_buffer_convolution_conv_engine_z_buffer_engine_layer_buffers_voxelscQA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_z_buffer_convolution_conv_engine_z_buffer_engine_layer_buffers_voxels_valid_2_RAM_AUTO_1R1W' to 'process_z_buffer_convolution_conv_engine_z_buffer_engine_layer_buffers_voxelscRA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_z_buffer_convolution_conv_engine_z_buffer_engine_layer_buffers_voxels_x_0_RAM_AUTO_1R1W' to 'process_z_buffer_convolution_conv_engine_z_buffer_engine_layer_buffers_voxelscSB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_z_buffer_convolution_conv_engine_z_buffer_engine_layer_buffers_voxels_x_1_RAM_AUTO_1R1W' to 'process_z_buffer_convolution_conv_engine_z_buffer_engine_layer_buffers_voxelscTB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_z_buffer_convolution_conv_engine_z_buffer_engine_layer_buffers_voxels_x_2_RAM_AUTO_1R1W' to 'process_z_buffer_convolution_conv_engine_z_buffer_engine_layer_buffers_voxelscUB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_z_buffer_convolution_conv_engine_z_buffer_engine_layer_buffers_voxels_y_0_RAM_AUTO_1R1W' to 'process_z_buffer_convolution_conv_engine_z_buffer_engine_layer_buffers_voxelscVB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_z_buffer_convolution_conv_engine_z_buffer_engine_layer_buffers_voxels_y_1_RAM_AUTO_1R1W' to 'process_z_buffer_convolution_conv_engine_z_buffer_engine_layer_buffers_voxelscWB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_z_buffer_convolution_conv_engine_z_buffer_engine_layer_buffers_voxels_y_2_RAM_AUTO_1R1W' to 'process_z_buffer_convolution_conv_engine_z_buffer_engine_layer_buffers_voxelscXB' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_z_buffer_convolution'.
INFO: [RTMG 210-278] Implementing memory 'complete_octree_pipeline_process_z_buffer_convolution_conv_engine_z_buffer_engine_layer_buffers_voxelscMA' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'complete_octree_pipeline_process_z_buffer_convolution_conv_engine_z_buffer_engine_layer_buffers_voxelscPA' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'complete_octree_pipeline_process_z_buffer_convolution_conv_engine_z_buffer_engine_layer_buffers_voxelscSB' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.29 seconds; current allocated memory: 17.352 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_sparse_convolution_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'z_engine_initialized' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_0_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighcYC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_1_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighcZC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_2_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighc0C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_3_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighc1C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_4_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighc2C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_5_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighc3C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_6_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighc4D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_7_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighc5D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_8_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighc6D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_9_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighc7D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_10_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighc8D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_11_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighc9D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_12_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighdaE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_13_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighdbE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_14_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighdcE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_15_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighddE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_16_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighdeE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_17_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighdfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_18_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighdgE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_19_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighdhF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_20_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighdiF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_21_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighdjF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_22_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighdkF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_23_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighdlF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_24_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighdmF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_25_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighdnG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_26_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighdoG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_27_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighdpG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_28_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighdqG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_29_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighdrG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_30_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighdsG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weights_31_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighdtH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_bias_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_bias_duH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_layer_buffers_loaded_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_layer_bufferdvH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_layer_buffers_voxel_count_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_layer_bufferdwH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_layer_buffers_z_layer_RAM_AUTO_1R1W' to 'process_sparse_convolution_streaming_conv_engine_z_buffer_engine_layer_bufferdxH' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_sparse_convolution_streaming'.
INFO: [RTMG 210-278] Implementing memory 'complete_octree_pipeline_process_sparse_convolution_streaming_conv_engine_z_buffer_engine_stored_weighcYC' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'complete_octree_pipeline_process_sparse_convolution_streaming_conv_engine_z_buffer_engine_layer_bufferdvH' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'complete_octree_pipeline_process_sparse_convolution_streaming_conv_engine_z_buffer_engine_layer_bufferdwH' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'complete_octree_pipeline_process_sparse_convolution_streaming_conv_engine_z_buffer_engine_layer_bufferdxH' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.41 seconds; current allocated memory: 17.352 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_driven_systolic_array_with_triggers' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'engine_initialized' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_0_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_0_RAM_AUdyH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_1_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_1_RAM_AUdzI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_2_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_2_RAM_AUdAI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_3_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_3_RAM_AUdBI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_4_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_4_RAM_AUdCI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_5_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_5_RAM_AUdDI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_6_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_6_RAM_AUdEI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_7_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_7_RAM_AUdFJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_8_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_8_RAM_AUdGJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_9_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_9_RAM_AUdHJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_10_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_10_RAM_AdIJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_11_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_11_RAM_AdJJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_12_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_12_RAM_AdKJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_13_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_13_RAM_AdLJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_14_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_14_RAM_AdMK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_15_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_15_RAM_AdNK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_16_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_16_RAM_AdOK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_17_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_17_RAM_AdPK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_18_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_18_RAM_AdQK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_19_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_19_RAM_AdRK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_20_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_20_RAM_AdSL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_21_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_21_RAM_AdTL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_22_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_22_RAM_AdUL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_23_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_23_RAM_AdVL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_24_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_24_RAM_AdWL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_25_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_25_RAM_AdXL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_26_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_26_RAM_AdYM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_27_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_27_RAM_AdZM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_28_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_28_RAM_Ad0M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_29_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_29_RAM_Ad1M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_30_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_30_RAM_Ad2M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_31_RAM_AUTO_1R1W' to 'event_driven_systolic_array_with_triggers_conv_engine_stored_weights_31_RAM_Ad3M' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_driven_systolic_array_with_triggers'.
INFO: [RTMG 210-278] Implementing memory 'complete_octree_pipeline_event_driven_systolic_array_with_triggers_conv_engine_stored_weights_0_RAM_AUdyH' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.38 seconds; current allocated memory: 17.352 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pipeline_convolution_stage_Pipeline_VITIS_LOOP_400_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pipeline_convolution_stage_Pipeline_VITIS_LOOP_400_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.19 seconds; current allocated memory: 17.352 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pipeline_convolution_stage_Pipeline_VITIS_LOOP_408_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pipeline_convolution_stage_Pipeline_VITIS_LOOP_408_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.57 seconds; current allocated memory: 17.538 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pipeline_convolution_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pipeline_convolution_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 17.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_dataflow_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_read_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_read_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_read_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_read_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_read_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_read_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_read_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_read_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_read_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_read_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_read_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_read_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_read_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_read_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_read_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_read_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_read_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_read_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_read_0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_write_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_write_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_write_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_write_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_write_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_write_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_write_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_write_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_write_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_write_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_write_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_write_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_dataflow_pipeline/m_axi_gmem_conv_write_0_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_dataflow_pipeline'.
INFO: [HLS 200-740] Implementing PIPO complete_octree_pipeline_run_dataflow_pipeline_morton_list_RAM_2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'complete_octree_pipeline_run_dataflow_pipeline_morton_list_RAM_2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_dram_morton_write_c_U(complete_octree_pipeline_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'retained_blocks_stream_U(complete_octree_pipeline_fifo_w128_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_data_stream_U(complete_octree_pipeline_fifo_w1152_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'morton_addrs_stream_U(complete_octree_pipeline_fifo_w60_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'early_trigger_stream_U(complete_octree_pipeline_fifo_w192_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mem_requests_stream_U(complete_octree_pipeline_fifo_w128_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'features_stored_c_channel_U(complete_octree_pipeline_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mem_response_stream_U(complete_octree_pipeline_fifo_w64_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'bitmap_interface_stream_U(complete_octree_pipeline_fifo_w192_d32_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_trigger_stream_U(complete_octree_pipeline_fifo_w96_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_response_stream_U(complete_octree_pipeline_fifo_w96_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pipeline_feature_stage_U0_U(complete_octree_pipeline_start_for_pipeline_feature_stage_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 17.540 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'complete_octree_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'complete_octree_pipeline/gmem_morton_write' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'complete_octree_pipeline/gmem_conv_read' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'complete_octree_pipeline/gmem_conv_write' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'complete_octree_pipeline/sensor_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'complete_octree_pipeline/feature_dram_morton_write' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'complete_octree_pipeline/feature_dram_conv_read' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'complete_octree_pipeline/feature_dram_conv_write' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'complete_octree_pipeline/L3_bitmap' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'complete_octree_pipeline/L2_bitmap_pruned' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'complete_octree_pipeline/L1_bitmap_pruned' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'complete_octree_pipeline/L0_bitmap_pruned' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'complete_octree_pipeline/conv_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'complete_octree_pipeline/conv_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'complete_octree_pipeline/start_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'complete_octree_pipeline/done' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'complete_octree_pipeline' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'pipeline_active' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'finalization_done' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pipeline_cycles' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'processed_voxels' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'feature_dram_morton_write', 'feature_dram_conv_read', 'feature_dram_conv_write', 'start_r', 'done' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'complete_octree_pipeline'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.3 seconds; current allocated memory: 17.543 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.75 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.92 seconds; current allocated memory: 17.547 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 21.9 seconds. CPU system time: 0.18 seconds. Elapsed time: 22.08 seconds; current allocated memory: 18.128 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for complete_octree_pipeline.
INFO: [VLOG 209-307] Generating Verilog RTL for complete_octree_pipeline.
INFO: [HLS 200-789] **** Estimated Fmax: 308.68 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 02:14:06; Allocated memory: 17.502 GB.
INFO: [HLS 200-112] Total CPU user time: 8031.35 seconds. Total CPU system time: 15.52 seconds. Total elapsed time: 8051.35 seconds; peak allocated memory: 18.128 GB.
