INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/i/0916_3OR/0916_3OR.srcs/sources_1/new/or_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/i/0916_3OR/0916_3OR.srcs/sim_1/new/or_3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_3_tb
INFO: [VRFC 10-2458] undeclared symbol D, assumed default net type wire [C:/Users/i/0916_3OR/0916_3OR.srcs/sim_1/new/or_3_tb.v:32]
