# Synopsys Constraint Checker(syntax only), version mapact, Build 1659R, built Dec 10 2015
# Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

# Written on Sun Oct 23 02:59:32 2016


##### DESIGN INFO #######################################################

Top View:                "LedBlinkingDSpeed"
Constraint File(s):      "C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab2_VHDL\designer\LedBlinkingDSpeed\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                     Requested     Requested     Clock        Clock           
Clock                     Frequency     Period        Type         Group           
-----------------------------------------------------------------------------------
LedBlinkingDSpeed|clk     50.0 MHz      20.000        declared     default_clkgroup
===================================================================================
