arch                                  	circuit        	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_frac_N10_frac_chain_mem32K_40nm.xml	ch_intrinsics.v	9bb110f     	success   	     	765                	895                  	407                 	265                   	8           	8            	35     	99    	130        	1           	0       	3605                 	3.36074       	-710.643            	-3.36074            	54            	4288             	11                                    	3661                       	13                               	4.21518            	-797.624 	-4.21518 	0       	0       	24.1307  	17.3378   	43.1118                  	4.25707             	-1         	-1          	-1         
k6_frac_N10_frac_chain_mem32K_40nm.xml	stereovision3.v	9bb110f     	success   	     	337                	345                  	132                 	54                    	5           	5            	13     	11    	30         	0           	0       	836                  	1.95011       	-144.571            	-1.95011            	34            	1079             	33                                    	924                        	24                               	2.85793            	-193.306 	-2.85793 	0       	0       	6.70969  	5.71678   	13.2571                  	2.90718             	-1         	-1          	-1         
