module qsys_top_hbm_0_altera_abstract_uib_191_g5e7tly #(
   parameter PHY_CONFIG_ENUM                                    = "",
   parameter PHY_RESET_DEBOUNCE_EN                              = 0,
   parameter PHY_UFIP2CPTRDLY                                   = 0,
   parameter PHY_UFIC2PPTRDLY                                   = 0,
   parameter DIAG_ABSTRACT_PHY                                  = 0,
   parameter DIAG_ENABLE_JTAG_UART                              = 0,
   parameter DIAG_FAST_SIM_PLL                                  = 0,
   parameter DIAG_EXPORT_UIBPLL_LOCKED                          = 0,
   parameter PORT_MEM_C_WIDTH                                   = 0,
   parameter PORT_MEM_R_WIDTH                                   = 0,
   parameter PORT_MEM_DQ_WIDTH                                  = 0,
   parameter PORT_MEM_DM_WIDTH                                  = 0,
   parameter PORT_MEM_DBI_WIDTH                                 = 0,
   parameter PORT_MEM_PAR_WIDTH                                 = 0,
   parameter PORT_MEM_DERR_WIDTH                                = 0,
   parameter PORT_MEM_RDQS_T_WIDTH                              = 0,
   parameter PORT_MEM_RDQS_C_WIDTH                              = 0,
   parameter PORT_MEM_WDQS_T_WIDTH                              = 0,
   parameter PORT_MEM_WDQS_C_WIDTH                              = 0,
   parameter PORT_MEM_RD_WIDTH                                  = 0,
   parameter PORT_M2U_BRIDGE_TEMP_WIDTH                         = 0,
   parameter PORT_M2U_BRIDGE_WSO_WIDTH                          = 0,
   parameter PORT_MID_STACK_UFI_TEMP_WIDTH                      = 0,
   parameter PORT_MID_STACK_UFI_WSO_WIDTH                       = 0,
   parameter PORT_UB48_RDEN_WIDTH                               = 0,
   parameter PORT_UB48_RD_VLD_WIDTH                             = 0,
   parameter PORT_UB48_REMAP_STS_WIDTH                          = 0,
   parameter PORT_UB48_GROUP_SDOUT0_WIDTH                       = 0,
   parameter PORT_UB48_GROUP_SDOUT0_EN_WIDTH                    = 0,
   parameter PORT_UB48_GROUP_SDIN0_WIDTH                        = 0,
   parameter PORT_UB48_GROUP_SDIN0_EN_WIDTH                     = 0,
   parameter PORT_UB48_GROUP_DDOUT0_WIDTH                       = 0,
   parameter PORT_UB48_GROUP_DDOUT0_EN_WIDTH                    = 0,
   parameter PORT_UB48_GROUP_DDIN0_WIDTH                        = 0,
   parameter PORT_UB48_GROUP_DDIN0_EN_WIDTH                     = 0,
   parameter PORT_UB48_GROUP_DDOUT1_WIDTH                       = 0,
   parameter PORT_UB48_GROUP_DDOUT1_EN_WIDTH                    = 0,
   parameter PORT_UB48_GROUP_DDIN1_WIDTH                        = 0,
   parameter PORT_UB48_GROUP_DDIN1_EN_WIDTH                     = 0,
   parameter PORT_UFI_AXI_EXTRA_AXDOUT0_P0_WIDTH                = 0,
   parameter PORT_UFI_AXI_EXTRA_AXDOUT0_P1_WIDTH                = 0,
   parameter PORT_UFI_AXI_EXTRA_AXDOUT1_P0_WIDTH                = 0,
   parameter PORT_UFI_AXI_EXTRA_AXDOUT1_P1_WIDTH                = 0,
   parameter PORT_UFI_AXI_EXTRA_ARDOUT1_P0_WIDTH                = 0,
   parameter PORT_UFI_AXI_EXTRA_ARDOUT1_P1_WIDTH                = 0,
   parameter PORT_UFI_AXI_EXTRA_ARDOUT1_QOS_WIDTH               = 0,
   parameter PORT_UFI_AXI_EXTRA_ARDOUT1_AP_WIDTH                = 0,
   parameter PORT_UFI_AXI_EXTRA_ARDOUT1_VLD_WIDTH               = 0,
   parameter PORT_UFI_AXI_EXTRA_ARDOUT3_P0_WIDTH                = 0,
   parameter PORT_UFI_AXI_EXTRA_ARDOUT3_P1_WIDTH                = 0,
   parameter PORT_UFI_AXI_EXTRA_ARDOUT3_QOS_WIDTH               = 0,
   parameter PORT_UFI_AXI_EXTRA_ARDOUT3_AP_WIDTH                = 0,
   parameter PORT_UFI_AXI_EXTRA_ARDOUT3_VLD_WIDTH               = 0,
   parameter PORT_UFI_AXI_EXTRA_ARDOUT0_P0_WIDTH                = 0,
   parameter PORT_UFI_AXI_EXTRA_ARDOUT0_P1_WIDTH                = 0,
   parameter PORT_UFI_AXI_EXTRA_ARDOUT0_QOS_WIDTH               = 0,
   parameter PORT_UFI_AXI_EXTRA_ARDOUT0_AP_WIDTH                = 0,
   parameter PORT_UFI_AXI_EXTRA_ARDOUT2_P0_WIDTH                = 0,
   parameter PORT_UFI_AXI_EXTRA_ARDOUT2_P1_WIDTH                = 0,
   parameter PORT_UFI_AXI_EXTRA_ARDOUT2_AP_WIDTH                = 0,
   parameter PORT_UFI_AXI_EXTRA_ARDOUT2_QOS_WIDTH               = 0,
   parameter PORT_CAL_LAT_P_WIDTH                               = 0,
   parameter PORT_F2C_SLAVE_ADDRESS_WIDTH                       = 0,
   parameter PORT_F2C_SLAVE_RDATA_WIDTH                         = 0,
   parameter PORT_F2C_SLAVE_WDATA_WIDTH                         = 0,
   parameter PORT_F2C_SLAVE_BYTEENABLE_WIDTH                    = 0,
   parameter MEGAFUNC_DEVICE_FAMILY                             = "",
   parameter MEM_IF_CLK_MHZ                                     = 0,
   parameter PHYCLK_FREQ_PS                                     = 0,
   parameter WMCCLK_FREQ_PS                                     = 0,
   parameter HR_WUFI                                            = 0,
   parameter TXDBI_EN                                           = 0,
   parameter RXDBI_EN                                           = 0,
   parameter TXPAR_EN                                           = 0,
   parameter RXPAR_EN                                           = 0,
   parameter PAR_MODE                                           = 0,
   parameter PAR_LAT                                            = 0,
   parameter WR_DM_EN                                           = 0,
   parameter RD_DM_EN                                           = 0,
   parameter ECC_DEC_EN                                         = 0,
   parameter ECC_ENC_EN                                         = 0,
   parameter UFI_TOP                                            = 0,
   parameter UIB_FLIPPED                                        = 0,
   parameter PLL_CPA_ONLY_MODE                                  = 0,
   parameter PHY_USE_HARD_CONTROLLER                            = 0,
   parameter SKIP_CAL                                           = 0,
   parameter EXPORT_DFT                                         = 0,
   parameter SILICON_REV                                        = "",
   parameter PROT_MODE                                          = "",
   parameter HBMC_MODE                                          = "",
   parameter ENABLE_C2F                                         = 0,
   parameter CORE_CLK_FREQ_MHZ                                  = 0,
   parameter DEBOUNCE_PERIOD_MS                                 = 0,
   parameter SEQ_SIM_CAL_CLK_DIVIDE                             = 0,
   parameter SEQ_SYNTH_CAL_CLK_DIVIDE                           = 0,
   parameter SEQ_SIM_NIOS_PERIOD_PS                             = 0,
   parameter PA_FEEDBACK_DIVIDER_C0                             = "",
   parameter PA_FEEDBACK_DIVIDER_C1                             = "",
   parameter PA_FEEDBACK_DIVIDER_P0                             = "",
   parameter PA_FEEDBACK_DIVIDER_P1                             = "",
   parameter PA_EXPONENT0                                       = 0,
   parameter PA_EXPONENT1                                       = 0,
   parameter PLL_VCO_FREQ_MHZ_INT                               = 0,
   parameter PLL_VCO_TO_MEM_CLK_FREQ_RATIO                      = 0,
   parameter PLL_PHY_CLK_VCO_PHASE                              = 0,
   parameter PLL_NCNTR_SETTING                                  = 0,
   parameter PLL_VCO_FREQ_PS_STR                                = "",
   parameter PLL_REF_CLK_FREQ_PS_STR                            = "",
   parameter PLL_SIM_VCO_FREQ_PS                                = 0,
   parameter PLL_SIM_PHYCLK_0_FREQ_PS                           = 0,
   parameter PLL_SIM_PHYCLK_1_FREQ_PS                           = 0,
   parameter PLL_SIM_PHY_CLK_VCO_PHASE_PS                       = 0,
   parameter PLL_REF_CLK_FREQ_PS_STR_FROM_API                   = "",
   parameter PLL_VCO_FREQ_PS_STR_FROM_API                       = "",
   parameter PLL_M_CNT_HIGH                                     = 0,
   parameter PLL_M_CNT_LOW                                      = 0,
   parameter PLL_N_CNT_HIGH                                     = 0,
   parameter PLL_N_CNT_LOW                                      = 0,
   parameter PLL_M_CNT_BYPASS_EN                                = "",
   parameter PLL_N_CNT_BYPASS_EN                                = "",
   parameter PLL_M_CNT_EVEN_DUTY_EN                             = "",
   parameter PLL_N_CNT_EVEN_DUTY_EN                             = "",
   parameter PLL_CP_SETTING                                     = "",
   parameter PLL_RIPPLECAP_SETTING                              = "",
   parameter PLL_BW_CTRL                                        = "",
   parameter PLL_C_CNT_HIGH_0                                   = 0,
   parameter PLL_C_CNT_LOW_0                                    = 0,
   parameter PLL_C_CNT_PRST_0                                   = 0,
   parameter PLL_C_CNT_PH_MUX_PRST_0                            = 0,
   parameter PLL_C_CNT_BYPASS_EN_0                              = "",
   parameter PLL_C_CNT_EVEN_DUTY_EN_0                           = "",
   parameter PLL_C_CNT_HIGH_1                                   = 0,
   parameter PLL_C_CNT_LOW_1                                    = 0,
   parameter PLL_C_CNT_PRST_1                                   = 0,
   parameter PLL_C_CNT_PH_MUX_PRST_1                            = 0,
   parameter PLL_C_CNT_BYPASS_EN_1                              = "",
   parameter PLL_C_CNT_EVEN_DUTY_EN_1                           = "",
   parameter PLL_C_CNT_HIGH_2                                   = 0,
   parameter PLL_C_CNT_LOW_2                                    = 0,
   parameter PLL_C_CNT_PRST_2                                   = 0,
   parameter PLL_C_CNT_PH_MUX_PRST_2                            = 0,
   parameter PLL_C_CNT_BYPASS_EN_2                              = "",
   parameter PLL_C_CNT_EVEN_DUTY_EN_2                           = "",
   parameter PLL_C_CNT_HIGH_3                                   = 0,
   parameter PLL_C_CNT_LOW_3                                    = 0,
   parameter PLL_C_CNT_PRST_3                                   = 0,
   parameter PLL_C_CNT_PH_MUX_PRST_3                            = 0,
   parameter PLL_C_CNT_BYPASS_EN_3                              = "",
   parameter PLL_C_CNT_EVEN_DUTY_EN_3                           = "",
   parameter PLL_C_CNT_HIGH_4                                   = 0,
   parameter PLL_C_CNT_LOW_4                                    = 0,
   parameter PLL_C_CNT_PRST_4                                   = 0,
   parameter PLL_C_CNT_PH_MUX_PRST_4                            = 0,
   parameter PLL_C_CNT_BYPASS_EN_4                              = "",
   parameter PLL_C_CNT_EVEN_DUTY_EN_4                           = "",
   parameter PLL_C_CNT_HIGH_5                                   = 0,
   parameter PLL_C_CNT_LOW_5                                    = 0,
   parameter PLL_C_CNT_PRST_5                                   = 0,
   parameter PLL_C_CNT_PH_MUX_PRST_5                            = 0,
   parameter PLL_C_CNT_BYPASS_EN_5                              = "",
   parameter PLL_C_CNT_EVEN_DUTY_EN_5                           = "",
   parameter PLL_C_CNT_HIGH_6                                   = 0,
   parameter PLL_C_CNT_LOW_6                                    = 0,
   parameter PLL_C_CNT_PRST_6                                   = 0,
   parameter PLL_C_CNT_PH_MUX_PRST_6                            = 0,
   parameter PLL_C_CNT_BYPASS_EN_6                              = "",
   parameter PLL_C_CNT_EVEN_DUTY_EN_6                           = "",
   parameter PLL_C_CNT_HIGH_7                                   = 0,
   parameter PLL_C_CNT_LOW_7                                    = 0,
   parameter PLL_C_CNT_PRST_7                                   = 0,
   parameter PLL_C_CNT_PH_MUX_PRST_7                            = 0,
   parameter PLL_C_CNT_BYPASS_EN_7                              = "",
   parameter PLL_C_CNT_EVEN_DUTY_EN_7                           = "",
   parameter PLL_C_CNT_HIGH_8                                   = 0,
   parameter PLL_C_CNT_LOW_8                                    = 0,
   parameter PLL_C_CNT_PRST_8                                   = 0,
   parameter PLL_C_CNT_PH_MUX_PRST_8                            = 0,
   parameter PLL_C_CNT_BYPASS_EN_8                              = "",
   parameter PLL_C_CNT_EVEN_DUTY_EN_8                           = "",
   parameter PLL_C_CNT_FREQ_PS_STR_0                            = "",
   parameter PLL_C_CNT_PHASE_PS_STR_0                           = "",
   parameter PLL_C_CNT_DUTY_CYCLE_0                             = 0,
   parameter PLL_C_CNT_FREQ_PS_STR_1                            = "",
   parameter PLL_C_CNT_PHASE_PS_STR_1                           = "",
   parameter PLL_C_CNT_DUTY_CYCLE_1                             = 0,
   parameter PLL_C_CNT_FREQ_PS_STR_2                            = "",
   parameter PLL_C_CNT_PHASE_PS_STR_2                           = "",
   parameter PLL_C_CNT_DUTY_CYCLE_2                             = 0,
   parameter PLL_C_CNT_FREQ_PS_STR_3                            = "",
   parameter PLL_C_CNT_PHASE_PS_STR_3                           = "",
   parameter PLL_C_CNT_DUTY_CYCLE_3                             = 0,
   parameter PLL_C_CNT_FREQ_PS_STR_4                            = "",
   parameter PLL_C_CNT_PHASE_PS_STR_4                           = "",
   parameter PLL_C_CNT_DUTY_CYCLE_4                             = 0,
   parameter PLL_C_CNT_FREQ_PS_STR_5                            = "",
   parameter PLL_C_CNT_PHASE_PS_STR_5                           = "",
   parameter PLL_C_CNT_DUTY_CYCLE_5                             = 0,
   parameter PLL_C_CNT_FREQ_PS_STR_6                            = "",
   parameter PLL_C_CNT_PHASE_PS_STR_6                           = "",
   parameter PLL_C_CNT_DUTY_CYCLE_6                             = 0,
   parameter PLL_C_CNT_FREQ_PS_STR_7                            = "",
   parameter PLL_C_CNT_PHASE_PS_STR_7                           = "",
   parameter PLL_C_CNT_DUTY_CYCLE_7                             = 0,
   parameter PLL_C_CNT_FREQ_PS_STR_8                            = "",
   parameter PLL_C_CNT_PHASE_PS_STR_8                           = "",
   parameter PLL_C_CNT_DUTY_CYCLE_8                             = 0,
   parameter PLL_C_CNT_OUT_EN_0                                 = "",
   parameter PLL_C_CNT_OUT_EN_1                                 = "",
   parameter PLL_C_CNT_OUT_EN_2                                 = "",
   parameter PLL_C_CNT_OUT_EN_3                                 = "",
   parameter PLL_C_CNT_OUT_EN_4                                 = "",
   parameter PLL_C_CNT_OUT_EN_5                                 = "",
   parameter PLL_C_CNT_OUT_EN_6                                 = "",
   parameter PLL_C_CNT_OUT_EN_7                                 = "",
   parameter PLL_C_CNT_OUT_EN_8                                 = "",
   parameter PLL_FBCLK_MUX_1                                    = "",
   parameter PLL_FBCLK_MUX_2                                    = "",
   parameter PLL_M_CNT_IN_SRC                                   = "",
   parameter PLL_BW_SEL                                         = "",
   parameter HBMC_CH0_HBM_DEVICE                                = "",
   parameter HBMC_CH0_HBM_TRRDL                                 = 0,
   parameter HBMC_CH0_HBM_TRCDRD                                = 0,
   parameter HBMC_CH0_HBM_TRCDWR                                = 0,
   parameter HBMC_CH0_HBM_TRTPL_BL4                             = 0,
   parameter HBMC_CH0_HBM_TRTPS_BL4                             = 0,
   parameter HBMC_CH0_HBM_TRP                                   = 0,
   parameter HBMC_CH0_HBM_TCCDS_BL4                             = 0,
   parameter HBMC_CH0_HBM_TCCDR                                 = 0,
   parameter HBMC_CH0_HBM_TWR                                   = 0,
   parameter HBMC_CH0_HBM_TWTRL                                 = 0,
   parameter HBMC_CH0_HBM_TWTRS                                 = 0,
   parameter HBMC_CH0_HBM_TDQSS_MAX_PS                          = 0,
   parameter HBMC_CH0_HBM_TDQSS_MIN_PS                          = 0,
   parameter HBMC_CH0_HBM_TDQSCK_MAX_PS                         = 0,
   parameter HBMC_CH0_HBM_TDQSQ_MAX_PS                          = 0,
   parameter HBMC_CH0_HBM_PARAM_TYPE                            = "",
   parameter HBMC_CH0_RFSH_POLICY                               = "",
   parameter HBMC_CH0_HBM_TREFI                                 = 0,
   parameter HBMC_CH0_HBM_TCKSRE                                = 0,
   parameter HBMC_CH0_HBM_TCKSRX                                = 0,
   parameter HBMC_CH0_HBM_TXS                                   = 0,
   parameter HBMC_CH0_HBM_TCKESR                                = 0,
   parameter HBMC_CH0_HBM_TXP                                   = 0,
   parameter HBMC_CH0_HBM_TPD                                   = 0,
   parameter HBMC_CH0_CFG_HBMC_MODES                            = "",
   parameter HBMC_CH0_CORE_CLOCK_MHZ                            = 0,
   parameter HBMC_CH0_CORE_CLOCK_PS                             = 0,
   parameter HBMC_CH0_CFG_CHANNEL_EN                            = "",
   parameter HBMC_CH0_CFG_TR_ORDER                              = "",
   parameter HBMC_CH0_CFG_ADDR_ORDER                            = "",
   parameter HBMC_CH0_CFG_USER_RD_AP_POL                        = "",
   parameter HBMC_CH0_CFG_USER_WR_AP_POL                        = "",
   parameter HBMC_CH0_CFG_RID_DEPENDENCY_EN                     = "",
   parameter HBMC_CH0_CFG_HBMC_TX_BYPASS                        = "",
   parameter HBMC_CH0_CFG_HBMC_RX_BYPASS                        = "",
   parameter HBMC_CH0_CFG_P2HPEMUEN                             = 0,
   parameter HBMC_CH0_CFG_RMPTREN                               = "",
   parameter HBMC_CH0_CFG_RMPTRENDLY00                          = 0,
   parameter HBMC_CH0_CFG_RMPTRENDLY01                          = 0,
   parameter HBMC_CH0_CFG_RMPTRENDLY02                          = 0,
   parameter HBMC_CH0_CFG_RMPTRENDLY03                          = 0,
   parameter HBMC_CH0_CFG_RMPTRENDLY04                          = 0,
   parameter HBMC_CH0_HBM_TRAS                                  = 0,
   parameter HBMC_CH0_HBM_TRRDS                                 = 0,
   parameter HBMC_CH0_HBMC_OFFSET                               = 0,
   parameter HBMC_CH0_HBMC_RATE_VALUE                           = "",
   parameter HBMC_CH0_HBM_CLOCK_MHZ                             = 0,
   parameter HBMC_CH0_HBM_CLOCK_PS                              = 0,
   parameter HBMC_CH0_RFSH_MODE                                 = "",
   parameter HBMC_CH0_HBM_TRFC                                  = 0,
   parameter HBMC_CH0_DATA_WIDTH_MODE                           = "",
   parameter HBMC_CH0_EXT_RDIE                                  = 0,
   parameter HBMC_CH0_TEMP000_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH0_TEMP001_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH0_TEMP010_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH0_TEMP011_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH0_TEMP100_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH0_TEMP101_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH0_TEMP110_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH0_TEMP111_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH0_CORE_CLK_MODE                             = "",
   parameter HBMC_CH0_CFG_HBMC_BL                               = 0,
   parameter HBMC_CH0_USER_STRB_EN                              = "",
   parameter HBMC_CH0_CFG_TBHMCRSTMIN                           = 0,
   parameter HBMC_CH0_CFG_RESET_COUNT                           = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_WL                           = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_RL                           = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_WL                           = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_RL                           = 0,
   parameter HBMC_CH0_CFG_POSTCAL_STATE                         = "",
   parameter HBMC_CH0_CFG_UFIC2PDLY                             = 0,
   parameter HBMC_CH0_CFG_UFIP2CDLY                             = 0,
   parameter HBMC_CH0_CFG_CB_RMW_RD_IDLE_WAIT_EN                = "",
   parameter HBMC_CH0_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN             = "",
   parameter HBMC_CH0_CFG_SB_POST_UPDATE_CYCLE                  = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_SCR_SEEDSEL                  = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_SCR_EN                       = "",
   parameter HBMC_CH0_CFG_HBMC_RFSH_PB_BURST_GAP                = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_SCR_SEEDSEL                  = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_SCR_EN                       = "",
   parameter HBMC_CH0_CFG_FLIP_MODE                             = "",
   parameter HBMC_CH0_CFG_DENSITY                               = 0,
   parameter HBMC_CH0_CFG_USER_DATA_WIDTH                       = "",
   parameter HBMC_CH0_CFG_CB_BREADY_BYPASS_EN                   = "",
   parameter HBMC_CH0_CFG_CB_RREADY_BYPASS_EN                   = "",
   parameter HBMC_CH0_CFG_CB_RVALID_GATE_EN                     = "",
   parameter HBMC_CH0_CFG_CB_BVALID_GATE_EN                     = "",
   parameter HBMC_CH0_CFG_ADDRCHNLMUXEN                         = "",
   parameter HBMC_CH0_CFG_AXI_CMD_DEMUX_EN                      = "",
   parameter HBMC_CH0_CFG_PC0_MAJOR_MODE_UPDATE_CNT             = "",
   parameter HBMC_CH0_CFG_PC1_MAJOR_MODE_UPDATE_CNT             = "",
   parameter HBMC_CH0_CFG_RCQ_AGE_LIMIT                         = 0,
   parameter HBMC_CH0_CFG_RDB_RSVD_ENTRY                        = 0,
   parameter HBMC_CH0_CFG_RD_STRB_IDLE_THRESHOLD                = 0,
   parameter HBMC_CH0_CFG_PC0_CMD2RDEN                          = 0,
   parameter HBMC_CH0_CFG_PC1_CMD2RDEN                          = 0,
   parameter HBMC_CH0_CFG_PC0_CMD2RDIE                          = 0,
   parameter HBMC_CH0_CFG_PC1_CMD2RDIE                          = 0,
   parameter HBMC_CH0_CFG_PC0_DATAOE_ON                         = 0,
   parameter HBMC_CH0_CFG_PC1_DATAOE_ON                         = 0,
   parameter HBMC_CH0_CFG_PC0_CMD2DATA                          = 0,
   parameter HBMC_CH0_CFG_PC1_CMD2DATA                          = 0,
   parameter HBMC_CH0_CFG_WDB_RSVD_ENTRY                        = 0,
   parameter HBMC_CH0_CFG_AWDB_RSVD_ENTRY                       = 0,
   parameter HBMC_CH0_CFG_WCQ_BURST_THRESHOLD                   = 0,
   parameter HBMC_CH0_CFG_WCQ_LWM                               = 0,
   parameter HBMC_CH0_CFG_WCQ_TIMEOUT_THRESHOLD                 = 0,
   parameter HBMC_CH0_CFG_PC0_MAJOR_MODE_UPDATE_CFG             = "",
   parameter HBMC_CH0_CFG_PC1_MAJOR_MODE_UPDATE_CFG             = "",
   parameter HBMC_CH0_CFG_PC0_CMD2WDQS                          = 0,
   parameter HBMC_CH0_CFG_PC1_CMD2WDQS                          = 0,
   parameter HBMC_CH0_CFG_PC0_CMD2DATAOE                        = 0,
   parameter HBMC_CH0_CFG_PC1_CMD2DATAOE                        = 0,
   parameter HBMC_CH0_CFG_CB_MAJOR_MODE_EN                      = "",
   parameter HBMC_CH0_CFG_CB_STRICT_MAJOR_MODE_EN               = "",
   parameter HBMC_CH0_CFG_RFSH_ALL_EN                           = "",
   parameter HBMC_CH0_CFG_RFSH_PB_EN                            = "",
   parameter HBMC_CH0_CFG_USER_RFSH_PB_EN                       = "",
   parameter HBMC_CH0_CFG_RFSH_AB_TO_PB_EN                      = "",
   parameter HBMC_CH0_CFG_CB_TEMP_RFSH_FILTER_EN                = "",
   parameter HBMC_CH0_CFG_RFSH_POST_LOWER_LIMIT                 = 0,
   parameter HBMC_CH0_CFG_RFSH_PRE_UPPER_LIMIT                  = 0,
   parameter HBMC_CH0_CFG_RFSH_IDLE_THRESHOLD                   = 0,
   parameter HBMC_CH0_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH0_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH0_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH0_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH0_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH0_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH0_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH0_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH0_CFG_TEMP_FILTER_EN                        = "",
   parameter HBMC_CH0_CFG_CATTRIP_FILTER_EN                     = "",
   parameter HBMC_CH0_CFG_CB_BYPASS_CATTRIP                     = "",
   parameter HBMC_CH0_CFG_CB_TEMP_SELECT                        = "",
   parameter HBMC_CH0_CFG_F2C_TEMP_UPDATE                       = "",
   parameter HBMC_CH0_CFG_F2C_TEMP                              = 0,
   parameter HBMC_CH0_CFG_ADDR_SCR                              = "",
   parameter HBMC_CH0_CFG_ADDR_SPRD                             = "",
   parameter HBMC_CH0_CFG_CB_RD_COL_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH0_CFG_CB_WR_COL_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH0_CFG_CB_RD_ROW_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH0_CFG_CB_WR_ROW_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH0_CFG_CB_DEPENDENCY_MODE                    = "",
   parameter HBMC_CH0_CFG_MECC_EN                               = "",
   parameter HBMC_CH0_CFG_CA_PAR_EN                             = "",
   parameter HBMC_CH0_CFG_WR_PAR_EN                             = "",
   parameter HBMC_CH0_CFG_RD_PAR_EN                             = "",
   parameter HBMC_CH0_CFG_WR_DM_EN                              = "",
   parameter HBMC_CH0_CFG_RD_DM_EN                              = "",
   parameter HBMC_CH0_CFG_POWER_DOWN_EN                         = "",
   parameter HBMC_CH0_CFG_POWER_DOWN_CK_DIS_EN                  = "",
   parameter HBMC_CH0_CFG_AUTO_RD_POWER_DOWN_EXIT_EN            = "",
   parameter HBMC_CH0_CFG_AUTO_WR_POWER_DOWN_EXIT_EN            = "",
   parameter HBMC_CH0_CFG_AUTO_RD_SELF_RFSH_EXIT_EN             = "",
   parameter HBMC_CH0_CFG_AUTO_WR_SELF_RFSH_EXIT_EN             = "",
   parameter HBMC_CH0_CFG_SELF_RFSH_CK_DIS_EN                   = "",
   parameter HBMC_CH0_CFG_SELF_RFSH_EN                          = "",
   parameter HBMC_CH0_H0_FR_CLK_STCFG_EN                        = "",
   parameter HBMC_CH0_CFG_SB_PRE_STALL_CYCLE                    = 0,
   parameter HBMC_CH0_CFG_SB_POST_STALL_CYCLE                   = 0,
   parameter HBMC_CH0_CFG_HBMC_CORECLK_PROG_DELAY1              = 0,
   parameter HBMC_CH0_CFG_HBMC_CORECLK_PROG_DELAY2              = 0,
   parameter HBMC_CH0_CFG_HBMCPTRENSYNCSEL                      = "",
   parameter HBMC_CH0_CFG_UB48MODE                              = "",
   parameter HBMC_CH0_CFG_HBMCH2CPTRSTART                       = 0,
   parameter HBMC_CH0_CFG_DWORD_LPBKEN                          = "",
   parameter HBMC_CH0_CFG_AWORD_LPBEN                           = "",
   parameter HBMC_CH0_CFG_DWORD_LPBKSEL                         = "",
   parameter HBMC_CH0_CFG_AWORD_LPBKSEL                         = 0,
   parameter HBMC_CH0_CFG_OBSGRPSEL                             = 0,
   parameter HBMC_CH0_CFG_OBSSIGSEL                             = 0,
   parameter HBMC_CH0_CFG_MEM_MCE                               = "",
   parameter HBMC_CH0_CFG_MEM_WA                                = 0,
   parameter HBMC_CH0_CFG_MEM_RMCE                              = 0,
   parameter HBMC_CH0_CFG_MEM_WMCE                              = 0,
   parameter HBMC_CH0_CFG_MEM_WPULSE                            = 0,
   parameter HBMC_CH0_CFG_SRAM_ECC_ENABLE                       = "",
   parameter HBMC_CH0_CFG_PC0_SRAM_INJD                         = "",
   parameter HBMC_CH0_CFG_PC0_SRAM_INJS                         = "",
   parameter HBMC_CH0_CFG_PC1_SRAM_INJD                         = "",
   parameter HBMC_CH0_CFG_PC1_SRAM_INJS                         = "",
   parameter HBMC_CH0_CFG_SRAM_SERRINTEN                        = "",
   parameter HBMC_CH0_CFG_SRAM_SLVERR_DIS                       = "",
   parameter HBMC_CH0_MMR_USER_TRIGGER                          = "",
   parameter HBMC_CH0_MMR_USER_RDWR                             = "",
   parameter HBMC_CH0_MMR_USER_BYTEENABLE                       = 0,
   parameter HBMC_CH0_MMR_USER_ADDR                             = 0,
   parameter HBMC_CH0_MMR_USER_WRDATA                           = 0,
   parameter HBMC_CH0_MMR_SBOWN_REQ                             = "",
   parameter HBMC_CH0_MMR_SBOWN_DELAY                           = 0,
   parameter HBMC_CH0_CFG_SKETCH1                               = 0,
   parameter HBMC_CH0_CFG_SKETCH2                               = 0,
   parameter HBMC_CH0_CFG_TST_PATTERN                           = 0,
   parameter HBMC_CH0_CFG_TST_START_ADDR                        = 0,
   parameter HBMC_CH0_CFG_TST_BURST_LEN                         = 0,
   parameter HBMC_CH0_CFG_TST_GEN_CMD                           = 0,
   parameter HBMC_CH0_CFG_AXI_TRAFFIC_SEL                       = "",
   parameter HBMC_CH0_CFG_TST_PC_SEL                            = "",
   parameter HBMC_CH0_CFG_TST_TRIGGER                           = "",
   parameter HBMC_CH0_CFG_TST_TIME_OUT                          = 0,
   parameter HBMC_CH0_HBMC_RATE                                 = 0,
   parameter HBMC_CH0_HBM_TRFCSB                                = 0,
   parameter HBMC_CH0_HBM_TRREFD                                = 0,
   parameter HBMC_CH0_UFI_TRDEN                                 = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_WTP                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_WTP                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_ITP                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_ITP                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_RTP                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_RTP                          = 0,
   parameter HBMC_CH0_CFG_PAR_LAT                               = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_FIW_SHORT                    = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_ATI                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_ITI                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_ATA                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_ITA                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_ITA_DLY                      = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_ATP                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_ATR                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_ITR                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_ATW                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_ITW                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_PTA                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_WTI                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_RTA                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_WTA                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_ATA_DBG                      = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_ATI_DBG                      = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_ITA_DBG                      = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_ITI_DBG                      = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_RTRWTW_DBG                   = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_WTR_DBG                      = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_ATA_SBG                      = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_ATI_SBG                      = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_ITA_SBG                      = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_ITI_SBG                      = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_WTR_SBG                      = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_RTR_DSID                     = 0,
   parameter HBMC_CH0_CFG_HBMC_POWER_DOWN_TO_CK_DIS             = 0,
   parameter HBMC_CH0_CFG_HBMC_CK_DIS_TO_POWER_DOWN             = 0,
   parameter HBMC_CH0_CFG_HBMC_MIN_POWER_DOWN                   = 0,
   parameter HBMC_CH0_CFG_HBMC_POWER_DOWN_TO_VALID              = 0,
   parameter HBMC_CH0_CFG_HBMC_SELF_RFSH_TO_CK_DIS              = 0,
   parameter HBMC_CH0_CFG_HBMC_CK_DIS_TO_SELF_RFSH              = 0,
   parameter HBMC_CH0_CFG_HBMC_SELF_RFSH_TO_VALID               = 0,
   parameter HBMC_CH0_CFG_HBMC_MIN_SELF_RFSH                    = 0,
   parameter HBMC_CH0_CFG_HBMC_RFSH_AB_TO_VALID                 = 0,
   parameter HBMC_CH0_CFG_HBMC_RFSH_PB_TO_RFSH_PB               = 0,
   parameter HBMC_CH0_CFG_HBMC_RFSH_PB_TO_VALID                 = 0,
   parameter HBMC_CH0_CFG_HBMC_TEMP000_RFSH_PERIOD              = 0,
   parameter HBMC_CH0_CFG_HBMC_TEMP001_RFSH_PERIOD              = 0,
   parameter HBMC_CH0_CFG_HBMC_TEMP011_RFSH_PERIOD              = 0,
   parameter HBMC_CH0_CFG_HBMC_TEMP010_RFSH_PERIOD              = 0,
   parameter HBMC_CH0_CFG_HBMC_TEMP110_RFSH_PERIOD              = 0,
   parameter HBMC_CH0_CFG_HBMC_TEMP111_RFSH_PERIOD              = 0,
   parameter HBMC_CH0_CFG_HBMC_TEMP101_RFSH_PERIOD              = 0,
   parameter HBMC_CH0_CFG_HBMC_TEMP100_RFSH_PERIOD              = 0,
   parameter HBMC_CH0_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET        = 0,
   parameter HBMC_CH0_CFG_HBMC_PCH_PB_TO_VALID                  = 0,
   parameter HBMC_CH0_CFG_HBMC_PCH_AB_TO_VALID                  = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_FIW_SHORT                    = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_ATI                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_ITI                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_ATA                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_ITA                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_ITA_DLY                      = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_ATP                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_ATR                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_ITR                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_ATW                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_ITW                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_PTA                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_WTI                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_RTA                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_WTA                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_ATA_DBG                      = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_ATI_DBG                      = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_ITA_DBG                      = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_ITI_DBG                      = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_RTRWTW_DBG                   = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_WTR_DBG                      = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_ATA_SBG                      = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_ATI_SBG                      = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_ITA_SBG                      = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_ITI_SBG                      = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_WTR_SBG                      = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_RTR_DSID                     = 0,
   parameter HBMC_CH0_CFG_PSEUDO_BL8_EN                         = "",
   parameter HBMC_CH0_CFG_CB_WREADY_GATE_EN                     = "",
   parameter HBMC_CH0_CFG_PC0_RDEN_ON                           = 0,
   parameter HBMC_CH0_CFG_PC1_RDEN_ON                           = 0,
   parameter HBMC_CH0_CFG_PC0_RDIE_ON                           = 0,
   parameter HBMC_CH0_CFG_PC1_RDIE_ON                           = 0,
   parameter HBMC_CH0_CFG_PC0_CMD2RD                            = 0,
   parameter HBMC_CH0_CFG_PC1_CMD2RD                            = 0,
   parameter HBMC_CH0_CFG_PC0_CMD2RDPAR                         = 0,
   parameter HBMC_CH0_CFG_PC1_CMD2RDPAR                         = 0,
   parameter HBMC_CH0_CFG_PC0_WDQS_ON                           = 0,
   parameter HBMC_CH0_CFG_PC1_WDQS_ON                           = 0,
   parameter HBMC_CH0_CFG_WCQ_HWM                               = 0,
   parameter HBMC_CH0_CFG_RFSH_POST_UPPER_LIMIT                 = 0,
   parameter HBMC_CH0_CFG_THROTTLE_EN                           = "",
   parameter HBMC_CH0_CFG_TEMP000_ON_TIME                       = 0,
   parameter HBMC_CH0_CFG_TEMP001_ON_TIME                       = 0,
   parameter HBMC_CH0_CFG_TEMP010_ON_TIME                       = 0,
   parameter HBMC_CH0_CFG_TEMP011_ON_TIME                       = 0,
   parameter HBMC_CH0_CFG_TEMP100_ON_TIME                       = 0,
   parameter HBMC_CH0_CFG_TEMP101_ON_TIME                       = 0,
   parameter HBMC_CH0_CFG_TEMP110_ON_TIME                       = 0,
   parameter HBMC_CH0_CFG_TEMP111_ON_TIME                       = 0,
   parameter HBMC_CH0_CFG_TEMP000_OFF_TIME                      = 0,
   parameter HBMC_CH0_CFG_TEMP001_OFF_TIME                      = 0,
   parameter HBMC_CH0_CFG_TEMP010_OFF_TIME                      = 0,
   parameter HBMC_CH0_CFG_TEMP011_OFF_TIME                      = 0,
   parameter HBMC_CH0_CFG_TEMP100_OFF_TIME                      = 0,
   parameter HBMC_CH0_CFG_TEMP101_OFF_TIME                      = 0,
   parameter HBMC_CH0_CFG_TEMP110_OFF_TIME                      = 0,
   parameter HBMC_CH0_CFG_TEMP111_OFF_TIME                      = 0,
   parameter HBMC_CH0_CFG_RMW_EN                                = "",
   parameter HBMC_CH0_CFG_POWER_DOWN_IDLE_THRESHOLD             = 0,
   parameter HBMC_CH0_CFG_SB_PRE_UPDATE_CYCLE                   = 0,
   parameter HBMC_CH0_CFG_HBMCC2HPTRDLY                         = 0,
   parameter HBMC_CH0_HBM_TCCDL_BL4                             = 0,
   parameter HBMC_CH0_HBM_TRTW                                  = 0,
   parameter HBMC_CH0_HBM_TFAW                                  = 0,
   parameter HBMC_CH0_HBM_TEAW                                  = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_FAW                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_RTI                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_RTW                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC0_RTRWTW_SBG                   = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_FAW                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_RTI                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_RTW                          = 0,
   parameter HBMC_CH0_CFG_HBMC_PC1_RTRWTW_SBG                   = 0,
   parameter HBMC_CH0_CFG_AWFIFO_RSVD_ENTRY                     = 0,
   parameter HBMC_CH0_CFG_ARFIFO_RSVD_ENTRY                     = 0,
   parameter HBMC_CH1_HBM_DEVICE                                = "",
   parameter HBMC_CH1_HBM_TRRDL                                 = 0,
   parameter HBMC_CH1_HBM_TRCDRD                                = 0,
   parameter HBMC_CH1_HBM_TRCDWR                                = 0,
   parameter HBMC_CH1_HBM_TRTPL_BL4                             = 0,
   parameter HBMC_CH1_HBM_TRTPS_BL4                             = 0,
   parameter HBMC_CH1_HBM_TRP                                   = 0,
   parameter HBMC_CH1_HBM_TCCDS_BL4                             = 0,
   parameter HBMC_CH1_HBM_TCCDR                                 = 0,
   parameter HBMC_CH1_HBM_TWR                                   = 0,
   parameter HBMC_CH1_HBM_TWTRL                                 = 0,
   parameter HBMC_CH1_HBM_TWTRS                                 = 0,
   parameter HBMC_CH1_HBM_TDQSS_MAX_PS                          = 0,
   parameter HBMC_CH1_HBM_TDQSS_MIN_PS                          = 0,
   parameter HBMC_CH1_HBM_TDQSCK_MAX_PS                         = 0,
   parameter HBMC_CH1_HBM_TDQSQ_MAX_PS                          = 0,
   parameter HBMC_CH1_HBM_PARAM_TYPE                            = "",
   parameter HBMC_CH1_RFSH_POLICY                               = "",
   parameter HBMC_CH1_HBM_TREFI                                 = 0,
   parameter HBMC_CH1_HBM_TCKSRE                                = 0,
   parameter HBMC_CH1_HBM_TCKSRX                                = 0,
   parameter HBMC_CH1_HBM_TXS                                   = 0,
   parameter HBMC_CH1_HBM_TCKESR                                = 0,
   parameter HBMC_CH1_HBM_TXP                                   = 0,
   parameter HBMC_CH1_HBM_TPD                                   = 0,
   parameter HBMC_CH1_CFG_HBMC_MODES                            = "",
   parameter HBMC_CH1_CORE_CLOCK_MHZ                            = 0,
   parameter HBMC_CH1_CORE_CLOCK_PS                             = 0,
   parameter HBMC_CH1_CFG_CHANNEL_EN                            = "",
   parameter HBMC_CH1_CFG_TR_ORDER                              = "",
   parameter HBMC_CH1_CFG_ADDR_ORDER                            = "",
   parameter HBMC_CH1_CFG_USER_RD_AP_POL                        = "",
   parameter HBMC_CH1_CFG_USER_WR_AP_POL                        = "",
   parameter HBMC_CH1_CFG_RID_DEPENDENCY_EN                     = "",
   parameter HBMC_CH1_CFG_HBMC_TX_BYPASS                        = "",
   parameter HBMC_CH1_CFG_HBMC_RX_BYPASS                        = "",
   parameter HBMC_CH1_CFG_P2HPEMUEN                             = 0,
   parameter HBMC_CH1_CFG_RMPTREN                               = "",
   parameter HBMC_CH1_CFG_RMPTRENDLY00                          = 0,
   parameter HBMC_CH1_CFG_RMPTRENDLY01                          = 0,
   parameter HBMC_CH1_CFG_RMPTRENDLY02                          = 0,
   parameter HBMC_CH1_CFG_RMPTRENDLY03                          = 0,
   parameter HBMC_CH1_CFG_RMPTRENDLY04                          = 0,
   parameter HBMC_CH1_HBM_TRAS                                  = 0,
   parameter HBMC_CH1_HBM_TRRDS                                 = 0,
   parameter HBMC_CH1_HBMC_OFFSET                               = 0,
   parameter HBMC_CH1_HBMC_RATE_VALUE                           = "",
   parameter HBMC_CH1_HBM_CLOCK_MHZ                             = 0,
   parameter HBMC_CH1_HBM_CLOCK_PS                              = 0,
   parameter HBMC_CH1_RFSH_MODE                                 = "",
   parameter HBMC_CH1_HBM_TRFC                                  = 0,
   parameter HBMC_CH1_DATA_WIDTH_MODE                           = "",
   parameter HBMC_CH1_EXT_RDIE                                  = 0,
   parameter HBMC_CH1_TEMP000_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH1_TEMP001_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH1_TEMP010_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH1_TEMP011_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH1_TEMP100_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH1_TEMP101_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH1_TEMP110_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH1_TEMP111_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH1_CORE_CLK_MODE                             = "",
   parameter HBMC_CH1_CFG_HBMC_BL                               = 0,
   parameter HBMC_CH1_USER_STRB_EN                              = "",
   parameter HBMC_CH1_CFG_TBHMCRSTMIN                           = 0,
   parameter HBMC_CH1_CFG_RESET_COUNT                           = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_WL                           = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_RL                           = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_WL                           = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_RL                           = 0,
   parameter HBMC_CH1_CFG_POSTCAL_STATE                         = "",
   parameter HBMC_CH1_CFG_UFIC2PDLY                             = 0,
   parameter HBMC_CH1_CFG_UFIP2CDLY                             = 0,
   parameter HBMC_CH1_CFG_CB_RMW_RD_IDLE_WAIT_EN                = "",
   parameter HBMC_CH1_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN             = "",
   parameter HBMC_CH1_CFG_SB_POST_UPDATE_CYCLE                  = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_SCR_SEEDSEL                  = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_SCR_EN                       = "",
   parameter HBMC_CH1_CFG_HBMC_RFSH_PB_BURST_GAP                = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_SCR_SEEDSEL                  = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_SCR_EN                       = "",
   parameter HBMC_CH1_CFG_FLIP_MODE                             = "",
   parameter HBMC_CH1_CFG_DENSITY                               = 0,
   parameter HBMC_CH1_CFG_USER_DATA_WIDTH                       = "",
   parameter HBMC_CH1_CFG_CB_BREADY_BYPASS_EN                   = "",
   parameter HBMC_CH1_CFG_CB_RREADY_BYPASS_EN                   = "",
   parameter HBMC_CH1_CFG_CB_RVALID_GATE_EN                     = "",
   parameter HBMC_CH1_CFG_CB_BVALID_GATE_EN                     = "",
   parameter HBMC_CH1_CFG_ADDRCHNLMUXEN                         = "",
   parameter HBMC_CH1_CFG_AXI_CMD_DEMUX_EN                      = "",
   parameter HBMC_CH1_CFG_PC0_MAJOR_MODE_UPDATE_CNT             = "",
   parameter HBMC_CH1_CFG_PC1_MAJOR_MODE_UPDATE_CNT             = "",
   parameter HBMC_CH1_CFG_RCQ_AGE_LIMIT                         = 0,
   parameter HBMC_CH1_CFG_RDB_RSVD_ENTRY                        = 0,
   parameter HBMC_CH1_CFG_RD_STRB_IDLE_THRESHOLD                = 0,
   parameter HBMC_CH1_CFG_PC0_CMD2RDEN                          = 0,
   parameter HBMC_CH1_CFG_PC1_CMD2RDEN                          = 0,
   parameter HBMC_CH1_CFG_PC0_CMD2RDIE                          = 0,
   parameter HBMC_CH1_CFG_PC1_CMD2RDIE                          = 0,
   parameter HBMC_CH1_CFG_PC0_DATAOE_ON                         = 0,
   parameter HBMC_CH1_CFG_PC1_DATAOE_ON                         = 0,
   parameter HBMC_CH1_CFG_PC0_CMD2DATA                          = 0,
   parameter HBMC_CH1_CFG_PC1_CMD2DATA                          = 0,
   parameter HBMC_CH1_CFG_WDB_RSVD_ENTRY                        = 0,
   parameter HBMC_CH1_CFG_AWDB_RSVD_ENTRY                       = 0,
   parameter HBMC_CH1_CFG_WCQ_BURST_THRESHOLD                   = 0,
   parameter HBMC_CH1_CFG_WCQ_LWM                               = 0,
   parameter HBMC_CH1_CFG_WCQ_TIMEOUT_THRESHOLD                 = 0,
   parameter HBMC_CH1_CFG_PC0_MAJOR_MODE_UPDATE_CFG             = "",
   parameter HBMC_CH1_CFG_PC1_MAJOR_MODE_UPDATE_CFG             = "",
   parameter HBMC_CH1_CFG_PC0_CMD2WDQS                          = 0,
   parameter HBMC_CH1_CFG_PC1_CMD2WDQS                          = 0,
   parameter HBMC_CH1_CFG_PC0_CMD2DATAOE                        = 0,
   parameter HBMC_CH1_CFG_PC1_CMD2DATAOE                        = 0,
   parameter HBMC_CH1_CFG_CB_MAJOR_MODE_EN                      = "",
   parameter HBMC_CH1_CFG_CB_STRICT_MAJOR_MODE_EN               = "",
   parameter HBMC_CH1_CFG_RFSH_ALL_EN                           = "",
   parameter HBMC_CH1_CFG_RFSH_PB_EN                            = "",
   parameter HBMC_CH1_CFG_USER_RFSH_PB_EN                       = "",
   parameter HBMC_CH1_CFG_RFSH_AB_TO_PB_EN                      = "",
   parameter HBMC_CH1_CFG_CB_TEMP_RFSH_FILTER_EN                = "",
   parameter HBMC_CH1_CFG_RFSH_POST_LOWER_LIMIT                 = 0,
   parameter HBMC_CH1_CFG_RFSH_PRE_UPPER_LIMIT                  = 0,
   parameter HBMC_CH1_CFG_RFSH_IDLE_THRESHOLD                   = 0,
   parameter HBMC_CH1_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH1_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH1_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH1_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH1_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH1_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH1_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH1_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH1_CFG_TEMP_FILTER_EN                        = "",
   parameter HBMC_CH1_CFG_CATTRIP_FILTER_EN                     = "",
   parameter HBMC_CH1_CFG_CB_BYPASS_CATTRIP                     = "",
   parameter HBMC_CH1_CFG_CB_TEMP_SELECT                        = "",
   parameter HBMC_CH1_CFG_F2C_TEMP_UPDATE                       = "",
   parameter HBMC_CH1_CFG_F2C_TEMP                              = 0,
   parameter HBMC_CH1_CFG_ADDR_SCR                              = "",
   parameter HBMC_CH1_CFG_ADDR_SPRD                             = "",
   parameter HBMC_CH1_CFG_CB_RD_COL_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH1_CFG_CB_WR_COL_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH1_CFG_CB_RD_ROW_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH1_CFG_CB_WR_ROW_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH1_CFG_CB_DEPENDENCY_MODE                    = "",
   parameter HBMC_CH1_CFG_MECC_EN                               = "",
   parameter HBMC_CH1_CFG_CA_PAR_EN                             = "",
   parameter HBMC_CH1_CFG_WR_PAR_EN                             = "",
   parameter HBMC_CH1_CFG_RD_PAR_EN                             = "",
   parameter HBMC_CH1_CFG_WR_DM_EN                              = "",
   parameter HBMC_CH1_CFG_RD_DM_EN                              = "",
   parameter HBMC_CH1_CFG_POWER_DOWN_EN                         = "",
   parameter HBMC_CH1_CFG_POWER_DOWN_CK_DIS_EN                  = "",
   parameter HBMC_CH1_CFG_AUTO_RD_POWER_DOWN_EXIT_EN            = "",
   parameter HBMC_CH1_CFG_AUTO_WR_POWER_DOWN_EXIT_EN            = "",
   parameter HBMC_CH1_CFG_AUTO_RD_SELF_RFSH_EXIT_EN             = "",
   parameter HBMC_CH1_CFG_AUTO_WR_SELF_RFSH_EXIT_EN             = "",
   parameter HBMC_CH1_CFG_SELF_RFSH_CK_DIS_EN                   = "",
   parameter HBMC_CH1_CFG_SELF_RFSH_EN                          = "",
   parameter HBMC_CH1_H0_FR_CLK_STCFG_EN                        = "",
   parameter HBMC_CH1_CFG_SB_PRE_STALL_CYCLE                    = 0,
   parameter HBMC_CH1_CFG_SB_POST_STALL_CYCLE                   = 0,
   parameter HBMC_CH1_CFG_HBMC_CORECLK_PROG_DELAY1              = 0,
   parameter HBMC_CH1_CFG_HBMC_CORECLK_PROG_DELAY2              = 0,
   parameter HBMC_CH1_CFG_HBMCPTRENSYNCSEL                      = "",
   parameter HBMC_CH1_CFG_UB48MODE                              = "",
   parameter HBMC_CH1_CFG_HBMCH2CPTRSTART                       = 0,
   parameter HBMC_CH1_CFG_DWORD_LPBKEN                          = "",
   parameter HBMC_CH1_CFG_AWORD_LPBEN                           = "",
   parameter HBMC_CH1_CFG_DWORD_LPBKSEL                         = "",
   parameter HBMC_CH1_CFG_AWORD_LPBKSEL                         = 0,
   parameter HBMC_CH1_CFG_OBSGRPSEL                             = 0,
   parameter HBMC_CH1_CFG_OBSSIGSEL                             = 0,
   parameter HBMC_CH1_CFG_MEM_MCE                               = "",
   parameter HBMC_CH1_CFG_MEM_WA                                = 0,
   parameter HBMC_CH1_CFG_MEM_RMCE                              = 0,
   parameter HBMC_CH1_CFG_MEM_WMCE                              = 0,
   parameter HBMC_CH1_CFG_MEM_WPULSE                            = 0,
   parameter HBMC_CH1_CFG_SRAM_ECC_ENABLE                       = "",
   parameter HBMC_CH1_CFG_PC0_SRAM_INJD                         = "",
   parameter HBMC_CH1_CFG_PC0_SRAM_INJS                         = "",
   parameter HBMC_CH1_CFG_PC1_SRAM_INJD                         = "",
   parameter HBMC_CH1_CFG_PC1_SRAM_INJS                         = "",
   parameter HBMC_CH1_CFG_SRAM_SERRINTEN                        = "",
   parameter HBMC_CH1_CFG_SRAM_SLVERR_DIS                       = "",
   parameter HBMC_CH1_MMR_USER_TRIGGER                          = "",
   parameter HBMC_CH1_MMR_USER_RDWR                             = "",
   parameter HBMC_CH1_MMR_USER_BYTEENABLE                       = 0,
   parameter HBMC_CH1_MMR_USER_ADDR                             = 0,
   parameter HBMC_CH1_MMR_USER_WRDATA                           = 0,
   parameter HBMC_CH1_MMR_SBOWN_REQ                             = "",
   parameter HBMC_CH1_MMR_SBOWN_DELAY                           = 0,
   parameter HBMC_CH1_CFG_SKETCH1                               = 0,
   parameter HBMC_CH1_CFG_SKETCH2                               = 0,
   parameter HBMC_CH1_CFG_TST_PATTERN                           = 0,
   parameter HBMC_CH1_CFG_TST_START_ADDR                        = 0,
   parameter HBMC_CH1_CFG_TST_BURST_LEN                         = 0,
   parameter HBMC_CH1_CFG_TST_GEN_CMD                           = 0,
   parameter HBMC_CH1_CFG_AXI_TRAFFIC_SEL                       = "",
   parameter HBMC_CH1_CFG_TST_PC_SEL                            = "",
   parameter HBMC_CH1_CFG_TST_TRIGGER                           = "",
   parameter HBMC_CH1_CFG_TST_TIME_OUT                          = 0,
   parameter HBMC_CH1_HBMC_RATE                                 = 0,
   parameter HBMC_CH1_HBM_TRFCSB                                = 0,
   parameter HBMC_CH1_HBM_TRREFD                                = 0,
   parameter HBMC_CH1_UFI_TRDEN                                 = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_WTP                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_WTP                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_ITP                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_ITP                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_RTP                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_RTP                          = 0,
   parameter HBMC_CH1_CFG_PAR_LAT                               = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_FIW_SHORT                    = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_ATI                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_ITI                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_ATA                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_ITA                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_ITA_DLY                      = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_ATP                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_ATR                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_ITR                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_ATW                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_ITW                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_PTA                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_WTI                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_RTA                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_WTA                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_ATA_DBG                      = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_ATI_DBG                      = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_ITA_DBG                      = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_ITI_DBG                      = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_RTRWTW_DBG                   = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_WTR_DBG                      = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_ATA_SBG                      = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_ATI_SBG                      = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_ITA_SBG                      = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_ITI_SBG                      = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_WTR_SBG                      = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_RTR_DSID                     = 0,
   parameter HBMC_CH1_CFG_HBMC_POWER_DOWN_TO_CK_DIS             = 0,
   parameter HBMC_CH1_CFG_HBMC_CK_DIS_TO_POWER_DOWN             = 0,
   parameter HBMC_CH1_CFG_HBMC_MIN_POWER_DOWN                   = 0,
   parameter HBMC_CH1_CFG_HBMC_POWER_DOWN_TO_VALID              = 0,
   parameter HBMC_CH1_CFG_HBMC_SELF_RFSH_TO_CK_DIS              = 0,
   parameter HBMC_CH1_CFG_HBMC_CK_DIS_TO_SELF_RFSH              = 0,
   parameter HBMC_CH1_CFG_HBMC_SELF_RFSH_TO_VALID               = 0,
   parameter HBMC_CH1_CFG_HBMC_MIN_SELF_RFSH                    = 0,
   parameter HBMC_CH1_CFG_HBMC_RFSH_AB_TO_VALID                 = 0,
   parameter HBMC_CH1_CFG_HBMC_RFSH_PB_TO_RFSH_PB               = 0,
   parameter HBMC_CH1_CFG_HBMC_RFSH_PB_TO_VALID                 = 0,
   parameter HBMC_CH1_CFG_HBMC_TEMP000_RFSH_PERIOD              = 0,
   parameter HBMC_CH1_CFG_HBMC_TEMP001_RFSH_PERIOD              = 0,
   parameter HBMC_CH1_CFG_HBMC_TEMP011_RFSH_PERIOD              = 0,
   parameter HBMC_CH1_CFG_HBMC_TEMP010_RFSH_PERIOD              = 0,
   parameter HBMC_CH1_CFG_HBMC_TEMP110_RFSH_PERIOD              = 0,
   parameter HBMC_CH1_CFG_HBMC_TEMP111_RFSH_PERIOD              = 0,
   parameter HBMC_CH1_CFG_HBMC_TEMP101_RFSH_PERIOD              = 0,
   parameter HBMC_CH1_CFG_HBMC_TEMP100_RFSH_PERIOD              = 0,
   parameter HBMC_CH1_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET        = 0,
   parameter HBMC_CH1_CFG_HBMC_PCH_PB_TO_VALID                  = 0,
   parameter HBMC_CH1_CFG_HBMC_PCH_AB_TO_VALID                  = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_FIW_SHORT                    = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_ATI                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_ITI                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_ATA                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_ITA                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_ITA_DLY                      = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_ATP                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_ATR                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_ITR                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_ATW                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_ITW                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_PTA                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_WTI                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_RTA                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_WTA                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_ATA_DBG                      = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_ATI_DBG                      = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_ITA_DBG                      = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_ITI_DBG                      = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_RTRWTW_DBG                   = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_WTR_DBG                      = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_ATA_SBG                      = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_ATI_SBG                      = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_ITA_SBG                      = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_ITI_SBG                      = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_WTR_SBG                      = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_RTR_DSID                     = 0,
   parameter HBMC_CH1_CFG_PSEUDO_BL8_EN                         = "",
   parameter HBMC_CH1_CFG_CB_WREADY_GATE_EN                     = "",
   parameter HBMC_CH1_CFG_PC0_RDEN_ON                           = 0,
   parameter HBMC_CH1_CFG_PC1_RDEN_ON                           = 0,
   parameter HBMC_CH1_CFG_PC0_RDIE_ON                           = 0,
   parameter HBMC_CH1_CFG_PC1_RDIE_ON                           = 0,
   parameter HBMC_CH1_CFG_PC0_CMD2RD                            = 0,
   parameter HBMC_CH1_CFG_PC1_CMD2RD                            = 0,
   parameter HBMC_CH1_CFG_PC0_CMD2RDPAR                         = 0,
   parameter HBMC_CH1_CFG_PC1_CMD2RDPAR                         = 0,
   parameter HBMC_CH1_CFG_PC0_WDQS_ON                           = 0,
   parameter HBMC_CH1_CFG_PC1_WDQS_ON                           = 0,
   parameter HBMC_CH1_CFG_WCQ_HWM                               = 0,
   parameter HBMC_CH1_CFG_RFSH_POST_UPPER_LIMIT                 = 0,
   parameter HBMC_CH1_CFG_THROTTLE_EN                           = "",
   parameter HBMC_CH1_CFG_TEMP000_ON_TIME                       = 0,
   parameter HBMC_CH1_CFG_TEMP001_ON_TIME                       = 0,
   parameter HBMC_CH1_CFG_TEMP010_ON_TIME                       = 0,
   parameter HBMC_CH1_CFG_TEMP011_ON_TIME                       = 0,
   parameter HBMC_CH1_CFG_TEMP100_ON_TIME                       = 0,
   parameter HBMC_CH1_CFG_TEMP101_ON_TIME                       = 0,
   parameter HBMC_CH1_CFG_TEMP110_ON_TIME                       = 0,
   parameter HBMC_CH1_CFG_TEMP111_ON_TIME                       = 0,
   parameter HBMC_CH1_CFG_TEMP000_OFF_TIME                      = 0,
   parameter HBMC_CH1_CFG_TEMP001_OFF_TIME                      = 0,
   parameter HBMC_CH1_CFG_TEMP010_OFF_TIME                      = 0,
   parameter HBMC_CH1_CFG_TEMP011_OFF_TIME                      = 0,
   parameter HBMC_CH1_CFG_TEMP100_OFF_TIME                      = 0,
   parameter HBMC_CH1_CFG_TEMP101_OFF_TIME                      = 0,
   parameter HBMC_CH1_CFG_TEMP110_OFF_TIME                      = 0,
   parameter HBMC_CH1_CFG_TEMP111_OFF_TIME                      = 0,
   parameter HBMC_CH1_CFG_RMW_EN                                = "",
   parameter HBMC_CH1_CFG_POWER_DOWN_IDLE_THRESHOLD             = 0,
   parameter HBMC_CH1_CFG_SB_PRE_UPDATE_CYCLE                   = 0,
   parameter HBMC_CH1_CFG_HBMCC2HPTRDLY                         = 0,
   parameter HBMC_CH1_HBM_TCCDL_BL4                             = 0,
   parameter HBMC_CH1_HBM_TRTW                                  = 0,
   parameter HBMC_CH1_HBM_TFAW                                  = 0,
   parameter HBMC_CH1_HBM_TEAW                                  = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_FAW                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_RTI                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_RTW                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC0_RTRWTW_SBG                   = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_FAW                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_RTI                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_RTW                          = 0,
   parameter HBMC_CH1_CFG_HBMC_PC1_RTRWTW_SBG                   = 0,
   parameter HBMC_CH1_CFG_AWFIFO_RSVD_ENTRY                     = 0,
   parameter HBMC_CH1_CFG_ARFIFO_RSVD_ENTRY                     = 0,
   parameter HBMC_CH2_HBM_DEVICE                                = "",
   parameter HBMC_CH2_HBM_TRRDL                                 = 0,
   parameter HBMC_CH2_HBM_TRCDRD                                = 0,
   parameter HBMC_CH2_HBM_TRCDWR                                = 0,
   parameter HBMC_CH2_HBM_TRTPL_BL4                             = 0,
   parameter HBMC_CH2_HBM_TRTPS_BL4                             = 0,
   parameter HBMC_CH2_HBM_TRP                                   = 0,
   parameter HBMC_CH2_HBM_TCCDS_BL4                             = 0,
   parameter HBMC_CH2_HBM_TCCDR                                 = 0,
   parameter HBMC_CH2_HBM_TWR                                   = 0,
   parameter HBMC_CH2_HBM_TWTRL                                 = 0,
   parameter HBMC_CH2_HBM_TWTRS                                 = 0,
   parameter HBMC_CH2_HBM_TDQSS_MAX_PS                          = 0,
   parameter HBMC_CH2_HBM_TDQSS_MIN_PS                          = 0,
   parameter HBMC_CH2_HBM_TDQSCK_MAX_PS                         = 0,
   parameter HBMC_CH2_HBM_TDQSQ_MAX_PS                          = 0,
   parameter HBMC_CH2_HBM_PARAM_TYPE                            = "",
   parameter HBMC_CH2_RFSH_POLICY                               = "",
   parameter HBMC_CH2_HBM_TREFI                                 = 0,
   parameter HBMC_CH2_HBM_TCKSRE                                = 0,
   parameter HBMC_CH2_HBM_TCKSRX                                = 0,
   parameter HBMC_CH2_HBM_TXS                                   = 0,
   parameter HBMC_CH2_HBM_TCKESR                                = 0,
   parameter HBMC_CH2_HBM_TXP                                   = 0,
   parameter HBMC_CH2_HBM_TPD                                   = 0,
   parameter HBMC_CH2_CFG_HBMC_MODES                            = "",
   parameter HBMC_CH2_CORE_CLOCK_MHZ                            = 0,
   parameter HBMC_CH2_CORE_CLOCK_PS                             = 0,
   parameter HBMC_CH2_CFG_CHANNEL_EN                            = "",
   parameter HBMC_CH2_CFG_TR_ORDER                              = "",
   parameter HBMC_CH2_CFG_ADDR_ORDER                            = "",
   parameter HBMC_CH2_CFG_USER_RD_AP_POL                        = "",
   parameter HBMC_CH2_CFG_USER_WR_AP_POL                        = "",
   parameter HBMC_CH2_CFG_RID_DEPENDENCY_EN                     = "",
   parameter HBMC_CH2_CFG_HBMC_TX_BYPASS                        = "",
   parameter HBMC_CH2_CFG_HBMC_RX_BYPASS                        = "",
   parameter HBMC_CH2_CFG_P2HPEMUEN                             = 0,
   parameter HBMC_CH2_CFG_RMPTREN                               = "",
   parameter HBMC_CH2_CFG_RMPTRENDLY00                          = 0,
   parameter HBMC_CH2_CFG_RMPTRENDLY01                          = 0,
   parameter HBMC_CH2_CFG_RMPTRENDLY02                          = 0,
   parameter HBMC_CH2_CFG_RMPTRENDLY03                          = 0,
   parameter HBMC_CH2_CFG_RMPTRENDLY04                          = 0,
   parameter HBMC_CH2_HBM_TRAS                                  = 0,
   parameter HBMC_CH2_HBM_TRRDS                                 = 0,
   parameter HBMC_CH2_HBMC_OFFSET                               = 0,
   parameter HBMC_CH2_HBMC_RATE_VALUE                           = "",
   parameter HBMC_CH2_HBM_CLOCK_MHZ                             = 0,
   parameter HBMC_CH2_HBM_CLOCK_PS                              = 0,
   parameter HBMC_CH2_RFSH_MODE                                 = "",
   parameter HBMC_CH2_HBM_TRFC                                  = 0,
   parameter HBMC_CH2_DATA_WIDTH_MODE                           = "",
   parameter HBMC_CH2_EXT_RDIE                                  = 0,
   parameter HBMC_CH2_TEMP000_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH2_TEMP001_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH2_TEMP010_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH2_TEMP011_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH2_TEMP100_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH2_TEMP101_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH2_TEMP110_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH2_TEMP111_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH2_CORE_CLK_MODE                             = "",
   parameter HBMC_CH2_CFG_HBMC_BL                               = 0,
   parameter HBMC_CH2_USER_STRB_EN                              = "",
   parameter HBMC_CH2_CFG_TBHMCRSTMIN                           = 0,
   parameter HBMC_CH2_CFG_RESET_COUNT                           = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_WL                           = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_RL                           = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_WL                           = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_RL                           = 0,
   parameter HBMC_CH2_CFG_POSTCAL_STATE                         = "",
   parameter HBMC_CH2_CFG_UFIC2PDLY                             = 0,
   parameter HBMC_CH2_CFG_UFIP2CDLY                             = 0,
   parameter HBMC_CH2_CFG_CB_RMW_RD_IDLE_WAIT_EN                = "",
   parameter HBMC_CH2_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN             = "",
   parameter HBMC_CH2_CFG_SB_POST_UPDATE_CYCLE                  = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_SCR_SEEDSEL                  = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_SCR_EN                       = "",
   parameter HBMC_CH2_CFG_HBMC_RFSH_PB_BURST_GAP                = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_SCR_SEEDSEL                  = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_SCR_EN                       = "",
   parameter HBMC_CH2_CFG_FLIP_MODE                             = "",
   parameter HBMC_CH2_CFG_DENSITY                               = 0,
   parameter HBMC_CH2_CFG_USER_DATA_WIDTH                       = "",
   parameter HBMC_CH2_CFG_CB_BREADY_BYPASS_EN                   = "",
   parameter HBMC_CH2_CFG_CB_RREADY_BYPASS_EN                   = "",
   parameter HBMC_CH2_CFG_CB_RVALID_GATE_EN                     = "",
   parameter HBMC_CH2_CFG_CB_BVALID_GATE_EN                     = "",
   parameter HBMC_CH2_CFG_ADDRCHNLMUXEN                         = "",
   parameter HBMC_CH2_CFG_AXI_CMD_DEMUX_EN                      = "",
   parameter HBMC_CH2_CFG_PC0_MAJOR_MODE_UPDATE_CNT             = "",
   parameter HBMC_CH2_CFG_PC1_MAJOR_MODE_UPDATE_CNT             = "",
   parameter HBMC_CH2_CFG_RCQ_AGE_LIMIT                         = 0,
   parameter HBMC_CH2_CFG_RDB_RSVD_ENTRY                        = 0,
   parameter HBMC_CH2_CFG_RD_STRB_IDLE_THRESHOLD                = 0,
   parameter HBMC_CH2_CFG_PC0_CMD2RDEN                          = 0,
   parameter HBMC_CH2_CFG_PC1_CMD2RDEN                          = 0,
   parameter HBMC_CH2_CFG_PC0_CMD2RDIE                          = 0,
   parameter HBMC_CH2_CFG_PC1_CMD2RDIE                          = 0,
   parameter HBMC_CH2_CFG_PC0_DATAOE_ON                         = 0,
   parameter HBMC_CH2_CFG_PC1_DATAOE_ON                         = 0,
   parameter HBMC_CH2_CFG_PC0_CMD2DATA                          = 0,
   parameter HBMC_CH2_CFG_PC1_CMD2DATA                          = 0,
   parameter HBMC_CH2_CFG_WDB_RSVD_ENTRY                        = 0,
   parameter HBMC_CH2_CFG_AWDB_RSVD_ENTRY                       = 0,
   parameter HBMC_CH2_CFG_WCQ_BURST_THRESHOLD                   = 0,
   parameter HBMC_CH2_CFG_WCQ_LWM                               = 0,
   parameter HBMC_CH2_CFG_WCQ_TIMEOUT_THRESHOLD                 = 0,
   parameter HBMC_CH2_CFG_PC0_MAJOR_MODE_UPDATE_CFG             = "",
   parameter HBMC_CH2_CFG_PC1_MAJOR_MODE_UPDATE_CFG             = "",
   parameter HBMC_CH2_CFG_PC0_CMD2WDQS                          = 0,
   parameter HBMC_CH2_CFG_PC1_CMD2WDQS                          = 0,
   parameter HBMC_CH2_CFG_PC0_CMD2DATAOE                        = 0,
   parameter HBMC_CH2_CFG_PC1_CMD2DATAOE                        = 0,
   parameter HBMC_CH2_CFG_CB_MAJOR_MODE_EN                      = "",
   parameter HBMC_CH2_CFG_CB_STRICT_MAJOR_MODE_EN               = "",
   parameter HBMC_CH2_CFG_RFSH_ALL_EN                           = "",
   parameter HBMC_CH2_CFG_RFSH_PB_EN                            = "",
   parameter HBMC_CH2_CFG_USER_RFSH_PB_EN                       = "",
   parameter HBMC_CH2_CFG_RFSH_AB_TO_PB_EN                      = "",
   parameter HBMC_CH2_CFG_CB_TEMP_RFSH_FILTER_EN                = "",
   parameter HBMC_CH2_CFG_RFSH_POST_LOWER_LIMIT                 = 0,
   parameter HBMC_CH2_CFG_RFSH_PRE_UPPER_LIMIT                  = 0,
   parameter HBMC_CH2_CFG_RFSH_IDLE_THRESHOLD                   = 0,
   parameter HBMC_CH2_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH2_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH2_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH2_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH2_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH2_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH2_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH2_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH2_CFG_TEMP_FILTER_EN                        = "",
   parameter HBMC_CH2_CFG_CATTRIP_FILTER_EN                     = "",
   parameter HBMC_CH2_CFG_CB_BYPASS_CATTRIP                     = "",
   parameter HBMC_CH2_CFG_CB_TEMP_SELECT                        = "",
   parameter HBMC_CH2_CFG_F2C_TEMP_UPDATE                       = "",
   parameter HBMC_CH2_CFG_F2C_TEMP                              = 0,
   parameter HBMC_CH2_CFG_ADDR_SCR                              = "",
   parameter HBMC_CH2_CFG_ADDR_SPRD                             = "",
   parameter HBMC_CH2_CFG_CB_RD_COL_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH2_CFG_CB_WR_COL_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH2_CFG_CB_RD_ROW_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH2_CFG_CB_WR_ROW_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH2_CFG_CB_DEPENDENCY_MODE                    = "",
   parameter HBMC_CH2_CFG_MECC_EN                               = "",
   parameter HBMC_CH2_CFG_CA_PAR_EN                             = "",
   parameter HBMC_CH2_CFG_WR_PAR_EN                             = "",
   parameter HBMC_CH2_CFG_RD_PAR_EN                             = "",
   parameter HBMC_CH2_CFG_WR_DM_EN                              = "",
   parameter HBMC_CH2_CFG_RD_DM_EN                              = "",
   parameter HBMC_CH2_CFG_POWER_DOWN_EN                         = "",
   parameter HBMC_CH2_CFG_POWER_DOWN_CK_DIS_EN                  = "",
   parameter HBMC_CH2_CFG_AUTO_RD_POWER_DOWN_EXIT_EN            = "",
   parameter HBMC_CH2_CFG_AUTO_WR_POWER_DOWN_EXIT_EN            = "",
   parameter HBMC_CH2_CFG_AUTO_RD_SELF_RFSH_EXIT_EN             = "",
   parameter HBMC_CH2_CFG_AUTO_WR_SELF_RFSH_EXIT_EN             = "",
   parameter HBMC_CH2_CFG_SELF_RFSH_CK_DIS_EN                   = "",
   parameter HBMC_CH2_CFG_SELF_RFSH_EN                          = "",
   parameter HBMC_CH2_H0_FR_CLK_STCFG_EN                        = "",
   parameter HBMC_CH2_CFG_SB_PRE_STALL_CYCLE                    = 0,
   parameter HBMC_CH2_CFG_SB_POST_STALL_CYCLE                   = 0,
   parameter HBMC_CH2_CFG_HBMC_CORECLK_PROG_DELAY1              = 0,
   parameter HBMC_CH2_CFG_HBMC_CORECLK_PROG_DELAY2              = 0,
   parameter HBMC_CH2_CFG_HBMCPTRENSYNCSEL                      = "",
   parameter HBMC_CH2_CFG_UB48MODE                              = "",
   parameter HBMC_CH2_CFG_HBMCH2CPTRSTART                       = 0,
   parameter HBMC_CH2_CFG_DWORD_LPBKEN                          = "",
   parameter HBMC_CH2_CFG_AWORD_LPBEN                           = "",
   parameter HBMC_CH2_CFG_DWORD_LPBKSEL                         = "",
   parameter HBMC_CH2_CFG_AWORD_LPBKSEL                         = 0,
   parameter HBMC_CH2_CFG_OBSGRPSEL                             = 0,
   parameter HBMC_CH2_CFG_OBSSIGSEL                             = 0,
   parameter HBMC_CH2_CFG_MEM_MCE                               = "",
   parameter HBMC_CH2_CFG_MEM_WA                                = 0,
   parameter HBMC_CH2_CFG_MEM_RMCE                              = 0,
   parameter HBMC_CH2_CFG_MEM_WMCE                              = 0,
   parameter HBMC_CH2_CFG_MEM_WPULSE                            = 0,
   parameter HBMC_CH2_CFG_SRAM_ECC_ENABLE                       = "",
   parameter HBMC_CH2_CFG_PC0_SRAM_INJD                         = "",
   parameter HBMC_CH2_CFG_PC0_SRAM_INJS                         = "",
   parameter HBMC_CH2_CFG_PC1_SRAM_INJD                         = "",
   parameter HBMC_CH2_CFG_PC1_SRAM_INJS                         = "",
   parameter HBMC_CH2_CFG_SRAM_SERRINTEN                        = "",
   parameter HBMC_CH2_CFG_SRAM_SLVERR_DIS                       = "",
   parameter HBMC_CH2_MMR_USER_TRIGGER                          = "",
   parameter HBMC_CH2_MMR_USER_RDWR                             = "",
   parameter HBMC_CH2_MMR_USER_BYTEENABLE                       = 0,
   parameter HBMC_CH2_MMR_USER_ADDR                             = 0,
   parameter HBMC_CH2_MMR_USER_WRDATA                           = 0,
   parameter HBMC_CH2_MMR_SBOWN_REQ                             = "",
   parameter HBMC_CH2_MMR_SBOWN_DELAY                           = 0,
   parameter HBMC_CH2_CFG_SKETCH1                               = 0,
   parameter HBMC_CH2_CFG_SKETCH2                               = 0,
   parameter HBMC_CH2_CFG_TST_PATTERN                           = 0,
   parameter HBMC_CH2_CFG_TST_START_ADDR                        = 0,
   parameter HBMC_CH2_CFG_TST_BURST_LEN                         = 0,
   parameter HBMC_CH2_CFG_TST_GEN_CMD                           = 0,
   parameter HBMC_CH2_CFG_AXI_TRAFFIC_SEL                       = "",
   parameter HBMC_CH2_CFG_TST_PC_SEL                            = "",
   parameter HBMC_CH2_CFG_TST_TRIGGER                           = "",
   parameter HBMC_CH2_CFG_TST_TIME_OUT                          = 0,
   parameter HBMC_CH2_HBMC_RATE                                 = 0,
   parameter HBMC_CH2_HBM_TRFCSB                                = 0,
   parameter HBMC_CH2_HBM_TRREFD                                = 0,
   parameter HBMC_CH2_UFI_TRDEN                                 = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_WTP                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_WTP                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_ITP                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_ITP                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_RTP                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_RTP                          = 0,
   parameter HBMC_CH2_CFG_PAR_LAT                               = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_FIW_SHORT                    = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_ATI                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_ITI                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_ATA                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_ITA                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_ITA_DLY                      = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_ATP                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_ATR                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_ITR                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_ATW                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_ITW                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_PTA                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_WTI                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_RTA                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_WTA                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_ATA_DBG                      = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_ATI_DBG                      = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_ITA_DBG                      = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_ITI_DBG                      = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_RTRWTW_DBG                   = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_WTR_DBG                      = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_ATA_SBG                      = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_ATI_SBG                      = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_ITA_SBG                      = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_ITI_SBG                      = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_WTR_SBG                      = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_RTR_DSID                     = 0,
   parameter HBMC_CH2_CFG_HBMC_POWER_DOWN_TO_CK_DIS             = 0,
   parameter HBMC_CH2_CFG_HBMC_CK_DIS_TO_POWER_DOWN             = 0,
   parameter HBMC_CH2_CFG_HBMC_MIN_POWER_DOWN                   = 0,
   parameter HBMC_CH2_CFG_HBMC_POWER_DOWN_TO_VALID              = 0,
   parameter HBMC_CH2_CFG_HBMC_SELF_RFSH_TO_CK_DIS              = 0,
   parameter HBMC_CH2_CFG_HBMC_CK_DIS_TO_SELF_RFSH              = 0,
   parameter HBMC_CH2_CFG_HBMC_SELF_RFSH_TO_VALID               = 0,
   parameter HBMC_CH2_CFG_HBMC_MIN_SELF_RFSH                    = 0,
   parameter HBMC_CH2_CFG_HBMC_RFSH_AB_TO_VALID                 = 0,
   parameter HBMC_CH2_CFG_HBMC_RFSH_PB_TO_RFSH_PB               = 0,
   parameter HBMC_CH2_CFG_HBMC_RFSH_PB_TO_VALID                 = 0,
   parameter HBMC_CH2_CFG_HBMC_TEMP000_RFSH_PERIOD              = 0,
   parameter HBMC_CH2_CFG_HBMC_TEMP001_RFSH_PERIOD              = 0,
   parameter HBMC_CH2_CFG_HBMC_TEMP011_RFSH_PERIOD              = 0,
   parameter HBMC_CH2_CFG_HBMC_TEMP010_RFSH_PERIOD              = 0,
   parameter HBMC_CH2_CFG_HBMC_TEMP110_RFSH_PERIOD              = 0,
   parameter HBMC_CH2_CFG_HBMC_TEMP111_RFSH_PERIOD              = 0,
   parameter HBMC_CH2_CFG_HBMC_TEMP101_RFSH_PERIOD              = 0,
   parameter HBMC_CH2_CFG_HBMC_TEMP100_RFSH_PERIOD              = 0,
   parameter HBMC_CH2_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET        = 0,
   parameter HBMC_CH2_CFG_HBMC_PCH_PB_TO_VALID                  = 0,
   parameter HBMC_CH2_CFG_HBMC_PCH_AB_TO_VALID                  = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_FIW_SHORT                    = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_ATI                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_ITI                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_ATA                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_ITA                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_ITA_DLY                      = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_ATP                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_ATR                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_ITR                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_ATW                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_ITW                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_PTA                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_WTI                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_RTA                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_WTA                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_ATA_DBG                      = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_ATI_DBG                      = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_ITA_DBG                      = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_ITI_DBG                      = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_RTRWTW_DBG                   = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_WTR_DBG                      = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_ATA_SBG                      = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_ATI_SBG                      = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_ITA_SBG                      = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_ITI_SBG                      = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_WTR_SBG                      = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_RTR_DSID                     = 0,
   parameter HBMC_CH2_CFG_PSEUDO_BL8_EN                         = "",
   parameter HBMC_CH2_CFG_CB_WREADY_GATE_EN                     = "",
   parameter HBMC_CH2_CFG_PC0_RDEN_ON                           = 0,
   parameter HBMC_CH2_CFG_PC1_RDEN_ON                           = 0,
   parameter HBMC_CH2_CFG_PC0_RDIE_ON                           = 0,
   parameter HBMC_CH2_CFG_PC1_RDIE_ON                           = 0,
   parameter HBMC_CH2_CFG_PC0_CMD2RD                            = 0,
   parameter HBMC_CH2_CFG_PC1_CMD2RD                            = 0,
   parameter HBMC_CH2_CFG_PC0_CMD2RDPAR                         = 0,
   parameter HBMC_CH2_CFG_PC1_CMD2RDPAR                         = 0,
   parameter HBMC_CH2_CFG_PC0_WDQS_ON                           = 0,
   parameter HBMC_CH2_CFG_PC1_WDQS_ON                           = 0,
   parameter HBMC_CH2_CFG_WCQ_HWM                               = 0,
   parameter HBMC_CH2_CFG_RFSH_POST_UPPER_LIMIT                 = 0,
   parameter HBMC_CH2_CFG_THROTTLE_EN                           = "",
   parameter HBMC_CH2_CFG_TEMP000_ON_TIME                       = 0,
   parameter HBMC_CH2_CFG_TEMP001_ON_TIME                       = 0,
   parameter HBMC_CH2_CFG_TEMP010_ON_TIME                       = 0,
   parameter HBMC_CH2_CFG_TEMP011_ON_TIME                       = 0,
   parameter HBMC_CH2_CFG_TEMP100_ON_TIME                       = 0,
   parameter HBMC_CH2_CFG_TEMP101_ON_TIME                       = 0,
   parameter HBMC_CH2_CFG_TEMP110_ON_TIME                       = 0,
   parameter HBMC_CH2_CFG_TEMP111_ON_TIME                       = 0,
   parameter HBMC_CH2_CFG_TEMP000_OFF_TIME                      = 0,
   parameter HBMC_CH2_CFG_TEMP001_OFF_TIME                      = 0,
   parameter HBMC_CH2_CFG_TEMP010_OFF_TIME                      = 0,
   parameter HBMC_CH2_CFG_TEMP011_OFF_TIME                      = 0,
   parameter HBMC_CH2_CFG_TEMP100_OFF_TIME                      = 0,
   parameter HBMC_CH2_CFG_TEMP101_OFF_TIME                      = 0,
   parameter HBMC_CH2_CFG_TEMP110_OFF_TIME                      = 0,
   parameter HBMC_CH2_CFG_TEMP111_OFF_TIME                      = 0,
   parameter HBMC_CH2_CFG_RMW_EN                                = "",
   parameter HBMC_CH2_CFG_POWER_DOWN_IDLE_THRESHOLD             = 0,
   parameter HBMC_CH2_CFG_SB_PRE_UPDATE_CYCLE                   = 0,
   parameter HBMC_CH2_CFG_HBMCC2HPTRDLY                         = 0,
   parameter HBMC_CH2_HBM_TCCDL_BL4                             = 0,
   parameter HBMC_CH2_HBM_TRTW                                  = 0,
   parameter HBMC_CH2_HBM_TFAW                                  = 0,
   parameter HBMC_CH2_HBM_TEAW                                  = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_FAW                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_RTI                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_RTW                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC0_RTRWTW_SBG                   = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_FAW                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_RTI                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_RTW                          = 0,
   parameter HBMC_CH2_CFG_HBMC_PC1_RTRWTW_SBG                   = 0,
   parameter HBMC_CH2_CFG_AWFIFO_RSVD_ENTRY                     = 0,
   parameter HBMC_CH2_CFG_ARFIFO_RSVD_ENTRY                     = 0,
   parameter HBMC_CH3_HBM_DEVICE                                = "",
   parameter HBMC_CH3_HBM_TRRDL                                 = 0,
   parameter HBMC_CH3_HBM_TRCDRD                                = 0,
   parameter HBMC_CH3_HBM_TRCDWR                                = 0,
   parameter HBMC_CH3_HBM_TRTPL_BL4                             = 0,
   parameter HBMC_CH3_HBM_TRTPS_BL4                             = 0,
   parameter HBMC_CH3_HBM_TRP                                   = 0,
   parameter HBMC_CH3_HBM_TCCDS_BL4                             = 0,
   parameter HBMC_CH3_HBM_TCCDR                                 = 0,
   parameter HBMC_CH3_HBM_TWR                                   = 0,
   parameter HBMC_CH3_HBM_TWTRL                                 = 0,
   parameter HBMC_CH3_HBM_TWTRS                                 = 0,
   parameter HBMC_CH3_HBM_TDQSS_MAX_PS                          = 0,
   parameter HBMC_CH3_HBM_TDQSS_MIN_PS                          = 0,
   parameter HBMC_CH3_HBM_TDQSCK_MAX_PS                         = 0,
   parameter HBMC_CH3_HBM_TDQSQ_MAX_PS                          = 0,
   parameter HBMC_CH3_HBM_PARAM_TYPE                            = "",
   parameter HBMC_CH3_RFSH_POLICY                               = "",
   parameter HBMC_CH3_HBM_TREFI                                 = 0,
   parameter HBMC_CH3_HBM_TCKSRE                                = 0,
   parameter HBMC_CH3_HBM_TCKSRX                                = 0,
   parameter HBMC_CH3_HBM_TXS                                   = 0,
   parameter HBMC_CH3_HBM_TCKESR                                = 0,
   parameter HBMC_CH3_HBM_TXP                                   = 0,
   parameter HBMC_CH3_HBM_TPD                                   = 0,
   parameter HBMC_CH3_CFG_HBMC_MODES                            = "",
   parameter HBMC_CH3_CORE_CLOCK_MHZ                            = 0,
   parameter HBMC_CH3_CORE_CLOCK_PS                             = 0,
   parameter HBMC_CH3_CFG_CHANNEL_EN                            = "",
   parameter HBMC_CH3_CFG_TR_ORDER                              = "",
   parameter HBMC_CH3_CFG_ADDR_ORDER                            = "",
   parameter HBMC_CH3_CFG_USER_RD_AP_POL                        = "",
   parameter HBMC_CH3_CFG_USER_WR_AP_POL                        = "",
   parameter HBMC_CH3_CFG_RID_DEPENDENCY_EN                     = "",
   parameter HBMC_CH3_CFG_HBMC_TX_BYPASS                        = "",
   parameter HBMC_CH3_CFG_HBMC_RX_BYPASS                        = "",
   parameter HBMC_CH3_CFG_P2HPEMUEN                             = 0,
   parameter HBMC_CH3_CFG_RMPTREN                               = "",
   parameter HBMC_CH3_CFG_RMPTRENDLY00                          = 0,
   parameter HBMC_CH3_CFG_RMPTRENDLY01                          = 0,
   parameter HBMC_CH3_CFG_RMPTRENDLY02                          = 0,
   parameter HBMC_CH3_CFG_RMPTRENDLY03                          = 0,
   parameter HBMC_CH3_CFG_RMPTRENDLY04                          = 0,
   parameter HBMC_CH3_HBM_TRAS                                  = 0,
   parameter HBMC_CH3_HBM_TRRDS                                 = 0,
   parameter HBMC_CH3_HBMC_OFFSET                               = 0,
   parameter HBMC_CH3_HBMC_RATE_VALUE                           = "",
   parameter HBMC_CH3_HBM_CLOCK_MHZ                             = 0,
   parameter HBMC_CH3_HBM_CLOCK_PS                              = 0,
   parameter HBMC_CH3_RFSH_MODE                                 = "",
   parameter HBMC_CH3_HBM_TRFC                                  = 0,
   parameter HBMC_CH3_DATA_WIDTH_MODE                           = "",
   parameter HBMC_CH3_EXT_RDIE                                  = 0,
   parameter HBMC_CH3_TEMP000_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH3_TEMP001_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH3_TEMP010_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH3_TEMP011_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH3_TEMP100_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH3_TEMP101_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH3_TEMP110_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH3_TEMP111_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH3_CORE_CLK_MODE                             = "",
   parameter HBMC_CH3_CFG_HBMC_BL                               = 0,
   parameter HBMC_CH3_USER_STRB_EN                              = "",
   parameter HBMC_CH3_CFG_TBHMCRSTMIN                           = 0,
   parameter HBMC_CH3_CFG_RESET_COUNT                           = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_WL                           = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_RL                           = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_WL                           = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_RL                           = 0,
   parameter HBMC_CH3_CFG_POSTCAL_STATE                         = "",
   parameter HBMC_CH3_CFG_UFIC2PDLY                             = 0,
   parameter HBMC_CH3_CFG_UFIP2CDLY                             = 0,
   parameter HBMC_CH3_CFG_CB_RMW_RD_IDLE_WAIT_EN                = "",
   parameter HBMC_CH3_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN             = "",
   parameter HBMC_CH3_CFG_SB_POST_UPDATE_CYCLE                  = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_SCR_SEEDSEL                  = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_SCR_EN                       = "",
   parameter HBMC_CH3_CFG_HBMC_RFSH_PB_BURST_GAP                = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_SCR_SEEDSEL                  = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_SCR_EN                       = "",
   parameter HBMC_CH3_CFG_FLIP_MODE                             = "",
   parameter HBMC_CH3_CFG_DENSITY                               = 0,
   parameter HBMC_CH3_CFG_USER_DATA_WIDTH                       = "",
   parameter HBMC_CH3_CFG_CB_BREADY_BYPASS_EN                   = "",
   parameter HBMC_CH3_CFG_CB_RREADY_BYPASS_EN                   = "",
   parameter HBMC_CH3_CFG_CB_RVALID_GATE_EN                     = "",
   parameter HBMC_CH3_CFG_CB_BVALID_GATE_EN                     = "",
   parameter HBMC_CH3_CFG_ADDRCHNLMUXEN                         = "",
   parameter HBMC_CH3_CFG_AXI_CMD_DEMUX_EN                      = "",
   parameter HBMC_CH3_CFG_PC0_MAJOR_MODE_UPDATE_CNT             = "",
   parameter HBMC_CH3_CFG_PC1_MAJOR_MODE_UPDATE_CNT             = "",
   parameter HBMC_CH3_CFG_RCQ_AGE_LIMIT                         = 0,
   parameter HBMC_CH3_CFG_RDB_RSVD_ENTRY                        = 0,
   parameter HBMC_CH3_CFG_RD_STRB_IDLE_THRESHOLD                = 0,
   parameter HBMC_CH3_CFG_PC0_CMD2RDEN                          = 0,
   parameter HBMC_CH3_CFG_PC1_CMD2RDEN                          = 0,
   parameter HBMC_CH3_CFG_PC0_CMD2RDIE                          = 0,
   parameter HBMC_CH3_CFG_PC1_CMD2RDIE                          = 0,
   parameter HBMC_CH3_CFG_PC0_DATAOE_ON                         = 0,
   parameter HBMC_CH3_CFG_PC1_DATAOE_ON                         = 0,
   parameter HBMC_CH3_CFG_PC0_CMD2DATA                          = 0,
   parameter HBMC_CH3_CFG_PC1_CMD2DATA                          = 0,
   parameter HBMC_CH3_CFG_WDB_RSVD_ENTRY                        = 0,
   parameter HBMC_CH3_CFG_AWDB_RSVD_ENTRY                       = 0,
   parameter HBMC_CH3_CFG_WCQ_BURST_THRESHOLD                   = 0,
   parameter HBMC_CH3_CFG_WCQ_LWM                               = 0,
   parameter HBMC_CH3_CFG_WCQ_TIMEOUT_THRESHOLD                 = 0,
   parameter HBMC_CH3_CFG_PC0_MAJOR_MODE_UPDATE_CFG             = "",
   parameter HBMC_CH3_CFG_PC1_MAJOR_MODE_UPDATE_CFG             = "",
   parameter HBMC_CH3_CFG_PC0_CMD2WDQS                          = 0,
   parameter HBMC_CH3_CFG_PC1_CMD2WDQS                          = 0,
   parameter HBMC_CH3_CFG_PC0_CMD2DATAOE                        = 0,
   parameter HBMC_CH3_CFG_PC1_CMD2DATAOE                        = 0,
   parameter HBMC_CH3_CFG_CB_MAJOR_MODE_EN                      = "",
   parameter HBMC_CH3_CFG_CB_STRICT_MAJOR_MODE_EN               = "",
   parameter HBMC_CH3_CFG_RFSH_ALL_EN                           = "",
   parameter HBMC_CH3_CFG_RFSH_PB_EN                            = "",
   parameter HBMC_CH3_CFG_USER_RFSH_PB_EN                       = "",
   parameter HBMC_CH3_CFG_RFSH_AB_TO_PB_EN                      = "",
   parameter HBMC_CH3_CFG_CB_TEMP_RFSH_FILTER_EN                = "",
   parameter HBMC_CH3_CFG_RFSH_POST_LOWER_LIMIT                 = 0,
   parameter HBMC_CH3_CFG_RFSH_PRE_UPPER_LIMIT                  = 0,
   parameter HBMC_CH3_CFG_RFSH_IDLE_THRESHOLD                   = 0,
   parameter HBMC_CH3_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH3_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH3_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH3_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH3_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH3_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH3_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH3_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH3_CFG_TEMP_FILTER_EN                        = "",
   parameter HBMC_CH3_CFG_CATTRIP_FILTER_EN                     = "",
   parameter HBMC_CH3_CFG_CB_BYPASS_CATTRIP                     = "",
   parameter HBMC_CH3_CFG_CB_TEMP_SELECT                        = "",
   parameter HBMC_CH3_CFG_F2C_TEMP_UPDATE                       = "",
   parameter HBMC_CH3_CFG_F2C_TEMP                              = 0,
   parameter HBMC_CH3_CFG_ADDR_SCR                              = "",
   parameter HBMC_CH3_CFG_ADDR_SPRD                             = "",
   parameter HBMC_CH3_CFG_CB_RD_COL_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH3_CFG_CB_WR_COL_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH3_CFG_CB_RD_ROW_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH3_CFG_CB_WR_ROW_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH3_CFG_CB_DEPENDENCY_MODE                    = "",
   parameter HBMC_CH3_CFG_MECC_EN                               = "",
   parameter HBMC_CH3_CFG_CA_PAR_EN                             = "",
   parameter HBMC_CH3_CFG_WR_PAR_EN                             = "",
   parameter HBMC_CH3_CFG_RD_PAR_EN                             = "",
   parameter HBMC_CH3_CFG_WR_DM_EN                              = "",
   parameter HBMC_CH3_CFG_RD_DM_EN                              = "",
   parameter HBMC_CH3_CFG_POWER_DOWN_EN                         = "",
   parameter HBMC_CH3_CFG_POWER_DOWN_CK_DIS_EN                  = "",
   parameter HBMC_CH3_CFG_AUTO_RD_POWER_DOWN_EXIT_EN            = "",
   parameter HBMC_CH3_CFG_AUTO_WR_POWER_DOWN_EXIT_EN            = "",
   parameter HBMC_CH3_CFG_AUTO_RD_SELF_RFSH_EXIT_EN             = "",
   parameter HBMC_CH3_CFG_AUTO_WR_SELF_RFSH_EXIT_EN             = "",
   parameter HBMC_CH3_CFG_SELF_RFSH_CK_DIS_EN                   = "",
   parameter HBMC_CH3_CFG_SELF_RFSH_EN                          = "",
   parameter HBMC_CH3_H0_FR_CLK_STCFG_EN                        = "",
   parameter HBMC_CH3_CFG_SB_PRE_STALL_CYCLE                    = 0,
   parameter HBMC_CH3_CFG_SB_POST_STALL_CYCLE                   = 0,
   parameter HBMC_CH3_CFG_HBMC_CORECLK_PROG_DELAY1              = 0,
   parameter HBMC_CH3_CFG_HBMC_CORECLK_PROG_DELAY2              = 0,
   parameter HBMC_CH3_CFG_HBMCPTRENSYNCSEL                      = "",
   parameter HBMC_CH3_CFG_UB48MODE                              = "",
   parameter HBMC_CH3_CFG_HBMCH2CPTRSTART                       = 0,
   parameter HBMC_CH3_CFG_DWORD_LPBKEN                          = "",
   parameter HBMC_CH3_CFG_AWORD_LPBEN                           = "",
   parameter HBMC_CH3_CFG_DWORD_LPBKSEL                         = "",
   parameter HBMC_CH3_CFG_AWORD_LPBKSEL                         = 0,
   parameter HBMC_CH3_CFG_OBSGRPSEL                             = 0,
   parameter HBMC_CH3_CFG_OBSSIGSEL                             = 0,
   parameter HBMC_CH3_CFG_MEM_MCE                               = "",
   parameter HBMC_CH3_CFG_MEM_WA                                = 0,
   parameter HBMC_CH3_CFG_MEM_RMCE                              = 0,
   parameter HBMC_CH3_CFG_MEM_WMCE                              = 0,
   parameter HBMC_CH3_CFG_MEM_WPULSE                            = 0,
   parameter HBMC_CH3_CFG_SRAM_ECC_ENABLE                       = "",
   parameter HBMC_CH3_CFG_PC0_SRAM_INJD                         = "",
   parameter HBMC_CH3_CFG_PC0_SRAM_INJS                         = "",
   parameter HBMC_CH3_CFG_PC1_SRAM_INJD                         = "",
   parameter HBMC_CH3_CFG_PC1_SRAM_INJS                         = "",
   parameter HBMC_CH3_CFG_SRAM_SERRINTEN                        = "",
   parameter HBMC_CH3_CFG_SRAM_SLVERR_DIS                       = "",
   parameter HBMC_CH3_MMR_USER_TRIGGER                          = "",
   parameter HBMC_CH3_MMR_USER_RDWR                             = "",
   parameter HBMC_CH3_MMR_USER_BYTEENABLE                       = 0,
   parameter HBMC_CH3_MMR_USER_ADDR                             = 0,
   parameter HBMC_CH3_MMR_USER_WRDATA                           = 0,
   parameter HBMC_CH3_MMR_SBOWN_REQ                             = "",
   parameter HBMC_CH3_MMR_SBOWN_DELAY                           = 0,
   parameter HBMC_CH3_CFG_SKETCH1                               = 0,
   parameter HBMC_CH3_CFG_SKETCH2                               = 0,
   parameter HBMC_CH3_CFG_TST_PATTERN                           = 0,
   parameter HBMC_CH3_CFG_TST_START_ADDR                        = 0,
   parameter HBMC_CH3_CFG_TST_BURST_LEN                         = 0,
   parameter HBMC_CH3_CFG_TST_GEN_CMD                           = 0,
   parameter HBMC_CH3_CFG_AXI_TRAFFIC_SEL                       = "",
   parameter HBMC_CH3_CFG_TST_PC_SEL                            = "",
   parameter HBMC_CH3_CFG_TST_TRIGGER                           = "",
   parameter HBMC_CH3_CFG_TST_TIME_OUT                          = 0,
   parameter HBMC_CH3_HBMC_RATE                                 = 0,
   parameter HBMC_CH3_HBM_TRFCSB                                = 0,
   parameter HBMC_CH3_HBM_TRREFD                                = 0,
   parameter HBMC_CH3_UFI_TRDEN                                 = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_WTP                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_WTP                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_ITP                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_ITP                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_RTP                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_RTP                          = 0,
   parameter HBMC_CH3_CFG_PAR_LAT                               = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_FIW_SHORT                    = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_ATI                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_ITI                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_ATA                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_ITA                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_ITA_DLY                      = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_ATP                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_ATR                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_ITR                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_ATW                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_ITW                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_PTA                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_WTI                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_RTA                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_WTA                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_ATA_DBG                      = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_ATI_DBG                      = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_ITA_DBG                      = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_ITI_DBG                      = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_RTRWTW_DBG                   = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_WTR_DBG                      = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_ATA_SBG                      = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_ATI_SBG                      = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_ITA_SBG                      = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_ITI_SBG                      = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_WTR_SBG                      = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_RTR_DSID                     = 0,
   parameter HBMC_CH3_CFG_HBMC_POWER_DOWN_TO_CK_DIS             = 0,
   parameter HBMC_CH3_CFG_HBMC_CK_DIS_TO_POWER_DOWN             = 0,
   parameter HBMC_CH3_CFG_HBMC_MIN_POWER_DOWN                   = 0,
   parameter HBMC_CH3_CFG_HBMC_POWER_DOWN_TO_VALID              = 0,
   parameter HBMC_CH3_CFG_HBMC_SELF_RFSH_TO_CK_DIS              = 0,
   parameter HBMC_CH3_CFG_HBMC_CK_DIS_TO_SELF_RFSH              = 0,
   parameter HBMC_CH3_CFG_HBMC_SELF_RFSH_TO_VALID               = 0,
   parameter HBMC_CH3_CFG_HBMC_MIN_SELF_RFSH                    = 0,
   parameter HBMC_CH3_CFG_HBMC_RFSH_AB_TO_VALID                 = 0,
   parameter HBMC_CH3_CFG_HBMC_RFSH_PB_TO_RFSH_PB               = 0,
   parameter HBMC_CH3_CFG_HBMC_RFSH_PB_TO_VALID                 = 0,
   parameter HBMC_CH3_CFG_HBMC_TEMP000_RFSH_PERIOD              = 0,
   parameter HBMC_CH3_CFG_HBMC_TEMP001_RFSH_PERIOD              = 0,
   parameter HBMC_CH3_CFG_HBMC_TEMP011_RFSH_PERIOD              = 0,
   parameter HBMC_CH3_CFG_HBMC_TEMP010_RFSH_PERIOD              = 0,
   parameter HBMC_CH3_CFG_HBMC_TEMP110_RFSH_PERIOD              = 0,
   parameter HBMC_CH3_CFG_HBMC_TEMP111_RFSH_PERIOD              = 0,
   parameter HBMC_CH3_CFG_HBMC_TEMP101_RFSH_PERIOD              = 0,
   parameter HBMC_CH3_CFG_HBMC_TEMP100_RFSH_PERIOD              = 0,
   parameter HBMC_CH3_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET        = 0,
   parameter HBMC_CH3_CFG_HBMC_PCH_PB_TO_VALID                  = 0,
   parameter HBMC_CH3_CFG_HBMC_PCH_AB_TO_VALID                  = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_FIW_SHORT                    = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_ATI                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_ITI                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_ATA                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_ITA                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_ITA_DLY                      = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_ATP                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_ATR                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_ITR                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_ATW                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_ITW                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_PTA                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_WTI                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_RTA                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_WTA                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_ATA_DBG                      = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_ATI_DBG                      = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_ITA_DBG                      = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_ITI_DBG                      = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_RTRWTW_DBG                   = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_WTR_DBG                      = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_ATA_SBG                      = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_ATI_SBG                      = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_ITA_SBG                      = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_ITI_SBG                      = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_WTR_SBG                      = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_RTR_DSID                     = 0,
   parameter HBMC_CH3_CFG_PSEUDO_BL8_EN                         = "",
   parameter HBMC_CH3_CFG_CB_WREADY_GATE_EN                     = "",
   parameter HBMC_CH3_CFG_PC0_RDEN_ON                           = 0,
   parameter HBMC_CH3_CFG_PC1_RDEN_ON                           = 0,
   parameter HBMC_CH3_CFG_PC0_RDIE_ON                           = 0,
   parameter HBMC_CH3_CFG_PC1_RDIE_ON                           = 0,
   parameter HBMC_CH3_CFG_PC0_CMD2RD                            = 0,
   parameter HBMC_CH3_CFG_PC1_CMD2RD                            = 0,
   parameter HBMC_CH3_CFG_PC0_CMD2RDPAR                         = 0,
   parameter HBMC_CH3_CFG_PC1_CMD2RDPAR                         = 0,
   parameter HBMC_CH3_CFG_PC0_WDQS_ON                           = 0,
   parameter HBMC_CH3_CFG_PC1_WDQS_ON                           = 0,
   parameter HBMC_CH3_CFG_WCQ_HWM                               = 0,
   parameter HBMC_CH3_CFG_RFSH_POST_UPPER_LIMIT                 = 0,
   parameter HBMC_CH3_CFG_THROTTLE_EN                           = "",
   parameter HBMC_CH3_CFG_TEMP000_ON_TIME                       = 0,
   parameter HBMC_CH3_CFG_TEMP001_ON_TIME                       = 0,
   parameter HBMC_CH3_CFG_TEMP010_ON_TIME                       = 0,
   parameter HBMC_CH3_CFG_TEMP011_ON_TIME                       = 0,
   parameter HBMC_CH3_CFG_TEMP100_ON_TIME                       = 0,
   parameter HBMC_CH3_CFG_TEMP101_ON_TIME                       = 0,
   parameter HBMC_CH3_CFG_TEMP110_ON_TIME                       = 0,
   parameter HBMC_CH3_CFG_TEMP111_ON_TIME                       = 0,
   parameter HBMC_CH3_CFG_TEMP000_OFF_TIME                      = 0,
   parameter HBMC_CH3_CFG_TEMP001_OFF_TIME                      = 0,
   parameter HBMC_CH3_CFG_TEMP010_OFF_TIME                      = 0,
   parameter HBMC_CH3_CFG_TEMP011_OFF_TIME                      = 0,
   parameter HBMC_CH3_CFG_TEMP100_OFF_TIME                      = 0,
   parameter HBMC_CH3_CFG_TEMP101_OFF_TIME                      = 0,
   parameter HBMC_CH3_CFG_TEMP110_OFF_TIME                      = 0,
   parameter HBMC_CH3_CFG_TEMP111_OFF_TIME                      = 0,
   parameter HBMC_CH3_CFG_RMW_EN                                = "",
   parameter HBMC_CH3_CFG_POWER_DOWN_IDLE_THRESHOLD             = 0,
   parameter HBMC_CH3_CFG_SB_PRE_UPDATE_CYCLE                   = 0,
   parameter HBMC_CH3_CFG_HBMCC2HPTRDLY                         = 0,
   parameter HBMC_CH3_HBM_TCCDL_BL4                             = 0,
   parameter HBMC_CH3_HBM_TRTW                                  = 0,
   parameter HBMC_CH3_HBM_TFAW                                  = 0,
   parameter HBMC_CH3_HBM_TEAW                                  = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_FAW                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_RTI                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_RTW                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC0_RTRWTW_SBG                   = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_FAW                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_RTI                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_RTW                          = 0,
   parameter HBMC_CH3_CFG_HBMC_PC1_RTRWTW_SBG                   = 0,
   parameter HBMC_CH3_CFG_AWFIFO_RSVD_ENTRY                     = 0,
   parameter HBMC_CH3_CFG_ARFIFO_RSVD_ENTRY                     = 0,
   parameter HBMC_CH4_HBM_DEVICE                                = "",
   parameter HBMC_CH4_HBM_TRRDL                                 = 0,
   parameter HBMC_CH4_HBM_TRCDRD                                = 0,
   parameter HBMC_CH4_HBM_TRCDWR                                = 0,
   parameter HBMC_CH4_HBM_TRTPL_BL4                             = 0,
   parameter HBMC_CH4_HBM_TRTPS_BL4                             = 0,
   parameter HBMC_CH4_HBM_TRP                                   = 0,
   parameter HBMC_CH4_HBM_TCCDS_BL4                             = 0,
   parameter HBMC_CH4_HBM_TCCDR                                 = 0,
   parameter HBMC_CH4_HBM_TWR                                   = 0,
   parameter HBMC_CH4_HBM_TWTRL                                 = 0,
   parameter HBMC_CH4_HBM_TWTRS                                 = 0,
   parameter HBMC_CH4_HBM_TDQSS_MAX_PS                          = 0,
   parameter HBMC_CH4_HBM_TDQSS_MIN_PS                          = 0,
   parameter HBMC_CH4_HBM_TDQSCK_MAX_PS                         = 0,
   parameter HBMC_CH4_HBM_TDQSQ_MAX_PS                          = 0,
   parameter HBMC_CH4_HBM_PARAM_TYPE                            = "",
   parameter HBMC_CH4_RFSH_POLICY                               = "",
   parameter HBMC_CH4_HBM_TREFI                                 = 0,
   parameter HBMC_CH4_HBM_TCKSRE                                = 0,
   parameter HBMC_CH4_HBM_TCKSRX                                = 0,
   parameter HBMC_CH4_HBM_TXS                                   = 0,
   parameter HBMC_CH4_HBM_TCKESR                                = 0,
   parameter HBMC_CH4_HBM_TXP                                   = 0,
   parameter HBMC_CH4_HBM_TPD                                   = 0,
   parameter HBMC_CH4_CFG_HBMC_MODES                            = "",
   parameter HBMC_CH4_CORE_CLOCK_MHZ                            = 0,
   parameter HBMC_CH4_CORE_CLOCK_PS                             = 0,
   parameter HBMC_CH4_CFG_CHANNEL_EN                            = "",
   parameter HBMC_CH4_CFG_TR_ORDER                              = "",
   parameter HBMC_CH4_CFG_ADDR_ORDER                            = "",
   parameter HBMC_CH4_CFG_USER_RD_AP_POL                        = "",
   parameter HBMC_CH4_CFG_USER_WR_AP_POL                        = "",
   parameter HBMC_CH4_CFG_RID_DEPENDENCY_EN                     = "",
   parameter HBMC_CH4_CFG_HBMC_TX_BYPASS                        = "",
   parameter HBMC_CH4_CFG_HBMC_RX_BYPASS                        = "",
   parameter HBMC_CH4_CFG_P2HPEMUEN                             = 0,
   parameter HBMC_CH4_CFG_RMPTREN                               = "",
   parameter HBMC_CH4_CFG_RMPTRENDLY00                          = 0,
   parameter HBMC_CH4_CFG_RMPTRENDLY01                          = 0,
   parameter HBMC_CH4_CFG_RMPTRENDLY02                          = 0,
   parameter HBMC_CH4_CFG_RMPTRENDLY03                          = 0,
   parameter HBMC_CH4_CFG_RMPTRENDLY04                          = 0,
   parameter HBMC_CH4_HBM_TRAS                                  = 0,
   parameter HBMC_CH4_HBM_TRRDS                                 = 0,
   parameter HBMC_CH4_HBMC_OFFSET                               = 0,
   parameter HBMC_CH4_HBMC_RATE_VALUE                           = "",
   parameter HBMC_CH4_HBM_CLOCK_MHZ                             = 0,
   parameter HBMC_CH4_HBM_CLOCK_PS                              = 0,
   parameter HBMC_CH4_RFSH_MODE                                 = "",
   parameter HBMC_CH4_HBM_TRFC                                  = 0,
   parameter HBMC_CH4_DATA_WIDTH_MODE                           = "",
   parameter HBMC_CH4_EXT_RDIE                                  = 0,
   parameter HBMC_CH4_TEMP000_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH4_TEMP001_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH4_TEMP010_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH4_TEMP011_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH4_TEMP100_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH4_TEMP101_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH4_TEMP110_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH4_TEMP111_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH4_CORE_CLK_MODE                             = "",
   parameter HBMC_CH4_CFG_HBMC_BL                               = 0,
   parameter HBMC_CH4_USER_STRB_EN                              = "",
   parameter HBMC_CH4_CFG_TBHMCRSTMIN                           = 0,
   parameter HBMC_CH4_CFG_RESET_COUNT                           = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_WL                           = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_RL                           = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_WL                           = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_RL                           = 0,
   parameter HBMC_CH4_CFG_POSTCAL_STATE                         = "",
   parameter HBMC_CH4_CFG_UFIC2PDLY                             = 0,
   parameter HBMC_CH4_CFG_UFIP2CDLY                             = 0,
   parameter HBMC_CH4_CFG_CB_RMW_RD_IDLE_WAIT_EN                = "",
   parameter HBMC_CH4_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN             = "",
   parameter HBMC_CH4_CFG_SB_POST_UPDATE_CYCLE                  = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_SCR_SEEDSEL                  = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_SCR_EN                       = "",
   parameter HBMC_CH4_CFG_HBMC_RFSH_PB_BURST_GAP                = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_SCR_SEEDSEL                  = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_SCR_EN                       = "",
   parameter HBMC_CH4_CFG_FLIP_MODE                             = "",
   parameter HBMC_CH4_CFG_DENSITY                               = 0,
   parameter HBMC_CH4_CFG_USER_DATA_WIDTH                       = "",
   parameter HBMC_CH4_CFG_CB_BREADY_BYPASS_EN                   = "",
   parameter HBMC_CH4_CFG_CB_RREADY_BYPASS_EN                   = "",
   parameter HBMC_CH4_CFG_CB_RVALID_GATE_EN                     = "",
   parameter HBMC_CH4_CFG_CB_BVALID_GATE_EN                     = "",
   parameter HBMC_CH4_CFG_ADDRCHNLMUXEN                         = "",
   parameter HBMC_CH4_CFG_AXI_CMD_DEMUX_EN                      = "",
   parameter HBMC_CH4_CFG_PC0_MAJOR_MODE_UPDATE_CNT             = "",
   parameter HBMC_CH4_CFG_PC1_MAJOR_MODE_UPDATE_CNT             = "",
   parameter HBMC_CH4_CFG_RCQ_AGE_LIMIT                         = 0,
   parameter HBMC_CH4_CFG_RDB_RSVD_ENTRY                        = 0,
   parameter HBMC_CH4_CFG_RD_STRB_IDLE_THRESHOLD                = 0,
   parameter HBMC_CH4_CFG_PC0_CMD2RDEN                          = 0,
   parameter HBMC_CH4_CFG_PC1_CMD2RDEN                          = 0,
   parameter HBMC_CH4_CFG_PC0_CMD2RDIE                          = 0,
   parameter HBMC_CH4_CFG_PC1_CMD2RDIE                          = 0,
   parameter HBMC_CH4_CFG_PC0_DATAOE_ON                         = 0,
   parameter HBMC_CH4_CFG_PC1_DATAOE_ON                         = 0,
   parameter HBMC_CH4_CFG_PC0_CMD2DATA                          = 0,
   parameter HBMC_CH4_CFG_PC1_CMD2DATA                          = 0,
   parameter HBMC_CH4_CFG_WDB_RSVD_ENTRY                        = 0,
   parameter HBMC_CH4_CFG_AWDB_RSVD_ENTRY                       = 0,
   parameter HBMC_CH4_CFG_WCQ_BURST_THRESHOLD                   = 0,
   parameter HBMC_CH4_CFG_WCQ_LWM                               = 0,
   parameter HBMC_CH4_CFG_WCQ_TIMEOUT_THRESHOLD                 = 0,
   parameter HBMC_CH4_CFG_PC0_MAJOR_MODE_UPDATE_CFG             = "",
   parameter HBMC_CH4_CFG_PC1_MAJOR_MODE_UPDATE_CFG             = "",
   parameter HBMC_CH4_CFG_PC0_CMD2WDQS                          = 0,
   parameter HBMC_CH4_CFG_PC1_CMD2WDQS                          = 0,
   parameter HBMC_CH4_CFG_PC0_CMD2DATAOE                        = 0,
   parameter HBMC_CH4_CFG_PC1_CMD2DATAOE                        = 0,
   parameter HBMC_CH4_CFG_CB_MAJOR_MODE_EN                      = "",
   parameter HBMC_CH4_CFG_CB_STRICT_MAJOR_MODE_EN               = "",
   parameter HBMC_CH4_CFG_RFSH_ALL_EN                           = "",
   parameter HBMC_CH4_CFG_RFSH_PB_EN                            = "",
   parameter HBMC_CH4_CFG_USER_RFSH_PB_EN                       = "",
   parameter HBMC_CH4_CFG_RFSH_AB_TO_PB_EN                      = "",
   parameter HBMC_CH4_CFG_CB_TEMP_RFSH_FILTER_EN                = "",
   parameter HBMC_CH4_CFG_RFSH_POST_LOWER_LIMIT                 = 0,
   parameter HBMC_CH4_CFG_RFSH_PRE_UPPER_LIMIT                  = 0,
   parameter HBMC_CH4_CFG_RFSH_IDLE_THRESHOLD                   = 0,
   parameter HBMC_CH4_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH4_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH4_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH4_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH4_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH4_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH4_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH4_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH4_CFG_TEMP_FILTER_EN                        = "",
   parameter HBMC_CH4_CFG_CATTRIP_FILTER_EN                     = "",
   parameter HBMC_CH4_CFG_CB_BYPASS_CATTRIP                     = "",
   parameter HBMC_CH4_CFG_CB_TEMP_SELECT                        = "",
   parameter HBMC_CH4_CFG_F2C_TEMP_UPDATE                       = "",
   parameter HBMC_CH4_CFG_F2C_TEMP                              = 0,
   parameter HBMC_CH4_CFG_ADDR_SCR                              = "",
   parameter HBMC_CH4_CFG_ADDR_SPRD                             = "",
   parameter HBMC_CH4_CFG_CB_RD_COL_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH4_CFG_CB_WR_COL_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH4_CFG_CB_RD_ROW_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH4_CFG_CB_WR_ROW_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH4_CFG_CB_DEPENDENCY_MODE                    = "",
   parameter HBMC_CH4_CFG_MECC_EN                               = "",
   parameter HBMC_CH4_CFG_CA_PAR_EN                             = "",
   parameter HBMC_CH4_CFG_WR_PAR_EN                             = "",
   parameter HBMC_CH4_CFG_RD_PAR_EN                             = "",
   parameter HBMC_CH4_CFG_WR_DM_EN                              = "",
   parameter HBMC_CH4_CFG_RD_DM_EN                              = "",
   parameter HBMC_CH4_CFG_POWER_DOWN_EN                         = "",
   parameter HBMC_CH4_CFG_POWER_DOWN_CK_DIS_EN                  = "",
   parameter HBMC_CH4_CFG_AUTO_RD_POWER_DOWN_EXIT_EN            = "",
   parameter HBMC_CH4_CFG_AUTO_WR_POWER_DOWN_EXIT_EN            = "",
   parameter HBMC_CH4_CFG_AUTO_RD_SELF_RFSH_EXIT_EN             = "",
   parameter HBMC_CH4_CFG_AUTO_WR_SELF_RFSH_EXIT_EN             = "",
   parameter HBMC_CH4_CFG_SELF_RFSH_CK_DIS_EN                   = "",
   parameter HBMC_CH4_CFG_SELF_RFSH_EN                          = "",
   parameter HBMC_CH4_H0_FR_CLK_STCFG_EN                        = "",
   parameter HBMC_CH4_CFG_SB_PRE_STALL_CYCLE                    = 0,
   parameter HBMC_CH4_CFG_SB_POST_STALL_CYCLE                   = 0,
   parameter HBMC_CH4_CFG_HBMC_CORECLK_PROG_DELAY1              = 0,
   parameter HBMC_CH4_CFG_HBMC_CORECLK_PROG_DELAY2              = 0,
   parameter HBMC_CH4_CFG_HBMCPTRENSYNCSEL                      = "",
   parameter HBMC_CH4_CFG_UB48MODE                              = "",
   parameter HBMC_CH4_CFG_HBMCH2CPTRSTART                       = 0,
   parameter HBMC_CH4_CFG_DWORD_LPBKEN                          = "",
   parameter HBMC_CH4_CFG_AWORD_LPBEN                           = "",
   parameter HBMC_CH4_CFG_DWORD_LPBKSEL                         = "",
   parameter HBMC_CH4_CFG_AWORD_LPBKSEL                         = 0,
   parameter HBMC_CH4_CFG_OBSGRPSEL                             = 0,
   parameter HBMC_CH4_CFG_OBSSIGSEL                             = 0,
   parameter HBMC_CH4_CFG_MEM_MCE                               = "",
   parameter HBMC_CH4_CFG_MEM_WA                                = 0,
   parameter HBMC_CH4_CFG_MEM_RMCE                              = 0,
   parameter HBMC_CH4_CFG_MEM_WMCE                              = 0,
   parameter HBMC_CH4_CFG_MEM_WPULSE                            = 0,
   parameter HBMC_CH4_CFG_SRAM_ECC_ENABLE                       = "",
   parameter HBMC_CH4_CFG_PC0_SRAM_INJD                         = "",
   parameter HBMC_CH4_CFG_PC0_SRAM_INJS                         = "",
   parameter HBMC_CH4_CFG_PC1_SRAM_INJD                         = "",
   parameter HBMC_CH4_CFG_PC1_SRAM_INJS                         = "",
   parameter HBMC_CH4_CFG_SRAM_SERRINTEN                        = "",
   parameter HBMC_CH4_CFG_SRAM_SLVERR_DIS                       = "",
   parameter HBMC_CH4_MMR_USER_TRIGGER                          = "",
   parameter HBMC_CH4_MMR_USER_RDWR                             = "",
   parameter HBMC_CH4_MMR_USER_BYTEENABLE                       = 0,
   parameter HBMC_CH4_MMR_USER_ADDR                             = 0,
   parameter HBMC_CH4_MMR_USER_WRDATA                           = 0,
   parameter HBMC_CH4_MMR_SBOWN_REQ                             = "",
   parameter HBMC_CH4_MMR_SBOWN_DELAY                           = 0,
   parameter HBMC_CH4_CFG_SKETCH1                               = 0,
   parameter HBMC_CH4_CFG_SKETCH2                               = 0,
   parameter HBMC_CH4_CFG_TST_PATTERN                           = 0,
   parameter HBMC_CH4_CFG_TST_START_ADDR                        = 0,
   parameter HBMC_CH4_CFG_TST_BURST_LEN                         = 0,
   parameter HBMC_CH4_CFG_TST_GEN_CMD                           = 0,
   parameter HBMC_CH4_CFG_AXI_TRAFFIC_SEL                       = "",
   parameter HBMC_CH4_CFG_TST_PC_SEL                            = "",
   parameter HBMC_CH4_CFG_TST_TRIGGER                           = "",
   parameter HBMC_CH4_CFG_TST_TIME_OUT                          = 0,
   parameter HBMC_CH4_HBMC_RATE                                 = 0,
   parameter HBMC_CH4_HBM_TRFCSB                                = 0,
   parameter HBMC_CH4_HBM_TRREFD                                = 0,
   parameter HBMC_CH4_UFI_TRDEN                                 = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_WTP                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_WTP                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_ITP                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_ITP                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_RTP                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_RTP                          = 0,
   parameter HBMC_CH4_CFG_PAR_LAT                               = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_FIW_SHORT                    = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_ATI                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_ITI                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_ATA                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_ITA                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_ITA_DLY                      = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_ATP                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_ATR                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_ITR                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_ATW                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_ITW                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_PTA                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_WTI                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_RTA                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_WTA                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_ATA_DBG                      = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_ATI_DBG                      = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_ITA_DBG                      = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_ITI_DBG                      = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_RTRWTW_DBG                   = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_WTR_DBG                      = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_ATA_SBG                      = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_ATI_SBG                      = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_ITA_SBG                      = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_ITI_SBG                      = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_WTR_SBG                      = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_RTR_DSID                     = 0,
   parameter HBMC_CH4_CFG_HBMC_POWER_DOWN_TO_CK_DIS             = 0,
   parameter HBMC_CH4_CFG_HBMC_CK_DIS_TO_POWER_DOWN             = 0,
   parameter HBMC_CH4_CFG_HBMC_MIN_POWER_DOWN                   = 0,
   parameter HBMC_CH4_CFG_HBMC_POWER_DOWN_TO_VALID              = 0,
   parameter HBMC_CH4_CFG_HBMC_SELF_RFSH_TO_CK_DIS              = 0,
   parameter HBMC_CH4_CFG_HBMC_CK_DIS_TO_SELF_RFSH              = 0,
   parameter HBMC_CH4_CFG_HBMC_SELF_RFSH_TO_VALID               = 0,
   parameter HBMC_CH4_CFG_HBMC_MIN_SELF_RFSH                    = 0,
   parameter HBMC_CH4_CFG_HBMC_RFSH_AB_TO_VALID                 = 0,
   parameter HBMC_CH4_CFG_HBMC_RFSH_PB_TO_RFSH_PB               = 0,
   parameter HBMC_CH4_CFG_HBMC_RFSH_PB_TO_VALID                 = 0,
   parameter HBMC_CH4_CFG_HBMC_TEMP000_RFSH_PERIOD              = 0,
   parameter HBMC_CH4_CFG_HBMC_TEMP001_RFSH_PERIOD              = 0,
   parameter HBMC_CH4_CFG_HBMC_TEMP011_RFSH_PERIOD              = 0,
   parameter HBMC_CH4_CFG_HBMC_TEMP010_RFSH_PERIOD              = 0,
   parameter HBMC_CH4_CFG_HBMC_TEMP110_RFSH_PERIOD              = 0,
   parameter HBMC_CH4_CFG_HBMC_TEMP111_RFSH_PERIOD              = 0,
   parameter HBMC_CH4_CFG_HBMC_TEMP101_RFSH_PERIOD              = 0,
   parameter HBMC_CH4_CFG_HBMC_TEMP100_RFSH_PERIOD              = 0,
   parameter HBMC_CH4_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET        = 0,
   parameter HBMC_CH4_CFG_HBMC_PCH_PB_TO_VALID                  = 0,
   parameter HBMC_CH4_CFG_HBMC_PCH_AB_TO_VALID                  = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_FIW_SHORT                    = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_ATI                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_ITI                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_ATA                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_ITA                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_ITA_DLY                      = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_ATP                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_ATR                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_ITR                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_ATW                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_ITW                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_PTA                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_WTI                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_RTA                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_WTA                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_ATA_DBG                      = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_ATI_DBG                      = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_ITA_DBG                      = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_ITI_DBG                      = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_RTRWTW_DBG                   = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_WTR_DBG                      = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_ATA_SBG                      = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_ATI_SBG                      = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_ITA_SBG                      = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_ITI_SBG                      = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_WTR_SBG                      = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_RTR_DSID                     = 0,
   parameter HBMC_CH4_CFG_PSEUDO_BL8_EN                         = "",
   parameter HBMC_CH4_CFG_CB_WREADY_GATE_EN                     = "",
   parameter HBMC_CH4_CFG_PC0_RDEN_ON                           = 0,
   parameter HBMC_CH4_CFG_PC1_RDEN_ON                           = 0,
   parameter HBMC_CH4_CFG_PC0_RDIE_ON                           = 0,
   parameter HBMC_CH4_CFG_PC1_RDIE_ON                           = 0,
   parameter HBMC_CH4_CFG_PC0_CMD2RD                            = 0,
   parameter HBMC_CH4_CFG_PC1_CMD2RD                            = 0,
   parameter HBMC_CH4_CFG_PC0_CMD2RDPAR                         = 0,
   parameter HBMC_CH4_CFG_PC1_CMD2RDPAR                         = 0,
   parameter HBMC_CH4_CFG_PC0_WDQS_ON                           = 0,
   parameter HBMC_CH4_CFG_PC1_WDQS_ON                           = 0,
   parameter HBMC_CH4_CFG_WCQ_HWM                               = 0,
   parameter HBMC_CH4_CFG_RFSH_POST_UPPER_LIMIT                 = 0,
   parameter HBMC_CH4_CFG_THROTTLE_EN                           = "",
   parameter HBMC_CH4_CFG_TEMP000_ON_TIME                       = 0,
   parameter HBMC_CH4_CFG_TEMP001_ON_TIME                       = 0,
   parameter HBMC_CH4_CFG_TEMP010_ON_TIME                       = 0,
   parameter HBMC_CH4_CFG_TEMP011_ON_TIME                       = 0,
   parameter HBMC_CH4_CFG_TEMP100_ON_TIME                       = 0,
   parameter HBMC_CH4_CFG_TEMP101_ON_TIME                       = 0,
   parameter HBMC_CH4_CFG_TEMP110_ON_TIME                       = 0,
   parameter HBMC_CH4_CFG_TEMP111_ON_TIME                       = 0,
   parameter HBMC_CH4_CFG_TEMP000_OFF_TIME                      = 0,
   parameter HBMC_CH4_CFG_TEMP001_OFF_TIME                      = 0,
   parameter HBMC_CH4_CFG_TEMP010_OFF_TIME                      = 0,
   parameter HBMC_CH4_CFG_TEMP011_OFF_TIME                      = 0,
   parameter HBMC_CH4_CFG_TEMP100_OFF_TIME                      = 0,
   parameter HBMC_CH4_CFG_TEMP101_OFF_TIME                      = 0,
   parameter HBMC_CH4_CFG_TEMP110_OFF_TIME                      = 0,
   parameter HBMC_CH4_CFG_TEMP111_OFF_TIME                      = 0,
   parameter HBMC_CH4_CFG_RMW_EN                                = "",
   parameter HBMC_CH4_CFG_POWER_DOWN_IDLE_THRESHOLD             = 0,
   parameter HBMC_CH4_CFG_SB_PRE_UPDATE_CYCLE                   = 0,
   parameter HBMC_CH4_CFG_HBMCC2HPTRDLY                         = 0,
   parameter HBMC_CH4_HBM_TCCDL_BL4                             = 0,
   parameter HBMC_CH4_HBM_TRTW                                  = 0,
   parameter HBMC_CH4_HBM_TFAW                                  = 0,
   parameter HBMC_CH4_HBM_TEAW                                  = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_FAW                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_RTI                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_RTW                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC0_RTRWTW_SBG                   = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_FAW                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_RTI                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_RTW                          = 0,
   parameter HBMC_CH4_CFG_HBMC_PC1_RTRWTW_SBG                   = 0,
   parameter HBMC_CH4_CFG_AWFIFO_RSVD_ENTRY                     = 0,
   parameter HBMC_CH4_CFG_ARFIFO_RSVD_ENTRY                     = 0,
   parameter HBMC_CH5_HBM_DEVICE                                = "",
   parameter HBMC_CH5_HBM_TRRDL                                 = 0,
   parameter HBMC_CH5_HBM_TRCDRD                                = 0,
   parameter HBMC_CH5_HBM_TRCDWR                                = 0,
   parameter HBMC_CH5_HBM_TRTPL_BL4                             = 0,
   parameter HBMC_CH5_HBM_TRTPS_BL4                             = 0,
   parameter HBMC_CH5_HBM_TRP                                   = 0,
   parameter HBMC_CH5_HBM_TCCDS_BL4                             = 0,
   parameter HBMC_CH5_HBM_TCCDR                                 = 0,
   parameter HBMC_CH5_HBM_TWR                                   = 0,
   parameter HBMC_CH5_HBM_TWTRL                                 = 0,
   parameter HBMC_CH5_HBM_TWTRS                                 = 0,
   parameter HBMC_CH5_HBM_TDQSS_MAX_PS                          = 0,
   parameter HBMC_CH5_HBM_TDQSS_MIN_PS                          = 0,
   parameter HBMC_CH5_HBM_TDQSCK_MAX_PS                         = 0,
   parameter HBMC_CH5_HBM_TDQSQ_MAX_PS                          = 0,
   parameter HBMC_CH5_HBM_PARAM_TYPE                            = "",
   parameter HBMC_CH5_RFSH_POLICY                               = "",
   parameter HBMC_CH5_HBM_TREFI                                 = 0,
   parameter HBMC_CH5_HBM_TCKSRE                                = 0,
   parameter HBMC_CH5_HBM_TCKSRX                                = 0,
   parameter HBMC_CH5_HBM_TXS                                   = 0,
   parameter HBMC_CH5_HBM_TCKESR                                = 0,
   parameter HBMC_CH5_HBM_TXP                                   = 0,
   parameter HBMC_CH5_HBM_TPD                                   = 0,
   parameter HBMC_CH5_CFG_HBMC_MODES                            = "",
   parameter HBMC_CH5_CORE_CLOCK_MHZ                            = 0,
   parameter HBMC_CH5_CORE_CLOCK_PS                             = 0,
   parameter HBMC_CH5_CFG_CHANNEL_EN                            = "",
   parameter HBMC_CH5_CFG_TR_ORDER                              = "",
   parameter HBMC_CH5_CFG_ADDR_ORDER                            = "",
   parameter HBMC_CH5_CFG_USER_RD_AP_POL                        = "",
   parameter HBMC_CH5_CFG_USER_WR_AP_POL                        = "",
   parameter HBMC_CH5_CFG_RID_DEPENDENCY_EN                     = "",
   parameter HBMC_CH5_CFG_HBMC_TX_BYPASS                        = "",
   parameter HBMC_CH5_CFG_HBMC_RX_BYPASS                        = "",
   parameter HBMC_CH5_CFG_P2HPEMUEN                             = 0,
   parameter HBMC_CH5_CFG_RMPTREN                               = "",
   parameter HBMC_CH5_CFG_RMPTRENDLY00                          = 0,
   parameter HBMC_CH5_CFG_RMPTRENDLY01                          = 0,
   parameter HBMC_CH5_CFG_RMPTRENDLY02                          = 0,
   parameter HBMC_CH5_CFG_RMPTRENDLY03                          = 0,
   parameter HBMC_CH5_CFG_RMPTRENDLY04                          = 0,
   parameter HBMC_CH5_HBM_TRAS                                  = 0,
   parameter HBMC_CH5_HBM_TRRDS                                 = 0,
   parameter HBMC_CH5_HBMC_OFFSET                               = 0,
   parameter HBMC_CH5_HBMC_RATE_VALUE                           = "",
   parameter HBMC_CH5_HBM_CLOCK_MHZ                             = 0,
   parameter HBMC_CH5_HBM_CLOCK_PS                              = 0,
   parameter HBMC_CH5_RFSH_MODE                                 = "",
   parameter HBMC_CH5_HBM_TRFC                                  = 0,
   parameter HBMC_CH5_DATA_WIDTH_MODE                           = "",
   parameter HBMC_CH5_EXT_RDIE                                  = 0,
   parameter HBMC_CH5_TEMP000_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH5_TEMP001_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH5_TEMP010_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH5_TEMP011_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH5_TEMP100_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH5_TEMP101_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH5_TEMP110_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH5_TEMP111_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH5_CORE_CLK_MODE                             = "",
   parameter HBMC_CH5_CFG_HBMC_BL                               = 0,
   parameter HBMC_CH5_USER_STRB_EN                              = "",
   parameter HBMC_CH5_CFG_TBHMCRSTMIN                           = 0,
   parameter HBMC_CH5_CFG_RESET_COUNT                           = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_WL                           = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_RL                           = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_WL                           = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_RL                           = 0,
   parameter HBMC_CH5_CFG_POSTCAL_STATE                         = "",
   parameter HBMC_CH5_CFG_UFIC2PDLY                             = 0,
   parameter HBMC_CH5_CFG_UFIP2CDLY                             = 0,
   parameter HBMC_CH5_CFG_CB_RMW_RD_IDLE_WAIT_EN                = "",
   parameter HBMC_CH5_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN             = "",
   parameter HBMC_CH5_CFG_SB_POST_UPDATE_CYCLE                  = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_SCR_SEEDSEL                  = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_SCR_EN                       = "",
   parameter HBMC_CH5_CFG_HBMC_RFSH_PB_BURST_GAP                = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_SCR_SEEDSEL                  = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_SCR_EN                       = "",
   parameter HBMC_CH5_CFG_FLIP_MODE                             = "",
   parameter HBMC_CH5_CFG_DENSITY                               = 0,
   parameter HBMC_CH5_CFG_USER_DATA_WIDTH                       = "",
   parameter HBMC_CH5_CFG_CB_BREADY_BYPASS_EN                   = "",
   parameter HBMC_CH5_CFG_CB_RREADY_BYPASS_EN                   = "",
   parameter HBMC_CH5_CFG_CB_RVALID_GATE_EN                     = "",
   parameter HBMC_CH5_CFG_CB_BVALID_GATE_EN                     = "",
   parameter HBMC_CH5_CFG_ADDRCHNLMUXEN                         = "",
   parameter HBMC_CH5_CFG_AXI_CMD_DEMUX_EN                      = "",
   parameter HBMC_CH5_CFG_PC0_MAJOR_MODE_UPDATE_CNT             = "",
   parameter HBMC_CH5_CFG_PC1_MAJOR_MODE_UPDATE_CNT             = "",
   parameter HBMC_CH5_CFG_RCQ_AGE_LIMIT                         = 0,
   parameter HBMC_CH5_CFG_RDB_RSVD_ENTRY                        = 0,
   parameter HBMC_CH5_CFG_RD_STRB_IDLE_THRESHOLD                = 0,
   parameter HBMC_CH5_CFG_PC0_CMD2RDEN                          = 0,
   parameter HBMC_CH5_CFG_PC1_CMD2RDEN                          = 0,
   parameter HBMC_CH5_CFG_PC0_CMD2RDIE                          = 0,
   parameter HBMC_CH5_CFG_PC1_CMD2RDIE                          = 0,
   parameter HBMC_CH5_CFG_PC0_DATAOE_ON                         = 0,
   parameter HBMC_CH5_CFG_PC1_DATAOE_ON                         = 0,
   parameter HBMC_CH5_CFG_PC0_CMD2DATA                          = 0,
   parameter HBMC_CH5_CFG_PC1_CMD2DATA                          = 0,
   parameter HBMC_CH5_CFG_WDB_RSVD_ENTRY                        = 0,
   parameter HBMC_CH5_CFG_AWDB_RSVD_ENTRY                       = 0,
   parameter HBMC_CH5_CFG_WCQ_BURST_THRESHOLD                   = 0,
   parameter HBMC_CH5_CFG_WCQ_LWM                               = 0,
   parameter HBMC_CH5_CFG_WCQ_TIMEOUT_THRESHOLD                 = 0,
   parameter HBMC_CH5_CFG_PC0_MAJOR_MODE_UPDATE_CFG             = "",
   parameter HBMC_CH5_CFG_PC1_MAJOR_MODE_UPDATE_CFG             = "",
   parameter HBMC_CH5_CFG_PC0_CMD2WDQS                          = 0,
   parameter HBMC_CH5_CFG_PC1_CMD2WDQS                          = 0,
   parameter HBMC_CH5_CFG_PC0_CMD2DATAOE                        = 0,
   parameter HBMC_CH5_CFG_PC1_CMD2DATAOE                        = 0,
   parameter HBMC_CH5_CFG_CB_MAJOR_MODE_EN                      = "",
   parameter HBMC_CH5_CFG_CB_STRICT_MAJOR_MODE_EN               = "",
   parameter HBMC_CH5_CFG_RFSH_ALL_EN                           = "",
   parameter HBMC_CH5_CFG_RFSH_PB_EN                            = "",
   parameter HBMC_CH5_CFG_USER_RFSH_PB_EN                       = "",
   parameter HBMC_CH5_CFG_RFSH_AB_TO_PB_EN                      = "",
   parameter HBMC_CH5_CFG_CB_TEMP_RFSH_FILTER_EN                = "",
   parameter HBMC_CH5_CFG_RFSH_POST_LOWER_LIMIT                 = 0,
   parameter HBMC_CH5_CFG_RFSH_PRE_UPPER_LIMIT                  = 0,
   parameter HBMC_CH5_CFG_RFSH_IDLE_THRESHOLD                   = 0,
   parameter HBMC_CH5_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH5_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH5_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH5_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH5_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH5_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH5_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH5_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH5_CFG_TEMP_FILTER_EN                        = "",
   parameter HBMC_CH5_CFG_CATTRIP_FILTER_EN                     = "",
   parameter HBMC_CH5_CFG_CB_BYPASS_CATTRIP                     = "",
   parameter HBMC_CH5_CFG_CB_TEMP_SELECT                        = "",
   parameter HBMC_CH5_CFG_F2C_TEMP_UPDATE                       = "",
   parameter HBMC_CH5_CFG_F2C_TEMP                              = 0,
   parameter HBMC_CH5_CFG_ADDR_SCR                              = "",
   parameter HBMC_CH5_CFG_ADDR_SPRD                             = "",
   parameter HBMC_CH5_CFG_CB_RD_COL_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH5_CFG_CB_WR_COL_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH5_CFG_CB_RD_ROW_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH5_CFG_CB_WR_ROW_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH5_CFG_CB_DEPENDENCY_MODE                    = "",
   parameter HBMC_CH5_CFG_MECC_EN                               = "",
   parameter HBMC_CH5_CFG_CA_PAR_EN                             = "",
   parameter HBMC_CH5_CFG_WR_PAR_EN                             = "",
   parameter HBMC_CH5_CFG_RD_PAR_EN                             = "",
   parameter HBMC_CH5_CFG_WR_DM_EN                              = "",
   parameter HBMC_CH5_CFG_RD_DM_EN                              = "",
   parameter HBMC_CH5_CFG_POWER_DOWN_EN                         = "",
   parameter HBMC_CH5_CFG_POWER_DOWN_CK_DIS_EN                  = "",
   parameter HBMC_CH5_CFG_AUTO_RD_POWER_DOWN_EXIT_EN            = "",
   parameter HBMC_CH5_CFG_AUTO_WR_POWER_DOWN_EXIT_EN            = "",
   parameter HBMC_CH5_CFG_AUTO_RD_SELF_RFSH_EXIT_EN             = "",
   parameter HBMC_CH5_CFG_AUTO_WR_SELF_RFSH_EXIT_EN             = "",
   parameter HBMC_CH5_CFG_SELF_RFSH_CK_DIS_EN                   = "",
   parameter HBMC_CH5_CFG_SELF_RFSH_EN                          = "",
   parameter HBMC_CH5_H0_FR_CLK_STCFG_EN                        = "",
   parameter HBMC_CH5_CFG_SB_PRE_STALL_CYCLE                    = 0,
   parameter HBMC_CH5_CFG_SB_POST_STALL_CYCLE                   = 0,
   parameter HBMC_CH5_CFG_HBMC_CORECLK_PROG_DELAY1              = 0,
   parameter HBMC_CH5_CFG_HBMC_CORECLK_PROG_DELAY2              = 0,
   parameter HBMC_CH5_CFG_HBMCPTRENSYNCSEL                      = "",
   parameter HBMC_CH5_CFG_UB48MODE                              = "",
   parameter HBMC_CH5_CFG_HBMCH2CPTRSTART                       = 0,
   parameter HBMC_CH5_CFG_DWORD_LPBKEN                          = "",
   parameter HBMC_CH5_CFG_AWORD_LPBEN                           = "",
   parameter HBMC_CH5_CFG_DWORD_LPBKSEL                         = "",
   parameter HBMC_CH5_CFG_AWORD_LPBKSEL                         = 0,
   parameter HBMC_CH5_CFG_OBSGRPSEL                             = 0,
   parameter HBMC_CH5_CFG_OBSSIGSEL                             = 0,
   parameter HBMC_CH5_CFG_MEM_MCE                               = "",
   parameter HBMC_CH5_CFG_MEM_WA                                = 0,
   parameter HBMC_CH5_CFG_MEM_RMCE                              = 0,
   parameter HBMC_CH5_CFG_MEM_WMCE                              = 0,
   parameter HBMC_CH5_CFG_MEM_WPULSE                            = 0,
   parameter HBMC_CH5_CFG_SRAM_ECC_ENABLE                       = "",
   parameter HBMC_CH5_CFG_PC0_SRAM_INJD                         = "",
   parameter HBMC_CH5_CFG_PC0_SRAM_INJS                         = "",
   parameter HBMC_CH5_CFG_PC1_SRAM_INJD                         = "",
   parameter HBMC_CH5_CFG_PC1_SRAM_INJS                         = "",
   parameter HBMC_CH5_CFG_SRAM_SERRINTEN                        = "",
   parameter HBMC_CH5_CFG_SRAM_SLVERR_DIS                       = "",
   parameter HBMC_CH5_MMR_USER_TRIGGER                          = "",
   parameter HBMC_CH5_MMR_USER_RDWR                             = "",
   parameter HBMC_CH5_MMR_USER_BYTEENABLE                       = 0,
   parameter HBMC_CH5_MMR_USER_ADDR                             = 0,
   parameter HBMC_CH5_MMR_USER_WRDATA                           = 0,
   parameter HBMC_CH5_MMR_SBOWN_REQ                             = "",
   parameter HBMC_CH5_MMR_SBOWN_DELAY                           = 0,
   parameter HBMC_CH5_CFG_SKETCH1                               = 0,
   parameter HBMC_CH5_CFG_SKETCH2                               = 0,
   parameter HBMC_CH5_CFG_TST_PATTERN                           = 0,
   parameter HBMC_CH5_CFG_TST_START_ADDR                        = 0,
   parameter HBMC_CH5_CFG_TST_BURST_LEN                         = 0,
   parameter HBMC_CH5_CFG_TST_GEN_CMD                           = 0,
   parameter HBMC_CH5_CFG_AXI_TRAFFIC_SEL                       = "",
   parameter HBMC_CH5_CFG_TST_PC_SEL                            = "",
   parameter HBMC_CH5_CFG_TST_TRIGGER                           = "",
   parameter HBMC_CH5_CFG_TST_TIME_OUT                          = 0,
   parameter HBMC_CH5_HBMC_RATE                                 = 0,
   parameter HBMC_CH5_HBM_TRFCSB                                = 0,
   parameter HBMC_CH5_HBM_TRREFD                                = 0,
   parameter HBMC_CH5_UFI_TRDEN                                 = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_WTP                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_WTP                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_ITP                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_ITP                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_RTP                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_RTP                          = 0,
   parameter HBMC_CH5_CFG_PAR_LAT                               = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_FIW_SHORT                    = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_ATI                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_ITI                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_ATA                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_ITA                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_ITA_DLY                      = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_ATP                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_ATR                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_ITR                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_ATW                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_ITW                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_PTA                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_WTI                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_RTA                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_WTA                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_ATA_DBG                      = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_ATI_DBG                      = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_ITA_DBG                      = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_ITI_DBG                      = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_RTRWTW_DBG                   = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_WTR_DBG                      = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_ATA_SBG                      = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_ATI_SBG                      = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_ITA_SBG                      = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_ITI_SBG                      = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_WTR_SBG                      = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_RTR_DSID                     = 0,
   parameter HBMC_CH5_CFG_HBMC_POWER_DOWN_TO_CK_DIS             = 0,
   parameter HBMC_CH5_CFG_HBMC_CK_DIS_TO_POWER_DOWN             = 0,
   parameter HBMC_CH5_CFG_HBMC_MIN_POWER_DOWN                   = 0,
   parameter HBMC_CH5_CFG_HBMC_POWER_DOWN_TO_VALID              = 0,
   parameter HBMC_CH5_CFG_HBMC_SELF_RFSH_TO_CK_DIS              = 0,
   parameter HBMC_CH5_CFG_HBMC_CK_DIS_TO_SELF_RFSH              = 0,
   parameter HBMC_CH5_CFG_HBMC_SELF_RFSH_TO_VALID               = 0,
   parameter HBMC_CH5_CFG_HBMC_MIN_SELF_RFSH                    = 0,
   parameter HBMC_CH5_CFG_HBMC_RFSH_AB_TO_VALID                 = 0,
   parameter HBMC_CH5_CFG_HBMC_RFSH_PB_TO_RFSH_PB               = 0,
   parameter HBMC_CH5_CFG_HBMC_RFSH_PB_TO_VALID                 = 0,
   parameter HBMC_CH5_CFG_HBMC_TEMP000_RFSH_PERIOD              = 0,
   parameter HBMC_CH5_CFG_HBMC_TEMP001_RFSH_PERIOD              = 0,
   parameter HBMC_CH5_CFG_HBMC_TEMP011_RFSH_PERIOD              = 0,
   parameter HBMC_CH5_CFG_HBMC_TEMP010_RFSH_PERIOD              = 0,
   parameter HBMC_CH5_CFG_HBMC_TEMP110_RFSH_PERIOD              = 0,
   parameter HBMC_CH5_CFG_HBMC_TEMP111_RFSH_PERIOD              = 0,
   parameter HBMC_CH5_CFG_HBMC_TEMP101_RFSH_PERIOD              = 0,
   parameter HBMC_CH5_CFG_HBMC_TEMP100_RFSH_PERIOD              = 0,
   parameter HBMC_CH5_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET        = 0,
   parameter HBMC_CH5_CFG_HBMC_PCH_PB_TO_VALID                  = 0,
   parameter HBMC_CH5_CFG_HBMC_PCH_AB_TO_VALID                  = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_FIW_SHORT                    = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_ATI                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_ITI                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_ATA                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_ITA                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_ITA_DLY                      = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_ATP                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_ATR                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_ITR                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_ATW                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_ITW                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_PTA                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_WTI                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_RTA                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_WTA                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_ATA_DBG                      = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_ATI_DBG                      = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_ITA_DBG                      = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_ITI_DBG                      = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_RTRWTW_DBG                   = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_WTR_DBG                      = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_ATA_SBG                      = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_ATI_SBG                      = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_ITA_SBG                      = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_ITI_SBG                      = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_WTR_SBG                      = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_RTR_DSID                     = 0,
   parameter HBMC_CH5_CFG_PSEUDO_BL8_EN                         = "",
   parameter HBMC_CH5_CFG_CB_WREADY_GATE_EN                     = "",
   parameter HBMC_CH5_CFG_PC0_RDEN_ON                           = 0,
   parameter HBMC_CH5_CFG_PC1_RDEN_ON                           = 0,
   parameter HBMC_CH5_CFG_PC0_RDIE_ON                           = 0,
   parameter HBMC_CH5_CFG_PC1_RDIE_ON                           = 0,
   parameter HBMC_CH5_CFG_PC0_CMD2RD                            = 0,
   parameter HBMC_CH5_CFG_PC1_CMD2RD                            = 0,
   parameter HBMC_CH5_CFG_PC0_CMD2RDPAR                         = 0,
   parameter HBMC_CH5_CFG_PC1_CMD2RDPAR                         = 0,
   parameter HBMC_CH5_CFG_PC0_WDQS_ON                           = 0,
   parameter HBMC_CH5_CFG_PC1_WDQS_ON                           = 0,
   parameter HBMC_CH5_CFG_WCQ_HWM                               = 0,
   parameter HBMC_CH5_CFG_RFSH_POST_UPPER_LIMIT                 = 0,
   parameter HBMC_CH5_CFG_THROTTLE_EN                           = "",
   parameter HBMC_CH5_CFG_TEMP000_ON_TIME                       = 0,
   parameter HBMC_CH5_CFG_TEMP001_ON_TIME                       = 0,
   parameter HBMC_CH5_CFG_TEMP010_ON_TIME                       = 0,
   parameter HBMC_CH5_CFG_TEMP011_ON_TIME                       = 0,
   parameter HBMC_CH5_CFG_TEMP100_ON_TIME                       = 0,
   parameter HBMC_CH5_CFG_TEMP101_ON_TIME                       = 0,
   parameter HBMC_CH5_CFG_TEMP110_ON_TIME                       = 0,
   parameter HBMC_CH5_CFG_TEMP111_ON_TIME                       = 0,
   parameter HBMC_CH5_CFG_TEMP000_OFF_TIME                      = 0,
   parameter HBMC_CH5_CFG_TEMP001_OFF_TIME                      = 0,
   parameter HBMC_CH5_CFG_TEMP010_OFF_TIME                      = 0,
   parameter HBMC_CH5_CFG_TEMP011_OFF_TIME                      = 0,
   parameter HBMC_CH5_CFG_TEMP100_OFF_TIME                      = 0,
   parameter HBMC_CH5_CFG_TEMP101_OFF_TIME                      = 0,
   parameter HBMC_CH5_CFG_TEMP110_OFF_TIME                      = 0,
   parameter HBMC_CH5_CFG_TEMP111_OFF_TIME                      = 0,
   parameter HBMC_CH5_CFG_RMW_EN                                = "",
   parameter HBMC_CH5_CFG_POWER_DOWN_IDLE_THRESHOLD             = 0,
   parameter HBMC_CH5_CFG_SB_PRE_UPDATE_CYCLE                   = 0,
   parameter HBMC_CH5_CFG_HBMCC2HPTRDLY                         = 0,
   parameter HBMC_CH5_HBM_TCCDL_BL4                             = 0,
   parameter HBMC_CH5_HBM_TRTW                                  = 0,
   parameter HBMC_CH5_HBM_TFAW                                  = 0,
   parameter HBMC_CH5_HBM_TEAW                                  = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_FAW                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_RTI                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_RTW                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC0_RTRWTW_SBG                   = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_FAW                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_RTI                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_RTW                          = 0,
   parameter HBMC_CH5_CFG_HBMC_PC1_RTRWTW_SBG                   = 0,
   parameter HBMC_CH5_CFG_AWFIFO_RSVD_ENTRY                     = 0,
   parameter HBMC_CH5_CFG_ARFIFO_RSVD_ENTRY                     = 0,
   parameter HBMC_CH6_HBM_DEVICE                                = "",
   parameter HBMC_CH6_HBM_TRRDL                                 = 0,
   parameter HBMC_CH6_HBM_TRCDRD                                = 0,
   parameter HBMC_CH6_HBM_TRCDWR                                = 0,
   parameter HBMC_CH6_HBM_TRTPL_BL4                             = 0,
   parameter HBMC_CH6_HBM_TRTPS_BL4                             = 0,
   parameter HBMC_CH6_HBM_TRP                                   = 0,
   parameter HBMC_CH6_HBM_TCCDS_BL4                             = 0,
   parameter HBMC_CH6_HBM_TCCDR                                 = 0,
   parameter HBMC_CH6_HBM_TWR                                   = 0,
   parameter HBMC_CH6_HBM_TWTRL                                 = 0,
   parameter HBMC_CH6_HBM_TWTRS                                 = 0,
   parameter HBMC_CH6_HBM_TDQSS_MAX_PS                          = 0,
   parameter HBMC_CH6_HBM_TDQSS_MIN_PS                          = 0,
   parameter HBMC_CH6_HBM_TDQSCK_MAX_PS                         = 0,
   parameter HBMC_CH6_HBM_TDQSQ_MAX_PS                          = 0,
   parameter HBMC_CH6_HBM_PARAM_TYPE                            = "",
   parameter HBMC_CH6_RFSH_POLICY                               = "",
   parameter HBMC_CH6_HBM_TREFI                                 = 0,
   parameter HBMC_CH6_HBM_TCKSRE                                = 0,
   parameter HBMC_CH6_HBM_TCKSRX                                = 0,
   parameter HBMC_CH6_HBM_TXS                                   = 0,
   parameter HBMC_CH6_HBM_TCKESR                                = 0,
   parameter HBMC_CH6_HBM_TXP                                   = 0,
   parameter HBMC_CH6_HBM_TPD                                   = 0,
   parameter HBMC_CH6_CFG_HBMC_MODES                            = "",
   parameter HBMC_CH6_CORE_CLOCK_MHZ                            = 0,
   parameter HBMC_CH6_CORE_CLOCK_PS                             = 0,
   parameter HBMC_CH6_CFG_CHANNEL_EN                            = "",
   parameter HBMC_CH6_CFG_TR_ORDER                              = "",
   parameter HBMC_CH6_CFG_ADDR_ORDER                            = "",
   parameter HBMC_CH6_CFG_USER_RD_AP_POL                        = "",
   parameter HBMC_CH6_CFG_USER_WR_AP_POL                        = "",
   parameter HBMC_CH6_CFG_RID_DEPENDENCY_EN                     = "",
   parameter HBMC_CH6_CFG_HBMC_TX_BYPASS                        = "",
   parameter HBMC_CH6_CFG_HBMC_RX_BYPASS                        = "",
   parameter HBMC_CH6_CFG_P2HPEMUEN                             = 0,
   parameter HBMC_CH6_CFG_RMPTREN                               = "",
   parameter HBMC_CH6_CFG_RMPTRENDLY00                          = 0,
   parameter HBMC_CH6_CFG_RMPTRENDLY01                          = 0,
   parameter HBMC_CH6_CFG_RMPTRENDLY02                          = 0,
   parameter HBMC_CH6_CFG_RMPTRENDLY03                          = 0,
   parameter HBMC_CH6_CFG_RMPTRENDLY04                          = 0,
   parameter HBMC_CH6_HBM_TRAS                                  = 0,
   parameter HBMC_CH6_HBM_TRRDS                                 = 0,
   parameter HBMC_CH6_HBMC_OFFSET                               = 0,
   parameter HBMC_CH6_HBMC_RATE_VALUE                           = "",
   parameter HBMC_CH6_HBM_CLOCK_MHZ                             = 0,
   parameter HBMC_CH6_HBM_CLOCK_PS                              = 0,
   parameter HBMC_CH6_RFSH_MODE                                 = "",
   parameter HBMC_CH6_HBM_TRFC                                  = 0,
   parameter HBMC_CH6_DATA_WIDTH_MODE                           = "",
   parameter HBMC_CH6_EXT_RDIE                                  = 0,
   parameter HBMC_CH6_TEMP000_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH6_TEMP001_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH6_TEMP010_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH6_TEMP011_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH6_TEMP100_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH6_TEMP101_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH6_TEMP110_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH6_TEMP111_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH6_CORE_CLK_MODE                             = "",
   parameter HBMC_CH6_CFG_HBMC_BL                               = 0,
   parameter HBMC_CH6_USER_STRB_EN                              = "",
   parameter HBMC_CH6_CFG_TBHMCRSTMIN                           = 0,
   parameter HBMC_CH6_CFG_RESET_COUNT                           = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_WL                           = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_RL                           = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_WL                           = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_RL                           = 0,
   parameter HBMC_CH6_CFG_POSTCAL_STATE                         = "",
   parameter HBMC_CH6_CFG_UFIC2PDLY                             = 0,
   parameter HBMC_CH6_CFG_UFIP2CDLY                             = 0,
   parameter HBMC_CH6_CFG_CB_RMW_RD_IDLE_WAIT_EN                = "",
   parameter HBMC_CH6_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN             = "",
   parameter HBMC_CH6_CFG_SB_POST_UPDATE_CYCLE                  = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_SCR_SEEDSEL                  = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_SCR_EN                       = "",
   parameter HBMC_CH6_CFG_HBMC_RFSH_PB_BURST_GAP                = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_SCR_SEEDSEL                  = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_SCR_EN                       = "",
   parameter HBMC_CH6_CFG_FLIP_MODE                             = "",
   parameter HBMC_CH6_CFG_DENSITY                               = 0,
   parameter HBMC_CH6_CFG_USER_DATA_WIDTH                       = "",
   parameter HBMC_CH6_CFG_CB_BREADY_BYPASS_EN                   = "",
   parameter HBMC_CH6_CFG_CB_RREADY_BYPASS_EN                   = "",
   parameter HBMC_CH6_CFG_CB_RVALID_GATE_EN                     = "",
   parameter HBMC_CH6_CFG_CB_BVALID_GATE_EN                     = "",
   parameter HBMC_CH6_CFG_ADDRCHNLMUXEN                         = "",
   parameter HBMC_CH6_CFG_AXI_CMD_DEMUX_EN                      = "",
   parameter HBMC_CH6_CFG_PC0_MAJOR_MODE_UPDATE_CNT             = "",
   parameter HBMC_CH6_CFG_PC1_MAJOR_MODE_UPDATE_CNT             = "",
   parameter HBMC_CH6_CFG_RCQ_AGE_LIMIT                         = 0,
   parameter HBMC_CH6_CFG_RDB_RSVD_ENTRY                        = 0,
   parameter HBMC_CH6_CFG_RD_STRB_IDLE_THRESHOLD                = 0,
   parameter HBMC_CH6_CFG_PC0_CMD2RDEN                          = 0,
   parameter HBMC_CH6_CFG_PC1_CMD2RDEN                          = 0,
   parameter HBMC_CH6_CFG_PC0_CMD2RDIE                          = 0,
   parameter HBMC_CH6_CFG_PC1_CMD2RDIE                          = 0,
   parameter HBMC_CH6_CFG_PC0_DATAOE_ON                         = 0,
   parameter HBMC_CH6_CFG_PC1_DATAOE_ON                         = 0,
   parameter HBMC_CH6_CFG_PC0_CMD2DATA                          = 0,
   parameter HBMC_CH6_CFG_PC1_CMD2DATA                          = 0,
   parameter HBMC_CH6_CFG_WDB_RSVD_ENTRY                        = 0,
   parameter HBMC_CH6_CFG_AWDB_RSVD_ENTRY                       = 0,
   parameter HBMC_CH6_CFG_WCQ_BURST_THRESHOLD                   = 0,
   parameter HBMC_CH6_CFG_WCQ_LWM                               = 0,
   parameter HBMC_CH6_CFG_WCQ_TIMEOUT_THRESHOLD                 = 0,
   parameter HBMC_CH6_CFG_PC0_MAJOR_MODE_UPDATE_CFG             = "",
   parameter HBMC_CH6_CFG_PC1_MAJOR_MODE_UPDATE_CFG             = "",
   parameter HBMC_CH6_CFG_PC0_CMD2WDQS                          = 0,
   parameter HBMC_CH6_CFG_PC1_CMD2WDQS                          = 0,
   parameter HBMC_CH6_CFG_PC0_CMD2DATAOE                        = 0,
   parameter HBMC_CH6_CFG_PC1_CMD2DATAOE                        = 0,
   parameter HBMC_CH6_CFG_CB_MAJOR_MODE_EN                      = "",
   parameter HBMC_CH6_CFG_CB_STRICT_MAJOR_MODE_EN               = "",
   parameter HBMC_CH6_CFG_RFSH_ALL_EN                           = "",
   parameter HBMC_CH6_CFG_RFSH_PB_EN                            = "",
   parameter HBMC_CH6_CFG_USER_RFSH_PB_EN                       = "",
   parameter HBMC_CH6_CFG_RFSH_AB_TO_PB_EN                      = "",
   parameter HBMC_CH6_CFG_CB_TEMP_RFSH_FILTER_EN                = "",
   parameter HBMC_CH6_CFG_RFSH_POST_LOWER_LIMIT                 = 0,
   parameter HBMC_CH6_CFG_RFSH_PRE_UPPER_LIMIT                  = 0,
   parameter HBMC_CH6_CFG_RFSH_IDLE_THRESHOLD                   = 0,
   parameter HBMC_CH6_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH6_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH6_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH6_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH6_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH6_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH6_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH6_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH6_CFG_TEMP_FILTER_EN                        = "",
   parameter HBMC_CH6_CFG_CATTRIP_FILTER_EN                     = "",
   parameter HBMC_CH6_CFG_CB_BYPASS_CATTRIP                     = "",
   parameter HBMC_CH6_CFG_CB_TEMP_SELECT                        = "",
   parameter HBMC_CH6_CFG_F2C_TEMP_UPDATE                       = "",
   parameter HBMC_CH6_CFG_F2C_TEMP                              = 0,
   parameter HBMC_CH6_CFG_ADDR_SCR                              = "",
   parameter HBMC_CH6_CFG_ADDR_SPRD                             = "",
   parameter HBMC_CH6_CFG_CB_RD_COL_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH6_CFG_CB_WR_COL_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH6_CFG_CB_RD_ROW_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH6_CFG_CB_WR_ROW_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH6_CFG_CB_DEPENDENCY_MODE                    = "",
   parameter HBMC_CH6_CFG_MECC_EN                               = "",
   parameter HBMC_CH6_CFG_CA_PAR_EN                             = "",
   parameter HBMC_CH6_CFG_WR_PAR_EN                             = "",
   parameter HBMC_CH6_CFG_RD_PAR_EN                             = "",
   parameter HBMC_CH6_CFG_WR_DM_EN                              = "",
   parameter HBMC_CH6_CFG_RD_DM_EN                              = "",
   parameter HBMC_CH6_CFG_POWER_DOWN_EN                         = "",
   parameter HBMC_CH6_CFG_POWER_DOWN_CK_DIS_EN                  = "",
   parameter HBMC_CH6_CFG_AUTO_RD_POWER_DOWN_EXIT_EN            = "",
   parameter HBMC_CH6_CFG_AUTO_WR_POWER_DOWN_EXIT_EN            = "",
   parameter HBMC_CH6_CFG_AUTO_RD_SELF_RFSH_EXIT_EN             = "",
   parameter HBMC_CH6_CFG_AUTO_WR_SELF_RFSH_EXIT_EN             = "",
   parameter HBMC_CH6_CFG_SELF_RFSH_CK_DIS_EN                   = "",
   parameter HBMC_CH6_CFG_SELF_RFSH_EN                          = "",
   parameter HBMC_CH6_H0_FR_CLK_STCFG_EN                        = "",
   parameter HBMC_CH6_CFG_SB_PRE_STALL_CYCLE                    = 0,
   parameter HBMC_CH6_CFG_SB_POST_STALL_CYCLE                   = 0,
   parameter HBMC_CH6_CFG_HBMC_CORECLK_PROG_DELAY1              = 0,
   parameter HBMC_CH6_CFG_HBMC_CORECLK_PROG_DELAY2              = 0,
   parameter HBMC_CH6_CFG_HBMCPTRENSYNCSEL                      = "",
   parameter HBMC_CH6_CFG_UB48MODE                              = "",
   parameter HBMC_CH6_CFG_HBMCH2CPTRSTART                       = 0,
   parameter HBMC_CH6_CFG_DWORD_LPBKEN                          = "",
   parameter HBMC_CH6_CFG_AWORD_LPBEN                           = "",
   parameter HBMC_CH6_CFG_DWORD_LPBKSEL                         = "",
   parameter HBMC_CH6_CFG_AWORD_LPBKSEL                         = 0,
   parameter HBMC_CH6_CFG_OBSGRPSEL                             = 0,
   parameter HBMC_CH6_CFG_OBSSIGSEL                             = 0,
   parameter HBMC_CH6_CFG_MEM_MCE                               = "",
   parameter HBMC_CH6_CFG_MEM_WA                                = 0,
   parameter HBMC_CH6_CFG_MEM_RMCE                              = 0,
   parameter HBMC_CH6_CFG_MEM_WMCE                              = 0,
   parameter HBMC_CH6_CFG_MEM_WPULSE                            = 0,
   parameter HBMC_CH6_CFG_SRAM_ECC_ENABLE                       = "",
   parameter HBMC_CH6_CFG_PC0_SRAM_INJD                         = "",
   parameter HBMC_CH6_CFG_PC0_SRAM_INJS                         = "",
   parameter HBMC_CH6_CFG_PC1_SRAM_INJD                         = "",
   parameter HBMC_CH6_CFG_PC1_SRAM_INJS                         = "",
   parameter HBMC_CH6_CFG_SRAM_SERRINTEN                        = "",
   parameter HBMC_CH6_CFG_SRAM_SLVERR_DIS                       = "",
   parameter HBMC_CH6_MMR_USER_TRIGGER                          = "",
   parameter HBMC_CH6_MMR_USER_RDWR                             = "",
   parameter HBMC_CH6_MMR_USER_BYTEENABLE                       = 0,
   parameter HBMC_CH6_MMR_USER_ADDR                             = 0,
   parameter HBMC_CH6_MMR_USER_WRDATA                           = 0,
   parameter HBMC_CH6_MMR_SBOWN_REQ                             = "",
   parameter HBMC_CH6_MMR_SBOWN_DELAY                           = 0,
   parameter HBMC_CH6_CFG_SKETCH1                               = 0,
   parameter HBMC_CH6_CFG_SKETCH2                               = 0,
   parameter HBMC_CH6_CFG_TST_PATTERN                           = 0,
   parameter HBMC_CH6_CFG_TST_START_ADDR                        = 0,
   parameter HBMC_CH6_CFG_TST_BURST_LEN                         = 0,
   parameter HBMC_CH6_CFG_TST_GEN_CMD                           = 0,
   parameter HBMC_CH6_CFG_AXI_TRAFFIC_SEL                       = "",
   parameter HBMC_CH6_CFG_TST_PC_SEL                            = "",
   parameter HBMC_CH6_CFG_TST_TRIGGER                           = "",
   parameter HBMC_CH6_CFG_TST_TIME_OUT                          = 0,
   parameter HBMC_CH6_HBMC_RATE                                 = 0,
   parameter HBMC_CH6_HBM_TRFCSB                                = 0,
   parameter HBMC_CH6_HBM_TRREFD                                = 0,
   parameter HBMC_CH6_UFI_TRDEN                                 = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_WTP                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_WTP                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_ITP                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_ITP                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_RTP                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_RTP                          = 0,
   parameter HBMC_CH6_CFG_PAR_LAT                               = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_FIW_SHORT                    = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_ATI                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_ITI                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_ATA                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_ITA                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_ITA_DLY                      = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_ATP                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_ATR                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_ITR                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_ATW                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_ITW                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_PTA                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_WTI                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_RTA                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_WTA                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_ATA_DBG                      = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_ATI_DBG                      = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_ITA_DBG                      = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_ITI_DBG                      = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_RTRWTW_DBG                   = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_WTR_DBG                      = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_ATA_SBG                      = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_ATI_SBG                      = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_ITA_SBG                      = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_ITI_SBG                      = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_WTR_SBG                      = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_RTR_DSID                     = 0,
   parameter HBMC_CH6_CFG_HBMC_POWER_DOWN_TO_CK_DIS             = 0,
   parameter HBMC_CH6_CFG_HBMC_CK_DIS_TO_POWER_DOWN             = 0,
   parameter HBMC_CH6_CFG_HBMC_MIN_POWER_DOWN                   = 0,
   parameter HBMC_CH6_CFG_HBMC_POWER_DOWN_TO_VALID              = 0,
   parameter HBMC_CH6_CFG_HBMC_SELF_RFSH_TO_CK_DIS              = 0,
   parameter HBMC_CH6_CFG_HBMC_CK_DIS_TO_SELF_RFSH              = 0,
   parameter HBMC_CH6_CFG_HBMC_SELF_RFSH_TO_VALID               = 0,
   parameter HBMC_CH6_CFG_HBMC_MIN_SELF_RFSH                    = 0,
   parameter HBMC_CH6_CFG_HBMC_RFSH_AB_TO_VALID                 = 0,
   parameter HBMC_CH6_CFG_HBMC_RFSH_PB_TO_RFSH_PB               = 0,
   parameter HBMC_CH6_CFG_HBMC_RFSH_PB_TO_VALID                 = 0,
   parameter HBMC_CH6_CFG_HBMC_TEMP000_RFSH_PERIOD              = 0,
   parameter HBMC_CH6_CFG_HBMC_TEMP001_RFSH_PERIOD              = 0,
   parameter HBMC_CH6_CFG_HBMC_TEMP011_RFSH_PERIOD              = 0,
   parameter HBMC_CH6_CFG_HBMC_TEMP010_RFSH_PERIOD              = 0,
   parameter HBMC_CH6_CFG_HBMC_TEMP110_RFSH_PERIOD              = 0,
   parameter HBMC_CH6_CFG_HBMC_TEMP111_RFSH_PERIOD              = 0,
   parameter HBMC_CH6_CFG_HBMC_TEMP101_RFSH_PERIOD              = 0,
   parameter HBMC_CH6_CFG_HBMC_TEMP100_RFSH_PERIOD              = 0,
   parameter HBMC_CH6_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET        = 0,
   parameter HBMC_CH6_CFG_HBMC_PCH_PB_TO_VALID                  = 0,
   parameter HBMC_CH6_CFG_HBMC_PCH_AB_TO_VALID                  = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_FIW_SHORT                    = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_ATI                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_ITI                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_ATA                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_ITA                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_ITA_DLY                      = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_ATP                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_ATR                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_ITR                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_ATW                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_ITW                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_PTA                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_WTI                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_RTA                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_WTA                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_ATA_DBG                      = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_ATI_DBG                      = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_ITA_DBG                      = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_ITI_DBG                      = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_RTRWTW_DBG                   = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_WTR_DBG                      = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_ATA_SBG                      = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_ATI_SBG                      = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_ITA_SBG                      = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_ITI_SBG                      = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_WTR_SBG                      = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_RTR_DSID                     = 0,
   parameter HBMC_CH6_CFG_PSEUDO_BL8_EN                         = "",
   parameter HBMC_CH6_CFG_CB_WREADY_GATE_EN                     = "",
   parameter HBMC_CH6_CFG_PC0_RDEN_ON                           = 0,
   parameter HBMC_CH6_CFG_PC1_RDEN_ON                           = 0,
   parameter HBMC_CH6_CFG_PC0_RDIE_ON                           = 0,
   parameter HBMC_CH6_CFG_PC1_RDIE_ON                           = 0,
   parameter HBMC_CH6_CFG_PC0_CMD2RD                            = 0,
   parameter HBMC_CH6_CFG_PC1_CMD2RD                            = 0,
   parameter HBMC_CH6_CFG_PC0_CMD2RDPAR                         = 0,
   parameter HBMC_CH6_CFG_PC1_CMD2RDPAR                         = 0,
   parameter HBMC_CH6_CFG_PC0_WDQS_ON                           = 0,
   parameter HBMC_CH6_CFG_PC1_WDQS_ON                           = 0,
   parameter HBMC_CH6_CFG_WCQ_HWM                               = 0,
   parameter HBMC_CH6_CFG_RFSH_POST_UPPER_LIMIT                 = 0,
   parameter HBMC_CH6_CFG_THROTTLE_EN                           = "",
   parameter HBMC_CH6_CFG_TEMP000_ON_TIME                       = 0,
   parameter HBMC_CH6_CFG_TEMP001_ON_TIME                       = 0,
   parameter HBMC_CH6_CFG_TEMP010_ON_TIME                       = 0,
   parameter HBMC_CH6_CFG_TEMP011_ON_TIME                       = 0,
   parameter HBMC_CH6_CFG_TEMP100_ON_TIME                       = 0,
   parameter HBMC_CH6_CFG_TEMP101_ON_TIME                       = 0,
   parameter HBMC_CH6_CFG_TEMP110_ON_TIME                       = 0,
   parameter HBMC_CH6_CFG_TEMP111_ON_TIME                       = 0,
   parameter HBMC_CH6_CFG_TEMP000_OFF_TIME                      = 0,
   parameter HBMC_CH6_CFG_TEMP001_OFF_TIME                      = 0,
   parameter HBMC_CH6_CFG_TEMP010_OFF_TIME                      = 0,
   parameter HBMC_CH6_CFG_TEMP011_OFF_TIME                      = 0,
   parameter HBMC_CH6_CFG_TEMP100_OFF_TIME                      = 0,
   parameter HBMC_CH6_CFG_TEMP101_OFF_TIME                      = 0,
   parameter HBMC_CH6_CFG_TEMP110_OFF_TIME                      = 0,
   parameter HBMC_CH6_CFG_TEMP111_OFF_TIME                      = 0,
   parameter HBMC_CH6_CFG_RMW_EN                                = "",
   parameter HBMC_CH6_CFG_POWER_DOWN_IDLE_THRESHOLD             = 0,
   parameter HBMC_CH6_CFG_SB_PRE_UPDATE_CYCLE                   = 0,
   parameter HBMC_CH6_CFG_HBMCC2HPTRDLY                         = 0,
   parameter HBMC_CH6_HBM_TCCDL_BL4                             = 0,
   parameter HBMC_CH6_HBM_TRTW                                  = 0,
   parameter HBMC_CH6_HBM_TFAW                                  = 0,
   parameter HBMC_CH6_HBM_TEAW                                  = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_FAW                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_RTI                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_RTW                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC0_RTRWTW_SBG                   = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_FAW                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_RTI                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_RTW                          = 0,
   parameter HBMC_CH6_CFG_HBMC_PC1_RTRWTW_SBG                   = 0,
   parameter HBMC_CH6_CFG_AWFIFO_RSVD_ENTRY                     = 0,
   parameter HBMC_CH6_CFG_ARFIFO_RSVD_ENTRY                     = 0,
   parameter HBMC_CH7_HBM_DEVICE                                = "",
   parameter HBMC_CH7_HBM_TRRDL                                 = 0,
   parameter HBMC_CH7_HBM_TRCDRD                                = 0,
   parameter HBMC_CH7_HBM_TRCDWR                                = 0,
   parameter HBMC_CH7_HBM_TRTPL_BL4                             = 0,
   parameter HBMC_CH7_HBM_TRTPS_BL4                             = 0,
   parameter HBMC_CH7_HBM_TRP                                   = 0,
   parameter HBMC_CH7_HBM_TCCDS_BL4                             = 0,
   parameter HBMC_CH7_HBM_TCCDR                                 = 0,
   parameter HBMC_CH7_HBM_TWR                                   = 0,
   parameter HBMC_CH7_HBM_TWTRL                                 = 0,
   parameter HBMC_CH7_HBM_TWTRS                                 = 0,
   parameter HBMC_CH7_HBM_TDQSS_MAX_PS                          = 0,
   parameter HBMC_CH7_HBM_TDQSS_MIN_PS                          = 0,
   parameter HBMC_CH7_HBM_TDQSCK_MAX_PS                         = 0,
   parameter HBMC_CH7_HBM_TDQSQ_MAX_PS                          = 0,
   parameter HBMC_CH7_HBM_PARAM_TYPE                            = "",
   parameter HBMC_CH7_RFSH_POLICY                               = "",
   parameter HBMC_CH7_HBM_TREFI                                 = 0,
   parameter HBMC_CH7_HBM_TCKSRE                                = 0,
   parameter HBMC_CH7_HBM_TCKSRX                                = 0,
   parameter HBMC_CH7_HBM_TXS                                   = 0,
   parameter HBMC_CH7_HBM_TCKESR                                = 0,
   parameter HBMC_CH7_HBM_TXP                                   = 0,
   parameter HBMC_CH7_HBM_TPD                                   = 0,
   parameter HBMC_CH7_CFG_HBMC_MODES                            = "",
   parameter HBMC_CH7_CORE_CLOCK_MHZ                            = 0,
   parameter HBMC_CH7_CORE_CLOCK_PS                             = 0,
   parameter HBMC_CH7_CFG_CHANNEL_EN                            = "",
   parameter HBMC_CH7_CFG_TR_ORDER                              = "",
   parameter HBMC_CH7_CFG_ADDR_ORDER                            = "",
   parameter HBMC_CH7_CFG_USER_RD_AP_POL                        = "",
   parameter HBMC_CH7_CFG_USER_WR_AP_POL                        = "",
   parameter HBMC_CH7_CFG_RID_DEPENDENCY_EN                     = "",
   parameter HBMC_CH7_CFG_HBMC_TX_BYPASS                        = "",
   parameter HBMC_CH7_CFG_HBMC_RX_BYPASS                        = "",
   parameter HBMC_CH7_CFG_P2HPEMUEN                             = 0,
   parameter HBMC_CH7_CFG_RMPTREN                               = "",
   parameter HBMC_CH7_CFG_RMPTRENDLY00                          = 0,
   parameter HBMC_CH7_CFG_RMPTRENDLY01                          = 0,
   parameter HBMC_CH7_CFG_RMPTRENDLY02                          = 0,
   parameter HBMC_CH7_CFG_RMPTRENDLY03                          = 0,
   parameter HBMC_CH7_CFG_RMPTRENDLY04                          = 0,
   parameter HBMC_CH7_HBM_TRAS                                  = 0,
   parameter HBMC_CH7_HBM_TRRDS                                 = 0,
   parameter HBMC_CH7_HBMC_OFFSET                               = 0,
   parameter HBMC_CH7_HBMC_RATE_VALUE                           = "",
   parameter HBMC_CH7_HBM_CLOCK_MHZ                             = 0,
   parameter HBMC_CH7_HBM_CLOCK_PS                              = 0,
   parameter HBMC_CH7_RFSH_MODE                                 = "",
   parameter HBMC_CH7_HBM_TRFC                                  = 0,
   parameter HBMC_CH7_DATA_WIDTH_MODE                           = "",
   parameter HBMC_CH7_EXT_RDIE                                  = 0,
   parameter HBMC_CH7_TEMP000_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH7_TEMP001_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH7_TEMP010_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH7_TEMP011_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH7_TEMP100_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH7_TEMP101_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH7_TEMP110_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH7_TEMP111_THROTTLE_RATIO                    = 0,
   parameter HBMC_CH7_CORE_CLK_MODE                             = "",
   parameter HBMC_CH7_CFG_HBMC_BL                               = 0,
   parameter HBMC_CH7_USER_STRB_EN                              = "",
   parameter HBMC_CH7_CFG_TBHMCRSTMIN                           = 0,
   parameter HBMC_CH7_CFG_RESET_COUNT                           = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_WL                           = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_RL                           = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_WL                           = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_RL                           = 0,
   parameter HBMC_CH7_CFG_POSTCAL_STATE                         = "",
   parameter HBMC_CH7_CFG_UFIC2PDLY                             = 0,
   parameter HBMC_CH7_CFG_UFIP2CDLY                             = 0,
   parameter HBMC_CH7_CFG_CB_RMW_RD_IDLE_WAIT_EN                = "",
   parameter HBMC_CH7_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN             = "",
   parameter HBMC_CH7_CFG_SB_POST_UPDATE_CYCLE                  = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_SCR_SEEDSEL                  = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_SCR_EN                       = "",
   parameter HBMC_CH7_CFG_HBMC_RFSH_PB_BURST_GAP                = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_SCR_SEEDSEL                  = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_SCR_EN                       = "",
   parameter HBMC_CH7_CFG_FLIP_MODE                             = "",
   parameter HBMC_CH7_CFG_DENSITY                               = 0,
   parameter HBMC_CH7_CFG_USER_DATA_WIDTH                       = "",
   parameter HBMC_CH7_CFG_CB_BREADY_BYPASS_EN                   = "",
   parameter HBMC_CH7_CFG_CB_RREADY_BYPASS_EN                   = "",
   parameter HBMC_CH7_CFG_CB_RVALID_GATE_EN                     = "",
   parameter HBMC_CH7_CFG_CB_BVALID_GATE_EN                     = "",
   parameter HBMC_CH7_CFG_ADDRCHNLMUXEN                         = "",
   parameter HBMC_CH7_CFG_AXI_CMD_DEMUX_EN                      = "",
   parameter HBMC_CH7_CFG_PC0_MAJOR_MODE_UPDATE_CNT             = "",
   parameter HBMC_CH7_CFG_PC1_MAJOR_MODE_UPDATE_CNT             = "",
   parameter HBMC_CH7_CFG_RCQ_AGE_LIMIT                         = 0,
   parameter HBMC_CH7_CFG_RDB_RSVD_ENTRY                        = 0,
   parameter HBMC_CH7_CFG_RD_STRB_IDLE_THRESHOLD                = 0,
   parameter HBMC_CH7_CFG_PC0_CMD2RDEN                          = 0,
   parameter HBMC_CH7_CFG_PC1_CMD2RDEN                          = 0,
   parameter HBMC_CH7_CFG_PC0_CMD2RDIE                          = 0,
   parameter HBMC_CH7_CFG_PC1_CMD2RDIE                          = 0,
   parameter HBMC_CH7_CFG_PC0_DATAOE_ON                         = 0,
   parameter HBMC_CH7_CFG_PC1_DATAOE_ON                         = 0,
   parameter HBMC_CH7_CFG_PC0_CMD2DATA                          = 0,
   parameter HBMC_CH7_CFG_PC1_CMD2DATA                          = 0,
   parameter HBMC_CH7_CFG_WDB_RSVD_ENTRY                        = 0,
   parameter HBMC_CH7_CFG_AWDB_RSVD_ENTRY                       = 0,
   parameter HBMC_CH7_CFG_WCQ_BURST_THRESHOLD                   = 0,
   parameter HBMC_CH7_CFG_WCQ_LWM                               = 0,
   parameter HBMC_CH7_CFG_WCQ_TIMEOUT_THRESHOLD                 = 0,
   parameter HBMC_CH7_CFG_PC0_MAJOR_MODE_UPDATE_CFG             = "",
   parameter HBMC_CH7_CFG_PC1_MAJOR_MODE_UPDATE_CFG             = "",
   parameter HBMC_CH7_CFG_PC0_CMD2WDQS                          = 0,
   parameter HBMC_CH7_CFG_PC1_CMD2WDQS                          = 0,
   parameter HBMC_CH7_CFG_PC0_CMD2DATAOE                        = 0,
   parameter HBMC_CH7_CFG_PC1_CMD2DATAOE                        = 0,
   parameter HBMC_CH7_CFG_CB_MAJOR_MODE_EN                      = "",
   parameter HBMC_CH7_CFG_CB_STRICT_MAJOR_MODE_EN               = "",
   parameter HBMC_CH7_CFG_RFSH_ALL_EN                           = "",
   parameter HBMC_CH7_CFG_RFSH_PB_EN                            = "",
   parameter HBMC_CH7_CFG_USER_RFSH_PB_EN                       = "",
   parameter HBMC_CH7_CFG_RFSH_AB_TO_PB_EN                      = "",
   parameter HBMC_CH7_CFG_CB_TEMP_RFSH_FILTER_EN                = "",
   parameter HBMC_CH7_CFG_RFSH_POST_LOWER_LIMIT                 = 0,
   parameter HBMC_CH7_CFG_RFSH_PRE_UPPER_LIMIT                  = 0,
   parameter HBMC_CH7_CFG_RFSH_IDLE_THRESHOLD                   = 0,
   parameter HBMC_CH7_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH7_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH7_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH7_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH7_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH7_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH7_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH7_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH   = 0,
   parameter HBMC_CH7_CFG_TEMP_FILTER_EN                        = "",
   parameter HBMC_CH7_CFG_CATTRIP_FILTER_EN                     = "",
   parameter HBMC_CH7_CFG_CB_BYPASS_CATTRIP                     = "",
   parameter HBMC_CH7_CFG_CB_TEMP_SELECT                        = "",
   parameter HBMC_CH7_CFG_F2C_TEMP_UPDATE                       = "",
   parameter HBMC_CH7_CFG_F2C_TEMP                              = 0,
   parameter HBMC_CH7_CFG_ADDR_SCR                              = "",
   parameter HBMC_CH7_CFG_ADDR_SPRD                             = "",
   parameter HBMC_CH7_CFG_CB_RD_COL_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH7_CFG_CB_WR_COL_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH7_CFG_CB_RD_ROW_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH7_CFG_CB_WR_ROW_ARB_PRIORITY_EN             = "",
   parameter HBMC_CH7_CFG_CB_DEPENDENCY_MODE                    = "",
   parameter HBMC_CH7_CFG_MECC_EN                               = "",
   parameter HBMC_CH7_CFG_CA_PAR_EN                             = "",
   parameter HBMC_CH7_CFG_WR_PAR_EN                             = "",
   parameter HBMC_CH7_CFG_RD_PAR_EN                             = "",
   parameter HBMC_CH7_CFG_WR_DM_EN                              = "",
   parameter HBMC_CH7_CFG_RD_DM_EN                              = "",
   parameter HBMC_CH7_CFG_POWER_DOWN_EN                         = "",
   parameter HBMC_CH7_CFG_POWER_DOWN_CK_DIS_EN                  = "",
   parameter HBMC_CH7_CFG_AUTO_RD_POWER_DOWN_EXIT_EN            = "",
   parameter HBMC_CH7_CFG_AUTO_WR_POWER_DOWN_EXIT_EN            = "",
   parameter HBMC_CH7_CFG_AUTO_RD_SELF_RFSH_EXIT_EN             = "",
   parameter HBMC_CH7_CFG_AUTO_WR_SELF_RFSH_EXIT_EN             = "",
   parameter HBMC_CH7_CFG_SELF_RFSH_CK_DIS_EN                   = "",
   parameter HBMC_CH7_CFG_SELF_RFSH_EN                          = "",
   parameter HBMC_CH7_H0_FR_CLK_STCFG_EN                        = "",
   parameter HBMC_CH7_CFG_SB_PRE_STALL_CYCLE                    = 0,
   parameter HBMC_CH7_CFG_SB_POST_STALL_CYCLE                   = 0,
   parameter HBMC_CH7_CFG_HBMC_CORECLK_PROG_DELAY1              = 0,
   parameter HBMC_CH7_CFG_HBMC_CORECLK_PROG_DELAY2              = 0,
   parameter HBMC_CH7_CFG_HBMCPTRENSYNCSEL                      = "",
   parameter HBMC_CH7_CFG_UB48MODE                              = "",
   parameter HBMC_CH7_CFG_HBMCH2CPTRSTART                       = 0,
   parameter HBMC_CH7_CFG_DWORD_LPBKEN                          = "",
   parameter HBMC_CH7_CFG_AWORD_LPBEN                           = "",
   parameter HBMC_CH7_CFG_DWORD_LPBKSEL                         = "",
   parameter HBMC_CH7_CFG_AWORD_LPBKSEL                         = 0,
   parameter HBMC_CH7_CFG_OBSGRPSEL                             = 0,
   parameter HBMC_CH7_CFG_OBSSIGSEL                             = 0,
   parameter HBMC_CH7_CFG_MEM_MCE                               = "",
   parameter HBMC_CH7_CFG_MEM_WA                                = 0,
   parameter HBMC_CH7_CFG_MEM_RMCE                              = 0,
   parameter HBMC_CH7_CFG_MEM_WMCE                              = 0,
   parameter HBMC_CH7_CFG_MEM_WPULSE                            = 0,
   parameter HBMC_CH7_CFG_SRAM_ECC_ENABLE                       = "",
   parameter HBMC_CH7_CFG_PC0_SRAM_INJD                         = "",
   parameter HBMC_CH7_CFG_PC0_SRAM_INJS                         = "",
   parameter HBMC_CH7_CFG_PC1_SRAM_INJD                         = "",
   parameter HBMC_CH7_CFG_PC1_SRAM_INJS                         = "",
   parameter HBMC_CH7_CFG_SRAM_SERRINTEN                        = "",
   parameter HBMC_CH7_CFG_SRAM_SLVERR_DIS                       = "",
   parameter HBMC_CH7_MMR_USER_TRIGGER                          = "",
   parameter HBMC_CH7_MMR_USER_RDWR                             = "",
   parameter HBMC_CH7_MMR_USER_BYTEENABLE                       = 0,
   parameter HBMC_CH7_MMR_USER_ADDR                             = 0,
   parameter HBMC_CH7_MMR_USER_WRDATA                           = 0,
   parameter HBMC_CH7_MMR_SBOWN_REQ                             = "",
   parameter HBMC_CH7_MMR_SBOWN_DELAY                           = 0,
   parameter HBMC_CH7_CFG_SKETCH1                               = 0,
   parameter HBMC_CH7_CFG_SKETCH2                               = 0,
   parameter HBMC_CH7_CFG_TST_PATTERN                           = 0,
   parameter HBMC_CH7_CFG_TST_START_ADDR                        = 0,
   parameter HBMC_CH7_CFG_TST_BURST_LEN                         = 0,
   parameter HBMC_CH7_CFG_TST_GEN_CMD                           = 0,
   parameter HBMC_CH7_CFG_AXI_TRAFFIC_SEL                       = "",
   parameter HBMC_CH7_CFG_TST_PC_SEL                            = "",
   parameter HBMC_CH7_CFG_TST_TRIGGER                           = "",
   parameter HBMC_CH7_CFG_TST_TIME_OUT                          = 0,
   parameter HBMC_CH7_HBMC_RATE                                 = 0,
   parameter HBMC_CH7_HBM_TRFCSB                                = 0,
   parameter HBMC_CH7_HBM_TRREFD                                = 0,
   parameter HBMC_CH7_UFI_TRDEN                                 = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_WTP                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_WTP                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_ITP                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_ITP                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_RTP                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_RTP                          = 0,
   parameter HBMC_CH7_CFG_PAR_LAT                               = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_FIW_SHORT                    = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_ATI                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_ITI                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_ATA                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_ITA                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_ITA_DLY                      = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_ATP                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_ATR                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_ITR                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_ATW                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_ITW                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_PTA                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_WTI                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_RTA                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_WTA                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_ATA_DBG                      = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_ATI_DBG                      = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_ITA_DBG                      = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_ITI_DBG                      = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_RTRWTW_DBG                   = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_WTR_DBG                      = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_ATA_SBG                      = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_ATI_SBG                      = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_ITA_SBG                      = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_ITI_SBG                      = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_WTR_SBG                      = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_RTR_DSID                     = 0,
   parameter HBMC_CH7_CFG_HBMC_POWER_DOWN_TO_CK_DIS             = 0,
   parameter HBMC_CH7_CFG_HBMC_CK_DIS_TO_POWER_DOWN             = 0,
   parameter HBMC_CH7_CFG_HBMC_MIN_POWER_DOWN                   = 0,
   parameter HBMC_CH7_CFG_HBMC_POWER_DOWN_TO_VALID              = 0,
   parameter HBMC_CH7_CFG_HBMC_SELF_RFSH_TO_CK_DIS              = 0,
   parameter HBMC_CH7_CFG_HBMC_CK_DIS_TO_SELF_RFSH              = 0,
   parameter HBMC_CH7_CFG_HBMC_SELF_RFSH_TO_VALID               = 0,
   parameter HBMC_CH7_CFG_HBMC_MIN_SELF_RFSH                    = 0,
   parameter HBMC_CH7_CFG_HBMC_RFSH_AB_TO_VALID                 = 0,
   parameter HBMC_CH7_CFG_HBMC_RFSH_PB_TO_RFSH_PB               = 0,
   parameter HBMC_CH7_CFG_HBMC_RFSH_PB_TO_VALID                 = 0,
   parameter HBMC_CH7_CFG_HBMC_TEMP000_RFSH_PERIOD              = 0,
   parameter HBMC_CH7_CFG_HBMC_TEMP001_RFSH_PERIOD              = 0,
   parameter HBMC_CH7_CFG_HBMC_TEMP011_RFSH_PERIOD              = 0,
   parameter HBMC_CH7_CFG_HBMC_TEMP010_RFSH_PERIOD              = 0,
   parameter HBMC_CH7_CFG_HBMC_TEMP110_RFSH_PERIOD              = 0,
   parameter HBMC_CH7_CFG_HBMC_TEMP111_RFSH_PERIOD              = 0,
   parameter HBMC_CH7_CFG_HBMC_TEMP101_RFSH_PERIOD              = 0,
   parameter HBMC_CH7_CFG_HBMC_TEMP100_RFSH_PERIOD              = 0,
   parameter HBMC_CH7_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET        = 0,
   parameter HBMC_CH7_CFG_HBMC_PCH_PB_TO_VALID                  = 0,
   parameter HBMC_CH7_CFG_HBMC_PCH_AB_TO_VALID                  = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_FIW_SHORT                    = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_ATI                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_ITI                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_ATA                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_ITA                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_ITA_DLY                      = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_ATP                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_ATR                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_ITR                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_ATW                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_ITW                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_PTA                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_WTI                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_RTA                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_WTA                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_ATA_DBG                      = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_ATI_DBG                      = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_ITA_DBG                      = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_ITI_DBG                      = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_RTRWTW_DBG                   = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_WTR_DBG                      = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_ATA_SBG                      = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_ATI_SBG                      = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_ITA_SBG                      = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_ITI_SBG                      = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_WTR_SBG                      = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_RTR_DSID                     = 0,
   parameter HBMC_CH7_CFG_PSEUDO_BL8_EN                         = "",
   parameter HBMC_CH7_CFG_CB_WREADY_GATE_EN                     = "",
   parameter HBMC_CH7_CFG_PC0_RDEN_ON                           = 0,
   parameter HBMC_CH7_CFG_PC1_RDEN_ON                           = 0,
   parameter HBMC_CH7_CFG_PC0_RDIE_ON                           = 0,
   parameter HBMC_CH7_CFG_PC1_RDIE_ON                           = 0,
   parameter HBMC_CH7_CFG_PC0_CMD2RD                            = 0,
   parameter HBMC_CH7_CFG_PC1_CMD2RD                            = 0,
   parameter HBMC_CH7_CFG_PC0_CMD2RDPAR                         = 0,
   parameter HBMC_CH7_CFG_PC1_CMD2RDPAR                         = 0,
   parameter HBMC_CH7_CFG_PC0_WDQS_ON                           = 0,
   parameter HBMC_CH7_CFG_PC1_WDQS_ON                           = 0,
   parameter HBMC_CH7_CFG_WCQ_HWM                               = 0,
   parameter HBMC_CH7_CFG_RFSH_POST_UPPER_LIMIT                 = 0,
   parameter HBMC_CH7_CFG_THROTTLE_EN                           = "",
   parameter HBMC_CH7_CFG_TEMP000_ON_TIME                       = 0,
   parameter HBMC_CH7_CFG_TEMP001_ON_TIME                       = 0,
   parameter HBMC_CH7_CFG_TEMP010_ON_TIME                       = 0,
   parameter HBMC_CH7_CFG_TEMP011_ON_TIME                       = 0,
   parameter HBMC_CH7_CFG_TEMP100_ON_TIME                       = 0,
   parameter HBMC_CH7_CFG_TEMP101_ON_TIME                       = 0,
   parameter HBMC_CH7_CFG_TEMP110_ON_TIME                       = 0,
   parameter HBMC_CH7_CFG_TEMP111_ON_TIME                       = 0,
   parameter HBMC_CH7_CFG_TEMP000_OFF_TIME                      = 0,
   parameter HBMC_CH7_CFG_TEMP001_OFF_TIME                      = 0,
   parameter HBMC_CH7_CFG_TEMP010_OFF_TIME                      = 0,
   parameter HBMC_CH7_CFG_TEMP011_OFF_TIME                      = 0,
   parameter HBMC_CH7_CFG_TEMP100_OFF_TIME                      = 0,
   parameter HBMC_CH7_CFG_TEMP101_OFF_TIME                      = 0,
   parameter HBMC_CH7_CFG_TEMP110_OFF_TIME                      = 0,
   parameter HBMC_CH7_CFG_TEMP111_OFF_TIME                      = 0,
   parameter HBMC_CH7_CFG_RMW_EN                                = "",
   parameter HBMC_CH7_CFG_POWER_DOWN_IDLE_THRESHOLD             = 0,
   parameter HBMC_CH7_CFG_SB_PRE_UPDATE_CYCLE                   = 0,
   parameter HBMC_CH7_CFG_HBMCC2HPTRDLY                         = 0,
   parameter HBMC_CH7_HBM_TCCDL_BL4                             = 0,
   parameter HBMC_CH7_HBM_TRTW                                  = 0,
   parameter HBMC_CH7_HBM_TFAW                                  = 0,
   parameter HBMC_CH7_HBM_TEAW                                  = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_FAW                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_RTI                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_RTW                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC0_RTRWTW_SBG                   = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_FAW                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_RTI                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_RTW                          = 0,
   parameter HBMC_CH7_CFG_HBMC_PC1_RTRWTW_SBG                   = 0,
   parameter HBMC_CH7_CFG_AWFIFO_RSVD_ENTRY                     = 0,
   parameter HBMC_CH7_CFG_ARFIFO_RSVD_ENTRY                     = 0
) (
   input  logic            pll_ref_clk,
   input  logic            ext_core_clk,
   input  logic            ext_core_clk_locked,
   input  logic            wmcrst_n_in,
   input  logic            hbm_only_reset_in,
   output logic            wmc_clk,
   output logic            phy_clk,
   output logic            wmcrst_n_0,
   output logic            wmcrst_n_1,
   output logic            wmcrst_n_2,
   output logic            wmcrst_n_3,
   output logic            local_cal_success,
   output logic            local_cal_fail,
   output logic            cal_sts,
   output logic            cal_in_prog_0,
   output logic            cal_in_prog_1,
   output logic            cal_in_prog_2,
   output logic            cal_in_prog_3,
   output logic            axifencereq_0,
   output logic            axifencereq_1,
   output logic            axifencereq_2,
   output logic            axifencereq_3,
   output logic [2:0]      cal_lat,
   input  logic [79:0]     sdout0_0_0,
   input  logic [1:0]      sdout0_en_0_0,
   output logic [79:0]     sdin0_0_0,
   input  logic [1:0]      sdin0_en_0_0,
   input  logic [7:0]      ddout0_0_0,
   input  logic [1:0]      ddout0_en_0_0,
   output logic [7:0]      ddin0_0_0,
   input  logic [1:0]      ddin0_en_0_0,
   input  logic [7:0]      ddout1_0_0,
   input  logic [1:0]      ddout1_en_0_0,
   output logic [7:0]      ddin1_0_0,
   input  logic [1:0]      ddin1_en_0_0,
   input  logic [79:0]     sdout0_0_1,
   input  logic [1:0]      sdout0_en_0_1,
   output logic [79:0]     sdin0_0_1,
   input  logic [1:0]      sdin0_en_0_1,
   input  logic [7:0]      ddout0_0_1,
   input  logic [1:0]      ddout0_en_0_1,
   output logic [7:0]      ddin0_0_1,
   input  logic [1:0]      ddin0_en_0_1,
   input  logic [7:0]      ddout1_0_1,
   input  logic [1:0]      ddout1_en_0_1,
   output logic [7:0]      ddin1_0_1,
   input  logic [1:0]      ddin1_en_0_1,
   input  logic [79:0]     sdout0_1_0,
   input  logic [1:0]      sdout0_en_1_0,
   output logic [79:0]     sdin0_1_0,
   input  logic [1:0]      sdin0_en_1_0,
   input  logic [7:0]      ddout0_1_0,
   input  logic [1:0]      ddout0_en_1_0,
   output logic [7:0]      ddin0_1_0,
   input  logic [1:0]      ddin0_en_1_0,
   input  logic [7:0]      ddout1_1_0,
   input  logic [1:0]      ddout1_en_1_0,
   output logic [7:0]      ddin1_1_0,
   input  logic [1:0]      ddin1_en_1_0,
   input  logic [79:0]     sdout0_1_1,
   input  logic [1:0]      sdout0_en_1_1,
   output logic [79:0]     sdin0_1_1,
   input  logic [1:0]      sdin0_en_1_1,
   input  logic [7:0]      ddout0_1_1,
   input  logic [1:0]      ddout0_en_1_1,
   output logic [7:0]      ddin0_1_1,
   input  logic [1:0]      ddin0_en_1_1,
   input  logic [7:0]      ddout1_1_1,
   input  logic [1:0]      ddout1_en_1_1,
   output logic [7:0]      ddin1_1_1,
   input  logic [1:0]      ddin1_en_1_1,
   input  logic [79:0]     sdout0_2_0,
   input  logic [1:0]      sdout0_en_2_0,
   output logic [79:0]     sdin0_2_0,
   input  logic [1:0]      sdin0_en_2_0,
   input  logic [7:0]      ddout0_2_0,
   input  logic [1:0]      ddout0_en_2_0,
   output logic [7:0]      ddin0_2_0,
   input  logic [1:0]      ddin0_en_2_0,
   input  logic [7:0]      ddout1_2_0,
   input  logic [1:0]      ddout1_en_2_0,
   output logic [7:0]      ddin1_2_0,
   input  logic [1:0]      ddin1_en_2_0,
   input  logic [79:0]     sdout0_2_1,
   input  logic [1:0]      sdout0_en_2_1,
   output logic [79:0]     sdin0_2_1,
   input  logic [1:0]      sdin0_en_2_1,
   input  logic [7:0]      ddout0_2_1,
   input  logic [1:0]      ddout0_en_2_1,
   output logic [7:0]      ddin0_2_1,
   input  logic [1:0]      ddin0_en_2_1,
   input  logic [7:0]      ddout1_2_1,
   input  logic [1:0]      ddout1_en_2_1,
   output logic [7:0]      ddin1_2_1,
   input  logic [1:0]      ddin1_en_2_1,
   input  logic [79:0]     sdout0_3_0,
   input  logic [1:0]      sdout0_en_3_0,
   output logic [79:0]     sdin0_3_0,
   input  logic [1:0]      sdin0_en_3_0,
   input  logic [7:0]      ddout0_3_0,
   input  logic [1:0]      ddout0_en_3_0,
   output logic [7:0]      ddin0_3_0,
   input  logic [1:0]      ddin0_en_3_0,
   input  logic [7:0]      ddout1_3_0,
   input  logic [1:0]      ddout1_en_3_0,
   output logic [7:0]      ddin1_3_0,
   input  logic [1:0]      ddin1_en_3_0,
   input  logic [79:0]     sdout0_3_1,
   input  logic [1:0]      sdout0_en_3_1,
   output logic [79:0]     sdin0_3_1,
   input  logic [1:0]      sdin0_en_3_1,
   input  logic [7:0]      ddout0_3_1,
   input  logic [1:0]      ddout0_en_3_1,
   output logic [7:0]      ddin0_3_1,
   input  logic [1:0]      ddin0_en_3_1,
   input  logic [7:0]      ddout1_3_1,
   input  logic [1:0]      ddout1_en_3_1,
   output logic [7:0]      ddin1_3_1,
   input  logic [1:0]      ddin1_en_3_1,
   input  logic [79:0]     sdout0_4_0,
   input  logic [1:0]      sdout0_en_4_0,
   output logic [79:0]     sdin0_4_0,
   input  logic [1:0]      sdin0_en_4_0,
   input  logic [7:0]      ddout0_4_0,
   input  logic [1:0]      ddout0_en_4_0,
   output logic [7:0]      ddin0_4_0,
   input  logic [1:0]      ddin0_en_4_0,
   input  logic [7:0]      ddout1_4_0,
   input  logic [1:0]      ddout1_en_4_0,
   output logic [7:0]      ddin1_4_0,
   input  logic [1:0]      ddin1_en_4_0,
   input  logic [79:0]     sdout0_4_1,
   input  logic [1:0]      sdout0_en_4_1,
   output logic [79:0]     sdin0_4_1,
   input  logic [1:0]      sdin0_en_4_1,
   input  logic [7:0]      ddout0_4_1,
   input  logic [1:0]      ddout0_en_4_1,
   output logic [7:0]      ddin0_4_1,
   input  logic [1:0]      ddin0_en_4_1,
   input  logic [7:0]      ddout1_4_1,
   input  logic [1:0]      ddout1_en_4_1,
   output logic [7:0]      ddin1_4_1,
   input  logic [1:0]      ddin1_en_4_1,
   input  logic [79:0]     sdout0_5_0,
   input  logic [1:0]      sdout0_en_5_0,
   output logic [79:0]     sdin0_5_0,
   input  logic [1:0]      sdin0_en_5_0,
   input  logic [7:0]      ddout0_5_0,
   input  logic [1:0]      ddout0_en_5_0,
   output logic [7:0]      ddin0_5_0,
   input  logic [1:0]      ddin0_en_5_0,
   input  logic [7:0]      ddout1_5_0,
   input  logic [1:0]      ddout1_en_5_0,
   output logic [7:0]      ddin1_5_0,
   input  logic [1:0]      ddin1_en_5_0,
   input  logic [79:0]     sdout0_5_1,
   input  logic [1:0]      sdout0_en_5_1,
   output logic [79:0]     sdin0_5_1,
   input  logic [1:0]      sdin0_en_5_1,
   input  logic [7:0]      ddout0_5_1,
   input  logic [1:0]      ddout0_en_5_1,
   output logic [7:0]      ddin0_5_1,
   input  logic [1:0]      ddin0_en_5_1,
   input  logic [7:0]      ddout1_5_1,
   input  logic [1:0]      ddout1_en_5_1,
   output logic [7:0]      ddin1_5_1,
   input  logic [1:0]      ddin1_en_5_1,
   input  logic [79:0]     sdout0_6_0,
   input  logic [1:0]      sdout0_en_6_0,
   output logic [79:0]     sdin0_6_0,
   input  logic [1:0]      sdin0_en_6_0,
   input  logic [7:0]      ddout0_6_0,
   input  logic [1:0]      ddout0_en_6_0,
   output logic [7:0]      ddin0_6_0,
   input  logic [1:0]      ddin0_en_6_0,
   input  logic [7:0]      ddout1_6_0,
   input  logic [1:0]      ddout1_en_6_0,
   output logic [7:0]      ddin1_6_0,
   input  logic [1:0]      ddin1_en_6_0,
   input  logic [79:0]     sdout0_6_1,
   input  logic [1:0]      sdout0_en_6_1,
   output logic [79:0]     sdin0_6_1,
   input  logic [1:0]      sdin0_en_6_1,
   input  logic [7:0]      ddout0_6_1,
   input  logic [1:0]      ddout0_en_6_1,
   output logic [7:0]      ddin0_6_1,
   input  logic [1:0]      ddin0_en_6_1,
   input  logic [7:0]      ddout1_6_1,
   input  logic [1:0]      ddout1_en_6_1,
   output logic [7:0]      ddin1_6_1,
   input  logic [1:0]      ddin1_en_6_1,
   input  logic [79:0]     sdout0_7_0,
   input  logic [1:0]      sdout0_en_7_0,
   output logic [79:0]     sdin0_7_0,
   input  logic [1:0]      sdin0_en_7_0,
   input  logic [7:0]      ddout0_7_0,
   input  logic [1:0]      ddout0_en_7_0,
   output logic [7:0]      ddin0_7_0,
   input  logic [1:0]      ddin0_en_7_0,
   input  logic [7:0]      ddout1_7_0,
   input  logic [1:0]      ddout1_en_7_0,
   output logic [7:0]      ddin1_7_0,
   input  logic [1:0]      ddin1_en_7_0,
   input  logic [79:0]     sdout0_7_1,
   input  logic [1:0]      sdout0_en_7_1,
   output logic [79:0]     sdin0_7_1,
   input  logic [1:0]      sdin0_en_7_1,
   input  logic [7:0]      ddout0_7_1,
   input  logic [1:0]      ddout0_en_7_1,
   output logic [7:0]      ddin0_7_1,
   input  logic [1:0]      ddin0_en_7_1,
   input  logic [7:0]      ddout1_7_1,
   input  logic [1:0]      ddout1_en_7_1,
   output logic [7:0]      ddin1_7_1,
   input  logic [1:0]      ddin1_en_7_1,
   input  logic [79:0]     sdout0_8_0,
   input  logic [1:0]      sdout0_en_8_0,
   output logic [79:0]     sdin0_8_0,
   input  logic [1:0]      sdin0_en_8_0,
   input  logic [7:0]      ddout0_8_0,
   input  logic [1:0]      ddout0_en_8_0,
   output logic [7:0]      ddin0_8_0,
   input  logic [1:0]      ddin0_en_8_0,
   input  logic [7:0]      ddout1_8_0,
   input  logic [1:0]      ddout1_en_8_0,
   output logic [7:0]      ddin1_8_0,
   input  logic [1:0]      ddin1_en_8_0,
   input  logic [79:0]     sdout0_8_1,
   input  logic [1:0]      sdout0_en_8_1,
   output logic [79:0]     sdin0_8_1,
   input  logic [1:0]      sdin0_en_8_1,
   input  logic [7:0]      ddout0_8_1,
   input  logic [1:0]      ddout0_en_8_1,
   output logic [7:0]      ddin0_8_1,
   input  logic [1:0]      ddin0_en_8_1,
   input  logic [7:0]      ddout1_8_1,
   input  logic [1:0]      ddout1_en_8_1,
   output logic [7:0]      ddin1_8_1,
   input  logic [1:0]      ddin1_en_8_1,
   input  logic [79:0]     sdout0_9_0,
   input  logic [1:0]      sdout0_en_9_0,
   output logic [79:0]     sdin0_9_0,
   input  logic [1:0]      sdin0_en_9_0,
   input  logic [7:0]      ddout0_9_0,
   input  logic [1:0]      ddout0_en_9_0,
   output logic [7:0]      ddin0_9_0,
   input  logic [1:0]      ddin0_en_9_0,
   input  logic [7:0]      ddout1_9_0,
   input  logic [1:0]      ddout1_en_9_0,
   output logic [7:0]      ddin1_9_0,
   input  logic [1:0]      ddin1_en_9_0,
   input  logic [79:0]     sdout0_9_1,
   input  logic [1:0]      sdout0_en_9_1,
   output logic [79:0]     sdin0_9_1,
   input  logic [1:0]      sdin0_en_9_1,
   input  logic [7:0]      ddout0_9_1,
   input  logic [1:0]      ddout0_en_9_1,
   output logic [7:0]      ddin0_9_1,
   input  logic [1:0]      ddin0_en_9_1,
   input  logic [7:0]      ddout1_9_1,
   input  logic [1:0]      ddout1_en_9_1,
   output logic [7:0]      ddin1_9_1,
   input  logic [1:0]      ddin1_en_9_1,
   input  logic [79:0]     sdout0_10_0,
   input  logic [1:0]      sdout0_en_10_0,
   output logic [79:0]     sdin0_10_0,
   input  logic [1:0]      sdin0_en_10_0,
   input  logic [7:0]      ddout0_10_0,
   input  logic [1:0]      ddout0_en_10_0,
   output logic [7:0]      ddin0_10_0,
   input  logic [1:0]      ddin0_en_10_0,
   input  logic [7:0]      ddout1_10_0,
   input  logic [1:0]      ddout1_en_10_0,
   output logic [7:0]      ddin1_10_0,
   input  logic [1:0]      ddin1_en_10_0,
   input  logic [79:0]     sdout0_10_1,
   input  logic [1:0]      sdout0_en_10_1,
   output logic [79:0]     sdin0_10_1,
   input  logic [1:0]      sdin0_en_10_1,
   input  logic [7:0]      ddout0_10_1,
   input  logic [1:0]      ddout0_en_10_1,
   output logic [7:0]      ddin0_10_1,
   input  logic [1:0]      ddin0_en_10_1,
   input  logic [7:0]      ddout1_10_1,
   input  logic [1:0]      ddout1_en_10_1,
   output logic [7:0]      ddin1_10_1,
   input  logic [1:0]      ddin1_en_10_1,
   input  logic [79:0]     sdout0_11_0,
   input  logic [1:0]      sdout0_en_11_0,
   output logic [79:0]     sdin0_11_0,
   input  logic [1:0]      sdin0_en_11_0,
   input  logic [7:0]      ddout0_11_0,
   input  logic [1:0]      ddout0_en_11_0,
   output logic [7:0]      ddin0_11_0,
   input  logic [1:0]      ddin0_en_11_0,
   input  logic [7:0]      ddout1_11_0,
   input  logic [1:0]      ddout1_en_11_0,
   output logic [7:0]      ddin1_11_0,
   input  logic [1:0]      ddin1_en_11_0,
   input  logic [79:0]     sdout0_11_1,
   input  logic [1:0]      sdout0_en_11_1,
   output logic [79:0]     sdin0_11_1,
   input  logic [1:0]      sdin0_en_11_1,
   input  logic [7:0]      ddout0_11_1,
   input  logic [1:0]      ddout0_en_11_1,
   output logic [7:0]      ddin0_11_1,
   input  logic [1:0]      ddin0_en_11_1,
   input  logic [7:0]      ddout1_11_1,
   input  logic [1:0]      ddout1_en_11_1,
   output logic [7:0]      ddin1_11_1,
   input  logic [1:0]      ddin1_en_11_1,
   input  logic [79:0]     sdout0_12_0,
   input  logic [1:0]      sdout0_en_12_0,
   output logic [79:0]     sdin0_12_0,
   input  logic [1:0]      sdin0_en_12_0,
   input  logic [7:0]      ddout0_12_0,
   input  logic [1:0]      ddout0_en_12_0,
   output logic [7:0]      ddin0_12_0,
   input  logic [1:0]      ddin0_en_12_0,
   input  logic [7:0]      ddout1_12_0,
   input  logic [1:0]      ddout1_en_12_0,
   output logic [7:0]      ddin1_12_0,
   input  logic [1:0]      ddin1_en_12_0,
   input  logic [79:0]     sdout0_12_1,
   input  logic [1:0]      sdout0_en_12_1,
   output logic [79:0]     sdin0_12_1,
   input  logic [1:0]      sdin0_en_12_1,
   input  logic [7:0]      ddout0_12_1,
   input  logic [1:0]      ddout0_en_12_1,
   output logic [7:0]      ddin0_12_1,
   input  logic [1:0]      ddin0_en_12_1,
   input  logic [7:0]      ddout1_12_1,
   input  logic [1:0]      ddout1_en_12_1,
   output logic [7:0]      ddin1_12_1,
   input  logic [1:0]      ddin1_en_12_1,
   input  logic [79:0]     sdout0_13_0,
   input  logic [1:0]      sdout0_en_13_0,
   output logic [79:0]     sdin0_13_0,
   input  logic [1:0]      sdin0_en_13_0,
   input  logic [7:0]      ddout0_13_0,
   input  logic [1:0]      ddout0_en_13_0,
   output logic [7:0]      ddin0_13_0,
   input  logic [1:0]      ddin0_en_13_0,
   input  logic [7:0]      ddout1_13_0,
   input  logic [1:0]      ddout1_en_13_0,
   output logic [7:0]      ddin1_13_0,
   input  logic [1:0]      ddin1_en_13_0,
   input  logic [79:0]     sdout0_13_1,
   input  logic [1:0]      sdout0_en_13_1,
   output logic [79:0]     sdin0_13_1,
   input  logic [1:0]      sdin0_en_13_1,
   input  logic [7:0]      ddout0_13_1,
   input  logic [1:0]      ddout0_en_13_1,
   output logic [7:0]      ddin0_13_1,
   input  logic [1:0]      ddin0_en_13_1,
   input  logic [7:0]      ddout1_13_1,
   input  logic [1:0]      ddout1_en_13_1,
   output logic [7:0]      ddin1_13_1,
   input  logic [1:0]      ddin1_en_13_1,
   input  logic [79:0]     sdout0_14_0,
   input  logic [1:0]      sdout0_en_14_0,
   output logic [79:0]     sdin0_14_0,
   input  logic [1:0]      sdin0_en_14_0,
   input  logic [7:0]      ddout0_14_0,
   input  logic [1:0]      ddout0_en_14_0,
   output logic [7:0]      ddin0_14_0,
   input  logic [1:0]      ddin0_en_14_0,
   input  logic [7:0]      ddout1_14_0,
   input  logic [1:0]      ddout1_en_14_0,
   output logic [7:0]      ddin1_14_0,
   input  logic [1:0]      ddin1_en_14_0,
   input  logic [79:0]     sdout0_14_1,
   input  logic [1:0]      sdout0_en_14_1,
   output logic [79:0]     sdin0_14_1,
   input  logic [1:0]      sdin0_en_14_1,
   input  logic [7:0]      ddout0_14_1,
   input  logic [1:0]      ddout0_en_14_1,
   output logic [7:0]      ddin0_14_1,
   input  logic [1:0]      ddin0_en_14_1,
   input  logic [7:0]      ddout1_14_1,
   input  logic [1:0]      ddout1_en_14_1,
   output logic [7:0]      ddin1_14_1,
   input  logic [1:0]      ddin1_en_14_1,
   input  logic [79:0]     sdout0_15_0,
   input  logic [1:0]      sdout0_en_15_0,
   output logic [79:0]     sdin0_15_0,
   input  logic [1:0]      sdin0_en_15_0,
   input  logic [7:0]      ddout0_15_0,
   input  logic [1:0]      ddout0_en_15_0,
   output logic [7:0]      ddin0_15_0,
   input  logic [1:0]      ddin0_en_15_0,
   input  logic [7:0]      ddout1_15_0,
   input  logic [1:0]      ddout1_en_15_0,
   output logic [7:0]      ddin1_15_0,
   input  logic [1:0]      ddin1_en_15_0,
   input  logic [79:0]     sdout0_15_1,
   input  logic [1:0]      sdout0_en_15_1,
   output logic [79:0]     sdin0_15_1,
   input  logic [1:0]      sdin0_en_15_1,
   input  logic [7:0]      ddout0_15_1,
   input  logic [1:0]      ddout0_en_15_1,
   output logic [7:0]      ddin0_15_1,
   input  logic [1:0]      ddin0_en_15_1,
   input  logic [7:0]      ddout1_15_1,
   input  logic [1:0]      ddout1_en_15_1,
   output logic [7:0]      ddin1_15_1,
   input  logic [1:0]      ddin1_en_15_1,
   input  logic [79:0]     sdout0_16_0,
   input  logic [1:0]      sdout0_en_16_0,
   output logic [79:0]     sdin0_16_0,
   input  logic [1:0]      sdin0_en_16_0,
   input  logic [7:0]      ddout0_16_0,
   input  logic [1:0]      ddout0_en_16_0,
   output logic [7:0]      ddin0_16_0,
   input  logic [1:0]      ddin0_en_16_0,
   input  logic [7:0]      ddout1_16_0,
   input  logic [1:0]      ddout1_en_16_0,
   output logic [7:0]      ddin1_16_0,
   input  logic [1:0]      ddin1_en_16_0,
   input  logic [79:0]     sdout0_16_1,
   input  logic [1:0]      sdout0_en_16_1,
   output logic [79:0]     sdin0_16_1,
   input  logic [1:0]      sdin0_en_16_1,
   input  logic [7:0]      ddout0_16_1,
   input  logic [1:0]      ddout0_en_16_1,
   output logic [7:0]      ddin0_16_1,
   input  logic [1:0]      ddin0_en_16_1,
   input  logic [7:0]      ddout1_16_1,
   input  logic [1:0]      ddout1_en_16_1,
   output logic [7:0]      ddin1_16_1,
   input  logic [1:0]      ddin1_en_16_1,
   input  logic [79:0]     sdout0_17_0,
   input  logic [1:0]      sdout0_en_17_0,
   output logic [79:0]     sdin0_17_0,
   input  logic [1:0]      sdin0_en_17_0,
   input  logic [7:0]      ddout0_17_0,
   input  logic [1:0]      ddout0_en_17_0,
   output logic [7:0]      ddin0_17_0,
   input  logic [1:0]      ddin0_en_17_0,
   input  logic [7:0]      ddout1_17_0,
   input  logic [1:0]      ddout1_en_17_0,
   output logic [7:0]      ddin1_17_0,
   input  logic [1:0]      ddin1_en_17_0,
   input  logic [79:0]     sdout0_17_1,
   input  logic [1:0]      sdout0_en_17_1,
   output logic [79:0]     sdin0_17_1,
   input  logic [1:0]      sdin0_en_17_1,
   input  logic [7:0]      ddout0_17_1,
   input  logic [1:0]      ddout0_en_17_1,
   output logic [7:0]      ddin0_17_1,
   input  logic [1:0]      ddin0_en_17_1,
   input  logic [7:0]      ddout1_17_1,
   input  logic [1:0]      ddout1_en_17_1,
   output logic [7:0]      ddin1_17_1,
   input  logic [1:0]      ddin1_en_17_1,
   input  logic [79:0]     sdout0_18_0,
   input  logic [1:0]      sdout0_en_18_0,
   output logic [79:0]     sdin0_18_0,
   input  logic [1:0]      sdin0_en_18_0,
   input  logic [7:0]      ddout0_18_0,
   input  logic [1:0]      ddout0_en_18_0,
   output logic [7:0]      ddin0_18_0,
   input  logic [1:0]      ddin0_en_18_0,
   input  logic [7:0]      ddout1_18_0,
   input  logic [1:0]      ddout1_en_18_0,
   output logic [7:0]      ddin1_18_0,
   input  logic [1:0]      ddin1_en_18_0,
   input  logic [79:0]     sdout0_18_1,
   input  logic [1:0]      sdout0_en_18_1,
   output logic [79:0]     sdin0_18_1,
   input  logic [1:0]      sdin0_en_18_1,
   input  logic [7:0]      ddout0_18_1,
   input  logic [1:0]      ddout0_en_18_1,
   output logic [7:0]      ddin0_18_1,
   input  logic [1:0]      ddin0_en_18_1,
   input  logic [7:0]      ddout1_18_1,
   input  logic [1:0]      ddout1_en_18_1,
   output logic [7:0]      ddin1_18_1,
   input  logic [1:0]      ddin1_en_18_1,
   input  logic [79:0]     sdout0_19_0,
   input  logic [1:0]      sdout0_en_19_0,
   output logic [79:0]     sdin0_19_0,
   input  logic [1:0]      sdin0_en_19_0,
   input  logic [7:0]      ddout0_19_0,
   input  logic [1:0]      ddout0_en_19_0,
   output logic [7:0]      ddin0_19_0,
   input  logic [1:0]      ddin0_en_19_0,
   input  logic [7:0]      ddout1_19_0,
   input  logic [1:0]      ddout1_en_19_0,
   output logic [7:0]      ddin1_19_0,
   input  logic [1:0]      ddin1_en_19_0,
   input  logic [79:0]     sdout0_19_1,
   input  logic [1:0]      sdout0_en_19_1,
   output logic [79:0]     sdin0_19_1,
   input  logic [1:0]      sdin0_en_19_1,
   input  logic [7:0]      ddout0_19_1,
   input  logic [1:0]      ddout0_en_19_1,
   output logic [7:0]      ddin0_19_1,
   input  logic [1:0]      ddin0_en_19_1,
   input  logic [7:0]      ddout1_19_1,
   input  logic [1:0]      ddout1_en_19_1,
   output logic [7:0]      ddin1_19_1,
   input  logic [1:0]      ddin1_en_19_1,
   input  logic [79:0]     sdout0_20_0,
   input  logic [1:0]      sdout0_en_20_0,
   output logic [79:0]     sdin0_20_0,
   input  logic [1:0]      sdin0_en_20_0,
   input  logic [7:0]      ddout0_20_0,
   input  logic [1:0]      ddout0_en_20_0,
   output logic [7:0]      ddin0_20_0,
   input  logic [1:0]      ddin0_en_20_0,
   input  logic [7:0]      ddout1_20_0,
   input  logic [1:0]      ddout1_en_20_0,
   output logic [7:0]      ddin1_20_0,
   input  logic [1:0]      ddin1_en_20_0,
   input  logic [79:0]     sdout0_20_1,
   input  logic [1:0]      sdout0_en_20_1,
   output logic [79:0]     sdin0_20_1,
   input  logic [1:0]      sdin0_en_20_1,
   input  logic [7:0]      ddout0_20_1,
   input  logic [1:0]      ddout0_en_20_1,
   output logic [7:0]      ddin0_20_1,
   input  logic [1:0]      ddin0_en_20_1,
   input  logic [7:0]      ddout1_20_1,
   input  logic [1:0]      ddout1_en_20_1,
   output logic [7:0]      ddin1_20_1,
   input  logic [1:0]      ddin1_en_20_1,
   input  logic [79:0]     sdout0_21_0,
   input  logic [1:0]      sdout0_en_21_0,
   output logic [79:0]     sdin0_21_0,
   input  logic [1:0]      sdin0_en_21_0,
   input  logic [7:0]      ddout0_21_0,
   input  logic [1:0]      ddout0_en_21_0,
   output logic [7:0]      ddin0_21_0,
   input  logic [1:0]      ddin0_en_21_0,
   input  logic [7:0]      ddout1_21_0,
   input  logic [1:0]      ddout1_en_21_0,
   output logic [7:0]      ddin1_21_0,
   input  logic [1:0]      ddin1_en_21_0,
   input  logic [79:0]     sdout0_21_1,
   input  logic [1:0]      sdout0_en_21_1,
   output logic [79:0]     sdin0_21_1,
   input  logic [1:0]      sdin0_en_21_1,
   input  logic [7:0]      ddout0_21_1,
   input  logic [1:0]      ddout0_en_21_1,
   output logic [7:0]      ddin0_21_1,
   input  logic [1:0]      ddin0_en_21_1,
   input  logic [7:0]      ddout1_21_1,
   input  logic [1:0]      ddout1_en_21_1,
   output logic [7:0]      ddin1_21_1,
   input  logic [1:0]      ddin1_en_21_1,
   input  logic [79:0]     sdout0_22_0,
   input  logic [1:0]      sdout0_en_22_0,
   output logic [79:0]     sdin0_22_0,
   input  logic [1:0]      sdin0_en_22_0,
   input  logic [7:0]      ddout0_22_0,
   input  logic [1:0]      ddout0_en_22_0,
   output logic [7:0]      ddin0_22_0,
   input  logic [1:0]      ddin0_en_22_0,
   input  logic [7:0]      ddout1_22_0,
   input  logic [1:0]      ddout1_en_22_0,
   output logic [7:0]      ddin1_22_0,
   input  logic [1:0]      ddin1_en_22_0,
   input  logic [79:0]     sdout0_22_1,
   input  logic [1:0]      sdout0_en_22_1,
   output logic [79:0]     sdin0_22_1,
   input  logic [1:0]      sdin0_en_22_1,
   input  logic [7:0]      ddout0_22_1,
   input  logic [1:0]      ddout0_en_22_1,
   output logic [7:0]      ddin0_22_1,
   input  logic [1:0]      ddin0_en_22_1,
   input  logic [7:0]      ddout1_22_1,
   input  logic [1:0]      ddout1_en_22_1,
   output logic [7:0]      ddin1_22_1,
   input  logic [1:0]      ddin1_en_22_1,
   input  logic [79:0]     sdout0_23_0,
   input  logic [1:0]      sdout0_en_23_0,
   output logic [79:0]     sdin0_23_0,
   input  logic [1:0]      sdin0_en_23_0,
   input  logic [7:0]      ddout0_23_0,
   input  logic [1:0]      ddout0_en_23_0,
   output logic [7:0]      ddin0_23_0,
   input  logic [1:0]      ddin0_en_23_0,
   input  logic [7:0]      ddout1_23_0,
   input  logic [1:0]      ddout1_en_23_0,
   output logic [7:0]      ddin1_23_0,
   input  logic [1:0]      ddin1_en_23_0,
   input  logic [79:0]     sdout0_23_1,
   input  logic [1:0]      sdout0_en_23_1,
   output logic [79:0]     sdin0_23_1,
   input  logic [1:0]      sdin0_en_23_1,
   input  logic [7:0]      ddout0_23_1,
   input  logic [1:0]      ddout0_en_23_1,
   output logic [7:0]      ddin0_23_1,
   input  logic [1:0]      ddin0_en_23_1,
   input  logic [7:0]      ddout1_23_1,
   input  logic [1:0]      ddout1_en_23_1,
   output logic [7:0]      ddin1_23_1,
   input  logic [1:0]      ddin1_en_23_1,
   input  logic [79:0]     sdout0_24_0,
   input  logic [1:0]      sdout0_en_24_0,
   output logic [79:0]     sdin0_24_0,
   input  logic [1:0]      sdin0_en_24_0,
   input  logic [7:0]      ddout0_24_0,
   input  logic [1:0]      ddout0_en_24_0,
   output logic [7:0]      ddin0_24_0,
   input  logic [1:0]      ddin0_en_24_0,
   input  logic [7:0]      ddout1_24_0,
   input  logic [1:0]      ddout1_en_24_0,
   output logic [7:0]      ddin1_24_0,
   input  logic [1:0]      ddin1_en_24_0,
   input  logic [79:0]     sdout0_24_1,
   input  logic [1:0]      sdout0_en_24_1,
   output logic [79:0]     sdin0_24_1,
   input  logic [1:0]      sdin0_en_24_1,
   input  logic [7:0]      ddout0_24_1,
   input  logic [1:0]      ddout0_en_24_1,
   output logic [7:0]      ddin0_24_1,
   input  logic [1:0]      ddin0_en_24_1,
   input  logic [7:0]      ddout1_24_1,
   input  logic [1:0]      ddout1_en_24_1,
   output logic [7:0]      ddin1_24_1,
   input  logic [1:0]      ddin1_en_24_1,
   input  logic [79:0]     sdout0_25_0,
   input  logic [1:0]      sdout0_en_25_0,
   output logic [79:0]     sdin0_25_0,
   input  logic [1:0]      sdin0_en_25_0,
   input  logic [7:0]      ddout0_25_0,
   input  logic [1:0]      ddout0_en_25_0,
   output logic [7:0]      ddin0_25_0,
   input  logic [1:0]      ddin0_en_25_0,
   input  logic [7:0]      ddout1_25_0,
   input  logic [1:0]      ddout1_en_25_0,
   output logic [7:0]      ddin1_25_0,
   input  logic [1:0]      ddin1_en_25_0,
   input  logic [79:0]     sdout0_25_1,
   input  logic [1:0]      sdout0_en_25_1,
   output logic [79:0]     sdin0_25_1,
   input  logic [1:0]      sdin0_en_25_1,
   input  logic [7:0]      ddout0_25_1,
   input  logic [1:0]      ddout0_en_25_1,
   output logic [7:0]      ddin0_25_1,
   input  logic [1:0]      ddin0_en_25_1,
   input  logic [7:0]      ddout1_25_1,
   input  logic [1:0]      ddout1_en_25_1,
   output logic [7:0]      ddin1_25_1,
   input  logic [1:0]      ddin1_en_25_1,
   input  logic [79:0]     sdout0_26_0,
   input  logic [1:0]      sdout0_en_26_0,
   output logic [79:0]     sdin0_26_0,
   input  logic [1:0]      sdin0_en_26_0,
   input  logic [7:0]      ddout0_26_0,
   input  logic [1:0]      ddout0_en_26_0,
   output logic [7:0]      ddin0_26_0,
   input  logic [1:0]      ddin0_en_26_0,
   input  logic [7:0]      ddout1_26_0,
   input  logic [1:0]      ddout1_en_26_0,
   output logic [7:0]      ddin1_26_0,
   input  logic [1:0]      ddin1_en_26_0,
   input  logic [79:0]     sdout0_26_1,
   input  logic [1:0]      sdout0_en_26_1,
   output logic [79:0]     sdin0_26_1,
   input  logic [1:0]      sdin0_en_26_1,
   input  logic [7:0]      ddout0_26_1,
   input  logic [1:0]      ddout0_en_26_1,
   output logic [7:0]      ddin0_26_1,
   input  logic [1:0]      ddin0_en_26_1,
   input  logic [7:0]      ddout1_26_1,
   input  logic [1:0]      ddout1_en_26_1,
   output logic [7:0]      ddin1_26_1,
   input  logic [1:0]      ddin1_en_26_1,
   input  logic [79:0]     sdout0_27_0,
   input  logic [1:0]      sdout0_en_27_0,
   output logic [79:0]     sdin0_27_0,
   input  logic [1:0]      sdin0_en_27_0,
   input  logic [7:0]      ddout0_27_0,
   input  logic [1:0]      ddout0_en_27_0,
   output logic [7:0]      ddin0_27_0,
   input  logic [1:0]      ddin0_en_27_0,
   input  logic [7:0]      ddout1_27_0,
   input  logic [1:0]      ddout1_en_27_0,
   output logic [7:0]      ddin1_27_0,
   input  logic [1:0]      ddin1_en_27_0,
   input  logic [79:0]     sdout0_27_1,
   input  logic [1:0]      sdout0_en_27_1,
   output logic [79:0]     sdin0_27_1,
   input  logic [1:0]      sdin0_en_27_1,
   input  logic [7:0]      ddout0_27_1,
   input  logic [1:0]      ddout0_en_27_1,
   output logic [7:0]      ddin0_27_1,
   input  logic [1:0]      ddin0_en_27_1,
   input  logic [7:0]      ddout1_27_1,
   input  logic [1:0]      ddout1_en_27_1,
   output logic [7:0]      ddin1_27_1,
   input  logic [1:0]      ddin1_en_27_1,
   input  logic [79:0]     sdout0_28_0,
   input  logic [1:0]      sdout0_en_28_0,
   output logic [79:0]     sdin0_28_0,
   input  logic [1:0]      sdin0_en_28_0,
   input  logic [7:0]      ddout0_28_0,
   input  logic [1:0]      ddout0_en_28_0,
   output logic [7:0]      ddin0_28_0,
   input  logic [1:0]      ddin0_en_28_0,
   input  logic [7:0]      ddout1_28_0,
   input  logic [1:0]      ddout1_en_28_0,
   output logic [7:0]      ddin1_28_0,
   input  logic [1:0]      ddin1_en_28_0,
   input  logic [79:0]     sdout0_28_1,
   input  logic [1:0]      sdout0_en_28_1,
   output logic [79:0]     sdin0_28_1,
   input  logic [1:0]      sdin0_en_28_1,
   input  logic [7:0]      ddout0_28_1,
   input  logic [1:0]      ddout0_en_28_1,
   output logic [7:0]      ddin0_28_1,
   input  logic [1:0]      ddin0_en_28_1,
   input  logic [7:0]      ddout1_28_1,
   input  logic [1:0]      ddout1_en_28_1,
   output logic [7:0]      ddin1_28_1,
   input  logic [1:0]      ddin1_en_28_1,
   input  logic [79:0]     sdout0_29_0,
   input  logic [1:0]      sdout0_en_29_0,
   output logic [79:0]     sdin0_29_0,
   input  logic [1:0]      sdin0_en_29_0,
   input  logic [7:0]      ddout0_29_0,
   input  logic [1:0]      ddout0_en_29_0,
   output logic [7:0]      ddin0_29_0,
   input  logic [1:0]      ddin0_en_29_0,
   input  logic [7:0]      ddout1_29_0,
   input  logic [1:0]      ddout1_en_29_0,
   output logic [7:0]      ddin1_29_0,
   input  logic [1:0]      ddin1_en_29_0,
   input  logic [79:0]     sdout0_29_1,
   input  logic [1:0]      sdout0_en_29_1,
   output logic [79:0]     sdin0_29_1,
   input  logic [1:0]      sdin0_en_29_1,
   input  logic [7:0]      ddout0_29_1,
   input  logic [1:0]      ddout0_en_29_1,
   output logic [7:0]      ddin0_29_1,
   input  logic [1:0]      ddin0_en_29_1,
   input  logic [7:0]      ddout1_29_1,
   input  logic [1:0]      ddout1_en_29_1,
   output logic [7:0]      ddin1_29_1,
   input  logic [1:0]      ddin1_en_29_1,
   input  logic [79:0]     sdout0_30_0,
   input  logic [1:0]      sdout0_en_30_0,
   output logic [79:0]     sdin0_30_0,
   input  logic [1:0]      sdin0_en_30_0,
   input  logic [7:0]      ddout0_30_0,
   input  logic [1:0]      ddout0_en_30_0,
   output logic [7:0]      ddin0_30_0,
   input  logic [1:0]      ddin0_en_30_0,
   input  logic [7:0]      ddout1_30_0,
   input  logic [1:0]      ddout1_en_30_0,
   output logic [7:0]      ddin1_30_0,
   input  logic [1:0]      ddin1_en_30_0,
   input  logic [79:0]     sdout0_30_1,
   input  logic [1:0]      sdout0_en_30_1,
   output logic [79:0]     sdin0_30_1,
   input  logic [1:0]      sdin0_en_30_1,
   input  logic [7:0]      ddout0_30_1,
   input  logic [1:0]      ddout0_en_30_1,
   output logic [7:0]      ddin0_30_1,
   input  logic [1:0]      ddin0_en_30_1,
   input  logic [7:0]      ddout1_30_1,
   input  logic [1:0]      ddout1_en_30_1,
   output logic [7:0]      ddin1_30_1,
   input  logic [1:0]      ddin1_en_30_1,
   input  logic [79:0]     sdout0_31_0,
   input  logic [1:0]      sdout0_en_31_0,
   output logic [79:0]     sdin0_31_0,
   input  logic [1:0]      sdin0_en_31_0,
   input  logic [7:0]      ddout0_31_0,
   input  logic [1:0]      ddout0_en_31_0,
   output logic [7:0]      ddin0_31_0,
   input  logic [1:0]      ddin0_en_31_0,
   input  logic [7:0]      ddout1_31_0,
   input  logic [1:0]      ddout1_en_31_0,
   output logic [7:0]      ddin1_31_0,
   input  logic [1:0]      ddin1_en_31_0,
   input  logic [79:0]     sdout0_31_1,
   input  logic [1:0]      sdout0_en_31_1,
   output logic [79:0]     sdin0_31_1,
   input  logic [1:0]      sdin0_en_31_1,
   input  logic [7:0]      ddout0_31_1,
   input  logic [1:0]      ddout0_en_31_1,
   output logic [7:0]      ddin0_31_1,
   input  logic [1:0]      ddin0_en_31_1,
   input  logic [7:0]      ddout1_31_1,
   input  logic [1:0]      ddout1_en_31_1,
   output logic [7:0]      ddin1_31_1,
   input  logic [1:0]      ddin1_en_31_1,
   input  logic [79:0]     sdout0_32_0,
   input  logic [1:0]      sdout0_en_32_0,
   output logic [79:0]     sdin0_32_0,
   input  logic [1:0]      sdin0_en_32_0,
   input  logic [7:0]      ddout0_32_0,
   input  logic [1:0]      ddout0_en_32_0,
   output logic [7:0]      ddin0_32_0,
   input  logic [1:0]      ddin0_en_32_0,
   input  logic [7:0]      ddout1_32_0,
   input  logic [1:0]      ddout1_en_32_0,
   output logic [7:0]      ddin1_32_0,
   input  logic [1:0]      ddin1_en_32_0,
   input  logic [79:0]     sdout0_32_1,
   input  logic [1:0]      sdout0_en_32_1,
   output logic [79:0]     sdin0_32_1,
   input  logic [1:0]      sdin0_en_32_1,
   input  logic [7:0]      ddout0_32_1,
   input  logic [1:0]      ddout0_en_32_1,
   output logic [7:0]      ddin0_32_1,
   input  logic [1:0]      ddin0_en_32_1,
   input  logic [7:0]      ddout1_32_1,
   input  logic [1:0]      ddout1_en_32_1,
   output logic [7:0]      ddin1_32_1,
   input  logic [1:0]      ddin1_en_32_1,
   input  logic [79:0]     sdout0_33_0,
   input  logic [1:0]      sdout0_en_33_0,
   output logic [79:0]     sdin0_33_0,
   input  logic [1:0]      sdin0_en_33_0,
   input  logic [7:0]      ddout0_33_0,
   input  logic [1:0]      ddout0_en_33_0,
   output logic [7:0]      ddin0_33_0,
   input  logic [1:0]      ddin0_en_33_0,
   input  logic [7:0]      ddout1_33_0,
   input  logic [1:0]      ddout1_en_33_0,
   output logic [7:0]      ddin1_33_0,
   input  logic [1:0]      ddin1_en_33_0,
   input  logic [79:0]     sdout0_33_1,
   input  logic [1:0]      sdout0_en_33_1,
   output logic [79:0]     sdin0_33_1,
   input  logic [1:0]      sdin0_en_33_1,
   input  logic [7:0]      ddout0_33_1,
   input  logic [1:0]      ddout0_en_33_1,
   output logic [7:0]      ddin0_33_1,
   input  logic [1:0]      ddin0_en_33_1,
   input  logic [7:0]      ddout1_33_1,
   input  logic [1:0]      ddout1_en_33_1,
   output logic [7:0]      ddin1_33_1,
   input  logic [1:0]      ddin1_en_33_1,
   input  logic [79:0]     sdout0_34_0,
   input  logic [1:0]      sdout0_en_34_0,
   output logic [79:0]     sdin0_34_0,
   input  logic [1:0]      sdin0_en_34_0,
   input  logic [7:0]      ddout0_34_0,
   input  logic [1:0]      ddout0_en_34_0,
   output logic [7:0]      ddin0_34_0,
   input  logic [1:0]      ddin0_en_34_0,
   input  logic [7:0]      ddout1_34_0,
   input  logic [1:0]      ddout1_en_34_0,
   output logic [7:0]      ddin1_34_0,
   input  logic [1:0]      ddin1_en_34_0,
   input  logic [79:0]     sdout0_34_1,
   input  logic [1:0]      sdout0_en_34_1,
   output logic [79:0]     sdin0_34_1,
   input  logic [1:0]      sdin0_en_34_1,
   input  logic [7:0]      ddout0_34_1,
   input  logic [1:0]      ddout0_en_34_1,
   output logic [7:0]      ddin0_34_1,
   input  logic [1:0]      ddin0_en_34_1,
   input  logic [7:0]      ddout1_34_1,
   input  logic [1:0]      ddout1_en_34_1,
   output logic [7:0]      ddin1_34_1,
   input  logic [1:0]      ddin1_en_34_1,
   input  logic [79:0]     sdout0_35_0,
   input  logic [1:0]      sdout0_en_35_0,
   output logic [79:0]     sdin0_35_0,
   input  logic [1:0]      sdin0_en_35_0,
   input  logic [7:0]      ddout0_35_0,
   input  logic [1:0]      ddout0_en_35_0,
   output logic [7:0]      ddin0_35_0,
   input  logic [1:0]      ddin0_en_35_0,
   input  logic [7:0]      ddout1_35_0,
   input  logic [1:0]      ddout1_en_35_0,
   output logic [7:0]      ddin1_35_0,
   input  logic [1:0]      ddin1_en_35_0,
   input  logic [79:0]     sdout0_35_1,
   input  logic [1:0]      sdout0_en_35_1,
   output logic [79:0]     sdin0_35_1,
   input  logic [1:0]      sdin0_en_35_1,
   input  logic [7:0]      ddout0_35_1,
   input  logic [1:0]      ddout0_en_35_1,
   output logic [7:0]      ddin0_35_1,
   input  logic [1:0]      ddin0_en_35_1,
   input  logic [7:0]      ddout1_35_1,
   input  logic [1:0]      ddout1_en_35_1,
   output logic [7:0]      ddin1_35_1,
   input  logic [1:0]      ddin1_en_35_1,
   input  logic [1:0]      rden_0,
   output logic [1:0]      rd_vld_0,
   output logic [3:0]      remap_sts_0,
   input  logic [1:0]      rden_1,
   output logic [1:0]      rd_vld_1,
   output logic [3:0]      remap_sts_1,
   input  logic [1:0]      rden_2,
   output logic [1:0]      rd_vld_2,
   output logic [3:0]      remap_sts_2,
   input  logic [1:0]      rden_3,
   output logic [1:0]      rd_vld_3,
   output logic [3:0]      remap_sts_3,
   input  logic [1:0]      rden_4,
   output logic [1:0]      rd_vld_4,
   output logic [3:0]      remap_sts_4,
   input  logic [1:0]      rden_5,
   output logic [1:0]      rd_vld_5,
   output logic [3:0]      remap_sts_5,
   input  logic [1:0]      rden_6,
   output logic [1:0]      rd_vld_6,
   output logic [3:0]      remap_sts_6,
   input  logic [1:0]      rden_7,
   output logic [1:0]      rd_vld_7,
   output logic [3:0]      remap_sts_7,
   input  logic [1:0]      rden_8,
   output logic [1:0]      rd_vld_8,
   output logic [3:0]      remap_sts_8,
   input  logic [1:0]      rden_9,
   output logic [1:0]      rd_vld_9,
   output logic [3:0]      remap_sts_9,
   input  logic [1:0]      rden_10,
   output logic [1:0]      rd_vld_10,
   output logic [3:0]      remap_sts_10,
   input  logic [1:0]      rden_11,
   output logic [1:0]      rd_vld_11,
   output logic [3:0]      remap_sts_11,
   input  logic [1:0]      rden_12,
   output logic [1:0]      rd_vld_12,
   output logic [3:0]      remap_sts_12,
   input  logic [1:0]      rden_13,
   output logic [1:0]      rd_vld_13,
   output logic [3:0]      remap_sts_13,
   input  logic [1:0]      rden_14,
   output logic [1:0]      rd_vld_14,
   output logic [3:0]      remap_sts_14,
   input  logic [1:0]      rden_15,
   output logic [1:0]      rd_vld_15,
   output logic [3:0]      remap_sts_15,
   input  logic [1:0]      rden_16,
   output logic [1:0]      rd_vld_16,
   output logic [3:0]      remap_sts_16,
   input  logic [1:0]      rden_17,
   output logic [1:0]      rd_vld_17,
   output logic [3:0]      remap_sts_17,
   input  logic [1:0]      rden_18,
   output logic [1:0]      rd_vld_18,
   output logic [3:0]      remap_sts_18,
   input  logic [1:0]      rden_19,
   output logic [1:0]      rd_vld_19,
   output logic [3:0]      remap_sts_19,
   input  logic [1:0]      rden_20,
   output logic [1:0]      rd_vld_20,
   output logic [3:0]      remap_sts_20,
   input  logic [1:0]      rden_21,
   output logic [1:0]      rd_vld_21,
   output logic [3:0]      remap_sts_21,
   input  logic [1:0]      rden_22,
   output logic [1:0]      rd_vld_22,
   output logic [3:0]      remap_sts_22,
   input  logic [1:0]      rden_23,
   output logic [1:0]      rd_vld_23,
   output logic [3:0]      remap_sts_23,
   input  logic [1:0]      rden_24,
   output logic [1:0]      rd_vld_24,
   output logic [3:0]      remap_sts_24,
   input  logic [1:0]      rden_25,
   output logic [1:0]      rd_vld_25,
   output logic [3:0]      remap_sts_25,
   input  logic [1:0]      rden_26,
   output logic [1:0]      rd_vld_26,
   output logic [3:0]      remap_sts_26,
   input  logic [1:0]      rden_27,
   output logic [1:0]      rd_vld_27,
   output logic [3:0]      remap_sts_27,
   input  logic [1:0]      rden_28,
   output logic [1:0]      rd_vld_28,
   output logic [3:0]      remap_sts_28,
   input  logic [1:0]      rden_29,
   output logic [1:0]      rd_vld_29,
   output logic [3:0]      remap_sts_29,
   input  logic [1:0]      rden_30,
   output logic [1:0]      rd_vld_30,
   output logic [3:0]      remap_sts_30,
   input  logic [1:0]      rden_31,
   output logic [1:0]      rd_vld_31,
   output logic [3:0]      remap_sts_31,
   input  logic [1:0]      rden_32,
   output logic [1:0]      rd_vld_32,
   output logic [3:0]      remap_sts_32,
   input  logic [1:0]      rden_33,
   output logic [1:0]      rd_vld_33,
   output logic [3:0]      remap_sts_33,
   input  logic [1:0]      rden_34,
   output logic [1:0]      rd_vld_34,
   output logic [3:0]      remap_sts_34,
   input  logic [1:0]      rden_35,
   output logic [1:0]      rd_vld_35,
   output logic [3:0]      remap_sts_35,
   input  logic [29:0]     axdout0_p0_0,
   input  logic [19:0]     axdout0_p1_0,
   input  logic [29:0]     axdout1_p0_0,
   input  logic [19:0]     axdout1_p1_0,
   input  logic [49:0]     ardout1_p0_0,
   input  logic [17:0]     ardout1_p1_0,
   input  logic [1:0]      ardout1_qos_0,
   input  logic [1:0]      ardout1_ap_0,
   input  logic [1:0]      ardout1_vld_0,
   input  logic [49:0]     ardout3_p0_0,
   input  logic [17:0]     ardout3_p1_0,
   input  logic [1:0]      ardout3_qos_0,
   input  logic [1:0]      ardout3_ap_0,
   input  logic [1:0]      ardout3_vld_0,
   input  logic [49:0]     ardout0_p0_0,
   input  logic [17:0]     ardout0_p1_0,
   input  logic [1:0]      ardout0_qos_0,
   input  logic [1:0]      ardout0_ap_0,
   input  logic [49:0]     ardout2_p0_0,
   input  logic [17:0]     ardout2_p1_0,
   input  logic [1:0]      ardout2_ap_0,
   input  logic [1:0]      ardout2_qos_0,
   input  logic [29:0]     axdout0_p0_1,
   input  logic [19:0]     axdout0_p1_1,
   input  logic [29:0]     axdout1_p0_1,
   input  logic [19:0]     axdout1_p1_1,
   input  logic [49:0]     ardout1_p0_1,
   input  logic [17:0]     ardout1_p1_1,
   input  logic [1:0]      ardout1_qos_1,
   input  logic [1:0]      ardout1_ap_1,
   input  logic [1:0]      ardout1_vld_1,
   input  logic [49:0]     ardout3_p0_1,
   input  logic [17:0]     ardout3_p1_1,
   input  logic [1:0]      ardout3_qos_1,
   input  logic [1:0]      ardout3_ap_1,
   input  logic [1:0]      ardout3_vld_1,
   input  logic [49:0]     ardout0_p0_1,
   input  logic [17:0]     ardout0_p1_1,
   input  logic [1:0]      ardout0_qos_1,
   input  logic [1:0]      ardout0_ap_1,
   input  logic [49:0]     ardout2_p0_1,
   input  logic [17:0]     ardout2_p1_1,
   input  logic [1:0]      ardout2_ap_1,
   input  logic [1:0]      ardout2_qos_1,
   input  logic [29:0]     axdout0_p0_2,
   input  logic [19:0]     axdout0_p1_2,
   input  logic [29:0]     axdout1_p0_2,
   input  logic [19:0]     axdout1_p1_2,
   input  logic [49:0]     ardout1_p0_2,
   input  logic [17:0]     ardout1_p1_2,
   input  logic [1:0]      ardout1_qos_2,
   input  logic [1:0]      ardout1_ap_2,
   input  logic [1:0]      ardout1_vld_2,
   input  logic [49:0]     ardout3_p0_2,
   input  logic [17:0]     ardout3_p1_2,
   input  logic [1:0]      ardout3_qos_2,
   input  logic [1:0]      ardout3_ap_2,
   input  logic [1:0]      ardout3_vld_2,
   input  logic [49:0]     ardout0_p0_2,
   input  logic [17:0]     ardout0_p1_2,
   input  logic [1:0]      ardout0_qos_2,
   input  logic [1:0]      ardout0_ap_2,
   input  logic [49:0]     ardout2_p0_2,
   input  logic [17:0]     ardout2_p1_2,
   input  logic [1:0]      ardout2_ap_2,
   input  logic [1:0]      ardout2_qos_2,
   input  logic [29:0]     axdout0_p0_3,
   input  logic [19:0]     axdout0_p1_3,
   input  logic [29:0]     axdout1_p0_3,
   input  logic [19:0]     axdout1_p1_3,
   input  logic [49:0]     ardout1_p0_3,
   input  logic [17:0]     ardout1_p1_3,
   input  logic [1:0]      ardout1_qos_3,
   input  logic [1:0]      ardout1_ap_3,
   input  logic [1:0]      ardout1_vld_3,
   input  logic [49:0]     ardout3_p0_3,
   input  logic [17:0]     ardout3_p1_3,
   input  logic [1:0]      ardout3_qos_3,
   input  logic [1:0]      ardout3_ap_3,
   input  logic [1:0]      ardout3_vld_3,
   input  logic [49:0]     ardout0_p0_3,
   input  logic [17:0]     ardout0_p1_3,
   input  logic [1:0]      ardout0_qos_3,
   input  logic [1:0]      ardout0_ap_3,
   input  logic [49:0]     ardout2_p0_3,
   input  logic [17:0]     ardout2_p1_3,
   input  logic [1:0]      ardout2_ap_3,
   input  logic [1:0]      ardout2_qos_3,
   output logic            ck_t_0,
   output logic            ck_c_0,
   output logic            cke_0,
   output logic [7:0]      c_0,
   output logic [5:0]      r_0,
   inout  tri   [127:0]    dq_0,
   inout  tri   [15:0]     dm_0,
   inout  tri   [15:0]     dbi_0,
   inout  tri   [3:0]      par_0,
   inout  tri   [3:0]      derr_0,
   input  logic [3:0]      rdqs_t_0,
   input  logic [3:0]      rdqs_c_0,
   output logic [3:0]      wdqs_t_0,
   output logic [3:0]      wdqs_c_0,
   inout  tri   [7:0]      rd_0,
   output logic            rr_0,
   output logic            rc_0,
   input  logic            aerr_0,
   output logic            ck_t_1,
   output logic            ck_c_1,
   output logic            cke_1,
   output logic [7:0]      c_1,
   output logic [5:0]      r_1,
   inout  tri   [127:0]    dq_1,
   inout  tri   [15:0]     dm_1,
   inout  tri   [15:0]     dbi_1,
   inout  tri   [3:0]      par_1,
   inout  tri   [3:0]      derr_1,
   input  logic [3:0]      rdqs_t_1,
   input  logic [3:0]      rdqs_c_1,
   output logic [3:0]      wdqs_t_1,
   output logic [3:0]      wdqs_c_1,
   inout  tri   [7:0]      rd_1,
   output logic            rr_1,
   output logic            rc_1,
   input  logic            aerr_1,
   output logic            ck_t_2,
   output logic            ck_c_2,
   output logic            cke_2,
   output logic [7:0]      c_2,
   output logic [5:0]      r_2,
   inout  tri   [127:0]    dq_2,
   inout  tri   [15:0]     dm_2,
   inout  tri   [15:0]     dbi_2,
   inout  tri   [3:0]      par_2,
   inout  tri   [3:0]      derr_2,
   input  logic [3:0]      rdqs_t_2,
   input  logic [3:0]      rdqs_c_2,
   output logic [3:0]      wdqs_t_2,
   output logic [3:0]      wdqs_c_2,
   inout  tri   [7:0]      rd_2,
   output logic            rr_2,
   output logic            rc_2,
   input  logic            aerr_2,
   output logic            ck_t_3,
   output logic            ck_c_3,
   output logic            cke_3,
   output logic [7:0]      c_3,
   output logic [5:0]      r_3,
   inout  tri   [127:0]    dq_3,
   inout  tri   [15:0]     dm_3,
   inout  tri   [15:0]     dbi_3,
   inout  tri   [3:0]      par_3,
   inout  tri   [3:0]      derr_3,
   input  logic [3:0]      rdqs_t_3,
   input  logic [3:0]      rdqs_c_3,
   output logic [3:0]      wdqs_t_3,
   output logic [3:0]      wdqs_c_3,
   inout  tri   [7:0]      rd_3,
   output logic            rr_3,
   output logic            rc_3,
   input  logic            aerr_3,
   output logic            ck_t_4,
   output logic            ck_c_4,
   output logic            cke_4,
   output logic [7:0]      c_4,
   output logic [5:0]      r_4,
   inout  tri   [127:0]    dq_4,
   inout  tri   [15:0]     dm_4,
   inout  tri   [15:0]     dbi_4,
   inout  tri   [3:0]      par_4,
   inout  tri   [3:0]      derr_4,
   input  logic [3:0]      rdqs_t_4,
   input  logic [3:0]      rdqs_c_4,
   output logic [3:0]      wdqs_t_4,
   output logic [3:0]      wdqs_c_4,
   inout  tri   [7:0]      rd_4,
   output logic            rr_4,
   output logic            rc_4,
   input  logic            aerr_4,
   output logic            ck_t_5,
   output logic            ck_c_5,
   output logic            cke_5,
   output logic [7:0]      c_5,
   output logic [5:0]      r_5,
   inout  tri   [127:0]    dq_5,
   inout  tri   [15:0]     dm_5,
   inout  tri   [15:0]     dbi_5,
   inout  tri   [3:0]      par_5,
   inout  tri   [3:0]      derr_5,
   input  logic [3:0]      rdqs_t_5,
   input  logic [3:0]      rdqs_c_5,
   output logic [3:0]      wdqs_t_5,
   output logic [3:0]      wdqs_c_5,
   inout  tri   [7:0]      rd_5,
   output logic            rr_5,
   output logic            rc_5,
   input  logic            aerr_5,
   output logic            ck_t_6,
   output logic            ck_c_6,
   output logic            cke_6,
   output logic [7:0]      c_6,
   output logic [5:0]      r_6,
   inout  tri   [127:0]    dq_6,
   inout  tri   [15:0]     dm_6,
   inout  tri   [15:0]     dbi_6,
   inout  tri   [3:0]      par_6,
   inout  tri   [3:0]      derr_6,
   input  logic [3:0]      rdqs_t_6,
   input  logic [3:0]      rdqs_c_6,
   output logic [3:0]      wdqs_t_6,
   output logic [3:0]      wdqs_c_6,
   inout  tri   [7:0]      rd_6,
   output logic            rr_6,
   output logic            rc_6,
   input  logic            aerr_6,
   output logic            ck_t_7,
   output logic            ck_c_7,
   output logic            cke_7,
   output logic [7:0]      c_7,
   output logic [5:0]      r_7,
   inout  tri   [127:0]    dq_7,
   inout  tri   [15:0]     dm_7,
   inout  tri   [15:0]     dbi_7,
   inout  tri   [3:0]      par_7,
   inout  tri   [3:0]      derr_7,
   input  logic [3:0]      rdqs_t_7,
   input  logic [3:0]      rdqs_c_7,
   output logic [3:0]      wdqs_t_7,
   output logic [3:0]      wdqs_c_7,
   inout  tri   [7:0]      rd_7,
   output logic            rr_7,
   output logic            rc_7,
   input  logic            aerr_7,
   output logic            ufi_cattrip,
   output logic [2:0]      ufi_temp,
   output logic [7:0]      ufi_wso,
   input  logic            ufi_reset_n,
   input  logic            ufi_wrst_n,
   input  logic            ufi_wrck,
   input  logic            ufi_shiftwr,
   input  logic            ufi_capturewr,
   input  logic            ufi_updatewr,
   input  logic            ufi_selectwir,
   input  logic            ufi_wsi,
   input  logic            cattrip,
   input  logic [2:0]      temp,
   input  logic [7:0]      wso,
   output logic            reset_n,
   output logic            wrst_n,
   output logic            wrck,
   output logic            shiftwr,
   output logic            capturewr,
   output logic            updatewr,
   output logic            selectwir,
   output logic            wsi,
   input  logic            dft_mbist_tck,
   input  logic            dft_mbist_tdi,
   input  logic            dft_mbist_tms,
   input  logic            dft_mbist_trst_n,
   output logic            dft_mbist_tdo,
   input  logic            dft_ram_dftclken,
   input  logic            dft_ram_masken,
   output logic            nofifo_f2c_slave_waitrequest,
   input  logic            nofifo_f2c_slave_read,
   input  logic            nofifo_f2c_slave_write,
   input  logic [26:0]     nofifo_f2c_slave_address,
   output logic [31:0]     nofifo_f2c_slave_readdata,
   input  logic [31:0]     nofifo_f2c_slave_writedata,
   input  logic [3:0]      nofifo_f2c_slave_byteenable,
   output logic            nofifo_f2c_slave_readdatavalid,
   input  logic            c2f_master_waitrequest,
   output logic            c2f_master_write_n,
   output logic            c2f_master_read_n,
   output logic [15:0]     c2f_master_address,
   output logic [3:0]      c2f_master_byteenable,
   output logic [31:0]     c2f_master_writedata,
   input  logic            c2f_master_readdatavalid,
   input  logic [31:0]     c2f_master_readdata,
   input  logic            c2f_master_clk_in,
   input  logic            asic_hbmcfg_ready,
   input  logic            fpga_icm_reset_n
);
   timeunit 1ns;
   timeprecision 1ps;

   qsys_top_hbm_0_altera_abstract_uib_191_g5e7tly_top # (
      .PHY_CONFIG_ENUM (PHY_CONFIG_ENUM),
      .PHY_RESET_DEBOUNCE_EN (PHY_RESET_DEBOUNCE_EN),
      .PHY_UFIP2CPTRDLY (PHY_UFIP2CPTRDLY),
      .PHY_UFIC2PPTRDLY (PHY_UFIC2PPTRDLY),
      .DIAG_ABSTRACT_PHY (DIAG_ABSTRACT_PHY),
      .DIAG_ENABLE_JTAG_UART (DIAG_ENABLE_JTAG_UART),
      .DIAG_FAST_SIM_PLL (DIAG_FAST_SIM_PLL),
      .DIAG_EXPORT_UIBPLL_LOCKED (DIAG_EXPORT_UIBPLL_LOCKED),
      .PORT_MEM_C_WIDTH (PORT_MEM_C_WIDTH),
      .PORT_MEM_R_WIDTH (PORT_MEM_R_WIDTH),
      .PORT_MEM_DQ_WIDTH (PORT_MEM_DQ_WIDTH),
      .PORT_MEM_DM_WIDTH (PORT_MEM_DM_WIDTH),
      .PORT_MEM_DBI_WIDTH (PORT_MEM_DBI_WIDTH),
      .PORT_MEM_PAR_WIDTH (PORT_MEM_PAR_WIDTH),
      .PORT_MEM_DERR_WIDTH (PORT_MEM_DERR_WIDTH),
      .PORT_MEM_RDQS_T_WIDTH (PORT_MEM_RDQS_T_WIDTH),
      .PORT_MEM_RDQS_C_WIDTH (PORT_MEM_RDQS_C_WIDTH),
      .PORT_MEM_WDQS_T_WIDTH (PORT_MEM_WDQS_T_WIDTH),
      .PORT_MEM_WDQS_C_WIDTH (PORT_MEM_WDQS_C_WIDTH),
      .PORT_MEM_RD_WIDTH (PORT_MEM_RD_WIDTH),
      .PORT_M2U_BRIDGE_TEMP_WIDTH (PORT_M2U_BRIDGE_TEMP_WIDTH),
      .PORT_M2U_BRIDGE_WSO_WIDTH (PORT_M2U_BRIDGE_WSO_WIDTH),
      .PORT_MID_STACK_UFI_TEMP_WIDTH (PORT_MID_STACK_UFI_TEMP_WIDTH),
      .PORT_MID_STACK_UFI_WSO_WIDTH (PORT_MID_STACK_UFI_WSO_WIDTH),
      .PORT_UB48_RDEN_WIDTH (PORT_UB48_RDEN_WIDTH),
      .PORT_UB48_RD_VLD_WIDTH (PORT_UB48_RD_VLD_WIDTH),
      .PORT_UB48_REMAP_STS_WIDTH (PORT_UB48_REMAP_STS_WIDTH),
      .PORT_UB48_GROUP_SDOUT0_WIDTH (PORT_UB48_GROUP_SDOUT0_WIDTH),
      .PORT_UB48_GROUP_SDOUT0_EN_WIDTH (PORT_UB48_GROUP_SDOUT0_EN_WIDTH),
      .PORT_UB48_GROUP_SDIN0_WIDTH (PORT_UB48_GROUP_SDIN0_WIDTH),
      .PORT_UB48_GROUP_SDIN0_EN_WIDTH (PORT_UB48_GROUP_SDIN0_EN_WIDTH),
      .PORT_UB48_GROUP_DDOUT0_WIDTH (PORT_UB48_GROUP_DDOUT0_WIDTH),
      .PORT_UB48_GROUP_DDOUT0_EN_WIDTH (PORT_UB48_GROUP_DDOUT0_EN_WIDTH),
      .PORT_UB48_GROUP_DDIN0_WIDTH (PORT_UB48_GROUP_DDIN0_WIDTH),
      .PORT_UB48_GROUP_DDIN0_EN_WIDTH (PORT_UB48_GROUP_DDIN0_EN_WIDTH),
      .PORT_UB48_GROUP_DDOUT1_WIDTH (PORT_UB48_GROUP_DDOUT1_WIDTH),
      .PORT_UB48_GROUP_DDOUT1_EN_WIDTH (PORT_UB48_GROUP_DDOUT1_EN_WIDTH),
      .PORT_UB48_GROUP_DDIN1_WIDTH (PORT_UB48_GROUP_DDIN1_WIDTH),
      .PORT_UB48_GROUP_DDIN1_EN_WIDTH (PORT_UB48_GROUP_DDIN1_EN_WIDTH),
      .PORT_UFI_AXI_EXTRA_AXDOUT0_P0_WIDTH (PORT_UFI_AXI_EXTRA_AXDOUT0_P0_WIDTH),
      .PORT_UFI_AXI_EXTRA_AXDOUT0_P1_WIDTH (PORT_UFI_AXI_EXTRA_AXDOUT0_P1_WIDTH),
      .PORT_UFI_AXI_EXTRA_AXDOUT1_P0_WIDTH (PORT_UFI_AXI_EXTRA_AXDOUT1_P0_WIDTH),
      .PORT_UFI_AXI_EXTRA_AXDOUT1_P1_WIDTH (PORT_UFI_AXI_EXTRA_AXDOUT1_P1_WIDTH),
      .PORT_UFI_AXI_EXTRA_ARDOUT1_P0_WIDTH (PORT_UFI_AXI_EXTRA_ARDOUT1_P0_WIDTH),
      .PORT_UFI_AXI_EXTRA_ARDOUT1_P1_WIDTH (PORT_UFI_AXI_EXTRA_ARDOUT1_P1_WIDTH),
      .PORT_UFI_AXI_EXTRA_ARDOUT1_QOS_WIDTH (PORT_UFI_AXI_EXTRA_ARDOUT1_QOS_WIDTH),
      .PORT_UFI_AXI_EXTRA_ARDOUT1_AP_WIDTH (PORT_UFI_AXI_EXTRA_ARDOUT1_AP_WIDTH),
      .PORT_UFI_AXI_EXTRA_ARDOUT1_VLD_WIDTH (PORT_UFI_AXI_EXTRA_ARDOUT1_VLD_WIDTH),
      .PORT_UFI_AXI_EXTRA_ARDOUT3_P0_WIDTH (PORT_UFI_AXI_EXTRA_ARDOUT3_P0_WIDTH),
      .PORT_UFI_AXI_EXTRA_ARDOUT3_P1_WIDTH (PORT_UFI_AXI_EXTRA_ARDOUT3_P1_WIDTH),
      .PORT_UFI_AXI_EXTRA_ARDOUT3_QOS_WIDTH (PORT_UFI_AXI_EXTRA_ARDOUT3_QOS_WIDTH),
      .PORT_UFI_AXI_EXTRA_ARDOUT3_AP_WIDTH (PORT_UFI_AXI_EXTRA_ARDOUT3_AP_WIDTH),
      .PORT_UFI_AXI_EXTRA_ARDOUT3_VLD_WIDTH (PORT_UFI_AXI_EXTRA_ARDOUT3_VLD_WIDTH),
      .PORT_UFI_AXI_EXTRA_ARDOUT0_P0_WIDTH (PORT_UFI_AXI_EXTRA_ARDOUT0_P0_WIDTH),
      .PORT_UFI_AXI_EXTRA_ARDOUT0_P1_WIDTH (PORT_UFI_AXI_EXTRA_ARDOUT0_P1_WIDTH),
      .PORT_UFI_AXI_EXTRA_ARDOUT0_QOS_WIDTH (PORT_UFI_AXI_EXTRA_ARDOUT0_QOS_WIDTH),
      .PORT_UFI_AXI_EXTRA_ARDOUT0_AP_WIDTH (PORT_UFI_AXI_EXTRA_ARDOUT0_AP_WIDTH),
      .PORT_UFI_AXI_EXTRA_ARDOUT2_P0_WIDTH (PORT_UFI_AXI_EXTRA_ARDOUT2_P0_WIDTH),
      .PORT_UFI_AXI_EXTRA_ARDOUT2_P1_WIDTH (PORT_UFI_AXI_EXTRA_ARDOUT2_P1_WIDTH),
      .PORT_UFI_AXI_EXTRA_ARDOUT2_AP_WIDTH (PORT_UFI_AXI_EXTRA_ARDOUT2_AP_WIDTH),
      .PORT_UFI_AXI_EXTRA_ARDOUT2_QOS_WIDTH (PORT_UFI_AXI_EXTRA_ARDOUT2_QOS_WIDTH),
      .PORT_CAL_LAT_P_WIDTH (PORT_CAL_LAT_P_WIDTH),
      .PORT_F2C_SLAVE_ADDRESS_WIDTH (PORT_F2C_SLAVE_ADDRESS_WIDTH),
      .PORT_F2C_SLAVE_RDATA_WIDTH (PORT_F2C_SLAVE_RDATA_WIDTH),
      .PORT_F2C_SLAVE_WDATA_WIDTH (PORT_F2C_SLAVE_WDATA_WIDTH),
      .PORT_F2C_SLAVE_BYTEENABLE_WIDTH (PORT_F2C_SLAVE_BYTEENABLE_WIDTH),
      .MEGAFUNC_DEVICE_FAMILY (MEGAFUNC_DEVICE_FAMILY),
      .MEM_IF_CLK_MHZ (MEM_IF_CLK_MHZ),
      .PHYCLK_FREQ_PS (PHYCLK_FREQ_PS),
      .WMCCLK_FREQ_PS (WMCCLK_FREQ_PS),
      .HR_WUFI (HR_WUFI),
      .TXDBI_EN (TXDBI_EN),
      .RXDBI_EN (RXDBI_EN),
      .TXPAR_EN (TXPAR_EN),
      .RXPAR_EN (RXPAR_EN),
      .PAR_MODE (PAR_MODE),
      .PAR_LAT (PAR_LAT),
      .WR_DM_EN (WR_DM_EN),
      .RD_DM_EN (RD_DM_EN),
      .ECC_DEC_EN (ECC_DEC_EN),
      .ECC_ENC_EN (ECC_ENC_EN),
      .UFI_TOP (UFI_TOP),
      .UIB_FLIPPED (UIB_FLIPPED),
      .PLL_CPA_ONLY_MODE (PLL_CPA_ONLY_MODE),
      .PHY_USE_HARD_CONTROLLER (PHY_USE_HARD_CONTROLLER),
      .SKIP_CAL (SKIP_CAL),
      .EXPORT_DFT (EXPORT_DFT),
      .SILICON_REV (SILICON_REV),
      .PROT_MODE (PROT_MODE),
      .HBMC_MODE (HBMC_MODE),
      .ENABLE_C2F (ENABLE_C2F),
      .CORE_CLK_FREQ_MHZ (CORE_CLK_FREQ_MHZ),
      .DEBOUNCE_PERIOD_MS (DEBOUNCE_PERIOD_MS),
      .SEQ_SIM_CAL_CLK_DIVIDE (SEQ_SIM_CAL_CLK_DIVIDE),
      .SEQ_SYNTH_CAL_CLK_DIVIDE (SEQ_SYNTH_CAL_CLK_DIVIDE),
      .SEQ_SIM_NIOS_PERIOD_PS (SEQ_SIM_NIOS_PERIOD_PS),
      .PA_FEEDBACK_DIVIDER_C0 (PA_FEEDBACK_DIVIDER_C0),
      .PA_FEEDBACK_DIVIDER_C1 (PA_FEEDBACK_DIVIDER_C1),
      .PA_FEEDBACK_DIVIDER_P0 (PA_FEEDBACK_DIVIDER_P0),
      .PA_FEEDBACK_DIVIDER_P1 (PA_FEEDBACK_DIVIDER_P1),
      .PA_EXPONENT0 (PA_EXPONENT0),
      .PA_EXPONENT1 (PA_EXPONENT1),
      .PLL_VCO_FREQ_MHZ_INT (PLL_VCO_FREQ_MHZ_INT),
      .PLL_VCO_TO_MEM_CLK_FREQ_RATIO (PLL_VCO_TO_MEM_CLK_FREQ_RATIO),
      .PLL_PHY_CLK_VCO_PHASE (PLL_PHY_CLK_VCO_PHASE),
      .PLL_NCNTR_SETTING (PLL_NCNTR_SETTING),
      .PLL_VCO_FREQ_PS_STR (PLL_VCO_FREQ_PS_STR),
      .PLL_REF_CLK_FREQ_PS_STR (PLL_REF_CLK_FREQ_PS_STR),
      .PLL_SIM_VCO_FREQ_PS (PLL_SIM_VCO_FREQ_PS),
      .PLL_SIM_PHYCLK_0_FREQ_PS (PLL_SIM_PHYCLK_0_FREQ_PS),
      .PLL_SIM_PHYCLK_1_FREQ_PS (PLL_SIM_PHYCLK_1_FREQ_PS),
      .PLL_SIM_PHY_CLK_VCO_PHASE_PS (PLL_SIM_PHY_CLK_VCO_PHASE_PS),
      .PLL_REF_CLK_FREQ_PS_STR_FROM_API (PLL_REF_CLK_FREQ_PS_STR_FROM_API),
      .PLL_VCO_FREQ_PS_STR_FROM_API (PLL_VCO_FREQ_PS_STR_FROM_API),
      .PLL_M_CNT_HIGH (PLL_M_CNT_HIGH),
      .PLL_M_CNT_LOW (PLL_M_CNT_LOW),
      .PLL_N_CNT_HIGH (PLL_N_CNT_HIGH),
      .PLL_N_CNT_LOW (PLL_N_CNT_LOW),
      .PLL_M_CNT_BYPASS_EN (PLL_M_CNT_BYPASS_EN),
      .PLL_N_CNT_BYPASS_EN (PLL_N_CNT_BYPASS_EN),
      .PLL_M_CNT_EVEN_DUTY_EN (PLL_M_CNT_EVEN_DUTY_EN),
      .PLL_N_CNT_EVEN_DUTY_EN (PLL_N_CNT_EVEN_DUTY_EN),
      .PLL_CP_SETTING (PLL_CP_SETTING),
      .PLL_RIPPLECAP_SETTING (PLL_RIPPLECAP_SETTING),
      .PLL_BW_CTRL (PLL_BW_CTRL),
      .PLL_C_CNT_HIGH_0 (PLL_C_CNT_HIGH_0),
      .PLL_C_CNT_LOW_0 (PLL_C_CNT_LOW_0),
      .PLL_C_CNT_PRST_0 (PLL_C_CNT_PRST_0),
      .PLL_C_CNT_PH_MUX_PRST_0 (PLL_C_CNT_PH_MUX_PRST_0),
      .PLL_C_CNT_BYPASS_EN_0 (PLL_C_CNT_BYPASS_EN_0),
      .PLL_C_CNT_EVEN_DUTY_EN_0 (PLL_C_CNT_EVEN_DUTY_EN_0),
      .PLL_C_CNT_HIGH_1 (PLL_C_CNT_HIGH_1),
      .PLL_C_CNT_LOW_1 (PLL_C_CNT_LOW_1),
      .PLL_C_CNT_PRST_1 (PLL_C_CNT_PRST_1),
      .PLL_C_CNT_PH_MUX_PRST_1 (PLL_C_CNT_PH_MUX_PRST_1),
      .PLL_C_CNT_BYPASS_EN_1 (PLL_C_CNT_BYPASS_EN_1),
      .PLL_C_CNT_EVEN_DUTY_EN_1 (PLL_C_CNT_EVEN_DUTY_EN_1),
      .PLL_C_CNT_HIGH_2 (PLL_C_CNT_HIGH_2),
      .PLL_C_CNT_LOW_2 (PLL_C_CNT_LOW_2),
      .PLL_C_CNT_PRST_2 (PLL_C_CNT_PRST_2),
      .PLL_C_CNT_PH_MUX_PRST_2 (PLL_C_CNT_PH_MUX_PRST_2),
      .PLL_C_CNT_BYPASS_EN_2 (PLL_C_CNT_BYPASS_EN_2),
      .PLL_C_CNT_EVEN_DUTY_EN_2 (PLL_C_CNT_EVEN_DUTY_EN_2),
      .PLL_C_CNT_HIGH_3 (PLL_C_CNT_HIGH_3),
      .PLL_C_CNT_LOW_3 (PLL_C_CNT_LOW_3),
      .PLL_C_CNT_PRST_3 (PLL_C_CNT_PRST_3),
      .PLL_C_CNT_PH_MUX_PRST_3 (PLL_C_CNT_PH_MUX_PRST_3),
      .PLL_C_CNT_BYPASS_EN_3 (PLL_C_CNT_BYPASS_EN_3),
      .PLL_C_CNT_EVEN_DUTY_EN_3 (PLL_C_CNT_EVEN_DUTY_EN_3),
      .PLL_C_CNT_HIGH_4 (PLL_C_CNT_HIGH_4),
      .PLL_C_CNT_LOW_4 (PLL_C_CNT_LOW_4),
      .PLL_C_CNT_PRST_4 (PLL_C_CNT_PRST_4),
      .PLL_C_CNT_PH_MUX_PRST_4 (PLL_C_CNT_PH_MUX_PRST_4),
      .PLL_C_CNT_BYPASS_EN_4 (PLL_C_CNT_BYPASS_EN_4),
      .PLL_C_CNT_EVEN_DUTY_EN_4 (PLL_C_CNT_EVEN_DUTY_EN_4),
      .PLL_C_CNT_HIGH_5 (PLL_C_CNT_HIGH_5),
      .PLL_C_CNT_LOW_5 (PLL_C_CNT_LOW_5),
      .PLL_C_CNT_PRST_5 (PLL_C_CNT_PRST_5),
      .PLL_C_CNT_PH_MUX_PRST_5 (PLL_C_CNT_PH_MUX_PRST_5),
      .PLL_C_CNT_BYPASS_EN_5 (PLL_C_CNT_BYPASS_EN_5),
      .PLL_C_CNT_EVEN_DUTY_EN_5 (PLL_C_CNT_EVEN_DUTY_EN_5),
      .PLL_C_CNT_HIGH_6 (PLL_C_CNT_HIGH_6),
      .PLL_C_CNT_LOW_6 (PLL_C_CNT_LOW_6),
      .PLL_C_CNT_PRST_6 (PLL_C_CNT_PRST_6),
      .PLL_C_CNT_PH_MUX_PRST_6 (PLL_C_CNT_PH_MUX_PRST_6),
      .PLL_C_CNT_BYPASS_EN_6 (PLL_C_CNT_BYPASS_EN_6),
      .PLL_C_CNT_EVEN_DUTY_EN_6 (PLL_C_CNT_EVEN_DUTY_EN_6),
      .PLL_C_CNT_HIGH_7 (PLL_C_CNT_HIGH_7),
      .PLL_C_CNT_LOW_7 (PLL_C_CNT_LOW_7),
      .PLL_C_CNT_PRST_7 (PLL_C_CNT_PRST_7),
      .PLL_C_CNT_PH_MUX_PRST_7 (PLL_C_CNT_PH_MUX_PRST_7),
      .PLL_C_CNT_BYPASS_EN_7 (PLL_C_CNT_BYPASS_EN_7),
      .PLL_C_CNT_EVEN_DUTY_EN_7 (PLL_C_CNT_EVEN_DUTY_EN_7),
      .PLL_C_CNT_HIGH_8 (PLL_C_CNT_HIGH_8),
      .PLL_C_CNT_LOW_8 (PLL_C_CNT_LOW_8),
      .PLL_C_CNT_PRST_8 (PLL_C_CNT_PRST_8),
      .PLL_C_CNT_PH_MUX_PRST_8 (PLL_C_CNT_PH_MUX_PRST_8),
      .PLL_C_CNT_BYPASS_EN_8 (PLL_C_CNT_BYPASS_EN_8),
      .PLL_C_CNT_EVEN_DUTY_EN_8 (PLL_C_CNT_EVEN_DUTY_EN_8),
      .PLL_C_CNT_FREQ_PS_STR_0 (PLL_C_CNT_FREQ_PS_STR_0),
      .PLL_C_CNT_PHASE_PS_STR_0 (PLL_C_CNT_PHASE_PS_STR_0),
      .PLL_C_CNT_DUTY_CYCLE_0 (PLL_C_CNT_DUTY_CYCLE_0),
      .PLL_C_CNT_FREQ_PS_STR_1 (PLL_C_CNT_FREQ_PS_STR_1),
      .PLL_C_CNT_PHASE_PS_STR_1 (PLL_C_CNT_PHASE_PS_STR_1),
      .PLL_C_CNT_DUTY_CYCLE_1 (PLL_C_CNT_DUTY_CYCLE_1),
      .PLL_C_CNT_FREQ_PS_STR_2 (PLL_C_CNT_FREQ_PS_STR_2),
      .PLL_C_CNT_PHASE_PS_STR_2 (PLL_C_CNT_PHASE_PS_STR_2),
      .PLL_C_CNT_DUTY_CYCLE_2 (PLL_C_CNT_DUTY_CYCLE_2),
      .PLL_C_CNT_FREQ_PS_STR_3 (PLL_C_CNT_FREQ_PS_STR_3),
      .PLL_C_CNT_PHASE_PS_STR_3 (PLL_C_CNT_PHASE_PS_STR_3),
      .PLL_C_CNT_DUTY_CYCLE_3 (PLL_C_CNT_DUTY_CYCLE_3),
      .PLL_C_CNT_FREQ_PS_STR_4 (PLL_C_CNT_FREQ_PS_STR_4),
      .PLL_C_CNT_PHASE_PS_STR_4 (PLL_C_CNT_PHASE_PS_STR_4),
      .PLL_C_CNT_DUTY_CYCLE_4 (PLL_C_CNT_DUTY_CYCLE_4),
      .PLL_C_CNT_FREQ_PS_STR_5 (PLL_C_CNT_FREQ_PS_STR_5),
      .PLL_C_CNT_PHASE_PS_STR_5 (PLL_C_CNT_PHASE_PS_STR_5),
      .PLL_C_CNT_DUTY_CYCLE_5 (PLL_C_CNT_DUTY_CYCLE_5),
      .PLL_C_CNT_FREQ_PS_STR_6 (PLL_C_CNT_FREQ_PS_STR_6),
      .PLL_C_CNT_PHASE_PS_STR_6 (PLL_C_CNT_PHASE_PS_STR_6),
      .PLL_C_CNT_DUTY_CYCLE_6 (PLL_C_CNT_DUTY_CYCLE_6),
      .PLL_C_CNT_FREQ_PS_STR_7 (PLL_C_CNT_FREQ_PS_STR_7),
      .PLL_C_CNT_PHASE_PS_STR_7 (PLL_C_CNT_PHASE_PS_STR_7),
      .PLL_C_CNT_DUTY_CYCLE_7 (PLL_C_CNT_DUTY_CYCLE_7),
      .PLL_C_CNT_FREQ_PS_STR_8 (PLL_C_CNT_FREQ_PS_STR_8),
      .PLL_C_CNT_PHASE_PS_STR_8 (PLL_C_CNT_PHASE_PS_STR_8),
      .PLL_C_CNT_DUTY_CYCLE_8 (PLL_C_CNT_DUTY_CYCLE_8),
      .PLL_C_CNT_OUT_EN_0 (PLL_C_CNT_OUT_EN_0),
      .PLL_C_CNT_OUT_EN_1 (PLL_C_CNT_OUT_EN_1),
      .PLL_C_CNT_OUT_EN_2 (PLL_C_CNT_OUT_EN_2),
      .PLL_C_CNT_OUT_EN_3 (PLL_C_CNT_OUT_EN_3),
      .PLL_C_CNT_OUT_EN_4 (PLL_C_CNT_OUT_EN_4),
      .PLL_C_CNT_OUT_EN_5 (PLL_C_CNT_OUT_EN_5),
      .PLL_C_CNT_OUT_EN_6 (PLL_C_CNT_OUT_EN_6),
      .PLL_C_CNT_OUT_EN_7 (PLL_C_CNT_OUT_EN_7),
      .PLL_C_CNT_OUT_EN_8 (PLL_C_CNT_OUT_EN_8),
      .PLL_FBCLK_MUX_1 (PLL_FBCLK_MUX_1),
      .PLL_FBCLK_MUX_2 (PLL_FBCLK_MUX_2),
      .PLL_M_CNT_IN_SRC (PLL_M_CNT_IN_SRC),
      .PLL_BW_SEL (PLL_BW_SEL),
      .HBMC_CH0_HBM_DEVICE (HBMC_CH0_HBM_DEVICE),
      .HBMC_CH0_HBM_TRRDL (HBMC_CH0_HBM_TRRDL),
      .HBMC_CH0_HBM_TRCDRD (HBMC_CH0_HBM_TRCDRD),
      .HBMC_CH0_HBM_TRCDWR (HBMC_CH0_HBM_TRCDWR),
      .HBMC_CH0_HBM_TRTPL_BL4 (HBMC_CH0_HBM_TRTPL_BL4),
      .HBMC_CH0_HBM_TRTPS_BL4 (HBMC_CH0_HBM_TRTPS_BL4),
      .HBMC_CH0_HBM_TRP (HBMC_CH0_HBM_TRP),
      .HBMC_CH0_HBM_TCCDS_BL4 (HBMC_CH0_HBM_TCCDS_BL4),
      .HBMC_CH0_HBM_TCCDR (HBMC_CH0_HBM_TCCDR),
      .HBMC_CH0_HBM_TWR (HBMC_CH0_HBM_TWR),
      .HBMC_CH0_HBM_TWTRL (HBMC_CH0_HBM_TWTRL),
      .HBMC_CH0_HBM_TWTRS (HBMC_CH0_HBM_TWTRS),
      .HBMC_CH0_HBM_TDQSS_MAX_PS (HBMC_CH0_HBM_TDQSS_MAX_PS),
      .HBMC_CH0_HBM_TDQSS_MIN_PS (HBMC_CH0_HBM_TDQSS_MIN_PS),
      .HBMC_CH0_HBM_TDQSCK_MAX_PS (HBMC_CH0_HBM_TDQSCK_MAX_PS),
      .HBMC_CH0_HBM_TDQSQ_MAX_PS (HBMC_CH0_HBM_TDQSQ_MAX_PS),
      .HBMC_CH0_HBM_PARAM_TYPE (HBMC_CH0_HBM_PARAM_TYPE),
      .HBMC_CH0_RFSH_POLICY (HBMC_CH0_RFSH_POLICY),
      .HBMC_CH0_HBM_TREFI (HBMC_CH0_HBM_TREFI),
      .HBMC_CH0_HBM_TCKSRE (HBMC_CH0_HBM_TCKSRE),
      .HBMC_CH0_HBM_TCKSRX (HBMC_CH0_HBM_TCKSRX),
      .HBMC_CH0_HBM_TXS (HBMC_CH0_HBM_TXS),
      .HBMC_CH0_HBM_TCKESR (HBMC_CH0_HBM_TCKESR),
      .HBMC_CH0_HBM_TXP (HBMC_CH0_HBM_TXP),
      .HBMC_CH0_HBM_TPD (HBMC_CH0_HBM_TPD),
      .HBMC_CH0_CFG_HBMC_MODES (HBMC_CH0_CFG_HBMC_MODES),
      .HBMC_CH0_CORE_CLOCK_MHZ (HBMC_CH0_CORE_CLOCK_MHZ),
      .HBMC_CH0_CORE_CLOCK_PS (HBMC_CH0_CORE_CLOCK_PS),
      .HBMC_CH0_CFG_CHANNEL_EN (HBMC_CH0_CFG_CHANNEL_EN),
      .HBMC_CH0_CFG_TR_ORDER (HBMC_CH0_CFG_TR_ORDER),
      .HBMC_CH0_CFG_ADDR_ORDER (HBMC_CH0_CFG_ADDR_ORDER),
      .HBMC_CH0_CFG_USER_RD_AP_POL (HBMC_CH0_CFG_USER_RD_AP_POL),
      .HBMC_CH0_CFG_USER_WR_AP_POL (HBMC_CH0_CFG_USER_WR_AP_POL),
      .HBMC_CH0_CFG_RID_DEPENDENCY_EN (HBMC_CH0_CFG_RID_DEPENDENCY_EN),
      .HBMC_CH0_CFG_HBMC_TX_BYPASS (HBMC_CH0_CFG_HBMC_TX_BYPASS),
      .HBMC_CH0_CFG_HBMC_RX_BYPASS (HBMC_CH0_CFG_HBMC_RX_BYPASS),
      .HBMC_CH0_CFG_P2HPEMUEN (HBMC_CH0_CFG_P2HPEMUEN),
      .HBMC_CH0_CFG_RMPTREN (HBMC_CH0_CFG_RMPTREN),
      .HBMC_CH0_CFG_RMPTRENDLY00 (HBMC_CH0_CFG_RMPTRENDLY00),
      .HBMC_CH0_CFG_RMPTRENDLY01 (HBMC_CH0_CFG_RMPTRENDLY01),
      .HBMC_CH0_CFG_RMPTRENDLY02 (HBMC_CH0_CFG_RMPTRENDLY02),
      .HBMC_CH0_CFG_RMPTRENDLY03 (HBMC_CH0_CFG_RMPTRENDLY03),
      .HBMC_CH0_CFG_RMPTRENDLY04 (HBMC_CH0_CFG_RMPTRENDLY04),
      .HBMC_CH0_HBM_TRAS (HBMC_CH0_HBM_TRAS),
      .HBMC_CH0_HBM_TRRDS (HBMC_CH0_HBM_TRRDS),
      .HBMC_CH0_HBMC_OFFSET (HBMC_CH0_HBMC_OFFSET),
      .HBMC_CH0_HBMC_RATE_VALUE (HBMC_CH0_HBMC_RATE_VALUE),
      .HBMC_CH0_HBM_CLOCK_MHZ (HBMC_CH0_HBM_CLOCK_MHZ),
      .HBMC_CH0_HBM_CLOCK_PS (HBMC_CH0_HBM_CLOCK_PS),
      .HBMC_CH0_RFSH_MODE (HBMC_CH0_RFSH_MODE),
      .HBMC_CH0_HBM_TRFC (HBMC_CH0_HBM_TRFC),
      .HBMC_CH0_DATA_WIDTH_MODE (HBMC_CH0_DATA_WIDTH_MODE),
      .HBMC_CH0_EXT_RDIE (HBMC_CH0_EXT_RDIE),
      .HBMC_CH0_TEMP000_THROTTLE_RATIO (HBMC_CH0_TEMP000_THROTTLE_RATIO),
      .HBMC_CH0_TEMP001_THROTTLE_RATIO (HBMC_CH0_TEMP001_THROTTLE_RATIO),
      .HBMC_CH0_TEMP010_THROTTLE_RATIO (HBMC_CH0_TEMP010_THROTTLE_RATIO),
      .HBMC_CH0_TEMP011_THROTTLE_RATIO (HBMC_CH0_TEMP011_THROTTLE_RATIO),
      .HBMC_CH0_TEMP100_THROTTLE_RATIO (HBMC_CH0_TEMP100_THROTTLE_RATIO),
      .HBMC_CH0_TEMP101_THROTTLE_RATIO (HBMC_CH0_TEMP101_THROTTLE_RATIO),
      .HBMC_CH0_TEMP110_THROTTLE_RATIO (HBMC_CH0_TEMP110_THROTTLE_RATIO),
      .HBMC_CH0_TEMP111_THROTTLE_RATIO (HBMC_CH0_TEMP111_THROTTLE_RATIO),
      .HBMC_CH0_CORE_CLK_MODE (HBMC_CH0_CORE_CLK_MODE),
      .HBMC_CH0_CFG_HBMC_BL (HBMC_CH0_CFG_HBMC_BL),
      .HBMC_CH0_USER_STRB_EN (HBMC_CH0_USER_STRB_EN),
      .HBMC_CH0_CFG_TBHMCRSTMIN (HBMC_CH0_CFG_TBHMCRSTMIN),
      .HBMC_CH0_CFG_RESET_COUNT (HBMC_CH0_CFG_RESET_COUNT),
      .HBMC_CH0_CFG_HBMC_PC0_WL (HBMC_CH0_CFG_HBMC_PC0_WL),
      .HBMC_CH0_CFG_HBMC_PC0_RL (HBMC_CH0_CFG_HBMC_PC0_RL),
      .HBMC_CH0_CFG_HBMC_PC1_WL (HBMC_CH0_CFG_HBMC_PC1_WL),
      .HBMC_CH0_CFG_HBMC_PC1_RL (HBMC_CH0_CFG_HBMC_PC1_RL),
      .HBMC_CH0_CFG_POSTCAL_STATE (HBMC_CH0_CFG_POSTCAL_STATE),
      .HBMC_CH0_CFG_UFIC2PDLY (HBMC_CH0_CFG_UFIC2PDLY),
      .HBMC_CH0_CFG_UFIP2CDLY (HBMC_CH0_CFG_UFIP2CDLY),
      .HBMC_CH0_CFG_CB_RMW_RD_IDLE_WAIT_EN (HBMC_CH0_CFG_CB_RMW_RD_IDLE_WAIT_EN),
      .HBMC_CH0_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN (HBMC_CH0_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN),
      .HBMC_CH0_CFG_SB_POST_UPDATE_CYCLE (HBMC_CH0_CFG_SB_POST_UPDATE_CYCLE),
      .HBMC_CH0_CFG_HBMC_PC0_SCR_SEEDSEL (HBMC_CH0_CFG_HBMC_PC0_SCR_SEEDSEL),
      .HBMC_CH0_CFG_HBMC_PC0_SCR_EN (HBMC_CH0_CFG_HBMC_PC0_SCR_EN),
      .HBMC_CH0_CFG_HBMC_RFSH_PB_BURST_GAP (HBMC_CH0_CFG_HBMC_RFSH_PB_BURST_GAP),
      .HBMC_CH0_CFG_HBMC_PC1_SCR_SEEDSEL (HBMC_CH0_CFG_HBMC_PC1_SCR_SEEDSEL),
      .HBMC_CH0_CFG_HBMC_PC1_SCR_EN (HBMC_CH0_CFG_HBMC_PC1_SCR_EN),
      .HBMC_CH0_CFG_FLIP_MODE (HBMC_CH0_CFG_FLIP_MODE),
      .HBMC_CH0_CFG_DENSITY (HBMC_CH0_CFG_DENSITY),
      .HBMC_CH0_CFG_USER_DATA_WIDTH (HBMC_CH0_CFG_USER_DATA_WIDTH),
      .HBMC_CH0_CFG_CB_BREADY_BYPASS_EN (HBMC_CH0_CFG_CB_BREADY_BYPASS_EN),
      .HBMC_CH0_CFG_CB_RREADY_BYPASS_EN (HBMC_CH0_CFG_CB_RREADY_BYPASS_EN),
      .HBMC_CH0_CFG_CB_RVALID_GATE_EN (HBMC_CH0_CFG_CB_RVALID_GATE_EN),
      .HBMC_CH0_CFG_CB_BVALID_GATE_EN (HBMC_CH0_CFG_CB_BVALID_GATE_EN),
      .HBMC_CH0_CFG_ADDRCHNLMUXEN (HBMC_CH0_CFG_ADDRCHNLMUXEN),
      .HBMC_CH0_CFG_AXI_CMD_DEMUX_EN (HBMC_CH0_CFG_AXI_CMD_DEMUX_EN),
      .HBMC_CH0_CFG_PC0_MAJOR_MODE_UPDATE_CNT (HBMC_CH0_CFG_PC0_MAJOR_MODE_UPDATE_CNT),
      .HBMC_CH0_CFG_PC1_MAJOR_MODE_UPDATE_CNT (HBMC_CH0_CFG_PC1_MAJOR_MODE_UPDATE_CNT),
      .HBMC_CH0_CFG_RCQ_AGE_LIMIT (HBMC_CH0_CFG_RCQ_AGE_LIMIT),
      .HBMC_CH0_CFG_RDB_RSVD_ENTRY (HBMC_CH0_CFG_RDB_RSVD_ENTRY),
      .HBMC_CH0_CFG_RD_STRB_IDLE_THRESHOLD (HBMC_CH0_CFG_RD_STRB_IDLE_THRESHOLD),
      .HBMC_CH0_CFG_PC0_CMD2RDEN (HBMC_CH0_CFG_PC0_CMD2RDEN),
      .HBMC_CH0_CFG_PC1_CMD2RDEN (HBMC_CH0_CFG_PC1_CMD2RDEN),
      .HBMC_CH0_CFG_PC0_CMD2RDIE (HBMC_CH0_CFG_PC0_CMD2RDIE),
      .HBMC_CH0_CFG_PC1_CMD2RDIE (HBMC_CH0_CFG_PC1_CMD2RDIE),
      .HBMC_CH0_CFG_PC0_DATAOE_ON (HBMC_CH0_CFG_PC0_DATAOE_ON),
      .HBMC_CH0_CFG_PC1_DATAOE_ON (HBMC_CH0_CFG_PC1_DATAOE_ON),
      .HBMC_CH0_CFG_PC0_CMD2DATA (HBMC_CH0_CFG_PC0_CMD2DATA),
      .HBMC_CH0_CFG_PC1_CMD2DATA (HBMC_CH0_CFG_PC1_CMD2DATA),
      .HBMC_CH0_CFG_WDB_RSVD_ENTRY (HBMC_CH0_CFG_WDB_RSVD_ENTRY),
      .HBMC_CH0_CFG_AWDB_RSVD_ENTRY (HBMC_CH0_CFG_AWDB_RSVD_ENTRY),
      .HBMC_CH0_CFG_WCQ_BURST_THRESHOLD (HBMC_CH0_CFG_WCQ_BURST_THRESHOLD),
      .HBMC_CH0_CFG_WCQ_LWM (HBMC_CH0_CFG_WCQ_LWM),
      .HBMC_CH0_CFG_WCQ_TIMEOUT_THRESHOLD (HBMC_CH0_CFG_WCQ_TIMEOUT_THRESHOLD),
      .HBMC_CH0_CFG_PC0_MAJOR_MODE_UPDATE_CFG (HBMC_CH0_CFG_PC0_MAJOR_MODE_UPDATE_CFG),
      .HBMC_CH0_CFG_PC1_MAJOR_MODE_UPDATE_CFG (HBMC_CH0_CFG_PC1_MAJOR_MODE_UPDATE_CFG),
      .HBMC_CH0_CFG_PC0_CMD2WDQS (HBMC_CH0_CFG_PC0_CMD2WDQS),
      .HBMC_CH0_CFG_PC1_CMD2WDQS (HBMC_CH0_CFG_PC1_CMD2WDQS),
      .HBMC_CH0_CFG_PC0_CMD2DATAOE (HBMC_CH0_CFG_PC0_CMD2DATAOE),
      .HBMC_CH0_CFG_PC1_CMD2DATAOE (HBMC_CH0_CFG_PC1_CMD2DATAOE),
      .HBMC_CH0_CFG_CB_MAJOR_MODE_EN (HBMC_CH0_CFG_CB_MAJOR_MODE_EN),
      .HBMC_CH0_CFG_CB_STRICT_MAJOR_MODE_EN (HBMC_CH0_CFG_CB_STRICT_MAJOR_MODE_EN),
      .HBMC_CH0_CFG_RFSH_ALL_EN (HBMC_CH0_CFG_RFSH_ALL_EN),
      .HBMC_CH0_CFG_RFSH_PB_EN (HBMC_CH0_CFG_RFSH_PB_EN),
      .HBMC_CH0_CFG_USER_RFSH_PB_EN (HBMC_CH0_CFG_USER_RFSH_PB_EN),
      .HBMC_CH0_CFG_RFSH_AB_TO_PB_EN (HBMC_CH0_CFG_RFSH_AB_TO_PB_EN),
      .HBMC_CH0_CFG_CB_TEMP_RFSH_FILTER_EN (HBMC_CH0_CFG_CB_TEMP_RFSH_FILTER_EN),
      .HBMC_CH0_CFG_RFSH_POST_LOWER_LIMIT (HBMC_CH0_CFG_RFSH_POST_LOWER_LIMIT),
      .HBMC_CH0_CFG_RFSH_PRE_UPPER_LIMIT (HBMC_CH0_CFG_RFSH_PRE_UPPER_LIMIT),
      .HBMC_CH0_CFG_RFSH_IDLE_THRESHOLD (HBMC_CH0_CFG_RFSH_IDLE_THRESHOLD),
      .HBMC_CH0_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH0_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH0_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH0_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH0_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH0_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH0_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH0_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH0_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH0_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH0_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH0_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH0_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH0_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH0_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH0_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH0_CFG_TEMP_FILTER_EN (HBMC_CH0_CFG_TEMP_FILTER_EN),
      .HBMC_CH0_CFG_CATTRIP_FILTER_EN (HBMC_CH0_CFG_CATTRIP_FILTER_EN),
      .HBMC_CH0_CFG_CB_BYPASS_CATTRIP (HBMC_CH0_CFG_CB_BYPASS_CATTRIP),
      .HBMC_CH0_CFG_CB_TEMP_SELECT (HBMC_CH0_CFG_CB_TEMP_SELECT),
      .HBMC_CH0_CFG_F2C_TEMP_UPDATE (HBMC_CH0_CFG_F2C_TEMP_UPDATE),
      .HBMC_CH0_CFG_F2C_TEMP (HBMC_CH0_CFG_F2C_TEMP),
      .HBMC_CH0_CFG_ADDR_SCR (HBMC_CH0_CFG_ADDR_SCR),
      .HBMC_CH0_CFG_ADDR_SPRD (HBMC_CH0_CFG_ADDR_SPRD),
      .HBMC_CH0_CFG_CB_RD_COL_ARB_PRIORITY_EN (HBMC_CH0_CFG_CB_RD_COL_ARB_PRIORITY_EN),
      .HBMC_CH0_CFG_CB_WR_COL_ARB_PRIORITY_EN (HBMC_CH0_CFG_CB_WR_COL_ARB_PRIORITY_EN),
      .HBMC_CH0_CFG_CB_RD_ROW_ARB_PRIORITY_EN (HBMC_CH0_CFG_CB_RD_ROW_ARB_PRIORITY_EN),
      .HBMC_CH0_CFG_CB_WR_ROW_ARB_PRIORITY_EN (HBMC_CH0_CFG_CB_WR_ROW_ARB_PRIORITY_EN),
      .HBMC_CH0_CFG_CB_DEPENDENCY_MODE (HBMC_CH0_CFG_CB_DEPENDENCY_MODE),
      .HBMC_CH0_CFG_MECC_EN (HBMC_CH0_CFG_MECC_EN),
      .HBMC_CH0_CFG_CA_PAR_EN (HBMC_CH0_CFG_CA_PAR_EN),
      .HBMC_CH0_CFG_WR_PAR_EN (HBMC_CH0_CFG_WR_PAR_EN),
      .HBMC_CH0_CFG_RD_PAR_EN (HBMC_CH0_CFG_RD_PAR_EN),
      .HBMC_CH0_CFG_WR_DM_EN (HBMC_CH0_CFG_WR_DM_EN),
      .HBMC_CH0_CFG_RD_DM_EN (HBMC_CH0_CFG_RD_DM_EN),
      .HBMC_CH0_CFG_POWER_DOWN_EN (HBMC_CH0_CFG_POWER_DOWN_EN),
      .HBMC_CH0_CFG_POWER_DOWN_CK_DIS_EN (HBMC_CH0_CFG_POWER_DOWN_CK_DIS_EN),
      .HBMC_CH0_CFG_AUTO_RD_POWER_DOWN_EXIT_EN (HBMC_CH0_CFG_AUTO_RD_POWER_DOWN_EXIT_EN),
      .HBMC_CH0_CFG_AUTO_WR_POWER_DOWN_EXIT_EN (HBMC_CH0_CFG_AUTO_WR_POWER_DOWN_EXIT_EN),
      .HBMC_CH0_CFG_AUTO_RD_SELF_RFSH_EXIT_EN (HBMC_CH0_CFG_AUTO_RD_SELF_RFSH_EXIT_EN),
      .HBMC_CH0_CFG_AUTO_WR_SELF_RFSH_EXIT_EN (HBMC_CH0_CFG_AUTO_WR_SELF_RFSH_EXIT_EN),
      .HBMC_CH0_CFG_SELF_RFSH_CK_DIS_EN (HBMC_CH0_CFG_SELF_RFSH_CK_DIS_EN),
      .HBMC_CH0_CFG_SELF_RFSH_EN (HBMC_CH0_CFG_SELF_RFSH_EN),
      .HBMC_CH0_H0_FR_CLK_STCFG_EN (HBMC_CH0_H0_FR_CLK_STCFG_EN),
      .HBMC_CH0_CFG_SB_PRE_STALL_CYCLE (HBMC_CH0_CFG_SB_PRE_STALL_CYCLE),
      .HBMC_CH0_CFG_SB_POST_STALL_CYCLE (HBMC_CH0_CFG_SB_POST_STALL_CYCLE),
      .HBMC_CH0_CFG_HBMC_CORECLK_PROG_DELAY1 (HBMC_CH0_CFG_HBMC_CORECLK_PROG_DELAY1),
      .HBMC_CH0_CFG_HBMC_CORECLK_PROG_DELAY2 (HBMC_CH0_CFG_HBMC_CORECLK_PROG_DELAY2),
      .HBMC_CH0_CFG_HBMCPTRENSYNCSEL (HBMC_CH0_CFG_HBMCPTRENSYNCSEL),
      .HBMC_CH0_CFG_UB48MODE (HBMC_CH0_CFG_UB48MODE),
      .HBMC_CH0_CFG_HBMCH2CPTRSTART (HBMC_CH0_CFG_HBMCH2CPTRSTART),
      .HBMC_CH0_CFG_DWORD_LPBKEN (HBMC_CH0_CFG_DWORD_LPBKEN),
      .HBMC_CH0_CFG_AWORD_LPBEN (HBMC_CH0_CFG_AWORD_LPBEN),
      .HBMC_CH0_CFG_DWORD_LPBKSEL (HBMC_CH0_CFG_DWORD_LPBKSEL),
      .HBMC_CH0_CFG_AWORD_LPBKSEL (HBMC_CH0_CFG_AWORD_LPBKSEL),
      .HBMC_CH0_CFG_OBSGRPSEL (HBMC_CH0_CFG_OBSGRPSEL),
      .HBMC_CH0_CFG_OBSSIGSEL (HBMC_CH0_CFG_OBSSIGSEL),
      .HBMC_CH0_CFG_MEM_MCE (HBMC_CH0_CFG_MEM_MCE),
      .HBMC_CH0_CFG_MEM_WA (HBMC_CH0_CFG_MEM_WA),
      .HBMC_CH0_CFG_MEM_RMCE (HBMC_CH0_CFG_MEM_RMCE),
      .HBMC_CH0_CFG_MEM_WMCE (HBMC_CH0_CFG_MEM_WMCE),
      .HBMC_CH0_CFG_MEM_WPULSE (HBMC_CH0_CFG_MEM_WPULSE),
      .HBMC_CH0_CFG_SRAM_ECC_ENABLE (HBMC_CH0_CFG_SRAM_ECC_ENABLE),
      .HBMC_CH0_CFG_PC0_SRAM_INJD (HBMC_CH0_CFG_PC0_SRAM_INJD),
      .HBMC_CH0_CFG_PC0_SRAM_INJS (HBMC_CH0_CFG_PC0_SRAM_INJS),
      .HBMC_CH0_CFG_PC1_SRAM_INJD (HBMC_CH0_CFG_PC1_SRAM_INJD),
      .HBMC_CH0_CFG_PC1_SRAM_INJS (HBMC_CH0_CFG_PC1_SRAM_INJS),
      .HBMC_CH0_CFG_SRAM_SERRINTEN (HBMC_CH0_CFG_SRAM_SERRINTEN),
      .HBMC_CH0_CFG_SRAM_SLVERR_DIS (HBMC_CH0_CFG_SRAM_SLVERR_DIS),
      .HBMC_CH0_MMR_USER_TRIGGER (HBMC_CH0_MMR_USER_TRIGGER),
      .HBMC_CH0_MMR_USER_RDWR (HBMC_CH0_MMR_USER_RDWR),
      .HBMC_CH0_MMR_USER_BYTEENABLE (HBMC_CH0_MMR_USER_BYTEENABLE),
      .HBMC_CH0_MMR_USER_ADDR (HBMC_CH0_MMR_USER_ADDR),
      .HBMC_CH0_MMR_USER_WRDATA (HBMC_CH0_MMR_USER_WRDATA),
      .HBMC_CH0_MMR_SBOWN_REQ (HBMC_CH0_MMR_SBOWN_REQ),
      .HBMC_CH0_MMR_SBOWN_DELAY (HBMC_CH0_MMR_SBOWN_DELAY),
      .HBMC_CH0_CFG_SKETCH1 (HBMC_CH0_CFG_SKETCH1),
      .HBMC_CH0_CFG_SKETCH2 (HBMC_CH0_CFG_SKETCH2),
      .HBMC_CH0_CFG_TST_PATTERN (HBMC_CH0_CFG_TST_PATTERN),
      .HBMC_CH0_CFG_TST_START_ADDR (HBMC_CH0_CFG_TST_START_ADDR),
      .HBMC_CH0_CFG_TST_BURST_LEN (HBMC_CH0_CFG_TST_BURST_LEN),
      .HBMC_CH0_CFG_TST_GEN_CMD (HBMC_CH0_CFG_TST_GEN_CMD),
      .HBMC_CH0_CFG_AXI_TRAFFIC_SEL (HBMC_CH0_CFG_AXI_TRAFFIC_SEL),
      .HBMC_CH0_CFG_TST_PC_SEL (HBMC_CH0_CFG_TST_PC_SEL),
      .HBMC_CH0_CFG_TST_TRIGGER (HBMC_CH0_CFG_TST_TRIGGER),
      .HBMC_CH0_CFG_TST_TIME_OUT (HBMC_CH0_CFG_TST_TIME_OUT),
      .HBMC_CH0_HBMC_RATE (HBMC_CH0_HBMC_RATE),
      .HBMC_CH0_HBM_TRFCSB (HBMC_CH0_HBM_TRFCSB),
      .HBMC_CH0_HBM_TRREFD (HBMC_CH0_HBM_TRREFD),
      .HBMC_CH0_UFI_TRDEN (HBMC_CH0_UFI_TRDEN),
      .HBMC_CH0_CFG_HBMC_PC0_WTP (HBMC_CH0_CFG_HBMC_PC0_WTP),
      .HBMC_CH0_CFG_HBMC_PC1_WTP (HBMC_CH0_CFG_HBMC_PC1_WTP),
      .HBMC_CH0_CFG_HBMC_PC0_ITP (HBMC_CH0_CFG_HBMC_PC0_ITP),
      .HBMC_CH0_CFG_HBMC_PC1_ITP (HBMC_CH0_CFG_HBMC_PC1_ITP),
      .HBMC_CH0_CFG_HBMC_PC0_RTP (HBMC_CH0_CFG_HBMC_PC0_RTP),
      .HBMC_CH0_CFG_HBMC_PC1_RTP (HBMC_CH0_CFG_HBMC_PC1_RTP),
      .HBMC_CH0_CFG_PAR_LAT (HBMC_CH0_CFG_PAR_LAT),
      .HBMC_CH0_CFG_HBMC_PC0_FIW_SHORT (HBMC_CH0_CFG_HBMC_PC0_FIW_SHORT),
      .HBMC_CH0_CFG_HBMC_PC0_ATI (HBMC_CH0_CFG_HBMC_PC0_ATI),
      .HBMC_CH0_CFG_HBMC_PC0_ITI (HBMC_CH0_CFG_HBMC_PC0_ITI),
      .HBMC_CH0_CFG_HBMC_PC0_ATA (HBMC_CH0_CFG_HBMC_PC0_ATA),
      .HBMC_CH0_CFG_HBMC_PC0_ITA (HBMC_CH0_CFG_HBMC_PC0_ITA),
      .HBMC_CH0_CFG_HBMC_PC0_ITA_DLY (HBMC_CH0_CFG_HBMC_PC0_ITA_DLY),
      .HBMC_CH0_CFG_HBMC_PC0_ATP (HBMC_CH0_CFG_HBMC_PC0_ATP),
      .HBMC_CH0_CFG_HBMC_PC0_ATR (HBMC_CH0_CFG_HBMC_PC0_ATR),
      .HBMC_CH0_CFG_HBMC_PC0_ITR (HBMC_CH0_CFG_HBMC_PC0_ITR),
      .HBMC_CH0_CFG_HBMC_PC0_ATW (HBMC_CH0_CFG_HBMC_PC0_ATW),
      .HBMC_CH0_CFG_HBMC_PC0_ITW (HBMC_CH0_CFG_HBMC_PC0_ITW),
      .HBMC_CH0_CFG_HBMC_PC0_PTA (HBMC_CH0_CFG_HBMC_PC0_PTA),
      .HBMC_CH0_CFG_HBMC_PC0_WTI (HBMC_CH0_CFG_HBMC_PC0_WTI),
      .HBMC_CH0_CFG_HBMC_PC0_RTA (HBMC_CH0_CFG_HBMC_PC0_RTA),
      .HBMC_CH0_CFG_HBMC_PC0_WTA (HBMC_CH0_CFG_HBMC_PC0_WTA),
      .HBMC_CH0_CFG_HBMC_PC0_ATA_DBG (HBMC_CH0_CFG_HBMC_PC0_ATA_DBG),
      .HBMC_CH0_CFG_HBMC_PC0_ATI_DBG (HBMC_CH0_CFG_HBMC_PC0_ATI_DBG),
      .HBMC_CH0_CFG_HBMC_PC0_ITA_DBG (HBMC_CH0_CFG_HBMC_PC0_ITA_DBG),
      .HBMC_CH0_CFG_HBMC_PC0_ITI_DBG (HBMC_CH0_CFG_HBMC_PC0_ITI_DBG),
      .HBMC_CH0_CFG_HBMC_PC0_RTRWTW_DBG (HBMC_CH0_CFG_HBMC_PC0_RTRWTW_DBG),
      .HBMC_CH0_CFG_HBMC_PC0_WTR_DBG (HBMC_CH0_CFG_HBMC_PC0_WTR_DBG),
      .HBMC_CH0_CFG_HBMC_PC0_ATA_SBG (HBMC_CH0_CFG_HBMC_PC0_ATA_SBG),
      .HBMC_CH0_CFG_HBMC_PC0_ATI_SBG (HBMC_CH0_CFG_HBMC_PC0_ATI_SBG),
      .HBMC_CH0_CFG_HBMC_PC0_ITA_SBG (HBMC_CH0_CFG_HBMC_PC0_ITA_SBG),
      .HBMC_CH0_CFG_HBMC_PC0_ITI_SBG (HBMC_CH0_CFG_HBMC_PC0_ITI_SBG),
      .HBMC_CH0_CFG_HBMC_PC0_WTR_SBG (HBMC_CH0_CFG_HBMC_PC0_WTR_SBG),
      .HBMC_CH0_CFG_HBMC_PC0_RTR_DSID (HBMC_CH0_CFG_HBMC_PC0_RTR_DSID),
      .HBMC_CH0_CFG_HBMC_POWER_DOWN_TO_CK_DIS (HBMC_CH0_CFG_HBMC_POWER_DOWN_TO_CK_DIS),
      .HBMC_CH0_CFG_HBMC_CK_DIS_TO_POWER_DOWN (HBMC_CH0_CFG_HBMC_CK_DIS_TO_POWER_DOWN),
      .HBMC_CH0_CFG_HBMC_MIN_POWER_DOWN (HBMC_CH0_CFG_HBMC_MIN_POWER_DOWN),
      .HBMC_CH0_CFG_HBMC_POWER_DOWN_TO_VALID (HBMC_CH0_CFG_HBMC_POWER_DOWN_TO_VALID),
      .HBMC_CH0_CFG_HBMC_SELF_RFSH_TO_CK_DIS (HBMC_CH0_CFG_HBMC_SELF_RFSH_TO_CK_DIS),
      .HBMC_CH0_CFG_HBMC_CK_DIS_TO_SELF_RFSH (HBMC_CH0_CFG_HBMC_CK_DIS_TO_SELF_RFSH),
      .HBMC_CH0_CFG_HBMC_SELF_RFSH_TO_VALID (HBMC_CH0_CFG_HBMC_SELF_RFSH_TO_VALID),
      .HBMC_CH0_CFG_HBMC_MIN_SELF_RFSH (HBMC_CH0_CFG_HBMC_MIN_SELF_RFSH),
      .HBMC_CH0_CFG_HBMC_RFSH_AB_TO_VALID (HBMC_CH0_CFG_HBMC_RFSH_AB_TO_VALID),
      .HBMC_CH0_CFG_HBMC_RFSH_PB_TO_RFSH_PB (HBMC_CH0_CFG_HBMC_RFSH_PB_TO_RFSH_PB),
      .HBMC_CH0_CFG_HBMC_RFSH_PB_TO_VALID (HBMC_CH0_CFG_HBMC_RFSH_PB_TO_VALID),
      .HBMC_CH0_CFG_HBMC_TEMP000_RFSH_PERIOD (HBMC_CH0_CFG_HBMC_TEMP000_RFSH_PERIOD),
      .HBMC_CH0_CFG_HBMC_TEMP001_RFSH_PERIOD (HBMC_CH0_CFG_HBMC_TEMP001_RFSH_PERIOD),
      .HBMC_CH0_CFG_HBMC_TEMP011_RFSH_PERIOD (HBMC_CH0_CFG_HBMC_TEMP011_RFSH_PERIOD),
      .HBMC_CH0_CFG_HBMC_TEMP010_RFSH_PERIOD (HBMC_CH0_CFG_HBMC_TEMP010_RFSH_PERIOD),
      .HBMC_CH0_CFG_HBMC_TEMP110_RFSH_PERIOD (HBMC_CH0_CFG_HBMC_TEMP110_RFSH_PERIOD),
      .HBMC_CH0_CFG_HBMC_TEMP111_RFSH_PERIOD (HBMC_CH0_CFG_HBMC_TEMP111_RFSH_PERIOD),
      .HBMC_CH0_CFG_HBMC_TEMP101_RFSH_PERIOD (HBMC_CH0_CFG_HBMC_TEMP101_RFSH_PERIOD),
      .HBMC_CH0_CFG_HBMC_TEMP100_RFSH_PERIOD (HBMC_CH0_CFG_HBMC_TEMP100_RFSH_PERIOD),
      .HBMC_CH0_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET (HBMC_CH0_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET),
      .HBMC_CH0_CFG_HBMC_PCH_PB_TO_VALID (HBMC_CH0_CFG_HBMC_PCH_PB_TO_VALID),
      .HBMC_CH0_CFG_HBMC_PCH_AB_TO_VALID (HBMC_CH0_CFG_HBMC_PCH_AB_TO_VALID),
      .HBMC_CH0_CFG_HBMC_PC1_FIW_SHORT (HBMC_CH0_CFG_HBMC_PC1_FIW_SHORT),
      .HBMC_CH0_CFG_HBMC_PC1_ATI (HBMC_CH0_CFG_HBMC_PC1_ATI),
      .HBMC_CH0_CFG_HBMC_PC1_ITI (HBMC_CH0_CFG_HBMC_PC1_ITI),
      .HBMC_CH0_CFG_HBMC_PC1_ATA (HBMC_CH0_CFG_HBMC_PC1_ATA),
      .HBMC_CH0_CFG_HBMC_PC1_ITA (HBMC_CH0_CFG_HBMC_PC1_ITA),
      .HBMC_CH0_CFG_HBMC_PC1_ITA_DLY (HBMC_CH0_CFG_HBMC_PC1_ITA_DLY),
      .HBMC_CH0_CFG_HBMC_PC1_ATP (HBMC_CH0_CFG_HBMC_PC1_ATP),
      .HBMC_CH0_CFG_HBMC_PC1_ATR (HBMC_CH0_CFG_HBMC_PC1_ATR),
      .HBMC_CH0_CFG_HBMC_PC1_ITR (HBMC_CH0_CFG_HBMC_PC1_ITR),
      .HBMC_CH0_CFG_HBMC_PC1_ATW (HBMC_CH0_CFG_HBMC_PC1_ATW),
      .HBMC_CH0_CFG_HBMC_PC1_ITW (HBMC_CH0_CFG_HBMC_PC1_ITW),
      .HBMC_CH0_CFG_HBMC_PC1_PTA (HBMC_CH0_CFG_HBMC_PC1_PTA),
      .HBMC_CH0_CFG_HBMC_PC1_WTI (HBMC_CH0_CFG_HBMC_PC1_WTI),
      .HBMC_CH0_CFG_HBMC_PC1_RTA (HBMC_CH0_CFG_HBMC_PC1_RTA),
      .HBMC_CH0_CFG_HBMC_PC1_WTA (HBMC_CH0_CFG_HBMC_PC1_WTA),
      .HBMC_CH0_CFG_HBMC_PC1_ATA_DBG (HBMC_CH0_CFG_HBMC_PC1_ATA_DBG),
      .HBMC_CH0_CFG_HBMC_PC1_ATI_DBG (HBMC_CH0_CFG_HBMC_PC1_ATI_DBG),
      .HBMC_CH0_CFG_HBMC_PC1_ITA_DBG (HBMC_CH0_CFG_HBMC_PC1_ITA_DBG),
      .HBMC_CH0_CFG_HBMC_PC1_ITI_DBG (HBMC_CH0_CFG_HBMC_PC1_ITI_DBG),
      .HBMC_CH0_CFG_HBMC_PC1_RTRWTW_DBG (HBMC_CH0_CFG_HBMC_PC1_RTRWTW_DBG),
      .HBMC_CH0_CFG_HBMC_PC1_WTR_DBG (HBMC_CH0_CFG_HBMC_PC1_WTR_DBG),
      .HBMC_CH0_CFG_HBMC_PC1_ATA_SBG (HBMC_CH0_CFG_HBMC_PC1_ATA_SBG),
      .HBMC_CH0_CFG_HBMC_PC1_ATI_SBG (HBMC_CH0_CFG_HBMC_PC1_ATI_SBG),
      .HBMC_CH0_CFG_HBMC_PC1_ITA_SBG (HBMC_CH0_CFG_HBMC_PC1_ITA_SBG),
      .HBMC_CH0_CFG_HBMC_PC1_ITI_SBG (HBMC_CH0_CFG_HBMC_PC1_ITI_SBG),
      .HBMC_CH0_CFG_HBMC_PC1_WTR_SBG (HBMC_CH0_CFG_HBMC_PC1_WTR_SBG),
      .HBMC_CH0_CFG_HBMC_PC1_RTR_DSID (HBMC_CH0_CFG_HBMC_PC1_RTR_DSID),
      .HBMC_CH0_CFG_PSEUDO_BL8_EN (HBMC_CH0_CFG_PSEUDO_BL8_EN),
      .HBMC_CH0_CFG_CB_WREADY_GATE_EN (HBMC_CH0_CFG_CB_WREADY_GATE_EN),
      .HBMC_CH0_CFG_PC0_RDEN_ON (HBMC_CH0_CFG_PC0_RDEN_ON),
      .HBMC_CH0_CFG_PC1_RDEN_ON (HBMC_CH0_CFG_PC1_RDEN_ON),
      .HBMC_CH0_CFG_PC0_RDIE_ON (HBMC_CH0_CFG_PC0_RDIE_ON),
      .HBMC_CH0_CFG_PC1_RDIE_ON (HBMC_CH0_CFG_PC1_RDIE_ON),
      .HBMC_CH0_CFG_PC0_CMD2RD (HBMC_CH0_CFG_PC0_CMD2RD),
      .HBMC_CH0_CFG_PC1_CMD2RD (HBMC_CH0_CFG_PC1_CMD2RD),
      .HBMC_CH0_CFG_PC0_CMD2RDPAR (HBMC_CH0_CFG_PC0_CMD2RDPAR),
      .HBMC_CH0_CFG_PC1_CMD2RDPAR (HBMC_CH0_CFG_PC1_CMD2RDPAR),
      .HBMC_CH0_CFG_PC0_WDQS_ON (HBMC_CH0_CFG_PC0_WDQS_ON),
      .HBMC_CH0_CFG_PC1_WDQS_ON (HBMC_CH0_CFG_PC1_WDQS_ON),
      .HBMC_CH0_CFG_WCQ_HWM (HBMC_CH0_CFG_WCQ_HWM),
      .HBMC_CH0_CFG_RFSH_POST_UPPER_LIMIT (HBMC_CH0_CFG_RFSH_POST_UPPER_LIMIT),
      .HBMC_CH0_CFG_THROTTLE_EN (HBMC_CH0_CFG_THROTTLE_EN),
      .HBMC_CH0_CFG_TEMP000_ON_TIME (HBMC_CH0_CFG_TEMP000_ON_TIME),
      .HBMC_CH0_CFG_TEMP001_ON_TIME (HBMC_CH0_CFG_TEMP001_ON_TIME),
      .HBMC_CH0_CFG_TEMP010_ON_TIME (HBMC_CH0_CFG_TEMP010_ON_TIME),
      .HBMC_CH0_CFG_TEMP011_ON_TIME (HBMC_CH0_CFG_TEMP011_ON_TIME),
      .HBMC_CH0_CFG_TEMP100_ON_TIME (HBMC_CH0_CFG_TEMP100_ON_TIME),
      .HBMC_CH0_CFG_TEMP101_ON_TIME (HBMC_CH0_CFG_TEMP101_ON_TIME),
      .HBMC_CH0_CFG_TEMP110_ON_TIME (HBMC_CH0_CFG_TEMP110_ON_TIME),
      .HBMC_CH0_CFG_TEMP111_ON_TIME (HBMC_CH0_CFG_TEMP111_ON_TIME),
      .HBMC_CH0_CFG_TEMP000_OFF_TIME (HBMC_CH0_CFG_TEMP000_OFF_TIME),
      .HBMC_CH0_CFG_TEMP001_OFF_TIME (HBMC_CH0_CFG_TEMP001_OFF_TIME),
      .HBMC_CH0_CFG_TEMP010_OFF_TIME (HBMC_CH0_CFG_TEMP010_OFF_TIME),
      .HBMC_CH0_CFG_TEMP011_OFF_TIME (HBMC_CH0_CFG_TEMP011_OFF_TIME),
      .HBMC_CH0_CFG_TEMP100_OFF_TIME (HBMC_CH0_CFG_TEMP100_OFF_TIME),
      .HBMC_CH0_CFG_TEMP101_OFF_TIME (HBMC_CH0_CFG_TEMP101_OFF_TIME),
      .HBMC_CH0_CFG_TEMP110_OFF_TIME (HBMC_CH0_CFG_TEMP110_OFF_TIME),
      .HBMC_CH0_CFG_TEMP111_OFF_TIME (HBMC_CH0_CFG_TEMP111_OFF_TIME),
      .HBMC_CH0_CFG_RMW_EN (HBMC_CH0_CFG_RMW_EN),
      .HBMC_CH0_CFG_POWER_DOWN_IDLE_THRESHOLD (HBMC_CH0_CFG_POWER_DOWN_IDLE_THRESHOLD),
      .HBMC_CH0_CFG_SB_PRE_UPDATE_CYCLE (HBMC_CH0_CFG_SB_PRE_UPDATE_CYCLE),
      .HBMC_CH0_CFG_HBMCC2HPTRDLY (HBMC_CH0_CFG_HBMCC2HPTRDLY),
      .HBMC_CH0_HBM_TCCDL_BL4 (HBMC_CH0_HBM_TCCDL_BL4),
      .HBMC_CH0_HBM_TRTW (HBMC_CH0_HBM_TRTW),
      .HBMC_CH0_HBM_TFAW (HBMC_CH0_HBM_TFAW),
      .HBMC_CH0_HBM_TEAW (HBMC_CH0_HBM_TEAW),
      .HBMC_CH0_CFG_HBMC_PC0_FAW (HBMC_CH0_CFG_HBMC_PC0_FAW),
      .HBMC_CH0_CFG_HBMC_PC0_RTI (HBMC_CH0_CFG_HBMC_PC0_RTI),
      .HBMC_CH0_CFG_HBMC_PC0_RTW (HBMC_CH0_CFG_HBMC_PC0_RTW),
      .HBMC_CH0_CFG_HBMC_PC0_RTRWTW_SBG (HBMC_CH0_CFG_HBMC_PC0_RTRWTW_SBG),
      .HBMC_CH0_CFG_HBMC_PC1_FAW (HBMC_CH0_CFG_HBMC_PC1_FAW),
      .HBMC_CH0_CFG_HBMC_PC1_RTI (HBMC_CH0_CFG_HBMC_PC1_RTI),
      .HBMC_CH0_CFG_HBMC_PC1_RTW (HBMC_CH0_CFG_HBMC_PC1_RTW),
      .HBMC_CH0_CFG_HBMC_PC1_RTRWTW_SBG (HBMC_CH0_CFG_HBMC_PC1_RTRWTW_SBG),
      .HBMC_CH0_CFG_AWFIFO_RSVD_ENTRY (HBMC_CH0_CFG_AWFIFO_RSVD_ENTRY),
      .HBMC_CH0_CFG_ARFIFO_RSVD_ENTRY (HBMC_CH0_CFG_ARFIFO_RSVD_ENTRY),
      .HBMC_CH1_HBM_DEVICE (HBMC_CH1_HBM_DEVICE),
      .HBMC_CH1_HBM_TRRDL (HBMC_CH1_HBM_TRRDL),
      .HBMC_CH1_HBM_TRCDRD (HBMC_CH1_HBM_TRCDRD),
      .HBMC_CH1_HBM_TRCDWR (HBMC_CH1_HBM_TRCDWR),
      .HBMC_CH1_HBM_TRTPL_BL4 (HBMC_CH1_HBM_TRTPL_BL4),
      .HBMC_CH1_HBM_TRTPS_BL4 (HBMC_CH1_HBM_TRTPS_BL4),
      .HBMC_CH1_HBM_TRP (HBMC_CH1_HBM_TRP),
      .HBMC_CH1_HBM_TCCDS_BL4 (HBMC_CH1_HBM_TCCDS_BL4),
      .HBMC_CH1_HBM_TCCDR (HBMC_CH1_HBM_TCCDR),
      .HBMC_CH1_HBM_TWR (HBMC_CH1_HBM_TWR),
      .HBMC_CH1_HBM_TWTRL (HBMC_CH1_HBM_TWTRL),
      .HBMC_CH1_HBM_TWTRS (HBMC_CH1_HBM_TWTRS),
      .HBMC_CH1_HBM_TDQSS_MAX_PS (HBMC_CH1_HBM_TDQSS_MAX_PS),
      .HBMC_CH1_HBM_TDQSS_MIN_PS (HBMC_CH1_HBM_TDQSS_MIN_PS),
      .HBMC_CH1_HBM_TDQSCK_MAX_PS (HBMC_CH1_HBM_TDQSCK_MAX_PS),
      .HBMC_CH1_HBM_TDQSQ_MAX_PS (HBMC_CH1_HBM_TDQSQ_MAX_PS),
      .HBMC_CH1_HBM_PARAM_TYPE (HBMC_CH1_HBM_PARAM_TYPE),
      .HBMC_CH1_RFSH_POLICY (HBMC_CH1_RFSH_POLICY),
      .HBMC_CH1_HBM_TREFI (HBMC_CH1_HBM_TREFI),
      .HBMC_CH1_HBM_TCKSRE (HBMC_CH1_HBM_TCKSRE),
      .HBMC_CH1_HBM_TCKSRX (HBMC_CH1_HBM_TCKSRX),
      .HBMC_CH1_HBM_TXS (HBMC_CH1_HBM_TXS),
      .HBMC_CH1_HBM_TCKESR (HBMC_CH1_HBM_TCKESR),
      .HBMC_CH1_HBM_TXP (HBMC_CH1_HBM_TXP),
      .HBMC_CH1_HBM_TPD (HBMC_CH1_HBM_TPD),
      .HBMC_CH1_CFG_HBMC_MODES (HBMC_CH1_CFG_HBMC_MODES),
      .HBMC_CH1_CORE_CLOCK_MHZ (HBMC_CH1_CORE_CLOCK_MHZ),
      .HBMC_CH1_CORE_CLOCK_PS (HBMC_CH1_CORE_CLOCK_PS),
      .HBMC_CH1_CFG_CHANNEL_EN (HBMC_CH1_CFG_CHANNEL_EN),
      .HBMC_CH1_CFG_TR_ORDER (HBMC_CH1_CFG_TR_ORDER),
      .HBMC_CH1_CFG_ADDR_ORDER (HBMC_CH1_CFG_ADDR_ORDER),
      .HBMC_CH1_CFG_USER_RD_AP_POL (HBMC_CH1_CFG_USER_RD_AP_POL),
      .HBMC_CH1_CFG_USER_WR_AP_POL (HBMC_CH1_CFG_USER_WR_AP_POL),
      .HBMC_CH1_CFG_RID_DEPENDENCY_EN (HBMC_CH1_CFG_RID_DEPENDENCY_EN),
      .HBMC_CH1_CFG_HBMC_TX_BYPASS (HBMC_CH1_CFG_HBMC_TX_BYPASS),
      .HBMC_CH1_CFG_HBMC_RX_BYPASS (HBMC_CH1_CFG_HBMC_RX_BYPASS),
      .HBMC_CH1_CFG_P2HPEMUEN (HBMC_CH1_CFG_P2HPEMUEN),
      .HBMC_CH1_CFG_RMPTREN (HBMC_CH1_CFG_RMPTREN),
      .HBMC_CH1_CFG_RMPTRENDLY00 (HBMC_CH1_CFG_RMPTRENDLY00),
      .HBMC_CH1_CFG_RMPTRENDLY01 (HBMC_CH1_CFG_RMPTRENDLY01),
      .HBMC_CH1_CFG_RMPTRENDLY02 (HBMC_CH1_CFG_RMPTRENDLY02),
      .HBMC_CH1_CFG_RMPTRENDLY03 (HBMC_CH1_CFG_RMPTRENDLY03),
      .HBMC_CH1_CFG_RMPTRENDLY04 (HBMC_CH1_CFG_RMPTRENDLY04),
      .HBMC_CH1_HBM_TRAS (HBMC_CH1_HBM_TRAS),
      .HBMC_CH1_HBM_TRRDS (HBMC_CH1_HBM_TRRDS),
      .HBMC_CH1_HBMC_OFFSET (HBMC_CH1_HBMC_OFFSET),
      .HBMC_CH1_HBMC_RATE_VALUE (HBMC_CH1_HBMC_RATE_VALUE),
      .HBMC_CH1_HBM_CLOCK_MHZ (HBMC_CH1_HBM_CLOCK_MHZ),
      .HBMC_CH1_HBM_CLOCK_PS (HBMC_CH1_HBM_CLOCK_PS),
      .HBMC_CH1_RFSH_MODE (HBMC_CH1_RFSH_MODE),
      .HBMC_CH1_HBM_TRFC (HBMC_CH1_HBM_TRFC),
      .HBMC_CH1_DATA_WIDTH_MODE (HBMC_CH1_DATA_WIDTH_MODE),
      .HBMC_CH1_EXT_RDIE (HBMC_CH1_EXT_RDIE),
      .HBMC_CH1_TEMP000_THROTTLE_RATIO (HBMC_CH1_TEMP000_THROTTLE_RATIO),
      .HBMC_CH1_TEMP001_THROTTLE_RATIO (HBMC_CH1_TEMP001_THROTTLE_RATIO),
      .HBMC_CH1_TEMP010_THROTTLE_RATIO (HBMC_CH1_TEMP010_THROTTLE_RATIO),
      .HBMC_CH1_TEMP011_THROTTLE_RATIO (HBMC_CH1_TEMP011_THROTTLE_RATIO),
      .HBMC_CH1_TEMP100_THROTTLE_RATIO (HBMC_CH1_TEMP100_THROTTLE_RATIO),
      .HBMC_CH1_TEMP101_THROTTLE_RATIO (HBMC_CH1_TEMP101_THROTTLE_RATIO),
      .HBMC_CH1_TEMP110_THROTTLE_RATIO (HBMC_CH1_TEMP110_THROTTLE_RATIO),
      .HBMC_CH1_TEMP111_THROTTLE_RATIO (HBMC_CH1_TEMP111_THROTTLE_RATIO),
      .HBMC_CH1_CORE_CLK_MODE (HBMC_CH1_CORE_CLK_MODE),
      .HBMC_CH1_CFG_HBMC_BL (HBMC_CH1_CFG_HBMC_BL),
      .HBMC_CH1_USER_STRB_EN (HBMC_CH1_USER_STRB_EN),
      .HBMC_CH1_CFG_TBHMCRSTMIN (HBMC_CH1_CFG_TBHMCRSTMIN),
      .HBMC_CH1_CFG_RESET_COUNT (HBMC_CH1_CFG_RESET_COUNT),
      .HBMC_CH1_CFG_HBMC_PC0_WL (HBMC_CH1_CFG_HBMC_PC0_WL),
      .HBMC_CH1_CFG_HBMC_PC0_RL (HBMC_CH1_CFG_HBMC_PC0_RL),
      .HBMC_CH1_CFG_HBMC_PC1_WL (HBMC_CH1_CFG_HBMC_PC1_WL),
      .HBMC_CH1_CFG_HBMC_PC1_RL (HBMC_CH1_CFG_HBMC_PC1_RL),
      .HBMC_CH1_CFG_POSTCAL_STATE (HBMC_CH1_CFG_POSTCAL_STATE),
      .HBMC_CH1_CFG_UFIC2PDLY (HBMC_CH1_CFG_UFIC2PDLY),
      .HBMC_CH1_CFG_UFIP2CDLY (HBMC_CH1_CFG_UFIP2CDLY),
      .HBMC_CH1_CFG_CB_RMW_RD_IDLE_WAIT_EN (HBMC_CH1_CFG_CB_RMW_RD_IDLE_WAIT_EN),
      .HBMC_CH1_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN (HBMC_CH1_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN),
      .HBMC_CH1_CFG_SB_POST_UPDATE_CYCLE (HBMC_CH1_CFG_SB_POST_UPDATE_CYCLE),
      .HBMC_CH1_CFG_HBMC_PC0_SCR_SEEDSEL (HBMC_CH1_CFG_HBMC_PC0_SCR_SEEDSEL),
      .HBMC_CH1_CFG_HBMC_PC0_SCR_EN (HBMC_CH1_CFG_HBMC_PC0_SCR_EN),
      .HBMC_CH1_CFG_HBMC_RFSH_PB_BURST_GAP (HBMC_CH1_CFG_HBMC_RFSH_PB_BURST_GAP),
      .HBMC_CH1_CFG_HBMC_PC1_SCR_SEEDSEL (HBMC_CH1_CFG_HBMC_PC1_SCR_SEEDSEL),
      .HBMC_CH1_CFG_HBMC_PC1_SCR_EN (HBMC_CH1_CFG_HBMC_PC1_SCR_EN),
      .HBMC_CH1_CFG_FLIP_MODE (HBMC_CH1_CFG_FLIP_MODE),
      .HBMC_CH1_CFG_DENSITY (HBMC_CH1_CFG_DENSITY),
      .HBMC_CH1_CFG_USER_DATA_WIDTH (HBMC_CH1_CFG_USER_DATA_WIDTH),
      .HBMC_CH1_CFG_CB_BREADY_BYPASS_EN (HBMC_CH1_CFG_CB_BREADY_BYPASS_EN),
      .HBMC_CH1_CFG_CB_RREADY_BYPASS_EN (HBMC_CH1_CFG_CB_RREADY_BYPASS_EN),
      .HBMC_CH1_CFG_CB_RVALID_GATE_EN (HBMC_CH1_CFG_CB_RVALID_GATE_EN),
      .HBMC_CH1_CFG_CB_BVALID_GATE_EN (HBMC_CH1_CFG_CB_BVALID_GATE_EN),
      .HBMC_CH1_CFG_ADDRCHNLMUXEN (HBMC_CH1_CFG_ADDRCHNLMUXEN),
      .HBMC_CH1_CFG_AXI_CMD_DEMUX_EN (HBMC_CH1_CFG_AXI_CMD_DEMUX_EN),
      .HBMC_CH1_CFG_PC0_MAJOR_MODE_UPDATE_CNT (HBMC_CH1_CFG_PC0_MAJOR_MODE_UPDATE_CNT),
      .HBMC_CH1_CFG_PC1_MAJOR_MODE_UPDATE_CNT (HBMC_CH1_CFG_PC1_MAJOR_MODE_UPDATE_CNT),
      .HBMC_CH1_CFG_RCQ_AGE_LIMIT (HBMC_CH1_CFG_RCQ_AGE_LIMIT),
      .HBMC_CH1_CFG_RDB_RSVD_ENTRY (HBMC_CH1_CFG_RDB_RSVD_ENTRY),
      .HBMC_CH1_CFG_RD_STRB_IDLE_THRESHOLD (HBMC_CH1_CFG_RD_STRB_IDLE_THRESHOLD),
      .HBMC_CH1_CFG_PC0_CMD2RDEN (HBMC_CH1_CFG_PC0_CMD2RDEN),
      .HBMC_CH1_CFG_PC1_CMD2RDEN (HBMC_CH1_CFG_PC1_CMD2RDEN),
      .HBMC_CH1_CFG_PC0_CMD2RDIE (HBMC_CH1_CFG_PC0_CMD2RDIE),
      .HBMC_CH1_CFG_PC1_CMD2RDIE (HBMC_CH1_CFG_PC1_CMD2RDIE),
      .HBMC_CH1_CFG_PC0_DATAOE_ON (HBMC_CH1_CFG_PC0_DATAOE_ON),
      .HBMC_CH1_CFG_PC1_DATAOE_ON (HBMC_CH1_CFG_PC1_DATAOE_ON),
      .HBMC_CH1_CFG_PC0_CMD2DATA (HBMC_CH1_CFG_PC0_CMD2DATA),
      .HBMC_CH1_CFG_PC1_CMD2DATA (HBMC_CH1_CFG_PC1_CMD2DATA),
      .HBMC_CH1_CFG_WDB_RSVD_ENTRY (HBMC_CH1_CFG_WDB_RSVD_ENTRY),
      .HBMC_CH1_CFG_AWDB_RSVD_ENTRY (HBMC_CH1_CFG_AWDB_RSVD_ENTRY),
      .HBMC_CH1_CFG_WCQ_BURST_THRESHOLD (HBMC_CH1_CFG_WCQ_BURST_THRESHOLD),
      .HBMC_CH1_CFG_WCQ_LWM (HBMC_CH1_CFG_WCQ_LWM),
      .HBMC_CH1_CFG_WCQ_TIMEOUT_THRESHOLD (HBMC_CH1_CFG_WCQ_TIMEOUT_THRESHOLD),
      .HBMC_CH1_CFG_PC0_MAJOR_MODE_UPDATE_CFG (HBMC_CH1_CFG_PC0_MAJOR_MODE_UPDATE_CFG),
      .HBMC_CH1_CFG_PC1_MAJOR_MODE_UPDATE_CFG (HBMC_CH1_CFG_PC1_MAJOR_MODE_UPDATE_CFG),
      .HBMC_CH1_CFG_PC0_CMD2WDQS (HBMC_CH1_CFG_PC0_CMD2WDQS),
      .HBMC_CH1_CFG_PC1_CMD2WDQS (HBMC_CH1_CFG_PC1_CMD2WDQS),
      .HBMC_CH1_CFG_PC0_CMD2DATAOE (HBMC_CH1_CFG_PC0_CMD2DATAOE),
      .HBMC_CH1_CFG_PC1_CMD2DATAOE (HBMC_CH1_CFG_PC1_CMD2DATAOE),
      .HBMC_CH1_CFG_CB_MAJOR_MODE_EN (HBMC_CH1_CFG_CB_MAJOR_MODE_EN),
      .HBMC_CH1_CFG_CB_STRICT_MAJOR_MODE_EN (HBMC_CH1_CFG_CB_STRICT_MAJOR_MODE_EN),
      .HBMC_CH1_CFG_RFSH_ALL_EN (HBMC_CH1_CFG_RFSH_ALL_EN),
      .HBMC_CH1_CFG_RFSH_PB_EN (HBMC_CH1_CFG_RFSH_PB_EN),
      .HBMC_CH1_CFG_USER_RFSH_PB_EN (HBMC_CH1_CFG_USER_RFSH_PB_EN),
      .HBMC_CH1_CFG_RFSH_AB_TO_PB_EN (HBMC_CH1_CFG_RFSH_AB_TO_PB_EN),
      .HBMC_CH1_CFG_CB_TEMP_RFSH_FILTER_EN (HBMC_CH1_CFG_CB_TEMP_RFSH_FILTER_EN),
      .HBMC_CH1_CFG_RFSH_POST_LOWER_LIMIT (HBMC_CH1_CFG_RFSH_POST_LOWER_LIMIT),
      .HBMC_CH1_CFG_RFSH_PRE_UPPER_LIMIT (HBMC_CH1_CFG_RFSH_PRE_UPPER_LIMIT),
      .HBMC_CH1_CFG_RFSH_IDLE_THRESHOLD (HBMC_CH1_CFG_RFSH_IDLE_THRESHOLD),
      .HBMC_CH1_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH1_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH1_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH1_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH1_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH1_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH1_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH1_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH1_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH1_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH1_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH1_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH1_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH1_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH1_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH1_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH1_CFG_TEMP_FILTER_EN (HBMC_CH1_CFG_TEMP_FILTER_EN),
      .HBMC_CH1_CFG_CATTRIP_FILTER_EN (HBMC_CH1_CFG_CATTRIP_FILTER_EN),
      .HBMC_CH1_CFG_CB_BYPASS_CATTRIP (HBMC_CH1_CFG_CB_BYPASS_CATTRIP),
      .HBMC_CH1_CFG_CB_TEMP_SELECT (HBMC_CH1_CFG_CB_TEMP_SELECT),
      .HBMC_CH1_CFG_F2C_TEMP_UPDATE (HBMC_CH1_CFG_F2C_TEMP_UPDATE),
      .HBMC_CH1_CFG_F2C_TEMP (HBMC_CH1_CFG_F2C_TEMP),
      .HBMC_CH1_CFG_ADDR_SCR (HBMC_CH1_CFG_ADDR_SCR),
      .HBMC_CH1_CFG_ADDR_SPRD (HBMC_CH1_CFG_ADDR_SPRD),
      .HBMC_CH1_CFG_CB_RD_COL_ARB_PRIORITY_EN (HBMC_CH1_CFG_CB_RD_COL_ARB_PRIORITY_EN),
      .HBMC_CH1_CFG_CB_WR_COL_ARB_PRIORITY_EN (HBMC_CH1_CFG_CB_WR_COL_ARB_PRIORITY_EN),
      .HBMC_CH1_CFG_CB_RD_ROW_ARB_PRIORITY_EN (HBMC_CH1_CFG_CB_RD_ROW_ARB_PRIORITY_EN),
      .HBMC_CH1_CFG_CB_WR_ROW_ARB_PRIORITY_EN (HBMC_CH1_CFG_CB_WR_ROW_ARB_PRIORITY_EN),
      .HBMC_CH1_CFG_CB_DEPENDENCY_MODE (HBMC_CH1_CFG_CB_DEPENDENCY_MODE),
      .HBMC_CH1_CFG_MECC_EN (HBMC_CH1_CFG_MECC_EN),
      .HBMC_CH1_CFG_CA_PAR_EN (HBMC_CH1_CFG_CA_PAR_EN),
      .HBMC_CH1_CFG_WR_PAR_EN (HBMC_CH1_CFG_WR_PAR_EN),
      .HBMC_CH1_CFG_RD_PAR_EN (HBMC_CH1_CFG_RD_PAR_EN),
      .HBMC_CH1_CFG_WR_DM_EN (HBMC_CH1_CFG_WR_DM_EN),
      .HBMC_CH1_CFG_RD_DM_EN (HBMC_CH1_CFG_RD_DM_EN),
      .HBMC_CH1_CFG_POWER_DOWN_EN (HBMC_CH1_CFG_POWER_DOWN_EN),
      .HBMC_CH1_CFG_POWER_DOWN_CK_DIS_EN (HBMC_CH1_CFG_POWER_DOWN_CK_DIS_EN),
      .HBMC_CH1_CFG_AUTO_RD_POWER_DOWN_EXIT_EN (HBMC_CH1_CFG_AUTO_RD_POWER_DOWN_EXIT_EN),
      .HBMC_CH1_CFG_AUTO_WR_POWER_DOWN_EXIT_EN (HBMC_CH1_CFG_AUTO_WR_POWER_DOWN_EXIT_EN),
      .HBMC_CH1_CFG_AUTO_RD_SELF_RFSH_EXIT_EN (HBMC_CH1_CFG_AUTO_RD_SELF_RFSH_EXIT_EN),
      .HBMC_CH1_CFG_AUTO_WR_SELF_RFSH_EXIT_EN (HBMC_CH1_CFG_AUTO_WR_SELF_RFSH_EXIT_EN),
      .HBMC_CH1_CFG_SELF_RFSH_CK_DIS_EN (HBMC_CH1_CFG_SELF_RFSH_CK_DIS_EN),
      .HBMC_CH1_CFG_SELF_RFSH_EN (HBMC_CH1_CFG_SELF_RFSH_EN),
      .HBMC_CH1_H0_FR_CLK_STCFG_EN (HBMC_CH1_H0_FR_CLK_STCFG_EN),
      .HBMC_CH1_CFG_SB_PRE_STALL_CYCLE (HBMC_CH1_CFG_SB_PRE_STALL_CYCLE),
      .HBMC_CH1_CFG_SB_POST_STALL_CYCLE (HBMC_CH1_CFG_SB_POST_STALL_CYCLE),
      .HBMC_CH1_CFG_HBMC_CORECLK_PROG_DELAY1 (HBMC_CH1_CFG_HBMC_CORECLK_PROG_DELAY1),
      .HBMC_CH1_CFG_HBMC_CORECLK_PROG_DELAY2 (HBMC_CH1_CFG_HBMC_CORECLK_PROG_DELAY2),
      .HBMC_CH1_CFG_HBMCPTRENSYNCSEL (HBMC_CH1_CFG_HBMCPTRENSYNCSEL),
      .HBMC_CH1_CFG_UB48MODE (HBMC_CH1_CFG_UB48MODE),
      .HBMC_CH1_CFG_HBMCH2CPTRSTART (HBMC_CH1_CFG_HBMCH2CPTRSTART),
      .HBMC_CH1_CFG_DWORD_LPBKEN (HBMC_CH1_CFG_DWORD_LPBKEN),
      .HBMC_CH1_CFG_AWORD_LPBEN (HBMC_CH1_CFG_AWORD_LPBEN),
      .HBMC_CH1_CFG_DWORD_LPBKSEL (HBMC_CH1_CFG_DWORD_LPBKSEL),
      .HBMC_CH1_CFG_AWORD_LPBKSEL (HBMC_CH1_CFG_AWORD_LPBKSEL),
      .HBMC_CH1_CFG_OBSGRPSEL (HBMC_CH1_CFG_OBSGRPSEL),
      .HBMC_CH1_CFG_OBSSIGSEL (HBMC_CH1_CFG_OBSSIGSEL),
      .HBMC_CH1_CFG_MEM_MCE (HBMC_CH1_CFG_MEM_MCE),
      .HBMC_CH1_CFG_MEM_WA (HBMC_CH1_CFG_MEM_WA),
      .HBMC_CH1_CFG_MEM_RMCE (HBMC_CH1_CFG_MEM_RMCE),
      .HBMC_CH1_CFG_MEM_WMCE (HBMC_CH1_CFG_MEM_WMCE),
      .HBMC_CH1_CFG_MEM_WPULSE (HBMC_CH1_CFG_MEM_WPULSE),
      .HBMC_CH1_CFG_SRAM_ECC_ENABLE (HBMC_CH1_CFG_SRAM_ECC_ENABLE),
      .HBMC_CH1_CFG_PC0_SRAM_INJD (HBMC_CH1_CFG_PC0_SRAM_INJD),
      .HBMC_CH1_CFG_PC0_SRAM_INJS (HBMC_CH1_CFG_PC0_SRAM_INJS),
      .HBMC_CH1_CFG_PC1_SRAM_INJD (HBMC_CH1_CFG_PC1_SRAM_INJD),
      .HBMC_CH1_CFG_PC1_SRAM_INJS (HBMC_CH1_CFG_PC1_SRAM_INJS),
      .HBMC_CH1_CFG_SRAM_SERRINTEN (HBMC_CH1_CFG_SRAM_SERRINTEN),
      .HBMC_CH1_CFG_SRAM_SLVERR_DIS (HBMC_CH1_CFG_SRAM_SLVERR_DIS),
      .HBMC_CH1_MMR_USER_TRIGGER (HBMC_CH1_MMR_USER_TRIGGER),
      .HBMC_CH1_MMR_USER_RDWR (HBMC_CH1_MMR_USER_RDWR),
      .HBMC_CH1_MMR_USER_BYTEENABLE (HBMC_CH1_MMR_USER_BYTEENABLE),
      .HBMC_CH1_MMR_USER_ADDR (HBMC_CH1_MMR_USER_ADDR),
      .HBMC_CH1_MMR_USER_WRDATA (HBMC_CH1_MMR_USER_WRDATA),
      .HBMC_CH1_MMR_SBOWN_REQ (HBMC_CH1_MMR_SBOWN_REQ),
      .HBMC_CH1_MMR_SBOWN_DELAY (HBMC_CH1_MMR_SBOWN_DELAY),
      .HBMC_CH1_CFG_SKETCH1 (HBMC_CH1_CFG_SKETCH1),
      .HBMC_CH1_CFG_SKETCH2 (HBMC_CH1_CFG_SKETCH2),
      .HBMC_CH1_CFG_TST_PATTERN (HBMC_CH1_CFG_TST_PATTERN),
      .HBMC_CH1_CFG_TST_START_ADDR (HBMC_CH1_CFG_TST_START_ADDR),
      .HBMC_CH1_CFG_TST_BURST_LEN (HBMC_CH1_CFG_TST_BURST_LEN),
      .HBMC_CH1_CFG_TST_GEN_CMD (HBMC_CH1_CFG_TST_GEN_CMD),
      .HBMC_CH1_CFG_AXI_TRAFFIC_SEL (HBMC_CH1_CFG_AXI_TRAFFIC_SEL),
      .HBMC_CH1_CFG_TST_PC_SEL (HBMC_CH1_CFG_TST_PC_SEL),
      .HBMC_CH1_CFG_TST_TRIGGER (HBMC_CH1_CFG_TST_TRIGGER),
      .HBMC_CH1_CFG_TST_TIME_OUT (HBMC_CH1_CFG_TST_TIME_OUT),
      .HBMC_CH1_HBMC_RATE (HBMC_CH1_HBMC_RATE),
      .HBMC_CH1_HBM_TRFCSB (HBMC_CH1_HBM_TRFCSB),
      .HBMC_CH1_HBM_TRREFD (HBMC_CH1_HBM_TRREFD),
      .HBMC_CH1_UFI_TRDEN (HBMC_CH1_UFI_TRDEN),
      .HBMC_CH1_CFG_HBMC_PC0_WTP (HBMC_CH1_CFG_HBMC_PC0_WTP),
      .HBMC_CH1_CFG_HBMC_PC1_WTP (HBMC_CH1_CFG_HBMC_PC1_WTP),
      .HBMC_CH1_CFG_HBMC_PC0_ITP (HBMC_CH1_CFG_HBMC_PC0_ITP),
      .HBMC_CH1_CFG_HBMC_PC1_ITP (HBMC_CH1_CFG_HBMC_PC1_ITP),
      .HBMC_CH1_CFG_HBMC_PC0_RTP (HBMC_CH1_CFG_HBMC_PC0_RTP),
      .HBMC_CH1_CFG_HBMC_PC1_RTP (HBMC_CH1_CFG_HBMC_PC1_RTP),
      .HBMC_CH1_CFG_PAR_LAT (HBMC_CH1_CFG_PAR_LAT),
      .HBMC_CH1_CFG_HBMC_PC0_FIW_SHORT (HBMC_CH1_CFG_HBMC_PC0_FIW_SHORT),
      .HBMC_CH1_CFG_HBMC_PC0_ATI (HBMC_CH1_CFG_HBMC_PC0_ATI),
      .HBMC_CH1_CFG_HBMC_PC0_ITI (HBMC_CH1_CFG_HBMC_PC0_ITI),
      .HBMC_CH1_CFG_HBMC_PC0_ATA (HBMC_CH1_CFG_HBMC_PC0_ATA),
      .HBMC_CH1_CFG_HBMC_PC0_ITA (HBMC_CH1_CFG_HBMC_PC0_ITA),
      .HBMC_CH1_CFG_HBMC_PC0_ITA_DLY (HBMC_CH1_CFG_HBMC_PC0_ITA_DLY),
      .HBMC_CH1_CFG_HBMC_PC0_ATP (HBMC_CH1_CFG_HBMC_PC0_ATP),
      .HBMC_CH1_CFG_HBMC_PC0_ATR (HBMC_CH1_CFG_HBMC_PC0_ATR),
      .HBMC_CH1_CFG_HBMC_PC0_ITR (HBMC_CH1_CFG_HBMC_PC0_ITR),
      .HBMC_CH1_CFG_HBMC_PC0_ATW (HBMC_CH1_CFG_HBMC_PC0_ATW),
      .HBMC_CH1_CFG_HBMC_PC0_ITW (HBMC_CH1_CFG_HBMC_PC0_ITW),
      .HBMC_CH1_CFG_HBMC_PC0_PTA (HBMC_CH1_CFG_HBMC_PC0_PTA),
      .HBMC_CH1_CFG_HBMC_PC0_WTI (HBMC_CH1_CFG_HBMC_PC0_WTI),
      .HBMC_CH1_CFG_HBMC_PC0_RTA (HBMC_CH1_CFG_HBMC_PC0_RTA),
      .HBMC_CH1_CFG_HBMC_PC0_WTA (HBMC_CH1_CFG_HBMC_PC0_WTA),
      .HBMC_CH1_CFG_HBMC_PC0_ATA_DBG (HBMC_CH1_CFG_HBMC_PC0_ATA_DBG),
      .HBMC_CH1_CFG_HBMC_PC0_ATI_DBG (HBMC_CH1_CFG_HBMC_PC0_ATI_DBG),
      .HBMC_CH1_CFG_HBMC_PC0_ITA_DBG (HBMC_CH1_CFG_HBMC_PC0_ITA_DBG),
      .HBMC_CH1_CFG_HBMC_PC0_ITI_DBG (HBMC_CH1_CFG_HBMC_PC0_ITI_DBG),
      .HBMC_CH1_CFG_HBMC_PC0_RTRWTW_DBG (HBMC_CH1_CFG_HBMC_PC0_RTRWTW_DBG),
      .HBMC_CH1_CFG_HBMC_PC0_WTR_DBG (HBMC_CH1_CFG_HBMC_PC0_WTR_DBG),
      .HBMC_CH1_CFG_HBMC_PC0_ATA_SBG (HBMC_CH1_CFG_HBMC_PC0_ATA_SBG),
      .HBMC_CH1_CFG_HBMC_PC0_ATI_SBG (HBMC_CH1_CFG_HBMC_PC0_ATI_SBG),
      .HBMC_CH1_CFG_HBMC_PC0_ITA_SBG (HBMC_CH1_CFG_HBMC_PC0_ITA_SBG),
      .HBMC_CH1_CFG_HBMC_PC0_ITI_SBG (HBMC_CH1_CFG_HBMC_PC0_ITI_SBG),
      .HBMC_CH1_CFG_HBMC_PC0_WTR_SBG (HBMC_CH1_CFG_HBMC_PC0_WTR_SBG),
      .HBMC_CH1_CFG_HBMC_PC0_RTR_DSID (HBMC_CH1_CFG_HBMC_PC0_RTR_DSID),
      .HBMC_CH1_CFG_HBMC_POWER_DOWN_TO_CK_DIS (HBMC_CH1_CFG_HBMC_POWER_DOWN_TO_CK_DIS),
      .HBMC_CH1_CFG_HBMC_CK_DIS_TO_POWER_DOWN (HBMC_CH1_CFG_HBMC_CK_DIS_TO_POWER_DOWN),
      .HBMC_CH1_CFG_HBMC_MIN_POWER_DOWN (HBMC_CH1_CFG_HBMC_MIN_POWER_DOWN),
      .HBMC_CH1_CFG_HBMC_POWER_DOWN_TO_VALID (HBMC_CH1_CFG_HBMC_POWER_DOWN_TO_VALID),
      .HBMC_CH1_CFG_HBMC_SELF_RFSH_TO_CK_DIS (HBMC_CH1_CFG_HBMC_SELF_RFSH_TO_CK_DIS),
      .HBMC_CH1_CFG_HBMC_CK_DIS_TO_SELF_RFSH (HBMC_CH1_CFG_HBMC_CK_DIS_TO_SELF_RFSH),
      .HBMC_CH1_CFG_HBMC_SELF_RFSH_TO_VALID (HBMC_CH1_CFG_HBMC_SELF_RFSH_TO_VALID),
      .HBMC_CH1_CFG_HBMC_MIN_SELF_RFSH (HBMC_CH1_CFG_HBMC_MIN_SELF_RFSH),
      .HBMC_CH1_CFG_HBMC_RFSH_AB_TO_VALID (HBMC_CH1_CFG_HBMC_RFSH_AB_TO_VALID),
      .HBMC_CH1_CFG_HBMC_RFSH_PB_TO_RFSH_PB (HBMC_CH1_CFG_HBMC_RFSH_PB_TO_RFSH_PB),
      .HBMC_CH1_CFG_HBMC_RFSH_PB_TO_VALID (HBMC_CH1_CFG_HBMC_RFSH_PB_TO_VALID),
      .HBMC_CH1_CFG_HBMC_TEMP000_RFSH_PERIOD (HBMC_CH1_CFG_HBMC_TEMP000_RFSH_PERIOD),
      .HBMC_CH1_CFG_HBMC_TEMP001_RFSH_PERIOD (HBMC_CH1_CFG_HBMC_TEMP001_RFSH_PERIOD),
      .HBMC_CH1_CFG_HBMC_TEMP011_RFSH_PERIOD (HBMC_CH1_CFG_HBMC_TEMP011_RFSH_PERIOD),
      .HBMC_CH1_CFG_HBMC_TEMP010_RFSH_PERIOD (HBMC_CH1_CFG_HBMC_TEMP010_RFSH_PERIOD),
      .HBMC_CH1_CFG_HBMC_TEMP110_RFSH_PERIOD (HBMC_CH1_CFG_HBMC_TEMP110_RFSH_PERIOD),
      .HBMC_CH1_CFG_HBMC_TEMP111_RFSH_PERIOD (HBMC_CH1_CFG_HBMC_TEMP111_RFSH_PERIOD),
      .HBMC_CH1_CFG_HBMC_TEMP101_RFSH_PERIOD (HBMC_CH1_CFG_HBMC_TEMP101_RFSH_PERIOD),
      .HBMC_CH1_CFG_HBMC_TEMP100_RFSH_PERIOD (HBMC_CH1_CFG_HBMC_TEMP100_RFSH_PERIOD),
      .HBMC_CH1_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET (HBMC_CH1_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET),
      .HBMC_CH1_CFG_HBMC_PCH_PB_TO_VALID (HBMC_CH1_CFG_HBMC_PCH_PB_TO_VALID),
      .HBMC_CH1_CFG_HBMC_PCH_AB_TO_VALID (HBMC_CH1_CFG_HBMC_PCH_AB_TO_VALID),
      .HBMC_CH1_CFG_HBMC_PC1_FIW_SHORT (HBMC_CH1_CFG_HBMC_PC1_FIW_SHORT),
      .HBMC_CH1_CFG_HBMC_PC1_ATI (HBMC_CH1_CFG_HBMC_PC1_ATI),
      .HBMC_CH1_CFG_HBMC_PC1_ITI (HBMC_CH1_CFG_HBMC_PC1_ITI),
      .HBMC_CH1_CFG_HBMC_PC1_ATA (HBMC_CH1_CFG_HBMC_PC1_ATA),
      .HBMC_CH1_CFG_HBMC_PC1_ITA (HBMC_CH1_CFG_HBMC_PC1_ITA),
      .HBMC_CH1_CFG_HBMC_PC1_ITA_DLY (HBMC_CH1_CFG_HBMC_PC1_ITA_DLY),
      .HBMC_CH1_CFG_HBMC_PC1_ATP (HBMC_CH1_CFG_HBMC_PC1_ATP),
      .HBMC_CH1_CFG_HBMC_PC1_ATR (HBMC_CH1_CFG_HBMC_PC1_ATR),
      .HBMC_CH1_CFG_HBMC_PC1_ITR (HBMC_CH1_CFG_HBMC_PC1_ITR),
      .HBMC_CH1_CFG_HBMC_PC1_ATW (HBMC_CH1_CFG_HBMC_PC1_ATW),
      .HBMC_CH1_CFG_HBMC_PC1_ITW (HBMC_CH1_CFG_HBMC_PC1_ITW),
      .HBMC_CH1_CFG_HBMC_PC1_PTA (HBMC_CH1_CFG_HBMC_PC1_PTA),
      .HBMC_CH1_CFG_HBMC_PC1_WTI (HBMC_CH1_CFG_HBMC_PC1_WTI),
      .HBMC_CH1_CFG_HBMC_PC1_RTA (HBMC_CH1_CFG_HBMC_PC1_RTA),
      .HBMC_CH1_CFG_HBMC_PC1_WTA (HBMC_CH1_CFG_HBMC_PC1_WTA),
      .HBMC_CH1_CFG_HBMC_PC1_ATA_DBG (HBMC_CH1_CFG_HBMC_PC1_ATA_DBG),
      .HBMC_CH1_CFG_HBMC_PC1_ATI_DBG (HBMC_CH1_CFG_HBMC_PC1_ATI_DBG),
      .HBMC_CH1_CFG_HBMC_PC1_ITA_DBG (HBMC_CH1_CFG_HBMC_PC1_ITA_DBG),
      .HBMC_CH1_CFG_HBMC_PC1_ITI_DBG (HBMC_CH1_CFG_HBMC_PC1_ITI_DBG),
      .HBMC_CH1_CFG_HBMC_PC1_RTRWTW_DBG (HBMC_CH1_CFG_HBMC_PC1_RTRWTW_DBG),
      .HBMC_CH1_CFG_HBMC_PC1_WTR_DBG (HBMC_CH1_CFG_HBMC_PC1_WTR_DBG),
      .HBMC_CH1_CFG_HBMC_PC1_ATA_SBG (HBMC_CH1_CFG_HBMC_PC1_ATA_SBG),
      .HBMC_CH1_CFG_HBMC_PC1_ATI_SBG (HBMC_CH1_CFG_HBMC_PC1_ATI_SBG),
      .HBMC_CH1_CFG_HBMC_PC1_ITA_SBG (HBMC_CH1_CFG_HBMC_PC1_ITA_SBG),
      .HBMC_CH1_CFG_HBMC_PC1_ITI_SBG (HBMC_CH1_CFG_HBMC_PC1_ITI_SBG),
      .HBMC_CH1_CFG_HBMC_PC1_WTR_SBG (HBMC_CH1_CFG_HBMC_PC1_WTR_SBG),
      .HBMC_CH1_CFG_HBMC_PC1_RTR_DSID (HBMC_CH1_CFG_HBMC_PC1_RTR_DSID),
      .HBMC_CH1_CFG_PSEUDO_BL8_EN (HBMC_CH1_CFG_PSEUDO_BL8_EN),
      .HBMC_CH1_CFG_CB_WREADY_GATE_EN (HBMC_CH1_CFG_CB_WREADY_GATE_EN),
      .HBMC_CH1_CFG_PC0_RDEN_ON (HBMC_CH1_CFG_PC0_RDEN_ON),
      .HBMC_CH1_CFG_PC1_RDEN_ON (HBMC_CH1_CFG_PC1_RDEN_ON),
      .HBMC_CH1_CFG_PC0_RDIE_ON (HBMC_CH1_CFG_PC0_RDIE_ON),
      .HBMC_CH1_CFG_PC1_RDIE_ON (HBMC_CH1_CFG_PC1_RDIE_ON),
      .HBMC_CH1_CFG_PC0_CMD2RD (HBMC_CH1_CFG_PC0_CMD2RD),
      .HBMC_CH1_CFG_PC1_CMD2RD (HBMC_CH1_CFG_PC1_CMD2RD),
      .HBMC_CH1_CFG_PC0_CMD2RDPAR (HBMC_CH1_CFG_PC0_CMD2RDPAR),
      .HBMC_CH1_CFG_PC1_CMD2RDPAR (HBMC_CH1_CFG_PC1_CMD2RDPAR),
      .HBMC_CH1_CFG_PC0_WDQS_ON (HBMC_CH1_CFG_PC0_WDQS_ON),
      .HBMC_CH1_CFG_PC1_WDQS_ON (HBMC_CH1_CFG_PC1_WDQS_ON),
      .HBMC_CH1_CFG_WCQ_HWM (HBMC_CH1_CFG_WCQ_HWM),
      .HBMC_CH1_CFG_RFSH_POST_UPPER_LIMIT (HBMC_CH1_CFG_RFSH_POST_UPPER_LIMIT),
      .HBMC_CH1_CFG_THROTTLE_EN (HBMC_CH1_CFG_THROTTLE_EN),
      .HBMC_CH1_CFG_TEMP000_ON_TIME (HBMC_CH1_CFG_TEMP000_ON_TIME),
      .HBMC_CH1_CFG_TEMP001_ON_TIME (HBMC_CH1_CFG_TEMP001_ON_TIME),
      .HBMC_CH1_CFG_TEMP010_ON_TIME (HBMC_CH1_CFG_TEMP010_ON_TIME),
      .HBMC_CH1_CFG_TEMP011_ON_TIME (HBMC_CH1_CFG_TEMP011_ON_TIME),
      .HBMC_CH1_CFG_TEMP100_ON_TIME (HBMC_CH1_CFG_TEMP100_ON_TIME),
      .HBMC_CH1_CFG_TEMP101_ON_TIME (HBMC_CH1_CFG_TEMP101_ON_TIME),
      .HBMC_CH1_CFG_TEMP110_ON_TIME (HBMC_CH1_CFG_TEMP110_ON_TIME),
      .HBMC_CH1_CFG_TEMP111_ON_TIME (HBMC_CH1_CFG_TEMP111_ON_TIME),
      .HBMC_CH1_CFG_TEMP000_OFF_TIME (HBMC_CH1_CFG_TEMP000_OFF_TIME),
      .HBMC_CH1_CFG_TEMP001_OFF_TIME (HBMC_CH1_CFG_TEMP001_OFF_TIME),
      .HBMC_CH1_CFG_TEMP010_OFF_TIME (HBMC_CH1_CFG_TEMP010_OFF_TIME),
      .HBMC_CH1_CFG_TEMP011_OFF_TIME (HBMC_CH1_CFG_TEMP011_OFF_TIME),
      .HBMC_CH1_CFG_TEMP100_OFF_TIME (HBMC_CH1_CFG_TEMP100_OFF_TIME),
      .HBMC_CH1_CFG_TEMP101_OFF_TIME (HBMC_CH1_CFG_TEMP101_OFF_TIME),
      .HBMC_CH1_CFG_TEMP110_OFF_TIME (HBMC_CH1_CFG_TEMP110_OFF_TIME),
      .HBMC_CH1_CFG_TEMP111_OFF_TIME (HBMC_CH1_CFG_TEMP111_OFF_TIME),
      .HBMC_CH1_CFG_RMW_EN (HBMC_CH1_CFG_RMW_EN),
      .HBMC_CH1_CFG_POWER_DOWN_IDLE_THRESHOLD (HBMC_CH1_CFG_POWER_DOWN_IDLE_THRESHOLD),
      .HBMC_CH1_CFG_SB_PRE_UPDATE_CYCLE (HBMC_CH1_CFG_SB_PRE_UPDATE_CYCLE),
      .HBMC_CH1_CFG_HBMCC2HPTRDLY (HBMC_CH1_CFG_HBMCC2HPTRDLY),
      .HBMC_CH1_HBM_TCCDL_BL4 (HBMC_CH1_HBM_TCCDL_BL4),
      .HBMC_CH1_HBM_TRTW (HBMC_CH1_HBM_TRTW),
      .HBMC_CH1_HBM_TFAW (HBMC_CH1_HBM_TFAW),
      .HBMC_CH1_HBM_TEAW (HBMC_CH1_HBM_TEAW),
      .HBMC_CH1_CFG_HBMC_PC0_FAW (HBMC_CH1_CFG_HBMC_PC0_FAW),
      .HBMC_CH1_CFG_HBMC_PC0_RTI (HBMC_CH1_CFG_HBMC_PC0_RTI),
      .HBMC_CH1_CFG_HBMC_PC0_RTW (HBMC_CH1_CFG_HBMC_PC0_RTW),
      .HBMC_CH1_CFG_HBMC_PC0_RTRWTW_SBG (HBMC_CH1_CFG_HBMC_PC0_RTRWTW_SBG),
      .HBMC_CH1_CFG_HBMC_PC1_FAW (HBMC_CH1_CFG_HBMC_PC1_FAW),
      .HBMC_CH1_CFG_HBMC_PC1_RTI (HBMC_CH1_CFG_HBMC_PC1_RTI),
      .HBMC_CH1_CFG_HBMC_PC1_RTW (HBMC_CH1_CFG_HBMC_PC1_RTW),
      .HBMC_CH1_CFG_HBMC_PC1_RTRWTW_SBG (HBMC_CH1_CFG_HBMC_PC1_RTRWTW_SBG),
      .HBMC_CH1_CFG_AWFIFO_RSVD_ENTRY (HBMC_CH1_CFG_AWFIFO_RSVD_ENTRY),
      .HBMC_CH1_CFG_ARFIFO_RSVD_ENTRY (HBMC_CH1_CFG_ARFIFO_RSVD_ENTRY),
      .HBMC_CH2_HBM_DEVICE (HBMC_CH2_HBM_DEVICE),
      .HBMC_CH2_HBM_TRRDL (HBMC_CH2_HBM_TRRDL),
      .HBMC_CH2_HBM_TRCDRD (HBMC_CH2_HBM_TRCDRD),
      .HBMC_CH2_HBM_TRCDWR (HBMC_CH2_HBM_TRCDWR),
      .HBMC_CH2_HBM_TRTPL_BL4 (HBMC_CH2_HBM_TRTPL_BL4),
      .HBMC_CH2_HBM_TRTPS_BL4 (HBMC_CH2_HBM_TRTPS_BL4),
      .HBMC_CH2_HBM_TRP (HBMC_CH2_HBM_TRP),
      .HBMC_CH2_HBM_TCCDS_BL4 (HBMC_CH2_HBM_TCCDS_BL4),
      .HBMC_CH2_HBM_TCCDR (HBMC_CH2_HBM_TCCDR),
      .HBMC_CH2_HBM_TWR (HBMC_CH2_HBM_TWR),
      .HBMC_CH2_HBM_TWTRL (HBMC_CH2_HBM_TWTRL),
      .HBMC_CH2_HBM_TWTRS (HBMC_CH2_HBM_TWTRS),
      .HBMC_CH2_HBM_TDQSS_MAX_PS (HBMC_CH2_HBM_TDQSS_MAX_PS),
      .HBMC_CH2_HBM_TDQSS_MIN_PS (HBMC_CH2_HBM_TDQSS_MIN_PS),
      .HBMC_CH2_HBM_TDQSCK_MAX_PS (HBMC_CH2_HBM_TDQSCK_MAX_PS),
      .HBMC_CH2_HBM_TDQSQ_MAX_PS (HBMC_CH2_HBM_TDQSQ_MAX_PS),
      .HBMC_CH2_HBM_PARAM_TYPE (HBMC_CH2_HBM_PARAM_TYPE),
      .HBMC_CH2_RFSH_POLICY (HBMC_CH2_RFSH_POLICY),
      .HBMC_CH2_HBM_TREFI (HBMC_CH2_HBM_TREFI),
      .HBMC_CH2_HBM_TCKSRE (HBMC_CH2_HBM_TCKSRE),
      .HBMC_CH2_HBM_TCKSRX (HBMC_CH2_HBM_TCKSRX),
      .HBMC_CH2_HBM_TXS (HBMC_CH2_HBM_TXS),
      .HBMC_CH2_HBM_TCKESR (HBMC_CH2_HBM_TCKESR),
      .HBMC_CH2_HBM_TXP (HBMC_CH2_HBM_TXP),
      .HBMC_CH2_HBM_TPD (HBMC_CH2_HBM_TPD),
      .HBMC_CH2_CFG_HBMC_MODES (HBMC_CH2_CFG_HBMC_MODES),
      .HBMC_CH2_CORE_CLOCK_MHZ (HBMC_CH2_CORE_CLOCK_MHZ),
      .HBMC_CH2_CORE_CLOCK_PS (HBMC_CH2_CORE_CLOCK_PS),
      .HBMC_CH2_CFG_CHANNEL_EN (HBMC_CH2_CFG_CHANNEL_EN),
      .HBMC_CH2_CFG_TR_ORDER (HBMC_CH2_CFG_TR_ORDER),
      .HBMC_CH2_CFG_ADDR_ORDER (HBMC_CH2_CFG_ADDR_ORDER),
      .HBMC_CH2_CFG_USER_RD_AP_POL (HBMC_CH2_CFG_USER_RD_AP_POL),
      .HBMC_CH2_CFG_USER_WR_AP_POL (HBMC_CH2_CFG_USER_WR_AP_POL),
      .HBMC_CH2_CFG_RID_DEPENDENCY_EN (HBMC_CH2_CFG_RID_DEPENDENCY_EN),
      .HBMC_CH2_CFG_HBMC_TX_BYPASS (HBMC_CH2_CFG_HBMC_TX_BYPASS),
      .HBMC_CH2_CFG_HBMC_RX_BYPASS (HBMC_CH2_CFG_HBMC_RX_BYPASS),
      .HBMC_CH2_CFG_P2HPEMUEN (HBMC_CH2_CFG_P2HPEMUEN),
      .HBMC_CH2_CFG_RMPTREN (HBMC_CH2_CFG_RMPTREN),
      .HBMC_CH2_CFG_RMPTRENDLY00 (HBMC_CH2_CFG_RMPTRENDLY00),
      .HBMC_CH2_CFG_RMPTRENDLY01 (HBMC_CH2_CFG_RMPTRENDLY01),
      .HBMC_CH2_CFG_RMPTRENDLY02 (HBMC_CH2_CFG_RMPTRENDLY02),
      .HBMC_CH2_CFG_RMPTRENDLY03 (HBMC_CH2_CFG_RMPTRENDLY03),
      .HBMC_CH2_CFG_RMPTRENDLY04 (HBMC_CH2_CFG_RMPTRENDLY04),
      .HBMC_CH2_HBM_TRAS (HBMC_CH2_HBM_TRAS),
      .HBMC_CH2_HBM_TRRDS (HBMC_CH2_HBM_TRRDS),
      .HBMC_CH2_HBMC_OFFSET (HBMC_CH2_HBMC_OFFSET),
      .HBMC_CH2_HBMC_RATE_VALUE (HBMC_CH2_HBMC_RATE_VALUE),
      .HBMC_CH2_HBM_CLOCK_MHZ (HBMC_CH2_HBM_CLOCK_MHZ),
      .HBMC_CH2_HBM_CLOCK_PS (HBMC_CH2_HBM_CLOCK_PS),
      .HBMC_CH2_RFSH_MODE (HBMC_CH2_RFSH_MODE),
      .HBMC_CH2_HBM_TRFC (HBMC_CH2_HBM_TRFC),
      .HBMC_CH2_DATA_WIDTH_MODE (HBMC_CH2_DATA_WIDTH_MODE),
      .HBMC_CH2_EXT_RDIE (HBMC_CH2_EXT_RDIE),
      .HBMC_CH2_TEMP000_THROTTLE_RATIO (HBMC_CH2_TEMP000_THROTTLE_RATIO),
      .HBMC_CH2_TEMP001_THROTTLE_RATIO (HBMC_CH2_TEMP001_THROTTLE_RATIO),
      .HBMC_CH2_TEMP010_THROTTLE_RATIO (HBMC_CH2_TEMP010_THROTTLE_RATIO),
      .HBMC_CH2_TEMP011_THROTTLE_RATIO (HBMC_CH2_TEMP011_THROTTLE_RATIO),
      .HBMC_CH2_TEMP100_THROTTLE_RATIO (HBMC_CH2_TEMP100_THROTTLE_RATIO),
      .HBMC_CH2_TEMP101_THROTTLE_RATIO (HBMC_CH2_TEMP101_THROTTLE_RATIO),
      .HBMC_CH2_TEMP110_THROTTLE_RATIO (HBMC_CH2_TEMP110_THROTTLE_RATIO),
      .HBMC_CH2_TEMP111_THROTTLE_RATIO (HBMC_CH2_TEMP111_THROTTLE_RATIO),
      .HBMC_CH2_CORE_CLK_MODE (HBMC_CH2_CORE_CLK_MODE),
      .HBMC_CH2_CFG_HBMC_BL (HBMC_CH2_CFG_HBMC_BL),
      .HBMC_CH2_USER_STRB_EN (HBMC_CH2_USER_STRB_EN),
      .HBMC_CH2_CFG_TBHMCRSTMIN (HBMC_CH2_CFG_TBHMCRSTMIN),
      .HBMC_CH2_CFG_RESET_COUNT (HBMC_CH2_CFG_RESET_COUNT),
      .HBMC_CH2_CFG_HBMC_PC0_WL (HBMC_CH2_CFG_HBMC_PC0_WL),
      .HBMC_CH2_CFG_HBMC_PC0_RL (HBMC_CH2_CFG_HBMC_PC0_RL),
      .HBMC_CH2_CFG_HBMC_PC1_WL (HBMC_CH2_CFG_HBMC_PC1_WL),
      .HBMC_CH2_CFG_HBMC_PC1_RL (HBMC_CH2_CFG_HBMC_PC1_RL),
      .HBMC_CH2_CFG_POSTCAL_STATE (HBMC_CH2_CFG_POSTCAL_STATE),
      .HBMC_CH2_CFG_UFIC2PDLY (HBMC_CH2_CFG_UFIC2PDLY),
      .HBMC_CH2_CFG_UFIP2CDLY (HBMC_CH2_CFG_UFIP2CDLY),
      .HBMC_CH2_CFG_CB_RMW_RD_IDLE_WAIT_EN (HBMC_CH2_CFG_CB_RMW_RD_IDLE_WAIT_EN),
      .HBMC_CH2_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN (HBMC_CH2_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN),
      .HBMC_CH2_CFG_SB_POST_UPDATE_CYCLE (HBMC_CH2_CFG_SB_POST_UPDATE_CYCLE),
      .HBMC_CH2_CFG_HBMC_PC0_SCR_SEEDSEL (HBMC_CH2_CFG_HBMC_PC0_SCR_SEEDSEL),
      .HBMC_CH2_CFG_HBMC_PC0_SCR_EN (HBMC_CH2_CFG_HBMC_PC0_SCR_EN),
      .HBMC_CH2_CFG_HBMC_RFSH_PB_BURST_GAP (HBMC_CH2_CFG_HBMC_RFSH_PB_BURST_GAP),
      .HBMC_CH2_CFG_HBMC_PC1_SCR_SEEDSEL (HBMC_CH2_CFG_HBMC_PC1_SCR_SEEDSEL),
      .HBMC_CH2_CFG_HBMC_PC1_SCR_EN (HBMC_CH2_CFG_HBMC_PC1_SCR_EN),
      .HBMC_CH2_CFG_FLIP_MODE (HBMC_CH2_CFG_FLIP_MODE),
      .HBMC_CH2_CFG_DENSITY (HBMC_CH2_CFG_DENSITY),
      .HBMC_CH2_CFG_USER_DATA_WIDTH (HBMC_CH2_CFG_USER_DATA_WIDTH),
      .HBMC_CH2_CFG_CB_BREADY_BYPASS_EN (HBMC_CH2_CFG_CB_BREADY_BYPASS_EN),
      .HBMC_CH2_CFG_CB_RREADY_BYPASS_EN (HBMC_CH2_CFG_CB_RREADY_BYPASS_EN),
      .HBMC_CH2_CFG_CB_RVALID_GATE_EN (HBMC_CH2_CFG_CB_RVALID_GATE_EN),
      .HBMC_CH2_CFG_CB_BVALID_GATE_EN (HBMC_CH2_CFG_CB_BVALID_GATE_EN),
      .HBMC_CH2_CFG_ADDRCHNLMUXEN (HBMC_CH2_CFG_ADDRCHNLMUXEN),
      .HBMC_CH2_CFG_AXI_CMD_DEMUX_EN (HBMC_CH2_CFG_AXI_CMD_DEMUX_EN),
      .HBMC_CH2_CFG_PC0_MAJOR_MODE_UPDATE_CNT (HBMC_CH2_CFG_PC0_MAJOR_MODE_UPDATE_CNT),
      .HBMC_CH2_CFG_PC1_MAJOR_MODE_UPDATE_CNT (HBMC_CH2_CFG_PC1_MAJOR_MODE_UPDATE_CNT),
      .HBMC_CH2_CFG_RCQ_AGE_LIMIT (HBMC_CH2_CFG_RCQ_AGE_LIMIT),
      .HBMC_CH2_CFG_RDB_RSVD_ENTRY (HBMC_CH2_CFG_RDB_RSVD_ENTRY),
      .HBMC_CH2_CFG_RD_STRB_IDLE_THRESHOLD (HBMC_CH2_CFG_RD_STRB_IDLE_THRESHOLD),
      .HBMC_CH2_CFG_PC0_CMD2RDEN (HBMC_CH2_CFG_PC0_CMD2RDEN),
      .HBMC_CH2_CFG_PC1_CMD2RDEN (HBMC_CH2_CFG_PC1_CMD2RDEN),
      .HBMC_CH2_CFG_PC0_CMD2RDIE (HBMC_CH2_CFG_PC0_CMD2RDIE),
      .HBMC_CH2_CFG_PC1_CMD2RDIE (HBMC_CH2_CFG_PC1_CMD2RDIE),
      .HBMC_CH2_CFG_PC0_DATAOE_ON (HBMC_CH2_CFG_PC0_DATAOE_ON),
      .HBMC_CH2_CFG_PC1_DATAOE_ON (HBMC_CH2_CFG_PC1_DATAOE_ON),
      .HBMC_CH2_CFG_PC0_CMD2DATA (HBMC_CH2_CFG_PC0_CMD2DATA),
      .HBMC_CH2_CFG_PC1_CMD2DATA (HBMC_CH2_CFG_PC1_CMD2DATA),
      .HBMC_CH2_CFG_WDB_RSVD_ENTRY (HBMC_CH2_CFG_WDB_RSVD_ENTRY),
      .HBMC_CH2_CFG_AWDB_RSVD_ENTRY (HBMC_CH2_CFG_AWDB_RSVD_ENTRY),
      .HBMC_CH2_CFG_WCQ_BURST_THRESHOLD (HBMC_CH2_CFG_WCQ_BURST_THRESHOLD),
      .HBMC_CH2_CFG_WCQ_LWM (HBMC_CH2_CFG_WCQ_LWM),
      .HBMC_CH2_CFG_WCQ_TIMEOUT_THRESHOLD (HBMC_CH2_CFG_WCQ_TIMEOUT_THRESHOLD),
      .HBMC_CH2_CFG_PC0_MAJOR_MODE_UPDATE_CFG (HBMC_CH2_CFG_PC0_MAJOR_MODE_UPDATE_CFG),
      .HBMC_CH2_CFG_PC1_MAJOR_MODE_UPDATE_CFG (HBMC_CH2_CFG_PC1_MAJOR_MODE_UPDATE_CFG),
      .HBMC_CH2_CFG_PC0_CMD2WDQS (HBMC_CH2_CFG_PC0_CMD2WDQS),
      .HBMC_CH2_CFG_PC1_CMD2WDQS (HBMC_CH2_CFG_PC1_CMD2WDQS),
      .HBMC_CH2_CFG_PC0_CMD2DATAOE (HBMC_CH2_CFG_PC0_CMD2DATAOE),
      .HBMC_CH2_CFG_PC1_CMD2DATAOE (HBMC_CH2_CFG_PC1_CMD2DATAOE),
      .HBMC_CH2_CFG_CB_MAJOR_MODE_EN (HBMC_CH2_CFG_CB_MAJOR_MODE_EN),
      .HBMC_CH2_CFG_CB_STRICT_MAJOR_MODE_EN (HBMC_CH2_CFG_CB_STRICT_MAJOR_MODE_EN),
      .HBMC_CH2_CFG_RFSH_ALL_EN (HBMC_CH2_CFG_RFSH_ALL_EN),
      .HBMC_CH2_CFG_RFSH_PB_EN (HBMC_CH2_CFG_RFSH_PB_EN),
      .HBMC_CH2_CFG_USER_RFSH_PB_EN (HBMC_CH2_CFG_USER_RFSH_PB_EN),
      .HBMC_CH2_CFG_RFSH_AB_TO_PB_EN (HBMC_CH2_CFG_RFSH_AB_TO_PB_EN),
      .HBMC_CH2_CFG_CB_TEMP_RFSH_FILTER_EN (HBMC_CH2_CFG_CB_TEMP_RFSH_FILTER_EN),
      .HBMC_CH2_CFG_RFSH_POST_LOWER_LIMIT (HBMC_CH2_CFG_RFSH_POST_LOWER_LIMIT),
      .HBMC_CH2_CFG_RFSH_PRE_UPPER_LIMIT (HBMC_CH2_CFG_RFSH_PRE_UPPER_LIMIT),
      .HBMC_CH2_CFG_RFSH_IDLE_THRESHOLD (HBMC_CH2_CFG_RFSH_IDLE_THRESHOLD),
      .HBMC_CH2_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH2_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH2_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH2_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH2_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH2_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH2_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH2_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH2_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH2_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH2_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH2_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH2_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH2_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH2_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH2_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH2_CFG_TEMP_FILTER_EN (HBMC_CH2_CFG_TEMP_FILTER_EN),
      .HBMC_CH2_CFG_CATTRIP_FILTER_EN (HBMC_CH2_CFG_CATTRIP_FILTER_EN),
      .HBMC_CH2_CFG_CB_BYPASS_CATTRIP (HBMC_CH2_CFG_CB_BYPASS_CATTRIP),
      .HBMC_CH2_CFG_CB_TEMP_SELECT (HBMC_CH2_CFG_CB_TEMP_SELECT),
      .HBMC_CH2_CFG_F2C_TEMP_UPDATE (HBMC_CH2_CFG_F2C_TEMP_UPDATE),
      .HBMC_CH2_CFG_F2C_TEMP (HBMC_CH2_CFG_F2C_TEMP),
      .HBMC_CH2_CFG_ADDR_SCR (HBMC_CH2_CFG_ADDR_SCR),
      .HBMC_CH2_CFG_ADDR_SPRD (HBMC_CH2_CFG_ADDR_SPRD),
      .HBMC_CH2_CFG_CB_RD_COL_ARB_PRIORITY_EN (HBMC_CH2_CFG_CB_RD_COL_ARB_PRIORITY_EN),
      .HBMC_CH2_CFG_CB_WR_COL_ARB_PRIORITY_EN (HBMC_CH2_CFG_CB_WR_COL_ARB_PRIORITY_EN),
      .HBMC_CH2_CFG_CB_RD_ROW_ARB_PRIORITY_EN (HBMC_CH2_CFG_CB_RD_ROW_ARB_PRIORITY_EN),
      .HBMC_CH2_CFG_CB_WR_ROW_ARB_PRIORITY_EN (HBMC_CH2_CFG_CB_WR_ROW_ARB_PRIORITY_EN),
      .HBMC_CH2_CFG_CB_DEPENDENCY_MODE (HBMC_CH2_CFG_CB_DEPENDENCY_MODE),
      .HBMC_CH2_CFG_MECC_EN (HBMC_CH2_CFG_MECC_EN),
      .HBMC_CH2_CFG_CA_PAR_EN (HBMC_CH2_CFG_CA_PAR_EN),
      .HBMC_CH2_CFG_WR_PAR_EN (HBMC_CH2_CFG_WR_PAR_EN),
      .HBMC_CH2_CFG_RD_PAR_EN (HBMC_CH2_CFG_RD_PAR_EN),
      .HBMC_CH2_CFG_WR_DM_EN (HBMC_CH2_CFG_WR_DM_EN),
      .HBMC_CH2_CFG_RD_DM_EN (HBMC_CH2_CFG_RD_DM_EN),
      .HBMC_CH2_CFG_POWER_DOWN_EN (HBMC_CH2_CFG_POWER_DOWN_EN),
      .HBMC_CH2_CFG_POWER_DOWN_CK_DIS_EN (HBMC_CH2_CFG_POWER_DOWN_CK_DIS_EN),
      .HBMC_CH2_CFG_AUTO_RD_POWER_DOWN_EXIT_EN (HBMC_CH2_CFG_AUTO_RD_POWER_DOWN_EXIT_EN),
      .HBMC_CH2_CFG_AUTO_WR_POWER_DOWN_EXIT_EN (HBMC_CH2_CFG_AUTO_WR_POWER_DOWN_EXIT_EN),
      .HBMC_CH2_CFG_AUTO_RD_SELF_RFSH_EXIT_EN (HBMC_CH2_CFG_AUTO_RD_SELF_RFSH_EXIT_EN),
      .HBMC_CH2_CFG_AUTO_WR_SELF_RFSH_EXIT_EN (HBMC_CH2_CFG_AUTO_WR_SELF_RFSH_EXIT_EN),
      .HBMC_CH2_CFG_SELF_RFSH_CK_DIS_EN (HBMC_CH2_CFG_SELF_RFSH_CK_DIS_EN),
      .HBMC_CH2_CFG_SELF_RFSH_EN (HBMC_CH2_CFG_SELF_RFSH_EN),
      .HBMC_CH2_H0_FR_CLK_STCFG_EN (HBMC_CH2_H0_FR_CLK_STCFG_EN),
      .HBMC_CH2_CFG_SB_PRE_STALL_CYCLE (HBMC_CH2_CFG_SB_PRE_STALL_CYCLE),
      .HBMC_CH2_CFG_SB_POST_STALL_CYCLE (HBMC_CH2_CFG_SB_POST_STALL_CYCLE),
      .HBMC_CH2_CFG_HBMC_CORECLK_PROG_DELAY1 (HBMC_CH2_CFG_HBMC_CORECLK_PROG_DELAY1),
      .HBMC_CH2_CFG_HBMC_CORECLK_PROG_DELAY2 (HBMC_CH2_CFG_HBMC_CORECLK_PROG_DELAY2),
      .HBMC_CH2_CFG_HBMCPTRENSYNCSEL (HBMC_CH2_CFG_HBMCPTRENSYNCSEL),
      .HBMC_CH2_CFG_UB48MODE (HBMC_CH2_CFG_UB48MODE),
      .HBMC_CH2_CFG_HBMCH2CPTRSTART (HBMC_CH2_CFG_HBMCH2CPTRSTART),
      .HBMC_CH2_CFG_DWORD_LPBKEN (HBMC_CH2_CFG_DWORD_LPBKEN),
      .HBMC_CH2_CFG_AWORD_LPBEN (HBMC_CH2_CFG_AWORD_LPBEN),
      .HBMC_CH2_CFG_DWORD_LPBKSEL (HBMC_CH2_CFG_DWORD_LPBKSEL),
      .HBMC_CH2_CFG_AWORD_LPBKSEL (HBMC_CH2_CFG_AWORD_LPBKSEL),
      .HBMC_CH2_CFG_OBSGRPSEL (HBMC_CH2_CFG_OBSGRPSEL),
      .HBMC_CH2_CFG_OBSSIGSEL (HBMC_CH2_CFG_OBSSIGSEL),
      .HBMC_CH2_CFG_MEM_MCE (HBMC_CH2_CFG_MEM_MCE),
      .HBMC_CH2_CFG_MEM_WA (HBMC_CH2_CFG_MEM_WA),
      .HBMC_CH2_CFG_MEM_RMCE (HBMC_CH2_CFG_MEM_RMCE),
      .HBMC_CH2_CFG_MEM_WMCE (HBMC_CH2_CFG_MEM_WMCE),
      .HBMC_CH2_CFG_MEM_WPULSE (HBMC_CH2_CFG_MEM_WPULSE),
      .HBMC_CH2_CFG_SRAM_ECC_ENABLE (HBMC_CH2_CFG_SRAM_ECC_ENABLE),
      .HBMC_CH2_CFG_PC0_SRAM_INJD (HBMC_CH2_CFG_PC0_SRAM_INJD),
      .HBMC_CH2_CFG_PC0_SRAM_INJS (HBMC_CH2_CFG_PC0_SRAM_INJS),
      .HBMC_CH2_CFG_PC1_SRAM_INJD (HBMC_CH2_CFG_PC1_SRAM_INJD),
      .HBMC_CH2_CFG_PC1_SRAM_INJS (HBMC_CH2_CFG_PC1_SRAM_INJS),
      .HBMC_CH2_CFG_SRAM_SERRINTEN (HBMC_CH2_CFG_SRAM_SERRINTEN),
      .HBMC_CH2_CFG_SRAM_SLVERR_DIS (HBMC_CH2_CFG_SRAM_SLVERR_DIS),
      .HBMC_CH2_MMR_USER_TRIGGER (HBMC_CH2_MMR_USER_TRIGGER),
      .HBMC_CH2_MMR_USER_RDWR (HBMC_CH2_MMR_USER_RDWR),
      .HBMC_CH2_MMR_USER_BYTEENABLE (HBMC_CH2_MMR_USER_BYTEENABLE),
      .HBMC_CH2_MMR_USER_ADDR (HBMC_CH2_MMR_USER_ADDR),
      .HBMC_CH2_MMR_USER_WRDATA (HBMC_CH2_MMR_USER_WRDATA),
      .HBMC_CH2_MMR_SBOWN_REQ (HBMC_CH2_MMR_SBOWN_REQ),
      .HBMC_CH2_MMR_SBOWN_DELAY (HBMC_CH2_MMR_SBOWN_DELAY),
      .HBMC_CH2_CFG_SKETCH1 (HBMC_CH2_CFG_SKETCH1),
      .HBMC_CH2_CFG_SKETCH2 (HBMC_CH2_CFG_SKETCH2),
      .HBMC_CH2_CFG_TST_PATTERN (HBMC_CH2_CFG_TST_PATTERN),
      .HBMC_CH2_CFG_TST_START_ADDR (HBMC_CH2_CFG_TST_START_ADDR),
      .HBMC_CH2_CFG_TST_BURST_LEN (HBMC_CH2_CFG_TST_BURST_LEN),
      .HBMC_CH2_CFG_TST_GEN_CMD (HBMC_CH2_CFG_TST_GEN_CMD),
      .HBMC_CH2_CFG_AXI_TRAFFIC_SEL (HBMC_CH2_CFG_AXI_TRAFFIC_SEL),
      .HBMC_CH2_CFG_TST_PC_SEL (HBMC_CH2_CFG_TST_PC_SEL),
      .HBMC_CH2_CFG_TST_TRIGGER (HBMC_CH2_CFG_TST_TRIGGER),
      .HBMC_CH2_CFG_TST_TIME_OUT (HBMC_CH2_CFG_TST_TIME_OUT),
      .HBMC_CH2_HBMC_RATE (HBMC_CH2_HBMC_RATE),
      .HBMC_CH2_HBM_TRFCSB (HBMC_CH2_HBM_TRFCSB),
      .HBMC_CH2_HBM_TRREFD (HBMC_CH2_HBM_TRREFD),
      .HBMC_CH2_UFI_TRDEN (HBMC_CH2_UFI_TRDEN),
      .HBMC_CH2_CFG_HBMC_PC0_WTP (HBMC_CH2_CFG_HBMC_PC0_WTP),
      .HBMC_CH2_CFG_HBMC_PC1_WTP (HBMC_CH2_CFG_HBMC_PC1_WTP),
      .HBMC_CH2_CFG_HBMC_PC0_ITP (HBMC_CH2_CFG_HBMC_PC0_ITP),
      .HBMC_CH2_CFG_HBMC_PC1_ITP (HBMC_CH2_CFG_HBMC_PC1_ITP),
      .HBMC_CH2_CFG_HBMC_PC0_RTP (HBMC_CH2_CFG_HBMC_PC0_RTP),
      .HBMC_CH2_CFG_HBMC_PC1_RTP (HBMC_CH2_CFG_HBMC_PC1_RTP),
      .HBMC_CH2_CFG_PAR_LAT (HBMC_CH2_CFG_PAR_LAT),
      .HBMC_CH2_CFG_HBMC_PC0_FIW_SHORT (HBMC_CH2_CFG_HBMC_PC0_FIW_SHORT),
      .HBMC_CH2_CFG_HBMC_PC0_ATI (HBMC_CH2_CFG_HBMC_PC0_ATI),
      .HBMC_CH2_CFG_HBMC_PC0_ITI (HBMC_CH2_CFG_HBMC_PC0_ITI),
      .HBMC_CH2_CFG_HBMC_PC0_ATA (HBMC_CH2_CFG_HBMC_PC0_ATA),
      .HBMC_CH2_CFG_HBMC_PC0_ITA (HBMC_CH2_CFG_HBMC_PC0_ITA),
      .HBMC_CH2_CFG_HBMC_PC0_ITA_DLY (HBMC_CH2_CFG_HBMC_PC0_ITA_DLY),
      .HBMC_CH2_CFG_HBMC_PC0_ATP (HBMC_CH2_CFG_HBMC_PC0_ATP),
      .HBMC_CH2_CFG_HBMC_PC0_ATR (HBMC_CH2_CFG_HBMC_PC0_ATR),
      .HBMC_CH2_CFG_HBMC_PC0_ITR (HBMC_CH2_CFG_HBMC_PC0_ITR),
      .HBMC_CH2_CFG_HBMC_PC0_ATW (HBMC_CH2_CFG_HBMC_PC0_ATW),
      .HBMC_CH2_CFG_HBMC_PC0_ITW (HBMC_CH2_CFG_HBMC_PC0_ITW),
      .HBMC_CH2_CFG_HBMC_PC0_PTA (HBMC_CH2_CFG_HBMC_PC0_PTA),
      .HBMC_CH2_CFG_HBMC_PC0_WTI (HBMC_CH2_CFG_HBMC_PC0_WTI),
      .HBMC_CH2_CFG_HBMC_PC0_RTA (HBMC_CH2_CFG_HBMC_PC0_RTA),
      .HBMC_CH2_CFG_HBMC_PC0_WTA (HBMC_CH2_CFG_HBMC_PC0_WTA),
      .HBMC_CH2_CFG_HBMC_PC0_ATA_DBG (HBMC_CH2_CFG_HBMC_PC0_ATA_DBG),
      .HBMC_CH2_CFG_HBMC_PC0_ATI_DBG (HBMC_CH2_CFG_HBMC_PC0_ATI_DBG),
      .HBMC_CH2_CFG_HBMC_PC0_ITA_DBG (HBMC_CH2_CFG_HBMC_PC0_ITA_DBG),
      .HBMC_CH2_CFG_HBMC_PC0_ITI_DBG (HBMC_CH2_CFG_HBMC_PC0_ITI_DBG),
      .HBMC_CH2_CFG_HBMC_PC0_RTRWTW_DBG (HBMC_CH2_CFG_HBMC_PC0_RTRWTW_DBG),
      .HBMC_CH2_CFG_HBMC_PC0_WTR_DBG (HBMC_CH2_CFG_HBMC_PC0_WTR_DBG),
      .HBMC_CH2_CFG_HBMC_PC0_ATA_SBG (HBMC_CH2_CFG_HBMC_PC0_ATA_SBG),
      .HBMC_CH2_CFG_HBMC_PC0_ATI_SBG (HBMC_CH2_CFG_HBMC_PC0_ATI_SBG),
      .HBMC_CH2_CFG_HBMC_PC0_ITA_SBG (HBMC_CH2_CFG_HBMC_PC0_ITA_SBG),
      .HBMC_CH2_CFG_HBMC_PC0_ITI_SBG (HBMC_CH2_CFG_HBMC_PC0_ITI_SBG),
      .HBMC_CH2_CFG_HBMC_PC0_WTR_SBG (HBMC_CH2_CFG_HBMC_PC0_WTR_SBG),
      .HBMC_CH2_CFG_HBMC_PC0_RTR_DSID (HBMC_CH2_CFG_HBMC_PC0_RTR_DSID),
      .HBMC_CH2_CFG_HBMC_POWER_DOWN_TO_CK_DIS (HBMC_CH2_CFG_HBMC_POWER_DOWN_TO_CK_DIS),
      .HBMC_CH2_CFG_HBMC_CK_DIS_TO_POWER_DOWN (HBMC_CH2_CFG_HBMC_CK_DIS_TO_POWER_DOWN),
      .HBMC_CH2_CFG_HBMC_MIN_POWER_DOWN (HBMC_CH2_CFG_HBMC_MIN_POWER_DOWN),
      .HBMC_CH2_CFG_HBMC_POWER_DOWN_TO_VALID (HBMC_CH2_CFG_HBMC_POWER_DOWN_TO_VALID),
      .HBMC_CH2_CFG_HBMC_SELF_RFSH_TO_CK_DIS (HBMC_CH2_CFG_HBMC_SELF_RFSH_TO_CK_DIS),
      .HBMC_CH2_CFG_HBMC_CK_DIS_TO_SELF_RFSH (HBMC_CH2_CFG_HBMC_CK_DIS_TO_SELF_RFSH),
      .HBMC_CH2_CFG_HBMC_SELF_RFSH_TO_VALID (HBMC_CH2_CFG_HBMC_SELF_RFSH_TO_VALID),
      .HBMC_CH2_CFG_HBMC_MIN_SELF_RFSH (HBMC_CH2_CFG_HBMC_MIN_SELF_RFSH),
      .HBMC_CH2_CFG_HBMC_RFSH_AB_TO_VALID (HBMC_CH2_CFG_HBMC_RFSH_AB_TO_VALID),
      .HBMC_CH2_CFG_HBMC_RFSH_PB_TO_RFSH_PB (HBMC_CH2_CFG_HBMC_RFSH_PB_TO_RFSH_PB),
      .HBMC_CH2_CFG_HBMC_RFSH_PB_TO_VALID (HBMC_CH2_CFG_HBMC_RFSH_PB_TO_VALID),
      .HBMC_CH2_CFG_HBMC_TEMP000_RFSH_PERIOD (HBMC_CH2_CFG_HBMC_TEMP000_RFSH_PERIOD),
      .HBMC_CH2_CFG_HBMC_TEMP001_RFSH_PERIOD (HBMC_CH2_CFG_HBMC_TEMP001_RFSH_PERIOD),
      .HBMC_CH2_CFG_HBMC_TEMP011_RFSH_PERIOD (HBMC_CH2_CFG_HBMC_TEMP011_RFSH_PERIOD),
      .HBMC_CH2_CFG_HBMC_TEMP010_RFSH_PERIOD (HBMC_CH2_CFG_HBMC_TEMP010_RFSH_PERIOD),
      .HBMC_CH2_CFG_HBMC_TEMP110_RFSH_PERIOD (HBMC_CH2_CFG_HBMC_TEMP110_RFSH_PERIOD),
      .HBMC_CH2_CFG_HBMC_TEMP111_RFSH_PERIOD (HBMC_CH2_CFG_HBMC_TEMP111_RFSH_PERIOD),
      .HBMC_CH2_CFG_HBMC_TEMP101_RFSH_PERIOD (HBMC_CH2_CFG_HBMC_TEMP101_RFSH_PERIOD),
      .HBMC_CH2_CFG_HBMC_TEMP100_RFSH_PERIOD (HBMC_CH2_CFG_HBMC_TEMP100_RFSH_PERIOD),
      .HBMC_CH2_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET (HBMC_CH2_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET),
      .HBMC_CH2_CFG_HBMC_PCH_PB_TO_VALID (HBMC_CH2_CFG_HBMC_PCH_PB_TO_VALID),
      .HBMC_CH2_CFG_HBMC_PCH_AB_TO_VALID (HBMC_CH2_CFG_HBMC_PCH_AB_TO_VALID),
      .HBMC_CH2_CFG_HBMC_PC1_FIW_SHORT (HBMC_CH2_CFG_HBMC_PC1_FIW_SHORT),
      .HBMC_CH2_CFG_HBMC_PC1_ATI (HBMC_CH2_CFG_HBMC_PC1_ATI),
      .HBMC_CH2_CFG_HBMC_PC1_ITI (HBMC_CH2_CFG_HBMC_PC1_ITI),
      .HBMC_CH2_CFG_HBMC_PC1_ATA (HBMC_CH2_CFG_HBMC_PC1_ATA),
      .HBMC_CH2_CFG_HBMC_PC1_ITA (HBMC_CH2_CFG_HBMC_PC1_ITA),
      .HBMC_CH2_CFG_HBMC_PC1_ITA_DLY (HBMC_CH2_CFG_HBMC_PC1_ITA_DLY),
      .HBMC_CH2_CFG_HBMC_PC1_ATP (HBMC_CH2_CFG_HBMC_PC1_ATP),
      .HBMC_CH2_CFG_HBMC_PC1_ATR (HBMC_CH2_CFG_HBMC_PC1_ATR),
      .HBMC_CH2_CFG_HBMC_PC1_ITR (HBMC_CH2_CFG_HBMC_PC1_ITR),
      .HBMC_CH2_CFG_HBMC_PC1_ATW (HBMC_CH2_CFG_HBMC_PC1_ATW),
      .HBMC_CH2_CFG_HBMC_PC1_ITW (HBMC_CH2_CFG_HBMC_PC1_ITW),
      .HBMC_CH2_CFG_HBMC_PC1_PTA (HBMC_CH2_CFG_HBMC_PC1_PTA),
      .HBMC_CH2_CFG_HBMC_PC1_WTI (HBMC_CH2_CFG_HBMC_PC1_WTI),
      .HBMC_CH2_CFG_HBMC_PC1_RTA (HBMC_CH2_CFG_HBMC_PC1_RTA),
      .HBMC_CH2_CFG_HBMC_PC1_WTA (HBMC_CH2_CFG_HBMC_PC1_WTA),
      .HBMC_CH2_CFG_HBMC_PC1_ATA_DBG (HBMC_CH2_CFG_HBMC_PC1_ATA_DBG),
      .HBMC_CH2_CFG_HBMC_PC1_ATI_DBG (HBMC_CH2_CFG_HBMC_PC1_ATI_DBG),
      .HBMC_CH2_CFG_HBMC_PC1_ITA_DBG (HBMC_CH2_CFG_HBMC_PC1_ITA_DBG),
      .HBMC_CH2_CFG_HBMC_PC1_ITI_DBG (HBMC_CH2_CFG_HBMC_PC1_ITI_DBG),
      .HBMC_CH2_CFG_HBMC_PC1_RTRWTW_DBG (HBMC_CH2_CFG_HBMC_PC1_RTRWTW_DBG),
      .HBMC_CH2_CFG_HBMC_PC1_WTR_DBG (HBMC_CH2_CFG_HBMC_PC1_WTR_DBG),
      .HBMC_CH2_CFG_HBMC_PC1_ATA_SBG (HBMC_CH2_CFG_HBMC_PC1_ATA_SBG),
      .HBMC_CH2_CFG_HBMC_PC1_ATI_SBG (HBMC_CH2_CFG_HBMC_PC1_ATI_SBG),
      .HBMC_CH2_CFG_HBMC_PC1_ITA_SBG (HBMC_CH2_CFG_HBMC_PC1_ITA_SBG),
      .HBMC_CH2_CFG_HBMC_PC1_ITI_SBG (HBMC_CH2_CFG_HBMC_PC1_ITI_SBG),
      .HBMC_CH2_CFG_HBMC_PC1_WTR_SBG (HBMC_CH2_CFG_HBMC_PC1_WTR_SBG),
      .HBMC_CH2_CFG_HBMC_PC1_RTR_DSID (HBMC_CH2_CFG_HBMC_PC1_RTR_DSID),
      .HBMC_CH2_CFG_PSEUDO_BL8_EN (HBMC_CH2_CFG_PSEUDO_BL8_EN),
      .HBMC_CH2_CFG_CB_WREADY_GATE_EN (HBMC_CH2_CFG_CB_WREADY_GATE_EN),
      .HBMC_CH2_CFG_PC0_RDEN_ON (HBMC_CH2_CFG_PC0_RDEN_ON),
      .HBMC_CH2_CFG_PC1_RDEN_ON (HBMC_CH2_CFG_PC1_RDEN_ON),
      .HBMC_CH2_CFG_PC0_RDIE_ON (HBMC_CH2_CFG_PC0_RDIE_ON),
      .HBMC_CH2_CFG_PC1_RDIE_ON (HBMC_CH2_CFG_PC1_RDIE_ON),
      .HBMC_CH2_CFG_PC0_CMD2RD (HBMC_CH2_CFG_PC0_CMD2RD),
      .HBMC_CH2_CFG_PC1_CMD2RD (HBMC_CH2_CFG_PC1_CMD2RD),
      .HBMC_CH2_CFG_PC0_CMD2RDPAR (HBMC_CH2_CFG_PC0_CMD2RDPAR),
      .HBMC_CH2_CFG_PC1_CMD2RDPAR (HBMC_CH2_CFG_PC1_CMD2RDPAR),
      .HBMC_CH2_CFG_PC0_WDQS_ON (HBMC_CH2_CFG_PC0_WDQS_ON),
      .HBMC_CH2_CFG_PC1_WDQS_ON (HBMC_CH2_CFG_PC1_WDQS_ON),
      .HBMC_CH2_CFG_WCQ_HWM (HBMC_CH2_CFG_WCQ_HWM),
      .HBMC_CH2_CFG_RFSH_POST_UPPER_LIMIT (HBMC_CH2_CFG_RFSH_POST_UPPER_LIMIT),
      .HBMC_CH2_CFG_THROTTLE_EN (HBMC_CH2_CFG_THROTTLE_EN),
      .HBMC_CH2_CFG_TEMP000_ON_TIME (HBMC_CH2_CFG_TEMP000_ON_TIME),
      .HBMC_CH2_CFG_TEMP001_ON_TIME (HBMC_CH2_CFG_TEMP001_ON_TIME),
      .HBMC_CH2_CFG_TEMP010_ON_TIME (HBMC_CH2_CFG_TEMP010_ON_TIME),
      .HBMC_CH2_CFG_TEMP011_ON_TIME (HBMC_CH2_CFG_TEMP011_ON_TIME),
      .HBMC_CH2_CFG_TEMP100_ON_TIME (HBMC_CH2_CFG_TEMP100_ON_TIME),
      .HBMC_CH2_CFG_TEMP101_ON_TIME (HBMC_CH2_CFG_TEMP101_ON_TIME),
      .HBMC_CH2_CFG_TEMP110_ON_TIME (HBMC_CH2_CFG_TEMP110_ON_TIME),
      .HBMC_CH2_CFG_TEMP111_ON_TIME (HBMC_CH2_CFG_TEMP111_ON_TIME),
      .HBMC_CH2_CFG_TEMP000_OFF_TIME (HBMC_CH2_CFG_TEMP000_OFF_TIME),
      .HBMC_CH2_CFG_TEMP001_OFF_TIME (HBMC_CH2_CFG_TEMP001_OFF_TIME),
      .HBMC_CH2_CFG_TEMP010_OFF_TIME (HBMC_CH2_CFG_TEMP010_OFF_TIME),
      .HBMC_CH2_CFG_TEMP011_OFF_TIME (HBMC_CH2_CFG_TEMP011_OFF_TIME),
      .HBMC_CH2_CFG_TEMP100_OFF_TIME (HBMC_CH2_CFG_TEMP100_OFF_TIME),
      .HBMC_CH2_CFG_TEMP101_OFF_TIME (HBMC_CH2_CFG_TEMP101_OFF_TIME),
      .HBMC_CH2_CFG_TEMP110_OFF_TIME (HBMC_CH2_CFG_TEMP110_OFF_TIME),
      .HBMC_CH2_CFG_TEMP111_OFF_TIME (HBMC_CH2_CFG_TEMP111_OFF_TIME),
      .HBMC_CH2_CFG_RMW_EN (HBMC_CH2_CFG_RMW_EN),
      .HBMC_CH2_CFG_POWER_DOWN_IDLE_THRESHOLD (HBMC_CH2_CFG_POWER_DOWN_IDLE_THRESHOLD),
      .HBMC_CH2_CFG_SB_PRE_UPDATE_CYCLE (HBMC_CH2_CFG_SB_PRE_UPDATE_CYCLE),
      .HBMC_CH2_CFG_HBMCC2HPTRDLY (HBMC_CH2_CFG_HBMCC2HPTRDLY),
      .HBMC_CH2_HBM_TCCDL_BL4 (HBMC_CH2_HBM_TCCDL_BL4),
      .HBMC_CH2_HBM_TRTW (HBMC_CH2_HBM_TRTW),
      .HBMC_CH2_HBM_TFAW (HBMC_CH2_HBM_TFAW),
      .HBMC_CH2_HBM_TEAW (HBMC_CH2_HBM_TEAW),
      .HBMC_CH2_CFG_HBMC_PC0_FAW (HBMC_CH2_CFG_HBMC_PC0_FAW),
      .HBMC_CH2_CFG_HBMC_PC0_RTI (HBMC_CH2_CFG_HBMC_PC0_RTI),
      .HBMC_CH2_CFG_HBMC_PC0_RTW (HBMC_CH2_CFG_HBMC_PC0_RTW),
      .HBMC_CH2_CFG_HBMC_PC0_RTRWTW_SBG (HBMC_CH2_CFG_HBMC_PC0_RTRWTW_SBG),
      .HBMC_CH2_CFG_HBMC_PC1_FAW (HBMC_CH2_CFG_HBMC_PC1_FAW),
      .HBMC_CH2_CFG_HBMC_PC1_RTI (HBMC_CH2_CFG_HBMC_PC1_RTI),
      .HBMC_CH2_CFG_HBMC_PC1_RTW (HBMC_CH2_CFG_HBMC_PC1_RTW),
      .HBMC_CH2_CFG_HBMC_PC1_RTRWTW_SBG (HBMC_CH2_CFG_HBMC_PC1_RTRWTW_SBG),
      .HBMC_CH2_CFG_AWFIFO_RSVD_ENTRY (HBMC_CH2_CFG_AWFIFO_RSVD_ENTRY),
      .HBMC_CH2_CFG_ARFIFO_RSVD_ENTRY (HBMC_CH2_CFG_ARFIFO_RSVD_ENTRY),
      .HBMC_CH3_HBM_DEVICE (HBMC_CH3_HBM_DEVICE),
      .HBMC_CH3_HBM_TRRDL (HBMC_CH3_HBM_TRRDL),
      .HBMC_CH3_HBM_TRCDRD (HBMC_CH3_HBM_TRCDRD),
      .HBMC_CH3_HBM_TRCDWR (HBMC_CH3_HBM_TRCDWR),
      .HBMC_CH3_HBM_TRTPL_BL4 (HBMC_CH3_HBM_TRTPL_BL4),
      .HBMC_CH3_HBM_TRTPS_BL4 (HBMC_CH3_HBM_TRTPS_BL4),
      .HBMC_CH3_HBM_TRP (HBMC_CH3_HBM_TRP),
      .HBMC_CH3_HBM_TCCDS_BL4 (HBMC_CH3_HBM_TCCDS_BL4),
      .HBMC_CH3_HBM_TCCDR (HBMC_CH3_HBM_TCCDR),
      .HBMC_CH3_HBM_TWR (HBMC_CH3_HBM_TWR),
      .HBMC_CH3_HBM_TWTRL (HBMC_CH3_HBM_TWTRL),
      .HBMC_CH3_HBM_TWTRS (HBMC_CH3_HBM_TWTRS),
      .HBMC_CH3_HBM_TDQSS_MAX_PS (HBMC_CH3_HBM_TDQSS_MAX_PS),
      .HBMC_CH3_HBM_TDQSS_MIN_PS (HBMC_CH3_HBM_TDQSS_MIN_PS),
      .HBMC_CH3_HBM_TDQSCK_MAX_PS (HBMC_CH3_HBM_TDQSCK_MAX_PS),
      .HBMC_CH3_HBM_TDQSQ_MAX_PS (HBMC_CH3_HBM_TDQSQ_MAX_PS),
      .HBMC_CH3_HBM_PARAM_TYPE (HBMC_CH3_HBM_PARAM_TYPE),
      .HBMC_CH3_RFSH_POLICY (HBMC_CH3_RFSH_POLICY),
      .HBMC_CH3_HBM_TREFI (HBMC_CH3_HBM_TREFI),
      .HBMC_CH3_HBM_TCKSRE (HBMC_CH3_HBM_TCKSRE),
      .HBMC_CH3_HBM_TCKSRX (HBMC_CH3_HBM_TCKSRX),
      .HBMC_CH3_HBM_TXS (HBMC_CH3_HBM_TXS),
      .HBMC_CH3_HBM_TCKESR (HBMC_CH3_HBM_TCKESR),
      .HBMC_CH3_HBM_TXP (HBMC_CH3_HBM_TXP),
      .HBMC_CH3_HBM_TPD (HBMC_CH3_HBM_TPD),
      .HBMC_CH3_CFG_HBMC_MODES (HBMC_CH3_CFG_HBMC_MODES),
      .HBMC_CH3_CORE_CLOCK_MHZ (HBMC_CH3_CORE_CLOCK_MHZ),
      .HBMC_CH3_CORE_CLOCK_PS (HBMC_CH3_CORE_CLOCK_PS),
      .HBMC_CH3_CFG_CHANNEL_EN (HBMC_CH3_CFG_CHANNEL_EN),
      .HBMC_CH3_CFG_TR_ORDER (HBMC_CH3_CFG_TR_ORDER),
      .HBMC_CH3_CFG_ADDR_ORDER (HBMC_CH3_CFG_ADDR_ORDER),
      .HBMC_CH3_CFG_USER_RD_AP_POL (HBMC_CH3_CFG_USER_RD_AP_POL),
      .HBMC_CH3_CFG_USER_WR_AP_POL (HBMC_CH3_CFG_USER_WR_AP_POL),
      .HBMC_CH3_CFG_RID_DEPENDENCY_EN (HBMC_CH3_CFG_RID_DEPENDENCY_EN),
      .HBMC_CH3_CFG_HBMC_TX_BYPASS (HBMC_CH3_CFG_HBMC_TX_BYPASS),
      .HBMC_CH3_CFG_HBMC_RX_BYPASS (HBMC_CH3_CFG_HBMC_RX_BYPASS),
      .HBMC_CH3_CFG_P2HPEMUEN (HBMC_CH3_CFG_P2HPEMUEN),
      .HBMC_CH3_CFG_RMPTREN (HBMC_CH3_CFG_RMPTREN),
      .HBMC_CH3_CFG_RMPTRENDLY00 (HBMC_CH3_CFG_RMPTRENDLY00),
      .HBMC_CH3_CFG_RMPTRENDLY01 (HBMC_CH3_CFG_RMPTRENDLY01),
      .HBMC_CH3_CFG_RMPTRENDLY02 (HBMC_CH3_CFG_RMPTRENDLY02),
      .HBMC_CH3_CFG_RMPTRENDLY03 (HBMC_CH3_CFG_RMPTRENDLY03),
      .HBMC_CH3_CFG_RMPTRENDLY04 (HBMC_CH3_CFG_RMPTRENDLY04),
      .HBMC_CH3_HBM_TRAS (HBMC_CH3_HBM_TRAS),
      .HBMC_CH3_HBM_TRRDS (HBMC_CH3_HBM_TRRDS),
      .HBMC_CH3_HBMC_OFFSET (HBMC_CH3_HBMC_OFFSET),
      .HBMC_CH3_HBMC_RATE_VALUE (HBMC_CH3_HBMC_RATE_VALUE),
      .HBMC_CH3_HBM_CLOCK_MHZ (HBMC_CH3_HBM_CLOCK_MHZ),
      .HBMC_CH3_HBM_CLOCK_PS (HBMC_CH3_HBM_CLOCK_PS),
      .HBMC_CH3_RFSH_MODE (HBMC_CH3_RFSH_MODE),
      .HBMC_CH3_HBM_TRFC (HBMC_CH3_HBM_TRFC),
      .HBMC_CH3_DATA_WIDTH_MODE (HBMC_CH3_DATA_WIDTH_MODE),
      .HBMC_CH3_EXT_RDIE (HBMC_CH3_EXT_RDIE),
      .HBMC_CH3_TEMP000_THROTTLE_RATIO (HBMC_CH3_TEMP000_THROTTLE_RATIO),
      .HBMC_CH3_TEMP001_THROTTLE_RATIO (HBMC_CH3_TEMP001_THROTTLE_RATIO),
      .HBMC_CH3_TEMP010_THROTTLE_RATIO (HBMC_CH3_TEMP010_THROTTLE_RATIO),
      .HBMC_CH3_TEMP011_THROTTLE_RATIO (HBMC_CH3_TEMP011_THROTTLE_RATIO),
      .HBMC_CH3_TEMP100_THROTTLE_RATIO (HBMC_CH3_TEMP100_THROTTLE_RATIO),
      .HBMC_CH3_TEMP101_THROTTLE_RATIO (HBMC_CH3_TEMP101_THROTTLE_RATIO),
      .HBMC_CH3_TEMP110_THROTTLE_RATIO (HBMC_CH3_TEMP110_THROTTLE_RATIO),
      .HBMC_CH3_TEMP111_THROTTLE_RATIO (HBMC_CH3_TEMP111_THROTTLE_RATIO),
      .HBMC_CH3_CORE_CLK_MODE (HBMC_CH3_CORE_CLK_MODE),
      .HBMC_CH3_CFG_HBMC_BL (HBMC_CH3_CFG_HBMC_BL),
      .HBMC_CH3_USER_STRB_EN (HBMC_CH3_USER_STRB_EN),
      .HBMC_CH3_CFG_TBHMCRSTMIN (HBMC_CH3_CFG_TBHMCRSTMIN),
      .HBMC_CH3_CFG_RESET_COUNT (HBMC_CH3_CFG_RESET_COUNT),
      .HBMC_CH3_CFG_HBMC_PC0_WL (HBMC_CH3_CFG_HBMC_PC0_WL),
      .HBMC_CH3_CFG_HBMC_PC0_RL (HBMC_CH3_CFG_HBMC_PC0_RL),
      .HBMC_CH3_CFG_HBMC_PC1_WL (HBMC_CH3_CFG_HBMC_PC1_WL),
      .HBMC_CH3_CFG_HBMC_PC1_RL (HBMC_CH3_CFG_HBMC_PC1_RL),
      .HBMC_CH3_CFG_POSTCAL_STATE (HBMC_CH3_CFG_POSTCAL_STATE),
      .HBMC_CH3_CFG_UFIC2PDLY (HBMC_CH3_CFG_UFIC2PDLY),
      .HBMC_CH3_CFG_UFIP2CDLY (HBMC_CH3_CFG_UFIP2CDLY),
      .HBMC_CH3_CFG_CB_RMW_RD_IDLE_WAIT_EN (HBMC_CH3_CFG_CB_RMW_RD_IDLE_WAIT_EN),
      .HBMC_CH3_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN (HBMC_CH3_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN),
      .HBMC_CH3_CFG_SB_POST_UPDATE_CYCLE (HBMC_CH3_CFG_SB_POST_UPDATE_CYCLE),
      .HBMC_CH3_CFG_HBMC_PC0_SCR_SEEDSEL (HBMC_CH3_CFG_HBMC_PC0_SCR_SEEDSEL),
      .HBMC_CH3_CFG_HBMC_PC0_SCR_EN (HBMC_CH3_CFG_HBMC_PC0_SCR_EN),
      .HBMC_CH3_CFG_HBMC_RFSH_PB_BURST_GAP (HBMC_CH3_CFG_HBMC_RFSH_PB_BURST_GAP),
      .HBMC_CH3_CFG_HBMC_PC1_SCR_SEEDSEL (HBMC_CH3_CFG_HBMC_PC1_SCR_SEEDSEL),
      .HBMC_CH3_CFG_HBMC_PC1_SCR_EN (HBMC_CH3_CFG_HBMC_PC1_SCR_EN),
      .HBMC_CH3_CFG_FLIP_MODE (HBMC_CH3_CFG_FLIP_MODE),
      .HBMC_CH3_CFG_DENSITY (HBMC_CH3_CFG_DENSITY),
      .HBMC_CH3_CFG_USER_DATA_WIDTH (HBMC_CH3_CFG_USER_DATA_WIDTH),
      .HBMC_CH3_CFG_CB_BREADY_BYPASS_EN (HBMC_CH3_CFG_CB_BREADY_BYPASS_EN),
      .HBMC_CH3_CFG_CB_RREADY_BYPASS_EN (HBMC_CH3_CFG_CB_RREADY_BYPASS_EN),
      .HBMC_CH3_CFG_CB_RVALID_GATE_EN (HBMC_CH3_CFG_CB_RVALID_GATE_EN),
      .HBMC_CH3_CFG_CB_BVALID_GATE_EN (HBMC_CH3_CFG_CB_BVALID_GATE_EN),
      .HBMC_CH3_CFG_ADDRCHNLMUXEN (HBMC_CH3_CFG_ADDRCHNLMUXEN),
      .HBMC_CH3_CFG_AXI_CMD_DEMUX_EN (HBMC_CH3_CFG_AXI_CMD_DEMUX_EN),
      .HBMC_CH3_CFG_PC0_MAJOR_MODE_UPDATE_CNT (HBMC_CH3_CFG_PC0_MAJOR_MODE_UPDATE_CNT),
      .HBMC_CH3_CFG_PC1_MAJOR_MODE_UPDATE_CNT (HBMC_CH3_CFG_PC1_MAJOR_MODE_UPDATE_CNT),
      .HBMC_CH3_CFG_RCQ_AGE_LIMIT (HBMC_CH3_CFG_RCQ_AGE_LIMIT),
      .HBMC_CH3_CFG_RDB_RSVD_ENTRY (HBMC_CH3_CFG_RDB_RSVD_ENTRY),
      .HBMC_CH3_CFG_RD_STRB_IDLE_THRESHOLD (HBMC_CH3_CFG_RD_STRB_IDLE_THRESHOLD),
      .HBMC_CH3_CFG_PC0_CMD2RDEN (HBMC_CH3_CFG_PC0_CMD2RDEN),
      .HBMC_CH3_CFG_PC1_CMD2RDEN (HBMC_CH3_CFG_PC1_CMD2RDEN),
      .HBMC_CH3_CFG_PC0_CMD2RDIE (HBMC_CH3_CFG_PC0_CMD2RDIE),
      .HBMC_CH3_CFG_PC1_CMD2RDIE (HBMC_CH3_CFG_PC1_CMD2RDIE),
      .HBMC_CH3_CFG_PC0_DATAOE_ON (HBMC_CH3_CFG_PC0_DATAOE_ON),
      .HBMC_CH3_CFG_PC1_DATAOE_ON (HBMC_CH3_CFG_PC1_DATAOE_ON),
      .HBMC_CH3_CFG_PC0_CMD2DATA (HBMC_CH3_CFG_PC0_CMD2DATA),
      .HBMC_CH3_CFG_PC1_CMD2DATA (HBMC_CH3_CFG_PC1_CMD2DATA),
      .HBMC_CH3_CFG_WDB_RSVD_ENTRY (HBMC_CH3_CFG_WDB_RSVD_ENTRY),
      .HBMC_CH3_CFG_AWDB_RSVD_ENTRY (HBMC_CH3_CFG_AWDB_RSVD_ENTRY),
      .HBMC_CH3_CFG_WCQ_BURST_THRESHOLD (HBMC_CH3_CFG_WCQ_BURST_THRESHOLD),
      .HBMC_CH3_CFG_WCQ_LWM (HBMC_CH3_CFG_WCQ_LWM),
      .HBMC_CH3_CFG_WCQ_TIMEOUT_THRESHOLD (HBMC_CH3_CFG_WCQ_TIMEOUT_THRESHOLD),
      .HBMC_CH3_CFG_PC0_MAJOR_MODE_UPDATE_CFG (HBMC_CH3_CFG_PC0_MAJOR_MODE_UPDATE_CFG),
      .HBMC_CH3_CFG_PC1_MAJOR_MODE_UPDATE_CFG (HBMC_CH3_CFG_PC1_MAJOR_MODE_UPDATE_CFG),
      .HBMC_CH3_CFG_PC0_CMD2WDQS (HBMC_CH3_CFG_PC0_CMD2WDQS),
      .HBMC_CH3_CFG_PC1_CMD2WDQS (HBMC_CH3_CFG_PC1_CMD2WDQS),
      .HBMC_CH3_CFG_PC0_CMD2DATAOE (HBMC_CH3_CFG_PC0_CMD2DATAOE),
      .HBMC_CH3_CFG_PC1_CMD2DATAOE (HBMC_CH3_CFG_PC1_CMD2DATAOE),
      .HBMC_CH3_CFG_CB_MAJOR_MODE_EN (HBMC_CH3_CFG_CB_MAJOR_MODE_EN),
      .HBMC_CH3_CFG_CB_STRICT_MAJOR_MODE_EN (HBMC_CH3_CFG_CB_STRICT_MAJOR_MODE_EN),
      .HBMC_CH3_CFG_RFSH_ALL_EN (HBMC_CH3_CFG_RFSH_ALL_EN),
      .HBMC_CH3_CFG_RFSH_PB_EN (HBMC_CH3_CFG_RFSH_PB_EN),
      .HBMC_CH3_CFG_USER_RFSH_PB_EN (HBMC_CH3_CFG_USER_RFSH_PB_EN),
      .HBMC_CH3_CFG_RFSH_AB_TO_PB_EN (HBMC_CH3_CFG_RFSH_AB_TO_PB_EN),
      .HBMC_CH3_CFG_CB_TEMP_RFSH_FILTER_EN (HBMC_CH3_CFG_CB_TEMP_RFSH_FILTER_EN),
      .HBMC_CH3_CFG_RFSH_POST_LOWER_LIMIT (HBMC_CH3_CFG_RFSH_POST_LOWER_LIMIT),
      .HBMC_CH3_CFG_RFSH_PRE_UPPER_LIMIT (HBMC_CH3_CFG_RFSH_PRE_UPPER_LIMIT),
      .HBMC_CH3_CFG_RFSH_IDLE_THRESHOLD (HBMC_CH3_CFG_RFSH_IDLE_THRESHOLD),
      .HBMC_CH3_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH3_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH3_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH3_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH3_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH3_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH3_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH3_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH3_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH3_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH3_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH3_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH3_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH3_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH3_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH3_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH3_CFG_TEMP_FILTER_EN (HBMC_CH3_CFG_TEMP_FILTER_EN),
      .HBMC_CH3_CFG_CATTRIP_FILTER_EN (HBMC_CH3_CFG_CATTRIP_FILTER_EN),
      .HBMC_CH3_CFG_CB_BYPASS_CATTRIP (HBMC_CH3_CFG_CB_BYPASS_CATTRIP),
      .HBMC_CH3_CFG_CB_TEMP_SELECT (HBMC_CH3_CFG_CB_TEMP_SELECT),
      .HBMC_CH3_CFG_F2C_TEMP_UPDATE (HBMC_CH3_CFG_F2C_TEMP_UPDATE),
      .HBMC_CH3_CFG_F2C_TEMP (HBMC_CH3_CFG_F2C_TEMP),
      .HBMC_CH3_CFG_ADDR_SCR (HBMC_CH3_CFG_ADDR_SCR),
      .HBMC_CH3_CFG_ADDR_SPRD (HBMC_CH3_CFG_ADDR_SPRD),
      .HBMC_CH3_CFG_CB_RD_COL_ARB_PRIORITY_EN (HBMC_CH3_CFG_CB_RD_COL_ARB_PRIORITY_EN),
      .HBMC_CH3_CFG_CB_WR_COL_ARB_PRIORITY_EN (HBMC_CH3_CFG_CB_WR_COL_ARB_PRIORITY_EN),
      .HBMC_CH3_CFG_CB_RD_ROW_ARB_PRIORITY_EN (HBMC_CH3_CFG_CB_RD_ROW_ARB_PRIORITY_EN),
      .HBMC_CH3_CFG_CB_WR_ROW_ARB_PRIORITY_EN (HBMC_CH3_CFG_CB_WR_ROW_ARB_PRIORITY_EN),
      .HBMC_CH3_CFG_CB_DEPENDENCY_MODE (HBMC_CH3_CFG_CB_DEPENDENCY_MODE),
      .HBMC_CH3_CFG_MECC_EN (HBMC_CH3_CFG_MECC_EN),
      .HBMC_CH3_CFG_CA_PAR_EN (HBMC_CH3_CFG_CA_PAR_EN),
      .HBMC_CH3_CFG_WR_PAR_EN (HBMC_CH3_CFG_WR_PAR_EN),
      .HBMC_CH3_CFG_RD_PAR_EN (HBMC_CH3_CFG_RD_PAR_EN),
      .HBMC_CH3_CFG_WR_DM_EN (HBMC_CH3_CFG_WR_DM_EN),
      .HBMC_CH3_CFG_RD_DM_EN (HBMC_CH3_CFG_RD_DM_EN),
      .HBMC_CH3_CFG_POWER_DOWN_EN (HBMC_CH3_CFG_POWER_DOWN_EN),
      .HBMC_CH3_CFG_POWER_DOWN_CK_DIS_EN (HBMC_CH3_CFG_POWER_DOWN_CK_DIS_EN),
      .HBMC_CH3_CFG_AUTO_RD_POWER_DOWN_EXIT_EN (HBMC_CH3_CFG_AUTO_RD_POWER_DOWN_EXIT_EN),
      .HBMC_CH3_CFG_AUTO_WR_POWER_DOWN_EXIT_EN (HBMC_CH3_CFG_AUTO_WR_POWER_DOWN_EXIT_EN),
      .HBMC_CH3_CFG_AUTO_RD_SELF_RFSH_EXIT_EN (HBMC_CH3_CFG_AUTO_RD_SELF_RFSH_EXIT_EN),
      .HBMC_CH3_CFG_AUTO_WR_SELF_RFSH_EXIT_EN (HBMC_CH3_CFG_AUTO_WR_SELF_RFSH_EXIT_EN),
      .HBMC_CH3_CFG_SELF_RFSH_CK_DIS_EN (HBMC_CH3_CFG_SELF_RFSH_CK_DIS_EN),
      .HBMC_CH3_CFG_SELF_RFSH_EN (HBMC_CH3_CFG_SELF_RFSH_EN),
      .HBMC_CH3_H0_FR_CLK_STCFG_EN (HBMC_CH3_H0_FR_CLK_STCFG_EN),
      .HBMC_CH3_CFG_SB_PRE_STALL_CYCLE (HBMC_CH3_CFG_SB_PRE_STALL_CYCLE),
      .HBMC_CH3_CFG_SB_POST_STALL_CYCLE (HBMC_CH3_CFG_SB_POST_STALL_CYCLE),
      .HBMC_CH3_CFG_HBMC_CORECLK_PROG_DELAY1 (HBMC_CH3_CFG_HBMC_CORECLK_PROG_DELAY1),
      .HBMC_CH3_CFG_HBMC_CORECLK_PROG_DELAY2 (HBMC_CH3_CFG_HBMC_CORECLK_PROG_DELAY2),
      .HBMC_CH3_CFG_HBMCPTRENSYNCSEL (HBMC_CH3_CFG_HBMCPTRENSYNCSEL),
      .HBMC_CH3_CFG_UB48MODE (HBMC_CH3_CFG_UB48MODE),
      .HBMC_CH3_CFG_HBMCH2CPTRSTART (HBMC_CH3_CFG_HBMCH2CPTRSTART),
      .HBMC_CH3_CFG_DWORD_LPBKEN (HBMC_CH3_CFG_DWORD_LPBKEN),
      .HBMC_CH3_CFG_AWORD_LPBEN (HBMC_CH3_CFG_AWORD_LPBEN),
      .HBMC_CH3_CFG_DWORD_LPBKSEL (HBMC_CH3_CFG_DWORD_LPBKSEL),
      .HBMC_CH3_CFG_AWORD_LPBKSEL (HBMC_CH3_CFG_AWORD_LPBKSEL),
      .HBMC_CH3_CFG_OBSGRPSEL (HBMC_CH3_CFG_OBSGRPSEL),
      .HBMC_CH3_CFG_OBSSIGSEL (HBMC_CH3_CFG_OBSSIGSEL),
      .HBMC_CH3_CFG_MEM_MCE (HBMC_CH3_CFG_MEM_MCE),
      .HBMC_CH3_CFG_MEM_WA (HBMC_CH3_CFG_MEM_WA),
      .HBMC_CH3_CFG_MEM_RMCE (HBMC_CH3_CFG_MEM_RMCE),
      .HBMC_CH3_CFG_MEM_WMCE (HBMC_CH3_CFG_MEM_WMCE),
      .HBMC_CH3_CFG_MEM_WPULSE (HBMC_CH3_CFG_MEM_WPULSE),
      .HBMC_CH3_CFG_SRAM_ECC_ENABLE (HBMC_CH3_CFG_SRAM_ECC_ENABLE),
      .HBMC_CH3_CFG_PC0_SRAM_INJD (HBMC_CH3_CFG_PC0_SRAM_INJD),
      .HBMC_CH3_CFG_PC0_SRAM_INJS (HBMC_CH3_CFG_PC0_SRAM_INJS),
      .HBMC_CH3_CFG_PC1_SRAM_INJD (HBMC_CH3_CFG_PC1_SRAM_INJD),
      .HBMC_CH3_CFG_PC1_SRAM_INJS (HBMC_CH3_CFG_PC1_SRAM_INJS),
      .HBMC_CH3_CFG_SRAM_SERRINTEN (HBMC_CH3_CFG_SRAM_SERRINTEN),
      .HBMC_CH3_CFG_SRAM_SLVERR_DIS (HBMC_CH3_CFG_SRAM_SLVERR_DIS),
      .HBMC_CH3_MMR_USER_TRIGGER (HBMC_CH3_MMR_USER_TRIGGER),
      .HBMC_CH3_MMR_USER_RDWR (HBMC_CH3_MMR_USER_RDWR),
      .HBMC_CH3_MMR_USER_BYTEENABLE (HBMC_CH3_MMR_USER_BYTEENABLE),
      .HBMC_CH3_MMR_USER_ADDR (HBMC_CH3_MMR_USER_ADDR),
      .HBMC_CH3_MMR_USER_WRDATA (HBMC_CH3_MMR_USER_WRDATA),
      .HBMC_CH3_MMR_SBOWN_REQ (HBMC_CH3_MMR_SBOWN_REQ),
      .HBMC_CH3_MMR_SBOWN_DELAY (HBMC_CH3_MMR_SBOWN_DELAY),
      .HBMC_CH3_CFG_SKETCH1 (HBMC_CH3_CFG_SKETCH1),
      .HBMC_CH3_CFG_SKETCH2 (HBMC_CH3_CFG_SKETCH2),
      .HBMC_CH3_CFG_TST_PATTERN (HBMC_CH3_CFG_TST_PATTERN),
      .HBMC_CH3_CFG_TST_START_ADDR (HBMC_CH3_CFG_TST_START_ADDR),
      .HBMC_CH3_CFG_TST_BURST_LEN (HBMC_CH3_CFG_TST_BURST_LEN),
      .HBMC_CH3_CFG_TST_GEN_CMD (HBMC_CH3_CFG_TST_GEN_CMD),
      .HBMC_CH3_CFG_AXI_TRAFFIC_SEL (HBMC_CH3_CFG_AXI_TRAFFIC_SEL),
      .HBMC_CH3_CFG_TST_PC_SEL (HBMC_CH3_CFG_TST_PC_SEL),
      .HBMC_CH3_CFG_TST_TRIGGER (HBMC_CH3_CFG_TST_TRIGGER),
      .HBMC_CH3_CFG_TST_TIME_OUT (HBMC_CH3_CFG_TST_TIME_OUT),
      .HBMC_CH3_HBMC_RATE (HBMC_CH3_HBMC_RATE),
      .HBMC_CH3_HBM_TRFCSB (HBMC_CH3_HBM_TRFCSB),
      .HBMC_CH3_HBM_TRREFD (HBMC_CH3_HBM_TRREFD),
      .HBMC_CH3_UFI_TRDEN (HBMC_CH3_UFI_TRDEN),
      .HBMC_CH3_CFG_HBMC_PC0_WTP (HBMC_CH3_CFG_HBMC_PC0_WTP),
      .HBMC_CH3_CFG_HBMC_PC1_WTP (HBMC_CH3_CFG_HBMC_PC1_WTP),
      .HBMC_CH3_CFG_HBMC_PC0_ITP (HBMC_CH3_CFG_HBMC_PC0_ITP),
      .HBMC_CH3_CFG_HBMC_PC1_ITP (HBMC_CH3_CFG_HBMC_PC1_ITP),
      .HBMC_CH3_CFG_HBMC_PC0_RTP (HBMC_CH3_CFG_HBMC_PC0_RTP),
      .HBMC_CH3_CFG_HBMC_PC1_RTP (HBMC_CH3_CFG_HBMC_PC1_RTP),
      .HBMC_CH3_CFG_PAR_LAT (HBMC_CH3_CFG_PAR_LAT),
      .HBMC_CH3_CFG_HBMC_PC0_FIW_SHORT (HBMC_CH3_CFG_HBMC_PC0_FIW_SHORT),
      .HBMC_CH3_CFG_HBMC_PC0_ATI (HBMC_CH3_CFG_HBMC_PC0_ATI),
      .HBMC_CH3_CFG_HBMC_PC0_ITI (HBMC_CH3_CFG_HBMC_PC0_ITI),
      .HBMC_CH3_CFG_HBMC_PC0_ATA (HBMC_CH3_CFG_HBMC_PC0_ATA),
      .HBMC_CH3_CFG_HBMC_PC0_ITA (HBMC_CH3_CFG_HBMC_PC0_ITA),
      .HBMC_CH3_CFG_HBMC_PC0_ITA_DLY (HBMC_CH3_CFG_HBMC_PC0_ITA_DLY),
      .HBMC_CH3_CFG_HBMC_PC0_ATP (HBMC_CH3_CFG_HBMC_PC0_ATP),
      .HBMC_CH3_CFG_HBMC_PC0_ATR (HBMC_CH3_CFG_HBMC_PC0_ATR),
      .HBMC_CH3_CFG_HBMC_PC0_ITR (HBMC_CH3_CFG_HBMC_PC0_ITR),
      .HBMC_CH3_CFG_HBMC_PC0_ATW (HBMC_CH3_CFG_HBMC_PC0_ATW),
      .HBMC_CH3_CFG_HBMC_PC0_ITW (HBMC_CH3_CFG_HBMC_PC0_ITW),
      .HBMC_CH3_CFG_HBMC_PC0_PTA (HBMC_CH3_CFG_HBMC_PC0_PTA),
      .HBMC_CH3_CFG_HBMC_PC0_WTI (HBMC_CH3_CFG_HBMC_PC0_WTI),
      .HBMC_CH3_CFG_HBMC_PC0_RTA (HBMC_CH3_CFG_HBMC_PC0_RTA),
      .HBMC_CH3_CFG_HBMC_PC0_WTA (HBMC_CH3_CFG_HBMC_PC0_WTA),
      .HBMC_CH3_CFG_HBMC_PC0_ATA_DBG (HBMC_CH3_CFG_HBMC_PC0_ATA_DBG),
      .HBMC_CH3_CFG_HBMC_PC0_ATI_DBG (HBMC_CH3_CFG_HBMC_PC0_ATI_DBG),
      .HBMC_CH3_CFG_HBMC_PC0_ITA_DBG (HBMC_CH3_CFG_HBMC_PC0_ITA_DBG),
      .HBMC_CH3_CFG_HBMC_PC0_ITI_DBG (HBMC_CH3_CFG_HBMC_PC0_ITI_DBG),
      .HBMC_CH3_CFG_HBMC_PC0_RTRWTW_DBG (HBMC_CH3_CFG_HBMC_PC0_RTRWTW_DBG),
      .HBMC_CH3_CFG_HBMC_PC0_WTR_DBG (HBMC_CH3_CFG_HBMC_PC0_WTR_DBG),
      .HBMC_CH3_CFG_HBMC_PC0_ATA_SBG (HBMC_CH3_CFG_HBMC_PC0_ATA_SBG),
      .HBMC_CH3_CFG_HBMC_PC0_ATI_SBG (HBMC_CH3_CFG_HBMC_PC0_ATI_SBG),
      .HBMC_CH3_CFG_HBMC_PC0_ITA_SBG (HBMC_CH3_CFG_HBMC_PC0_ITA_SBG),
      .HBMC_CH3_CFG_HBMC_PC0_ITI_SBG (HBMC_CH3_CFG_HBMC_PC0_ITI_SBG),
      .HBMC_CH3_CFG_HBMC_PC0_WTR_SBG (HBMC_CH3_CFG_HBMC_PC0_WTR_SBG),
      .HBMC_CH3_CFG_HBMC_PC0_RTR_DSID (HBMC_CH3_CFG_HBMC_PC0_RTR_DSID),
      .HBMC_CH3_CFG_HBMC_POWER_DOWN_TO_CK_DIS (HBMC_CH3_CFG_HBMC_POWER_DOWN_TO_CK_DIS),
      .HBMC_CH3_CFG_HBMC_CK_DIS_TO_POWER_DOWN (HBMC_CH3_CFG_HBMC_CK_DIS_TO_POWER_DOWN),
      .HBMC_CH3_CFG_HBMC_MIN_POWER_DOWN (HBMC_CH3_CFG_HBMC_MIN_POWER_DOWN),
      .HBMC_CH3_CFG_HBMC_POWER_DOWN_TO_VALID (HBMC_CH3_CFG_HBMC_POWER_DOWN_TO_VALID),
      .HBMC_CH3_CFG_HBMC_SELF_RFSH_TO_CK_DIS (HBMC_CH3_CFG_HBMC_SELF_RFSH_TO_CK_DIS),
      .HBMC_CH3_CFG_HBMC_CK_DIS_TO_SELF_RFSH (HBMC_CH3_CFG_HBMC_CK_DIS_TO_SELF_RFSH),
      .HBMC_CH3_CFG_HBMC_SELF_RFSH_TO_VALID (HBMC_CH3_CFG_HBMC_SELF_RFSH_TO_VALID),
      .HBMC_CH3_CFG_HBMC_MIN_SELF_RFSH (HBMC_CH3_CFG_HBMC_MIN_SELF_RFSH),
      .HBMC_CH3_CFG_HBMC_RFSH_AB_TO_VALID (HBMC_CH3_CFG_HBMC_RFSH_AB_TO_VALID),
      .HBMC_CH3_CFG_HBMC_RFSH_PB_TO_RFSH_PB (HBMC_CH3_CFG_HBMC_RFSH_PB_TO_RFSH_PB),
      .HBMC_CH3_CFG_HBMC_RFSH_PB_TO_VALID (HBMC_CH3_CFG_HBMC_RFSH_PB_TO_VALID),
      .HBMC_CH3_CFG_HBMC_TEMP000_RFSH_PERIOD (HBMC_CH3_CFG_HBMC_TEMP000_RFSH_PERIOD),
      .HBMC_CH3_CFG_HBMC_TEMP001_RFSH_PERIOD (HBMC_CH3_CFG_HBMC_TEMP001_RFSH_PERIOD),
      .HBMC_CH3_CFG_HBMC_TEMP011_RFSH_PERIOD (HBMC_CH3_CFG_HBMC_TEMP011_RFSH_PERIOD),
      .HBMC_CH3_CFG_HBMC_TEMP010_RFSH_PERIOD (HBMC_CH3_CFG_HBMC_TEMP010_RFSH_PERIOD),
      .HBMC_CH3_CFG_HBMC_TEMP110_RFSH_PERIOD (HBMC_CH3_CFG_HBMC_TEMP110_RFSH_PERIOD),
      .HBMC_CH3_CFG_HBMC_TEMP111_RFSH_PERIOD (HBMC_CH3_CFG_HBMC_TEMP111_RFSH_PERIOD),
      .HBMC_CH3_CFG_HBMC_TEMP101_RFSH_PERIOD (HBMC_CH3_CFG_HBMC_TEMP101_RFSH_PERIOD),
      .HBMC_CH3_CFG_HBMC_TEMP100_RFSH_PERIOD (HBMC_CH3_CFG_HBMC_TEMP100_RFSH_PERIOD),
      .HBMC_CH3_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET (HBMC_CH3_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET),
      .HBMC_CH3_CFG_HBMC_PCH_PB_TO_VALID (HBMC_CH3_CFG_HBMC_PCH_PB_TO_VALID),
      .HBMC_CH3_CFG_HBMC_PCH_AB_TO_VALID (HBMC_CH3_CFG_HBMC_PCH_AB_TO_VALID),
      .HBMC_CH3_CFG_HBMC_PC1_FIW_SHORT (HBMC_CH3_CFG_HBMC_PC1_FIW_SHORT),
      .HBMC_CH3_CFG_HBMC_PC1_ATI (HBMC_CH3_CFG_HBMC_PC1_ATI),
      .HBMC_CH3_CFG_HBMC_PC1_ITI (HBMC_CH3_CFG_HBMC_PC1_ITI),
      .HBMC_CH3_CFG_HBMC_PC1_ATA (HBMC_CH3_CFG_HBMC_PC1_ATA),
      .HBMC_CH3_CFG_HBMC_PC1_ITA (HBMC_CH3_CFG_HBMC_PC1_ITA),
      .HBMC_CH3_CFG_HBMC_PC1_ITA_DLY (HBMC_CH3_CFG_HBMC_PC1_ITA_DLY),
      .HBMC_CH3_CFG_HBMC_PC1_ATP (HBMC_CH3_CFG_HBMC_PC1_ATP),
      .HBMC_CH3_CFG_HBMC_PC1_ATR (HBMC_CH3_CFG_HBMC_PC1_ATR),
      .HBMC_CH3_CFG_HBMC_PC1_ITR (HBMC_CH3_CFG_HBMC_PC1_ITR),
      .HBMC_CH3_CFG_HBMC_PC1_ATW (HBMC_CH3_CFG_HBMC_PC1_ATW),
      .HBMC_CH3_CFG_HBMC_PC1_ITW (HBMC_CH3_CFG_HBMC_PC1_ITW),
      .HBMC_CH3_CFG_HBMC_PC1_PTA (HBMC_CH3_CFG_HBMC_PC1_PTA),
      .HBMC_CH3_CFG_HBMC_PC1_WTI (HBMC_CH3_CFG_HBMC_PC1_WTI),
      .HBMC_CH3_CFG_HBMC_PC1_RTA (HBMC_CH3_CFG_HBMC_PC1_RTA),
      .HBMC_CH3_CFG_HBMC_PC1_WTA (HBMC_CH3_CFG_HBMC_PC1_WTA),
      .HBMC_CH3_CFG_HBMC_PC1_ATA_DBG (HBMC_CH3_CFG_HBMC_PC1_ATA_DBG),
      .HBMC_CH3_CFG_HBMC_PC1_ATI_DBG (HBMC_CH3_CFG_HBMC_PC1_ATI_DBG),
      .HBMC_CH3_CFG_HBMC_PC1_ITA_DBG (HBMC_CH3_CFG_HBMC_PC1_ITA_DBG),
      .HBMC_CH3_CFG_HBMC_PC1_ITI_DBG (HBMC_CH3_CFG_HBMC_PC1_ITI_DBG),
      .HBMC_CH3_CFG_HBMC_PC1_RTRWTW_DBG (HBMC_CH3_CFG_HBMC_PC1_RTRWTW_DBG),
      .HBMC_CH3_CFG_HBMC_PC1_WTR_DBG (HBMC_CH3_CFG_HBMC_PC1_WTR_DBG),
      .HBMC_CH3_CFG_HBMC_PC1_ATA_SBG (HBMC_CH3_CFG_HBMC_PC1_ATA_SBG),
      .HBMC_CH3_CFG_HBMC_PC1_ATI_SBG (HBMC_CH3_CFG_HBMC_PC1_ATI_SBG),
      .HBMC_CH3_CFG_HBMC_PC1_ITA_SBG (HBMC_CH3_CFG_HBMC_PC1_ITA_SBG),
      .HBMC_CH3_CFG_HBMC_PC1_ITI_SBG (HBMC_CH3_CFG_HBMC_PC1_ITI_SBG),
      .HBMC_CH3_CFG_HBMC_PC1_WTR_SBG (HBMC_CH3_CFG_HBMC_PC1_WTR_SBG),
      .HBMC_CH3_CFG_HBMC_PC1_RTR_DSID (HBMC_CH3_CFG_HBMC_PC1_RTR_DSID),
      .HBMC_CH3_CFG_PSEUDO_BL8_EN (HBMC_CH3_CFG_PSEUDO_BL8_EN),
      .HBMC_CH3_CFG_CB_WREADY_GATE_EN (HBMC_CH3_CFG_CB_WREADY_GATE_EN),
      .HBMC_CH3_CFG_PC0_RDEN_ON (HBMC_CH3_CFG_PC0_RDEN_ON),
      .HBMC_CH3_CFG_PC1_RDEN_ON (HBMC_CH3_CFG_PC1_RDEN_ON),
      .HBMC_CH3_CFG_PC0_RDIE_ON (HBMC_CH3_CFG_PC0_RDIE_ON),
      .HBMC_CH3_CFG_PC1_RDIE_ON (HBMC_CH3_CFG_PC1_RDIE_ON),
      .HBMC_CH3_CFG_PC0_CMD2RD (HBMC_CH3_CFG_PC0_CMD2RD),
      .HBMC_CH3_CFG_PC1_CMD2RD (HBMC_CH3_CFG_PC1_CMD2RD),
      .HBMC_CH3_CFG_PC0_CMD2RDPAR (HBMC_CH3_CFG_PC0_CMD2RDPAR),
      .HBMC_CH3_CFG_PC1_CMD2RDPAR (HBMC_CH3_CFG_PC1_CMD2RDPAR),
      .HBMC_CH3_CFG_PC0_WDQS_ON (HBMC_CH3_CFG_PC0_WDQS_ON),
      .HBMC_CH3_CFG_PC1_WDQS_ON (HBMC_CH3_CFG_PC1_WDQS_ON),
      .HBMC_CH3_CFG_WCQ_HWM (HBMC_CH3_CFG_WCQ_HWM),
      .HBMC_CH3_CFG_RFSH_POST_UPPER_LIMIT (HBMC_CH3_CFG_RFSH_POST_UPPER_LIMIT),
      .HBMC_CH3_CFG_THROTTLE_EN (HBMC_CH3_CFG_THROTTLE_EN),
      .HBMC_CH3_CFG_TEMP000_ON_TIME (HBMC_CH3_CFG_TEMP000_ON_TIME),
      .HBMC_CH3_CFG_TEMP001_ON_TIME (HBMC_CH3_CFG_TEMP001_ON_TIME),
      .HBMC_CH3_CFG_TEMP010_ON_TIME (HBMC_CH3_CFG_TEMP010_ON_TIME),
      .HBMC_CH3_CFG_TEMP011_ON_TIME (HBMC_CH3_CFG_TEMP011_ON_TIME),
      .HBMC_CH3_CFG_TEMP100_ON_TIME (HBMC_CH3_CFG_TEMP100_ON_TIME),
      .HBMC_CH3_CFG_TEMP101_ON_TIME (HBMC_CH3_CFG_TEMP101_ON_TIME),
      .HBMC_CH3_CFG_TEMP110_ON_TIME (HBMC_CH3_CFG_TEMP110_ON_TIME),
      .HBMC_CH3_CFG_TEMP111_ON_TIME (HBMC_CH3_CFG_TEMP111_ON_TIME),
      .HBMC_CH3_CFG_TEMP000_OFF_TIME (HBMC_CH3_CFG_TEMP000_OFF_TIME),
      .HBMC_CH3_CFG_TEMP001_OFF_TIME (HBMC_CH3_CFG_TEMP001_OFF_TIME),
      .HBMC_CH3_CFG_TEMP010_OFF_TIME (HBMC_CH3_CFG_TEMP010_OFF_TIME),
      .HBMC_CH3_CFG_TEMP011_OFF_TIME (HBMC_CH3_CFG_TEMP011_OFF_TIME),
      .HBMC_CH3_CFG_TEMP100_OFF_TIME (HBMC_CH3_CFG_TEMP100_OFF_TIME),
      .HBMC_CH3_CFG_TEMP101_OFF_TIME (HBMC_CH3_CFG_TEMP101_OFF_TIME),
      .HBMC_CH3_CFG_TEMP110_OFF_TIME (HBMC_CH3_CFG_TEMP110_OFF_TIME),
      .HBMC_CH3_CFG_TEMP111_OFF_TIME (HBMC_CH3_CFG_TEMP111_OFF_TIME),
      .HBMC_CH3_CFG_RMW_EN (HBMC_CH3_CFG_RMW_EN),
      .HBMC_CH3_CFG_POWER_DOWN_IDLE_THRESHOLD (HBMC_CH3_CFG_POWER_DOWN_IDLE_THRESHOLD),
      .HBMC_CH3_CFG_SB_PRE_UPDATE_CYCLE (HBMC_CH3_CFG_SB_PRE_UPDATE_CYCLE),
      .HBMC_CH3_CFG_HBMCC2HPTRDLY (HBMC_CH3_CFG_HBMCC2HPTRDLY),
      .HBMC_CH3_HBM_TCCDL_BL4 (HBMC_CH3_HBM_TCCDL_BL4),
      .HBMC_CH3_HBM_TRTW (HBMC_CH3_HBM_TRTW),
      .HBMC_CH3_HBM_TFAW (HBMC_CH3_HBM_TFAW),
      .HBMC_CH3_HBM_TEAW (HBMC_CH3_HBM_TEAW),
      .HBMC_CH3_CFG_HBMC_PC0_FAW (HBMC_CH3_CFG_HBMC_PC0_FAW),
      .HBMC_CH3_CFG_HBMC_PC0_RTI (HBMC_CH3_CFG_HBMC_PC0_RTI),
      .HBMC_CH3_CFG_HBMC_PC0_RTW (HBMC_CH3_CFG_HBMC_PC0_RTW),
      .HBMC_CH3_CFG_HBMC_PC0_RTRWTW_SBG (HBMC_CH3_CFG_HBMC_PC0_RTRWTW_SBG),
      .HBMC_CH3_CFG_HBMC_PC1_FAW (HBMC_CH3_CFG_HBMC_PC1_FAW),
      .HBMC_CH3_CFG_HBMC_PC1_RTI (HBMC_CH3_CFG_HBMC_PC1_RTI),
      .HBMC_CH3_CFG_HBMC_PC1_RTW (HBMC_CH3_CFG_HBMC_PC1_RTW),
      .HBMC_CH3_CFG_HBMC_PC1_RTRWTW_SBG (HBMC_CH3_CFG_HBMC_PC1_RTRWTW_SBG),
      .HBMC_CH3_CFG_AWFIFO_RSVD_ENTRY (HBMC_CH3_CFG_AWFIFO_RSVD_ENTRY),
      .HBMC_CH3_CFG_ARFIFO_RSVD_ENTRY (HBMC_CH3_CFG_ARFIFO_RSVD_ENTRY),
      .HBMC_CH4_HBM_DEVICE (HBMC_CH4_HBM_DEVICE),
      .HBMC_CH4_HBM_TRRDL (HBMC_CH4_HBM_TRRDL),
      .HBMC_CH4_HBM_TRCDRD (HBMC_CH4_HBM_TRCDRD),
      .HBMC_CH4_HBM_TRCDWR (HBMC_CH4_HBM_TRCDWR),
      .HBMC_CH4_HBM_TRTPL_BL4 (HBMC_CH4_HBM_TRTPL_BL4),
      .HBMC_CH4_HBM_TRTPS_BL4 (HBMC_CH4_HBM_TRTPS_BL4),
      .HBMC_CH4_HBM_TRP (HBMC_CH4_HBM_TRP),
      .HBMC_CH4_HBM_TCCDS_BL4 (HBMC_CH4_HBM_TCCDS_BL4),
      .HBMC_CH4_HBM_TCCDR (HBMC_CH4_HBM_TCCDR),
      .HBMC_CH4_HBM_TWR (HBMC_CH4_HBM_TWR),
      .HBMC_CH4_HBM_TWTRL (HBMC_CH4_HBM_TWTRL),
      .HBMC_CH4_HBM_TWTRS (HBMC_CH4_HBM_TWTRS),
      .HBMC_CH4_HBM_TDQSS_MAX_PS (HBMC_CH4_HBM_TDQSS_MAX_PS),
      .HBMC_CH4_HBM_TDQSS_MIN_PS (HBMC_CH4_HBM_TDQSS_MIN_PS),
      .HBMC_CH4_HBM_TDQSCK_MAX_PS (HBMC_CH4_HBM_TDQSCK_MAX_PS),
      .HBMC_CH4_HBM_TDQSQ_MAX_PS (HBMC_CH4_HBM_TDQSQ_MAX_PS),
      .HBMC_CH4_HBM_PARAM_TYPE (HBMC_CH4_HBM_PARAM_TYPE),
      .HBMC_CH4_RFSH_POLICY (HBMC_CH4_RFSH_POLICY),
      .HBMC_CH4_HBM_TREFI (HBMC_CH4_HBM_TREFI),
      .HBMC_CH4_HBM_TCKSRE (HBMC_CH4_HBM_TCKSRE),
      .HBMC_CH4_HBM_TCKSRX (HBMC_CH4_HBM_TCKSRX),
      .HBMC_CH4_HBM_TXS (HBMC_CH4_HBM_TXS),
      .HBMC_CH4_HBM_TCKESR (HBMC_CH4_HBM_TCKESR),
      .HBMC_CH4_HBM_TXP (HBMC_CH4_HBM_TXP),
      .HBMC_CH4_HBM_TPD (HBMC_CH4_HBM_TPD),
      .HBMC_CH4_CFG_HBMC_MODES (HBMC_CH4_CFG_HBMC_MODES),
      .HBMC_CH4_CORE_CLOCK_MHZ (HBMC_CH4_CORE_CLOCK_MHZ),
      .HBMC_CH4_CORE_CLOCK_PS (HBMC_CH4_CORE_CLOCK_PS),
      .HBMC_CH4_CFG_CHANNEL_EN (HBMC_CH4_CFG_CHANNEL_EN),
      .HBMC_CH4_CFG_TR_ORDER (HBMC_CH4_CFG_TR_ORDER),
      .HBMC_CH4_CFG_ADDR_ORDER (HBMC_CH4_CFG_ADDR_ORDER),
      .HBMC_CH4_CFG_USER_RD_AP_POL (HBMC_CH4_CFG_USER_RD_AP_POL),
      .HBMC_CH4_CFG_USER_WR_AP_POL (HBMC_CH4_CFG_USER_WR_AP_POL),
      .HBMC_CH4_CFG_RID_DEPENDENCY_EN (HBMC_CH4_CFG_RID_DEPENDENCY_EN),
      .HBMC_CH4_CFG_HBMC_TX_BYPASS (HBMC_CH4_CFG_HBMC_TX_BYPASS),
      .HBMC_CH4_CFG_HBMC_RX_BYPASS (HBMC_CH4_CFG_HBMC_RX_BYPASS),
      .HBMC_CH4_CFG_P2HPEMUEN (HBMC_CH4_CFG_P2HPEMUEN),
      .HBMC_CH4_CFG_RMPTREN (HBMC_CH4_CFG_RMPTREN),
      .HBMC_CH4_CFG_RMPTRENDLY00 (HBMC_CH4_CFG_RMPTRENDLY00),
      .HBMC_CH4_CFG_RMPTRENDLY01 (HBMC_CH4_CFG_RMPTRENDLY01),
      .HBMC_CH4_CFG_RMPTRENDLY02 (HBMC_CH4_CFG_RMPTRENDLY02),
      .HBMC_CH4_CFG_RMPTRENDLY03 (HBMC_CH4_CFG_RMPTRENDLY03),
      .HBMC_CH4_CFG_RMPTRENDLY04 (HBMC_CH4_CFG_RMPTRENDLY04),
      .HBMC_CH4_HBM_TRAS (HBMC_CH4_HBM_TRAS),
      .HBMC_CH4_HBM_TRRDS (HBMC_CH4_HBM_TRRDS),
      .HBMC_CH4_HBMC_OFFSET (HBMC_CH4_HBMC_OFFSET),
      .HBMC_CH4_HBMC_RATE_VALUE (HBMC_CH4_HBMC_RATE_VALUE),
      .HBMC_CH4_HBM_CLOCK_MHZ (HBMC_CH4_HBM_CLOCK_MHZ),
      .HBMC_CH4_HBM_CLOCK_PS (HBMC_CH4_HBM_CLOCK_PS),
      .HBMC_CH4_RFSH_MODE (HBMC_CH4_RFSH_MODE),
      .HBMC_CH4_HBM_TRFC (HBMC_CH4_HBM_TRFC),
      .HBMC_CH4_DATA_WIDTH_MODE (HBMC_CH4_DATA_WIDTH_MODE),
      .HBMC_CH4_EXT_RDIE (HBMC_CH4_EXT_RDIE),
      .HBMC_CH4_TEMP000_THROTTLE_RATIO (HBMC_CH4_TEMP000_THROTTLE_RATIO),
      .HBMC_CH4_TEMP001_THROTTLE_RATIO (HBMC_CH4_TEMP001_THROTTLE_RATIO),
      .HBMC_CH4_TEMP010_THROTTLE_RATIO (HBMC_CH4_TEMP010_THROTTLE_RATIO),
      .HBMC_CH4_TEMP011_THROTTLE_RATIO (HBMC_CH4_TEMP011_THROTTLE_RATIO),
      .HBMC_CH4_TEMP100_THROTTLE_RATIO (HBMC_CH4_TEMP100_THROTTLE_RATIO),
      .HBMC_CH4_TEMP101_THROTTLE_RATIO (HBMC_CH4_TEMP101_THROTTLE_RATIO),
      .HBMC_CH4_TEMP110_THROTTLE_RATIO (HBMC_CH4_TEMP110_THROTTLE_RATIO),
      .HBMC_CH4_TEMP111_THROTTLE_RATIO (HBMC_CH4_TEMP111_THROTTLE_RATIO),
      .HBMC_CH4_CORE_CLK_MODE (HBMC_CH4_CORE_CLK_MODE),
      .HBMC_CH4_CFG_HBMC_BL (HBMC_CH4_CFG_HBMC_BL),
      .HBMC_CH4_USER_STRB_EN (HBMC_CH4_USER_STRB_EN),
      .HBMC_CH4_CFG_TBHMCRSTMIN (HBMC_CH4_CFG_TBHMCRSTMIN),
      .HBMC_CH4_CFG_RESET_COUNT (HBMC_CH4_CFG_RESET_COUNT),
      .HBMC_CH4_CFG_HBMC_PC0_WL (HBMC_CH4_CFG_HBMC_PC0_WL),
      .HBMC_CH4_CFG_HBMC_PC0_RL (HBMC_CH4_CFG_HBMC_PC0_RL),
      .HBMC_CH4_CFG_HBMC_PC1_WL (HBMC_CH4_CFG_HBMC_PC1_WL),
      .HBMC_CH4_CFG_HBMC_PC1_RL (HBMC_CH4_CFG_HBMC_PC1_RL),
      .HBMC_CH4_CFG_POSTCAL_STATE (HBMC_CH4_CFG_POSTCAL_STATE),
      .HBMC_CH4_CFG_UFIC2PDLY (HBMC_CH4_CFG_UFIC2PDLY),
      .HBMC_CH4_CFG_UFIP2CDLY (HBMC_CH4_CFG_UFIP2CDLY),
      .HBMC_CH4_CFG_CB_RMW_RD_IDLE_WAIT_EN (HBMC_CH4_CFG_CB_RMW_RD_IDLE_WAIT_EN),
      .HBMC_CH4_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN (HBMC_CH4_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN),
      .HBMC_CH4_CFG_SB_POST_UPDATE_CYCLE (HBMC_CH4_CFG_SB_POST_UPDATE_CYCLE),
      .HBMC_CH4_CFG_HBMC_PC0_SCR_SEEDSEL (HBMC_CH4_CFG_HBMC_PC0_SCR_SEEDSEL),
      .HBMC_CH4_CFG_HBMC_PC0_SCR_EN (HBMC_CH4_CFG_HBMC_PC0_SCR_EN),
      .HBMC_CH4_CFG_HBMC_RFSH_PB_BURST_GAP (HBMC_CH4_CFG_HBMC_RFSH_PB_BURST_GAP),
      .HBMC_CH4_CFG_HBMC_PC1_SCR_SEEDSEL (HBMC_CH4_CFG_HBMC_PC1_SCR_SEEDSEL),
      .HBMC_CH4_CFG_HBMC_PC1_SCR_EN (HBMC_CH4_CFG_HBMC_PC1_SCR_EN),
      .HBMC_CH4_CFG_FLIP_MODE (HBMC_CH4_CFG_FLIP_MODE),
      .HBMC_CH4_CFG_DENSITY (HBMC_CH4_CFG_DENSITY),
      .HBMC_CH4_CFG_USER_DATA_WIDTH (HBMC_CH4_CFG_USER_DATA_WIDTH),
      .HBMC_CH4_CFG_CB_BREADY_BYPASS_EN (HBMC_CH4_CFG_CB_BREADY_BYPASS_EN),
      .HBMC_CH4_CFG_CB_RREADY_BYPASS_EN (HBMC_CH4_CFG_CB_RREADY_BYPASS_EN),
      .HBMC_CH4_CFG_CB_RVALID_GATE_EN (HBMC_CH4_CFG_CB_RVALID_GATE_EN),
      .HBMC_CH4_CFG_CB_BVALID_GATE_EN (HBMC_CH4_CFG_CB_BVALID_GATE_EN),
      .HBMC_CH4_CFG_ADDRCHNLMUXEN (HBMC_CH4_CFG_ADDRCHNLMUXEN),
      .HBMC_CH4_CFG_AXI_CMD_DEMUX_EN (HBMC_CH4_CFG_AXI_CMD_DEMUX_EN),
      .HBMC_CH4_CFG_PC0_MAJOR_MODE_UPDATE_CNT (HBMC_CH4_CFG_PC0_MAJOR_MODE_UPDATE_CNT),
      .HBMC_CH4_CFG_PC1_MAJOR_MODE_UPDATE_CNT (HBMC_CH4_CFG_PC1_MAJOR_MODE_UPDATE_CNT),
      .HBMC_CH4_CFG_RCQ_AGE_LIMIT (HBMC_CH4_CFG_RCQ_AGE_LIMIT),
      .HBMC_CH4_CFG_RDB_RSVD_ENTRY (HBMC_CH4_CFG_RDB_RSVD_ENTRY),
      .HBMC_CH4_CFG_RD_STRB_IDLE_THRESHOLD (HBMC_CH4_CFG_RD_STRB_IDLE_THRESHOLD),
      .HBMC_CH4_CFG_PC0_CMD2RDEN (HBMC_CH4_CFG_PC0_CMD2RDEN),
      .HBMC_CH4_CFG_PC1_CMD2RDEN (HBMC_CH4_CFG_PC1_CMD2RDEN),
      .HBMC_CH4_CFG_PC0_CMD2RDIE (HBMC_CH4_CFG_PC0_CMD2RDIE),
      .HBMC_CH4_CFG_PC1_CMD2RDIE (HBMC_CH4_CFG_PC1_CMD2RDIE),
      .HBMC_CH4_CFG_PC0_DATAOE_ON (HBMC_CH4_CFG_PC0_DATAOE_ON),
      .HBMC_CH4_CFG_PC1_DATAOE_ON (HBMC_CH4_CFG_PC1_DATAOE_ON),
      .HBMC_CH4_CFG_PC0_CMD2DATA (HBMC_CH4_CFG_PC0_CMD2DATA),
      .HBMC_CH4_CFG_PC1_CMD2DATA (HBMC_CH4_CFG_PC1_CMD2DATA),
      .HBMC_CH4_CFG_WDB_RSVD_ENTRY (HBMC_CH4_CFG_WDB_RSVD_ENTRY),
      .HBMC_CH4_CFG_AWDB_RSVD_ENTRY (HBMC_CH4_CFG_AWDB_RSVD_ENTRY),
      .HBMC_CH4_CFG_WCQ_BURST_THRESHOLD (HBMC_CH4_CFG_WCQ_BURST_THRESHOLD),
      .HBMC_CH4_CFG_WCQ_LWM (HBMC_CH4_CFG_WCQ_LWM),
      .HBMC_CH4_CFG_WCQ_TIMEOUT_THRESHOLD (HBMC_CH4_CFG_WCQ_TIMEOUT_THRESHOLD),
      .HBMC_CH4_CFG_PC0_MAJOR_MODE_UPDATE_CFG (HBMC_CH4_CFG_PC0_MAJOR_MODE_UPDATE_CFG),
      .HBMC_CH4_CFG_PC1_MAJOR_MODE_UPDATE_CFG (HBMC_CH4_CFG_PC1_MAJOR_MODE_UPDATE_CFG),
      .HBMC_CH4_CFG_PC0_CMD2WDQS (HBMC_CH4_CFG_PC0_CMD2WDQS),
      .HBMC_CH4_CFG_PC1_CMD2WDQS (HBMC_CH4_CFG_PC1_CMD2WDQS),
      .HBMC_CH4_CFG_PC0_CMD2DATAOE (HBMC_CH4_CFG_PC0_CMD2DATAOE),
      .HBMC_CH4_CFG_PC1_CMD2DATAOE (HBMC_CH4_CFG_PC1_CMD2DATAOE),
      .HBMC_CH4_CFG_CB_MAJOR_MODE_EN (HBMC_CH4_CFG_CB_MAJOR_MODE_EN),
      .HBMC_CH4_CFG_CB_STRICT_MAJOR_MODE_EN (HBMC_CH4_CFG_CB_STRICT_MAJOR_MODE_EN),
      .HBMC_CH4_CFG_RFSH_ALL_EN (HBMC_CH4_CFG_RFSH_ALL_EN),
      .HBMC_CH4_CFG_RFSH_PB_EN (HBMC_CH4_CFG_RFSH_PB_EN),
      .HBMC_CH4_CFG_USER_RFSH_PB_EN (HBMC_CH4_CFG_USER_RFSH_PB_EN),
      .HBMC_CH4_CFG_RFSH_AB_TO_PB_EN (HBMC_CH4_CFG_RFSH_AB_TO_PB_EN),
      .HBMC_CH4_CFG_CB_TEMP_RFSH_FILTER_EN (HBMC_CH4_CFG_CB_TEMP_RFSH_FILTER_EN),
      .HBMC_CH4_CFG_RFSH_POST_LOWER_LIMIT (HBMC_CH4_CFG_RFSH_POST_LOWER_LIMIT),
      .HBMC_CH4_CFG_RFSH_PRE_UPPER_LIMIT (HBMC_CH4_CFG_RFSH_PRE_UPPER_LIMIT),
      .HBMC_CH4_CFG_RFSH_IDLE_THRESHOLD (HBMC_CH4_CFG_RFSH_IDLE_THRESHOLD),
      .HBMC_CH4_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH4_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH4_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH4_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH4_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH4_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH4_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH4_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH4_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH4_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH4_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH4_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH4_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH4_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH4_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH4_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH4_CFG_TEMP_FILTER_EN (HBMC_CH4_CFG_TEMP_FILTER_EN),
      .HBMC_CH4_CFG_CATTRIP_FILTER_EN (HBMC_CH4_CFG_CATTRIP_FILTER_EN),
      .HBMC_CH4_CFG_CB_BYPASS_CATTRIP (HBMC_CH4_CFG_CB_BYPASS_CATTRIP),
      .HBMC_CH4_CFG_CB_TEMP_SELECT (HBMC_CH4_CFG_CB_TEMP_SELECT),
      .HBMC_CH4_CFG_F2C_TEMP_UPDATE (HBMC_CH4_CFG_F2C_TEMP_UPDATE),
      .HBMC_CH4_CFG_F2C_TEMP (HBMC_CH4_CFG_F2C_TEMP),
      .HBMC_CH4_CFG_ADDR_SCR (HBMC_CH4_CFG_ADDR_SCR),
      .HBMC_CH4_CFG_ADDR_SPRD (HBMC_CH4_CFG_ADDR_SPRD),
      .HBMC_CH4_CFG_CB_RD_COL_ARB_PRIORITY_EN (HBMC_CH4_CFG_CB_RD_COL_ARB_PRIORITY_EN),
      .HBMC_CH4_CFG_CB_WR_COL_ARB_PRIORITY_EN (HBMC_CH4_CFG_CB_WR_COL_ARB_PRIORITY_EN),
      .HBMC_CH4_CFG_CB_RD_ROW_ARB_PRIORITY_EN (HBMC_CH4_CFG_CB_RD_ROW_ARB_PRIORITY_EN),
      .HBMC_CH4_CFG_CB_WR_ROW_ARB_PRIORITY_EN (HBMC_CH4_CFG_CB_WR_ROW_ARB_PRIORITY_EN),
      .HBMC_CH4_CFG_CB_DEPENDENCY_MODE (HBMC_CH4_CFG_CB_DEPENDENCY_MODE),
      .HBMC_CH4_CFG_MECC_EN (HBMC_CH4_CFG_MECC_EN),
      .HBMC_CH4_CFG_CA_PAR_EN (HBMC_CH4_CFG_CA_PAR_EN),
      .HBMC_CH4_CFG_WR_PAR_EN (HBMC_CH4_CFG_WR_PAR_EN),
      .HBMC_CH4_CFG_RD_PAR_EN (HBMC_CH4_CFG_RD_PAR_EN),
      .HBMC_CH4_CFG_WR_DM_EN (HBMC_CH4_CFG_WR_DM_EN),
      .HBMC_CH4_CFG_RD_DM_EN (HBMC_CH4_CFG_RD_DM_EN),
      .HBMC_CH4_CFG_POWER_DOWN_EN (HBMC_CH4_CFG_POWER_DOWN_EN),
      .HBMC_CH4_CFG_POWER_DOWN_CK_DIS_EN (HBMC_CH4_CFG_POWER_DOWN_CK_DIS_EN),
      .HBMC_CH4_CFG_AUTO_RD_POWER_DOWN_EXIT_EN (HBMC_CH4_CFG_AUTO_RD_POWER_DOWN_EXIT_EN),
      .HBMC_CH4_CFG_AUTO_WR_POWER_DOWN_EXIT_EN (HBMC_CH4_CFG_AUTO_WR_POWER_DOWN_EXIT_EN),
      .HBMC_CH4_CFG_AUTO_RD_SELF_RFSH_EXIT_EN (HBMC_CH4_CFG_AUTO_RD_SELF_RFSH_EXIT_EN),
      .HBMC_CH4_CFG_AUTO_WR_SELF_RFSH_EXIT_EN (HBMC_CH4_CFG_AUTO_WR_SELF_RFSH_EXIT_EN),
      .HBMC_CH4_CFG_SELF_RFSH_CK_DIS_EN (HBMC_CH4_CFG_SELF_RFSH_CK_DIS_EN),
      .HBMC_CH4_CFG_SELF_RFSH_EN (HBMC_CH4_CFG_SELF_RFSH_EN),
      .HBMC_CH4_H0_FR_CLK_STCFG_EN (HBMC_CH4_H0_FR_CLK_STCFG_EN),
      .HBMC_CH4_CFG_SB_PRE_STALL_CYCLE (HBMC_CH4_CFG_SB_PRE_STALL_CYCLE),
      .HBMC_CH4_CFG_SB_POST_STALL_CYCLE (HBMC_CH4_CFG_SB_POST_STALL_CYCLE),
      .HBMC_CH4_CFG_HBMC_CORECLK_PROG_DELAY1 (HBMC_CH4_CFG_HBMC_CORECLK_PROG_DELAY1),
      .HBMC_CH4_CFG_HBMC_CORECLK_PROG_DELAY2 (HBMC_CH4_CFG_HBMC_CORECLK_PROG_DELAY2),
      .HBMC_CH4_CFG_HBMCPTRENSYNCSEL (HBMC_CH4_CFG_HBMCPTRENSYNCSEL),
      .HBMC_CH4_CFG_UB48MODE (HBMC_CH4_CFG_UB48MODE),
      .HBMC_CH4_CFG_HBMCH2CPTRSTART (HBMC_CH4_CFG_HBMCH2CPTRSTART),
      .HBMC_CH4_CFG_DWORD_LPBKEN (HBMC_CH4_CFG_DWORD_LPBKEN),
      .HBMC_CH4_CFG_AWORD_LPBEN (HBMC_CH4_CFG_AWORD_LPBEN),
      .HBMC_CH4_CFG_DWORD_LPBKSEL (HBMC_CH4_CFG_DWORD_LPBKSEL),
      .HBMC_CH4_CFG_AWORD_LPBKSEL (HBMC_CH4_CFG_AWORD_LPBKSEL),
      .HBMC_CH4_CFG_OBSGRPSEL (HBMC_CH4_CFG_OBSGRPSEL),
      .HBMC_CH4_CFG_OBSSIGSEL (HBMC_CH4_CFG_OBSSIGSEL),
      .HBMC_CH4_CFG_MEM_MCE (HBMC_CH4_CFG_MEM_MCE),
      .HBMC_CH4_CFG_MEM_WA (HBMC_CH4_CFG_MEM_WA),
      .HBMC_CH4_CFG_MEM_RMCE (HBMC_CH4_CFG_MEM_RMCE),
      .HBMC_CH4_CFG_MEM_WMCE (HBMC_CH4_CFG_MEM_WMCE),
      .HBMC_CH4_CFG_MEM_WPULSE (HBMC_CH4_CFG_MEM_WPULSE),
      .HBMC_CH4_CFG_SRAM_ECC_ENABLE (HBMC_CH4_CFG_SRAM_ECC_ENABLE),
      .HBMC_CH4_CFG_PC0_SRAM_INJD (HBMC_CH4_CFG_PC0_SRAM_INJD),
      .HBMC_CH4_CFG_PC0_SRAM_INJS (HBMC_CH4_CFG_PC0_SRAM_INJS),
      .HBMC_CH4_CFG_PC1_SRAM_INJD (HBMC_CH4_CFG_PC1_SRAM_INJD),
      .HBMC_CH4_CFG_PC1_SRAM_INJS (HBMC_CH4_CFG_PC1_SRAM_INJS),
      .HBMC_CH4_CFG_SRAM_SERRINTEN (HBMC_CH4_CFG_SRAM_SERRINTEN),
      .HBMC_CH4_CFG_SRAM_SLVERR_DIS (HBMC_CH4_CFG_SRAM_SLVERR_DIS),
      .HBMC_CH4_MMR_USER_TRIGGER (HBMC_CH4_MMR_USER_TRIGGER),
      .HBMC_CH4_MMR_USER_RDWR (HBMC_CH4_MMR_USER_RDWR),
      .HBMC_CH4_MMR_USER_BYTEENABLE (HBMC_CH4_MMR_USER_BYTEENABLE),
      .HBMC_CH4_MMR_USER_ADDR (HBMC_CH4_MMR_USER_ADDR),
      .HBMC_CH4_MMR_USER_WRDATA (HBMC_CH4_MMR_USER_WRDATA),
      .HBMC_CH4_MMR_SBOWN_REQ (HBMC_CH4_MMR_SBOWN_REQ),
      .HBMC_CH4_MMR_SBOWN_DELAY (HBMC_CH4_MMR_SBOWN_DELAY),
      .HBMC_CH4_CFG_SKETCH1 (HBMC_CH4_CFG_SKETCH1),
      .HBMC_CH4_CFG_SKETCH2 (HBMC_CH4_CFG_SKETCH2),
      .HBMC_CH4_CFG_TST_PATTERN (HBMC_CH4_CFG_TST_PATTERN),
      .HBMC_CH4_CFG_TST_START_ADDR (HBMC_CH4_CFG_TST_START_ADDR),
      .HBMC_CH4_CFG_TST_BURST_LEN (HBMC_CH4_CFG_TST_BURST_LEN),
      .HBMC_CH4_CFG_TST_GEN_CMD (HBMC_CH4_CFG_TST_GEN_CMD),
      .HBMC_CH4_CFG_AXI_TRAFFIC_SEL (HBMC_CH4_CFG_AXI_TRAFFIC_SEL),
      .HBMC_CH4_CFG_TST_PC_SEL (HBMC_CH4_CFG_TST_PC_SEL),
      .HBMC_CH4_CFG_TST_TRIGGER (HBMC_CH4_CFG_TST_TRIGGER),
      .HBMC_CH4_CFG_TST_TIME_OUT (HBMC_CH4_CFG_TST_TIME_OUT),
      .HBMC_CH4_HBMC_RATE (HBMC_CH4_HBMC_RATE),
      .HBMC_CH4_HBM_TRFCSB (HBMC_CH4_HBM_TRFCSB),
      .HBMC_CH4_HBM_TRREFD (HBMC_CH4_HBM_TRREFD),
      .HBMC_CH4_UFI_TRDEN (HBMC_CH4_UFI_TRDEN),
      .HBMC_CH4_CFG_HBMC_PC0_WTP (HBMC_CH4_CFG_HBMC_PC0_WTP),
      .HBMC_CH4_CFG_HBMC_PC1_WTP (HBMC_CH4_CFG_HBMC_PC1_WTP),
      .HBMC_CH4_CFG_HBMC_PC0_ITP (HBMC_CH4_CFG_HBMC_PC0_ITP),
      .HBMC_CH4_CFG_HBMC_PC1_ITP (HBMC_CH4_CFG_HBMC_PC1_ITP),
      .HBMC_CH4_CFG_HBMC_PC0_RTP (HBMC_CH4_CFG_HBMC_PC0_RTP),
      .HBMC_CH4_CFG_HBMC_PC1_RTP (HBMC_CH4_CFG_HBMC_PC1_RTP),
      .HBMC_CH4_CFG_PAR_LAT (HBMC_CH4_CFG_PAR_LAT),
      .HBMC_CH4_CFG_HBMC_PC0_FIW_SHORT (HBMC_CH4_CFG_HBMC_PC0_FIW_SHORT),
      .HBMC_CH4_CFG_HBMC_PC0_ATI (HBMC_CH4_CFG_HBMC_PC0_ATI),
      .HBMC_CH4_CFG_HBMC_PC0_ITI (HBMC_CH4_CFG_HBMC_PC0_ITI),
      .HBMC_CH4_CFG_HBMC_PC0_ATA (HBMC_CH4_CFG_HBMC_PC0_ATA),
      .HBMC_CH4_CFG_HBMC_PC0_ITA (HBMC_CH4_CFG_HBMC_PC0_ITA),
      .HBMC_CH4_CFG_HBMC_PC0_ITA_DLY (HBMC_CH4_CFG_HBMC_PC0_ITA_DLY),
      .HBMC_CH4_CFG_HBMC_PC0_ATP (HBMC_CH4_CFG_HBMC_PC0_ATP),
      .HBMC_CH4_CFG_HBMC_PC0_ATR (HBMC_CH4_CFG_HBMC_PC0_ATR),
      .HBMC_CH4_CFG_HBMC_PC0_ITR (HBMC_CH4_CFG_HBMC_PC0_ITR),
      .HBMC_CH4_CFG_HBMC_PC0_ATW (HBMC_CH4_CFG_HBMC_PC0_ATW),
      .HBMC_CH4_CFG_HBMC_PC0_ITW (HBMC_CH4_CFG_HBMC_PC0_ITW),
      .HBMC_CH4_CFG_HBMC_PC0_PTA (HBMC_CH4_CFG_HBMC_PC0_PTA),
      .HBMC_CH4_CFG_HBMC_PC0_WTI (HBMC_CH4_CFG_HBMC_PC0_WTI),
      .HBMC_CH4_CFG_HBMC_PC0_RTA (HBMC_CH4_CFG_HBMC_PC0_RTA),
      .HBMC_CH4_CFG_HBMC_PC0_WTA (HBMC_CH4_CFG_HBMC_PC0_WTA),
      .HBMC_CH4_CFG_HBMC_PC0_ATA_DBG (HBMC_CH4_CFG_HBMC_PC0_ATA_DBG),
      .HBMC_CH4_CFG_HBMC_PC0_ATI_DBG (HBMC_CH4_CFG_HBMC_PC0_ATI_DBG),
      .HBMC_CH4_CFG_HBMC_PC0_ITA_DBG (HBMC_CH4_CFG_HBMC_PC0_ITA_DBG),
      .HBMC_CH4_CFG_HBMC_PC0_ITI_DBG (HBMC_CH4_CFG_HBMC_PC0_ITI_DBG),
      .HBMC_CH4_CFG_HBMC_PC0_RTRWTW_DBG (HBMC_CH4_CFG_HBMC_PC0_RTRWTW_DBG),
      .HBMC_CH4_CFG_HBMC_PC0_WTR_DBG (HBMC_CH4_CFG_HBMC_PC0_WTR_DBG),
      .HBMC_CH4_CFG_HBMC_PC0_ATA_SBG (HBMC_CH4_CFG_HBMC_PC0_ATA_SBG),
      .HBMC_CH4_CFG_HBMC_PC0_ATI_SBG (HBMC_CH4_CFG_HBMC_PC0_ATI_SBG),
      .HBMC_CH4_CFG_HBMC_PC0_ITA_SBG (HBMC_CH4_CFG_HBMC_PC0_ITA_SBG),
      .HBMC_CH4_CFG_HBMC_PC0_ITI_SBG (HBMC_CH4_CFG_HBMC_PC0_ITI_SBG),
      .HBMC_CH4_CFG_HBMC_PC0_WTR_SBG (HBMC_CH4_CFG_HBMC_PC0_WTR_SBG),
      .HBMC_CH4_CFG_HBMC_PC0_RTR_DSID (HBMC_CH4_CFG_HBMC_PC0_RTR_DSID),
      .HBMC_CH4_CFG_HBMC_POWER_DOWN_TO_CK_DIS (HBMC_CH4_CFG_HBMC_POWER_DOWN_TO_CK_DIS),
      .HBMC_CH4_CFG_HBMC_CK_DIS_TO_POWER_DOWN (HBMC_CH4_CFG_HBMC_CK_DIS_TO_POWER_DOWN),
      .HBMC_CH4_CFG_HBMC_MIN_POWER_DOWN (HBMC_CH4_CFG_HBMC_MIN_POWER_DOWN),
      .HBMC_CH4_CFG_HBMC_POWER_DOWN_TO_VALID (HBMC_CH4_CFG_HBMC_POWER_DOWN_TO_VALID),
      .HBMC_CH4_CFG_HBMC_SELF_RFSH_TO_CK_DIS (HBMC_CH4_CFG_HBMC_SELF_RFSH_TO_CK_DIS),
      .HBMC_CH4_CFG_HBMC_CK_DIS_TO_SELF_RFSH (HBMC_CH4_CFG_HBMC_CK_DIS_TO_SELF_RFSH),
      .HBMC_CH4_CFG_HBMC_SELF_RFSH_TO_VALID (HBMC_CH4_CFG_HBMC_SELF_RFSH_TO_VALID),
      .HBMC_CH4_CFG_HBMC_MIN_SELF_RFSH (HBMC_CH4_CFG_HBMC_MIN_SELF_RFSH),
      .HBMC_CH4_CFG_HBMC_RFSH_AB_TO_VALID (HBMC_CH4_CFG_HBMC_RFSH_AB_TO_VALID),
      .HBMC_CH4_CFG_HBMC_RFSH_PB_TO_RFSH_PB (HBMC_CH4_CFG_HBMC_RFSH_PB_TO_RFSH_PB),
      .HBMC_CH4_CFG_HBMC_RFSH_PB_TO_VALID (HBMC_CH4_CFG_HBMC_RFSH_PB_TO_VALID),
      .HBMC_CH4_CFG_HBMC_TEMP000_RFSH_PERIOD (HBMC_CH4_CFG_HBMC_TEMP000_RFSH_PERIOD),
      .HBMC_CH4_CFG_HBMC_TEMP001_RFSH_PERIOD (HBMC_CH4_CFG_HBMC_TEMP001_RFSH_PERIOD),
      .HBMC_CH4_CFG_HBMC_TEMP011_RFSH_PERIOD (HBMC_CH4_CFG_HBMC_TEMP011_RFSH_PERIOD),
      .HBMC_CH4_CFG_HBMC_TEMP010_RFSH_PERIOD (HBMC_CH4_CFG_HBMC_TEMP010_RFSH_PERIOD),
      .HBMC_CH4_CFG_HBMC_TEMP110_RFSH_PERIOD (HBMC_CH4_CFG_HBMC_TEMP110_RFSH_PERIOD),
      .HBMC_CH4_CFG_HBMC_TEMP111_RFSH_PERIOD (HBMC_CH4_CFG_HBMC_TEMP111_RFSH_PERIOD),
      .HBMC_CH4_CFG_HBMC_TEMP101_RFSH_PERIOD (HBMC_CH4_CFG_HBMC_TEMP101_RFSH_PERIOD),
      .HBMC_CH4_CFG_HBMC_TEMP100_RFSH_PERIOD (HBMC_CH4_CFG_HBMC_TEMP100_RFSH_PERIOD),
      .HBMC_CH4_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET (HBMC_CH4_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET),
      .HBMC_CH4_CFG_HBMC_PCH_PB_TO_VALID (HBMC_CH4_CFG_HBMC_PCH_PB_TO_VALID),
      .HBMC_CH4_CFG_HBMC_PCH_AB_TO_VALID (HBMC_CH4_CFG_HBMC_PCH_AB_TO_VALID),
      .HBMC_CH4_CFG_HBMC_PC1_FIW_SHORT (HBMC_CH4_CFG_HBMC_PC1_FIW_SHORT),
      .HBMC_CH4_CFG_HBMC_PC1_ATI (HBMC_CH4_CFG_HBMC_PC1_ATI),
      .HBMC_CH4_CFG_HBMC_PC1_ITI (HBMC_CH4_CFG_HBMC_PC1_ITI),
      .HBMC_CH4_CFG_HBMC_PC1_ATA (HBMC_CH4_CFG_HBMC_PC1_ATA),
      .HBMC_CH4_CFG_HBMC_PC1_ITA (HBMC_CH4_CFG_HBMC_PC1_ITA),
      .HBMC_CH4_CFG_HBMC_PC1_ITA_DLY (HBMC_CH4_CFG_HBMC_PC1_ITA_DLY),
      .HBMC_CH4_CFG_HBMC_PC1_ATP (HBMC_CH4_CFG_HBMC_PC1_ATP),
      .HBMC_CH4_CFG_HBMC_PC1_ATR (HBMC_CH4_CFG_HBMC_PC1_ATR),
      .HBMC_CH4_CFG_HBMC_PC1_ITR (HBMC_CH4_CFG_HBMC_PC1_ITR),
      .HBMC_CH4_CFG_HBMC_PC1_ATW (HBMC_CH4_CFG_HBMC_PC1_ATW),
      .HBMC_CH4_CFG_HBMC_PC1_ITW (HBMC_CH4_CFG_HBMC_PC1_ITW),
      .HBMC_CH4_CFG_HBMC_PC1_PTA (HBMC_CH4_CFG_HBMC_PC1_PTA),
      .HBMC_CH4_CFG_HBMC_PC1_WTI (HBMC_CH4_CFG_HBMC_PC1_WTI),
      .HBMC_CH4_CFG_HBMC_PC1_RTA (HBMC_CH4_CFG_HBMC_PC1_RTA),
      .HBMC_CH4_CFG_HBMC_PC1_WTA (HBMC_CH4_CFG_HBMC_PC1_WTA),
      .HBMC_CH4_CFG_HBMC_PC1_ATA_DBG (HBMC_CH4_CFG_HBMC_PC1_ATA_DBG),
      .HBMC_CH4_CFG_HBMC_PC1_ATI_DBG (HBMC_CH4_CFG_HBMC_PC1_ATI_DBG),
      .HBMC_CH4_CFG_HBMC_PC1_ITA_DBG (HBMC_CH4_CFG_HBMC_PC1_ITA_DBG),
      .HBMC_CH4_CFG_HBMC_PC1_ITI_DBG (HBMC_CH4_CFG_HBMC_PC1_ITI_DBG),
      .HBMC_CH4_CFG_HBMC_PC1_RTRWTW_DBG (HBMC_CH4_CFG_HBMC_PC1_RTRWTW_DBG),
      .HBMC_CH4_CFG_HBMC_PC1_WTR_DBG (HBMC_CH4_CFG_HBMC_PC1_WTR_DBG),
      .HBMC_CH4_CFG_HBMC_PC1_ATA_SBG (HBMC_CH4_CFG_HBMC_PC1_ATA_SBG),
      .HBMC_CH4_CFG_HBMC_PC1_ATI_SBG (HBMC_CH4_CFG_HBMC_PC1_ATI_SBG),
      .HBMC_CH4_CFG_HBMC_PC1_ITA_SBG (HBMC_CH4_CFG_HBMC_PC1_ITA_SBG),
      .HBMC_CH4_CFG_HBMC_PC1_ITI_SBG (HBMC_CH4_CFG_HBMC_PC1_ITI_SBG),
      .HBMC_CH4_CFG_HBMC_PC1_WTR_SBG (HBMC_CH4_CFG_HBMC_PC1_WTR_SBG),
      .HBMC_CH4_CFG_HBMC_PC1_RTR_DSID (HBMC_CH4_CFG_HBMC_PC1_RTR_DSID),
      .HBMC_CH4_CFG_PSEUDO_BL8_EN (HBMC_CH4_CFG_PSEUDO_BL8_EN),
      .HBMC_CH4_CFG_CB_WREADY_GATE_EN (HBMC_CH4_CFG_CB_WREADY_GATE_EN),
      .HBMC_CH4_CFG_PC0_RDEN_ON (HBMC_CH4_CFG_PC0_RDEN_ON),
      .HBMC_CH4_CFG_PC1_RDEN_ON (HBMC_CH4_CFG_PC1_RDEN_ON),
      .HBMC_CH4_CFG_PC0_RDIE_ON (HBMC_CH4_CFG_PC0_RDIE_ON),
      .HBMC_CH4_CFG_PC1_RDIE_ON (HBMC_CH4_CFG_PC1_RDIE_ON),
      .HBMC_CH4_CFG_PC0_CMD2RD (HBMC_CH4_CFG_PC0_CMD2RD),
      .HBMC_CH4_CFG_PC1_CMD2RD (HBMC_CH4_CFG_PC1_CMD2RD),
      .HBMC_CH4_CFG_PC0_CMD2RDPAR (HBMC_CH4_CFG_PC0_CMD2RDPAR),
      .HBMC_CH4_CFG_PC1_CMD2RDPAR (HBMC_CH4_CFG_PC1_CMD2RDPAR),
      .HBMC_CH4_CFG_PC0_WDQS_ON (HBMC_CH4_CFG_PC0_WDQS_ON),
      .HBMC_CH4_CFG_PC1_WDQS_ON (HBMC_CH4_CFG_PC1_WDQS_ON),
      .HBMC_CH4_CFG_WCQ_HWM (HBMC_CH4_CFG_WCQ_HWM),
      .HBMC_CH4_CFG_RFSH_POST_UPPER_LIMIT (HBMC_CH4_CFG_RFSH_POST_UPPER_LIMIT),
      .HBMC_CH4_CFG_THROTTLE_EN (HBMC_CH4_CFG_THROTTLE_EN),
      .HBMC_CH4_CFG_TEMP000_ON_TIME (HBMC_CH4_CFG_TEMP000_ON_TIME),
      .HBMC_CH4_CFG_TEMP001_ON_TIME (HBMC_CH4_CFG_TEMP001_ON_TIME),
      .HBMC_CH4_CFG_TEMP010_ON_TIME (HBMC_CH4_CFG_TEMP010_ON_TIME),
      .HBMC_CH4_CFG_TEMP011_ON_TIME (HBMC_CH4_CFG_TEMP011_ON_TIME),
      .HBMC_CH4_CFG_TEMP100_ON_TIME (HBMC_CH4_CFG_TEMP100_ON_TIME),
      .HBMC_CH4_CFG_TEMP101_ON_TIME (HBMC_CH4_CFG_TEMP101_ON_TIME),
      .HBMC_CH4_CFG_TEMP110_ON_TIME (HBMC_CH4_CFG_TEMP110_ON_TIME),
      .HBMC_CH4_CFG_TEMP111_ON_TIME (HBMC_CH4_CFG_TEMP111_ON_TIME),
      .HBMC_CH4_CFG_TEMP000_OFF_TIME (HBMC_CH4_CFG_TEMP000_OFF_TIME),
      .HBMC_CH4_CFG_TEMP001_OFF_TIME (HBMC_CH4_CFG_TEMP001_OFF_TIME),
      .HBMC_CH4_CFG_TEMP010_OFF_TIME (HBMC_CH4_CFG_TEMP010_OFF_TIME),
      .HBMC_CH4_CFG_TEMP011_OFF_TIME (HBMC_CH4_CFG_TEMP011_OFF_TIME),
      .HBMC_CH4_CFG_TEMP100_OFF_TIME (HBMC_CH4_CFG_TEMP100_OFF_TIME),
      .HBMC_CH4_CFG_TEMP101_OFF_TIME (HBMC_CH4_CFG_TEMP101_OFF_TIME),
      .HBMC_CH4_CFG_TEMP110_OFF_TIME (HBMC_CH4_CFG_TEMP110_OFF_TIME),
      .HBMC_CH4_CFG_TEMP111_OFF_TIME (HBMC_CH4_CFG_TEMP111_OFF_TIME),
      .HBMC_CH4_CFG_RMW_EN (HBMC_CH4_CFG_RMW_EN),
      .HBMC_CH4_CFG_POWER_DOWN_IDLE_THRESHOLD (HBMC_CH4_CFG_POWER_DOWN_IDLE_THRESHOLD),
      .HBMC_CH4_CFG_SB_PRE_UPDATE_CYCLE (HBMC_CH4_CFG_SB_PRE_UPDATE_CYCLE),
      .HBMC_CH4_CFG_HBMCC2HPTRDLY (HBMC_CH4_CFG_HBMCC2HPTRDLY),
      .HBMC_CH4_HBM_TCCDL_BL4 (HBMC_CH4_HBM_TCCDL_BL4),
      .HBMC_CH4_HBM_TRTW (HBMC_CH4_HBM_TRTW),
      .HBMC_CH4_HBM_TFAW (HBMC_CH4_HBM_TFAW),
      .HBMC_CH4_HBM_TEAW (HBMC_CH4_HBM_TEAW),
      .HBMC_CH4_CFG_HBMC_PC0_FAW (HBMC_CH4_CFG_HBMC_PC0_FAW),
      .HBMC_CH4_CFG_HBMC_PC0_RTI (HBMC_CH4_CFG_HBMC_PC0_RTI),
      .HBMC_CH4_CFG_HBMC_PC0_RTW (HBMC_CH4_CFG_HBMC_PC0_RTW),
      .HBMC_CH4_CFG_HBMC_PC0_RTRWTW_SBG (HBMC_CH4_CFG_HBMC_PC0_RTRWTW_SBG),
      .HBMC_CH4_CFG_HBMC_PC1_FAW (HBMC_CH4_CFG_HBMC_PC1_FAW),
      .HBMC_CH4_CFG_HBMC_PC1_RTI (HBMC_CH4_CFG_HBMC_PC1_RTI),
      .HBMC_CH4_CFG_HBMC_PC1_RTW (HBMC_CH4_CFG_HBMC_PC1_RTW),
      .HBMC_CH4_CFG_HBMC_PC1_RTRWTW_SBG (HBMC_CH4_CFG_HBMC_PC1_RTRWTW_SBG),
      .HBMC_CH4_CFG_AWFIFO_RSVD_ENTRY (HBMC_CH4_CFG_AWFIFO_RSVD_ENTRY),
      .HBMC_CH4_CFG_ARFIFO_RSVD_ENTRY (HBMC_CH4_CFG_ARFIFO_RSVD_ENTRY),
      .HBMC_CH5_HBM_DEVICE (HBMC_CH5_HBM_DEVICE),
      .HBMC_CH5_HBM_TRRDL (HBMC_CH5_HBM_TRRDL),
      .HBMC_CH5_HBM_TRCDRD (HBMC_CH5_HBM_TRCDRD),
      .HBMC_CH5_HBM_TRCDWR (HBMC_CH5_HBM_TRCDWR),
      .HBMC_CH5_HBM_TRTPL_BL4 (HBMC_CH5_HBM_TRTPL_BL4),
      .HBMC_CH5_HBM_TRTPS_BL4 (HBMC_CH5_HBM_TRTPS_BL4),
      .HBMC_CH5_HBM_TRP (HBMC_CH5_HBM_TRP),
      .HBMC_CH5_HBM_TCCDS_BL4 (HBMC_CH5_HBM_TCCDS_BL4),
      .HBMC_CH5_HBM_TCCDR (HBMC_CH5_HBM_TCCDR),
      .HBMC_CH5_HBM_TWR (HBMC_CH5_HBM_TWR),
      .HBMC_CH5_HBM_TWTRL (HBMC_CH5_HBM_TWTRL),
      .HBMC_CH5_HBM_TWTRS (HBMC_CH5_HBM_TWTRS),
      .HBMC_CH5_HBM_TDQSS_MAX_PS (HBMC_CH5_HBM_TDQSS_MAX_PS),
      .HBMC_CH5_HBM_TDQSS_MIN_PS (HBMC_CH5_HBM_TDQSS_MIN_PS),
      .HBMC_CH5_HBM_TDQSCK_MAX_PS (HBMC_CH5_HBM_TDQSCK_MAX_PS),
      .HBMC_CH5_HBM_TDQSQ_MAX_PS (HBMC_CH5_HBM_TDQSQ_MAX_PS),
      .HBMC_CH5_HBM_PARAM_TYPE (HBMC_CH5_HBM_PARAM_TYPE),
      .HBMC_CH5_RFSH_POLICY (HBMC_CH5_RFSH_POLICY),
      .HBMC_CH5_HBM_TREFI (HBMC_CH5_HBM_TREFI),
      .HBMC_CH5_HBM_TCKSRE (HBMC_CH5_HBM_TCKSRE),
      .HBMC_CH5_HBM_TCKSRX (HBMC_CH5_HBM_TCKSRX),
      .HBMC_CH5_HBM_TXS (HBMC_CH5_HBM_TXS),
      .HBMC_CH5_HBM_TCKESR (HBMC_CH5_HBM_TCKESR),
      .HBMC_CH5_HBM_TXP (HBMC_CH5_HBM_TXP),
      .HBMC_CH5_HBM_TPD (HBMC_CH5_HBM_TPD),
      .HBMC_CH5_CFG_HBMC_MODES (HBMC_CH5_CFG_HBMC_MODES),
      .HBMC_CH5_CORE_CLOCK_MHZ (HBMC_CH5_CORE_CLOCK_MHZ),
      .HBMC_CH5_CORE_CLOCK_PS (HBMC_CH5_CORE_CLOCK_PS),
      .HBMC_CH5_CFG_CHANNEL_EN (HBMC_CH5_CFG_CHANNEL_EN),
      .HBMC_CH5_CFG_TR_ORDER (HBMC_CH5_CFG_TR_ORDER),
      .HBMC_CH5_CFG_ADDR_ORDER (HBMC_CH5_CFG_ADDR_ORDER),
      .HBMC_CH5_CFG_USER_RD_AP_POL (HBMC_CH5_CFG_USER_RD_AP_POL),
      .HBMC_CH5_CFG_USER_WR_AP_POL (HBMC_CH5_CFG_USER_WR_AP_POL),
      .HBMC_CH5_CFG_RID_DEPENDENCY_EN (HBMC_CH5_CFG_RID_DEPENDENCY_EN),
      .HBMC_CH5_CFG_HBMC_TX_BYPASS (HBMC_CH5_CFG_HBMC_TX_BYPASS),
      .HBMC_CH5_CFG_HBMC_RX_BYPASS (HBMC_CH5_CFG_HBMC_RX_BYPASS),
      .HBMC_CH5_CFG_P2HPEMUEN (HBMC_CH5_CFG_P2HPEMUEN),
      .HBMC_CH5_CFG_RMPTREN (HBMC_CH5_CFG_RMPTREN),
      .HBMC_CH5_CFG_RMPTRENDLY00 (HBMC_CH5_CFG_RMPTRENDLY00),
      .HBMC_CH5_CFG_RMPTRENDLY01 (HBMC_CH5_CFG_RMPTRENDLY01),
      .HBMC_CH5_CFG_RMPTRENDLY02 (HBMC_CH5_CFG_RMPTRENDLY02),
      .HBMC_CH5_CFG_RMPTRENDLY03 (HBMC_CH5_CFG_RMPTRENDLY03),
      .HBMC_CH5_CFG_RMPTRENDLY04 (HBMC_CH5_CFG_RMPTRENDLY04),
      .HBMC_CH5_HBM_TRAS (HBMC_CH5_HBM_TRAS),
      .HBMC_CH5_HBM_TRRDS (HBMC_CH5_HBM_TRRDS),
      .HBMC_CH5_HBMC_OFFSET (HBMC_CH5_HBMC_OFFSET),
      .HBMC_CH5_HBMC_RATE_VALUE (HBMC_CH5_HBMC_RATE_VALUE),
      .HBMC_CH5_HBM_CLOCK_MHZ (HBMC_CH5_HBM_CLOCK_MHZ),
      .HBMC_CH5_HBM_CLOCK_PS (HBMC_CH5_HBM_CLOCK_PS),
      .HBMC_CH5_RFSH_MODE (HBMC_CH5_RFSH_MODE),
      .HBMC_CH5_HBM_TRFC (HBMC_CH5_HBM_TRFC),
      .HBMC_CH5_DATA_WIDTH_MODE (HBMC_CH5_DATA_WIDTH_MODE),
      .HBMC_CH5_EXT_RDIE (HBMC_CH5_EXT_RDIE),
      .HBMC_CH5_TEMP000_THROTTLE_RATIO (HBMC_CH5_TEMP000_THROTTLE_RATIO),
      .HBMC_CH5_TEMP001_THROTTLE_RATIO (HBMC_CH5_TEMP001_THROTTLE_RATIO),
      .HBMC_CH5_TEMP010_THROTTLE_RATIO (HBMC_CH5_TEMP010_THROTTLE_RATIO),
      .HBMC_CH5_TEMP011_THROTTLE_RATIO (HBMC_CH5_TEMP011_THROTTLE_RATIO),
      .HBMC_CH5_TEMP100_THROTTLE_RATIO (HBMC_CH5_TEMP100_THROTTLE_RATIO),
      .HBMC_CH5_TEMP101_THROTTLE_RATIO (HBMC_CH5_TEMP101_THROTTLE_RATIO),
      .HBMC_CH5_TEMP110_THROTTLE_RATIO (HBMC_CH5_TEMP110_THROTTLE_RATIO),
      .HBMC_CH5_TEMP111_THROTTLE_RATIO (HBMC_CH5_TEMP111_THROTTLE_RATIO),
      .HBMC_CH5_CORE_CLK_MODE (HBMC_CH5_CORE_CLK_MODE),
      .HBMC_CH5_CFG_HBMC_BL (HBMC_CH5_CFG_HBMC_BL),
      .HBMC_CH5_USER_STRB_EN (HBMC_CH5_USER_STRB_EN),
      .HBMC_CH5_CFG_TBHMCRSTMIN (HBMC_CH5_CFG_TBHMCRSTMIN),
      .HBMC_CH5_CFG_RESET_COUNT (HBMC_CH5_CFG_RESET_COUNT),
      .HBMC_CH5_CFG_HBMC_PC0_WL (HBMC_CH5_CFG_HBMC_PC0_WL),
      .HBMC_CH5_CFG_HBMC_PC0_RL (HBMC_CH5_CFG_HBMC_PC0_RL),
      .HBMC_CH5_CFG_HBMC_PC1_WL (HBMC_CH5_CFG_HBMC_PC1_WL),
      .HBMC_CH5_CFG_HBMC_PC1_RL (HBMC_CH5_CFG_HBMC_PC1_RL),
      .HBMC_CH5_CFG_POSTCAL_STATE (HBMC_CH5_CFG_POSTCAL_STATE),
      .HBMC_CH5_CFG_UFIC2PDLY (HBMC_CH5_CFG_UFIC2PDLY),
      .HBMC_CH5_CFG_UFIP2CDLY (HBMC_CH5_CFG_UFIP2CDLY),
      .HBMC_CH5_CFG_CB_RMW_RD_IDLE_WAIT_EN (HBMC_CH5_CFG_CB_RMW_RD_IDLE_WAIT_EN),
      .HBMC_CH5_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN (HBMC_CH5_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN),
      .HBMC_CH5_CFG_SB_POST_UPDATE_CYCLE (HBMC_CH5_CFG_SB_POST_UPDATE_CYCLE),
      .HBMC_CH5_CFG_HBMC_PC0_SCR_SEEDSEL (HBMC_CH5_CFG_HBMC_PC0_SCR_SEEDSEL),
      .HBMC_CH5_CFG_HBMC_PC0_SCR_EN (HBMC_CH5_CFG_HBMC_PC0_SCR_EN),
      .HBMC_CH5_CFG_HBMC_RFSH_PB_BURST_GAP (HBMC_CH5_CFG_HBMC_RFSH_PB_BURST_GAP),
      .HBMC_CH5_CFG_HBMC_PC1_SCR_SEEDSEL (HBMC_CH5_CFG_HBMC_PC1_SCR_SEEDSEL),
      .HBMC_CH5_CFG_HBMC_PC1_SCR_EN (HBMC_CH5_CFG_HBMC_PC1_SCR_EN),
      .HBMC_CH5_CFG_FLIP_MODE (HBMC_CH5_CFG_FLIP_MODE),
      .HBMC_CH5_CFG_DENSITY (HBMC_CH5_CFG_DENSITY),
      .HBMC_CH5_CFG_USER_DATA_WIDTH (HBMC_CH5_CFG_USER_DATA_WIDTH),
      .HBMC_CH5_CFG_CB_BREADY_BYPASS_EN (HBMC_CH5_CFG_CB_BREADY_BYPASS_EN),
      .HBMC_CH5_CFG_CB_RREADY_BYPASS_EN (HBMC_CH5_CFG_CB_RREADY_BYPASS_EN),
      .HBMC_CH5_CFG_CB_RVALID_GATE_EN (HBMC_CH5_CFG_CB_RVALID_GATE_EN),
      .HBMC_CH5_CFG_CB_BVALID_GATE_EN (HBMC_CH5_CFG_CB_BVALID_GATE_EN),
      .HBMC_CH5_CFG_ADDRCHNLMUXEN (HBMC_CH5_CFG_ADDRCHNLMUXEN),
      .HBMC_CH5_CFG_AXI_CMD_DEMUX_EN (HBMC_CH5_CFG_AXI_CMD_DEMUX_EN),
      .HBMC_CH5_CFG_PC0_MAJOR_MODE_UPDATE_CNT (HBMC_CH5_CFG_PC0_MAJOR_MODE_UPDATE_CNT),
      .HBMC_CH5_CFG_PC1_MAJOR_MODE_UPDATE_CNT (HBMC_CH5_CFG_PC1_MAJOR_MODE_UPDATE_CNT),
      .HBMC_CH5_CFG_RCQ_AGE_LIMIT (HBMC_CH5_CFG_RCQ_AGE_LIMIT),
      .HBMC_CH5_CFG_RDB_RSVD_ENTRY (HBMC_CH5_CFG_RDB_RSVD_ENTRY),
      .HBMC_CH5_CFG_RD_STRB_IDLE_THRESHOLD (HBMC_CH5_CFG_RD_STRB_IDLE_THRESHOLD),
      .HBMC_CH5_CFG_PC0_CMD2RDEN (HBMC_CH5_CFG_PC0_CMD2RDEN),
      .HBMC_CH5_CFG_PC1_CMD2RDEN (HBMC_CH5_CFG_PC1_CMD2RDEN),
      .HBMC_CH5_CFG_PC0_CMD2RDIE (HBMC_CH5_CFG_PC0_CMD2RDIE),
      .HBMC_CH5_CFG_PC1_CMD2RDIE (HBMC_CH5_CFG_PC1_CMD2RDIE),
      .HBMC_CH5_CFG_PC0_DATAOE_ON (HBMC_CH5_CFG_PC0_DATAOE_ON),
      .HBMC_CH5_CFG_PC1_DATAOE_ON (HBMC_CH5_CFG_PC1_DATAOE_ON),
      .HBMC_CH5_CFG_PC0_CMD2DATA (HBMC_CH5_CFG_PC0_CMD2DATA),
      .HBMC_CH5_CFG_PC1_CMD2DATA (HBMC_CH5_CFG_PC1_CMD2DATA),
      .HBMC_CH5_CFG_WDB_RSVD_ENTRY (HBMC_CH5_CFG_WDB_RSVD_ENTRY),
      .HBMC_CH5_CFG_AWDB_RSVD_ENTRY (HBMC_CH5_CFG_AWDB_RSVD_ENTRY),
      .HBMC_CH5_CFG_WCQ_BURST_THRESHOLD (HBMC_CH5_CFG_WCQ_BURST_THRESHOLD),
      .HBMC_CH5_CFG_WCQ_LWM (HBMC_CH5_CFG_WCQ_LWM),
      .HBMC_CH5_CFG_WCQ_TIMEOUT_THRESHOLD (HBMC_CH5_CFG_WCQ_TIMEOUT_THRESHOLD),
      .HBMC_CH5_CFG_PC0_MAJOR_MODE_UPDATE_CFG (HBMC_CH5_CFG_PC0_MAJOR_MODE_UPDATE_CFG),
      .HBMC_CH5_CFG_PC1_MAJOR_MODE_UPDATE_CFG (HBMC_CH5_CFG_PC1_MAJOR_MODE_UPDATE_CFG),
      .HBMC_CH5_CFG_PC0_CMD2WDQS (HBMC_CH5_CFG_PC0_CMD2WDQS),
      .HBMC_CH5_CFG_PC1_CMD2WDQS (HBMC_CH5_CFG_PC1_CMD2WDQS),
      .HBMC_CH5_CFG_PC0_CMD2DATAOE (HBMC_CH5_CFG_PC0_CMD2DATAOE),
      .HBMC_CH5_CFG_PC1_CMD2DATAOE (HBMC_CH5_CFG_PC1_CMD2DATAOE),
      .HBMC_CH5_CFG_CB_MAJOR_MODE_EN (HBMC_CH5_CFG_CB_MAJOR_MODE_EN),
      .HBMC_CH5_CFG_CB_STRICT_MAJOR_MODE_EN (HBMC_CH5_CFG_CB_STRICT_MAJOR_MODE_EN),
      .HBMC_CH5_CFG_RFSH_ALL_EN (HBMC_CH5_CFG_RFSH_ALL_EN),
      .HBMC_CH5_CFG_RFSH_PB_EN (HBMC_CH5_CFG_RFSH_PB_EN),
      .HBMC_CH5_CFG_USER_RFSH_PB_EN (HBMC_CH5_CFG_USER_RFSH_PB_EN),
      .HBMC_CH5_CFG_RFSH_AB_TO_PB_EN (HBMC_CH5_CFG_RFSH_AB_TO_PB_EN),
      .HBMC_CH5_CFG_CB_TEMP_RFSH_FILTER_EN (HBMC_CH5_CFG_CB_TEMP_RFSH_FILTER_EN),
      .HBMC_CH5_CFG_RFSH_POST_LOWER_LIMIT (HBMC_CH5_CFG_RFSH_POST_LOWER_LIMIT),
      .HBMC_CH5_CFG_RFSH_PRE_UPPER_LIMIT (HBMC_CH5_CFG_RFSH_PRE_UPPER_LIMIT),
      .HBMC_CH5_CFG_RFSH_IDLE_THRESHOLD (HBMC_CH5_CFG_RFSH_IDLE_THRESHOLD),
      .HBMC_CH5_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH5_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH5_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH5_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH5_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH5_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH5_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH5_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH5_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH5_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH5_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH5_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH5_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH5_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH5_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH5_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH5_CFG_TEMP_FILTER_EN (HBMC_CH5_CFG_TEMP_FILTER_EN),
      .HBMC_CH5_CFG_CATTRIP_FILTER_EN (HBMC_CH5_CFG_CATTRIP_FILTER_EN),
      .HBMC_CH5_CFG_CB_BYPASS_CATTRIP (HBMC_CH5_CFG_CB_BYPASS_CATTRIP),
      .HBMC_CH5_CFG_CB_TEMP_SELECT (HBMC_CH5_CFG_CB_TEMP_SELECT),
      .HBMC_CH5_CFG_F2C_TEMP_UPDATE (HBMC_CH5_CFG_F2C_TEMP_UPDATE),
      .HBMC_CH5_CFG_F2C_TEMP (HBMC_CH5_CFG_F2C_TEMP),
      .HBMC_CH5_CFG_ADDR_SCR (HBMC_CH5_CFG_ADDR_SCR),
      .HBMC_CH5_CFG_ADDR_SPRD (HBMC_CH5_CFG_ADDR_SPRD),
      .HBMC_CH5_CFG_CB_RD_COL_ARB_PRIORITY_EN (HBMC_CH5_CFG_CB_RD_COL_ARB_PRIORITY_EN),
      .HBMC_CH5_CFG_CB_WR_COL_ARB_PRIORITY_EN (HBMC_CH5_CFG_CB_WR_COL_ARB_PRIORITY_EN),
      .HBMC_CH5_CFG_CB_RD_ROW_ARB_PRIORITY_EN (HBMC_CH5_CFG_CB_RD_ROW_ARB_PRIORITY_EN),
      .HBMC_CH5_CFG_CB_WR_ROW_ARB_PRIORITY_EN (HBMC_CH5_CFG_CB_WR_ROW_ARB_PRIORITY_EN),
      .HBMC_CH5_CFG_CB_DEPENDENCY_MODE (HBMC_CH5_CFG_CB_DEPENDENCY_MODE),
      .HBMC_CH5_CFG_MECC_EN (HBMC_CH5_CFG_MECC_EN),
      .HBMC_CH5_CFG_CA_PAR_EN (HBMC_CH5_CFG_CA_PAR_EN),
      .HBMC_CH5_CFG_WR_PAR_EN (HBMC_CH5_CFG_WR_PAR_EN),
      .HBMC_CH5_CFG_RD_PAR_EN (HBMC_CH5_CFG_RD_PAR_EN),
      .HBMC_CH5_CFG_WR_DM_EN (HBMC_CH5_CFG_WR_DM_EN),
      .HBMC_CH5_CFG_RD_DM_EN (HBMC_CH5_CFG_RD_DM_EN),
      .HBMC_CH5_CFG_POWER_DOWN_EN (HBMC_CH5_CFG_POWER_DOWN_EN),
      .HBMC_CH5_CFG_POWER_DOWN_CK_DIS_EN (HBMC_CH5_CFG_POWER_DOWN_CK_DIS_EN),
      .HBMC_CH5_CFG_AUTO_RD_POWER_DOWN_EXIT_EN (HBMC_CH5_CFG_AUTO_RD_POWER_DOWN_EXIT_EN),
      .HBMC_CH5_CFG_AUTO_WR_POWER_DOWN_EXIT_EN (HBMC_CH5_CFG_AUTO_WR_POWER_DOWN_EXIT_EN),
      .HBMC_CH5_CFG_AUTO_RD_SELF_RFSH_EXIT_EN (HBMC_CH5_CFG_AUTO_RD_SELF_RFSH_EXIT_EN),
      .HBMC_CH5_CFG_AUTO_WR_SELF_RFSH_EXIT_EN (HBMC_CH5_CFG_AUTO_WR_SELF_RFSH_EXIT_EN),
      .HBMC_CH5_CFG_SELF_RFSH_CK_DIS_EN (HBMC_CH5_CFG_SELF_RFSH_CK_DIS_EN),
      .HBMC_CH5_CFG_SELF_RFSH_EN (HBMC_CH5_CFG_SELF_RFSH_EN),
      .HBMC_CH5_H0_FR_CLK_STCFG_EN (HBMC_CH5_H0_FR_CLK_STCFG_EN),
      .HBMC_CH5_CFG_SB_PRE_STALL_CYCLE (HBMC_CH5_CFG_SB_PRE_STALL_CYCLE),
      .HBMC_CH5_CFG_SB_POST_STALL_CYCLE (HBMC_CH5_CFG_SB_POST_STALL_CYCLE),
      .HBMC_CH5_CFG_HBMC_CORECLK_PROG_DELAY1 (HBMC_CH5_CFG_HBMC_CORECLK_PROG_DELAY1),
      .HBMC_CH5_CFG_HBMC_CORECLK_PROG_DELAY2 (HBMC_CH5_CFG_HBMC_CORECLK_PROG_DELAY2),
      .HBMC_CH5_CFG_HBMCPTRENSYNCSEL (HBMC_CH5_CFG_HBMCPTRENSYNCSEL),
      .HBMC_CH5_CFG_UB48MODE (HBMC_CH5_CFG_UB48MODE),
      .HBMC_CH5_CFG_HBMCH2CPTRSTART (HBMC_CH5_CFG_HBMCH2CPTRSTART),
      .HBMC_CH5_CFG_DWORD_LPBKEN (HBMC_CH5_CFG_DWORD_LPBKEN),
      .HBMC_CH5_CFG_AWORD_LPBEN (HBMC_CH5_CFG_AWORD_LPBEN),
      .HBMC_CH5_CFG_DWORD_LPBKSEL (HBMC_CH5_CFG_DWORD_LPBKSEL),
      .HBMC_CH5_CFG_AWORD_LPBKSEL (HBMC_CH5_CFG_AWORD_LPBKSEL),
      .HBMC_CH5_CFG_OBSGRPSEL (HBMC_CH5_CFG_OBSGRPSEL),
      .HBMC_CH5_CFG_OBSSIGSEL (HBMC_CH5_CFG_OBSSIGSEL),
      .HBMC_CH5_CFG_MEM_MCE (HBMC_CH5_CFG_MEM_MCE),
      .HBMC_CH5_CFG_MEM_WA (HBMC_CH5_CFG_MEM_WA),
      .HBMC_CH5_CFG_MEM_RMCE (HBMC_CH5_CFG_MEM_RMCE),
      .HBMC_CH5_CFG_MEM_WMCE (HBMC_CH5_CFG_MEM_WMCE),
      .HBMC_CH5_CFG_MEM_WPULSE (HBMC_CH5_CFG_MEM_WPULSE),
      .HBMC_CH5_CFG_SRAM_ECC_ENABLE (HBMC_CH5_CFG_SRAM_ECC_ENABLE),
      .HBMC_CH5_CFG_PC0_SRAM_INJD (HBMC_CH5_CFG_PC0_SRAM_INJD),
      .HBMC_CH5_CFG_PC0_SRAM_INJS (HBMC_CH5_CFG_PC0_SRAM_INJS),
      .HBMC_CH5_CFG_PC1_SRAM_INJD (HBMC_CH5_CFG_PC1_SRAM_INJD),
      .HBMC_CH5_CFG_PC1_SRAM_INJS (HBMC_CH5_CFG_PC1_SRAM_INJS),
      .HBMC_CH5_CFG_SRAM_SERRINTEN (HBMC_CH5_CFG_SRAM_SERRINTEN),
      .HBMC_CH5_CFG_SRAM_SLVERR_DIS (HBMC_CH5_CFG_SRAM_SLVERR_DIS),
      .HBMC_CH5_MMR_USER_TRIGGER (HBMC_CH5_MMR_USER_TRIGGER),
      .HBMC_CH5_MMR_USER_RDWR (HBMC_CH5_MMR_USER_RDWR),
      .HBMC_CH5_MMR_USER_BYTEENABLE (HBMC_CH5_MMR_USER_BYTEENABLE),
      .HBMC_CH5_MMR_USER_ADDR (HBMC_CH5_MMR_USER_ADDR),
      .HBMC_CH5_MMR_USER_WRDATA (HBMC_CH5_MMR_USER_WRDATA),
      .HBMC_CH5_MMR_SBOWN_REQ (HBMC_CH5_MMR_SBOWN_REQ),
      .HBMC_CH5_MMR_SBOWN_DELAY (HBMC_CH5_MMR_SBOWN_DELAY),
      .HBMC_CH5_CFG_SKETCH1 (HBMC_CH5_CFG_SKETCH1),
      .HBMC_CH5_CFG_SKETCH2 (HBMC_CH5_CFG_SKETCH2),
      .HBMC_CH5_CFG_TST_PATTERN (HBMC_CH5_CFG_TST_PATTERN),
      .HBMC_CH5_CFG_TST_START_ADDR (HBMC_CH5_CFG_TST_START_ADDR),
      .HBMC_CH5_CFG_TST_BURST_LEN (HBMC_CH5_CFG_TST_BURST_LEN),
      .HBMC_CH5_CFG_TST_GEN_CMD (HBMC_CH5_CFG_TST_GEN_CMD),
      .HBMC_CH5_CFG_AXI_TRAFFIC_SEL (HBMC_CH5_CFG_AXI_TRAFFIC_SEL),
      .HBMC_CH5_CFG_TST_PC_SEL (HBMC_CH5_CFG_TST_PC_SEL),
      .HBMC_CH5_CFG_TST_TRIGGER (HBMC_CH5_CFG_TST_TRIGGER),
      .HBMC_CH5_CFG_TST_TIME_OUT (HBMC_CH5_CFG_TST_TIME_OUT),
      .HBMC_CH5_HBMC_RATE (HBMC_CH5_HBMC_RATE),
      .HBMC_CH5_HBM_TRFCSB (HBMC_CH5_HBM_TRFCSB),
      .HBMC_CH5_HBM_TRREFD (HBMC_CH5_HBM_TRREFD),
      .HBMC_CH5_UFI_TRDEN (HBMC_CH5_UFI_TRDEN),
      .HBMC_CH5_CFG_HBMC_PC0_WTP (HBMC_CH5_CFG_HBMC_PC0_WTP),
      .HBMC_CH5_CFG_HBMC_PC1_WTP (HBMC_CH5_CFG_HBMC_PC1_WTP),
      .HBMC_CH5_CFG_HBMC_PC0_ITP (HBMC_CH5_CFG_HBMC_PC0_ITP),
      .HBMC_CH5_CFG_HBMC_PC1_ITP (HBMC_CH5_CFG_HBMC_PC1_ITP),
      .HBMC_CH5_CFG_HBMC_PC0_RTP (HBMC_CH5_CFG_HBMC_PC0_RTP),
      .HBMC_CH5_CFG_HBMC_PC1_RTP (HBMC_CH5_CFG_HBMC_PC1_RTP),
      .HBMC_CH5_CFG_PAR_LAT (HBMC_CH5_CFG_PAR_LAT),
      .HBMC_CH5_CFG_HBMC_PC0_FIW_SHORT (HBMC_CH5_CFG_HBMC_PC0_FIW_SHORT),
      .HBMC_CH5_CFG_HBMC_PC0_ATI (HBMC_CH5_CFG_HBMC_PC0_ATI),
      .HBMC_CH5_CFG_HBMC_PC0_ITI (HBMC_CH5_CFG_HBMC_PC0_ITI),
      .HBMC_CH5_CFG_HBMC_PC0_ATA (HBMC_CH5_CFG_HBMC_PC0_ATA),
      .HBMC_CH5_CFG_HBMC_PC0_ITA (HBMC_CH5_CFG_HBMC_PC0_ITA),
      .HBMC_CH5_CFG_HBMC_PC0_ITA_DLY (HBMC_CH5_CFG_HBMC_PC0_ITA_DLY),
      .HBMC_CH5_CFG_HBMC_PC0_ATP (HBMC_CH5_CFG_HBMC_PC0_ATP),
      .HBMC_CH5_CFG_HBMC_PC0_ATR (HBMC_CH5_CFG_HBMC_PC0_ATR),
      .HBMC_CH5_CFG_HBMC_PC0_ITR (HBMC_CH5_CFG_HBMC_PC0_ITR),
      .HBMC_CH5_CFG_HBMC_PC0_ATW (HBMC_CH5_CFG_HBMC_PC0_ATW),
      .HBMC_CH5_CFG_HBMC_PC0_ITW (HBMC_CH5_CFG_HBMC_PC0_ITW),
      .HBMC_CH5_CFG_HBMC_PC0_PTA (HBMC_CH5_CFG_HBMC_PC0_PTA),
      .HBMC_CH5_CFG_HBMC_PC0_WTI (HBMC_CH5_CFG_HBMC_PC0_WTI),
      .HBMC_CH5_CFG_HBMC_PC0_RTA (HBMC_CH5_CFG_HBMC_PC0_RTA),
      .HBMC_CH5_CFG_HBMC_PC0_WTA (HBMC_CH5_CFG_HBMC_PC0_WTA),
      .HBMC_CH5_CFG_HBMC_PC0_ATA_DBG (HBMC_CH5_CFG_HBMC_PC0_ATA_DBG),
      .HBMC_CH5_CFG_HBMC_PC0_ATI_DBG (HBMC_CH5_CFG_HBMC_PC0_ATI_DBG),
      .HBMC_CH5_CFG_HBMC_PC0_ITA_DBG (HBMC_CH5_CFG_HBMC_PC0_ITA_DBG),
      .HBMC_CH5_CFG_HBMC_PC0_ITI_DBG (HBMC_CH5_CFG_HBMC_PC0_ITI_DBG),
      .HBMC_CH5_CFG_HBMC_PC0_RTRWTW_DBG (HBMC_CH5_CFG_HBMC_PC0_RTRWTW_DBG),
      .HBMC_CH5_CFG_HBMC_PC0_WTR_DBG (HBMC_CH5_CFG_HBMC_PC0_WTR_DBG),
      .HBMC_CH5_CFG_HBMC_PC0_ATA_SBG (HBMC_CH5_CFG_HBMC_PC0_ATA_SBG),
      .HBMC_CH5_CFG_HBMC_PC0_ATI_SBG (HBMC_CH5_CFG_HBMC_PC0_ATI_SBG),
      .HBMC_CH5_CFG_HBMC_PC0_ITA_SBG (HBMC_CH5_CFG_HBMC_PC0_ITA_SBG),
      .HBMC_CH5_CFG_HBMC_PC0_ITI_SBG (HBMC_CH5_CFG_HBMC_PC0_ITI_SBG),
      .HBMC_CH5_CFG_HBMC_PC0_WTR_SBG (HBMC_CH5_CFG_HBMC_PC0_WTR_SBG),
      .HBMC_CH5_CFG_HBMC_PC0_RTR_DSID (HBMC_CH5_CFG_HBMC_PC0_RTR_DSID),
      .HBMC_CH5_CFG_HBMC_POWER_DOWN_TO_CK_DIS (HBMC_CH5_CFG_HBMC_POWER_DOWN_TO_CK_DIS),
      .HBMC_CH5_CFG_HBMC_CK_DIS_TO_POWER_DOWN (HBMC_CH5_CFG_HBMC_CK_DIS_TO_POWER_DOWN),
      .HBMC_CH5_CFG_HBMC_MIN_POWER_DOWN (HBMC_CH5_CFG_HBMC_MIN_POWER_DOWN),
      .HBMC_CH5_CFG_HBMC_POWER_DOWN_TO_VALID (HBMC_CH5_CFG_HBMC_POWER_DOWN_TO_VALID),
      .HBMC_CH5_CFG_HBMC_SELF_RFSH_TO_CK_DIS (HBMC_CH5_CFG_HBMC_SELF_RFSH_TO_CK_DIS),
      .HBMC_CH5_CFG_HBMC_CK_DIS_TO_SELF_RFSH (HBMC_CH5_CFG_HBMC_CK_DIS_TO_SELF_RFSH),
      .HBMC_CH5_CFG_HBMC_SELF_RFSH_TO_VALID (HBMC_CH5_CFG_HBMC_SELF_RFSH_TO_VALID),
      .HBMC_CH5_CFG_HBMC_MIN_SELF_RFSH (HBMC_CH5_CFG_HBMC_MIN_SELF_RFSH),
      .HBMC_CH5_CFG_HBMC_RFSH_AB_TO_VALID (HBMC_CH5_CFG_HBMC_RFSH_AB_TO_VALID),
      .HBMC_CH5_CFG_HBMC_RFSH_PB_TO_RFSH_PB (HBMC_CH5_CFG_HBMC_RFSH_PB_TO_RFSH_PB),
      .HBMC_CH5_CFG_HBMC_RFSH_PB_TO_VALID (HBMC_CH5_CFG_HBMC_RFSH_PB_TO_VALID),
      .HBMC_CH5_CFG_HBMC_TEMP000_RFSH_PERIOD (HBMC_CH5_CFG_HBMC_TEMP000_RFSH_PERIOD),
      .HBMC_CH5_CFG_HBMC_TEMP001_RFSH_PERIOD (HBMC_CH5_CFG_HBMC_TEMP001_RFSH_PERIOD),
      .HBMC_CH5_CFG_HBMC_TEMP011_RFSH_PERIOD (HBMC_CH5_CFG_HBMC_TEMP011_RFSH_PERIOD),
      .HBMC_CH5_CFG_HBMC_TEMP010_RFSH_PERIOD (HBMC_CH5_CFG_HBMC_TEMP010_RFSH_PERIOD),
      .HBMC_CH5_CFG_HBMC_TEMP110_RFSH_PERIOD (HBMC_CH5_CFG_HBMC_TEMP110_RFSH_PERIOD),
      .HBMC_CH5_CFG_HBMC_TEMP111_RFSH_PERIOD (HBMC_CH5_CFG_HBMC_TEMP111_RFSH_PERIOD),
      .HBMC_CH5_CFG_HBMC_TEMP101_RFSH_PERIOD (HBMC_CH5_CFG_HBMC_TEMP101_RFSH_PERIOD),
      .HBMC_CH5_CFG_HBMC_TEMP100_RFSH_PERIOD (HBMC_CH5_CFG_HBMC_TEMP100_RFSH_PERIOD),
      .HBMC_CH5_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET (HBMC_CH5_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET),
      .HBMC_CH5_CFG_HBMC_PCH_PB_TO_VALID (HBMC_CH5_CFG_HBMC_PCH_PB_TO_VALID),
      .HBMC_CH5_CFG_HBMC_PCH_AB_TO_VALID (HBMC_CH5_CFG_HBMC_PCH_AB_TO_VALID),
      .HBMC_CH5_CFG_HBMC_PC1_FIW_SHORT (HBMC_CH5_CFG_HBMC_PC1_FIW_SHORT),
      .HBMC_CH5_CFG_HBMC_PC1_ATI (HBMC_CH5_CFG_HBMC_PC1_ATI),
      .HBMC_CH5_CFG_HBMC_PC1_ITI (HBMC_CH5_CFG_HBMC_PC1_ITI),
      .HBMC_CH5_CFG_HBMC_PC1_ATA (HBMC_CH5_CFG_HBMC_PC1_ATA),
      .HBMC_CH5_CFG_HBMC_PC1_ITA (HBMC_CH5_CFG_HBMC_PC1_ITA),
      .HBMC_CH5_CFG_HBMC_PC1_ITA_DLY (HBMC_CH5_CFG_HBMC_PC1_ITA_DLY),
      .HBMC_CH5_CFG_HBMC_PC1_ATP (HBMC_CH5_CFG_HBMC_PC1_ATP),
      .HBMC_CH5_CFG_HBMC_PC1_ATR (HBMC_CH5_CFG_HBMC_PC1_ATR),
      .HBMC_CH5_CFG_HBMC_PC1_ITR (HBMC_CH5_CFG_HBMC_PC1_ITR),
      .HBMC_CH5_CFG_HBMC_PC1_ATW (HBMC_CH5_CFG_HBMC_PC1_ATW),
      .HBMC_CH5_CFG_HBMC_PC1_ITW (HBMC_CH5_CFG_HBMC_PC1_ITW),
      .HBMC_CH5_CFG_HBMC_PC1_PTA (HBMC_CH5_CFG_HBMC_PC1_PTA),
      .HBMC_CH5_CFG_HBMC_PC1_WTI (HBMC_CH5_CFG_HBMC_PC1_WTI),
      .HBMC_CH5_CFG_HBMC_PC1_RTA (HBMC_CH5_CFG_HBMC_PC1_RTA),
      .HBMC_CH5_CFG_HBMC_PC1_WTA (HBMC_CH5_CFG_HBMC_PC1_WTA),
      .HBMC_CH5_CFG_HBMC_PC1_ATA_DBG (HBMC_CH5_CFG_HBMC_PC1_ATA_DBG),
      .HBMC_CH5_CFG_HBMC_PC1_ATI_DBG (HBMC_CH5_CFG_HBMC_PC1_ATI_DBG),
      .HBMC_CH5_CFG_HBMC_PC1_ITA_DBG (HBMC_CH5_CFG_HBMC_PC1_ITA_DBG),
      .HBMC_CH5_CFG_HBMC_PC1_ITI_DBG (HBMC_CH5_CFG_HBMC_PC1_ITI_DBG),
      .HBMC_CH5_CFG_HBMC_PC1_RTRWTW_DBG (HBMC_CH5_CFG_HBMC_PC1_RTRWTW_DBG),
      .HBMC_CH5_CFG_HBMC_PC1_WTR_DBG (HBMC_CH5_CFG_HBMC_PC1_WTR_DBG),
      .HBMC_CH5_CFG_HBMC_PC1_ATA_SBG (HBMC_CH5_CFG_HBMC_PC1_ATA_SBG),
      .HBMC_CH5_CFG_HBMC_PC1_ATI_SBG (HBMC_CH5_CFG_HBMC_PC1_ATI_SBG),
      .HBMC_CH5_CFG_HBMC_PC1_ITA_SBG (HBMC_CH5_CFG_HBMC_PC1_ITA_SBG),
      .HBMC_CH5_CFG_HBMC_PC1_ITI_SBG (HBMC_CH5_CFG_HBMC_PC1_ITI_SBG),
      .HBMC_CH5_CFG_HBMC_PC1_WTR_SBG (HBMC_CH5_CFG_HBMC_PC1_WTR_SBG),
      .HBMC_CH5_CFG_HBMC_PC1_RTR_DSID (HBMC_CH5_CFG_HBMC_PC1_RTR_DSID),
      .HBMC_CH5_CFG_PSEUDO_BL8_EN (HBMC_CH5_CFG_PSEUDO_BL8_EN),
      .HBMC_CH5_CFG_CB_WREADY_GATE_EN (HBMC_CH5_CFG_CB_WREADY_GATE_EN),
      .HBMC_CH5_CFG_PC0_RDEN_ON (HBMC_CH5_CFG_PC0_RDEN_ON),
      .HBMC_CH5_CFG_PC1_RDEN_ON (HBMC_CH5_CFG_PC1_RDEN_ON),
      .HBMC_CH5_CFG_PC0_RDIE_ON (HBMC_CH5_CFG_PC0_RDIE_ON),
      .HBMC_CH5_CFG_PC1_RDIE_ON (HBMC_CH5_CFG_PC1_RDIE_ON),
      .HBMC_CH5_CFG_PC0_CMD2RD (HBMC_CH5_CFG_PC0_CMD2RD),
      .HBMC_CH5_CFG_PC1_CMD2RD (HBMC_CH5_CFG_PC1_CMD2RD),
      .HBMC_CH5_CFG_PC0_CMD2RDPAR (HBMC_CH5_CFG_PC0_CMD2RDPAR),
      .HBMC_CH5_CFG_PC1_CMD2RDPAR (HBMC_CH5_CFG_PC1_CMD2RDPAR),
      .HBMC_CH5_CFG_PC0_WDQS_ON (HBMC_CH5_CFG_PC0_WDQS_ON),
      .HBMC_CH5_CFG_PC1_WDQS_ON (HBMC_CH5_CFG_PC1_WDQS_ON),
      .HBMC_CH5_CFG_WCQ_HWM (HBMC_CH5_CFG_WCQ_HWM),
      .HBMC_CH5_CFG_RFSH_POST_UPPER_LIMIT (HBMC_CH5_CFG_RFSH_POST_UPPER_LIMIT),
      .HBMC_CH5_CFG_THROTTLE_EN (HBMC_CH5_CFG_THROTTLE_EN),
      .HBMC_CH5_CFG_TEMP000_ON_TIME (HBMC_CH5_CFG_TEMP000_ON_TIME),
      .HBMC_CH5_CFG_TEMP001_ON_TIME (HBMC_CH5_CFG_TEMP001_ON_TIME),
      .HBMC_CH5_CFG_TEMP010_ON_TIME (HBMC_CH5_CFG_TEMP010_ON_TIME),
      .HBMC_CH5_CFG_TEMP011_ON_TIME (HBMC_CH5_CFG_TEMP011_ON_TIME),
      .HBMC_CH5_CFG_TEMP100_ON_TIME (HBMC_CH5_CFG_TEMP100_ON_TIME),
      .HBMC_CH5_CFG_TEMP101_ON_TIME (HBMC_CH5_CFG_TEMP101_ON_TIME),
      .HBMC_CH5_CFG_TEMP110_ON_TIME (HBMC_CH5_CFG_TEMP110_ON_TIME),
      .HBMC_CH5_CFG_TEMP111_ON_TIME (HBMC_CH5_CFG_TEMP111_ON_TIME),
      .HBMC_CH5_CFG_TEMP000_OFF_TIME (HBMC_CH5_CFG_TEMP000_OFF_TIME),
      .HBMC_CH5_CFG_TEMP001_OFF_TIME (HBMC_CH5_CFG_TEMP001_OFF_TIME),
      .HBMC_CH5_CFG_TEMP010_OFF_TIME (HBMC_CH5_CFG_TEMP010_OFF_TIME),
      .HBMC_CH5_CFG_TEMP011_OFF_TIME (HBMC_CH5_CFG_TEMP011_OFF_TIME),
      .HBMC_CH5_CFG_TEMP100_OFF_TIME (HBMC_CH5_CFG_TEMP100_OFF_TIME),
      .HBMC_CH5_CFG_TEMP101_OFF_TIME (HBMC_CH5_CFG_TEMP101_OFF_TIME),
      .HBMC_CH5_CFG_TEMP110_OFF_TIME (HBMC_CH5_CFG_TEMP110_OFF_TIME),
      .HBMC_CH5_CFG_TEMP111_OFF_TIME (HBMC_CH5_CFG_TEMP111_OFF_TIME),
      .HBMC_CH5_CFG_RMW_EN (HBMC_CH5_CFG_RMW_EN),
      .HBMC_CH5_CFG_POWER_DOWN_IDLE_THRESHOLD (HBMC_CH5_CFG_POWER_DOWN_IDLE_THRESHOLD),
      .HBMC_CH5_CFG_SB_PRE_UPDATE_CYCLE (HBMC_CH5_CFG_SB_PRE_UPDATE_CYCLE),
      .HBMC_CH5_CFG_HBMCC2HPTRDLY (HBMC_CH5_CFG_HBMCC2HPTRDLY),
      .HBMC_CH5_HBM_TCCDL_BL4 (HBMC_CH5_HBM_TCCDL_BL4),
      .HBMC_CH5_HBM_TRTW (HBMC_CH5_HBM_TRTW),
      .HBMC_CH5_HBM_TFAW (HBMC_CH5_HBM_TFAW),
      .HBMC_CH5_HBM_TEAW (HBMC_CH5_HBM_TEAW),
      .HBMC_CH5_CFG_HBMC_PC0_FAW (HBMC_CH5_CFG_HBMC_PC0_FAW),
      .HBMC_CH5_CFG_HBMC_PC0_RTI (HBMC_CH5_CFG_HBMC_PC0_RTI),
      .HBMC_CH5_CFG_HBMC_PC0_RTW (HBMC_CH5_CFG_HBMC_PC0_RTW),
      .HBMC_CH5_CFG_HBMC_PC0_RTRWTW_SBG (HBMC_CH5_CFG_HBMC_PC0_RTRWTW_SBG),
      .HBMC_CH5_CFG_HBMC_PC1_FAW (HBMC_CH5_CFG_HBMC_PC1_FAW),
      .HBMC_CH5_CFG_HBMC_PC1_RTI (HBMC_CH5_CFG_HBMC_PC1_RTI),
      .HBMC_CH5_CFG_HBMC_PC1_RTW (HBMC_CH5_CFG_HBMC_PC1_RTW),
      .HBMC_CH5_CFG_HBMC_PC1_RTRWTW_SBG (HBMC_CH5_CFG_HBMC_PC1_RTRWTW_SBG),
      .HBMC_CH5_CFG_AWFIFO_RSVD_ENTRY (HBMC_CH5_CFG_AWFIFO_RSVD_ENTRY),
      .HBMC_CH5_CFG_ARFIFO_RSVD_ENTRY (HBMC_CH5_CFG_ARFIFO_RSVD_ENTRY),
      .HBMC_CH6_HBM_DEVICE (HBMC_CH6_HBM_DEVICE),
      .HBMC_CH6_HBM_TRRDL (HBMC_CH6_HBM_TRRDL),
      .HBMC_CH6_HBM_TRCDRD (HBMC_CH6_HBM_TRCDRD),
      .HBMC_CH6_HBM_TRCDWR (HBMC_CH6_HBM_TRCDWR),
      .HBMC_CH6_HBM_TRTPL_BL4 (HBMC_CH6_HBM_TRTPL_BL4),
      .HBMC_CH6_HBM_TRTPS_BL4 (HBMC_CH6_HBM_TRTPS_BL4),
      .HBMC_CH6_HBM_TRP (HBMC_CH6_HBM_TRP),
      .HBMC_CH6_HBM_TCCDS_BL4 (HBMC_CH6_HBM_TCCDS_BL4),
      .HBMC_CH6_HBM_TCCDR (HBMC_CH6_HBM_TCCDR),
      .HBMC_CH6_HBM_TWR (HBMC_CH6_HBM_TWR),
      .HBMC_CH6_HBM_TWTRL (HBMC_CH6_HBM_TWTRL),
      .HBMC_CH6_HBM_TWTRS (HBMC_CH6_HBM_TWTRS),
      .HBMC_CH6_HBM_TDQSS_MAX_PS (HBMC_CH6_HBM_TDQSS_MAX_PS),
      .HBMC_CH6_HBM_TDQSS_MIN_PS (HBMC_CH6_HBM_TDQSS_MIN_PS),
      .HBMC_CH6_HBM_TDQSCK_MAX_PS (HBMC_CH6_HBM_TDQSCK_MAX_PS),
      .HBMC_CH6_HBM_TDQSQ_MAX_PS (HBMC_CH6_HBM_TDQSQ_MAX_PS),
      .HBMC_CH6_HBM_PARAM_TYPE (HBMC_CH6_HBM_PARAM_TYPE),
      .HBMC_CH6_RFSH_POLICY (HBMC_CH6_RFSH_POLICY),
      .HBMC_CH6_HBM_TREFI (HBMC_CH6_HBM_TREFI),
      .HBMC_CH6_HBM_TCKSRE (HBMC_CH6_HBM_TCKSRE),
      .HBMC_CH6_HBM_TCKSRX (HBMC_CH6_HBM_TCKSRX),
      .HBMC_CH6_HBM_TXS (HBMC_CH6_HBM_TXS),
      .HBMC_CH6_HBM_TCKESR (HBMC_CH6_HBM_TCKESR),
      .HBMC_CH6_HBM_TXP (HBMC_CH6_HBM_TXP),
      .HBMC_CH6_HBM_TPD (HBMC_CH6_HBM_TPD),
      .HBMC_CH6_CFG_HBMC_MODES (HBMC_CH6_CFG_HBMC_MODES),
      .HBMC_CH6_CORE_CLOCK_MHZ (HBMC_CH6_CORE_CLOCK_MHZ),
      .HBMC_CH6_CORE_CLOCK_PS (HBMC_CH6_CORE_CLOCK_PS),
      .HBMC_CH6_CFG_CHANNEL_EN (HBMC_CH6_CFG_CHANNEL_EN),
      .HBMC_CH6_CFG_TR_ORDER (HBMC_CH6_CFG_TR_ORDER),
      .HBMC_CH6_CFG_ADDR_ORDER (HBMC_CH6_CFG_ADDR_ORDER),
      .HBMC_CH6_CFG_USER_RD_AP_POL (HBMC_CH6_CFG_USER_RD_AP_POL),
      .HBMC_CH6_CFG_USER_WR_AP_POL (HBMC_CH6_CFG_USER_WR_AP_POL),
      .HBMC_CH6_CFG_RID_DEPENDENCY_EN (HBMC_CH6_CFG_RID_DEPENDENCY_EN),
      .HBMC_CH6_CFG_HBMC_TX_BYPASS (HBMC_CH6_CFG_HBMC_TX_BYPASS),
      .HBMC_CH6_CFG_HBMC_RX_BYPASS (HBMC_CH6_CFG_HBMC_RX_BYPASS),
      .HBMC_CH6_CFG_P2HPEMUEN (HBMC_CH6_CFG_P2HPEMUEN),
      .HBMC_CH6_CFG_RMPTREN (HBMC_CH6_CFG_RMPTREN),
      .HBMC_CH6_CFG_RMPTRENDLY00 (HBMC_CH6_CFG_RMPTRENDLY00),
      .HBMC_CH6_CFG_RMPTRENDLY01 (HBMC_CH6_CFG_RMPTRENDLY01),
      .HBMC_CH6_CFG_RMPTRENDLY02 (HBMC_CH6_CFG_RMPTRENDLY02),
      .HBMC_CH6_CFG_RMPTRENDLY03 (HBMC_CH6_CFG_RMPTRENDLY03),
      .HBMC_CH6_CFG_RMPTRENDLY04 (HBMC_CH6_CFG_RMPTRENDLY04),
      .HBMC_CH6_HBM_TRAS (HBMC_CH6_HBM_TRAS),
      .HBMC_CH6_HBM_TRRDS (HBMC_CH6_HBM_TRRDS),
      .HBMC_CH6_HBMC_OFFSET (HBMC_CH6_HBMC_OFFSET),
      .HBMC_CH6_HBMC_RATE_VALUE (HBMC_CH6_HBMC_RATE_VALUE),
      .HBMC_CH6_HBM_CLOCK_MHZ (HBMC_CH6_HBM_CLOCK_MHZ),
      .HBMC_CH6_HBM_CLOCK_PS (HBMC_CH6_HBM_CLOCK_PS),
      .HBMC_CH6_RFSH_MODE (HBMC_CH6_RFSH_MODE),
      .HBMC_CH6_HBM_TRFC (HBMC_CH6_HBM_TRFC),
      .HBMC_CH6_DATA_WIDTH_MODE (HBMC_CH6_DATA_WIDTH_MODE),
      .HBMC_CH6_EXT_RDIE (HBMC_CH6_EXT_RDIE),
      .HBMC_CH6_TEMP000_THROTTLE_RATIO (HBMC_CH6_TEMP000_THROTTLE_RATIO),
      .HBMC_CH6_TEMP001_THROTTLE_RATIO (HBMC_CH6_TEMP001_THROTTLE_RATIO),
      .HBMC_CH6_TEMP010_THROTTLE_RATIO (HBMC_CH6_TEMP010_THROTTLE_RATIO),
      .HBMC_CH6_TEMP011_THROTTLE_RATIO (HBMC_CH6_TEMP011_THROTTLE_RATIO),
      .HBMC_CH6_TEMP100_THROTTLE_RATIO (HBMC_CH6_TEMP100_THROTTLE_RATIO),
      .HBMC_CH6_TEMP101_THROTTLE_RATIO (HBMC_CH6_TEMP101_THROTTLE_RATIO),
      .HBMC_CH6_TEMP110_THROTTLE_RATIO (HBMC_CH6_TEMP110_THROTTLE_RATIO),
      .HBMC_CH6_TEMP111_THROTTLE_RATIO (HBMC_CH6_TEMP111_THROTTLE_RATIO),
      .HBMC_CH6_CORE_CLK_MODE (HBMC_CH6_CORE_CLK_MODE),
      .HBMC_CH6_CFG_HBMC_BL (HBMC_CH6_CFG_HBMC_BL),
      .HBMC_CH6_USER_STRB_EN (HBMC_CH6_USER_STRB_EN),
      .HBMC_CH6_CFG_TBHMCRSTMIN (HBMC_CH6_CFG_TBHMCRSTMIN),
      .HBMC_CH6_CFG_RESET_COUNT (HBMC_CH6_CFG_RESET_COUNT),
      .HBMC_CH6_CFG_HBMC_PC0_WL (HBMC_CH6_CFG_HBMC_PC0_WL),
      .HBMC_CH6_CFG_HBMC_PC0_RL (HBMC_CH6_CFG_HBMC_PC0_RL),
      .HBMC_CH6_CFG_HBMC_PC1_WL (HBMC_CH6_CFG_HBMC_PC1_WL),
      .HBMC_CH6_CFG_HBMC_PC1_RL (HBMC_CH6_CFG_HBMC_PC1_RL),
      .HBMC_CH6_CFG_POSTCAL_STATE (HBMC_CH6_CFG_POSTCAL_STATE),
      .HBMC_CH6_CFG_UFIC2PDLY (HBMC_CH6_CFG_UFIC2PDLY),
      .HBMC_CH6_CFG_UFIP2CDLY (HBMC_CH6_CFG_UFIP2CDLY),
      .HBMC_CH6_CFG_CB_RMW_RD_IDLE_WAIT_EN (HBMC_CH6_CFG_CB_RMW_RD_IDLE_WAIT_EN),
      .HBMC_CH6_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN (HBMC_CH6_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN),
      .HBMC_CH6_CFG_SB_POST_UPDATE_CYCLE (HBMC_CH6_CFG_SB_POST_UPDATE_CYCLE),
      .HBMC_CH6_CFG_HBMC_PC0_SCR_SEEDSEL (HBMC_CH6_CFG_HBMC_PC0_SCR_SEEDSEL),
      .HBMC_CH6_CFG_HBMC_PC0_SCR_EN (HBMC_CH6_CFG_HBMC_PC0_SCR_EN),
      .HBMC_CH6_CFG_HBMC_RFSH_PB_BURST_GAP (HBMC_CH6_CFG_HBMC_RFSH_PB_BURST_GAP),
      .HBMC_CH6_CFG_HBMC_PC1_SCR_SEEDSEL (HBMC_CH6_CFG_HBMC_PC1_SCR_SEEDSEL),
      .HBMC_CH6_CFG_HBMC_PC1_SCR_EN (HBMC_CH6_CFG_HBMC_PC1_SCR_EN),
      .HBMC_CH6_CFG_FLIP_MODE (HBMC_CH6_CFG_FLIP_MODE),
      .HBMC_CH6_CFG_DENSITY (HBMC_CH6_CFG_DENSITY),
      .HBMC_CH6_CFG_USER_DATA_WIDTH (HBMC_CH6_CFG_USER_DATA_WIDTH),
      .HBMC_CH6_CFG_CB_BREADY_BYPASS_EN (HBMC_CH6_CFG_CB_BREADY_BYPASS_EN),
      .HBMC_CH6_CFG_CB_RREADY_BYPASS_EN (HBMC_CH6_CFG_CB_RREADY_BYPASS_EN),
      .HBMC_CH6_CFG_CB_RVALID_GATE_EN (HBMC_CH6_CFG_CB_RVALID_GATE_EN),
      .HBMC_CH6_CFG_CB_BVALID_GATE_EN (HBMC_CH6_CFG_CB_BVALID_GATE_EN),
      .HBMC_CH6_CFG_ADDRCHNLMUXEN (HBMC_CH6_CFG_ADDRCHNLMUXEN),
      .HBMC_CH6_CFG_AXI_CMD_DEMUX_EN (HBMC_CH6_CFG_AXI_CMD_DEMUX_EN),
      .HBMC_CH6_CFG_PC0_MAJOR_MODE_UPDATE_CNT (HBMC_CH6_CFG_PC0_MAJOR_MODE_UPDATE_CNT),
      .HBMC_CH6_CFG_PC1_MAJOR_MODE_UPDATE_CNT (HBMC_CH6_CFG_PC1_MAJOR_MODE_UPDATE_CNT),
      .HBMC_CH6_CFG_RCQ_AGE_LIMIT (HBMC_CH6_CFG_RCQ_AGE_LIMIT),
      .HBMC_CH6_CFG_RDB_RSVD_ENTRY (HBMC_CH6_CFG_RDB_RSVD_ENTRY),
      .HBMC_CH6_CFG_RD_STRB_IDLE_THRESHOLD (HBMC_CH6_CFG_RD_STRB_IDLE_THRESHOLD),
      .HBMC_CH6_CFG_PC0_CMD2RDEN (HBMC_CH6_CFG_PC0_CMD2RDEN),
      .HBMC_CH6_CFG_PC1_CMD2RDEN (HBMC_CH6_CFG_PC1_CMD2RDEN),
      .HBMC_CH6_CFG_PC0_CMD2RDIE (HBMC_CH6_CFG_PC0_CMD2RDIE),
      .HBMC_CH6_CFG_PC1_CMD2RDIE (HBMC_CH6_CFG_PC1_CMD2RDIE),
      .HBMC_CH6_CFG_PC0_DATAOE_ON (HBMC_CH6_CFG_PC0_DATAOE_ON),
      .HBMC_CH6_CFG_PC1_DATAOE_ON (HBMC_CH6_CFG_PC1_DATAOE_ON),
      .HBMC_CH6_CFG_PC0_CMD2DATA (HBMC_CH6_CFG_PC0_CMD2DATA),
      .HBMC_CH6_CFG_PC1_CMD2DATA (HBMC_CH6_CFG_PC1_CMD2DATA),
      .HBMC_CH6_CFG_WDB_RSVD_ENTRY (HBMC_CH6_CFG_WDB_RSVD_ENTRY),
      .HBMC_CH6_CFG_AWDB_RSVD_ENTRY (HBMC_CH6_CFG_AWDB_RSVD_ENTRY),
      .HBMC_CH6_CFG_WCQ_BURST_THRESHOLD (HBMC_CH6_CFG_WCQ_BURST_THRESHOLD),
      .HBMC_CH6_CFG_WCQ_LWM (HBMC_CH6_CFG_WCQ_LWM),
      .HBMC_CH6_CFG_WCQ_TIMEOUT_THRESHOLD (HBMC_CH6_CFG_WCQ_TIMEOUT_THRESHOLD),
      .HBMC_CH6_CFG_PC0_MAJOR_MODE_UPDATE_CFG (HBMC_CH6_CFG_PC0_MAJOR_MODE_UPDATE_CFG),
      .HBMC_CH6_CFG_PC1_MAJOR_MODE_UPDATE_CFG (HBMC_CH6_CFG_PC1_MAJOR_MODE_UPDATE_CFG),
      .HBMC_CH6_CFG_PC0_CMD2WDQS (HBMC_CH6_CFG_PC0_CMD2WDQS),
      .HBMC_CH6_CFG_PC1_CMD2WDQS (HBMC_CH6_CFG_PC1_CMD2WDQS),
      .HBMC_CH6_CFG_PC0_CMD2DATAOE (HBMC_CH6_CFG_PC0_CMD2DATAOE),
      .HBMC_CH6_CFG_PC1_CMD2DATAOE (HBMC_CH6_CFG_PC1_CMD2DATAOE),
      .HBMC_CH6_CFG_CB_MAJOR_MODE_EN (HBMC_CH6_CFG_CB_MAJOR_MODE_EN),
      .HBMC_CH6_CFG_CB_STRICT_MAJOR_MODE_EN (HBMC_CH6_CFG_CB_STRICT_MAJOR_MODE_EN),
      .HBMC_CH6_CFG_RFSH_ALL_EN (HBMC_CH6_CFG_RFSH_ALL_EN),
      .HBMC_CH6_CFG_RFSH_PB_EN (HBMC_CH6_CFG_RFSH_PB_EN),
      .HBMC_CH6_CFG_USER_RFSH_PB_EN (HBMC_CH6_CFG_USER_RFSH_PB_EN),
      .HBMC_CH6_CFG_RFSH_AB_TO_PB_EN (HBMC_CH6_CFG_RFSH_AB_TO_PB_EN),
      .HBMC_CH6_CFG_CB_TEMP_RFSH_FILTER_EN (HBMC_CH6_CFG_CB_TEMP_RFSH_FILTER_EN),
      .HBMC_CH6_CFG_RFSH_POST_LOWER_LIMIT (HBMC_CH6_CFG_RFSH_POST_LOWER_LIMIT),
      .HBMC_CH6_CFG_RFSH_PRE_UPPER_LIMIT (HBMC_CH6_CFG_RFSH_PRE_UPPER_LIMIT),
      .HBMC_CH6_CFG_RFSH_IDLE_THRESHOLD (HBMC_CH6_CFG_RFSH_IDLE_THRESHOLD),
      .HBMC_CH6_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH6_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH6_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH6_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH6_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH6_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH6_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH6_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH6_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH6_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH6_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH6_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH6_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH6_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH6_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH6_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH6_CFG_TEMP_FILTER_EN (HBMC_CH6_CFG_TEMP_FILTER_EN),
      .HBMC_CH6_CFG_CATTRIP_FILTER_EN (HBMC_CH6_CFG_CATTRIP_FILTER_EN),
      .HBMC_CH6_CFG_CB_BYPASS_CATTRIP (HBMC_CH6_CFG_CB_BYPASS_CATTRIP),
      .HBMC_CH6_CFG_CB_TEMP_SELECT (HBMC_CH6_CFG_CB_TEMP_SELECT),
      .HBMC_CH6_CFG_F2C_TEMP_UPDATE (HBMC_CH6_CFG_F2C_TEMP_UPDATE),
      .HBMC_CH6_CFG_F2C_TEMP (HBMC_CH6_CFG_F2C_TEMP),
      .HBMC_CH6_CFG_ADDR_SCR (HBMC_CH6_CFG_ADDR_SCR),
      .HBMC_CH6_CFG_ADDR_SPRD (HBMC_CH6_CFG_ADDR_SPRD),
      .HBMC_CH6_CFG_CB_RD_COL_ARB_PRIORITY_EN (HBMC_CH6_CFG_CB_RD_COL_ARB_PRIORITY_EN),
      .HBMC_CH6_CFG_CB_WR_COL_ARB_PRIORITY_EN (HBMC_CH6_CFG_CB_WR_COL_ARB_PRIORITY_EN),
      .HBMC_CH6_CFG_CB_RD_ROW_ARB_PRIORITY_EN (HBMC_CH6_CFG_CB_RD_ROW_ARB_PRIORITY_EN),
      .HBMC_CH6_CFG_CB_WR_ROW_ARB_PRIORITY_EN (HBMC_CH6_CFG_CB_WR_ROW_ARB_PRIORITY_EN),
      .HBMC_CH6_CFG_CB_DEPENDENCY_MODE (HBMC_CH6_CFG_CB_DEPENDENCY_MODE),
      .HBMC_CH6_CFG_MECC_EN (HBMC_CH6_CFG_MECC_EN),
      .HBMC_CH6_CFG_CA_PAR_EN (HBMC_CH6_CFG_CA_PAR_EN),
      .HBMC_CH6_CFG_WR_PAR_EN (HBMC_CH6_CFG_WR_PAR_EN),
      .HBMC_CH6_CFG_RD_PAR_EN (HBMC_CH6_CFG_RD_PAR_EN),
      .HBMC_CH6_CFG_WR_DM_EN (HBMC_CH6_CFG_WR_DM_EN),
      .HBMC_CH6_CFG_RD_DM_EN (HBMC_CH6_CFG_RD_DM_EN),
      .HBMC_CH6_CFG_POWER_DOWN_EN (HBMC_CH6_CFG_POWER_DOWN_EN),
      .HBMC_CH6_CFG_POWER_DOWN_CK_DIS_EN (HBMC_CH6_CFG_POWER_DOWN_CK_DIS_EN),
      .HBMC_CH6_CFG_AUTO_RD_POWER_DOWN_EXIT_EN (HBMC_CH6_CFG_AUTO_RD_POWER_DOWN_EXIT_EN),
      .HBMC_CH6_CFG_AUTO_WR_POWER_DOWN_EXIT_EN (HBMC_CH6_CFG_AUTO_WR_POWER_DOWN_EXIT_EN),
      .HBMC_CH6_CFG_AUTO_RD_SELF_RFSH_EXIT_EN (HBMC_CH6_CFG_AUTO_RD_SELF_RFSH_EXIT_EN),
      .HBMC_CH6_CFG_AUTO_WR_SELF_RFSH_EXIT_EN (HBMC_CH6_CFG_AUTO_WR_SELF_RFSH_EXIT_EN),
      .HBMC_CH6_CFG_SELF_RFSH_CK_DIS_EN (HBMC_CH6_CFG_SELF_RFSH_CK_DIS_EN),
      .HBMC_CH6_CFG_SELF_RFSH_EN (HBMC_CH6_CFG_SELF_RFSH_EN),
      .HBMC_CH6_H0_FR_CLK_STCFG_EN (HBMC_CH6_H0_FR_CLK_STCFG_EN),
      .HBMC_CH6_CFG_SB_PRE_STALL_CYCLE (HBMC_CH6_CFG_SB_PRE_STALL_CYCLE),
      .HBMC_CH6_CFG_SB_POST_STALL_CYCLE (HBMC_CH6_CFG_SB_POST_STALL_CYCLE),
      .HBMC_CH6_CFG_HBMC_CORECLK_PROG_DELAY1 (HBMC_CH6_CFG_HBMC_CORECLK_PROG_DELAY1),
      .HBMC_CH6_CFG_HBMC_CORECLK_PROG_DELAY2 (HBMC_CH6_CFG_HBMC_CORECLK_PROG_DELAY2),
      .HBMC_CH6_CFG_HBMCPTRENSYNCSEL (HBMC_CH6_CFG_HBMCPTRENSYNCSEL),
      .HBMC_CH6_CFG_UB48MODE (HBMC_CH6_CFG_UB48MODE),
      .HBMC_CH6_CFG_HBMCH2CPTRSTART (HBMC_CH6_CFG_HBMCH2CPTRSTART),
      .HBMC_CH6_CFG_DWORD_LPBKEN (HBMC_CH6_CFG_DWORD_LPBKEN),
      .HBMC_CH6_CFG_AWORD_LPBEN (HBMC_CH6_CFG_AWORD_LPBEN),
      .HBMC_CH6_CFG_DWORD_LPBKSEL (HBMC_CH6_CFG_DWORD_LPBKSEL),
      .HBMC_CH6_CFG_AWORD_LPBKSEL (HBMC_CH6_CFG_AWORD_LPBKSEL),
      .HBMC_CH6_CFG_OBSGRPSEL (HBMC_CH6_CFG_OBSGRPSEL),
      .HBMC_CH6_CFG_OBSSIGSEL (HBMC_CH6_CFG_OBSSIGSEL),
      .HBMC_CH6_CFG_MEM_MCE (HBMC_CH6_CFG_MEM_MCE),
      .HBMC_CH6_CFG_MEM_WA (HBMC_CH6_CFG_MEM_WA),
      .HBMC_CH6_CFG_MEM_RMCE (HBMC_CH6_CFG_MEM_RMCE),
      .HBMC_CH6_CFG_MEM_WMCE (HBMC_CH6_CFG_MEM_WMCE),
      .HBMC_CH6_CFG_MEM_WPULSE (HBMC_CH6_CFG_MEM_WPULSE),
      .HBMC_CH6_CFG_SRAM_ECC_ENABLE (HBMC_CH6_CFG_SRAM_ECC_ENABLE),
      .HBMC_CH6_CFG_PC0_SRAM_INJD (HBMC_CH6_CFG_PC0_SRAM_INJD),
      .HBMC_CH6_CFG_PC0_SRAM_INJS (HBMC_CH6_CFG_PC0_SRAM_INJS),
      .HBMC_CH6_CFG_PC1_SRAM_INJD (HBMC_CH6_CFG_PC1_SRAM_INJD),
      .HBMC_CH6_CFG_PC1_SRAM_INJS (HBMC_CH6_CFG_PC1_SRAM_INJS),
      .HBMC_CH6_CFG_SRAM_SERRINTEN (HBMC_CH6_CFG_SRAM_SERRINTEN),
      .HBMC_CH6_CFG_SRAM_SLVERR_DIS (HBMC_CH6_CFG_SRAM_SLVERR_DIS),
      .HBMC_CH6_MMR_USER_TRIGGER (HBMC_CH6_MMR_USER_TRIGGER),
      .HBMC_CH6_MMR_USER_RDWR (HBMC_CH6_MMR_USER_RDWR),
      .HBMC_CH6_MMR_USER_BYTEENABLE (HBMC_CH6_MMR_USER_BYTEENABLE),
      .HBMC_CH6_MMR_USER_ADDR (HBMC_CH6_MMR_USER_ADDR),
      .HBMC_CH6_MMR_USER_WRDATA (HBMC_CH6_MMR_USER_WRDATA),
      .HBMC_CH6_MMR_SBOWN_REQ (HBMC_CH6_MMR_SBOWN_REQ),
      .HBMC_CH6_MMR_SBOWN_DELAY (HBMC_CH6_MMR_SBOWN_DELAY),
      .HBMC_CH6_CFG_SKETCH1 (HBMC_CH6_CFG_SKETCH1),
      .HBMC_CH6_CFG_SKETCH2 (HBMC_CH6_CFG_SKETCH2),
      .HBMC_CH6_CFG_TST_PATTERN (HBMC_CH6_CFG_TST_PATTERN),
      .HBMC_CH6_CFG_TST_START_ADDR (HBMC_CH6_CFG_TST_START_ADDR),
      .HBMC_CH6_CFG_TST_BURST_LEN (HBMC_CH6_CFG_TST_BURST_LEN),
      .HBMC_CH6_CFG_TST_GEN_CMD (HBMC_CH6_CFG_TST_GEN_CMD),
      .HBMC_CH6_CFG_AXI_TRAFFIC_SEL (HBMC_CH6_CFG_AXI_TRAFFIC_SEL),
      .HBMC_CH6_CFG_TST_PC_SEL (HBMC_CH6_CFG_TST_PC_SEL),
      .HBMC_CH6_CFG_TST_TRIGGER (HBMC_CH6_CFG_TST_TRIGGER),
      .HBMC_CH6_CFG_TST_TIME_OUT (HBMC_CH6_CFG_TST_TIME_OUT),
      .HBMC_CH6_HBMC_RATE (HBMC_CH6_HBMC_RATE),
      .HBMC_CH6_HBM_TRFCSB (HBMC_CH6_HBM_TRFCSB),
      .HBMC_CH6_HBM_TRREFD (HBMC_CH6_HBM_TRREFD),
      .HBMC_CH6_UFI_TRDEN (HBMC_CH6_UFI_TRDEN),
      .HBMC_CH6_CFG_HBMC_PC0_WTP (HBMC_CH6_CFG_HBMC_PC0_WTP),
      .HBMC_CH6_CFG_HBMC_PC1_WTP (HBMC_CH6_CFG_HBMC_PC1_WTP),
      .HBMC_CH6_CFG_HBMC_PC0_ITP (HBMC_CH6_CFG_HBMC_PC0_ITP),
      .HBMC_CH6_CFG_HBMC_PC1_ITP (HBMC_CH6_CFG_HBMC_PC1_ITP),
      .HBMC_CH6_CFG_HBMC_PC0_RTP (HBMC_CH6_CFG_HBMC_PC0_RTP),
      .HBMC_CH6_CFG_HBMC_PC1_RTP (HBMC_CH6_CFG_HBMC_PC1_RTP),
      .HBMC_CH6_CFG_PAR_LAT (HBMC_CH6_CFG_PAR_LAT),
      .HBMC_CH6_CFG_HBMC_PC0_FIW_SHORT (HBMC_CH6_CFG_HBMC_PC0_FIW_SHORT),
      .HBMC_CH6_CFG_HBMC_PC0_ATI (HBMC_CH6_CFG_HBMC_PC0_ATI),
      .HBMC_CH6_CFG_HBMC_PC0_ITI (HBMC_CH6_CFG_HBMC_PC0_ITI),
      .HBMC_CH6_CFG_HBMC_PC0_ATA (HBMC_CH6_CFG_HBMC_PC0_ATA),
      .HBMC_CH6_CFG_HBMC_PC0_ITA (HBMC_CH6_CFG_HBMC_PC0_ITA),
      .HBMC_CH6_CFG_HBMC_PC0_ITA_DLY (HBMC_CH6_CFG_HBMC_PC0_ITA_DLY),
      .HBMC_CH6_CFG_HBMC_PC0_ATP (HBMC_CH6_CFG_HBMC_PC0_ATP),
      .HBMC_CH6_CFG_HBMC_PC0_ATR (HBMC_CH6_CFG_HBMC_PC0_ATR),
      .HBMC_CH6_CFG_HBMC_PC0_ITR (HBMC_CH6_CFG_HBMC_PC0_ITR),
      .HBMC_CH6_CFG_HBMC_PC0_ATW (HBMC_CH6_CFG_HBMC_PC0_ATW),
      .HBMC_CH6_CFG_HBMC_PC0_ITW (HBMC_CH6_CFG_HBMC_PC0_ITW),
      .HBMC_CH6_CFG_HBMC_PC0_PTA (HBMC_CH6_CFG_HBMC_PC0_PTA),
      .HBMC_CH6_CFG_HBMC_PC0_WTI (HBMC_CH6_CFG_HBMC_PC0_WTI),
      .HBMC_CH6_CFG_HBMC_PC0_RTA (HBMC_CH6_CFG_HBMC_PC0_RTA),
      .HBMC_CH6_CFG_HBMC_PC0_WTA (HBMC_CH6_CFG_HBMC_PC0_WTA),
      .HBMC_CH6_CFG_HBMC_PC0_ATA_DBG (HBMC_CH6_CFG_HBMC_PC0_ATA_DBG),
      .HBMC_CH6_CFG_HBMC_PC0_ATI_DBG (HBMC_CH6_CFG_HBMC_PC0_ATI_DBG),
      .HBMC_CH6_CFG_HBMC_PC0_ITA_DBG (HBMC_CH6_CFG_HBMC_PC0_ITA_DBG),
      .HBMC_CH6_CFG_HBMC_PC0_ITI_DBG (HBMC_CH6_CFG_HBMC_PC0_ITI_DBG),
      .HBMC_CH6_CFG_HBMC_PC0_RTRWTW_DBG (HBMC_CH6_CFG_HBMC_PC0_RTRWTW_DBG),
      .HBMC_CH6_CFG_HBMC_PC0_WTR_DBG (HBMC_CH6_CFG_HBMC_PC0_WTR_DBG),
      .HBMC_CH6_CFG_HBMC_PC0_ATA_SBG (HBMC_CH6_CFG_HBMC_PC0_ATA_SBG),
      .HBMC_CH6_CFG_HBMC_PC0_ATI_SBG (HBMC_CH6_CFG_HBMC_PC0_ATI_SBG),
      .HBMC_CH6_CFG_HBMC_PC0_ITA_SBG (HBMC_CH6_CFG_HBMC_PC0_ITA_SBG),
      .HBMC_CH6_CFG_HBMC_PC0_ITI_SBG (HBMC_CH6_CFG_HBMC_PC0_ITI_SBG),
      .HBMC_CH6_CFG_HBMC_PC0_WTR_SBG (HBMC_CH6_CFG_HBMC_PC0_WTR_SBG),
      .HBMC_CH6_CFG_HBMC_PC0_RTR_DSID (HBMC_CH6_CFG_HBMC_PC0_RTR_DSID),
      .HBMC_CH6_CFG_HBMC_POWER_DOWN_TO_CK_DIS (HBMC_CH6_CFG_HBMC_POWER_DOWN_TO_CK_DIS),
      .HBMC_CH6_CFG_HBMC_CK_DIS_TO_POWER_DOWN (HBMC_CH6_CFG_HBMC_CK_DIS_TO_POWER_DOWN),
      .HBMC_CH6_CFG_HBMC_MIN_POWER_DOWN (HBMC_CH6_CFG_HBMC_MIN_POWER_DOWN),
      .HBMC_CH6_CFG_HBMC_POWER_DOWN_TO_VALID (HBMC_CH6_CFG_HBMC_POWER_DOWN_TO_VALID),
      .HBMC_CH6_CFG_HBMC_SELF_RFSH_TO_CK_DIS (HBMC_CH6_CFG_HBMC_SELF_RFSH_TO_CK_DIS),
      .HBMC_CH6_CFG_HBMC_CK_DIS_TO_SELF_RFSH (HBMC_CH6_CFG_HBMC_CK_DIS_TO_SELF_RFSH),
      .HBMC_CH6_CFG_HBMC_SELF_RFSH_TO_VALID (HBMC_CH6_CFG_HBMC_SELF_RFSH_TO_VALID),
      .HBMC_CH6_CFG_HBMC_MIN_SELF_RFSH (HBMC_CH6_CFG_HBMC_MIN_SELF_RFSH),
      .HBMC_CH6_CFG_HBMC_RFSH_AB_TO_VALID (HBMC_CH6_CFG_HBMC_RFSH_AB_TO_VALID),
      .HBMC_CH6_CFG_HBMC_RFSH_PB_TO_RFSH_PB (HBMC_CH6_CFG_HBMC_RFSH_PB_TO_RFSH_PB),
      .HBMC_CH6_CFG_HBMC_RFSH_PB_TO_VALID (HBMC_CH6_CFG_HBMC_RFSH_PB_TO_VALID),
      .HBMC_CH6_CFG_HBMC_TEMP000_RFSH_PERIOD (HBMC_CH6_CFG_HBMC_TEMP000_RFSH_PERIOD),
      .HBMC_CH6_CFG_HBMC_TEMP001_RFSH_PERIOD (HBMC_CH6_CFG_HBMC_TEMP001_RFSH_PERIOD),
      .HBMC_CH6_CFG_HBMC_TEMP011_RFSH_PERIOD (HBMC_CH6_CFG_HBMC_TEMP011_RFSH_PERIOD),
      .HBMC_CH6_CFG_HBMC_TEMP010_RFSH_PERIOD (HBMC_CH6_CFG_HBMC_TEMP010_RFSH_PERIOD),
      .HBMC_CH6_CFG_HBMC_TEMP110_RFSH_PERIOD (HBMC_CH6_CFG_HBMC_TEMP110_RFSH_PERIOD),
      .HBMC_CH6_CFG_HBMC_TEMP111_RFSH_PERIOD (HBMC_CH6_CFG_HBMC_TEMP111_RFSH_PERIOD),
      .HBMC_CH6_CFG_HBMC_TEMP101_RFSH_PERIOD (HBMC_CH6_CFG_HBMC_TEMP101_RFSH_PERIOD),
      .HBMC_CH6_CFG_HBMC_TEMP100_RFSH_PERIOD (HBMC_CH6_CFG_HBMC_TEMP100_RFSH_PERIOD),
      .HBMC_CH6_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET (HBMC_CH6_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET),
      .HBMC_CH6_CFG_HBMC_PCH_PB_TO_VALID (HBMC_CH6_CFG_HBMC_PCH_PB_TO_VALID),
      .HBMC_CH6_CFG_HBMC_PCH_AB_TO_VALID (HBMC_CH6_CFG_HBMC_PCH_AB_TO_VALID),
      .HBMC_CH6_CFG_HBMC_PC1_FIW_SHORT (HBMC_CH6_CFG_HBMC_PC1_FIW_SHORT),
      .HBMC_CH6_CFG_HBMC_PC1_ATI (HBMC_CH6_CFG_HBMC_PC1_ATI),
      .HBMC_CH6_CFG_HBMC_PC1_ITI (HBMC_CH6_CFG_HBMC_PC1_ITI),
      .HBMC_CH6_CFG_HBMC_PC1_ATA (HBMC_CH6_CFG_HBMC_PC1_ATA),
      .HBMC_CH6_CFG_HBMC_PC1_ITA (HBMC_CH6_CFG_HBMC_PC1_ITA),
      .HBMC_CH6_CFG_HBMC_PC1_ITA_DLY (HBMC_CH6_CFG_HBMC_PC1_ITA_DLY),
      .HBMC_CH6_CFG_HBMC_PC1_ATP (HBMC_CH6_CFG_HBMC_PC1_ATP),
      .HBMC_CH6_CFG_HBMC_PC1_ATR (HBMC_CH6_CFG_HBMC_PC1_ATR),
      .HBMC_CH6_CFG_HBMC_PC1_ITR (HBMC_CH6_CFG_HBMC_PC1_ITR),
      .HBMC_CH6_CFG_HBMC_PC1_ATW (HBMC_CH6_CFG_HBMC_PC1_ATW),
      .HBMC_CH6_CFG_HBMC_PC1_ITW (HBMC_CH6_CFG_HBMC_PC1_ITW),
      .HBMC_CH6_CFG_HBMC_PC1_PTA (HBMC_CH6_CFG_HBMC_PC1_PTA),
      .HBMC_CH6_CFG_HBMC_PC1_WTI (HBMC_CH6_CFG_HBMC_PC1_WTI),
      .HBMC_CH6_CFG_HBMC_PC1_RTA (HBMC_CH6_CFG_HBMC_PC1_RTA),
      .HBMC_CH6_CFG_HBMC_PC1_WTA (HBMC_CH6_CFG_HBMC_PC1_WTA),
      .HBMC_CH6_CFG_HBMC_PC1_ATA_DBG (HBMC_CH6_CFG_HBMC_PC1_ATA_DBG),
      .HBMC_CH6_CFG_HBMC_PC1_ATI_DBG (HBMC_CH6_CFG_HBMC_PC1_ATI_DBG),
      .HBMC_CH6_CFG_HBMC_PC1_ITA_DBG (HBMC_CH6_CFG_HBMC_PC1_ITA_DBG),
      .HBMC_CH6_CFG_HBMC_PC1_ITI_DBG (HBMC_CH6_CFG_HBMC_PC1_ITI_DBG),
      .HBMC_CH6_CFG_HBMC_PC1_RTRWTW_DBG (HBMC_CH6_CFG_HBMC_PC1_RTRWTW_DBG),
      .HBMC_CH6_CFG_HBMC_PC1_WTR_DBG (HBMC_CH6_CFG_HBMC_PC1_WTR_DBG),
      .HBMC_CH6_CFG_HBMC_PC1_ATA_SBG (HBMC_CH6_CFG_HBMC_PC1_ATA_SBG),
      .HBMC_CH6_CFG_HBMC_PC1_ATI_SBG (HBMC_CH6_CFG_HBMC_PC1_ATI_SBG),
      .HBMC_CH6_CFG_HBMC_PC1_ITA_SBG (HBMC_CH6_CFG_HBMC_PC1_ITA_SBG),
      .HBMC_CH6_CFG_HBMC_PC1_ITI_SBG (HBMC_CH6_CFG_HBMC_PC1_ITI_SBG),
      .HBMC_CH6_CFG_HBMC_PC1_WTR_SBG (HBMC_CH6_CFG_HBMC_PC1_WTR_SBG),
      .HBMC_CH6_CFG_HBMC_PC1_RTR_DSID (HBMC_CH6_CFG_HBMC_PC1_RTR_DSID),
      .HBMC_CH6_CFG_PSEUDO_BL8_EN (HBMC_CH6_CFG_PSEUDO_BL8_EN),
      .HBMC_CH6_CFG_CB_WREADY_GATE_EN (HBMC_CH6_CFG_CB_WREADY_GATE_EN),
      .HBMC_CH6_CFG_PC0_RDEN_ON (HBMC_CH6_CFG_PC0_RDEN_ON),
      .HBMC_CH6_CFG_PC1_RDEN_ON (HBMC_CH6_CFG_PC1_RDEN_ON),
      .HBMC_CH6_CFG_PC0_RDIE_ON (HBMC_CH6_CFG_PC0_RDIE_ON),
      .HBMC_CH6_CFG_PC1_RDIE_ON (HBMC_CH6_CFG_PC1_RDIE_ON),
      .HBMC_CH6_CFG_PC0_CMD2RD (HBMC_CH6_CFG_PC0_CMD2RD),
      .HBMC_CH6_CFG_PC1_CMD2RD (HBMC_CH6_CFG_PC1_CMD2RD),
      .HBMC_CH6_CFG_PC0_CMD2RDPAR (HBMC_CH6_CFG_PC0_CMD2RDPAR),
      .HBMC_CH6_CFG_PC1_CMD2RDPAR (HBMC_CH6_CFG_PC1_CMD2RDPAR),
      .HBMC_CH6_CFG_PC0_WDQS_ON (HBMC_CH6_CFG_PC0_WDQS_ON),
      .HBMC_CH6_CFG_PC1_WDQS_ON (HBMC_CH6_CFG_PC1_WDQS_ON),
      .HBMC_CH6_CFG_WCQ_HWM (HBMC_CH6_CFG_WCQ_HWM),
      .HBMC_CH6_CFG_RFSH_POST_UPPER_LIMIT (HBMC_CH6_CFG_RFSH_POST_UPPER_LIMIT),
      .HBMC_CH6_CFG_THROTTLE_EN (HBMC_CH6_CFG_THROTTLE_EN),
      .HBMC_CH6_CFG_TEMP000_ON_TIME (HBMC_CH6_CFG_TEMP000_ON_TIME),
      .HBMC_CH6_CFG_TEMP001_ON_TIME (HBMC_CH6_CFG_TEMP001_ON_TIME),
      .HBMC_CH6_CFG_TEMP010_ON_TIME (HBMC_CH6_CFG_TEMP010_ON_TIME),
      .HBMC_CH6_CFG_TEMP011_ON_TIME (HBMC_CH6_CFG_TEMP011_ON_TIME),
      .HBMC_CH6_CFG_TEMP100_ON_TIME (HBMC_CH6_CFG_TEMP100_ON_TIME),
      .HBMC_CH6_CFG_TEMP101_ON_TIME (HBMC_CH6_CFG_TEMP101_ON_TIME),
      .HBMC_CH6_CFG_TEMP110_ON_TIME (HBMC_CH6_CFG_TEMP110_ON_TIME),
      .HBMC_CH6_CFG_TEMP111_ON_TIME (HBMC_CH6_CFG_TEMP111_ON_TIME),
      .HBMC_CH6_CFG_TEMP000_OFF_TIME (HBMC_CH6_CFG_TEMP000_OFF_TIME),
      .HBMC_CH6_CFG_TEMP001_OFF_TIME (HBMC_CH6_CFG_TEMP001_OFF_TIME),
      .HBMC_CH6_CFG_TEMP010_OFF_TIME (HBMC_CH6_CFG_TEMP010_OFF_TIME),
      .HBMC_CH6_CFG_TEMP011_OFF_TIME (HBMC_CH6_CFG_TEMP011_OFF_TIME),
      .HBMC_CH6_CFG_TEMP100_OFF_TIME (HBMC_CH6_CFG_TEMP100_OFF_TIME),
      .HBMC_CH6_CFG_TEMP101_OFF_TIME (HBMC_CH6_CFG_TEMP101_OFF_TIME),
      .HBMC_CH6_CFG_TEMP110_OFF_TIME (HBMC_CH6_CFG_TEMP110_OFF_TIME),
      .HBMC_CH6_CFG_TEMP111_OFF_TIME (HBMC_CH6_CFG_TEMP111_OFF_TIME),
      .HBMC_CH6_CFG_RMW_EN (HBMC_CH6_CFG_RMW_EN),
      .HBMC_CH6_CFG_POWER_DOWN_IDLE_THRESHOLD (HBMC_CH6_CFG_POWER_DOWN_IDLE_THRESHOLD),
      .HBMC_CH6_CFG_SB_PRE_UPDATE_CYCLE (HBMC_CH6_CFG_SB_PRE_UPDATE_CYCLE),
      .HBMC_CH6_CFG_HBMCC2HPTRDLY (HBMC_CH6_CFG_HBMCC2HPTRDLY),
      .HBMC_CH6_HBM_TCCDL_BL4 (HBMC_CH6_HBM_TCCDL_BL4),
      .HBMC_CH6_HBM_TRTW (HBMC_CH6_HBM_TRTW),
      .HBMC_CH6_HBM_TFAW (HBMC_CH6_HBM_TFAW),
      .HBMC_CH6_HBM_TEAW (HBMC_CH6_HBM_TEAW),
      .HBMC_CH6_CFG_HBMC_PC0_FAW (HBMC_CH6_CFG_HBMC_PC0_FAW),
      .HBMC_CH6_CFG_HBMC_PC0_RTI (HBMC_CH6_CFG_HBMC_PC0_RTI),
      .HBMC_CH6_CFG_HBMC_PC0_RTW (HBMC_CH6_CFG_HBMC_PC0_RTW),
      .HBMC_CH6_CFG_HBMC_PC0_RTRWTW_SBG (HBMC_CH6_CFG_HBMC_PC0_RTRWTW_SBG),
      .HBMC_CH6_CFG_HBMC_PC1_FAW (HBMC_CH6_CFG_HBMC_PC1_FAW),
      .HBMC_CH6_CFG_HBMC_PC1_RTI (HBMC_CH6_CFG_HBMC_PC1_RTI),
      .HBMC_CH6_CFG_HBMC_PC1_RTW (HBMC_CH6_CFG_HBMC_PC1_RTW),
      .HBMC_CH6_CFG_HBMC_PC1_RTRWTW_SBG (HBMC_CH6_CFG_HBMC_PC1_RTRWTW_SBG),
      .HBMC_CH6_CFG_AWFIFO_RSVD_ENTRY (HBMC_CH6_CFG_AWFIFO_RSVD_ENTRY),
      .HBMC_CH6_CFG_ARFIFO_RSVD_ENTRY (HBMC_CH6_CFG_ARFIFO_RSVD_ENTRY),
      .HBMC_CH7_HBM_DEVICE (HBMC_CH7_HBM_DEVICE),
      .HBMC_CH7_HBM_TRRDL (HBMC_CH7_HBM_TRRDL),
      .HBMC_CH7_HBM_TRCDRD (HBMC_CH7_HBM_TRCDRD),
      .HBMC_CH7_HBM_TRCDWR (HBMC_CH7_HBM_TRCDWR),
      .HBMC_CH7_HBM_TRTPL_BL4 (HBMC_CH7_HBM_TRTPL_BL4),
      .HBMC_CH7_HBM_TRTPS_BL4 (HBMC_CH7_HBM_TRTPS_BL4),
      .HBMC_CH7_HBM_TRP (HBMC_CH7_HBM_TRP),
      .HBMC_CH7_HBM_TCCDS_BL4 (HBMC_CH7_HBM_TCCDS_BL4),
      .HBMC_CH7_HBM_TCCDR (HBMC_CH7_HBM_TCCDR),
      .HBMC_CH7_HBM_TWR (HBMC_CH7_HBM_TWR),
      .HBMC_CH7_HBM_TWTRL (HBMC_CH7_HBM_TWTRL),
      .HBMC_CH7_HBM_TWTRS (HBMC_CH7_HBM_TWTRS),
      .HBMC_CH7_HBM_TDQSS_MAX_PS (HBMC_CH7_HBM_TDQSS_MAX_PS),
      .HBMC_CH7_HBM_TDQSS_MIN_PS (HBMC_CH7_HBM_TDQSS_MIN_PS),
      .HBMC_CH7_HBM_TDQSCK_MAX_PS (HBMC_CH7_HBM_TDQSCK_MAX_PS),
      .HBMC_CH7_HBM_TDQSQ_MAX_PS (HBMC_CH7_HBM_TDQSQ_MAX_PS),
      .HBMC_CH7_HBM_PARAM_TYPE (HBMC_CH7_HBM_PARAM_TYPE),
      .HBMC_CH7_RFSH_POLICY (HBMC_CH7_RFSH_POLICY),
      .HBMC_CH7_HBM_TREFI (HBMC_CH7_HBM_TREFI),
      .HBMC_CH7_HBM_TCKSRE (HBMC_CH7_HBM_TCKSRE),
      .HBMC_CH7_HBM_TCKSRX (HBMC_CH7_HBM_TCKSRX),
      .HBMC_CH7_HBM_TXS (HBMC_CH7_HBM_TXS),
      .HBMC_CH7_HBM_TCKESR (HBMC_CH7_HBM_TCKESR),
      .HBMC_CH7_HBM_TXP (HBMC_CH7_HBM_TXP),
      .HBMC_CH7_HBM_TPD (HBMC_CH7_HBM_TPD),
      .HBMC_CH7_CFG_HBMC_MODES (HBMC_CH7_CFG_HBMC_MODES),
      .HBMC_CH7_CORE_CLOCK_MHZ (HBMC_CH7_CORE_CLOCK_MHZ),
      .HBMC_CH7_CORE_CLOCK_PS (HBMC_CH7_CORE_CLOCK_PS),
      .HBMC_CH7_CFG_CHANNEL_EN (HBMC_CH7_CFG_CHANNEL_EN),
      .HBMC_CH7_CFG_TR_ORDER (HBMC_CH7_CFG_TR_ORDER),
      .HBMC_CH7_CFG_ADDR_ORDER (HBMC_CH7_CFG_ADDR_ORDER),
      .HBMC_CH7_CFG_USER_RD_AP_POL (HBMC_CH7_CFG_USER_RD_AP_POL),
      .HBMC_CH7_CFG_USER_WR_AP_POL (HBMC_CH7_CFG_USER_WR_AP_POL),
      .HBMC_CH7_CFG_RID_DEPENDENCY_EN (HBMC_CH7_CFG_RID_DEPENDENCY_EN),
      .HBMC_CH7_CFG_HBMC_TX_BYPASS (HBMC_CH7_CFG_HBMC_TX_BYPASS),
      .HBMC_CH7_CFG_HBMC_RX_BYPASS (HBMC_CH7_CFG_HBMC_RX_BYPASS),
      .HBMC_CH7_CFG_P2HPEMUEN (HBMC_CH7_CFG_P2HPEMUEN),
      .HBMC_CH7_CFG_RMPTREN (HBMC_CH7_CFG_RMPTREN),
      .HBMC_CH7_CFG_RMPTRENDLY00 (HBMC_CH7_CFG_RMPTRENDLY00),
      .HBMC_CH7_CFG_RMPTRENDLY01 (HBMC_CH7_CFG_RMPTRENDLY01),
      .HBMC_CH7_CFG_RMPTRENDLY02 (HBMC_CH7_CFG_RMPTRENDLY02),
      .HBMC_CH7_CFG_RMPTRENDLY03 (HBMC_CH7_CFG_RMPTRENDLY03),
      .HBMC_CH7_CFG_RMPTRENDLY04 (HBMC_CH7_CFG_RMPTRENDLY04),
      .HBMC_CH7_HBM_TRAS (HBMC_CH7_HBM_TRAS),
      .HBMC_CH7_HBM_TRRDS (HBMC_CH7_HBM_TRRDS),
      .HBMC_CH7_HBMC_OFFSET (HBMC_CH7_HBMC_OFFSET),
      .HBMC_CH7_HBMC_RATE_VALUE (HBMC_CH7_HBMC_RATE_VALUE),
      .HBMC_CH7_HBM_CLOCK_MHZ (HBMC_CH7_HBM_CLOCK_MHZ),
      .HBMC_CH7_HBM_CLOCK_PS (HBMC_CH7_HBM_CLOCK_PS),
      .HBMC_CH7_RFSH_MODE (HBMC_CH7_RFSH_MODE),
      .HBMC_CH7_HBM_TRFC (HBMC_CH7_HBM_TRFC),
      .HBMC_CH7_DATA_WIDTH_MODE (HBMC_CH7_DATA_WIDTH_MODE),
      .HBMC_CH7_EXT_RDIE (HBMC_CH7_EXT_RDIE),
      .HBMC_CH7_TEMP000_THROTTLE_RATIO (HBMC_CH7_TEMP000_THROTTLE_RATIO),
      .HBMC_CH7_TEMP001_THROTTLE_RATIO (HBMC_CH7_TEMP001_THROTTLE_RATIO),
      .HBMC_CH7_TEMP010_THROTTLE_RATIO (HBMC_CH7_TEMP010_THROTTLE_RATIO),
      .HBMC_CH7_TEMP011_THROTTLE_RATIO (HBMC_CH7_TEMP011_THROTTLE_RATIO),
      .HBMC_CH7_TEMP100_THROTTLE_RATIO (HBMC_CH7_TEMP100_THROTTLE_RATIO),
      .HBMC_CH7_TEMP101_THROTTLE_RATIO (HBMC_CH7_TEMP101_THROTTLE_RATIO),
      .HBMC_CH7_TEMP110_THROTTLE_RATIO (HBMC_CH7_TEMP110_THROTTLE_RATIO),
      .HBMC_CH7_TEMP111_THROTTLE_RATIO (HBMC_CH7_TEMP111_THROTTLE_RATIO),
      .HBMC_CH7_CORE_CLK_MODE (HBMC_CH7_CORE_CLK_MODE),
      .HBMC_CH7_CFG_HBMC_BL (HBMC_CH7_CFG_HBMC_BL),
      .HBMC_CH7_USER_STRB_EN (HBMC_CH7_USER_STRB_EN),
      .HBMC_CH7_CFG_TBHMCRSTMIN (HBMC_CH7_CFG_TBHMCRSTMIN),
      .HBMC_CH7_CFG_RESET_COUNT (HBMC_CH7_CFG_RESET_COUNT),
      .HBMC_CH7_CFG_HBMC_PC0_WL (HBMC_CH7_CFG_HBMC_PC0_WL),
      .HBMC_CH7_CFG_HBMC_PC0_RL (HBMC_CH7_CFG_HBMC_PC0_RL),
      .HBMC_CH7_CFG_HBMC_PC1_WL (HBMC_CH7_CFG_HBMC_PC1_WL),
      .HBMC_CH7_CFG_HBMC_PC1_RL (HBMC_CH7_CFG_HBMC_PC1_RL),
      .HBMC_CH7_CFG_POSTCAL_STATE (HBMC_CH7_CFG_POSTCAL_STATE),
      .HBMC_CH7_CFG_UFIC2PDLY (HBMC_CH7_CFG_UFIC2PDLY),
      .HBMC_CH7_CFG_UFIP2CDLY (HBMC_CH7_CFG_UFIP2CDLY),
      .HBMC_CH7_CFG_CB_RMW_RD_IDLE_WAIT_EN (HBMC_CH7_CFG_CB_RMW_RD_IDLE_WAIT_EN),
      .HBMC_CH7_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN (HBMC_CH7_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN),
      .HBMC_CH7_CFG_SB_POST_UPDATE_CYCLE (HBMC_CH7_CFG_SB_POST_UPDATE_CYCLE),
      .HBMC_CH7_CFG_HBMC_PC0_SCR_SEEDSEL (HBMC_CH7_CFG_HBMC_PC0_SCR_SEEDSEL),
      .HBMC_CH7_CFG_HBMC_PC0_SCR_EN (HBMC_CH7_CFG_HBMC_PC0_SCR_EN),
      .HBMC_CH7_CFG_HBMC_RFSH_PB_BURST_GAP (HBMC_CH7_CFG_HBMC_RFSH_PB_BURST_GAP),
      .HBMC_CH7_CFG_HBMC_PC1_SCR_SEEDSEL (HBMC_CH7_CFG_HBMC_PC1_SCR_SEEDSEL),
      .HBMC_CH7_CFG_HBMC_PC1_SCR_EN (HBMC_CH7_CFG_HBMC_PC1_SCR_EN),
      .HBMC_CH7_CFG_FLIP_MODE (HBMC_CH7_CFG_FLIP_MODE),
      .HBMC_CH7_CFG_DENSITY (HBMC_CH7_CFG_DENSITY),
      .HBMC_CH7_CFG_USER_DATA_WIDTH (HBMC_CH7_CFG_USER_DATA_WIDTH),
      .HBMC_CH7_CFG_CB_BREADY_BYPASS_EN (HBMC_CH7_CFG_CB_BREADY_BYPASS_EN),
      .HBMC_CH7_CFG_CB_RREADY_BYPASS_EN (HBMC_CH7_CFG_CB_RREADY_BYPASS_EN),
      .HBMC_CH7_CFG_CB_RVALID_GATE_EN (HBMC_CH7_CFG_CB_RVALID_GATE_EN),
      .HBMC_CH7_CFG_CB_BVALID_GATE_EN (HBMC_CH7_CFG_CB_BVALID_GATE_EN),
      .HBMC_CH7_CFG_ADDRCHNLMUXEN (HBMC_CH7_CFG_ADDRCHNLMUXEN),
      .HBMC_CH7_CFG_AXI_CMD_DEMUX_EN (HBMC_CH7_CFG_AXI_CMD_DEMUX_EN),
      .HBMC_CH7_CFG_PC0_MAJOR_MODE_UPDATE_CNT (HBMC_CH7_CFG_PC0_MAJOR_MODE_UPDATE_CNT),
      .HBMC_CH7_CFG_PC1_MAJOR_MODE_UPDATE_CNT (HBMC_CH7_CFG_PC1_MAJOR_MODE_UPDATE_CNT),
      .HBMC_CH7_CFG_RCQ_AGE_LIMIT (HBMC_CH7_CFG_RCQ_AGE_LIMIT),
      .HBMC_CH7_CFG_RDB_RSVD_ENTRY (HBMC_CH7_CFG_RDB_RSVD_ENTRY),
      .HBMC_CH7_CFG_RD_STRB_IDLE_THRESHOLD (HBMC_CH7_CFG_RD_STRB_IDLE_THRESHOLD),
      .HBMC_CH7_CFG_PC0_CMD2RDEN (HBMC_CH7_CFG_PC0_CMD2RDEN),
      .HBMC_CH7_CFG_PC1_CMD2RDEN (HBMC_CH7_CFG_PC1_CMD2RDEN),
      .HBMC_CH7_CFG_PC0_CMD2RDIE (HBMC_CH7_CFG_PC0_CMD2RDIE),
      .HBMC_CH7_CFG_PC1_CMD2RDIE (HBMC_CH7_CFG_PC1_CMD2RDIE),
      .HBMC_CH7_CFG_PC0_DATAOE_ON (HBMC_CH7_CFG_PC0_DATAOE_ON),
      .HBMC_CH7_CFG_PC1_DATAOE_ON (HBMC_CH7_CFG_PC1_DATAOE_ON),
      .HBMC_CH7_CFG_PC0_CMD2DATA (HBMC_CH7_CFG_PC0_CMD2DATA),
      .HBMC_CH7_CFG_PC1_CMD2DATA (HBMC_CH7_CFG_PC1_CMD2DATA),
      .HBMC_CH7_CFG_WDB_RSVD_ENTRY (HBMC_CH7_CFG_WDB_RSVD_ENTRY),
      .HBMC_CH7_CFG_AWDB_RSVD_ENTRY (HBMC_CH7_CFG_AWDB_RSVD_ENTRY),
      .HBMC_CH7_CFG_WCQ_BURST_THRESHOLD (HBMC_CH7_CFG_WCQ_BURST_THRESHOLD),
      .HBMC_CH7_CFG_WCQ_LWM (HBMC_CH7_CFG_WCQ_LWM),
      .HBMC_CH7_CFG_WCQ_TIMEOUT_THRESHOLD (HBMC_CH7_CFG_WCQ_TIMEOUT_THRESHOLD),
      .HBMC_CH7_CFG_PC0_MAJOR_MODE_UPDATE_CFG (HBMC_CH7_CFG_PC0_MAJOR_MODE_UPDATE_CFG),
      .HBMC_CH7_CFG_PC1_MAJOR_MODE_UPDATE_CFG (HBMC_CH7_CFG_PC1_MAJOR_MODE_UPDATE_CFG),
      .HBMC_CH7_CFG_PC0_CMD2WDQS (HBMC_CH7_CFG_PC0_CMD2WDQS),
      .HBMC_CH7_CFG_PC1_CMD2WDQS (HBMC_CH7_CFG_PC1_CMD2WDQS),
      .HBMC_CH7_CFG_PC0_CMD2DATAOE (HBMC_CH7_CFG_PC0_CMD2DATAOE),
      .HBMC_CH7_CFG_PC1_CMD2DATAOE (HBMC_CH7_CFG_PC1_CMD2DATAOE),
      .HBMC_CH7_CFG_CB_MAJOR_MODE_EN (HBMC_CH7_CFG_CB_MAJOR_MODE_EN),
      .HBMC_CH7_CFG_CB_STRICT_MAJOR_MODE_EN (HBMC_CH7_CFG_CB_STRICT_MAJOR_MODE_EN),
      .HBMC_CH7_CFG_RFSH_ALL_EN (HBMC_CH7_CFG_RFSH_ALL_EN),
      .HBMC_CH7_CFG_RFSH_PB_EN (HBMC_CH7_CFG_RFSH_PB_EN),
      .HBMC_CH7_CFG_USER_RFSH_PB_EN (HBMC_CH7_CFG_USER_RFSH_PB_EN),
      .HBMC_CH7_CFG_RFSH_AB_TO_PB_EN (HBMC_CH7_CFG_RFSH_AB_TO_PB_EN),
      .HBMC_CH7_CFG_CB_TEMP_RFSH_FILTER_EN (HBMC_CH7_CFG_CB_TEMP_RFSH_FILTER_EN),
      .HBMC_CH7_CFG_RFSH_POST_LOWER_LIMIT (HBMC_CH7_CFG_RFSH_POST_LOWER_LIMIT),
      .HBMC_CH7_CFG_RFSH_PRE_UPPER_LIMIT (HBMC_CH7_CFG_RFSH_PRE_UPPER_LIMIT),
      .HBMC_CH7_CFG_RFSH_IDLE_THRESHOLD (HBMC_CH7_CFG_RFSH_IDLE_THRESHOLD),
      .HBMC_CH7_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH7_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH7_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH7_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH7_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH7_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH7_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH7_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH7_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH7_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH7_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH7_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH7_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH7_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH7_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH (HBMC_CH7_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH),
      .HBMC_CH7_CFG_TEMP_FILTER_EN (HBMC_CH7_CFG_TEMP_FILTER_EN),
      .HBMC_CH7_CFG_CATTRIP_FILTER_EN (HBMC_CH7_CFG_CATTRIP_FILTER_EN),
      .HBMC_CH7_CFG_CB_BYPASS_CATTRIP (HBMC_CH7_CFG_CB_BYPASS_CATTRIP),
      .HBMC_CH7_CFG_CB_TEMP_SELECT (HBMC_CH7_CFG_CB_TEMP_SELECT),
      .HBMC_CH7_CFG_F2C_TEMP_UPDATE (HBMC_CH7_CFG_F2C_TEMP_UPDATE),
      .HBMC_CH7_CFG_F2C_TEMP (HBMC_CH7_CFG_F2C_TEMP),
      .HBMC_CH7_CFG_ADDR_SCR (HBMC_CH7_CFG_ADDR_SCR),
      .HBMC_CH7_CFG_ADDR_SPRD (HBMC_CH7_CFG_ADDR_SPRD),
      .HBMC_CH7_CFG_CB_RD_COL_ARB_PRIORITY_EN (HBMC_CH7_CFG_CB_RD_COL_ARB_PRIORITY_EN),
      .HBMC_CH7_CFG_CB_WR_COL_ARB_PRIORITY_EN (HBMC_CH7_CFG_CB_WR_COL_ARB_PRIORITY_EN),
      .HBMC_CH7_CFG_CB_RD_ROW_ARB_PRIORITY_EN (HBMC_CH7_CFG_CB_RD_ROW_ARB_PRIORITY_EN),
      .HBMC_CH7_CFG_CB_WR_ROW_ARB_PRIORITY_EN (HBMC_CH7_CFG_CB_WR_ROW_ARB_PRIORITY_EN),
      .HBMC_CH7_CFG_CB_DEPENDENCY_MODE (HBMC_CH7_CFG_CB_DEPENDENCY_MODE),
      .HBMC_CH7_CFG_MECC_EN (HBMC_CH7_CFG_MECC_EN),
      .HBMC_CH7_CFG_CA_PAR_EN (HBMC_CH7_CFG_CA_PAR_EN),
      .HBMC_CH7_CFG_WR_PAR_EN (HBMC_CH7_CFG_WR_PAR_EN),
      .HBMC_CH7_CFG_RD_PAR_EN (HBMC_CH7_CFG_RD_PAR_EN),
      .HBMC_CH7_CFG_WR_DM_EN (HBMC_CH7_CFG_WR_DM_EN),
      .HBMC_CH7_CFG_RD_DM_EN (HBMC_CH7_CFG_RD_DM_EN),
      .HBMC_CH7_CFG_POWER_DOWN_EN (HBMC_CH7_CFG_POWER_DOWN_EN),
      .HBMC_CH7_CFG_POWER_DOWN_CK_DIS_EN (HBMC_CH7_CFG_POWER_DOWN_CK_DIS_EN),
      .HBMC_CH7_CFG_AUTO_RD_POWER_DOWN_EXIT_EN (HBMC_CH7_CFG_AUTO_RD_POWER_DOWN_EXIT_EN),
      .HBMC_CH7_CFG_AUTO_WR_POWER_DOWN_EXIT_EN (HBMC_CH7_CFG_AUTO_WR_POWER_DOWN_EXIT_EN),
      .HBMC_CH7_CFG_AUTO_RD_SELF_RFSH_EXIT_EN (HBMC_CH7_CFG_AUTO_RD_SELF_RFSH_EXIT_EN),
      .HBMC_CH7_CFG_AUTO_WR_SELF_RFSH_EXIT_EN (HBMC_CH7_CFG_AUTO_WR_SELF_RFSH_EXIT_EN),
      .HBMC_CH7_CFG_SELF_RFSH_CK_DIS_EN (HBMC_CH7_CFG_SELF_RFSH_CK_DIS_EN),
      .HBMC_CH7_CFG_SELF_RFSH_EN (HBMC_CH7_CFG_SELF_RFSH_EN),
      .HBMC_CH7_H0_FR_CLK_STCFG_EN (HBMC_CH7_H0_FR_CLK_STCFG_EN),
      .HBMC_CH7_CFG_SB_PRE_STALL_CYCLE (HBMC_CH7_CFG_SB_PRE_STALL_CYCLE),
      .HBMC_CH7_CFG_SB_POST_STALL_CYCLE (HBMC_CH7_CFG_SB_POST_STALL_CYCLE),
      .HBMC_CH7_CFG_HBMC_CORECLK_PROG_DELAY1 (HBMC_CH7_CFG_HBMC_CORECLK_PROG_DELAY1),
      .HBMC_CH7_CFG_HBMC_CORECLK_PROG_DELAY2 (HBMC_CH7_CFG_HBMC_CORECLK_PROG_DELAY2),
      .HBMC_CH7_CFG_HBMCPTRENSYNCSEL (HBMC_CH7_CFG_HBMCPTRENSYNCSEL),
      .HBMC_CH7_CFG_UB48MODE (HBMC_CH7_CFG_UB48MODE),
      .HBMC_CH7_CFG_HBMCH2CPTRSTART (HBMC_CH7_CFG_HBMCH2CPTRSTART),
      .HBMC_CH7_CFG_DWORD_LPBKEN (HBMC_CH7_CFG_DWORD_LPBKEN),
      .HBMC_CH7_CFG_AWORD_LPBEN (HBMC_CH7_CFG_AWORD_LPBEN),
      .HBMC_CH7_CFG_DWORD_LPBKSEL (HBMC_CH7_CFG_DWORD_LPBKSEL),
      .HBMC_CH7_CFG_AWORD_LPBKSEL (HBMC_CH7_CFG_AWORD_LPBKSEL),
      .HBMC_CH7_CFG_OBSGRPSEL (HBMC_CH7_CFG_OBSGRPSEL),
      .HBMC_CH7_CFG_OBSSIGSEL (HBMC_CH7_CFG_OBSSIGSEL),
      .HBMC_CH7_CFG_MEM_MCE (HBMC_CH7_CFG_MEM_MCE),
      .HBMC_CH7_CFG_MEM_WA (HBMC_CH7_CFG_MEM_WA),
      .HBMC_CH7_CFG_MEM_RMCE (HBMC_CH7_CFG_MEM_RMCE),
      .HBMC_CH7_CFG_MEM_WMCE (HBMC_CH7_CFG_MEM_WMCE),
      .HBMC_CH7_CFG_MEM_WPULSE (HBMC_CH7_CFG_MEM_WPULSE),
      .HBMC_CH7_CFG_SRAM_ECC_ENABLE (HBMC_CH7_CFG_SRAM_ECC_ENABLE),
      .HBMC_CH7_CFG_PC0_SRAM_INJD (HBMC_CH7_CFG_PC0_SRAM_INJD),
      .HBMC_CH7_CFG_PC0_SRAM_INJS (HBMC_CH7_CFG_PC0_SRAM_INJS),
      .HBMC_CH7_CFG_PC1_SRAM_INJD (HBMC_CH7_CFG_PC1_SRAM_INJD),
      .HBMC_CH7_CFG_PC1_SRAM_INJS (HBMC_CH7_CFG_PC1_SRAM_INJS),
      .HBMC_CH7_CFG_SRAM_SERRINTEN (HBMC_CH7_CFG_SRAM_SERRINTEN),
      .HBMC_CH7_CFG_SRAM_SLVERR_DIS (HBMC_CH7_CFG_SRAM_SLVERR_DIS),
      .HBMC_CH7_MMR_USER_TRIGGER (HBMC_CH7_MMR_USER_TRIGGER),
      .HBMC_CH7_MMR_USER_RDWR (HBMC_CH7_MMR_USER_RDWR),
      .HBMC_CH7_MMR_USER_BYTEENABLE (HBMC_CH7_MMR_USER_BYTEENABLE),
      .HBMC_CH7_MMR_USER_ADDR (HBMC_CH7_MMR_USER_ADDR),
      .HBMC_CH7_MMR_USER_WRDATA (HBMC_CH7_MMR_USER_WRDATA),
      .HBMC_CH7_MMR_SBOWN_REQ (HBMC_CH7_MMR_SBOWN_REQ),
      .HBMC_CH7_MMR_SBOWN_DELAY (HBMC_CH7_MMR_SBOWN_DELAY),
      .HBMC_CH7_CFG_SKETCH1 (HBMC_CH7_CFG_SKETCH1),
      .HBMC_CH7_CFG_SKETCH2 (HBMC_CH7_CFG_SKETCH2),
      .HBMC_CH7_CFG_TST_PATTERN (HBMC_CH7_CFG_TST_PATTERN),
      .HBMC_CH7_CFG_TST_START_ADDR (HBMC_CH7_CFG_TST_START_ADDR),
      .HBMC_CH7_CFG_TST_BURST_LEN (HBMC_CH7_CFG_TST_BURST_LEN),
      .HBMC_CH7_CFG_TST_GEN_CMD (HBMC_CH7_CFG_TST_GEN_CMD),
      .HBMC_CH7_CFG_AXI_TRAFFIC_SEL (HBMC_CH7_CFG_AXI_TRAFFIC_SEL),
      .HBMC_CH7_CFG_TST_PC_SEL (HBMC_CH7_CFG_TST_PC_SEL),
      .HBMC_CH7_CFG_TST_TRIGGER (HBMC_CH7_CFG_TST_TRIGGER),
      .HBMC_CH7_CFG_TST_TIME_OUT (HBMC_CH7_CFG_TST_TIME_OUT),
      .HBMC_CH7_HBMC_RATE (HBMC_CH7_HBMC_RATE),
      .HBMC_CH7_HBM_TRFCSB (HBMC_CH7_HBM_TRFCSB),
      .HBMC_CH7_HBM_TRREFD (HBMC_CH7_HBM_TRREFD),
      .HBMC_CH7_UFI_TRDEN (HBMC_CH7_UFI_TRDEN),
      .HBMC_CH7_CFG_HBMC_PC0_WTP (HBMC_CH7_CFG_HBMC_PC0_WTP),
      .HBMC_CH7_CFG_HBMC_PC1_WTP (HBMC_CH7_CFG_HBMC_PC1_WTP),
      .HBMC_CH7_CFG_HBMC_PC0_ITP (HBMC_CH7_CFG_HBMC_PC0_ITP),
      .HBMC_CH7_CFG_HBMC_PC1_ITP (HBMC_CH7_CFG_HBMC_PC1_ITP),
      .HBMC_CH7_CFG_HBMC_PC0_RTP (HBMC_CH7_CFG_HBMC_PC0_RTP),
      .HBMC_CH7_CFG_HBMC_PC1_RTP (HBMC_CH7_CFG_HBMC_PC1_RTP),
      .HBMC_CH7_CFG_PAR_LAT (HBMC_CH7_CFG_PAR_LAT),
      .HBMC_CH7_CFG_HBMC_PC0_FIW_SHORT (HBMC_CH7_CFG_HBMC_PC0_FIW_SHORT),
      .HBMC_CH7_CFG_HBMC_PC0_ATI (HBMC_CH7_CFG_HBMC_PC0_ATI),
      .HBMC_CH7_CFG_HBMC_PC0_ITI (HBMC_CH7_CFG_HBMC_PC0_ITI),
      .HBMC_CH7_CFG_HBMC_PC0_ATA (HBMC_CH7_CFG_HBMC_PC0_ATA),
      .HBMC_CH7_CFG_HBMC_PC0_ITA (HBMC_CH7_CFG_HBMC_PC0_ITA),
      .HBMC_CH7_CFG_HBMC_PC0_ITA_DLY (HBMC_CH7_CFG_HBMC_PC0_ITA_DLY),
      .HBMC_CH7_CFG_HBMC_PC0_ATP (HBMC_CH7_CFG_HBMC_PC0_ATP),
      .HBMC_CH7_CFG_HBMC_PC0_ATR (HBMC_CH7_CFG_HBMC_PC0_ATR),
      .HBMC_CH7_CFG_HBMC_PC0_ITR (HBMC_CH7_CFG_HBMC_PC0_ITR),
      .HBMC_CH7_CFG_HBMC_PC0_ATW (HBMC_CH7_CFG_HBMC_PC0_ATW),
      .HBMC_CH7_CFG_HBMC_PC0_ITW (HBMC_CH7_CFG_HBMC_PC0_ITW),
      .HBMC_CH7_CFG_HBMC_PC0_PTA (HBMC_CH7_CFG_HBMC_PC0_PTA),
      .HBMC_CH7_CFG_HBMC_PC0_WTI (HBMC_CH7_CFG_HBMC_PC0_WTI),
      .HBMC_CH7_CFG_HBMC_PC0_RTA (HBMC_CH7_CFG_HBMC_PC0_RTA),
      .HBMC_CH7_CFG_HBMC_PC0_WTA (HBMC_CH7_CFG_HBMC_PC0_WTA),
      .HBMC_CH7_CFG_HBMC_PC0_ATA_DBG (HBMC_CH7_CFG_HBMC_PC0_ATA_DBG),
      .HBMC_CH7_CFG_HBMC_PC0_ATI_DBG (HBMC_CH7_CFG_HBMC_PC0_ATI_DBG),
      .HBMC_CH7_CFG_HBMC_PC0_ITA_DBG (HBMC_CH7_CFG_HBMC_PC0_ITA_DBG),
      .HBMC_CH7_CFG_HBMC_PC0_ITI_DBG (HBMC_CH7_CFG_HBMC_PC0_ITI_DBG),
      .HBMC_CH7_CFG_HBMC_PC0_RTRWTW_DBG (HBMC_CH7_CFG_HBMC_PC0_RTRWTW_DBG),
      .HBMC_CH7_CFG_HBMC_PC0_WTR_DBG (HBMC_CH7_CFG_HBMC_PC0_WTR_DBG),
      .HBMC_CH7_CFG_HBMC_PC0_ATA_SBG (HBMC_CH7_CFG_HBMC_PC0_ATA_SBG),
      .HBMC_CH7_CFG_HBMC_PC0_ATI_SBG (HBMC_CH7_CFG_HBMC_PC0_ATI_SBG),
      .HBMC_CH7_CFG_HBMC_PC0_ITA_SBG (HBMC_CH7_CFG_HBMC_PC0_ITA_SBG),
      .HBMC_CH7_CFG_HBMC_PC0_ITI_SBG (HBMC_CH7_CFG_HBMC_PC0_ITI_SBG),
      .HBMC_CH7_CFG_HBMC_PC0_WTR_SBG (HBMC_CH7_CFG_HBMC_PC0_WTR_SBG),
      .HBMC_CH7_CFG_HBMC_PC0_RTR_DSID (HBMC_CH7_CFG_HBMC_PC0_RTR_DSID),
      .HBMC_CH7_CFG_HBMC_POWER_DOWN_TO_CK_DIS (HBMC_CH7_CFG_HBMC_POWER_DOWN_TO_CK_DIS),
      .HBMC_CH7_CFG_HBMC_CK_DIS_TO_POWER_DOWN (HBMC_CH7_CFG_HBMC_CK_DIS_TO_POWER_DOWN),
      .HBMC_CH7_CFG_HBMC_MIN_POWER_DOWN (HBMC_CH7_CFG_HBMC_MIN_POWER_DOWN),
      .HBMC_CH7_CFG_HBMC_POWER_DOWN_TO_VALID (HBMC_CH7_CFG_HBMC_POWER_DOWN_TO_VALID),
      .HBMC_CH7_CFG_HBMC_SELF_RFSH_TO_CK_DIS (HBMC_CH7_CFG_HBMC_SELF_RFSH_TO_CK_DIS),
      .HBMC_CH7_CFG_HBMC_CK_DIS_TO_SELF_RFSH (HBMC_CH7_CFG_HBMC_CK_DIS_TO_SELF_RFSH),
      .HBMC_CH7_CFG_HBMC_SELF_RFSH_TO_VALID (HBMC_CH7_CFG_HBMC_SELF_RFSH_TO_VALID),
      .HBMC_CH7_CFG_HBMC_MIN_SELF_RFSH (HBMC_CH7_CFG_HBMC_MIN_SELF_RFSH),
      .HBMC_CH7_CFG_HBMC_RFSH_AB_TO_VALID (HBMC_CH7_CFG_HBMC_RFSH_AB_TO_VALID),
      .HBMC_CH7_CFG_HBMC_RFSH_PB_TO_RFSH_PB (HBMC_CH7_CFG_HBMC_RFSH_PB_TO_RFSH_PB),
      .HBMC_CH7_CFG_HBMC_RFSH_PB_TO_VALID (HBMC_CH7_CFG_HBMC_RFSH_PB_TO_VALID),
      .HBMC_CH7_CFG_HBMC_TEMP000_RFSH_PERIOD (HBMC_CH7_CFG_HBMC_TEMP000_RFSH_PERIOD),
      .HBMC_CH7_CFG_HBMC_TEMP001_RFSH_PERIOD (HBMC_CH7_CFG_HBMC_TEMP001_RFSH_PERIOD),
      .HBMC_CH7_CFG_HBMC_TEMP011_RFSH_PERIOD (HBMC_CH7_CFG_HBMC_TEMP011_RFSH_PERIOD),
      .HBMC_CH7_CFG_HBMC_TEMP010_RFSH_PERIOD (HBMC_CH7_CFG_HBMC_TEMP010_RFSH_PERIOD),
      .HBMC_CH7_CFG_HBMC_TEMP110_RFSH_PERIOD (HBMC_CH7_CFG_HBMC_TEMP110_RFSH_PERIOD),
      .HBMC_CH7_CFG_HBMC_TEMP111_RFSH_PERIOD (HBMC_CH7_CFG_HBMC_TEMP111_RFSH_PERIOD),
      .HBMC_CH7_CFG_HBMC_TEMP101_RFSH_PERIOD (HBMC_CH7_CFG_HBMC_TEMP101_RFSH_PERIOD),
      .HBMC_CH7_CFG_HBMC_TEMP100_RFSH_PERIOD (HBMC_CH7_CFG_HBMC_TEMP100_RFSH_PERIOD),
      .HBMC_CH7_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET (HBMC_CH7_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET),
      .HBMC_CH7_CFG_HBMC_PCH_PB_TO_VALID (HBMC_CH7_CFG_HBMC_PCH_PB_TO_VALID),
      .HBMC_CH7_CFG_HBMC_PCH_AB_TO_VALID (HBMC_CH7_CFG_HBMC_PCH_AB_TO_VALID),
      .HBMC_CH7_CFG_HBMC_PC1_FIW_SHORT (HBMC_CH7_CFG_HBMC_PC1_FIW_SHORT),
      .HBMC_CH7_CFG_HBMC_PC1_ATI (HBMC_CH7_CFG_HBMC_PC1_ATI),
      .HBMC_CH7_CFG_HBMC_PC1_ITI (HBMC_CH7_CFG_HBMC_PC1_ITI),
      .HBMC_CH7_CFG_HBMC_PC1_ATA (HBMC_CH7_CFG_HBMC_PC1_ATA),
      .HBMC_CH7_CFG_HBMC_PC1_ITA (HBMC_CH7_CFG_HBMC_PC1_ITA),
      .HBMC_CH7_CFG_HBMC_PC1_ITA_DLY (HBMC_CH7_CFG_HBMC_PC1_ITA_DLY),
      .HBMC_CH7_CFG_HBMC_PC1_ATP (HBMC_CH7_CFG_HBMC_PC1_ATP),
      .HBMC_CH7_CFG_HBMC_PC1_ATR (HBMC_CH7_CFG_HBMC_PC1_ATR),
      .HBMC_CH7_CFG_HBMC_PC1_ITR (HBMC_CH7_CFG_HBMC_PC1_ITR),
      .HBMC_CH7_CFG_HBMC_PC1_ATW (HBMC_CH7_CFG_HBMC_PC1_ATW),
      .HBMC_CH7_CFG_HBMC_PC1_ITW (HBMC_CH7_CFG_HBMC_PC1_ITW),
      .HBMC_CH7_CFG_HBMC_PC1_PTA (HBMC_CH7_CFG_HBMC_PC1_PTA),
      .HBMC_CH7_CFG_HBMC_PC1_WTI (HBMC_CH7_CFG_HBMC_PC1_WTI),
      .HBMC_CH7_CFG_HBMC_PC1_RTA (HBMC_CH7_CFG_HBMC_PC1_RTA),
      .HBMC_CH7_CFG_HBMC_PC1_WTA (HBMC_CH7_CFG_HBMC_PC1_WTA),
      .HBMC_CH7_CFG_HBMC_PC1_ATA_DBG (HBMC_CH7_CFG_HBMC_PC1_ATA_DBG),
      .HBMC_CH7_CFG_HBMC_PC1_ATI_DBG (HBMC_CH7_CFG_HBMC_PC1_ATI_DBG),
      .HBMC_CH7_CFG_HBMC_PC1_ITA_DBG (HBMC_CH7_CFG_HBMC_PC1_ITA_DBG),
      .HBMC_CH7_CFG_HBMC_PC1_ITI_DBG (HBMC_CH7_CFG_HBMC_PC1_ITI_DBG),
      .HBMC_CH7_CFG_HBMC_PC1_RTRWTW_DBG (HBMC_CH7_CFG_HBMC_PC1_RTRWTW_DBG),
      .HBMC_CH7_CFG_HBMC_PC1_WTR_DBG (HBMC_CH7_CFG_HBMC_PC1_WTR_DBG),
      .HBMC_CH7_CFG_HBMC_PC1_ATA_SBG (HBMC_CH7_CFG_HBMC_PC1_ATA_SBG),
      .HBMC_CH7_CFG_HBMC_PC1_ATI_SBG (HBMC_CH7_CFG_HBMC_PC1_ATI_SBG),
      .HBMC_CH7_CFG_HBMC_PC1_ITA_SBG (HBMC_CH7_CFG_HBMC_PC1_ITA_SBG),
      .HBMC_CH7_CFG_HBMC_PC1_ITI_SBG (HBMC_CH7_CFG_HBMC_PC1_ITI_SBG),
      .HBMC_CH7_CFG_HBMC_PC1_WTR_SBG (HBMC_CH7_CFG_HBMC_PC1_WTR_SBG),
      .HBMC_CH7_CFG_HBMC_PC1_RTR_DSID (HBMC_CH7_CFG_HBMC_PC1_RTR_DSID),
      .HBMC_CH7_CFG_PSEUDO_BL8_EN (HBMC_CH7_CFG_PSEUDO_BL8_EN),
      .HBMC_CH7_CFG_CB_WREADY_GATE_EN (HBMC_CH7_CFG_CB_WREADY_GATE_EN),
      .HBMC_CH7_CFG_PC0_RDEN_ON (HBMC_CH7_CFG_PC0_RDEN_ON),
      .HBMC_CH7_CFG_PC1_RDEN_ON (HBMC_CH7_CFG_PC1_RDEN_ON),
      .HBMC_CH7_CFG_PC0_RDIE_ON (HBMC_CH7_CFG_PC0_RDIE_ON),
      .HBMC_CH7_CFG_PC1_RDIE_ON (HBMC_CH7_CFG_PC1_RDIE_ON),
      .HBMC_CH7_CFG_PC0_CMD2RD (HBMC_CH7_CFG_PC0_CMD2RD),
      .HBMC_CH7_CFG_PC1_CMD2RD (HBMC_CH7_CFG_PC1_CMD2RD),
      .HBMC_CH7_CFG_PC0_CMD2RDPAR (HBMC_CH7_CFG_PC0_CMD2RDPAR),
      .HBMC_CH7_CFG_PC1_CMD2RDPAR (HBMC_CH7_CFG_PC1_CMD2RDPAR),
      .HBMC_CH7_CFG_PC0_WDQS_ON (HBMC_CH7_CFG_PC0_WDQS_ON),
      .HBMC_CH7_CFG_PC1_WDQS_ON (HBMC_CH7_CFG_PC1_WDQS_ON),
      .HBMC_CH7_CFG_WCQ_HWM (HBMC_CH7_CFG_WCQ_HWM),
      .HBMC_CH7_CFG_RFSH_POST_UPPER_LIMIT (HBMC_CH7_CFG_RFSH_POST_UPPER_LIMIT),
      .HBMC_CH7_CFG_THROTTLE_EN (HBMC_CH7_CFG_THROTTLE_EN),
      .HBMC_CH7_CFG_TEMP000_ON_TIME (HBMC_CH7_CFG_TEMP000_ON_TIME),
      .HBMC_CH7_CFG_TEMP001_ON_TIME (HBMC_CH7_CFG_TEMP001_ON_TIME),
      .HBMC_CH7_CFG_TEMP010_ON_TIME (HBMC_CH7_CFG_TEMP010_ON_TIME),
      .HBMC_CH7_CFG_TEMP011_ON_TIME (HBMC_CH7_CFG_TEMP011_ON_TIME),
      .HBMC_CH7_CFG_TEMP100_ON_TIME (HBMC_CH7_CFG_TEMP100_ON_TIME),
      .HBMC_CH7_CFG_TEMP101_ON_TIME (HBMC_CH7_CFG_TEMP101_ON_TIME),
      .HBMC_CH7_CFG_TEMP110_ON_TIME (HBMC_CH7_CFG_TEMP110_ON_TIME),
      .HBMC_CH7_CFG_TEMP111_ON_TIME (HBMC_CH7_CFG_TEMP111_ON_TIME),
      .HBMC_CH7_CFG_TEMP000_OFF_TIME (HBMC_CH7_CFG_TEMP000_OFF_TIME),
      .HBMC_CH7_CFG_TEMP001_OFF_TIME (HBMC_CH7_CFG_TEMP001_OFF_TIME),
      .HBMC_CH7_CFG_TEMP010_OFF_TIME (HBMC_CH7_CFG_TEMP010_OFF_TIME),
      .HBMC_CH7_CFG_TEMP011_OFF_TIME (HBMC_CH7_CFG_TEMP011_OFF_TIME),
      .HBMC_CH7_CFG_TEMP100_OFF_TIME (HBMC_CH7_CFG_TEMP100_OFF_TIME),
      .HBMC_CH7_CFG_TEMP101_OFF_TIME (HBMC_CH7_CFG_TEMP101_OFF_TIME),
      .HBMC_CH7_CFG_TEMP110_OFF_TIME (HBMC_CH7_CFG_TEMP110_OFF_TIME),
      .HBMC_CH7_CFG_TEMP111_OFF_TIME (HBMC_CH7_CFG_TEMP111_OFF_TIME),
      .HBMC_CH7_CFG_RMW_EN (HBMC_CH7_CFG_RMW_EN),
      .HBMC_CH7_CFG_POWER_DOWN_IDLE_THRESHOLD (HBMC_CH7_CFG_POWER_DOWN_IDLE_THRESHOLD),
      .HBMC_CH7_CFG_SB_PRE_UPDATE_CYCLE (HBMC_CH7_CFG_SB_PRE_UPDATE_CYCLE),
      .HBMC_CH7_CFG_HBMCC2HPTRDLY (HBMC_CH7_CFG_HBMCC2HPTRDLY),
      .HBMC_CH7_HBM_TCCDL_BL4 (HBMC_CH7_HBM_TCCDL_BL4),
      .HBMC_CH7_HBM_TRTW (HBMC_CH7_HBM_TRTW),
      .HBMC_CH7_HBM_TFAW (HBMC_CH7_HBM_TFAW),
      .HBMC_CH7_HBM_TEAW (HBMC_CH7_HBM_TEAW),
      .HBMC_CH7_CFG_HBMC_PC0_FAW (HBMC_CH7_CFG_HBMC_PC0_FAW),
      .HBMC_CH7_CFG_HBMC_PC0_RTI (HBMC_CH7_CFG_HBMC_PC0_RTI),
      .HBMC_CH7_CFG_HBMC_PC0_RTW (HBMC_CH7_CFG_HBMC_PC0_RTW),
      .HBMC_CH7_CFG_HBMC_PC0_RTRWTW_SBG (HBMC_CH7_CFG_HBMC_PC0_RTRWTW_SBG),
      .HBMC_CH7_CFG_HBMC_PC1_FAW (HBMC_CH7_CFG_HBMC_PC1_FAW),
      .HBMC_CH7_CFG_HBMC_PC1_RTI (HBMC_CH7_CFG_HBMC_PC1_RTI),
      .HBMC_CH7_CFG_HBMC_PC1_RTW (HBMC_CH7_CFG_HBMC_PC1_RTW),
      .HBMC_CH7_CFG_HBMC_PC1_RTRWTW_SBG (HBMC_CH7_CFG_HBMC_PC1_RTRWTW_SBG),
      .HBMC_CH7_CFG_AWFIFO_RSVD_ENTRY (HBMC_CH7_CFG_AWFIFO_RSVD_ENTRY),
      .HBMC_CH7_CFG_ARFIFO_RSVD_ENTRY (HBMC_CH7_CFG_ARFIFO_RSVD_ENTRY),
      .SEQ_SYNTH_PARAMS_HEX_FILENAME ("qsys_top_hbm_0_altera_abstract_uib_191_g5e7tly_seq_params_synth.hex"),
      .SEQ_SIM_PARAMS_HEX_FILENAME ("qsys_top_hbm_0_altera_abstract_uib_191_g5e7tly_seq_params_sim.hex"),
      .SEQ_SYNTH_CODE_HEX_FILENAME ("qsys_top_hbm_0_altera_abstract_uib_191_g5e7tly_uibssm_synth.hex"),
      .SEQ_SIM_CODE_HEX_FILENAME ("qsys_top_hbm_0_altera_abstract_uib_191_g5e7tly_uibssm_sim.hex"),
      .SEQ_SYNTH_CODE_FW_FILENAME ("qsys_top_hbm_0_altera_abstract_uib_191_g5e7tly_uibssm_synth.fw"),
      .SEQ_SIM_CODE_FW_FILENAME ("qsys_top_hbm_0_altera_abstract_uib_191_g5e7tly_uibssm_sim.fw")
   ) arch_inst (
      .pll_ref_clk (pll_ref_clk),
      .ext_core_clk (ext_core_clk),
      .ext_core_clk_locked (ext_core_clk_locked),
      .wmcrst_n_in (wmcrst_n_in),
      .hbm_only_reset_in (hbm_only_reset_in),
      .wmc_clk (wmc_clk),
      .phy_clk (phy_clk),
      .wmcrst_n_0 (wmcrst_n_0),
      .wmcrst_n_1 (wmcrst_n_1),
      .wmcrst_n_2 (wmcrst_n_2),
      .wmcrst_n_3 (wmcrst_n_3),
      .local_cal_success (local_cal_success),
      .local_cal_fail (local_cal_fail),
      .cal_sts (cal_sts),
      .cal_in_prog_0 (cal_in_prog_0),
      .cal_in_prog_1 (cal_in_prog_1),
      .cal_in_prog_2 (cal_in_prog_2),
      .cal_in_prog_3 (cal_in_prog_3),
      .axifencereq_0 (axifencereq_0),
      .axifencereq_1 (axifencereq_1),
      .axifencereq_2 (axifencereq_2),
      .axifencereq_3 (axifencereq_3),
      .cal_lat (cal_lat),
      .sdout0_0_0 (sdout0_0_0),
      .sdout0_en_0_0 (sdout0_en_0_0),
      .sdin0_0_0 (sdin0_0_0),
      .sdin0_en_0_0 (sdin0_en_0_0),
      .ddout0_0_0 (ddout0_0_0),
      .ddout0_en_0_0 (ddout0_en_0_0),
      .ddin0_0_0 (ddin0_0_0),
      .ddin0_en_0_0 (ddin0_en_0_0),
      .ddout1_0_0 (ddout1_0_0),
      .ddout1_en_0_0 (ddout1_en_0_0),
      .ddin1_0_0 (ddin1_0_0),
      .ddin1_en_0_0 (ddin1_en_0_0),
      .sdout0_0_1 (sdout0_0_1),
      .sdout0_en_0_1 (sdout0_en_0_1),
      .sdin0_0_1 (sdin0_0_1),
      .sdin0_en_0_1 (sdin0_en_0_1),
      .ddout0_0_1 (ddout0_0_1),
      .ddout0_en_0_1 (ddout0_en_0_1),
      .ddin0_0_1 (ddin0_0_1),
      .ddin0_en_0_1 (ddin0_en_0_1),
      .ddout1_0_1 (ddout1_0_1),
      .ddout1_en_0_1 (ddout1_en_0_1),
      .ddin1_0_1 (ddin1_0_1),
      .ddin1_en_0_1 (ddin1_en_0_1),
      .sdout0_1_0 (sdout0_1_0),
      .sdout0_en_1_0 (sdout0_en_1_0),
      .sdin0_1_0 (sdin0_1_0),
      .sdin0_en_1_0 (sdin0_en_1_0),
      .ddout0_1_0 (ddout0_1_0),
      .ddout0_en_1_0 (ddout0_en_1_0),
      .ddin0_1_0 (ddin0_1_0),
      .ddin0_en_1_0 (ddin0_en_1_0),
      .ddout1_1_0 (ddout1_1_0),
      .ddout1_en_1_0 (ddout1_en_1_0),
      .ddin1_1_0 (ddin1_1_0),
      .ddin1_en_1_0 (ddin1_en_1_0),
      .sdout0_1_1 (sdout0_1_1),
      .sdout0_en_1_1 (sdout0_en_1_1),
      .sdin0_1_1 (sdin0_1_1),
      .sdin0_en_1_1 (sdin0_en_1_1),
      .ddout0_1_1 (ddout0_1_1),
      .ddout0_en_1_1 (ddout0_en_1_1),
      .ddin0_1_1 (ddin0_1_1),
      .ddin0_en_1_1 (ddin0_en_1_1),
      .ddout1_1_1 (ddout1_1_1),
      .ddout1_en_1_1 (ddout1_en_1_1),
      .ddin1_1_1 (ddin1_1_1),
      .ddin1_en_1_1 (ddin1_en_1_1),
      .sdout0_2_0 (sdout0_2_0),
      .sdout0_en_2_0 (sdout0_en_2_0),
      .sdin0_2_0 (sdin0_2_0),
      .sdin0_en_2_0 (sdin0_en_2_0),
      .ddout0_2_0 (ddout0_2_0),
      .ddout0_en_2_0 (ddout0_en_2_0),
      .ddin0_2_0 (ddin0_2_0),
      .ddin0_en_2_0 (ddin0_en_2_0),
      .ddout1_2_0 (ddout1_2_0),
      .ddout1_en_2_0 (ddout1_en_2_0),
      .ddin1_2_0 (ddin1_2_0),
      .ddin1_en_2_0 (ddin1_en_2_0),
      .sdout0_2_1 (sdout0_2_1),
      .sdout0_en_2_1 (sdout0_en_2_1),
      .sdin0_2_1 (sdin0_2_1),
      .sdin0_en_2_1 (sdin0_en_2_1),
      .ddout0_2_1 (ddout0_2_1),
      .ddout0_en_2_1 (ddout0_en_2_1),
      .ddin0_2_1 (ddin0_2_1),
      .ddin0_en_2_1 (ddin0_en_2_1),
      .ddout1_2_1 (ddout1_2_1),
      .ddout1_en_2_1 (ddout1_en_2_1),
      .ddin1_2_1 (ddin1_2_1),
      .ddin1_en_2_1 (ddin1_en_2_1),
      .sdout0_3_0 (sdout0_3_0),
      .sdout0_en_3_0 (sdout0_en_3_0),
      .sdin0_3_0 (sdin0_3_0),
      .sdin0_en_3_0 (sdin0_en_3_0),
      .ddout0_3_0 (ddout0_3_0),
      .ddout0_en_3_0 (ddout0_en_3_0),
      .ddin0_3_0 (ddin0_3_0),
      .ddin0_en_3_0 (ddin0_en_3_0),
      .ddout1_3_0 (ddout1_3_0),
      .ddout1_en_3_0 (ddout1_en_3_0),
      .ddin1_3_0 (ddin1_3_0),
      .ddin1_en_3_0 (ddin1_en_3_0),
      .sdout0_3_1 (sdout0_3_1),
      .sdout0_en_3_1 (sdout0_en_3_1),
      .sdin0_3_1 (sdin0_3_1),
      .sdin0_en_3_1 (sdin0_en_3_1),
      .ddout0_3_1 (ddout0_3_1),
      .ddout0_en_3_1 (ddout0_en_3_1),
      .ddin0_3_1 (ddin0_3_1),
      .ddin0_en_3_1 (ddin0_en_3_1),
      .ddout1_3_1 (ddout1_3_1),
      .ddout1_en_3_1 (ddout1_en_3_1),
      .ddin1_3_1 (ddin1_3_1),
      .ddin1_en_3_1 (ddin1_en_3_1),
      .sdout0_4_0 (sdout0_4_0),
      .sdout0_en_4_0 (sdout0_en_4_0),
      .sdin0_4_0 (sdin0_4_0),
      .sdin0_en_4_0 (sdin0_en_4_0),
      .ddout0_4_0 (ddout0_4_0),
      .ddout0_en_4_0 (ddout0_en_4_0),
      .ddin0_4_0 (ddin0_4_0),
      .ddin0_en_4_0 (ddin0_en_4_0),
      .ddout1_4_0 (ddout1_4_0),
      .ddout1_en_4_0 (ddout1_en_4_0),
      .ddin1_4_0 (ddin1_4_0),
      .ddin1_en_4_0 (ddin1_en_4_0),
      .sdout0_4_1 (sdout0_4_1),
      .sdout0_en_4_1 (sdout0_en_4_1),
      .sdin0_4_1 (sdin0_4_1),
      .sdin0_en_4_1 (sdin0_en_4_1),
      .ddout0_4_1 (ddout0_4_1),
      .ddout0_en_4_1 (ddout0_en_4_1),
      .ddin0_4_1 (ddin0_4_1),
      .ddin0_en_4_1 (ddin0_en_4_1),
      .ddout1_4_1 (ddout1_4_1),
      .ddout1_en_4_1 (ddout1_en_4_1),
      .ddin1_4_1 (ddin1_4_1),
      .ddin1_en_4_1 (ddin1_en_4_1),
      .sdout0_5_0 (sdout0_5_0),
      .sdout0_en_5_0 (sdout0_en_5_0),
      .sdin0_5_0 (sdin0_5_0),
      .sdin0_en_5_0 (sdin0_en_5_0),
      .ddout0_5_0 (ddout0_5_0),
      .ddout0_en_5_0 (ddout0_en_5_0),
      .ddin0_5_0 (ddin0_5_0),
      .ddin0_en_5_0 (ddin0_en_5_0),
      .ddout1_5_0 (ddout1_5_0),
      .ddout1_en_5_0 (ddout1_en_5_0),
      .ddin1_5_0 (ddin1_5_0),
      .ddin1_en_5_0 (ddin1_en_5_0),
      .sdout0_5_1 (sdout0_5_1),
      .sdout0_en_5_1 (sdout0_en_5_1),
      .sdin0_5_1 (sdin0_5_1),
      .sdin0_en_5_1 (sdin0_en_5_1),
      .ddout0_5_1 (ddout0_5_1),
      .ddout0_en_5_1 (ddout0_en_5_1),
      .ddin0_5_1 (ddin0_5_1),
      .ddin0_en_5_1 (ddin0_en_5_1),
      .ddout1_5_1 (ddout1_5_1),
      .ddout1_en_5_1 (ddout1_en_5_1),
      .ddin1_5_1 (ddin1_5_1),
      .ddin1_en_5_1 (ddin1_en_5_1),
      .sdout0_6_0 (sdout0_6_0),
      .sdout0_en_6_0 (sdout0_en_6_0),
      .sdin0_6_0 (sdin0_6_0),
      .sdin0_en_6_0 (sdin0_en_6_0),
      .ddout0_6_0 (ddout0_6_0),
      .ddout0_en_6_0 (ddout0_en_6_0),
      .ddin0_6_0 (ddin0_6_0),
      .ddin0_en_6_0 (ddin0_en_6_0),
      .ddout1_6_0 (ddout1_6_0),
      .ddout1_en_6_0 (ddout1_en_6_0),
      .ddin1_6_0 (ddin1_6_0),
      .ddin1_en_6_0 (ddin1_en_6_0),
      .sdout0_6_1 (sdout0_6_1),
      .sdout0_en_6_1 (sdout0_en_6_1),
      .sdin0_6_1 (sdin0_6_1),
      .sdin0_en_6_1 (sdin0_en_6_1),
      .ddout0_6_1 (ddout0_6_1),
      .ddout0_en_6_1 (ddout0_en_6_1),
      .ddin0_6_1 (ddin0_6_1),
      .ddin0_en_6_1 (ddin0_en_6_1),
      .ddout1_6_1 (ddout1_6_1),
      .ddout1_en_6_1 (ddout1_en_6_1),
      .ddin1_6_1 (ddin1_6_1),
      .ddin1_en_6_1 (ddin1_en_6_1),
      .sdout0_7_0 (sdout0_7_0),
      .sdout0_en_7_0 (sdout0_en_7_0),
      .sdin0_7_0 (sdin0_7_0),
      .sdin0_en_7_0 (sdin0_en_7_0),
      .ddout0_7_0 (ddout0_7_0),
      .ddout0_en_7_0 (ddout0_en_7_0),
      .ddin0_7_0 (ddin0_7_0),
      .ddin0_en_7_0 (ddin0_en_7_0),
      .ddout1_7_0 (ddout1_7_0),
      .ddout1_en_7_0 (ddout1_en_7_0),
      .ddin1_7_0 (ddin1_7_0),
      .ddin1_en_7_0 (ddin1_en_7_0),
      .sdout0_7_1 (sdout0_7_1),
      .sdout0_en_7_1 (sdout0_en_7_1),
      .sdin0_7_1 (sdin0_7_1),
      .sdin0_en_7_1 (sdin0_en_7_1),
      .ddout0_7_1 (ddout0_7_1),
      .ddout0_en_7_1 (ddout0_en_7_1),
      .ddin0_7_1 (ddin0_7_1),
      .ddin0_en_7_1 (ddin0_en_7_1),
      .ddout1_7_1 (ddout1_7_1),
      .ddout1_en_7_1 (ddout1_en_7_1),
      .ddin1_7_1 (ddin1_7_1),
      .ddin1_en_7_1 (ddin1_en_7_1),
      .sdout0_8_0 (sdout0_8_0),
      .sdout0_en_8_0 (sdout0_en_8_0),
      .sdin0_8_0 (sdin0_8_0),
      .sdin0_en_8_0 (sdin0_en_8_0),
      .ddout0_8_0 (ddout0_8_0),
      .ddout0_en_8_0 (ddout0_en_8_0),
      .ddin0_8_0 (ddin0_8_0),
      .ddin0_en_8_0 (ddin0_en_8_0),
      .ddout1_8_0 (ddout1_8_0),
      .ddout1_en_8_0 (ddout1_en_8_0),
      .ddin1_8_0 (ddin1_8_0),
      .ddin1_en_8_0 (ddin1_en_8_0),
      .sdout0_8_1 (sdout0_8_1),
      .sdout0_en_8_1 (sdout0_en_8_1),
      .sdin0_8_1 (sdin0_8_1),
      .sdin0_en_8_1 (sdin0_en_8_1),
      .ddout0_8_1 (ddout0_8_1),
      .ddout0_en_8_1 (ddout0_en_8_1),
      .ddin0_8_1 (ddin0_8_1),
      .ddin0_en_8_1 (ddin0_en_8_1),
      .ddout1_8_1 (ddout1_8_1),
      .ddout1_en_8_1 (ddout1_en_8_1),
      .ddin1_8_1 (ddin1_8_1),
      .ddin1_en_8_1 (ddin1_en_8_1),
      .sdout0_9_0 (sdout0_9_0),
      .sdout0_en_9_0 (sdout0_en_9_0),
      .sdin0_9_0 (sdin0_9_0),
      .sdin0_en_9_0 (sdin0_en_9_0),
      .ddout0_9_0 (ddout0_9_0),
      .ddout0_en_9_0 (ddout0_en_9_0),
      .ddin0_9_0 (ddin0_9_0),
      .ddin0_en_9_0 (ddin0_en_9_0),
      .ddout1_9_0 (ddout1_9_0),
      .ddout1_en_9_0 (ddout1_en_9_0),
      .ddin1_9_0 (ddin1_9_0),
      .ddin1_en_9_0 (ddin1_en_9_0),
      .sdout0_9_1 (sdout0_9_1),
      .sdout0_en_9_1 (sdout0_en_9_1),
      .sdin0_9_1 (sdin0_9_1),
      .sdin0_en_9_1 (sdin0_en_9_1),
      .ddout0_9_1 (ddout0_9_1),
      .ddout0_en_9_1 (ddout0_en_9_1),
      .ddin0_9_1 (ddin0_9_1),
      .ddin0_en_9_1 (ddin0_en_9_1),
      .ddout1_9_1 (ddout1_9_1),
      .ddout1_en_9_1 (ddout1_en_9_1),
      .ddin1_9_1 (ddin1_9_1),
      .ddin1_en_9_1 (ddin1_en_9_1),
      .sdout0_10_0 (sdout0_10_0),
      .sdout0_en_10_0 (sdout0_en_10_0),
      .sdin0_10_0 (sdin0_10_0),
      .sdin0_en_10_0 (sdin0_en_10_0),
      .ddout0_10_0 (ddout0_10_0),
      .ddout0_en_10_0 (ddout0_en_10_0),
      .ddin0_10_0 (ddin0_10_0),
      .ddin0_en_10_0 (ddin0_en_10_0),
      .ddout1_10_0 (ddout1_10_0),
      .ddout1_en_10_0 (ddout1_en_10_0),
      .ddin1_10_0 (ddin1_10_0),
      .ddin1_en_10_0 (ddin1_en_10_0),
      .sdout0_10_1 (sdout0_10_1),
      .sdout0_en_10_1 (sdout0_en_10_1),
      .sdin0_10_1 (sdin0_10_1),
      .sdin0_en_10_1 (sdin0_en_10_1),
      .ddout0_10_1 (ddout0_10_1),
      .ddout0_en_10_1 (ddout0_en_10_1),
      .ddin0_10_1 (ddin0_10_1),
      .ddin0_en_10_1 (ddin0_en_10_1),
      .ddout1_10_1 (ddout1_10_1),
      .ddout1_en_10_1 (ddout1_en_10_1),
      .ddin1_10_1 (ddin1_10_1),
      .ddin1_en_10_1 (ddin1_en_10_1),
      .sdout0_11_0 (sdout0_11_0),
      .sdout0_en_11_0 (sdout0_en_11_0),
      .sdin0_11_0 (sdin0_11_0),
      .sdin0_en_11_0 (sdin0_en_11_0),
      .ddout0_11_0 (ddout0_11_0),
      .ddout0_en_11_0 (ddout0_en_11_0),
      .ddin0_11_0 (ddin0_11_0),
      .ddin0_en_11_0 (ddin0_en_11_0),
      .ddout1_11_0 (ddout1_11_0),
      .ddout1_en_11_0 (ddout1_en_11_0),
      .ddin1_11_0 (ddin1_11_0),
      .ddin1_en_11_0 (ddin1_en_11_0),
      .sdout0_11_1 (sdout0_11_1),
      .sdout0_en_11_1 (sdout0_en_11_1),
      .sdin0_11_1 (sdin0_11_1),
      .sdin0_en_11_1 (sdin0_en_11_1),
      .ddout0_11_1 (ddout0_11_1),
      .ddout0_en_11_1 (ddout0_en_11_1),
      .ddin0_11_1 (ddin0_11_1),
      .ddin0_en_11_1 (ddin0_en_11_1),
      .ddout1_11_1 (ddout1_11_1),
      .ddout1_en_11_1 (ddout1_en_11_1),
      .ddin1_11_1 (ddin1_11_1),
      .ddin1_en_11_1 (ddin1_en_11_1),
      .sdout0_12_0 (sdout0_12_0),
      .sdout0_en_12_0 (sdout0_en_12_0),
      .sdin0_12_0 (sdin0_12_0),
      .sdin0_en_12_0 (sdin0_en_12_0),
      .ddout0_12_0 (ddout0_12_0),
      .ddout0_en_12_0 (ddout0_en_12_0),
      .ddin0_12_0 (ddin0_12_0),
      .ddin0_en_12_0 (ddin0_en_12_0),
      .ddout1_12_0 (ddout1_12_0),
      .ddout1_en_12_0 (ddout1_en_12_0),
      .ddin1_12_0 (ddin1_12_0),
      .ddin1_en_12_0 (ddin1_en_12_0),
      .sdout0_12_1 (sdout0_12_1),
      .sdout0_en_12_1 (sdout0_en_12_1),
      .sdin0_12_1 (sdin0_12_1),
      .sdin0_en_12_1 (sdin0_en_12_1),
      .ddout0_12_1 (ddout0_12_1),
      .ddout0_en_12_1 (ddout0_en_12_1),
      .ddin0_12_1 (ddin0_12_1),
      .ddin0_en_12_1 (ddin0_en_12_1),
      .ddout1_12_1 (ddout1_12_1),
      .ddout1_en_12_1 (ddout1_en_12_1),
      .ddin1_12_1 (ddin1_12_1),
      .ddin1_en_12_1 (ddin1_en_12_1),
      .sdout0_13_0 (sdout0_13_0),
      .sdout0_en_13_0 (sdout0_en_13_0),
      .sdin0_13_0 (sdin0_13_0),
      .sdin0_en_13_0 (sdin0_en_13_0),
      .ddout0_13_0 (ddout0_13_0),
      .ddout0_en_13_0 (ddout0_en_13_0),
      .ddin0_13_0 (ddin0_13_0),
      .ddin0_en_13_0 (ddin0_en_13_0),
      .ddout1_13_0 (ddout1_13_0),
      .ddout1_en_13_0 (ddout1_en_13_0),
      .ddin1_13_0 (ddin1_13_0),
      .ddin1_en_13_0 (ddin1_en_13_0),
      .sdout0_13_1 (sdout0_13_1),
      .sdout0_en_13_1 (sdout0_en_13_1),
      .sdin0_13_1 (sdin0_13_1),
      .sdin0_en_13_1 (sdin0_en_13_1),
      .ddout0_13_1 (ddout0_13_1),
      .ddout0_en_13_1 (ddout0_en_13_1),
      .ddin0_13_1 (ddin0_13_1),
      .ddin0_en_13_1 (ddin0_en_13_1),
      .ddout1_13_1 (ddout1_13_1),
      .ddout1_en_13_1 (ddout1_en_13_1),
      .ddin1_13_1 (ddin1_13_1),
      .ddin1_en_13_1 (ddin1_en_13_1),
      .sdout0_14_0 (sdout0_14_0),
      .sdout0_en_14_0 (sdout0_en_14_0),
      .sdin0_14_0 (sdin0_14_0),
      .sdin0_en_14_0 (sdin0_en_14_0),
      .ddout0_14_0 (ddout0_14_0),
      .ddout0_en_14_0 (ddout0_en_14_0),
      .ddin0_14_0 (ddin0_14_0),
      .ddin0_en_14_0 (ddin0_en_14_0),
      .ddout1_14_0 (ddout1_14_0),
      .ddout1_en_14_0 (ddout1_en_14_0),
      .ddin1_14_0 (ddin1_14_0),
      .ddin1_en_14_0 (ddin1_en_14_0),
      .sdout0_14_1 (sdout0_14_1),
      .sdout0_en_14_1 (sdout0_en_14_1),
      .sdin0_14_1 (sdin0_14_1),
      .sdin0_en_14_1 (sdin0_en_14_1),
      .ddout0_14_1 (ddout0_14_1),
      .ddout0_en_14_1 (ddout0_en_14_1),
      .ddin0_14_1 (ddin0_14_1),
      .ddin0_en_14_1 (ddin0_en_14_1),
      .ddout1_14_1 (ddout1_14_1),
      .ddout1_en_14_1 (ddout1_en_14_1),
      .ddin1_14_1 (ddin1_14_1),
      .ddin1_en_14_1 (ddin1_en_14_1),
      .sdout0_15_0 (sdout0_15_0),
      .sdout0_en_15_0 (sdout0_en_15_0),
      .sdin0_15_0 (sdin0_15_0),
      .sdin0_en_15_0 (sdin0_en_15_0),
      .ddout0_15_0 (ddout0_15_0),
      .ddout0_en_15_0 (ddout0_en_15_0),
      .ddin0_15_0 (ddin0_15_0),
      .ddin0_en_15_0 (ddin0_en_15_0),
      .ddout1_15_0 (ddout1_15_0),
      .ddout1_en_15_0 (ddout1_en_15_0),
      .ddin1_15_0 (ddin1_15_0),
      .ddin1_en_15_0 (ddin1_en_15_0),
      .sdout0_15_1 (sdout0_15_1),
      .sdout0_en_15_1 (sdout0_en_15_1),
      .sdin0_15_1 (sdin0_15_1),
      .sdin0_en_15_1 (sdin0_en_15_1),
      .ddout0_15_1 (ddout0_15_1),
      .ddout0_en_15_1 (ddout0_en_15_1),
      .ddin0_15_1 (ddin0_15_1),
      .ddin0_en_15_1 (ddin0_en_15_1),
      .ddout1_15_1 (ddout1_15_1),
      .ddout1_en_15_1 (ddout1_en_15_1),
      .ddin1_15_1 (ddin1_15_1),
      .ddin1_en_15_1 (ddin1_en_15_1),
      .sdout0_16_0 (sdout0_16_0),
      .sdout0_en_16_0 (sdout0_en_16_0),
      .sdin0_16_0 (sdin0_16_0),
      .sdin0_en_16_0 (sdin0_en_16_0),
      .ddout0_16_0 (ddout0_16_0),
      .ddout0_en_16_0 (ddout0_en_16_0),
      .ddin0_16_0 (ddin0_16_0),
      .ddin0_en_16_0 (ddin0_en_16_0),
      .ddout1_16_0 (ddout1_16_0),
      .ddout1_en_16_0 (ddout1_en_16_0),
      .ddin1_16_0 (ddin1_16_0),
      .ddin1_en_16_0 (ddin1_en_16_0),
      .sdout0_16_1 (sdout0_16_1),
      .sdout0_en_16_1 (sdout0_en_16_1),
      .sdin0_16_1 (sdin0_16_1),
      .sdin0_en_16_1 (sdin0_en_16_1),
      .ddout0_16_1 (ddout0_16_1),
      .ddout0_en_16_1 (ddout0_en_16_1),
      .ddin0_16_1 (ddin0_16_1),
      .ddin0_en_16_1 (ddin0_en_16_1),
      .ddout1_16_1 (ddout1_16_1),
      .ddout1_en_16_1 (ddout1_en_16_1),
      .ddin1_16_1 (ddin1_16_1),
      .ddin1_en_16_1 (ddin1_en_16_1),
      .sdout0_17_0 (sdout0_17_0),
      .sdout0_en_17_0 (sdout0_en_17_0),
      .sdin0_17_0 (sdin0_17_0),
      .sdin0_en_17_0 (sdin0_en_17_0),
      .ddout0_17_0 (ddout0_17_0),
      .ddout0_en_17_0 (ddout0_en_17_0),
      .ddin0_17_0 (ddin0_17_0),
      .ddin0_en_17_0 (ddin0_en_17_0),
      .ddout1_17_0 (ddout1_17_0),
      .ddout1_en_17_0 (ddout1_en_17_0),
      .ddin1_17_0 (ddin1_17_0),
      .ddin1_en_17_0 (ddin1_en_17_0),
      .sdout0_17_1 (sdout0_17_1),
      .sdout0_en_17_1 (sdout0_en_17_1),
      .sdin0_17_1 (sdin0_17_1),
      .sdin0_en_17_1 (sdin0_en_17_1),
      .ddout0_17_1 (ddout0_17_1),
      .ddout0_en_17_1 (ddout0_en_17_1),
      .ddin0_17_1 (ddin0_17_1),
      .ddin0_en_17_1 (ddin0_en_17_1),
      .ddout1_17_1 (ddout1_17_1),
      .ddout1_en_17_1 (ddout1_en_17_1),
      .ddin1_17_1 (ddin1_17_1),
      .ddin1_en_17_1 (ddin1_en_17_1),
      .sdout0_18_0 (sdout0_18_0),
      .sdout0_en_18_0 (sdout0_en_18_0),
      .sdin0_18_0 (sdin0_18_0),
      .sdin0_en_18_0 (sdin0_en_18_0),
      .ddout0_18_0 (ddout0_18_0),
      .ddout0_en_18_0 (ddout0_en_18_0),
      .ddin0_18_0 (ddin0_18_0),
      .ddin0_en_18_0 (ddin0_en_18_0),
      .ddout1_18_0 (ddout1_18_0),
      .ddout1_en_18_0 (ddout1_en_18_0),
      .ddin1_18_0 (ddin1_18_0),
      .ddin1_en_18_0 (ddin1_en_18_0),
      .sdout0_18_1 (sdout0_18_1),
      .sdout0_en_18_1 (sdout0_en_18_1),
      .sdin0_18_1 (sdin0_18_1),
      .sdin0_en_18_1 (sdin0_en_18_1),
      .ddout0_18_1 (ddout0_18_1),
      .ddout0_en_18_1 (ddout0_en_18_1),
      .ddin0_18_1 (ddin0_18_1),
      .ddin0_en_18_1 (ddin0_en_18_1),
      .ddout1_18_1 (ddout1_18_1),
      .ddout1_en_18_1 (ddout1_en_18_1),
      .ddin1_18_1 (ddin1_18_1),
      .ddin1_en_18_1 (ddin1_en_18_1),
      .sdout0_19_0 (sdout0_19_0),
      .sdout0_en_19_0 (sdout0_en_19_0),
      .sdin0_19_0 (sdin0_19_0),
      .sdin0_en_19_0 (sdin0_en_19_0),
      .ddout0_19_0 (ddout0_19_0),
      .ddout0_en_19_0 (ddout0_en_19_0),
      .ddin0_19_0 (ddin0_19_0),
      .ddin0_en_19_0 (ddin0_en_19_0),
      .ddout1_19_0 (ddout1_19_0),
      .ddout1_en_19_0 (ddout1_en_19_0),
      .ddin1_19_0 (ddin1_19_0),
      .ddin1_en_19_0 (ddin1_en_19_0),
      .sdout0_19_1 (sdout0_19_1),
      .sdout0_en_19_1 (sdout0_en_19_1),
      .sdin0_19_1 (sdin0_19_1),
      .sdin0_en_19_1 (sdin0_en_19_1),
      .ddout0_19_1 (ddout0_19_1),
      .ddout0_en_19_1 (ddout0_en_19_1),
      .ddin0_19_1 (ddin0_19_1),
      .ddin0_en_19_1 (ddin0_en_19_1),
      .ddout1_19_1 (ddout1_19_1),
      .ddout1_en_19_1 (ddout1_en_19_1),
      .ddin1_19_1 (ddin1_19_1),
      .ddin1_en_19_1 (ddin1_en_19_1),
      .sdout0_20_0 (sdout0_20_0),
      .sdout0_en_20_0 (sdout0_en_20_0),
      .sdin0_20_0 (sdin0_20_0),
      .sdin0_en_20_0 (sdin0_en_20_0),
      .ddout0_20_0 (ddout0_20_0),
      .ddout0_en_20_0 (ddout0_en_20_0),
      .ddin0_20_0 (ddin0_20_0),
      .ddin0_en_20_0 (ddin0_en_20_0),
      .ddout1_20_0 (ddout1_20_0),
      .ddout1_en_20_0 (ddout1_en_20_0),
      .ddin1_20_0 (ddin1_20_0),
      .ddin1_en_20_0 (ddin1_en_20_0),
      .sdout0_20_1 (sdout0_20_1),
      .sdout0_en_20_1 (sdout0_en_20_1),
      .sdin0_20_1 (sdin0_20_1),
      .sdin0_en_20_1 (sdin0_en_20_1),
      .ddout0_20_1 (ddout0_20_1),
      .ddout0_en_20_1 (ddout0_en_20_1),
      .ddin0_20_1 (ddin0_20_1),
      .ddin0_en_20_1 (ddin0_en_20_1),
      .ddout1_20_1 (ddout1_20_1),
      .ddout1_en_20_1 (ddout1_en_20_1),
      .ddin1_20_1 (ddin1_20_1),
      .ddin1_en_20_1 (ddin1_en_20_1),
      .sdout0_21_0 (sdout0_21_0),
      .sdout0_en_21_0 (sdout0_en_21_0),
      .sdin0_21_0 (sdin0_21_0),
      .sdin0_en_21_0 (sdin0_en_21_0),
      .ddout0_21_0 (ddout0_21_0),
      .ddout0_en_21_0 (ddout0_en_21_0),
      .ddin0_21_0 (ddin0_21_0),
      .ddin0_en_21_0 (ddin0_en_21_0),
      .ddout1_21_0 (ddout1_21_0),
      .ddout1_en_21_0 (ddout1_en_21_0),
      .ddin1_21_0 (ddin1_21_0),
      .ddin1_en_21_0 (ddin1_en_21_0),
      .sdout0_21_1 (sdout0_21_1),
      .sdout0_en_21_1 (sdout0_en_21_1),
      .sdin0_21_1 (sdin0_21_1),
      .sdin0_en_21_1 (sdin0_en_21_1),
      .ddout0_21_1 (ddout0_21_1),
      .ddout0_en_21_1 (ddout0_en_21_1),
      .ddin0_21_1 (ddin0_21_1),
      .ddin0_en_21_1 (ddin0_en_21_1),
      .ddout1_21_1 (ddout1_21_1),
      .ddout1_en_21_1 (ddout1_en_21_1),
      .ddin1_21_1 (ddin1_21_1),
      .ddin1_en_21_1 (ddin1_en_21_1),
      .sdout0_22_0 (sdout0_22_0),
      .sdout0_en_22_0 (sdout0_en_22_0),
      .sdin0_22_0 (sdin0_22_0),
      .sdin0_en_22_0 (sdin0_en_22_0),
      .ddout0_22_0 (ddout0_22_0),
      .ddout0_en_22_0 (ddout0_en_22_0),
      .ddin0_22_0 (ddin0_22_0),
      .ddin0_en_22_0 (ddin0_en_22_0),
      .ddout1_22_0 (ddout1_22_0),
      .ddout1_en_22_0 (ddout1_en_22_0),
      .ddin1_22_0 (ddin1_22_0),
      .ddin1_en_22_0 (ddin1_en_22_0),
      .sdout0_22_1 (sdout0_22_1),
      .sdout0_en_22_1 (sdout0_en_22_1),
      .sdin0_22_1 (sdin0_22_1),
      .sdin0_en_22_1 (sdin0_en_22_1),
      .ddout0_22_1 (ddout0_22_1),
      .ddout0_en_22_1 (ddout0_en_22_1),
      .ddin0_22_1 (ddin0_22_1),
      .ddin0_en_22_1 (ddin0_en_22_1),
      .ddout1_22_1 (ddout1_22_1),
      .ddout1_en_22_1 (ddout1_en_22_1),
      .ddin1_22_1 (ddin1_22_1),
      .ddin1_en_22_1 (ddin1_en_22_1),
      .sdout0_23_0 (sdout0_23_0),
      .sdout0_en_23_0 (sdout0_en_23_0),
      .sdin0_23_0 (sdin0_23_0),
      .sdin0_en_23_0 (sdin0_en_23_0),
      .ddout0_23_0 (ddout0_23_0),
      .ddout0_en_23_0 (ddout0_en_23_0),
      .ddin0_23_0 (ddin0_23_0),
      .ddin0_en_23_0 (ddin0_en_23_0),
      .ddout1_23_0 (ddout1_23_0),
      .ddout1_en_23_0 (ddout1_en_23_0),
      .ddin1_23_0 (ddin1_23_0),
      .ddin1_en_23_0 (ddin1_en_23_0),
      .sdout0_23_1 (sdout0_23_1),
      .sdout0_en_23_1 (sdout0_en_23_1),
      .sdin0_23_1 (sdin0_23_1),
      .sdin0_en_23_1 (sdin0_en_23_1),
      .ddout0_23_1 (ddout0_23_1),
      .ddout0_en_23_1 (ddout0_en_23_1),
      .ddin0_23_1 (ddin0_23_1),
      .ddin0_en_23_1 (ddin0_en_23_1),
      .ddout1_23_1 (ddout1_23_1),
      .ddout1_en_23_1 (ddout1_en_23_1),
      .ddin1_23_1 (ddin1_23_1),
      .ddin1_en_23_1 (ddin1_en_23_1),
      .sdout0_24_0 (sdout0_24_0),
      .sdout0_en_24_0 (sdout0_en_24_0),
      .sdin0_24_0 (sdin0_24_0),
      .sdin0_en_24_0 (sdin0_en_24_0),
      .ddout0_24_0 (ddout0_24_0),
      .ddout0_en_24_0 (ddout0_en_24_0),
      .ddin0_24_0 (ddin0_24_0),
      .ddin0_en_24_0 (ddin0_en_24_0),
      .ddout1_24_0 (ddout1_24_0),
      .ddout1_en_24_0 (ddout1_en_24_0),
      .ddin1_24_0 (ddin1_24_0),
      .ddin1_en_24_0 (ddin1_en_24_0),
      .sdout0_24_1 (sdout0_24_1),
      .sdout0_en_24_1 (sdout0_en_24_1),
      .sdin0_24_1 (sdin0_24_1),
      .sdin0_en_24_1 (sdin0_en_24_1),
      .ddout0_24_1 (ddout0_24_1),
      .ddout0_en_24_1 (ddout0_en_24_1),
      .ddin0_24_1 (ddin0_24_1),
      .ddin0_en_24_1 (ddin0_en_24_1),
      .ddout1_24_1 (ddout1_24_1),
      .ddout1_en_24_1 (ddout1_en_24_1),
      .ddin1_24_1 (ddin1_24_1),
      .ddin1_en_24_1 (ddin1_en_24_1),
      .sdout0_25_0 (sdout0_25_0),
      .sdout0_en_25_0 (sdout0_en_25_0),
      .sdin0_25_0 (sdin0_25_0),
      .sdin0_en_25_0 (sdin0_en_25_0),
      .ddout0_25_0 (ddout0_25_0),
      .ddout0_en_25_0 (ddout0_en_25_0),
      .ddin0_25_0 (ddin0_25_0),
      .ddin0_en_25_0 (ddin0_en_25_0),
      .ddout1_25_0 (ddout1_25_0),
      .ddout1_en_25_0 (ddout1_en_25_0),
      .ddin1_25_0 (ddin1_25_0),
      .ddin1_en_25_0 (ddin1_en_25_0),
      .sdout0_25_1 (sdout0_25_1),
      .sdout0_en_25_1 (sdout0_en_25_1),
      .sdin0_25_1 (sdin0_25_1),
      .sdin0_en_25_1 (sdin0_en_25_1),
      .ddout0_25_1 (ddout0_25_1),
      .ddout0_en_25_1 (ddout0_en_25_1),
      .ddin0_25_1 (ddin0_25_1),
      .ddin0_en_25_1 (ddin0_en_25_1),
      .ddout1_25_1 (ddout1_25_1),
      .ddout1_en_25_1 (ddout1_en_25_1),
      .ddin1_25_1 (ddin1_25_1),
      .ddin1_en_25_1 (ddin1_en_25_1),
      .sdout0_26_0 (sdout0_26_0),
      .sdout0_en_26_0 (sdout0_en_26_0),
      .sdin0_26_0 (sdin0_26_0),
      .sdin0_en_26_0 (sdin0_en_26_0),
      .ddout0_26_0 (ddout0_26_0),
      .ddout0_en_26_0 (ddout0_en_26_0),
      .ddin0_26_0 (ddin0_26_0),
      .ddin0_en_26_0 (ddin0_en_26_0),
      .ddout1_26_0 (ddout1_26_0),
      .ddout1_en_26_0 (ddout1_en_26_0),
      .ddin1_26_0 (ddin1_26_0),
      .ddin1_en_26_0 (ddin1_en_26_0),
      .sdout0_26_1 (sdout0_26_1),
      .sdout0_en_26_1 (sdout0_en_26_1),
      .sdin0_26_1 (sdin0_26_1),
      .sdin0_en_26_1 (sdin0_en_26_1),
      .ddout0_26_1 (ddout0_26_1),
      .ddout0_en_26_1 (ddout0_en_26_1),
      .ddin0_26_1 (ddin0_26_1),
      .ddin0_en_26_1 (ddin0_en_26_1),
      .ddout1_26_1 (ddout1_26_1),
      .ddout1_en_26_1 (ddout1_en_26_1),
      .ddin1_26_1 (ddin1_26_1),
      .ddin1_en_26_1 (ddin1_en_26_1),
      .sdout0_27_0 (sdout0_27_0),
      .sdout0_en_27_0 (sdout0_en_27_0),
      .sdin0_27_0 (sdin0_27_0),
      .sdin0_en_27_0 (sdin0_en_27_0),
      .ddout0_27_0 (ddout0_27_0),
      .ddout0_en_27_0 (ddout0_en_27_0),
      .ddin0_27_0 (ddin0_27_0),
      .ddin0_en_27_0 (ddin0_en_27_0),
      .ddout1_27_0 (ddout1_27_0),
      .ddout1_en_27_0 (ddout1_en_27_0),
      .ddin1_27_0 (ddin1_27_0),
      .ddin1_en_27_0 (ddin1_en_27_0),
      .sdout0_27_1 (sdout0_27_1),
      .sdout0_en_27_1 (sdout0_en_27_1),
      .sdin0_27_1 (sdin0_27_1),
      .sdin0_en_27_1 (sdin0_en_27_1),
      .ddout0_27_1 (ddout0_27_1),
      .ddout0_en_27_1 (ddout0_en_27_1),
      .ddin0_27_1 (ddin0_27_1),
      .ddin0_en_27_1 (ddin0_en_27_1),
      .ddout1_27_1 (ddout1_27_1),
      .ddout1_en_27_1 (ddout1_en_27_1),
      .ddin1_27_1 (ddin1_27_1),
      .ddin1_en_27_1 (ddin1_en_27_1),
      .sdout0_28_0 (sdout0_28_0),
      .sdout0_en_28_0 (sdout0_en_28_0),
      .sdin0_28_0 (sdin0_28_0),
      .sdin0_en_28_0 (sdin0_en_28_0),
      .ddout0_28_0 (ddout0_28_0),
      .ddout0_en_28_0 (ddout0_en_28_0),
      .ddin0_28_0 (ddin0_28_0),
      .ddin0_en_28_0 (ddin0_en_28_0),
      .ddout1_28_0 (ddout1_28_0),
      .ddout1_en_28_0 (ddout1_en_28_0),
      .ddin1_28_0 (ddin1_28_0),
      .ddin1_en_28_0 (ddin1_en_28_0),
      .sdout0_28_1 (sdout0_28_1),
      .sdout0_en_28_1 (sdout0_en_28_1),
      .sdin0_28_1 (sdin0_28_1),
      .sdin0_en_28_1 (sdin0_en_28_1),
      .ddout0_28_1 (ddout0_28_1),
      .ddout0_en_28_1 (ddout0_en_28_1),
      .ddin0_28_1 (ddin0_28_1),
      .ddin0_en_28_1 (ddin0_en_28_1),
      .ddout1_28_1 (ddout1_28_1),
      .ddout1_en_28_1 (ddout1_en_28_1),
      .ddin1_28_1 (ddin1_28_1),
      .ddin1_en_28_1 (ddin1_en_28_1),
      .sdout0_29_0 (sdout0_29_0),
      .sdout0_en_29_0 (sdout0_en_29_0),
      .sdin0_29_0 (sdin0_29_0),
      .sdin0_en_29_0 (sdin0_en_29_0),
      .ddout0_29_0 (ddout0_29_0),
      .ddout0_en_29_0 (ddout0_en_29_0),
      .ddin0_29_0 (ddin0_29_0),
      .ddin0_en_29_0 (ddin0_en_29_0),
      .ddout1_29_0 (ddout1_29_0),
      .ddout1_en_29_0 (ddout1_en_29_0),
      .ddin1_29_0 (ddin1_29_0),
      .ddin1_en_29_0 (ddin1_en_29_0),
      .sdout0_29_1 (sdout0_29_1),
      .sdout0_en_29_1 (sdout0_en_29_1),
      .sdin0_29_1 (sdin0_29_1),
      .sdin0_en_29_1 (sdin0_en_29_1),
      .ddout0_29_1 (ddout0_29_1),
      .ddout0_en_29_1 (ddout0_en_29_1),
      .ddin0_29_1 (ddin0_29_1),
      .ddin0_en_29_1 (ddin0_en_29_1),
      .ddout1_29_1 (ddout1_29_1),
      .ddout1_en_29_1 (ddout1_en_29_1),
      .ddin1_29_1 (ddin1_29_1),
      .ddin1_en_29_1 (ddin1_en_29_1),
      .sdout0_30_0 (sdout0_30_0),
      .sdout0_en_30_0 (sdout0_en_30_0),
      .sdin0_30_0 (sdin0_30_0),
      .sdin0_en_30_0 (sdin0_en_30_0),
      .ddout0_30_0 (ddout0_30_0),
      .ddout0_en_30_0 (ddout0_en_30_0),
      .ddin0_30_0 (ddin0_30_0),
      .ddin0_en_30_0 (ddin0_en_30_0),
      .ddout1_30_0 (ddout1_30_0),
      .ddout1_en_30_0 (ddout1_en_30_0),
      .ddin1_30_0 (ddin1_30_0),
      .ddin1_en_30_0 (ddin1_en_30_0),
      .sdout0_30_1 (sdout0_30_1),
      .sdout0_en_30_1 (sdout0_en_30_1),
      .sdin0_30_1 (sdin0_30_1),
      .sdin0_en_30_1 (sdin0_en_30_1),
      .ddout0_30_1 (ddout0_30_1),
      .ddout0_en_30_1 (ddout0_en_30_1),
      .ddin0_30_1 (ddin0_30_1),
      .ddin0_en_30_1 (ddin0_en_30_1),
      .ddout1_30_1 (ddout1_30_1),
      .ddout1_en_30_1 (ddout1_en_30_1),
      .ddin1_30_1 (ddin1_30_1),
      .ddin1_en_30_1 (ddin1_en_30_1),
      .sdout0_31_0 (sdout0_31_0),
      .sdout0_en_31_0 (sdout0_en_31_0),
      .sdin0_31_0 (sdin0_31_0),
      .sdin0_en_31_0 (sdin0_en_31_0),
      .ddout0_31_0 (ddout0_31_0),
      .ddout0_en_31_0 (ddout0_en_31_0),
      .ddin0_31_0 (ddin0_31_0),
      .ddin0_en_31_0 (ddin0_en_31_0),
      .ddout1_31_0 (ddout1_31_0),
      .ddout1_en_31_0 (ddout1_en_31_0),
      .ddin1_31_0 (ddin1_31_0),
      .ddin1_en_31_0 (ddin1_en_31_0),
      .sdout0_31_1 (sdout0_31_1),
      .sdout0_en_31_1 (sdout0_en_31_1),
      .sdin0_31_1 (sdin0_31_1),
      .sdin0_en_31_1 (sdin0_en_31_1),
      .ddout0_31_1 (ddout0_31_1),
      .ddout0_en_31_1 (ddout0_en_31_1),
      .ddin0_31_1 (ddin0_31_1),
      .ddin0_en_31_1 (ddin0_en_31_1),
      .ddout1_31_1 (ddout1_31_1),
      .ddout1_en_31_1 (ddout1_en_31_1),
      .ddin1_31_1 (ddin1_31_1),
      .ddin1_en_31_1 (ddin1_en_31_1),
      .sdout0_32_0 (sdout0_32_0),
      .sdout0_en_32_0 (sdout0_en_32_0),
      .sdin0_32_0 (sdin0_32_0),
      .sdin0_en_32_0 (sdin0_en_32_0),
      .ddout0_32_0 (ddout0_32_0),
      .ddout0_en_32_0 (ddout0_en_32_0),
      .ddin0_32_0 (ddin0_32_0),
      .ddin0_en_32_0 (ddin0_en_32_0),
      .ddout1_32_0 (ddout1_32_0),
      .ddout1_en_32_0 (ddout1_en_32_0),
      .ddin1_32_0 (ddin1_32_0),
      .ddin1_en_32_0 (ddin1_en_32_0),
      .sdout0_32_1 (sdout0_32_1),
      .sdout0_en_32_1 (sdout0_en_32_1),
      .sdin0_32_1 (sdin0_32_1),
      .sdin0_en_32_1 (sdin0_en_32_1),
      .ddout0_32_1 (ddout0_32_1),
      .ddout0_en_32_1 (ddout0_en_32_1),
      .ddin0_32_1 (ddin0_32_1),
      .ddin0_en_32_1 (ddin0_en_32_1),
      .ddout1_32_1 (ddout1_32_1),
      .ddout1_en_32_1 (ddout1_en_32_1),
      .ddin1_32_1 (ddin1_32_1),
      .ddin1_en_32_1 (ddin1_en_32_1),
      .sdout0_33_0 (sdout0_33_0),
      .sdout0_en_33_0 (sdout0_en_33_0),
      .sdin0_33_0 (sdin0_33_0),
      .sdin0_en_33_0 (sdin0_en_33_0),
      .ddout0_33_0 (ddout0_33_0),
      .ddout0_en_33_0 (ddout0_en_33_0),
      .ddin0_33_0 (ddin0_33_0),
      .ddin0_en_33_0 (ddin0_en_33_0),
      .ddout1_33_0 (ddout1_33_0),
      .ddout1_en_33_0 (ddout1_en_33_0),
      .ddin1_33_0 (ddin1_33_0),
      .ddin1_en_33_0 (ddin1_en_33_0),
      .sdout0_33_1 (sdout0_33_1),
      .sdout0_en_33_1 (sdout0_en_33_1),
      .sdin0_33_1 (sdin0_33_1),
      .sdin0_en_33_1 (sdin0_en_33_1),
      .ddout0_33_1 (ddout0_33_1),
      .ddout0_en_33_1 (ddout0_en_33_1),
      .ddin0_33_1 (ddin0_33_1),
      .ddin0_en_33_1 (ddin0_en_33_1),
      .ddout1_33_1 (ddout1_33_1),
      .ddout1_en_33_1 (ddout1_en_33_1),
      .ddin1_33_1 (ddin1_33_1),
      .ddin1_en_33_1 (ddin1_en_33_1),
      .sdout0_34_0 (sdout0_34_0),
      .sdout0_en_34_0 (sdout0_en_34_0),
      .sdin0_34_0 (sdin0_34_0),
      .sdin0_en_34_0 (sdin0_en_34_0),
      .ddout0_34_0 (ddout0_34_0),
      .ddout0_en_34_0 (ddout0_en_34_0),
      .ddin0_34_0 (ddin0_34_0),
      .ddin0_en_34_0 (ddin0_en_34_0),
      .ddout1_34_0 (ddout1_34_0),
      .ddout1_en_34_0 (ddout1_en_34_0),
      .ddin1_34_0 (ddin1_34_0),
      .ddin1_en_34_0 (ddin1_en_34_0),
      .sdout0_34_1 (sdout0_34_1),
      .sdout0_en_34_1 (sdout0_en_34_1),
      .sdin0_34_1 (sdin0_34_1),
      .sdin0_en_34_1 (sdin0_en_34_1),
      .ddout0_34_1 (ddout0_34_1),
      .ddout0_en_34_1 (ddout0_en_34_1),
      .ddin0_34_1 (ddin0_34_1),
      .ddin0_en_34_1 (ddin0_en_34_1),
      .ddout1_34_1 (ddout1_34_1),
      .ddout1_en_34_1 (ddout1_en_34_1),
      .ddin1_34_1 (ddin1_34_1),
      .ddin1_en_34_1 (ddin1_en_34_1),
      .sdout0_35_0 (sdout0_35_0),
      .sdout0_en_35_0 (sdout0_en_35_0),
      .sdin0_35_0 (sdin0_35_0),
      .sdin0_en_35_0 (sdin0_en_35_0),
      .ddout0_35_0 (ddout0_35_0),
      .ddout0_en_35_0 (ddout0_en_35_0),
      .ddin0_35_0 (ddin0_35_0),
      .ddin0_en_35_0 (ddin0_en_35_0),
      .ddout1_35_0 (ddout1_35_0),
      .ddout1_en_35_0 (ddout1_en_35_0),
      .ddin1_35_0 (ddin1_35_0),
      .ddin1_en_35_0 (ddin1_en_35_0),
      .sdout0_35_1 (sdout0_35_1),
      .sdout0_en_35_1 (sdout0_en_35_1),
      .sdin0_35_1 (sdin0_35_1),
      .sdin0_en_35_1 (sdin0_en_35_1),
      .ddout0_35_1 (ddout0_35_1),
      .ddout0_en_35_1 (ddout0_en_35_1),
      .ddin0_35_1 (ddin0_35_1),
      .ddin0_en_35_1 (ddin0_en_35_1),
      .ddout1_35_1 (ddout1_35_1),
      .ddout1_en_35_1 (ddout1_en_35_1),
      .ddin1_35_1 (ddin1_35_1),
      .ddin1_en_35_1 (ddin1_en_35_1),
      .rden_0 (rden_0),
      .rd_vld_0 (rd_vld_0),
      .remap_sts_0 (remap_sts_0),
      .rden_1 (rden_1),
      .rd_vld_1 (rd_vld_1),
      .remap_sts_1 (remap_sts_1),
      .rden_2 (rden_2),
      .rd_vld_2 (rd_vld_2),
      .remap_sts_2 (remap_sts_2),
      .rden_3 (rden_3),
      .rd_vld_3 (rd_vld_3),
      .remap_sts_3 (remap_sts_3),
      .rden_4 (rden_4),
      .rd_vld_4 (rd_vld_4),
      .remap_sts_4 (remap_sts_4),
      .rden_5 (rden_5),
      .rd_vld_5 (rd_vld_5),
      .remap_sts_5 (remap_sts_5),
      .rden_6 (rden_6),
      .rd_vld_6 (rd_vld_6),
      .remap_sts_6 (remap_sts_6),
      .rden_7 (rden_7),
      .rd_vld_7 (rd_vld_7),
      .remap_sts_7 (remap_sts_7),
      .rden_8 (rden_8),
      .rd_vld_8 (rd_vld_8),
      .remap_sts_8 (remap_sts_8),
      .rden_9 (rden_9),
      .rd_vld_9 (rd_vld_9),
      .remap_sts_9 (remap_sts_9),
      .rden_10 (rden_10),
      .rd_vld_10 (rd_vld_10),
      .remap_sts_10 (remap_sts_10),
      .rden_11 (rden_11),
      .rd_vld_11 (rd_vld_11),
      .remap_sts_11 (remap_sts_11),
      .rden_12 (rden_12),
      .rd_vld_12 (rd_vld_12),
      .remap_sts_12 (remap_sts_12),
      .rden_13 (rden_13),
      .rd_vld_13 (rd_vld_13),
      .remap_sts_13 (remap_sts_13),
      .rden_14 (rden_14),
      .rd_vld_14 (rd_vld_14),
      .remap_sts_14 (remap_sts_14),
      .rden_15 (rden_15),
      .rd_vld_15 (rd_vld_15),
      .remap_sts_15 (remap_sts_15),
      .rden_16 (rden_16),
      .rd_vld_16 (rd_vld_16),
      .remap_sts_16 (remap_sts_16),
      .rden_17 (rden_17),
      .rd_vld_17 (rd_vld_17),
      .remap_sts_17 (remap_sts_17),
      .rden_18 (rden_18),
      .rd_vld_18 (rd_vld_18),
      .remap_sts_18 (remap_sts_18),
      .rden_19 (rden_19),
      .rd_vld_19 (rd_vld_19),
      .remap_sts_19 (remap_sts_19),
      .rden_20 (rden_20),
      .rd_vld_20 (rd_vld_20),
      .remap_sts_20 (remap_sts_20),
      .rden_21 (rden_21),
      .rd_vld_21 (rd_vld_21),
      .remap_sts_21 (remap_sts_21),
      .rden_22 (rden_22),
      .rd_vld_22 (rd_vld_22),
      .remap_sts_22 (remap_sts_22),
      .rden_23 (rden_23),
      .rd_vld_23 (rd_vld_23),
      .remap_sts_23 (remap_sts_23),
      .rden_24 (rden_24),
      .rd_vld_24 (rd_vld_24),
      .remap_sts_24 (remap_sts_24),
      .rden_25 (rden_25),
      .rd_vld_25 (rd_vld_25),
      .remap_sts_25 (remap_sts_25),
      .rden_26 (rden_26),
      .rd_vld_26 (rd_vld_26),
      .remap_sts_26 (remap_sts_26),
      .rden_27 (rden_27),
      .rd_vld_27 (rd_vld_27),
      .remap_sts_27 (remap_sts_27),
      .rden_28 (rden_28),
      .rd_vld_28 (rd_vld_28),
      .remap_sts_28 (remap_sts_28),
      .rden_29 (rden_29),
      .rd_vld_29 (rd_vld_29),
      .remap_sts_29 (remap_sts_29),
      .rden_30 (rden_30),
      .rd_vld_30 (rd_vld_30),
      .remap_sts_30 (remap_sts_30),
      .rden_31 (rden_31),
      .rd_vld_31 (rd_vld_31),
      .remap_sts_31 (remap_sts_31),
      .rden_32 (rden_32),
      .rd_vld_32 (rd_vld_32),
      .remap_sts_32 (remap_sts_32),
      .rden_33 (rden_33),
      .rd_vld_33 (rd_vld_33),
      .remap_sts_33 (remap_sts_33),
      .rden_34 (rden_34),
      .rd_vld_34 (rd_vld_34),
      .remap_sts_34 (remap_sts_34),
      .rden_35 (rden_35),
      .rd_vld_35 (rd_vld_35),
      .remap_sts_35 (remap_sts_35),
      .axdout0_p0_0 (axdout0_p0_0),
      .axdout0_p1_0 (axdout0_p1_0),
      .axdout1_p0_0 (axdout1_p0_0),
      .axdout1_p1_0 (axdout1_p1_0),
      .ardout1_p0_0 (ardout1_p0_0),
      .ardout1_p1_0 (ardout1_p1_0),
      .ardout1_qos_0 (ardout1_qos_0),
      .ardout1_ap_0 (ardout1_ap_0),
      .ardout1_vld_0 (ardout1_vld_0),
      .ardout3_p0_0 (ardout3_p0_0),
      .ardout3_p1_0 (ardout3_p1_0),
      .ardout3_qos_0 (ardout3_qos_0),
      .ardout3_ap_0 (ardout3_ap_0),
      .ardout3_vld_0 (ardout3_vld_0),
      .ardout0_p0_0 (ardout0_p0_0),
      .ardout0_p1_0 (ardout0_p1_0),
      .ardout0_qos_0 (ardout0_qos_0),
      .ardout0_ap_0 (ardout0_ap_0),
      .ardout2_p0_0 (ardout2_p0_0),
      .ardout2_p1_0 (ardout2_p1_0),
      .ardout2_ap_0 (ardout2_ap_0),
      .ardout2_qos_0 (ardout2_qos_0),
      .axdout0_p0_1 (axdout0_p0_1),
      .axdout0_p1_1 (axdout0_p1_1),
      .axdout1_p0_1 (axdout1_p0_1),
      .axdout1_p1_1 (axdout1_p1_1),
      .ardout1_p0_1 (ardout1_p0_1),
      .ardout1_p1_1 (ardout1_p1_1),
      .ardout1_qos_1 (ardout1_qos_1),
      .ardout1_ap_1 (ardout1_ap_1),
      .ardout1_vld_1 (ardout1_vld_1),
      .ardout3_p0_1 (ardout3_p0_1),
      .ardout3_p1_1 (ardout3_p1_1),
      .ardout3_qos_1 (ardout3_qos_1),
      .ardout3_ap_1 (ardout3_ap_1),
      .ardout3_vld_1 (ardout3_vld_1),
      .ardout0_p0_1 (ardout0_p0_1),
      .ardout0_p1_1 (ardout0_p1_1),
      .ardout0_qos_1 (ardout0_qos_1),
      .ardout0_ap_1 (ardout0_ap_1),
      .ardout2_p0_1 (ardout2_p0_1),
      .ardout2_p1_1 (ardout2_p1_1),
      .ardout2_ap_1 (ardout2_ap_1),
      .ardout2_qos_1 (ardout2_qos_1),
      .axdout0_p0_2 (axdout0_p0_2),
      .axdout0_p1_2 (axdout0_p1_2),
      .axdout1_p0_2 (axdout1_p0_2),
      .axdout1_p1_2 (axdout1_p1_2),
      .ardout1_p0_2 (ardout1_p0_2),
      .ardout1_p1_2 (ardout1_p1_2),
      .ardout1_qos_2 (ardout1_qos_2),
      .ardout1_ap_2 (ardout1_ap_2),
      .ardout1_vld_2 (ardout1_vld_2),
      .ardout3_p0_2 (ardout3_p0_2),
      .ardout3_p1_2 (ardout3_p1_2),
      .ardout3_qos_2 (ardout3_qos_2),
      .ardout3_ap_2 (ardout3_ap_2),
      .ardout3_vld_2 (ardout3_vld_2),
      .ardout0_p0_2 (ardout0_p0_2),
      .ardout0_p1_2 (ardout0_p1_2),
      .ardout0_qos_2 (ardout0_qos_2),
      .ardout0_ap_2 (ardout0_ap_2),
      .ardout2_p0_2 (ardout2_p0_2),
      .ardout2_p1_2 (ardout2_p1_2),
      .ardout2_ap_2 (ardout2_ap_2),
      .ardout2_qos_2 (ardout2_qos_2),
      .axdout0_p0_3 (axdout0_p0_3),
      .axdout0_p1_3 (axdout0_p1_3),
      .axdout1_p0_3 (axdout1_p0_3),
      .axdout1_p1_3 (axdout1_p1_3),
      .ardout1_p0_3 (ardout1_p0_3),
      .ardout1_p1_3 (ardout1_p1_3),
      .ardout1_qos_3 (ardout1_qos_3),
      .ardout1_ap_3 (ardout1_ap_3),
      .ardout1_vld_3 (ardout1_vld_3),
      .ardout3_p0_3 (ardout3_p0_3),
      .ardout3_p1_3 (ardout3_p1_3),
      .ardout3_qos_3 (ardout3_qos_3),
      .ardout3_ap_3 (ardout3_ap_3),
      .ardout3_vld_3 (ardout3_vld_3),
      .ardout0_p0_3 (ardout0_p0_3),
      .ardout0_p1_3 (ardout0_p1_3),
      .ardout0_qos_3 (ardout0_qos_3),
      .ardout0_ap_3 (ardout0_ap_3),
      .ardout2_p0_3 (ardout2_p0_3),
      .ardout2_p1_3 (ardout2_p1_3),
      .ardout2_ap_3 (ardout2_ap_3),
      .ardout2_qos_3 (ardout2_qos_3),
      .ck_t_0 (ck_t_0),
      .ck_c_0 (ck_c_0),
      .cke_0 (cke_0),
      .c_0 (c_0),
      .r_0 (r_0),
      .dq_0 (dq_0),
      .dm_0 (dm_0),
      .dbi_0 (dbi_0),
      .par_0 (par_0),
      .derr_0 (derr_0),
      .rdqs_t_0 (rdqs_t_0),
      .rdqs_c_0 (rdqs_c_0),
      .wdqs_t_0 (wdqs_t_0),
      .wdqs_c_0 (wdqs_c_0),
      .rd_0 (rd_0),
      .rr_0 (rr_0),
      .rc_0 (rc_0),
      .aerr_0 (aerr_0),
      .ck_t_1 (ck_t_1),
      .ck_c_1 (ck_c_1),
      .cke_1 (cke_1),
      .c_1 (c_1),
      .r_1 (r_1),
      .dq_1 (dq_1),
      .dm_1 (dm_1),
      .dbi_1 (dbi_1),
      .par_1 (par_1),
      .derr_1 (derr_1),
      .rdqs_t_1 (rdqs_t_1),
      .rdqs_c_1 (rdqs_c_1),
      .wdqs_t_1 (wdqs_t_1),
      .wdqs_c_1 (wdqs_c_1),
      .rd_1 (rd_1),
      .rr_1 (rr_1),
      .rc_1 (rc_1),
      .aerr_1 (aerr_1),
      .ck_t_2 (ck_t_2),
      .ck_c_2 (ck_c_2),
      .cke_2 (cke_2),
      .c_2 (c_2),
      .r_2 (r_2),
      .dq_2 (dq_2),
      .dm_2 (dm_2),
      .dbi_2 (dbi_2),
      .par_2 (par_2),
      .derr_2 (derr_2),
      .rdqs_t_2 (rdqs_t_2),
      .rdqs_c_2 (rdqs_c_2),
      .wdqs_t_2 (wdqs_t_2),
      .wdqs_c_2 (wdqs_c_2),
      .rd_2 (rd_2),
      .rr_2 (rr_2),
      .rc_2 (rc_2),
      .aerr_2 (aerr_2),
      .ck_t_3 (ck_t_3),
      .ck_c_3 (ck_c_3),
      .cke_3 (cke_3),
      .c_3 (c_3),
      .r_3 (r_3),
      .dq_3 (dq_3),
      .dm_3 (dm_3),
      .dbi_3 (dbi_3),
      .par_3 (par_3),
      .derr_3 (derr_3),
      .rdqs_t_3 (rdqs_t_3),
      .rdqs_c_3 (rdqs_c_3),
      .wdqs_t_3 (wdqs_t_3),
      .wdqs_c_3 (wdqs_c_3),
      .rd_3 (rd_3),
      .rr_3 (rr_3),
      .rc_3 (rc_3),
      .aerr_3 (aerr_3),
      .ck_t_4 (ck_t_4),
      .ck_c_4 (ck_c_4),
      .cke_4 (cke_4),
      .c_4 (c_4),
      .r_4 (r_4),
      .dq_4 (dq_4),
      .dm_4 (dm_4),
      .dbi_4 (dbi_4),
      .par_4 (par_4),
      .derr_4 (derr_4),
      .rdqs_t_4 (rdqs_t_4),
      .rdqs_c_4 (rdqs_c_4),
      .wdqs_t_4 (wdqs_t_4),
      .wdqs_c_4 (wdqs_c_4),
      .rd_4 (rd_4),
      .rr_4 (rr_4),
      .rc_4 (rc_4),
      .aerr_4 (aerr_4),
      .ck_t_5 (ck_t_5),
      .ck_c_5 (ck_c_5),
      .cke_5 (cke_5),
      .c_5 (c_5),
      .r_5 (r_5),
      .dq_5 (dq_5),
      .dm_5 (dm_5),
      .dbi_5 (dbi_5),
      .par_5 (par_5),
      .derr_5 (derr_5),
      .rdqs_t_5 (rdqs_t_5),
      .rdqs_c_5 (rdqs_c_5),
      .wdqs_t_5 (wdqs_t_5),
      .wdqs_c_5 (wdqs_c_5),
      .rd_5 (rd_5),
      .rr_5 (rr_5),
      .rc_5 (rc_5),
      .aerr_5 (aerr_5),
      .ck_t_6 (ck_t_6),
      .ck_c_6 (ck_c_6),
      .cke_6 (cke_6),
      .c_6 (c_6),
      .r_6 (r_6),
      .dq_6 (dq_6),
      .dm_6 (dm_6),
      .dbi_6 (dbi_6),
      .par_6 (par_6),
      .derr_6 (derr_6),
      .rdqs_t_6 (rdqs_t_6),
      .rdqs_c_6 (rdqs_c_6),
      .wdqs_t_6 (wdqs_t_6),
      .wdqs_c_6 (wdqs_c_6),
      .rd_6 (rd_6),
      .rr_6 (rr_6),
      .rc_6 (rc_6),
      .aerr_6 (aerr_6),
      .ck_t_7 (ck_t_7),
      .ck_c_7 (ck_c_7),
      .cke_7 (cke_7),
      .c_7 (c_7),
      .r_7 (r_7),
      .dq_7 (dq_7),
      .dm_7 (dm_7),
      .dbi_7 (dbi_7),
      .par_7 (par_7),
      .derr_7 (derr_7),
      .rdqs_t_7 (rdqs_t_7),
      .rdqs_c_7 (rdqs_c_7),
      .wdqs_t_7 (wdqs_t_7),
      .wdqs_c_7 (wdqs_c_7),
      .rd_7 (rd_7),
      .rr_7 (rr_7),
      .rc_7 (rc_7),
      .aerr_7 (aerr_7),
      .ufi_cattrip (ufi_cattrip),
      .ufi_temp (ufi_temp),
      .ufi_wso (ufi_wso),
      .ufi_reset_n (ufi_reset_n),
      .ufi_wrst_n (ufi_wrst_n),
      .ufi_wrck (ufi_wrck),
      .ufi_shiftwr (ufi_shiftwr),
      .ufi_capturewr (ufi_capturewr),
      .ufi_updatewr (ufi_updatewr),
      .ufi_selectwir (ufi_selectwir),
      .ufi_wsi (ufi_wsi),
      .cattrip (cattrip),
      .temp (temp),
      .wso (wso),
      .reset_n (reset_n),
      .wrst_n (wrst_n),
      .wrck (wrck),
      .shiftwr (shiftwr),
      .capturewr (capturewr),
      .updatewr (updatewr),
      .selectwir (selectwir),
      .wsi (wsi),
      .dft_mbist_tck (dft_mbist_tck),
      .dft_mbist_tdi (dft_mbist_tdi),
      .dft_mbist_tms (dft_mbist_tms),
      .dft_mbist_trst_n (dft_mbist_trst_n),
      .dft_mbist_tdo (dft_mbist_tdo),
      .dft_ram_dftclken (dft_ram_dftclken),
      .dft_ram_masken (dft_ram_masken),
      .nofifo_f2c_slave_waitrequest (nofifo_f2c_slave_waitrequest),
      .nofifo_f2c_slave_read (nofifo_f2c_slave_read),
      .nofifo_f2c_slave_write (nofifo_f2c_slave_write),
      .nofifo_f2c_slave_address (nofifo_f2c_slave_address),
      .nofifo_f2c_slave_readdata (nofifo_f2c_slave_readdata),
      .nofifo_f2c_slave_writedata (nofifo_f2c_slave_writedata),
      .nofifo_f2c_slave_byteenable (nofifo_f2c_slave_byteenable),
      .nofifo_f2c_slave_readdatavalid (nofifo_f2c_slave_readdatavalid),
      .c2f_master_waitrequest (c2f_master_waitrequest),
      .c2f_master_write_n (c2f_master_write_n),
      .c2f_master_read_n (c2f_master_read_n),
      .c2f_master_address (c2f_master_address),
      .c2f_master_byteenable (c2f_master_byteenable),
      .c2f_master_writedata (c2f_master_writedata),
      .c2f_master_readdatavalid (c2f_master_readdatavalid),
      .c2f_master_readdata (c2f_master_readdata),
      .c2f_master_clk_in (c2f_master_clk_in),
      .asic_hbmcfg_ready (asic_hbmcfg_ready),
      .fpga_icm_reset_n (fpga_icm_reset_n)
   );
endmodule
