---
layout: post
title: "5-stage Pipelined Baby Processor"
date: 2023-11-15
status: "archive"
description: "Developed a pipelined microarchitecture and a cache simulator with writeback cache architecture."
complete: "no"
category: "hardware"
---

Developed a cache simulator in C, utilizing a writeback cache architecture with LRU replacement. Created a pipelined microarchitecture for a processor, optimizing clock rate and performance compared to previous single-cycle designs.
