

================================================================
== Vivado HLS Report for 'forward_1'
================================================================
* Date:           Fri May 24 00:15:56 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        zynqconn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.080|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_forward_pool_1_fu_180  |forward_pool_1  |    ?|    ?|    ?|    ?|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  800|  800|         2|          -|          -|   400|    no    |
        |- Loop 2         |  860|  860|       172|          -|          -|     5|    no    |
        | + Loop 2.1      |  170|  170|        34|          -|          -|     5|    no    |
        |  ++ Loop 2.1.1  |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 3         |  800|  800|         2|          -|          -|   400|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    187|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     260|    534|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    200|
|Register         |        -|      -|     122|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     382|    921|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+-----+-----+
    |          Instance         |     Module     | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------+---------+-------+-----+-----+
    |grp_forward_pool_1_fu_180  |forward_pool_1  |        0|      0|  260|  534|
    +---------------------------+----------------+---------+-------+-----+-----+
    |Total                      |                |        0|      0|  260|  534|
    +---------------------------+----------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------+----------+-------+---+----+------------+------------+
    |                   Variable Name                  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------+----------+-------+---+----+------------+------------+
    |ix_fu_215_p2                                      |     +    |      0|  0|  12|           3|           1|
    |iy_fu_231_p2                                      |     +    |      0|  0|  12|           3|           1|
    |iz_fu_261_p2                                      |     +    |      0|  0|  15|           5|           1|
    |next_mul_fu_267_p2                                |     +    |      0|  0|  15|           5|           9|
    |p_i0_2_fu_320_p2                                  |     +    |      0|  0|  15|           9|           1|
    |p_i0_fu_199_p2                                    |     +    |      0|  0|  15|           9|           1|
    |tmp1_fu_245_p2                                    |     +    |      0|  0|  15|           5|           5|
    |tmp2_fu_273_p2                                    |     +    |      0|  0|   9|           9|           9|
    |tmp_3_i_fu_278_p2                                 |     +    |      0|  0|   9|           9|           9|
    |exitcond1_i_fu_209_p2                             |   icmp   |      0|  0|   9|           3|           3|
    |exitcond2_i_fu_225_p2                             |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_i_fu_255_p2                              |   icmp   |      0|  0|  11|           5|           6|
    |tmp_fu_193_p2                                     |   icmp   |      0|  0|  13|           9|           8|
    |tmp_s_fu_314_p2                                   |   icmp   |      0|  0|  13|           9|           8|
    |pool_layer_2_2_1_10_10_16_relu1_output_data_V_d0  |  select  |      0|  0|  15|           1|           1|
    +--------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                             |          |      0|  0| 187|          87|          66|
    +--------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                          | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                               |  50|         11|    1|         11|
    |p_i0_0_i1_reg_169                                       |   9|          2|    9|         18|
    |p_i0_0_i_reg_114                                        |   9|          2|    9|         18|
    |p_x_assign_reg_125                                      |   9|          2|    3|          6|
    |p_y_assign_reg_136                                      |   9|          2|    3|          6|
    |p_z_assign_reg_147                                      |   9|          2|    5|         10|
    |phi_mul_reg_158                                         |   9|          2|    9|         18|
    |pool_layer_2_2_1_10_10_16_output_data_V_address0        |  21|          4|    9|         36|
    |pool_layer_2_2_1_10_10_16_output_data_V_ce0             |  15|          3|    1|          3|
    |pool_layer_2_2_1_10_10_16_output_data_V_d0              |  15|          3|   16|         48|
    |pool_layer_2_2_1_10_10_16_output_data_V_we0             |  15|          3|    1|          3|
    |pool_layer_2_2_1_10_10_16_relu1_input_data_V_address0   |  15|          3|    9|         27|
    |pool_layer_2_2_1_10_10_16_relu1_output_data_V_address0  |  15|          3|    9|         27|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                   | 200|         42|   84|        231|
    +--------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  10|   0|   10|          0|
    |grp_forward_pool_1_fu_180_ap_start_reg  |   1|   0|    1|          0|
    |ix_reg_357                              |   3|   0|    3|          0|
    |iy_reg_365                              |   3|   0|    3|          0|
    |iz_reg_378                              |   5|   0|    5|          0|
    |next_mul_reg_383                        |   9|   0|    9|          0|
    |p_i0_0_i1_cast3_reg_398                 |   9|   0|   64|         55|
    |p_i0_0_i1_reg_169                       |   9|   0|    9|          0|
    |p_i0_0_i_cast7_reg_331                  |   9|   0|   64|         55|
    |p_i0_0_i_reg_114                        |   9|   0|    9|          0|
    |p_i0_2_reg_406                          |   9|   0|    9|          0|
    |p_i0_reg_339                            |   9|   0|    9|          0|
    |p_x_assign_cast6_reg_349                |   3|   0|    9|          6|
    |p_x_assign_reg_125                      |   3|   0|    3|          0|
    |p_y_assign_reg_136                      |   3|   0|    3|          0|
    |p_z_assign_reg_147                      |   5|   0|    5|          0|
    |phi_mul_reg_158                         |   9|   0|    9|          0|
    |tmp1_cast_reg_370                       |   5|   0|    9|          4|
    |tmp_4_i_reg_388                         |   9|   0|   64|         55|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 122|   0|  297|        175|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|                        RTL Ports                       | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+--------------------------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                                                  |  in |    1| ap_ctrl_hs |                   forward.1                   | return value |
|ap_rst                                                  |  in |    1| ap_ctrl_hs |                   forward.1                   | return value |
|ap_start                                                |  in |    1| ap_ctrl_hs |                   forward.1                   | return value |
|ap_done                                                 | out |    1| ap_ctrl_hs |                   forward.1                   | return value |
|ap_idle                                                 | out |    1| ap_ctrl_hs |                   forward.1                   | return value |
|ap_ready                                                | out |    1| ap_ctrl_hs |                   forward.1                   | return value |
|pool_layer_2_2_1_10_10_16_input_data_V_address0         | out |   11|  ap_memory |     pool_layer_2_2_1_10_10_16_input_data_V    |     array    |
|pool_layer_2_2_1_10_10_16_input_data_V_ce0              | out |    1|  ap_memory |     pool_layer_2_2_1_10_10_16_input_data_V    |     array    |
|pool_layer_2_2_1_10_10_16_input_data_V_q0               |  in |   16|  ap_memory |     pool_layer_2_2_1_10_10_16_input_data_V    |     array    |
|pool_layer_2_2_1_10_10_16_output_data_V_address0        | out |    9|  ap_memory |    pool_layer_2_2_1_10_10_16_output_data_V    |     array    |
|pool_layer_2_2_1_10_10_16_output_data_V_ce0             | out |    1|  ap_memory |    pool_layer_2_2_1_10_10_16_output_data_V    |     array    |
|pool_layer_2_2_1_10_10_16_output_data_V_we0             | out |    1|  ap_memory |    pool_layer_2_2_1_10_10_16_output_data_V    |     array    |
|pool_layer_2_2_1_10_10_16_output_data_V_d0              | out |   16|  ap_memory |    pool_layer_2_2_1_10_10_16_output_data_V    |     array    |
|pool_layer_2_2_1_10_10_16_output_data_V_q0              |  in |   16|  ap_memory |    pool_layer_2_2_1_10_10_16_output_data_V    |     array    |
|pool_layer_2_2_1_10_10_16_relu1_input_data_V_address0   | out |    9|  ap_memory |  pool_layer_2_2_1_10_10_16_relu1_input_data_V |     array    |
|pool_layer_2_2_1_10_10_16_relu1_input_data_V_ce0        | out |    1|  ap_memory |  pool_layer_2_2_1_10_10_16_relu1_input_data_V |     array    |
|pool_layer_2_2_1_10_10_16_relu1_input_data_V_we0        | out |    1|  ap_memory |  pool_layer_2_2_1_10_10_16_relu1_input_data_V |     array    |
|pool_layer_2_2_1_10_10_16_relu1_input_data_V_d0         | out |   16|  ap_memory |  pool_layer_2_2_1_10_10_16_relu1_input_data_V |     array    |
|pool_layer_2_2_1_10_10_16_relu1_input_data_V_q0         |  in |   16|  ap_memory |  pool_layer_2_2_1_10_10_16_relu1_input_data_V |     array    |
|pool_layer_2_2_1_10_10_16_relu1_output_data_V_address0  | out |    9|  ap_memory | pool_layer_2_2_1_10_10_16_relu1_output_data_V |     array    |
|pool_layer_2_2_1_10_10_16_relu1_output_data_V_ce0       | out |    1|  ap_memory | pool_layer_2_2_1_10_10_16_relu1_output_data_V |     array    |
|pool_layer_2_2_1_10_10_16_relu1_output_data_V_we0       | out |    1|  ap_memory | pool_layer_2_2_1_10_10_16_relu1_output_data_V |     array    |
|pool_layer_2_2_1_10_10_16_relu1_output_data_V_d0        | out |   15|  ap_memory | pool_layer_2_2_1_10_10_16_relu1_output_data_V |     array    |
|pool_layer_2_2_1_10_10_16_relu1_output_data_V_q0        |  in |   15|  ap_memory | pool_layer_2_2_1_10_10_16_relu1_output_data_V |     array    |
+--------------------------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+

