# Verilog Practice and Projects â€“ PG Diploma at IIIT Bangalore

This repository contains my Verilog code implementations developed as part of the **Post Graduate Diploma in VLSI Design and Verification** at **IIIT Bangalore**.

The programs cover a wide range of topics, from basic gate-level modeling to complex RTL designs. Each module is written with clarity and includes relevant testbenches wherever applicable.

---

## ðŸŽ“ Course Details

- **Institution:** IIIT Bangalore  
- **Program:** PG Diploma in VLSI Design and Verification  
- **Course Track:** Front-End Design and Verification  
- **Trainer:** Shashikanth Sharma Sir
