set a(0-1893) {NAME asn(acc#10(1))#1 TYPE ASSIGN PAR 0-1892 XREFS 90144 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-1896 {}}} SUCCS {{258 0 0-1896 {}}} CYCLES {}}
set a(0-1894) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-1892 XREFS 90145 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-1896 {}}} SUCCS {{258 0 0-1896 {}}} CYCLES {}}
set a(0-1895) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-1892 XREFS 90146 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-1896 {}}} SUCCS {{259 0 0-1896 {}}} CYCLES {}}
set a(0-1897) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-1896 XREFS 90147 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {} SUCCS {{258 0 0-2132 {}}} CYCLES {}}
set a(0-1898) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-1896 XREFS 90148 LOC {0 0.9999999250000037 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {} SUCCS {{258 0 0-2113 {}}} CYCLES {}}
set a(0-1899) {NAME aif#41:aif#1:asn(land#11.sva#1) TYPE ASSIGN PAR 0-1896 XREFS 90149 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {} SUCCS {{258 0 0-2136 {}}} CYCLES {}}
set a(0-1900) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-1896 XREFS 90150 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {} SUCCS {{258 0 0-2081 {}}} CYCLES {}}
set a(0-1901) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-1896 XREFS 90151 LOC {0 0.9999999250000037 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {} SUCCS {{258 0 0-2079 {}}} CYCLES {}}
set a(0-1902) {NAME acc:asn(acc#10(1).sva#2) TYPE ASSIGN PAR 0-1896 XREFS 90152 LOC {0 0.9999999250000037 2 0.1901645154917742 2 0.1901645154917742 2 0.4470618526469074} PREDS {} SUCCS {{258 0 0-2046 {}}} CYCLES {}}
set a(0-1903) {NAME aif#17:aif:aif:asn(aif#17:land.sva#1) TYPE ASSIGN PAR 0-1896 XREFS 90153 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {} SUCCS {{258 0 0-2043 {}}} CYCLES {}}
set a(0-1904) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-1896 XREFS 90154 LOC {0 0.9999999250000037 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {} SUCCS {{258 0 0-2028 {}}} CYCLES {}}
set a(0-1905) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-1896 XREFS 90155 LOC {0 0.9999999250000037 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{258 0 0-2004 {}}} CYCLES {}}
set a(0-1906) {NAME asn#181 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90156 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {} SUCCS {{259 0 0-1907 {}}} CYCLES {}}
set a(0-1907) {NAME slc(vga_xy#1)#13 TYPE READSLICE PAR 0-1896 XREFS 90157 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-1906 {}}} SUCCS {{259 0 0-1908 {}}} CYCLES {}}
set a(0-1908) {NAME if:conc#3 TYPE CONCATENATE PAR 0-1896 XREFS 90158 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-1907 {}}} SUCCS {{258 0 0-1919 {}}} CYCLES {}}
set a(0-1909) {NAME asn#182 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90159 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-1910 {}}} CYCLES {}}
set a(0-1910) {NAME slc(vga_xy#1)#14 TYPE READSLICE PAR 0-1896 XREFS 90160 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-1909 {}}} SUCCS {{259 0 0-1911 {}}} CYCLES {}}
set a(0-1911) {NAME if:conc#4 TYPE CONCATENATE PAR 0-1896 XREFS 90161 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-1910 {}}} SUCCS {{258 0 0-1917 {}}} CYCLES {}}
set a(0-1912) {NAME asn#183 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90162 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-1913 {}}} CYCLES {}}
set a(0-1913) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-1896 XREFS 90163 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-1912 {}}} SUCCS {{258 0 0-1916 {}}} CYCLES {}}
set a(0-1914) {NAME asn#184 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90164 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-1915 {}}} CYCLES {}}
set a(0-1915) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-1896 XREFS 90165 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-1914 {}}} SUCCS {{259 0 0-1916 {}}} CYCLES {}}
set a(0-1916) {NAME if:conc#5 TYPE CONCATENATE PAR 0-1896 XREFS 90166 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{258 0 0-1913 {}} {259 0 0-1915 {}}} SUCCS {{259 0 0-1917 {}}} CYCLES {}}
set a(0-1917) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-1896 XREFS 90167 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.19350672586151518 1 0.4039569403390045} PREDS {{258 0 0-1911 {}} {259 0 0-1916 {}}} SUCCS {{259 0 0-1918 {}}} CYCLES {}}
set a(0-1918) {NAME if:slc TYPE READSLICE PAR 0-1896 XREFS 90168 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-1917 {}}} SUCCS {{259 0 0-1919 {}}} CYCLES {}}
set a(0-1919) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 4 NAME if:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1896 XREFS 90169 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-1908 {}} {259 0 0-1918 {}}} SUCCS {{258 0 0-1934 {}}} CYCLES {}}
set a(0-1920) {NAME asn#185 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90170 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-1921 {}}} CYCLES {}}
set a(0-1921) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-1896 XREFS 90171 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1920 {}}} SUCCS {{259 0 0-1922 {}}} CYCLES {}}
set a(0-1922) {NAME if:not#1 TYPE NOT PAR 0-1896 XREFS 90172 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1921 {}}} SUCCS {{259 0 0-1923 {}}} CYCLES {}}
set a(0-1923) {NAME if:conc#6 TYPE CONCATENATE PAR 0-1896 XREFS 90173 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1922 {}}} SUCCS {{259 0 0-1924 {}}} CYCLES {}}
set a(0-1924) {NAME if:conc TYPE CONCATENATE PAR 0-1896 XREFS 90174 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1923 {}}} SUCCS {{258 0 0-1932 {}}} CYCLES {}}
set a(0-1925) {NAME asn#186 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90175 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-1926 {}}} CYCLES {}}
set a(0-1926) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-1896 XREFS 90176 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1925 {}}} SUCCS {{259 0 0-1927 {}}} CYCLES {}}
set a(0-1927) {NAME if:not#2 TYPE NOT PAR 0-1896 XREFS 90177 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1926 {}}} SUCCS {{259 0 0-1928 {}}} CYCLES {}}
set a(0-1928) {NAME if:conc#1 TYPE CONCATENATE PAR 0-1896 XREFS 90178 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1927 {}}} SUCCS {{258 0 0-1931 {}}} CYCLES {}}
set a(0-1929) {NAME asn#187 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90179 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-1930 {}}} CYCLES {}}
set a(0-1930) {NAME slc(vga_xy#1)#12 TYPE READSLICE PAR 0-1896 XREFS 90180 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1929 {}}} SUCCS {{259 0 0-1931 {}}} CYCLES {}}
set a(0-1931) {NAME if:conc#7 TYPE CONCATENATE PAR 0-1896 XREFS 90181 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{258 0 0-1928 {}} {259 0 0-1930 {}}} SUCCS {{259 0 0-1932 {}}} CYCLES {}}
set a(0-1932) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-1896 XREFS 90182 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-1924 {}} {259 0 0-1931 {}}} SUCCS {{259 0 0-1933 {}}} CYCLES {}}
set a(0-1933) {NAME if:slc#1 TYPE READSLICE PAR 0-1896 XREFS 90183 LOC {1 0.17579924121003795 1 0.3388407580579621 1 0.3388407580579621 1 0.5492909725354513} PREDS {{259 0 0-1932 {}}} SUCCS {{259 0 0-1934 {}}} CYCLES {}}
set a(0-1934) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 4 NAME acc#11 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1896 XREFS 90184 LOC {1 0.3053750847312458 1 0.3388407580579621 1 0.3388407580579621 1 0.484174504282083 1 0.6946247187595722} PREDS {{258 0 0-1919 {}} {259 0 0-1933 {}}} SUCCS {{259 0 0-1935 {}} {258 0 0-1939 {}} {258 0 0-1940 {}} {258 0 0-1944 {}}} CYCLES {}}
set a(0-1935) {NAME if:slc(acc.imod)#3 TYPE READSLICE PAR 0-1896 XREFS 90185 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-1934 {}}} SUCCS {{259 0 0-1936 {}}} CYCLES {}}
set a(0-1936) {NAME if:not#3 TYPE NOT PAR 0-1896 XREFS 90186 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-1935 {}}} SUCCS {{259 0 0-1937 {}}} CYCLES {}}
set a(0-1937) {NAME if:conc#2 TYPE CONCATENATE PAR 0-1896 XREFS 90187 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-1936 {}}} SUCCS {{259 0 0-1938 {}}} CYCLES {}}
set a(0-1938) {NAME if:conc#9 TYPE CONCATENATE PAR 0-1896 XREFS 90188 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-1937 {}}} SUCCS {{258 0 0-1942 {}}} CYCLES {}}
set a(0-1939) {NAME if:slc(acc.imod)#1 TYPE READSLICE PAR 0-1896 XREFS 90189 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-1934 {}}} SUCCS {{258 0 0-1941 {}}} CYCLES {}}
set a(0-1940) {NAME if:slc(acc.imod) TYPE READSLICE PAR 0-1896 XREFS 90190 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-1934 {}}} SUCCS {{259 0 0-1941 {}}} CYCLES {}}
set a(0-1941) {NAME if:conc#10 TYPE CONCATENATE PAR 0-1896 XREFS 90191 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-1939 {}} {259 0 0-1940 {}}} SUCCS {{259 0 0-1942 {}}} CYCLES {}}
set a(0-1942) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 4 NAME if:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1896 XREFS 90192 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.6295083720153896 1 0.8399585864928789} PREDS {{258 0 0-1938 {}} {259 0 0-1941 {}}} SUCCS {{259 0 0-1943 {}}} CYCLES {}}
set a(0-1943) {NAME if:slc#2 TYPE READSLICE PAR 0-1896 XREFS 90193 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-1942 {}}} SUCCS {{258 0 0-1946 {}}} CYCLES {}}
set a(0-1944) {NAME if:slc(acc.imod)#2 TYPE READSLICE PAR 0-1896 XREFS 90194 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.8399587080020646} PREDS {{258 0 0-1934 {}}} SUCCS {{259 0 0-1945 {}}} CYCLES {}}
set a(0-1945) {NAME if:conc#8 TYPE CONCATENATE PAR 0-1896 XREFS 90195 LOC {1 0.45070895246455245 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-1944 {}}} SUCCS {{259 0 0-1946 {}}} CYCLES {}}
set a(0-1946) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-1896 XREFS 90196 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.7895495460593742 1 0.9999997605368635} PREDS {{258 0 0-1943 {}} {259 0 0-1945 {}}} SUCCS {{259 0 0-1947 {}} {258 0 0-1950 {}}} CYCLES {}}
set a(0-1947) {NAME slc(exs.imod) TYPE READSLICE PAR 0-1896 XREFS 90197 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-1946 {}}} SUCCS {{259 0 0-1948 {}}} CYCLES {}}
set a(0-1948) {NAME if:not TYPE NOT PAR 0-1896 XREFS 90198 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-1947 {}}} SUCCS {{259 0 0-1949 {}}} CYCLES {}}
set a(0-1949) {NAME if:xor TYPE XOR PAR 0-1896 XREFS 90199 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-1948 {}}} SUCCS {{259 0 0-1950 {}}} CYCLES {}}
set a(0-1950) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 2 NAME if:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-1896 XREFS 90200 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 1 0.9507794220478505 2 0.2366114577562487} PREDS {{258 0 0-1946 {}} {259 0 0-1949 {}}} SUCCS {{258 0 0-1952 {}} {258 0 0-1953 {}} {258 0 0-1954 {}} {258 0 0-1955 {}}} CYCLES {}}
set a(0-1951) {NAME asn#188 TYPE ASSIGN PAR 0-1896 XREFS 90201 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{262 0 0-2141 {}}} SUCCS {{258 0 0-1958 {}} {256 0 0-2141 {}}} CYCLES {}}
set a(0-1952) {NAME slc(if:acc.svs) TYPE READSLICE PAR 0-1896 XREFS 90202 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-1950 {}}} SUCCS {{258 0 0-1956 {}}} CYCLES {}}
set a(0-1953) {NAME slc(if:acc.svs)#1 TYPE READSLICE PAR 0-1896 XREFS 90203 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-1950 {}}} SUCCS {{258 0 0-1956 {}}} CYCLES {}}
set a(0-1954) {NAME slc(if:acc.svs)#2 TYPE READSLICE PAR 0-1896 XREFS 90204 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-1950 {}}} SUCCS {{258 0 0-1956 {}}} CYCLES {}}
set a(0-1955) {NAME slc(if:acc.svs)#3 TYPE READSLICE PAR 0-1896 XREFS 90205 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-1950 {}}} SUCCS {{259 0 0-1956 {}}} CYCLES {}}
set a(0-1956) {NAME or TYPE OR PAR 0-1896 XREFS 90206 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-1954 {}} {258 0 0-1953 {}} {258 0 0-1952 {}} {259 0 0-1955 {}}} SUCCS {{259 0 0-1957 {}}} CYCLES {}}
set a(0-1957) {NAME exs TYPE SIGNEXTEND PAR 0-1896 XREFS 90207 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{259 0 0-1956 {}}} SUCCS {{259 0 0-1958 {}}} CYCLES {}}
set a(0-1958) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 1 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1896 XREFS 90208 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.28583182949997027} PREDS {{258 0 0-1951 {}} {259 0 0-1957 {}}} SUCCS {{258 0 0-2045 {}} {258 0 0-2046 {}}} CYCLES {}}
set a(0-1959) {NAME if#1:asn TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90209 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1960 {}}} CYCLES {}}
set a(0-1960) {NAME if#1:slc(vga_xy#1) TYPE READSLICE PAR 0-1896 XREFS 90210 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1959 {}}} SUCCS {{259 0 0-1961 {}}} CYCLES {}}
set a(0-1961) {NAME asel TYPE SELECT PAR 0-1896 XREFS 90211 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1960 {}}} SUCCS {{146 0 0-1962 {}} {146 0 0-1963 {}} {146 0 0-1964 {}} {146 0 0-1965 {}} {146 0 0-1966 {}} {146 0 0-1967 {}} {146 0 0-1968 {}} {146 0 0-1969 {}} {146 0 0-1970 {}} {146 0 0-1971 {}} {146 0 0-1972 {}} {146 0 0-1973 {}} {146 0 0-1974 {}} {146 0 0-1975 {}} {146 0 0-1976 {}} {146 0 0-1977 {}} {146 0 0-1978 {}} {146 0 0-1979 {}} {146 0 0-1980 {}} {146 0 0-1981 {}} {146 0 0-1982 {}}} CYCLES {}}
set a(0-1962) {NAME if#1:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90212 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1961 {}}} SUCCS {{259 0 0-1963 {}}} CYCLES {}}
set a(0-1963) {NAME if#1:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-1896 XREFS 90213 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1961 {}} {259 0 0-1962 {}}} SUCCS {{258 0 0-1982 {}}} CYCLES {}}
set a(0-1964) {NAME if#1:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90214 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1961 {}}} SUCCS {{259 0 0-1965 {}}} CYCLES {}}
set a(0-1965) {NAME if#1:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-1896 XREFS 90215 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1961 {}} {259 0 0-1964 {}}} SUCCS {{258 0 0-1982 {}}} CYCLES {}}
set a(0-1966) {NAME if#1:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90216 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1961 {}}} SUCCS {{259 0 0-1967 {}}} CYCLES {}}
set a(0-1967) {NAME if#1:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-1896 XREFS 90217 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1961 {}} {259 0 0-1966 {}}} SUCCS {{258 0 0-1982 {}}} CYCLES {}}
set a(0-1968) {NAME if#1:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90218 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1961 {}}} SUCCS {{259 0 0-1969 {}}} CYCLES {}}
set a(0-1969) {NAME if#1:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-1896 XREFS 90219 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1961 {}} {259 0 0-1968 {}}} SUCCS {{258 0 0-1982 {}}} CYCLES {}}
set a(0-1970) {NAME if#1:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90220 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1961 {}}} SUCCS {{259 0 0-1971 {}}} CYCLES {}}
set a(0-1971) {NAME if#1:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-1896 XREFS 90221 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1961 {}} {259 0 0-1970 {}}} SUCCS {{258 0 0-1982 {}}} CYCLES {}}
set a(0-1972) {NAME if#1:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90222 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1961 {}}} SUCCS {{259 0 0-1973 {}}} CYCLES {}}
set a(0-1973) {NAME if#1:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-1896 XREFS 90223 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1961 {}} {259 0 0-1972 {}}} SUCCS {{258 0 0-1982 {}}} CYCLES {}}
set a(0-1974) {NAME if#1:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90224 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1961 {}}} SUCCS {{259 0 0-1975 {}}} CYCLES {}}
set a(0-1975) {NAME if#1:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-1896 XREFS 90225 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1961 {}} {259 0 0-1974 {}}} SUCCS {{258 0 0-1982 {}}} CYCLES {}}
set a(0-1976) {NAME if#1:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90226 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1961 {}}} SUCCS {{259 0 0-1977 {}}} CYCLES {}}
set a(0-1977) {NAME if#1:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-1896 XREFS 90227 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1961 {}} {259 0 0-1976 {}}} SUCCS {{258 0 0-1982 {}}} CYCLES {}}
set a(0-1978) {NAME if#1:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90228 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1961 {}}} SUCCS {{259 0 0-1979 {}}} CYCLES {}}
set a(0-1979) {NAME if#1:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-1896 XREFS 90229 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1961 {}} {259 0 0-1978 {}}} SUCCS {{258 0 0-1982 {}}} CYCLES {}}
set a(0-1980) {NAME if#1:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90230 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1961 {}}} SUCCS {{259 0 0-1981 {}}} CYCLES {}}
set a(0-1981) {NAME if#1:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-1896 XREFS 90231 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1961 {}} {259 0 0-1980 {}}} SUCCS {{259 0 0-1982 {}}} CYCLES {}}
set a(0-1982) {NAME aif:nor TYPE NOR PAR 0-1896 XREFS 90232 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1961 {}} {258 0 0-1979 {}} {258 0 0-1977 {}} {258 0 0-1975 {}} {258 0 0-1973 {}} {258 0 0-1971 {}} {258 0 0-1969 {}} {258 0 0-1967 {}} {258 0 0-1965 {}} {258 0 0-1963 {}} {259 0 0-1981 {}}} SUCCS {{258 0 0-2004 {}}} CYCLES {}}
set a(0-1983) {NAME if#1:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90233 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1984 {}}} CYCLES {}}
set a(0-1984) {NAME if#1:slc(vga_xy#1)#20 TYPE READSLICE PAR 0-1896 XREFS 90234 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1983 {}}} SUCCS {{258 0 0-2003 {}}} CYCLES {}}
set a(0-1985) {NAME if#1:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90235 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1986 {}}} CYCLES {}}
set a(0-1986) {NAME if#1:slc(vga_xy#1)#21 TYPE READSLICE PAR 0-1896 XREFS 90236 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1985 {}}} SUCCS {{258 0 0-2003 {}}} CYCLES {}}
set a(0-1987) {NAME if#1:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90237 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1988 {}}} CYCLES {}}
set a(0-1988) {NAME if#1:slc(vga_xy#1)#22 TYPE READSLICE PAR 0-1896 XREFS 90238 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1987 {}}} SUCCS {{258 0 0-2003 {}}} CYCLES {}}
set a(0-1989) {NAME if#1:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90239 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1990 {}}} CYCLES {}}
set a(0-1990) {NAME if#1:slc(vga_xy#1)#23 TYPE READSLICE PAR 0-1896 XREFS 90240 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1989 {}}} SUCCS {{258 0 0-2003 {}}} CYCLES {}}
set a(0-1991) {NAME if#1:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90241 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1992 {}}} CYCLES {}}
set a(0-1992) {NAME if#1:slc(vga_xy#1)#24 TYPE READSLICE PAR 0-1896 XREFS 90242 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1991 {}}} SUCCS {{258 0 0-2003 {}}} CYCLES {}}
set a(0-1993) {NAME if#1:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90243 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1994 {}}} CYCLES {}}
set a(0-1994) {NAME if#1:slc(vga_xy#1)#25 TYPE READSLICE PAR 0-1896 XREFS 90244 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1993 {}}} SUCCS {{258 0 0-2003 {}}} CYCLES {}}
set a(0-1995) {NAME if#1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90245 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1996 {}}} CYCLES {}}
set a(0-1996) {NAME if#1:slc(vga_xy#1)#26 TYPE READSLICE PAR 0-1896 XREFS 90246 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1995 {}}} SUCCS {{258 0 0-2003 {}}} CYCLES {}}
set a(0-1997) {NAME if#1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90247 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1998 {}}} CYCLES {}}
set a(0-1998) {NAME if#1:slc(vga_xy#1)#27 TYPE READSLICE PAR 0-1896 XREFS 90248 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1997 {}}} SUCCS {{258 0 0-2003 {}}} CYCLES {}}
set a(0-1999) {NAME if#1:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90249 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-2000 {}}} CYCLES {}}
set a(0-2000) {NAME if#1:slc(vga_xy#1)#28 TYPE READSLICE PAR 0-1896 XREFS 90250 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1999 {}}} SUCCS {{258 0 0-2003 {}}} CYCLES {}}
set a(0-2001) {NAME if#1:asn#20 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90251 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-2002 {}}} CYCLES {}}
set a(0-2002) {NAME if#1:slc(vga_xy#1)#29 TYPE READSLICE PAR 0-1896 XREFS 90252 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-2001 {}}} SUCCS {{259 0 0-2003 {}}} CYCLES {}}
set a(0-2003) {NAME if#1:nor TYPE NOR PAR 0-1896 XREFS 90253 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-2000 {}} {258 0 0-1998 {}} {258 0 0-1996 {}} {258 0 0-1994 {}} {258 0 0-1992 {}} {258 0 0-1990 {}} {258 0 0-1988 {}} {258 0 0-1986 {}} {258 0 0-1984 {}} {259 0 0-2002 {}}} SUCCS {{259 0 0-2004 {}}} CYCLES {}}
set a(0-2004) {NAME if#1:and TYPE AND PAR 0-1896 XREFS 90254 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-1982 {}} {258 0 0-1905 {}} {259 0 0-2003 {}}} SUCCS {{258 0 0-2006 {}} {258 0 0-2010 {}}} CYCLES {}}
set a(0-2005) {NAME asn#189 TYPE ASSIGN PAR 0-1896 XREFS 90255 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-2142 {}}} SUCCS {{258 0 0-2008 {}} {256 0 0-2142 {}}} CYCLES {}}
set a(0-2006) {NAME not#18 TYPE NOT PAR 0-1896 XREFS 90256 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-2004 {}}} SUCCS {{259 0 0-2007 {}}} CYCLES {}}
set a(0-2007) {NAME exs#6 TYPE SIGNEXTEND PAR 0-1896 XREFS 90257 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-2006 {}}} SUCCS {{259 0 0-2008 {}}} CYCLES {}}
set a(0-2008) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 2 NAME and#1 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1896 XREFS 90258 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-2005 {}} {259 0 0-2007 {}}} SUCCS {{258 0 0-2062 {}} {258 0 0-2063 {}} {258 0 0-2064 {}} {258 0 0-2065 {}} {258 0 0-2066 {}} {258 0 0-2067 {}} {258 0 0-2068 {}} {258 0 0-2069 {}} {258 0 0-2070 {}} {258 0 0-2071 {}} {258 0 0-2079 {}}} CYCLES {}}
set a(0-2009) {NAME asn#190 TYPE ASSIGN PAR 0-1896 XREFS 90259 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-2143 {}}} SUCCS {{258 0 0-2012 {}} {256 0 0-2143 {}}} CYCLES {}}
set a(0-2010) {NAME not TYPE NOT PAR 0-1896 XREFS 90260 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-2004 {}}} SUCCS {{259 0 0-2011 {}}} CYCLES {}}
set a(0-2011) {NAME exs#7 TYPE SIGNEXTEND PAR 0-1896 XREFS 90261 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-2010 {}}} SUCCS {{259 0 0-2012 {}}} CYCLES {}}
set a(0-2012) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 2 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1896 XREFS 90262 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-2009 {}} {259 0 0-2011 {}}} SUCCS {{258 0 0-2052 {}} {258 0 0-2053 {}} {258 0 0-2054 {}} {258 0 0-2055 {}} {258 0 0-2056 {}} {258 0 0-2057 {}} {258 0 0-2058 {}} {258 0 0-2059 {}} {258 0 0-2060 {}} {258 0 0-2061 {}} {258 0 0-2081 {}}} CYCLES {}}
set a(0-2013) {NAME asn#191 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90263 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {} SUCCS {{259 0 0-2014 {}}} CYCLES {}}
set a(0-2014) {NAME slc(vin) TYPE READSLICE PAR 0-1896 XREFS 90264 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {{259 0 0-2013 {}}} SUCCS {{259 0 0-2015 {}}} CYCLES {}}
set a(0-2015) {NAME aif#11:not#1 TYPE NOT PAR 0-1896 XREFS 90265 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {{259 0 0-2014 {}}} SUCCS {{259 0 0-2016 {}}} CYCLES {}}
set a(0-2016) {NAME aif#11:conc TYPE CONCATENATE PAR 0-1896 XREFS 90266 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {{259 0 0-2015 {}}} SUCCS {{259 0 0-2017 {}}} CYCLES {}}
set a(0-2017) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#11:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1896 XREFS 90267 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.3124219623205515 1 0.5689997244916634} PREDS {{259 0 0-2016 {}}} SUCCS {{259 0 0-2018 {}}} CYCLES {}}
set a(0-2018) {NAME aif#11:slc TYPE READSLICE PAR 0-1896 XREFS 90268 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{259 0 0-2017 {}}} SUCCS {{259 0 0-2019 {}} {258 0 0-2027 {}}} CYCLES {}}
set a(0-2019) {NAME asel#13 TYPE SELECT PAR 0-1896 XREFS 90269 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{259 0 0-2018 {}}} SUCCS {{146 0 0-2020 {}} {146 0 0-2021 {}} {146 0 0-2022 {}} {146 0 0-2023 {}} {146 0 0-2024 {}} {146 0 0-2025 {}} {146 0 0-2026 {}}} CYCLES {}}
set a(0-2020) {NAME asn#192 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90270 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-2019 {}}} SUCCS {{259 0 0-2021 {}}} CYCLES {}}
set a(0-2021) {NAME slc(vin)#1 TYPE READSLICE PAR 0-1896 XREFS 90271 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-2019 {}} {259 0 0-2020 {}}} SUCCS {{259 0 0-2022 {}}} CYCLES {}}
set a(0-2022) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-1896 XREFS 90272 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-2019 {}} {259 0 0-2021 {}}} SUCCS {{259 0 0-2023 {}}} CYCLES {}}
set a(0-2023) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-1896 XREFS 90273 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-2019 {}} {259 0 0-2022 {}}} SUCCS {{259 0 0-2024 {}}} CYCLES {}}
set a(0-2024) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#13:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1896 XREFS 90274 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5693192994756846 1 0.8258970616467965} PREDS {{146 0 0-2019 {}} {259 0 0-2023 {}}} SUCCS {{259 0 0-2025 {}}} CYCLES {}}
set a(0-2025) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-1896 XREFS 90275 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-2019 {}} {259 0 0-2024 {}}} SUCCS {{259 0 0-2026 {}}} CYCLES {}}
set a(0-2026) {NAME if#3:not#1 TYPE NOT PAR 0-1896 XREFS 90276 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-2019 {}} {259 0 0-2025 {}}} SUCCS {{258 0 0-2028 {}}} CYCLES {}}
set a(0-2027) {NAME if#3:not TYPE NOT PAR 0-1896 XREFS 90277 LOC {1 0.2568973371551332 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{258 0 0-2018 {}}} SUCCS {{259 0 0-2028 {}}} CYCLES {}}
set a(0-2028) {NAME if#3:and TYPE AND PAR 0-1896 XREFS 90278 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{258 0 0-2026 {}} {258 0 0-1904 {}} {259 0 0-2027 {}}} SUCCS {{259 0 0-2029 {}} {258 0 0-2043 {}}} CYCLES {}}
set a(0-2029) {NAME asel#17 TYPE SELECT PAR 0-1896 XREFS 90279 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{259 0 0-2028 {}}} SUCCS {{146 0 0-2030 {}} {146 0 0-2031 {}} {146 0 0-2032 {}} {130 0 0-2033 {}} {130 0 0-2034 {}}} CYCLES {}}
set a(0-2030) {NAME asn#193 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90280 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-2029 {}}} SUCCS {{259 0 0-2031 {}}} CYCLES {}}
set a(0-2031) {NAME slc(vin)#3 TYPE READSLICE PAR 0-1896 XREFS 90281 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-2029 {}} {259 0 0-2030 {}}} SUCCS {{259 0 0-2032 {}}} CYCLES {}}
set a(0-2032) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 1 NAME if#3:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-1896 XREFS 90282 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.743421976627805 1 0.9999997387989168} PREDS {{146 0 0-2029 {}} {259 0 0-2031 {}}} SUCCS {{259 0 0-2033 {}}} CYCLES {}}
set a(0-2033) {NAME aif#17:slc TYPE READSLICE PAR 0-1896 XREFS 90283 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{130 0 0-2029 {}} {259 0 0-2032 {}}} SUCCS {{259 0 0-2034 {}} {258 0 0-2042 {}}} CYCLES {}}
set a(0-2034) {NAME aif#17:asel TYPE SELECT PAR 0-1896 XREFS 90284 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{130 0 0-2029 {}} {259 0 0-2033 {}}} SUCCS {{146 0 0-2035 {}} {146 0 0-2036 {}} {146 0 0-2037 {}} {146 0 0-2038 {}} {146 0 0-2039 {}} {146 0 0-2040 {}} {146 0 0-2041 {}}} CYCLES {}}
set a(0-2035) {NAME asn#194 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90285 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{146 0 0-2034 {}}} SUCCS {{259 0 0-2036 {}}} CYCLES {}}
set a(0-2036) {NAME slc(vin)#2 TYPE READSLICE PAR 0-1896 XREFS 90286 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{146 0 0-2034 {}} {259 0 0-2035 {}}} SUCCS {{259 0 0-2037 {}}} CYCLES {}}
set a(0-2037) {NAME aif#17:aif:not#1 TYPE NOT PAR 0-1896 XREFS 90287 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{146 0 0-2034 {}} {259 0 0-2036 {}}} SUCCS {{259 0 0-2038 {}}} CYCLES {}}
set a(0-2038) {NAME aif#17:aif:conc TYPE CONCATENATE PAR 0-1896 XREFS 90288 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{146 0 0-2034 {}} {259 0 0-2037 {}}} SUCCS {{259 0 0-2039 {}}} CYCLES {}}
set a(0-2039) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,11) AREA_SCORE 12.23 QUANTITY 1 NAME aif#17:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1896 XREFS 90289 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 1 0.9999997941202954 2 0.2858318298286936} PREDS {{146 0 0-2034 {}} {259 0 0-2038 {}}} SUCCS {{259 0 0-2040 {}}} CYCLES {}}
set a(0-2040) {NAME aif#17:aif:slc TYPE READSLICE PAR 0-1896 XREFS 90290 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-2034 {}} {259 0 0-2039 {}}} SUCCS {{259 0 0-2041 {}}} CYCLES {}}
set a(0-2041) {NAME if#3:not#2 TYPE NOT PAR 0-1896 XREFS 90291 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-2034 {}} {259 0 0-2040 {}}} SUCCS {{258 0 0-2043 {}}} CYCLES {}}
set a(0-2042) {NAME if#3:not#4 TYPE NOT PAR 0-1896 XREFS 90292 LOC {1 0.6878974156051292 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-2033 {}}} SUCCS {{259 0 0-2043 {}}} CYCLES {}}
set a(0-2043) {NAME if#3:and#2 TYPE AND PAR 0-1896 XREFS 90293 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-2028 {}} {258 0 0-2041 {}} {258 0 0-1903 {}} {259 0 0-2042 {}}} SUCCS {{259 0 0-2044 {}} {258 0 0-2046 {}}} CYCLES {}}
set a(0-2044) {NAME sel#3 TYPE SELECT PAR 0-1896 XREFS 90294 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{259 0 0-2043 {}}} SUCCS {{146 0 0-2045 {}}} CYCLES {}}
set a(0-2045) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 2 NAME if#3:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-1896 XREFS 90295 LOC {2 0.0 2 0.028934623553268823 2 0.028934623553268823 2 0.19016433507860483 2 0.44706167223373805} PREDS {{146 0 0-2044 {}} {258 0 0-1958 {}}} SUCCS {{259 0 0-2046 {}}} CYCLES {}}
set a(0-2046) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 1 NAME mux#3 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1896 XREFS 90296 LOC {2 0.16122989193850543 2 0.1901645154917742 2 0.1901645154917742 2 0.25934619953269 2 0.5162435366878232} PREDS {{258 0 0-2043 {}} {258 0 0-1958 {}} {258 0 0-1902 {}} {259 0 0-2045 {}}} SUCCS {{259 0 0-2047 {}} {258 0 0-2141 {}}} CYCLES {}}
set a(0-2047) {NAME not#3 TYPE NOT PAR 0-1896 XREFS 90297 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.5162436491878176} PREDS {{259 0 0-2046 {}}} SUCCS {{259 0 0-2048 {}}} CYCLES {}}
set a(0-2048) {NAME conc#1 TYPE CONCATENATE PAR 0-1896 XREFS 90298 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.5162436491878176} PREDS {{259 0 0-2047 {}}} SUCCS {{259 0 0-2049 {}}} CYCLES {}}
set a(0-2049) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 4 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1896 XREFS 90299 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.40468005825680525 2 0.6615773954119385} PREDS {{259 0 0-2048 {}}} SUCCS {{259 0 0-2050 {}}} CYCLES {}}
set a(0-2050) {NAME slc#3 TYPE READSLICE PAR 0-1896 XREFS 90300 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{259 0 0-2049 {}}} SUCCS {{259 0 0-2051 {}} {258 0 0-2078 {}} {258 0 0-2080 {}}} CYCLES {}}
set a(0-2051) {NAME sel#6 TYPE SELECT PAR 0-1896 XREFS 90301 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{259 0 0-2050 {}}} SUCCS {{146 0 0-2052 {}} {146 0 0-2053 {}} {146 0 0-2054 {}} {146 0 0-2055 {}} {146 0 0-2056 {}} {146 0 0-2057 {}} {146 0 0-2058 {}} {146 0 0-2059 {}} {146 0 0-2060 {}} {146 0 0-2061 {}} {146 0 0-2062 {}} {146 0 0-2063 {}} {146 0 0-2064 {}} {146 0 0-2065 {}} {146 0 0-2066 {}} {146 0 0-2067 {}} {146 0 0-2068 {}} {146 0 0-2069 {}} {146 0 0-2070 {}} {146 0 0-2071 {}} {130 0 0-2072 {}} {130 0 0-2073 {}}} CYCLES {}}
set a(0-2052) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-1896 XREFS 90302 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2051 {}} {258 0 0-2012 {}}} SUCCS {{258 0 0-2072 {}}} CYCLES {}}
set a(0-2053) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-1896 XREFS 90303 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2051 {}} {258 0 0-2012 {}}} SUCCS {{258 0 0-2072 {}}} CYCLES {}}
set a(0-2054) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-1896 XREFS 90304 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2051 {}} {258 0 0-2012 {}}} SUCCS {{258 0 0-2072 {}}} CYCLES {}}
set a(0-2055) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-1896 XREFS 90305 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2051 {}} {258 0 0-2012 {}}} SUCCS {{258 0 0-2072 {}}} CYCLES {}}
set a(0-2056) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-1896 XREFS 90306 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2051 {}} {258 0 0-2012 {}}} SUCCS {{258 0 0-2072 {}}} CYCLES {}}
set a(0-2057) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-1896 XREFS 90307 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2051 {}} {258 0 0-2012 {}}} SUCCS {{258 0 0-2072 {}}} CYCLES {}}
set a(0-2058) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-1896 XREFS 90308 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2051 {}} {258 0 0-2012 {}}} SUCCS {{258 0 0-2072 {}}} CYCLES {}}
set a(0-2059) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-1896 XREFS 90309 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2051 {}} {258 0 0-2012 {}}} SUCCS {{258 0 0-2072 {}}} CYCLES {}}
set a(0-2060) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-1896 XREFS 90310 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2051 {}} {258 0 0-2012 {}}} SUCCS {{258 0 0-2072 {}}} CYCLES {}}
set a(0-2061) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-1896 XREFS 90311 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2051 {}} {258 0 0-2012 {}}} SUCCS {{258 0 0-2072 {}}} CYCLES {}}
set a(0-2062) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-1896 XREFS 90312 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2051 {}} {258 0 0-2008 {}}} SUCCS {{258 0 0-2072 {}}} CYCLES {}}
set a(0-2063) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-1896 XREFS 90313 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2051 {}} {258 0 0-2008 {}}} SUCCS {{258 0 0-2072 {}}} CYCLES {}}
set a(0-2064) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-1896 XREFS 90314 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2051 {}} {258 0 0-2008 {}}} SUCCS {{258 0 0-2072 {}}} CYCLES {}}
set a(0-2065) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-1896 XREFS 90315 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2051 {}} {258 0 0-2008 {}}} SUCCS {{258 0 0-2072 {}}} CYCLES {}}
set a(0-2066) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-1896 XREFS 90316 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2051 {}} {258 0 0-2008 {}}} SUCCS {{258 0 0-2072 {}}} CYCLES {}}
set a(0-2067) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-1896 XREFS 90317 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2051 {}} {258 0 0-2008 {}}} SUCCS {{258 0 0-2072 {}}} CYCLES {}}
set a(0-2068) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-1896 XREFS 90318 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2051 {}} {258 0 0-2008 {}}} SUCCS {{258 0 0-2072 {}}} CYCLES {}}
set a(0-2069) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-1896 XREFS 90319 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2051 {}} {258 0 0-2008 {}}} SUCCS {{258 0 0-2072 {}}} CYCLES {}}
set a(0-2070) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-1896 XREFS 90320 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2051 {}} {258 0 0-2008 {}}} SUCCS {{258 0 0-2072 {}}} CYCLES {}}
set a(0-2071) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-1896 XREFS 90321 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2051 {}} {258 0 0-2008 {}}} SUCCS {{259 0 0-2072 {}}} CYCLES {}}
set a(0-2072) {NAME if#6:if:nor TYPE NOR PAR 0-1896 XREFS 90322 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{130 0 0-2051 {}} {258 0 0-2070 {}} {258 0 0-2069 {}} {258 0 0-2068 {}} {258 0 0-2067 {}} {258 0 0-2066 {}} {258 0 0-2065 {}} {258 0 0-2064 {}} {258 0 0-2063 {}} {258 0 0-2062 {}} {258 0 0-2061 {}} {258 0 0-2060 {}} {258 0 0-2059 {}} {258 0 0-2058 {}} {258 0 0-2057 {}} {258 0 0-2056 {}} {258 0 0-2055 {}} {258 0 0-2054 {}} {258 0 0-2053 {}} {258 0 0-2052 {}} {259 0 0-2071 {}}} SUCCS {{259 0 0-2073 {}} {258 0 0-2078 {}} {258 0 0-2080 {}}} CYCLES {}}
set a(0-2073) {NAME if#6:sel TYPE SELECT PAR 0-1896 XREFS 90323 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{130 0 0-2051 {}} {259 0 0-2072 {}}} SUCCS {{146 0 0-2074 {}} {146 0 0-2075 {}} {146 0 0-2076 {}} {146 0 0-2077 {}}} CYCLES {}}
set a(0-2074) {NAME asn#195 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90324 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2073 {}}} SUCCS {{259 0 0-2075 {}}} CYCLES {}}
set a(0-2075) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-1896 XREFS 90325 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2073 {}} {259 0 0-2074 {}}} SUCCS {{258 0 0-2079 {}}} CYCLES {}}
set a(0-2076) {NAME asn#196 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90326 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {{146 0 0-2073 {}}} SUCCS {{259 0 0-2077 {}}} CYCLES {}}
set a(0-2077) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-1896 XREFS 90327 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {{146 0 0-2073 {}} {259 0 0-2076 {}}} SUCCS {{258 0 0-2081 {}}} CYCLES {}}
set a(0-2078) {NAME and#3 TYPE AND PAR 0-1896 XREFS 90328 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{258 0 0-2050 {}} {258 0 0-2072 {}}} SUCCS {{259 0 0-2079 {}}} CYCLES {}}
set a(0-2079) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 2 NAME mux#4 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1896 XREFS 90329 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.4738618638069068 2 0.7307592009620401} PREDS {{258 0 0-2008 {}} {258 0 0-2075 {}} {258 0 0-1901 {}} {259 0 0-2078 {}}} SUCCS {{258 0 0-2085 {}} {258 0 0-2142 {}}} CYCLES {}}
set a(0-2080) {NAME and#4 TYPE AND PAR 0-1896 XREFS 90330 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 3 0.404680179765991} PREDS {{258 0 0-2050 {}} {258 0 0-2072 {}}} SUCCS {{259 0 0-2081 {}}} CYCLES {}}
set a(0-2081) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 2 NAME mux#5 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1896 XREFS 90331 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 3 0.4738618638069068} PREDS {{258 0 0-2012 {}} {258 0 0-2077 {}} {258 0 0-1900 {}} {259 0 0-2080 {}}} SUCCS {{258 0 0-2118 {}} {258 0 0-2143 {}}} CYCLES {}}
set a(0-2082) {NAME asn#197 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90332 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {} SUCCS {{259 0 0-2083 {}}} CYCLES {}}
set a(0-2083) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-1896 XREFS 90333 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-2082 {}}} SUCCS {{259 0 0-2084 {}}} CYCLES {}}
set a(0-2084) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-1896 XREFS 90334 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-2083 {}}} SUCCS {{258 0 0-2087 {}}} CYCLES {}}
set a(0-2085) {NAME deltax_square_blue:not TYPE NOT PAR 0-1896 XREFS 90335 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{258 0 0-2079 {}}} SUCCS {{259 0 0-2086 {}}} CYCLES {}}
set a(0-2086) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-1896 XREFS 90336 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-2085 {}}} SUCCS {{259 0 0-2087 {}}} CYCLES {}}
set a(0-2087) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 2 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-1896 XREFS 90337 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7431024577825827 2 0.999999794937716} PREDS {{258 0 0-2084 {}} {259 0 0-2086 {}}} SUCCS {{259 0 0-2088 {}}} CYCLES {}}
set a(0-2088) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-1896 XREFS 90338 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{259 0 0-2087 {}}} SUCCS {{258 0 0-2103 {}} {258 0 0-2105 {}} {258 0 0-2111 {}}} CYCLES {}}
set a(0-2089) {NAME asn#198 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90339 LOC {1 0.0 1 0.48620525068973747 1 0.48620525068973747 3 0.48620525068973747} PREDS {} SUCCS {{259 0 0-2090 {}}} CYCLES {}}
set a(0-2090) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-1896 XREFS 90340 LOC {1 0.0 1 0.48620525068973747 1 0.48620525068973747 3 0.48620525068973747} PREDS {{259 0 0-2089 {}}} SUCCS {{259 0 0-2091 {}}} CYCLES {}}
set a(0-2091) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-1896 XREFS 90341 LOC {1 0.0 1 0.48620525068973747 1 0.48620525068973747 3 0.48620525068973747} PREDS {{259 0 0-2090 {}}} SUCCS {{259 0 0-2092 {}}} CYCLES {}}
set a(0-2092) {NAME if#12:conc TYPE CONCATENATE PAR 0-1896 XREFS 90342 LOC {1 0.0 1 0.48620525068973747 1 0.48620525068973747 3 0.48620525068973747} PREDS {{259 0 0-2091 {}}} SUCCS {{259 0 0-2093 {}}} CYCLES {}}
set a(0-2093) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#39:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1896 XREFS 90343 LOC {1 0.0 1 0.48620525068973747 1 0.48620525068973747 1 0.7431024657865264 3 0.7431024657865264} PREDS {{259 0 0-2092 {}}} SUCCS {{259 0 0-2094 {}}} CYCLES {}}
set a(0-2094) {NAME aif#39:slc TYPE READSLICE PAR 0-1896 XREFS 90344 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{259 0 0-2093 {}}} SUCCS {{259 0 0-2095 {}} {258 0 0-2134 {}}} CYCLES {}}
set a(0-2095) {NAME asel#41 TYPE SELECT PAR 0-1896 XREFS 90345 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{259 0 0-2094 {}}} SUCCS {{146 0 0-2096 {}} {146 0 0-2097 {}} {146 0 0-2098 {}} {146 0 0-2099 {}} {146 0 0-2100 {}} {146 0 0-2101 {}} {146 0 0-2102 {}}} CYCLES {}}
set a(0-2096) {NAME asn#199 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90346 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-2095 {}}} SUCCS {{259 0 0-2097 {}}} CYCLES {}}
set a(0-2097) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-1896 XREFS 90347 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-2095 {}} {259 0 0-2096 {}}} SUCCS {{259 0 0-2098 {}}} CYCLES {}}
set a(0-2098) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-1896 XREFS 90348 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-2095 {}} {259 0 0-2097 {}}} SUCCS {{259 0 0-2099 {}}} CYCLES {}}
set a(0-2099) {NAME if#12:conc#1 TYPE CONCATENATE PAR 0-1896 XREFS 90349 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-2095 {}} {259 0 0-2098 {}}} SUCCS {{259 0 0-2100 {}}} CYCLES {}}
set a(0-2100) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#41:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1896 XREFS 90350 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 1 0.9999998029416595 3 0.9999998029416595} PREDS {{146 0 0-2095 {}} {259 0 0-2099 {}}} SUCCS {{259 0 0-2101 {}}} CYCLES {}}
set a(0-2101) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-1896 XREFS 90351 LOC {1 0.5137946743102664 1 0.9999999250000037 1 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-2095 {}} {259 0 0-2100 {}}} SUCCS {{259 0 0-2102 {}}} CYCLES {}}
set a(0-2102) {NAME if#12:not#1 TYPE NOT PAR 0-1896 XREFS 90352 LOC {1 0.5137946743102664 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-2095 {}} {259 0 0-2101 {}}} SUCCS {{258 0 0-2136 {}}} CYCLES {}}
set a(0-2103) {NAME slc#9 TYPE READSLICE PAR 0-1896 XREFS 90353 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{258 0 0-2088 {}}} SUCCS {{259 0 0-2104 {}}} CYCLES {}}
set a(0-2104) {NAME asel#45 TYPE SELECT PAR 0-1896 XREFS 90354 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{259 0 0-2103 {}}} SUCCS {{146 0 0-2105 {}} {146 0 0-2106 {}} {146 0 0-2107 {}} {146 0 0-2108 {}} {146 0 0-2109 {}} {146 0 0-2110 {}}} CYCLES {}}
set a(0-2105) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-1896 XREFS 90355 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-2104 {}} {258 0 0-2088 {}}} SUCCS {{259 0 0-2106 {}}} CYCLES {}}
set a(0-2106) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-1896 XREFS 90356 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-2104 {}} {259 0 0-2105 {}}} SUCCS {{259 0 0-2107 {}}} CYCLES {}}
set a(0-2107) {NAME if#13:conc TYPE CONCATENATE PAR 0-1896 XREFS 90357 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-2104 {}} {259 0 0-2106 {}}} SUCCS {{259 0 0-2108 {}}} CYCLES {}}
set a(0-2108) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#45:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1896 XREFS 90358 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 2 0.9999998029416595 3 0.4738618542485569} PREDS {{146 0 0-2104 {}} {259 0 0-2107 {}}} SUCCS {{259 0 0-2109 {}}} CYCLES {}}
set a(0-2109) {NAME aif#45:slc TYPE READSLICE PAR 0-1896 XREFS 90359 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{146 0 0-2104 {}} {259 0 0-2108 {}}} SUCCS {{259 0 0-2110 {}}} CYCLES {}}
set a(0-2110) {NAME if#13:not TYPE NOT PAR 0-1896 XREFS 90360 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{146 0 0-2104 {}} {259 0 0-2109 {}}} SUCCS {{258 0 0-2113 {}}} CYCLES {}}
set a(0-2111) {NAME slc#7 TYPE READSLICE PAR 0-1896 XREFS 90361 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.4738619763069012} PREDS {{258 0 0-2088 {}}} SUCCS {{259 0 0-2112 {}}} CYCLES {}}
set a(0-2112) {NAME if#13:not#2 TYPE NOT PAR 0-1896 XREFS 90362 LOC {2 0.7141679642916018 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{259 0 0-2111 {}}} SUCCS {{259 0 0-2113 {}}} CYCLES {}}
set a(0-2113) {NAME if#13:and TYPE AND PAR 0-1896 XREFS 90363 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{258 0 0-2110 {}} {258 0 0-1898 {}} {259 0 0-2112 {}}} SUCCS {{259 0 0-2114 {}} {258 0 0-2132 {}}} CYCLES {}}
set a(0-2114) {NAME asel#47 TYPE SELECT PAR 0-1896 XREFS 90364 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{259 0 0-2113 {}}} SUCCS {{146 0 0-2115 {}} {146 0 0-2116 {}} {146 0 0-2117 {}} {146 0 0-2118 {}} {146 0 0-2119 {}} {146 0 0-2120 {}} {130 0 0-2121 {}} {146 0 0-2122 {}} {130 0 0-2123 {}}} CYCLES {}}
set a(0-2115) {NAME asn#200 TYPE {I/O_READ SIGNAL} PAR 0-1896 XREFS 90365 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-2114 {}}} SUCCS {{259 0 0-2116 {}}} CYCLES {}}
set a(0-2116) {NAME slc(vga_xy#1)#1 TYPE READSLICE PAR 0-1896 XREFS 90366 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-2114 {}} {259 0 0-2115 {}}} SUCCS {{259 0 0-2117 {}}} CYCLES {}}
set a(0-2117) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-1896 XREFS 90367 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-2114 {}} {259 0 0-2116 {}}} SUCCS {{258 0 0-2120 {}}} CYCLES {}}
set a(0-2118) {NAME deltay_square_blue:not TYPE NOT PAR 0-1896 XREFS 90368 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-2114 {}} {258 0 0-2081 {}}} SUCCS {{259 0 0-2119 {}}} CYCLES {}}
set a(0-2119) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-1896 XREFS 90369 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-2114 {}} {259 0 0-2118 {}}} SUCCS {{259 0 0-2120 {}}} CYCLES {}}
set a(0-2120) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 2 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-1896 XREFS 90370 LOC {3 0.0 3 0.4738619763069012 3 0.4738619763069012 3 0.7431024577825827 3 0.7431024577825827} PREDS {{146 0 0-2114 {}} {258 0 0-2117 {}} {259 0 0-2119 {}}} SUCCS {{259 0 0-2121 {}}} CYCLES {}}
set a(0-2121) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-1896 XREFS 90371 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{130 0 0-2114 {}} {259 0 0-2120 {}}} SUCCS {{259 0 0-2122 {}} {258 0 0-2124 {}} {258 0 0-2130 {}}} CYCLES {}}
set a(0-2122) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-1896 XREFS 90372 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-2114 {}} {259 0 0-2121 {}}} SUCCS {{259 0 0-2123 {}}} CYCLES {}}
set a(0-2123) {NAME aif#47:asel TYPE SELECT PAR 0-1896 XREFS 90373 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{130 0 0-2114 {}} {259 0 0-2122 {}}} SUCCS {{146 0 0-2124 {}} {146 0 0-2125 {}} {146 0 0-2126 {}} {146 0 0-2127 {}} {146 0 0-2128 {}} {146 0 0-2129 {}}} CYCLES {}}
set a(0-2124) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-1896 XREFS 90374 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-2123 {}} {258 0 0-2121 {}}} SUCCS {{259 0 0-2125 {}}} CYCLES {}}
set a(0-2125) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-1896 XREFS 90375 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-2123 {}} {259 0 0-2124 {}}} SUCCS {{259 0 0-2126 {}}} CYCLES {}}
set a(0-2126) {NAME if#13:conc#1 TYPE CONCATENATE PAR 0-1896 XREFS 90376 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-2123 {}} {259 0 0-2125 {}}} SUCCS {{259 0 0-2127 {}}} CYCLES {}}
set a(0-2127) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#47:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1896 XREFS 90377 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.9999998029416595 3 0.9999998029416595} PREDS {{146 0 0-2123 {}} {259 0 0-2126 {}}} SUCCS {{259 0 0-2128 {}}} CYCLES {}}
set a(0-2128) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-1896 XREFS 90378 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-2123 {}} {259 0 0-2127 {}}} SUCCS {{259 0 0-2129 {}}} CYCLES {}}
set a(0-2129) {NAME if#13:not#1 TYPE NOT PAR 0-1896 XREFS 90379 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-2123 {}} {259 0 0-2128 {}}} SUCCS {{258 0 0-2132 {}}} CYCLES {}}
set a(0-2130) {NAME aif#47:slc TYPE READSLICE PAR 0-1896 XREFS 90380 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.9999999250000037} PREDS {{258 0 0-2121 {}}} SUCCS {{259 0 0-2131 {}}} CYCLES {}}
set a(0-2131) {NAME if#13:not#3 TYPE NOT PAR 0-1896 XREFS 90381 LOC {3 0.2692406115379694 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-2130 {}}} SUCCS {{259 0 0-2132 {}}} CYCLES {}}
set a(0-2132) {NAME if#13:and#2 TYPE AND PAR 0-1896 XREFS 90382 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-2113 {}} {258 0 0-2129 {}} {258 0 0-1897 {}} {259 0 0-2131 {}}} SUCCS {{258 0 0-2135 {}} {258 0 0-2138 {}}} CYCLES {}}
set a(0-2133) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,8) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-1896 XREFS 90383 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{260 0 0-2133 {}} {80 0 0-2140 {}}} SUCCS {{260 0 0-2133 {}} {80 0 0-2140 {}}} CYCLES {}}
set a(0-2134) {NAME if#12:not TYPE NOT PAR 0-1896 XREFS 90384 LOC {1 0.2568973371551332 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-2094 {}}} SUCCS {{258 0 0-2136 {}}} CYCLES {}}
set a(0-2135) {NAME not#15 TYPE NOT PAR 0-1896 XREFS 90385 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-2132 {}}} SUCCS {{259 0 0-2136 {}}} CYCLES {}}
set a(0-2136) {NAME and#5 TYPE AND PAR 0-1896 XREFS 90386 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-2134 {}} {258 0 0-2102 {}} {258 0 0-1899 {}} {259 0 0-2135 {}}} SUCCS {{259 0 0-2137 {}}} CYCLES {}}
set a(0-2137) {NAME exs#4 TYPE SIGNEXTEND PAR 0-1896 XREFS 90387 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-2136 {}}} SUCCS {{258 0 0-2139 {}}} CYCLES {}}
set a(0-2138) {NAME exs#2 TYPE SIGNEXTEND PAR 0-1896 XREFS 90388 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-2132 {}}} SUCCS {{259 0 0-2139 {}}} CYCLES {}}
set a(0-2139) {NAME conc#10 TYPE CONCATENATE PAR 0-1896 XREFS 90389 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-2137 {}} {259 0 0-2138 {}}} SUCCS {{259 0 0-2140 {}}} CYCLES {}}
set a(0-2140) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-1896 XREFS 90390 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{260 0 0-2140 {}} {80 0 0-2133 {}} {259 0 0-2139 {}}} SUCCS {{80 0 0-2133 {}} {260 0 0-2140 {}}} CYCLES {}}
set a(0-2141) {NAME vin:asn(acc#10(1).sva) TYPE ASSIGN PAR 0-1896 XREFS 90391 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 3 0.2366116381694181} PREDS {{260 0 0-2141 {}} {256 0 0-1951 {}} {258 0 0-2046 {}}} SUCCS {{262 0 0-1951 {}} {260 0 0-2141 {}}} CYCLES {}}
set a(0-2142) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-1896 XREFS 90392 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 3 0.6123571943821403} PREDS {{260 0 0-2142 {}} {256 0 0-2005 {}} {258 0 0-2079 {}}} SUCCS {{262 0 0-2005 {}} {260 0 0-2142 {}}} CYCLES {}}
set a(0-2143) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-1896 XREFS 90393 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.6123571943821403} PREDS {{260 0 0-2143 {}} {256 0 0-2009 {}} {258 0 0-2081 {}}} SUCCS {{262 0 0-2009 {}} {260 0 0-2143 {}}} CYCLES {}}
set a(0-1896) {CHI {0-1897 0-1898 0-1899 0-1900 0-1901 0-1902 0-1903 0-1904 0-1905 0-1906 0-1907 0-1908 0-1909 0-1910 0-1911 0-1912 0-1913 0-1914 0-1915 0-1916 0-1917 0-1918 0-1919 0-1920 0-1921 0-1922 0-1923 0-1924 0-1925 0-1926 0-1927 0-1928 0-1929 0-1930 0-1931 0-1932 0-1933 0-1934 0-1935 0-1936 0-1937 0-1938 0-1939 0-1940 0-1941 0-1942 0-1943 0-1944 0-1945 0-1946 0-1947 0-1948 0-1949 0-1950 0-1951 0-1952 0-1953 0-1954 0-1955 0-1956 0-1957 0-1958 0-1959 0-1960 0-1961 0-1962 0-1963 0-1964 0-1965 0-1966 0-1967 0-1968 0-1969 0-1970 0-1971 0-1972 0-1973 0-1974 0-1975 0-1976 0-1977 0-1978 0-1979 0-1980 0-1981 0-1982 0-1983 0-1984 0-1985 0-1986 0-1987 0-1988 0-1989 0-1990 0-1991 0-1992 0-1993 0-1994 0-1995 0-1996 0-1997 0-1998 0-1999 0-2000 0-2001 0-2002 0-2003 0-2004 0-2005 0-2006 0-2007 0-2008 0-2009 0-2010 0-2011 0-2012 0-2013 0-2014 0-2015 0-2016 0-2017 0-2018 0-2019 0-2020 0-2021 0-2022 0-2023 0-2024 0-2025 0-2026 0-2027 0-2028 0-2029 0-2030 0-2031 0-2032 0-2033 0-2034 0-2035 0-2036 0-2037 0-2038 0-2039 0-2040 0-2041 0-2042 0-2043 0-2044 0-2045 0-2046 0-2047 0-2048 0-2049 0-2050 0-2051 0-2052 0-2053 0-2054 0-2055 0-2056 0-2057 0-2058 0-2059 0-2060 0-2061 0-2062 0-2063 0-2064 0-2065 0-2066 0-2067 0-2068 0-2069 0-2070 0-2071 0-2072 0-2073 0-2074 0-2075 0-2076 0-2077 0-2078 0-2079 0-2080 0-2081 0-2082 0-2083 0-2084 0-2085 0-2086 0-2087 0-2088 0-2089 0-2090 0-2091 0-2092 0-2093 0-2094 0-2095 0-2096 0-2097 0-2098 0-2099 0-2100 0-2101 0-2102 0-2103 0-2104 0-2105 0-2106 0-2107 0-2108 0-2109 0-2110 0-2111 0-2112 0-2113 0-2114 0-2115 0-2116 0-2117 0-2118 0-2119 0-2120 0-2121 0-2122 0-2123 0-2124 0-2125 0-2126 0-2127 0-2128 0-2129 0-2130 0-2131 0-2132 0-2133 0-2134 0-2135 0-2136 0-2137 0-2138 0-2139 0-2140 0-2141 0-2142 0-2143} ITERATIONS Infinite LATENCY 3 RESET_LATENCY 0 CSTEPS 4 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED Yes INITIATION 1 STAGES 4.0 CYCLES_IN 4 TOTAL_CYCLES_IN 4 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4 NAME main TYPE LOOP DELAY {33.33 ns} PAR 0-1892 XREFS 90394 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-1896 {}} {258 0 0-1894 {}} {258 0 0-1893 {}} {259 0 0-1895 {}}} SUCCS {{772 0 0-1893 {}} {772 0 0-1894 {}} {772 0 0-1895 {}} {774 0 0-1896 {}}} CYCLES {}}
set a(0-1892) {CHI {0-1893 0-1894 0-1895 0-1896} ITERATIONS Infinite LATENCY 3 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 4 TOTAL_CYCLES 4 NAME core:rlp TYPE LOOP DELAY {33.33 ns} PAR {} XREFS 90395 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-1892-TOTALCYCLES) {4}
set a(0-1892-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-1917 0-1946} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-1919 0-1934 0-1942 0-2049} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-1932 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4) {0-1950 0-2045} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) 0-1958 mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-2008 0-2012} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) {0-2017 0-2024 0-2093 0-2100 0-2108 0-2127} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) 0-2032 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,11) 0-2039 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) 0-2046 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-2079 0-2081} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12) {0-2087 0-2120} mgc_ioport.mgc_out_stdreg(4,8) 0-2133 mgc_ioport.mgc_out_stdreg(2,30) 0-2140}
set a(0-1892-PROC_NAME) {core}
set a(0-1892-HIER_NAME) {/markers/core}
set a(TOP) {0-1892}

