design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/lucah/Desktop/ci2406-rej-pommedeterrible-tholin/openlane/AS1802,wrapped_as1802,24_06_04_13_20,flow completed,0h29m0s0ms,0h21m2s0ms,104331.36094674557,0.105625,46949.112426035506,47.53,-1,843.62,4002,0,0,0,0,0,0,0,0,0,0,-1,-1,210162,47904,-1.94,-1,-1,-1,0.0,-13.69,-1,-1,-1,0.0,116084436.0,0.0,58.27,54.33,16.35,15.78,-1,6301,6787,69,540,0,0,0,6606,166,16,163,315,1148,499,106,1816,418,377,81,3050,1356,3916,4704,4959,17985,94718.34240000001,-1,-1,-1,0.0501,0.0518,3.02e-08,-1,-1,-1,29.03,25.0,40.0,25,1,45,153.18,153.6,0.3,1,16,0.51,1,sky130_fd_sc_hd,AREA 0
