Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
project open {E:/Dedee/MAVEN/100 Days of rtl/Day11/sim/bcd_adder}
# Loading project bcd_adder
vsim -gui work.bcd_adder_tb
# vsim -gui work.bcd_adder_tb 
# Start time: 20:50:01 on Apr 26,2025
# Loading work.bcd_adder_tb
# Loading work.bcd_adder
run -all
# Time: 5 | a:  6 | b: 14 | cin: 0 | sum: 00011010 | carry: 1
# Time: 10 | a:  7 | b:  3 | cin: 1 | sum: 00010001 | carry: 1
# Time: 15 | a:  8 | b:  8 | cin: 0 | sum: 00010110 | carry: 1
# Time: 20 | a:  3 | b:  3 | cin: 1 | sum: 00000111 | carry: 0
# Time: 25 | a: 14 | b: 12 | cin: 1 | sum: 00100001 | carry: 1

