

================================================================
== Vitis HLS Report for 'kernel_mhsa_1_Block_entry_current_token_fb_proc'
================================================================
* Date:           Thu Oct  2 22:22:03 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.906 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- HEAD_STREAM  |        ?|        ?|         ?|          -|          -|    12|        no|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 30 25 28 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 24 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.85>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%h = alloca i32 1" [kernel_MHSA.cpp:122->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 33 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%position_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %position"   --->   Operation 34 'read' 'position_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%wq_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wq"   --->   Operation 35 'read' 'wq_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.73ns)   --->   "%p_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %p_read3"   --->   Operation 36 'read' 'p_read_2' <Predicate = true> <Delay = 0.73> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mux_case_0455_i_i_i_i_loc = alloca i64 1"   --->   Operation 37 'alloca' 'mux_case_0455_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mux_case_4457_i_i_i_i_loc = alloca i64 1"   --->   Operation 38 'alloca' 'mux_case_4457_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mux_case_8459_i_i_i_i_loc = alloca i64 1"   --->   Operation 39 'alloca' 'mux_case_8459_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mux_case_12461_i_i_i_i_loc = alloca i64 1"   --->   Operation 40 'alloca' 'mux_case_12461_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mux_case_16463_i_i_i_i_loc = alloca i64 1"   --->   Operation 41 'alloca' 'mux_case_16463_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mux_case_20465_i_i_i_i_loc = alloca i64 1"   --->   Operation 42 'alloca' 'mux_case_20465_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mux_case_24467_i_i_i_i_loc = alloca i64 1"   --->   Operation 43 'alloca' 'mux_case_24467_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mux_case_28469_i_i_i_i_loc = alloca i64 1"   --->   Operation 44 'alloca' 'mux_case_28469_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mux_case_32471_i_i_i_i_loc = alloca i64 1"   --->   Operation 45 'alloca' 'mux_case_32471_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mux_case_36473_i_i_i_i_loc = alloca i64 1"   --->   Operation 46 'alloca' 'mux_case_36473_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mux_case_40475_i_i_i_i_loc = alloca i64 1"   --->   Operation 47 'alloca' 'mux_case_40475_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mux_case_44477_i_i_i_i_loc = alloca i64 1"   --->   Operation 48 'alloca' 'mux_case_44477_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mux_case_48479_i_i_i_i_loc = alloca i64 1"   --->   Operation 49 'alloca' 'mux_case_48479_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mux_case_52481_i_i_i_i_loc = alloca i64 1"   --->   Operation 50 'alloca' 'mux_case_52481_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mux_case_56483_i_i_i_i_loc = alloca i64 1"   --->   Operation 51 'alloca' 'mux_case_56483_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mux_case_60485_i_i_i_i_loc = alloca i64 1"   --->   Operation 52 'alloca' 'mux_case_60485_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mux_case_1499_i_i_i_i_loc = alloca i64 1"   --->   Operation 53 'alloca' 'mux_case_1499_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mux_case_5501_i_i_i_i_loc = alloca i64 1"   --->   Operation 54 'alloca' 'mux_case_5501_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mux_case_9503_i_i_i_i_loc = alloca i64 1"   --->   Operation 55 'alloca' 'mux_case_9503_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mux_case_13505_i_i_i_i_loc = alloca i64 1"   --->   Operation 56 'alloca' 'mux_case_13505_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mux_case_17507_i_i_i_i_loc = alloca i64 1"   --->   Operation 57 'alloca' 'mux_case_17507_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mux_case_21509_i_i_i_i_loc = alloca i64 1"   --->   Operation 58 'alloca' 'mux_case_21509_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mux_case_25511_i_i_i_i_loc = alloca i64 1"   --->   Operation 59 'alloca' 'mux_case_25511_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mux_case_29513_i_i_i_i_loc = alloca i64 1"   --->   Operation 60 'alloca' 'mux_case_29513_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mux_case_33515_i_i_i_i_loc = alloca i64 1"   --->   Operation 61 'alloca' 'mux_case_33515_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mux_case_37517_i_i_i_i_loc = alloca i64 1"   --->   Operation 62 'alloca' 'mux_case_37517_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mux_case_41519_i_i_i_i_loc = alloca i64 1"   --->   Operation 63 'alloca' 'mux_case_41519_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mux_case_45521_i_i_i_i_loc = alloca i64 1"   --->   Operation 64 'alloca' 'mux_case_45521_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mux_case_49523_i_i_i_i_loc = alloca i64 1"   --->   Operation 65 'alloca' 'mux_case_49523_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mux_case_53525_i_i_i_i_loc = alloca i64 1"   --->   Operation 66 'alloca' 'mux_case_53525_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mux_case_57527_i_i_i_i_loc = alloca i64 1"   --->   Operation 67 'alloca' 'mux_case_57527_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mux_case_61529_i_i_i_i_loc = alloca i64 1"   --->   Operation 68 'alloca' 'mux_case_61529_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mux_case_2531_i_i_i_i_loc = alloca i64 1"   --->   Operation 69 'alloca' 'mux_case_2531_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mux_case_6533_i_i_i_i_loc = alloca i64 1"   --->   Operation 70 'alloca' 'mux_case_6533_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mux_case_10535_i_i_i_i_loc = alloca i64 1"   --->   Operation 71 'alloca' 'mux_case_10535_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mux_case_14537_i_i_i_i_loc = alloca i64 1"   --->   Operation 72 'alloca' 'mux_case_14537_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mux_case_18539_i_i_i_i_loc = alloca i64 1"   --->   Operation 73 'alloca' 'mux_case_18539_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mux_case_22541_i_i_i_i_loc = alloca i64 1"   --->   Operation 74 'alloca' 'mux_case_22541_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mux_case_26543_i_i_i_i_loc = alloca i64 1"   --->   Operation 75 'alloca' 'mux_case_26543_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mux_case_30545_i_i_i_i_loc = alloca i64 1"   --->   Operation 76 'alloca' 'mux_case_30545_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mux_case_34547_i_i_i_i_loc = alloca i64 1"   --->   Operation 77 'alloca' 'mux_case_34547_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mux_case_38549_i_i_i_i_loc = alloca i64 1"   --->   Operation 78 'alloca' 'mux_case_38549_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%mux_case_42551_i_i_i_i_loc = alloca i64 1"   --->   Operation 79 'alloca' 'mux_case_42551_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mux_case_46553_i_i_i_i_loc = alloca i64 1"   --->   Operation 80 'alloca' 'mux_case_46553_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%mux_case_50555_i_i_i_i_loc = alloca i64 1"   --->   Operation 81 'alloca' 'mux_case_50555_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%mux_case_54557_i_i_i_i_loc = alloca i64 1"   --->   Operation 82 'alloca' 'mux_case_54557_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%mux_case_58559_i_i_i_i_loc = alloca i64 1"   --->   Operation 83 'alloca' 'mux_case_58559_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mux_case_62561_i_i_i_i_loc = alloca i64 1"   --->   Operation 84 'alloca' 'mux_case_62561_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%mux_case_3563_i_i_i_i_loc = alloca i64 1"   --->   Operation 85 'alloca' 'mux_case_3563_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%mux_case_7565_i_i_i_i_loc = alloca i64 1"   --->   Operation 86 'alloca' 'mux_case_7565_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%mux_case_11567_i_i_i_i_loc = alloca i64 1"   --->   Operation 87 'alloca' 'mux_case_11567_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%mux_case_15569_i_i_i_i_loc = alloca i64 1"   --->   Operation 88 'alloca' 'mux_case_15569_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%mux_case_19571_i_i_i_i_loc = alloca i64 1"   --->   Operation 89 'alloca' 'mux_case_19571_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%mux_case_23573_i_i_i_i_loc = alloca i64 1"   --->   Operation 90 'alloca' 'mux_case_23573_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mux_case_27575_i_i_i_i_loc = alloca i64 1"   --->   Operation 91 'alloca' 'mux_case_27575_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%mux_case_31577_i_i_i_i_loc = alloca i64 1"   --->   Operation 92 'alloca' 'mux_case_31577_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mux_case_35579_i_i_i_i_loc = alloca i64 1"   --->   Operation 93 'alloca' 'mux_case_35579_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%mux_case_39581_i_i_i_i_loc = alloca i64 1"   --->   Operation 94 'alloca' 'mux_case_39581_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%mux_case_43583_i_i_i_i_loc = alloca i64 1"   --->   Operation 95 'alloca' 'mux_case_43583_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%mux_case_47585_i_i_i_i_loc = alloca i64 1"   --->   Operation 96 'alloca' 'mux_case_47585_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%mux_case_51587_i_i_i_i_loc = alloca i64 1"   --->   Operation 97 'alloca' 'mux_case_51587_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%mux_case_55589_i_i_i_i_loc = alloca i64 1"   --->   Operation 98 'alloca' 'mux_case_55589_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%mux_case_59591_i_i_i_i_loc = alloca i64 1"   --->   Operation 99 'alloca' 'mux_case_59591_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%mux_case_63593_i_i_i_i_loc = alloca i64 1"   --->   Operation 100 'alloca' 'mux_case_63593_i_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%v_cache_local_7_i_i_i = alloca i64 1"   --->   Operation 101 'alloca' 'v_cache_local_7_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%v_cache_local_6_i_i_i = alloca i64 1"   --->   Operation 102 'alloca' 'v_cache_local_6_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%v_cache_local_5_i_i_i = alloca i64 1"   --->   Operation 103 'alloca' 'v_cache_local_5_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%v_cache_local_4_i_i_i = alloca i64 1"   --->   Operation 104 'alloca' 'v_cache_local_4_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%v_cache_local_3_i_i_i = alloca i64 1"   --->   Operation 105 'alloca' 'v_cache_local_3_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%v_cache_local_2_i_i_i = alloca i64 1"   --->   Operation 106 'alloca' 'v_cache_local_2_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%v_cache_local_1_i_i_i = alloca i64 1"   --->   Operation 107 'alloca' 'v_cache_local_1_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%v_cache_local_0_i_i_i = alloca i64 1"   --->   Operation 108 'alloca' 'v_cache_local_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%att_11 = alloca i64 1"   --->   Operation 109 'alloca' 'att_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%att_10 = alloca i64 1"   --->   Operation 110 'alloca' 'att_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%att_9 = alloca i64 1"   --->   Operation 111 'alloca' 'att_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%att_8 = alloca i64 1"   --->   Operation 112 'alloca' 'att_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%att_7 = alloca i64 1"   --->   Operation 113 'alloca' 'att_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%att_6 = alloca i64 1"   --->   Operation 114 'alloca' 'att_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%att_5 = alloca i64 1"   --->   Operation 115 'alloca' 'att_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%att_4 = alloca i64 1"   --->   Operation 116 'alloca' 'att_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%att_3 = alloca i64 1"   --->   Operation 117 'alloca' 'att_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%att_2 = alloca i64 1"   --->   Operation 118 'alloca' 'att_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%att_1 = alloca i64 1"   --->   Operation 119 'alloca' 'att_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%att_0 = alloca i64 1"   --->   Operation 120 'alloca' 'att_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%xb2_15 = alloca i64 1"   --->   Operation 121 'alloca' 'xb2_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%xb2_14 = alloca i64 1"   --->   Operation 122 'alloca' 'xb2_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%xb2_13 = alloca i64 1"   --->   Operation 123 'alloca' 'xb2_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%xb2_12 = alloca i64 1"   --->   Operation 124 'alloca' 'xb2_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%xb2_11 = alloca i64 1"   --->   Operation 125 'alloca' 'xb2_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%xb2_10 = alloca i64 1"   --->   Operation 126 'alloca' 'xb2_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%xb2_9 = alloca i64 1"   --->   Operation 127 'alloca' 'xb2_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%xb2_8 = alloca i64 1"   --->   Operation 128 'alloca' 'xb2_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%xb2_7 = alloca i64 1"   --->   Operation 129 'alloca' 'xb2_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%xb2_6 = alloca i64 1"   --->   Operation 130 'alloca' 'xb2_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%xb2_5 = alloca i64 1"   --->   Operation 131 'alloca' 'xb2_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%xb2_4 = alloca i64 1"   --->   Operation 132 'alloca' 'xb2_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%xb2_3 = alloca i64 1"   --->   Operation 133 'alloca' 'xb2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%xb2_2 = alloca i64 1"   --->   Operation 134 'alloca' 'xb2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%xb2_1 = alloca i64 1"   --->   Operation 135 'alloca' 'xb2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%xb2_0 = alloca i64 1"   --->   Operation 136 'alloca' 'xb2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%xb_15 = alloca i64 1"   --->   Operation 137 'alloca' 'xb_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%xb_14 = alloca i64 1"   --->   Operation 138 'alloca' 'xb_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%xb_13 = alloca i64 1"   --->   Operation 139 'alloca' 'xb_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%xb_12 = alloca i64 1"   --->   Operation 140 'alloca' 'xb_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%xb_11 = alloca i64 1"   --->   Operation 141 'alloca' 'xb_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%xb_10 = alloca i64 1"   --->   Operation 142 'alloca' 'xb_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%xb_9 = alloca i64 1"   --->   Operation 143 'alloca' 'xb_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%xb_8 = alloca i64 1"   --->   Operation 144 'alloca' 'xb_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%xb_7 = alloca i64 1"   --->   Operation 145 'alloca' 'xb_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%xb_6 = alloca i64 1"   --->   Operation 146 'alloca' 'xb_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%xb_5 = alloca i64 1"   --->   Operation 147 'alloca' 'xb_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%xb_4 = alloca i64 1"   --->   Operation 148 'alloca' 'xb_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%xb_3 = alloca i64 1"   --->   Operation 149 'alloca' 'xb_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%xb_2 = alloca i64 1"   --->   Operation 150 'alloca' 'xb_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%xb_1 = alloca i64 1"   --->   Operation 151 'alloca' 'xb_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%xb_0 = alloca i64 1"   --->   Operation 152 'alloca' 'xb_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%out_v_15 = alloca i64 1"   --->   Operation 153 'alloca' 'out_v_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%out_v_14 = alloca i64 1"   --->   Operation 154 'alloca' 'out_v_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%out_v_13 = alloca i64 1"   --->   Operation 155 'alloca' 'out_v_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%out_v_12 = alloca i64 1"   --->   Operation 156 'alloca' 'out_v_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%out_v_11 = alloca i64 1"   --->   Operation 157 'alloca' 'out_v_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%out_v_10 = alloca i64 1"   --->   Operation 158 'alloca' 'out_v_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%out_v_9 = alloca i64 1"   --->   Operation 159 'alloca' 'out_v_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%out_v_8 = alloca i64 1"   --->   Operation 160 'alloca' 'out_v_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%out_v_7 = alloca i64 1"   --->   Operation 161 'alloca' 'out_v_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%out_v_6 = alloca i64 1"   --->   Operation 162 'alloca' 'out_v_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%out_v_5 = alloca i64 1"   --->   Operation 163 'alloca' 'out_v_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%out_v_4 = alloca i64 1"   --->   Operation 164 'alloca' 'out_v_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%out_v_3 = alloca i64 1"   --->   Operation 165 'alloca' 'out_v_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%out_v_2 = alloca i64 1"   --->   Operation 166 'alloca' 'out_v_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%out_v_1 = alloca i64 1"   --->   Operation 167 'alloca' 'out_v_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%out_v_0 = alloca i64 1"   --->   Operation 168 'alloca' 'out_v_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%out_k_rope_7 = alloca i64 1"   --->   Operation 169 'alloca' 'out_k_rope_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%out_k_rope_6 = alloca i64 1"   --->   Operation 170 'alloca' 'out_k_rope_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%out_k_rope_5 = alloca i64 1"   --->   Operation 171 'alloca' 'out_k_rope_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%out_k_rope_4 = alloca i64 1"   --->   Operation 172 'alloca' 'out_k_rope_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%out_k_rope_3 = alloca i64 1"   --->   Operation 173 'alloca' 'out_k_rope_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%out_k_rope_2 = alloca i64 1"   --->   Operation 174 'alloca' 'out_k_rope_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%out_k_rope_1 = alloca i64 1"   --->   Operation 175 'alloca' 'out_k_rope_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%out_k_rope_0 = alloca i64 1"   --->   Operation 176 'alloca' 'out_k_rope_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%out_k_15 = alloca i64 1"   --->   Operation 177 'alloca' 'out_k_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%out_k_14 = alloca i64 1"   --->   Operation 178 'alloca' 'out_k_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%out_k_13 = alloca i64 1"   --->   Operation 179 'alloca' 'out_k_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%out_k_12 = alloca i64 1"   --->   Operation 180 'alloca' 'out_k_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%out_k_11 = alloca i64 1"   --->   Operation 181 'alloca' 'out_k_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%out_k_10 = alloca i64 1"   --->   Operation 182 'alloca' 'out_k_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%out_k_9 = alloca i64 1"   --->   Operation 183 'alloca' 'out_k_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%out_k_8 = alloca i64 1"   --->   Operation 184 'alloca' 'out_k_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%out_k_7 = alloca i64 1"   --->   Operation 185 'alloca' 'out_k_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%out_k_6 = alloca i64 1"   --->   Operation 186 'alloca' 'out_k_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%out_k_5 = alloca i64 1"   --->   Operation 187 'alloca' 'out_k_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%out_k_4 = alloca i64 1"   --->   Operation 188 'alloca' 'out_k_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%out_k_3 = alloca i64 1"   --->   Operation 189 'alloca' 'out_k_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%out_k_2 = alloca i64 1"   --->   Operation 190 'alloca' 'out_k_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%out_k_1 = alloca i64 1"   --->   Operation 191 'alloca' 'out_k_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%out_k_0 = alloca i64 1"   --->   Operation 192 'alloca' 'out_k_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%out_q_rope_7 = alloca i64 1"   --->   Operation 193 'alloca' 'out_q_rope_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%out_q_rope_6 = alloca i64 1"   --->   Operation 194 'alloca' 'out_q_rope_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%out_q_rope_5 = alloca i64 1"   --->   Operation 195 'alloca' 'out_q_rope_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%out_q_rope_4 = alloca i64 1"   --->   Operation 196 'alloca' 'out_q_rope_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%out_q_rope_3 = alloca i64 1"   --->   Operation 197 'alloca' 'out_q_rope_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%out_q_rope_2 = alloca i64 1"   --->   Operation 198 'alloca' 'out_q_rope_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%out_q_rope_1 = alloca i64 1"   --->   Operation 199 'alloca' 'out_q_rope_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%out_q_rope_0 = alloca i64 1"   --->   Operation 200 'alloca' 'out_q_rope_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%out_q_15 = alloca i64 1"   --->   Operation 201 'alloca' 'out_q_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%out_q_14 = alloca i64 1"   --->   Operation 202 'alloca' 'out_q_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%out_q_13 = alloca i64 1"   --->   Operation 203 'alloca' 'out_q_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%out_q_12 = alloca i64 1"   --->   Operation 204 'alloca' 'out_q_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%out_q_11 = alloca i64 1"   --->   Operation 205 'alloca' 'out_q_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%out_q_10 = alloca i64 1"   --->   Operation 206 'alloca' 'out_q_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%out_q_9 = alloca i64 1"   --->   Operation 207 'alloca' 'out_q_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%out_q_8 = alloca i64 1"   --->   Operation 208 'alloca' 'out_q_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%out_q_7 = alloca i64 1"   --->   Operation 209 'alloca' 'out_q_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%out_q_6 = alloca i64 1"   --->   Operation 210 'alloca' 'out_q_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%out_q_5 = alloca i64 1"   --->   Operation 211 'alloca' 'out_q_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%out_q_4 = alloca i64 1"   --->   Operation 212 'alloca' 'out_q_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%out_q_3 = alloca i64 1"   --->   Operation 213 'alloca' 'out_q_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%out_q_2 = alloca i64 1"   --->   Operation 214 'alloca' 'out_q_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%out_q_1 = alloca i64 1"   --->   Operation 215 'alloca' 'out_q_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%out_q_0 = alloca i64 1"   --->   Operation 216 'alloca' 'out_q_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 217 [2/2] (0.00ns)   --->   "%call_ln42 = call void @matmul.245.254.1.1, i32 %out_q_0, i32 %out_q_1, i32 %out_q_2, i32 %out_q_3, i32 %out_q_4, i32 %out_q_5, i32 %out_q_6, i32 %out_q_7, i32 %out_q_8, i32 %out_q_9, i32 %out_q_10, i32 %out_q_11, i32 %out_q_12, i32 %out_q_13, i32 %out_q_14, i32 %out_q_15, i32 %gmem2, i64 %wq_read, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27" [kernel_MHSA.cpp:42->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 217 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %position_read, i32 31" [kernel_MHSA.cpp:68->kernel_MHSA.cpp:67->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 218 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.71ns)   --->   "%icmp_ln68 = icmp_ne  i33 %p_read_2, i33 0" [kernel_MHSA.cpp:68->kernel_MHSA.cpp:67->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 219 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.71> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.41ns)   --->   "%select_ln68 = select i1 %icmp_ln68, i33 %p_read_2, i33 1" [kernel_MHSA.cpp:68->kernel_MHSA.cpp:67->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 220 'select' 'select_ln68' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 221 [2/2] (0.00ns)   --->   "%call_ln68 = call void @kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT, i33 %select_ln68, i32 %att_11, i32 %att_10, i32 %att_9, i32 %att_8, i32 %att_7, i32 %att_6, i32 %att_5, i32 %att_4, i32 %att_3, i32 %att_2, i32 %att_1, i32 %att_0, i1 %tmp" [kernel_MHSA.cpp:68->kernel_MHSA.cpp:67->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 221 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i33.i32.i32, i33 %p_read_2, i32 1, i32 32"   --->   Operation 222 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.70ns)   --->   "%icmp = icmp_ne  i32 %tmp_14, i32 0"   --->   Operation 223 'icmp' 'icmp' <Predicate = true> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.41ns)   --->   "%umax = select i1 %icmp, i33 %p_read_2, i33 1"   --->   Operation 224 'select' 'umax' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 225 [2/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT, i32 %xb_15, i32 %xb_14, i32 %xb_13, i32 %xb_12, i32 %xb_11, i32 %xb_10, i32 %xb_9, i32 %xb_8, i32 %xb_7, i32 %xb_6, i32 %xb_5, i32 %xb_4, i32 %xb_3, i32 %xb_2, i32 %xb_1, i32 %xb_0"   --->   Operation 225 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 226 [1/1] (0.36ns)   --->   "%store_ln122 = store i4 0, i4 %h" [kernel_MHSA.cpp:122->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 226 'store' 'store_ln122' <Predicate = true> <Delay = 0.36>

State 2 <SV = 1> <Delay = 1.28>
ST_2 : Operation 227 [1/2] (0.00ns)   --->   "%call_ln42 = call void @matmul.245.254.1.1, i32 %out_q_0, i32 %out_q_1, i32 %out_q_2, i32 %out_q_3, i32 %out_q_4, i32 %out_q_5, i32 %out_q_6, i32 %out_q_7, i32 %out_q_8, i32 %out_q_9, i32 %out_q_10, i32 %out_q_11, i32 %out_q_12, i32 %out_q_13, i32 %out_q_14, i32 %out_q_15, i32 %gmem2, i64 %wq_read, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27" [kernel_MHSA.cpp:42->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 227 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 228 [1/2] (0.43ns)   --->   "%call_ln68 = call void @kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT, i33 %select_ln68, i32 %att_11, i32 %att_10, i32 %att_9, i32 %att_8, i32 %att_7, i32 %att_6, i32 %att_5, i32 %att_4, i32 %att_3, i32 %att_2, i32 %att_1, i32 %att_0, i1 %tmp" [kernel_MHSA.cpp:68->kernel_MHSA.cpp:67->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 228 'call' 'call_ln68' <Predicate = true> <Delay = 0.43> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 229 [1/2] (1.28ns)   --->   "%call_ln0 = call void @kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT, i32 %xb_15, i32 %xb_14, i32 %xb_13, i32 %xb_12, i32 %xb_11, i32 %xb_10, i32 %xb_9, i32 %xb_8, i32 %xb_7, i32 %xb_6, i32 %xb_5, i32 %xb_4, i32 %xb_3, i32 %xb_2, i32 %xb_1, i32 %xb_0"   --->   Operation 229 'call' 'call_ln0' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 2.84>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%wk_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wk"   --->   Operation 230 'read' 'wk_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [2/2] (0.00ns)   --->   "%call_ln43 = call void @matmul.245.255.1, i32 %out_k_0, i32 %out_k_1, i32 %out_k_2, i32 %out_k_3, i32 %out_k_4, i32 %out_k_5, i32 %out_k_6, i32 %out_k_7, i32 %out_k_8, i32 %out_k_9, i32 %out_k_10, i32 %out_k_11, i32 %out_k_12, i32 %out_k_13, i32 %out_k_14, i32 %out_k_15, i32 %gmem2, i64 %wk_read, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27" [kernel_MHSA.cpp:43->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 231 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 232 [2/2] (2.84ns)   --->   "%call_ln49 = call void @RoPE, i32 %out_q_rope_0, i32 %out_q_rope_1, i32 %out_q_rope_2, i32 %out_q_rope_3, i32 %out_q_rope_4, i32 %out_q_rope_5, i32 %out_q_rope_6, i32 %out_q_rope_7, i32 %out_q_0, i32 %out_q_1, i32 %out_q_2, i32 %out_q_3, i32 %out_q_4, i32 %out_q_5, i32 %out_q_6, i32 %out_q_7, i32 %out_q_8, i32 %out_q_9, i32 %out_q_10, i32 %out_q_11, i32 %out_q_12, i32 %out_q_13, i32 %out_q_14, i32 %out_q_15, i32 %position_read, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_100, i28 %second_order_float_cos_K0, i22 %second_order_float_cos_K1, i14 %second_order_float_cos_K2, i29 %second_order_float_sin_K0, i21 %second_order_float_sin_K1, i13 %second_order_float_sin_K2" [kernel_MHSA.cpp:49->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 232 'call' 'call_ln49' <Predicate = true> <Delay = 2.84> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 233 [1/2] (0.00ns)   --->   "%call_ln43 = call void @matmul.245.255.1, i32 %out_k_0, i32 %out_k_1, i32 %out_k_2, i32 %out_k_3, i32 %out_k_4, i32 %out_k_5, i32 %out_k_6, i32 %out_k_7, i32 %out_k_8, i32 %out_k_9, i32 %out_k_10, i32 %out_k_11, i32 %out_k_12, i32 %out_k_13, i32 %out_k_14, i32 %out_k_15, i32 %gmem2, i64 %wk_read, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27" [kernel_MHSA.cpp:43->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 233 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 234 [1/2] (0.00ns)   --->   "%call_ln49 = call void @RoPE, i32 %out_q_rope_0, i32 %out_q_rope_1, i32 %out_q_rope_2, i32 %out_q_rope_3, i32 %out_q_rope_4, i32 %out_q_rope_5, i32 %out_q_rope_6, i32 %out_q_rope_7, i32 %out_q_0, i32 %out_q_1, i32 %out_q_2, i32 %out_q_3, i32 %out_q_4, i32 %out_q_5, i32 %out_q_6, i32 %out_q_7, i32 %out_q_8, i32 %out_q_9, i32 %out_q_10, i32 %out_q_11, i32 %out_q_12, i32 %out_q_13, i32 %out_q_14, i32 %out_q_15, i32 %position_read, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_100, i28 %second_order_float_cos_K0, i22 %second_order_float_cos_K1, i14 %second_order_float_cos_K2, i29 %second_order_float_sin_K0, i21 %second_order_float_sin_K1, i13 %second_order_float_sin_K2" [kernel_MHSA.cpp:49->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 234 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 2.84>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%wv_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wv"   --->   Operation 235 'read' 'wv_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 236 [2/2] (0.00ns)   --->   "%call_ln44 = call void @matmul.245.256.1, i32 %out_v_0, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7, i32 %out_v_8, i32 %out_v_9, i32 %out_v_10, i32 %out_v_11, i32 %out_v_12, i32 %out_v_13, i32 %out_v_14, i32 %out_v_15, i32 %gmem2, i64 %wv_read, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27" [kernel_MHSA.cpp:44->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 236 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 237 [2/2] (2.84ns)   --->   "%call_ln50 = call void @RoPE.1, i32 %out_k_rope_0, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i32 %out_k_0, i32 %out_k_1, i32 %out_k_2, i32 %out_k_3, i32 %out_k_4, i32 %out_k_5, i32 %out_k_6, i32 %out_k_7, i32 %out_k_8, i32 %out_k_9, i32 %out_k_10, i32 %out_k_11, i32 %out_k_12, i32 %out_k_13, i32 %out_k_14, i32 %out_k_15, i32 %position_read, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_1001, i28 %cos_K02, i22 %cos_K13, i14 %cos_K24, i29 %sin_K05, i21 %sin_K16, i13 %sin_K27" [kernel_MHSA.cpp:50->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 237 'call' 'call_ln50' <Predicate = true> <Delay = 2.84> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 1.81>
ST_6 : Operation 238 [1/1] (0.73ns)   --->   "%p_read_4 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read1"   --->   Operation 238 'read' 'p_read_4' <Predicate = true> <Delay = 0.73> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_6 : Operation 239 [1/1] (0.73ns)   --->   "%p_read_5 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read"   --->   Operation 239 'read' 'p_read_5' <Predicate = true> <Delay = 0.73> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_read_5, i32 2, i32 63" [kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 240 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i62 %trunc_ln" [kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 241 'sext' 'sext_ln54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_read_4, i32 2, i32 63" [kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 242 'partselect' 'trunc_ln54_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln54_1 = sext i62 %trunc_ln54_1" [kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 243 'sext' 'sext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln54" [kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 244 'getelementptr' 'gmem3_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%gmem4_addr = getelementptr i32 %gmem4, i64 %sext_ln54_1" [kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 245 'getelementptr' 'gmem4_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 246 [1/2] (0.00ns)   --->   "%call_ln44 = call void @matmul.245.256.1, i32 %out_v_0, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7, i32 %out_v_8, i32 %out_v_9, i32 %out_v_10, i32 %out_v_11, i32 %out_v_12, i32 %out_v_13, i32 %out_v_14, i32 %out_v_15, i32 %gmem2, i64 %wv_read, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27" [kernel_MHSA.cpp:44->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 246 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 247 [1/2] (0.00ns)   --->   "%call_ln50 = call void @RoPE.1, i32 %out_k_rope_0, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i32 %out_k_0, i32 %out_k_1, i32 %out_k_2, i32 %out_k_3, i32 %out_k_4, i32 %out_k_5, i32 %out_k_6, i32 %out_k_7, i32 %out_k_8, i32 %out_k_9, i32 %out_k_10, i32 %out_k_11, i32 %out_k_12, i32 %out_k_13, i32 %out_k_14, i32 %out_k_15, i32 %position_read, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_1001, i28 %cos_K02, i22 %cos_K13, i14 %cos_K24, i29 %sin_K05, i21 %sin_K16, i13 %sin_K27" [kernel_MHSA.cpp:50->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 247 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%muxLogicAXIMAddr_to_empty = muxlogic i32 %gmem3_addr"   --->   Operation 248 'muxlogic' 'muxLogicAXIMAddr_to_empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%muxLogicAXIMBurst_to_empty = muxlogic i64 768"   --->   Operation 249 'muxlogic' 'muxLogicAXIMBurst_to_empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (1.08ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem3_addr, i64 768" [kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 250 'writereq' 'empty' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%muxLogicAXIMAddr_to_empty_323 = muxlogic i32 %gmem4_addr"   --->   Operation 251 'muxlogic' 'muxLogicAXIMAddr_to_empty_323' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%muxLogicAXIMBurst_to_empty_323 = muxlogic i64 768"   --->   Operation 252 'muxlogic' 'muxLogicAXIMBurst_to_empty_323' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (1.08ns)   --->   "%empty_323 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem4_addr, i64 768" [kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 253 'writereq' 'empty_323' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%key_cache_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %key_cache"   --->   Operation 254 'read' 'key_cache_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%value_cache_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %value_cache"   --->   Operation 255 'read' 'value_cache_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %value_cache_read, i32 2, i32 63"   --->   Operation 256 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %key_cache_read, i32 2, i32 63"   --->   Operation 257 'partselect' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 258 [2/2] (0.00ns)   --->   "%call_ln54 = call void @kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE, i32 %gmem3, i62 %p_cast1, i32 %gmem4, i62 %p_cast, i62 %trunc_ln, i62 %trunc_ln54_1, i32 %out_k_rope_0, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i32 %out_v_0, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7, i32 %out_v_8, i32 %out_v_9, i32 %out_v_10, i32 %out_v_11, i32 %out_v_12, i32 %out_v_13, i32 %out_v_14, i32 %out_v_15" [kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 258 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 1.28>
ST_8 : Operation 259 [1/2] (1.28ns)   --->   "%call_ln54 = call void @kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE, i32 %gmem3, i62 %p_cast1, i32 %gmem4, i62 %p_cast, i62 %trunc_ln, i62 %trunc_ln54_1, i32 %out_k_rope_0, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i32 %out_v_0, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7, i32 %out_v_8, i32 %out_v_9, i32 %out_v_10, i32 %out_v_11, i32 %out_v_12, i32 %out_v_13, i32 %out_v_14, i32 %out_v_15" [kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 259 'call' 'call_ln54' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 1.08>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "%muxLogicAXIMCE_to_empty_324 = muxlogic"   --->   Operation 260 'muxlogic' 'muxLogicAXIMCE_to_empty_324' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 261 [11/11] (1.08ns)   --->   "%empty_324 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 261 'writeresp' 'empty_324' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 262 [1/1] (0.00ns)   --->   "%muxLogicAXIMCE_to_empty_325 = muxlogic"   --->   Operation 262 'muxlogic' 'muxLogicAXIMCE_to_empty_325' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 263 [11/11] (1.08ns)   --->   "%empty_325 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem4_addr" [kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 263 'writeresp' 'empty_325' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 264 [10/11] (2.92ns)   --->   "%empty_324 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 264 'writeresp' 'empty_324' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 265 [10/11] (2.92ns)   --->   "%empty_325 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem4_addr" [kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 265 'writeresp' 'empty_325' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 266 [9/11] (2.92ns)   --->   "%empty_324 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 266 'writeresp' 'empty_324' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 267 [9/11] (2.92ns)   --->   "%empty_325 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem4_addr" [kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 267 'writeresp' 'empty_325' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 268 [8/11] (2.92ns)   --->   "%empty_324 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 268 'writeresp' 'empty_324' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 269 [8/11] (2.92ns)   --->   "%empty_325 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem4_addr" [kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 269 'writeresp' 'empty_325' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 270 [7/11] (2.92ns)   --->   "%empty_324 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 270 'writeresp' 'empty_324' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 271 [7/11] (2.92ns)   --->   "%empty_325 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem4_addr" [kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 271 'writeresp' 'empty_325' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.92>
ST_14 : Operation 272 [6/11] (2.92ns)   --->   "%empty_324 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 272 'writeresp' 'empty_324' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 273 [6/11] (2.92ns)   --->   "%empty_325 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem4_addr" [kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 273 'writeresp' 'empty_325' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.92>
ST_15 : Operation 274 [5/11] (2.92ns)   --->   "%empty_324 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 274 'writeresp' 'empty_324' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 275 [5/11] (2.92ns)   --->   "%empty_325 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem4_addr" [kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 275 'writeresp' 'empty_325' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.92>
ST_16 : Operation 276 [4/11] (2.92ns)   --->   "%empty_324 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 276 'writeresp' 'empty_324' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 277 [4/11] (2.92ns)   --->   "%empty_325 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem4_addr" [kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 277 'writeresp' 'empty_325' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.92>
ST_17 : Operation 278 [3/11] (2.92ns)   --->   "%empty_324 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 278 'writeresp' 'empty_324' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 279 [3/11] (2.92ns)   --->   "%empty_325 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem4_addr" [kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 279 'writeresp' 'empty_325' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.92>
ST_18 : Operation 280 [2/11] (2.92ns)   --->   "%empty_324 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 280 'writeresp' 'empty_324' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 281 [2/11] (2.92ns)   --->   "%empty_325 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem4_addr" [kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 281 'writeresp' 'empty_325' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 0.89>
ST_19 : Operation 282 [1/11] (0.89ns)   --->   "%empty_324 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 282 'writeresp' 'empty_324' <Predicate = true> <Delay = 0.89> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 283 [1/11] (0.89ns)   --->   "%empty_325 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem4_addr" [kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 283 'writeresp' 'empty_325' <Predicate = true> <Delay = 0.89> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.70>
ST_20 : Operation 284 [1/1] (0.70ns)   --->   "%p_read_3 = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %p_read2"   --->   Operation 284 'read' 'p_read_3' <Predicate = true> <Delay = 0.70> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 23> <Depth = 2> <FIFO>
ST_20 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i33.i6, i33 %umax, i6 0"   --->   Operation 285 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 286 [2/2] (0.00ns)   --->   "%call_ln68 = call void @kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE, i39 %tmp_s, i33 %select_ln68, i1 %tmp, i64 %key_cache_read, i32 %gmem3, i23 %p_read_3, i32 %att_11, i32 %att_10, i32 %att_9, i32 %att_8, i32 %att_7, i32 %att_6, i32 %att_5, i32 %att_4, i32 %att_3, i32 %att_2, i32 %att_1, i32 %att_0, i32 %out_q_rope_0, i32 %out_q_rope_1, i32 %out_q_rope_2, i32 %out_q_rope_3, i32 %out_q_rope_4, i32 %out_q_rope_5, i32 %out_q_rope_6, i32 %out_q_rope_7" [kernel_MHSA.cpp:68->kernel_MHSA.cpp:67->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 286 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 0.43>
ST_21 : Operation 287 [1/2] (0.43ns)   --->   "%call_ln68 = call void @kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE, i39 %tmp_s, i33 %select_ln68, i1 %tmp, i64 %key_cache_read, i32 %gmem3, i23 %p_read_3, i32 %att_11, i32 %att_10, i32 %att_9, i32 %att_8, i32 %att_7, i32 %att_6, i32 %att_5, i32 %att_4, i32 %att_3, i32 %att_2, i32 %att_1, i32 %att_0, i32 %out_q_rope_0, i32 %out_q_rope_1, i32 %out_q_rope_2, i32 %out_q_rope_3, i32 %out_q_rope_4, i32 %out_q_rope_5, i32 %out_q_rope_6, i32 %out_q_rope_7" [kernel_MHSA.cpp:68->kernel_MHSA.cpp:67->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 287 'call' 'call_ln68' <Predicate = true> <Delay = 0.43> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 0.70>
ST_22 : Operation 288 [1/1] (0.70ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4"   --->   Operation 288 'read' 'p_read_1' <Predicate = true> <Delay = 0.70> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_22 : Operation 289 [2/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS, i32 %att_10, i32 %p_read_1, i32 %att_9, i32 %att_8, i32 %att_7, i32 %att_6, i32 %att_5, i32 %att_4, i32 %att_3, i32 %att_2, i32 %att_1, i32 %att_0, i32 %att_11"   --->   Operation 289 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 0.43>
ST_23 : Operation 290 [1/1] (0.00ns)   --->   "%wo_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wo"   --->   Operation 290 'read' 'wo_read' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 291 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %value_cache, i1 1, void @p_str"   --->   Operation 291 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 292 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %key_cache, i1 1, void @p_str"   --->   Operation 292 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 293 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %wo, i1 1, void @p_str"   --->   Operation 293 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 294 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %wv, i1 1, void @p_str"   --->   Operation 294 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 295 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %wk, i1 1, void @p_str"   --->   Operation 295 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 296 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %wq, i1 1, void @p_str"   --->   Operation 296 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 297 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem2, i1 1, void @p_str"   --->   Operation 297 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 298 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %position, i1 1, void @p_str"   --->   Operation 298 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 299 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 299 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 300 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_19, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 300 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 301 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_20, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 301 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 302 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_21, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 302 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 303 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_22, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 303 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 304 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_23, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 304 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 305 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_24, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 305 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 306 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_25, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 306 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 307 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_26, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 307 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 308 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_27, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 308 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 309 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 309 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 310 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 310 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 311 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 311 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 312 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 312 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 313 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 313 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 314 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 314 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 315 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_55, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 16, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 315 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 316 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_56, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 256, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 316 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 317 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem4, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_57, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 256, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 317 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 318 [1/1] (0.00ns)   --->   "%specmemcore_ln42 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_0, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:42]   --->   Operation 318 'specmemcore' 'specmemcore_ln42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 319 [1/1] (0.00ns)   --->   "%specmemcore_ln42 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_1, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:42]   --->   Operation 319 'specmemcore' 'specmemcore_ln42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 320 [1/1] (0.00ns)   --->   "%specmemcore_ln42 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_2, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:42]   --->   Operation 320 'specmemcore' 'specmemcore_ln42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 321 [1/1] (0.00ns)   --->   "%specmemcore_ln42 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_3, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:42]   --->   Operation 321 'specmemcore' 'specmemcore_ln42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 322 [1/1] (0.00ns)   --->   "%specmemcore_ln42 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_4, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:42]   --->   Operation 322 'specmemcore' 'specmemcore_ln42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 323 [1/1] (0.00ns)   --->   "%specmemcore_ln42 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_5, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:42]   --->   Operation 323 'specmemcore' 'specmemcore_ln42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 324 [1/1] (0.00ns)   --->   "%specmemcore_ln42 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_6, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:42]   --->   Operation 324 'specmemcore' 'specmemcore_ln42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 325 [1/1] (0.00ns)   --->   "%specmemcore_ln42 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_7, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:42]   --->   Operation 325 'specmemcore' 'specmemcore_ln42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 326 [1/1] (0.00ns)   --->   "%specmemcore_ln42 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_8, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:42]   --->   Operation 326 'specmemcore' 'specmemcore_ln42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 327 [1/1] (0.00ns)   --->   "%specmemcore_ln42 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_9, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:42]   --->   Operation 327 'specmemcore' 'specmemcore_ln42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 328 [1/1] (0.00ns)   --->   "%specmemcore_ln42 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_10, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:42]   --->   Operation 328 'specmemcore' 'specmemcore_ln42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 329 [1/1] (0.00ns)   --->   "%specmemcore_ln42 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_11, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:42]   --->   Operation 329 'specmemcore' 'specmemcore_ln42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 330 [1/1] (0.00ns)   --->   "%specmemcore_ln42 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_12, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:42]   --->   Operation 330 'specmemcore' 'specmemcore_ln42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 331 [1/1] (0.00ns)   --->   "%specmemcore_ln42 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_13, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:42]   --->   Operation 331 'specmemcore' 'specmemcore_ln42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 332 [1/1] (0.00ns)   --->   "%specmemcore_ln42 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_14, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:42]   --->   Operation 332 'specmemcore' 'specmemcore_ln42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 333 [1/1] (0.00ns)   --->   "%specmemcore_ln42 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_15, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:42]   --->   Operation 333 'specmemcore' 'specmemcore_ln42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 334 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_0, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 334 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 335 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_1, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 335 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 336 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_2, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 336 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 337 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_3, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 337 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 338 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_4, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 338 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 339 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_5, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 339 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 340 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_6, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 340 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 341 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_7, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 341 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 342 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_8, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 342 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 343 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_9, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 343 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 344 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_10, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 344 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 345 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_11, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 345 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 346 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_12, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 346 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 347 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_13, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 347 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 348 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_14, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 348 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 349 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_15, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 349 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 350 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_0, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 350 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 351 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_1, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 351 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 352 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_2, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 352 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 353 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_3, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 353 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 354 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_4, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 354 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 355 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_5, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 355 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 356 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_6, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 356 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 357 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_7, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 357 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 358 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_8, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 358 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 359 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_9, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 359 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 360 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_10, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 360 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 361 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_11, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 361 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 362 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_12, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 362 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 363 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_13, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 363 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 364 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_14, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 364 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 365 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_15, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 365 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 366 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_0, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 366 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 367 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_1, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 367 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 368 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_2, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 368 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 369 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_3, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 369 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 370 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_4, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 370 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 371 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_5, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 371 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 372 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_6, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 372 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 373 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_7, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 373 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 374 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_8, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 374 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 375 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_9, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 375 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 376 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_10, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 376 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 377 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_11, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 377 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 378 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_12, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 378 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 379 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_13, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 379 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 380 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_14, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 380 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 381 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_15, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 381 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 382 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_0, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 382 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 383 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_1, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 383 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 384 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_2, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 384 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 385 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_3, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 385 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 386 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_4, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 386 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 387 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_5, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 387 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 388 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_6, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 388 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 389 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_7, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 389 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 390 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_8, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 390 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 391 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_9, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 391 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 392 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_10, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 392 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 393 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_11, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 393 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 394 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_12, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 394 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 395 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_13, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 395 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 396 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_14, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 396 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 397 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_15, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:162]   --->   Operation 397 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i23 %p_read_3" [kernel_MHSA.cpp:42->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 398 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 399 [1/2] (0.43ns)   --->   "%call_ln0 = call void @kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS, i32 %att_10, i32 %p_read_1, i32 %att_9, i32 %att_8, i32 %att_7, i32 %att_6, i32 %att_5, i32 %att_4, i32 %att_3, i32 %att_2, i32 %att_1, i32 %att_0, i32 %att_11"   --->   Operation 399 'call' 'call_ln0' <Predicate = true> <Delay = 0.43> <CoreType = "Generic">   --->   Generic Core
ST_23 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i33.i4, i33 %umax, i4 0"   --->   Operation 400 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln122 = br void %LOAD_V_CACHE.i.i.i.i" [kernel_MHSA.cpp:122->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 401 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 0.85>
ST_24 : Operation 402 [1/1] (0.00ns)   --->   "%h_3 = load i4 %h" [kernel_MHSA.cpp:122->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 402 'load' 'h_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 403 [1/1] (0.66ns)   --->   "%add_ln122 = add i4 %h_3, i4 1" [kernel_MHSA.cpp:122->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 403 'add' 'add_ln122' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 404 [1/1] (0.43ns)   --->   "%icmp_ln122 = icmp_eq  i4 %h_3, i4 12" [kernel_MHSA.cpp:122->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 404 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.43> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %LOAD_V_CACHE.split.i.i.i.i, void %kernel_mhsa.1_Loop_HEAD_STREAM_proc.exit.i.i" [kernel_MHSA.cpp:122->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 405 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 406 [1/1] (0.00ns)   --->   "%speclooptripcount_ln124 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12" [kernel_MHSA.cpp:124->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 406 'speclooptripcount' 'speclooptripcount_ln124' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_24 : Operation 407 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_95" [kernel_MHSA.cpp:122->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 407 'specloopname' 'specloopname_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_24 : Operation 408 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %h_3, i6 0" [kernel_MHSA.cpp:124->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 408 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_24 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i10 %shl_ln3" [kernel_MHSA.cpp:124->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 409 'zext' 'zext_ln124' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_24 : Operation 410 [1/1] (0.82ns)   --->   "%add_ln124 = add i24 %zext_ln42, i24 %zext_ln124" [kernel_MHSA.cpp:124->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 410 'add' 'add_ln124' <Predicate = (!icmp_ln122)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 411 [1/1] (0.42ns)   --->   "%br_ln129 = br i1 %tmp, void %for.inc168.i.i.i.i.preheader, void %ACCUM_WRITEBACK.i.i.i.i" [kernel_MHSA.cpp:129->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 411 'br' 'br_ln129' <Predicate = (!icmp_ln122)> <Delay = 0.42>
ST_24 : Operation 412 [2/2] (0.00ns)   --->   "%call_ln124 = call void @kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP, i39 %tmp_s, i32 %v_cache_local_7_i_i_i, i32 %v_cache_local_6_i_i_i, i32 %v_cache_local_5_i_i_i, i32 %v_cache_local_4_i_i_i, i32 %v_cache_local_3_i_i_i, i32 %v_cache_local_2_i_i_i, i32 %v_cache_local_1_i_i_i, i32 %v_cache_local_0_i_i_i, i24 %add_ln124, i64 %value_cache_read, i32 %gmem4" [kernel_MHSA.cpp:124->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 412 'call' 'call_ln124' <Predicate = (!icmp_ln122 & !tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_24 : Operation 413 [2/2] (0.00ns)   --->   "%call_ln162 = call void @matmul.245.1, i32 %xb2_0, i32 %xb2_1, i32 %xb2_2, i32 %xb2_3, i32 %xb2_4, i32 %xb2_5, i32 %xb2_6, i32 %xb2_7, i32 %xb2_8, i32 %xb2_9, i32 %xb2_10, i32 %xb2_11, i32 %xb2_12, i32 %xb2_13, i32 %xb2_14, i32 %xb2_15, i32 %xb_0, i32 %xb_1, i32 %xb_2, i32 %xb_3, i32 %xb_4, i32 %xb_5, i32 %xb_6, i32 %xb_7, i32 %xb_8, i32 %xb_9, i32 %xb_10, i32 %xb_11, i32 %xb_12, i32 %xb_13, i32 %xb_14, i32 %xb_15, i32 %gmem2, i64 %wo_read" [kernel_MHSA.cpp:162->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 413 'call' 'call_ln162' <Predicate = (icmp_ln122)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 414 [1/2] (0.00ns)   --->   "%call_ln124 = call void @kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP, i39 %tmp_s, i32 %v_cache_local_7_i_i_i, i32 %v_cache_local_6_i_i_i, i32 %v_cache_local_5_i_i_i, i32 %v_cache_local_4_i_i_i, i32 %v_cache_local_3_i_i_i, i32 %v_cache_local_2_i_i_i, i32 %v_cache_local_1_i_i_i, i32 %v_cache_local_0_i_i_i, i24 %add_ln124, i64 %value_cache_read, i32 %gmem4" [kernel_MHSA.cpp:124->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 414 'call' 'call_ln124' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 415 [2/2] (0.00ns)   --->   "%call_ln122 = call void @kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC, i37 %tmp_1, i32 %att_0, i32 %att_1, i32 %att_2, i32 %att_3, i32 %att_4, i32 %att_5, i32 %att_6, i32 %att_7, i32 %att_8, i32 %att_9, i32 %att_10, i32 %att_11, i4 %h_3, i32 %v_cache_local_0_i_i_i, i32 %v_cache_local_4_i_i_i, i32 %v_cache_local_1_i_i_i, i32 %v_cache_local_5_i_i_i, i32 %v_cache_local_2_i_i_i, i32 %v_cache_local_6_i_i_i, i32 %v_cache_local_3_i_i_i, i32 %v_cache_local_7_i_i_i, i32 %mux_case_63593_i_i_i_i_loc, i32 %mux_case_59591_i_i_i_i_loc, i32 %mux_case_55589_i_i_i_i_loc, i32 %mux_case_51587_i_i_i_i_loc, i32 %mux_case_47585_i_i_i_i_loc, i32 %mux_case_43583_i_i_i_i_loc, i32 %mux_case_39581_i_i_i_i_loc, i32 %mux_case_35579_i_i_i_i_loc, i32 %mux_case_31577_i_i_i_i_loc, i32 %mux_case_27575_i_i_i_i_loc, i32 %mux_case_23573_i_i_i_i_loc, i32 %mux_case_19571_i_i_i_i_loc, i32 %mux_case_15569_i_i_i_i_loc, i32 %mux_case_11567_i_i_i_i_loc, i32 %mux_case_7565_i_i_i_i_loc, i32 %mux_case_3563_i_i_i_i_loc, i32 %mux_case_62561_i_i_i_i_loc, i32 %mux_case_58559_i_i_i_i_loc, i32 %mux_case_54557_i_i_i_i_loc, i32 %mux_case_50555_i_i_i_i_loc, i32 %mux_case_46553_i_i_i_i_loc, i32 %mux_case_42551_i_i_i_i_loc, i32 %mux_case_38549_i_i_i_i_loc, i32 %mux_case_34547_i_i_i_i_loc, i32 %mux_case_30545_i_i_i_i_loc, i32 %mux_case_26543_i_i_i_i_loc, i32 %mux_case_22541_i_i_i_i_loc, i32 %mux_case_18539_i_i_i_i_loc, i32 %mux_case_14537_i_i_i_i_loc, i32 %mux_case_10535_i_i_i_i_loc, i32 %mux_case_6533_i_i_i_i_loc, i32 %mux_case_2531_i_i_i_i_loc, i32 %mux_case_61529_i_i_i_i_loc, i32 %mux_case_57527_i_i_i_i_loc, i32 %mux_case_53525_i_i_i_i_loc, i32 %mux_case_49523_i_i_i_i_loc, i32 %mux_case_45521_i_i_i_i_loc, i32 %mux_case_41519_i_i_i_i_loc, i32 %mux_case_37517_i_i_i_i_loc, i32 %mux_case_33515_i_i_i_i_loc, i32 %mux_case_29513_i_i_i_i_loc, i32 %mux_case_25511_i_i_i_i_loc, i32 %mux_case_21509_i_i_i_i_loc, i32 %mux_case_17507_i_i_i_i_loc, i32 %mux_case_13505_i_i_i_i_loc, i32 %mux_case_9503_i_i_i_i_loc, i32 %mux_case_5501_i_i_i_i_loc, i32 %mux_case_1499_i_i_i_i_loc, i32 %mux_case_60485_i_i_i_i_loc, i32 %mux_case_56483_i_i_i_i_loc, i32 %mux_case_52481_i_i_i_i_loc, i32 %mux_case_48479_i_i_i_i_loc, i32 %mux_case_44477_i_i_i_i_loc, i32 %mux_case_40475_i_i_i_i_loc, i32 %mux_case_36473_i_i_i_i_loc, i32 %mux_case_32471_i_i_i_i_loc, i32 %mux_case_28469_i_i_i_i_loc, i32 %mux_case_24467_i_i_i_i_loc, i32 %mux_case_20465_i_i_i_i_loc, i32 %mux_case_16463_i_i_i_i_loc, i32 %mux_case_12461_i_i_i_i_loc, i32 %mux_case_8459_i_i_i_i_loc, i32 %mux_case_4457_i_i_i_i_loc, i32 %mux_case_0455_i_i_i_i_loc" [kernel_MHSA.cpp:122->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 415 'call' 'call_ln122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 416 [1/2] (0.00ns)   --->   "%call_ln122 = call void @kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC, i37 %tmp_1, i32 %att_0, i32 %att_1, i32 %att_2, i32 %att_3, i32 %att_4, i32 %att_5, i32 %att_6, i32 %att_7, i32 %att_8, i32 %att_9, i32 %att_10, i32 %att_11, i4 %h_3, i32 %v_cache_local_0_i_i_i, i32 %v_cache_local_4_i_i_i, i32 %v_cache_local_1_i_i_i, i32 %v_cache_local_5_i_i_i, i32 %v_cache_local_2_i_i_i, i32 %v_cache_local_6_i_i_i, i32 %v_cache_local_3_i_i_i, i32 %v_cache_local_7_i_i_i, i32 %mux_case_63593_i_i_i_i_loc, i32 %mux_case_59591_i_i_i_i_loc, i32 %mux_case_55589_i_i_i_i_loc, i32 %mux_case_51587_i_i_i_i_loc, i32 %mux_case_47585_i_i_i_i_loc, i32 %mux_case_43583_i_i_i_i_loc, i32 %mux_case_39581_i_i_i_i_loc, i32 %mux_case_35579_i_i_i_i_loc, i32 %mux_case_31577_i_i_i_i_loc, i32 %mux_case_27575_i_i_i_i_loc, i32 %mux_case_23573_i_i_i_i_loc, i32 %mux_case_19571_i_i_i_i_loc, i32 %mux_case_15569_i_i_i_i_loc, i32 %mux_case_11567_i_i_i_i_loc, i32 %mux_case_7565_i_i_i_i_loc, i32 %mux_case_3563_i_i_i_i_loc, i32 %mux_case_62561_i_i_i_i_loc, i32 %mux_case_58559_i_i_i_i_loc, i32 %mux_case_54557_i_i_i_i_loc, i32 %mux_case_50555_i_i_i_i_loc, i32 %mux_case_46553_i_i_i_i_loc, i32 %mux_case_42551_i_i_i_i_loc, i32 %mux_case_38549_i_i_i_i_loc, i32 %mux_case_34547_i_i_i_i_loc, i32 %mux_case_30545_i_i_i_i_loc, i32 %mux_case_26543_i_i_i_i_loc, i32 %mux_case_22541_i_i_i_i_loc, i32 %mux_case_18539_i_i_i_i_loc, i32 %mux_case_14537_i_i_i_i_loc, i32 %mux_case_10535_i_i_i_i_loc, i32 %mux_case_6533_i_i_i_i_loc, i32 %mux_case_2531_i_i_i_i_loc, i32 %mux_case_61529_i_i_i_i_loc, i32 %mux_case_57527_i_i_i_i_loc, i32 %mux_case_53525_i_i_i_i_loc, i32 %mux_case_49523_i_i_i_i_loc, i32 %mux_case_45521_i_i_i_i_loc, i32 %mux_case_41519_i_i_i_i_loc, i32 %mux_case_37517_i_i_i_i_loc, i32 %mux_case_33515_i_i_i_i_loc, i32 %mux_case_29513_i_i_i_i_loc, i32 %mux_case_25511_i_i_i_i_loc, i32 %mux_case_21509_i_i_i_i_loc, i32 %mux_case_17507_i_i_i_i_loc, i32 %mux_case_13505_i_i_i_i_loc, i32 %mux_case_9503_i_i_i_i_loc, i32 %mux_case_5501_i_i_i_i_loc, i32 %mux_case_1499_i_i_i_i_loc, i32 %mux_case_60485_i_i_i_i_loc, i32 %mux_case_56483_i_i_i_i_loc, i32 %mux_case_52481_i_i_i_i_loc, i32 %mux_case_48479_i_i_i_i_loc, i32 %mux_case_44477_i_i_i_i_loc, i32 %mux_case_40475_i_i_i_i_loc, i32 %mux_case_36473_i_i_i_i_loc, i32 %mux_case_32471_i_i_i_i_loc, i32 %mux_case_28469_i_i_i_i_loc, i32 %mux_case_24467_i_i_i_i_loc, i32 %mux_case_20465_i_i_i_i_loc, i32 %mux_case_16463_i_i_i_i_loc, i32 %mux_case_12461_i_i_i_i_loc, i32 %mux_case_8459_i_i_i_i_loc, i32 %mux_case_4457_i_i_i_i_loc, i32 %mux_case_0455_i_i_i_i_loc" [kernel_MHSA.cpp:122->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 416 'call' 'call_ln122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 28 <SV = 27> <Delay = 2.63>
ST_28 : Operation 417 [1/1] (0.00ns)   --->   "%mux_case_63593_i_i_i_i_loc_load = load i32 %mux_case_63593_i_i_i_i_loc"   --->   Operation 417 'load' 'mux_case_63593_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 418 [1/1] (0.00ns)   --->   "%mux_case_59591_i_i_i_i_loc_load = load i32 %mux_case_59591_i_i_i_i_loc"   --->   Operation 418 'load' 'mux_case_59591_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 419 [1/1] (0.00ns)   --->   "%mux_case_55589_i_i_i_i_loc_load = load i32 %mux_case_55589_i_i_i_i_loc"   --->   Operation 419 'load' 'mux_case_55589_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 420 [1/1] (0.00ns)   --->   "%mux_case_51587_i_i_i_i_loc_load = load i32 %mux_case_51587_i_i_i_i_loc"   --->   Operation 420 'load' 'mux_case_51587_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 421 [1/1] (0.00ns)   --->   "%mux_case_47585_i_i_i_i_loc_load = load i32 %mux_case_47585_i_i_i_i_loc"   --->   Operation 421 'load' 'mux_case_47585_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 422 [1/1] (0.00ns)   --->   "%mux_case_43583_i_i_i_i_loc_load = load i32 %mux_case_43583_i_i_i_i_loc"   --->   Operation 422 'load' 'mux_case_43583_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 423 [1/1] (0.00ns)   --->   "%mux_case_39581_i_i_i_i_loc_load = load i32 %mux_case_39581_i_i_i_i_loc"   --->   Operation 423 'load' 'mux_case_39581_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 424 [1/1] (0.00ns)   --->   "%mux_case_35579_i_i_i_i_loc_load = load i32 %mux_case_35579_i_i_i_i_loc"   --->   Operation 424 'load' 'mux_case_35579_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 425 [1/1] (0.00ns)   --->   "%mux_case_31577_i_i_i_i_loc_load = load i32 %mux_case_31577_i_i_i_i_loc"   --->   Operation 425 'load' 'mux_case_31577_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 426 [1/1] (0.00ns)   --->   "%mux_case_27575_i_i_i_i_loc_load = load i32 %mux_case_27575_i_i_i_i_loc"   --->   Operation 426 'load' 'mux_case_27575_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 427 [1/1] (0.00ns)   --->   "%mux_case_23573_i_i_i_i_loc_load = load i32 %mux_case_23573_i_i_i_i_loc"   --->   Operation 427 'load' 'mux_case_23573_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 428 [1/1] (0.00ns)   --->   "%mux_case_19571_i_i_i_i_loc_load = load i32 %mux_case_19571_i_i_i_i_loc"   --->   Operation 428 'load' 'mux_case_19571_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 429 [1/1] (0.00ns)   --->   "%mux_case_15569_i_i_i_i_loc_load = load i32 %mux_case_15569_i_i_i_i_loc"   --->   Operation 429 'load' 'mux_case_15569_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 430 [1/1] (0.00ns)   --->   "%mux_case_11567_i_i_i_i_loc_load = load i32 %mux_case_11567_i_i_i_i_loc"   --->   Operation 430 'load' 'mux_case_11567_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 431 [1/1] (0.00ns)   --->   "%mux_case_7565_i_i_i_i_loc_load = load i32 %mux_case_7565_i_i_i_i_loc"   --->   Operation 431 'load' 'mux_case_7565_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 432 [1/1] (0.00ns)   --->   "%mux_case_3563_i_i_i_i_loc_load = load i32 %mux_case_3563_i_i_i_i_loc"   --->   Operation 432 'load' 'mux_case_3563_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 433 [1/1] (0.00ns)   --->   "%mux_case_62561_i_i_i_i_loc_load = load i32 %mux_case_62561_i_i_i_i_loc"   --->   Operation 433 'load' 'mux_case_62561_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 434 [1/1] (0.00ns)   --->   "%mux_case_58559_i_i_i_i_loc_load = load i32 %mux_case_58559_i_i_i_i_loc"   --->   Operation 434 'load' 'mux_case_58559_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 435 [1/1] (0.00ns)   --->   "%mux_case_54557_i_i_i_i_loc_load = load i32 %mux_case_54557_i_i_i_i_loc"   --->   Operation 435 'load' 'mux_case_54557_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 436 [1/1] (0.00ns)   --->   "%mux_case_50555_i_i_i_i_loc_load = load i32 %mux_case_50555_i_i_i_i_loc"   --->   Operation 436 'load' 'mux_case_50555_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 437 [1/1] (0.00ns)   --->   "%mux_case_46553_i_i_i_i_loc_load = load i32 %mux_case_46553_i_i_i_i_loc"   --->   Operation 437 'load' 'mux_case_46553_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 438 [1/1] (0.00ns)   --->   "%mux_case_42551_i_i_i_i_loc_load = load i32 %mux_case_42551_i_i_i_i_loc"   --->   Operation 438 'load' 'mux_case_42551_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 439 [1/1] (0.00ns)   --->   "%mux_case_38549_i_i_i_i_loc_load = load i32 %mux_case_38549_i_i_i_i_loc"   --->   Operation 439 'load' 'mux_case_38549_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 440 [1/1] (0.00ns)   --->   "%mux_case_34547_i_i_i_i_loc_load = load i32 %mux_case_34547_i_i_i_i_loc"   --->   Operation 440 'load' 'mux_case_34547_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 441 [1/1] (0.00ns)   --->   "%mux_case_30545_i_i_i_i_loc_load = load i32 %mux_case_30545_i_i_i_i_loc"   --->   Operation 441 'load' 'mux_case_30545_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 442 [1/1] (0.00ns)   --->   "%mux_case_26543_i_i_i_i_loc_load = load i32 %mux_case_26543_i_i_i_i_loc"   --->   Operation 442 'load' 'mux_case_26543_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 443 [1/1] (0.00ns)   --->   "%mux_case_22541_i_i_i_i_loc_load = load i32 %mux_case_22541_i_i_i_i_loc"   --->   Operation 443 'load' 'mux_case_22541_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 444 [1/1] (0.00ns)   --->   "%mux_case_18539_i_i_i_i_loc_load = load i32 %mux_case_18539_i_i_i_i_loc"   --->   Operation 444 'load' 'mux_case_18539_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 445 [1/1] (0.00ns)   --->   "%mux_case_14537_i_i_i_i_loc_load = load i32 %mux_case_14537_i_i_i_i_loc"   --->   Operation 445 'load' 'mux_case_14537_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 446 [1/1] (0.00ns)   --->   "%mux_case_10535_i_i_i_i_loc_load = load i32 %mux_case_10535_i_i_i_i_loc"   --->   Operation 446 'load' 'mux_case_10535_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 447 [1/1] (0.00ns)   --->   "%mux_case_6533_i_i_i_i_loc_load = load i32 %mux_case_6533_i_i_i_i_loc"   --->   Operation 447 'load' 'mux_case_6533_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 448 [1/1] (0.00ns)   --->   "%mux_case_2531_i_i_i_i_loc_load = load i32 %mux_case_2531_i_i_i_i_loc"   --->   Operation 448 'load' 'mux_case_2531_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 449 [1/1] (0.00ns)   --->   "%mux_case_61529_i_i_i_i_loc_load = load i32 %mux_case_61529_i_i_i_i_loc"   --->   Operation 449 'load' 'mux_case_61529_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 450 [1/1] (0.00ns)   --->   "%mux_case_57527_i_i_i_i_loc_load = load i32 %mux_case_57527_i_i_i_i_loc"   --->   Operation 450 'load' 'mux_case_57527_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 451 [1/1] (0.00ns)   --->   "%mux_case_53525_i_i_i_i_loc_load = load i32 %mux_case_53525_i_i_i_i_loc"   --->   Operation 451 'load' 'mux_case_53525_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 452 [1/1] (0.00ns)   --->   "%mux_case_49523_i_i_i_i_loc_load = load i32 %mux_case_49523_i_i_i_i_loc"   --->   Operation 452 'load' 'mux_case_49523_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 453 [1/1] (0.00ns)   --->   "%mux_case_45521_i_i_i_i_loc_load = load i32 %mux_case_45521_i_i_i_i_loc"   --->   Operation 453 'load' 'mux_case_45521_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 454 [1/1] (0.00ns)   --->   "%mux_case_41519_i_i_i_i_loc_load = load i32 %mux_case_41519_i_i_i_i_loc"   --->   Operation 454 'load' 'mux_case_41519_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 455 [1/1] (0.00ns)   --->   "%mux_case_37517_i_i_i_i_loc_load = load i32 %mux_case_37517_i_i_i_i_loc"   --->   Operation 455 'load' 'mux_case_37517_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 456 [1/1] (0.00ns)   --->   "%mux_case_33515_i_i_i_i_loc_load = load i32 %mux_case_33515_i_i_i_i_loc"   --->   Operation 456 'load' 'mux_case_33515_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 457 [1/1] (0.00ns)   --->   "%mux_case_29513_i_i_i_i_loc_load = load i32 %mux_case_29513_i_i_i_i_loc"   --->   Operation 457 'load' 'mux_case_29513_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 458 [1/1] (0.00ns)   --->   "%mux_case_25511_i_i_i_i_loc_load = load i32 %mux_case_25511_i_i_i_i_loc"   --->   Operation 458 'load' 'mux_case_25511_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 459 [1/1] (0.00ns)   --->   "%mux_case_21509_i_i_i_i_loc_load = load i32 %mux_case_21509_i_i_i_i_loc"   --->   Operation 459 'load' 'mux_case_21509_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 460 [1/1] (0.00ns)   --->   "%mux_case_17507_i_i_i_i_loc_load = load i32 %mux_case_17507_i_i_i_i_loc"   --->   Operation 460 'load' 'mux_case_17507_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 461 [1/1] (0.00ns)   --->   "%mux_case_13505_i_i_i_i_loc_load = load i32 %mux_case_13505_i_i_i_i_loc"   --->   Operation 461 'load' 'mux_case_13505_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 462 [1/1] (0.00ns)   --->   "%mux_case_9503_i_i_i_i_loc_load = load i32 %mux_case_9503_i_i_i_i_loc"   --->   Operation 462 'load' 'mux_case_9503_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 463 [1/1] (0.00ns)   --->   "%mux_case_5501_i_i_i_i_loc_load = load i32 %mux_case_5501_i_i_i_i_loc"   --->   Operation 463 'load' 'mux_case_5501_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 464 [1/1] (0.00ns)   --->   "%mux_case_1499_i_i_i_i_loc_load = load i32 %mux_case_1499_i_i_i_i_loc"   --->   Operation 464 'load' 'mux_case_1499_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 465 [1/1] (0.00ns)   --->   "%mux_case_60485_i_i_i_i_loc_load = load i32 %mux_case_60485_i_i_i_i_loc"   --->   Operation 465 'load' 'mux_case_60485_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 466 [1/1] (0.00ns)   --->   "%mux_case_56483_i_i_i_i_loc_load = load i32 %mux_case_56483_i_i_i_i_loc"   --->   Operation 466 'load' 'mux_case_56483_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 467 [1/1] (0.00ns)   --->   "%mux_case_52481_i_i_i_i_loc_load = load i32 %mux_case_52481_i_i_i_i_loc"   --->   Operation 467 'load' 'mux_case_52481_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 468 [1/1] (0.00ns)   --->   "%mux_case_48479_i_i_i_i_loc_load = load i32 %mux_case_48479_i_i_i_i_loc"   --->   Operation 468 'load' 'mux_case_48479_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 469 [1/1] (0.00ns)   --->   "%mux_case_44477_i_i_i_i_loc_load = load i32 %mux_case_44477_i_i_i_i_loc"   --->   Operation 469 'load' 'mux_case_44477_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 470 [1/1] (0.00ns)   --->   "%mux_case_40475_i_i_i_i_loc_load = load i32 %mux_case_40475_i_i_i_i_loc"   --->   Operation 470 'load' 'mux_case_40475_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 471 [1/1] (0.00ns)   --->   "%mux_case_36473_i_i_i_i_loc_load = load i32 %mux_case_36473_i_i_i_i_loc"   --->   Operation 471 'load' 'mux_case_36473_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 472 [1/1] (0.00ns)   --->   "%mux_case_32471_i_i_i_i_loc_load = load i32 %mux_case_32471_i_i_i_i_loc"   --->   Operation 472 'load' 'mux_case_32471_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 473 [1/1] (0.00ns)   --->   "%mux_case_28469_i_i_i_i_loc_load = load i32 %mux_case_28469_i_i_i_i_loc"   --->   Operation 473 'load' 'mux_case_28469_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 474 [1/1] (0.00ns)   --->   "%mux_case_24467_i_i_i_i_loc_load = load i32 %mux_case_24467_i_i_i_i_loc"   --->   Operation 474 'load' 'mux_case_24467_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 475 [1/1] (0.00ns)   --->   "%mux_case_20465_i_i_i_i_loc_load = load i32 %mux_case_20465_i_i_i_i_loc"   --->   Operation 475 'load' 'mux_case_20465_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 476 [1/1] (0.00ns)   --->   "%mux_case_16463_i_i_i_i_loc_load = load i32 %mux_case_16463_i_i_i_i_loc"   --->   Operation 476 'load' 'mux_case_16463_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 477 [1/1] (0.00ns)   --->   "%mux_case_12461_i_i_i_i_loc_load = load i32 %mux_case_12461_i_i_i_i_loc"   --->   Operation 477 'load' 'mux_case_12461_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 478 [1/1] (0.00ns)   --->   "%mux_case_8459_i_i_i_i_loc_load = load i32 %mux_case_8459_i_i_i_i_loc"   --->   Operation 478 'load' 'mux_case_8459_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 479 [1/1] (0.00ns)   --->   "%mux_case_4457_i_i_i_i_loc_load = load i32 %mux_case_4457_i_i_i_i_loc"   --->   Operation 479 'load' 'mux_case_4457_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 480 [1/1] (0.00ns)   --->   "%mux_case_0455_i_i_i_i_loc_load = load i32 %mux_case_0455_i_i_i_i_loc"   --->   Operation 480 'load' 'mux_case_0455_i_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 481 [1/1] (0.42ns)   --->   "%br_ln0 = br void %ACCUM_WRITEBACK.i.i.i.i"   --->   Operation 481 'br' 'br_ln0' <Predicate = (!tmp)> <Delay = 0.42>
ST_28 : Operation 482 [1/1] (0.00ns)   --->   "%mux_case_63912_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_63593_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 482 'phi' 'mux_case_63912_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 483 [1/1] (0.00ns)   --->   "%mux_case_59910_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_59591_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 483 'phi' 'mux_case_59910_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 484 [1/1] (0.00ns)   --->   "%mux_case_55908_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_55589_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 484 'phi' 'mux_case_55908_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 485 [1/1] (0.00ns)   --->   "%mux_case_51906_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_51587_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 485 'phi' 'mux_case_51906_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 486 [1/1] (0.00ns)   --->   "%mux_case_47904_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_47585_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 486 'phi' 'mux_case_47904_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 487 [1/1] (0.00ns)   --->   "%mux_case_43902_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_43583_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 487 'phi' 'mux_case_43902_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 488 [1/1] (0.00ns)   --->   "%mux_case_39900_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_39581_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 488 'phi' 'mux_case_39900_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 489 [1/1] (0.00ns)   --->   "%mux_case_35898_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_35579_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 489 'phi' 'mux_case_35898_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 490 [1/1] (0.00ns)   --->   "%mux_case_31896_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_31577_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 490 'phi' 'mux_case_31896_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 491 [1/1] (0.00ns)   --->   "%mux_case_27894_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_27575_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 491 'phi' 'mux_case_27894_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 492 [1/1] (0.00ns)   --->   "%mux_case_23191892_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_23573_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 492 'phi' 'mux_case_23191892_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 493 [1/1] (0.00ns)   --->   "%mux_case_19890_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_19571_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 493 'phi' 'mux_case_19890_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 494 [1/1] (0.00ns)   --->   "%mux_case_15188888_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_15569_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 494 'phi' 'mux_case_15188888_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 495 [1/1] (0.00ns)   --->   "%mux_case_11186886_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_11567_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 495 'phi' 'mux_case_11186886_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 496 [1/1] (0.00ns)   --->   "%mux_case_7184884_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_7565_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 496 'phi' 'mux_case_7184884_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 497 [1/1] (0.00ns)   --->   "%mux_case_3182882_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_3563_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 497 'phi' 'mux_case_3182882_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 498 [1/1] (0.00ns)   --->   "%mux_case_62880_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_62561_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 498 'phi' 'mux_case_62880_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 499 [1/1] (0.00ns)   --->   "%mux_case_58878_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_58559_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 499 'phi' 'mux_case_58878_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 500 [1/1] (0.00ns)   --->   "%mux_case_54876_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_54557_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 500 'phi' 'mux_case_54876_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 501 [1/1] (0.00ns)   --->   "%mux_case_50874_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_50555_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 501 'phi' 'mux_case_50874_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 502 [1/1] (0.00ns)   --->   "%mux_case_46872_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_46553_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 502 'phi' 'mux_case_46872_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 503 [1/1] (0.00ns)   --->   "%mux_case_42870_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_42551_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 503 'phi' 'mux_case_42870_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 504 [1/1] (0.00ns)   --->   "%mux_case_38868_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_38549_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 504 'phi' 'mux_case_38868_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 505 [1/1] (0.00ns)   --->   "%mux_case_34173866_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_34547_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 505 'phi' 'mux_case_34173866_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 506 [1/1] (0.00ns)   --->   "%mux_case_30864_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_30545_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 506 'phi' 'mux_case_30864_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 507 [1/1] (0.00ns)   --->   "%mux_case_26862_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_26543_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 507 'phi' 'mux_case_26862_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 508 [1/1] (0.00ns)   --->   "%mux_case_22860_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_22541_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 508 'phi' 'mux_case_22860_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 509 [1/1] (0.00ns)   --->   "%mux_case_18858_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_18539_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 509 'phi' 'mux_case_18858_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 510 [1/1] (0.00ns)   --->   "%mux_case_14167856_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_14537_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 510 'phi' 'mux_case_14167856_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 511 [1/1] (0.00ns)   --->   "%mux_case_10165854_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_10535_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 511 'phi' 'mux_case_10165854_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 512 [1/1] (0.00ns)   --->   "%mux_case_6163852_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_6533_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 512 'phi' 'mux_case_6163852_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 513 [1/1] (0.00ns)   --->   "%mux_case_2161850_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_2531_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 513 'phi' 'mux_case_2161850_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 514 [1/1] (0.00ns)   --->   "%mux_case_61848_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_61529_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 514 'phi' 'mux_case_61848_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 515 [1/1] (0.00ns)   --->   "%mux_case_57846_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_57527_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 515 'phi' 'mux_case_57846_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 516 [1/1] (0.00ns)   --->   "%mux_case_53844_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_53525_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 516 'phi' 'mux_case_53844_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 517 [1/1] (0.00ns)   --->   "%mux_case_49842_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_49523_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 517 'phi' 'mux_case_49842_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 518 [1/1] (0.00ns)   --->   "%mux_case_45155840_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_45521_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 518 'phi' 'mux_case_45155840_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 519 [1/1] (0.00ns)   --->   "%mux_case_41838_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_41519_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 519 'phi' 'mux_case_41838_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 520 [1/1] (0.00ns)   --->   "%mux_case_37836_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_37517_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 520 'phi' 'mux_case_37836_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 521 [1/1] (0.00ns)   --->   "%mux_case_33834_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_33515_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 521 'phi' 'mux_case_33834_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 522 [1/1] (0.00ns)   --->   "%mux_case_29832_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_29513_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 522 'phi' 'mux_case_29832_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 523 [1/1] (0.00ns)   --->   "%mux_case_25830_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_25511_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 523 'phi' 'mux_case_25830_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 524 [1/1] (0.00ns)   --->   "%mux_case_21828_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_21509_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 524 'phi' 'mux_case_21828_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 525 [1/1] (0.00ns)   --->   "%mux_case_17826_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_17507_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 525 'phi' 'mux_case_17826_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 526 [1/1] (0.00ns)   --->   "%mux_case_13146824_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_13505_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 526 'phi' 'mux_case_13146824_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 527 [1/1] (0.00ns)   --->   "%mux_case_9144822_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_9503_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 527 'phi' 'mux_case_9144822_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 528 [1/1] (0.00ns)   --->   "%mux_case_5142820_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_5501_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 528 'phi' 'mux_case_5142820_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 529 [1/1] (0.00ns)   --->   "%mux_case_1140818_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_1499_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 529 'phi' 'mux_case_1140818_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 530 [1/1] (0.00ns)   --->   "%mux_case_60816_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_60485_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 530 'phi' 'mux_case_60816_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 531 [1/1] (0.00ns)   --->   "%mux_case_56137814_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_56483_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 531 'phi' 'mux_case_56137814_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 532 [1/1] (0.00ns)   --->   "%mux_case_52812_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_52481_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 532 'phi' 'mux_case_52812_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 533 [1/1] (0.00ns)   --->   "%mux_case_48810_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_48479_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 533 'phi' 'mux_case_48810_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 534 [1/1] (0.00ns)   --->   "%mux_case_44808_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_44477_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 534 'phi' 'mux_case_44808_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 535 [1/1] (0.00ns)   --->   "%mux_case_40806_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_40475_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 535 'phi' 'mux_case_40806_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 536 [1/1] (0.00ns)   --->   "%mux_case_36804_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_36473_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 536 'phi' 'mux_case_36804_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 537 [1/1] (0.00ns)   --->   "%mux_case_32802_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_32471_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 537 'phi' 'mux_case_32802_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 538 [1/1] (0.00ns)   --->   "%mux_case_28800_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_28469_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 538 'phi' 'mux_case_28800_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 539 [1/1] (0.00ns)   --->   "%mux_case_24798_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_24467_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 539 'phi' 'mux_case_24798_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 540 [1/1] (0.00ns)   --->   "%mux_case_20796_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_20465_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 540 'phi' 'mux_case_20796_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 541 [1/1] (0.00ns)   --->   "%mux_case_16794_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_16463_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 541 'phi' 'mux_case_16794_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 542 [1/1] (0.00ns)   --->   "%mux_case_12125792_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_12461_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 542 'phi' 'mux_case_12125792_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 543 [1/1] (0.00ns)   --->   "%mux_case_8123790_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_8459_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 543 'phi' 'mux_case_8123790_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 544 [1/1] (0.00ns)   --->   "%mux_case_4121788_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_4457_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 544 'phi' 'mux_case_4121788_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 545 [1/1] (0.00ns)   --->   "%mux_case_0119786_i_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i.i, i32 %mux_case_0455_i_i_i_i_loc_load, void %for.inc168.i.i.i.i.preheader"   --->   Operation 545 'phi' 'mux_case_0119786_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 546 [2/2] (2.21ns)   --->   "%call_ln122 = call void @kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK, i32 %xb_15, i32 %xb_14, i32 %xb_13, i32 %xb_12, i32 %xb_11, i32 %xb_10, i32 %xb_9, i32 %xb_8, i32 %xb_7, i32 %xb_6, i32 %xb_5, i32 %xb_4, i32 %xb_3, i32 %xb_2, i32 %xb_1, i32 %xb_0, i32 %mux_case_0119786_i_i_i_i, i32 %mux_case_4121788_i_i_i_i, i32 %mux_case_8123790_i_i_i_i, i32 %mux_case_12125792_i_i_i_i, i32 %mux_case_16794_i_i_i_i, i32 %mux_case_20796_i_i_i_i, i32 %mux_case_24798_i_i_i_i, i32 %mux_case_28800_i_i_i_i, i32 %mux_case_32802_i_i_i_i, i32 %mux_case_36804_i_i_i_i, i32 %mux_case_40806_i_i_i_i, i32 %mux_case_44808_i_i_i_i, i32 %mux_case_48810_i_i_i_i, i32 %mux_case_52812_i_i_i_i, i32 %mux_case_56137814_i_i_i_i, i32 %mux_case_60816_i_i_i_i, i4 %h_3, i32 %mux_case_1140818_i_i_i_i, i32 %mux_case_5142820_i_i_i_i, i32 %mux_case_9144822_i_i_i_i, i32 %mux_case_13146824_i_i_i_i, i32 %mux_case_17826_i_i_i_i, i32 %mux_case_21828_i_i_i_i, i32 %mux_case_25830_i_i_i_i, i32 %mux_case_29832_i_i_i_i, i32 %mux_case_33834_i_i_i_i, i32 %mux_case_37836_i_i_i_i, i32 %mux_case_41838_i_i_i_i, i32 %mux_case_45155840_i_i_i_i, i32 %mux_case_49842_i_i_i_i, i32 %mux_case_53844_i_i_i_i, i32 %mux_case_57846_i_i_i_i, i32 %mux_case_61848_i_i_i_i, i32 %mux_case_2161850_i_i_i_i, i32 %mux_case_6163852_i_i_i_i, i32 %mux_case_10165854_i_i_i_i, i32 %mux_case_14167856_i_i_i_i, i32 %mux_case_18858_i_i_i_i, i32 %mux_case_22860_i_i_i_i, i32 %mux_case_26862_i_i_i_i, i32 %mux_case_30864_i_i_i_i, i32 %mux_case_34173866_i_i_i_i, i32 %mux_case_38868_i_i_i_i, i32 %mux_case_42870_i_i_i_i, i32 %mux_case_46872_i_i_i_i, i32 %mux_case_50874_i_i_i_i, i32 %mux_case_54876_i_i_i_i, i32 %mux_case_58878_i_i_i_i, i32 %mux_case_62880_i_i_i_i, i32 %mux_case_3182882_i_i_i_i, i32 %mux_case_7184884_i_i_i_i, i32 %mux_case_11186886_i_i_i_i, i32 %mux_case_15188888_i_i_i_i, i32 %mux_case_19890_i_i_i_i, i32 %mux_case_23191892_i_i_i_i, i32 %mux_case_27894_i_i_i_i, i32 %mux_case_31896_i_i_i_i, i32 %mux_case_35898_i_i_i_i, i32 %mux_case_39900_i_i_i_i, i32 %mux_case_43902_i_i_i_i, i32 %mux_case_47904_i_i_i_i, i32 %mux_case_51906_i_i_i_i, i32 %mux_case_55908_i_i_i_i, i32 %mux_case_59910_i_i_i_i, i32 %mux_case_63912_i_i_i_i" [kernel_MHSA.cpp:122->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 546 'call' 'call_ln122' <Predicate = true> <Delay = 2.21> <CoreType = "Generic">   --->   Generic Core
ST_28 : Operation 547 [1/1] (0.36ns)   --->   "%store_ln122 = store i4 %add_ln122, i4 %h" [kernel_MHSA.cpp:122->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 547 'store' 'store_ln122' <Predicate = true> <Delay = 0.36>

State 29 <SV = 28> <Delay = 0.64>
ST_29 : Operation 548 [1/2] (0.64ns)   --->   "%call_ln122 = call void @kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK, i32 %xb_15, i32 %xb_14, i32 %xb_13, i32 %xb_12, i32 %xb_11, i32 %xb_10, i32 %xb_9, i32 %xb_8, i32 %xb_7, i32 %xb_6, i32 %xb_5, i32 %xb_4, i32 %xb_3, i32 %xb_2, i32 %xb_1, i32 %xb_0, i32 %mux_case_0119786_i_i_i_i, i32 %mux_case_4121788_i_i_i_i, i32 %mux_case_8123790_i_i_i_i, i32 %mux_case_12125792_i_i_i_i, i32 %mux_case_16794_i_i_i_i, i32 %mux_case_20796_i_i_i_i, i32 %mux_case_24798_i_i_i_i, i32 %mux_case_28800_i_i_i_i, i32 %mux_case_32802_i_i_i_i, i32 %mux_case_36804_i_i_i_i, i32 %mux_case_40806_i_i_i_i, i32 %mux_case_44808_i_i_i_i, i32 %mux_case_48810_i_i_i_i, i32 %mux_case_52812_i_i_i_i, i32 %mux_case_56137814_i_i_i_i, i32 %mux_case_60816_i_i_i_i, i4 %h_3, i32 %mux_case_1140818_i_i_i_i, i32 %mux_case_5142820_i_i_i_i, i32 %mux_case_9144822_i_i_i_i, i32 %mux_case_13146824_i_i_i_i, i32 %mux_case_17826_i_i_i_i, i32 %mux_case_21828_i_i_i_i, i32 %mux_case_25830_i_i_i_i, i32 %mux_case_29832_i_i_i_i, i32 %mux_case_33834_i_i_i_i, i32 %mux_case_37836_i_i_i_i, i32 %mux_case_41838_i_i_i_i, i32 %mux_case_45155840_i_i_i_i, i32 %mux_case_49842_i_i_i_i, i32 %mux_case_53844_i_i_i_i, i32 %mux_case_57846_i_i_i_i, i32 %mux_case_61848_i_i_i_i, i32 %mux_case_2161850_i_i_i_i, i32 %mux_case_6163852_i_i_i_i, i32 %mux_case_10165854_i_i_i_i, i32 %mux_case_14167856_i_i_i_i, i32 %mux_case_18858_i_i_i_i, i32 %mux_case_22860_i_i_i_i, i32 %mux_case_26862_i_i_i_i, i32 %mux_case_30864_i_i_i_i, i32 %mux_case_34173866_i_i_i_i, i32 %mux_case_38868_i_i_i_i, i32 %mux_case_42870_i_i_i_i, i32 %mux_case_46872_i_i_i_i, i32 %mux_case_50874_i_i_i_i, i32 %mux_case_54876_i_i_i_i, i32 %mux_case_58878_i_i_i_i, i32 %mux_case_62880_i_i_i_i, i32 %mux_case_3182882_i_i_i_i, i32 %mux_case_7184884_i_i_i_i, i32 %mux_case_11186886_i_i_i_i, i32 %mux_case_15188888_i_i_i_i, i32 %mux_case_19890_i_i_i_i, i32 %mux_case_23191892_i_i_i_i, i32 %mux_case_27894_i_i_i_i, i32 %mux_case_31896_i_i_i_i, i32 %mux_case_35898_i_i_i_i, i32 %mux_case_39900_i_i_i_i, i32 %mux_case_43902_i_i_i_i, i32 %mux_case_47904_i_i_i_i, i32 %mux_case_51906_i_i_i_i, i32 %mux_case_55908_i_i_i_i, i32 %mux_case_59910_i_i_i_i, i32 %mux_case_63912_i_i_i_i" [kernel_MHSA.cpp:122->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 548 'call' 'call_ln122' <Predicate = true> <Delay = 0.64> <CoreType = "Generic">   --->   Generic Core
ST_29 : Operation 549 [1/1] (0.00ns)   --->   "%br_ln122 = br void %LOAD_V_CACHE.i.i.i.i" [kernel_MHSA.cpp:122->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 549 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>

State 30 <SV = 24> <Delay = 0.00>
ST_30 : Operation 550 [1/2] (0.00ns)   --->   "%call_ln162 = call void @matmul.245.1, i32 %xb2_0, i32 %xb2_1, i32 %xb2_2, i32 %xb2_3, i32 %xb2_4, i32 %xb2_5, i32 %xb2_6, i32 %xb2_7, i32 %xb2_8, i32 %xb2_9, i32 %xb2_10, i32 %xb2_11, i32 %xb2_12, i32 %xb2_13, i32 %xb2_14, i32 %xb2_15, i32 %xb_0, i32 %xb_1, i32 %xb_2, i32 %xb_3, i32 %xb_4, i32 %xb_5, i32 %xb_6, i32 %xb_7, i32 %xb_8, i32 %xb_9, i32 %xb_10, i32 %xb_11, i32 %xb_12, i32 %xb_13, i32 %xb_14, i32 %xb_15, i32 %gmem2, i64 %wo_read" [kernel_MHSA.cpp:162->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54]   --->   Operation 550 'call' 'call_ln162' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 31 <SV = 25> <Delay = 0.00>
ST_31 : Operation 551 [2/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE, i32 %xb2_0, i32 %xb2_1, i32 %xb2_2, i32 %xb2_3, i32 %xb2_4, i32 %xb2_5, i32 %xb2_6, i32 %xb2_7, i32 %xb2_8, i32 %xb2_9, i32 %xb2_10, i32 %xb2_11, i32 %xb2_12, i32 %xb2_13, i32 %xb2_14, i32 %xb2_15, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_10, i32 %current_token_27, i32 %current_token_26, i32 %current_token_25, i32 %current_token_24, i32 %current_token_23, i32 %current_token_22, i32 %current_token_21, i32 %current_token_20, i32 %current_token_19, i32 %current_token, i32 %p_ZZ11llama_layerE13current_token_15"   --->   Operation 551 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 32 <SV = 26> <Delay = 0.00>
ST_32 : Operation 552 [1/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE, i32 %xb2_0, i32 %xb2_1, i32 %xb2_2, i32 %xb2_3, i32 %xb2_4, i32 %xb2_5, i32 %xb2_6, i32 %xb2_7, i32 %xb2_8, i32 %xb2_9, i32 %xb2_10, i32 %xb2_11, i32 %xb2_12, i32 %xb2_13, i32 %xb2_14, i32 %xb2_15, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_10, i32 %current_token_27, i32 %current_token_26, i32 %current_token_25, i32 %current_token_24, i32 %current_token_23, i32 %current_token_22, i32 %current_token_21, i32 %current_token_20, i32 %current_token_19, i32 %current_token, i32 %p_ZZ11llama_layerE13current_token_15"   --->   Operation 552 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_32 : Operation 553 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 553 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.856ns
The critical path consists of the following:
	wire read operation ('p_read_2') on port 'p_read3' [57]  (0.731 ns)
	'icmp' operation 1 bit ('icmp_ln68', kernel_MHSA.cpp:68->kernel_MHSA.cpp:67->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) [374]  (0.712 ns)
	'select' operation 33 bit ('select_ln68', kernel_MHSA.cpp:68->kernel_MHSA.cpp:67->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) [375]  (0.413 ns)

 <State 2>: 1.284ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT' [383]  (1.284 ns)

 <State 3>: 2.840ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln49', kernel_MHSA.cpp:49->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) to 'RoPE' [360]  (2.840 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 2.840ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln50', kernel_MHSA.cpp:50->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) to 'RoPE.1' [361]  (2.840 ns)

 <State 6>: 1.813ns
The critical path consists of the following:
	wire read operation ('p_read_5') on port 'p_read' [60]  (0.731 ns)
	'getelementptr' operation 32 bit ('gmem3_addr', kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) [354]  (0.000 ns)
	'muxlogic' operation 1 bit ('muxLogicAXIMAddr_to_empty') [362]  (0.000 ns)
	bus request operation ('empty', kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) on port 'gmem3' (kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) [364]  (1.082 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 1.284ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln54', kernel_MHSA.cpp:54->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) to 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE' [368]  (1.284 ns)

 <State 9>: 1.082ns
The critical path consists of the following:
	'muxlogic' operation 1 bit ('muxLogicAXIMCE_to_empty_324') [369]  (0.000 ns)
	bus response operation ('empty_324', kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) on port 'gmem3' (kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) [370]  (1.082 ns)

 <State 10>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_324', kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) on port 'gmem3' (kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) [370]  (2.920 ns)

 <State 11>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_324', kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) on port 'gmem3' (kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) [370]  (2.920 ns)

 <State 12>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_324', kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) on port 'gmem3' (kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) [370]  (2.920 ns)

 <State 13>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_324', kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) on port 'gmem3' (kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) [370]  (2.920 ns)

 <State 14>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_324', kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) on port 'gmem3' (kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) [370]  (2.920 ns)

 <State 15>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_324', kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) on port 'gmem3' (kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) [370]  (2.920 ns)

 <State 16>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_324', kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) on port 'gmem3' (kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) [370]  (2.920 ns)

 <State 17>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_324', kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) on port 'gmem3' (kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) [370]  (2.920 ns)

 <State 18>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_324', kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) on port 'gmem3' (kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) [370]  (2.920 ns)

 <State 19>: 0.892ns
The critical path consists of the following:
	bus response operation ('empty_324', kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) on port 'gmem3' (kernel_MHSA.cpp:63->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) [370]  (0.892 ns)

 <State 20>: 0.703ns
The critical path consists of the following:
	wire read operation ('p_read_3') on port 'p_read2' [58]  (0.703 ns)

 <State 21>: 0.434ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln68', kernel_MHSA.cpp:68->kernel_MHSA.cpp:67->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) to 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE' [381]  (0.434 ns)

 <State 22>: 0.703ns
The critical path consists of the following:
	wire read operation ('p_read_1') on port 'p_read4' [56]  (0.703 ns)

 <State 23>: 0.434ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS' [382]  (0.434 ns)

 <State 24>: 0.855ns
The critical path consists of the following:
	'load' operation 4 bit ('h', kernel_MHSA.cpp:122->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) on local variable 'h', kernel_MHSA.cpp:122->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54 [388]  (0.000 ns)
	'add' operation 24 bit ('add_ln124', kernel_MHSA.cpp:124->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) [397]  (0.823 ns)
	'call' operation 0 bit ('call_ln124', kernel_MHSA.cpp:124->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) to 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP' [400]  (0.000 ns)
	blocking operation 0.0325 ns on control path)

 <State 25>: 0.000ns
The critical path consists of the following:

 <State 26>: 0.000ns
The critical path consists of the following:

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 2.636ns
The critical path consists of the following:
	'load' operation 32 bit ('mux_case_63593_i_i_i_i_loc_load') on local variable 'mux_case_63593_i_i_i_i_loc' [402]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('mux_case_63912_i_i_i_i') with incoming values : ('mux_case_63593_i_i_i_i_loc_load') [468]  (0.421 ns)
	'phi' operation 32 bit ('mux_case_63912_i_i_i_i') with incoming values : ('mux_case_63593_i_i_i_i_loc_load') [468]  (0.000 ns)
	'call' operation 0 bit ('call_ln122', kernel_MHSA.cpp:122->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) to 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK' [532]  (2.215 ns)

 <State 29>: 0.644ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln122', kernel_MHSA.cpp:122->kernel_MHSA.cpp:122->kernel_MHSA.cpp:127->kernel_MHSA.cpp:54->kernel_MHSA.cpp:54) to 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK' [532]  (0.644 ns)

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
