Classic Timing Analyzer report for missionary_carnibal_sequential_circuit
Sun Jun 11 03:57:24 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------+-------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From              ; To                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------+-------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 9.315 ns                                       ; D_Flip_Flop:FF0|Q ; K                 ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; D_Flip_Flop:FF0|Q ; D_Flip_Flop:FF3|Q ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                   ;                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------+-------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1S10B672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                       ;
+-------+------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From              ; To                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; D_Flip_Flop:FF0|Q ; D_Flip_Flop:FF3|Q ; clock      ; clock    ; None                        ; None                      ; 1.632 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; D_Flip_Flop:FF3|Q ; D_Flip_Flop:FF3|Q ; clock      ; clock    ; None                        ; None                      ; 1.603 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; D_Flip_Flop:FF2|Q ; D_Flip_Flop:FF1|Q ; clock      ; clock    ; None                        ; None                      ; 1.580 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; D_Flip_Flop:FF2|Q ; D_Flip_Flop:FF0|Q ; clock      ; clock    ; None                        ; None                      ; 1.469 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; D_Flip_Flop:FF4|Q ; D_Flip_Flop:FF1|Q ; clock      ; clock    ; None                        ; None                      ; 1.442 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; D_Flip_Flop:FF4|Q ; D_Flip_Flop:FF3|Q ; clock      ; clock    ; None                        ; None                      ; 1.402 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; D_Flip_Flop:FF3|Q ; D_Flip_Flop:FF0|Q ; clock      ; clock    ; None                        ; None                      ; 1.299 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; D_Flip_Flop:FF0|Q ; D_Flip_Flop:FF1|Q ; clock      ; clock    ; None                        ; None                      ; 1.294 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; D_Flip_Flop:FF1|Q ; D_Flip_Flop:FF1|Q ; clock      ; clock    ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; D_Flip_Flop:FF4|Q ; D_Flip_Flop:FF0|Q ; clock      ; clock    ; None                        ; None                      ; 1.266 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; D_Flip_Flop:FF1|Q ; D_Flip_Flop:FF3|Q ; clock      ; clock    ; None                        ; None                      ; 1.252 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; D_Flip_Flop:FF2|Q ; D_Flip_Flop:FF3|Q ; clock      ; clock    ; None                        ; None                      ; 1.216 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; D_Flip_Flop:FF2|Q ; D_Flip_Flop:FF2|Q ; clock      ; clock    ; None                        ; None                      ; 1.131 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; D_Flip_Flop:FF4|Q ; D_Flip_Flop:FF4|Q ; clock      ; clock    ; None                        ; None                      ; 1.125 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; D_Flip_Flop:FF0|Q ; D_Flip_Flop:FF2|Q ; clock      ; clock    ; None                        ; None                      ; 1.100 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; D_Flip_Flop:FF0|Q ; D_Flip_Flop:FF0|Q ; clock      ; clock    ; None                        ; None                      ; 1.096 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; D_Flip_Flop:FF3|Q ; D_Flip_Flop:FF2|Q ; clock      ; clock    ; None                        ; None                      ; 1.080 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; D_Flip_Flop:FF1|Q ; D_Flip_Flop:FF2|Q ; clock      ; clock    ; None                        ; None                      ; 1.065 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; D_Flip_Flop:FF4|Q ; D_Flip_Flop:FF2|Q ; clock      ; clock    ; None                        ; None                      ; 1.052 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; D_Flip_Flop:FF3|Q ; D_Flip_Flop:FF1|Q ; clock      ; clock    ; None                        ; None                      ; 1.029 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; D_Flip_Flop:FF1|Q ; D_Flip_Flop:FF0|Q ; clock      ; clock    ; None                        ; None                      ; 0.942 ns                ;
+-------+------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------+
; tco                                                                       ;
+-------+--------------+------------+-------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From              ; To   ; From Clock ;
+-------+--------------+------------+-------------------+------+------------+
; N/A   ; None         ; 9.315 ns   ; D_Flip_Flop:FF0|Q ; K    ; clock      ;
; N/A   ; None         ; 9.286 ns   ; D_Flip_Flop:FF3|Q ; K    ; clock      ;
; N/A   ; None         ; 9.085 ns   ; D_Flip_Flop:FF4|Q ; K    ; clock      ;
; N/A   ; None         ; 9.017 ns   ; D_Flip_Flop:FF2|Q ; K    ; clock      ;
; N/A   ; None         ; 8.940 ns   ; D_Flip_Flop:FF1|Q ; K    ; clock      ;
; N/A   ; None         ; 8.776 ns   ; D_Flip_Flop:FF2|Q ; L[0] ; clock      ;
; N/A   ; None         ; 8.638 ns   ; D_Flip_Flop:FF4|Q ; L[0] ; clock      ;
; N/A   ; None         ; 8.520 ns   ; D_Flip_Flop:FF2|Q ; L[1] ; clock      ;
; N/A   ; None         ; 8.487 ns   ; D_Flip_Flop:FF0|Q ; L[0] ; clock      ;
; N/A   ; None         ; 8.468 ns   ; D_Flip_Flop:FF1|Q ; L[0] ; clock      ;
; N/A   ; None         ; 8.350 ns   ; D_Flip_Flop:FF3|Q ; L[1] ; clock      ;
; N/A   ; None         ; 8.314 ns   ; D_Flip_Flop:FF4|Q ; L[1] ; clock      ;
; N/A   ; None         ; 8.302 ns   ; D_Flip_Flop:FF0|Q ; M[0] ; clock      ;
; N/A   ; None         ; 8.273 ns   ; D_Flip_Flop:FF3|Q ; M[0] ; clock      ;
; N/A   ; None         ; 8.249 ns   ; D_Flip_Flop:FF3|Q ; L[0] ; clock      ;
; N/A   ; None         ; 8.147 ns   ; D_Flip_Flop:FF0|Q ; L[1] ; clock      ;
; N/A   ; None         ; 8.072 ns   ; D_Flip_Flop:FF4|Q ; M[0] ; clock      ;
; N/A   ; None         ; 7.984 ns   ; D_Flip_Flop:FF1|Q ; L[1] ; clock      ;
; N/A   ; None         ; 7.922 ns   ; D_Flip_Flop:FF1|Q ; M[0] ; clock      ;
; N/A   ; None         ; 7.886 ns   ; D_Flip_Flop:FF2|Q ; M[1] ; clock      ;
; N/A   ; None         ; 7.886 ns   ; D_Flip_Flop:FF2|Q ; M[0] ; clock      ;
; N/A   ; None         ; 7.855 ns   ; D_Flip_Flop:FF0|Q ; M[1] ; clock      ;
; N/A   ; None         ; 7.831 ns   ; D_Flip_Flop:FF4|Q ; M[1] ; clock      ;
; N/A   ; None         ; 7.826 ns   ; D_Flip_Flop:FF3|Q ; M[1] ; clock      ;
; N/A   ; None         ; 7.820 ns   ; D_Flip_Flop:FF1|Q ; M[1] ; clock      ;
+-------+--------------+------------+-------------------+------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Jun 11 03:57:24 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off missionary_carnibal_sequential_circuit -c missionary_carnibal_sequential_circuit --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 422.12 MHz between source register "D_Flip_Flop:FF0|Q" and destination register "D_Flip_Flop:FF3|Q"
    Info: fmax restricted to clock pin edge rate 2.369 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.632 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X52_Y7_N1; Fanout = 5; REG Node = 'D_Flip_Flop:FF0|Q'
            Info: 2: + IC(0.946 ns) + CELL(0.213 ns) = 1.159 ns; Loc. = LC_X52_Y7_N7; Fanout = 3; COMB Node = 'missionary_carnibal_combinational_circuit:CC0|WideOr3~1'
            Info: 3: + IC(0.383 ns) + CELL(0.090 ns) = 1.632 ns; Loc. = LC_X52_Y7_N4; Fanout = 7; REG Node = 'D_Flip_Flop:FF3|Q'
            Info: Total cell delay = 0.303 ns ( 18.57 % )
            Info: Total interconnect delay = 1.329 ns ( 81.43 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clock" to destination register is 3.174 ns
                Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R3; Fanout = 5; CLK Node = 'clock'
                Info: 2: + IC(1.746 ns) + CELL(0.560 ns) = 3.174 ns; Loc. = LC_X52_Y7_N4; Fanout = 7; REG Node = 'D_Flip_Flop:FF3|Q'
                Info: Total cell delay = 1.428 ns ( 44.99 % )
                Info: Total interconnect delay = 1.746 ns ( 55.01 % )
            Info: - Longest clock path from clock "clock" to source register is 3.174 ns
                Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R3; Fanout = 5; CLK Node = 'clock'
                Info: 2: + IC(1.746 ns) + CELL(0.560 ns) = 3.174 ns; Loc. = LC_X52_Y7_N1; Fanout = 5; REG Node = 'D_Flip_Flop:FF0|Q'
                Info: Total cell delay = 1.428 ns ( 44.99 % )
                Info: Total interconnect delay = 1.746 ns ( 55.01 % )
        Info: + Micro clock to output delay of source is 0.176 ns
        Info: + Micro setup delay of destination is 0.010 ns
Info: tco from clock "clock" to destination pin "K" through register "D_Flip_Flop:FF0|Q" is 9.315 ns
    Info: + Longest clock path from clock "clock" to source register is 3.174 ns
        Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R3; Fanout = 5; CLK Node = 'clock'
        Info: 2: + IC(1.746 ns) + CELL(0.560 ns) = 3.174 ns; Loc. = LC_X52_Y7_N1; Fanout = 5; REG Node = 'D_Flip_Flop:FF0|Q'
        Info: Total cell delay = 1.428 ns ( 44.99 % )
        Info: Total interconnect delay = 1.746 ns ( 55.01 % )
    Info: + Micro clock to output delay of source is 0.176 ns
    Info: + Longest register to pin delay is 5.965 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X52_Y7_N1; Fanout = 5; REG Node = 'D_Flip_Flop:FF0|Q'
        Info: 2: + IC(0.946 ns) + CELL(0.213 ns) = 1.159 ns; Loc. = LC_X52_Y7_N7; Fanout = 3; COMB Node = 'missionary_carnibal_combinational_circuit:CC0|WideOr3~1'
        Info: 3: + IC(0.809 ns) + CELL(0.459 ns) = 2.427 ns; Loc. = LC_X52_Y7_N2; Fanout = 1; COMB Node = 'Additional_module:AM0|WideAnd0~0'
        Info: 4: + IC(1.043 ns) + CELL(2.495 ns) = 5.965 ns; Loc. = PIN_R19; Fanout = 0; PIN Node = 'K'
        Info: Total cell delay = 3.167 ns ( 53.09 % )
        Info: Total interconnect delay = 2.798 ns ( 46.91 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 185 megabytes
    Info: Processing ended: Sun Jun 11 03:57:24 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:02


