{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558379001728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558379001728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 22:03:21 2019 " "Processing started: Mon May 20 22:03:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558379001728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1558379001728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo --generate_symbol=Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo --generate_symbol=Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1558379001728 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 NumbersBitMap.sv(605) " "Verilog HDL Expression warning at NumbersBitMap.sv(605): truncated literal to match 8 bits" {  } { { "RTL/VGA/NumbersBitMap.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/NumbersBitMap.sv" 605 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1558379002445 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 NumbersBitMap.sv(609) " "Verilog HDL Expression warning at NumbersBitMap.sv(609): truncated literal to match 8 bits" {  } { { "RTL/VGA/NumbersBitMap.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/NumbersBitMap.sv" 609 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1558379002445 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 NumbersBitMap.sv(612) " "Verilog HDL Expression warning at NumbersBitMap.sv(612): truncated literal to match 8 bits" {  } { { "RTL/VGA/NumbersBitMap.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/NumbersBitMap.sv" 612 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1558379002445 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 NumbersBitMap.sv(613) " "Verilog HDL Expression warning at NumbersBitMap.sv(613): truncated literal to match 8 bits" {  } { { "RTL/VGA/NumbersBitMap.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/NumbersBitMap.sv" 613 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1558379002445 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 NumbersBitMap.sv(616) " "Verilog HDL Expression warning at NumbersBitMap.sv(616): truncated literal to match 8 bits" {  } { { "RTL/VGA/NumbersBitMap.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/NumbersBitMap.sv" 616 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1558379002445 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 NumbersBitMap.sv(619) " "Verilog HDL Expression warning at NumbersBitMap.sv(619): truncated literal to match 8 bits" {  } { { "RTL/VGA/NumbersBitMap.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/NumbersBitMap.sv" 619 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1558379002445 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 StartBitMap.sv(33) " "Verilog HDL Expression warning at StartBitMap.sv(33): truncated literal to match 8 bits" {  } { { "RTL/VGA/StartBitMap.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/StartBitMap.sv" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1558379002461 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 StartBitMap.sv(34) " "Verilog HDL Expression warning at StartBitMap.sv(34): truncated literal to match 8 bits" {  } { { "RTL/VGA/StartBitMap.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/StartBitMap.sv" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1558379002461 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 StartBitMap.sv(39) " "Verilog HDL Expression warning at StartBitMap.sv(39): truncated literal to match 8 bits" {  } { { "RTL/VGA/StartBitMap.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/StartBitMap.sv" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1558379002461 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lpf.sv(42) " "Verilog HDL information at lpf.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/lpf.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/lpf.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1558379002508 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "byterec.sv(68) " "Verilog HDL information at byterec.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/byterec.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1558379002539 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bitrec.sv(54) " "Verilog HDL information at bitrec.sv(54): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/bitrec.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/bitrec.sv" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1558379002539 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "square_object.sv(36) " "Verilog HDL information at square_object.sv(36): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/square_object.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/square_object.sv" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1558379002554 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controller.sv(131) " "Verilog HDL information at controller.sv(131): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/vga/controller.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/rtl/vga/controller.sv" 131 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1558379002632 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor_code byterec.sv(35) " "Verilog HDL Implicit Net warning at byterec.sv(35): created implicit net for \"nor_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/byterec.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1558379002648 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ext_code byterec.sv(36) " "Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for \"ext_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/byterec.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1558379002648 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rel_code byterec.sv(37) " "Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for \"rel_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/byterec.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1558379002648 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "scrMsg controller.sv(237) " "Verilog HDL error at controller.sv(237): object \"scrMsg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "rtl/vga/controller.sv" "" { Text "Z:/EELabProject/Project/SpaceInvaders_restored/rtl/vga/controller.sv" 237 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1558379002679 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 1  12 s Quartus Prime " "Quartus Prime Create Symbol File was unsuccessful. 1 error, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "548 " "Peak virtual memory: 548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558379002695 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 20 22:03:22 2019 " "Processing ended: Mon May 20 22:03:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558379002695 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558379002695 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558379002695 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1558379002695 ""}
