# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->ALU_CLK(R)	20.500   */2.730         */0.392         ALU/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	20.499   */5.502         */0.394         ALU/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	20.488   */8.386         */0.405         ALU/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	20.487   */10.832        */0.406         ALU/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	20.518   */12.105        */0.376         ALU/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	20.518   */12.309        */0.376         ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	20.518   */12.732        */0.376         ALU/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	20.492   */13.041        */0.402         ALU/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->ALU_CLK(R)	20.519   */13.079        */0.376         ALU/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	20.519   */13.387        */0.376         ALU/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	20.518   */13.542        */0.376         ALU/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	20.505   */13.783        */0.388         ALU/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	20.518   */13.936        */0.376         ALU/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	20.499   */13.953        */0.394         ALU/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	20.500   */14.492        */0.394         ALU/\ALU_OUT_reg[6] /D    1
REF_CLK(R)->ALU_CLK(R)	20.490   */14.694        */0.403         ALU/\ALU_OUT_reg[5] /D    1
@(R)->ALU_CLK(R)	19.468   15.162/*        0.336/*         ALU/\ALU_OUT_reg[8] /RN    1
@(R)->ALU_CLK(R)	19.474   15.164/*        0.331/*         ALU/\ALU_OUT_reg[14] /RN    1
@(R)->ALU_CLK(R)	19.473   15.164/*        0.331/*         ALU/\ALU_OUT_reg[15] /RN    1
@(R)->ALU_CLK(R)	19.474   15.164/*        0.331/*         ALU/\ALU_OUT_reg[12] /RN    1
@(R)->ALU_CLK(R)	19.474   15.164/*        0.331/*         ALU/\ALU_OUT_reg[13] /RN    1
@(R)->ALU_CLK(R)	19.474   15.164/*        0.331/*         ALU/\ALU_OUT_reg[11] /RN    1
@(R)->ALU_CLK(R)	19.474   15.164/*        0.331/*         ALU/\ALU_OUT_reg[10] /RN    1
@(R)->ALU_CLK(R)	19.473   15.165/*        0.331/*         ALU/\ALU_OUT_reg[9] /RN    1
@(R)->ALU_CLK(R)	19.473   15.166/*        0.330/*         ALU/\ALU_OUT_reg[6] /RN    1
@(R)->ALU_CLK(R)	19.473   15.166/*        0.330/*         ALU/\ALU_OUT_reg[4] /RN    1
@(R)->ALU_CLK(R)	19.473   15.166/*        0.330/*         ALU/\ALU_OUT_reg[5] /RN    1
@(R)->ALU_CLK(R)	19.473   15.167/*        0.330/*         ALU/\ALU_OUT_reg[7] /RN    1
@(R)->ALU_CLK(R)	19.471   15.168/*        0.330/*         ALU/\ALU_OUT_reg[0] /RN    1
@(R)->ALU_CLK(R)	19.472   15.169/*        0.330/*         ALU/\ALU_OUT_reg[1] /RN    1
@(R)->ALU_CLK(R)	19.472   15.169/*        0.330/*         ALU/\ALU_OUT_reg[3] /RN    1
@(R)->ALU_CLK(R)	19.472   15.169/*        0.330/*         ALU/OUT_VALID_reg/RN    1
@(R)->ALU_CLK(R)	19.473   15.169/*        0.330/*         ALU/\ALU_OUT_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.569   16.074/*        0.256/*         FIFO_TOP/wptr_full/wfull_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.556   16.190/*        0.282/*         DATA_SYNC/\sync_reg_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.535   */16.339        */0.298         FIFO_TOP/fifomem/\mem_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.528   */16.340        */0.298         FIFO_TOP/fifomem/\mem_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.529   */16.342        */0.297         FIFO_TOP/fifomem/\mem_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.533   */16.342        */0.297         FIFO_TOP/fifomem/\mem_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.535   */16.342        */0.298         FIFO_TOP/fifomem/\mem_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.532   */16.343        */0.298         FIFO_TOP/fifomem/\mem_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.528   */16.344        */0.296         FIFO_TOP/fifomem/\mem_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.527   */16.345        */0.296         FIFO_TOP/fifomem/\mem_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.535   */16.345        */0.297         FIFO_TOP/fifomem/\mem_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.534   */16.345        */0.297         FIFO_TOP/fifomem/\mem_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.535   */16.347        */0.297         FIFO_TOP/fifomem/\mem_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.534   */16.348        */0.296         FIFO_TOP/fifomem/\mem_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.536   */16.348        */0.296         FIFO_TOP/fifomem/\mem_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.532   */16.349        */0.298         FIFO_TOP/fifomem/\mem_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.536   */16.352        */0.297         FIFO_TOP/fifomem/\mem_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.536   */16.352        */0.297         FIFO_TOP/fifomem/\mem_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.537   */16.352        */0.296         FIFO_TOP/fifomem/\mem_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.533   */16.353        */0.295         FIFO_TOP/fifomem/\mem_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.533   */16.355        */0.296         FIFO_TOP/fifomem/\mem_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.535   */16.356        */0.296         FIFO_TOP/fifomem/\mem_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.530   */16.356        */0.299         FIFO_TOP/fifomem/\mem_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.446   */16.356        */0.375         RegFile/\registers_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.535   */16.357        */0.296         FIFO_TOP/fifomem/\mem_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.538   */16.357        */0.295         FIFO_TOP/fifomem/\mem_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.532   */16.358        */0.295         FIFO_TOP/fifomem/\mem_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.538   */16.361        */0.295         FIFO_TOP/fifomem/\mem_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.529   */16.365        */0.297         FIFO_TOP/fifomem/\mem_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.449   */16.365        */0.372         RegFile/\registers_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.535   */16.367        */0.298         FIFO_TOP/fifomem/\mem_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.535   */16.370        */0.297         FIFO_TOP/fifomem/\mem_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.532   */16.372        */0.296         FIFO_TOP/fifomem/\mem_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.533   */16.375        */0.295         FIFO_TOP/fifomem/\mem_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.537   */16.376        */0.296         FIFO_TOP/fifomem/\mem_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.538   */16.380        */0.295         FIFO_TOP/fifomem/\mem_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.453   */16.380        */0.369         RegFile/\registers_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.501   */16.381        */0.367         RegFile/\registers_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.454   */16.382        */0.368         RegFile/\registers_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.502   16.389/*        0.317/*         SYS_CTRL/\current_state_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.483   */16.389        */0.363         RegFile/\registers_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.502   16.391/*        0.317/*         SYS_CTRL/\current_state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.489   */16.392        */0.374         RegFile/\registers_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.479   */16.392        */0.367         RegFile/\registers_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.502   16.394/*        0.317/*         SYS_CTRL/\current_state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.500   16.395/*        0.318/*         SYS_CTRL/\current_state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.501   16.396/*        0.317/*         SYS_CTRL/\Address_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.502   16.396/*        0.317/*         SYS_CTRL/\Address_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.509   16.397/*        0.317/*         FIFO_TOP/wptr_full/\wbin_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.509   16.397/*        0.317/*         FIFO_TOP/wptr_full/\wbin_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.508   16.397/*        0.317/*         FIFO_TOP/wptr_full/\wptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.509   16.397/*        0.317/*         FIFO_TOP/wptr_full/wfull_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.506   16.397/*        0.317/*         FIFO_TOP/sync_r2w/\out_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.509   16.397/*        0.317/*         FIFO_TOP/wptr_full/\wbin_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.504   16.397/*        0.317/*         RegFile/\registers_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.509   16.398/*        0.317/*         FIFO_TOP/wptr_full/\wptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.502   16.398/*        0.317/*         SYS_CTRL/\Address_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.509   16.398/*        0.317/*         FIFO_TOP/wptr_full/\wbin_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.504   16.399/*        0.317/*         FIFO_TOP/sync_r2w/\Q1_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.509   16.399/*        0.317/*         FIFO_TOP/wptr_full/\wptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.506   16.399/*        0.317/*         FIFO_TOP/sync_r2w/\out_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.507   16.399/*        0.317/*         FIFO_TOP/wptr_full/\wptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.506   16.400/*        0.317/*         FIFO_TOP/sync_r2w/\Q1_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.506   16.400/*        0.317/*         FIFO_TOP/sync_r2w/\out_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.505   16.400/*        0.317/*         FIFO_TOP/sync_r2w/\Q1_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.506   16.400/*        0.317/*         FIFO_TOP/sync_r2w/\out_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.503   16.401/*        0.317/*         RegFile/\registers_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.455   */16.401        */0.367         RegFile/\registers_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.505   16.401/*        0.317/*         FIFO_TOP/sync_r2w/\Q1_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.483   */16.403        */0.364         RegFile/\registers_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.482   */16.403        */0.364         RegFile/\registers_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.481   */16.403        */0.361         RegFile/\registers_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.456   */16.404        */0.367         RegFile/\registers_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.455   */16.404        */0.366         RegFile/\registers_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.522   */16.405        */0.361         RegFile/\registers_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.479   */16.406        */0.362         RegFile/\registers_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.483   */16.406        */0.364         RegFile/\registers_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.503   16.407/*        0.317/*         RegFile/\registers_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.482   */16.407        */0.363         RegFile/\registers_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.506   */16.407        */0.362         RegFile/\registers_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.504   */16.407        */0.375         RegFile/\registers_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.487   */16.408        */0.362         RegFile/\registers_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.482   */16.408        */0.364         RegFile/\registers_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.484   */16.409        */0.362         RegFile/\registers_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.483   */16.410        */0.363         RegFile/\registers_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.503   16.410/*        0.317/*         RegFile/\registers_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.454   */16.410        */0.368         RegFile/\registers_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.507   */16.410        */0.372         RegFile/\registers_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.483   */16.410        */0.362         RegFile/\registers_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.532   */16.411        */0.301         FIFO_TOP/fifomem/\mem_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.507   */16.412        */0.360         RegFile/\registers_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.519   */16.413        */0.360         RegFile/\registers_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.455   */16.416        */0.366         RegFile/\registers_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.531   */16.416        */0.363         RegFile/\registers_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.516   */16.417        */0.363         RegFile/\registers_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.534   */16.417        */0.361         RegFile/\registers_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.504   16.417/*        0.317/*         RegFile/\registers_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.454   */16.418        */0.368         RegFile/\registers_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.525   */16.418        */0.358         RegFile/\registers_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.525   */16.418        */0.361         RegFile/\registers_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.522   */16.419        */0.358         RegFile/\registers_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.532   */16.419        */0.359         RegFile/\registers_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.532   */16.420        */0.299         FIFO_TOP/fifomem/\mem_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.518   */16.420        */0.362         RegFile/\registers_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.490   */16.420        */0.361         RegFile/\registers_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.455   */16.421        */0.367         RegFile/\registers_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.533   */16.422        */0.361         RegFile/\registers_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.534   16.422/*        0.314/*         RegFile/\registers_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.535   */16.423        */0.361         RegFile/\registers_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.454   */16.423        */0.367         RegFile/\registers_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.534   */16.423        */0.298         FIFO_TOP/fifomem/\mem_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.514   */16.424        */0.359         RegFile/\registers_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.535   */16.424        */0.361         RegFile/\registers_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.518   */16.424        */0.361         RegFile/\registers_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.537   16.425/*        0.314/*         RegFile/\registers_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.455   */16.425        */0.367         RegFile/\registers_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.455   */16.425        */0.365         RegFile/\registers_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.515   */16.426        */0.359         RegFile/\registers_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.532   */16.426        */0.358         RegFile/\registers_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.534   */16.426        */0.361         RegFile/\registers_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.535   */16.426        */0.299         FIFO_TOP/fifomem/\mem_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.519   */16.427        */0.360         RegFile/\registers_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.539   16.427/*        0.314/*         RegFile/\RdData_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.537   */16.427        */0.359         RegFile/\registers_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.520   */16.428        */0.359         RegFile/\registers_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.535   */16.428        */0.298         FIFO_TOP/fifomem/\mem_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.519   */16.429        */0.359         RegFile/\registers_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.507   */16.429        */0.361         RegFile/\registers_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.539   16.429/*        0.314/*         RegFile/\RdData_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.535   */16.430        */0.361         RegFile/\registers_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.539   16.430/*        0.314/*         RegFile/\RdData_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.520   */16.431        */0.359         RegFile/\registers_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.508   */16.431        */0.360         RegFile/\registers_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.537   */16.431        */0.359         RegFile/\registers_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.535   */16.431        */0.360         RegFile/\registers_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.532   */16.432        */0.361         RegFile/\registers_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.542   16.432/*        0.313/*         RegFile/\RdData_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.538   */16.432        */0.358         RegFile/\registers_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.544   16.432/*        0.313/*         RegFile/RdData_Valid_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.528   */16.432        */0.357         RegFile/\registers_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.532   */16.432        */0.361         RegFile/\registers_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.532   */16.433        */0.296         FIFO_TOP/fifomem/\mem_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.509   */16.433        */0.359         RegFile/\registers_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.533   */16.434        */0.360         RegFile/\registers_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.537   */16.434        */0.297         FIFO_TOP/fifomem/\mem_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.532   */16.434        */0.296         FIFO_TOP/fifomem/\mem_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.536   */16.434        */0.358         RegFile/\registers_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.535   */16.435        */0.358         RegFile/\registers_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.537   */16.436        */0.359         RegFile/\registers_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.532   */16.436        */0.361         RegFile/\registers_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.533   */16.438        */0.361         RegFile/\registers_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.536   */16.438        */0.360         RegFile/\registers_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.536   */16.445        */0.359         RegFile/\registers_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.535   */16.447        */0.358         RegFile/\registers_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.535   */16.448        */0.359         RegFile/\registers_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.537   */16.448        */0.357         RegFile/\registers_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.524   */16.451        */0.295         FIFO_TOP/fifomem/\mem_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.531   */16.453        */0.297         FIFO_TOP/fifomem/\mem_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.533   */16.455        */0.297         FIFO_TOP/fifomem/\mem_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.536   */16.458        */0.298         FIFO_TOP/fifomem/\mem_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.536   */16.459        */0.294         FIFO_TOP/fifomem/\mem_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.538   */16.459        */0.295         FIFO_TOP/fifomem/\mem_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.536   */16.461        */0.296         FIFO_TOP/fifomem/\mem_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.532   */16.461        */0.296         FIFO_TOP/fifomem/\mem_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.537   */16.463        */0.297         FIFO_TOP/fifomem/\mem_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.540   */16.464        */0.362         RegFile/\registers_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.537   */16.465        */0.363         RegFile/\registers_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.540   */16.465        */0.362         RegFile/\registers_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.537   */16.466        */0.295         FIFO_TOP/fifomem/\mem_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.535   */16.467        */0.360         RegFile/\registers_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.540   */16.467        */0.361         RegFile/\registers_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.538   */16.467        */0.362         RegFile/\registers_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.534   */16.467        */0.292         FIFO_TOP/fifomem/\mem_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.535   */16.467        */0.292         FIFO_TOP/fifomem/\mem_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.538   */16.469        */0.290         FIFO_TOP/fifomem/\mem_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.540   */16.469        */0.293         FIFO_TOP/fifomem/\mem_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.538   */16.469        */0.292         FIFO_TOP/fifomem/\mem_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.536   */16.469        */0.292         FIFO_TOP/fifomem/\mem_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.538   */16.471        */0.361         RegFile/\registers_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.540   */16.477        */0.361         RegFile/\registers_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.537   */16.477        */0.362         RegFile/\registers_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.537   */16.478        */0.358         RegFile/\registers_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.539   */16.479        */0.359         RegFile/\registers_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.537   */16.480        */0.362         RegFile/\registers_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.540   */16.481        */0.360         RegFile/\registers_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.539   */16.481        */0.358         RegFile/\registers_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.540   */16.482        */0.360         RegFile/\registers_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.591   16.482/*        0.310/*         RegFile/\RdData_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.591   16.482/*        0.310/*         RegFile/\RdData_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.592   16.482/*        0.310/*         RegFile/\registers_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.592   16.482/*        0.310/*         RegFile/\registers_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.539   */16.482        */0.360         RegFile/\registers_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.592   16.483/*        0.310/*         RegFile/\RdData_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.592   16.483/*        0.310/*         RegFile/\registers_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.592   16.483/*        0.310/*         RegFile/\registers_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.541   */16.483        */0.360         RegFile/\registers_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.592   16.484/*        0.310/*         RegFile/\RdData_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.537   */16.485        */0.362         RegFile/\registers_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.537   */16.485        */0.358         RegFile/\registers_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.532   */16.487        */0.297         FIFO_TOP/fifomem/\mem_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.538   */16.487        */0.358         RegFile/\registers_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.536   */16.488        */0.359         RegFile/\registers_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.538   */16.488        */0.362         RegFile/\registers_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.537   */16.489        */0.363         RegFile/\registers_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.592   16.489/*        0.310/*         RegFile/\registers_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.537   */16.489        */0.362         RegFile/\registers_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.539   */16.489        */0.360         RegFile/\registers_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.542   */16.490        */0.359         RegFile/\registers_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.532   */16.490        */0.296         FIFO_TOP/fifomem/\mem_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.539   */16.491        */0.359         RegFile/\registers_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.537   */16.491        */0.296         FIFO_TOP/fifomem/\mem_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.537   */16.491        */0.360         RegFile/\registers_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.541   */16.492        */0.359         RegFile/\registers_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.537   */16.493        */0.296         FIFO_TOP/fifomem/\mem_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.542   */16.493        */0.359         RegFile/\registers_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.536   */16.495        */0.295         FIFO_TOP/fifomem/\mem_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.538   */16.497        */0.359         RegFile/\registers_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.540   */16.497        */0.358         RegFile/\registers_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.540   */16.497        */0.360         RegFile/\registers_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.537   */16.498        */0.295         FIFO_TOP/fifomem/\mem_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.545   */16.498        */0.357         RegFile/\registers_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.541   */16.499        */0.358         RegFile/\registers_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.463   */16.499        */0.362         FIFO_TOP/wptr_full/\wptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.535   */16.500        */0.294         FIFO_TOP/fifomem/\mem_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.538   */16.500        */0.295         FIFO_TOP/fifomem/\mem_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.542   */16.503        */0.359         RegFile/\registers_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.537   */16.505        */0.360         RegFile/\registers_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.542   */16.505        */0.359         RegFile/\registers_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.543   */16.506        */0.358         RegFile/\registers_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.543   */16.508        */0.357         RegFile/\registers_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.539   */16.511        */0.360         RegFile/\registers_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.539   */16.512        */0.359         RegFile/\registers_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.539   */16.513        */0.360         RegFile/\registers_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.539   */16.513        */0.360         RegFile/\registers_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.539   */16.513        */0.360         RegFile/\registers_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.543   */16.515        */0.358         RegFile/\registers_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.544   */16.516        */0.358         RegFile/\registers_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.541   */16.518        */0.357         RegFile/\registers_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.541   */16.519        */0.358         RegFile/\registers_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.545   */16.519        */0.357         RegFile/\registers_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.465   */16.582        */0.360         FIFO_TOP/wptr_full/\wptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.467   */16.646        */0.359         FIFO_TOP/wptr_full/\wptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.496   */16.718        */0.357         RegFile/\RdData_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.497   */16.726        */0.357         RegFile/\RdData_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.846   16.741/*        -0.028/*        SYS_CTRL/\Address_reg[2] /SN    1
REF_CLK(R)->REF_CLK(R)	20.550   */16.768        */0.352         RegFile/\RdData_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.899   16.787/*        -0.036/*        RegFile/\registers_reg[2][0] /SN    1
REF_CLK(R)->REF_CLK(R)	20.499   */16.794        */0.357         RegFile/\RdData_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.497   */16.795        */0.356         RegFile/\RdData_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.550   */16.807        */0.352         RegFile/\RdData_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.453   */16.828        */0.373         FIFO_TOP/wptr_full/\wptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.453   */16.828        */0.373         FIFO_TOP/wptr_full/\wbin_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.547   */16.830        */0.354         RegFile/\RdData_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.549   */16.834        */0.353         RegFile/\RdData_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.457   */16.839        */0.369         FIFO_TOP/wptr_full/\wbin_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.458   */16.886        */0.368         FIFO_TOP/wptr_full/\wbin_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.498   */17.005        */0.359         RegFile/RdData_Valid_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.466   */17.073        */0.361         FIFO_TOP/wptr_full/\wbin_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.499   17.210/*        0.322/*         RegFile/\registers_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.500   17.211/*        0.322/*         RegFile/\registers_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.500   17.211/*        0.322/*         RegFile/\registers_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.500   17.212/*        0.322/*         RegFile/\registers_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.500   17.212/*        0.322/*         RegFile/\registers_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.500   17.212/*        0.322/*         RegFile/\registers_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.500   17.212/*        0.322/*         RegFile/\registers_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.501   17.212/*        0.322/*         RegFile/\registers_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.500   17.212/*        0.322/*         RegFile/\registers_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.445   */17.282        */0.372         SYS_CTRL/\current_state_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.571   17.285/*        0.314/*         RegFile/\registers_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.583   17.297/*        0.314/*         RegFile/\registers_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.583   17.298/*        0.314/*         RegFile/\registers_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.583   17.298/*        0.314/*         RegFile/\registers_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.583   17.298/*        0.314/*         RegFile/\registers_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.587   17.299/*        0.314/*         RegFile/\registers_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.584   17.299/*        0.314/*         RegFile/\registers_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.583   17.300/*        0.314/*         RegFile/\registers_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.584   17.300/*        0.314/*         RegFile/\registers_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.586   17.300/*        0.314/*         RegFile/\registers_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.586   17.303/*        0.314/*         RegFile/\registers_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.586   17.303/*        0.314/*         RegFile/\registers_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.586   17.303/*        0.314/*         RegFile/\registers_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.587   17.303/*        0.314/*         RegFile/\registers_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.587   17.303/*        0.314/*         RegFile/\registers_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.587   17.303/*        0.314/*         RegFile/\registers_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.586   17.303/*        0.314/*         RegFile/\registers_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.585   17.303/*        0.314/*         RegFile/\registers_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.586   17.303/*        0.314/*         RegFile/\registers_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.586   17.306/*        0.314/*         RegFile/\registers_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.586   17.306/*        0.314/*         RegFile/\registers_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.586   17.310/*        0.314/*         RegFile/\registers_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.585   17.310/*        0.314/*         RegFile/\registers_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.585   17.312/*        0.314/*         RegFile/\registers_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.585   17.312/*        0.314/*         RegFile/\registers_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.585   17.315/*        0.314/*         RegFile/\registers_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.585   17.317/*        0.314/*         RegFile/\registers_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.585   17.322/*        0.314/*         RegFile/\registers_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.585   17.328/*        0.314/*         RegFile/\registers_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.585   17.331/*        0.314/*         RegFile/\registers_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.585   17.338/*        0.314/*         RegFile/\registers_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.585   17.339/*        0.314/*         RegFile/\registers_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.581   17.342/*        0.314/*         RegFile/\registers_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.581   17.343/*        0.314/*         RegFile/\registers_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.585   17.343/*        0.314/*         RegFile/\registers_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.581   17.344/*        0.314/*         RegFile/\registers_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.584   17.344/*        0.314/*         RegFile/\registers_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.585   17.344/*        0.314/*         RegFile/\registers_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.585   17.344/*        0.314/*         RegFile/\registers_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.584   17.344/*        0.314/*         RegFile/\registers_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.585   17.344/*        0.314/*         RegFile/\registers_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.584   17.344/*        0.314/*         RegFile/\registers_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.584   17.345/*        0.314/*         RegFile/\registers_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.585   17.345/*        0.314/*         RegFile/\registers_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.581   17.348/*        0.314/*         RegFile/\registers_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.581   17.355/*        0.314/*         RegFile/\registers_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.579   17.355/*        0.314/*         RegFile/\registers_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.580   17.357/*        0.314/*         RegFile/\registers_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.581   17.358/*        0.314/*         RegFile/\registers_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.584   17.360/*        0.314/*         RegFile/\registers_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.581   17.363/*        0.314/*         RegFile/\registers_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.581   17.364/*        0.314/*         RegFile/\registers_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.581   17.370/*        0.314/*         RegFile/\registers_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.582   17.371/*        0.314/*         RegFile/\registers_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.582   17.377/*        0.314/*         RegFile/\registers_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.582   17.385/*        0.314/*         RegFile/\registers_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.582   17.388/*        0.314/*         RegFile/\registers_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.582   17.389/*        0.314/*         RegFile/\registers_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.579   17.391/*        0.314/*         RegFile/\registers_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.580   17.392/*        0.314/*         RegFile/\registers_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.452   */17.489        */0.367         SYS_CTRL/\current_state_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.595   17.530/*        0.225/*         SYS_CTRL/\current_state_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.566   17.556/*        0.087/*         CLK_GATE/U0_TLATNCAX12M/E    1
REF_CLK(R)->REF_CLK(R)	20.440   */17.583        */0.378         SYS_CTRL/\Address_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.457   */17.607        */0.363         SYS_CTRL/\Address_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.458   */17.612        */0.361         SYS_CTRL/\Address_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.458   */17.616        */0.361         SYS_CTRL/\Address_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.583   17.660/*        0.237/*         SYS_CTRL/\current_state_reg[1] /D    1
@(R)->REF_CLK(R)	20.634   17.753/*        0.260/*         RST_SYNC_1/\sync_reg_reg[1] /RN    1
@(R)->REF_CLK(R)	20.640   17.759/*        0.256/*         RST_SYNC_1/\sync_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.500   18.063/*        0.324/*         DATA_SYNC/enable_pulse_d_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.500   18.063/*        0.324/*         DATA_SYNC/\sync_bus_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.500   18.064/*        0.324/*         DATA_SYNC/\sync_bus_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.500   18.064/*        0.324/*         DATA_SYNC/\sync_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.503   18.066/*        0.323/*         DATA_SYNC/enable_flop_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.505   18.068/*        0.323/*         DATA_SYNC/\sync_reg_reg[1] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.581   18.072/*        0.312/*         ALU/OUT_VALID_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.510   18.076/*        0.322/*         DATA_SYNC/\sync_bus_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.513   18.079/*        0.322/*         DATA_SYNC/\sync_bus_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.516   18.082/*        0.322/*         DATA_SYNC/\sync_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.516   18.084/*        0.322/*         DATA_SYNC/\sync_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.520   18.089/*        0.322/*         RegFile/\registers_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.524   18.089/*        0.322/*         DATA_SYNC/\sync_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.525   18.089/*        0.322/*         RegFile/\registers_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.524   18.089/*        0.322/*         DATA_SYNC/\sync_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.525   18.089/*        0.322/*         RegFile/\registers_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.525   18.090/*        0.322/*         RegFile/\registers_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.525   18.090/*        0.322/*         RegFile/\registers_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.524   18.091/*        0.322/*         RegFile/\registers_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.524   18.091/*        0.322/*         RegFile/\registers_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.524   18.092/*        0.322/*         RegFile/\registers_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.524   18.092/*        0.322/*         RegFile/\registers_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.524   18.093/*        0.322/*         RegFile/\registers_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.523   18.093/*        0.322/*         RegFile/\registers_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.521   18.096/*        0.322/*         RegFile/\registers_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.549   18.117/*        0.319/*         RegFile/\registers_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.549   18.117/*        0.319/*         RegFile/\registers_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.549   18.123/*        0.319/*         RegFile/\registers_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.562   18.126/*        0.318/*         RegFile/\registers_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.550   18.142/*        0.319/*         RegFile/\registers_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.550   18.142/*        0.319/*         RegFile/\registers_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.550   18.142/*        0.319/*         RegFile/\registers_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.555   18.147/*        0.318/*         RegFile/\registers_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.556   18.147/*        0.318/*         RegFile/\registers_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.568   18.152/*        0.317/*         RegFile/\registers_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.562   18.155/*        0.317/*         RegFile/\registers_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.562   18.155/*        0.317/*         RegFile/\registers_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.562   18.155/*        0.317/*         RegFile/\registers_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.561   18.156/*        0.317/*         RegFile/\registers_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.561   18.157/*        0.317/*         RegFile/\registers_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.561   18.157/*        0.317/*         RegFile/\registers_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.562   18.159/*        0.317/*         RegFile/\registers_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.562   18.159/*        0.317/*         RegFile/\registers_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.566   18.164/*        0.317/*         RegFile/\registers_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.577   18.165/*        0.317/*         RegFile/\registers_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.567   18.165/*        0.317/*         RegFile/\registers_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.575   18.169/*        0.317/*         RegFile/\registers_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.576   18.169/*        0.317/*         RegFile/\registers_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.573   18.170/*        0.317/*         RegFile/\registers_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.577   18.170/*        0.317/*         RegFile/\registers_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.577   18.182/*        0.317/*         RegFile/\registers_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.577   18.188/*        0.317/*         RegFile/\registers_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.577   18.195/*        0.317/*         RegFile/\registers_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.578   18.199/*        0.317/*         RegFile/\registers_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.578   18.199/*        0.317/*         RegFile/\registers_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.577   18.199/*        0.317/*         RegFile/\registers_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.577   18.201/*        0.317/*         RegFile/\registers_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.464   */18.208        */0.359         DATA_SYNC/\sync_bus_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.465   */18.211        */0.359         DATA_SYNC/\sync_bus_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.466   */18.219        */0.358         DATA_SYNC/\sync_bus_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.487   */18.226        */0.358         DATA_SYNC/\sync_bus_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.476   */18.230        */0.356         DATA_SYNC/\sync_bus_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.479   */18.230        */0.356         DATA_SYNC/\sync_bus_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.482   */18.234        */0.356         DATA_SYNC/\sync_bus_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.489   */18.240        */0.356         DATA_SYNC/\sync_bus_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.908   18.500/*        -0.029/*        RegFile/\registers_reg[2][7] /SN    1
REF_CLK(R)->REF_CLK(R)	20.908   18.501/*        -0.029/*        RegFile/\registers_reg[3][5] /SN    1
REF_CLK(R)->REF_CLK(R)	20.462   */18.567        */0.362         DATA_SYNC/enable_pulse_d_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	19.314   */18.767        */0.490         ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.320   */18.780        */0.484         ALU/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.319   */18.782        */0.484         ALU/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.321   */18.785        */0.483         ALU/\ALU_OUT_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.321   */18.787        */0.483         ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.321   */18.787        */0.483         ALU/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.322   */18.791        */0.482         ALU/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.322   */18.793        */0.482         ALU/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.322   */18.799        */0.481         ALU/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.323   */18.805        */0.480         ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.327   */18.805        */0.477         ALU/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.323   */18.807        */0.480         ALU/\ALU_OUT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.324   */18.807        */0.480         ALU/\ALU_OUT_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.324   */18.808        */0.480         ALU/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.324   */18.811        */0.479         ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.324   */18.814        */0.479         ALU/\ALU_OUT_reg[1] /SI    1
REF_CLK(R)->REF_CLK(R)	20.465   */18.896        */0.361         DATA_SYNC/enable_flop_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.477   */18.943        */0.351         DATA_SYNC/\sync_reg_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.469   */18.944        */0.354         FIFO_TOP/sync_r2w/\out_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.469   */18.948        */0.354         FIFO_TOP/sync_r2w/\out_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.548   */18.949        */0.346         RST_SYNC_1/\sync_reg_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.469   */18.949        */0.353         FIFO_TOP/sync_r2w/\out_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.470   */18.952        */0.353         FIFO_TOP/sync_r2w/\out_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.576  */80.519        */0.514         FIFO_TOP/fifomem/\mem_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */80.664        */0.455         RegFile/\registers_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.711  */80.682        */0.453         RegFile/\registers_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.838   */94.677        */0.349         RX_CLK_DIV/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.768  94.810/*        0.320/*         UART_RX_TOP/E1/\BIT_COUNT_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.836   */94.820        */0.351         TX_CLK_DIV/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.804  94.880/*        0.284/*         UART_RX_TOP/E1/\BIT_COUNT_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.765  94.981/*        0.322/*         UART_RX_TOP/E1/\BIT_COUNT_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.783  95.151/*        0.305/*         UART_RX_TOP/E1/\BIT_COUNT_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.686  */95.329        */0.402         UART_RX_TOP/E1/\EDGE_COUNT_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.682  */95.329        */0.406         UART_RX_TOP/E1/\EDGE_COUNT_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.686  */95.331        */0.402         UART_RX_TOP/E1/\EDGE_COUNT_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.687  */95.333        */0.401         UART_RX_TOP/E1/\EDGE_COUNT_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.685  */95.345        */0.403         UART_RX_TOP/E1/\EDGE_COUNT_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.800  */95.350        */0.408         RX_CLK_DIV/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.800  */95.351        */0.408         RX_CLK_DIV/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.801  */95.353        */0.407         RX_CLK_DIV/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.801  */95.355        */0.407         RX_CLK_DIV/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.801  */95.355        */0.407         RX_CLK_DIV/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.801  */95.357        */0.407         RX_CLK_DIV/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.801  */95.359        */0.406         RX_CLK_DIV/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.789  */95.420        */0.418         TX_CLK_DIV/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.796  */95.461        */0.411         TX_CLK_DIV/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.799  */95.477        */0.409         TX_CLK_DIV/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.800  */95.483        */0.408         TX_CLK_DIV/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.800  */95.487        */0.407         TX_CLK_DIV/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.801  */95.488        */0.407         TX_CLK_DIV/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.801  */95.491        */0.407         TX_CLK_DIV/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.663  */95.644        */0.424         UART_RX_TOP/F1/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.666  */95.676        */0.421         UART_RX_TOP/F1/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.773  */95.680        */0.435         RX_CLK_DIV/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.815  95.727/*        0.273/*         UART_RX_TOP/F1/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.800  95.731/*        0.287/*         UART_RX_TOP/F1/\current_state_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.690  */95.782        */0.399         UART_RX_TOP/S2/stop_error_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.693  */95.787        */0.396         UART_RX_TOP/P1/PARITY_ERROR_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.774  */95.847        */0.434         TX_CLK_DIV/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.683  */95.872        */0.405         UART_RX_TOP/D2/\P_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.788  96.098/*        0.302/*         UART_RX_TOP/D2/\P_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.789  96.103/*        0.300/*         UART_RX_TOP/D2/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.790  96.105/*        0.300/*         UART_RX_TOP/D2/\P_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.791  96.109/*        0.299/*         UART_RX_TOP/D2/\P_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.791  96.111/*        0.299/*         UART_RX_TOP/D2/\P_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.791  96.114/*        0.298/*         UART_RX_TOP/D2/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.675  */96.258        */0.413         UART_RX_TOP/D2/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.696  */96.426        */0.393         UART_RX_TOP/S1/start_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.796  97.249/*        0.326/*         FIFO_TOP/rptr_empty/rempty_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */97.254        */0.396         UART_TX_TOP/\DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */97.267        */0.395         UART_TX_TOP/\DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */97.267        */0.395         UART_TX_TOP/\DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */97.270        */0.394         UART_TX_TOP/\DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */97.270        */0.394         UART_TX_TOP/\DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */97.274        */0.393         UART_TX_TOP/\DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */97.275        */0.393         UART_TX_TOP/\DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */97.278        */0.393         UART_TX_TOP/\DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */97.413        */0.395         UART_TX_TOP/S1/S_DATA_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */97.440        */0.395         UART_TX_TOP/S1/\temp_registers_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */97.442        */0.395         UART_TX_TOP/S1/\temp_registers_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */97.442        */0.395         UART_TX_TOP/S1/\temp_registers_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */97.445        */0.395         UART_TX_TOP/S1/\temp_registers_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */97.447        */0.394         UART_TX_TOP/S1/\temp_registers_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */97.449        */0.394         UART_TX_TOP/S1/\temp_registers_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */97.449        */0.394         UART_TX_TOP/S1/\temp_registers_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */97.452        */0.393         UART_TX_TOP/S1/\temp_registers_reg[1] /D    1
@(R)->SCAN_CLK(R)	99.882   97.466/*        0.306/*         TX_CLK_DIV/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	99.883   97.485/*        0.304/*         RX_CLK_DIV/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	100.774  97.495/*        0.358/*         UART_TX_TOP/F1/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.774  97.495/*        0.358/*         UART_TX_TOP/F1/\current_state_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.774  97.496/*        0.358/*         UART_TX_TOP/F1/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.774  97.496/*        0.358/*         UART_TX_TOP/S1/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.774  97.497/*        0.358/*         UART_TX_TOP/S1/DONE_reg/RN    1
@(R)->SCAN_CLK(R)	100.773  97.497/*        0.358/*         UART_TX_TOP/F1/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.773  97.497/*        0.358/*         UART_TX_TOP/P1/PARITY_BIT_reg/RN    1
@(R)->SCAN_CLK(R)	100.773  97.498/*        0.358/*         UART_TX_TOP/S1/S_DATA_reg/RN    1
@(R)->SCAN_CLK(R)	100.773  97.499/*        0.358/*         UART_TX_TOP/S1/\count_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.766  97.499/*        0.321/*         UART_RX_TOP/D1/\current_state_reg[0] /D    1
@(R)->SCAN_CLK(R)	100.772  97.500/*        0.358/*         UART_TX_TOP/flag_reg/RN    1
@(R)->SCAN_CLK(R)	100.772  97.500/*        0.358/*         UART_TX_TOP/S1/\temp_registers_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.771  97.501/*        0.358/*         UART_TX_TOP/S1/\temp_registers_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.771  97.502/*        0.358/*         UART_TX_TOP/S1/\temp_registers_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.772  97.504/*        0.358/*         UART_TX_TOP/S1/\temp_registers_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.772  97.504/*        0.358/*         UART_TX_TOP/S1/\temp_registers_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.772  97.504/*        0.358/*         UART_TX_TOP/S1/\temp_registers_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.772  97.505/*        0.358/*         UART_TX_TOP/S1/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.772  97.505/*        0.358/*         UART_TX_TOP/S1/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.772  97.505/*        0.358/*         UART_TX_TOP/S1/\temp_registers_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.772  97.507/*        0.358/*         UART_TX_TOP/S1/\temp_registers_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.772  97.509/*        0.358/*         UART_TX_TOP/\DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.772  97.510/*        0.358/*         UART_TX_TOP/\DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.771  97.512/*        0.358/*         UART_TX_TOP/\DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.771  97.514/*        0.358/*         UART_TX_TOP/\DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.771  97.517/*        0.358/*         UART_TX_TOP/\DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.768  97.518/*        0.358/*         UART_TX_TOP/\DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.769  97.519/*        0.358/*         UART_TX_TOP/\DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.769  97.520/*        0.358/*         UART_TX_TOP/\DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.763  97.529/*        0.358/*         FIFO_TOP/rptr_empty/\rbin_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.764  97.535/*        0.358/*         FIFO_TOP/rptr_empty/\rbin_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.764  97.535/*        0.358/*         FIFO_TOP/rptr_empty/\rbin_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.764  97.535/*        0.358/*         FIFO_TOP/rptr_empty/\rbin_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.764  97.536/*        0.358/*         FIFO_TOP/sync_w2r/\out_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.764  97.537/*        0.358/*         FIFO_TOP/sync_w2r/\out_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.789  97.572/*        0.298/*         UART_RX_TOP/D1/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.788  97.579/*        0.299/*         UART_RX_TOP/D1/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.817  97.602/*        0.313/*         UART_TX_TOP/S1/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.819  97.611/*        0.312/*         UART_TX_TOP/S1/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */97.626        */0.400         UART_TX_TOP/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */97.712        */0.395         FIFO_TOP/rptr_empty/\rptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.842  97.737/*        0.289/*         UART_TX_TOP/S1/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.862  97.768/*        0.270/*         UART_TX_TOP/S1/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.859  97.769/*        0.273/*         UART_TX_TOP/P1/PARITY_BIT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */97.781        */0.398         FIFO_TOP/rptr_empty/\rptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.874  97.782/*        0.258/*         UART_TX_TOP/S1/DONE_reg/D    1
@(R)->SCAN_CLK(R)	101.098  97.822/*        0.033/*         UART_TX_TOP/F1/\current_state_reg[0] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.720   */97.828        */0.468         TX_CLK_DIV/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.720   */97.829        */0.467         RX_CLK_DIV/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */97.850        */0.396         FIFO_TOP/rptr_empty/\rptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */97.989        */0.399         PULSE_GEN/rcv_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.015        */0.408         FIFO_TOP/rptr_empty/\rptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.016        */0.408         FIFO_TOP/rptr_empty/\rbin_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.718  */98.052        */0.404         FIFO_TOP/rptr_empty/\rbin_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.719  */98.072        */0.412         UART_TX_TOP/F1/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.711  */98.074        */0.412         FIFO_TOP/rptr_empty/\rbin_reg[2] /D    1
@(R)->SCAN_CLK(R)	100.728  98.240/*        0.358/*         UART_RX_TOP/D1/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.729  98.241/*        0.358/*         UART_RX_TOP/D1/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.729  98.242/*        0.358/*         UART_RX_TOP/D1/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.730  98.243/*        0.358/*         UART_RX_TOP/D2/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.730  98.243/*        0.358/*         UART_RX_TOP/D2/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.730  98.243/*        0.358/*         UART_RX_TOP/S1/start_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	100.732  98.246/*        0.358/*         UART_RX_TOP/D2/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.732  98.246/*        0.358/*         UART_RX_TOP/D2/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.732  98.246/*        0.358/*         UART_RX_TOP/D2/\P_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.732  98.247/*        0.358/*         UART_RX_TOP/D2/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.731  98.250/*        0.358/*         UART_RX_TOP/D2/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.731  98.252/*        0.358/*         UART_RX_TOP/D2/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.731  98.253/*        0.358/*         UART_RX_TOP/S2/stop_error_reg/RN    1
@(R)->SCAN_CLK(R)	100.731  98.259/*        0.358/*         UART_RX_TOP/P1/PARITY_ERROR_reg/RN    1
@(R)->SCAN_CLK(R)	100.730  98.265/*        0.358/*         UART_RX_TOP/F1/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.730  98.267/*        0.358/*         UART_RX_TOP/F1/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.730  98.268/*        0.358/*         UART_RX_TOP/F1/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.730  98.269/*        0.357/*         UART_RX_TOP/F1/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.730  98.271/*        0.357/*         UART_RX_TOP/E1/\BIT_COUNT_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.771  98.274/*        0.350/*         PULSE_GEN/pls_flop_reg/RN    1
@(R)->SCAN_CLK(R)	100.772  98.275/*        0.350/*         PULSE_GEN/rcv_flop_reg/RN    1
@(R)->SCAN_CLK(R)	100.772  98.275/*        0.350/*         FIFO_TOP/rptr_empty/\rptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.772  98.276/*        0.350/*         FIFO_TOP/sync_w2r/\Q1_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.772  98.276/*        0.350/*         FIFO_TOP/sync_w2r/\out_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.772  98.276/*        0.350/*         FIFO_TOP/sync_w2r/\Q1_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.772  98.276/*        0.350/*         FIFO_TOP/sync_w2r/\Q1_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.772  98.276/*        0.350/*         FIFO_TOP/sync_w2r/\out_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.772  98.276/*        0.350/*         FIFO_TOP/rptr_empty/\rptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.772  98.276/*        0.350/*         FIFO_TOP/sync_w2r/\Q1_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.730  98.276/*        0.357/*         UART_RX_TOP/E1/\BIT_COUNT_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.771  98.277/*        0.350/*         FIFO_TOP/rptr_empty/\rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.730  98.278/*        0.357/*         UART_RX_TOP/E1/\BIT_COUNT_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.771  98.279/*        0.350/*         FIFO_TOP/rptr_empty/\rptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.731  98.285/*        0.357/*         UART_RX_TOP/E1/\BIT_COUNT_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.731  98.287/*        0.357/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.731  98.293/*        0.356/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.731  98.295/*        0.356/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.298        */0.393         FIFO_TOP/rptr_empty/\rbin_reg[0] /D    1
@(R)->SCAN_CLK(R)	100.732  98.299/*        0.356/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.732  98.301/*        0.356/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.878  98.366/*        0.254/*         UART_TX_TOP/F1/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.747  */98.404        */0.385         UART_TX_TOP/F1/\current_state_reg[4] /D    1
@(R)->SCAN_CLK(R)	100.846  98.407/*        0.362/*         RX_CLK_DIV/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.846  98.407/*        0.362/*         RX_CLK_DIV/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.846  98.407/*        0.362/*         RX_CLK_DIV/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.846  98.407/*        0.362/*         RX_CLK_DIV/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.846  98.408/*        0.362/*         RX_CLK_DIV/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.846  98.408/*        0.362/*         RX_CLK_DIV/\count_reg[6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  98.410/*        0.271/*         UART_TX_TOP/F1/\current_state_reg[2] /D    1
@(R)->SCAN_CLK(R)	100.848  98.434/*        0.360/*         TX_CLK_DIV/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.848  98.442/*        0.360/*         TX_CLK_DIV/\count_reg[5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.532  */98.447        */0.549         SYS_CTRL/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.841  98.453/*        0.291/*         UART_TX_TOP/F1/\current_state_reg[3] /D    1
@(R)->SCAN_CLK(R)	100.849  98.455/*        0.359/*         RX_CLK_DIV/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.849  98.455/*        0.359/*         TX_CLK_DIV/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.849  98.460/*        0.358/*         TX_CLK_DIV/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.849  98.464/*        0.358/*         TX_CLK_DIV/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.850  98.473/*        0.358/*         TX_CLK_DIV/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.850  98.478/*        0.358/*         TX_CLK_DIV/\count_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.551  */98.502        */0.531         SYS_CTRL/\Address_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.585  */98.539        */0.523         RegFile/\registers_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.590  */98.562        */0.514         RegFile/\registers_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.533  */98.566        */0.555         UART_RX_TOP/S1/start_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.577  */98.568        */0.545         FIFO_TOP/rptr_empty/\rbin_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.569  */98.570        */0.513         SYS_CTRL/\Address_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.596  */98.574        */0.513         RegFile/\registers_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.570  */98.580        */0.512         SYS_CTRL/\Address_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.597  */98.582        */0.512         RegFile/\registers_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.612  */98.584        */0.515         RegFile/\registers_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.550  */98.584        */0.537         UART_RX_TOP/F1/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.624  */98.585        */0.507         UART_TX_TOP/S1/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.598  */98.586        */0.511         RegFile/\registers_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.599  */98.588        */0.510         RegFile/\registers_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.599  */98.590        */0.509         RegFile/\registers_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.574  */98.596        */0.548         FIFO_TOP/rptr_empty/\rbin_reg[3] /SI    1
@(R)->SCAN_CLK(R)	101.100  98.604/*        0.022/*         FIFO_TOP/rptr_empty/rempty_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.613  */98.623        */0.496         RegFile/\registers_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.605  */98.626        */0.501         RegFile/\registers_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.628  */98.630        */0.503         RegFile/\registers_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.628  */98.633        */0.503         RegFile/\registers_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.622  */98.647        */0.488         RegFile/\registers_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.614  */98.648        */0.497         RegFile/\registers_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.577  */98.654        */0.511         UART_RX_TOP/E1/\EDGE_COUNT_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.620  */98.654        */0.489         RegFile/\registers_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.662  */98.666        */0.480         RegFile/\registers_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.635  */98.668        */0.485         RegFile/RdData_Valid_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  */98.668        */0.491         RegFile/\registers_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.638  */98.674        */0.493         RegFile/\registers_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.576  */98.680        */0.511         UART_RX_TOP/D1/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.601  */98.694        */0.481         SYS_CTRL/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.600  */98.694        */0.489         FIFO_TOP/wptr_full/\wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.660  */98.694        */0.548         TX_CLK_DIV/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.661  */98.697        */0.547         RX_CLK_DIV/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.633  */98.698        */0.498         UART_TX_TOP/S1/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.570  */98.702        */0.519         UART_RX_TOP/S2/stop_error_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.603  */98.705        */0.486         FIFO_TOP/wptr_full/\wbin_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  */98.709        */0.492         RegFile/\registers_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.652  */98.713        */0.480         RegFile/\registers_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.663  */98.713        */0.480         RegFile/\registers_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.580  */98.717        */0.507         UART_RX_TOP/F1/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.614  */98.720        */0.484         DATA_SYNC/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  */98.720        */0.467         RegFile/\registers_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.614  */98.722        */0.468         SYS_CTRL/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.645  */98.722        */0.469         RegFile/\registers_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.671  */98.723        */0.471         RegFile/\registers_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.657  */98.723        */0.475         RegFile/\registers_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  */98.723        */0.467         RegFile/\registers_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.658  */98.725        */0.473         RegFile/\registers_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  */98.726        */0.466         RegFile/\registers_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  */98.726        */0.466         RegFile/\registers_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.607  */98.726        */0.482         FIFO_TOP/wptr_full/\wbin_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  */98.727        */0.466         RegFile/\registers_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.582  */98.727        */0.506         UART_RX_TOP/E1/\EDGE_COUNT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.683  */98.727        */0.475         RegFile/\registers_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.667  */98.728        */0.475         RegFile/\registers_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.617  */98.728        */0.466         SYS_CTRL/\Address_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.662  */98.729        */0.474         RegFile/\registers_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.582  */98.730        */0.506         UART_RX_TOP/E1/\EDGE_COUNT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.571  */98.738        */0.517         FIFO_TOP/fifomem/\mem_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.667  */98.740        */0.475         RegFile/\registers_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.685  */98.740        */0.472         RegFile/\registers_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.668  */98.741        */0.475         RegFile/\registers_reg[2][3] /SI    1
@(R)->SCAN_CLK(R)	101.166  98.743/*        0.042/*         RX_CLK_DIV/odd_edge_tog_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.583  */98.744        */0.505         UART_RX_TOP/E1/\EDGE_COUNT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.687  */98.747        */0.471         RegFile/\registers_reg[3][3] /SI    1
@(R)->SCAN_CLK(R)	101.170  98.747/*        0.038/*         TX_CLK_DIV/odd_edge_tog_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.605  */98.748        */0.478         SYS_CTRL/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.667  */98.748        */0.541         TX_CLK_DIV/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.553  */98.749        */0.529         FIFO_TOP/fifomem/\mem_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.619  */98.752        */0.513         UART_TX_TOP/F1/\current_state_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.623  */98.762        */0.473         DATA_SYNC/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.632  */98.764        */0.500         UART_TX_TOP/F1/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.622  */98.770        */0.510         UART_TX_TOP/S1/S_DATA_reg/SI    1
@(R)->SCAN_CLK(R)	100.889  98.770/*        0.319/*         RST_SYNC_2/\sync_reg_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.607  */98.772        */0.525         UART_TX_TOP/F1/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.619  */98.774        */0.468         DATA_SYNC/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.637  */98.774        */0.471         DATA_SYNC/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.617  */98.776        */0.473         FIFO_TOP/wptr_full/\wbin_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.685  */98.778        */0.523         RX_CLK_DIV/\count_reg[1] /SI    1
@(R)->SCAN_CLK(R)	100.897  98.778/*        0.311/*         RST_SYNC_2/\sync_reg_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.638  */98.778        */0.494         UART_TX_TOP/S1/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.631  */98.778        */0.471         DATA_SYNC/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.630  */98.779        */0.502         UART_TX_TOP/F1/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.585  */98.780        */0.502         UART_RX_TOP/E1/\BIT_COUNT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.685  */98.781        */0.522         TX_CLK_DIV/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.700  */98.781        */0.465         RegFile/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.686  */98.783        */0.522         TX_CLK_DIV/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.616  */98.783        */0.470         DATA_SYNC/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.572  */98.784        */0.516         UART_RX_TOP/D1/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.582  */98.784        */0.505         UART_RX_TOP/E1/\BIT_COUNT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.583  */98.784        */0.504         UART_RX_TOP/E1/\BIT_COUNT_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.632  */98.784        */0.498         UART_TX_TOP/S1/\temp_registers_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.686  */98.784        */0.521         TX_CLK_DIV/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  */98.784        */0.467         RegFile/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  */98.784        */0.504         FIFO_TOP/rptr_empty/\rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.636  */98.785        */0.472         DATA_SYNC/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.686  */98.785        */0.521         TX_CLK_DIV/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.636  */98.785        */0.495         UART_TX_TOP/P1/PARITY_BIT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.701  */98.786        */0.464         RegFile/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.634  */98.786        */0.467         DATA_SYNC/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  */98.787        */0.467         RegFile/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.617  */98.788        */0.469         DATA_SYNC/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */98.791        */0.463         RegFile/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  */98.791        */0.467         RegFile/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.577  */98.792        */0.512         UART_RX_TOP/P1/PARITY_ERROR_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.585  */98.795        */0.502         UART_RX_TOP/D1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.689  */98.796        */0.519         RX_CLK_DIV/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.688  */98.796        */0.519         TX_CLK_DIV/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.689  */98.797        */0.519         RX_CLK_DIV/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.620  */98.797        */0.503         FIFO_TOP/rptr_empty/\rbin_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.688  */98.798        */0.519         RX_CLK_DIV/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.653  */98.798        */0.466         RegFile/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.607  */98.798        */0.525         UART_TX_TOP/F1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.689  */98.798        */0.519         RX_CLK_DIV/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.688  */98.798        */0.519         TX_CLK_DIV/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.689  */98.799        */0.519         RX_CLK_DIV/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.575  */98.801        */0.513         UART_RX_TOP/F1/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.586  */98.801        */0.502         UART_RX_TOP/D2/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.683  */98.801        */0.460         RegFile/\registers_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.617  */98.802        */0.468         RegFile/\registers_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.689  */98.803        */0.460         RegFile/\registers_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.687  */98.803        */0.460         RegFile/\registers_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.625  */98.804        */0.504         UART_TX_TOP/\DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.626  */98.804        */0.504         UART_TX_TOP/\DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.698  */98.804        */0.461         RegFile/\registers_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.624  */98.805        */0.504         UART_TX_TOP/\DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.578  */98.805        */0.512         UART_RX_TOP/D2/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.806        */0.460         RegFile/\registers_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.693  */98.806        */0.460         RegFile/\registers_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.698  */98.806        */0.460         RegFile/\registers_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.806        */0.460         RegFile/\registers_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.586  */98.806        */0.502         UART_RX_TOP/E1/\BIT_COUNT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.807        */0.460         RegFile/\registers_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.624  */98.807        */0.503         UART_TX_TOP/\DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */98.807        */0.460         RegFile/\registers_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.588  */98.807        */0.502         UART_RX_TOP/D2/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.807        */0.460         RegFile/\registers_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.676  */98.807        */0.461         RegFile/\registers_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.617  */98.807        */0.467         RegFile/\registers_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.688  */98.807        */0.520         RX_CLK_DIV/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.588  */98.807        */0.502         UART_RX_TOP/D2/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.619  */98.808        */0.467         RegFile/\registers_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.617  */98.808        */0.467         RegFile/\registers_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.704  */98.809        */0.460         RegFile/\registers_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.809        */0.460         RegFile/\registers_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.809        */0.460         RegFile/\registers_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */98.809        */0.460         RegFile/\registers_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.697  */98.809        */0.460         RegFile/\registers_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.701  */98.809        */0.460         RegFile/\registers_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.588  */98.809        */0.502         UART_RX_TOP/D2/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.697  */98.809        */0.459         RegFile/\registers_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.627  */98.810        */0.503         UART_TX_TOP/\DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.810        */0.460         RegFile/\registers_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */98.810        */0.460         RegFile/\registers_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.810        */0.460         RegFile/\registers_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.681  */98.810        */0.460         RegFile/\registers_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */98.810        */0.460         RegFile/\registers_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.810        */0.460         RegFile/\registers_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.704  */98.811        */0.460         RegFile/\registers_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */98.811        */0.460         RegFile/\registers_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.701  */98.811        */0.459         RegFile/\registers_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.627  */98.811        */0.503         UART_TX_TOP/\DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.700  */98.811        */0.459         RegFile/\registers_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.811        */0.460         RegFile/\registers_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.705  */98.811        */0.460         RegFile/\registers_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.704  */98.812        */0.459         RegFile/\registers_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */98.812        */0.459         RegFile/\registers_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  */98.812        */0.466         RegFile/\registers_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.697  */98.812        */0.459         RegFile/\registers_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.682  */98.812        */0.460         RegFile/\registers_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.698  */98.813        */0.459         RegFile/\registers_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.617  */98.813        */0.466         RegFile/\registers_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.628  */98.813        */0.502         UART_TX_TOP/S1/\temp_registers_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.700  */98.813        */0.459         RegFile/\registers_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.698  */98.813        */0.459         RegFile/\registers_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.700  */98.813        */0.459         RegFile/\registers_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.813        */0.459         RegFile/\registers_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.813        */0.459         RegFile/\registers_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.813        */0.459         RegFile/\registers_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.700  */98.813        */0.459         RegFile/\registers_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.704  */98.814        */0.459         RegFile/\registers_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  */98.814        */0.466         RegFile/\registers_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.814        */0.459         RegFile/\registers_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  */98.814        */0.459         RegFile/\registers_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.628  */98.814        */0.502         UART_TX_TOP/\DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.689  */98.814        */0.459         RegFile/\registers_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.814        */0.460         RegFile/\registers_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.588  */98.815        */0.501         UART_RX_TOP/D2/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.606  */98.815        */0.516         FIFO_TOP/rptr_empty/rempty_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.815        */0.460         RegFile/\registers_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  */98.815        */0.466         RegFile/\registers_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.815        */0.459         RegFile/\registers_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.616  */98.816        */0.510         UART_TX_TOP/\DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  */98.816        */0.459         RegFile/\registers_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.587  */98.816        */0.501         UART_RX_TOP/E1/\EDGE_COUNT_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.704  */98.816        */0.459         RegFile/\registers_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.704  */98.816        */0.459         RegFile/\registers_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.816        */0.459         RegFile/\registers_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.705  */98.816        */0.459         RegFile/\registers_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.705  */98.816        */0.459         RegFile/\registers_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.687  */98.816        */0.459         RegFile/\registers_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  */98.817        */0.466         RegFile/\registers_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.704  */98.817        */0.459         RegFile/\registers_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.697  */98.817        */0.459         RegFile/\registers_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */98.817        */0.459         RegFile/\registers_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.818        */0.459         RegFile/\registers_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.629  */98.818        */0.502         UART_TX_TOP/S1/\temp_registers_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.621  */98.818        */0.465         FIFO_TOP/sync_r2w/\out_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.704  */98.818        */0.459         RegFile/\registers_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.819        */0.461         RegFile/\registers_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */98.819        */0.458         RegFile/\registers_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.705  */98.819        */0.459         RegFile/\registers_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.682  */98.819        */0.460         RegFile/\registers_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.705  */98.819        */0.459         RegFile/\registers_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */98.820        */0.458         RegFile/\registers_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.700  */98.820        */0.458         RegFile/\registers_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.821        */0.458         RegFile/\registers_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.624  */98.821        */0.465         FIFO_TOP/wptr_full/wfull_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.705  */98.821        */0.458         RegFile/\registers_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.621  */98.821        */0.465         FIFO_TOP/sync_r2w/\out_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  */98.822        */0.458         RegFile/\registers_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.589  */98.822        */0.501         UART_RX_TOP/D2/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.622  */98.824        */0.465         FIFO_TOP/sync_r2w/\out_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.695  */98.824        */0.513         RST_SYNC_2/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.630  */98.824        */0.501         UART_TX_TOP/S1/\temp_registers_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.698  */98.824        */0.459         RegFile/\registers_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.623  */98.825        */0.499         PULSE_GEN/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.630  */98.827        */0.500         UART_TX_TOP/S1/\temp_registers_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.631  */98.827        */0.500         UART_TX_TOP/S1/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.585  */98.828        */0.503         UART_RX_TOP/D2/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.631  */98.828        */0.500         UART_TX_TOP/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.623  */98.828        */0.499         FIFO_TOP/sync_w2r/\Q1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.622  */98.828        */0.500         FIFO_TOP/sync_w2r/\out_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.631  */98.828        */0.500         UART_TX_TOP/S1/\temp_registers_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.630  */98.828        */0.500         UART_TX_TOP/S1/\temp_registers_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.624  */98.829        */0.462         DATA_SYNC/enable_pulse_d_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.631  */98.829        */0.500         UART_TX_TOP/S1/\temp_registers_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.622  */98.831        */0.500         FIFO_TOP/sync_w2r/\out_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.625  */98.831        */0.465         FIFO_TOP/wptr_full/\wbin_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.620  */98.831        */0.465         FIFO_TOP/sync_r2w/\Q1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.623  */98.832        */0.499         FIFO_TOP/sync_w2r/\out_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.633  */98.832        */0.499         UART_TX_TOP/S1/DONE_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.833        */0.459         RegFile/\registers_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.580  */98.834        */0.507         UART_RX_TOP/F1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.631  */98.834        */0.460         DATA_SYNC/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.623  */98.835        */0.463         FIFO_TOP/sync_r2w/\out_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.623  */98.835        */0.499         PULSE_GEN/rcv_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.576  */98.836        */0.520         FIFO_TOP/fifomem/\mem_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.836        */0.458         RegFile/\registers_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.626  */98.837        */0.463         FIFO_TOP/wptr_full/\wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.623  */98.837        */0.499         FIFO_TOP/rptr_empty/\rptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.624  */98.839        */0.462         FIFO_TOP/sync_r2w/\Q1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.626  */98.840        */0.462         FIFO_TOP/wptr_full/\wptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.623  */98.840        */0.462         FIFO_TOP/sync_r2w/\Q1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.572  */98.841        */0.519         FIFO_TOP/fifomem/\mem_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.701  */98.842        */0.463         RegFile/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.624  */98.842        */0.462         FIFO_TOP/sync_r2w/\Q1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.576  */98.843        */0.518         FIFO_TOP/fifomem/\mem_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.578  */98.844        */0.518         FIFO_TOP/fifomem/\mem_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.707  */98.844        */0.451         RST_SYNC_1/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.577  */98.845        */0.518         FIFO_TOP/fifomem/\mem_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.628  */98.845        */0.461         FIFO_TOP/wptr_full/\wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.625  */98.845        */0.497         FIFO_TOP/sync_w2r/\Q1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.625  */98.845        */0.497         FIFO_TOP/sync_w2r/\out_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.578  */98.846        */0.518         FIFO_TOP/fifomem/\mem_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.571  */98.846        */0.518         FIFO_TOP/fifomem/\mem_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.569  */98.846        */0.518         FIFO_TOP/fifomem/\mem_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.578  */98.846        */0.518         FIFO_TOP/fifomem/\mem_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.624  */98.846        */0.497         FIFO_TOP/rptr_empty/\rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.578  */98.847        */0.518         FIFO_TOP/fifomem/\mem_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.578  */98.847        */0.518         FIFO_TOP/fifomem/\mem_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.577  */98.847        */0.518         FIFO_TOP/fifomem/\mem_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.578  */98.847        */0.518         FIFO_TOP/fifomem/\mem_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.579  */98.848        */0.518         FIFO_TOP/fifomem/\mem_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.625  */98.848        */0.497         FIFO_TOP/sync_w2r/\Q1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.691  */98.848        */0.468         RST_SYNC_1/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.579  */98.849        */0.518         FIFO_TOP/fifomem/\mem_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.625  */98.849        */0.497         FIFO_TOP/sync_w2r/\Q1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.625  */98.849        */0.497         FIFO_TOP/rptr_empty/\rptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.575  */98.850        */0.518         FIFO_TOP/fifomem/\mem_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.578  */98.850        */0.517         FIFO_TOP/fifomem/\mem_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.579  */98.851        */0.517         FIFO_TOP/fifomem/\mem_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.578  */98.851        */0.518         FIFO_TOP/fifomem/\mem_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.579  */98.851        */0.517         FIFO_TOP/fifomem/\mem_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.578  */98.852        */0.517         FIFO_TOP/fifomem/\mem_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.575  */98.852        */0.516         FIFO_TOP/fifomem/\mem_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.571  */98.852        */0.517         FIFO_TOP/fifomem/\mem_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.579  */98.853        */0.517         FIFO_TOP/fifomem/\mem_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.575  */98.853        */0.516         FIFO_TOP/fifomem/\mem_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.575  */98.853        */0.519         FIFO_TOP/fifomem/\mem_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.574  */98.853        */0.517         FIFO_TOP/fifomem/\mem_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.579  */98.853        */0.517         FIFO_TOP/fifomem/\mem_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.574  */98.854        */0.517         FIFO_TOP/fifomem/\mem_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.575  */98.854        */0.516         FIFO_TOP/fifomem/\mem_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.575  */98.854        */0.516         FIFO_TOP/fifomem/\mem_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.575  */98.855        */0.516         FIFO_TOP/fifomem/\mem_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.575  */98.855        */0.516         FIFO_TOP/fifomem/\mem_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.580  */98.856        */0.517         FIFO_TOP/fifomem/\mem_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.577  */98.856        */0.517         FIFO_TOP/fifomem/\mem_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.575  */98.856        */0.516         FIFO_TOP/fifomem/\mem_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.579  */98.856        */0.517         FIFO_TOP/fifomem/\mem_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.579  */98.857        */0.517         FIFO_TOP/fifomem/\mem_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.576  */98.857        */0.517         FIFO_TOP/fifomem/\mem_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.575  */98.858        */0.516         FIFO_TOP/fifomem/\mem_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.579  */98.859        */0.517         FIFO_TOP/fifomem/\mem_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.580  */98.859        */0.516         FIFO_TOP/fifomem/\mem_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.580  */98.859        */0.516         FIFO_TOP/fifomem/\mem_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.577  */98.860        */0.516         FIFO_TOP/fifomem/\mem_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.577  */98.860        */0.516         FIFO_TOP/fifomem/\mem_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.579  */98.860        */0.516         FIFO_TOP/fifomem/\mem_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.578  */98.860        */0.516         FIFO_TOP/fifomem/\mem_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.579  */98.860        */0.516         FIFO_TOP/fifomem/\mem_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.578  */98.861        */0.517         FIFO_TOP/fifomem/\mem_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.575  */98.861        */0.516         FIFO_TOP/fifomem/\mem_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.577  */98.861        */0.516         FIFO_TOP/fifomem/\mem_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.578  */98.862        */0.516         FIFO_TOP/fifomem/\mem_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.577  */98.863        */0.516         FIFO_TOP/fifomem/\mem_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.580  */98.863        */0.516         FIFO_TOP/fifomem/\mem_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.576  */98.863        */0.516         FIFO_TOP/fifomem/\mem_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.573  */98.863        */0.516         FIFO_TOP/fifomem/\mem_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.579  */98.864        */0.516         FIFO_TOP/fifomem/\mem_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.581  */98.864        */0.516         FIFO_TOP/fifomem/\mem_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.865        */0.505         RST_SYNC_2/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.577  */98.867        */0.516         FIFO_TOP/fifomem/\mem_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.581  */98.867        */0.515         FIFO_TOP/fifomem/\mem_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.583  */98.871        */0.508         FIFO_TOP/fifomem/\mem_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.720  */98.878        */0.402         PULSE_GEN/pls_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.617  */98.893        */0.505         FIFO_TOP/rptr_empty/\rbin_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.704  */98.896        */0.460         RegFile/\registers_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.704  */98.898        */0.460         RegFile/\registers_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.705  */98.898        */0.460         RegFile/\registers_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.708  */98.899        */0.457         RegFile/\registers_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  */98.901        */0.460         RegFile/\registers_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.934        */0.390         FIFO_TOP/sync_w2r/\Q1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.942        */0.356         FIFO_TOP/sync_r2w/\Q1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.944        */0.355         FIFO_TOP/sync_r2w/\Q1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.945        */0.389         FIFO_TOP/sync_w2r/\Q1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.948        */0.388         FIFO_TOP/sync_w2r/\Q1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.952        */0.387         FIFO_TOP/sync_w2r/\Q1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.954        */0.389         FIFO_TOP/sync_w2r/\out_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.954        */0.354         FIFO_TOP/sync_r2w/\Q1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.954        */0.389         FIFO_TOP/sync_w2r/\out_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.956        */0.353         FIFO_TOP/sync_r2w/\Q1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.957        */0.388         FIFO_TOP/sync_w2r/\out_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.958        */0.388         FIFO_TOP/sync_w2r/\out_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.808  */98.970        */0.400         RST_SYNC_2/\sync_reg_reg[1] /D    1
RX_CLK(R)->RX_CLK(R)	218.129  214.942/*       54.254/*        Stop_Error    1
RX_CLK(R)->RX_CLK(R)	218.129  215.655/*       54.254/*        Parity_Error    1
RX_CLK(R)->TX_CLK(R)	252.371  249.867/*       20.000/*        SO[0]    1
TX_CLK(R)->TX_CLK(R)	8679.952 8675.842/*      1.696/*         TX_OUT    1
