
*** Running vivado
    with args -log design_1_lane_linear_ip_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_lane_linear_ip_0_1.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_lane_linear_ip_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dragos/lane_project/lane_linear_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_lane_linear_ip_0_1 -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 290137
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2679.863 ; gain = 29.906 ; free physical = 2478 ; free virtual = 23417
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_lane_linear_ip_0_1' [/home/dragos/line_follower/line_follower.gen/sources_1/bd/design_1/ip/design_1_lane_linear_ip_0_1/synth/design_1_lane_linear_ip_0_1.v:56]
INFO: [Synth 8-6157] synthesizing module 'lane_linear_ip_v1_0' [/home/dragos/line_follower/line_follower.gen/sources_1/bd/design_1/ipshared/5cf6/hdl/lane_linear_ip_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lane_linear_ip_v1_0_S00_AXI' [/home/dragos/line_follower/line_follower.gen/sources_1/bd/design_1/ipshared/5cf6/hdl/lane_linear_ip_v1_0_S00_AXI.v:3]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
	Parameter BIAS_Q16 bound to: 32'sb11111111111111101110111100100100 
	Parameter W0_Q16 bound to: 88324 - type: integer 
	Parameter W1_Q16 bound to: 32'sb11111111111111000010111100110010 
	Parameter W2_Q16 bound to: 282915 - type: integer 
	Parameter W3_Q16 bound to: 32'sb11111111111110111010101010100011 
	Parameter W4_Q16 bound to: 25738 - type: integer 
	Parameter W5_Q16 bound to: 102164 - type: integer 
	Parameter W6_Q16 bound to: 32'sb11111111111111111011001001010011 
	Parameter W7_Q16 bound to: 196217 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/dragos/line_follower/line_follower.gen/sources_1/bd/design_1/ipshared/5cf6/hdl/lane_linear_ip_v1_0_S00_AXI.v:252]
INFO: [Synth 8-226] default block is never used [/home/dragos/line_follower/line_follower.gen/sources_1/bd/design_1/ipshared/5cf6/hdl/lane_linear_ip_v1_0_S00_AXI.v:435]
INFO: [Synth 8-6155] done synthesizing module 'lane_linear_ip_v1_0_S00_AXI' (1#1) [/home/dragos/line_follower/line_follower.gen/sources_1/bd/design_1/ipshared/5cf6/hdl/lane_linear_ip_v1_0_S00_AXI.v:3]
INFO: [Synth 8-6155] done synthesizing module 'lane_linear_ip_v1_0' (2#1) [/home/dragos/line_follower/line_follower.gen/sources_1/bd/design_1/ipshared/5cf6/hdl/lane_linear_ip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lane_linear_ip_0_1' (3#1) [/home/dragos/line_follower/line_follower.gen/sources_1/bd/design_1/ip/design_1_lane_linear_ip_0_1/synth/design_1_lane_linear_ip_0_1.v:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2731.770 ; gain = 81.812 ; free physical = 3256 ; free virtual = 24196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2748.613 ; gain = 98.656 ; free physical = 3255 ; free virtual = 24194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2748.613 ; gain = 98.656 ; free physical = 3255 ; free virtual = 24194
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2748.613 ; gain = 0.000 ; free physical = 3250 ; free virtual = 24189
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.520 ; gain = 0.000 ; free physical = 3183 ; free virtual = 24123
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2921.332 ; gain = 23.812 ; free physical = 3183 ; free virtual = 24123
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2921.332 ; gain = 271.375 ; free physical = 3243 ; free virtual = 24182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2921.332 ; gain = 271.375 ; free physical = 3243 ; free virtual = 24182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2921.332 ; gain = 271.375 ; free physical = 3243 ; free virtual = 24182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2921.332 ; gain = 271.375 ; free physical = 3237 ; free virtual = 24178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   8 Input   48 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Multipliers : 
	              19x32  Multipliers := 2     
	              20x32  Multipliers := 2     
	              16x32  Multipliers := 2     
	              18x32  Multipliers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 16    
	  16 Input   32 Bit        Muxes := 15    
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mac_sum_q326, operation Mode is: (A:0x3ffc2f32)*B.
DSP Report: operator mac_sum_q326 is absorbed into DSP mac_sum_q326.
DSP Report: operator mac_sum_q326 is absorbed into DSP mac_sum_q326.
DSP Report: Generating DSP mac_sum_q326, operation Mode is: (PCIN>>17)+(A:0x3ffc2f32)*B.
DSP Report: operator mac_sum_q326 is absorbed into DSP mac_sum_q326.
DSP Report: operator mac_sum_q326 is absorbed into DSP mac_sum_q326.
DSP Report: Generating DSP mac_sum_q325, operation Mode is: (A:0x45123)*B.
DSP Report: operator mac_sum_q325 is absorbed into DSP mac_sum_q325.
DSP Report: operator mac_sum_q325 is absorbed into DSP mac_sum_q325.
DSP Report: Generating DSP mac_sum_q325, operation Mode is: (PCIN>>17)+(A:0x45123)*B.
DSP Report: operator mac_sum_q325 is absorbed into DSP mac_sum_q325.
DSP Report: operator mac_sum_q325 is absorbed into DSP mac_sum_q325.
DSP Report: Generating DSP mac_sum_q324, operation Mode is: (A:0x3ffbaaa3)*B.
DSP Report: operator mac_sum_q324 is absorbed into DSP mac_sum_q324.
DSP Report: operator mac_sum_q324 is absorbed into DSP mac_sum_q324.
DSP Report: Generating DSP mac_sum_q324, operation Mode is: (PCIN>>17)+(A:0x3ffbaaa3)*B.
DSP Report: operator mac_sum_q324 is absorbed into DSP mac_sum_q324.
DSP Report: operator mac_sum_q324 is absorbed into DSP mac_sum_q324.
DSP Report: Generating DSP mac_sum_q320, operation Mode is: (A:0x2fe79)*B.
DSP Report: operator mac_sum_q320 is absorbed into DSP mac_sum_q320.
DSP Report: operator mac_sum_q320 is absorbed into DSP mac_sum_q320.
DSP Report: Generating DSP mac_sum_q320, operation Mode is: (PCIN>>17)+(A:0x2fe79)*B.
DSP Report: operator mac_sum_q320 is absorbed into DSP mac_sum_q320.
DSP Report: operator mac_sum_q320 is absorbed into DSP mac_sum_q320.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2921.332 ; gain = 271.375 ; free physical = 3214 ; free virtual = 24158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+----------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping                 | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|lane_linear_ip_v1_0_S00_AXI | (A:0x3ffc2f32)*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|lane_linear_ip_v1_0_S00_AXI | (PCIN>>17)+(A:0x3ffc2f32)*B | 19     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|lane_linear_ip_v1_0_S00_AXI | (A:0x45123)*B               | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|lane_linear_ip_v1_0_S00_AXI | (PCIN>>17)+(A:0x45123)*B    | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|lane_linear_ip_v1_0_S00_AXI | (A:0x3ffbaaa3)*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|lane_linear_ip_v1_0_S00_AXI | (PCIN>>17)+(A:0x3ffbaaa3)*B | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|lane_linear_ip_v1_0_S00_AXI | (A:0x2fe79)*B               | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|lane_linear_ip_v1_0_S00_AXI | (PCIN>>17)+(A:0x2fe79)*B    | 19     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 3316.621 ; gain = 666.664 ; free physical = 2667 ; free virtual = 23612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 3316.621 ; gain = 666.664 ; free physical = 2665 ; free virtual = 23610
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:44 . Memory (MB): peak = 3324.629 ; gain = 674.672 ; free physical = 2659 ; free virtual = 23604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 3333.535 ; gain = 683.578 ; free physical = 2659 ; free virtual = 23604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 3333.535 ; gain = 683.578 ; free physical = 2659 ; free virtual = 23604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 3333.535 ; gain = 683.578 ; free physical = 2658 ; free virtual = 23603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 3333.535 ; gain = 683.578 ; free physical = 2658 ; free virtual = 23603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 3333.535 ; gain = 683.578 ; free physical = 2658 ; free virtual = 23603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 3333.535 ; gain = 683.578 ; free physical = 2658 ; free virtual = 23603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   122|
|2     |DSP_ALU         |     8|
|3     |DSP_A_B_DATA    |     8|
|4     |DSP_C_DATA      |     8|
|5     |DSP_MULTIPLIER  |     8|
|6     |DSP_M_DATA      |     8|
|7     |DSP_OUTPUT      |     8|
|8     |DSP_PREADD      |     8|
|9     |DSP_PREADD_DATA |     8|
|10    |LUT1            |   115|
|11    |LUT2            |   342|
|12    |LUT3            |   334|
|13    |LUT4            |   411|
|14    |LUT5            |    57|
|15    |LUT6            |   242|
|16    |MUXF7           |    64|
|17    |MUXF8           |    32|
|18    |FDRE            |   558|
|19    |FDSE            |     1|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 3333.535 ; gain = 683.578 ; free physical = 2658 ; free virtual = 23603
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 3333.535 ; gain = 510.859 ; free physical = 2698 ; free virtual = 23643
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 3333.543 ; gain = 683.578 ; free physical = 2698 ; free virtual = 23643
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3345.504 ; gain = 0.000 ; free physical = 2783 ; free virtual = 23728
INFO: [Netlist 29-17] Analyzing 226 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_lane_linear_ip_0_1' is not ideal for floorplanning, since the cellview 'lane_linear_ip_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3385.457 ; gain = 0.000 ; free physical = 2725 ; free virtual = 23670
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:59 . Memory (MB): peak = 3385.457 ; gain = 1003.734 ; free physical = 2869 ; free virtual = 23813
INFO: [Common 17-1381] The checkpoint '/home/dragos/line_follower/line_follower.runs/design_1_lane_linear_ip_0_1_synth_1/design_1_lane_linear_ip_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_lane_linear_ip_0_1, cache-ID = a8d38d4bd7b54324
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/dragos/line_follower/line_follower.runs/design_1_lane_linear_ip_0_1_synth_1/design_1_lane_linear_ip_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_lane_linear_ip_0_1_utilization_synth.rpt -pb design_1_lane_linear_ip_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan  2 15:24:19 2026...
