// Seed: 1583891680
`timescale 1ps / 1ps
module module_0 (
    input  id_2,
    output id_3
);
  logic id_4;
  type_7(
      1'b0, id_1, id_2
  );
  always @(*) begin
    id_5();
    id_3 <= id_5;
    SystemTFIdentifier();
    id_2 <= id_5;
  end
endmodule
