# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
# Date created = 10:13:28  August 27, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		tld_test_placa_unamiga_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CEFA2F23I7
set_global_assignment -name TOP_LEVEL_ENTITY tld_test_placa_unamiga
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:13:28  AUGUST 27, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top

# Reloj
set_location_assignment PIN_M9 -to clk50mhz

# Video
set_location_assignment PIN_F7 -to hsync
set_location_assignment PIN_H8 -to vsync
set_location_assignment PIN_AA2 -to b[5]
set_location_assignment PIN_Y3 -to b[4]
set_location_assignment PIN_U1 -to b[3]
set_location_assignment PIN_N1 -to b[2]
set_location_assignment PIN_L1 -to b[1]
set_location_assignment PIN_G1 -to b[0]
set_location_assignment PIN_W2 -to g[5]
set_location_assignment PIN_U2 -to g[4]
set_location_assignment PIN_N2 -to g[3]
set_location_assignment PIN_L2 -to g[2]
set_location_assignment PIN_G2 -to g[1]
set_location_assignment PIN_D3 -to g[0]
set_location_assignment PIN_E2 -to r[5]
set_location_assignment PIN_C2 -to r[4]
set_location_assignment PIN_C1 -to r[3]
set_location_assignment PIN_H6 -to r[2]
set_location_assignment PIN_G6 -to r[1]
set_location_assignment PIN_G8 -to r[0]

# Teclado y ratón
set_location_assignment PIN_N16 -to clkps2
set_location_assignment PIN_M16 -to dataps2
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to clkps2
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to dataps2
set_location_assignment PIN_K22 -to mouseclk
set_location_assignment PIN_K21 -to mousedata
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to mouseclk
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to mousedata

# Audio
set_location_assignment PIN_E7 -to audio_out_left
set_location_assignment PIN_D6 -to audio_out_right

# SDRAM
set_location_assignment PIN_P8 -to sdram_addr[0]
set_location_assignment PIN_P7 -to sdram_addr[1]
set_location_assignment PIN_N8 -to sdram_addr[2]
set_location_assignment PIN_N6 -to sdram_addr[3]
set_location_assignment PIN_U6 -to sdram_addr[4]
set_location_assignment PIN_U7 -to sdram_addr[5]
set_location_assignment PIN_V6 -to sdram_addr[6]
set_location_assignment PIN_U8 -to sdram_addr[7]
set_location_assignment PIN_T8 -to sdram_addr[8]
set_location_assignment PIN_W8 -to sdram_addr[9]
set_location_assignment PIN_R6 -to sdram_addr[10]
set_location_assignment PIN_T9 -to sdram_addr[11]
set_location_assignment PIN_Y9 -to sdram_addr[12]
#
set_location_assignment PIN_AA12 -to sdram_dq[0]
set_location_assignment PIN_Y11 -to sdram_dq[1]
set_location_assignment PIN_AA10 -to sdram_dq[2]
set_location_assignment PIN_AB10 -to sdram_dq[3]
set_location_assignment PIN_Y10 -to sdram_dq[4]
set_location_assignment PIN_AA9 -to sdram_dq[5]
set_location_assignment PIN_AB8 -to sdram_dq[6]
set_location_assignment PIN_AA8 -to sdram_dq[7]
set_location_assignment PIN_U10 -to sdram_dq[8]
set_location_assignment PIN_T10 -to sdram_dq[9]
set_location_assignment PIN_U11 -to sdram_dq[10]
set_location_assignment PIN_R10 -to sdram_dq[11]
set_location_assignment PIN_R11 -to sdram_dq[12]
set_location_assignment PIN_U12 -to sdram_dq[13]
set_location_assignment PIN_R12 -to sdram_dq[14]
set_location_assignment PIN_P12 -to sdram_dq[15]
#
set_location_assignment PIN_V9 -to sdram_cke
set_location_assignment PIN_AB11 -to sdram_clk
set_location_assignment PIN_AA7 -to sdram_cas_n
set_location_assignment PIN_AB6 -to sdram_ras_n
set_location_assignment PIN_W9 -to sdram_we_n
set_location_assignment PIN_AB5 -to sdram_cs_n
#
set_location_assignment PIN_T7 -to sdram_ba[0]
set_location_assignment PIN_P9 -to sdram_ba[1]
set_location_assignment PIN_AB7 -to sdram_dqml_n
set_location_assignment PIN_V10 -to sdram_dqmh_n
#

# LEDs en placa anexa
set_location_assignment PIN_D17 -to testled1

# Flash
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to flash_clk
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to flash_cs_n
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to flash_miso
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to flash_mosi


# SDCard
set_location_assignment PIN_M22 -to sd_clk
set_location_assignment PIN_L17 -to sd_cs_n
set_location_assignment PIN_L22 -to sd_miso
set_location_assignment PIN_K17 -to sd_mosi

# Joysticks

# Puerto serie

set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name ENABLE_CONFIGURATION_PINS OFF
set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVCMOS"
set_location_assignment PIN_C16 -to JOY_CLK
set_location_assignment PIN_B16 -to JOY_LOAD
set_location_assignment PIN_B15 -to JOY_DATA
set_global_assignment -name VERILOG_FILE ../common/joydecoder.v
set_global_assignment -name VERILOG_FILE tld_test_placa_unamiga.v
set_global_assignment -name VERILOG_FILE relojes.v
set_global_assignment -name VERILOG_FILE ../common/video_processor.v
set_global_assignment -name VERILOG_FILE ../common/vga_scandoubler.v
set_global_assignment -name VERILOG_FILE ../common/sync_generator_pal_ntsc.v
set_global_assignment -name VERILOG_FILE ../common/switch_mode.v
set_global_assignment -name VERILOG_FILE ../common/spi.v
set_global_assignment -name VERILOG_FILE ../common/sdtest.v
set_global_assignment -name VERILOG_FILE ../common/sdramtest.v
set_global_assignment -name VERILOG_FILE ../common/sdram_controller.v
set_global_assignment -name VERILOG_FILE ../common/ps2_port.v
set_global_assignment -name VERILOG_FILE ../common/mousetest.v
set_global_assignment -name VERILOG_FILE ../common/flashtest.v
set_global_assignment -name VERILOG_FILE ../common/audio_test.v
set_global_assignment -name VHDL_FILE ../common/joystick_Sega_6_buttons.vhd
set_location_assignment PIN_AA1 -to joyP7_o
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top