{
   guistr: "# # String gsaved with Nlview version 6.3.3  2013-08-16 bk=1.2871 VDI=33 GEI=35
#  -string -flagsOSRD
preplace port Clk_in -pg 1 -y 630 -defaultsOSRD
preplace port load_data_out -pg 1 -y 1330 -defaultsOSRD
preplace port display_reset -pg 1 -y 1090 -defaultsOSRD
preplace port DDR -pg 1 -y 590 -defaultsOSRD -left
preplace port MZ_Happy -pg 1 -y 1750 -defaultsOSRD
preplace port sync24 -pg 1 -y 340 -defaultsOSRD
preplace port sync -pg 1 -y 320 -defaultsOSRD
preplace port Outtt -pg 1 -y 490 -defaultsOSRD
preplace port reset_clk -pg 1 -y 930 -defaultsOSRD
preplace port backup_clk_in_use -pg 1 -y 530 -defaultsOSRD
preplace port gt_in -pg 1 -y 300 -defaultsOSRD
preplace port read_data_in -pg 1 -y 610 -defaultsOSRD
preplace port read_clk_out -pg 1 -y 1350 -defaultsOSRD
preplace port speaker -pg 1 -y 230 -defaultsOSRD
preplace port mtcamimic_rdy -pg 1 -y 1240 -defaultsOSRD
preplace port tellie_delay_in -pg 1 -y 1530 -defaultsOSRD
preplace port generic_delay_in -pg 1 -y 1510 -defaultsOSRD
preplace port caen_rdy -pg 1 -y 1220 -defaultsOSRD
preplace port tellie_delay_out -pg 1 -y 1410 -defaultsOSRD
preplace port clocks_rdy -pg 1 -y 1260 -defaultsOSRD
preplace port control_rdy -pg 1 -y 1200 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 550 -defaultsOSRD -left
preplace port load_clk_out -pg 1 -y 1280 -defaultsOSRD
preplace port smellie_delay_in -pg 1 -y 1550 -defaultsOSRD
preplace port display_latch -pg 1 -y 1110 -defaultsOSRD
preplace port generic_delay_out -pg 1 -y 1390 -defaultsOSRD
preplace port enablemux -pg 1 -y 1180 -defaultsOSRD
preplace port Outt -pg 1 -y 90 -defaultsOSRD
preplace port delay_gt -pg 1 -y 690 -defaultsOSRD
preplace port smellie_delay_out -pg 1 -y 1450 -defaultsOSRD
preplace port display_count -pg 1 -y 1130 -defaultsOSRD
preplace port trig_out -pg 1 -y 60 -defaultsOSRD
preplace portBus muxer -pg 1 -y 1160 -defaultsOSRD
preplace portBus mtca_mimic_in -pg 1 -y 260 -defaultsOSRD
preplace portBus ext_trig_in -pg 1 -y 280 -defaultsOSRD
preplace portBus generic_pulser_out -pg 1 -y 1370 -defaultsOSRD
preplace portBus smellie_pulser_out -pg 1 -y 1620 -defaultsOSRD
preplace portBus tellie_pulser_out -pg 1 -y 1430 -defaultsOSRD
preplace inst prescaleSignal_0 -pg 1 -lvl 8 -y 230 -defaultsOSRD
preplace inst tellieDelay -pg 1 -lvl 4 -y 1010 -defaultsOSRD
preplace inst gtDelay -pg 1 -lvl 7 -y 690 -defaultsOSRD
preplace inst genericPulser -pg 1 -lvl 3 -y 1220 -defaultsOSRD
preplace inst MZ_Happy -pg 1 -lvl 3 -y 1750 -defaultsOSRD
preplace inst comboTrigger_0 -pg 1 -lvl 3 -y 260 -defaultsOSRD
preplace inst triggers_0 -pg 1 -lvl 5 -y 460 -defaultsOSRD
preplace inst TrigWordDelay_0 -pg 1 -lvl 6 -y 620 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 3 -y 1930 -defaultsOSRD
preplace inst smellieDelay -pg 1 -lvl 4 -y 1310 -defaultsOSRD
preplace inst genericDelay -pg 1 -lvl 5 -y 1420 -defaultsOSRD
preplace inst oneshot_pulse_0 -pg 1 -lvl 6 -y 1370 -defaultsOSRD
preplace inst telliePulser -pg 1 -lvl 3 -y 1470 -defaultsOSRD
preplace inst oneshot_pulse_1 -pg 1 -lvl 6 -y 1120 -defaultsOSRD
preplace inst smelliePulser -pg 1 -lvl 3 -y 1620 -defaultsOSRD
preplace inst countDisplay_0 -pg 1 -lvl 7 -y 1110 -defaultsOSRD
preplace inst prescaleTrigger_0 -pg 1 -lvl 3 -y 490 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -y 120 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 6 -y 60 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 6 -y 220 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 5 -y 70 -defaultsOSRD
preplace inst ShiftRegisters_0 -pg 1 -lvl 7 -y 1350 -defaultsOSRD
preplace inst clockLogic_0 -pg 1 -lvl 6 -y 870 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 6 -y 370 -defaultsOSRD
preplace inst util_reduced_logic_0 -pg 1 -lvl 7 -y 130 -defaultsOSRD
preplace inst util_reduced_logic_1 -pg 1 -lvl 7 -y 220 -defaultsOSRD
preplace inst util_reduced_logic_2 -pg 1 -lvl 7 -y 370 -defaultsOSRD
preplace inst burstTrigger_0 -pg 1 -lvl 3 -y 80 -defaultsOSRD
preplace inst buttonTrigger_0 -pg 1 -lvl 3 -y 690 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -y 980 -defaultsOSRD
preplace inst implement_gtid_0 -pg 1 -lvl 7 -y 520 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 8 -y 840 -defaultsOSRD
preplace inst fifo_readout_0 -pg 1 -lvl 7 -y 870 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 480 -defaultsOSRD
preplace netloc axi_interconnect_0_M13_AXI 1 2 4 950 1080 NJ 1200 NJ 1310 NJ
preplace netloc axi_interconnect_0_M08_AXI 1 2 5 930 620 NJ 620 NJ 620 NJ 710 NJ
preplace netloc triggers_0_gtid_out 1 5 2 2460 510 NJ
preplace netloc clockLogic_0_reset_clk 1 6 3 NJ 1020 NJ 1020 3420
preplace netloc MZ_Happy_pulser_out 1 3 6 NJ 1750 NJ 1750 NJ 1750 NJ 1750 NJ 1750 N
preplace netloc triggerOut_0_trig_out 1 7 2 N 130 3420
preplace netloc axi_interconnect_0_M07_AXI 1 2 4 1010 1060 NJ 1120 NJ 1090 NJ
preplace netloc backup_clk_in_use_1 1 0 6 NJ 640 NJ 420 NJ 850 NJ 850 NJ 850 2390
preplace netloc prescaleSignal_0_output 1 8 1 N
preplace netloc util_vector_logic_0_Res 1 6 1 2720
preplace netloc processing_system7_0_FIXED_IO 1 0 2 NJ 600 560
preplace netloc countDisplay_0_display_latch 1 7 2 N 1110 NJ
preplace netloc triggers_0_counter_mask 1 5 1 2390
preplace netloc gt_in_1 1 0 5 NJ 300 NJ 300 NJ 360 NJ 360 2030
preplace netloc prescaleTrigger_0_s00_axi_trigout 1 3 1 1410
preplace netloc axi_interconnect_0_M04_AXI 1 2 3 920 380 NJ 380 NJ
preplace netloc fifo_generator_0_empty 1 6 2 2810 1000 3190
preplace netloc axi_interconnect_0_M22_AXI 1 2 1 870
preplace netloc axi_interconnect_0_M18_AXI 1 2 1 860
preplace netloc xlconcat_1_dout 1 5 1 2360
preplace netloc axi_interconnect_0_M12_AXI 1 2 1 920
preplace netloc triggers_0_speaker 1 7 1 N
preplace netloc testPulser_0_pulser_out 1 3 6 NJ 1220 NJ 1320 NJ 1260 NJ 1210 NJ 1210 3470
preplace netloc xlconcat_0_dout 1 4 2 2020 10 NJ
preplace netloc fifo_readout_0_renable 1 7 1 3140
preplace netloc ShiftRegs_0_mtcamimic_rdy 1 7 2 NJ 1460 3460
preplace netloc axi_interconnect_0_M16_AXI 1 2 2 940 980 NJ
preplace netloc s00_axi_userin_2_1 1 0 4 NJ 1530 NJ 1560 NJ 1030 1390
preplace netloc processing_system7_0_DDR 1 0 2 NJ 590 570
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 890
preplace netloc axi_interconnect_0_M02_AXI 1 2 1 910
preplace netloc testDelay_2_s00_axi_userout 1 3 6 1480 250 1990 1330 NJ 1270 NJ 1220 NJ 1410 NJ
preplace netloc testDelay_0_s00_axi_userout1 1 7 2 NJ 690 N
preplace netloc sync_1 1 0 5 NJ 320 NJ 320 NJ 390 NJ 390 2010
preplace netloc oneshot_pulse_1_pulse_o 1 6 1 2720
preplace netloc fifo_generator_0_dout 1 6 2 2790 980 3160
preplace netloc testDelay_3_s00_axi_userout 1 3 6 1470 1400 1940 1520 NJ 1520 NJ 1520 NJ 1520 NJ
preplace netloc axi_interconnect_0_M20_AXI 1 2 4 980 770 NJ 770 NJ 770 NJ
preplace netloc triggers_0_speaker_mask 1 5 1 2380
preplace netloc axi_interconnect_0_M05_AXI 1 2 5 940 790 NJ 790 NJ 790 NJ 790 NJ
preplace netloc axi_interconnect_0_M19_AXI 1 2 1 880
preplace netloc testPulser_0_pulser_out1 1 3 6 NJ 1470 NJ 1530 NJ 1530 NJ 1530 NJ 1530 3530
preplace netloc ShiftRegs_0_control_rdy 1 7 2 3180 1440 NJ
preplace netloc axi_interconnect_0_M09_AXI 1 2 5 1000 1050 NJ 1110 NJ 1040 NJ 1040 NJ
preplace netloc oneshot_pulse_0_pulse_o 1 6 3 NJ 1510 NJ 1510 3520
preplace netloc s00_axi_userin_1 1 0 5 NJ 1590 NJ 1590 NJ 1400 NJ 1420 2030
preplace netloc axi_interconnect_0_M10_AXI 1 2 4 990 840 NJ 840 NJ 840 NJ
preplace netloc triggerOut_0_counter 1 5 3 2460 1210 NJ 1200 3130
preplace netloc ShiftRegs_0_muxer 1 7 2 3200 1420 NJ
preplace netloc implement_gtid_0_gtid 1 4 4 2020 600 NJ 440 NJ 440 3120
preplace netloc mtca_mimic_in_1 1 0 4 NJ 260 NJ 260 NJ 170 N
preplace netloc sync24_1 1 0 5 NJ 340 NJ 340 NJ 400 NJ 400 2000
preplace netloc processing_system7_0_FCLK_CLK0 1 0 8 200 380 600 1550 960 580 NJ 580 2000 1130 2440 1290 2780 1010 3200
preplace netloc axi_interconnect_0_M06_AXI 1 2 1 910
preplace netloc triggerOut_0_tubii_word 1 5 3 2410 1030 NJ 1030 NJ
preplace netloc ShiftRegs_0_caen_rdy 1 7 2 3170 1450 NJ
preplace netloc axi_interconnect_0_M17_AXI 1 2 2 N 1100 NJ
preplace netloc fifo_generator_0_full 1 6 2 2800 990 3150
preplace netloc ShiftRegs_0_clk_out 1 7 2 NJ 1480 3490
preplace netloc ext_trig_in_1 1 0 4 NJ 280 NJ 280 1040 180 NJ
preplace netloc readShift_0_clk_out 1 7 2 NJ 1500 3510
preplace netloc util_vector_logic_1_Res 1 6 1 N
preplace netloc axi_interconnect_0_M14_AXI 1 2 1 890
preplace netloc buttonTrigger_0_button_trigger_out 1 3 1 1400
preplace netloc TrigWordDelay_0_wordout 1 4 3 2030 610 NJ 540 2720
preplace netloc ShiftRegs_0_enablemux 1 7 2 3190 1430 NJ
preplace netloc countDisplay_0_display_pulse_o 1 7 2 N 1130 NJ
preplace netloc M00_ARESETN_1 1 1 7 610 410 970 1040 1430 1100 2010 1150 2450 1220 2750 280 NJ
preplace netloc axi_interconnect_0_M15_AXI 1 2 3 900 1090 NJ 1210 NJ
preplace netloc fifo_readout_0_read 1 7 1 3210
preplace netloc triggerOut_0_trig_word 1 5 1 2450
preplace netloc util_vector_logic_2_Res 1 6 1 N
preplace netloc ShiftRegs_0_data_out 1 7 2 NJ 1490 3500
preplace netloc axi_interconnect_0_M21_AXI 1 2 5 1020 780 NJ 780 NJ 780 NJ 780 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 590
preplace netloc fifo_readout_0_reset 1 7 1 3200
preplace netloc testDelay_0_s00_axi_userout 1 5 1 2460
preplace netloc triggers_0_trigger_mask 1 5 1 2370
preplace netloc comboTrigger_0_s00_axi_trigout 1 3 1 1390
preplace netloc burstTrigger_0_s00_axi_trigout1 1 3 1 1460
preplace netloc ShiftRegs_0_clocks_rdy 1 7 2 NJ 1470 3480
preplace netloc data_in_1 1 0 7 NJ 1580 NJ 1580 NJ 1390 NJ 1410 NJ 1340 NJ 1280 2720
preplace netloc testPulser_1_pulser_out 1 3 6 NJ 1620 NJ 1620 NJ 1620 NJ 1620 NJ 1620 N
preplace netloc axi_interconnect_0_M03_AXI 1 2 6 900 350 NJ 290 NJ 290 NJ 290 NJ 290 NJ
preplace netloc axi_interconnect_0_M11_AXI 1 2 5 930 1070 NJ 1190 NJ 1250 NJ 1250 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 860
preplace netloc triggerOut_0_gtrigout 1 1 8 620 1540 NJ 860 NJ 860 NJ 860 2370 530 2780 610 3210 490 NJ
preplace netloc clk_in 1 0 4 NJ 630 570 1600 870 1380 1460
preplace netloc s00_axi_userin_3_1 1 0 4 NJ 1550 NJ 1570 NJ 1300 N
preplace netloc countDisplay_0_display_clr 1 7 2 N 1090 NJ
levelinfo -pg 1 160 380 750 1250 1820 2220 2600 3000 3320 3560
",
}
{
   da_axi4_cnt: "2",
}