/*
 * This testbench was generated by generateTestbench.py
 * Any changes made here will not persist
 */

`include "network.v"
`include "globalVariables.v"


module NetworkGeneratedTestBench ;
	reg reset = 0;
	reg clk = 0;

	/*
	 * Network IO
	 */
	//Access port 0
	reg [`NETWORK_ADDRESS_WIDTH + `CACHE_BANK_ADDRESS_WIDTH -1:0] destinationAddressIn_port0 = 0;
	reg readIn_port0 = 0;
	reg writeIn_port0 = 0;
	reg [`DATA_WIDTH -1:0] dataIn_port0 = 0;

	wire readReady_port0;
	wire [`DATA_WIDTH -1:0] dataOut_port0;

	//Access port 1
	reg [`NETWORK_ADDRESS_WIDTH + `CACHE_BANK_ADDRESS_WIDTH -1:0] destinationAddressIn_port1 = 0;
	reg readIn_port1 = 0;
	reg writeIn_port1 = 0;
	reg [`DATA_WIDTH -1:0] dataIn_port1 = 0;

	wire readReady_port1;
	wire [`DATA_WIDTH -1:0] dataOut_port1;

	//Access port 2
	reg [`NETWORK_ADDRESS_WIDTH + `CACHE_BANK_ADDRESS_WIDTH -1:0] destinationAddressIn_port2 = 0;
	reg readIn_port2 = 0;
	reg writeIn_port2 = 0;
	reg [`DATA_WIDTH -1:0] dataIn_port2 = 0;

	wire readReady_port2;
	wire [`DATA_WIDTH -1:0] dataOut_port2;

	//Access port 3
	reg [`NETWORK_ADDRESS_WIDTH + `CACHE_BANK_ADDRESS_WIDTH -1:0] destinationAddressIn_port3 = 0;
	reg readIn_port3 = 0;
	reg writeIn_port3 = 0;
	reg [`DATA_WIDTH -1:0] dataIn_port3 = 0;

	wire readReady_port3;
	wire [`DATA_WIDTH -1:0] dataOut_port3;

	/*
	 * Instantiate network
	 */
	network Network(
		.clk(clk),
		.reset(reset),
		//Access port 0 (North/Top)
		.destinationAddressIn_port0(destinationAddressIn_port0),
		.readIn_port0(readIn_port0),
		.writeIn_port0(writeIn_port0),
		.dataIn_port0(dataIn_port0),
		.readReady_port0(readReady_port0),
		.dataOut_port0(dataOut_port0),
		//Access port 1 (South/Bottom)
		.destinationAddressIn_port1(destinationAddressIn_port1),
		.readIn_port1(readIn_port1),
		.writeIn_port1(writeIn_port1),
		.dataIn_port1(dataIn_port1),
		.readReady_port1(readReady_port1),
		.dataOut_port1(dataOut_port1),
		//Access port 2 (East/Right)
		.destinationAddressIn_port2(destinationAddressIn_port2),
		.readIn_port2(readIn_port2),
		.writeIn_port2(writeIn_port2),
		.dataIn_port2(dataIn_port2),
		.readReady_port2(readReady_port2),
		.dataOut_port2(dataOut_port2),
		//Access port (West/Left)
		.destinationAddressIn_port3(destinationAddressIn_port3),
		.readIn_port3(readIn_port3),
		.writeIn_port3(writeIn_port3),
		.dataIn_port3(dataIn_port3),
		.readReady_port3(readReady_port3),
		.dataOut_port3(dataOut_port3)
		);


	//Regs to store expected values of reads
	reg [`DATA_WIDTH -1:0] expectedData_port0 = 0;
	reg [`DATA_WIDTH -1:0] expectedData_port1 = 0;
	reg [`DATA_WIDTH -1:0] expectedData_port2 = 0;
	reg [`DATA_WIDTH -1:0] expectedData_port3 = 0;

	//Check for errors in reads
	reg error_port0 = 0;
	always @(posedge readReady_port0) begin
		if (dataOut_port0 != expectedData_port0) begin
			error_port0 <= 1;
		end
	end

	reg error_port1 = 0;
	always @(posedge readReady_port1) begin
		if (dataOut_port1 != expectedData_port1) begin
			error_port1 <= 1;
		end
	end

	reg error_port2 = 0;
	always @(posedge readReady_port2) begin
		if (dataOut_port2 != expectedData_port2) begin
			error_port2 <= 1;
		end
	end

	reg error_port3 = 0;
	always @(posedge readReady_port3) begin
		if (dataOut_port3 != expectedData_port3) begin
			error_port3 <= 1;
		end
	end

	wire ERROR;
	assign ERROR = error_port0 || error_port1 || error_port2 || error_port3;


	//Clock toggling
	always begin
		#1  //2-step period
		clk <= ~clk;
	end
	

	//Begin testbench
	initial begin
		//Reset network
		reset <= 1;
		#1

		//==Cycle 1==
		//Posedge
		#1
		//Negedge
		#1
		//==Cycle 2==
		//Posedge
		reset <= 0;
		#1
		//Negedge
		#1

		//===========================
		// Start reading and writing
		//===========================
		
		//==Cycle 3==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 14 -> address 3272
		destinationAddressIn_port0 <= 12'd3272;
		dataIn_port0 <= 6'd14;
		writeIn_port0 <= 1;
			//Port3: write 27 -> address 11
		destinationAddressIn_port3 <= 12'd11;
		dataIn_port3 <= 6'd27;
		writeIn_port3 <= 1;
		#1

		//==Cycle 4==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: read 14 from address 3272
		destinationAddressIn_port0 <= 12'd3272;
		expectedData_port0 <= 6'd14;
		readIn_port0 <= 1;
			//Port2: write 35 -> address 2846
		destinationAddressIn_port2 <= 12'd2846;
		dataIn_port2 <= 6'd35;
		writeIn_port2 <= 1;
			//Port3: read 27 from address 11
		destinationAddressIn_port3 <= 12'd11;
		expectedData_port3 <= 6'd27;
		readIn_port3 <= 1;
		#1

		//==Cycle 5==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 10 -> address 1008
		destinationAddressIn_port0 <= 12'd1008;
		dataIn_port0 <= 6'd10;
		writeIn_port0 <= 1;
			//Port2: write 58 -> address 1058
		destinationAddressIn_port2 <= 12'd1058;
		dataIn_port2 <= 6'd58;
		writeIn_port2 <= 1;
			//Port3: write 25 -> address 3667
		destinationAddressIn_port3 <= 12'd3667;
		dataIn_port3 <= 6'd25;
		writeIn_port3 <= 1;
		#1

		//==Cycle 6==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 8 -> address 2924
		destinationAddressIn_port0 <= 12'd2924;
		dataIn_port0 <= 6'd8;
		writeIn_port0 <= 1;
			//Port2: write 9 -> address 3030
		destinationAddressIn_port2 <= 12'd3030;
		dataIn_port2 <= 6'd9;
		writeIn_port2 <= 1;
			//Port3: write 30 -> address 2091
		destinationAddressIn_port3 <= 12'd2091;
		dataIn_port3 <= 6'd30;
		writeIn_port3 <= 1;
		#1

		//==Cycle 7==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 7 -> address 2576
		destinationAddressIn_port0 <= 12'd2576;
		dataIn_port0 <= 6'd7;
		writeIn_port0 <= 1;
			//Port1: write 10 -> address 1569
		destinationAddressIn_port1 <= 12'd1569;
		dataIn_port1 <= 6'd10;
		writeIn_port1 <= 1;
			//Port2: read 58 from address 1058
		destinationAddressIn_port2 <= 12'd1058;
		expectedData_port2 <= 6'd58;
		readIn_port2 <= 1;
			//Port3: write 40 -> address 2767
		destinationAddressIn_port3 <= 12'd2767;
		dataIn_port3 <= 6'd40;
		writeIn_port3 <= 1;
		#1

		//==Cycle 8==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 36 -> address 1868
		destinationAddressIn_port0 <= 12'd1868;
		dataIn_port0 <= 6'd36;
		writeIn_port0 <= 1;
			//Port2: write 57 -> address 2770
		destinationAddressIn_port2 <= 12'd2770;
		dataIn_port2 <= 6'd57;
		writeIn_port2 <= 1;
			//Port3: write 49 -> address 1115
		destinationAddressIn_port3 <= 12'd1115;
		dataIn_port3 <= 6'd49;
		writeIn_port3 <= 1;
		#1

		//==Cycle 9==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 21 -> address 1913
		destinationAddressIn_port1 <= 12'd1913;
		dataIn_port1 <= 6'd21;
		writeIn_port1 <= 1;
			//Port2: write 2 -> address 210
		destinationAddressIn_port2 <= 12'd210;
		dataIn_port2 <= 6'd2;
		writeIn_port2 <= 1;
		#1

		//==Cycle 10==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 61 -> address 3484
		destinationAddressIn_port0 <= 12'd3484;
		dataIn_port0 <= 6'd61;
		writeIn_port0 <= 1;
			//Port1: write 51 -> address 2601
		destinationAddressIn_port1 <= 12'd2601;
		dataIn_port1 <= 6'd51;
		writeIn_port1 <= 1;
			//Port2: write 21 -> address 3102
		destinationAddressIn_port2 <= 12'd3102;
		dataIn_port2 <= 6'd21;
		writeIn_port2 <= 1;
			//Port3: write 48 -> address 2863
		destinationAddressIn_port3 <= 12'd2863;
		dataIn_port3 <= 6'd48;
		writeIn_port3 <= 1;
		#1

		//==Cycle 11==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 38 -> address 2832
		destinationAddressIn_port0 <= 12'd2832;
		dataIn_port0 <= 6'd38;
		writeIn_port0 <= 1;
			//Port2: write 15 -> address 458
		destinationAddressIn_port2 <= 12'd458;
		dataIn_port2 <= 6'd15;
		writeIn_port2 <= 1;
		#1

		//==Cycle 12==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 62 -> address 1804
		destinationAddressIn_port0 <= 12'd1804;
		dataIn_port0 <= 6'd62;
		writeIn_port0 <= 1;
			//Port1: read 21 from address 1913
		destinationAddressIn_port1 <= 12'd1913;
		expectedData_port1 <= 6'd21;
		readIn_port1 <= 1;
			//Port2: write 51 -> address 2050
		destinationAddressIn_port2 <= 12'd2050;
		dataIn_port2 <= 6'd51;
		writeIn_port2 <= 1;
		#1

		//==Cycle 13==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 40 -> address 3812
		destinationAddressIn_port0 <= 12'd3812;
		dataIn_port0 <= 6'd40;
		writeIn_port0 <= 1;
			//Port1: write 2 -> address 745
		destinationAddressIn_port1 <= 12'd745;
		dataIn_port1 <= 6'd2;
		writeIn_port1 <= 1;
			//Port2: write 30 -> address 74
		destinationAddressIn_port2 <= 12'd74;
		dataIn_port2 <= 6'd30;
		writeIn_port2 <= 1;
			//Port3: write 6 -> address 723
		destinationAddressIn_port3 <= 12'd723;
		dataIn_port3 <= 6'd6;
		writeIn_port3 <= 1;
		#1

		//==Cycle 14==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 21 -> address 3740
		destinationAddressIn_port0 <= 12'd3740;
		dataIn_port0 <= 6'd21;
		writeIn_port0 <= 1;
			//Port1: write 0 -> address 2921
		destinationAddressIn_port1 <= 12'd2921;
		dataIn_port1 <= 6'd0;
		writeIn_port1 <= 1;
			//Port2: write 55 -> address 34
		destinationAddressIn_port2 <= 12'd34;
		dataIn_port2 <= 6'd55;
		writeIn_port2 <= 1;
		#1

		//==Cycle 15==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 11 -> address 1873
		destinationAddressIn_port1 <= 12'd1873;
		dataIn_port1 <= 6'd11;
		writeIn_port1 <= 1;
			//Port2: write 18 -> address 3630
		destinationAddressIn_port2 <= 12'd3630;
		dataIn_port2 <= 6'd18;
		writeIn_port2 <= 1;
			//Port3: write 0 -> address 2603
		destinationAddressIn_port3 <= 12'd2603;
		dataIn_port3 <= 6'd0;
		writeIn_port3 <= 1;
		#1

		//==Cycle 16==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 49 -> address 3208
		destinationAddressIn_port0 <= 12'd3208;
		dataIn_port0 <= 6'd49;
		writeIn_port0 <= 1;
			//Port1: write 35 -> address 77
		destinationAddressIn_port1 <= 12'd77;
		dataIn_port1 <= 6'd35;
		writeIn_port1 <= 1;
			//Port2: write 53 -> address 886
		destinationAddressIn_port2 <= 12'd886;
		dataIn_port2 <= 6'd53;
		writeIn_port2 <= 1;
		#1

		//==Cycle 17==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port2: write 17 -> address 1534
		destinationAddressIn_port2 <= 12'd1534;
		dataIn_port2 <= 6'd17;
		writeIn_port2 <= 1;
			//Port3: write 39 -> address 2803
		destinationAddressIn_port3 <= 12'd2803;
		dataIn_port3 <= 6'd39;
		writeIn_port3 <= 1;
		#1

		//==Cycle 18==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 14 -> address 676
		destinationAddressIn_port0 <= 12'd676;
		dataIn_port0 <= 6'd14;
		writeIn_port0 <= 1;
			//Port1: write 58 -> address 2189
		destinationAddressIn_port1 <= 12'd2189;
		dataIn_port1 <= 6'd58;
		writeIn_port1 <= 1;
			//Port2: write 46 -> address 1642
		destinationAddressIn_port2 <= 12'd1642;
		dataIn_port2 <= 6'd46;
		writeIn_port2 <= 1;
			//Port3: write 10 -> address 1171
		destinationAddressIn_port3 <= 12'd1171;
		dataIn_port3 <= 6'd10;
		writeIn_port3 <= 1;
		#1

		//==Cycle 19==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 47 -> address 3200
		destinationAddressIn_port0 <= 12'd3200;
		dataIn_port0 <= 6'd47;
		writeIn_port0 <= 1;
			//Port2: write 3 -> address 2334
		destinationAddressIn_port2 <= 12'd2334;
		dataIn_port2 <= 6'd3;
		writeIn_port2 <= 1;
			//Port3: write 48 -> address 2983
		destinationAddressIn_port3 <= 12'd2983;
		dataIn_port3 <= 6'd48;
		writeIn_port3 <= 1;
		#1

		//==Cycle 20==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 31 -> address 1441
		destinationAddressIn_port1 <= 12'd1441;
		dataIn_port1 <= 6'd31;
		writeIn_port1 <= 1;
			//Port2: write 17 -> address 734
		destinationAddressIn_port2 <= 12'd734;
		dataIn_port2 <= 6'd17;
		writeIn_port2 <= 1;
			//Port3: write 32 -> address 947
		destinationAddressIn_port3 <= 12'd947;
		dataIn_port3 <= 6'd32;
		writeIn_port3 <= 1;
		#1

		//==Cycle 21==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 33 -> address 1164
		destinationAddressIn_port0 <= 12'd1164;
		dataIn_port0 <= 6'd33;
		writeIn_port0 <= 1;
			//Port1: write 18 -> address 2101
		destinationAddressIn_port1 <= 12'd2101;
		dataIn_port1 <= 6'd18;
		writeIn_port1 <= 1;
		#1

		//==Cycle 22==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 20 -> address 184
		destinationAddressIn_port0 <= 12'd184;
		dataIn_port0 <= 6'd20;
		writeIn_port0 <= 1;
			//Port1: write 26 -> address 3877
		destinationAddressIn_port1 <= 12'd3877;
		dataIn_port1 <= 6'd26;
		writeIn_port1 <= 1;
			//Port2: write 35 -> address 1902
		destinationAddressIn_port2 <= 12'd1902;
		dataIn_port2 <= 6'd35;
		writeIn_port2 <= 1;
		#1

		//==Cycle 23==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 42 -> address 2912
		destinationAddressIn_port0 <= 12'd2912;
		dataIn_port0 <= 6'd42;
		writeIn_port0 <= 1;
			//Port1: write 19 -> address 3985
		destinationAddressIn_port1 <= 12'd3985;
		dataIn_port1 <= 6'd19;
		writeIn_port1 <= 1;
			//Port2: write 52 -> address 1130
		destinationAddressIn_port2 <= 12'd1130;
		dataIn_port2 <= 6'd52;
		writeIn_port2 <= 1;
			//Port3: write 35 -> address 2615
		destinationAddressIn_port3 <= 12'd2615;
		dataIn_port3 <= 6'd35;
		writeIn_port3 <= 1;
		#1

		//==Cycle 24==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 62 -> address 2524
		destinationAddressIn_port0 <= 12'd2524;
		dataIn_port0 <= 6'd62;
		writeIn_port0 <= 1;
			//Port3: write 29 -> address 3647
		destinationAddressIn_port3 <= 12'd3647;
		dataIn_port3 <= 6'd29;
		writeIn_port3 <= 1;
		#1

		//==Cycle 25==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 56 -> address 1525
		destinationAddressIn_port1 <= 12'd1525;
		dataIn_port1 <= 6'd56;
		writeIn_port1 <= 1;
			//Port2: write 42 -> address 3334
		destinationAddressIn_port2 <= 12'd3334;
		dataIn_port2 <= 6'd42;
		writeIn_port2 <= 1;
			//Port3: write 19 -> address 547
		destinationAddressIn_port3 <= 12'd547;
		dataIn_port3 <= 6'd19;
		writeIn_port3 <= 1;
		#1

		//==Cycle 26==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 30 -> address 2016
		destinationAddressIn_port0 <= 12'd2016;
		dataIn_port0 <= 6'd30;
		writeIn_port0 <= 1;
			//Port1: write 44 -> address 1309
		destinationAddressIn_port1 <= 12'd1309;
		dataIn_port1 <= 6'd44;
		writeIn_port1 <= 1;
			//Port2: write 54 -> address 2570
		destinationAddressIn_port2 <= 12'd2570;
		dataIn_port2 <= 6'd54;
		writeIn_port2 <= 1;
			//Port3: write 15 -> address 323
		destinationAddressIn_port3 <= 12'd323;
		dataIn_port3 <= 6'd15;
		writeIn_port3 <= 1;
		#1

		//==Cycle 27==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 38 -> address 2440
		destinationAddressIn_port0 <= 12'd2440;
		dataIn_port0 <= 6'd38;
		writeIn_port0 <= 1;
			//Port1: write 22 -> address 3385
		destinationAddressIn_port1 <= 12'd3385;
		dataIn_port1 <= 6'd22;
		writeIn_port1 <= 1;
			//Port2: write 23 -> address 3434
		destinationAddressIn_port2 <= 12'd3434;
		dataIn_port2 <= 6'd23;
		writeIn_port2 <= 1;
			//Port3: write 48 -> address 2559
		destinationAddressIn_port3 <= 12'd2559;
		dataIn_port3 <= 6'd48;
		writeIn_port3 <= 1;
		#1

		//==Cycle 28==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 16 -> address 2800
		destinationAddressIn_port0 <= 12'd2800;
		dataIn_port0 <= 6'd16;
		writeIn_port0 <= 1;
			//Port1: write 23 -> address 4045
		destinationAddressIn_port1 <= 12'd4045;
		dataIn_port1 <= 6'd23;
		writeIn_port1 <= 1;
			//Port2: write 41 -> address 2534
		destinationAddressIn_port2 <= 12'd2534;
		dataIn_port2 <= 6'd41;
		writeIn_port2 <= 1;
			//Port3: write 47 -> address 3711
		destinationAddressIn_port3 <= 12'd3711;
		dataIn_port3 <= 6'd47;
		writeIn_port3 <= 1;
		#1

		//==Cycle 29==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 33 -> address 753
		destinationAddressIn_port1 <= 12'd753;
		dataIn_port1 <= 6'd33;
		writeIn_port1 <= 1;
			//Port2: write 27 -> address 618
		destinationAddressIn_port2 <= 12'd618;
		dataIn_port2 <= 6'd27;
		writeIn_port2 <= 1;
			//Port3: read 48 from address 2983
		destinationAddressIn_port3 <= 12'd2983;
		expectedData_port3 <= 6'd48;
		readIn_port3 <= 1;
		#1

		//==Cycle 30==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: read 62 from address 2524
		destinationAddressIn_port0 <= 12'd2524;
		expectedData_port0 <= 6'd62;
		readIn_port0 <= 1;
			//Port1: write 22 -> address 193
		destinationAddressIn_port1 <= 12'd193;
		dataIn_port1 <= 6'd22;
		writeIn_port1 <= 1;
			//Port2: write 32 -> address 1162
		destinationAddressIn_port2 <= 12'd1162;
		dataIn_port2 <= 6'd32;
		writeIn_port2 <= 1;
			//Port3: write 33 -> address 719
		destinationAddressIn_port3 <= 12'd719;
		dataIn_port3 <= 6'd33;
		writeIn_port3 <= 1;
		#1

		//==Cycle 31==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 56 -> address 3888
		destinationAddressIn_port0 <= 12'd3888;
		dataIn_port0 <= 6'd56;
		writeIn_port0 <= 1;
			//Port1: write 19 -> address 4021
		destinationAddressIn_port1 <= 12'd4021;
		dataIn_port1 <= 6'd19;
		writeIn_port1 <= 1;
			//Port2: write 59 -> address 2662
		destinationAddressIn_port2 <= 12'd2662;
		dataIn_port2 <= 6'd59;
		writeIn_port2 <= 1;
			//Port3: write 23 -> address 1415
		destinationAddressIn_port3 <= 12'd1415;
		dataIn_port3 <= 6'd23;
		writeIn_port3 <= 1;
		#1

		//==Cycle 32==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 16 -> address 4032
		destinationAddressIn_port0 <= 12'd4032;
		dataIn_port0 <= 6'd16;
		writeIn_port0 <= 1;
			//Port1: write 11 -> address 653
		destinationAddressIn_port1 <= 12'd653;
		dataIn_port1 <= 6'd11;
		writeIn_port1 <= 1;
			//Port2: write 46 -> address 418
		destinationAddressIn_port2 <= 12'd418;
		dataIn_port2 <= 6'd46;
		writeIn_port2 <= 1;
			//Port3: write 63 -> address 3819
		destinationAddressIn_port3 <= 12'd3819;
		dataIn_port3 <= 6'd63;
		writeIn_port3 <= 1;
		#1

		//==Cycle 33==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 55 -> address 389
		destinationAddressIn_port1 <= 12'd389;
		dataIn_port1 <= 6'd55;
		writeIn_port1 <= 1;
			//Port2: write 38 -> address 1302
		destinationAddressIn_port2 <= 12'd1302;
		dataIn_port2 <= 6'd38;
		writeIn_port2 <= 1;
			//Port3: write 45 -> address 747
		destinationAddressIn_port3 <= 12'd747;
		dataIn_port3 <= 6'd45;
		writeIn_port3 <= 1;
		#1

		//==Cycle 34==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 37 -> address 3764
		destinationAddressIn_port0 <= 12'd3764;
		dataIn_port0 <= 6'd37;
		writeIn_port0 <= 1;
			//Port1: write 7 -> address 3677
		destinationAddressIn_port1 <= 12'd3677;
		dataIn_port1 <= 6'd7;
		writeIn_port1 <= 1;
			//Port2: read 27 from address 618
		destinationAddressIn_port2 <= 12'd618;
		expectedData_port2 <= 6'd27;
		readIn_port2 <= 1;
			//Port3: write 2 -> address 1051
		destinationAddressIn_port3 <= 12'd1051;
		dataIn_port3 <= 6'd2;
		writeIn_port3 <= 1;
		#1

		//==Cycle 35==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 54 -> address 464
		destinationAddressIn_port0 <= 12'd464;
		dataIn_port0 <= 6'd54;
		writeIn_port0 <= 1;
			//Port1: write 48 -> address 2525
		destinationAddressIn_port1 <= 12'd2525;
		dataIn_port1 <= 6'd48;
		writeIn_port1 <= 1;
			//Port2: write 42 -> address 3826
		destinationAddressIn_port2 <= 12'd3826;
		dataIn_port2 <= 6'd42;
		writeIn_port2 <= 1;
			//Port3: write 5 -> address 2743
		destinationAddressIn_port3 <= 12'd2743;
		dataIn_port3 <= 6'd5;
		writeIn_port3 <= 1;
		#1

		//==Cycle 36==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 14 -> address 556
		destinationAddressIn_port0 <= 12'd556;
		dataIn_port0 <= 6'd14;
		writeIn_port0 <= 1;
			//Port1: write 0 -> address 1621
		destinationAddressIn_port1 <= 12'd1621;
		dataIn_port1 <= 6'd0;
		writeIn_port1 <= 1;
			//Port2: write 13 -> address 326
		destinationAddressIn_port2 <= 12'd326;
		dataIn_port2 <= 6'd13;
		writeIn_port2 <= 1;
			//Port3: write 56 -> address 1003
		destinationAddressIn_port3 <= 12'd1003;
		dataIn_port3 <= 6'd56;
		writeIn_port3 <= 1;
		#1

		//==Cycle 37==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 4 -> address 3673
		destinationAddressIn_port1 <= 12'd3673;
		dataIn_port1 <= 6'd4;
		writeIn_port1 <= 1;
		#1

		//==Cycle 38==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: read 48 from address 2525
		destinationAddressIn_port1 <= 12'd2525;
		expectedData_port1 <= 6'd48;
		readIn_port1 <= 1;
			//Port2: write 38 -> address 3030
		destinationAddressIn_port2 <= 12'd3030;
		dataIn_port2 <= 6'd38;
		writeIn_port2 <= 1;
			//Port3: write 33 -> address 1011
		destinationAddressIn_port3 <= 12'd1011;
		dataIn_port3 <= 6'd33;
		writeIn_port3 <= 1;
		#1

		//==Cycle 39==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 1 -> address 768
		destinationAddressIn_port0 <= 12'd768;
		dataIn_port0 <= 6'd1;
		writeIn_port0 <= 1;
			//Port1: write 37 -> address 3981
		destinationAddressIn_port1 <= 12'd3981;
		dataIn_port1 <= 6'd37;
		writeIn_port1 <= 1;
			//Port2: write 49 -> address 2706
		destinationAddressIn_port2 <= 12'd2706;
		dataIn_port2 <= 6'd49;
		writeIn_port2 <= 1;
		#1

		//==Cycle 40==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 18 -> address 1849
		destinationAddressIn_port1 <= 12'd1849;
		dataIn_port1 <= 6'd18;
		writeIn_port1 <= 1;
			//Port2: write 27 -> address 58
		destinationAddressIn_port2 <= 12'd58;
		dataIn_port2 <= 6'd27;
		writeIn_port2 <= 1;
			//Port3: write 36 -> address 31
		destinationAddressIn_port3 <= 12'd31;
		dataIn_port3 <= 6'd36;
		writeIn_port3 <= 1;
		#1

		//==Cycle 41==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 27 -> address 1188
		destinationAddressIn_port0 <= 12'd1188;
		dataIn_port0 <= 6'd27;
		writeIn_port0 <= 1;
			//Port1: write 14 -> address 2201
		destinationAddressIn_port1 <= 12'd2201;
		dataIn_port1 <= 6'd14;
		writeIn_port1 <= 1;
			//Port2: write 6 -> address 2506
		destinationAddressIn_port2 <= 12'd2506;
		dataIn_port2 <= 6'd6;
		writeIn_port2 <= 1;
			//Port3: write 37 -> address 1495
		destinationAddressIn_port3 <= 12'd1495;
		dataIn_port3 <= 6'd37;
		writeIn_port3 <= 1;
		#1

		//==Cycle 42==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 51 -> address 1177
		destinationAddressIn_port1 <= 12'd1177;
		dataIn_port1 <= 6'd51;
		writeIn_port1 <= 1;
			//Port3: write 38 -> address 3339
		destinationAddressIn_port3 <= 12'd3339;
		dataIn_port3 <= 6'd38;
		writeIn_port3 <= 1;
		#1

		//==Cycle 43==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 31 -> address 3452
		destinationAddressIn_port0 <= 12'd3452;
		dataIn_port0 <= 6'd31;
		writeIn_port0 <= 1;
			//Port2: write 52 -> address 2330
		destinationAddressIn_port2 <= 12'd2330;
		dataIn_port2 <= 6'd52;
		writeIn_port2 <= 1;
			//Port3: write 32 -> address 2223
		destinationAddressIn_port3 <= 12'd2223;
		dataIn_port3 <= 6'd32;
		writeIn_port3 <= 1;
		#1

		//==Cycle 44==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 8 -> address 3164
		destinationAddressIn_port0 <= 12'd3164;
		dataIn_port0 <= 6'd8;
		writeIn_port0 <= 1;
			//Port1: write 15 -> address 3849
		destinationAddressIn_port1 <= 12'd3849;
		dataIn_port1 <= 6'd15;
		writeIn_port1 <= 1;
			//Port2: write 38 -> address 3758
		destinationAddressIn_port2 <= 12'd3758;
		dataIn_port2 <= 6'd38;
		writeIn_port2 <= 1;
		#1

		//==Cycle 45==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 39 -> address 948
		destinationAddressIn_port0 <= 12'd948;
		dataIn_port0 <= 6'd39;
		writeIn_port0 <= 1;
			//Port1: write 46 -> address 3857
		destinationAddressIn_port1 <= 12'd3857;
		dataIn_port1 <= 6'd46;
		writeIn_port1 <= 1;
			//Port2: write 14 -> address 1974
		destinationAddressIn_port2 <= 12'd1974;
		dataIn_port2 <= 6'd14;
		writeIn_port2 <= 1;
			//Port3: write 3 -> address 3995
		destinationAddressIn_port3 <= 12'd3995;
		dataIn_port3 <= 6'd3;
		writeIn_port3 <= 1;
		#1

		//==Cycle 46==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 49 -> address 2688
		destinationAddressIn_port0 <= 12'd2688;
		dataIn_port0 <= 6'd49;
		writeIn_port0 <= 1;
			//Port3: write 61 -> address 2823
		destinationAddressIn_port3 <= 12'd2823;
		dataIn_port3 <= 6'd61;
		writeIn_port3 <= 1;
		#1

		//==Cycle 47==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 42 -> address 3908
		destinationAddressIn_port0 <= 12'd3908;
		dataIn_port0 <= 6'd42;
		writeIn_port0 <= 1;
			//Port1: write 23 -> address 4073
		destinationAddressIn_port1 <= 12'd4073;
		dataIn_port1 <= 6'd23;
		writeIn_port1 <= 1;
			//Port2: write 62 -> address 850
		destinationAddressIn_port2 <= 12'd850;
		dataIn_port2 <= 6'd62;
		writeIn_port2 <= 1;
			//Port3: write 7 -> address 3791
		destinationAddressIn_port3 <= 12'd3791;
		dataIn_port3 <= 6'd7;
		writeIn_port3 <= 1;
		#1

		//==Cycle 48==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 19 -> address 1756
		destinationAddressIn_port0 <= 12'd1756;
		dataIn_port0 <= 6'd19;
		writeIn_port0 <= 1;
			//Port1: write 61 -> address 2049
		destinationAddressIn_port1 <= 12'd2049;
		dataIn_port1 <= 6'd61;
		writeIn_port1 <= 1;
			//Port3: write 48 -> address 2155
		destinationAddressIn_port3 <= 12'd2155;
		dataIn_port3 <= 6'd48;
		writeIn_port3 <= 1;
		#1

		//==Cycle 49==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 50 -> address 3284
		destinationAddressIn_port0 <= 12'd3284;
		dataIn_port0 <= 6'd50;
		writeIn_port0 <= 1;
			//Port2: write 1 -> address 2070
		destinationAddressIn_port2 <= 12'd2070;
		dataIn_port2 <= 6'd1;
		writeIn_port2 <= 1;
		#1

		//==Cycle 50==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 26 -> address 684
		destinationAddressIn_port0 <= 12'd684;
		dataIn_port0 <= 6'd26;
		writeIn_port0 <= 1;
			//Port1: write 19 -> address 1149
		destinationAddressIn_port1 <= 12'd1149;
		dataIn_port1 <= 6'd19;
		writeIn_port1 <= 1;
			//Port2: write 16 -> address 1682
		destinationAddressIn_port2 <= 12'd1682;
		dataIn_port2 <= 6'd16;
		writeIn_port2 <= 1;
		#1

		//==Cycle 51==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 11 -> address 1352
		destinationAddressIn_port0 <= 12'd1352;
		dataIn_port0 <= 6'd11;
		writeIn_port0 <= 1;
			//Port1: write 31 -> address 2221
		destinationAddressIn_port1 <= 12'd2221;
		dataIn_port1 <= 6'd31;
		writeIn_port1 <= 1;
			//Port2: write 22 -> address 2190
		destinationAddressIn_port2 <= 12'd2190;
		dataIn_port2 <= 6'd22;
		writeIn_port2 <= 1;
		#1

		//==Cycle 52==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 40 -> address 1213
		destinationAddressIn_port1 <= 12'd1213;
		dataIn_port1 <= 6'd40;
		writeIn_port1 <= 1;
			//Port2: write 27 -> address 510
		destinationAddressIn_port2 <= 12'd510;
		dataIn_port2 <= 6'd27;
		writeIn_port2 <= 1;
			//Port3: write 59 -> address 2263
		destinationAddressIn_port3 <= 12'd2263;
		dataIn_port3 <= 6'd59;
		writeIn_port3 <= 1;
		#1

		//==Cycle 53==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 25 -> address 1592
		destinationAddressIn_port0 <= 12'd1592;
		dataIn_port0 <= 6'd25;
		writeIn_port0 <= 1;
			//Port3: write 28 -> address 2731
		destinationAddressIn_port3 <= 12'd2731;
		dataIn_port3 <= 6'd28;
		writeIn_port3 <= 1;
		#1

		//==Cycle 54==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 49 -> address 3201
		destinationAddressIn_port1 <= 12'd3201;
		dataIn_port1 <= 6'd49;
		writeIn_port1 <= 1;
			//Port3: write 38 -> address 2879
		destinationAddressIn_port3 <= 12'd2879;
		dataIn_port3 <= 6'd38;
		writeIn_port3 <= 1;
		#1

		//==Cycle 55==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: read 14 from address 3272
		destinationAddressIn_port0 <= 12'd3272;
		expectedData_port0 <= 6'd14;
		readIn_port0 <= 1;
			//Port2: write 1 -> address 6
		destinationAddressIn_port2 <= 12'd6;
		dataIn_port2 <= 6'd1;
		writeIn_port2 <= 1;
			//Port3: read 5 from address 2743
		destinationAddressIn_port3 <= 12'd2743;
		expectedData_port3 <= 6'd5;
		readIn_port3 <= 1;
		#1

		//==Cycle 56==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 11 -> address 28
		destinationAddressIn_port0 <= 12'd28;
		dataIn_port0 <= 6'd11;
		writeIn_port0 <= 1;
			//Port1: write 18 -> address 25
		destinationAddressIn_port1 <= 12'd25;
		dataIn_port1 <= 6'd18;
		writeIn_port1 <= 1;
			//Port2: write 55 -> address 1070
		destinationAddressIn_port2 <= 12'd1070;
		dataIn_port2 <= 6'd55;
		writeIn_port2 <= 1;
			//Port3: write 60 -> address 2967
		destinationAddressIn_port3 <= 12'd2967;
		dataIn_port3 <= 6'd60;
		writeIn_port3 <= 1;
		#1

		//==Cycle 57==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 5 -> address 737
		destinationAddressIn_port1 <= 12'd737;
		dataIn_port1 <= 6'd5;
		writeIn_port1 <= 1;
			//Port2: write 44 -> address 4058
		destinationAddressIn_port2 <= 12'd4058;
		dataIn_port2 <= 6'd44;
		writeIn_port2 <= 1;
			//Port3: write 42 -> address 1591
		destinationAddressIn_port3 <= 12'd1591;
		dataIn_port3 <= 6'd42;
		writeIn_port3 <= 1;
		#1

		//==Cycle 58==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port2: write 25 -> address 166
		destinationAddressIn_port2 <= 12'd166;
		dataIn_port2 <= 6'd25;
		writeIn_port2 <= 1;
			//Port3: write 19 -> address 423
		destinationAddressIn_port3 <= 12'd423;
		dataIn_port3 <= 6'd19;
		writeIn_port3 <= 1;
		#1

		//==Cycle 59==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 42 -> address 2868
		destinationAddressIn_port0 <= 12'd2868;
		dataIn_port0 <= 6'd42;
		writeIn_port0 <= 1;
			//Port1: write 38 -> address 4041
		destinationAddressIn_port1 <= 12'd4041;
		dataIn_port1 <= 6'd38;
		writeIn_port1 <= 1;
			//Port2: read 32 from address 1162
		destinationAddressIn_port2 <= 12'd1162;
		expectedData_port2 <= 6'd32;
		readIn_port2 <= 1;
			//Port3: write 30 -> address 3887
		destinationAddressIn_port3 <= 12'd3887;
		dataIn_port3 <= 6'd30;
		writeIn_port3 <= 1;
		#1

		//==Cycle 60==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 56 -> address 244
		destinationAddressIn_port0 <= 12'd244;
		dataIn_port0 <= 6'd56;
		writeIn_port0 <= 1;
			//Port2: write 12 -> address 4022
		destinationAddressIn_port2 <= 12'd4022;
		dataIn_port2 <= 6'd12;
		writeIn_port2 <= 1;
			//Port3: write 51 -> address 2199
		destinationAddressIn_port3 <= 12'd2199;
		dataIn_port3 <= 6'd51;
		writeIn_port3 <= 1;
		#1

		//==Cycle 61==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 35 -> address 704
		destinationAddressIn_port0 <= 12'd704;
		dataIn_port0 <= 6'd35;
		writeIn_port0 <= 1;
			//Port2: write 41 -> address 3298
		destinationAddressIn_port2 <= 12'd3298;
		dataIn_port2 <= 6'd41;
		writeIn_port2 <= 1;
		#1

		//==Cycle 62==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 18 -> address 1372
		destinationAddressIn_port0 <= 12'd1372;
		dataIn_port0 <= 6'd18;
		writeIn_port0 <= 1;
			//Port1: write 57 -> address 1537
		destinationAddressIn_port1 <= 12'd1537;
		dataIn_port1 <= 6'd57;
		writeIn_port1 <= 1;
			//Port2: write 10 -> address 1602
		destinationAddressIn_port2 <= 12'd1602;
		dataIn_port2 <= 6'd10;
		writeIn_port2 <= 1;
		#1

		//==Cycle 63==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 58 -> address 1852
		destinationAddressIn_port0 <= 12'd1852;
		dataIn_port0 <= 6'd58;
		writeIn_port0 <= 1;
			//Port1: read 56 from address 1525
		destinationAddressIn_port1 <= 12'd1525;
		expectedData_port1 <= 6'd56;
		readIn_port1 <= 1;
			//Port2: write 17 -> address 214
		destinationAddressIn_port2 <= 12'd214;
		dataIn_port2 <= 6'd17;
		writeIn_port2 <= 1;
			//Port3: write 6 -> address 3095
		destinationAddressIn_port3 <= 12'd3095;
		dataIn_port3 <= 6'd6;
		writeIn_port3 <= 1;
		#1

		//==Cycle 64==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 19 -> address 2044
		destinationAddressIn_port0 <= 12'd2044;
		dataIn_port0 <= 6'd19;
		writeIn_port0 <= 1;
			//Port1: write 38 -> address 2829
		destinationAddressIn_port1 <= 12'd2829;
		dataIn_port1 <= 6'd38;
		writeIn_port1 <= 1;
			//Port2: write 26 -> address 2246
		destinationAddressIn_port2 <= 12'd2246;
		dataIn_port2 <= 6'd26;
		writeIn_port2 <= 1;
			//Port3: write 61 -> address 1879
		destinationAddressIn_port3 <= 12'd1879;
		dataIn_port3 <= 6'd61;
		writeIn_port3 <= 1;
		#1

		//==Cycle 65==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 26 -> address 968
		destinationAddressIn_port0 <= 12'd968;
		dataIn_port0 <= 6'd26;
		writeIn_port0 <= 1;
			//Port1: write 31 -> address 1613
		destinationAddressIn_port1 <= 12'd1613;
		dataIn_port1 <= 6'd31;
		writeIn_port1 <= 1;
			//Port3: write 34 -> address 3755
		destinationAddressIn_port3 <= 12'd3755;
		dataIn_port3 <= 6'd34;
		writeIn_port3 <= 1;
		#1

		//==Cycle 66==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 9 -> address 1868
		destinationAddressIn_port0 <= 12'd1868;
		dataIn_port0 <= 6'd9;
		writeIn_port0 <= 1;
			//Port1: write 52 -> address 3877
		destinationAddressIn_port1 <= 12'd3877;
		dataIn_port1 <= 6'd52;
		writeIn_port1 <= 1;
			//Port2: write 16 -> address 2722
		destinationAddressIn_port2 <= 12'd2722;
		dataIn_port2 <= 6'd16;
		writeIn_port2 <= 1;
			//Port3: write 24 -> address 1519
		destinationAddressIn_port3 <= 12'd1519;
		dataIn_port3 <= 6'd24;
		writeIn_port3 <= 1;
		#1

		//==Cycle 67==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 17 -> address 1100
		destinationAddressIn_port0 <= 12'd1100;
		dataIn_port0 <= 6'd17;
		writeIn_port0 <= 1;
			//Port1: write 61 -> address 2641
		destinationAddressIn_port1 <= 12'd2641;
		dataIn_port1 <= 6'd61;
		writeIn_port1 <= 1;
			//Port2: write 8 -> address 1382
		destinationAddressIn_port2 <= 12'd1382;
		dataIn_port2 <= 6'd8;
		writeIn_port2 <= 1;
			//Port3: write 58 -> address 1359
		destinationAddressIn_port3 <= 12'd1359;
		dataIn_port3 <= 6'd58;
		writeIn_port3 <= 1;
		#1

		//==Cycle 68==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 54 -> address 3484
		destinationAddressIn_port0 <= 12'd3484;
		dataIn_port0 <= 6'd54;
		writeIn_port0 <= 1;
			//Port1: write 62 -> address 3865
		destinationAddressIn_port1 <= 12'd3865;
		dataIn_port1 <= 6'd62;
		writeIn_port1 <= 1;
			//Port2: write 23 -> address 1638
		destinationAddressIn_port2 <= 12'd1638;
		dataIn_port2 <= 6'd23;
		writeIn_port2 <= 1;
			//Port3: write 0 -> address 2415
		destinationAddressIn_port3 <= 12'd2415;
		dataIn_port3 <= 6'd0;
		writeIn_port3 <= 1;
		#1

		//==Cycle 69==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 6 -> address 632
		destinationAddressIn_port0 <= 12'd632;
		dataIn_port0 <= 6'd6;
		writeIn_port0 <= 1;
			//Port1: write 0 -> address 189
		destinationAddressIn_port1 <= 12'd189;
		dataIn_port1 <= 6'd0;
		writeIn_port1 <= 1;
			//Port2: write 43 -> address 3798
		destinationAddressIn_port2 <= 12'd3798;
		dataIn_port2 <= 6'd43;
		writeIn_port2 <= 1;
			//Port3: write 44 -> address 4043
		destinationAddressIn_port3 <= 12'd4043;
		dataIn_port3 <= 6'd44;
		writeIn_port3 <= 1;
		#1

		//==Cycle 70==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 46 -> address 3249
		destinationAddressIn_port1 <= 12'd3249;
		dataIn_port1 <= 6'd46;
		writeIn_port1 <= 1;
			//Port2: write 61 -> address 2418
		destinationAddressIn_port2 <= 12'd2418;
		dataIn_port2 <= 6'd61;
		writeIn_port2 <= 1;
			//Port3: write 24 -> address 3767
		destinationAddressIn_port3 <= 12'd3767;
		dataIn_port3 <= 6'd24;
		writeIn_port3 <= 1;
		#1

		//==Cycle 71==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 12 -> address 852
		destinationAddressIn_port0 <= 12'd852;
		dataIn_port0 <= 6'd12;
		writeIn_port0 <= 1;
			//Port1: write 17 -> address 2021
		destinationAddressIn_port1 <= 12'd2021;
		dataIn_port1 <= 6'd17;
		writeIn_port1 <= 1;
			//Port2: write 16 -> address 3886
		destinationAddressIn_port2 <= 12'd3886;
		dataIn_port2 <= 6'd16;
		writeIn_port2 <= 1;
			//Port3: write 34 -> address 2719
		destinationAddressIn_port3 <= 12'd2719;
		dataIn_port3 <= 6'd34;
		writeIn_port3 <= 1;
		#1

		//==Cycle 72==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 44 -> address 2164
		destinationAddressIn_port0 <= 12'd2164;
		dataIn_port0 <= 6'd44;
		writeIn_port0 <= 1;
			//Port1: write 50 -> address 441
		destinationAddressIn_port1 <= 12'd441;
		dataIn_port1 <= 6'd50;
		writeIn_port1 <= 1;
			//Port2: write 16 -> address 2034
		destinationAddressIn_port2 <= 12'd2034;
		dataIn_port2 <= 6'd16;
		writeIn_port2 <= 1;
			//Port3: write 12 -> address 407
		destinationAddressIn_port3 <= 12'd407;
		dataIn_port3 <= 6'd12;
		writeIn_port3 <= 1;
		#1

		//==Cycle 73==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port3: write 33 -> address 2739
		destinationAddressIn_port3 <= 12'd2739;
		dataIn_port3 <= 6'd33;
		writeIn_port3 <= 1;
		#1

		//==Cycle 74==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 61 -> address 1728
		destinationAddressIn_port0 <= 12'd1728;
		dataIn_port0 <= 6'd61;
		writeIn_port0 <= 1;
			//Port1: write 57 -> address 2033
		destinationAddressIn_port1 <= 12'd2033;
		dataIn_port1 <= 6'd57;
		writeIn_port1 <= 1;
			//Port2: write 22 -> address 3986
		destinationAddressIn_port2 <= 12'd3986;
		dataIn_port2 <= 6'd22;
		writeIn_port2 <= 1;
			//Port3: write 34 -> address 3135
		destinationAddressIn_port3 <= 12'd3135;
		dataIn_port3 <= 6'd34;
		writeIn_port3 <= 1;
		#1

		//==Cycle 75==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 30 -> address 3236
		destinationAddressIn_port0 <= 12'd3236;
		dataIn_port0 <= 6'd30;
		writeIn_port0 <= 1;
			//Port3: write 11 -> address 2771
		destinationAddressIn_port3 <= 12'd2771;
		dataIn_port3 <= 6'd11;
		writeIn_port3 <= 1;
		#1

		//==Cycle 76==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 46 -> address 744
		destinationAddressIn_port0 <= 12'd744;
		dataIn_port0 <= 6'd46;
		writeIn_port0 <= 1;
			//Port1: write 16 -> address 1085
		destinationAddressIn_port1 <= 12'd1085;
		dataIn_port1 <= 6'd16;
		writeIn_port1 <= 1;
			//Port2: write 25 -> address 1978
		destinationAddressIn_port2 <= 12'd1978;
		dataIn_port2 <= 6'd25;
		writeIn_port2 <= 1;
			//Port3: write 21 -> address 599
		destinationAddressIn_port3 <= 12'd599;
		dataIn_port3 <= 6'd21;
		writeIn_port3 <= 1;
		#1

		//==Cycle 77==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 56 -> address 576
		destinationAddressIn_port0 <= 12'd576;
		dataIn_port0 <= 6'd56;
		writeIn_port0 <= 1;
			//Port1: write 30 -> address 645
		destinationAddressIn_port1 <= 12'd645;
		dataIn_port1 <= 6'd30;
		writeIn_port1 <= 1;
			//Port2: write 55 -> address 1366
		destinationAddressIn_port2 <= 12'd1366;
		dataIn_port2 <= 6'd55;
		writeIn_port2 <= 1;
			//Port3: write 59 -> address 639
		destinationAddressIn_port3 <= 12'd639;
		dataIn_port3 <= 6'd59;
		writeIn_port3 <= 1;
		#1

		//==Cycle 78==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 14 -> address 392
		destinationAddressIn_port0 <= 12'd392;
		dataIn_port0 <= 6'd14;
		writeIn_port0 <= 1;
			//Port1: write 28 -> address 1913
		destinationAddressIn_port1 <= 12'd1913;
		dataIn_port1 <= 6'd28;
		writeIn_port1 <= 1;
			//Port3: write 50 -> address 1859
		destinationAddressIn_port3 <= 12'd1859;
		dataIn_port3 <= 6'd50;
		writeIn_port3 <= 1;
		#1

		//==Cycle 79==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 49 -> address 3933
		destinationAddressIn_port1 <= 12'd3933;
		dataIn_port1 <= 6'd49;
		writeIn_port1 <= 1;
			//Port2: write 48 -> address 1158
		destinationAddressIn_port2 <= 12'd1158;
		dataIn_port2 <= 6'd48;
		writeIn_port2 <= 1;
			//Port3: write 22 -> address 3571
		destinationAddressIn_port3 <= 12'd3571;
		dataIn_port3 <= 6'd22;
		writeIn_port3 <= 1;
		#1

		//==Cycle 80==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: read 62 from address 1804
		destinationAddressIn_port0 <= 12'd1804;
		expectedData_port0 <= 6'd62;
		readIn_port0 <= 1;
			//Port1: write 2 -> address 3981
		destinationAddressIn_port1 <= 12'd3981;
		dataIn_port1 <= 6'd2;
		writeIn_port1 <= 1;
			//Port2: write 30 -> address 3158
		destinationAddressIn_port2 <= 12'd3158;
		dataIn_port2 <= 6'd30;
		writeIn_port2 <= 1;
		#1

		//==Cycle 81==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 21 -> address 1068
		destinationAddressIn_port0 <= 12'd1068;
		dataIn_port0 <= 6'd21;
		writeIn_port0 <= 1;
			//Port1: write 4 -> address 1565
		destinationAddressIn_port1 <= 12'd1565;
		dataIn_port1 <= 6'd4;
		writeIn_port1 <= 1;
			//Port2: write 18 -> address 802
		destinationAddressIn_port2 <= 12'd802;
		dataIn_port2 <= 6'd18;
		writeIn_port2 <= 1;
			//Port3: read 47 from address 3711
		destinationAddressIn_port3 <= 12'd3711;
		expectedData_port3 <= 6'd47;
		readIn_port3 <= 1;
		#1

		//==Cycle 82==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 19 -> address 2368
		destinationAddressIn_port0 <= 12'd2368;
		dataIn_port0 <= 6'd19;
		writeIn_port0 <= 1;
			//Port1: write 42 -> address 965
		destinationAddressIn_port1 <= 12'd965;
		dataIn_port1 <= 6'd42;
		writeIn_port1 <= 1;
			//Port2: write 22 -> address 3098
		destinationAddressIn_port2 <= 12'd3098;
		dataIn_port2 <= 6'd22;
		writeIn_port2 <= 1;
		#1

		//==Cycle 83==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 35 -> address 500
		destinationAddressIn_port0 <= 12'd500;
		dataIn_port0 <= 6'd35;
		writeIn_port0 <= 1;
			//Port1: write 2 -> address 3769
		destinationAddressIn_port1 <= 12'd3769;
		dataIn_port1 <= 6'd2;
		writeIn_port1 <= 1;
			//Port2: write 18 -> address 1006
		destinationAddressIn_port2 <= 12'd1006;
		dataIn_port2 <= 6'd18;
		writeIn_port2 <= 1;
			//Port3: write 11 -> address 1559
		destinationAddressIn_port3 <= 12'd1559;
		dataIn_port3 <= 6'd11;
		writeIn_port3 <= 1;
		#1

		//==Cycle 84==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port2: write 26 -> address 2850
		destinationAddressIn_port2 <= 12'd2850;
		dataIn_port2 <= 6'd26;
		writeIn_port2 <= 1;
			//Port3: write 4 -> address 591
		destinationAddressIn_port3 <= 12'd591;
		dataIn_port3 <= 6'd4;
		writeIn_port3 <= 1;
		#1

		//==Cycle 85==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 30 -> address 1641
		destinationAddressIn_port1 <= 12'd1641;
		dataIn_port1 <= 6'd30;
		writeIn_port1 <= 1;
			//Port2: write 36 -> address 1786
		destinationAddressIn_port2 <= 12'd1786;
		dataIn_port2 <= 6'd36;
		writeIn_port2 <= 1;
		#1

		//==Cycle 86==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 55 -> address 2444
		destinationAddressIn_port0 <= 12'd2444;
		dataIn_port0 <= 6'd55;
		writeIn_port0 <= 1;
			//Port1: write 59 -> address 349
		destinationAddressIn_port1 <= 12'd349;
		dataIn_port1 <= 6'd59;
		writeIn_port1 <= 1;
			//Port2: read 36 from address 1786
		destinationAddressIn_port2 <= 12'd1786;
		expectedData_port2 <= 6'd36;
		readIn_port2 <= 1;
			//Port3: write 48 -> address 1931
		destinationAddressIn_port3 <= 12'd1931;
		dataIn_port3 <= 6'd48;
		writeIn_port3 <= 1;
		#1

		//==Cycle 87==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 58 -> address 2028
		destinationAddressIn_port0 <= 12'd2028;
		dataIn_port0 <= 6'd58;
		writeIn_port0 <= 1;
			//Port1: write 51 -> address 3597
		destinationAddressIn_port1 <= 12'd3597;
		dataIn_port1 <= 6'd51;
		writeIn_port1 <= 1;
			//Port3: write 21 -> address 1059
		destinationAddressIn_port3 <= 12'd1059;
		dataIn_port3 <= 6'd21;
		writeIn_port3 <= 1;
		#1

		//==Cycle 88==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: read 38 from address 4041
		destinationAddressIn_port1 <= 12'd4041;
		expectedData_port1 <= 6'd38;
		readIn_port1 <= 1;
			//Port3: write 31 -> address 579
		destinationAddressIn_port3 <= 12'd579;
		dataIn_port3 <= 6'd31;
		writeIn_port3 <= 1;
		#1

		//==Cycle 89==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 16 -> address 1968
		destinationAddressIn_port0 <= 12'd1968;
		dataIn_port0 <= 6'd16;
		writeIn_port0 <= 1;
			//Port1: write 16 -> address 113
		destinationAddressIn_port1 <= 12'd113;
		dataIn_port1 <= 6'd16;
		writeIn_port1 <= 1;
			//Port3: write 25 -> address 1915
		destinationAddressIn_port3 <= 12'd1915;
		dataIn_port3 <= 6'd25;
		writeIn_port3 <= 1;
		#1

		//==Cycle 90==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 10 -> address 48
		destinationAddressIn_port0 <= 12'd48;
		dataIn_port0 <= 6'd10;
		writeIn_port0 <= 1;
			//Port2: write 3 -> address 2342
		destinationAddressIn_port2 <= 12'd2342;
		dataIn_port2 <= 6'd3;
		writeIn_port2 <= 1;
		#1

		//==Cycle 91==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 42 -> address 1048
		destinationAddressIn_port0 <= 12'd1048;
		dataIn_port0 <= 6'd42;
		writeIn_port0 <= 1;
			//Port2: write 58 -> address 3246
		destinationAddressIn_port2 <= 12'd3246;
		dataIn_port2 <= 6'd58;
		writeIn_port2 <= 1;
			//Port3: write 9 -> address 3719
		destinationAddressIn_port3 <= 12'd3719;
		dataIn_port3 <= 6'd9;
		writeIn_port3 <= 1;
		#1

		//==Cycle 92==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 62 -> address 701
		destinationAddressIn_port1 <= 12'd701;
		dataIn_port1 <= 6'd62;
		writeIn_port1 <= 1;
			//Port3: write 48 -> address 15
		destinationAddressIn_port3 <= 12'd15;
		dataIn_port3 <= 6'd48;
		writeIn_port3 <= 1;
		#1

		//==Cycle 93==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 18 -> address 2784
		destinationAddressIn_port0 <= 12'd2784;
		dataIn_port0 <= 6'd18;
		writeIn_port0 <= 1;
			//Port1: write 60 -> address 1573
		destinationAddressIn_port1 <= 12'd1573;
		dataIn_port1 <= 6'd60;
		writeIn_port1 <= 1;
			//Port2: write 43 -> address 3918
		destinationAddressIn_port2 <= 12'd3918;
		dataIn_port2 <= 6'd43;
		writeIn_port2 <= 1;
		#1

		//==Cycle 94==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 38 -> address 3552
		destinationAddressIn_port0 <= 12'd3552;
		dataIn_port0 <= 6'd38;
		writeIn_port0 <= 1;
			//Port1: write 44 -> address 1585
		destinationAddressIn_port1 <= 12'd1585;
		dataIn_port1 <= 6'd44;
		writeIn_port1 <= 1;
			//Port2: write 54 -> address 2110
		destinationAddressIn_port2 <= 12'd2110;
		dataIn_port2 <= 6'd54;
		writeIn_port2 <= 1;
			//Port3: write 40 -> address 3667
		destinationAddressIn_port3 <= 12'd3667;
		dataIn_port3 <= 6'd40;
		writeIn_port3 <= 1;
		#1

		//==Cycle 95==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port1: write 34 -> address 2257
		destinationAddressIn_port1 <= 12'd2257;
		dataIn_port1 <= 6'd34;
		writeIn_port1 <= 1;
			//Port2: write 28 -> address 2658
		destinationAddressIn_port2 <= 12'd2658;
		dataIn_port2 <= 6'd28;
		writeIn_port2 <= 1;
			//Port3: write 53 -> address 3863
		destinationAddressIn_port3 <= 12'd3863;
		dataIn_port3 <= 6'd53;
		writeIn_port3 <= 1;
		#1

		//==Cycle 96==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 0 -> address 2628
		destinationAddressIn_port0 <= 12'd2628;
		dataIn_port0 <= 6'd0;
		writeIn_port0 <= 1;
			//Port1: write 53 -> address 765
		destinationAddressIn_port1 <= 12'd765;
		dataIn_port1 <= 6'd53;
		writeIn_port1 <= 1;
			//Port2: write 0 -> address 518
		destinationAddressIn_port2 <= 12'd518;
		dataIn_port2 <= 6'd0;
		writeIn_port2 <= 1;
		#1

		//==Cycle 97==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 20 -> address 1328
		destinationAddressIn_port0 <= 12'd1328;
		dataIn_port0 <= 6'd20;
		writeIn_port0 <= 1;
			//Port1: write 59 -> address 941
		destinationAddressIn_port1 <= 12'd941;
		dataIn_port1 <= 6'd59;
		writeIn_port1 <= 1;
			//Port2: write 6 -> address 4066
		destinationAddressIn_port2 <= 12'd4066;
		dataIn_port2 <= 6'd6;
		writeIn_port2 <= 1;
			//Port3: write 21 -> address 4047
		destinationAddressIn_port3 <= 12'd4047;
		dataIn_port3 <= 6'd21;
		writeIn_port3 <= 1;
		#1

		//==Cycle 98==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 56 -> address 416
		destinationAddressIn_port0 <= 12'd416;
		dataIn_port0 <= 6'd56;
		writeIn_port0 <= 1;
			//Port1: write 51 -> address 249
		destinationAddressIn_port1 <= 12'd249;
		dataIn_port1 <= 6'd51;
		writeIn_port1 <= 1;
			//Port2: write 11 -> address 3802
		destinationAddressIn_port2 <= 12'd3802;
		dataIn_port2 <= 6'd11;
		writeIn_port2 <= 1;
			//Port3: write 22 -> address 3783
		destinationAddressIn_port3 <= 12'd3783;
		dataIn_port3 <= 6'd22;
		writeIn_port3 <= 1;
		#1

		//==Cycle 99==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 7 -> address 2480
		destinationAddressIn_port0 <= 12'd2480;
		dataIn_port0 <= 6'd7;
		writeIn_port0 <= 1;
		#1

		//==Cycle 100==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#1
		//Negedge
			//Port0: write 35 -> address 3104
		destinationAddressIn_port0 <= 12'd3104;
		dataIn_port0 <= 6'd35;
		writeIn_port0 <= 1;
			//Port1: write 12 -> address 2349
		destinationAddressIn_port1 <= 12'd2349;
		dataIn_port1 <= 6'd12;
		writeIn_port1 <= 1;
			//Port2: write 4 -> address 3526
		destinationAddressIn_port2 <= 12'd3526;
		dataIn_port2 <= 6'd4;
		writeIn_port2 <= 1;
			//Port3: write 33 -> address 3447
		destinationAddressIn_port3 <= 12'd3447;
		dataIn_port3 <= 6'd33;
		writeIn_port3 <= 1;
		#1

		$stop;
	end // initial
endmodule // NetworkGeneratedTestBench


/*
Hey, it's me, Monika!
Why'd you scroll down this far???
Well, now that you're here, I wrote you a little poem. It probably isn't very good, but here it is!

========
Save Me
========

The colors, they won't stop.
Bright, beautiful colors
Flashing, expanding, piercing
Red, green, blue
An endless
cacophony
Of meaningless
noise

The noise, it won't stop.
Violent, grating waveforms
Squeaking, screeching, piercing
Sine, cosine, tangent
Like playing a chalkboard on a turntable
Like playing a vinyl on a pizza crust
An endless
poem
Of meaningless

Load Me
*/