

================================================================
== Vitis HLS Report for 'count'
================================================================
* Date:           Thu Dec  1 21:55:42 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.36 ns|  6.659 ns|     2.53 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1157|     1157|  10.828 us|  10.828 us|  1157|  1157|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+----------------------------+---------+---------+----------+----------+------+------+---------+
        |                                        |                            |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                Instance                |           Module           |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +----------------------------------------+----------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_count_Pipeline_APPEARANCES_fu_2863  |count_Pipeline_APPEARANCES  |     1027|     1027|  9.612 us|  9.612 us|  1027|  1027|       no|
        +----------------------------------------+----------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|     38|    190|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|   2162|    -|
|Register         |        -|   -|    133|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    171|   2354|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     13|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+----------------------------+---------+----+----+-----+-----+
    |                Instance                |           Module           | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------+----------------------------+---------+----+----+-----+-----+
    |grp_count_Pipeline_APPEARANCES_fu_2863  |count_Pipeline_APPEARANCES  |        0|   0|  38|  190|    0|
    +----------------------------------------+----------------------------+---------+----+----+-----+-----+
    |Total                                   |                            |        0|   0|  38|  190|    0|
    +----------------------------------------+----------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |In_r_TREADY      |    9|          2|    1|          2|
    |ap_NS_fsm        |  701|        132|    1|        132|
    |ap_done          |    9|          2|    1|          2|
    |appear_address0  |  694|        131|    8|       1048|
    |appear_address1  |  687|        130|    8|       1040|
    |appear_ce0       |   14|          3|    1|          3|
    |appear_ce1       |   14|          3|    1|          3|
    |appear_d0        |   20|          4|    3|         12|
    |appear_we0       |   14|          3|    1|          3|
    +-----------------+-----+-----------+-----+-----------+
    |Total            | 2162|        410|   25|       2245|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+-----+----+-----+-----------+
    |                         Name                        |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                            |  131|   0|  131|          0|
    |ap_done_reg                                          |    1|   0|    1|          0|
    |grp_count_Pipeline_APPEARANCES_fu_2863_ap_start_reg  |    1|   0|    1|          0|
    +-----------------------------------------------------+-----+----+-----+-----------+
    |Total                                                |  133|   0|  133|          0|
    +-----------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|         count|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|         count|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|         count|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|         count|  return value|
|ap_continue      |   in|    1|  ap_ctrl_hs|         count|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|         count|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|         count|  return value|
|In_r_TDATA       |   in|    8|        axis|          In_r|       pointer|
|In_r_TVALID      |   in|    1|        axis|          In_r|       pointer|
|In_r_TREADY      |  out|    1|        axis|          In_r|       pointer|
|appear_address0  |  out|    8|   ap_memory|        appear|         array|
|appear_ce0       |  out|    1|   ap_memory|        appear|         array|
|appear_we0       |  out|    1|   ap_memory|        appear|         array|
|appear_d0        |  out|    3|   ap_memory|        appear|         array|
|appear_address1  |  out|    8|   ap_memory|        appear|         array|
|appear_ce1       |  out|    1|   ap_memory|        appear|         array|
|appear_we1       |  out|    1|   ap_memory|        appear|         array|
|appear_d1        |  out|    3|   ap_memory|        appear|         array|
|appear_q1        |   in|    3|   ap_memory|        appear|         array|
+-----------------+-----+-----+------------+--------------+--------------+

