# This is a makefile that compiles and links multiple source files into a single executable
# The '$@' and '$^' notation refers to the target and dependency respectively
# The 'shell' function allows for executing shell commands within the makefile

CC = gcc
SRCS = src/main.c src/utils.c src/input.c src/output.c
OBJS = $(SRCS:.c=.o)
CFLAGS = -Wall -g
TARGET = executable

all: $(TARGET)

# The default rule to compile and link the source files
$(TARGET): $(OBJS)
    $(CC) $(CFLAGS) -o $@ $^

# Compiling the source files into object files
%.o: %.c
    $(CC) $(CFLAGS) -c $<

# Clean up all generated files
clean:
    rm -f $(OBJS) $(TARGET)

# Generate documentation using doxygen
docs:
    doxygen Doxyfile