var g_data = {"name":"../rtl/clock_generator.v","src":"module ClockGenerator (\n  input wire        core_clk,      \n  input             rst_n,\n  input wire [7:0]  prescale,\n  output reg        i2c_clk       \n);\n\n  reg [2:0] counter;        \n\n  always @(posedge core_clk or negedge rst_n) begin\n    if (!rst_n) begin\n        counter <= 0;\n        i2c_clk <= core_clk;  \n    end else begin\n        counter <= counter + 1;\n        if (counter == 3) begin\n            i2c_clk <= ~i2c_clk;\n            counter <= 0;\n        end\n    end\n  end\nendmodule","lang":"verilog"};
processSrcData(g_data);