\hypertarget{struct_f_l_a_s_h___type_def}{\section{F\-L\-A\-S\-H\-\_\-\-Type\-Def Struct Reference}
\label{struct_f_l_a_s_h___type_def}\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
}


F\-L\-A\-S\-H Registers.  




{\ttfamily \#include $<$stm32l100xb.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_l_a_s_h___type_def_aaf432a8a8948613f4f66fcace5d2e5fe}{A\-C\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_l_a_s_h___type_def_a58afa3377dd5f4ffa93eb3da4c653cba}{P\-E\-C\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_l_a_s_h___type_def_a17d6fcde53db4cb932b3fbfe08235b31}{P\-D\-K\-E\-Y\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_l_a_s_h___type_def_a3c470f54858e246365f56e5fe4d2a618}{P\-E\-K\-E\-Y\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_l_a_s_h___type_def_a98a43d6cc0dfca44214d5e78115e8c51}{P\-R\-G\-K\-E\-Y\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_l_a_s_h___type_def_a793cd13a4636c9785fdb99316f7fd7ab}{O\-P\-T\-K\-E\-Y\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_l_a_s_h___type_def_a52c4943c64904227a559bf6f14ce4de6}{S\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_l_a_s_h___type_def_a24dece1e3b3185456afe34c3dc6add2e}{O\-B\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_l_a_s_h___type_def_a8f94f0938663804b2d9de2002a4e7e67}{W\-R\-P\-R1}
\item 
uint32\-\_\-t \hyperlink{struct_f_l_a_s_h___type_def_ad381422d591d7595a9cb57bb87f70153}{R\-E\-S\-E\-R\-V\-E\-D} \mbox{[}23\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_l_a_s_h___type_def_a79b0e64b11e40d304573f0b501355aab}{W\-R\-P\-R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_l_a_s_h___type_def_ac04bb0c39c1419d049cb23e2c18240b3}{W\-R\-P\-R3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_l_a_s_h___type_def_ab49b7f13f436cf3909e256646e330b78}{W\-R\-P\-R4}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
F\-L\-A\-S\-H Registers. 

\subsection{Member Data Documentation}
\hypertarget{struct_f_l_a_s_h___type_def_aaf432a8a8948613f4f66fcace5d2e5fe}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!A\-C\-R@{A\-C\-R}}
\index{A\-C\-R@{A\-C\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{A\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-A\-C\-R}}\label{struct_f_l_a_s_h___type_def_aaf432a8a8948613f4f66fcace5d2e5fe}
Access control register, Address offset\-: 0x00 \hypertarget{struct_f_l_a_s_h___type_def_a24dece1e3b3185456afe34c3dc6add2e}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!O\-B\-R@{O\-B\-R}}
\index{O\-B\-R@{O\-B\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{O\-B\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-O\-B\-R}}\label{struct_f_l_a_s_h___type_def_a24dece1e3b3185456afe34c3dc6add2e}
Option byte register, Address offset\-: 0x1c \hypertarget{struct_f_l_a_s_h___type_def_a793cd13a4636c9785fdb99316f7fd7ab}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!O\-P\-T\-K\-E\-Y\-R@{O\-P\-T\-K\-E\-Y\-R}}
\index{O\-P\-T\-K\-E\-Y\-R@{O\-P\-T\-K\-E\-Y\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{O\-P\-T\-K\-E\-Y\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-O\-P\-T\-K\-E\-Y\-R}}\label{struct_f_l_a_s_h___type_def_a793cd13a4636c9785fdb99316f7fd7ab}
Option byte key register, Address offset\-: 0x14 \hypertarget{struct_f_l_a_s_h___type_def_a17d6fcde53db4cb932b3fbfe08235b31}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!P\-D\-K\-E\-Y\-R@{P\-D\-K\-E\-Y\-R}}
\index{P\-D\-K\-E\-Y\-R@{P\-D\-K\-E\-Y\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{P\-D\-K\-E\-Y\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-P\-D\-K\-E\-Y\-R}}\label{struct_f_l_a_s_h___type_def_a17d6fcde53db4cb932b3fbfe08235b31}
Power down key register, Address offset\-: 0x08 \hypertarget{struct_f_l_a_s_h___type_def_a58afa3377dd5f4ffa93eb3da4c653cba}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!P\-E\-C\-R@{P\-E\-C\-R}}
\index{P\-E\-C\-R@{P\-E\-C\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{P\-E\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-P\-E\-C\-R}}\label{struct_f_l_a_s_h___type_def_a58afa3377dd5f4ffa93eb3da4c653cba}
Program/erase control register, Address offset\-: 0x04 \hypertarget{struct_f_l_a_s_h___type_def_a3c470f54858e246365f56e5fe4d2a618}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!P\-E\-K\-E\-Y\-R@{P\-E\-K\-E\-Y\-R}}
\index{P\-E\-K\-E\-Y\-R@{P\-E\-K\-E\-Y\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{P\-E\-K\-E\-Y\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-P\-E\-K\-E\-Y\-R}}\label{struct_f_l_a_s_h___type_def_a3c470f54858e246365f56e5fe4d2a618}
Program/erase key register, Address offset\-: 0x0c \hypertarget{struct_f_l_a_s_h___type_def_a98a43d6cc0dfca44214d5e78115e8c51}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!P\-R\-G\-K\-E\-Y\-R@{P\-R\-G\-K\-E\-Y\-R}}
\index{P\-R\-G\-K\-E\-Y\-R@{P\-R\-G\-K\-E\-Y\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{P\-R\-G\-K\-E\-Y\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-P\-R\-G\-K\-E\-Y\-R}}\label{struct_f_l_a_s_h___type_def_a98a43d6cc0dfca44214d5e78115e8c51}
Program memory key register, Address offset\-: 0x10 \hypertarget{struct_f_l_a_s_h___type_def_ad381422d591d7595a9cb57bb87f70153}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D@{R\-E\-S\-E\-R\-V\-E\-D}}
\index{R\-E\-S\-E\-R\-V\-E\-D@{R\-E\-S\-E\-R\-V\-E\-D}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D}}\label{struct_f_l_a_s_h___type_def_ad381422d591d7595a9cb57bb87f70153}
Reserved, Address offset\-: 0x24 \hypertarget{struct_f_l_a_s_h___type_def_a52c4943c64904227a559bf6f14ce4de6}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!S\-R@{S\-R}}
\index{S\-R@{S\-R}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-S\-R}}\label{struct_f_l_a_s_h___type_def_a52c4943c64904227a559bf6f14ce4de6}
Status register, Address offset\-: 0x18 \hypertarget{struct_f_l_a_s_h___type_def_a8f94f0938663804b2d9de2002a4e7e67}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!W\-R\-P\-R1@{W\-R\-P\-R1}}
\index{W\-R\-P\-R1@{W\-R\-P\-R1}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{W\-R\-P\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-W\-R\-P\-R1}}\label{struct_f_l_a_s_h___type_def_a8f94f0938663804b2d9de2002a4e7e67}
Write protection register 1, Address offset\-: 0x20 \hypertarget{struct_f_l_a_s_h___type_def_a79b0e64b11e40d304573f0b501355aab}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!W\-R\-P\-R2@{W\-R\-P\-R2}}
\index{W\-R\-P\-R2@{W\-R\-P\-R2}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{W\-R\-P\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-W\-R\-P\-R2}}\label{struct_f_l_a_s_h___type_def_a79b0e64b11e40d304573f0b501355aab}
Write protection register 2, Address offset\-: 0x80 \hypertarget{struct_f_l_a_s_h___type_def_ac04bb0c39c1419d049cb23e2c18240b3}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!W\-R\-P\-R3@{W\-R\-P\-R3}}
\index{W\-R\-P\-R3@{W\-R\-P\-R3}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{W\-R\-P\-R3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-W\-R\-P\-R3}}\label{struct_f_l_a_s_h___type_def_ac04bb0c39c1419d049cb23e2c18240b3}
Write protection register 3, Address offset\-: 0x84 \hypertarget{struct_f_l_a_s_h___type_def_ab49b7f13f436cf3909e256646e330b78}{\index{F\-L\-A\-S\-H\-\_\-\-Type\-Def@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}!W\-R\-P\-R4@{W\-R\-P\-R4}}
\index{W\-R\-P\-R4@{W\-R\-P\-R4}!FLASH_TypeDef@{F\-L\-A\-S\-H\-\_\-\-Type\-Def}}
\subsubsection[{W\-R\-P\-R4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-L\-A\-S\-H\-\_\-\-Type\-Def\-::\-W\-R\-P\-R4}}\label{struct_f_l_a_s_h___type_def_ab49b7f13f436cf3909e256646e330b78}
Write protection register 4, Address offset\-: 0x88 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l100xb_8h}{stm32l100xb.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l100xba_8h}{stm32l100xba.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l100xc_8h}{stm32l100xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xb_8h}{stm32l151xb.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xba_8h}{stm32l151xba.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xc_8h}{stm32l151xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xca_8h}{stm32l151xca.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xd_8h}{stm32l151xd.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xdx_8h}{stm32l151xdx.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xe_8h}{stm32l151xe.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xb_8h}{stm32l152xb.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xba_8h}{stm32l152xba.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xc_8h}{stm32l152xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xca_8h}{stm32l152xca.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xd_8h}{stm32l152xd.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xdx_8h}{stm32l152xdx.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xe_8h}{stm32l152xe.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xc_8h}{stm32l162xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xca_8h}{stm32l162xca.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xd_8h}{stm32l162xd.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xdx_8h}{stm32l162xdx.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xe_8h}{stm32l162xe.\-h}\end{DoxyCompactItemize}
