Source Block: hdl/library/data_offload/data_offload.v@182:192@HdlIdDef
  wire                                        dst_mem_valid_int_s;
  wire                                        m_axis_reset_int_s;

  wire  [31:0]                                src_transfer_length_s;
  wire                                        src_wr_last_int_s;
  wire  [31:0]                                src_wr_last_beat_s;

  assign src_clk = s_axis_aclk;
  assign dst_clk = m_axis_aclk;

  // internal registers

Diff Content:
+ 187   wire                                        int_not_full;

Clone Blocks:
Clone Blocks 1:
hdl/library/data_offload/data_offload.v@180:190
  wire  [DST_DATA_WIDTH-1:0]                  m_axis_data_s;
  wire                                        dst_mem_valid_s;
  wire                                        dst_mem_valid_int_s;
  wire                                        m_axis_reset_int_s;

  wire  [31:0]                                src_transfer_length_s;
  wire                                        src_wr_last_int_s;
  wire  [31:0]                                src_wr_last_beat_s;

  assign src_clk = s_axis_aclk;
  assign dst_clk = m_axis_aclk;

Clone Blocks 2:
hdl/library/data_offload/data_offload.v@184:194

  wire  [31:0]                                src_transfer_length_s;
  wire                                        src_wr_last_int_s;
  wire  [31:0]                                src_wr_last_beat_s;

  assign src_clk = s_axis_aclk;
  assign dst_clk = m_axis_aclk;

  // internal registers

  reg [31:0] src_data_counter = 0;

Clone Blocks 3:
hdl/library/data_offload/data_offload.v@185:195
  wire  [31:0]                                src_transfer_length_s;
  wire                                        src_wr_last_int_s;
  wire  [31:0]                                src_wr_last_beat_s;

  assign src_clk = s_axis_aclk;
  assign dst_clk = m_axis_aclk;

  // internal registers

  reg [31:0] src_data_counter = 0;
  reg        dst_mem_valid_d = 1'b0;

Clone Blocks 4:
hdl/library/data_offload/data_offload.v@181:191
  wire                                        dst_mem_valid_s;
  wire                                        dst_mem_valid_int_s;
  wire                                        m_axis_reset_int_s;

  wire  [31:0]                                src_transfer_length_s;
  wire                                        src_wr_last_int_s;
  wire  [31:0]                                src_wr_last_beat_s;

  assign src_clk = s_axis_aclk;
  assign dst_clk = m_axis_aclk;


