Fitter report for quartus_compile
Tue Jun 13 17:52:12 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. I/O Bank Usage
 13. All Package Pins
 14. Fitter Resource Utilization by Entity
 15. Control Signals
 16. Global & Other Fast Signals
 17. Non-Global High Fan-Out Signals
 18. Fitter RAM Summary
 19. Routing Usage Summary
 20. Fitter Device Options
 21. Operating Settings and Conditions
 22. Estimated Delay Added for Hold Timing Summary
 23. Estimated Delay Added for Hold Timing Details
 24. Fitter INI Usage
 25. Fitter Messages
 26. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Tue Jun 13 17:52:12 2023           ;
; Quartus Prime Version           ; 21.1.1 Build 850 06/23/2022 SJ Standard Edition ;
; Revision Name                   ; quartus_compile                                 ;
; Top-level Entity Name           ; quartus_compile                                 ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEMA4U23C7                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 1,737 / 15,880 ( 11 % )                         ;
; Total registers                 ; 3437                                            ;
; Total pins                      ; 0 / 314 ( 0 % )                                 ;
; Total virtual pins              ; 332                                             ;
; Total block memory bits         ; 4,480 / 2,764,800 ( < 1 % )                     ;
; Total RAM Blocks                ; 6 / 270 ( 2 % )                                 ;
; Total DSP Blocks                ; 0 / 84 ( 0 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0 / 5 ( 0 % )                                   ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA4U23C7                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Router Timing Optimization Level                                   ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                        ; 4.0                                   ; 1.0                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                          ; On                                    ; Off                                   ;
; Fitter Effort                                                      ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.19        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.0%      ;
;     Processor 3            ;   6.2%      ;
;     Processor 4            ;   5.8%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Action           ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; clock~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Created          ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_fpga_indvars_iv_replace_phi_histogram12_R_v_0~1                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_fpga_indvars_iv_replace_phi_histogram12_R_v_1~0                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_backEN~0                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_backEN~0_RESYN78_BDD79                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_mptr_bitcast_index47_histogram0_add_x_p1_of_2_R_v_0~0                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_mptr_bitcast_index47_histogram0_add_x_p1_of_2_v_s_0[0]~0                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_mptr_bitcast_index47_histogram0_add_x_p1_of_2_v_s_0[0]~0_OTERM3                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_mptr_bitcast_index47_histogram0_add_x_p1_of_2_v_s_0[0]~1                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_mptr_bitcast_index47_histogram0_add_x_p1_of_2_v_s_0[0]~1_OTERM169                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_mptr_bitcast_index47_histogram0_add_x_p2_of_2_v_s_0[0]~0                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_mptr_bitcast_index47_histogram0_add_x_p2_of_2_v_s_0[0]~0_OTERM1                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_mptr_bitcast_index_histogram0_add_x_BitJoin_for_q_backStall[0]~1                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_mptr_bitcast_index_histogram0_add_x_p2_of_2_s_tv_0[0]~0                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_mptr_bitcast_index_histogram0_add_x_p2_of_2_s_tv_0[0]~0_RESYN112_BDD113                                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_mptr_bitcast_index_histogram0_add_x_p2_of_2_s_tv_0[0]~0_RESYN114_BDD115                                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_unnamed_histogram39_toReg0[0]~0                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_unnamed_histogram39_toReg1[0]~0                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_unnamed_histogram39_wireStall~0                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_unnamed_histogram39_wireStall~0_RESYN226_BDD227                                                                                                                                                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_unnamed_histogram39_wireStall~1                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_unnamed_histogram39_wireStall~1_RESYN228_BDD229                                                                                                                                                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_unnamed_histogram39_wireStall~2                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_toReg0[0]~0                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_toReg0[0]~0_RESYN56_BDD57                                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_toReg1[0]~1                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram17_consumed1[0]~0                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram17_consumed1[0]~0_RESYN126_BDD127                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram17_consumed1[0]~0_RESYN128_BDD129                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram22_toReg0[0]~1                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram26_consumed1[0]~0                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram26_toReg0[0]~0                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram26_toReg0[0]~0_RESYN76_BDD77                                                                                                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram26_toReg1[0]                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_mem_lm1_histogram21_toReg1[0]~0                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_mem_lm1_histogram21_toReg1[0]~0_RESYN244_BDD245                                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_mem_memdep_histogram30_consumed1[0]                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_mem_memdep_histogram30_consumed1[0]_RESYN28_BDD29                                                                                                                                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_mem_memdep_histogram30_consumed1[0]~0                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_consumed1[0]~0                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_toReg0[0]~0                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_toReg1[0]                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_toReg3[0]                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_pop_i4_initerations_pop9_histogram5_toReg0[0]~0                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist3_i_mptr_bitcast_index47_histogram0_add_x_BitSelect_for_b_tessel1_3_b_1_0_R_v_0~0                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist22_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_97_0_R_v_2~0                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist22_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_97_0_R_v_2~0_RESYN108_BDD109                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist22_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_97_0_R_v_2~0_RESYN110_BDD111                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist22_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_97_0_R_v_4~0                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist22_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_97_0_R_v_4~0_RESYN116_BDD117                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist22_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_97_0_R_v_4~0_RESYN118_BDD119                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist22_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_97_0_or0[0]~0                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist22_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_97_0_s_tv_1[0]~0                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist22_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_97_0_s_tv_1[0]~0_RESYN240_BDD241                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist22_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_97_0_s_tv_2[0]~0                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist22_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_97_0_s_tv_2[0]~0_RESYN234_BDD235                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist22_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_97_0_s_tv_2[0]~0_RESYN236_BDD237                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist22_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_97_0_s_tv_3[0]~0                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist22_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_97_0_s_tv_3[0]~1                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist22_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_97_0_s_tv_3[0]~2                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist22_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_97_0_s_tv_3[0]~2_RESYN238_BDD239                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_fpga_indvars_iv_replace_phi_histogram12_r_valid~0                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_r_valid~1                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_redist16_i_first_cleanup_xor_or_histogram19_q_2_0_r_valid~0                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo_3_0~0                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~0                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~1                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached~0                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached~0_RESYN54_BDD55                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~1                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo_3_0~0                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~0                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~1                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES~0                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES_RESYN38_BDD39                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES~0                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~1                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~1_RESYN84_BDD85                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo_3_0~0                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo_3_0~0_RESYN140_BDD141                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo_3_0~0_RESYN142_BDD143                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo~0                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo~0_RESYN130_BDD131                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo~0_RESYN132_BDD133                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|read_from_fifo                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_2_reg|valid_out~0                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_2_reg|valid_out~1                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_2_reg|valid_out~1_RESYN44_BDD45                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_1_reg|valid_out~0                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_1_reg|valid_out~1                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_1_reg|valid_out~1_RESYN30_BDD31                                                                                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg|valid_out~0                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg|valid_out~1                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg|valid_out~1_RESYN32_BDD33                                                                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_histogram4_1_reg|valid_out~0                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_histogram4_1_reg|valid_out~1                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_histogram4_1_reg|valid_out~1_RESYN26_BDD27                                                                                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_histogram5_1_reg|valid_out~0                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_histogram5_1_reg|valid_out~1                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_histogram5_1_reg|valid_out~1_RESYN36_BDD37                                                                                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_1_reg|valid_out~0                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_1_reg|valid_out~1                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_1_reg|valid_out~1_RESYN34_BDD35                                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|bubble_out_histogram_B2_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|bubble_out_histogram_B2_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp_RESYN80_BDD81                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_i1_cmp404_0:thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram38|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram1|valid_reg~0                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_i1_cmp404_0:thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram38|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram1|valid_reg~0_RESYN58_BDD59                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram22|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1|valid_reg~0                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram26|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1|valid_reg~0                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram26|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1|valid_reg~0_RESYN122_BDD123                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram26|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1|valid_reg~0_RESYN124_BDD125                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0|out_stall_out[0]~0                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0|out_stall_out[0]~0_RESYN64_BDD65                                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0|out_stall_out[0]~0_RESYN64_OTERM165                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0|out_stall_out[0]~2                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0|out_stall_out[0]~2_RESYN242_BDD243                                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0|readdata_reg_lm1_histogram0_valid_reg_q[0]                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0|readdata_reg_lm1_histogram0_valid_reg_q[0]_OTERM17                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES_RESYN208_BDD209                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES_RESYN210_BDD211                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~1                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~1_RESYN250_BDD251                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~1                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~0                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~0_RESYN40_BDD41                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~0                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~0_RESYN74_BDD75        ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0_RESYN148_BDD149                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0_RESYN148_RESYN254_BDD255                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0_RESYN150_BDD151                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|data_out_reg~0                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0_RESYN248_BDD249                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E~0                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E~0_RESYN82_BDD83                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|read_from_fifo_E~0                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|read_from_fifo_E~0_RESYN246_BDD247                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|lsu_i_stall~0                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|lsu_i_stall~0_OTERM167                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~0                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|lsu_i_stall                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|lsu_i_stall_RESYN232_BDD233                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|avm_write~0                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|avm_write~0_RESYN220_BDD221                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES_RESYN222_BDD223                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|lo_3_0~0                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|lo_3_0~0_RESYN144_BDD145 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|lo_3_0~0_RESYN146_BDD147 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo_3_0~0                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo_3_0~0_RESYN134_BDD135      ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo_3_0~0_RESYN136_BDD137      ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0_RESYN42_BDD43                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0_RESYN42_RESYN252_BDD253                                                        ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|advance_write_addr~1                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_pop:pop2|data_out[0]~0                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_pop:pop2|data_out[0]~0_RESYN224_BDD225                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push|acl_data_fifo:fifo|acl_staging_reg:staging_reg|o_valid~0                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram1|stall_out~1                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20|histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_20_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg|i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg_valid_reg_q[0]~0                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20|histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_20_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg|i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg_valid_reg_q[0]~0_RESYN196_BDD197                                               ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11|histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg|out_stall_out[0]~0                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11|histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg|out_stall_out[0]~0_RESYN230_BDD231                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]~0                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid~0                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid~1                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid~1_RESYN200_BDD201                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid~1_RESYN202_BDD203                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|i_next_cleanups_histogram43_q[0]~0                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|redist22_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_97_0_q[0]~0                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|redist22_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_97_0_q[0]~0_RESYN104_BDD105                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|redist22_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_97_0_q[0]~0_RESYN106_BDD107                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp|pipe_r.pipe_r.req.writedata[5]~0                                                                                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|pipe_r.pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|pipe_r.pipe_r.req.request_NEW10_RTM012                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|pipe_r.pipe_r.req.request_OTERM11                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|stall~0                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|stall~0_OTERM19                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp|pipe_r.pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp|pipe_r.pipe_r.req.request_NEW13_RTM015                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp|pipe_r.pipe_r.req.request_OTERM14                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp|stall~0                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp|stall~0_OTERM21                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp|stall~0_RESYN216_BDD217                                                                                                                                                                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp|stall~0_RESYN218_BDD219                                                                                                                                                                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp|pipe_r.pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp|pipe_r.pipe_r.req.request_NEW7_RTM09                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp|pipe_r.pipe_r.req.request_OTERM8                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp|stall~0                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp|stall~0_OTERM23                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp|stall~0_RESYN172_BDD173                                                                                                                                                                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[4].dp|pipe_r.pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[4].dp|pipe_r.pipe_r.req.request_NEW4_RTM06                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[4].dp|pipe_r.pipe_r.req.request_OTERM5                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[4].dp|stall~0                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[4].dp|stall~0_OTERM25                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[4].dp|stall~0_RESYN174_BDD175                                                                                                                                                                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[0]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[0]                                         ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[1]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[1]                                         ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[2]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[2]                                         ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[3]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[3]                                         ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[4]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[4]                                         ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[5]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[5]                                         ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[6]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[6]                                         ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[7]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[7]                                         ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[8]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[8]                                         ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[9]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[9]                                         ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[10]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[10]                                        ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[11]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[11]                                        ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[12]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[12]                                        ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[13]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[13]                                        ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[14]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[14]                                        ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[15]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[15]                                        ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[16]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[16]                                        ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[17]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[17]                                        ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[18]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[18]                                        ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[19]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[19]                                        ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[20]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[20]                                        ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[21]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[21]                                        ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[22]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[22]                                        ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[23]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[23]                                        ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[24]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[24]                                        ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[25]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[25]                                        ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[26]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[26]                                        ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[27]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[27]                                        ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[28]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[28]                                        ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[29]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[29]                                        ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[2]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[2]                                        ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[3]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[3]                                        ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[4]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[4]                                        ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[5]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[5]                                        ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[6]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[6]                                        ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[7]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[7]                                        ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[8]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[8]                                        ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[9]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[9]                                        ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[10]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[10]                                       ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[11]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[11]                                       ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[12]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[12]                                       ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[13]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[13]                                       ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[14]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[14]                                       ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[15]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[15]                                       ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[16]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[16]                                       ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[17]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[17]                                       ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[18]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[18]                                       ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[19]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[19]                                       ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[20]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[20]                                       ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[21]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[21]                                       ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[22]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[22]                                       ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[23]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[23]                                       ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[24]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[24]                                       ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[25]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[25]                                       ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[26]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[26]                                       ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[27]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[27]                                       ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[28]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[28]                                       ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[29]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[29]                                       ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[30]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[30]                                       ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[31]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[31]                                       ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[0]                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[0]                                      ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[1]                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[1]                                      ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[2]                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[2]                                      ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[3]                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[3]                                      ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[4]                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[4]                                      ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[5]                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[5]                                      ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[6]                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[6]                                      ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[7]                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[7]                                      ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[8]                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[8]                                      ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[9]                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[9]                                      ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[10]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[10]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[11]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[11]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[12]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[12]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[13]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[13]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[14]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[14]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[15]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[15]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[16]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[16]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[17]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[17]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[18]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[18]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[19]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[19]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[20]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[20]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[21]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[21]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[22]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[22]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[23]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[23]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[24]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[24]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[25]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[25]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[26]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[26]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[27]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[27]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[28]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[28]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[29]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[29]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[30]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[30]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[31]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[31]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[2]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[2]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[3]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[3]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[4]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[4]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[5]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[5]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[6]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[6]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[7]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[7]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[8]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[8]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[9]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[9]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[10]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[10]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[11]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[11]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[12]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[12]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[13]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[13]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[14]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[14]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[15]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[15]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[16]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[16]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[17]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[17]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[18]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[18]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[19]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[19]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[20]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[20]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[21]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[21]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[22]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[22]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[23]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[23]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[24]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[24]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[25]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[25]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[26]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[26]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[27]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[27]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[28]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[28]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[29]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[29]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[30]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[30]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[31]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[31]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[0]                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[0]                                      ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[1]                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[1]                                      ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[2]                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[2]                                      ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[3]                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[3]                                      ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[4]                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[4]                                      ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[5]                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[5]                                      ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[6]                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[6]                                      ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[7]                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[7]                                      ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[8]                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[8]                                      ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[9]                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[9]                                      ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[10]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[10]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[11]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[11]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[12]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[12]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[13]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[13]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[14]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[14]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[15]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[15]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[16]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[16]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[17]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[17]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[18]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[18]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[19]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[19]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[20]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[20]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[21]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[21]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[22]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[22]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[23]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[23]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[24]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[24]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[25]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[25]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[26]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[26]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[27]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[27]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[28]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[28]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[29]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[29]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[30]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[30]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[31]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[31]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[2]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[2]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[3]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[3]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[4]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[4]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[5]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[5]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[6]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[6]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[7]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[7]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[8]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[8]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[9]                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[9]                                     ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[10]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[10]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[11]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[11]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[12]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[12]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[13]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[13]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[14]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[14]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[15]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[15]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[16]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[16]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[17]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[17]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[18]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[18]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[19]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[19]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[20]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[20]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[21]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[21]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[22]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[22]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[23]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[23]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[24]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[24]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[25]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[25]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[26]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[26]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[27]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[27]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[28]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[28]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[29]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[29]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[30]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[30]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[31]                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[31]                                    ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[0]                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[0]                              ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[1]                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[1]                              ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[2]                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[2]                              ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[3]                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[3]                              ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[4]                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[4]                              ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[5]                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[5]                              ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[6]                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[6]                              ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[7]                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[7]                              ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[8]                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[8]                              ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[9]                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[9]                              ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[10]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[10]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[11]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[11]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[12]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[12]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[13]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[13]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[14]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[14]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[15]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[15]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[16]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[16]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[17]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[17]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[18]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[18]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[19]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[19]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[20]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[20]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[21]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[21]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[22]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[22]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[23]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[23]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[24]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[24]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[25]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[25]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[26]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[26]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[27]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[27]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[28]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[28]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[29]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[29]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[30]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[30]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[31]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[31]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[34]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[34]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[35]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[35]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[36]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[36]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[37]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[37]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[38]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[38]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[39]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[39]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[40]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[40]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[41]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[41]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[42]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[42]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[43]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[43]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[44]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[44]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[45]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[45]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[46]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[46]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[47]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[47]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[48]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[48]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[49]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[49]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[50]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[50]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[51]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[51]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[52]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[52]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[53]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[53]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[54]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[54]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[55]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[55]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[56]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[56]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[57]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[57]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[58]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[58]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[59]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[59]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[60]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[60]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[61]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[61]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[62]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[62]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[63]                            ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[63]                             ; PORTBDATAOUT     ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|SE_i_unnamed_histogram9_R_v_0[0]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|SE_i_unnamed_histogram9_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11_1_reg|gen_depth_small.occ[2]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11_1_reg|gen_depth_small.occ[2]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|redist3_i_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x_out_o_data_3_tpl_1_0_q[8]                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|redist3_i_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x_out_o_data_3_tpl_1_0_q[8]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|redist3_i_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x_out_o_data_3_tpl_1_0_q[10]                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|redist3_i_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x_out_o_data_3_tpl_1_0_q[10]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|redist3_i_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x_out_o_data_3_tpl_1_0_q[14]                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|redist3_i_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x_out_o_data_3_tpl_1_0_q[14]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|redist3_i_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x_out_o_data_3_tpl_1_0_q[15]                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|redist3_i_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x_out_o_data_3_tpl_1_0_q[15]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|redist3_i_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x_out_o_data_3_tpl_1_0_q[16]                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|redist3_i_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x_out_o_data_3_tpl_1_0_q[16]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|redist3_i_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x_out_o_data_3_tpl_1_0_q[27]                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|redist3_i_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x_out_o_data_3_tpl_1_0_q[27]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|redist3_i_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x_out_o_data_3_tpl_1_0_q[30]                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|redist3_i_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x_out_o_data_3_tpl_1_0_q[30]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_B2_branch:thehistogram_B2_branch|valid_0_reg_q[0]                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_B2_branch:thehistogram_B2_branch|valid_0_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_fpga_indvars_iv_replace_phi_histogram12_R_v_0[0]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_fpga_indvars_iv_replace_phi_histogram12_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_masked_histogram45_R_v_0[0]                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_masked_histogram45_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_mptr_bitcast_index47_histogram0_add_x_p1_of_2_R_v_1[0]                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_mptr_bitcast_index47_histogram0_add_x_p1_of_2_R_v_1[0]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_mptr_bitcast_index47_histogram0_add_x_p1_of_2_v_s_0[0]~0_OTERM3                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_mptr_bitcast_index47_histogram0_add_x_p1_of_2_v_s_0[0]~0_OTERM3DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_mptr_bitcast_index47_histogram0_add_x_p1_of_2_v_s_0[0]~1_OTERM169                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_mptr_bitcast_index47_histogram0_add_x_p1_of_2_v_s_0[0]~1_OTERM169DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_next_initerations_histogram6_vt_select_2_fromReg1[0]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_next_initerations_histogram6_vt_select_2_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_in_i_llvm_fpga_push_i1_notexitcond_histogram41_fromReg1[0]                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_in_i_llvm_fpga_push_i1_notexitcond_histogram41_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_histogram_B2_merge_reg_aunroll_x_fromReg2[0]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_histogram_B2_merge_reg_aunroll_x_fromReg2[0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_histogram_B2_merge_reg_aunroll_x_fromReg6[0]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_histogram_B2_merge_reg_aunroll_x_fromReg6[0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_fromReg0[0]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_fromReg1[0]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_ffwd_dest_i1_cmp405_histogram13_fromReg1[0]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_ffwd_dest_i1_cmp405_histogram13_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram17_fromReg0[0]                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram17_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram26_fromReg1[0]                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram26_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_mem_memdep_histogram30_fromReg0[0]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_mem_memdep_histogram30_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_pipeline_keep_going_histogram4_fromReg4[0]                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_pipeline_keep_going_histogram4_fromReg4[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_fromReg0[0]                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_fromReg1[0]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_fromReg3[0]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_fromReg3[0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_pop_i32_i_041_pop7_histogram15_fromReg0[0]                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_pop_i32_i_041_pop7_histogram15_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_redist17_i_first_cleanup_xor_or_histogram19_q_34_fifo_fromReg0[0]                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_redist17_i_first_cleanup_xor_or_histogram19_q_34_fifo_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_redist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo_fromReg1[0]                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_redist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist0_i_mptr_bitcast_index_histogram0_add_x_BitSelect_for_a_tessel0_0_merged_bit_select_c_1_0_R_v_0[0]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist0_i_mptr_bitcast_index_histogram0_add_x_BitSelect_for_a_tessel0_0_merged_bit_select_c_1_0_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist8_i_mptr_bitcast_index47_histogram0_add_x_p1_of_2_q_1_0_R_v_0[0]                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist8_i_mptr_bitcast_index47_histogram0_add_x_p1_of_2_q_1_0_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist11_i_llvm_fpga_pop_i32_i_041_pop7_histogram15_out_data_out_2_0_R_v_0[0]                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist11_i_llvm_fpga_pop_i32_i_041_pop7_histogram15_out_data_out_2_0_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist11_i_llvm_fpga_pop_i32_i_041_pop7_histogram15_out_data_out_2_1_R_v_1[0]                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist11_i_llvm_fpga_pop_i32_i_041_pop7_histogram15_out_data_out_2_1_R_v_1[0]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist12_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_2_0_R_v_0[0]                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist12_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_2_0_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist12_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_2_1_R_v_1[0]                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist12_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_2_1_R_v_1[0]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist16_i_first_cleanup_xor_or_histogram19_q_2_1_R_v_1[0]                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist16_i_first_cleanup_xor_or_histogram19_q_2_1_R_v_1[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist22_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_97_0_R_v_1[0]                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist22_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_97_0_R_v_1[0]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist22_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_97_0_R_v_2[0]                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist22_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_97_0_R_v_2[0]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist22_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_97_0_R_v_3[0]                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist22_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_97_0_R_v_3[0]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist22_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_97_0_R_v_4[0]                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist22_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_97_0_R_v_4[0]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached~DUPLICATE                                                                                                                                     ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]~DUPLICATE                                                                                                                     ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                    ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                                    ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]~DUPLICATE                                                                                                                              ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]~DUPLICATE                                                                                                                              ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]~DUPLICATE                                                                                                                              ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                      ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                                     ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                   ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~DUPLICATE                                                                                                   ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                 ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                                                               ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                                                              ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]~DUPLICATE                                                                                             ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]~DUPLICATE                                                                                             ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                     ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]~DUPLICATE                                                                                     ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.HIGH_CAPACITY.hi[0]                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.HIGH_CAPACITY.hi[0]~DUPLICATE                                                     ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                                                                  ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]~DUPLICATE                                                                  ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~DUPLICATE                                                                  ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~DUPLICATE                                                                 ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                                                            ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]~DUPLICATE                                                                                                     ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                                                                                     ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                             ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                            ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                            ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[2]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[2]~DUPLICATE                                                                                            ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached~DUPLICATE                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                                                                          ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~DUPLICATE                                                                         ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]~DUPLICATE                                                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]~DUPLICATE                                                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]~DUPLICATE                                                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]~DUPLICATE                                                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                        ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                       ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                       ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[2]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[2]~DUPLICATE                                                                                                       ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                      ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                     ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~DUPLICATE                                                                                     ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[6]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[6]~DUPLICATE                                                                                                 ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                        ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached~DUPLICATE                                                                                       ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                                                                      ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]~DUPLICATE                                                                      ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~DUPLICATE                                                                     ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg|gen_depth_large.cnt[1]                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg|gen_depth_large.cnt[1]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg|gen_depth_large.cnt_up[1]                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg|gen_depth_large.cnt_up[1]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg|gen_depth_large.lo[0]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg|gen_depth_large.lo[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg|gen_depth_large.lo[1]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg|gen_depth_large.lo[1]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_2_reg|gen_depth_large.approx_full                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_2_reg|gen_depth_large.approx_full~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_2_reg|gen_depth_large.cnt[0]                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_2_reg|gen_depth_large.cnt[0]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_2_reg|gen_depth_large.cnt[1]                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_2_reg|gen_depth_large.cnt[1]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_2_reg|gen_depth_large.cnt_up[1]                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_2_reg|gen_depth_large.cnt_up[1]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_2_reg|gen_depth_large.lo[0]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_2_reg|gen_depth_large.lo[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_2_reg|gen_depth_large.lo_prev[0]                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_2_reg|gen_depth_large.lo_prev[0]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg|gen_depth_large.approx_full                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg|gen_depth_large.approx_full~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg|gen_depth_large.cnt[2]                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg|gen_depth_large.cnt[2]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg|gen_depth_large.lo[0]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg|gen_depth_large.lo[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg|gen_depth_large.lo[1]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg|gen_depth_large.lo[1]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg|valid_out                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg|valid_out~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_4_reg|gen_depth_large.cnt_up[0]                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_4_reg|gen_depth_large.cnt_up[0]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_4_reg|gen_depth_large.lo[0]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_4_reg|gen_depth_large.lo[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_4_reg|gen_depth_large.lo[1]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_4_reg|gen_depth_large.lo[1]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_4_reg|valid_out                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_4_reg|valid_out~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_5_reg|gen_depth_large.cnt[2]                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_5_reg|gen_depth_large.cnt[2]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_5_reg|gen_depth_large.cnt_up[1]                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_5_reg|gen_depth_large.cnt_up[1]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_5_reg|gen_depth_large.lo_prev[1]                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_5_reg|gen_depth_large.lo_prev[1]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_6_reg|gen_depth_large.approx_full                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_6_reg|gen_depth_large.approx_full~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_6_reg|gen_depth_large.cnt_up[1]                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_6_reg|gen_depth_large.cnt_up[1]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_6_reg|gen_depth_large.lo[0]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_6_reg|gen_depth_large.lo[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_6_reg|gen_depth_large.lo[1]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_6_reg|gen_depth_large.lo[1]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_1_reg|gen_depth_large.cnt[0]                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_1_reg|gen_depth_large.cnt[0]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_1_reg|gen_depth_large.cnt[2]                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_1_reg|gen_depth_large.cnt[2]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg|gen_depth_large.cnt[0]                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg|gen_depth_large.cnt[0]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg|gen_depth_large.cnt_up[1]                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg|gen_depth_large.cnt_up[1]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg|gen_depth_large.lo[0]                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg|gen_depth_large.lo[0]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg|gen_depth_large.lo[1]                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg|gen_depth_large.lo[1]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_histogram4_1_reg|gen_depth_large.cnt[2]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_histogram4_1_reg|gen_depth_large.cnt[2]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_histogram4_1_reg|gen_depth_large.cnt_up[0]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_histogram4_1_reg|gen_depth_large.cnt_up[0]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_histogram5_1_reg|gen_depth_large.approx_full                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_histogram5_1_reg|gen_depth_large.approx_full~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_histogram5_1_reg|gen_depth_large.cnt[2]                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_histogram5_1_reg|gen_depth_large.cnt[2]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_histogram5_1_reg|gen_depth_large.cnt[3]                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_histogram5_1_reg|gen_depth_large.cnt[3]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_histogram5_1_reg|gen_depth_large.lo[1]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_histogram5_1_reg|gen_depth_large.lo[1]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_1_reg|gen_depth_large.cnt[0]                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_1_reg|gen_depth_large.cnt[0]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_1_reg|gen_depth_large.cnt[2]                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_1_reg|gen_depth_large.cnt[2]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_1_reg|gen_depth_large.cnt_up[0]                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_1_reg|gen_depth_large.cnt_up[0]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_1_reg|gen_depth_large.cnt_up[1]                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_1_reg|gen_depth_large.cnt_up[1]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_1_reg|gen_depth_large.lo[0]                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_1_reg|gen_depth_large.lo[0]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_1_reg|gen_depth_large.lo[1]                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_1_reg|gen_depth_large.lo[1]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_B2_merge_reg:thehistogram_B2_merge_reg_aunroll_x|histogram_B2_merge_reg_valid_reg_q[0]                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_B2_merge_reg:thehistogram_B2_merge_reg_aunroll_x|histogram_B2_merge_reg_valid_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_i1_cmp405_0:thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram13|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram1|gen_stallable.data_reg[0]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_i1_cmp405_0:thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram13|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram1|gen_stallable.data_reg[0]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram17|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1|gen_stallable.valid_reg                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram17|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1|gen_stallable.valid_reg~DUPLICATE                                                                                                            ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram22|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1|gen_stallable.data_reg[17]                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram22|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1|gen_stallable.data_reg[17]~DUPLICATE                                                                                                   ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram22|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1|gen_stallable.valid_reg                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram22|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1|gen_stallable.valid_reg~DUPLICATE                                                                                                      ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                                          ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]~DUPLICATE                                                  ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]~DUPLICATE                                                 ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                               ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                                         ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]~DUPLICATE                                                         ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]~DUPLICATE                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]~DUPLICATE                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached~DUPLICATE                                               ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                               ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]~DUPLICATE                               ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~DUPLICATE                             ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                            ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[1]~DUPLICATE                                            ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[0]                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[0]~DUPLICATE            ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached~DUPLICATE           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                 ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~DUPLICATE                                                                                        ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1|readdata_reg_lm22_histogram1_valid_reg_q[0]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1|readdata_reg_lm22_histogram1_valid_reg_q[0]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|counter[5]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|counter[5]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]~DUPLICATE                                                       ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]~DUPLICATE                                              ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                             ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]~DUPLICATE                            ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                      ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]~DUPLICATE                                                      ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]~DUPLICATE                                                      ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                              ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]~DUPLICATE                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[3]                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[3]~DUPLICATE                                         ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                         ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[3]                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[3]~DUPLICATE                                         ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[0]                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[0]~DUPLICATE         ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE              ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~DUPLICATE                                                                                       ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E~DUPLICATE                                                                                       ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|counter[5]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|counter[5]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]~DUPLICATE                                                       ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                                       ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                               ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]~DUPLICATE                                              ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                             ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                            ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                      ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]~DUPLICATE                                                      ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]~DUPLICATE                                              ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]~DUPLICATE                                             ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[1]~DUPLICATE                                         ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                         ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[4]~DUPLICATE                                         ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[3]                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[3]~DUPLICATE                                         ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]~DUPLICATE          ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[0]                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[0]~DUPLICATE         ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE               ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]~DUPLICATE               ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE              ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E~DUPLICATE                                                                                       ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]~DUPLICATE                                               ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]~DUPLICATE                                               ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]~DUPLICATE                                               ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                       ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]~DUPLICATE                                      ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                     ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                    ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~DUPLICATE                   ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1]          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1]~DUPLICATE  ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[0]         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[0]~DUPLICATE ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE       ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]~DUPLICATE      ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~DUPLICATE                                                                             ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~DUPLICATE                                                                               ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]~DUPLICATE                                                                                                    ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                                                               ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid~DUPLICATE                                                                                                            ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|histogram_i_llvm_fpga_pipeline_keep_going_4_reg:thei_llvm_fpga_pipeline_keep_going_histogram4_reg|i_llvm_fpga_pipeline_keep_going_histogram4_reg_data_reg_q[0]                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|histogram_i_llvm_fpga_pipeline_keep_going_4_reg:thei_llvm_fpga_pipeline_keep_going_histogram4_reg|i_llvm_fpga_pipeline_keep_going_histogram4_reg_data_reg_q[0]~DUPLICATE                                                                             ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|histogram_i_llvm_fpga_pipeline_keep_going_4_reg:thei_llvm_fpga_pipeline_keep_going_histogram4_reg|i_llvm_fpga_pipeline_keep_going_histogram4_reg_valid_reg_q[0]                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|histogram_i_llvm_fpga_pipeline_keep_going_4_reg:thei_llvm_fpga_pipeline_keep_going_histogram4_reg|i_llvm_fpga_pipeline_keep_going_histogram4_reg_valid_reg_q[0]~DUPLICATE                                                                            ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20|histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_20_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg|i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg_valid_reg_q[0]                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20|histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_20_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg|i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg_valid_reg_q[0]~DUPLICATE                                                         ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0|histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0_reg:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg|i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg_data_reg_q[0]                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0|histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0_reg:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg|i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg_data_reg_q[0]~DUPLICATE                                                                   ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5|histogram_i_llvm_fpga_pop_i4_initerations_pop9_5_reg:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg|i_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg_valid_reg_q[0]                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5|histogram_i_llvm_fpga_pop_i4_initerations_pop9_5_reg:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg|i_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg_valid_reg_q[0]~DUPLICATE                                                   ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i32_i_041_pop7_0:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15|histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg|i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[6]                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i32_i_041_pop7_0:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15|histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg|i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[6]~DUPLICATE                                                                              ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i32_i_041_pop7_0:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15|histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg|i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[10]                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i32_i_041_pop7_0:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15|histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg|i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[10]~DUPLICATE                                                                             ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]~DUPLICATE                                                                                                       ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                                                                     ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]~DUPLICATE                                                                                                     ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]~DUPLICATE                                                                                                     ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                                                                 ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid~DUPLICATE                                                                                                              ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[2]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[2]~DUPLICATE                                                                                                                     ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[3]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[3]~DUPLICATE                                                                                                                     ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]~DUPLICATE                                                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]~DUPLICATE                                                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[3]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[3]~DUPLICATE                                                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid~DUPLICATE                                                                                                                             ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]~DUPLICATE                                                                                                         ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid~DUPLICATE                                                                                                         ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][1]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][1]~DUPLICATE                                                                                                               ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][11]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][11]~DUPLICATE                                                                                                              ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][14]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][14]~DUPLICATE                                                                                                              ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][19]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][19]~DUPLICATE                                                                                                              ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]~DUPLICATE                                                                                                                  ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                                                                             ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]~DUPLICATE                                                                                                             ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][4]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][4]~DUPLICATE                                                                                 ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][6]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][6]~DUPLICATE                                                                                 ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][7]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][7]~DUPLICATE                                                                                 ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][9]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][9]~DUPLICATE                                                                                 ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][10]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][10]~DUPLICATE                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][13]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][13]~DUPLICATE                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][15]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][15]~DUPLICATE                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][17]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][17]~DUPLICATE                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][18]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][18]~DUPLICATE                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][19]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][19]~DUPLICATE                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][21]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][21]~DUPLICATE                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][23]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][23]~DUPLICATE                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]~DUPLICATE                                                                                    ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                                               ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]~DUPLICATE                                                                               ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|redist8_i_mptr_bitcast_index47_histogram0_add_x_p1_of_2_q_1_0_q[4]                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|redist8_i_mptr_bitcast_index47_histogram0_add_x_p1_of_2_q_1_0_q[4]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|redist8_i_mptr_bitcast_index47_histogram0_add_x_p1_of_2_q_1_0_q[9]                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|redist8_i_mptr_bitcast_index47_histogram0_add_x_p1_of_2_q_1_0_q[9]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|redist11_i_llvm_fpga_pop_i32_i_041_pop7_histogram15_out_data_out_2_1_q[2]                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|redist11_i_llvm_fpga_pop_i32_i_041_pop7_histogram15_out_data_out_2_1_q[2]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|redist11_i_llvm_fpga_pop_i32_i_041_pop7_histogram15_out_data_out_2_1_q[15]                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|redist11_i_llvm_fpga_pop_i32_i_041_pop7_histogram15_out_data_out_2_1_q[15]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|redist16_i_first_cleanup_xor_or_histogram19_q_2_1_q[0]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|redist16_i_first_cleanup_xor_or_histogram19_q_2_1_q[0]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3_sr_0:thebb_histogram_B3_sr_0_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3_sr_0:thebb_histogram_B3_sr_0_aunroll_x|sr_valid_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_i_llvm_fpga_pipeline_keep_going_4_sr:thei_llvm_fpga_pipeline_keep_going_histogram4_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_i_llvm_fpga_pipeline_keep_going_4_sr:thei_llvm_fpga_pipeline_keep_going_histogram4_sr|sr_valid_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|pipe_r.pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|pipe_r.pipe_r.req.request~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp|pipe_r.pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp|pipe_r.pipe_r.req.request~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[4].dp|pipe_r.pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[4].dp|pipe_r.pipe_r.req.request~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|wptr[1]                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|wptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[0]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|agent_read_pipe.valid                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|agent_read_pipe.valid~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5727 ) ; 0.00 % ( 0 / 5727 )        ; 0.00 % ( 0 / 5727 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5727 ) ; 0.00 % ( 0 / 5727 )        ; 0.00 % ( 0 / 5727 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; component_partition            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; histogram:histogram_inst       ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 667 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; component_partition            ; 0.00 % ( 0 / 5060 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/quartus_compile.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,737 / 15,880        ; 11 %  ;
; ALMs needed [=A-B+C]                                        ; 1,737                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2,106 / 15,880        ; 13 %  ;
;         [a] ALMs used for LUT logic and registers           ; 686                   ;       ;
;         [b] ALMs used for LUT logic                         ; 380                   ;       ;
;         [c] ALMs used for registers                         ; 840                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 200                   ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 542 / 15,880          ; 3 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 173 / 15,880          ; 1 %   ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 6                     ;       ;
;         [c] Due to LAB input limits                         ; 1                     ;       ;
;         [d] Due to virtual I/Os                             ; 166                   ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 313 / 1,588           ; 20 %  ;
;     -- Logic LABs                                           ; 293                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 20                    ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 1,831                 ;       ;
;     -- 7 input functions                                    ; 7                     ;       ;
;     -- 6 input functions                                    ; 288                   ;       ;
;     -- 5 input functions                                    ; 292                   ;       ;
;     -- 4 input functions                                    ; 285                   ;       ;
;     -- <=3 input functions                                  ; 959                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,013                 ;       ;
; Memory ALUT usage                                           ; 250                   ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 250                   ;       ;
;                                                             ;                       ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 3,437                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 3,051 / 31,760        ; 10 %  ;
;         -- Secondary logic registers                        ; 386 / 31,760          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 3,154                 ;       ;
;         -- Routing optimization registers                   ; 283                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 332                   ;       ;
; I/O pins                                                    ; 0 / 314               ; 0 %   ;
;     -- Clock pins                                           ; 0 / 6                 ; 0 %   ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 6 / 270               ; 2 %   ;
; Total MLAB memory bits                                      ; 8,000                 ;       ;
; Total block memory bits                                     ; 4,480 / 2,764,800     ; < 1 % ;
; Total block memory implementation bits                      ; 61,440 / 2,764,800    ; 2 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 84                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 5                 ; 0 %   ;
; Global signals                                              ; 1                     ;       ;
;     -- Global clocks                                        ; 1 / 16                ; 6 %   ;
;     -- Quadrant clocks                                      ; 0 / 72                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 12                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 76                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 76                ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 3.0% / 3.1% / 2.5%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 14.8% / 15.7% / 12.4% ;       ;
; Maximum fan-out                                             ; 3945                  ;       ;
; Highest non-global fan-out                                  ; 1313                  ;       ;
; Total fan-out                                               ; 23022                 ;       ;
; Average fan-out                                             ; 3.35                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                ;
+-------------------------------------------------------------+---------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                 ; component_partition   ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+---------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 167 / 15880 ( 1 % ) ; 1570 / 15880 ( 10 % ) ; 0 / 15880 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 167                 ; 1570                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 168 / 15880 ( 1 % ) ; 1939 / 15880 ( 12 % ) ; 0 / 15880 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1                   ; 686                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1                   ; 379                   ; 0                              ;
;         [c] ALMs used for registers                         ; 166                 ; 674                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                   ; 200                   ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 167 / 15880 ( 1 % ) ; 376 / 15880 ( 2 % )   ; 0 / 15880 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 166 / 15880 ( 1 % ) ; 7 / 15880 ( < 1 % )   ; 0 / 15880 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                   ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                   ; 6                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 0                   ; 1                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 166                 ; 0                     ; 0                              ;
;                                                             ;                     ;                       ;                                ;
; Difficulty packing design                                   ; Low                 ; Low                   ; Low                            ;
;                                                             ;                     ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 60 / 1588 ( 4 % )   ; 257 / 1588 ( 16 % )   ; 0 / 1588 ( 0 % )               ;
;     -- Logic LABs                                           ; 60                  ; 237                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                   ; 20                    ; 0                              ;
;                                                             ;                     ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 2                   ; 2079                  ; 0                              ;
;     -- 7 input functions                                    ; 0                   ; 7                     ; 0                              ;
;     -- 6 input functions                                    ; 0                   ; 288                   ; 0                              ;
;     -- 5 input functions                                    ; 0                   ; 292                   ; 0                              ;
;     -- 4 input functions                                    ; 0                   ; 285                   ; 0                              ;
;     -- <=3 input functions                                  ; 2                   ; 957                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 203                 ; 810                   ; 0                              ;
; Memory ALUT usage                                           ; 0                   ; 250                   ; 0                              ;
;     -- 64-address deep                                      ; 0                   ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                   ; 250                   ; 0                              ;
;                                                             ;                     ;                       ;                                ;
; Dedicated logic registers                                   ; 0                   ; 0                     ; 0                              ;
;     -- By type:                                             ;                     ;                       ;                                ;
;         -- Primary logic registers                          ; 333 / 31760 ( 1 % ) ; 2718 / 31760 ( 9 % )  ; 0 / 31760 ( 0 % )              ;
;         -- Secondary logic registers                        ; 0 / 31760 ( 0 % )   ; 386 / 31760 ( 1 % )   ; 0 / 31760 ( 0 % )              ;
;     -- By function:                                         ;                     ;                       ;                                ;
;         -- Design implementation registers                  ; 333                 ; 2821                  ; 0                              ;
;         -- Routing optimization registers                   ; 0                   ; 283                   ; 0                              ;
;                                                             ;                     ;                       ;                                ;
;                                                             ;                     ;                       ;                                ;
; Virtual pins                                                ; 332                 ; 0                     ; 0                              ;
; I/O pins                                                    ; 0                   ; 0                     ; 0                              ;
; I/O registers                                               ; 0                   ; 0                     ; 0                              ;
; Total block memory bits                                     ; 0                   ; 4480                  ; 0                              ;
; Total block memory implementation bits                      ; 0                   ; 61440                 ; 0                              ;
; M10K block                                                  ; 0 / 270 ( 0 % )     ; 6 / 270 ( 2 % )       ; 0 / 270 ( 0 % )                ;
; Clock enable block                                          ; 1 / 110 ( < 1 % )   ; 0 / 110 ( 0 % )       ; 0 / 110 ( 0 % )                ;
;                                                             ;                     ;                       ;                                ;
; Connections                                                 ;                     ;                       ;                                ;
;     -- Input Connections                                    ; 72                  ; 5261                  ; 0                              ;
;     -- Registered Input Connections                         ; 21                  ; 4610                  ; 0                              ;
;     -- Output Connections                                   ; 5261                ; 72                    ; 0                              ;
;     -- Registered Output Connections                        ; 1631                ; 64                    ; 0                              ;
;                                                             ;                     ;                       ;                                ;
; Internal Connections                                        ;                     ;                       ;                                ;
;     -- Total Connections                                    ; 6206                ; 22419                 ; 0                              ;
;     -- Registered Connections                               ; 1726                ; 15339                 ; 0                              ;
;                                                             ;                     ;                       ;                                ;
; External Connections                                        ;                     ;                       ;                                ;
;     -- Top                                                  ; 0                   ; 5333                  ; 0                              ;
;     -- component_partition                                  ; 5333                ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 0                   ; 0                     ; 0                              ;
;                                                             ;                     ;                       ;                                ;
; Partition Interface                                         ;                     ;                       ;                                ;
;     -- Input Ports                                          ; 260                 ; 260                   ; 0                              ;
;     -- Output Ports                                         ; 72                  ; 72                    ; 0                              ;
;     -- Bidir Ports                                          ; 0                   ; 0                     ; 0                              ;
;                                                             ;                     ;                       ;                                ;
; Registered Ports                                            ;                     ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                   ; 120                   ; 0                              ;
;     -- Registered Output Ports                              ; 0                   ; 64                    ; 0                              ;
;                                                             ;                     ;                       ;                                ;
; Port Connectivity                                           ;                     ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                   ; 1                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                   ; 2                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                   ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                   ; 4                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                   ; 0                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                   ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                   ; 102                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                   ; 0                     ; 0                              ;
+-------------------------------------------------------------+---------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------+
; I/O Bank Usage                                                           ;
+----------+----------------+---------------+--------------+---------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+----------------+---------------+--------------+---------------+
; B1L      ; 0 / 0 ( -- )   ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 0 / 32 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 68 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 13 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+----------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 357        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 353        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 347        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 345        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 343        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 341        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 339        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 337        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 335        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 333        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 331        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 329        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 321        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 317        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 315        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 313        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 311        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 309        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 296        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 283        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 281        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 279        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 275        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 45         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA6      ; 29         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 36         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ; 50         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA13     ; 98         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA15     ; 114        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 122        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 124        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 167        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 180        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 178        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA27     ; 201        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 211        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 43         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB5      ; 32         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 31         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 176        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 199        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 49         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC5      ; 33         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 35         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 30         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 174        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 197        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 195        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 47         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD5      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 37         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD10     ; 57         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 65         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 79         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 113        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 119        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 127        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 172        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 185        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 56         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 51         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 61         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 64         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 55         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE11     ; 63         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 81         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 95         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 111        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 121        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 129        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 170        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 168        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 187        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 183        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 54         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 69         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 67         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 72         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 59         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 62         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 71         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 73         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 87         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF15     ; 97         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 105        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 120        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF20     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 166        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF27     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 80         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 70         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 88         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 93         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 96         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 101        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG13     ; 89         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 109        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 112        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 103        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 125        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 128        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 131        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG23     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 75         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 77         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 78         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 83         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 86         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 91         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 94         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 99         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 104        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 107        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 110        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH16     ; 115        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH17     ; 117        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 123        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 126        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH26     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;                ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 359        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 355        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 361        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 363        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 362        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 360        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 349        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 324        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 319        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 325        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 310        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 298        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 285        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 273        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 265        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 368        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 375        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 373        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 371        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 369        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 367        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 365        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 382        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 354        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 348        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 340        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 326        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 318        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 316        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 323        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 308        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 302        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 300        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 289        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 271        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 263        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 370        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 377        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 387        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 398        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 380        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 352        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 342        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 332        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 307        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 304        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 303        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 287        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 293        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 269        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 257        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 255        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 364        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 376        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 432        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E8       ; 385        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E11      ; 396        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 334        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 305        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 306        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 295        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 291        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 267        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 259        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 372        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 366        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 437        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 435        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 294        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 292        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 284        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 282        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 249        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 374        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 433        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 290        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 276        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 253        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 251        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 247        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 427        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H5       ; 423        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H6       ; 421        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 431        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 430        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 358        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 356        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 344        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 322        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 297        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 274        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 261        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 429        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 428        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 338        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 336        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 330        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 328        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 346        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 320        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 314        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 299        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 268        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 266        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 258        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 260        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 252        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 243        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 241        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 426        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ; 436        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 434        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 312        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 301        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 244        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 250        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 245        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 239        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 424        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 422        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L10      ; 420        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 288        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 286        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 242        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 237        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 246        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 234        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 236        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 235        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 272        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 270        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 228        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 226        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 220        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 218        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 233        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 221        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 231        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 256        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 254        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 240        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 238        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 232        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 230        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 204        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 210        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 212        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 219        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 229        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 42         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 60         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 74         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 76         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 214        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 216        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 224        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 222        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 208        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 202        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 196        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 205        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 227        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 44         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 48         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 58         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 90         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 92         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 200        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 198        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 206        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 194        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 225        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 46         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 68         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V12      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 106        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 181        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V16      ; 179        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V17      ; 192        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 190        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 188        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 186        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 191        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 193        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 217        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 223        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 40         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W10      ; 34         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 66         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 82         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ; 108        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 177        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W25      ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W26      ; 209        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 215        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 39         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 41         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 38         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 28         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 100        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 116        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 175        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y17      ; 171        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 173        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 169        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 207        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 203        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 213        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                                     ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+
; |quartus_compile                                                                                                                                          ; 1736.5 (166.5)       ; 2105.0 (167.0)                   ; 540.5 (166.5)                                     ; 172.0 (166.0)                    ; 200.0 (0.0)          ; 1831 (2)            ; 3437 (333)                ; 0 (0)         ; 4480              ; 6     ; 0          ; 0    ; 332          ; |quartus_compile                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; quartus_compile                                                 ; work         ;
;    |histogram:histogram_inst|                                                                                                                             ; 1570.0 (1.0)         ; 1938.0 (1.0)                     ; 374.0 (0.0)                                       ; 6.0 (0.0)                        ; 200.0 (0.0)          ; 1829 (2)            ; 3104 (0)                  ; 0 (0)         ; 4480              ; 6     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; histogram                                                       ; histogram    ;
;       |histogram_internal:histogram_internal_inst|                                                                                                        ; 1569.0 (0.0)         ; 1937.0 (0.0)                     ; 374.0 (0.0)                                       ; 6.0 (0.0)                        ; 200.0 (0.0)          ; 1827 (0)            ; 3104 (0)                  ; 0 (0)         ; 4480              ; 6     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; histogram_internal                                              ; histogram    ;
;          |acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw|                                                                                            ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_ic_to_avm                                                   ; histogram    ;
;          |histogram_function_wrapper:histogram_internal|                                                                                                  ; 1478.5 (0.5)         ; 1790.4 (0.5)                     ; 317.9 (0.0)                                       ; 6.0 (0.0)                        ; 200.0 (0.0)          ; 1762 (1)            ; 2818 (0)                  ; 0 (0)         ; 4480              ; 6     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; histogram_function_wrapper                                      ; histogram    ;
;             |histogram_function:thehistogram_function|                                                                                                    ; 1478.0 (0.0)         ; 1789.9 (0.0)                     ; 317.9 (0.0)                                       ; 6.0 (0.0)                        ; 200.0 (0.0)          ; 1761 (0)            ; 2818 (0)                  ; 0 (0)         ; 4480              ; 6     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; histogram_function                                              ; histogram    ;
;                |histogram_bb_B1_start:thebb_histogram_B1_start|                                                                                           ; 191.7 (0.0)          ; 231.3 (0.0)                      ; 40.1 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 218 (0)             ; 429 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start                                                                                                                                                                                                                                                                                                                                                                                                               ; histogram_bb_B1_start                                           ; histogram    ;
;                   |histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|                                                              ; 191.7 (99.8)         ; 231.3 (113.1)                    ; 40.1 (13.6)                                       ; 0.5 (0.3)                        ; 0.0 (0.0)            ; 218 (175)           ; 429 (175)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                      ; histogram_bb_B1_start_stall_region                              ; histogram    ;
;                      |acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11_1_reg|                         ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11_1_reg                                                                                                                                                                                                                           ; acl_valid_fifo_counter                                          ; histogram    ;
;                      |histogram_B1_start_merge_reg:thehistogram_B1_start_merge_reg|                                                                       ; -0.3 (-0.3)          ; 0.3 (0.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_B1_start_merge_reg:thehistogram_B1_start_merge_reg                                                                                                                                                                                                                                                                         ; histogram_B1_start_merge_reg                                    ; histogram    ;
;                      |histogram_i_iord_bl_call_unnamed_histogram2_histogram0:thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x|         ; 34.7 (0.0)           ; 60.2 (0.0)                       ; 25.7 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 123 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_iord_bl_call_unnamed_histogram2_histogram0:thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x                                                                                                                                                                                                           ; histogram_i_iord_bl_call_unnamed_histogram2_histogram0          ; histogram    ;
;                         |hld_iord:theiord|                                                                                                                ; 34.7 (0.0)           ; 60.2 (0.0)                       ; 25.7 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 123 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_iord_bl_call_unnamed_histogram2_histogram0:thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x|hld_iord:theiord                                                                                                                                                                                          ; hld_iord                                                        ; histogram    ;
;                            |hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|                                                               ; 34.7 (0.0)           ; 60.2 (0.0)                       ; 25.7 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 123 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_iord_bl_call_unnamed_histogram2_histogram0:thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                           ; hld_iord_stall_valid                                            ; histogram    ;
;                               |acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|                                                               ; 34.7 (34.7)          ; 60.2 (60.2)                      ; 25.7 (25.7)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 34 (34)             ; 123 (123)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_iord_bl_call_unnamed_histogram2_histogram0:thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg                                                               ; acl_staging_reg                                                 ; histogram    ;
;                      |histogram_i_llvm_fpga_ffwd_source_i1_unnamed_6_histogram0:thei_llvm_fpga_ffwd_source_i1_unnamed_histogram6_histogram14|             ; -0.2 (0.0)           ; 0.5 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_llvm_fpga_ffwd_source_i1_unnamed_6_histogram0:thei_llvm_fpga_ffwd_source_i1_unnamed_histogram6_histogram14                                                                                                                                                                                                               ; histogram_i_llvm_fpga_ffwd_source_i1_unnamed_6_histogram0       ; histogram    ;
;                         |acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i1_unnamed_histogram6_histogram1|                                                         ; -0.2 (-0.2)          ; 0.5 (0.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_llvm_fpga_ffwd_source_i1_unnamed_6_histogram0:thei_llvm_fpga_ffwd_source_i1_unnamed_histogram6_histogram14|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i1_unnamed_histogram6_histogram1                                                                                                                                       ; acl_ffwdsrc                                                     ; histogram    ;
;                      |histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19|           ; 8.4 (0.0)            ; 8.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19                                                                                                                                                                                                             ; histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0      ; histogram    ;
;                         |acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1|                                                        ; 8.4 (8.4)            ; 8.4 (8.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1                                                                                                                                    ; acl_ffwdsrc                                                     ; histogram    ;
;                      |histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11| ; 15.0 (0.0)           ; 15.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11                                                                                                                                                                                                   ; histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0 ; histogram    ;
;                         |acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1|                                                   ; 15.0 (15.0)          ; 15.0 (15.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1                                                                                                                     ; acl_ffwdsrc                                                     ; histogram    ;
;                      |histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12| ; 15.0 (0.0)           ; 15.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12                                                                                                                                                                                                   ; histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0 ; histogram    ;
;                         |acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1|                                                   ; 15.0 (15.0)          ; 15.0 (15.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1                                                                                                                     ; acl_ffwdsrc                                                     ; histogram    ;
;                      |histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13| ; 15.0 (0.0)           ; 15.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13                                                                                                                                                                                                   ; histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0 ; histogram    ;
;                         |acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1|                                                   ; 15.0 (15.0)          ; 15.0 (15.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1                                                                                                                     ; acl_ffwdsrc                                                     ; histogram    ;
;                      |histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|                        ; 1.3 (0.0)            ; 1.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1                                                                                                                                                                                                                          ; histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_0            ; histogram    ;
;                         |histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_reg|             ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_reg                                                                                                      ; histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg        ; histogram    ;
;                |histogram_bb_B2:thebb_histogram_B2|                                                                                                       ; 1279.5 (0.0)         ; 1550.8 (0.0)                     ; 276.8 (0.0)                                       ; 5.5 (0.0)                        ; 200.0 (0.0)          ; 1531 (0)            ; 2375 (0)                  ; 0 (0)         ; 4480              ; 6     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2                                                                                                                                                                                                                                                                                                                                                                                                                           ; histogram_bb_B2                                                 ; histogram    ;
;                   |histogram_B2_branch:thehistogram_B2_branch|                                                                                            ; 1.0 (1.0)            ; 1.7 (1.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_B2_branch:thehistogram_B2_branch                                                                                                                                                                                                                                                                                                                                                                                ; histogram_B2_branch                                             ; histogram    ;
;                   |histogram_B2_merge:thehistogram_B2_merge|                                                                                              ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_B2_merge:thehistogram_B2_merge                                                                                                                                                                                                                                                                                                                                                                                  ; histogram_B2_merge                                              ; histogram    ;
;                   |histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|                                                                          ; 1278.0 (345.3)       ; 1548.8 (409.9)                   ; 276.3 (64.6)                                      ; 5.5 (0.0)                        ; 200.0 (0.0)          ; 1527 (524)          ; 2373 (611)                ; 0 (0)         ; 4480              ; 6     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region                                                                                                                                                                                                                                                                                                                                                              ; histogram_bb_B2_stall_region                                    ; histogram    ;
;                      |acl_data_fifo:thecoalesced_delay_0_fifo|                                                                                            ; 21.0 (0.0)           ; 29.2 (0.0)                       ; 8.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 53 (0)                    ; 0 (0)         ; 1984              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                                                                      ; acl_data_fifo                                                   ; histogram    ;
;                         |acl_fifo:fifo|                                                                                                                   ; 21.0 (0.0)           ; 29.2 (0.0)                       ; 8.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 53 (0)                    ; 0 (0)         ; 1984              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                                        ; acl_fifo                                                        ; histogram    ;
;                            |hld_fifo:hld_fifo_inst|                                                                                                       ; 21.0 (0.0)           ; 29.2 (0.0)                       ; 8.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 53 (0)                    ; 0 (0)         ; 1984              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst                                                                                                                                                                                                                                                                                 ; hld_fifo                                                        ; histogram    ;
;                               |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                             ; 21.0 (4.0)           ; 29.2 (4.1)                       ; 8.2 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (6)              ; 53 (3)                    ; 0 (0)         ; 1984              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                   ; acl_mid_speed_fifo                                              ; histogram    ;
;                                  |acl_lfsr:ram_rd_addr_inst|                                                                                              ; 1.5 (0.0)            ; 3.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                                                                         ; acl_lfsr                                                        ; histogram    ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                            ; 1.5 (1.5)            ; 3.5 (3.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                ; fibonacci_lfsr                                                  ; histogram    ;
;                                  |acl_lfsr:ram_wr_addr_inst|                                                                                              ; 1.5 (0.0)            ; 2.8 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                                                                         ; acl_lfsr                                                        ; histogram    ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                            ; 1.5 (1.5)            ; 2.8 (2.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                ; fibonacci_lfsr                                                  ; histogram    ;
;                                  |acl_reset_handler:acl_reset_handler_inst|                                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                          ; acl_reset_handler                                               ; histogram    ;
;                                  |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                    ; 7.0 (6.0)            ; 8.5 (7.0)                        ; 1.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (11)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                      ; acl_reset_handler                                               ; histogram    ;
;                                  |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                                  ; 7.0 (7.0)            ; 8.8 (7.5)                        ; 1.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (13)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                    ; acl_reset_handler                                               ; histogram    ;
;                                  |altera_syncram:gen_ram.gen_m20k.altera_syncram|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1984              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                    ; altera_syncram                                                  ; work         ;
;                                     |altera_syncram_o272:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1984              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_o272:auto_generated                                                                                                                                                 ; altera_syncram_o272                                             ; work         ;
;                                        |altsyncram_38b4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1984              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_o272:auto_generated|altsyncram_38b4:altsyncram1                                                                                                                     ; altsyncram_38b4                                                 ; work         ;
;                      |acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|                                                                           ; 21.8 (0.0)           ; 29.5 (0.0)                       ; 7.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 59 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo                                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                   ; histogram    ;
;                         |acl_fifo:fifo|                                                                                                                   ; 21.8 (0.0)           ; 29.5 (0.0)                       ; 7.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 59 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                       ; acl_fifo                                                        ; histogram    ;
;                            |hld_fifo:hld_fifo_inst|                                                                                                       ; 21.8 (0.0)           ; 29.5 (0.0)                       ; 7.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 59 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst                                                                                                                                                                                                                                                                ; hld_fifo                                                        ; histogram    ;
;                               |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                             ; 21.8 (2.2)           ; 29.5 (2.7)                       ; 7.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (5)              ; 59 (4)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                              ; histogram    ;
;                                  |acl_lfsr:ram_rd_addr_inst|                                                                                              ; 1.5 (0.0)            ; 3.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                                                        ; acl_lfsr                                                        ; histogram    ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                            ; 1.5 (1.5)            ; 3.5 (3.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                               ; fibonacci_lfsr                                                  ; histogram    ;
;                                  |acl_lfsr:ram_wr_addr_inst|                                                                                              ; 1.5 (0.0)            ; 3.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                                                        ; acl_lfsr                                                        ; histogram    ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                            ; 1.5 (1.5)            ; 3.5 (3.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                               ; fibonacci_lfsr                                                  ; histogram    ;
;                                  |acl_reset_handler:acl_reset_handler_inst|                                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                         ; acl_reset_handler                                               ; histogram    ;
;                                  |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                    ; 9.8 (8.5)            ; 10.0 (8.5)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (13)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                     ; acl_reset_handler                                               ; histogram    ;
;                                  |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                                  ; 6.8 (6.5)            ; 8.3 (7.0)                        ; 1.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (14)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                                            ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                   ; acl_reset_handler                                               ; histogram    ;
;                                  |altera_syncram:gen_ram.gen_m20k.altera_syncram|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram                                                                                                                                                                   ; altera_syncram                                                  ; work         ;
;                                     |altera_syncram_8272:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated                                                                                                                                ; altera_syncram_8272                                             ; work         ;
;                                        |altsyncram_j7b4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1                                                                                                    ; altsyncram_j7b4                                                 ; work         ;
;                      |acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|                                      ; 15.0 (0.0)           ; 20.3 (0.0)                       ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo                                                                                                                                                                                                                                                                ; acl_data_fifo                                                   ; histogram    ;
;                         |acl_fifo:fifo|                                                                                                                   ; 15.0 (0.0)           ; 20.3 (0.0)                       ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                  ; acl_fifo                                                        ; histogram    ;
;                            |hld_fifo:hld_fifo_inst|                                                                                                       ; 15.0 (0.0)           ; 20.3 (0.0)                       ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst                                                                                                                                                                                                                           ; hld_fifo                                                        ; histogram    ;
;                               |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                             ; 15.0 (1.7)           ; 20.3 (1.8)                       ; 5.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (3)              ; 40 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                             ; acl_mid_speed_fifo                                              ; histogram    ;
;                                  |acl_reset_handler:acl_reset_handler_inst|                                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                    ; acl_reset_handler                                               ; histogram    ;
;                                  |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                    ; 7.5 (6.5)            ; 9.0 (7.5)                        ; 1.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (12)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                         ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                ; acl_reset_handler                                               ; histogram    ;
;                                  |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                                  ; 5.8 (6.0)            ; 8.0 (6.5)                        ; 2.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (13)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                       ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                              ; acl_reset_handler                                               ; histogram    ;
;                      |acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|                                          ; 24.3 (0.0)           ; 34.6 (0.0)                       ; 10.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 61 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                   ; histogram    ;
;                         |acl_fifo:fifo|                                                                                                                   ; 24.3 (0.0)           ; 34.6 (0.0)                       ; 10.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 61 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                      ; acl_fifo                                                        ; histogram    ;
;                            |hld_fifo:hld_fifo_inst|                                                                                                       ; 24.3 (0.0)           ; 34.6 (0.0)                       ; 10.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 61 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst                                                                                                                                                                                                                               ; hld_fifo                                                        ; histogram    ;
;                               |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                             ; 24.3 (3.0)           ; 34.6 (4.6)                       ; 10.2 (1.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (6)              ; 61 (4)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                 ; acl_mid_speed_fifo                                              ; histogram    ;
;                                  |acl_lfsr:ram_rd_addr_inst|                                                                                              ; 1.5 (0.0)            ; 4.0 (0.0)                        ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                       ; acl_lfsr                                                        ; histogram    ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                            ; 1.5 (1.5)            ; 4.0 (4.0)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                              ; fibonacci_lfsr                                                  ; histogram    ;
;                                  |acl_lfsr:ram_wr_addr_inst|                                                                                              ; 1.8 (0.0)            ; 3.5 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                       ; acl_lfsr                                                        ; histogram    ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                            ; 1.8 (1.8)            ; 3.5 (3.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                              ; fibonacci_lfsr                                                  ; histogram    ;
;                                  |acl_reset_handler:acl_reset_handler_inst|                                                                               ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                        ; acl_reset_handler                                               ; histogram    ;
;                                  |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                    ; 7.2 (6.7)            ; 8.8 (7.3)                        ; 1.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (12)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                             ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                    ; acl_reset_handler                                               ; histogram    ;
;                                  |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                                  ; 10.3 (9.8)           ; 12.5 (11.2)                      ; 2.2 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (16)             ; 21 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                           ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                  ; acl_reset_handler                                               ; histogram    ;
;                                  |altera_syncram:gen_ram.gen_m20k.altera_syncram|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram                                                                                                                                  ; altera_syncram                                                  ; work         ;
;                                     |altera_syncram_8272:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated                                                                                               ; altera_syncram_8272                                             ; work         ;
;                                        |altsyncram_j7b4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1                                                                   ; altsyncram_j7b4                                                 ; work         ;
;                      |acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|                                                  ; 19.5 (0.0)           ; 28.7 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 58 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo                                                                                                                                                                                                                                                                            ; acl_data_fifo                                                   ; histogram    ;
;                         |acl_fifo:fifo|                                                                                                                   ; 19.5 (0.0)           ; 28.7 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 58 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                              ; acl_fifo                                                        ; histogram    ;
;                            |hld_fifo:hld_fifo_inst|                                                                                                       ; 19.5 (0.0)           ; 28.7 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 58 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst                                                                                                                                                                                                                                       ; hld_fifo                                                        ; histogram    ;
;                               |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                             ; 19.5 (2.7)           ; 28.7 (3.7)                       ; 9.2 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (6)              ; 58 (4)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                         ; acl_mid_speed_fifo                                              ; histogram    ;
;                                  |acl_lfsr:ram_rd_addr_inst|                                                                                              ; 1.7 (0.0)            ; 3.3 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                               ; acl_lfsr                                                        ; histogram    ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                            ; 1.7 (1.7)            ; 3.3 (3.3)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                      ; fibonacci_lfsr                                                  ; histogram    ;
;                                  |acl_lfsr:ram_wr_addr_inst|                                                                                              ; 0.5 (0.0)            ; 3.0 (0.0)                        ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                               ; acl_lfsr                                                        ; histogram    ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                            ; 0.5 (0.5)            ; 3.0 (3.0)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                      ; fibonacci_lfsr                                                  ; histogram    ;
;                                  |acl_reset_handler:acl_reset_handler_inst|                                                                               ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                ; acl_reset_handler                                               ; histogram    ;
;                                  |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                    ; 7.0 (6.0)            ; 8.5 (7.0)                        ; 1.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (11)             ; 19 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                     ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                            ; acl_reset_handler                                               ; histogram    ;
;                                  |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                                  ; 7.3 (6.8)            ; 8.7 (7.2)                        ; 1.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (13)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                   ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                          ; acl_reset_handler                                               ; histogram    ;
;                                  |altera_syncram:gen_ram.gen_m20k.altera_syncram|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram                                                                                                                                          ; altera_syncram                                                  ; work         ;
;                                     |altera_syncram_c272:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_c272:auto_generated                                                                                                       ; altera_syncram_c272                                             ; work         ;
;                                        |altsyncram_n7b4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_c272:auto_generated|altsyncram_n7b4:altsyncram1                                                                           ; altsyncram_n7b4                                                 ; work         ;
;                      |acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|                                                             ; 18.8 (0.0)           ; 25.8 (0.0)                       ; 7.4 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 60 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo                                                                                                                                                                                                                                                                                       ; acl_data_fifo                                                   ; histogram    ;
;                         |acl_fifo:fifo|                                                                                                                   ; 18.8 (0.0)           ; 25.8 (0.0)                       ; 7.4 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 60 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                         ; acl_fifo                                                        ; histogram    ;
;                            |hld_fifo:hld_fifo_inst|                                                                                                       ; 18.8 (0.0)           ; 25.8 (0.0)                       ; 7.4 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 60 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst                                                                                                                                                                                                                                                  ; hld_fifo                                                        ; histogram    ;
;                               |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                             ; 18.8 (1.8)           ; 25.8 (2.5)                       ; 7.4 (0.7)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 35 (4)              ; 60 (4)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                    ; acl_mid_speed_fifo                                              ; histogram    ;
;                                  |acl_lfsr:ram_rd_addr_inst|                                                                                              ; 2.0 (0.0)            ; 3.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                                          ; acl_lfsr                                                        ; histogram    ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                            ; 2.0 (2.0)            ; 3.5 (3.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                 ; fibonacci_lfsr                                                  ; histogram    ;
;                                  |acl_lfsr:ram_wr_addr_inst|                                                                                              ; 1.5 (0.0)            ; 3.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                                          ; acl_lfsr                                                        ; histogram    ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                            ; 1.5 (1.5)            ; 3.0 (3.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                 ; fibonacci_lfsr                                                  ; histogram    ;
;                                  |acl_reset_handler:acl_reset_handler_inst|                                                                               ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                           ; acl_reset_handler                                               ; histogram    ;
;                                  |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                    ; 7.5 (6.4)            ; 7.5 (6.0)                        ; 0.5 (0.0)                                         ; 0.5 (0.4)                        ; 0.0 (0.0)            ; 12 (11)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                                ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                       ; acl_reset_handler                                               ; histogram    ;
;                                  |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                                  ; 6.0 (6.0)            ; 8.1 (6.6)                        ; 2.1 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (13)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                              ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                                     ; acl_reset_handler                                               ; histogram    ;
;                                  |altera_syncram:gen_ram.gen_m20k.altera_syncram|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram                                                                                                                                                     ; altera_syncram                                                  ; work         ;
;                                     |altera_syncram_4v62:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated                                                                                                                  ; altera_syncram_4v62                                             ; work         ;
;                                        |altsyncram_f4b4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated|altsyncram_f4b4:altsyncram1                                                                                      ; altsyncram_f4b4                                                 ; work         ;
;                      |acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|                                              ; 28.5 (0.0)           ; 37.8 (0.0)                       ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 57 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo                                                                                                                                                                                                                                                                        ; acl_data_fifo                                                   ; histogram    ;
;                         |acl_fifo:fifo|                                                                                                                   ; 28.5 (0.0)           ; 37.8 (0.0)                       ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 57 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                          ; acl_fifo                                                        ; histogram    ;
;                            |hld_fifo:hld_fifo_inst|                                                                                                       ; 28.5 (0.0)           ; 37.8 (0.0)                       ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 57 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst                                                                                                                                                                                                                                   ; hld_fifo                                                        ; histogram    ;
;                               |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                             ; 28.5 (4.0)           ; 37.8 (4.7)                       ; 9.3 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (6)              ; 57 (3)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                     ; acl_mid_speed_fifo                                              ; histogram    ;
;                                  |acl_lfsr:ram_rd_addr_inst|                                                                                              ; 2.0 (0.0)            ; 4.2 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                           ; acl_lfsr                                                        ; histogram    ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                            ; 2.0 (2.0)            ; 4.2 (4.2)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                  ; fibonacci_lfsr                                                  ; histogram    ;
;                                  |acl_lfsr:ram_wr_addr_inst|                                                                                              ; 1.8 (0.0)            ; 3.5 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                           ; acl_lfsr                                                        ; histogram    ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                            ; 1.8 (1.8)            ; 3.5 (3.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                  ; fibonacci_lfsr                                                  ; histogram    ;
;                                  |acl_reset_handler:acl_reset_handler_inst|                                                                               ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                            ; acl_reset_handler                                               ; histogram    ;
;                                  |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                    ; 8.7 (8.3)            ; 10.0 (8.5)                       ; 1.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (13)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                 ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                        ; acl_reset_handler                                               ; histogram    ;
;                                  |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                                  ; 12.2 (12.2)          ; 14.2 (12.7)                      ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (20)             ; 19 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                               ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                      ; acl_reset_handler                                               ; histogram    ;
;                                  |altera_syncram:gen_ram.gen_m20k.altera_syncram|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram                                                                                                                                      ; altera_syncram                                                  ; work         ;
;                                     |altera_syncram_8272:auto_generated|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated                                                                                                   ; altera_syncram_8272                                             ; work         ;
;                                        |altsyncram_j7b4:altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1                                                                       ; altsyncram_j7b4                                                 ; work         ;
;                      |acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg|                                                        ; 8.2 (8.2)            ; 9.5 (9.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg                                                                                                                                                                                                                                                                                  ; acl_valid_fifo_counter                                          ; histogram    ;
;                      |acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_2_reg|                                                        ; 8.8 (8.8)            ; 10.0 (10.0)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_2_reg                                                                                                                                                                                                                                                                                  ; acl_valid_fifo_counter                                          ; histogram    ;
;                      |acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg|                                                        ; 8.8 (8.8)            ; 9.5 (9.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg                                                                                                                                                                                                                                                                                  ; acl_valid_fifo_counter                                          ; histogram    ;
;                      |acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_4_reg|                                                        ; 7.9 (7.9)            ; 7.9 (7.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_4_reg                                                                                                                                                                                                                                                                                  ; acl_valid_fifo_counter                                          ; histogram    ;
;                      |acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_5_reg|                                                        ; 9.8 (9.8)            ; 11.8 (11.8)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_5_reg                                                                                                                                                                                                                                                                                  ; acl_valid_fifo_counter                                          ; histogram    ;
;                      |acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_6_reg|                                                        ; 8.5 (8.5)            ; 10.0 (10.0)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_6_reg                                                                                                                                                                                                                                                                                  ; acl_valid_fifo_counter                                          ; histogram    ;
;                      |acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_1_reg|                                             ; 8.6 (8.6)            ; 9.7 (9.7)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_1_reg                                                                                                                                                                                                                                                                       ; acl_valid_fifo_counter                                          ; histogram    ;
;                      |acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg|                                ; 8.8 (8.8)            ; 9.5 (9.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg                                                                                                                                                                                                                                                          ; acl_valid_fifo_counter                                          ; histogram    ;
;                      |acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_histogram4_1_reg|                                              ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_histogram4_1_reg                                                                                                                                                                                                                                                                        ; acl_valid_fifo_counter                                          ; histogram    ;
;                      |acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_1_reg|                                    ; 8.8 (8.8)            ; 9.5 (9.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_1_reg                                                                                                                                                                                                                                                              ; acl_valid_fifo_counter                                          ; histogram    ;
;                      |acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_histogram5_1_reg|                                         ; 8.5 (8.5)            ; 8.7 (8.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_histogram5_1_reg                                                                                                                                                                                                                                                                   ; acl_valid_fifo_counter                                          ; histogram    ;
;                      |dspba_delay_ver:i_masked_histogram45_delay|                                                                                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|dspba_delay_ver:i_masked_histogram45_delay                                                                                                                                                                                                                                                                                                                   ; dspba_delay_ver                                                 ; histogram    ;
;                      |histogram_B2_merge_reg:thehistogram_B2_merge_reg_aunroll_x|                                                                         ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_B2_merge_reg:thehistogram_B2_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                   ; histogram_B2_merge_reg                                          ; histogram    ;
;                      |histogram_i_llvm_fpga_ffwd_dest_i1_cmp404_0:thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram38|                                         ; 2.0 (0.0)            ; 2.4 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_i1_cmp404_0:thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram38                                                                                                                                                                                                                                                                   ; histogram_i_llvm_fpga_ffwd_dest_i1_cmp404_0                     ; histogram    ;
;                         |acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram1|                                                                       ; 2.0 (2.0)            ; 2.4 (2.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_i1_cmp404_0:thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram38|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram1                                                                                                                                                                                                         ; acl_ffwddst                                                     ; histogram    ;
;                      |histogram_i_llvm_fpga_ffwd_dest_i1_cmp405_0:thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram13|                                         ; 0.9 (0.0)            ; 1.4 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_i1_cmp405_0:thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram13                                                                                                                                                                                                                                                                   ; histogram_i_llvm_fpga_ffwd_dest_i1_cmp405_0                     ; histogram    ;
;                         |acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram1|                                                                       ; 0.9 (0.9)            ; 1.4 (1.4)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_i1_cmp405_0:thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram13|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram1                                                                                                                                                                                                         ; acl_ffwddst                                                     ; histogram    ;
;                      |histogram_i_llvm_fpga_ffwd_dest_i33_unnamed_8_histogram0:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10|               ; 9.0 (0.0)            ; 13.8 (0.0)                       ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_i33_unnamed_8_histogram0:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10                                                                                                                                                                                                                                         ; histogram_i_llvm_fpga_ffwd_dest_i33_unnamed_8_histogram0        ; histogram    ;
;                         |acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1|                                                          ; 9.0 (9.0)            ; 13.8 (13.8)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_i33_unnamed_8_histogram0:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1                                                                                                                                                                  ; acl_ffwddst                                                     ; histogram    ;
;                      |histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram22|       ; 7.6 (0.0)            ; 14.4 (0.0)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram22                                                                                                                                                                                                                                 ; histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_0    ; histogram    ;
;                         |acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1|                                                      ; 7.6 (7.6)            ; 14.4 (14.4)                      ; 6.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram22|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1                                                                                                                                                      ; acl_ffwddst                                                     ; histogram    ;
;                      |histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram26|       ; 8.7 (0.0)            ; 15.2 (0.0)                       ; 6.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram26                                                                                                                                                                                                                                 ; histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_0    ; histogram    ;
;                         |acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1|                                                      ; 8.7 (8.7)            ; 15.2 (15.2)                      ; 6.6 (6.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram26|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1                                                                                                                                                      ; acl_ffwddst                                                     ; histogram    ;
;                      |histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram17|           ; 8.8 (0.0)            ; 14.5 (0.0)                       ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram17                                                                                                                                                                                                                                     ; histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_0      ; histogram    ;
;                         |acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1|                                                        ; 8.8 (8.8)            ; 14.5 (14.5)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram17|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1                                                                                                                                                            ; acl_ffwddst                                                     ; histogram    ;
;                      |histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|                                                                 ; 132.3 (0.0)          ; 160.9 (0.0)                      ; 29.5 (0.0)                                        ; 0.9 (0.0)                        ; 50.0 (0.0)           ; 124 (0)             ; 176 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21                                                                                                                                                                                                                                                                                           ; histogram_i_llvm_fpga_mem_lm1_0                                 ; histogram    ;
;                         |histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0|                                                                     ; 10.7 (10.7)          ; 17.9 (17.9)                      ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0                                                                                                                                                                                                                               ; histogram_readdata_reg_lm1_0                                    ; histogram    ;
;                         |lsu_top:thei_llvm_fpga_mem_lm1_histogram1|                                                                                       ; 121.7 (0.0)          ; 143.0 (0.0)                      ; 22.2 (0.0)                                        ; 0.9 (0.0)                        ; 50.0 (0.0)           ; 118 (0)             ; 144 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1                                                                                                                                                                                                                                                 ; lsu_top                                                         ; histogram    ;
;                            |lsu_pipelined_read:pipelined_read|                                                                                            ; 121.7 (6.7)          ; 143.0 (6.9)                      ; 22.2 (0.2)                                        ; 0.9 (0.0)                        ; 50.0 (0.0)           ; 118 (13)            ; 144 (7)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read                                                                                                                                                                                                               ; lsu_pipelined_read                                              ; histogram    ;
;                               |hld_fifo:data_fifo|                                                                                                        ; 41.8 (0.0)           ; 49.8 (0.0)                       ; 8.7 (0.0)                                         ; 0.7 (0.0)                        ; 20.0 (0.0)           ; 38 (0)              ; 43 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo                                                                                                                                                                                            ; hld_fifo                                                        ; histogram    ;
;                                  |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                          ; 41.8 (5.5)           ; 49.8 (6.3)                       ; 8.7 (0.8)                                         ; 0.7 (0.0)                        ; 20.0 (0.0)           ; 38 (9)              ; 43 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                              ; acl_mid_speed_fifo                                              ; histogram    ;
;                                     |acl_lfsr:ram_rd_addr_inst|                                                                                           ; 0.8 (0.0)            ; 1.6 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                    ; acl_lfsr                                                        ; histogram    ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 0.8 (0.8)            ; 1.6 (1.6)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                           ; fibonacci_lfsr                                                  ; histogram    ;
;                                     |acl_lfsr:ram_wr_addr_inst|                                                                                           ; 1.2 (0.0)            ; 2.3 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                    ; acl_lfsr                                                        ; histogram    ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 1.2 (1.2)            ; 2.3 (2.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                           ; fibonacci_lfsr                                                  ; histogram    ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                     ; acl_reset_handler                                               ; histogram    ;
;                                     |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                 ; 8.0 (6.5)            ; 8.0 (6.5)                        ; 0.3 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 11 (10)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                          ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; 1.4 (1.4)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                 ; acl_reset_handler                                               ; histogram    ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                               ; 6.4 (6.6)            ; 10.2 (8.7)                       ; 4.1 (2.4)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 15 (14)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                        ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                               ; acl_reset_handler                                               ; histogram    ;
;                                     |altdpram:gen_ram.gen_mlab.altdpram_component|                                                                        ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component                                                                                                 ; altdpram                                                        ; work         ;
;                                        |dpram_er32:auto_generated|                                                                                        ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated                                                                       ; dpram_er32                                                      ; work         ;
;                               |hld_fifo:input_fifo|                                                                                                       ; 36.6 (0.0)           ; 43.4 (0.0)                       ; 7.0 (0.0)                                         ; 0.2 (0.0)                        ; 20.0 (0.0)           ; 29 (0)              ; 47 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo                                                                                                                                                                                           ; hld_fifo                                                        ; histogram    ;
;                                  |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                          ; 36.6 (2.2)           ; 43.4 (2.8)                       ; 7.0 (0.6)                                         ; 0.2 (0.0)                        ; 20.0 (0.0)           ; 29 (5)              ; 47 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                             ; acl_mid_speed_fifo                                              ; histogram    ;
;                                     |acl_lfsr:ram_rd_addr_inst|                                                                                           ; 1.3 (0.0)            ; 2.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                   ; acl_lfsr                                                        ; histogram    ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 1.3 (1.3)            ; 2.5 (2.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                          ; fibonacci_lfsr                                                  ; histogram    ;
;                                     |acl_lfsr:ram_wr_addr_inst|                                                                                           ; 0.8 (0.0)            ; 2.3 (0.0)                        ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                   ; acl_lfsr                                                        ; histogram    ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 0.8 (0.8)            ; 2.3 (2.3)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                          ; fibonacci_lfsr                                                  ; histogram    ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                    ; acl_reset_handler                                               ; histogram    ;
;                                     |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                 ; 6.0 (5.0)            ; 6.3 (5.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (8)               ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                         ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                ; acl_reset_handler                                               ; histogram    ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                               ; 5.3 (5.0)            ; 8.8 (7.2)                        ; 3.6 (2.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 12 (11)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                       ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                              ; acl_reset_handler                                               ; histogram    ;
;                                     |altdpram:gen_ram.gen_mlab.altdpram_component|                                                                        ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component                                                                                                ; altdpram                                                        ; work         ;
;                                        |dpram_er32:auto_generated|                                                                                        ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated                                                                      ; dpram_er32                                                      ; work         ;
;                               |hld_fifo:nop_fifo|                                                                                                         ; 36.6 (0.0)           ; 42.8 (0.0)                       ; 6.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 38 (0)              ; 47 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo                                                                                                                                                                                             ; hld_fifo                                                        ; histogram    ;
;                                  |acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|                                                           ; 36.6 (8.7)           ; 42.8 (9.3)                       ; 6.3 (0.7)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 38 (14)             ; 47 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst                                                                                                                                ; acl_latency_one_ram_fifo                                        ; histogram    ;
;                                     |acl_lfsr:m20k_rdaddr_inst|                                                                                           ; 1.3 (0.0)            ; 2.2 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst                                                                                                      ; acl_lfsr                                                        ; histogram    ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 1.3 (1.3)            ; 2.2 (2.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst                                                                             ; fibonacci_lfsr                                                  ; histogram    ;
;                                     |acl_lfsr:m20k_wraddr_inst|                                                                                           ; 1.9 (0.0)            ; 1.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst                                                                                                      ; acl_lfsr                                                        ; histogram    ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst                                                                             ; fibonacci_lfsr                                                  ; histogram    ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 0.6 (0.6)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                       ; acl_reset_handler                                               ; histogram    ;
;                                     |acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|                                          ; 6.9 (6.3)            ; 8.3 (6.8)                        ; 1.3 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (8)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst                                                     ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; 0.6 (0.6)            ; 1.5 (1.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst            ; acl_reset_handler                                               ; histogram    ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                               ; 7.1 (6.5)            ; 9.8 (8.5)                        ; 2.8 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (11)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                          ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; 0.6 (0.6)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                 ; acl_reset_handler                                               ; histogram    ;
;                                     |altdpram:gen_mlab.gen_mlab_reg.altdpram_component|                                                                   ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component                                                                              ; altdpram                                                        ; work         ;
;                                        |dpram_g432:auto_generated|                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated                                                    ; dpram_g432                                                      ; work         ;
;                      |histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|                                                               ; 113.6 (0.0)          ; 143.7 (0.0)                      ; 31.7 (0.0)                                        ; 1.6 (0.0)                        ; 50.0 (0.0)           ; 100 (0)             ; 177 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24                                                                                                                                                                                                                                                                                         ; histogram_i_llvm_fpga_mem_lm22_0                                ; histogram    ;
;                         |histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1|                                                                   ; 8.0 (8.0)            ; 16.3 (16.3)                      ; 8.3 (8.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1                                                                                                                                                                                                                           ; histogram_readdata_reg_lm22_1                                   ; histogram    ;
;                         |lsu_top:thei_llvm_fpga_mem_lm22_histogram1|                                                                                      ; 105.6 (0.0)          ; 127.4 (0.0)                      ; 23.4 (0.0)                                        ; 1.6 (0.0)                        ; 50.0 (0.0)           ; 99 (0)              ; 143 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1                                                                                                                                                                                                                                              ; lsu_top                                                         ; histogram    ;
;                            |lsu_pipelined_read:pipelined_read|                                                                                            ; 105.6 (5.3)          ; 127.4 (5.3)                      ; 23.4 (0.0)                                        ; 1.6 (0.0)                        ; 50.0 (0.0)           ; 99 (11)             ; 143 (7)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read                                                                                                                                                                                                            ; lsu_pipelined_read                                              ; histogram    ;
;                               |hld_fifo:data_fifo|                                                                                                        ; 36.3 (0.0)           ; 45.2 (0.0)                       ; 9.5 (0.0)                                         ; 0.6 (0.0)                        ; 20.0 (0.0)           ; 28 (0)              ; 44 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo                                                                                                                                                                                         ; hld_fifo                                                        ; histogram    ;
;                                  |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                          ; 36.3 (2.5)           ; 45.2 (3.5)                       ; 9.5 (1.0)                                         ; 0.6 (0.0)                        ; 20.0 (0.0)           ; 28 (5)              ; 44 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                           ; acl_mid_speed_fifo                                              ; histogram    ;
;                                     |acl_lfsr:ram_rd_addr_inst|                                                                                           ; 1.3 (0.0)            ; 2.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                 ; acl_lfsr                                                        ; histogram    ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 1.3 (1.3)            ; 2.5 (2.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                        ; fibonacci_lfsr                                                  ; histogram    ;
;                                     |acl_lfsr:ram_wr_addr_inst|                                                                                           ; 2.1 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                 ; acl_lfsr                                                        ; histogram    ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 2.1 (2.1)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                        ; fibonacci_lfsr                                                  ; histogram    ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                  ; acl_reset_handler                                               ; histogram    ;
;                                     |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                 ; 5.3 (5.0)            ; 7.0 (5.5)                        ; 1.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (8)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                       ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                              ; acl_reset_handler                                               ; histogram    ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                               ; 4.8 (5.0)            ; 8.2 (6.7)                        ; 3.3 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (10)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                     ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                            ; acl_reset_handler                                               ; histogram    ;
;                                     |altdpram:gen_ram.gen_mlab.altdpram_component|                                                                        ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component                                                                                              ; altdpram                                                        ; work         ;
;                                        |dpram_er32:auto_generated|                                                                                        ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated                                                                    ; dpram_er32                                                      ; work         ;
;                               |hld_fifo:input_fifo|                                                                                                       ; 36.8 (0.0)           ; 43.5 (0.0)                       ; 7.2 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 29 (0)              ; 44 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo                                                                                                                                                                                        ; hld_fifo                                                        ; histogram    ;
;                                  |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                          ; 36.8 (2.0)           ; 43.5 (3.8)                       ; 7.2 (1.8)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 29 (6)              ; 44 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                          ; acl_mid_speed_fifo                                              ; histogram    ;
;                                     |acl_lfsr:ram_rd_addr_inst|                                                                                           ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                ; acl_lfsr                                                        ; histogram    ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                       ; fibonacci_lfsr                                                  ; histogram    ;
;                                     |acl_lfsr:ram_wr_addr_inst|                                                                                           ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                ; acl_lfsr                                                        ; histogram    ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                       ; fibonacci_lfsr                                                  ; histogram    ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                 ; acl_reset_handler                                               ; histogram    ;
;                                     |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                 ; 6.0 (4.8)            ; 6.5 (5.0)                        ; 1.0 (0.5)                                         ; 0.5 (0.4)                        ; 0.0 (0.0)            ; 9 (8)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                      ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                             ; acl_reset_handler                                               ; histogram    ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                               ; 5.3 (5.4)            ; 7.1 (5.9)                        ; 1.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (10)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                    ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                           ; acl_reset_handler                                               ; histogram    ;
;                                     |altdpram:gen_ram.gen_mlab.altdpram_component|                                                                        ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component                                                                                             ; altdpram                                                        ; work         ;
;                                        |dpram_er32:auto_generated|                                                                                        ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated                                                                   ; dpram_er32                                                      ; work         ;
;                               |hld_fifo:nop_fifo|                                                                                                         ; 26.7 (0.0)           ; 33.5 (0.0)                       ; 7.3 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 31 (0)              ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo                                                                                                                                                                                          ; hld_fifo                                                        ; histogram    ;
;                                  |acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|                                                           ; 26.7 (4.6)           ; 33.5 (5.1)                       ; 7.3 (0.6)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 31 (8)              ; 48 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst                                                                                                                             ; acl_latency_one_ram_fifo                                        ; histogram    ;
;                                     |acl_lfsr:m20k_rdaddr_inst|                                                                                           ; 0.8 (0.0)            ; 2.3 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst                                                                                                   ; acl_lfsr                                                        ; histogram    ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 0.8 (0.8)            ; 2.3 (2.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst                                                                          ; fibonacci_lfsr                                                  ; histogram    ;
;                                     |acl_lfsr:m20k_wraddr_inst|                                                                                           ; 1.8 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst                                                                                                   ; acl_lfsr                                                        ; histogram    ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 1.8 (1.8)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst                                                                          ; fibonacci_lfsr                                                  ; histogram    ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                    ; acl_reset_handler                                               ; histogram    ;
;                                     |acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|                                          ; 4.7 (4.8)            ; 6.1 (5.0)                        ; 1.6 (0.4)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 9 (8)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst                                                  ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; -0.2 (-0.2)          ; 1.1 (1.1)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst         ; acl_reset_handler                                               ; histogram    ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                               ; 4.8 (4.1)            ; 5.9 (5.0)                        ; 1.1 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (10)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                       ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst              ; acl_reset_handler                                               ; histogram    ;
;                                     |altdpram:gen_mlab.gen_mlab_reg.altdpram_component|                                                                   ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component                                                                           ; altdpram                                                        ; work         ;
;                                        |dpram_g432:auto_generated|                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated                                                 ; dpram_g432                                                      ; work         ;
;                      |histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|                                                               ; 123.2 (0.0)          ; 148.0 (0.0)                      ; 26.5 (0.0)                                        ; 1.7 (0.0)                        ; 50.0 (0.0)           ; 105 (0)             ; 179 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28                                                                                                                                                                                                                                                                                         ; histogram_i_llvm_fpga_mem_lm43_0                                ; histogram    ;
;                         |histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2|                                                                   ; 9.5 (9.5)            ; 15.2 (15.2)                      ; 5.9 (5.9)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2                                                                                                                                                                                                                           ; histogram_readdata_reg_lm43_2                                   ; histogram    ;
;                         |lsu_top:thei_llvm_fpga_mem_lm43_histogram1|                                                                                      ; 113.7 (0.0)          ; 132.8 (0.0)                      ; 20.6 (0.0)                                        ; 1.4 (0.0)                        ; 50.0 (0.0)           ; 104 (0)             ; 146 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1                                                                                                                                                                                                                                              ; lsu_top                                                         ; histogram    ;
;                            |lsu_pipelined_read:pipelined_read|                                                                                            ; 113.7 (5.9)          ; 132.8 (6.6)                      ; 20.6 (0.6)                                        ; 1.4 (0.0)                        ; 50.0 (0.0)           ; 104 (12)            ; 146 (7)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read                                                                                                                                                                                                            ; lsu_pipelined_read                                              ; histogram    ;
;                               |hld_fifo:data_fifo|                                                                                                        ; 38.2 (0.0)           ; 45.8 (0.0)                       ; 7.8 (0.0)                                         ; 0.2 (0.0)                        ; 20.0 (0.0)           ; 30 (0)              ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo                                                                                                                                                                                         ; hld_fifo                                                        ; histogram    ;
;                                  |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                          ; 38.2 (4.3)           ; 45.8 (4.8)                       ; 7.8 (0.6)                                         ; 0.2 (0.0)                        ; 20.0 (0.0)           ; 30 (7)              ; 46 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                           ; acl_mid_speed_fifo                                              ; histogram    ;
;                                     |acl_lfsr:ram_rd_addr_inst|                                                                                           ; 1.0 (0.0)            ; 2.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                 ; acl_lfsr                                                        ; histogram    ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 1.0 (1.0)            ; 2.5 (2.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                        ; fibonacci_lfsr                                                  ; histogram    ;
;                                     |acl_lfsr:ram_wr_addr_inst|                                                                                           ; 1.3 (0.0)            ; 2.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                 ; acl_lfsr                                                        ; histogram    ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 1.3 (1.3)            ; 2.5 (2.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                        ; fibonacci_lfsr                                                  ; histogram    ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                  ; acl_reset_handler                                               ; histogram    ;
;                                     |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                 ; 5.8 (5.0)            ; 6.3 (5.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (8)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                       ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                              ; acl_reset_handler                                               ; histogram    ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                               ; 5.1 (4.9)            ; 8.3 (7.0)                        ; 3.4 (2.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 11 (10)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                     ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                            ; acl_reset_handler                                               ; histogram    ;
;                                     |altdpram:gen_ram.gen_mlab.altdpram_component|                                                                        ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component                                                                                              ; altdpram                                                        ; work         ;
;                                        |dpram_er32:auto_generated|                                                                                        ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated                                                                    ; dpram_er32                                                      ; work         ;
;                               |hld_fifo:input_fifo|                                                                                                       ; 37.5 (0.0)           ; 44.7 (0.0)                       ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 29 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo                                                                                                                                                                                        ; hld_fifo                                                        ; histogram    ;
;                                  |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                          ; 37.5 (2.8)           ; 44.7 (3.7)                       ; 7.2 (0.9)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 29 (5)              ; 42 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                          ; acl_mid_speed_fifo                                              ; histogram    ;
;                                     |acl_lfsr:ram_rd_addr_inst|                                                                                           ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                ; acl_lfsr                                                        ; histogram    ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                       ; fibonacci_lfsr                                                  ; histogram    ;
;                                     |acl_lfsr:ram_wr_addr_inst|                                                                                           ; 1.0 (0.0)            ; 2.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                ; acl_lfsr                                                        ; histogram    ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 1.0 (1.0)            ; 2.5 (2.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                       ; fibonacci_lfsr                                                  ; histogram    ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                 ; acl_reset_handler                                               ; histogram    ;
;                                     |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                 ; 5.8 (5.2)            ; 6.7 (5.2)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (8)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                      ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                             ; acl_reset_handler                                               ; histogram    ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                               ; 6.4 (6.2)            ; 7.8 (6.5)                        ; 1.4 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (11)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                    ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                           ; acl_reset_handler                                               ; histogram    ;
;                                     |altdpram:gen_ram.gen_mlab.altdpram_component|                                                                        ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component                                                                                             ; altdpram                                                        ; work         ;
;                                        |dpram_er32:auto_generated|                                                                                        ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated                                                                   ; dpram_er32                                                      ; work         ;
;                               |hld_fifo:nop_fifo|                                                                                                         ; 32.1 (0.0)           ; 35.8 (0.0)                       ; 4.9 (0.0)                                         ; 1.3 (0.0)                        ; 10.0 (0.0)           ; 33 (0)              ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo                                                                                                                                                                                          ; hld_fifo                                                        ; histogram    ;
;                                  |acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|                                                           ; 32.1 (6.4)           ; 35.8 (6.5)                       ; 4.9 (0.1)                                         ; 1.3 (0.0)                        ; 10.0 (0.0)           ; 33 (10)             ; 51 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst                                                                                                                             ; acl_latency_one_ram_fifo                                        ; histogram    ;
;                                     |acl_lfsr:m20k_rdaddr_inst|                                                                                           ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst                                                                                                   ; acl_lfsr                                                        ; histogram    ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst                                                                          ; fibonacci_lfsr                                                  ; histogram    ;
;                                     |acl_lfsr:m20k_wraddr_inst|                                                                                           ; 1.5 (0.0)            ; 1.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst                                                                                                   ; acl_lfsr                                                        ; histogram    ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst                                                                          ; fibonacci_lfsr                                                  ; histogram    ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                    ; acl_reset_handler                                               ; histogram    ;
;                                     |acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|                                          ; 5.3 (5.5)            ; 7.0 (5.5)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (8)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst                                                  ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst         ; acl_reset_handler                                               ; histogram    ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                               ; 7.0 (6.8)            ; 6.6 (5.5)                        ; 0.8 (0.0)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 11 (10)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                       ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; 0.3 (0.3)            ; 1.1 (1.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst              ; acl_reset_handler                                               ; histogram    ;
;                                     |altdpram:gen_mlab.gen_mlab_reg.altdpram_component|                                                                   ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component                                                                           ; altdpram                                                        ; work         ;
;                                        |dpram_g432:auto_generated|                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated                                                 ; dpram_g432                                                      ; work         ;
;                      |histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|                                                           ; 104.7 (0.0)          ; 116.5 (0.0)                      ; 12.6 (0.0)                                        ; 0.8 (0.0)                        ; 50.0 (0.0)           ; 89 (0)              ; 106 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30                                                                                                                                                                                                                                                                                     ; histogram_i_llvm_fpga_mem_memdep_0                              ; histogram    ;
;                         |lsu_top:thei_llvm_fpga_mem_memdep_histogram1|                                                                                    ; 104.7 (0.0)          ; 116.5 (0.0)                      ; 12.6 (0.0)                                        ; 0.8 (0.0)                        ; 50.0 (0.0)           ; 89 (0)              ; 106 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1                                                                                                                                                                                                                                        ; lsu_top                                                         ; histogram    ;
;                            |lsu_pipelined_write:pipelined_write|                                                                                          ; 104.7 (12.1)         ; 116.5 (12.1)                     ; 12.6 (0.0)                                        ; 0.8 (0.0)                        ; 50.0 (0.0)           ; 89 (21)             ; 106 (12)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write                                                                                                                                                                                                    ; lsu_pipelined_write                                             ; histogram    ;
;                               |hld_fifo:data_fifo|                                                                                                        ; 58.0 (0.0)           ; 65.3 (0.0)                       ; 7.7 (0.0)                                         ; 0.3 (0.0)                        ; 40.0 (0.0)           ; 30 (0)              ; 47 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo                                                                                                                                                                                 ; hld_fifo                                                        ; histogram    ;
;                                  |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                          ; 58.0 (3.3)           ; 65.3 (4.5)                       ; 7.7 (1.2)                                         ; 0.3 (0.0)                        ; 40.0 (0.0)           ; 30 (7)              ; 47 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                   ; acl_mid_speed_fifo                                              ; histogram    ;
;                                     |acl_lfsr:ram_rd_addr_inst|                                                                                           ; 1.8 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                         ; acl_lfsr                                                        ; histogram    ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 1.8 (1.8)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                ; fibonacci_lfsr                                                  ; histogram    ;
;                                     |acl_lfsr:ram_wr_addr_inst|                                                                                           ; 0.8 (0.0)            ; 2.5 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                         ; acl_lfsr                                                        ; histogram    ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 0.8 (0.8)            ; 2.5 (2.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                ; fibonacci_lfsr                                                  ; histogram    ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                          ; acl_reset_handler                                               ; histogram    ;
;                                     |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                 ; 6.0 (5.0)            ; 6.5 (5.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (8)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                               ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                      ; acl_reset_handler                                               ; histogram    ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                               ; 6.0 (5.7)            ; 7.8 (6.5)                        ; 1.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (10)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                             ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                    ; acl_reset_handler                                               ; histogram    ;
;                                     |altdpram:gen_ram.gen_mlab.altdpram_component|                                                                        ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component                                                                                      ; altdpram                                                        ; work         ;
;                                        |dpram_jr32:auto_generated|                                                                                        ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated                                                            ; dpram_jr32                                                      ; work         ;
;                               |hld_fifo:nop_fifo|                                                                                                         ; 34.4 (0.0)           ; 39.1 (0.0)                       ; 5.2 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 38 (0)              ; 47 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo                                                                                                                                                                                  ; hld_fifo                                                        ; histogram    ;
;                                  |acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|                                                           ; 34.4 (5.8)           ; 39.1 (6.2)                       ; 5.2 (0.4)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 38 (10)             ; 47 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst                                                                                                                     ; acl_latency_one_ram_fifo                                        ; histogram    ;
;                                     |acl_lfsr:m20k_rdaddr_inst|                                                                                           ; 1.9 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst                                                                                           ; acl_lfsr                                                        ; histogram    ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 1.9 (1.9)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst                                                                  ; fibonacci_lfsr                                                  ; histogram    ;
;                                     |acl_lfsr:m20k_wraddr_inst|                                                                                           ; 1.0 (0.0)            ; 1.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst                                                                                           ; acl_lfsr                                                        ; histogram    ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                         ; 1.0 (1.0)            ; 1.8 (1.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst                                                                  ; fibonacci_lfsr                                                  ; histogram    ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                            ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                            ; acl_reset_handler                                               ; histogram    ;
;                                     |acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|                                          ; 7.1 (7.0)            ; 8.1 (7.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (10)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst                                          ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; -0.3 (-0.3)          ; 1.1 (1.1)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst ; acl_reset_handler                                               ; histogram    ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                               ; 8.0 (7.5)            ; 9.7 (8.2)                        ; 1.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (13)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                               ; acl_tessellated_incr_decr_threshold                             ; histogram    ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                         ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst      ; acl_reset_handler                                               ; histogram    ;
;                                     |altdpram:gen_mlab.gen_mlab_reg.altdpram_component|                                                                   ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component                                                                   ; altdpram                                                        ; work         ;
;                                        |dpram_g432:auto_generated|                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated                                         ; dpram_g432                                                      ; work         ;
;                      |histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|                                          ; 13.7 (0.0)           ; 14.9 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4                                                                                                                                                                                                                                                                    ; histogram_i_llvm_fpga_pipeline_keep_going_0                     ; histogram    ;
;                         |acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|                                                                      ; 13.0 (0.0)           ; 13.9 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1                                                                                                                                                                                                         ; acl_pipeline                                                    ; histogram    ;
;                            |acl_pop:pop1|                                                                                                                 ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_pop:pop1                                                                                                                                                                                            ; acl_pop                                                         ; histogram    ;
;                            |acl_pop:pop2|                                                                                                                 ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_pop:pop2                                                                                                                                                                                            ; acl_pop                                                         ; histogram    ;
;                            |acl_push:push|                                                                                                                ; 9.8 (1.0)            ; 10.8 (1.4)                       ; 0.9 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (3)              ; 15 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push                                                                                                                                                                                           ; acl_push                                                        ; histogram    ;
;                               |acl_data_fifo:fifo|                                                                                                        ; 8.8 (0.0)            ; 9.3 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push|acl_data_fifo:fifo                                                                                                                                                                        ; acl_data_fifo                                                   ; histogram    ;
;                                  |acl_data_fifo:fifo|                                                                                                     ; 6.7 (1.2)            ; 6.8 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (4)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                                     ; acl_data_fifo                                                   ; histogram    ;
;                                     |acl_ll_fifo:fifo|                                                                                                    ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                    ; acl_ll_fifo                                                     ; histogram    ;
;                                  |acl_staging_reg:staging_reg|                                                                                            ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                                            ; acl_staging_reg                                                 ; histogram    ;
;                         |histogram_i_llvm_fpga_pipeline_keep_going_4_reg:thei_llvm_fpga_pipeline_keep_going_histogram4_reg|                               ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|histogram_i_llvm_fpga_pipeline_keep_going_4_reg:thei_llvm_fpga_pipeline_keep_going_histogram4_reg                                                                                                                                                                  ; histogram_i_llvm_fpga_pipeline_keep_going_4_reg                 ; histogram    ;
;                      |histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20|                                   ; 2.5 (0.0)            ; 3.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20                                                                                                                                                                                                                                                             ; histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0                  ; histogram    ;
;                         |acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram1|                                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram1                                                                                                                                                                                                    ; acl_pop                                                         ; histogram    ;
;                         |histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_20_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg|                       ; 2.2 (2.2)            ; 3.0 (3.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20|histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_20_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg                                                                                                                                                   ; histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_20_reg             ; histogram    ;
;                      |histogram_i_llvm_fpga_pop_i32_i_041_pop7_0:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15|                                           ; 16.8 (0.0)           ; 16.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i32_i_041_pop7_0:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15                                                                                                                                                                                                                                                                     ; histogram_i_llvm_fpga_pop_i32_i_041_pop7_0                      ; histogram    ;
;                         |acl_pop:thei_llvm_fpga_pop_i32_i_041_pop7_histogram1|                                                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i32_i_041_pop7_0:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15|acl_pop:thei_llvm_fpga_pop_i32_i_041_pop7_histogram1                                                                                                                                                                                                                ; acl_pop                                                         ; histogram    ;
;                         |histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg|                               ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i32_i_041_pop7_0:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15|histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg                                                                                                                                                                   ; histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg                 ; histogram    ;
;                      |histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11|                       ; 18.8 (0.0)           ; 18.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11                                                                                                                                                                                                                                                 ; histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0            ; histogram    ;
;                         |histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg|           ; 18.8 (18.8)          ; 18.8 (18.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11|histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg                                                                                                                           ; histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg       ; histogram    ;
;                      |histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0|                                      ; 3.3 (0.0)            ; 3.6 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0                                                                                                                                                                                                                                                                ; histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0                   ; histogram    ;
;                         |histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0_reg:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg|                           ; 3.3 (3.3)            ; 3.6 (3.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0|histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0_reg:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg                                                                                                                                                          ; histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0_reg               ; histogram    ;
;                      |histogram_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5|                                ; 2.3 (0.0)            ; 2.8 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5                                                                                                                                                                                                                                                          ; histogram_i_llvm_fpga_pop_i4_initerations_pop9_0                ; histogram    ;
;                         |acl_pop:thei_llvm_fpga_pop_i4_initerations_pop9_histogram1|                                                                      ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5|acl_pop:thei_llvm_fpga_pop_i4_initerations_pop9_histogram1                                                                                                                                                                                               ; acl_pop                                                         ; histogram    ;
;                         |histogram_i_llvm_fpga_pop_i4_initerations_pop9_5_reg:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg|                     ; 1.8 (1.8)            ; 2.2 (2.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5|histogram_i_llvm_fpga_pop_i4_initerations_pop9_5_reg:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg                                                                                                                                              ; histogram_i_llvm_fpga_pop_i4_initerations_pop9_5_reg            ; histogram    ;
;                      |histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|                                  ; 8.2 (0.0)            ; 8.9 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9                                                                                                                                                                                                                                                            ; histogram_i_llvm_fpga_push_i1_lastiniteration_0                 ; histogram    ;
;                         |acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1|                                                                      ; 8.2 (0.3)            ; 8.9 (0.3)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (1)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1                                                                                                                                                                                                 ; acl_push                                                        ; histogram    ;
;                            |acl_data_fifo:fifo|                                                                                                           ; 7.7 (0.0)            ; 8.6 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1|acl_data_fifo:fifo                                                                                                                                                                              ; acl_data_fifo                                                   ; histogram    ;
;                               |acl_data_fifo:fifo|                                                                                                        ; 6.0 (0.7)            ; 6.9 (1.0)                        ; 0.9 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (2)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                                           ; acl_data_fifo                                                   ; histogram    ;
;                                  |acl_ll_fifo:fifo|                                                                                                       ; 5.3 (5.3)            ; 5.9 (5.9)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                          ; acl_ll_fifo                                                     ; histogram    ;
;                               |acl_staging_reg:staging_reg|                                                                                               ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                                                  ; acl_staging_reg                                                 ; histogram    ;
;                      |histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|                               ; 3.8 (0.0)            ; 4.4 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31                                                                                                                                                                                                                                                         ; histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0                ; histogram    ;
;                         |acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|                                                                     ; 3.8 (0.8)            ; 4.4 (1.0)                        ; 0.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1                                                                                                                                                                                             ; acl_push                                                        ; histogram    ;
;                            |acl_data_fifo:fifo|                                                                                                           ; 2.9 (0.0)            ; 3.4 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|acl_data_fifo:fifo                                                                                                                                                                          ; acl_data_fifo                                                   ; histogram    ;
;                               |acl_data_fifo:fifo|                                                                                                        ; 2.4 (0.0)            ; 2.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                                       ; acl_data_fifo                                                   ; histogram    ;
;                                  |acl_ll_fifo:fifo|                                                                                                       ; 2.4 (2.4)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                      ; acl_ll_fifo                                                     ; histogram    ;
;                               |acl_staging_reg:staging_reg|                                                                                               ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                                              ; acl_staging_reg                                                 ; histogram    ;
;                      |histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|                                         ; 12.7 (0.0)           ; 12.9 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41                                                                                                                                                                                                                                                                   ; histogram_i_llvm_fpga_push_i1_notexitcond_0                     ; histogram    ;
;                         |acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|                                                                          ; 12.7 (0.3)           ; 12.9 (0.5)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (1)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1                                                                                                                                                                                                            ; acl_push                                                        ; histogram    ;
;                            |acl_data_fifo:fifo|                                                                                                           ; 12.3 (0.0)           ; 12.4 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo                                                                                                                                                                                         ; acl_data_fifo                                                   ; histogram    ;
;                               |acl_data_fifo:fifo|                                                                                                        ; 10.7 (0.7)           ; 11.0 (1.0)                       ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (2)              ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                                                      ; acl_data_fifo                                                   ; histogram    ;
;                                  |acl_ll_fifo:fifo|                                                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                     ; acl_ll_fifo                                                     ; histogram    ;
;                               |acl_staging_reg:staging_reg|                                                                                               ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                                                             ; acl_staging_reg                                                 ; histogram    ;
;                      |histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|                                       ; 36.0 (0.0)           ; 43.1 (0.0)                       ; 7.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 104 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33                                                                                                                                                                                                                                                                 ; histogram_i_llvm_fpga_push_i32_i_041_push7_0                    ; histogram    ;
;                         |acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|                                                                         ; 36.0 (0.0)           ; 43.1 (0.0)                       ; 7.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 104 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1                                                                                                                                                                                                         ; acl_push                                                        ; histogram    ;
;                            |acl_data_fifo:fifo|                                                                                                           ; 36.0 (0.0)           ; 43.1 (0.0)                       ; 7.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 104 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo                                                                                                                                                                                      ; acl_data_fifo                                                   ; histogram    ;
;                               |acl_data_fifo:fifo|                                                                                                        ; 28.2 (0.7)           ; 28.2 (0.7)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (1)              ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                                                   ; acl_data_fifo                                                   ; histogram    ;
;                                  |acl_ll_fifo:fifo|                                                                                                       ; 27.5 (27.5)          ; 27.5 (27.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                  ; acl_ll_fifo                                                     ; histogram    ;
;                               |acl_staging_reg:staging_reg|                                                                                               ; 7.8 (7.8)            ; 14.9 (14.9)                      ; 7.1 (7.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                                                          ; acl_staging_reg                                                 ; histogram    ;
;                      |histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|                   ; 38.1 (0.0)           ; 47.1 (0.0)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 121 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37                                                                                                                                                                                                                                             ; histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0          ; histogram    ;
;                         |acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|                                                               ; 38.1 (0.0)           ; 47.1 (0.0)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 121 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1                                                                                                                                                                           ; acl_push                                                        ; histogram    ;
;                            |acl_data_fifo:fifo|                                                                                                           ; 38.1 (0.0)           ; 47.1 (0.0)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 121 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo                                                                                                                                                        ; acl_data_fifo                                                   ; histogram    ;
;                               |acl_data_fifo:fifo|                                                                                                        ; 30.3 (0.7)           ; 30.6 (1.0)                       ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (1)              ; 87 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                     ; acl_data_fifo                                                   ; histogram    ;
;                                  |acl_ll_fifo:fifo|                                                                                                       ; 29.6 (29.6)          ; 29.6 (29.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 87 (87)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                    ; acl_ll_fifo                                                     ; histogram    ;
;                               |acl_staging_reg:staging_reg|                                                                                               ; 7.8 (7.8)            ; 16.5 (16.5)                      ; 8.8 (8.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                            ; acl_staging_reg                                                 ; histogram    ;
;                      |histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44|                                 ; 10.2 (0.0)           ; 10.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44                                                                                                                                                                                                                                                           ; histogram_i_llvm_fpga_push_i4_cleanups_push10_0                 ; histogram    ;
;                         |acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1|                                                                      ; 10.2 (0.0)           ; 10.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1                                                                                                                                                                                                ; acl_push                                                        ; histogram    ;
;                            |acl_data_fifo:fifo|                                                                                                           ; 10.2 (0.0)           ; 10.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1|acl_data_fifo:fifo                                                                                                                                                                             ; acl_data_fifo                                                   ; histogram    ;
;                               |acl_data_fifo:fifo|                                                                                                        ; 7.7 (1.0)            ; 8.0 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (3)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                                          ; acl_data_fifo                                                   ; histogram    ;
;                                  |acl_ll_fifo:fifo|                                                                                                       ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                         ; acl_ll_fifo                                                     ; histogram    ;
;                               |acl_staging_reg:staging_reg|                                                                                               ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                                                 ; acl_staging_reg                                                 ; histogram    ;
;                      |histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7|                            ; 8.1 (0.0)            ; 8.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7                                                                                                                                                                                                                                                      ; histogram_i_llvm_fpga_push_i4_initerations_push9_0              ; histogram    ;
;                         |acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1|                                                                   ; 8.1 (0.0)            ; 8.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1                                                                                                                                                                                        ; acl_push                                                        ; histogram    ;
;                            |acl_data_fifo:fifo|                                                                                                           ; 8.1 (0.0)            ; 8.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1|acl_data_fifo:fifo                                                                                                                                                                     ; acl_data_fifo                                                   ; histogram    ;
;                               |acl_data_fifo:fifo|                                                                                                        ; 6.7 (1.0)            ; 7.2 (1.3)                        ; 0.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (2)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                                  ; acl_data_fifo                                                   ; histogram    ;
;                                  |acl_ll_fifo:fifo|                                                                                                       ; 5.7 (5.7)            ; 5.9 (5.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                 ; acl_ll_fifo                                                     ; histogram    ;
;                               |acl_staging_reg:staging_reg|                                                                                               ; 1.4 (1.4)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                                         ; acl_staging_reg                                                 ; histogram    ;
;                |histogram_bb_B2_sr_1:thebb_histogram_B2_sr_1_aunroll_x|                                                                                   ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2_sr_1:thebb_histogram_B2_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                       ; histogram_bb_B2_sr_1                                            ; histogram    ;
;                |histogram_bb_B3:thebb_histogram_B3|                                                                                                       ; 2.8 (0.0)            ; 3.6 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3:thebb_histogram_B3                                                                                                                                                                                                                                                                                                                                                                                                                           ; histogram_bb_B3                                                 ; histogram    ;
;                   |histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region|                                                                          ; 2.8 (0.0)            ; 3.6 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3:thebb_histogram_B3|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region                                                                                                                                                                                                                                                                                                                                                              ; histogram_bb_B3_stall_region                                    ; histogram    ;
;                      |histogram_i_iowr_bl_return_unnamed_histogram11_histogram0:thei_iowr_bl_return_histogram_unnamed_histogram11_histogram0|             ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3:thebb_histogram_B3|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region|histogram_i_iowr_bl_return_unnamed_histogram11_histogram0:thei_iowr_bl_return_histogram_unnamed_histogram11_histogram0                                                                                                                                                                                                                                       ; histogram_i_iowr_bl_return_unnamed_histogram11_histogram0       ; histogram    ;
;                         |hld_iowr:theiowr|                                                                                                                ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3:thebb_histogram_B3|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region|histogram_i_iowr_bl_return_unnamed_histogram11_histogram0:thei_iowr_bl_return_histogram_unnamed_histogram11_histogram0|hld_iowr:theiowr                                                                                                                                                                                                                      ; hld_iowr                                                        ; histogram    ;
;                            |hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                               ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3:thebb_histogram_B3|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region|histogram_i_iowr_bl_return_unnamed_histogram11_histogram0:thei_iowr_bl_return_histogram_unnamed_histogram11_histogram0|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                       ; hld_iowr_stall_valid                                            ; histogram    ;
;                      |histogram_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_histogram1|                          ; 1.5 (0.0)            ; 2.4 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3:thebb_histogram_B3|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region|histogram_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_histogram1                                                                                                                                                                                                                                                    ; histogram_i_llvm_fpga_push_token_i1_throttle_push_0             ; histogram    ;
;                         |acl_push:thei_llvm_fpga_push_token_i1_throttle_push_histogram1|                                                                  ; 1.5 (0.0)            ; 2.4 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3:thebb_histogram_B3|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region|histogram_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_histogram1|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_histogram1                                                                                                                                                                                     ; acl_push                                                        ; histogram    ;
;                            |acl_token_fifo_counter:fifo|                                                                                                  ; 1.5 (1.5)            ; 2.4 (2.4)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3:thebb_histogram_B3|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region|histogram_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_histogram1|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_histogram1|acl_token_fifo_counter:fifo                                                                                                                                                         ; acl_token_fifo_counter                                          ; histogram    ;
;                |histogram_bb_B3_sr_0:thebb_histogram_B3_sr_0_aunroll_x|                                                                                   ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3_sr_0:thebb_histogram_B3_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                       ; histogram_bb_B3_sr_0                                            ; histogram    ;
;                |histogram_i_llvm_fpga_pipeline_keep_going_4_sr:thei_llvm_fpga_pipeline_keep_going_histogram4_sr|                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_i_llvm_fpga_pipeline_keep_going_4_sr:thei_llvm_fpga_pipeline_keep_going_histogram4_sr                                                                                                                                                                                                                                                                                                                                                              ; histogram_i_llvm_fpga_pipeline_keep_going_4_sr                  ; histogram    ;
;                |histogram_loop_limiter_0:theloop_limiter_histogram0|                                                                                      ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_loop_limiter_0:theloop_limiter_histogram0                                                                                                                                                                                                                                                                                                                                                                                                          ; histogram_loop_limiter_0                                        ; histogram    ;
;                   |acl_loop_limiter:thelimiter|                                                                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_loop_limiter_0:theloop_limiter_histogram0|acl_loop_limiter:thelimiter                                                                                                                                                                                                                                                                                                                                                                              ; acl_loop_limiter                                                ; histogram    ;
;          |histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|                                                                           ; 90.3 (0.3)           ; 146.1 (0.9)                      ; 55.8 (0.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 285 (3)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; histogram_internal_ic_2279474832706600798                       ; histogram    ;
;             |acl_arb2:a[0].a|                                                                                                                             ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb2:a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_arb2                                                        ; histogram    ;
;             |acl_arb2:a[1].a|                                                                                                                             ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb2:a[1].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_arb2                                                        ; histogram    ;
;             |acl_arb2:a[2].a|                                                                                                                             ; 20.4 (20.4)          ; 21.9 (21.9)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb2:a[2].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_arb2                                                        ; histogram    ;
;             |acl_arb_pipeline_reg:dp[0].dp|                                                                                                               ; 17.4 (17.4)          ; 25.3 (25.3)                      ; 7.8 (7.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                            ; histogram    ;
;             |acl_arb_pipeline_reg:dp[1].dp|                                                                                                               ; 7.7 (7.7)            ; 11.8 (11.8)                      ; 4.1 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                            ; histogram    ;
;             |acl_arb_pipeline_reg:dp[2].dp|                                                                                                               ; 2.7 (2.7)            ; 17.8 (17.8)                      ; 15.2 (15.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                            ; histogram    ;
;             |acl_arb_pipeline_reg:dp[3].dp|                                                                                                               ; 9.0 (9.0)            ; 13.0 (13.0)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                            ; histogram    ;
;             |acl_arb_pipeline_reg:dp[4].dp|                                                                                                               ; 13.8 (13.8)          ; 26.3 (26.3)                      ; 12.5 (12.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[4].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                            ; histogram    ;
;             |acl_ic_agent_endpoint:s.s_endp|                                                                                                              ; 17.6 (0.0)           ; 27.2 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 52 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_ic_agent_endpoint                                           ; histogram    ;
;                |acl_ic_agent_rrp:rrp|                                                                                                                     ; 17.6 (10.6)          ; 27.2 (18.5)                      ; 9.5 (7.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (2)              ; 52 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_ic_agent_rrp                                                ; histogram    ;
;                   |acl_ll_fifo:read_fifo|                                                                                                                 ; 7.0 (7.0)            ; 8.7 (8.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_ll_fifo                                                     ; histogram    ;
;             |acl_ic_host_endpoint:m[3].m_endp|                                                                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[3].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_ic_host_endpoint                                            ; histogram    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Location             ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y60_N9  ; 3693    ; Clock                      ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|SE_i_unnamed_histogram9_s_tv_0[0]                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X9_Y7_N57    ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|SE_out_i_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x_V1[0]                                                                                                                                                                                                                                                                                              ; MLABCELL_X8_Y9_N27   ; 94      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|SE_redist0_i_unnamed_histogram17_vt_select_31_b_1_0_R_v_0[0]                                                                                                                                                                                                                                                                                                               ; FF_X11_Y7_N26        ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|SE_redist0_i_unnamed_histogram17_vt_select_31_b_1_0_backEN~0                                                                                                                                                                                                                                                                                                               ; MLABCELL_X8_Y9_N45   ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|SR_SE_i_cmp40_histogram7_r_valid[0]                                                                                                                                                                                                                                                                                                                                        ; FF_X8_Y9_N20         ; 129     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|SR_SE_i_cmp40_histogram7_r_valid~0                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X8_Y9_N12   ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11_1_reg|gen_depth_small.occ[2]~1                                                                                                                                                                                                                                        ; MLABCELL_X8_Y9_N21   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_iord_bl_call_unnamed_histogram2_histogram0:thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                             ; FF_X8_Y9_N35         ; 283     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_fpga_indvars_iv_replace_phi_histogram12_backEN~0                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X18_Y9_N42   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_mptr_bitcast_index43_histogram0_add_x_BitJoin_for_q_backStall[0]                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X25_Y7_N45  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_backEN~0                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X25_Y5_N42  ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_mptr_bitcast_index47_histogram0_add_x_p1_of_2_backEN~0                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y10_N33  ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_mptr_bitcast_index_histogram0_add_x_BitJoin_for_q_backStall[0]                                                                                                                                                                                                                                                                                                                                ; LABCELL_X22_Y8_N42   ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_mptr_bitcast_index_histogram0_add_x_p1_of_2_backEN~0                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X17_Y8_N51   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_histogram_B2_merge_reg_aunroll_x_StallValid[0]~3                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X22_Y10_N24  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_StallValid[0]~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y11_N27  ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram22_StallValid[0]~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X22_Y7_N51   ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram26_StallValid[0]~2                                                                                                                                                                                                                                                                                                                ; LABCELL_X28_Y12_N21  ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram17_StallValid[0]~1                                                                                                                                                                                                                                                                                                                  ; LABCELL_X17_Y8_N27   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_pipeline_keep_going_histogram4_StallValid[0]~2                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y7_N18   ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_pop_i32_i_041_pop7_histogram15_StallValid[0]~1                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y8_N6    ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_redist17_i_first_cleanup_xor_or_histogram19_q_34_fifo_StallValid[0]                                                                                                                                                                                                                                                                                                                         ; LABCELL_X28_Y6_N39   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist11_i_llvm_fpga_pop_i32_i_041_pop7_histogram15_out_data_out_2_0_s_tv_0[0]~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X17_Y5_N48   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist11_i_llvm_fpga_pop_i32_i_041_pop7_histogram15_out_data_out_2_0_s_tv_0[0]~1                                                                                                                                                                                                                                                                                                                ; LABCELL_X17_Y5_N0    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist7_i_mptr_bitcast_index_histogram0_add_x_p1_of_2_q_1_0_s_tv_0[0]                                                                                                                                                                                                                                                                                                                           ; LABCELL_X18_Y8_N18   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist8_i_mptr_bitcast_index47_histogram0_add_x_p1_of_2_q_1_0_s_tv_0[0]                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y10_N57  ; 49      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist9_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_q_1_0_s_tv_0[0]                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y5_N12  ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_fpga_indvars_iv_replace_phi_histogram12_r_valid[0]                                                                                                                                                                                                                                                                                                                                         ; FF_X18_Y11_N23       ; 105     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_masked_histogram45_r_valid[0]                                                                                                                                                                                                                                                                                                                                                              ; FF_X18_Y9_N41        ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_r_valid[0]                                                                                                                                                                                                                                                                                                                                   ; FF_X22_Y7_N5         ; 108     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_join_for_coalesced_delay_0_r_valid[0]                                                                                                                                                                                                                                                                                                                                                        ; FF_X28_Y9_N35        ; 67      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_leftShiftStage0_uid190_i_cleanups_shl_histogram0_shift_x_r_valid[0]                                                                                                                                                                                                                                                                                                                          ; FF_X17_Y9_N32        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_out_redist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo_r_valid[0]                                                                                                                                                                                                                                                                                                  ; FF_X27_Y10_N8        ; 73      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                          ; FF_X38_Y9_N20        ; 20      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                    ; FF_X37_Y13_N8        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                      ; FF_X37_Y13_N20       ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                  ; FF_X35_Y10_N32       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                    ; FF_X38_Y9_N31        ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                        ; LABCELL_X38_Y9_N0    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                       ; FF_X38_Y9_N35        ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                                                                                                    ; LABCELL_X38_Y9_N12   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV                                                                                                                                                                                                                                                      ; LABCELL_X38_Y9_N51   ; 11      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                         ; FF_X13_Y12_N32       ; 25      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                   ; FF_X9_Y12_N26        ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid_5_6                                                                                                                                                                                  ; FF_X9_Y12_N56        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                     ; FF_X11_Y12_N17       ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                 ; FF_X9_Y11_N47        ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid_5_6                                                                                                                                                                ; FF_X9_Y11_N25        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                   ; FF_X11_Y12_N49       ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                       ; LABCELL_X11_Y12_N54  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                      ; FF_X11_Y12_N29       ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~0                                                                                                                                                                                                                                         ; LABCELL_X11_Y12_N21  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV                                                                                                                                                                                                                                     ; LABCELL_X13_Y12_N33  ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                    ; FF_X28_Y7_N20        ; 6       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                              ; FF_X30_Y4_N2         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                ; FF_X30_Y4_N19        ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                            ; FF_X28_Y8_N17        ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                              ; FF_X28_Y7_N46        ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                 ; FF_X31_Y4_N11        ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                        ; FF_X13_Y11_N11       ; 24      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                  ; FF_X14_Y7_N5         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid_5_6                                                                                                                                                 ; FF_X11_Y5_N5         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                    ; FF_X14_Y7_N44        ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                ; FF_X13_Y5_N38        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid_5_6                                                                                                                               ; FF_X13_Y5_N2         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                  ; FF_X19_Y7_N53        ; 16      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                      ; LABCELL_X15_Y11_N0   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                     ; FF_X13_Y8_N43        ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                                                  ; LABCELL_X15_Y11_N6   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                                                                  ; LABCELL_X18_Y7_N39   ; 14      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                ; FF_X28_Y9_N41        ; 22      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                          ; FF_X33_Y12_N8        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                            ; FF_X33_Y12_N14       ; 14      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                        ; FF_X31_Y5_N53        ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                          ; FF_X33_Y8_N7         ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                              ; LABCELL_X33_Y8_N45   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                             ; FF_X33_Y8_N40        ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                                                          ; LABCELL_X33_Y8_N48   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV                                                                                                                                                                                                            ; LABCELL_X31_Y5_N9    ; 11      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                           ; FF_X28_Y7_N11        ; 25      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                     ; FF_X28_Y4_N44        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                       ; FF_X28_Y4_N14        ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                   ; FF_X28_Y6_N8         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                     ; FF_X28_Y6_N55        ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                         ; LABCELL_X28_Y6_N0    ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                        ; FF_X28_Y6_N52        ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV                                                                                                                                                                                                                       ; LABCELL_X28_Y6_N24   ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                            ; FF_X19_Y8_N53        ; 22      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                      ; FF_X19_Y6_N23        ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid_5_6                                                                                                                                                     ; FF_X19_Y6_N56        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                        ; FF_X17_Y10_N52       ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                    ; FF_X23_Y9_N20        ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid_5_6                                                                                                                                   ; FF_X23_Y9_N5         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                      ; FF_X23_Y8_N8         ; 14      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|q_b[0]                                                                                                      ; M10K_X20_Y8_N0       ; 43      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                          ; MLABCELL_X14_Y8_N9   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                         ; FF_X23_Y8_N31        ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                                                      ; MLABCELL_X19_Y6_N0   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                                                                      ; LABCELL_X23_Y8_N51   ; 14      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0|out_stall_out[0]~2                                                                                                                                                                                                                                                  ; LABCELL_X28_Y10_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                     ; FF_X30_Y10_N11       ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                               ; FF_X30_Y11_N56       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                 ; FF_X31_Y14_N1        ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                             ; FF_X30_Y12_N17       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                               ; FF_X31_Y12_N29       ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                   ; LABCELL_X31_Y10_N36  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                  ; FF_X31_Y10_N10       ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~1                                                                                                                                                                     ; LABCELL_X31_Y10_N42  ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~1                                                                                                                                                               ; LABCELL_X30_Y12_N39  ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                    ; FF_X21_Y6_N8         ; 18      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                              ; FF_X27_Y5_N11        ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                ; FF_X33_Y8_N53        ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                            ; FF_X30_Y6_N17        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                              ; FF_X27_Y8_N41        ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                  ; LABCELL_X28_Y5_N0    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                 ; FF_X27_Y8_N47        ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                              ; LABCELL_X28_Y5_N51   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                              ; LABCELL_X27_Y8_N51   ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                       ; FF_X28_Y9_N38        ; 25      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                          ; FF_X27_Y11_N14       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]            ; FF_X27_Y9_N47        ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                               ; FF_X22_Y8_N50        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                 ; FF_X25_Y8_N58        ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                 ; LABCELL_X28_Y11_N54  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                   ; LABCELL_X27_Y11_N54  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1|out_stall_out[0]                                                                                                                                                                                                                                                ; LABCELL_X31_Y9_N30   ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                  ; FF_X31_Y10_N35       ; 18      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                            ; FF_X42_Y11_N5        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                              ; FF_X40_Y11_N5        ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                          ; FF_X31_Y13_N17       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                            ; FF_X31_Y11_N20       ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                ; LABCELL_X31_Y11_N27  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                               ; FF_X33_Y11_N28       ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~0                                                                                                                                                                  ; LABCELL_X31_Y11_N57  ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                            ; LABCELL_X31_Y12_N36  ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                 ; FF_X23_Y7_N2         ; 18      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                           ; FF_X30_Y5_N38        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                             ; FF_X30_Y5_N19        ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                         ; FF_X28_Y5_N38        ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                           ; FF_X28_Y5_N8         ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                               ; LABCELL_X27_Y7_N24   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                              ; FF_X28_Y5_N46        ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                           ; LABCELL_X27_Y7_N54   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~1                                                                                                                                                           ; LABCELL_X28_Y5_N24   ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                    ; FF_X30_Y9_N2         ; 26      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                       ; FF_X33_Y6_N47        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]         ; FF_X31_Y7_N43        ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                            ; FF_X33_Y5_N50        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]              ; FF_X31_Y7_N8         ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                              ; LABCELL_X31_Y7_N0    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                ; LABCELL_X31_Y7_N45   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2|stall_in_not_or_readdata_reg_lm43_histogram2_valid_reg_q[0]                                                                                                                                                                                                     ; LABCELL_X30_Y7_N36   ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|comb~1                                                                                                                                                                                                                                           ; LABCELL_X36_Y10_N9   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                  ; FF_X19_Y11_N14       ; 19      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                            ; FF_X38_Y11_N11       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                              ; FF_X35_Y11_N55       ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                          ; FF_X35_Y12_N29       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                            ; FF_X35_Y11_N22       ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                ; LABCELL_X35_Y11_N42  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                               ; FF_X35_Y11_N38       ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~0                                                                                                                                                                  ; LABCELL_X35_Y11_N33  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                            ; LABCELL_X31_Y12_N39  ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                 ; FF_X35_Y9_N13        ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                           ; FF_X37_Y10_N56       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                             ; FF_X37_Y10_N19       ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                         ; FF_X41_Y9_N11        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                           ; FF_X41_Y10_N31       ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                               ; LABCELL_X41_Y10_N51  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                              ; FF_X41_Y10_N20       ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                           ; LABCELL_X41_Y10_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV                                                                                                                                                             ; LABCELL_X40_Y9_N33   ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                    ; FF_X36_Y9_N26        ; 26      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                       ; FF_X36_Y10_N59       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]         ; FF_X37_Y8_N37        ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                            ; FF_X36_Y8_N17        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]              ; FF_X37_Y8_N11        ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                              ; LABCELL_X36_Y9_N45   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                ; MLABCELL_X37_Y10_N48 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|comb~0                                                                                                                                                                                                                                   ; LABCELL_X36_Y9_N39   ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                          ; FF_X31_Y9_N11        ; 19      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                    ; FF_X38_Y10_N2        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                      ; FF_X38_Y10_N14       ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                  ; FF_X37_Y7_N56        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ; FF_X36_Y7_N7         ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                        ; LABCELL_X36_Y11_N48  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                       ; FF_X36_Y11_N31       ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                    ; MLABCELL_X19_Y11_N9  ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~1                                                                                                                                                    ; LABCELL_X36_Y7_N48   ; 74      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                            ; FF_X14_Y11_N11       ; 23      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                               ; FF_X15_Y7_N32        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; FF_X14_Y12_N2        ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                    ; FF_X15_Y7_N8         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ; FF_X14_Y12_N56       ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                      ; LABCELL_X15_Y9_N18   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                        ; LABCELL_X15_Y9_N9    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                              ; LABCELL_X21_Y10_N6   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11|histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg|out_stall_out[0]~0                                                                                                                                              ; LABCELL_X17_Y11_N12  ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0|histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0_reg:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg|out_stall_out[0]~2                                                                                                                                                                             ; LABCELL_X21_Y7_N6    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5|histogram_i_llvm_fpga_pop_i4_initerations_pop9_5_reg:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg|out_stall_out[0]~1                                                                                                                                                                 ; MLABCELL_X19_Y7_N42  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                    ; LABCELL_X23_Y7_N36   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                ; LABCELL_X15_Y11_N54  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                               ; LABCELL_X22_Y9_N21   ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                                                                                                            ; LABCELL_X17_Y7_N24   ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~1                                                                                                                                                                            ; LABCELL_X17_Y7_N27   ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_new[0]                                                                                                                                                                            ; LABCELL_X17_Y7_N51   ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                            ; LABCELL_X17_Y7_N36   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                        ; FF_X18_Y9_N20        ; 77      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                                                                              ; LABCELL_X18_Y10_N36  ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~1                                                                                                                                              ; LABCELL_X18_Y10_N42  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_new[0]                                                                                                                                              ; LABCELL_X18_Y10_N48  ; 45      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                              ; LABCELL_X18_Y10_N9   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                          ; FF_X18_Y10_N35       ; 82      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                   ; MLABCELL_X14_Y10_N54 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                           ; LABCELL_X18_Y6_N18   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|redist21_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_96_0_q[0]                                                                                                                                                                                                                                                                                                                             ; FF_X18_Y10_N23       ; 38      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|redist22_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_97_0_q[0]                                                                                                                                                                                                                                                                                                                             ; FF_X19_Y7_N14        ; 25      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp|pipe_r.pipe_r.req.writedata[5]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X21_Y11_N36  ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|stall~0_OTERM19                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X22_Y11_N26       ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp|stall~0_OTERM21                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X22_Y11_N56       ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp|stall~0_OTERM23                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X22_Y11_N38       ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[4].dp|stall~0_OTERM25                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X22_Y11_N14       ; 79      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~0                                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X23_Y11_N45  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~1                                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X23_Y11_N15  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X23_Y11_N21  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|next_read_item                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y12_N24  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resetn                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X11_Y14_N51  ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X19_Y9_N26        ; 1313    ; Async. clear               ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                 ;
+-------+---------------------+---------+----------------------+------------------+---------------------------+
; Name  ; Location            ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+---------------------+---------+----------------------+------------------+---------------------------+
; clock ; MLABCELL_X25_Y60_N9 ; 3693    ; Global Clock         ; GCLK12           ; --                        ;
+-------+---------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+----------------+----------------+
; Name           ; Fan-Out        ;
+----------------+----------------+
; sync_resetn[2] ; 1313           ;
+----------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location                                                   ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------------+
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_o272:auto_generated|altsyncram_38b4:altsyncram1|ALTSYNCRAM                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 65           ; 64           ; 65           ; yes                    ; no                      ; yes                    ; yes                     ; 4160 ; 64                          ; 31                          ; 64                          ; 31                          ; 1984                ; 1           ; 0     ; None ; M10K_X39_Y9_N0                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 1            ; 128          ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 128                         ; 1                           ; 128                         ; 1                           ; 128                 ; 1           ; 0     ; None ; M10K_X12_Y12_N0                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 1            ; 128          ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 128                         ; 1                           ; 128                         ; 1                           ; 128                 ; 1           ; 0     ; None ; M10K_X12_Y11_N0                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_c272:auto_generated|altsyncram_n7b4:altsyncram1|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048 ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1           ; 0     ; None ; M10K_X29_Y8_N0                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated|altsyncram_f4b4:altsyncram1|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 64   ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1           ; 0     ; None ; M10K_X29_Y6_N0                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 1            ; 128          ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 128                         ; 1                           ; 128                         ; 1                           ; 128                 ; 1           ; 0     ; None ; M10K_X20_Y8_N0                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|ALTDPRAM_INSTANCE                               ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024 ; 32                          ; 30                          ; 32                          ; 30                          ; 960                 ; 0           ; 2     ; None ; LAB_X32_Y13_N0, LAB_X25_Y14_N0                             ;                      ;                 ;                 ;          ;                        ;                             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|ALTDPRAM_INSTANCE                              ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024 ; 32                          ; 30                          ; 32                          ; 30                          ; 960                 ; 0           ; 2     ; None ; LAB_X32_Y6_N0, LAB_X32_Y5_N0                               ;                      ;                 ;                 ;          ;                        ;                             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|ALTDPRAM_INSTANCE            ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32   ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X25_Y11_N0                                             ;                      ;                 ;                 ;          ;                        ;                             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|ALTDPRAM_INSTANCE                            ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X32_Y12_N0, LAB_X32_Y14_N0                             ;                      ;                 ;                 ;          ;                        ;                             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|ALTDPRAM_INSTANCE                           ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024 ; 32                          ; 30                          ; 32                          ; 30                          ; 960                 ; 0           ; 2     ; None ; LAB_X25_Y4_N0, LAB_X25_Y3_N0                               ;                      ;                 ;                 ;          ;                        ;                             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|ALTDPRAM_INSTANCE         ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32   ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X32_Y3_N0                                              ;                      ;                 ;                 ;          ;                        ;                             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|ALTDPRAM_INSTANCE                            ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X37_Y11_N0, LAB_X32_Y11_N0                             ;                      ;                 ;                 ;          ;                        ;                             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|ALTDPRAM_INSTANCE                           ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024 ; 32                          ; 30                          ; 32                          ; 30                          ; 960                 ; 0           ; 2     ; None ; LAB_X42_Y9_N0, LAB_X42_Y8_N0                               ;                      ;                 ;                 ;          ;                        ;                             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|ALTDPRAM_INSTANCE         ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32   ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X37_Y9_N0                                              ;                      ;                 ;                 ;          ;                        ;                             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|ALTDPRAM_INSTANCE                    ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048 ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X42_Y7_N0, LAB_X32_Y8_N0, LAB_X32_Y7_N0, LAB_X32_Y9_N0 ;                      ;                 ;                 ;          ;                        ;                             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32   ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X14_Y9_N0                                              ;                      ;                 ;                 ;          ;                        ;                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 5,426 / 130,276 ( 4 % ) ;
; C12 interconnects                           ; 16 / 6,848 ( < 1 % )    ;
; C2 interconnects                            ; 1,603 / 51,436 ( 3 % )  ;
; C4 interconnects                            ; 710 / 25,120 ( 3 % )    ;
; DQS bus muxes                               ; 0 / 19 ( 0 % )          ;
; DQS-18 I/O buses                            ; 0 / 19 ( 0 % )          ;
; DQS-9 I/O buses                             ; 0 / 19 ( 0 % )          ;
; Direct links                                ; 845 / 130,276 ( < 1 % ) ;
; Global clocks                               ; 1 / 16 ( 6 % )          ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 12 ( 0 % )          ;
; Local interconnects                         ; 1,248 / 31,760 ( 4 % )  ;
; Quadrant clocks                             ; 0 / 72 ( 0 % )          ;
; R14 interconnects                           ; 88 / 6,046 ( 1 % )      ;
; R14/C12 interconnect drivers                ; 96 / 8,584 ( 1 % )      ;
; R3 interconnects                            ; 2,384 / 56,712 ( 4 % )  ;
; R6 interconnects                            ; 3,028 / 131,000 ( 2 % ) ;
; Spine clocks                                ; 4 / 150 ( 3 % )         ;
; Wire stub REs                               ; 0 / 6,650 ( 0 % )       ;
+---------------------------------------------+-------------------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clock           ; clock                ; 769.4             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                                                 ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ram_block2a0~porta_address_reg0 ; 0.599             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]                                                                                 ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ram_block2a0~porta_address_reg0 ; 0.599             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                 ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ram_block2a0~porta_address_reg0 ; 0.594             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                                 ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ram_block2a0~porta_address_reg0 ; 0.594             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]                                                                                 ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ram_block2a0~porta_address_reg0 ; 0.594             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                 ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ram_block2a0~porta_address_reg0 ; 0.594             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[6]                                                                                 ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ram_block2a0~porta_address_reg0 ; 0.594             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                                                                                                   ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_o272:auto_generated|altsyncram_38b4:altsyncram1|ram_block2a64~porta_address_reg0                                                  ; 0.594             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                                                                   ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_o272:auto_generated|altsyncram_38b4:altsyncram1|ram_block2a64~porta_address_reg0                                                  ; 0.594             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                                                                                   ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_o272:auto_generated|altsyncram_38b4:altsyncram1|ram_block2a64~porta_address_reg0                                                  ; 0.594             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]                                                                                                                                   ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_o272:auto_generated|altsyncram_38b4:altsyncram1|ram_block2a64~porta_address_reg0                                                  ; 0.589             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                                                                   ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_o272:auto_generated|altsyncram_38b4:altsyncram1|ram_block2a64~porta_address_reg0                                                  ; 0.589             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]                                                                                                 ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]                                                                                                   ; 0.586             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_r_data1[31]                                                                                                                                                                                                                                                        ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                      ; 0.564             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_r_data1[25]                                                                                                                                                                                                                                                        ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                      ; 0.564             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_r_data1[11]                                                                                                                                                                                                                                                        ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                      ; 0.564             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_r_data1[7]                                                                                                                                                                                                                                                         ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                      ; 0.564             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp|stall~0_OTERM23                                                                                                                                                                                                                                                                                                                                                                                              ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp|stall~0_OTERM21                                                                                                                                                                                                                                                                                                                                                                                                ; 0.564             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_r_data1[23]                                                                                                                                                                                                                                                        ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                      ; 0.563             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_r_data1[4]                                                                                                                                                                                                                                                         ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                      ; 0.563             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_r_data1[17]                                                                                                                                                                                                                                                        ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                      ; 0.562             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_r_data1[15]                                                                                                                                                                                                                                                        ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                      ; 0.562             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_r_data1[13]                                                                                                                                                                                                                                                        ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                      ; 0.562             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_r_data1[20]                                                                                                                                                                                                                                                        ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                      ; 0.559             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_r_data1[3]                                                                                                                                                                                                                                                         ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                      ; 0.559             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_r_data1[29]                                                                                                                                                                                                                                                        ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                      ; 0.558             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_r_data1[28]                                                                                                                                                                                                                                                        ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                      ; 0.556             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_r_data1[22]                                                                                                                                                                                                                                                        ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                      ; 0.556             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_r_data1[21]                                                                                                                                                                                                                                                        ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                      ; 0.556             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_r_data1[30]                                                                                                                                                                                                                                                        ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                      ; 0.555             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_r_data1[24]                                                                                                                                                                                                                                                        ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                      ; 0.555             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_r_data1[2]                                                                                                                                                                                                                                                         ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                      ; 0.555             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg|gen_depth_large.lo_prev[0]                                                                                                                                                                                                                   ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg|gen_depth_large.cnt_up[0]                                                                                                                                                                                                                      ; 0.555             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_r_data1[19]                                                                                                                                                                                                                                                        ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                      ; 0.555             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_r_data1[16]                                                                                                                                                                                                                                                        ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                      ; 0.554             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_r_data1[12]                                                                                                                                                                                                                                                        ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                      ; 0.554             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp|pipe_r.pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                    ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp|stall~0_OTERM21                                                                                                                                                                                                                                                                                                                                                                                                ; 0.529             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|stall~0_OTERM19                                                                                                                                                                                                                                                                                                                                                                                              ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp|stall~0_OTERM21                                                                                                                                                                                                                                                                                                                                                                                                ; 0.529             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_mptr_bitcast_index47_histogram0_add_x_p1_of_2_R_v_1[0]                                                                                                                                                                                                                                                              ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_mptr_bitcast_index47_histogram0_add_x_p1_of_2_v_s_0[0]~0_OTERM3                                                                                                                                                                                                                                                       ; 0.524             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                 ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]                                                                                                   ; 0.520             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|redist3_i_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x_out_o_data_3_tpl_1_0_q[24]                                                                                                                                                                                              ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|SR_SE_i_cmp40_histogram7_r_data1[24]                                                                                                                                                                                                                                                               ; 0.520             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|redist3_i_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x_out_o_data_3_tpl_1_0_q[30]                                                                                                                                                                                              ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|SR_SE_i_cmp40_histogram7_r_data1[30]                                                                                                                                                                                                                                                               ; 0.516             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|redist3_i_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x_out_o_data_3_tpl_1_0_q[8]                                                                                                                                                                                               ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|SR_SE_i_cmp40_histogram7_r_data1[8]                                                                                                                                                                                                                                                                ; 0.516             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|redist3_i_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x_out_o_data_3_tpl_1_0_q[15]                                                                                                                                                                                              ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|SR_SE_i_cmp40_histogram7_r_data1[15]                                                                                                                                                                                                                                                               ; 0.511             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_5_reg|gen_depth_large.cnt_up[0]                                                                                                                                                                                                                    ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_5_reg|gen_depth_large.cnt[4]                                                                                                                                                                                                                         ; 0.510             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_5_reg|gen_depth_large.cnt_up[1]                                                                                                                                                                                                                    ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_5_reg|gen_depth_large.cnt[4]                                                                                                                                                                                                                         ; 0.509             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]                                                                                                                  ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ram_block2a0~portb_address_reg0                                  ; 0.505             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                 ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ram_block2a0~portb_address_reg0 ; 0.505             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                                 ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ram_block2a0~portb_address_reg0 ; 0.505             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]                                                                                 ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ram_block2a0~portb_address_reg0 ; 0.505             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|i_unnamed_histogram9_o[33]                                                                                                                                                                                                                                                                       ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|SR_SE_i_cmp40_histogram7_r_data1[19]                                                                                                                                                                                                                                                               ; 0.505             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|redist3_i_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x_out_o_data_3_tpl_1_0_q[9]                                                                                                                                                                                               ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|SR_SE_i_cmp40_histogram7_r_data1[9]                                                                                                                                                                                                                                                                ; 0.503             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                                                  ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ram_block2a0~portb_address_reg0                                  ; 0.500             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                                                  ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ram_block2a0~portb_address_reg0                                  ; 0.500             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[6]                                                                                                                  ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ram_block2a0~portb_address_reg0                                  ; 0.500             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]                                                                                 ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ram_block2a0~portb_address_reg0 ; 0.500             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                 ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ram_block2a0~portb_address_reg0 ; 0.500             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[6]                                                                                 ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ram_block2a0~portb_address_reg0 ; 0.500             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2_sr_1:thebb_histogram_B2_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                     ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_B2_merge_reg:thehistogram_B2_merge_reg_aunroll_x|histogram_B2_merge_reg_data_reg_0_x_q[0]                                                                                                                                                                                                                        ; 0.494             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E                                                                              ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0|out_stall_out[0]~0_RESYN64_OTERM165                                                                                                                                                         ; 0.488             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|dspba_delay_ver:i_masked_histogram45_delay|delays[0][0]                                                                                                                                                                                                                                                                  ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ram_block2a0~porta_datain_reg0                                   ; 0.483             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3:thebb_histogram_B3|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region|histogram_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_histogram1|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_histogram1|acl_token_fifo_counter:fifo|valid_counter[0]                                                                                                    ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3:thebb_histogram_B3|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region|histogram_i_iowr_bl_return_unnamed_histogram11_histogram0:thei_iowr_bl_return_histogram_unnamed_histogram11_histogram0|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream                                                                                    ; 0.481             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|redist3_i_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x_out_o_data_3_tpl_1_0_q[22]                                                                                                                                                                                              ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|SR_SE_i_cmp40_histogram7_r_data1[22]                                                                                                                                                                                                                                                               ; 0.468             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram26|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1|gen_stallable.valid_reg                                                                                          ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_redist1_i_mptr_bitcast_index47_histogram0_add_x_BitSelect_for_a_tessel0_0_merged_bit_select_c_1_0_R_v_0[0]                                                                                                                                                                                                              ; 0.468             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]                                                                            ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0|out_stall_out[0]~0_RESYN64_OTERM165                                                                                                                                                         ; 0.456             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|redist3_i_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x_out_o_data_3_tpl_1_0_q[12]                                                                                                                                                                                              ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|SR_SE_i_cmp40_histogram7_r_data1[12]                                                                                                                                                                                                                                                               ; 0.453             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|redist3_i_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x_out_o_data_3_tpl_1_0_q[7]                                                                                                                                                                                               ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|SR_SE_i_cmp40_histogram7_r_data1[7]                                                                                                                                                                                                                                                                ; 0.450             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_mptr_bitcast_index47_histogram0_add_x_p2_of_2_R_v_0[0]                                                                                                                                                                                                                                                              ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_i_mptr_bitcast_index47_histogram0_add_x_p1_of_2_v_s_0[0]~1_OTERM169                                                                                                                                                                                                                                                     ; 0.448             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid                                                                                                      ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                   ; 0.447             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_histogram4_1_reg|gen_depth_large.flip_aux                                                                                                                                                                                                           ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_histogram4_1_reg|gen_depth_large.aux                                                                                                                                                                                                                  ; 0.446             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg|gen_depth_large.flip_aux                                                                                                                                                                                             ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg|gen_depth_large.cnt_at_target                                                                                                                                                                                          ; 0.446             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_fromReg3[0]                                                                                                                                                                                                                                                          ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram17_fromReg0[0]                                                                                                                                                                                                                                              ; 0.446             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_r_data1[9]                                                                                                                                                                                                                                                         ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                      ; 0.446             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_r_data1[5]                                                                                                                                                                                                                                                         ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                      ; 0.446             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[4].dp|pipe_r.pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                    ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp|pipe_r.pipe_r.req.write                                                                                                                                                                                                                                                                                                                                                                                        ; 0.445             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_1_reg|gen_depth_large.flip_aux                                                                                                                                                                                                 ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_1_reg|gen_depth_large.cnt_at_target                                                                                                                                                                                              ; 0.445             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                   ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]                                                                                     ; 0.444             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg|gen_depth_large.lo[1]                                                                                                                                                                                                                        ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg|gen_depth_large.cnt_up[0]                                                                                                                                                                                                                      ; 0.444             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]                                                                                        ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]                                                                                       ; 0.444             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                                     ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.count_at_target                              ; 0.444             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg|gen_depth_large.lo_prev[0]                                                                                                                                                                                                                   ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg|gen_depth_large.cnt_up[0]                                                                                                                                                                                                                      ; 0.444             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg|gen_depth_large.lo[0]                                                                                                                                                                                                                        ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg|gen_depth_large.lo[1]                                                                                                                                                                                                                          ; 0.444             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg|gen_depth_large.cnt[0]                                                                                                                                                                                                                       ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg|gen_depth_large.cnt[3]                                                                                                                                                                                                                         ; 0.444             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[0]                                                                                        ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]                                                                                       ; 0.443             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                      ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.count_at_target                              ; 0.443             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_r_data1[10]                                                                                                                                                                                                                                                        ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|i_mptr_bitcast_index43_histogram0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                      ; 0.443             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1] ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached ; 0.443             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                                          ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[2]                                                                                                           ; 0.442             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                        ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                                                                                         ; 0.442             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg|gen_depth_large.cnt[1]                                                                                                                                                                                                                       ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg|gen_depth_large.cnt[3]                                                                                                                                                                                                                         ; 0.442             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg|gen_depth_large.cnt[0]                                                                                                                                                                                                                       ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg|gen_depth_large.cnt[3]                                                                                                                                                                                                                         ; 0.442             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg|gen_depth_large.cnt[1]                                                                                                                                                                                                                       ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg|gen_depth_large.cnt[3]                                                                                                                                                                                                                         ; 0.442             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                     ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.count_at_target                              ; 0.442             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_1_reg|gen_depth_large.cnt[0]                                                                                                                                                                                                            ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_1_reg|gen_depth_large.approx_full                                                                                                                                                                                                         ; 0.442             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]                                                                                                         ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]                                                                                                        ; 0.442             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[2]                                                                                                         ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[1][0]                                                                                                        ; 0.442             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[3]                                                                                                         ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[2][0]                                                                                                        ; 0.442             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_2_reg|gen_depth_large.cnt[1]                                                                                                                                                                                                                       ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_2_reg|gen_depth_large.cnt[3]                                                                                                                                                                                                                         ; 0.442             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_fpga_indvars_iv_replace_phi_histogram12_r_data2[18]                                                                                                                                                                                                                                                              ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|i_fpga_indvars_iv_replace_phi_histogram12_q[18]                                                                                                                                                                                                                                                                            ; 0.442             ;
; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|SR_SE_i_fpga_indvars_iv_replace_phi_histogram12_r_data2[17]                                                                                                                                                                                                                                                              ; histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|i_fpga_indvars_iv_replace_phi_histogram12_q[17]                                                                                                                                                                                                                                                                            ; 0.442             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter INI Usage                                                                                                                                          ;
+------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Option                                         ; Usage                                                                                                    ;
+------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Initialization file:                           ; C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/quartus.ini ;
; fiomgr_enable_early_iobank_assignment_check    ; off                                                                                                      ;
; fsv_run_auto_promote_io_std_before_io_legality ; off                                                                                                      ;
; fsv_skip_power_down                            ; on                                                                                                       ;
+------------------------------------------------+----------------------------------------------------------------------------------------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA4U23C7 for design "quartus_compile"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 1 clock (1 global)
    Info (11162): clock~CLKENA0 with 3775 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.000        clock
Info (176235): Finished register packing
    Extra Info (176218): Packed 246 registers into blocks of type MLAB cell
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 130 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 116 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:09
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:21
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:59
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:10
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:23
Info (11888): Total time spent on timing analysis during the Fitter is 11.32 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:16
Info (144001): Generated suppressed messages file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/quartus_compile.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 6886 megabytes
    Info: Processing ended: Tue Jun 13 17:52:15 2023
    Info: Elapsed time: 00:02:55
    Info: Total CPU time (on all processors): 00:03:49


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/quartus_compile.fit.smsg.


