

================================================================
== Vitis HLS Report for 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s'
================================================================
* Date:           Wed Oct 15 23:49:31 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_cnn_2d_100s_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.288 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2473|     2473|  12.365 us|  12.365 us|  2473|  2473|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                 |                                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                     Instance                                    |                                Module                                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s_fu_556  |dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s  |        8|        8|  40.000 ns|  40.000 ns|    8|    8|      yes|
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputWidth  |     2471|     2471|        12|         10|          8|   247|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     277|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   250|   20675|   66825|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     158|    -|
|Register         |        -|     -|    3442|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   250|   24117|   67260|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      960|  1824|  433920|  216960|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    13|       5|      31|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |                                     Instance                                    |                                Module                                | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s_fu_556  |dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s  |        0|  250|  20675|  66825|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                                            |                                                                      |        0|  250|  20675|  66825|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln384_fu_1006_p2                       |         +|   0|  0|  39|          32|           1|
    |add_ln391_fu_1024_p2                       |         +|   0|  0|  39|          32|           1|
    |i_iw_2_fu_974_p2                           |         +|   0|  0|  15|           8|           1|
    |and_ln360_fu_1000_p2                       |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp455  |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage1_iter1          |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1161                          |       and|   0|  0|   2|           1|           1|
    |ap_condition_695                           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op447_call_state3             |       and|   0|  0|   2|           1|           1|
    |icmp_ln26_fu_968_p2                        |      icmp|   0|  0|  15|           8|           5|
    |icmp_ln360_1_fu_994_p2                     |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln360_fu_984_p2                       |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln384_fu_1012_p2                      |      icmp|   0|  0|  39|          32|           8|
    |ap_block_pp0_stage1_01001                  |        or|   0|  0|   2|           1|           1|
    |select_ln391_fu_1030_p3                    |    select|   0|  0|  32|           1|           4|
    |ap_enable_pp0                              |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                      |          |   0|  0| 277|         187|          39|
    +-------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  59|         11|    1|         11|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_storemerge_reg_545  |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_iw_1                  |   9|          2|    8|         16|
    |i_iw_fu_528                              |   9|          2|    8|         16|
    |layer3_out_blk_n                         |   9|          2|    1|          2|
    |layer4_out_blk_n                         |   9|          2|    1|          2|
    |pX_1                                     |   9|          2|   32|         64|
    |real_start                               |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 158|         33|   88|        185|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                             Name                                             | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln360_reg_3235                                                                            |   1|   0|    1|          0|
    |and_ln360_reg_3235_pp0_iter1_reg                                                              |   1|   0|    1|          0|
    |ap_CS_fsm                                                                                     |  10|   0|   10|          0|
    |ap_done_reg                                                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_storemerge_reg_545                                                       |  32|   0|   32|          0|
    |grp_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s_fu_556_ap_start_reg  |   1|   0|    1|          0|
    |i_iw_fu_528                                                                                   |   8|   0|    8|          0|
    |icmp_ln26_reg_3231                                                                            |   1|   0|    1|          0|
    |pX_1                                                                                          |  32|   0|   32|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9             |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_1           |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_10          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_11          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_12          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_13          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_14          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_15          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_16          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_17          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_18          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_189         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_19          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_190         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_191         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_192         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_193         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_194         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_195         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_196         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_197         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_198         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_199         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_2           |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_20          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_200         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_201         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_202         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_203         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_204         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_205         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_206         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_207         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_208         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_209         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_21          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_210         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_211         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_212         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_213         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_214         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_215         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_216         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_217         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_218         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_219         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_22          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_220         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_221         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_222         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_223         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_224         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_225         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_226         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_227         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_228         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_229         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_23          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_230         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_231         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_232         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_233         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_234         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_235         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_236         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_237         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_238         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_239         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_24          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_240         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_241         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_242         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_243         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_244         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_245         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_246         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_247         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_248         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_249         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_25          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_250         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_251         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_252         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_253         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_254         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_255         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_256         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_257         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_258         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_259         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_26          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_260         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_261         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_262         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_263         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_264         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_265         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_266         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_267         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_268         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_269         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_27          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_270         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_271         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_272         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_273         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_274         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_275         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_276         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_277         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_278         |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_28          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_29          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_3           |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_30          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_31          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_32          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_33          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_34          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_35          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_36          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_37          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_38          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_39          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_4           |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_40          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_41          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_42          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_43          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_44          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_45          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_46          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_47          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_48          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_49          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_5           |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_50          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_51          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_52          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_53          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_54          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_55          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_56          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_57          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_58          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_59          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_6           |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_60          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_61          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_62          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_63          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_64          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_65          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_66          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_67          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_68          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_69          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_7           |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_70          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_71          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_72          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_73          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_74          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_75          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_76          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_77          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_78          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_79          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_8           |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_80          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_81          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_82          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_83          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_84          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_85          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_86          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_87          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_88          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_89          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_9           |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_90          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_91          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_92          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_93          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_94          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_95          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_96          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_97          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_98          |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_99          |  16|   0|   16|          0|
    |res_out_10_reg_3253                                                                           |  12|   0|   12|          0|
    |res_out_11_reg_3258                                                                           |  12|   0|   12|          0|
    |res_out_12_reg_3263                                                                           |  12|   0|   12|          0|
    |res_out_13_reg_3268                                                                           |  12|   0|   12|          0|
    |res_out_14_reg_3273                                                                           |  12|   0|   12|          0|
    |res_out_15_reg_3278                                                                           |  12|   0|   12|          0|
    |res_out_16_reg_3283                                                                           |  12|   0|   12|          0|
    |res_out_17_reg_3288                                                                           |  12|   0|   12|          0|
    |res_out_18_reg_3293                                                                           |  12|   0|   12|          0|
    |res_out_reg_3248                                                                              |  12|   0|   12|          0|
    |sX_1                                                                                          |  32|   0|   32|          0|
    |start_once_reg                                                                                |   1|   0|    1|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data                  |  16|   0|   16|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1                |  16|   0|   16|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2                |  16|   0|   16|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3                |  16|   0|   16|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4                |  16|   0|   16|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5                |  16|   0|   16|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6                |  16|   0|   16|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_7                |  16|   0|   16|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_8                |  16|   0|   16|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_9                |  16|   0|   16|          0|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                         |3442|   0| 3442|          0|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<12,2,5,3,0>,10u>,config4>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<12,2,5,3,0>,10u>,config4>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<12,2,5,3,0>,10u>,config4>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<12,2,5,3,0>,10u>,config4>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<12,2,5,3,0>,10u>,config4>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<12,2,5,3,0>,10u>,config4>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<12,2,5,3,0>,10u>,config4>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<12,2,5,3,0>,10u>,config4>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<12,2,5,3,0>,10u>,config4>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<12,2,5,3,0>,10u>,config4>|  return value|
|layer3_out_dout            |   in|  320|     ap_fifo|                                                               layer3_out|       pointer|
|layer3_out_num_data_valid  |   in|    9|     ap_fifo|                                                               layer3_out|       pointer|
|layer3_out_fifo_cap        |   in|    9|     ap_fifo|                                                               layer3_out|       pointer|
|layer3_out_empty_n         |   in|    1|     ap_fifo|                                                               layer3_out|       pointer|
|layer3_out_read            |  out|    1|     ap_fifo|                                                               layer3_out|       pointer|
|layer4_out_din             |  out|  120|     ap_fifo|                                                               layer4_out|       pointer|
|layer4_out_num_data_valid  |   in|    9|     ap_fifo|                                                               layer4_out|       pointer|
|layer4_out_fifo_cap        |   in|    9|     ap_fifo|                                                               layer4_out|       pointer|
|layer4_out_full_n          |   in|    1|     ap_fifo|                                                               layer4_out|       pointer|
|layer4_out_write           |  out|    1|     ap_fifo|                                                               layer4_out|       pointer|
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

