;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, @-20
	ADD 120, 0
	CMP @0, @-2
	CMP 20, 110
	CMP @-127, 100
	SUB @121, 103
	SUB <-100, -100
	SUB #-600, <0
	SUB @-127, 100
	SUB #-600, <0
	SUB #-72, @-200
	SUB @-121, 100
	SLT 210, 30
	SUB 20, 110
	SLT 120, 0
	SPL 0, #2
	SLT 210, 30
	SLT 210, 30
	JMZ 120, 110
	JMZ 120, 110
	SUB 20, 110
	SUB -100, -371
	JMZ 120, 110
	SUB -1, <-320
	SUB 0, <-1
	SUB 0, <-1
	CMP @121, 103
	CMP @121, 103
	CMP @121, 103
	SUB @-127, 100
	ADD 210, 30
	SPL @300, 90
	SUB 20, 110
	MOV -11, -90
	CMP @-127, 100
	ADD 210, 30
	SUB 201, 120
	SUB 20, 110
	DJN -1, @-20
	DJN -1, @-20
	SUB #-72, @-200
	ADD -110, -600
	SLT #10, 200
	CMP -207, <-120
	SPL 0, <702
	CMP -207, <-120
