// Seed: 231090696
module module_0 (
    output supply0 id_0,
    output supply0 id_1,
    input wor id_2,
    input wire id_3,
    input uwire id_4,
    output uwire id_5,
    input tri id_6,
    input tri id_7,
    input supply1 id_8,
    input wire id_9,
    output supply1 id_10,
    input wor id_11,
    output tri0 id_12,
    output uwire id_13,
    output wand id_14,
    input tri1 id_15,
    output supply0 id_16,
    input tri0 id_17,
    input supply1 id_18,
    input tri0 id_19,
    input tri1 id_20
);
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    input wire id_2,
    input wor id_3
);
  wire id_5;
  module_0(
      id_0,
      id_0,
      id_2,
      id_3,
      id_3,
      id_0,
      id_2,
      id_1,
      id_3,
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_3,
      id_2,
      id_1,
      id_1
  );
endmodule
