
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: F130-06

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202309synp1, Build 146R, Built Jan  4 2024 08:15:03, @

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
14       C:\Users\lu121lin\Documents\Libro\DigitaleSysteme\VorlesungsSkripte\Aufgabe_2\sync_buffer.vhd (2025-01-14 12:56:57, 2025-01-14 12:59:47)

*******************************************************************
Modules that may have changed as a result of file changes: 1
MID:  lib.cell.view
6        work.sync_buffer.behavior may have changed because the following files changed:
                        C:\Users\lu121lin\Documents\Libro\DigitaleSysteme\VorlesungsSkripte\Aufgabe_2\sync_buffer.vhd (2025-01-14 12:56:57, 2025-01-14 12:59:47) <-- (architecture and entity definition)

*******************************************************************
Unmodified files: 15
FID:  path (timestamp)
0        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vhd2008\arith.vhd (2024-01-04 17:04:42)
1        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vhd2008\location.map (2024-01-04 17:04:42)
2        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vhd2008\numeric.vhd (2024-01-04 17:28:28)
3        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vhd2008\std.vhd (2024-01-04 17:04:42)
4        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vhd2008\std1164.vhd (2024-01-04 17:04:42)
5        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vhd2008\std_textio.vhd (2024-01-04 17:04:42)
6        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vhd2008\unsigned.vhd (2024-01-04 17:04:42)
7        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vhd\hyperents.vhd (2024-01-04 17:04:42)
8        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vhd\snps_haps_pkg.vhd (2024-01-04 17:04:42)
9        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vhd\umr_capim.vhd (2024-01-04 17:04:42)
10       C:\Users\lu121lin\Documents\Libro\DigitaleSysteme\VorlesungsSkripte\Aufgabe_1\hex4x7seg.vhd (2025-01-14 12:26:07)
11       C:\Users\lu121lin\Documents\Libro\DigitaleSysteme\VorlesungsSkripte\Aufgabe_2\aufgabe2.vhd (2025-01-14 11:43:05)
12       C:\Users\lu121lin\Documents\Libro\DigitaleSysteme\VorlesungsSkripte\Aufgabe_2\lib\lfsr_lib.vhd (2025-01-14 12:07:37)
13       C:\Users\lu121lin\Documents\Libro\DigitaleSysteme\VorlesungsSkripte\Aufgabe_2\std_counter.vhd (2025-01-14 12:40:36)
15       C:\Users\lu121lin\Documents\Libro\DigitaleSysteme\VorlesungsSkripte\Aufgabe_2\sync_module.vhd (2025-01-14 12:40:00)

*******************************************************************
Unchanged modules: 8
MID:  lib.cell.view
0        work.aufgabe2.structure
1        work.aufgabe2.vhdl
2        work.hex4x7seg.struktur
3        work.hex4x7seg.vhdl
4        work.std_counter.behavior
5        work.std_counter.vhdl
8        work.sync_module.behavior
9        work.sync_module.vhdl
