#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001172109cd80 .scope module, "Testbench" "Testbench" 2 3;
 .timescale -9 -10;
v00000117211568b0_0 .var "A", 15 0;
v00000117211563b0_0 .var "B", 15 0;
v00000117211561d0_0 .var "Cin", 0 0;
v0000011721155b90_0 .net "Cout", 0 0, v000001172113be30_0;  1 drivers
v0000011721155410_0 .net "Sum", 15 0, L_00000117211ab570;  1 drivers
S_000001172109cf10 .scope module, "uut" "Fast_Low_Power_Carry_Select_Adder" 2 11, 3 5 0, S_000001172109cd80;
 .timescale -9 -10;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 16 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
P_00000117210db070 .param/l "LEN" 0 3 5, +C4<00000000000000000000000000010000>;
v0000011721151020_0 .net "A", 15 0, v00000117211568b0_0;  1 drivers
v0000011721150120_0 .net "B", 15 0, v00000117211563b0_0;  1 drivers
v00000117211504e0_0 .net "BU1_carry_out", 0 0, L_00000117211a4c10;  1 drivers
v0000011721154a10_0 .net "BU1_output", 3 0, L_00000117211570d0;  1 drivers
v0000011721156770_0 .net "BU2_carry_out", 0 0, L_00000117211a4660;  1 drivers
v0000011721154970_0 .net "BU2_output", 3 0, L_00000117211578f0;  1 drivers
v0000011721155c30_0 .net "BU3_carry_out", 0 0, L_00000117211adc50;  1 drivers
v0000011721154c90_0 .net "BU3_output", 3 0, L_00000117211aadf0;  1 drivers
v0000011721155f50_0 .net "C11", 0 0, v000001172113cab0_0;  1 drivers
v0000011721156130_0 .net "C3", 0 0, L_0000011721155ff0;  1 drivers
v0000011721154e70_0 .net "C7", 0 0, v000001172113b9d0_0;  1 drivers
v00000117211554b0_0 .net "Cin", 0 0, v00000117211561d0_0;  1 drivers
v0000011721154fb0_0 .net "Cout", 0 0, v000001172113be30_0;  alias, 1 drivers
L_000001172115c138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000011721156450_0 .net "HA1_output", 0 0, L_000001172115c138;  1 drivers
L_000001172115c180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000011721154ab0_0 .net "HA2_output", 0 0, L_000001172115c180;  1 drivers
L_000001172115c1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000011721155550_0 .net "HA3_output", 0 0, L_000001172115c1c8;  1 drivers
v00000117211550f0_0 .net "RCA2_carry_out", 0 0, L_0000011721156090;  1 drivers
v0000011721156310_0 .net "RCA2_output", 3 0, L_0000011721156810;  1 drivers
v0000011721155cd0_0 .net "RCA3_carry_out", 0 0, L_0000011721157d50;  1 drivers
v0000011721156270_0 .net "RCA3_output", 3 0, L_0000011721157ad0;  1 drivers
v0000011721154b50_0 .net "RCA4_carry_out", 0 0, L_00000117211aa530;  1 drivers
v0000011721154510_0 .net "RCA4_output", 3 0, L_00000117211a9ef0;  1 drivers
v0000011721155d70_0 .net "Sum", 15 0, L_00000117211ab570;  alias, 1 drivers
v0000011721154830_0 .net "bits_0_to_3", 3 0, L_0000011721154150;  1 drivers
v0000011721154330_0 .net "bits_12_to_15", 3 0, v000001172113c010_0;  1 drivers
v00000117211555f0_0 .net "bits_4_to_7", 3 0, v000001172113cd30_0;  1 drivers
v00000117211548d0_0 .net "bits_8_to_11", 3 0, v000001172113b4d0_0;  1 drivers
L_00000117211541f0 .part v00000117211568b0_0, 0, 4;
L_0000011721154f10 .part v00000117211563b0_0, 0, 4;
L_00000117211546f0 .part v00000117211568b0_0, 4, 4;
L_0000011721155910 .part v00000117211563b0_0, 4, 4;
L_0000011721157f30 .part v00000117211568b0_0, 8, 4;
L_00000117211569f0 .part v00000117211563b0_0, 8, 4;
L_00000117211a96d0 .part v00000117211568b0_0, 12, 4;
L_00000117211a9270 .part v00000117211563b0_0, 12, 4;
L_00000117211ab570 .concat [ 4 4 4 4], L_0000011721154150, v000001172113cd30_0, v000001172113b4d0_0, v000001172113c010_0;
S_000001172103e9e0 .scope module, "BU1" "Basic_Unit" 3 28, 4 1 0, S_000001172109cf10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /OUTPUT 4 "B";
    .port_info 2 /OUTPUT 1 "C0";
L_000001172115ac50 .functor AND 1, L_0000011721154790, L_0000011721157210, C4<1>, C4<1>;
L_000001172115ae10 .functor AND 1, L_0000011721157c10, L_0000011721157850, C4<1>, C4<1>;
L_000001172115ab00 .functor AND 1, L_000001172115ac50, L_0000011721156e50, C4<1>, C4<1>;
L_000001172115afd0 .functor NOT 1, L_0000011721157670, C4<0>, C4<0>, C4<0>;
L_000001172115b040 .functor XOR 1, L_0000011721156950, L_0000011721156ef0, C4<0>, C4<0>;
L_000001172115abe0 .functor XOR 1, L_000001172115ac50, L_0000011721157df0, C4<0>, C4<0>;
L_000001172115ad30 .functor XOR 1, L_000001172115ab00, L_00000117211572b0, C4<0>, C4<0>;
L_00000117211a4c10 .functor AND 1, L_000001172115ac50, L_000001172115ae10, C4<1>, C4<1>;
v00000117210e2af0_0 .net "A", 3 0, L_0000011721156810;  alias, 1 drivers
v00000117210e34f0_0 .net "B", 3 0, L_00000117211570d0;  alias, 1 drivers
v00000117210e3590_0 .net "C0", 0 0, L_00000117211a4c10;  alias, 1 drivers
v00000117210e2690_0 .net *"_ivl_1", 0 0, L_0000011721154790;  1 drivers
v00000117210e2730_0 .net *"_ivl_10", 0 0, L_000001172115afd0;  1 drivers
v00000117210e22d0_0 .net *"_ivl_13", 0 0, L_0000011721157670;  1 drivers
v00000117210e3770_0 .net *"_ivl_14", 0 0, L_000001172115b040;  1 drivers
v00000117210e1c90_0 .net *"_ivl_17", 0 0, L_0000011721156950;  1 drivers
v00000117210e3130_0 .net *"_ivl_19", 0 0, L_0000011721156ef0;  1 drivers
v00000117210e2ff0_0 .net *"_ivl_20", 0 0, L_000001172115abe0;  1 drivers
v00000117210e2d70_0 .net *"_ivl_23", 0 0, L_0000011721157df0;  1 drivers
v00000117210e27d0_0 .net *"_ivl_24", 0 0, L_000001172115ad30;  1 drivers
v00000117210e31d0_0 .net *"_ivl_28", 0 0, L_00000117211572b0;  1 drivers
v00000117210e33b0_0 .net *"_ivl_3", 0 0, L_0000011721157210;  1 drivers
v00000117210e1fb0_0 .net *"_ivl_5", 0 0, L_0000011721157c10;  1 drivers
v00000117210e3090_0 .net *"_ivl_7", 0 0, L_0000011721157850;  1 drivers
v00000117210e38b0_0 .net *"_ivl_9", 0 0, L_0000011721156e50;  1 drivers
v00000117210e1bf0_0 .net "c1", 0 0, L_000001172115ac50;  1 drivers
v00000117210e2370_0 .net "c2", 0 0, L_000001172115ae10;  1 drivers
v00000117210e3810_0 .net "c3", 0 0, L_000001172115ab00;  1 drivers
L_0000011721154790 .part L_0000011721156810, 0, 1;
L_0000011721157210 .part L_0000011721156810, 1, 1;
L_0000011721157c10 .part L_0000011721156810, 2, 1;
L_0000011721157850 .part L_0000011721156810, 3, 1;
L_0000011721156e50 .part L_0000011721156810, 2, 1;
L_0000011721157670 .part L_0000011721156810, 0, 1;
L_0000011721156950 .part L_0000011721156810, 0, 1;
L_0000011721156ef0 .part L_0000011721156810, 1, 1;
L_0000011721157df0 .part L_0000011721156810, 2, 1;
L_00000117211570d0 .concat8 [ 1 1 1 1], L_000001172115afd0, L_000001172115b040, L_000001172115abe0, L_000001172115ad30;
L_00000117211572b0 .part L_0000011721156810, 3, 1;
S_000001172103eb70 .scope module, "BU2" "Basic_Unit" 3 40, 4 1 0, S_000001172109cf10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /OUTPUT 4 "B";
    .port_info 2 /OUTPUT 1 "C0";
L_00000117211a4970 .functor AND 1, L_0000011721157fd0, L_00000117211573f0, C4<1>, C4<1>;
L_00000117211a4ac0 .functor AND 1, L_0000011721157350, L_0000011721157530, C4<1>, C4<1>;
L_00000117211a4350 .functor AND 1, L_00000117211a4970, L_00000117211577b0, C4<1>, C4<1>;
L_00000117211a42e0 .functor NOT 1, L_0000011721156b30, C4<0>, C4<0>, C4<0>;
L_00000117211a43c0 .functor XOR 1, L_00000117211575d0, L_0000011721156bd0, C4<0>, C4<0>;
L_00000117211a4d60 .functor XOR 1, L_00000117211a4970, L_0000011721156c70, C4<0>, C4<0>;
L_00000117211a4dd0 .functor XOR 1, L_00000117211a4350, L_00000117211ab750, C4<0>, C4<0>;
L_00000117211a4660 .functor AND 1, L_00000117211a4970, L_00000117211a4ac0, C4<1>, C4<1>;
v00000117210e1e70_0 .net "A", 3 0, L_0000011721157ad0;  alias, 1 drivers
v00000117210e2a50_0 .net "B", 3 0, L_00000117211578f0;  alias, 1 drivers
v00000117210e2e10_0 .net "C0", 0 0, L_00000117211a4660;  alias, 1 drivers
v00000117210e2b90_0 .net *"_ivl_1", 0 0, L_0000011721157fd0;  1 drivers
v00000117210e2870_0 .net *"_ivl_10", 0 0, L_00000117211a42e0;  1 drivers
v00000117210e2410_0 .net *"_ivl_13", 0 0, L_0000011721156b30;  1 drivers
v00000117210e3270_0 .net *"_ivl_14", 0 0, L_00000117211a43c0;  1 drivers
v00000117210e1dd0_0 .net *"_ivl_17", 0 0, L_00000117211575d0;  1 drivers
v00000117210e24b0_0 .net *"_ivl_19", 0 0, L_0000011721156bd0;  1 drivers
v00000117210e3450_0 .net *"_ivl_20", 0 0, L_00000117211a4d60;  1 drivers
v00000117210e3950_0 .net *"_ivl_23", 0 0, L_0000011721156c70;  1 drivers
v00000117210e2550_0 .net *"_ivl_24", 0 0, L_00000117211a4dd0;  1 drivers
v00000117210e2050_0 .net *"_ivl_28", 0 0, L_00000117211ab750;  1 drivers
v00000117210e1d30_0 .net *"_ivl_3", 0 0, L_00000117211573f0;  1 drivers
v00000117210e2910_0 .net *"_ivl_5", 0 0, L_0000011721157350;  1 drivers
v00000117210e20f0_0 .net *"_ivl_7", 0 0, L_0000011721157530;  1 drivers
v00000117210e29b0_0 .net *"_ivl_9", 0 0, L_00000117211577b0;  1 drivers
v00000117210e2c30_0 .net "c1", 0 0, L_00000117211a4970;  1 drivers
v00000117210e2cd0_0 .net "c2", 0 0, L_00000117211a4ac0;  1 drivers
v00000117210cf5e0_0 .net "c3", 0 0, L_00000117211a4350;  1 drivers
L_0000011721157fd0 .part L_0000011721157ad0, 0, 1;
L_00000117211573f0 .part L_0000011721157ad0, 1, 1;
L_0000011721157350 .part L_0000011721157ad0, 2, 1;
L_0000011721157530 .part L_0000011721157ad0, 3, 1;
L_00000117211577b0 .part L_0000011721157ad0, 2, 1;
L_0000011721156b30 .part L_0000011721157ad0, 0, 1;
L_00000117211575d0 .part L_0000011721157ad0, 0, 1;
L_0000011721156bd0 .part L_0000011721157ad0, 1, 1;
L_0000011721156c70 .part L_0000011721157ad0, 2, 1;
L_00000117211578f0 .concat8 [ 1 1 1 1], L_00000117211a42e0, L_00000117211a43c0, L_00000117211a4d60, L_00000117211a4dd0;
L_00000117211ab750 .part L_0000011721157ad0, 3, 1;
S_000001172103da10 .scope module, "BU3" "Basic_Unit" 3 51, 4 1 0, S_000001172109cf10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /OUTPUT 4 "B";
    .port_info 2 /OUTPUT 1 "C0";
L_00000117211add30 .functor AND 1, L_00000117211a9770, L_00000117211a99f0, C4<1>, C4<1>;
L_00000117211adbe0 .functor AND 1, L_00000117211ab4d0, L_00000117211aafd0, C4<1>, C4<1>;
L_00000117211adfd0 .functor AND 1, L_00000117211add30, L_00000117211aa7b0, C4<1>, C4<1>;
L_00000117211ad860 .functor NOT 1, L_00000117211aae90, C4<0>, C4<0>, C4<0>;
L_00000117211ad400 .functor XOR 1, L_00000117211aa350, L_00000117211aaf30, C4<0>, C4<0>;
L_00000117211adb00 .functor XOR 1, L_00000117211add30, L_00000117211aa3f0, C4<0>, C4<0>;
L_00000117211ada90 .functor XOR 1, L_00000117211adfd0, L_00000117211ab390, C4<0>, C4<0>;
L_00000117211adc50 .functor AND 1, L_00000117211add30, L_00000117211adbe0, C4<1>, C4<1>;
v000001172113b250_0 .net "A", 3 0, L_00000117211a9ef0;  alias, 1 drivers
v000001172113b1b0_0 .net "B", 3 0, L_00000117211aadf0;  alias, 1 drivers
v000001172113b390_0 .net "C0", 0 0, L_00000117211adc50;  alias, 1 drivers
v000001172113c150_0 .net *"_ivl_1", 0 0, L_00000117211a9770;  1 drivers
v000001172113bd90_0 .net *"_ivl_10", 0 0, L_00000117211ad860;  1 drivers
v000001172113c6f0_0 .net *"_ivl_13", 0 0, L_00000117211aae90;  1 drivers
v000001172113bed0_0 .net *"_ivl_14", 0 0, L_00000117211ad400;  1 drivers
v000001172113c830_0 .net *"_ivl_17", 0 0, L_00000117211aa350;  1 drivers
v000001172113c650_0 .net *"_ivl_19", 0 0, L_00000117211aaf30;  1 drivers
v000001172113c790_0 .net *"_ivl_20", 0 0, L_00000117211adb00;  1 drivers
v000001172113b2f0_0 .net *"_ivl_23", 0 0, L_00000117211aa3f0;  1 drivers
v000001172113c330_0 .net *"_ivl_24", 0 0, L_00000117211ada90;  1 drivers
v000001172113c5b0_0 .net *"_ivl_28", 0 0, L_00000117211ab390;  1 drivers
v000001172113c290_0 .net *"_ivl_3", 0 0, L_00000117211a99f0;  1 drivers
v000001172113b930_0 .net *"_ivl_5", 0 0, L_00000117211ab4d0;  1 drivers
v000001172113c3d0_0 .net *"_ivl_7", 0 0, L_00000117211aafd0;  1 drivers
v000001172113bb10_0 .net *"_ivl_9", 0 0, L_00000117211aa7b0;  1 drivers
v000001172113cf10_0 .net "c1", 0 0, L_00000117211add30;  1 drivers
v000001172113b890_0 .net "c2", 0 0, L_00000117211adbe0;  1 drivers
v000001172113b7f0_0 .net "c3", 0 0, L_00000117211adfd0;  1 drivers
L_00000117211a9770 .part L_00000117211a9ef0, 0, 1;
L_00000117211a99f0 .part L_00000117211a9ef0, 1, 1;
L_00000117211ab4d0 .part L_00000117211a9ef0, 2, 1;
L_00000117211aafd0 .part L_00000117211a9ef0, 3, 1;
L_00000117211aa7b0 .part L_00000117211a9ef0, 2, 1;
L_00000117211aae90 .part L_00000117211a9ef0, 0, 1;
L_00000117211aa350 .part L_00000117211a9ef0, 0, 1;
L_00000117211aaf30 .part L_00000117211a9ef0, 1, 1;
L_00000117211aa3f0 .part L_00000117211a9ef0, 2, 1;
L_00000117211aadf0 .concat8 [ 1 1 1 1], L_00000117211ad860, L_00000117211ad400, L_00000117211adb00, L_00000117211ada90;
L_00000117211ab390 .part L_00000117211a9ef0, 3, 1;
S_000001172103dba0 .scope module, "MUX1" "MUX_10to5" 3 29, 5 1 0, S_000001172109cf10;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "data_in_1";
    .port_info 1 /INPUT 4 "data_in_2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /INPUT 1 "carry_in_1";
    .port_info 4 /INPUT 1 "carry_in_2";
    .port_info 5 /OUTPUT 4 "data_out";
    .port_info 6 /OUTPUT 1 "carry_out";
v000001172113c1f0_0 .net "carry_in_1", 0 0, L_0000011721156090;  alias, 1 drivers
v000001172113b750_0 .net "carry_in_2", 0 0, L_00000117211a4c10;  alias, 1 drivers
v000001172113b9d0_0 .var "carry_out", 0 0;
v000001172113ca10_0 .net "data_in_1", 3 0, L_0000011721156810;  alias, 1 drivers
v000001172113ba70_0 .net "data_in_2", 3 0, L_00000117211570d0;  alias, 1 drivers
v000001172113cd30_0 .var "data_out", 3 0;
v000001172113b430_0 .net "select", 0 0, L_0000011721155ff0;  alias, 1 drivers
E_00000117210db130/0 .event anyedge, v000001172113b430_0, v00000117210e2af0_0, v000001172113c1f0_0, v00000117210e34f0_0;
E_00000117210db130/1 .event anyedge, v00000117210e3590_0;
E_00000117210db130 .event/or E_00000117210db130/0, E_00000117210db130/1;
S_000001172108f800 .scope module, "MUX2" "MUX_10to5" 3 41, 5 1 0, S_000001172109cf10;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "data_in_1";
    .port_info 1 /INPUT 4 "data_in_2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /INPUT 1 "carry_in_1";
    .port_info 4 /INPUT 1 "carry_in_2";
    .port_info 5 /OUTPUT 4 "data_out";
    .port_info 6 /OUTPUT 1 "carry_out";
v000001172113bbb0_0 .net "carry_in_1", 0 0, L_0000011721157d50;  alias, 1 drivers
v000001172113bc50_0 .net "carry_in_2", 0 0, L_00000117211a4660;  alias, 1 drivers
v000001172113cab0_0 .var "carry_out", 0 0;
v000001172113bcf0_0 .net "data_in_1", 3 0, L_0000011721157ad0;  alias, 1 drivers
v000001172113b6b0_0 .net "data_in_2", 3 0, L_00000117211578f0;  alias, 1 drivers
v000001172113b4d0_0 .var "data_out", 3 0;
v000001172113b570_0 .net "select", 0 0, v000001172113b9d0_0;  alias, 1 drivers
E_00000117210db1f0/0 .event anyedge, v000001172113b9d0_0, v00000117210e1e70_0, v000001172113bbb0_0, v00000117210e2a50_0;
E_00000117210db1f0/1 .event anyedge, v00000117210e2e10_0;
E_00000117210db1f0 .event/or E_00000117210db1f0/0, E_00000117210db1f0/1;
S_000001172108f990 .scope module, "MUX3" "MUX_10to5" 3 52, 5 1 0, S_000001172109cf10;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "data_in_1";
    .port_info 1 /INPUT 4 "data_in_2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /INPUT 1 "carry_in_1";
    .port_info 4 /INPUT 1 "carry_in_2";
    .port_info 5 /OUTPUT 4 "data_out";
    .port_info 6 /OUTPUT 1 "carry_out";
v000001172113b610_0 .net "carry_in_1", 0 0, L_00000117211aa530;  alias, 1 drivers
v000001172113c470_0 .net "carry_in_2", 0 0, L_00000117211adc50;  alias, 1 drivers
v000001172113be30_0 .var "carry_out", 0 0;
v000001172113c970_0 .net "data_in_1", 3 0, L_00000117211a9ef0;  alias, 1 drivers
v000001172113bf70_0 .net "data_in_2", 3 0, L_00000117211aadf0;  alias, 1 drivers
v000001172113c010_0 .var "data_out", 3 0;
v000001172113c0b0_0 .net "select", 0 0, v000001172113cab0_0;  alias, 1 drivers
E_00000117210da6f0/0 .event anyedge, v000001172113cab0_0, v000001172113b250_0, v000001172113b610_0, v000001172113b1b0_0;
E_00000117210da6f0/1 .event anyedge, v000001172113b390_0;
E_00000117210da6f0 .event/or E_00000117210da6f0/0, E_00000117210da6f0/1;
S_0000011721036860 .scope module, "RCA1" "Ripple_Adder" 3 17, 6 3 0, S_000001172109cf10;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
P_00000117210db3b0 .param/l "LEN" 0 6 3, +C4<00000000000000000000000000000100>;
L_000001172115a4e0 .functor BUFZ 1, v00000117211561d0_0, C4<0>, C4<0>, C4<0>;
v000001172114b310_0 .net "A", 3 0, L_00000117211541f0;  1 drivers
v000001172114b810_0 .net "B", 3 0, L_0000011721154f10;  1 drivers
v000001172114af50_0 .net "Carry", 4 0, L_0000011721154dd0;  1 drivers
v000001172114b090_0 .net "Carry_in", 0 0, v00000117211561d0_0;  alias, 1 drivers
v000001172114be50_0 .net "Carry_out", 0 0, L_0000011721155ff0;  alias, 1 drivers
v000001172114a870_0 .net "Sum", 3 0, L_0000011721154150;  alias, 1 drivers
v000001172114a730_0 .net *"_ivl_33", 0 0, L_000001172115a4e0;  1 drivers
L_0000011721155690 .part L_00000117211541f0, 0, 1;
L_00000117211564f0 .part L_0000011721154f10, 0, 1;
L_0000011721155370 .part L_0000011721154dd0, 0, 1;
L_00000117211543d0 .part L_00000117211541f0, 1, 1;
L_00000117211559b0 .part L_0000011721154f10, 1, 1;
L_0000011721154bf0 .part L_0000011721154dd0, 1, 1;
L_0000011721155050 .part L_00000117211541f0, 2, 1;
L_0000011721154650 .part L_0000011721154f10, 2, 1;
L_0000011721154d30 .part L_0000011721154dd0, 2, 1;
L_0000011721155e10 .part L_00000117211541f0, 3, 1;
L_0000011721156590 .part L_0000011721154f10, 3, 1;
L_0000011721155af0 .part L_0000011721154dd0, 3, 1;
L_0000011721154150 .concat8 [ 1 1 1 1], L_00000117210de290, L_00000117210ddc00, L_00000117210ddce0, L_000001172115ada0;
LS_0000011721154dd0_0_0 .concat8 [ 1 1 1 1], L_000001172115a4e0, L_00000117210de5a0, L_00000117210de840, L_000001172115a2b0;
LS_0000011721154dd0_0_4 .concat8 [ 1 0 0 0], L_000001172115a470;
L_0000011721154dd0 .concat8 [ 4 1 0 0], LS_0000011721154dd0_0_0, LS_0000011721154dd0_0_4;
L_0000011721155ff0 .part L_0000011721154dd0, 4, 1;
S_00000117210369f0 .scope generate, "genblk1[0]" "genblk1[0]" 6 17, 6 17 0, S_0000011721036860;
 .timescale -9 -10;
P_00000117210db170 .param/l "i" 0 6 17, +C4<00>;
S_0000011721036b80 .scope module, "uut" "Full_Adder" 6 19, 7 3 0, S_00000117210369f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_00000117210de450 .functor XOR 1, L_0000011721155690, L_00000117211564f0, C4<0>, C4<0>;
L_00000117210de290 .functor XOR 1, L_00000117210de450, L_0000011721155370, C4<0>, C4<0>;
L_00000117210de4c0 .functor AND 1, L_00000117210de450, L_0000011721155370, C4<1>, C4<1>;
L_00000117210de300 .functor AND 1, L_0000011721155690, L_00000117211564f0, C4<1>, C4<1>;
L_00000117210de5a0 .functor OR 1, L_00000117210de4c0, L_00000117210de300, C4<0>, C4<0>;
v000001172113ce70_0 .net "A", 0 0, L_0000011721155690;  1 drivers
v000001172113b110_0 .net "B", 0 0, L_00000117211564f0;  1 drivers
v000001172113c510_0 .net "Carry_in", 0 0, L_0000011721155370;  1 drivers
v000001172113b070_0 .net "Carry_out", 0 0, L_00000117210de5a0;  1 drivers
v000001172113c8d0_0 .net "Sum", 0 0, L_00000117210de290;  1 drivers
v000001172113cb50_0 .net "Wire1", 0 0, L_00000117210de450;  1 drivers
v000001172113cbf0_0 .net "Wire2", 0 0, L_00000117210de4c0;  1 drivers
v000001172113cc90_0 .net "Wire3", 0 0, L_00000117210de300;  1 drivers
S_000001172113d030 .scope generate, "genblk1[1]" "genblk1[1]" 6 17, 6 17 0, S_0000011721036860;
 .timescale -9 -10;
P_00000117210db230 .param/l "i" 0 6 17, +C4<01>;
S_000001172113d1c0 .scope module, "uut" "Full_Adder" 6 19, 7 3 0, S_000001172113d030;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_00000117210de610 .functor XOR 1, L_00000117211543d0, L_00000117211559b0, C4<0>, C4<0>;
L_00000117210ddc00 .functor XOR 1, L_00000117210de610, L_0000011721154bf0, C4<0>, C4<0>;
L_00000117210ddc70 .functor AND 1, L_00000117210de610, L_0000011721154bf0, C4<1>, C4<1>;
L_00000117210de760 .functor AND 1, L_00000117211543d0, L_00000117211559b0, C4<1>, C4<1>;
L_00000117210de840 .functor OR 1, L_00000117210ddc70, L_00000117210de760, C4<0>, C4<0>;
v000001172113cdd0_0 .net "A", 0 0, L_00000117211543d0;  1 drivers
v000001172114bb30_0 .net "B", 0 0, L_00000117211559b0;  1 drivers
v000001172114b3b0_0 .net "Carry_in", 0 0, L_0000011721154bf0;  1 drivers
v000001172114aaf0_0 .net "Carry_out", 0 0, L_00000117210de840;  1 drivers
v000001172114b130_0 .net "Sum", 0 0, L_00000117210ddc00;  1 drivers
v000001172114a190_0 .net "Wire1", 0 0, L_00000117210de610;  1 drivers
v000001172114b450_0 .net "Wire2", 0 0, L_00000117210ddc70;  1 drivers
v000001172114aff0_0 .net "Wire3", 0 0, L_00000117210de760;  1 drivers
S_000001172113e1b0 .scope generate, "genblk1[2]" "genblk1[2]" 6 17, 6 17 0, S_0000011721036860;
 .timescale -9 -10;
P_00000117210db330 .param/l "i" 0 6 17, +C4<010>;
S_000001172113d9e0 .scope module, "uut" "Full_Adder" 6 19, 7 3 0, S_000001172113e1b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_00000117210de8b0 .functor XOR 1, L_0000011721155050, L_0000011721154650, C4<0>, C4<0>;
L_00000117210ddce0 .functor XOR 1, L_00000117210de8b0, L_0000011721154d30, C4<0>, C4<0>;
L_00000117210de920 .functor AND 1, L_00000117210de8b0, L_0000011721154d30, C4<1>, C4<1>;
L_00000117210ddb20 .functor AND 1, L_0000011721155050, L_0000011721154650, C4<1>, C4<1>;
L_000001172115a2b0 .functor OR 1, L_00000117210de920, L_00000117210ddb20, C4<0>, C4<0>;
v000001172114a690_0 .net "A", 0 0, L_0000011721155050;  1 drivers
v000001172114a370_0 .net "B", 0 0, L_0000011721154650;  1 drivers
v000001172114aeb0_0 .net "Carry_in", 0 0, L_0000011721154d30;  1 drivers
v000001172114a7d0_0 .net "Carry_out", 0 0, L_000001172115a2b0;  1 drivers
v000001172114ab90_0 .net "Sum", 0 0, L_00000117210ddce0;  1 drivers
v000001172114b950_0 .net "Wire1", 0 0, L_00000117210de8b0;  1 drivers
v000001172114b1d0_0 .net "Wire2", 0 0, L_00000117210de920;  1 drivers
v000001172114bf90_0 .net "Wire3", 0 0, L_00000117210ddb20;  1 drivers
S_000001172113e020 .scope generate, "genblk1[3]" "genblk1[3]" 6 17, 6 17 0, S_0000011721036860;
 .timescale -9 -10;
P_00000117210da7f0 .param/l "i" 0 6 17, +C4<011>;
S_000001172113d6c0 .scope module, "uut" "Full_Adder" 6 19, 7 3 0, S_000001172113e020;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_000001172115a1d0 .functor XOR 1, L_0000011721155e10, L_0000011721156590, C4<0>, C4<0>;
L_000001172115ada0 .functor XOR 1, L_000001172115a1d0, L_0000011721155af0, C4<0>, C4<0>;
L_000001172115a860 .functor AND 1, L_000001172115a1d0, L_0000011721155af0, C4<1>, C4<1>;
L_000001172115a400 .functor AND 1, L_0000011721155e10, L_0000011721156590, C4<1>, C4<1>;
L_000001172115a470 .functor OR 1, L_000001172115a860, L_000001172115a400, C4<0>, C4<0>;
v000001172114b4f0_0 .net "A", 0 0, L_0000011721155e10;  1 drivers
v000001172114a550_0 .net "B", 0 0, L_0000011721156590;  1 drivers
v000001172114a4b0_0 .net "Carry_in", 0 0, L_0000011721155af0;  1 drivers
v000001172114ac30_0 .net "Carry_out", 0 0, L_000001172115a470;  1 drivers
v000001172114ae10_0 .net "Sum", 0 0, L_000001172115ada0;  1 drivers
v000001172114b770_0 .net "Wire1", 0 0, L_000001172115a1d0;  1 drivers
v000001172114bdb0_0 .net "Wire2", 0 0, L_000001172115a860;  1 drivers
v000001172114a5f0_0 .net "Wire3", 0 0, L_000001172115a400;  1 drivers
S_000001172113db70 .scope module, "RCA2" "Ripple_Adder" 3 24, 6 3 0, S_000001172109cf10;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
P_00000117210da730 .param/l "LEN" 0 6 3, +C4<00000000000000000000000000000100>;
L_000001172115a8d0 .functor BUFZ 1, L_000001172115c138, C4<0>, C4<0>, C4<0>;
v000001172114fbf0_0 .net "A", 3 0, L_00000117211546f0;  1 drivers
v000001172114f010_0 .net "B", 3 0, L_0000011721155910;  1 drivers
v000001172114f970_0 .net "Carry", 4 0, L_0000011721154470;  1 drivers
v000001172114e4d0_0 .net "Carry_in", 0 0, L_000001172115c138;  alias, 1 drivers
v000001172114e110_0 .net "Carry_out", 0 0, L_0000011721156090;  alias, 1 drivers
v000001172114e6b0_0 .net "Sum", 3 0, L_0000011721156810;  alias, 1 drivers
v000001172114fb50_0 .net *"_ivl_33", 0 0, L_000001172115a8d0;  1 drivers
L_0000011721154290 .part L_00000117211546f0, 0, 1;
L_0000011721155870 .part L_0000011721155910, 0, 1;
L_0000011721155190 .part L_0000011721154470, 0, 1;
L_0000011721155230 .part L_00000117211546f0, 1, 1;
L_00000117211545b0 .part L_0000011721155910, 1, 1;
L_00000117211552d0 .part L_0000011721154470, 1, 1;
L_0000011721155a50 .part L_00000117211546f0, 2, 1;
L_0000011721155eb0 .part L_0000011721155910, 2, 1;
L_0000011721155730 .part L_0000011721154470, 2, 1;
L_00000117211557d0 .part L_00000117211546f0, 3, 1;
L_0000011721156630 .part L_0000011721155910, 3, 1;
L_00000117211566d0 .part L_0000011721154470, 3, 1;
L_0000011721156810 .concat8 [ 1 1 1 1], L_000001172115a780, L_000001172115a550, L_000001172115a7f0, L_000001172115a160;
LS_0000011721154470_0_0 .concat8 [ 1 1 1 1], L_000001172115a8d0, L_000001172115aef0, L_000001172115a630, L_000001172115aa20;
LS_0000011721154470_0_4 .concat8 [ 1 0 0 0], L_000001172115acc0;
L_0000011721154470 .concat8 [ 4 1 0 0], LS_0000011721154470_0_0, LS_0000011721154470_0_4;
L_0000011721156090 .part L_0000011721154470, 4, 1;
S_000001172113d850 .scope generate, "genblk1[0]" "genblk1[0]" 6 17, 6 17 0, S_000001172113db70;
 .timescale -9 -10;
P_00000117210dac30 .param/l "i" 0 6 17, +C4<00>;
S_000001172113dd00 .scope module, "uut" "Full_Adder" 6 19, 7 3 0, S_000001172113d850;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_000001172115ab70 .functor XOR 1, L_0000011721154290, L_0000011721155870, C4<0>, C4<0>;
L_000001172115a780 .functor XOR 1, L_000001172115ab70, L_0000011721155190, C4<0>, C4<0>;
L_000001172115ae80 .functor AND 1, L_000001172115ab70, L_0000011721155190, C4<1>, C4<1>;
L_000001172115a240 .functor AND 1, L_0000011721154290, L_0000011721155870, C4<1>, C4<1>;
L_000001172115aef0 .functor OR 1, L_000001172115ae80, L_000001172115a240, C4<0>, C4<0>;
v000001172114a230_0 .net "A", 0 0, L_0000011721154290;  1 drivers
v000001172114b270_0 .net "B", 0 0, L_0000011721155870;  1 drivers
v000001172114bbd0_0 .net "Carry_in", 0 0, L_0000011721155190;  1 drivers
v000001172114ad70_0 .net "Carry_out", 0 0, L_000001172115aef0;  1 drivers
v000001172114a910_0 .net "Sum", 0 0, L_000001172115a780;  1 drivers
v000001172114b590_0 .net "Wire1", 0 0, L_000001172115ab70;  1 drivers
v000001172114a9b0_0 .net "Wire2", 0 0, L_000001172115ae80;  1 drivers
v000001172114aa50_0 .net "Wire3", 0 0, L_000001172115a240;  1 drivers
S_000001172113de90 .scope generate, "genblk1[1]" "genblk1[1]" 6 17, 6 17 0, S_000001172113db70;
 .timescale -9 -10;
P_00000117210db270 .param/l "i" 0 6 17, +C4<01>;
S_000001172113d530 .scope module, "uut" "Full_Adder" 6 19, 7 3 0, S_000001172113de90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_000001172115a940 .functor XOR 1, L_0000011721155230, L_00000117211545b0, C4<0>, C4<0>;
L_000001172115a550 .functor XOR 1, L_000001172115a940, L_00000117211552d0, C4<0>, C4<0>;
L_000001172115a9b0 .functor AND 1, L_000001172115a940, L_00000117211552d0, C4<1>, C4<1>;
L_000001172115a5c0 .functor AND 1, L_0000011721155230, L_00000117211545b0, C4<1>, C4<1>;
L_000001172115a630 .functor OR 1, L_000001172115a9b0, L_000001172115a5c0, C4<0>, C4<0>;
v000001172114b630_0 .net "A", 0 0, L_0000011721155230;  1 drivers
v000001172114b6d0_0 .net "B", 0 0, L_00000117211545b0;  1 drivers
v000001172114a2d0_0 .net "Carry_in", 0 0, L_00000117211552d0;  1 drivers
v000001172114a410_0 .net "Carry_out", 0 0, L_000001172115a630;  1 drivers
v000001172114acd0_0 .net "Sum", 0 0, L_000001172115a550;  1 drivers
v000001172114b8b0_0 .net "Wire1", 0 0, L_000001172115a940;  1 drivers
v000001172114bc70_0 .net "Wire2", 0 0, L_000001172115a9b0;  1 drivers
v000001172114b9f0_0 .net "Wire3", 0 0, L_000001172115a5c0;  1 drivers
S_000001172113d3a0 .scope generate, "genblk1[2]" "genblk1[2]" 6 17, 6 17 0, S_000001172113db70;
 .timescale -9 -10;
P_00000117210db370 .param/l "i" 0 6 17, +C4<010>;
S_000001172114d550 .scope module, "uut" "Full_Adder" 6 19, 7 3 0, S_000001172113d3a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_000001172115a6a0 .functor XOR 1, L_0000011721155a50, L_0000011721155eb0, C4<0>, C4<0>;
L_000001172115a7f0 .functor XOR 1, L_000001172115a6a0, L_0000011721155730, C4<0>, C4<0>;
L_000001172115a320 .functor AND 1, L_000001172115a6a0, L_0000011721155730, C4<1>, C4<1>;
L_000001172115af60 .functor AND 1, L_0000011721155a50, L_0000011721155eb0, C4<1>, C4<1>;
L_000001172115aa20 .functor OR 1, L_000001172115a320, L_000001172115af60, C4<0>, C4<0>;
v000001172114ba90_0 .net "A", 0 0, L_0000011721155a50;  1 drivers
v000001172114bd10_0 .net "B", 0 0, L_0000011721155eb0;  1 drivers
v000001172114bef0_0 .net "Carry_in", 0 0, L_0000011721155730;  1 drivers
v000001172114a0f0_0 .net "Carry_out", 0 0, L_000001172115aa20;  1 drivers
v000001172114e570_0 .net "Sum", 0 0, L_000001172115a7f0;  1 drivers
v000001172114ecf0_0 .net "Wire1", 0 0, L_000001172115a6a0;  1 drivers
v000001172114eed0_0 .net "Wire2", 0 0, L_000001172115a320;  1 drivers
v000001172114ed90_0 .net "Wire3", 0 0, L_000001172115af60;  1 drivers
S_000001172114d6e0 .scope generate, "genblk1[3]" "genblk1[3]" 6 17, 6 17 0, S_000001172113db70;
 .timescale -9 -10;
P_00000117210da770 .param/l "i" 0 6 17, +C4<011>;
S_000001172114cd80 .scope module, "uut" "Full_Adder" 6 19, 7 3 0, S_000001172114d6e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_000001172115a390 .functor XOR 1, L_00000117211557d0, L_0000011721156630, C4<0>, C4<0>;
L_000001172115a160 .functor XOR 1, L_000001172115a390, L_00000117211566d0, C4<0>, C4<0>;
L_000001172115a710 .functor AND 1, L_000001172115a390, L_00000117211566d0, C4<1>, C4<1>;
L_000001172115aa90 .functor AND 1, L_00000117211557d0, L_0000011721156630, C4<1>, C4<1>;
L_000001172115acc0 .functor OR 1, L_000001172115a710, L_000001172115aa90, C4<0>, C4<0>;
v000001172114ef70_0 .net "A", 0 0, L_00000117211557d0;  1 drivers
v000001172114ffb0_0 .net "B", 0 0, L_0000011721156630;  1 drivers
v000001172114f290_0 .net "Carry_in", 0 0, L_00000117211566d0;  1 drivers
v000001172114e7f0_0 .net "Carry_out", 0 0, L_000001172115acc0;  1 drivers
v000001172114e890_0 .net "Sum", 0 0, L_000001172115a160;  1 drivers
v000001172114e390_0 .net "Wire1", 0 0, L_000001172115a390;  1 drivers
v000001172114fab0_0 .net "Wire2", 0 0, L_000001172115a710;  1 drivers
v000001172114e610_0 .net "Wire3", 0 0, L_000001172115aa90;  1 drivers
S_000001172114d870 .scope module, "RCA3" "Ripple_Adder" 3 36, 6 3 0, S_000001172109cf10;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
P_00000117210da930 .param/l "LEN" 0 6 3, +C4<00000000000000000000000000000100>;
L_00000117211a45f0 .functor BUFZ 1, L_000001172115c180, C4<0>, C4<0>, C4<0>;
v0000011721150bc0_0 .net "A", 3 0, L_0000011721157f30;  1 drivers
v0000011721150c60_0 .net "B", 3 0, L_00000117211569f0;  1 drivers
v00000117211517a0_0 .net "Carry", 4 0, L_0000011721157170;  1 drivers
v0000011721150260_0 .net "Carry_in", 0 0, L_000001172115c180;  alias, 1 drivers
v0000011721150940_0 .net "Carry_out", 0 0, L_0000011721157d50;  alias, 1 drivers
v0000011721151ac0_0 .net "Sum", 3 0, L_0000011721157ad0;  alias, 1 drivers
v00000117211509e0_0 .net *"_ivl_33", 0 0, L_00000117211a45f0;  1 drivers
L_0000011721157490 .part L_0000011721157f30, 0, 1;
L_0000011721157b70 .part L_00000117211569f0, 0, 1;
L_0000011721157a30 .part L_0000011721157170, 0, 1;
L_0000011721157e90 .part L_0000011721157f30, 1, 1;
L_0000011721157cb0 .part L_00000117211569f0, 1, 1;
L_0000011721157710 .part L_0000011721157170, 1, 1;
L_0000011721156d10 .part L_0000011721157f30, 2, 1;
L_0000011721157990 .part L_00000117211569f0, 2, 1;
L_0000011721156f90 .part L_0000011721157170, 2, 1;
L_0000011721156db0 .part L_0000011721157f30, 3, 1;
L_0000011721157030 .part L_00000117211569f0, 3, 1;
L_0000011721156a90 .part L_0000011721157170, 3, 1;
L_0000011721157ad0 .concat8 [ 1 1 1 1], L_00000117211a4900, L_00000117211a46d0, L_00000117211a47b0, L_00000117211a4ba0;
LS_0000011721157170_0_0 .concat8 [ 1 1 1 1], L_00000117211a45f0, L_00000117211a4270, L_00000117211a4510, L_00000117211a44a0;
LS_0000011721157170_0_4 .concat8 [ 1 0 0 0], L_00000117211a4a50;
L_0000011721157170 .concat8 [ 4 1 0 0], LS_0000011721157170_0_0, LS_0000011721157170_0_4;
L_0000011721157d50 .part L_0000011721157170, 4, 1;
S_000001172114db90 .scope generate, "genblk1[0]" "genblk1[0]" 6 17, 6 17 0, S_000001172114d870;
 .timescale -9 -10;
P_00000117210da970 .param/l "i" 0 6 17, +C4<00>;
S_000001172114cf10 .scope module, "uut" "Full_Adder" 6 19, 7 3 0, S_000001172114db90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_00000117211a4b30 .functor XOR 1, L_0000011721157490, L_0000011721157b70, C4<0>, C4<0>;
L_00000117211a4900 .functor XOR 1, L_00000117211a4b30, L_0000011721157a30, C4<0>, C4<0>;
L_00000117211a4200 .functor AND 1, L_00000117211a4b30, L_0000011721157a30, C4<1>, C4<1>;
L_00000117211a4eb0 .functor AND 1, L_0000011721157490, L_0000011721157b70, C4<1>, C4<1>;
L_00000117211a4270 .functor OR 1, L_00000117211a4200, L_00000117211a4eb0, C4<0>, C4<0>;
v000001172114e430_0 .net "A", 0 0, L_0000011721157490;  1 drivers
v000001172114f830_0 .net "B", 0 0, L_0000011721157b70;  1 drivers
v000001172114f0b0_0 .net "Carry_in", 0 0, L_0000011721157a30;  1 drivers
v000001172114fa10_0 .net "Carry_out", 0 0, L_00000117211a4270;  1 drivers
v000001172114ee30_0 .net "Sum", 0 0, L_00000117211a4900;  1 drivers
v000001172114e1b0_0 .net "Wire1", 0 0, L_00000117211a4b30;  1 drivers
v000001172114f8d0_0 .net "Wire2", 0 0, L_00000117211a4200;  1 drivers
v000001172114ff10_0 .net "Wire3", 0 0, L_00000117211a4eb0;  1 drivers
S_000001172114d3c0 .scope generate, "genblk1[1]" "genblk1[1]" 6 17, 6 17 0, S_000001172114d870;
 .timescale -9 -10;
P_00000117210da9b0 .param/l "i" 0 6 17, +C4<01>;
S_000001172114da00 .scope module, "uut" "Full_Adder" 6 19, 7 3 0, S_000001172114d3c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_00000117211a4430 .functor XOR 1, L_0000011721157e90, L_0000011721157cb0, C4<0>, C4<0>;
L_00000117211a46d0 .functor XOR 1, L_00000117211a4430, L_0000011721157710, C4<0>, C4<0>;
L_00000117211a4c80 .functor AND 1, L_00000117211a4430, L_0000011721157710, C4<1>, C4<1>;
L_00000117211a4cf0 .functor AND 1, L_0000011721157e90, L_0000011721157cb0, C4<1>, C4<1>;
L_00000117211a4510 .functor OR 1, L_00000117211a4c80, L_00000117211a4cf0, C4<0>, C4<0>;
v000001172114f510_0 .net "A", 0 0, L_0000011721157e90;  1 drivers
v000001172114fc90_0 .net "B", 0 0, L_0000011721157cb0;  1 drivers
v000001172114e250_0 .net "Carry_in", 0 0, L_0000011721157710;  1 drivers
v000001172114e930_0 .net "Carry_out", 0 0, L_00000117211a4510;  1 drivers
v000001172114e9d0_0 .net "Sum", 0 0, L_00000117211a46d0;  1 drivers
v000001172114f150_0 .net "Wire1", 0 0, L_00000117211a4430;  1 drivers
v000001172114e750_0 .net "Wire2", 0 0, L_00000117211a4c80;  1 drivers
v000001172114e2f0_0 .net "Wire3", 0 0, L_00000117211a4cf0;  1 drivers
S_000001172114c420 .scope generate, "genblk1[2]" "genblk1[2]" 6 17, 6 17 0, S_000001172114d870;
 .timescale -9 -10;
P_00000117210dac70 .param/l "i" 0 6 17, +C4<010>;
S_000001172114d0a0 .scope module, "uut" "Full_Adder" 6 19, 7 3 0, S_000001172114c420;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_00000117211a4740 .functor XOR 1, L_0000011721156d10, L_0000011721157990, C4<0>, C4<0>;
L_00000117211a47b0 .functor XOR 1, L_00000117211a4740, L_0000011721156f90, C4<0>, C4<0>;
L_00000117211a4f90 .functor AND 1, L_00000117211a4740, L_0000011721156f90, C4<1>, C4<1>;
L_00000117211a49e0 .functor AND 1, L_0000011721156d10, L_0000011721157990, C4<1>, C4<1>;
L_00000117211a44a0 .functor OR 1, L_00000117211a4f90, L_00000117211a49e0, C4<0>, C4<0>;
v000001172114f790_0 .net "A", 0 0, L_0000011721156d10;  1 drivers
v000001172114ea70_0 .net "B", 0 0, L_0000011721157990;  1 drivers
v000001172114eb10_0 .net "Carry_in", 0 0, L_0000011721156f90;  1 drivers
v000001172114f1f0_0 .net "Carry_out", 0 0, L_00000117211a44a0;  1 drivers
v000001172114fd30_0 .net "Sum", 0 0, L_00000117211a47b0;  1 drivers
v000001172114ebb0_0 .net "Wire1", 0 0, L_00000117211a4740;  1 drivers
v000001172114f330_0 .net "Wire2", 0 0, L_00000117211a4f90;  1 drivers
v000001172114ec50_0 .net "Wire3", 0 0, L_00000117211a49e0;  1 drivers
S_000001172114dd20 .scope generate, "genblk1[3]" "genblk1[3]" 6 17, 6 17 0, S_000001172114d870;
 .timescale -9 -10;
P_00000117210dad30 .param/l "i" 0 6 17, +C4<011>;
S_000001172114deb0 .scope module, "uut" "Full_Adder" 6 19, 7 3 0, S_000001172114dd20;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_00000117211a4f20 .functor XOR 1, L_0000011721156db0, L_0000011721157030, C4<0>, C4<0>;
L_00000117211a4ba0 .functor XOR 1, L_00000117211a4f20, L_0000011721156a90, C4<0>, C4<0>;
L_00000117211a4580 .functor AND 1, L_00000117211a4f20, L_0000011721156a90, C4<1>, C4<1>;
L_00000117211a4190 .functor AND 1, L_0000011721156db0, L_0000011721157030, C4<1>, C4<1>;
L_00000117211a4a50 .functor OR 1, L_00000117211a4580, L_00000117211a4190, C4<0>, C4<0>;
v000001172114f3d0_0 .net "A", 0 0, L_0000011721156db0;  1 drivers
v000001172114f470_0 .net "B", 0 0, L_0000011721157030;  1 drivers
v000001172114f5b0_0 .net "Carry_in", 0 0, L_0000011721156a90;  1 drivers
v000001172114f650_0 .net "Carry_out", 0 0, L_00000117211a4a50;  1 drivers
v000001172114fdd0_0 .net "Sum", 0 0, L_00000117211a4ba0;  1 drivers
v000001172114f6f0_0 .net "Wire1", 0 0, L_00000117211a4f20;  1 drivers
v000001172114fe70_0 .net "Wire2", 0 0, L_00000117211a4580;  1 drivers
v0000011721151160_0 .net "Wire3", 0 0, L_00000117211a4190;  1 drivers
S_000001172114cbf0 .scope module, "RCA4" "Ripple_Adder" 3 48, 6 3 0, S_000001172109cf10;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
P_00000117210dacf0 .param/l "LEN" 0 6 3, +C4<00000000000000000000000000000100>;
L_00000117211adf60 .functor BUFZ 1, L_000001172115c1c8, C4<0>, C4<0>, C4<0>;
v0000011721151340_0 .net "A", 3 0, L_00000117211a96d0;  1 drivers
v0000011721150440_0 .net "B", 3 0, L_00000117211a9270;  1 drivers
v0000011721151700_0 .net "Carry", 4 0, L_00000117211aa710;  1 drivers
v0000011721150ee0_0 .net "Carry_in", 0 0, L_000001172115c1c8;  alias, 1 drivers
v0000011721151de0_0 .net "Carry_out", 0 0, L_00000117211aa530;  alias, 1 drivers
v0000011721151e80_0 .net "Sum", 3 0, L_00000117211a9ef0;  alias, 1 drivers
v0000011721150f80_0 .net *"_ivl_33", 0 0, L_00000117211adf60;  1 drivers
L_00000117211aaa30 .part L_00000117211a96d0, 0, 1;
L_00000117211aa850 .part L_00000117211a9270, 0, 1;
L_00000117211a9310 .part L_00000117211aa710, 0, 1;
L_00000117211aa670 .part L_00000117211a96d0, 1, 1;
L_00000117211a93b0 .part L_00000117211a9270, 1, 1;
L_00000117211aa8f0 .part L_00000117211aa710, 1, 1;
L_00000117211aa490 .part L_00000117211a96d0, 2, 1;
L_00000117211aa990 .part L_00000117211a9270, 2, 1;
L_00000117211aacb0 .part L_00000117211aa710, 2, 1;
L_00000117211a9b30 .part L_00000117211a96d0, 3, 1;
L_00000117211a9590 .part L_00000117211a9270, 3, 1;
L_00000117211a9630 .part L_00000117211aa710, 3, 1;
L_00000117211a9ef0 .concat8 [ 1 1 1 1], L_00000117211a4890, L_00000117211adcc0, L_00000117211ad320, L_00000117211ade80;
LS_00000117211aa710_0_0 .concat8 [ 1 1 1 1], L_00000117211adf60, L_00000117211a5000, L_00000117211ad630, L_00000117211ade10;
LS_00000117211aa710_0_4 .concat8 [ 1 0 0 0], L_00000117211adef0;
L_00000117211aa710 .concat8 [ 4 1 0 0], LS_00000117211aa710_0_0, LS_00000117211aa710_0_4;
L_00000117211aa530 .part L_00000117211aa710, 4, 1;
S_000001172114c740 .scope generate, "genblk1[0]" "genblk1[0]" 6 17, 6 17 0, S_000001172114cbf0;
 .timescale -9 -10;
P_00000117210dc2b0 .param/l "i" 0 6 17, +C4<00>;
S_000001172114c290 .scope module, "uut" "Full_Adder" 6 19, 7 3 0, S_000001172114c740;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_00000117211a4820 .functor XOR 1, L_00000117211aaa30, L_00000117211aa850, C4<0>, C4<0>;
L_00000117211a4890 .functor XOR 1, L_00000117211a4820, L_00000117211a9310, C4<0>, C4<0>;
L_00000117211a4e40 .functor AND 1, L_00000117211a4820, L_00000117211a9310, C4<1>, C4<1>;
L_00000117211a5070 .functor AND 1, L_00000117211aaa30, L_00000117211aa850, C4<1>, C4<1>;
L_00000117211a5000 .functor OR 1, L_00000117211a4e40, L_00000117211a5070, C4<0>, C4<0>;
v0000011721151480_0 .net "A", 0 0, L_00000117211aaa30;  1 drivers
v0000011721150a80_0 .net "B", 0 0, L_00000117211aa850;  1 drivers
v0000011721151840_0 .net "Carry_in", 0 0, L_00000117211a9310;  1 drivers
v0000011721151a20_0 .net "Carry_out", 0 0, L_00000117211a5000;  1 drivers
v0000011721150b20_0 .net "Sum", 0 0, L_00000117211a4890;  1 drivers
v0000011721151520_0 .net "Wire1", 0 0, L_00000117211a4820;  1 drivers
v0000011721151b60_0 .net "Wire2", 0 0, L_00000117211a4e40;  1 drivers
v00000117211515c0_0 .net "Wire3", 0 0, L_00000117211a5070;  1 drivers
S_000001172114c100 .scope generate, "genblk1[1]" "genblk1[1]" 6 17, 6 17 0, S_000001172114cbf0;
 .timescale -9 -10;
P_00000117210dc330 .param/l "i" 0 6 17, +C4<01>;
S_000001172114c8d0 .scope module, "uut" "Full_Adder" 6 19, 7 3 0, S_000001172114c100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_00000117211ad2b0 .functor XOR 1, L_00000117211aa670, L_00000117211a93b0, C4<0>, C4<0>;
L_00000117211adcc0 .functor XOR 1, L_00000117211ad2b0, L_00000117211aa8f0, C4<0>, C4<0>;
L_00000117211ad9b0 .functor AND 1, L_00000117211ad2b0, L_00000117211aa8f0, C4<1>, C4<1>;
L_00000117211adb70 .functor AND 1, L_00000117211aa670, L_00000117211a93b0, C4<1>, C4<1>;
L_00000117211ad630 .functor OR 1, L_00000117211ad9b0, L_00000117211adb70, C4<0>, C4<0>;
v0000011721150620_0 .net "A", 0 0, L_00000117211aa670;  1 drivers
v0000011721150300_0 .net "B", 0 0, L_00000117211a93b0;  1 drivers
v00000117211510c0_0 .net "Carry_in", 0 0, L_00000117211aa8f0;  1 drivers
v00000117211506c0_0 .net "Carry_out", 0 0, L_00000117211ad630;  1 drivers
v0000011721150760_0 .net "Sum", 0 0, L_00000117211adcc0;  1 drivers
v0000011721150580_0 .net "Wire1", 0 0, L_00000117211ad2b0;  1 drivers
v0000011721151f20_0 .net "Wire2", 0 0, L_00000117211ad9b0;  1 drivers
v0000011721151fc0_0 .net "Wire3", 0 0, L_00000117211adb70;  1 drivers
S_000001172114c5b0 .scope generate, "genblk1[2]" "genblk1[2]" 6 17, 6 17 0, S_000001172114cbf0;
 .timescale -9 -10;
P_00000117210dbc30 .param/l "i" 0 6 17, +C4<010>;
S_000001172114ca60 .scope module, "uut" "Full_Adder" 6 19, 7 3 0, S_000001172114c5b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_00000117211ad7f0 .functor XOR 1, L_00000117211aa490, L_00000117211aa990, C4<0>, C4<0>;
L_00000117211ad320 .functor XOR 1, L_00000117211ad7f0, L_00000117211aacb0, C4<0>, C4<0>;
L_00000117211ad390 .functor AND 1, L_00000117211ad7f0, L_00000117211aacb0, C4<1>, C4<1>;
L_00000117211ad240 .functor AND 1, L_00000117211aa490, L_00000117211aa990, C4<1>, C4<1>;
L_00000117211ade10 .functor OR 1, L_00000117211ad390, L_00000117211ad240, C4<0>, C4<0>;
v0000011721150800_0 .net "A", 0 0, L_00000117211aa490;  1 drivers
v0000011721150d00_0 .net "B", 0 0, L_00000117211aa990;  1 drivers
v0000011721151c00_0 .net "Carry_in", 0 0, L_00000117211aacb0;  1 drivers
v00000117211513e0_0 .net "Carry_out", 0 0, L_00000117211ade10;  1 drivers
v00000117211508a0_0 .net "Sum", 0 0, L_00000117211ad320;  1 drivers
v0000011721151200_0 .net "Wire1", 0 0, L_00000117211ad7f0;  1 drivers
v00000117211503a0_0 .net "Wire2", 0 0, L_00000117211ad390;  1 drivers
v0000011721151ca0_0 .net "Wire3", 0 0, L_00000117211ad240;  1 drivers
S_000001172114d230 .scope generate, "genblk1[3]" "genblk1[3]" 6 17, 6 17 0, S_000001172114cbf0;
 .timescale -9 -10;
P_00000117210db630 .param/l "i" 0 6 17, +C4<011>;
S_00000117211533f0 .scope module, "uut" "Full_Adder" 6 19, 7 3 0, S_000001172114d230;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_00000117211ad5c0 .functor XOR 1, L_00000117211a9b30, L_00000117211a9590, C4<0>, C4<0>;
L_00000117211ade80 .functor XOR 1, L_00000117211ad5c0, L_00000117211a9630, C4<0>, C4<0>;
L_00000117211ad710 .functor AND 1, L_00000117211ad5c0, L_00000117211a9630, C4<1>, C4<1>;
L_00000117211ad4e0 .functor AND 1, L_00000117211a9b30, L_00000117211a9590, C4<1>, C4<1>;
L_00000117211adef0 .functor OR 1, L_00000117211ad710, L_00000117211ad4e0, C4<0>, C4<0>;
v0000011721150e40_0 .net "A", 0 0, L_00000117211a9b30;  1 drivers
v0000011721151660_0 .net "B", 0 0, L_00000117211a9590;  1 drivers
v00000117211512a0_0 .net "Carry_in", 0 0, L_00000117211a9630;  1 drivers
v00000117211501c0_0 .net "Carry_out", 0 0, L_00000117211adef0;  1 drivers
v00000117211518e0_0 .net "Sum", 0 0, L_00000117211ade80;  1 drivers
v0000011721150da0_0 .net "Wire1", 0 0, L_00000117211ad5c0;  1 drivers
v0000011721151d40_0 .net "Wire2", 0 0, L_00000117211ad710;  1 drivers
v0000011721151980_0 .net "Wire3", 0 0, L_00000117211ad4e0;  1 drivers
    .scope S_000001172103dba0;
T_0 ;
    %wait E_00000117210db130;
    %load/vec4 v000001172113b430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v000001172113cd30_0, 0, 4;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v000001172113b9d0_0, 0, 1;
    %jmp T_0.3;
T_0.0 ;
    %load/vec4 v000001172113ca10_0;
    %store/vec4 v000001172113cd30_0, 0, 4;
    %load/vec4 v000001172113c1f0_0;
    %store/vec4 v000001172113b9d0_0, 0, 1;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v000001172113ba70_0;
    %store/vec4 v000001172113cd30_0, 0, 4;
    %load/vec4 v000001172113b750_0;
    %store/vec4 v000001172113b9d0_0, 0, 1;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001172108f800;
T_1 ;
    %wait E_00000117210db1f0;
    %load/vec4 v000001172113b570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v000001172113b4d0_0, 0, 4;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v000001172113cab0_0, 0, 1;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v000001172113bcf0_0;
    %store/vec4 v000001172113b4d0_0, 0, 4;
    %load/vec4 v000001172113bbb0_0;
    %store/vec4 v000001172113cab0_0, 0, 1;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v000001172113b6b0_0;
    %store/vec4 v000001172113b4d0_0, 0, 4;
    %load/vec4 v000001172113bc50_0;
    %store/vec4 v000001172113cab0_0, 0, 1;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001172108f990;
T_2 ;
    %wait E_00000117210da6f0;
    %load/vec4 v000001172113c0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v000001172113c010_0, 0, 4;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v000001172113be30_0, 0, 1;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v000001172113c970_0;
    %store/vec4 v000001172113c010_0, 0, 4;
    %load/vec4 v000001172113b610_0;
    %store/vec4 v000001172113be30_0, 0, 1;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v000001172113bf70_0;
    %store/vec4 v000001172113c010_0, 0, 4;
    %load/vec4 v000001172113c470_0;
    %store/vec4 v000001172113be30_0, 0, 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001172109cd80;
T_3 ;
    %vpi_call 2 21 "$dumpfile", "CSA.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001172109cd80 {0 0 0};
    %pushi/vec4 43690, 0, 16;
    %store/vec4 v00000117211568b0_0, 0, 16;
    %pushi/vec4 21845, 0, 16;
    %store/vec4 v00000117211563b0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000117211561d0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 29 "$display", "Test case 1:" {0 0 0};
    %vpi_call 2 30 "$display", "A = %d", v00000117211568b0_0 {0 0 0};
    %vpi_call 2 31 "$display", "B = %d", v00000117211563b0_0 {0 0 0};
    %vpi_call 2 32 "$display", "Cin = %d", v00000117211561d0_0 {0 0 0};
    %vpi_call 2 33 "$display", "Sum = %d", v0000011721155410_0 {0 0 0};
    %vpi_call 2 34 "$display", "Cout = %d", v0000011721155b90_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 43690, 0, 16;
    %store/vec4 v00000117211568b0_0, 0, 16;
    %pushi/vec4 21845, 0, 16;
    %store/vec4 v00000117211563b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000117211561d0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 42 "$display", "Test case 2:" {0 0 0};
    %vpi_call 2 43 "$display", "A = %d", v00000117211568b0_0 {0 0 0};
    %vpi_call 2 44 "$display", "B = %d", v00000117211563b0_0 {0 0 0};
    %vpi_call 2 45 "$display", "Cin = %d", v00000117211561d0_0 {0 0 0};
    %vpi_call 2 46 "$display", "Sum = %b", v0000011721155410_0 {0 0 0};
    %vpi_call 2 47 "$display", "Cout = %d", v0000011721155b90_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1023, 0, 16;
    %store/vec4 v00000117211568b0_0, 0, 16;
    %pushi/vec4 1023, 0, 16;
    %store/vec4 v00000117211563b0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000117211561d0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 55 "$display", "Test case 3:" {0 0 0};
    %vpi_call 2 56 "$display", "A = %b", v00000117211568b0_0 {0 0 0};
    %vpi_call 2 57 "$display", "B = %b", v00000117211563b0_0 {0 0 0};
    %vpi_call 2 58 "$display", "Cin = %b", v00000117211561d0_0 {0 0 0};
    %vpi_call 2 59 "$display", "Sum = %b", v0000011721155410_0 {0 0 0};
    %vpi_call 2 60 "$display", "Cout = %b", v0000011721155b90_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1023, 0, 16;
    %store/vec4 v00000117211568b0_0, 0, 16;
    %pushi/vec4 1023, 0, 16;
    %store/vec4 v00000117211563b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000117211561d0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 68 "$display", "Test case 4:" {0 0 0};
    %vpi_call 2 69 "$display", "A = %b", v00000117211568b0_0 {0 0 0};
    %vpi_call 2 70 "$display", "B = %b", v00000117211563b0_0 {0 0 0};
    %vpi_call 2 71 "$display", "Cin = %b", v00000117211561d0_0 {0 0 0};
    %vpi_call 2 72 "$display", "Sum = %b", v0000011721155410_0 {0 0 0};
    %vpi_call 2 73 "$display", "Cout = %b", v0000011721155b90_0 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    ".\Testbench.v";
    "./Fast_Low_Power_Carry_Select_Adder.v";
    "./Basic_Unit.v";
    "./MUX_10to5.v";
    "./Ripple_Adder.v";
    "./Full_Adder.v";
