
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  75619                       # Simulator instruction rate (inst/s)
host_mem_usage                              201489436                       # Number of bytes of host memory used
host_op_rate                                    85473                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 60043.26                       # Real time elapsed on the host
host_tick_rate                               17697231                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4540429468                       # Number of instructions simulated
sim_ops                                    5132093637                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062600                       # Number of seconds simulated
sim_ticks                                1062599534918                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   216                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2564725                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5129120                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     84.503557                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       157864595                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    186814141                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      3057682                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    415261948                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     24154031                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     24157617                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3586                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       525125982                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        31126440                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          122                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         778672017                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        753378348                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      3056017                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          501239956                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     174396187                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     31814653                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    160580685                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2540429467                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2884336183                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2527394857                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.141229                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.289109                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1688924212     66.82%     66.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    359491970     14.22%     81.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     90528498      3.58%     84.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     79588480      3.15%     87.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     51946630      2.06%     89.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     21910959      0.87%     90.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     31744481      1.26%     91.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     28863440      1.14%     93.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    174396187      6.90%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2527394857                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     28400768                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2331553208                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             570352461                       # Number of loads committed
system.switch_cpus.commit.membars            35349008                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1617817922     56.09%     56.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     10639899      0.37%     56.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     58787550      2.04%     58.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     38884504      1.35%     59.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     16003010      0.55%     60.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     53023911      1.84%     62.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     63811286      2.21%     64.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      8929588      0.31%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     55362475      1.92%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3534788      0.12%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    570352461     19.77%     86.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    387188789     13.42%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2884336183                       # Class of committed instruction
system.switch_cpus.commit.refs              957541250                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         450306613                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2540429467                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2884336183                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.003059                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.003059                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1947538297                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1690                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    157389389                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     3073458266                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        149047493                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         351113979                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        3067207                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          6533                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      97431902                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           525125982                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         325193834                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2217731498                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        751170                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2745859069                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         6137744                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.206077                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    327398395                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    213145066                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.077568                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2548198880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.218230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.578714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1963348157     77.05%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         63543734      2.49%     79.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         59368336      2.33%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         73247545      2.87%     84.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         65983222      2.59%     87.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         26533289      1.04%     88.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         24053695      0.94%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         15620679      0.61%     89.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        256500223     10.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2548198880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1443                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      3633987                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        513156965                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.174969                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1010800443                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          391889592                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        17796854                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     595586795                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     31927337                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        37650                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    395717493                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3044826027                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     618910851                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      4946597                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2994056540                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            605                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      72283413                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        3067207                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      72288261                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          666                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     14522429                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        16093                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     24863662                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     25234324                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      8528702                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        16093                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1635002                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1998985                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2990573032                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2967233279                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.590873                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1767049908                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.164443                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2968011423                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2848251745                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1782845734                       # number of integer regfile writes
system.switch_cpus.ipc                       0.996950                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.996950                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1656157041     55.22%     55.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     10640419      0.35%     55.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     55.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     62350461      2.08%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     38885809      1.30%     58.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     16849603      0.56%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     54741596      1.83%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     63811303      2.13%     63.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     10689858      0.36%     63.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     68471968      2.28%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      3534788      0.12%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            3      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    618924194     20.64%     86.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    393946038     13.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2999003145                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            58490697                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019503                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         3645756      6.23%      6.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             48      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           173      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      7631967     13.05%     19.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      4120798      7.05%     26.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            21      0.00%     26.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      1747708      2.99%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       20971696     35.85%     65.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      20372530     34.83%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2520562047                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   7552667834                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2476170572                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2551762255                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3012898689                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2999003145                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     31927338                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    160489808                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2686                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       112685                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    335104088                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2548198880                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.176911                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.939834                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1560239580     61.23%     61.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    309156452     12.13%     73.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    190295429      7.47%     80.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    132206840      5.19%     86.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    126824311      4.98%     90.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     71033674      2.79%     93.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     86666920      3.40%     97.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     44037211      1.73%     98.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     27738463      1.09%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2548198880                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.176910                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      536931731                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads   1052030711                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    491062707                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    653569307                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     14363527                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     21211907                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    595586795                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    395717493                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4572841363                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      366697600                       # number of misc regfile writes
system.switch_cpus.numCycles               2548200323                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        97765998                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3162125504                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       17012922                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        194142709                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      253274135                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        274902                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    5826856627                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     3054225547                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3382700731                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         403291027                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          94891                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        3067207                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     339987543                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        220575168                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   2851887651                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1509944394                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     43501972                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         501287858                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     31927461                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    759025162                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5397912730                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          6110638266                       # The number of ROB writes
system.switch_cpus.timesIdled                      18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        620710994                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       397837736                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          333                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5573837                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        19590                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11147674                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          19590                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2562639                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1356003                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1208391                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2087                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2087                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2562639                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3839227                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3854619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7693846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7693846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    250742528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    251110784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    501853312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               501853312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2564726                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2564726    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2564726                       # Request fanout histogram
system.membus.reqLayer0.occupancy          9181481809                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9178970744                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        24392066548                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5571624                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3460989                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4678760                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2213                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2213                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            46                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5571578                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     16721373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              16721511                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        11776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    982883456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              982895232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2565958                       # Total snoops (count)
system.tol2bus.snoopTraffic                 173568384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8139795                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002448                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.049413                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8119872     99.76%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  19923      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8139795                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8159773434                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11621354235                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             95910                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    163816192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         163818880                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     86923648                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       86923648                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1279814                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1279835                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       679091                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            679091                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    154165503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            154168033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      81802829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            81802829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      81802829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    154165503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           235970862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1358182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2546811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000239602662                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        76986                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        76986                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            4751085                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1282177                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1279835                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    679091                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2559670                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1358182                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 12817                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           167046                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           130571                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           130872                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           123223                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           123900                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           135088                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           133077                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           103451                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            87120                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           141701                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          216037                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          304250                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          257195                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          167071                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          151723                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          174528                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            82860                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            52150                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            57314                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            57122                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            60756                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            73372                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            63761                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            62212                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            53720                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           115232                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          181868                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          132762                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          123330                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           68042                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           68024                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          105630                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.23                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 60154771840                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               12734265000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           107908265590                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    23619.26                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               42369.26                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1364093                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 772852                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                53.56                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               56.90                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2559670                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1358182                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1272441                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1271945                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   1216                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   1144                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     60                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     47                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 60783                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 61670                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 76590                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 76827                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 77024                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 77025                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 77026                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 77021                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 77017                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 77098                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 77345                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 77470                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 77461                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 77974                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 77736                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 77000                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 76986                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 76986                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  1115                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1768060                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   141.352741                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   133.443493                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    61.269757                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       102445      5.79%      5.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1499606     84.82%     90.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       126190      7.14%     97.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        28407      1.61%     99.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         8161      0.46%     99.82% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         2370      0.13%     99.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          647      0.04%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          172      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           62      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1768060                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        76986                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     33.081482                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    31.299656                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    10.861989                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7             26      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11           295      0.38%      0.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15         1499      1.95%      2.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         4073      5.29%      7.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         7572      9.84%     17.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27        10490     13.63%     31.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31        11909     15.47%     46.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        11061     14.37%     60.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         9529     12.38%     73.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         7241      9.41%     82.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         5156      6.70%     89.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         3290      4.27%     93.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         2100      2.73%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         1274      1.65%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          683      0.89%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          369      0.48%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          210      0.27%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          105      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79           54      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           23      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87           15      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::100-103            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        76986                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        76986                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.641584                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.619184                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.875383                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           15285     19.85%     19.85% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             855      1.11%     20.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           58510     76.00%     96.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             867      1.13%     98.09% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1447      1.88%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              17      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        76986                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             162998592                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 820288                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               86921920                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              163818880                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            86923648                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      153.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       81.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   154.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    81.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.84                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.20                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.64                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062598537644                       # Total gap between requests
system.mem_ctrls0.avgGap                    542439.35                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    162995904                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     86921920                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2529.645375957586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 153393539.752093225718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 81801202.751992270350                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2559628                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1358182                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1831674                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 107906433916                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24730854039662                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     43611.29                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     42157.08                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  18208792.37                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   54.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          7137922260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          3793888065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        10707322500                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        4429733760                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    396720619590                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     73957289280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      580627310895                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       546.421574                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 188760838137                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 838356236781                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          5486047560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          2915899635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         7477207920                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2659835340                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    371776014540                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     94963673760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      569159214195                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       535.629083                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 243455719089                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 783661355829                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    164462848                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         164466048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     86644736                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       86644736                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1284866                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1284891                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       676912                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            676912                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    154774064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            154777075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      81540348                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            81540348                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      81540348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    154774064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           236317423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1353824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2557551.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000251869638                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        76754                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        76754                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            4764810                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1278105                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1284891                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    676912                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2569782                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1353824                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 12181                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           166703                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           133375                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           128794                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           123391                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           125776                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           137370                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           139905                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           106675                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            86239                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           134026                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          214821                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          305168                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          261610                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          168371                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          152472                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          172905                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            84588                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            53258                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            55724                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            56776                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            62656                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            75484                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            65138                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            61720                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            52284                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           107020                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          179316                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          131967                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          126478                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           67936                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           70164                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          103294                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.23                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 60454279571                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               12788005000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           108409298321                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    23637.10                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               42387.10                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1369234                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 768804                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                53.54                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               56.79                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2569782                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1353824                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1277827                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1277322                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   1156                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   1116                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     90                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     88                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 60404                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 61293                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 76374                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 76604                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 76788                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 76787                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 76789                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 76779                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 76778                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 76864                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 77107                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 77221                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 77237                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 77819                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 77565                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 76769                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 76754                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 76754                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  1109                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1773360                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   141.160933                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   133.351367                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    60.811534                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       102202      5.76%      5.76% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1506366     84.94%     90.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       125557      7.08%     97.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        28139      1.59%     99.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         7947      0.45%     99.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         2289      0.13%     99.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          620      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          149      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           91      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1773360                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        76754                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     33.321951                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    31.526272                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    10.956289                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-3              2      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7             11      0.01%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11           272      0.35%      0.37% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15         1390      1.81%      2.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         4054      5.28%      7.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         7343      9.57%     17.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27        10452     13.62%     30.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31        11576     15.08%     45.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        11175     14.56%     60.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         9374     12.21%     72.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         7274      9.48%     81.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         5214      6.79%     88.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         3513      4.58%     93.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         2180      2.84%     96.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         1322      1.72%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          716      0.93%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          436      0.57%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          240      0.31%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          109      0.14%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           55      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           18      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87           12      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95            7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        76754                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        76754                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.638208                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.615495                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.881811                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           15424     20.10%     20.10% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             865      1.13%     21.22% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           58081     75.67%     96.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             856      1.12%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1506      1.96%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              16      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        76754                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             163686464                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 779584                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               86643392                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              164466048                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            86644736                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      154.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       81.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   154.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    81.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.84                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.20                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.64                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062598528470                       # Total gap between requests
system.mem_ctrls1.avgGap                    541643.85                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    163683264                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     86643392                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3011.482590425698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 154040406.212516665459                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 81539083.307321608067                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2569732                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1353824                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2039800                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 108407258521                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24733446556026                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     40796.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     42186.21                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  18269321.98                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   54.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          7112282520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          3780256425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        10678669680                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        4376755980                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    397499753730                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     73301559840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      580629813615                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       546.423930                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 187049789914                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 840067285004                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          5549550720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          2949644775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         7582601460                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2690095680                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    372423233580                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     94418651040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      569494312695                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       535.944440                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 242037428609                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 785079646309                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      3009111                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3009111                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      3009111                       # number of overall hits
system.l2.overall_hits::total                 3009111                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      2564680                       # number of demand (read+write) misses
system.l2.demand_misses::total                2564726                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           46                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      2564680                       # number of overall misses
system.l2.overall_misses::total               2564726                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4326792                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 239641166352                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     239645493144                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4326792                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 239641166352                       # number of overall miss cycles
system.l2.overall_miss_latency::total    239645493144                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      5573791                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5573837                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5573791                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5573837                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.460132                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.460137                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.460132                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.460137                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 94060.695652                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 93439.012412                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93439.023562                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 94060.695652                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 93439.012412                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93439.023562                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1356003                       # number of writebacks
system.l2.writebacks::total                   1356003                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      2564680                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2564726                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2564680                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2564726                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3933856                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 217707434163                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 217711368019                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3933856                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 217707434163                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 217711368019                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.460132                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.460137                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.460132                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.460137                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 85518.608696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 84886.782820                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84886.794152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 85518.608696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 84886.782820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84886.794152                       # average overall mshr miss latency
system.l2.replacements                        2565958                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2104986                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2104986                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2104986                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2104986                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        18026                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         18026                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   126                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         2087                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2087                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    190126146                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     190126146                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.943064                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.943064                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 91100.213704                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91100.213704                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2087                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2087                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    172283454                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    172283454                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.943064                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.943064                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 82550.768567                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82550.768567                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4326792                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4326792                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           46                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             46                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 94060.695652                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94060.695652                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3933856                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3933856                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 85518.608696                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85518.608696                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      3008985                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3008985                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2562593                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2562593                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 239451040206                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 239451040206                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5571578                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5571578                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.459940                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.459940                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 93440.917151                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93440.917151                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2562593                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2562593                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 217535150709                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 217535150709                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.459940                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.459940                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 84888.685292                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84888.685292                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                    11413660                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2566982                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.446334                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.042557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         6.035968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.011342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1011.910134                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.005894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.988193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          599                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           79                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 180923414                       # Number of tag accesses
system.l2.tags.data_accesses                180923414                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    937400465082                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1062599534918                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204423                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    325193767                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2325398190                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204423                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    325193767                       # number of overall hits
system.cpu.icache.overall_hits::total      2325398190                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          871                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           66                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            937                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          871                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           66                       # number of overall misses
system.cpu.icache.overall_misses::total           937                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5798385                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5798385                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5798385                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5798385                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    325193833                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2325399127                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    325193833                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2325399127                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 87854.318182                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6188.244397                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 87854.318182                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6188.244397                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          253                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          293                       # number of writebacks
system.cpu.icache.writebacks::total               293                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           20                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           46                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4384755                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4384755                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4384755                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4384755                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 95320.760870                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95320.760870                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 95320.760870                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95320.760870                       # average overall mshr miss latency
system.cpu.icache.replacements                    293                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204423                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    325193767                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2325398190                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          871                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           66                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           937                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5798385                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5798385                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    325193833                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2325399127                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 87854.318182                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6188.244397                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           46                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4384755                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4384755                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 95320.760870                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95320.760870                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.925462                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2325399107                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               917                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2535876.888768                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   599.575013                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    24.350450                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.960857                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.039023                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999881                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       90690566870                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      90690566870                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    674389091                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    888564979                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1562954070                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    674389091                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    888564979                       # number of overall hits
system.cpu.dcache.overall_hits::total      1562954070                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4692107                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     18055576                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       22747683                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4692107                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     18055576                       # number of overall misses
system.cpu.dcache.overall_misses::total      22747683                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1030058766612                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1030058766612                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1030058766612                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1030058766612                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    679081198                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    906620555                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1585701753                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    679081198                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    906620555                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1585701753                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006909                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.019915                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014345                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006909                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019915                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014345                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 57049.344015                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45281.920212                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 57049.344015                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45281.920212                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        45300                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        35057                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               438                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             248                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   103.424658                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   141.358871                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4341155                       # number of writebacks
system.cpu.dcache.writebacks::total           4341155                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     12481895                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     12481895                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     12481895                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     12481895                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      5573681                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5573681                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      5573681                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5573681                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 273387263316                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 273387263316                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 273387263316                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 273387263316                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006148                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003515                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006148                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003515                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 49049.678896                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49049.678896                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 49049.678896                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49049.678896                       # average overall mshr miss latency
system.cpu.dcache.replacements               10265741                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    384345969                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    533200721                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       917546690                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3939840                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     18045482                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      21985322                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1029191384952                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1029191384952                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388285809                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    551246203                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    939532012                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.032736                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023400                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 57033.188970                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46812.659144                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     12474007                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     12474007                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      5571475                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5571475                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 273193726527                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 273193726527                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010107                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005930                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 49034.362808                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49034.362808                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    290043122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    355364258                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      645407380                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       752267                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10094                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       762361                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    867381660                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    867381660                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    290795389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    355374352                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    646169741                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000028                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001180                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85930.420052                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  1137.757126                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         7888                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7888                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         2206                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2206                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    193536789                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    193536789                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 87731.998640                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87731.998640                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     22685143                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     31814412                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     54499555                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          320                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          419                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     22064721                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     22064721                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     22685242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     31814732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     54499974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 68952.253125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 52660.431981                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          210                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          210                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          110                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          110                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1133406                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1133406                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10303.690909                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10303.690909                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     22685241                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     31814437                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     54499678                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     22685241                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     31814437                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     54499678                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999312                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1682219300                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10265997                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            163.863218                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   149.321437                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   106.677875                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.583287                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.416710                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       54240710957                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      54240710957                       # Number of data accesses

---------- End Simulation Statistics   ----------
