{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751445986455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751445986456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  2 11:46:26 2025 " "Processing started: Wed Jul  2 11:46:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751445986456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751445986456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 04_11_sqrt_formula_distributor -c sqrt_formula_distributor " "Command: quartus_map --read_settings_files=on --write_settings_files=off 04_11_sqrt_formula_distributor -c sqrt_formula_distributor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751445986456 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751445986834 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751445986834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 isqrt_slice_reg " "Found entity 1: isqrt_slice_reg" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_reg.sv" "" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751445994427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751445994427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_comb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_comb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 isqrt_slice_comb " "Found entity 1: isqrt_slice_comb" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_comb.sv" "" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_comb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751445994429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751445994429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv 1 1 " "Found 1 design units, including 1 entities, in source file /git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 isqrt " "Found entity 1: isqrt" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751445994431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751445994431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "formula_2_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file formula_2_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 formula_2_top " "Found entity 1: formula_2_top" {  } { { "formula_2_top.sv" "" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_11_sqrt_formula_distributor/formula_2_top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751445994432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751445994432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "formula_1_impl_2_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file formula_1_impl_2_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 formula_1_impl_2_top " "Found entity 1: formula_1_impl_2_top" {  } { { "formula_1_impl_2_top.sv" "" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_11_sqrt_formula_distributor/formula_1_impl_2_top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751445994434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751445994434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "formula_1_impl_1_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file formula_1_impl_1_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 formula_1_impl_1_top " "Found entity 1: formula_1_impl_1_top" {  } { { "formula_1_impl_1_top.sv" "" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_11_sqrt_formula_distributor/formula_1_impl_1_top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751445994436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751445994436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "formula_1_impl_1_fsm_style_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file formula_1_impl_1_fsm_style_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 formula_1_impl_1_fsm_style_2 " "Found entity 1: formula_1_impl_1_fsm_style_2" {  } { { "formula_1_impl_1_fsm_style_2.sv" "" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_11_sqrt_formula_distributor/formula_1_impl_1_fsm_style_2.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751445994437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751445994437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "formula_1_impl_1_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file formula_1_impl_1_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 formula_1_impl_1_fsm " "Found entity 1: formula_1_impl_1_fsm" {  } { { "formula_1_impl_1_fsm.sv" "" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_11_sqrt_formula_distributor/formula_1_impl_1_fsm.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751445994439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751445994439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "04_11_sqrt_formula_distributor.sv 1 1 " "Found 1 design units, including 1 entities, in source file 04_11_sqrt_formula_distributor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt_formula_distributor " "Found entity 1: sqrt_formula_distributor" {  } { { "04_11_sqrt_formula_distributor.sv" "" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_11_sqrt_formula_distributor/04_11_sqrt_formula_distributor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751445994441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751445994441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03_05_formula_2_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file 03_05_formula_2_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 formula_2_fsm " "Found entity 1: formula_2_fsm" {  } { { "03_05_formula_2_fsm.sv" "" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_11_sqrt_formula_distributor/03_05_formula_2_fsm.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751445994443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751445994443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03_04_formula_1_impl_2_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file 03_04_formula_1_impl_2_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 formula_1_impl_2_fsm " "Found entity 1: formula_1_impl_2_fsm" {  } { { "03_04_formula_1_impl_2_fsm.sv" "" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_11_sqrt_formula_distributor/03_04_formula_1_impl_2_fsm.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751445994445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751445994445 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sqrt_formula_distributor " "Elaborating entity \"sqrt_formula_distributor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751445994479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "formula_1_impl_1_top formula_1_impl_1_top:isqrt_spam\[0\].inst " "Elaborating entity \"formula_1_impl_1_top\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\"" {  } { { "04_11_sqrt_formula_distributor.sv" "isqrt_spam\[0\].inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_11_sqrt_formula_distributor/04_11_sqrt_formula_distributor.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751445994531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "formula_1_impl_1_fsm formula_1_impl_1_top:isqrt_spam\[0\].inst\|formula_1_impl_1_fsm:i_formula_1_impl_1_fsm " "Elaborating entity \"formula_1_impl_1_fsm\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|formula_1_impl_1_fsm:i_formula_1_impl_1_fsm\"" {  } { { "formula_1_impl_1_top.sv" "i_formula_1_impl_1_fsm" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_11_sqrt_formula_distributor/formula_1_impl_1_top.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751445994532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt " "Elaborating entity \"isqrt\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\"" {  } { { "formula_1_impl_1_top.sv" "i_isqrt" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_11_sqrt_formula_distributor/formula_1_impl_1_top.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751445994535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[0\].slice_comb_gen.inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[0\].slice_comb_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[0\].slice_comb_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751445994538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[1\].slice_comb_gen.inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[1\].slice_comb_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[1\].slice_comb_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751445994540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[2\].slice_comb_gen.inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[2\].slice_comb_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[2\].slice_comb_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751445994541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_reg formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[3\].slice_reg_gen.inst " "Elaborating entity \"isqrt_slice_reg\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[3\].slice_reg_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[3\].slice_reg_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751445994543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[3\].slice_reg_gen.inst\|isqrt_slice_comb:inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[3\].slice_reg_gen.inst\|isqrt_slice_comb:inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_reg.sv" "inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_reg.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751445994545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[4\].slice_comb_gen.inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[4\].slice_comb_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[4\].slice_comb_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751445994547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[5\].slice_comb_gen.inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[5\].slice_comb_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[5\].slice_comb_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751445994548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[6\].slice_comb_gen.inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[6\].slice_comb_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[6\].slice_comb_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751445994550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_reg formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[7\].slice_reg_gen.inst " "Elaborating entity \"isqrt_slice_reg\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[7\].slice_reg_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[7\].slice_reg_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751445994551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[7\].slice_reg_gen.inst\|isqrt_slice_comb:inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[7\].slice_reg_gen.inst\|isqrt_slice_comb:inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_reg.sv" "inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_reg.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751445994553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[8\].slice_comb_gen.inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[8\].slice_comb_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[8\].slice_comb_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751445994554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[9\].slice_comb_gen.inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[9\].slice_comb_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[9\].slice_comb_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751445994556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[10\].slice_comb_gen.inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[10\].slice_comb_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[10\].slice_comb_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751445994557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_reg formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[11\].slice_reg_gen.inst " "Elaborating entity \"isqrt_slice_reg\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[11\].slice_reg_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[11\].slice_reg_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751445994559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[11\].slice_reg_gen.inst\|isqrt_slice_comb:inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[11\].slice_reg_gen.inst\|isqrt_slice_comb:inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_reg.sv" "inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_reg.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751445994561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[12\].slice_comb_gen.inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[12\].slice_comb_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[12\].slice_comb_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751445994562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[13\].slice_comb_gen.inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[13\].slice_comb_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[13\].slice_comb_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751445994564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[14\].slice_comb_gen.inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_comb:u\[14\].slice_comb_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[14\].slice_comb_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751445994565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_reg formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[15\].slice_reg_gen.inst " "Elaborating entity \"isqrt_slice_reg\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[15\].slice_reg_gen.inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" "u\[15\].slice_reg_gen.inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751445994567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isqrt_slice_comb formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[15\].slice_reg_gen.inst\|isqrt_slice_comb:inst " "Elaborating entity \"isqrt_slice_comb\" for hierarchy \"formula_1_impl_1_top:isqrt_spam\[0\].inst\|isqrt:i_isqrt\|isqrt_slice_reg:u\[15\].slice_reg_gen.inst\|isqrt_slice_comb:inst\"" {  } { { "../04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_reg.sv" "inst" { Text "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_07_10_sqrt_formula_pipe/black_boxes/isqrt_slice_reg.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751445994569 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1751445997200 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1751445998367 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751445998679 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751445998679 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3833 " "Implemented 3833 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "99 " "Implemented 99 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751445998908 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751445998908 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3701 " "Implemented 3701 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751445998908 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751445998908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751445998935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul  2 11:46:38 2025 " "Processing ended: Wed Jul  2 11:46:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751445998935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751445998935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751445998935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751445998935 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1751446000146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751446000146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  2 11:46:39 2025 " "Processing started: Wed Jul  2 11:46:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751446000146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1751446000146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 04_11_sqrt_formula_distributor -c sqrt_formula_distributor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 04_11_sqrt_formula_distributor -c sqrt_formula_distributor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1751446000146 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1751446000253 ""}
{ "Info" "0" "" "Project  = 04_11_sqrt_formula_distributor" {  } {  } 0 0 "Project  = 04_11_sqrt_formula_distributor" 0 0 "Fitter" 0 0 1751446000254 ""}
{ "Info" "0" "" "Revision = sqrt_formula_distributor" {  } {  } 0 0 "Revision = sqrt_formula_distributor" 0 0 "Fitter" 0 0 1751446000254 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1751446000354 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1751446000354 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sqrt_formula_distributor EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"sqrt_formula_distributor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1751446000378 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1751446000425 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1751446000425 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1751446000542 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1751446000548 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751446000709 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751446000709 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751446000709 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1751446000709 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_11_sqrt_formula_distributor/" { { 0 { 0 ""} 0 7035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1751446000719 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_11_sqrt_formula_distributor/" { { 0 { 0 ""} 0 7037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1751446000719 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_11_sqrt_formula_distributor/" { { 0 { 0 ""} 0 7039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1751446000719 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_11_sqrt_formula_distributor/" { { 0 { 0 ""} 0 7041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1751446000719 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/git/systemverilog-homework/04_arithmetics_and_pipelining/04_11_sqrt_formula_distributor/" { { 0 { 0 ""} 0 7043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1751446000719 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1751446000719 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1751446000723 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "132 132 " "No exact pin location assignment(s) for 132 pins of 132 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1751446001108 ""}
{ "Error" "EFIOMGR_NOT_ENOUGH_IO_INPUT_PAD_LOCATIONS" "99 92 " "There are 99 IO input pads in the design, but only 92 IO input pad locations available on the device." {  } {  } 0 169281 "There are %1!d! IO input pads in the design, but only %2!d! IO input pad locations available on the device." 0 0 "Fitter" 0 -1 1751446001110 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751446001111 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1751446003035 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 4 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4938 " "Peak virtual memory: 4938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751446003232 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul  2 11:46:43 2025 " "Processing ended: Wed Jul  2 11:46:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751446003232 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751446003232 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751446003232 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1751446003232 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1751446003894 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751446009592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751446009593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  2 11:46:49 2025 " "Processing started: Wed Jul  2 11:46:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751446009593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1751446009593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp 04_11_sqrt_formula_distributor -c sqrt_formula_distributor --netlist_type=sgate " "Command: quartus_npp 04_11_sqrt_formula_distributor -c sqrt_formula_distributor --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1751446009593 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1751446009798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751446010157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul  2 11:46:50 2025 " "Processing ended: Wed Jul  2 11:46:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751446010157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751446010157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751446010157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1751446010157 ""}
