LIBRARY IEEE;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;

entity registrosFicheros is
	port
	(
		RegA     : in natural range 0 to 15;
		RegB	   : in natural range 0 to 15;
		WriteReg : in natural range 0 to 15;
		DataIn   : in std_logic_vector(31 downto 0);
		EW       : in std_logic;
		clock    : in std_logic;
		DataOutA : out std_logic_vector(31 downto 0);
		DataOutB : out std_logic_vector(31 downto 0)
	);
end registrosFicheros;

architecture behavior of registrosFicheros is

subtype registro is std_logic_vector(31 downto 0);
type registrosFicheros is array (15 downto 0) of registro;

	signal registros: registrosFicheros;

begin
	process (clock)
	begin
		if (rising_edge(clock)) then
			DataOutA <= registros(regA);
			DataOutB <= registros(regB);
			if	(EW = '1') then
				registros(writeReg) <= DataIn;
				if(RegA = writeReg) then
					dataOutA <= DataIn;
				end if;
				if(RegB = writeReg) then
					dataOutB <= DataIn;
				end if;
			end if;
		end if;
	end process;
end behavior;


