\hypertarget{struct_d_b_g_m_c_u___type_def}{}\doxysection{DBGMCU\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_b_g_m_c_u___type_def}\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}


Debug MCU.  




{\ttfamily \#include $<$stm32h723xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}{IDCODE}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a931a5420e5e3d938f4ba9ec87d80f4aa}{RESERVED4}} \mbox{[}11\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a0237aa6143c9a59614ba3eabb0106c9d}{APB3\+FZ1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}{RESERVED5}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a0cfaa7cb1e14f2c08aefdd46e53cff91}{APB1\+LFZ1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a540dca302294444f48c31655a7496a3a}{RESERVED6}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a782e43204f3ea5fa854eff5464dcab6a}{APB1\+HFZ1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a6be3d40baea405ecaf6b38462357dac0}{RESERVED7}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_afc7ec988c2ed678fa3cdc01ef7c5cb83}{APB2\+FZ1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_af9aea66fa3452ae47d2b938898b1c094}{RESERVED8}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_af02520bdf2ff5dd9ec1dbe0316260951}{APB4\+FZ1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a371db9e6a3480cd85b440798b6d99a2b}{RESERVED9}} \mbox{[}990\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a69c2ffe4107c2e28a0537f432ac35149}{PIDR4}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a99ec7683e981e259f5f875a1996805e6}{RESERVED10}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a7e5cd4de32d2ce1f21a192927f3a37a6}{PIDR0}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_aa877b2e413b85ea14d926ed8e284bb00}{PIDR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a64a6f03a67a6f06fa4948257778a6aa7}{PIDR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a9c48999b2ee7093e22c8d346df4e9a68}{PIDR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_abc2bdc9a5ee48c0814fd86cc6808f506}{CIDR0}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a4be8ec4d2f7049813ba3a4b784ee1f3a}{CIDR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a9bb7b0160d06696ae317e678bae0c8ca}{CIDR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_adbb91b58b52c1f4638f373efd5bf8aa1}{CIDR3}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Debug MCU. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a782e43204f3ea5fa854eff5464dcab6a}\label{struct_d_b_g_m_c_u___type_def_a782e43204f3ea5fa854eff5464dcab6a}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!APB1HFZ1@{APB1HFZ1}}
\index{APB1HFZ1@{APB1HFZ1}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1HFZ1}{APB1HFZ1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB1\+HFZ1}

Debug MCU APB1\+LFZ1 freeze register, Address offset\+: 0x44 \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a0cfaa7cb1e14f2c08aefdd46e53cff91}\label{struct_d_b_g_m_c_u___type_def_a0cfaa7cb1e14f2c08aefdd46e53cff91}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!APB1LFZ1@{APB1LFZ1}}
\index{APB1LFZ1@{APB1LFZ1}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1LFZ1}{APB1LFZ1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB1\+LFZ1}

Debug MCU APB1\+LFZ1 freeze register, Address offset\+: 0x3C \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_afc7ec988c2ed678fa3cdc01ef7c5cb83}\label{struct_d_b_g_m_c_u___type_def_afc7ec988c2ed678fa3cdc01ef7c5cb83}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!APB2FZ1@{APB2FZ1}}
\index{APB2FZ1@{APB2FZ1}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB2FZ1}{APB2FZ1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB2\+FZ1}

Debug MCU APB2\+FZ1 freeze register, Address offset\+: 0x4C \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a0237aa6143c9a59614ba3eabb0106c9d}\label{struct_d_b_g_m_c_u___type_def_a0237aa6143c9a59614ba3eabb0106c9d}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!APB3FZ1@{APB3FZ1}}
\index{APB3FZ1@{APB3FZ1}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB3FZ1}{APB3FZ1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB3\+FZ1}

Debug MCU APB3\+FZ1 freeze register, Address offset\+: 0x34 \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_af02520bdf2ff5dd9ec1dbe0316260951}\label{struct_d_b_g_m_c_u___type_def_af02520bdf2ff5dd9ec1dbe0316260951}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!APB4FZ1@{APB4FZ1}}
\index{APB4FZ1@{APB4FZ1}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB4FZ1}{APB4FZ1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB4\+FZ1}

Debug MCU APB4\+FZ1 freeze register, Address offset\+: 0x54 \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_abc2bdc9a5ee48c0814fd86cc6808f506}\label{struct_d_b_g_m_c_u___type_def_abc2bdc9a5ee48c0814fd86cc6808f506}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!CIDR0@{CIDR0}}
\index{CIDR0@{CIDR0}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CIDR0}{CIDR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CIDR0}

Debug MCU component identity register 0, Address offset\+: 0x\+FF0 \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a4be8ec4d2f7049813ba3a4b784ee1f3a}\label{struct_d_b_g_m_c_u___type_def_a4be8ec4d2f7049813ba3a4b784ee1f3a}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!CIDR1@{CIDR1}}
\index{CIDR1@{CIDR1}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CIDR1}{CIDR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CIDR1}

Debug MCU component identity register 1, Address offset\+: 0x\+FF4 \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a9bb7b0160d06696ae317e678bae0c8ca}\label{struct_d_b_g_m_c_u___type_def_a9bb7b0160d06696ae317e678bae0c8ca}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!CIDR2@{CIDR2}}
\index{CIDR2@{CIDR2}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CIDR2}{CIDR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CIDR2}

Debug MCU component identity register 2, Address offset\+: 0x\+FF8 \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_adbb91b58b52c1f4638f373efd5bf8aa1}\label{struct_d_b_g_m_c_u___type_def_adbb91b58b52c1f4638f373efd5bf8aa1}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!CIDR3@{CIDR3}}
\index{CIDR3@{CIDR3}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CIDR3}{CIDR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CIDR3}

Debug MCU component identity register 3, Address offset\+: 0x\+FFC \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!CR@{CR}}
\index{CR@{CR}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

Debug MCU configuration register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}\label{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!IDCODE@{IDCODE}}
\index{IDCODE@{IDCODE}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IDCODE}{IDCODE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IDCODE}

MCU device ID code, Address offset\+: 0x00 \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a7e5cd4de32d2ce1f21a192927f3a37a6}\label{struct_d_b_g_m_c_u___type_def_a7e5cd4de32d2ce1f21a192927f3a37a6}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!PIDR0@{PIDR0}}
\index{PIDR0@{PIDR0}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PIDR0}{PIDR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PIDR0}

Debug MCU peripheral identity register 0, Address offset\+: 0x\+FE0 \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_aa877b2e413b85ea14d926ed8e284bb00}\label{struct_d_b_g_m_c_u___type_def_aa877b2e413b85ea14d926ed8e284bb00}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!PIDR1@{PIDR1}}
\index{PIDR1@{PIDR1}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PIDR1}{PIDR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PIDR1}

Debug MCU peripheral identity register 1, Address offset\+: 0x\+FE4 \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a64a6f03a67a6f06fa4948257778a6aa7}\label{struct_d_b_g_m_c_u___type_def_a64a6f03a67a6f06fa4948257778a6aa7}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!PIDR2@{PIDR2}}
\index{PIDR2@{PIDR2}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PIDR2}{PIDR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PIDR2}

Debug MCU peripheral identity register 2, Address offset\+: 0x\+FE8 \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a9c48999b2ee7093e22c8d346df4e9a68}\label{struct_d_b_g_m_c_u___type_def_a9c48999b2ee7093e22c8d346df4e9a68}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!PIDR3@{PIDR3}}
\index{PIDR3@{PIDR3}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PIDR3}{PIDR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PIDR3}

Debug MCU peripheral identity register 3, Address offset\+: 0x\+FEC \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a69c2ffe4107c2e28a0537f432ac35149}\label{struct_d_b_g_m_c_u___type_def_a69c2ffe4107c2e28a0537f432ac35149}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!PIDR4@{PIDR4}}
\index{PIDR4@{PIDR4}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PIDR4}{PIDR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PIDR4}

Debug MCU peripheral identity register 4, Address offset\+: 0x\+FD0 \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a99ec7683e981e259f5f875a1996805e6}\label{struct_d_b_g_m_c_u___type_def_a99ec7683e981e259f5f875a1996805e6}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!RESERVED10@{RESERVED10}}
\index{RESERVED10@{RESERVED10}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED10}{RESERVED10}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RESERVED10\mbox{[}3\mbox{]}}

Reserved, Address offset\+: 0x\+FD4-\/0x\+FDC \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a931a5420e5e3d938f4ba9ec87d80f4aa}\label{struct_d_b_g_m_c_u___type_def_a931a5420e5e3d938f4ba9ec87d80f4aa}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4\mbox{[}11\mbox{]}}

Reserved, Address offset\+: 0x08 \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}\label{struct_d_b_g_m_c_u___type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED5}

Reserved, Address offset\+: 0x38 \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a540dca302294444f48c31655a7496a3a}\label{struct_d_b_g_m_c_u___type_def_a540dca302294444f48c31655a7496a3a}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED6}

Reserved, Address offset\+: 0x40 \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a6be3d40baea405ecaf6b38462357dac0}\label{struct_d_b_g_m_c_u___type_def_a6be3d40baea405ecaf6b38462357dac0}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED7}{RESERVED7}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED7}

Reserved, Address offset\+: 0x48 \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_af9aea66fa3452ae47d2b938898b1c094}\label{struct_d_b_g_m_c_u___type_def_af9aea66fa3452ae47d2b938898b1c094}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!RESERVED8@{RESERVED8}}
\index{RESERVED8@{RESERVED8}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED8}{RESERVED8}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED8}

Reserved, Address offset\+: 0x50 \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a371db9e6a3480cd85b440798b6d99a2b}\label{struct_d_b_g_m_c_u___type_def_a371db9e6a3480cd85b440798b6d99a2b}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!RESERVED9@{RESERVED9}}
\index{RESERVED9@{RESERVED9}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED9}{RESERVED9}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RESERVED9\mbox{[}990\mbox{]}}

Reserved, Address offset\+: 0x58-\/0x\+FCC 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+User\+\_\+4/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+10.\+1/ethernet\+\_\+\+UDB/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h723xx_8h}{stm32h723xx.\+h}}\end{DoxyCompactItemize}
