OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement      27746.5 u
average displacement        0.9 u
max displacement           11.1 u
original HPWL          300175.1 u
legalized HPWL         324597.1 u
delta HPWL                    8 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 29251 cells, 54 terminals, 28599 edges and 88043 pins.
[INFO DPO-0109] Network stats: inst 29305, edges 28599, pins 88043
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 1016 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 28289 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (20140, 22400) - (789640, 789600)
[INFO DPO-0310] Assigned 28289 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 6.533672e+08.
[INFO DPO-0302] End of matching; objective is 6.529293e+08, improvement is 0.07 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 6.357681e+08.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 6.321286e+08.
[INFO DPO-0307] End of global swaps; objective is 6.321286e+08, improvement is 3.19 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 6.303453e+08.
[INFO DPO-0309] End of vertical swaps; objective is 6.303453e+08, improvement is 0.28 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 6.296935e+08.
[INFO DPO-0305] End of reordering; objective is 6.296935e+08, improvement is 0.10 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 565780 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 565780, swaps 39850, moves 241016 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 6.267033e+08, Scratch cost 6.201700e+08, Incremental cost 6.201700e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 6.201700e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.04 percent.
[INFO DPO-0332] End of pass, Generator displacement called 565780 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 1131560, swaps 78736, moves 481317 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 6.201700e+08, Scratch cost 6.173321e+08, Incremental cost 6.173321e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 6.173321e+08.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.46 percent.
[INFO DPO-0328] End of random improver; improvement is 1.495314 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 14184 cell orientations for row compatibility.
[INFO DPO-0383] Performed 9543 cell flips.
[INFO DPO-0384] End of flipping; objective is 6.147129e+08, improvement is 0.91 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           324597.1 u
Final HPWL              304393.9 u
Delta HPWL                  -6.2 %

[INFO DPL-0020] Mirrored 493 instances
[INFO DPL-0021] HPWL before          304393.9 u
[INFO DPL-0022] HPWL after           304316.3 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
detailed place report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_48619_/CK ^
   0.41
_47546_/G v
   0.29      0.00       0.12


==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _49199_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1   27.79                           rst_ni (net)
                  0.00    0.00  100.00 ^ input10/A (BUF_X32)
                  0.02    0.03  100.04 ^ input10/Z (BUF_X32)
   272  908.65                           net10 (net)
                  0.42    0.34  100.38 ^ _49199_/RN (DFFR_X2)
                                100.38   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _49199_/CK (DFFR_X2)
                          0.69    0.69   library removal time
                                  0.69   data required time
-----------------------------------------------------------------------------
                                  0.69   data required time
                               -100.38   data arrival time
-----------------------------------------------------------------------------
                                 99.69   slack (MET)


Startpoint: _40797_ (negative level-sensitive latch clocked by clk)
Endpoint: _38487_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _40797_/GN (DLL_X1)
                  0.01    0.04  500.04 ^ _40797_/Q (DLL_X1)
     1    1.05                           gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[31].cg_i.en_latch (net)
                  0.01    0.00  500.04 ^ _38487_/A2 (AND2_X1)
                                500.04   data arrival time

                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 v _38487_/A1 (AND2_X1)
                          0.00  500.00   clock gating hold time
                                500.00   data required time
-----------------------------------------------------------------------------
                                500.00   data required time
                               -500.04   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _49227_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _49227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _49227_/CK (DFFR_X2)
                  0.02    0.11    0.11 v _49227_/Q (DFFR_X2)
     1   23.15                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[14] (net)
                  0.02    0.00    0.11 v _39872_/A (INV_X16)
                  0.01    0.02    0.13 ^ _39872_/ZN (INV_X16)
    17  132.09                           _19497_ (net)
                  0.01    0.00    0.13 ^ _40446_/B2 (OAI21_X1)
                  0.01    0.02    0.14 v _40446_/ZN (OAI21_X1)
     1    1.16                           _00799_ (net)
                  0.01    0.00    0.14 v _49227_/D (DFFR_X2)
                                  0.14   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _49227_/CK (DFFR_X2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.14   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _49199_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1   27.79                           rst_ni (net)
                  0.00    0.00  100.00 ^ input10/A (BUF_X32)
                  0.02    0.03  100.04 ^ input10/Z (BUF_X32)
   272  908.65                           net10 (net)
                  0.42    0.34  100.38 ^ _49199_/RN (DFFR_X2)
                                100.38   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _49199_/CK (DFFR_X2)
                          0.03 1000.03   library recovery time
                               1000.03   data required time
-----------------------------------------------------------------------------
                               1000.03   data required time
                               -100.38   data arrival time
-----------------------------------------------------------------------------
                                899.65   slack (MET)


Startpoint: _44161_ (negative level-sensitive latch clocked by clk)
Endpoint: _39093_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _44161_/GN (DLL_X1)
                  0.01    0.07  500.07 v _44161_/Q (DLL_X1)
     1    1.79                           gen_sub_units_scm[1].sub_unit_i.gen_cg_word_iter[17].cg_i.en_latch (net)
                  0.01    0.00  500.07 v _39093_/A2 (AND2_X1)
                                500.07   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _39093_/A1 (AND2_X1)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -500.07   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: _45258_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _44233_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _45258_/CK (DFFR_X2)
                  0.07    0.18    0.18 ^ _45258_/Q (DFFR_X2)
    33   59.81                           gen_sub_units_scm[1].sub_unit_i.wdata_a_q[5] (net)
                  0.07    0.01    0.20 ^ _44233_/D (DLH_X1)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _44233_/G (DLH_X1)
                          0.20    0.20   time borrowed from endpoint
                                  0.20   data required time
-----------------------------------------------------------------------------
                                  0.20   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                       500.00
library setup time                     -0.03
--------------------------------------------
max time borrow                       499.97
actual time borrow                      0.20
--------------------------------------------



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _49199_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1   27.79                           rst_ni (net)
                  0.00    0.00  100.00 ^ input10/A (BUF_X32)
                  0.02    0.03  100.04 ^ input10/Z (BUF_X32)
   272  908.65                           net10 (net)
                  0.42    0.34  100.38 ^ _49199_/RN (DFFR_X2)
                                100.38   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _49199_/CK (DFFR_X2)
                          0.03 1000.03   library recovery time
                               1000.03   data required time
-----------------------------------------------------------------------------
                               1000.03   data required time
                               -100.38   data arrival time
-----------------------------------------------------------------------------
                                899.65   slack (MET)


Startpoint: _44161_ (negative level-sensitive latch clocked by clk)
Endpoint: _39093_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _44161_/GN (DLL_X1)
                  0.01    0.07  500.07 v _44161_/Q (DLL_X1)
     1    1.79                           gen_sub_units_scm[1].sub_unit_i.gen_cg_word_iter[17].cg_i.en_latch (net)
                  0.01    0.00  500.07 v _39093_/A2 (AND2_X1)
                                500.07   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _39093_/A1 (AND2_X1)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -500.07   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: _45258_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _44233_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _45258_/CK (DFFR_X2)
                  0.07    0.18    0.18 ^ _45258_/Q (DFFR_X2)
    33   59.81                           gen_sub_units_scm[1].sub_unit_i.wdata_a_q[5] (net)
                  0.07    0.01    0.20 ^ _44233_/D (DLH_X1)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _44233_/G (DLH_X1)
                          0.20    0.20   time borrowed from endpoint
                                  0.20   data required time
-----------------------------------------------------------------------------
                                  0.20   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                       500.00
library setup time                     -0.03
--------------------------------------------
max time borrow                       499.97
actual time borrow                      0.20
--------------------------------------------



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20259_/ZN                            106.81  126.85  -20.04 (VIOLATED)
_20160_/ZN                             63.32   72.54   -9.22 (VIOLATED)
_20197_/ZN                             63.32   70.69   -7.36 (VIOLATED)
_20142_/ZN                            106.81  106.82   -0.00 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.058296576142311096

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2936

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-20.041118621826172

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
106.81099700927734

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1876

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 4

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.1983

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.89e-05   2.06e-06   2.93e-04   3.24e-04  38.4%
Combinational          5.42e-06   2.20e-05   4.93e-04   5.20e-04  61.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.43e-05   2.41e-05   7.86e-04   8.44e-04 100.0%
                           4.1%       2.9%      93.1%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 43918 u^2 30% utilization.
Core area = 590360400000

Elapsed time: 0:22.51[h:]min:sec. CPU time: user 22.37 sys 0.12 (99%). Peak memory: 258228KB.
