

================================================================
== Vivado HLS Report for 'softmax'
================================================================
* Date:           Fri Mar  6 01:36:37 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        softmax_cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.397|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  322|  322|  322|  322|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- DEN     |  130|  130|        13|          -|          -|    10|    no    |
        |- OUT     |  190|  190|        19|          -|          -|    10|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 15 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 2 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %in_r) nounwind, !map !14"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %out_r) nounwind, !map !20"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @softmax_str) nounwind"   --->   Operation 36 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%idx = alloca [10 x i32], align 16" [softmax_Alg.cpp:10]   --->   Operation 37 'alloca' 'idx' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 38 [1/1] (1.76ns)   --->   "br label %1" [softmax_Alg.cpp:12]   --->   Operation 38 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%denom_0 = phi float [ 0.000000e+00, %0 ], [ %denom, %2 ]"   --->   Operation 39 'phi' 'denom_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_0 = phi i4 [ 0, %0 ], [ %p, %2 ]"   --->   Operation 40 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.30ns)   --->   "%icmp_ln12 = icmp eq i4 %p_0, -6" [softmax_Alg.cpp:12]   --->   Operation 41 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.73ns)   --->   "%p = add i4 %p_0, 1" [softmax_Alg.cpp:12]   --->   Operation 43 'add' 'p' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %.preheader.preheader, label %2" [softmax_Alg.cpp:12]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i4 %p_0 to i64" [softmax_Alg.cpp:13]   --->   Operation 45 'zext' 'zext_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%in_addr = getelementptr [10 x float]* %in_r, i64 0, i64 %zext_ln13" [softmax_Alg.cpp:13]   --->   Operation 46 'getelementptr' 'in_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (2.32ns)   --->   "%in_load = load float* %in_addr, align 4" [softmax_Alg.cpp:13]   --->   Operation 47 'load' 'in_load' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 48 [1/1] (1.76ns)   --->   "br label %.preheader" [softmax_Alg.cpp:17]   --->   Operation 48 'br' <Predicate = (icmp_ln12)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 8.02>
ST_3 : Operation 49 [1/2] (2.32ns)   --->   "%in_load = load float* %in_addr, align 4" [softmax_Alg.cpp:13]   --->   Operation 49 'load' 'in_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 50 [4/4] (5.70ns)   --->   "%x_assign = fmul float %in_load, 1.000000e+01" [softmax_Alg.cpp:13]   --->   Operation 50 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 51 [3/4] (5.70ns)   --->   "%x_assign = fmul float %in_load, 1.000000e+01" [softmax_Alg.cpp:13]   --->   Operation 51 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 52 [2/4] (5.70ns)   --->   "%x_assign = fmul float %in_load, 1.000000e+01" [softmax_Alg.cpp:13]   --->   Operation 52 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 53 [1/4] (5.70ns)   --->   "%x_assign = fmul float %in_load, 1.000000e+01" [softmax_Alg.cpp:13]   --->   Operation 53 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %x_assign to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13]   --->   Operation 54 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13]   --->   Operation 55 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13]   --->   Operation 56 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13]   --->   Operation 57 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13]   --->   Operation 58 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13]   --->   Operation 59 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (1.91ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13]   --->   Operation 60 'add' 'add_ln339' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13]   --->   Operation 61 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13]   --->   Operation 62 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13]   --->   Operation 63 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13]   --->   Operation 64 'select' 'ush' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sext_ln1311_1 = sext i9 %ush to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13]   --->   Operation 65 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sext_ln1311_2 = sext i9 %ush to i25" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13]   --->   Operation 66 'sext' 'sext_ln1311_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13]   --->   Operation 67 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13]   --->   Operation 68 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V_1 = shl i79 %zext_ln682, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13]   --->   Operation 69 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13]   --->   Operation 70 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln662 = zext i1 %tmp to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13]   --->   Operation 71 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_1 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_1, i32 24, i32 55)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13]   --->   Operation 72 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_5 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13]   --->   Operation 73 'select' 'p_Val2_5' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.35>
ST_8 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln13)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13]   --->   Operation 74 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (2.55ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_5" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13]   --->   Operation 75 'sub' 'result_V_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln13)   --->   "%p_Val2_6 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_5" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13]   --->   Operation 76 'select' 'p_Val2_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln13 = add nsw i32 200, %p_Val2_6" [softmax_Alg.cpp:13]   --->   Operation 77 'add' 'add_ln13' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%idx_addr = getelementptr inbounds [10 x i32]* %idx, i64 0, i64 %zext_ln13" [softmax_Alg.cpp:13]   --->   Operation 78 'getelementptr' 'idx_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (2.32ns)   --->   "store i32 %add_ln13, i32* %idx_addr, align 4" [softmax_Alg.cpp:13]   --->   Operation 79 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i32 %add_ln13 to i64" [softmax_Alg.cpp:14]   --->   Operation 80 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%expTable_addr = getelementptr inbounds [400 x float]* @expTable, i64 0, i64 %sext_ln14" [softmax_Alg.cpp:14]   --->   Operation 81 'getelementptr' 'expTable_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [2/2] (3.25ns)   --->   "%expTable_load = load float* %expTable_addr, align 4" [softmax_Alg.cpp:14]   --->   Operation 82 'load' 'expTable_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 83 [1/2] (3.25ns)   --->   "%expTable_load = load float* %expTable_addr, align 4" [softmax_Alg.cpp:14]   --->   Operation 83 'load' 'expTable_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 84 [5/5] (7.25ns)   --->   "%denom = fadd float %denom_0, %expTable_load" [softmax_Alg.cpp:14]   --->   Operation 84 'fadd' 'denom' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 85 [4/5] (7.25ns)   --->   "%denom = fadd float %denom_0, %expTable_load" [softmax_Alg.cpp:14]   --->   Operation 85 'fadd' 'denom' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 86 [3/5] (7.25ns)   --->   "%denom = fadd float %denom_0, %expTable_load" [softmax_Alg.cpp:14]   --->   Operation 86 'fadd' 'denom' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 87 [2/5] (7.25ns)   --->   "%denom = fadd float %denom_0, %expTable_load" [softmax_Alg.cpp:14]   --->   Operation 87 'fadd' 'denom' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [softmax_Alg.cpp:12]   --->   Operation 88 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 89 [1/5] (7.25ns)   --->   "%denom = fadd float %denom_0, %expTable_load" [softmax_Alg.cpp:14]   --->   Operation 89 'fadd' 'denom' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "br label %1" [softmax_Alg.cpp:12]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 2> <Delay = 2.32>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%p1_0 = phi i4 [ %p_1, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 91 'phi' 'p1_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (1.30ns)   --->   "%icmp_ln17 = icmp eq i4 %p1_0, -6" [softmax_Alg.cpp:17]   --->   Operation 92 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 93 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (1.73ns)   --->   "%p_1 = add i4 %p1_0, 1" [softmax_Alg.cpp:17]   --->   Operation 94 'add' 'p_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %4, label %3" [softmax_Alg.cpp:17]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i4 %p1_0 to i64" [softmax_Alg.cpp:18]   --->   Operation 96 'zext' 'zext_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%idx_addr_1 = getelementptr inbounds [10 x i32]* %idx, i64 0, i64 %zext_ln18" [softmax_Alg.cpp:18]   --->   Operation 97 'getelementptr' 'idx_addr_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_15 : Operation 98 [2/2] (2.32ns)   --->   "%idx_load = load i32* %idx_addr_1, align 4" [softmax_Alg.cpp:18]   --->   Operation 98 'load' 'idx_load' <Predicate = (!icmp_ln17)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "ret void" [softmax_Alg.cpp:20]   --->   Operation 99 'ret' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 16 <SV = 3> <Delay = 5.57>
ST_16 : Operation 100 [1/2] (2.32ns)   --->   "%idx_load = load i32* %idx_addr_1, align 4" [softmax_Alg.cpp:18]   --->   Operation 100 'load' 'idx_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i32 %idx_load to i64" [softmax_Alg.cpp:18]   --->   Operation 101 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "%expTable_addr_1 = getelementptr inbounds [400 x float]* @expTable, i64 0, i64 %sext_ln18" [softmax_Alg.cpp:18]   --->   Operation 102 'getelementptr' 'expTable_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 103 [2/2] (3.25ns)   --->   "%expTable_load_1 = load float* %expTable_addr_1, align 4" [softmax_Alg.cpp:18]   --->   Operation 103 'load' 'expTable_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>

State 17 <SV = 4> <Delay = 3.25>
ST_17 : Operation 104 [1/2] (3.25ns)   --->   "%expTable_load_1 = load float* %expTable_addr_1, align 4" [softmax_Alg.cpp:18]   --->   Operation 104 'load' 'expTable_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 400> <ROM>

State 18 <SV = 5> <Delay = 6.07>
ST_18 : Operation 105 [16/16] (6.07ns)   --->   "%tmp_3 = fdiv float %expTable_load_1, %denom_0" [softmax_Alg.cpp:18]   --->   Operation 105 'fdiv' 'tmp_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 6> <Delay = 6.07>
ST_19 : Operation 106 [15/16] (6.07ns)   --->   "%tmp_3 = fdiv float %expTable_load_1, %denom_0" [softmax_Alg.cpp:18]   --->   Operation 106 'fdiv' 'tmp_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 7> <Delay = 6.07>
ST_20 : Operation 107 [14/16] (6.07ns)   --->   "%tmp_3 = fdiv float %expTable_load_1, %denom_0" [softmax_Alg.cpp:18]   --->   Operation 107 'fdiv' 'tmp_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 8> <Delay = 6.07>
ST_21 : Operation 108 [13/16] (6.07ns)   --->   "%tmp_3 = fdiv float %expTable_load_1, %denom_0" [softmax_Alg.cpp:18]   --->   Operation 108 'fdiv' 'tmp_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 9> <Delay = 6.07>
ST_22 : Operation 109 [12/16] (6.07ns)   --->   "%tmp_3 = fdiv float %expTable_load_1, %denom_0" [softmax_Alg.cpp:18]   --->   Operation 109 'fdiv' 'tmp_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 10> <Delay = 6.07>
ST_23 : Operation 110 [11/16] (6.07ns)   --->   "%tmp_3 = fdiv float %expTable_load_1, %denom_0" [softmax_Alg.cpp:18]   --->   Operation 110 'fdiv' 'tmp_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 11> <Delay = 6.07>
ST_24 : Operation 111 [10/16] (6.07ns)   --->   "%tmp_3 = fdiv float %expTable_load_1, %denom_0" [softmax_Alg.cpp:18]   --->   Operation 111 'fdiv' 'tmp_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 12> <Delay = 6.07>
ST_25 : Operation 112 [9/16] (6.07ns)   --->   "%tmp_3 = fdiv float %expTable_load_1, %denom_0" [softmax_Alg.cpp:18]   --->   Operation 112 'fdiv' 'tmp_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 13> <Delay = 6.07>
ST_26 : Operation 113 [8/16] (6.07ns)   --->   "%tmp_3 = fdiv float %expTable_load_1, %denom_0" [softmax_Alg.cpp:18]   --->   Operation 113 'fdiv' 'tmp_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 14> <Delay = 6.07>
ST_27 : Operation 114 [7/16] (6.07ns)   --->   "%tmp_3 = fdiv float %expTable_load_1, %denom_0" [softmax_Alg.cpp:18]   --->   Operation 114 'fdiv' 'tmp_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 15> <Delay = 6.07>
ST_28 : Operation 115 [6/16] (6.07ns)   --->   "%tmp_3 = fdiv float %expTable_load_1, %denom_0" [softmax_Alg.cpp:18]   --->   Operation 115 'fdiv' 'tmp_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 16> <Delay = 6.07>
ST_29 : Operation 116 [5/16] (6.07ns)   --->   "%tmp_3 = fdiv float %expTable_load_1, %denom_0" [softmax_Alg.cpp:18]   --->   Operation 116 'fdiv' 'tmp_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 17> <Delay = 6.07>
ST_30 : Operation 117 [4/16] (6.07ns)   --->   "%tmp_3 = fdiv float %expTable_load_1, %denom_0" [softmax_Alg.cpp:18]   --->   Operation 117 'fdiv' 'tmp_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 18> <Delay = 6.07>
ST_31 : Operation 118 [3/16] (6.07ns)   --->   "%tmp_3 = fdiv float %expTable_load_1, %denom_0" [softmax_Alg.cpp:18]   --->   Operation 118 'fdiv' 'tmp_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 19> <Delay = 6.07>
ST_32 : Operation 119 [2/16] (6.07ns)   --->   "%tmp_3 = fdiv float %expTable_load_1, %denom_0" [softmax_Alg.cpp:18]   --->   Operation 119 'fdiv' 'tmp_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 20> <Delay = 8.39>
ST_33 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [softmax_Alg.cpp:17]   --->   Operation 120 'specloopname' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 121 [1/16] (6.07ns)   --->   "%tmp_3 = fdiv float %expTable_load_1, %denom_0" [softmax_Alg.cpp:18]   --->   Operation 121 'fdiv' 'tmp_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 122 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [10 x float]* %out_r, i64 0, i64 %zext_ln18" [softmax_Alg.cpp:18]   --->   Operation 122 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 123 [1/1] (2.32ns)   --->   "store float %tmp_3, float* %out_addr, align 4" [softmax_Alg.cpp:18]   --->   Operation 123 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_33 : Operation 124 [1/1] (0.00ns)   --->   "br label %.preheader" [softmax_Alg.cpp:17]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('denom') with incoming values : ('denom', softmax_Alg.cpp:14) [10]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('p') with incoming values : ('p', softmax_Alg.cpp:12) [11]  (0 ns)
	'getelementptr' operation ('in_addr', softmax_Alg.cpp:13) [19]  (0 ns)
	'load' operation ('in_load', softmax_Alg.cpp:13) on array 'in_r' [20]  (2.32 ns)

 <State 3>: 8.02ns
The critical path consists of the following:
	'load' operation ('in_load', softmax_Alg.cpp:13) on array 'in_r' [20]  (2.32 ns)
	'fmul' operation ('x', softmax_Alg.cpp:13) [21]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', softmax_Alg.cpp:13) [21]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', softmax_Alg.cpp:13) [21]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', softmax_Alg.cpp:13) [21]  (5.7 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'add' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13) [29]  (1.92 ns)
	'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13) [33]  (0.968 ns)
	'shl' operation ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13) [38]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13) [42]  (4.42 ns)

 <State 8>: 8.36ns
The critical path consists of the following:
	'sub' operation ('result.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13) [43]  (2.55 ns)
	'select' operation ('__Val2__', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->softmax_Alg.cpp:13) [44]  (0 ns)
	'add' operation ('add_ln13', softmax_Alg.cpp:13) [45]  (2.55 ns)
	'getelementptr' operation ('expTable_addr', softmax_Alg.cpp:14) [49]  (0 ns)
	'load' operation ('expTable_load', softmax_Alg.cpp:14) on array 'expTable' [50]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('expTable_load', softmax_Alg.cpp:14) on array 'expTable' [50]  (3.25 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('denom', softmax_Alg.cpp:14) [51]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('denom', softmax_Alg.cpp:14) [51]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('denom', softmax_Alg.cpp:14) [51]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('denom', softmax_Alg.cpp:14) [51]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('denom', softmax_Alg.cpp:14) [51]  (7.26 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'phi' operation ('p') with incoming values : ('p', softmax_Alg.cpp:17) [56]  (0 ns)
	'getelementptr' operation ('idx_addr_1', softmax_Alg.cpp:18) [64]  (0 ns)
	'load' operation ('idx_load', softmax_Alg.cpp:18) on array 'idx', softmax_Alg.cpp:10 [65]  (2.32 ns)

 <State 16>: 5.58ns
The critical path consists of the following:
	'load' operation ('idx_load', softmax_Alg.cpp:18) on array 'idx', softmax_Alg.cpp:10 [65]  (2.32 ns)
	'getelementptr' operation ('expTable_addr_1', softmax_Alg.cpp:18) [67]  (0 ns)
	'load' operation ('expTable_load_1', softmax_Alg.cpp:18) on array 'expTable' [68]  (3.25 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'load' operation ('expTable_load_1', softmax_Alg.cpp:18) on array 'expTable' [68]  (3.25 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_3', softmax_Alg.cpp:18) [69]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_3', softmax_Alg.cpp:18) [69]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_3', softmax_Alg.cpp:18) [69]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_3', softmax_Alg.cpp:18) [69]  (6.08 ns)

 <State 22>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_3', softmax_Alg.cpp:18) [69]  (6.08 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_3', softmax_Alg.cpp:18) [69]  (6.08 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_3', softmax_Alg.cpp:18) [69]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_3', softmax_Alg.cpp:18) [69]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_3', softmax_Alg.cpp:18) [69]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_3', softmax_Alg.cpp:18) [69]  (6.08 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_3', softmax_Alg.cpp:18) [69]  (6.08 ns)

 <State 29>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_3', softmax_Alg.cpp:18) [69]  (6.08 ns)

 <State 30>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_3', softmax_Alg.cpp:18) [69]  (6.08 ns)

 <State 31>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_3', softmax_Alg.cpp:18) [69]  (6.08 ns)

 <State 32>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_3', softmax_Alg.cpp:18) [69]  (6.08 ns)

 <State 33>: 8.4ns
The critical path consists of the following:
	'fdiv' operation ('tmp_3', softmax_Alg.cpp:18) [69]  (6.08 ns)
	'store' operation ('store_ln18', softmax_Alg.cpp:18) of variable 'tmp_3', softmax_Alg.cpp:18 on array 'out_r' [71]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
