emu compiled at Mar  5 2024, 09:50:41
Using simulated 32768B flash
Using simulated 8192MB RAM
The image is /nfs/home/xuezhen/pro/xiangshan/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
The reference model is ready-to-run/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
Running CoreMark for 3 iterations
[WARNING] difftest store queue overflow
2K performance run parameters for coremark.
CoreMark Size    : 666
Total time (ms)  : 5712
Iterations       : 3
Compiler version : GCC12.2.0
seedcrc          : 0xe9f5
[0]crclist       : 0xe714
[0]crcmatrix     : 0x1fd7
[0]crcstate      : 0x8e3a
[0]crcfinal      : 0x2e87
Finised in 5712 ms.
==================================================
CoreMark Iterations/Sec 525
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.vectorPermutationBlock.vprs.vectorBusyTable: busy_count,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.waittable: wait_table_bit_set,              2004061
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_0: wrbypass_hit,                  424
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_0: wrbypass_miss,                  634
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryPenalty1,                 8422
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryReq1,                  127
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.mshrAlloc: nrWorkingABCmshr,                 2698
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.mshrAlloc: conflictA,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.mshrAlloc: conflictB,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.mshrAlloc: conflictC,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.lduSelectNetwork: sel_0_oldest,                 7902
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.lduSelectNetwork: sel_0_regular,                93583
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.lduSelectNetwork: sel_1_oldest,                 8524
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode: utilization,              1925170
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.lduSelectNetwork: sel_1_regular,                93670
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.lduSelectNetwork: sel_0_lpv_sel,                45748
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode: waitInstr,               542037
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.lduSelectNetwork: sel_0_cancelled,                  851
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode: stall_cycle,               137449
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.lduSelectNetwork: sel_1_lpv_sel,                46232
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.lduSelectNetwork: sel_1_cancelled,                  876
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_target_diff,                35180
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_branch_num_diff,                 9706
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access,                46977
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_direction_diff,                54503
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_cfi_idx_diff,                54205
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: accessPorts0,                25819
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_fallThroughError,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: hitPorts0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_taken,                31237
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: hitspPorts0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_taken,                28237
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: accessPorts1,                26044
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: hitPorts1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_br_taken,                10219
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: hitspPorts1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_jalr_target,                   96
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_others,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt: sms_pf_gen_conflict,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect,                59474
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect,                10315
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt: sms_pht_disabled,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s1_not_valid,                20120
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt: sms_agt_disabled,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt: sms_pf_real_issued,                    5
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_0: wrbypass_hit,                  558
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher: prefetch_req_fromL1,                    5
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_0: wrbypass_miss,                  552
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher: prefetch_req_fromL2,                   61
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_4_0: wrbypass_hit,                  323
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher: prefetch_req_L1L2_overlapped,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher: bop_send2_queue,                   61
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_4_0: wrbypass_miss,                  528
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher: sms_send2_queue,                    5
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_5_0: wrbypass_hit,                  315
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher: prefetch_train,                   67
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_5_0: wrbypass_miss,                  463
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher: prefetch_train_on_miss,                   34
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_6_0: wrbypass_hit,                 1057
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_6_0: wrbypass_miss,                  567
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher: prefetch_train_on_pf_hit,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_7_0: wrbypass_hit,                  894
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_7_0: wrbypass_miss,                  549
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher: prefetch_train_on_cache_hit,                   32
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_2.wrbypasses_0: wrbypass_hit,                 3337
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher: prefetch_send2_pfq,                   66
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_2.wrbypasses_0: wrbypass_miss,                12801
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_3.wrbypasses_0: wrbypass_hit,                 2509
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_3.wrbypasses_0: wrbypass_miss,                13629
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_conflict,                  531
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.directory: selfdir_A_req,                   56
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_enq_0,                  585
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.directory: selfdir_A_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_hit_0,                 6774
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.directory: selfdir_B_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_enq_0,                  424
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.directory: selfdir_B_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_hit_0,                 5876
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.directory: selfdir_C_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_enq_0,                  643
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.directory: selfdir_C_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_hit_0,                 2010
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.directory: selfdir_dirty,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_enq_0,                  652
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.directory: selfdir_TIP,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_hit_0,                 4770
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.directory: selfdir_BRANCH,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.mshrAlloc: nrWorkingABCmshr,                 2671
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_4_wrbypass_enq_0,                  489
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.directory: selfdir_TRUNK,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_4_wrbypass_hit_0,                  172
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.directory: selfdir_INVALID,                   56
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_5_wrbypass_enq_0,                  412
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.mshrAlloc: conflictA,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.directory: selfdir_A_req,                   58
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_5_wrbypass_hit_0,                  278
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_6_wrbypass_enq_0,                  495
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.directory: selfdir_A_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.mshrAlloc: conflictB,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_6_wrbypass_hit_0,                  296
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.mshrAlloc: conflictC,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_7_wrbypass_enq_0,                  433
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.directory: selfdir_B_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_7_wrbypass_hit_0,                  596
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.directory: selfdir_B_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_real_updates,                  588
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.directory: selfdir_C_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_silent_updates_eliminated,                 6771
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.directory: selfdir_C_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_real_updates,                  448
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.directory: selfdir_dirty,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_silent_updates_eliminated,                 5852
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.directory: selfdir_TIP,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_real_updates,                  663
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.directory: selfdir_BRANCH,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_silent_updates_eliminated,                 1990
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.directory: selfdir_TRUNK,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_real_updates,                  585
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.directory: selfdir_INVALID,                   58
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_silent_updates_eliminated,                 4837
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.directory: selfdir_A_req,                   59
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_4_real_updates,                  496
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.directory: selfdir_A_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_4_silent_updates_eliminated,                  165
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.directory: selfdir_B_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_5_real_updates,                  451
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.directory: selfdir_B_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_5_silent_updates_eliminated,                  239
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.directory: selfdir_C_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_6_real_updates,                  576
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.directory: selfdir_C_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_6_silent_updates_eliminated,                  215
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.directory: selfdir_dirty,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_7_real_updates,                  445
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.directory: selfdir_TIP,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_7_silent_updates_eliminated,                  584
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.directory: selfdir_BRANCH,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_hits,                64666
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.directory: selfdir_TRUNK,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_update_req,                 7359
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0.wrbypass: wrbypass_hit,                   81
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_update_req,                 6300
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.directory: selfdir_INVALID,                   59
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_update_req,                 2653
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0.wrbypass: wrbypass_miss,                   10
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_update_req,                 5422
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1.wrbypass: wrbypass_hit,                   84
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_4_update_req,                  661
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1.wrbypass: wrbypass_miss,                   23
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_5_update_req,                  690
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2.wrbypass: wrbypass_hit,                   41
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_6_update_req,                  791
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2.wrbypass: wrbypass_miss,                   16
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_7_update_req,                 1029
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3.wrbypass: wrbypass_hit,                   10
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3.wrbypass: wrbypass_miss,                   24
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.jmpSelectNetwork: sel_0_oldest,                 1034
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.jmpSelectNetwork: sel_0_regular,                35840
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.jmpSelectNetwork: sel_0_lpv_sel,                 1351
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.jmpSelectNetwork: sel_0_cancelled,                   14
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: waittable_load_wait,                29771
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: storeset_load_wait,                17218
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: storeset_load_strict_wait,                 2836
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: storeset_store_wait,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: in,              1255291
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: empty,               180067
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: utilization,              1700552
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: waitInstr,               446051
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_rob,                12267
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_int_dq,                24322
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_fp_dq,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_ls_dq,                75372
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache: fake_tag_read_conflict,               189680
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache: num_loads,               189680
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache: access_early_replace,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: valid_entries_num_0_4,               372649
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: valid_entries_num_4_8,               171479
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: valid_entries_num_8_12,                56449
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: valid_entries_num_12_16,                32356
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: valid_entries_num_0_4,               632933
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: valid_entries_num_4_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: valid_entries_num_8_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: valid_entries_num_12_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: iss_0_AluMulComplex_conflict,                10534
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: iss_0_AluMulComplex_issue,               199367
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: iss_1_AluMulComplex_conflict,                10632
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: iss_1_AluMulComplex_issue,               199106
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: iss_2_AluDivComplex_conflict,                   30
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: iss_2_AluDivComplex_issue,               184947
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: iss_3_AluMiscComplex_conflict,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: iss_3_AluMiscComplex_issue,               184706
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: iss_4_JmpComplex_issue,                36241
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: issue_num_1_2,               392002
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: issue_num_2_3,                89083
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: issue_num_3_4,                97775
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: issue_num_4_5,                54073
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: valid_entries_num_0_4,               167359
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: valid_entries_num_4_8,                59249
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: valid_entries_num_8_12,                56116
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: valid_entries_num_12_16,                58995
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: valid_entries_num_16_20,                61208
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: valid_entries_num_20_24,                80187
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: valid_entries_num_24_28,               105829
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: valid_entries_num_28_32,                43990
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: valid_entries_num_0_4,               502508
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: valid_entries_num_4_8,                11285
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: valid_entries_num_8_12,                27913
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: valid_entries_num_12_16,                91227
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_lookup_in,                  198
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_lookup_out,                  198
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_evict_in,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_evict_out,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_update,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_update_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_lookup,                  198
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_lookup_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_way_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_way_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_21,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_22,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_23,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_24,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_25,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_26,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_27,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_28,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_29,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_31,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_pf_gen,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_11: wb_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_11: wb_release,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_11: wb_probe_resp,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_11: wb_probe_ttob_fix,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_11: penalty_blocked_by_channel_C,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_11: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_10: wb_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_10: wb_release,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_10: wb_probe_resp,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_10: wb_probe_ttob_fix,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_10: penalty_blocked_by_channel_C,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_10: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_6: wb_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_6: wb_release,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_6: wb_probe_resp,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_6: wb_probe_ttob_fix,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_6: penalty_blocked_by_channel_C,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_6: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_5: wb_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_5: wb_release,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_5: wb_probe_resp,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_5: wb_probe_ttob_fix,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_5: penalty_blocked_by_channel_C,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_5: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_4: wb_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_4: wb_release,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_4: wb_probe_resp,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_4: wb_probe_ttob_fix,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_4: penalty_blocked_by_channel_C,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_4: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_3: wb_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_3: wb_release,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_3: wb_probe_resp,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_3: wb_probe_ttob_fix,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_3: penalty_blocked_by_channel_C,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_3: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_2: wb_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_2: wb_release,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_2: wb_probe_resp,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_2: wb_probe_ttob_fix,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_2: penalty_blocked_by_channel_C,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_2: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_1: wb_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_1: wb_release,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_1: wb_probe_resp,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_1: wb_probe_ttob_fix,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_1: penalty_blocked_by_channel_C,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_1: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_4: probe_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_4: probe_penalty,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_4: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access,               140273
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_4: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_1: probe_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_1: probe_penalty,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: accessPorts0,                94576
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hitPorts0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_0: probe_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hitspPorts0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_0: probe_penalty,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: accessPorts1,                95109
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hitPorts1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hitspPorts1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: first_access0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: accessPorts2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: access0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hitPorts2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: first_access1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hitspPorts2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: access1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: first_access2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: access2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: first_miss0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: miss0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: first_miss1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: miss1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: first_miss2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: miss2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: ptw_resp_count,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: ptw_resp_pf_count,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: ptw_resp_sp_count,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: ptw_resp_count,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: ptw_resp_pf_count,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: ptw_resp_sp_count,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s0_tlb_miss,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_0,               153808
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_1,               129434
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_2,               101287
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_3,                13245
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_0,                   84
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_1,                    6
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_2,                   28
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_3,                    4
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_0,               109682
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_1,                77813
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_2,                28216
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_3,                 1992
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_0,                   67
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_1,                   11
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_2,                   51
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_3,                   11
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s2_miss,                12019
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_14: wb_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_14: wb_release,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_14: wb_probe_resp,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_14: wb_probe_ttob_fix,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_14: penalty_blocked_by_channel_C,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_14: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_13: wb_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_13: wb_release,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_13: wb_probe_resp,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_13: wb_probe_ttob_fix,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_13: penalty_blocked_by_channel_C,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_13: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_7: wb_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_7: wb_release,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_7: wb_probe_resp,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_7: wb_probe_ttob_fix,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_7: penalty_blocked_by_channel_C,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_7: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4.wrbypass: wrbypass_hit,                    5
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4.wrbypass: wrbypass_miss,                   16
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1: ittage_table_bank_conflict,                   66
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1: ittage_table_updates,                  107
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1: ittage_table_hits,                  451
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0: ittage_table_bank_conflict,                   61
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0: ittage_table_updates,                   91
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.stdSelectNetwork: sel_0_oldest,                  784
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0: ittage_table_hits,                 1070
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2: ittage_table_bank_conflict,                   23
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.stdSelectNetwork: sel_0_regular,                26250
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2: ittage_table_updates,                   57
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.stdSelectNetwork: sel_1_oldest,                  808
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2: ittage_table_hits,                  165
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.stdSelectNetwork: sel_1_regular,                26419
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3: ittage_table_bank_conflict,                   21
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.stdSelectNetwork: sel_0_lpv_sel,                10827
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3: ittage_table_updates,                   34
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.stdSelectNetwork: sel_0_cancelled,                  106
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3: ittage_table_hits,                   56
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.stdSelectNetwork: sel_1_lpv_sel,                10888
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4: ittage_table_bank_conflict,                    7
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.stdSelectNetwork: sel_1_cancelled,                  102
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4: ittage_table_updates,                   21
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4: ittage_table_hits,                    9
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: req_count,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: tlb_req_cycle,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: ptw_req_cycle,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: req_count,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: tlb_req_cycle,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: ptw_req_cycle,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st: first_access0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st: access0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st: first_access1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st: access1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st: first_miss0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st: miss0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st: first_miss1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st: miss1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st: ptw_resp_count,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st: ptw_resp_pf_count,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st: ptw_resp_sp_count,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_read_hits,               392731
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_read_misses,                94698
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_commit_hits,               193943
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_commit_misses,                  634
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_update_req,               194577
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_update_ignored_old_entry,               192569
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_update_ignored_fauftb_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_updated,                 2008
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_7: probe_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_7: probe_penalty,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_7: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_0.store_s0: in_valid,                25819
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_7: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_6: probe_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_0.store_s0: in_fire,                25819
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_6: probe_penalty,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_0.store_s0: in_fire_first_issue,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_6: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_0.store_s0: addr_spec_success,                25818
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_6: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_0.store_s0: addr_spec_failed,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.mshrAlloc: nrWorkingABCmshr,                 2731
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_5: probe_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_0.store_s0: addr_spec_success_once,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_5: probe_penalty,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_5: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_0.store_s0: addr_spec_failed_once,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.directory: selfdir_A_req,                   59
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_5: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.mshrAlloc: conflictA,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.directory: selfdir_A_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_3: probe_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.directory: selfdir_B_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.mshrAlloc: conflictB,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_3: probe_penalty,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.directory: selfdir_B_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.mshrAlloc: conflictC,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.directory: selfdir_C_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.directory: selfdir_C_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.directory: selfdir_dirty,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_2: probe_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: in,              1256208
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_2: probe_penalty,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.directory: selfdir_TIP,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: utilization,              1719317
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.directory: selfdir_BRANCH,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: waitInstr,               464022
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.directory: selfdir_TRUNK,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.directory: selfdir_INVALID,                   59
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_dispatch,               112740
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb: wb_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_fp,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_int,                 3409
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_pred,                53243
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_walk,                 1691
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_alt_correct,                49017
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: recovery_bubbles,                 4971
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_alt_wrong,                 4226
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: move_instr_count,                96117
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_alt_differs,                46084
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na_ctr_updated,                 4469
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: fused_lui_load_instr_count,                  430
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na_ctr_inc,                 2046
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na_ctr_dec,                 2423
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_na,                 8816
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_na_correct,                 3331
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_na_wrong,                 1598
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na,                 4568
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_update_allocate_failure,                  229
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_update_allocate_success,                 8874
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_mispred,                 9798
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_reset_u,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_1,                   55
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.fpFreeList: utilization,             60761162
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_1,                  787
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.fpFreeList: allocation_blocked,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_2,                    7
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.fpFreeList: can_alloc_wrong,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_2,                 2120
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_3,                 3359
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_4,                 2414
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_write_blocks_read,                 2048
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_0_provided_at_pred,               136681
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_0_provided_at_commit,                40303
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_1_provided_at_pred,               108943
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_1_provided_at_commit,                37177
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_2_provided_at_pred,                58399
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_2_provided_at_commit,                22451
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_3_provided_at_pred,                 8608
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_3_provided_at_commit,                 5749
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_bim_at_pred,               320303
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_bim_at_commit,                49356
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_altpred_at_pred,                48659
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_altpred_at_commit,                 8816
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_provided_at_pred,               312631
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_provided_at_commit,               105680
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_conf_at_pred,               294420
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_conf_at_commit,                91263
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_unconf_at_pred,                18211
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_unconf_at_commit,                14417
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_agree_at_pred,               279558
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_agree_at_commit,               102165
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_disagree_at_pred,                14862
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_disagree_at_commit,                 3515
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_used_at_pred,               312631
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_used_at_commit,               105680
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_enq,                   66
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_update_on_mispred,                 7180
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_fromL1_enq,                   61
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_update_on_unconf,                 8958
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_fromL2_enq,                   61
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_mispred_but_tage_correct,                    2
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_deq,                   66
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_correct_and_tage_wrong,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_fromL1_deq,                   61
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_0: wb_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_fromL2_deq,                   61
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_0: wb_release,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_0_1,               632933
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_0: wb_probe_resp,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_0: wb_probe_ttob_fix,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_0: penalty_blocked_by_channel_C,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_0: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_17: wb_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_17: wb_release,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_17: wb_probe_resp,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_17: wb_probe_ttob_fix,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_17: penalty_blocked_by_channel_C,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_17: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_16: wb_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_16: wb_release,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_16: wb_probe_resp,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_16: wb_probe_ttob_fix,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_16: penalty_blocked_by_channel_C,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_16: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_20_21,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_15: wb_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_21_22,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_15: wb_release,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_22_23,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_15: wb_probe_resp,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_23_24,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_15: wb_probe_ttob_fix,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_24_25,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_15: penalty_blocked_by_channel_C,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_25_26,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_15: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_26_27,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_12: wb_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_27_28,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_12: wb_release,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_28_29,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_12: wb_probe_resp,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_29_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_12: wb_probe_ttob_fix,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_30_31,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_12: penalty_blocked_by_channel_C,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_31_32,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_12: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_count,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_9: wb_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_count_source0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_9: wb_release,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_count_source1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_9: wb_probe_resp,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_busy,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_9: wb_probe_ttob_fix,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_idle,               632934
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_9: penalty_blocked_by_channel_C,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: resp_blocked,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_9: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: mem_count,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_8: wb_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: mem_cycle,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_8: wb_release,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: mem_blocked,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_8: wb_probe_resp,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: iss_0_FmacComplex_issue,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_8: wb_probe_ttob_fix,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: iss_1_FmacComplex_issue,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_8: penalty_blocked_by_channel_C,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: iss_2_FmaDivComplex_conflict,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_8: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: iss_2_FmaDivComplex_issue,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: iss_3_FmaMiscComplex_conflict,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli32_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: iss_3_FmaMiscComplex_issue,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli48_srli48_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: issue_num_1_2,               632933
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slliw16_srliw16_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: issue_num_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: issue_num_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli1_add_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: valid_entries_num_0_4,               632933
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli2_add_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: valid_entries_num_4_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli3_add_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: valid_entries_num_8_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli31_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: valid_entries_num_12_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli30_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: valid_entries_num_16_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli29_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: valid_entries_num_20_24,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli8_andi255_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: valid_entries_num_24_28,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: valid_entries_num_28_32,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras: ras_s3_recover,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_conflict,                 1491
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras: ras_redirect_recover,                12793
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_enq_0,                 1404
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras: ras_s3_and_redirect_recover_at_the_same_time,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_hit_0,                 2063
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_enq_0,                 1415
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_hit_0,                18898
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_32,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_enq_0,                 1385
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_hit_0,                 4400
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_27,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_enq_0,                 1943
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_25,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_hit_0,                 1425
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_24,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_4_wrbypass_enq_0,                  435
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_4_wrbypass_hit_0,                 1155
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_5_wrbypass_enq_0,                  934
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_5_wrbypass_hit_0,                 1439
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_6_wrbypass_enq_0,                  610
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_6_wrbypass_hit_0,                  760
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_7_wrbypass_enq_0,                  607
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_7_wrbypass_hit_0,                  780
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_real_updates,                 1175
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_silent_updates_eliminated,                 2292
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_2,               632933
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_real_updates,                 1449
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_silent_updates_eliminated,                18864
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_real_updates,                 1375
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_silent_updates_eliminated,                 4410
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_real_updates,                 1744
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_silent_updates_eliminated,                 1624
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_24,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_4_real_updates,                  428
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_25,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_4_silent_updates_eliminated,                 1162
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_27,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_5_real_updates,                  394
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_5_silent_updates_eliminated,                 1979
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: bop_req,                   61
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_6_real_updates,                  661
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: bop_train,                   67
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_6_silent_updates_eliminated,                  709
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: bop_train_stall_for_st_not_ready,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_7_real_updates,                  719
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: bop_cross_page,                    6
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_7_silent_updates_eliminated,                  668
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_conflict,                 2386
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_hits,               165060
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_enq_0,                 1950
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_update_req,                 3467
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_hit_0,                 8454
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_update_req,                20313
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_enq_0,                 1189
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_update_req,                 5785
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_hit_0,                 4502
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_update_req,                 3368
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_enq_0,                 2479
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_4_update_req,                 1590
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_hit_0,                 3114
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_5_update_req,                 2373
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_enq_0,                 1249
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_6_update_req,                 1370
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_hit_0,                 3527
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_7_update_req,                 1387
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_4_wrbypass_enq_0,                  736
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_4_wrbypass_hit_0,                 2097
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_5_wrbypass_enq_0,                  478
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_5_wrbypass_hit_0,                 2266
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_6_wrbypass_enq_0,                  997
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_6_wrbypass_hit_0,                 1471
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_7_wrbypass_enq_0,                  879
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_7_wrbypass_hit_0,                 6219
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_real_updates,                 2125
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_silent_updates_eliminated,                 8279
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_real_updates,                 1441
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_silent_updates_eliminated,                 4250
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_real_updates,                 2645
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_silent_updates_eliminated,                 2948
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_real_updates,                 1443
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_silent_updates_eliminated,                 3333
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_4_real_updates,                  759
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_4_silent_updates_eliminated,                 2074
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_5_real_updates,                  612
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_5_silent_updates_eliminated,                 2132
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_6_real_updates,                  890
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_6_silent_updates_eliminated,                 1578
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_7_real_updates,                  852
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_7_silent_updates_eliminated,                 6246
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_hits,               289061
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_update_req,                10404
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_update_req,                 5691
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_update_req,                 5593
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_update_req,                 4776
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_4_update_req,                 2833
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_5_update_req,                 2744
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_6_update_req,                 2468
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_7_update_req,                 7098
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.mainPipe: fake_tag_write_intend,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.mainPipe: mainpipe_tag_write,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_conflict,                  579
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_enq_0,                  634
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_hit_0,                  424
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_enq_0,                  526
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_hit_0,                  212
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_enq_0,                  471
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_hit_0,                  316
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_enq_0,                  552
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_hit_0,                  558
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_4_wrbypass_enq_0,                  528
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_4_wrbypass_hit_0,                  323
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_5_wrbypass_enq_0,                  463
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_5_wrbypass_hit_0,                  315
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_6_wrbypass_enq_0,                  567
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_6_wrbypass_hit_0,                 1057
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_7_wrbypass_enq_0,                  549
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_7_wrbypass_hit_0,                  894
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_real_updates,                  637
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_silent_updates_eliminated,                  421
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_real_updates,                  498
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_silent_updates_eliminated,                  240
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_real_updates,                  446
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_silent_updates_eliminated,                  341
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_real_updates,                  519
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_silent_updates_eliminated,                  591
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_4_real_updates,                  544
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_4_silent_updates_eliminated,                  307
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_5_real_updates,                  466
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_5_silent_updates_eliminated,                  312
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_6_real_updates,                  590
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_6_silent_updates_eliminated,                 1034
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_7_real_updates,                  540
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli4_add_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.renameQueue: valid_entries_num_0_2,               632933
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.mshrAlloc: nrWorkingABCmshr,                 2583
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.dqMem: valid_entries_num_0_3,               632933
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.integerBusyTable: busy_count,             20822560
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli29_add_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.mulSelectNetwork: sel_0_oldest,                  373
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_7_silent_updates_eliminated,                  903
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation.floatingBusyTable: busy_count,                  368
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_hits,                15347
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli30_add_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.dqMem: valid_entries_num_3_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.renameQueue: valid_entries_num_2_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.dqMem: valid_entries_num_6_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_update_req,                 1058
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.renameQueue: valid_entries_num_4_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.floatingBusyTable: busy_count,                  304
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.mulSelectNetwork: sel_0_regular,                14093
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli31_add_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.integerBusyTable: busy_count,             19569536
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_update_req,                  738
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.dqMem: valid_entries_num_9_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli32_add_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_update_req,                  787
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.mulSelectNetwork: sel_1_oldest,                  364
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.vectorReservationStation.integerBusyTable: busy_count,             25441901
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_update_req,                 1110
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.mulSelectNetwork: sel_1_regular,                14048
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.vectorReservationStation.floatingBusyTable: busy_count,                  368
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_4_update_req,                  851
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.mulSelectNetwork: sel_0_lpv_sel,                 9946
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.vectorPermutationBlock.vprs.integerBusyTable: busy_count,             25441901
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_5_update_req,                  778
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.vectorPermutationBlock.vprs.floatingBusyTable: busy_count,                  368
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi1_add_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.mulSelectNetwork: sel_0_cancelled,                   79
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.renameQueue: valid_entries_num_6_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi1_addw_0,                  147
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.mulSelectNetwork: sel_1_lpv_sel,                 9974
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_6_update_req,                 1624
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.dqCommon: valid_entries_num_0_3,               632933
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.mulSelectNetwork: sel_1_cancelled,                   71
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_7_update_req,                 1443
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi_f00_or_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.dqCommon: valid_entries_num_3_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_reset_u,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi127_mulw_0,                 2468
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.writebackNetwork.redirectGen: total_redirect_num,                11342
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_andi255_0,                 3051
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.writebackNetwork.redirectGen: miss_pred_redirect_num,                11103
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.mshrAlloc: conflictA,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_write_blocks_read,                  267
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_andi1_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.writebackNetwork.redirectGen: bad_taken_redirect_num,                 5255
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req_blank,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_final_provided_at_pred,                  587
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.dqCommon: valid_entries_num_6_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_zexth_0,                  233
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.writebackNetwork.redirectGen: bad_not_taken_redirect_num,                 5848
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.dqCommon: valid_entries_num_9_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_sexth_0,                   90
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.writebackNetwork.redirectGen: load_store_redirect_num,                  239
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp_blank,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_final_provided_at_commit,                   78
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_logic_andi1_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.writebackNetwork.redirectGen: load_load_redirect_num,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req_blank_ignore_ready,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_provided_not_used_at_pred,                    3
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_logic_zexth_0,                 3530
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.writebackNetwork.redirectGen: exception_redirect_num,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.writebackNetwork.redirectGen: flush_redirect_num,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp_blank_ignore_ready,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_provided_not_used_at_commit,                    2
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: conflict_fusion_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_as_final_pred_at_pred,                    4
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.mshrAlloc: conflictB,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli32_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.a_req_buffer: req_buffer_flow,                   56
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_0_oldest,                33045
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.a_req_buffer: req_buffer_alloc,                   19
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli48_srli48_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_0_regular,               169356
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_as_final_pred_at_commit,                    3
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.a_req_buffer: req_buffer_full,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slliw16_srliw16_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_1_oldest,                33330
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.a_req_buffer: req_buffer_util_0,               632915
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_1_regular,               168975
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_not_used_at_pred,                  754
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_2_oldest,                20705
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.mshrAlloc: conflictC,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_2_regular,               171020
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_not_used_at_commit,                  167
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_1_way_hit,               423848
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli1_add_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_1_way_hit,                   94
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli2_add_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_3_oldest,                20599
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_final_provided_at_pred,                  158
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.a_req_buffer: req_buffer_util_1,                   19
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_3_regular,               171039
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_final_provided_at_commit,                   87
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli3_add_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_0_lpv_sel,                39004
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_provided_not_used_at_pred,                   10
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.a_req_buffer: recv_prefetch,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_2_way_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.a_req_buffer: recv_normal,                   56
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_2_way_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: sldu_0_issue,                99772
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli31_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: sldu_1_issue,               100465
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli30_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_0_cancelled,                  761
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: iss_0_MemComplex_conflict,                 8566
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_3_way_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli29_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_provided_not_used_at_commit,                    6
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: iss_0_MemComplex_issue,               132200
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_as_final_pred_at_pred,                    2
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_3_way_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli8_andi255_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_1_lpv_sel,                39177
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: iss_1_MemComplex_conflict,                 8721
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_4_way_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_1_cancelled,                  764
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: iss_1_MemComplex_issue,               133055
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_as_final_pred_at_commit,                    2
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli4_add_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_2_lpv_sel,                39100
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_not_used_at_pred,                  116
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli29_add_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_2_cancelled,                  706
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_not_used_at_commit,                   48
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_3_lpv_sel,                39045
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_final_provided_at_pred,                  109
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_4_way_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli30_add_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_3_cancelled,                  727
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: issue_num_1_2,               632933
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_final_provided_at_commit,                   44
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: valid_entries_num_0_4,               319239
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_provided_not_used_at_pred,                    2
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way0,                  347
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_provided_not_used_at_commit,                    2
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way0_has_empty,                  341
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: valid_entries_num_4_8,                76124
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: valid_entries_num_8_12,                67291
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: valid_entries_num_12_16,                24000
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli31_add_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way0,               247043
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli32_add_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_not_used_at_pred,                   36
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi1_add_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_not_used_at_commit,                   17
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: valid_entries_num_16_20,                 6041
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way1,                  141
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_final_provided_at_pred,                   47
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way1_has_empty,                  140
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi1_addw_1,                  155
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way1,               133507
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi_f00_or_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: valid_entries_num_20_24,                 3830
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_final_provided_at_commit,                   20
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi127_mulw_1,                 1921
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: valid_entries_num_24_28,                 5237
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way2,                   45
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: valid_entries_num_28_32,                18245
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way2_has_empty,                   45
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: valid_entries_num_32_36,                32000
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way2,                42128
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_provided_not_used_at_pred,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: valid_entries_num_36_40,                39928
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way3,                    6
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: valid_entries_num_40_44,                33891
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_andi255_1,                 3445
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: valid_entries_num_44_48,                 7107
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_andi1_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_provided_not_used_at_commit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_zexth_1,                  284
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way3_has_empty,                    6
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_sexth_1,                   86
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_not_used_at_pred,                    4
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way3,                  955
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_5_0: wrbypass_hit,                 1439
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_not_used_at_commit,                    2
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_logic_andi1_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: bop_test_hit,                   35
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_logic_zexth_1,                 3612
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_5_0: wrbypass_miss,                  934
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: conflict_fusion_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_0: wrbypass_hit,                 6774
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_final_provided_at_pred,                    9
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_32_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_final_provided_at_commit,                    5
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_0: wrbypass_miss,                  585
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_30_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli32_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryPenalty0,                 3859
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_provided_not_used_at_pred,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli48_srli48_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_provided_not_used_at_commit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slliw16_srliw16_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryReq0,                   30
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli1_add_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli2_add_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_27_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.a_req_buffer: req_buffer_flow,                   57
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli3_add_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.a_req_buffer: req_buffer_alloc,                   23
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli31_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_not_used_at_pred,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_25_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli30_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_24_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_not_used_at_commit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_20_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_provided_at_pred,                  925
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_18_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.a_req_buffer: req_buffer_full,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli29_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.a_req_buffer: req_buffer_util_0,               632911
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_16_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.a_req_buffer: req_buffer_util_1,                   23
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_provided_at_commit,                  244
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli8_andi255_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_15_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli4_add_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_12_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli29_add_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_provider_at_pred,                  910
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.a_req_buffer: recv_prefetch,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_provider_at_commit,                  234
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.a_req_buffer: recv_normal,                   58
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli30_add_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_10_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_altpred_at_pred,                   15
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.bankedDataArray: data_array_multi_read,                24706
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_9_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.bankedDataArray: data_array_rr_bank_conflict,                 4883
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_8_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_altpred_at_commit,                   10
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli31_add_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_ht_as_altpred_at_pred,                    6
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict(0),                   56
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_ht_as_altpred_at_commit,                    5
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli32_add_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_6_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi1_add_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_when_no_provider_at_pred,               394675
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict(1),                   61
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi1_addw_2,                   73
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_0,                  848
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_5_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_1,                  827
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_when_no_provider_at_commit,                 1262
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.bankedDataArray: data_array_access_total,               189680
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi_f00_or_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_4_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_as_alt_provider_at_pred,                    9
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_3_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi127_mulw_2,                 2553
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_as_alt_provider_at_commit,                    5
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.bankedDataArray: data_array_read_0,                94574
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: updated,                 1506
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_2_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_andi255_2,                 3228
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_1_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.bankedDataArray: data_array_read_1,                95106
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_andi1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_1_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_zexth_2,                  186
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.bankedDataArray: data_array_read_line,                  446
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_2_learning_phases,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.bankedDataArray: data_array_write,                 4155
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_sexth_2,                  115
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_3_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: miss_req,                  752
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_logic_andi1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: miss_req_allocate,                  722
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_logic_zexth_2,                  896
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: miss_req_merge_load,                   30
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_4_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: miss_req_reject_load,                    4
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: conflict_fusion_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_5_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: fused_instr,                30505
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_6_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: probe_blocked_by_miss,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_8_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: max_inflight,              2509179
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_9_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: utilization,                 2560
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_10_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_0_1,               630954
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_12_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_1_2,                 1566
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_15_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_2_3,                  282
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_16_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_3_4,                   94
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_18_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_4_5,                   37
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_20_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_24_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_25_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_27_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_30_learning_phases,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: full,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: exHalf,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: empty,               630955
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_0_1,               630954
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_1_2,                 1566
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_2_3,                  282
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_3_4,                   94
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_4_5,                   37
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend: FrontendBubble,               584651
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.dataStorage: DS_1_stacks_used,                  110
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.dataStorage: DS_1_stacks_used,                  114
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_4_0: wrbypass_hit,                 1155
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_4_0: wrbypass_miss,                  435
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_1: dcache_read_bank_conflict,                 3294
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_0: wrbypass_hit,                 4770
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_1: load_req,                95106
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_0: wrbypass_miss,                  652
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_1: load_s1_kill,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_0: wrbypass_hit,                  212
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_1: load_hit_way,                94728
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_0: wrbypass_miss,                  526
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryPenalty0,                 3859
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_1: load_replay,                 3323
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_0.wrbypasses_0: wrbypass_hit,                14798
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryReq0,                   30
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_1: load_replay_for_data_nack,                  827
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_0.wrbypasses_0: wrbypass_miss,                 1340
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryPenalty1,                 8422
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_1.wrbypasses_0: wrbypass_hit,                 9624
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_1: load_replay_for_no_mshr,                   29
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_1.wrbypasses_0: wrbypass_miss,                 6514
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryReq1,                  127
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access,               239726
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_0,                   25
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_1: load_replay_for_conflict,                 3294
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock: load_rs_deq_count,               152219
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_1: load_hit,                94728
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock: load_rs_deq_count_1_2,               632933
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: accessPorts0,               566550
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_0,                   63
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock: store_rs_deq_count,                51863
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitPorts0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock: store_rs_deq_count_1_2,               632933
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_1: load_miss,                  378
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock: ls_rs_deq_count,               204082
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_1: load_succeed,                91439
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitspPorts0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_1,                   10
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_1: load_miss_or_conflict,                 3667
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: accessPorts1,               326824
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_2,                    4
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_1: actual_ld_fast_wakeup,                91439
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitPorts1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_1: ideal_ld_fast_wakeup,                93903
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_2,                   46
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitspPorts1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_3,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: accessPorts2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_3,                    8
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitPorts2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitspPorts2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: accessPorts3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitPorts3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitspPorts3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: accessPorts4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitPorts4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitspPorts4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: accessPorts5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitPorts5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitspPorts5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_1.store_s0: in_valid,                26044
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.vectorBusyTable: busy_count,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_1.store_s0: in_fire,                26044
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.vectorReservationStation.vectorBusyTable: busy_count,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_1.store_s0: in_fire_first_issue,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_req_primary,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.dataStorage: DS_1_stacks_used,                  114
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_1.store_s0: addr_spec_success,                26041
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_req_merged,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: vaddr_match_failed,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_1.store_s0: addr_spec_failed,                    3
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_1.store_s0: addr_spec_success_once,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.dataStorage: DS_1_stacks_used,                  116
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: vaddr_match_failed,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_1.store_s0: addr_spec_failed_once,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.prefetch: l2tlb_prefetch_input_count,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: utilization,              2576864
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: main_pipe_penalty,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: penalty_blocked_by_channel_A,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.prefetch: l2tlb_prefetch_output_count,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_D,                   63
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_0_1,               302613
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_0: wrbypass_hit,                 4502
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_E,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_0: wrbypass_miss,                 1189
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_1_2,                71878
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: penalty_from_grant_to_refill,                    2
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: soft_prefetch_number,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_1_2,               632864
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_2_3,                22819
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_0: wrbypass_hit,                 3114
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_3_4,                23548
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access21,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access22,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_4_5,                26681
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_0: wrbypass_miss,                 2479
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_5_6,                22009
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_0: wrbypass_hit,                 5876
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_6_7,                18196
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_0: wrbypass_miss,                  424
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_7_8,                18274
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_0: wrbypass_hit,                 2010
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_8_9,                30031
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access23,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access24,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access25,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_9_10,                10382
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_0: wrbypass_miss,                  643
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access26,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access27,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access28,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_0: wrbypass_hit,                  316
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_0: wrbypass_miss,                  471
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access29,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_10_11,                 7715
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_11_12,                 6216
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s0: in_valid,                94576
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_12_13,                 7888
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access31,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s0: in_fire,                94576
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_13_14,                 7607
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s0: in_fire_first_issue,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_14_15,                 5774
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s0: stall_out,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_15_16,                 4085
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s0: stall_dcache,                    2
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_16_17,                 3688
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s0: addr_spec_success,                94556
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s0: addr_spec_failed,                   20
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_17_18,                 3174
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s0: addr_spec_success_once,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_18_19,                 2868
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s0: addr_spec_failed_once,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_60_70,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s0: in_valid,                95109
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s0: in_fire,                95109
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_19_20,                 3281
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s0: in_fire_first_issue,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s0: stall_out,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_20_21,                 2923
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s0: stall_dcache,                    3
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s0: addr_spec_success,                95092
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_21_22,                 2527
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s0: addr_spec_failed,                   17
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_22_23,                 2483
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_23_24,                 2334
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill21,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill22,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill23,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill24,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill25,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill26,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill27,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill28,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill29,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s0: addr_spec_success_once,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_24_25,                 1627
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s0: addr_spec_failed_once,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_25_26,                 1709
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill31,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_26_27,                 2140
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_count0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_27_28,                 3110
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_count_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_28_29,                 2921
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_count1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_count_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_29_30,                 3277
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_30_31,                 8958
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_by_mq,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_31_32,                  125
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util0,               632934
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_32_33,                   41
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_33_34,                   11
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_34_35,                    5
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_35_36,                    8
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_36_37,                    2
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_37_38,                    5
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_38_39,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_39_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_40_41,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_cycle,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_41_42,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_count,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_42_43,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_43_44,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_44_45,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_45_46,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_46_47,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_47_48,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_48_49,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_49_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_50_51,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_51_52,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_52_53,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_53_54,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_54_55,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_55_56,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_56_57,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_57_58,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_58_59,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_59_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_60_61,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_61_62,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_62_63,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_63_64,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: full,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: exHalf,                   31
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_req_count,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: empty,               302613
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_req_count_filtered,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: mmioCycle,                15922
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_req_count,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: mmioCnt,                  419
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_req_cycle,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: mmio_wb_success,                  419
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_resp_count,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: mmio_wb_blocked,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_resp_count,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: validEntryCnt,              2576864
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: inflight_cycle,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: cmtEntryCnt,               144113
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter0,               632934
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: nCmtEntryCnt,              2432751
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_0: dcache_read_bank_conflict,                 3330
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_0: load_req,                94574
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_0: load_s1_kill,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_0: load_hit_way,                94192
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_0: load_replay,                 3332
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_0: load_replay_for_data_nack,                  848
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_0: load_replay_for_no_mshr,                    2
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_0: load_replay_for_conflict,                 3330
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_0: load_hit,                94192
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_0: load_miss,                  382
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_0: load_succeed,                90867
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_0: load_miss_or_conflict,                 3707
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_0: actual_ld_fast_wakeup,                90867
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_0: ideal_ld_fast_wakeup,                93347
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s2: in_valid,                91194
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s2: in_fire,                91194
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s2: in_fire_first_issue,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s2: dcache_miss,                  346
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s2: dcache_miss_first_issue,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s2: full_forward,                28144
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s2: dcache_miss_full_forward,                   25
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s2: replay,                 3890
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s2: replay_tlb_miss,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s2: replay_cache,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s2: stall_out,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s2: replay_from_fetch_forward,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s2: replay_from_fetch_load_vio,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s2: in_valid,                90667
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s2: in_fire,                90667
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s2: in_fire_first_issue,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s2: dcache_miss,                  360
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s2: dcache_miss_first_issue,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s2: full_forward,                28228
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s2: dcache_miss_full_forward,                   17
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s2: replay,                 3940
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s2: replay_tlb_miss,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s2: replay_cache,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s2: stall_out,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s2: replay_from_fetch_forward,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s2: replay_from_fetch_load_vio,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: llptw_in_count,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: fall_through_error_to_ifu,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: llptw_in_block,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: entry,             22662372
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ftq_stall,               139995
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util0,               632934
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util0,               632934
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util0,               632934
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_count,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_cycle,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: blocked_in,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredictRedirect,                11103
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: replayRedirect,                  239
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: predecodeRedirect,                 1451
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_bubble,                65383
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_stall,               153999
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: from_bpu_real_bubble,                17752
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ifu_bubble,                66383
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_4,                  280
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_30,                 2790
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRWrong,                   42
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_3,                14703
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_55,                 1550
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_52,                 1510
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_44,                 1569
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_6,                16747
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_13,                   27
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_11,                16296
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_17,                 7931
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_22,                 4232
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_jmp,                  427
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRRight,                 6022
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry,                 1374
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_11,                 2147
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_4,                   33
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_33,                 2483
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_41,                 1475
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_2,                 1090
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_13,                  914
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpInstr,               223523
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_8,                 5506
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_27,                 2898
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_12,                58222
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_49,                 1490
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_2,                 3331
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_10,                12056
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_38,                 1850
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_1,                 6370
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_3,                   30
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_13,                   20
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_3,                18379
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_8,                   21
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_3,                 1101
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_9,                15740
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_8,                   69
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIRight,                 7462
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_8,                 3921
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_63,                19214
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_16,                49468
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIWrong,                  108
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_4,                27686
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_34,                 2297
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_2,                24577
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_14,                12152
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_5,                32572
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_14,                   57
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_4,                22515
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_12,                15148
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_40,                 1551
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_2,                   50
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_43,                 1585
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_new_br,                  216
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_5,                   27
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_16,                 9043
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_3,                 1184
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_3,                 1138
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_1,                   42
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_3,                 1186
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_2,                16496
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_9,                   34
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_7,                   21
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_51,                 1545
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_old_entry,               192569
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_60,                 3597
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_14,                   16
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_10,                   20
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_62,                 7864
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_1,                54034
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCRight,                 6011
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_13,                39294
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_14,                   21
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_10,                   25
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_28,                 2945
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_9,                 9210
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_1,                  453
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_39,                 1772
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_46,                 1527
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_2,                   29
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_50,                 1464
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_35,                 2152
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_9,                25714
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_1,                   52
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBRight,               182106
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_15,                10907
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_24,                 3390
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_57,                 1549
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBWrong,                10329
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_5,                32125
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_false_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_29,                 2954
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_1,                22297
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_always_taken,                  316
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_6,                   30
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_2,                15265
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_hit,               193943
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_br_full,                  216
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_11,                   15
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_11,                   13
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_2,                22510
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_1,                 5926
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_1,                37527
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_6,                   75
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRight,               213086
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_1,               158412
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_jalr_target_modified,                  967
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJWrong,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_21,                 4784
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_32,                 2613
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_15,                   64
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_15,                   28
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_15,                   15
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_58,                 1713
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_6,                 3239
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_2,                20159
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_10,                 1393
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_42,                 1586
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_3,                    2
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_19,                 6047
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpWrong,                10437
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_25,                 3147
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_36,                 1862
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_has_br_and_jmp,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_7,                14788
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_54,                 1526
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_14,                 1607
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_47,                 1557
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_53,                 1536
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_2,                 3302
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_3,                  110
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_3,                17435
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJRight,                23518
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_5,                16062
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_23,                 3626
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_12,                   51
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_12,                  875
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_3,                   37
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_10,                16863
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_64,               232712
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCWrong,                   54
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_31,                 2789
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_61,                 5574
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_56,                 1560
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_45,                 1578
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_0,                 2059
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_5,                   37
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_7,                14361
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_12,                   20
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_20,                 5450
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_16,                   39
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry,                  634
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_2,                   40
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_4,                18578
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_9,                   29
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBInstr,               192435
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_26,                 2864
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_16,                  232
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_1,                 5968
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_18,                 7065
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_59,                 2143
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_br,                  207
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_1,               187323
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_7,                12466
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_8,                16599
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_11,                 2622
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_37,                 1867
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_7,                   30
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_6,                25654
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_15,                 5707
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_13,                14505
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_48,                 1492
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_16,                   84
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_read_hits,               418460
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_read_misses,                68969
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hits,               188250
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_misses,                 6327
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_read_hit_pred_miss,                 2923
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_0,                 3964
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_0,                 2407
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_0,                 2460
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_1,                 3698
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_1,                 1841
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_1,                  575
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_2,                 4187
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_2,                 1642
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_2,                  310
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_3,                 9715
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_3,                 4923
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_3,                  372
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_4,                 3671
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_4,                 1339
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_4,                  595
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_5,                 3069
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_5,                 1958
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_5,                  394
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_6,                 3206
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_6,                 1799
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_6,                  498
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_7,                 9027
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_7,                 2304
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_7,                  359
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_8,                 5345
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_8,                 2537
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_8,                  541
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_9,                 7517
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_9,                 5006
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_9,                  693
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_10,                 5986
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_10,                 2503
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_10,                  291
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_11,                 2668
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_11,                 1075
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_11,                  321
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_12,                 4508
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_12,                 1996
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_12,                  201
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_13,                 5375
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_13,                 2063
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_13,                  368
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_14,                12308
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_14,                 3299
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_14,                  357
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_15,                 9808
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_15,                 7847
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_15,                  449
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_16,                 7985
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_16,                 2097
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_16,                  408
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_17,                 7427
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_17,                 2926
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_17,                  453
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_18,                 6092
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_18,                 1502
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_18,                  395
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_19,                 6494
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_19,                 2655
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_19,                  286
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_20,                 9141
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_20,                 6705
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_20,                  356
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_21,                14167
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_21,                 2431
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_21,                  281
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_22,                 5734
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_22,                 2088
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_22,                  248
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_23,                 8678
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_23,                 2083
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_23,                  754
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_24,                 5127
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_24,                 2678
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_24,                  455
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_25,                10211
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_25,                 3351
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_25,                  448
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_26,                 5092
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_26,                 1925
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_26,                  312
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_27,                 7925
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_27,                 3654
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_27,                  278
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_28,                 4839
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_28,                 2993
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_28,                  540
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_29,                 7381
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_29,                 2521
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_29,                  438
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_30,                 4108
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_30,                 1731
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_30,                  379
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_31,                 9663
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_31,                 6099
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_31,                  261
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_32,                 6711
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_32,                 4266
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_32,                 2633
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_33,                10371
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_33,                 2803
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_33,                  764
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_34,                 5740
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_34,                 2012
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_34,                  419
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_35,                 6857
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_35,                 4457
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_35,                  411
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_36,                 3757
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_36,                 1352
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_36,                  366
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_37,                12863
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_37,                10104
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_37,                  459
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_38,                 8738
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_38,                 3560
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_38,                  439
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_39,                 4222
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_39,                 1320
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_39,                  354
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_40,                 5449
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_40,                 1407
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_40,                  365
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_41,                 6869
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_41,                 2302
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_41,                  212
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_42,                 3116
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_42,                 1275
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_42,                  674
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_43,                 7898
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_43,                 2437
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_43,                  293
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_44,                 4886
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_44,                 1684
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_44,                  498
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_45,                 8163
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_45,                 4146
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_45,                  449
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_46,                 7046
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_46,                 4567
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_46,                  401
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_47,                 8812
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_47,                 5943
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_47,                  263
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_48,                 6250
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_48,                 2432
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_48,                  308
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_49,                 4056
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_49,                 1491
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_49,                  656
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_50,                 7569
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_50,                 5158
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_50,                  375
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_51,                 4156
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_51,                 1217
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_51,                  293
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_52,                 5605
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_52,                 2002
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_52,                  323
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_53,                11535
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_53,                 6204
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_53,                  470
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_54,                 2241
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_54,                 1177
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_54,                  326
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_55,                 3413
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_55,                 2438
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_55,                  249
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_56,                 4056
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_56,                 1480
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_56,                  613
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_57,                 8335
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_57,                 2081
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_57,                  266
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_58,                 4266
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_58,                 2101
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_58,                  384
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_59,                 5715
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_59,                 3217
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_59,                  240
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_60,                 5331
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_60,                 1847
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_60,                  500
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_61,                 7030
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_61,                 1709
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_61,                  342
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_62,                 6178
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_62,                 2842
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_62,                  402
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_63,                 7110
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_63,                 5241
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_63,                  265
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.dqPermu: valid_entries_num_0_3,               632933
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.dqPermu: valid_entries_num_3_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.dqPermu: valid_entries_num_6_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.dqPermu: valid_entries_num_9_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_idle_to_idle,               562050
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_idle_to_walk,                 1470
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_idle_to_extrawalk,                 9414
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_walk_to_idle,                10877
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_walk_to_walk,                39709
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_walk_to_extrawalk,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_extrawalk_to_idle,                    7
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_extrawalk_to_walk,                 9407
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_extrawalk_to_extrawalk,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: redirect_bypass_to_idle,                  540
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: extra_walk_bypass_to_idle,                    7
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: clock_cycle,               632934
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: utilization,             39795632
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_0_1,                62677
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1_2,                12108
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_2_3,                 8286
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_3_4,                 3446
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_4_5,                 5994
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_5_6,                 5531
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_6_7,                 6228
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_7_8,                 2939
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_8_9,                 5304
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_9_10,                 6420
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_10_11,                 6785
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_11_12,                 3909
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_12_13,                 6411
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_13_14,                 4800
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_14_15,                 5757
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_15_16,                 3932
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_16_17,                 6869
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_17_18,                 4886
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_18_19,                 7387
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_19_20,                 4130
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_20_21,                 8166
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_21_22,                 4230
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_22_23,                 6714
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_23_24,                 3603
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_24_25,                 7559
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_25_26,                 3905
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_26_27,                 6561
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_27_28,                 4984
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_28_29,                 6034
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_29_30,                 4129
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_30_31,                 4847
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_31_32,                 3654
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_32_33,                 4019
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_33_34,                 3087
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_34_35,                 3737
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_35_36,                 2930
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_36_37,                 3314
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_37_38,                 2477
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_38_39,                 2818
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_39_40,                 2481
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_40_41,                 2340
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_41_42,                 1921
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_42_43,                 2060
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_43_44,                 2106
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_44_45,                 1852
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_45_46,                 1711
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_46_47,                 1875
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_47_48,                 2013
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_48_49,                 1777
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_49_50,                 1779
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_50_51,                 1970
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_51_52,                 1914
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_52_53,                 1764
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_53_54,                 1340
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_54_55,                 1726
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_55_56,                 1721
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_56_57,                 1837
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_57_58,                 1776
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_58_59,                 1964
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_59_60,                 2065
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_60_61,                 1947
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_61_62,                 2569
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_62_63,                 2470
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_63_64,                 2575
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_64_65,                 2695
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_65_66,                 3132
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_66_67,                 3123
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_67_68,                 3459
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_68_69,                 3635
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_69_70,                 3862
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_70_71,                 3838
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_71_72,                 4335
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_72_73,                 4785
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_73_74,                 5209
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_74_75,                 5103
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_75_76,                 5842
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_76_77,                 6340
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_77_78,                 6496
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_78_79,                 6679
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_79_80,                 6903
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_80_81,                 6752
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_81_82,                 7592
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_82_83,                 7195
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_83_84,                 7530
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_84_85,                 7107
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_85_86,                 6944
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_86_87,                 7206
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_87_88,                 6768
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_88_89,                 7292
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_89_90,                 6065
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_90_91,                 6150
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_91_92,                 5960
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_92_93,                 5573
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_93_94,                 5260
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_94_95,                 5233
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_95_96,                 4755
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_96_97,                 4340
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_97_98,                 3847
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_98_99,                 3953
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_99_100,                 3625
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_100_101,                 3370
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_101_102,                 2829
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_102_103,                 2980
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_103_104,                 3055
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_104_105,                 2501
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_105_106,                 2782
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_106_107,                 2560
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_107_108,                 2640
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_108_109,                 2310
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_109_110,                 2411
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_110_111,                 2299
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_111_112,                 2117
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_112_113,                 2014
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_113_114,                 2150
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_114_115,                 2006
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_115_116,                 1842
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_116_117,                 1836
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_117_118,                 2007
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_118_119,                 1767
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_119_120,                 1565
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_120_121,                 1772
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_121_122,                 1475
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_122_123,                 1527
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_123_124,                 1560
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_124_125,                 1292
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_125_126,                 1352
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_126_127,                 1200
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_127_128,                 1245
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_128_129,                 1190
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_129_130,                  963
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_130_131,                 1000
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_131_132,                  899
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_132_133,                  912
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_133_134,                  817
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_134_135,                  770
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_135_136,                  742
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_136_137,                  622
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_137_138,                 2033
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_138_139,                  641
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_139_140,                  556
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_140_141,                  499
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_141_142,                  620
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_142_143,                  817
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_143_144,                  593
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_144_145,                  567
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_145_146,                  727
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_146_147,                  488
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_147_148,                  566
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_148_149,                  961
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_149_150,                  914
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_150_151,                  550
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_151_152,                  407
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_152_153,                  516
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_153_154,                  648
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_154_155,                 9311
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_155_156,                  872
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_156_157,                 1397
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_157_158,                 6620
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_158_159,                  525
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_159_160,                  460
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_160_161,                  468
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_161_162,                  530
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_162_163,                  488
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_163_164,                  443
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_164_165,                  590
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_165_166,                  438
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_166_167,                  425
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_167_168,                  561
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_168_169,                  501
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_169_170,                  513
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_170_171,                  533
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_171_172,                  530
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_172_173,                  671
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_173_174,                  831
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_174_175,                  788
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_175_176,                  869
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_176_177,                  792
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_177_178,                  741
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_178_179,                  908
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_179_180,                  705
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_180_181,                  845
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_181_182,                  489
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_182_183,                  696
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_183_184,                  782
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_184_185,                  481
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_185_186,                  658
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_186_187,                  819
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_187_188,                  661
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_188_189,                  966
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_189_190,                 4137
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_190_191,                 2840
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_191_192,                 4864
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: full,                12955
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: exHalf,               139655
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: empty,                62677
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitUop,               946492
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstr,               966831
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrMove,                80537
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrMoveElim,                80537
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrFused,                20339
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrLoad,               167927
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_60_70,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrBranch,               223636
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrLoadWait,                14528
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrStore,                47508
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: writeback,             16738939
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_req_primary,                    7
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: walkInstr,               308768
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_req_merged,                    2
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: walkCycle,                60000
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use,                   62
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitNormalCycle,                38901
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: main_pipe_penalty,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitBranchCycle,                35933
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitLoadCycle,               131991
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: penalty_blocked_by_channel_A,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitStoreCycle,                23233
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_D,                  298
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_instr_cnt,                31201
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_E,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: penalty_from_grant_to_refill,                   14
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: soft_prefetch_number,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_1_2,               632596
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_dispatch,                 44913
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_11_12,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_enq_rs,                128148
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_13_14,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_select,                 70786
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_issue,                 31201
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_enq_rs_execute,                101987
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_40_50,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_60_70,                    3
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_commit,               1684264
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_70_80,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_instr_cnt,                   84
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_dispatch,                   420
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_enq_rs,                   169
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_select,                   142
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_issue,                    84
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_execute,                   515
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_enq_rs_execute,                   741
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_commit,                 25597
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2f_instr_cnt,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2f_latency_dispatch,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2f_latency_enq_rs,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2f_latency_select,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2f_latency_issue,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2f_latency_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2f_latency_enq_rs_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2f_latency_commit,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_instr_cnt,                47508
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_dispatch,                 64146
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_60_70,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_enq_rs,                239621
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_select,                845958
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_issue,                 47508
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_execute,                400865
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_8_9,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_enq_rs_execute,               1294331
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_10_11,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_commit,                847040
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmask_instr_cnt,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmask_latency_dispatch,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmask_latency_enq_rs,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmask_latency_select,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmask_latency_issue,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmask_latency_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmask_latency_enq_rs_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmask_latency_commit,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_instr_cnt,                   32
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_30_40,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_dispatch,                    80
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_enq_rs,                    64
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_select,                    96
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_issue,                    32
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_execute,                    64
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_enq_rs_execute,                   192
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_60_70,                    4
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_commit,                   134
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_instr_cnt,               671453
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_dispatch,                882036
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_req_primary,                   12
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_req_merged,                    2
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use,                  121
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_enq_rs,               2208105
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: main_pipe_penalty,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: penalty_blocked_by_channel_A,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_D,                  463
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_E,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_select,               7095345
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: penalty_from_grant_to_refill,                   24
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: soft_prefetch_number,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_1_2,               632401
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_issue,                590916
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_enq_rs_execute,               7686261
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_commit,              13070993
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_11_12,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vreduc_instr_cnt,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vreduc_latency_dispatch,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vreduc_latency_enq_rs,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_14_15,                    3
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vreduc_latency_select,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vreduc_latency_issue,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vreduc_latency_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vreduc_latency_enq_rs_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vreduc_latency_commit,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_instr_cnt,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_dispatch,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_enq_rs,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_40_50,                    2
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_select,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_issue,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_60_70,                    6
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_enq_rs_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_commit,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_instr_cnt_fma,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_enq_rs_execute_fma,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_execute_fma,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_instr_cnt,               167927
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_dispatch,                332589
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_enq_rs,               1535727
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_select,               4292405
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_issue,                167927
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_execute,                743889
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_enq_rs_execute,               5204221
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_60_70,                    2
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_commit,               1968021
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_instr_cnt,                    2
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_dispatch,                    89
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_enq_rs,                     4
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_select,                     2
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_issue,                     2
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_enq_rs_execute,                     4
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_commit,                     6
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: valu_instr_cnt,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: valu_latency_dispatch,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_8_9,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: valu_latency_enq_rs,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: valu_latency_select,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: valu_latency_issue,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_11_12,                    3
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: valu_latency_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: valu_latency_enq_rs_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: valu_latency_commit,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vpermu_instr_cnt,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vpermu_latency_dispatch,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vpermu_latency_enq_rs,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vpermu_latency_select,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vpermu_latency_issue,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vpermu_latency_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vpermu_latency_enq_rs_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vpermu_latency_commit,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_40_50,                    2
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_instr_cnt,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_50_60,                    3
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_dispatch,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_60_70,                    3
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_enq_rs,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_select,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_issue,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_enq_rs_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_commit,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_instr_cnt,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_dispatch,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_enq_rs,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_select,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_issue,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_enq_rs_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_commit,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_instr_cnt,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_dispatch,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_enq_rs,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_select,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_issue,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_enq_rs_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_commit,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vfp_instr_cnt,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vfp_latency_dispatch,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vfp_latency_enq_rs,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vfp_latency_select,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vfp_latency_issue,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vfp_latency_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vfp_latency_enq_rs_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vfp_latency_commit,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmac_instr_cnt,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmac_latency_dispatch,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmac_latency_enq_rs,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmac_latency_select,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmac_latency_issue,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmac_latency_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_req_primary,                   47
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmac_latency_enq_rs_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_req_merged,                   26
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmac_latency_commit,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2i_instr_cnt,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use,                 1258
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2i_latency_dispatch,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: main_pipe_penalty,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2i_latency_enq_rs,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: penalty_blocked_by_channel_A,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2i_latency_select,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_D,                 1348
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2i_latency_issue,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_E,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2i_latency_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: penalty_from_grant_to_refill,                   94
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: soft_prefetch_number,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2i_latency_enq_rs_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2i_latency_commit,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_1_2,               631311
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s2v_instr_cnt,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s2v_latency_dispatch,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s2v_latency_enq_rs,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s2v_latency_select,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s2v_latency_issue,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s2v_latency_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s2v_latency_enq_rs_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s2v_latency_commit,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_instr_cnt,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_dispatch,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_11_12,                    6
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_enq_rs,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_select,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_issue,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_14_15,                   21
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_enq_rs_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_commit,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_instr_cnt,                28285
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_dispatch,                 29272
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_40_50,                    2
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_enq_rs,                 84149
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_60_70,                   18
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_select,                311335
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_issue,                 28285
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_execute,                 56570
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_enq_rs_execute,                396190
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_commit,                188111
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: std_instr_cnt,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: std_latency_dispatch,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_13_14,                   19
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: std_latency_enq_rs,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: std_latency_select,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: std_latency_issue,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: std_latency_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: std_latency_enq_rs_execute,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: std_latency_commit,                     0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: utilization,              6761413
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_0_1,               228377
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_1_2,                14498
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_2_3,                16306
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_3_4,                21052
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_60_70,                   17
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_4_5,                18823
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_5_6,                16357
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_6_7,                24008
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_7_8,                16513
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_8_9,                20647
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_9_10,                19555
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_10_11,                20589
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_11_12,                12769
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_12_13,                 9475
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_13_14,                 7147
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_14_15,                 6888
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_15_16,                15598
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_8_9,                    6
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_16_17,                11220
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_17_18,                 3281
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_18_19,                 3615
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_11_12,                   21
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_19_20,                 3475
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_20_21,                 2281
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_21_22,                 1468
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_22_23,                 1368
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_23_24,                 2501
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_24_25,                 4062
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_25_26,                 4957
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_26_27,                 6024
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_27_28,                 5827
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_28_29,                 6383
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_30_40,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_29_30,                 6809
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_40_50,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_30_31,                 7791
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_50_60,                    7
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_31_32,                 9133
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_60_70,                   11
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_32_33,                 9794
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_33_34,                10740
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_34_35,                10334
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_35_36,                 9495
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: reset_timeout,                   10
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_36_37,                 9293
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lxsx,                   50
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_37_38,                 7824
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lysx,                   19
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_38_39,                 6420
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lxsy,                   36
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_39_40,                 5280
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lysy,                  148
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_40_41,                 4156
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_should_strict,                   65
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_41_42,                 3366
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_strict_failed,                   52
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_42_43,                 3254
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_43_44,                 2022
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_44_45,                 1034
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_45_46,                  567
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_46_47,                  217
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_47_48,                   52
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: first_access0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_48_49,                   90
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: access0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_49_50,                   48
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: first_access1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_50_51,                   58
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: access1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_51_52,                   43
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: first_access2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_52_53,                   49
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: access2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_53_54,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: first_access3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_54_55,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: access3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_55_56,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: first_access4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_56_57,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: access4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_57_58,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: first_miss0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_58_59,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: miss0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_59_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: first_miss1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_60_61,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: miss1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: first_miss2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_61_62,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: miss2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_62_63,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: first_miss3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_63_64,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: miss3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_64_65,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: first_miss4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_65_66,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: miss4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: ptw_resp_count,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_66_67,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: ptw_resp_pf_count,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_67_68,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: ptw_resp_sp_count,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_68_69,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_69_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_70_71,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_71_72,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_72_73,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.a_req_buffer: req_buffer_flow,                   59
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_73_74,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.a_req_buffer: req_buffer_alloc,                   27
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_74_75,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.a_req_buffer: req_buffer_full,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_75_76,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.a_req_buffer: req_buffer_util_0,               632907
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_76_77,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.a_req_buffer: req_buffer_util_1,                   27
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_77_78,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_78_79,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_79_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.a_req_buffer: recv_prefetch,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: full,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.a_req_buffer: recv_normal,                   59
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: exHalf,                10800
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: empty,               228378
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.a_req_buffer: req_buffer_flow,                   59
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: rollback,                  321
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.a_req_buffer: req_buffer_alloc,                   19
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: mmioCycle,                16858
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.a_req_buffer: req_buffer_full,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: mmioCnt,                  422
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.a_req_buffer: req_buffer_util_0,               632915
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: refill,                   78
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.a_req_buffer: req_buffer_util_1,                   19
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: writeback_success,                  490
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: writeback_blocked,                    7
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: utilization_miss,                  916
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.a_req_buffer: recv_prefetch,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s1: in_valid,                95109
[PERF ][time=              632935] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.a_req_buffer: recv_normal,                   59
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s1: in_fire,                95109
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s1: in_fire_first_issue,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s1: replay,                 3297
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s1: replay_bankconflict,                 3294
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s1: tlb_miss,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s1: tlb_miss_first_issue,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s1: stall_out,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s1: in_valid,                94576
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s1: in_fire,                94576
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s1: in_fire_first_issue,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s1: replay,                 3332
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s1: replay_bankconflict,                 3330
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s1: tlb_miss,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s1: tlb_miss_first_issue,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s1: stall_out,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill0_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: accessPorts0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill1_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: hitPorts0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill2_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: hitspPorts0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill3_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: accessPorts1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill4_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: hitPorts1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill5_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: hitspPorts1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill6_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: accessPorts2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill7_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: hitPorts2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill8_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: hitspPorts2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill9_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: accessPorts3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill10_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: hitPorts3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill11_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: hitspPorts3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill12_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: accessPorts4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill13_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: hitPorts4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill14_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_recv_req,                    5
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: hitspPorts4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill15_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_hit,                    2
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_tlb_req,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill16_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_tlb_resp_miss,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill17_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_0,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill18_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill19_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill20_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill21_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill22_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_4,                    3
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill23_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill24_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill25_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill26_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill27_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill28_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill29_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_8,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill30_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill31_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill32_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill33_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill34_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill35_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill36_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill37_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill38_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_l2_req,                    5
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill39_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: access,               239726
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill40_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill41_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: accessPorts0,               566550
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill42_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitPorts0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill43_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitspPorts0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: accessPorts1,               326824
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill44_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill45_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitPorts1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill46_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitspPorts1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill47_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: accessPorts2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill48_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitPorts2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill49_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitspPorts2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill50_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: accessPorts3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill51_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitPorts3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_0: wrbypass_hit,                 8454
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill52_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitspPorts3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_0: wrbypass_miss,                 1950
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: accessPorts4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill53_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitPorts4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_0: wrbypass_hit,                 3527
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill54_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitspPorts4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_0: wrbypass_miss,                 1249
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill55_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_4_0: wrbypass_hit,                 2097
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill56_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: accessPorts5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill57_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_4_0: wrbypass_miss,                  736
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitPorts5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_5_0: wrbypass_hit,                 2266
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill58_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_5_0: wrbypass_miss,                  478
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill59_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitspPorts5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_6_0: wrbypass_hit,                 1471
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill60_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: access0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill61_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_6_0: wrbypass_miss,                  997
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill62_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: access1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_7_0: wrbypass_hit,                 6219
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: access2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill63_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_7_0: wrbypass_miss,                  879
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: access3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit0_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: refill0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_0: wrbypass_hit,                 2063
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit1_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: refill1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_0: wrbypass_miss,                 1404
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit2_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_0: wrbypass_hit,                18898
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit3_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: refill2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_0: wrbypass_miss,                 1415
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit4_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: refill3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit5_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_0: wrbypass_hit,                 4400
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit6_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_0: wrbypass_miss,                 1385
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_in,                  203
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit7_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_alloc,                    9
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_0: wrbypass_hit,                 1425
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit8_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_0: wrbypass_miss,                 1943
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_update,                  194
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit9_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_6_0: wrbypass_hit,                  760
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit10_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_6_0: wrbypass_miss,                  610
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit11_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen_paddr_valid,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit12_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_7_0: wrbypass_hit,                  780
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen_decr_mode,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit13_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_7_0: wrbypass_miss,                  607
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_0,                    9
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit14_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_4_0: wrbypass_hit,                  172
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit15_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_4_0: wrbypass_miss,                  489
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit16_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_5_0: wrbypass_hit,                  278
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit17_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_5_0: wrbypass_miss,                  412
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit18_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_4,                    4
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit19_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_6_0: wrbypass_hit,                  296
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit20_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_6,                  142
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_6_0: wrbypass_miss,                  495
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit21_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit22_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_8,                   14
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_7_0: wrbypass_hit,                  596
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_9,                    8
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit23_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_10,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_7_0: wrbypass_miss,                  433
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: utilization,              9845996
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_12,                   12
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_0_1,               127918
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_13,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_1_2,                17355
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_14,                   12
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_2_3,                16369
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_3_4,                10091
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access,                46977
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_4_5,                23735
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_5_6,                 8736
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit24_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill0_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit25_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_6_7,                24314
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill1_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit26_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_7_8,                21101
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit27_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_8_9,                11035
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill2_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit28_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_9_10,                28091
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill3_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit29_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_10_11,                 8256
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill4_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit30_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill5_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_11_12,                 9659
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit31_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill6_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_12_13,                 8603
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill7_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_13_14,                 7879
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit32_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill8_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit33_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_14_15,                 5373
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit34_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill9_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_15_16,                 5970
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill10_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit35_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_16_17,                 6483
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit36_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill11_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit37_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_17_18,                 6891
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit38_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill12_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit39_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_18_19,                 7229
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill13_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_19_20,                 8427
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit40_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill14_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_20_21,                 7698
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit41_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_21_22,                 9335
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill15_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_22_23,                10712
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit42_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill16_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit43_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_23_24,                12082
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill17_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit44_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_24_25,                12355
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill18_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit45_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_25_26,                12066
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit46_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_26_27,                15120
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill19_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit47_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill20_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_27_28,                13690
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit48_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_28_29,                13865
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit49_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_29_30,                21434
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit50_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill21_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit51_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_30_31,                20197
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit52_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_31_32,                18438
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill22_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit53_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_32_33,                16626
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill23_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit54_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_33_34,                29241
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill24_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_34_35,                17239
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit55_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill25_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit56_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill26_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit57_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_35_36,                16232
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill27_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit58_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_36_37,                11391
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill28_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit59_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_37_38,                 6356
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit60_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill29_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_38_39,                 1447
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit61_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_39_40,                 1227
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill30_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit62_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill31_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit63_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_40_41,                  883
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_41_42,                 1028
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill32_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill33_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill34_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_42_43,                  138
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill35_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_43_44,                  117
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill36_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_44_45,                  159
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill37_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_45_46,                  227
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill38_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill39_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_46_47,                   47
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill40_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_47_48,                   68
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill41_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: full,               138232
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill42_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: exHalf,               217237
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: empty,               127918
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill43_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: flush,                11342
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill44_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: hungry,                50827
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill45_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_1.store_s1: in_valid,                25753
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill46_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_1.store_s1: in_fire,                25753
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill47_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_1.store_s1: in_fire_first_issue,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill48_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_1.store_s1: tlb_miss,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill49_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_1.store_s1: tlb_miss_first_issue,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill50_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_0.store_s1: in_valid,                25521
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill51_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_0.store_s1: in_fire,                25521
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill52_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_0.store_s1: in_fire_first_issue,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill53_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_0.store_s1: tlb_miss,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill54_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_0.store_s1: tlb_miss_first_issue,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill55_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ftq_not_valid,                65383
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill56_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_backend_redirect,                11342
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill57_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_wb_redirect,                 1527
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill58_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f1_flush,                 5475
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill59_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f0_flush,                53548
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill60_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_icache_not_resp,               149037
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill61_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ibuffer_not_ready,               136730
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill62_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_jalFault,                 1072
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill63_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_retFault,                  602
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill64_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_targetFault,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill65_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_notCFIFault,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill66_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_incalidTakenFault,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill67_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req,               322561
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill68_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_miss,                   52
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill69_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0,               322561
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill70_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1,               180012
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill71_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0_hit,               180023
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill72_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1_hit,               179987
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill73_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: frontendFlush,                 1527
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill74_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_hit,               142524
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill75_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_miss,                   22
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill76_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_hit_1,               179985
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill77_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_miss_1,                   16
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill78_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_hit_1,                    2
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill79_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_miss_1,                    9
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill80_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_except_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill81_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_except_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill82_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: except_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill83_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill84_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill85_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill86_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill87_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill88_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill89_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill90_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill91_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill92_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill93_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill94_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill95_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill96_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.bt.wrbypass: wrbypass_hit,                44596
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill97_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.bt.wrbypass: wrbypass_miss,                 8647
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill98_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access21,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill99_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access22,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill100_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access23,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill101_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access24,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill102_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access25,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill103_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access26,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill104_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access27,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill105_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access28,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill106_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access29,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill107_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill108_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access31,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill109_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access32,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill110_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access33,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill111_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access34,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill112_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access35,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill113_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access36,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill114_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access37,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill115_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access38,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill116_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access39,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill117_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill118_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access41,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access42,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.staSelectNetwork: sel_0_oldest,                 9568
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill119_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.staSelectNetwork: sel_0_regular,                26108
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access43,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.staSelectNetwork: sel_1_oldest,                 9755
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access44,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill120_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.staSelectNetwork: sel_1_regular,                26338
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill121_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.staSelectNetwork: sel_0_lpv_sel,                12757
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill122_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access45,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.staSelectNetwork: sel_0_cancelled,                  127
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access46,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill123_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access47,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.staSelectNetwork: sel_1_lpv_sel,                13048
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill124_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access48,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill125_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access49,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access,               140273
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill126_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill127_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access51,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit0_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.staSelectNetwork: sel_1_cancelled,                  138
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access52,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit1_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access53,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit2_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill0_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit3_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access54,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill1_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit4_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill2_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access55,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill3_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access56,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_req_primary,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access57,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit5_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access58,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill4_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access59,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_req_merged,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit6_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access61,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit7_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill5_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access62,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit8_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access63,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill6_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit9_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill7_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit10_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: main_pipe_penalty,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill8_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: penalty_blocked_by_channel_A,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill9_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit11_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit12_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: penalty_waiting_for_channel_E,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill10_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit13_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: penalty_from_grant_to_refill,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill11_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: soft_prefetch_number,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill12_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit14_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill13_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit15_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill14_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: access,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill15_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_1_2,               632933
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit16_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit17_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill16_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit18_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit19_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill17_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit20_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill18_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill19_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit21_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit22_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill20_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill21_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit_pre,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill22_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit_pre,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit_pre,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit_pre,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill23_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit_pre,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill24_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_access,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill25_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit23_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill26_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill27_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill28_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill29_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit24_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill30_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit25_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit26_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit_pre,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit_pre,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill31_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit27_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit_pre,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill32_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit_pre,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill33_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit28_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill34_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit_pre,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit29_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit30_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill35_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit31_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: access_first,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit32_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit_first,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit33_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill36_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit34_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit_first,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit35_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit_first,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit36_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill37_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit_first,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit37_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit_first,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit_pre_first,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit38_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit_pre_first,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill38_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit_pre_first,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit39_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit_pre_first,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit40_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill39_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit41_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill40_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit42_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill41_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit43_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill42_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit44_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill43_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit_pre_first,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit45_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill44_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit46_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_access_first,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill45_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit_first,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit47_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit_first,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit48_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit_first,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit_first,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill46_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit_first,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit49_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit50_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill47_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit_pre_first,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit51_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit_pre_first,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit52_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill48_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit53_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit_pre_first,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit54_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit_pre_first,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill49_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit_pre_first,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit55_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: rwHarzad,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: out_blocked,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill50_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit56_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit57_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill51_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill52_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill53_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill54_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill55_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit58_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill56_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit59_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill57_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit60_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill58_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit61_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit62_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill59_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit63_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill60_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit64_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill61_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit65_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit66_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit67_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill62_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill63_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit68_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit69_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill64_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit70_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill65_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit71_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill66_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill67_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit72_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit73_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill68_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit74_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill69_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit75_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit76_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill70_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit77_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill71_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit78_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit79_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit80_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill72_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit81_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit82_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill73_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit83_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit84_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit85_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill74_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit86_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill75_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit87_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill76_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill77_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill78_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit88_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit89_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill79_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit90_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill80_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill81_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit91_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit92_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill82_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit93_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill83_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit94_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill84_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit95_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill85_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit96_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit97_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill86_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill87_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit98_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill88_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit99_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit100_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill89_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill90_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill91_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit101_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill92_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill93_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit102_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill94_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit103_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_req_primary,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit104_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill95_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit105_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill96_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_req_merged,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit106_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: main_pipe_penalty,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill97_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: penalty_blocked_by_channel_A,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill98_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit107_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill99_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill100_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit108_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill101_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit109_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill102_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: penalty_waiting_for_channel_E,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit110_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: penalty_from_grant_to_refill,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit111_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill103_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit112_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: soft_prefetch_number,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit113_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill104_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit114_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill105_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit115_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit116_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit117_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_1_2,               632933
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill106_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit118_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit119_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit120_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill107_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit121_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill108_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit122_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill109_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit123_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill110_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill111_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit124_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill112_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill113_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit125_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill114_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit126_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill115_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit127_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill116_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access0,                  542
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill117_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill118_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill119_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill120_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill121_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill122_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill123_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access3,                28375
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill124_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access4,                  451
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill125_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1Refill,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill126_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill127_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit0_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2Refill,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit1_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3Refill,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit2_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: spRefill,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit3_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1Refill_pre,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit4_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2Refill_pre,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit5_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit6_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit7_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access12,                17875
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit8_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit9_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3Refill_pre,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit10_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: spRefill_pre,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit11_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit12_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit13_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit14_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit15_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit16_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit17_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access21,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit18_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access22,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit19_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access23,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit20_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access24,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit21_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access25,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit22_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access26,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit23_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access27,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit24_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access28,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit25_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access29,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit26_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit27_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access31,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit28_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access32,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit29_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access33,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit30_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access34,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit31_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access35,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit32_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access36,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit33_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access37,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit34_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access38,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit35_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access39,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit36_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit37_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access41,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit38_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access42,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit39_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access43,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit40_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access44,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit41_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access45,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit42_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access46,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit43_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access47,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit44_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access48,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit45_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access49,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit46_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit47_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access51,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit48_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access52,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit49_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access53,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit50_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access54,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit51_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access55,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit52_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access56,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit53_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access57,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit54_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access58,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit55_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access59,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit56_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit57_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access61,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit58_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access62,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit59_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access63,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit60_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access64,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit61_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access65,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit62_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access66,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit63_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access67,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit64_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access68,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit65_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access69,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit66_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit67_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access71,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit68_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access72,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit69_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access73,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit70_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access74,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit71_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access75,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit72_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access76,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit73_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access77,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit74_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access78,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit75_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access79,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit76_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit77_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access81,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit78_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access82,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit79_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access83,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit80_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access84,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit81_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access85,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit82_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access86,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit83_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access87,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit84_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access88,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit85_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access89,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit86_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit87_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access91,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit88_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access92,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit89_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access93,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit90_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access94,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit91_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access95,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit92_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access96,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit93_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access97,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit94_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access98,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit95_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access99,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit96_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit97_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access101,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit98_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access102,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit99_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access103,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit100_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access104,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit101_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access105,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit102_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access106,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit103_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access107,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit104_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access108,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit105_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access109,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit106_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access110,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit107_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access111,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit108_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access112,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit109_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access113,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit110_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access114,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit111_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access115,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit112_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access116,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit113_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access117,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit114_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access118,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit115_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access119,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit116_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access120,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit117_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access121,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit118_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access122,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit119_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access123,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit120_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access124,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit121_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access125,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit122_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access126,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit123_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access127,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit124_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit125_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit126_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit127_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access0,                  632
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access1,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access2,                  721
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access3,               110628
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access4,                 7772
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access11,                    3
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access12,                24747
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access21,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access22,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access23,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access24,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access25,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access26,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access27,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access28,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access29,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access31,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access32,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access33,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access34,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access35,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access36,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access37,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access38,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access39,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access41,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access42,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access43,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access44,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access45,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access46,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access47,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access48,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access49,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access51,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access52,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access53,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access54,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access55,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access56,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access57,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access58,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access59,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access61,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access62,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access63,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access64,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access65,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access66,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access67,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access68,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access69,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access71,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access72,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access73,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access74,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access75,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access76,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access77,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access78,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access79,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access81,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access82,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access83,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access84,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access85,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access86,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access87,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access88,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access89,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access91,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access92,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access93,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access94,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access95,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access96,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access97,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access98,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access99,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access101,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access102,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access103,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access104,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access105,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access106,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access107,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access108,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access109,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access110,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access111,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access112,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access113,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access114,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access115,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access116,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access117,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access118,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access119,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access120,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access121,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access122,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access123,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access124,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access125,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access126,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access127,                    5
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_req_primary,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_req_merged,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: main_pipe_penalty,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: penalty_blocked_by_channel_A,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: penalty_waiting_for_channel_E,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: penalty_from_grant_to_refill,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: soft_prefetch_number,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_1_2,               632933
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_req_primary,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_req_merged,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: main_pipe_penalty,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: penalty_blocked_by_channel_A,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: penalty_waiting_for_channel_E,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: penalty_from_grant_to_refill,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: soft_prefetch_number,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_1_2,               632933
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_req_primary,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_req_merged,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: main_pipe_penalty,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: penalty_blocked_by_channel_A,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: penalty_waiting_for_channel_E,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: penalty_from_grant_to_refill,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: soft_prefetch_number,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_1_2,               632933
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_req_primary,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_req_merged,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: main_pipe_penalty,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: penalty_blocked_by_channel_A,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: penalty_waiting_for_channel_E,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: penalty_from_grant_to_refill,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: soft_prefetch_number,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_1_2,               632933
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_req_primary,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_req_merged,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: main_pipe_penalty,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: penalty_blocked_by_channel_A,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: penalty_waiting_for_channel_E,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: penalty_from_grant_to_refill,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: soft_prefetch_number,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_1_2,               632933
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_req_primary,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_req_merged,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: main_pipe_penalty,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: penalty_blocked_by_channel_A,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: penalty_waiting_for_channel_E,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: penalty_from_grant_to_refill,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: soft_prefetch_number,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_1_2,               632933
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_req_primary,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_req_merged,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: main_pipe_penalty,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: penalty_blocked_by_channel_A,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: penalty_waiting_for_channel_E,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: penalty_from_grant_to_refill,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: soft_prefetch_number,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_1_2,               632933
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_req_primary,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_req_merged,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: main_pipe_penalty,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: penalty_blocked_by_channel_A,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: penalty_waiting_for_channel_E,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: penalty_from_grant_to_refill,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: soft_prefetch_number,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_1_2,               632933
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_req_primary,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_req_merged,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: main_pipe_penalty,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: penalty_blocked_by_channel_A,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: penalty_waiting_for_channel_E,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: penalty_from_grant_to_refill,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: soft_prefetch_number,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_1_2,               632933
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_req_primary,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_req_merged,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: main_pipe_penalty,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: penalty_blocked_by_channel_A,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: penalty_waiting_for_channel_D,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: penalty_waiting_for_channel_E,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: penalty_from_grant_to_refill,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: soft_prefetch_number,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_1_2,               632933
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_0_1,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_1_2,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_2_3,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_3_4,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_4_5,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_5_6,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_6_7,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_7_8,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_8_9,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_9_10,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_10_11,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_16_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_17_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_18_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_19_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_20_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_30_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_40_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_50_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_60_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_70_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_80_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_90_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: do_uarch_drain,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: vaddr_match_failed,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_0_1,                 4592
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_1_2,                  245
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_2_3,                    7
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_3_4,                  114
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_4_5,                  188
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_5_6,               122756
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_6_7,               168032
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_7_8,               328201
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_8_9,                 8191
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_9_10,                  589
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_10_11,                   18
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_11_12,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_12_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_13_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_14_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_15_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: sbuffer_req_valid,                47315
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: sbuffer_req_fire,                47089
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: sbuffer_merge,                42936
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: sbuffer_newline,                 4153
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: dcache_req_valid,                 4120
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: dcache_req_fire,                 4117
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: sbuffer_idle,               630159
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: sbuffer_flush,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: sbuffer_replace,                 2775
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: evenCanInsert,               632916
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: oddCanInsert,               632926
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: mainpipe_resp_valid,                 4088
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: refill_resp_valid,                   28
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: replay_resp_valid,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: coh_timeout,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_0,             40991104
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1,             37160068
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_2,              1229064
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_3,              1406275
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_4,               119794
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_5,                23985
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_6,                19730
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_7,                 8467
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_8,                 9648
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_9,                 9700
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_10,                35155
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_11,                  587
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_12,                 1975
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_13,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_14,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_15,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_16,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_17,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_18,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_19,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_20,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_21,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_22,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_23,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_24,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_25,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_26,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_27,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_28,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_29,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_30,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_31,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_32,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_33,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_34,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_35,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_36,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_37,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_38,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_39,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_40,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_41,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_42,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_43,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_44,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_45,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_46,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_47,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_48,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_49,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_50,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_51,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_52,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_53,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_54,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_55,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_56,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_57,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_58,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_59,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_60,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_61,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_62,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_63,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_64,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_65,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_66,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_67,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_68,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_69,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_70,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_71,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_72,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_73,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_74,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_75,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_76,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_77,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_78,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_79,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_80,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_81,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_82,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_83,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_84,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_85,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_86,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_87,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_88,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_89,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_90,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_91,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_92,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_93,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_94,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_95,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_96,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_97,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_98,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_99,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_100,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_101,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_102,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_103,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_104,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_105,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_106,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_107,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_108,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_109,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_110,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_111,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_112,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_113,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_114,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_115,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_116,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_117,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_118,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_119,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_120,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_121,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_122,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_123,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_124,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_125,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_126,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_127,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_128,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_129,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_130,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_131,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_132,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_133,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_134,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_135,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_136,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_137,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_138,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_139,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_140,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_141,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_142,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_143,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_144,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_145,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_146,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_147,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_148,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_149,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_150,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_151,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_152,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_153,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_154,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_155,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_156,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_157,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_158,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_159,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_160,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_161,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_162,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_163,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_164,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_165,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_166,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_167,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_168,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_169,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_170,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_171,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_172,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_173,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_174,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_175,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_176,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_177,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_178,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_179,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_180,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_181,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_182,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_183,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_184,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_185,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_186,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_187,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_188,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_189,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_190,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_191,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_0,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_1,                 7015
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_2,                 3921
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_3,                 6694
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_4,                 6668
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_5,                 7008
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_6,                 6484
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_7,                 6722
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_8,                 7141
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_9,                 6759
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_10,                 6935
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_11,                 6404
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_12,                 7357
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_13,                 7053
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_14,                 7145
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_15,                 5570
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_16,                 7433
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_17,                 6552
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_18,                 6513
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_19,                 6704
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_20,                 6963
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_21,                 6373
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_22,                 6173
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_23,                 5792
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_24,                 6777
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_25,                 7043
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_26,                 6091
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_27,                 5307
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_28,                 7005
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_29,                 7099
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_30,                 5630
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_31,                 7083
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_32,                 6582
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_33,                 5050
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_34,                 6918
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_35,                 6882
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_36,                 6813
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_37,                 6698
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_38,                 6790
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_39,                 5610
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_40,                 6600
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_41,                 6393
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_42,                 6787
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_43,                 6782
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_44,                 6776
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_45,                 6446
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_46,                 7079
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_47,                 5867
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_48,                 6751
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_49,                 6992
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_50,                 6403
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_51,                 6468
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_52,                 6827
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_53,                 5937
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_54,                 6143
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_55,                 5991
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_56,                 5903
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_57,                 6490
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_58,                 6762
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_59,                 7083
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_60,                 6535
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_61,                 7110
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_62,                 6432
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_63,                 5587
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_64,                 6409
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_65,                 6673
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_66,                 6464
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_67,                 6523
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_68,                 6297
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_69,                 6623
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_70,                 6065
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_71,                 6647
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_72,                 6711
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_73,                 6078
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_74,                 5825
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_75,                 6438
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_76,                 7112
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_77,                 6558
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_78,                 6870
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_79,                 4645
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_80,                 7255
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_81,                 4267
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_82,                 6673
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_83,                 6989
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_84,                 6734
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_85,                 6570
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_86,                 5892
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_87,                 6457
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_88,                 5944
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_89,                 6961
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_90,                 7066
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_91,                  160
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_92,                 5214
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_93,                 7096
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_94,                 6697
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_95,                 5990
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_96,                 6725
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_97,                 6426
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_98,                 6740
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_99,                 6833
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_100,                 6519
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_101,                 6311
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_102,                 6720
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_103,                 6753
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_104,                 6900
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_105,                 6119
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_106,                 6286
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_107,                 7190
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_108,                 6170
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_109,                 6685
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_110,                 6851
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_111,                 6348
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_112,                 6190
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_113,                 7240
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_114,                 6521
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_115,                 7027
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_116,                 6989
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_117,                   55
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_118,                 5940
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_119,                 6831
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_120,                 6698
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_121,                 6039
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_122,                 6690
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_123,                 5635
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_124,                 6384
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_125,                 7068
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_126,                 7229
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_127,                 6639
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel fire,                   56
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel PutFullData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel PutFullData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel PutPartialData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel PutPartialData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel ArithmeticData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel ArithmeticData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel LogicalData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel LogicalData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel Get fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel Get stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel Hint fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel Hint stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel AcquireBlock fire,                   55
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel AcquireBlock stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel AcquirePerm fire,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel AcquirePerm stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel fire,                  111
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel AccessAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel AccessAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel AccessAckData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel AccessAckData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel HintAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel HintAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel Invalid Opcode fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel Invalid Opcode stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel Grant fire,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel Grant stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel GrantData fire,                  110
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel GrantData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel ReleaseAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel ReleaseAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel PutFullData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel PutFullData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel PutPartialData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel PutPartialData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel ArithmeticData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel ArithmeticData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel LogicalData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel LogicalData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Get fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Get stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Hint fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Hint stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Probe fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Probe stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel AccessAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel AccessAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel AccessAckData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel AccessAckData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel HintAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel HintAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel Invalid Opcode fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel Invalid Opcode stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ProbeAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ProbeAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ProbeAckData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ProbeAckData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel Release fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel Release stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ReleaseData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ReleaseData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'E' channel fire,                   56
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'E' channel stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel fire,                   58
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel PutFullData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel PutFullData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel PutPartialData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel PutPartialData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel fire,                   67
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel ArithmeticData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel ArithmeticData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel PutFullData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel LogicalData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel PutFullData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel LogicalData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel PutPartialData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel Get fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel PutPartialData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel Get stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel ArithmeticData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel Hint fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel ArithmeticData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel Hint stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel LogicalData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel AcquireBlock fire,                   57
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel LogicalData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel AcquireBlock stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel Get fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel AcquirePerm fire,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel Get stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel AcquirePerm stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel Hint fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel fire,                  115
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel Hint stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel stall,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel AcquireBlock fire,                   53
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel AccessAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel AcquireBlock stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel AccessAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel AcquirePerm fire,                   14
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel AccessAckData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel AcquirePerm stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel AccessAckData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel fire,                  120
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel HintAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel HintAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel AccessAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel Invalid Opcode fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel AccessAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel Invalid Opcode stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel AccessAckData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel Grant fire,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel AccessAckData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel Grant stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel HintAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel GrantData fire,                  114
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel HintAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel GrantData stall,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel Invalid Opcode fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel ReleaseAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel Invalid Opcode stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel ReleaseAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel Grant fire,                   14
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel Grant stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel GrantData fire,                  106
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel PutFullData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel GrantData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel PutFullData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel ReleaseAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel PutPartialData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel ReleaseAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel PutPartialData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel ArithmeticData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel ArithmeticData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel LogicalData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel LogicalData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Get fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Get stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Hint fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Hint stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Probe fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Probe stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel AccessAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel AccessAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel AccessAckData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel AccessAckData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel HintAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel HintAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel Invalid Opcode fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel Invalid Opcode stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ProbeAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ProbeAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ProbeAckData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ProbeAckData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel Release fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel Release stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ReleaseData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ReleaseData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'E' channel fire,                   58
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'E' channel stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel fire,                   59
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel PutFullData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel PutFullData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel PutPartialData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel PutPartialData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel ArithmeticData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel ArithmeticData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel LogicalData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel LogicalData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel Get fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel Get stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel Hint fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel Hint stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel AcquireBlock fire,                   58
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel AcquireBlock stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel AcquirePerm fire,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel AcquirePerm stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel fire,                  117
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel AccessAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel AccessAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel AccessAckData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel AccessAckData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel HintAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel HintAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel Invalid Opcode fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel Invalid Opcode stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel Grant fire,                    1
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel Grant stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel GrantData fire,                  116
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel GrantData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel ReleaseAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel ReleaseAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel PutFullData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel PutFullData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel PutPartialData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel PutPartialData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel ArithmeticData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel ArithmeticData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel LogicalData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel LogicalData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Get fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Get stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Hint fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Hint stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Probe fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Probe stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel AccessAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel AccessAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel AccessAckData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel AccessAckData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel HintAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel HintAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel Invalid Opcode fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel Invalid Opcode stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ProbeAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ProbeAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ProbeAckData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ProbeAckData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel Release fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel Release stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ReleaseData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ReleaseData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'E' channel fire,                   59
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'E' channel stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel fire,                   59
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel PutFullData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel PutFullData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel PutPartialData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel PutPartialData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel ArithmeticData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel ArithmeticData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel LogicalData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel LogicalData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel Get fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel Get stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel Hint fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel Hint stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel AcquireBlock fire,                   57
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel AcquireBlock stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel AcquirePerm fire,                    2
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel AcquirePerm stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel fire,                  116
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel AccessAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel AccessAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel AccessAckData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel AccessAckData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel HintAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel HintAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel Invalid Opcode fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel Invalid Opcode stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel Grant fire,                    2
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel Grant stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel GrantData fire,                  114
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel GrantData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel ReleaseAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel ReleaseAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel PutFullData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel PutFullData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel PutPartialData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel PutPartialData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel ArithmeticData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel ArithmeticData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel LogicalData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel LogicalData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Get fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Get stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Hint fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Hint stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Probe fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Probe stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel AccessAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel AccessAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel AccessAckData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel AccessAckData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel HintAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel HintAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel Invalid Opcode fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel Invalid Opcode stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ProbeAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ProbeAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ProbeAckData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ProbeAckData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel Release fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel Release stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ReleaseData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ReleaseData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'E' channel fire,                   59
[PERF ][time=              632935] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'E' channel stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel PutFullData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel PutFullData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel PutPartialData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel PutPartialData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel ArithmeticData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel ArithmeticData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel LogicalData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel LogicalData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Get fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Get stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Hint fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Hint stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Probe fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Probe stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel AccessAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel AccessAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel AccessAckData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel AccessAckData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel HintAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel HintAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel Invalid Opcode fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel Invalid Opcode stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ProbeAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ProbeAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ProbeAckData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ProbeAckData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel Release fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel Release stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ReleaseData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ReleaseData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'E' channel fire,                   67
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'E' channel stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel fire,                  157
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel PutFullData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel PutFullData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel PutPartialData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel PutPartialData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel ArithmeticData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel ArithmeticData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel LogicalData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel LogicalData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel Get fire,                  157
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel Get stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel Hint fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel Hint stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel AcquireBlock fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel AcquireBlock stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel AcquirePerm fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel AcquirePerm stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel fire,                  314
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel AccessAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel AccessAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel AccessAckData fire,                  314
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel AccessAckData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel HintAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel HintAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel Invalid Opcode fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel Invalid Opcode stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel Grant fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel Grant stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel GrantData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel GrantData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel ReleaseAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel ReleaseAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel PutFullData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel PutFullData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel PutPartialData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel PutPartialData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel ArithmeticData fire,                    0
[PERF ][time=            Core 0: [32mHIT GOOD TRAP at pc = 0x80001cb0
[0m[35minstrCnt = 966,830, cycleCnt = 632,932, IPC = 1.527542
[0m[34mSeed=0 Guest cycle spent: 632,936 (this will be different from cycleCnt if emu loads a snapshot)
[0m[34mHost time spent: 274,092ms
[0m  632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel ArithmeticData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel LogicalData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel LogicalData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel Get fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel Get stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel Hint fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel Hint stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel AcquireBlock fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel AcquireBlock stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel AcquirePerm fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel AcquirePerm stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel AccessAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel AccessAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel AccessAckData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel AccessAckData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel HintAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel HintAck stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel Invalid Opcode fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel Invalid Opcode stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel Grant fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel Grant stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel GrantData fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel GrantData stall,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel ReleaseAck fire,                    0
[PERF ][time=              632935] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel ReleaseAck stall,                    0
