m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/simulation/modelsim
Ecorr_buffer
Z1 w1684334596
Z2 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
Z3 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z6 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd
Z7 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd
l0
L7
Vn`FZ2[;ene<4C5fQRUa760
!s100 lWAfj0bF^E8zZjN7GAHNK1
Z8 OV;C;10.5b;63
31
Z9 !s110 1700597537
!i10b 1
Z10 !s108 1700597537.000000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd|
Z12 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd|
!i113 1
Z13 o-93 -work work
Z14 tExplicit 1 CvgOpt 0
Aarc
R2
R3
R4
R5
DEx4 work 11 corr_buffer 0 22 n`FZ2[;ene<4C5fQRUa760
l48
L27
V_KERzHNH@1ZdA60<bi:DL2
!s100 kYi[e0E_^JEj[TALV6_LL2
R8
31
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Ecorr_main
Z15 w1695376363
R2
R3
R4
R5
R0
Z16 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd
Z17 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd
l0
L7
VzOBeD^78UGmkQhbVd9@691
!s100 E2VP[fc@WM;>TzE==lDTU2
R8
31
R9
!i10b 1
R10
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd|
Z19 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd|
!i113 1
R13
R14
Aarc
R2
R3
R4
R5
DEx4 work 9 corr_main 0 22 zOBeD^78UGmkQhbVd9@691
l82
L28
V]>8JeP>>RH5?67P9l=4a03
!s100 M3nU:R:Md>hjdL3Ym=H]>0
R8
31
R9
!i10b 1
R10
R18
R19
!i113 1
R13
R14
Emram_controller
Z20 w1682365475
R2
R3
R4
R5
R0
Z21 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd
Z22 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd
l0
L11
Vgf_PGOK=IaUf?oRC3_@i90
!s100 @ddiizSZ`W1^?6WoV^iHb0
R8
31
R9
!i10b 1
R10
Z23 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd|
Z24 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd|
!i113 1
R13
R14
Aarc
R2
R3
R4
R5
DEx4 work 15 mram_controller 0 22 gf_PGOK=IaUf?oRC3_@i90
l37
L32
VlHCND3X6hXR==4KijjV9<1
!s100 @M<O?W5hY@jYc?Vcmd_580
R8
31
R9
!i10b 1
R10
R23
R24
!i113 1
R13
R14
Eread_adc_manager
Z25 w1695222002
R2
R3
R4
R5
R0
Z26 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd
Z27 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd
l0
L7
Vc4f=MJOaUZ]oePK?l<Bl12
!s100 XG0G=1?YmP26WkYQbKc2M2
R8
31
R9
!i10b 1
R10
Z28 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd|
Z29 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd|
!i113 1
R13
R14
Aarc
R2
R3
R4
R5
DEx4 work 16 read_adc_manager 0 22 c4f=MJOaUZ]oePK?l<Bl12
l32
L27
V>X5dn3QHE;zD[A@J8MTME3
!s100 E4628>3=9h:o94IXIO;_L2
R8
31
R9
!i10b 1
R10
R28
R29
!i113 1
R13
R14
Esetup_manager
Z30 w1700598540
R2
R3
R4
R5
R0
Z31 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd
Z32 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd
l0
L7
V<H`HD?b@;c]K5IKciNKTW1
!s100 Wn7YN;OFE_<V_BHgBDA>63
R8
32
Z33 !s110 1700598552
!i10b 1
Z34 !s108 1700598552.000000
Z35 !s90 -reportprogress|300|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd|
Z36 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd|
!i113 1
Z37 o-work work
R14
Aarc
R2
R3
R4
R5
Z38 DEx4 work 13 setup_manager 0 22 <H`HD?b@;c]K5IKciNKTW1
l29
L20
V^NfheZ4nj`i?XC>ED:Agl1
!s100 mC=7nNLjP7O:o@`8Cj7C_0
R8
32
R33
!i10b 1
R34
R35
R36
!i113 1
R37
R14
Espi_tx
Z39 w1700598431
R2
R3
R4
R5
R0
Z40 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
Z41 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
l0
L7
Vo^8cC4=Fej`I`WZ`4939[1
!s100 bN`[FaJn15?0^^USZ2e1j3
R8
32
Z42 !s110 1700598448
!i10b 1
Z43 !s108 1700598448.000000
Z44 !s90 -reportprogress|300|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd|
Z45 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd|
!i113 1
R37
R14
Aarc
R2
R3
R4
R5
DEx4 work 6 spi_tx 0 22 o^8cC4=Fej`I`WZ`4939[1
l32
L23
V5:8i0Wd<W>IioQB6@T4;43
!s100 NzXn3VC]^kkToJDN1jg]F1
R8
32
R42
!i10b 1
R43
R44
R45
!i113 1
R37
R14
Estate_manager
Z46 w1700598087
R2
R3
R4
R5
R0
Z47 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd
Z48 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd
l0
L7
VUoHTFcBQ_ke5@dMAZjGAB3
!s100 ZEM>W>;9Ee_E]e9JgD;7z3
R8
32
Z49 !s110 1700598091
!i10b 1
Z50 !s108 1700598091.000000
Z51 !s90 -reportprogress|300|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd|
Z52 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd|
!i113 1
R37
R14
Aarc
R2
R3
R4
R5
DEx4 work 13 state_manager 0 22 UoHTFcBQ_ke5@dMAZjGAB3
l27
L22
VZJBnhe9I[[KP]1RjQjb6S0
!s100 B:G3fBiW@L_;I7@]]593D0
R8
32
R49
!i10b 1
R50
R51
R52
!i113 1
R37
R14
Etestbenchas
Z53 w1695237769
R2
R3
R4
R5
R0
Z54 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd
Z55 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd
l0
L7
VhX=8Lm9@5mC:Od`fMIS:10
!s100 8Y[SePLi@lB3?Hg;KIYEW1
R8
31
Z56 !s110 1700597538
!i10b 1
R10
Z57 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd|
Z58 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd|
!i113 1
R13
R14
Auni_projektas_arch
R2
R3
R4
R5
DEx4 work 11 testbenchas 0 22 hX=8Lm9@5mC:Od`fMIS:10
l125
L14
VCQ?7iW>m<UgjB0_=O>o>X2
!s100 z`>I3^0IXkNZ[UZJ3PDVD3
R8
31
R56
!i10b 1
R10
R57
R58
!i113 1
R13
R14
Euart_controller
Z59 w1695219074
Z60 DPx4 ieee 9 math_real 0 22 Sk6CSihbPL<f[^Shm]=KX0
R2
R3
R4
R5
R0
Z61 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
Z62 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
l0
L8
V=L3FooiV5=:7gDacQH8QQ1
!s100 bakEX@6R62=NA1gO;9nD>3
R8
31
R9
!i10b 1
R10
Z63 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd|
Z64 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd|
!i113 1
R13
R14
Aarc
R60
R2
R3
R4
R5
DEx4 work 15 uart_controller 0 22 =L3FooiV5=:7gDacQH8QQ1
l58
L21
V4Df5^SohR;fJ[=Ngcm?ef0
!s100 9]KB97V97QI`QzkagDYYk1
R8
31
R9
!i10b 1
R10
R63
R64
!i113 1
R13
R14
Euart_fifo_wizard
Z65 w1675274095
R4
R5
R0
Z66 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
Z67 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
l0
L42
V960KoRWKJ_KRZ`0L]c:c?2
!s100 @mm5=G2ePdBHOd43WU1OD0
R8
31
R9
!i10b 1
R10
Z68 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd|
Z69 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd|
!i113 1
R13
R14
Asyn
R4
R5
DEx4 work 16 uart_fifo_wizard 0 22 960KoRWKJ_KRZ`0L]c:c?2
l85
L55
V>PaC6hT@4WX:Dnnc;S1=B2
!s100 2UW8_WXdPCPc=0<NJ1gIY0
R8
31
R9
!i10b 1
R10
R68
R69
!i113 1
R13
R14
Euart_tx
Z70 w1695220459
R2
R3
R4
R5
R0
Z71 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
Z72 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
l0
L7
VOWLQhcFQ@5X01P>S4:EME1
!s100 @PPSdc=Q3PV3L^?=Jf31F0
R8
31
R9
!i10b 1
R10
Z73 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd|
Z74 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd|
!i113 1
R13
R14
Aarc
R2
R3
R4
R5
DEx4 work 7 uart_tx 0 22 OWLQhcFQ@5X01P>S4:EME1
l28
L21
Vbo1e>cVVDCCIRS>n>95l`3
!s100 [EoRWO4bod_?HF8IRa<MO0
R8
31
R9
!i10b 1
R10
R73
R74
!i113 1
R13
R14
Euni_projektas
Z75 w1700595856
R2
R3
R4
R5
R0
Z76 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
Z77 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
l0
L7
V<[FjDgVLzBUQORKThX0X^1
!s100 Y[QV_DQ39>fgO1cLmV4EZ2
R8
31
R9
!i10b 1
R10
Z78 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd|
Z79 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd|
!i113 1
R13
R14
Aarc
R2
R3
R4
R5
DEx4 work 13 uni_projektas 0 22 <[FjDgVLzBUQORKThX0X^1
l243
L54
Vme9MdEl<BQf<cZ6932bNn1
!s100 ^HL;K70]`S3eai_<W`@gU0
R8
31
R9
!i10b 1
R10
R78
R79
!i113 1
R13
R14
Ewizard_pll
Z80 w1682621222
R4
R5
R0
Z81 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd
Z82 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd
l0
L42
VnAZBn;5be<zIB]=;>_;=B0
!s100 79NNWW0CQOWYLYgfQ_:F_2
R8
31
R9
!i10b 1
R10
Z83 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd|
Z84 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd|
!i113 1
R13
R14
Asyn
R4
R5
DEx4 work 10 wizard_pll 0 22 nAZBn;5be<zIB]=;>_;=B0
l122
L51
VJGhDgfH[<=?S8R`AmSU1X1
!s100 JP1]2oHZnX[U24Sn6iKRA3
R8
31
R9
!i10b 1
R10
R83
R84
!i113 1
R13
R14
Ewrite_out_mram_manager
Z85 w1695379701
R2
R3
R4
R5
R0
Z86 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd
Z87 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd
l0
L7
VY;Lm:XI4^i`4UQ^=8@G8[2
!s100 ?Tk0DU2FRIYWO7ZnjMz?k0
R8
31
R9
!i10b 1
R10
Z88 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd|
Z89 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd|
!i113 1
R13
R14
Aarc
R2
R3
R4
R5
DEx4 work 22 write_out_mram_manager 0 22 Y;Lm:XI4^i`4UQ^=8@G8[2
l35
L28
V5WN0SVj<ILEY8eYS628Id0
!s100 HEP0<I`eK?nY5IYPVn0Ck1
R8
31
R9
!i10b 1
R10
R88
R89
!i113 1
R13
R14
