library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
entity trca_tb is 
end entity ;

architecture flow of trca_tb is
 
component trca is 
port (x,y,z:in std_logic_vector (3 downto 0) ;su:out std_logic_vector (4 downto 0);c:out std_logic );
end  component ;
signal xtb: std_logic_vector(3 downto 0) ;
signal ytb: std_logic_vector(3 downto 0) ;
signal ztb: std_logic_vector(3 downto 0) ;
signal Stb : std_logic_vector(4 downto 0);
signal Cout : std_logic;

begin 

DUT1: trca PORT MAP (
x => xtb,
y => ytb,
z => ztb,
su=> stb,
C =>Cout);


stim_proc: process
begin

xtb <= "1100";
ytb <= "1101";
ztb <= "1110"; 
wait for 100 ns;
xtb <= "1111";
ytb <= "1111";
ztb <= "1111";
wait for 100 ns ;
end process;
end architecture ;

 

 
