// Seed: 3783426286
module module_0 (
    output wand id_0,
    input supply0 id_1,
    output supply1 id_2
    , id_8,
    output supply0 id_3,
    input supply0 id_4,
    output uwire id_5,
    input supply0 id_6
);
  assign module_1.id_2 = 0;
  reg id_9;
  assign id_5 = id_4;
  logic id_10;
  initial begin : LABEL_0
    #1 begin : LABEL_1
      id_9 <= id_10;
    end
    id_8 = -1 | -1;
  end
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input supply1 id_2,
    output tri id_3
);
  assign id_3 = -1;
  assign id_0 = -1;
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_2
  );
  wire id_6, id_7, id_8, id_9;
endmodule
