{"vcs1":{"timestamp_begin":1684261446.666186958, "rt":1.25, "ut":0.39, "st":0.19}}
{"vcselab":{"timestamp_begin":1684261448.002368907, "rt":1.23, "ut":0.44, "st":0.18}}
{"link":{"timestamp_begin":1684261449.321220274, "rt":0.45, "ut":0.23, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684261446.030603427}
{"VCS_COMP_START_TIME": 1684261446.030603427}
{"VCS_COMP_END_TIME": 1684261451.290238218}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330312}}
{"stitch_vcselab": {"peak_mem": 211884}}
