{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 30 11:40:07 2021 " "Info: Processing started: Wed Jun 30 11:40:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off musickey -c musickey --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off musickey -c musickey --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sysclk " "Info: Assuming node \"sysclk\" is an undefined clock" {  } { { "musickey.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-19 musickey/musickey.bdf" { { 104 0 168 120 "sysclk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sysclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sysclk register scankey:inst2\|dlp1 register musicsound:inst1\|count\[6\] 157.46 MHz 6.351 ns Internal " "Info: Clock \"sysclk\" has Internal fmax of 157.46 MHz between source register \"scankey:inst2\|dlp1\" and destination register \"musicsound:inst1\|count\[6\]\" (period= 6.351 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.014 ns + Longest register register " "Info: + Longest register to register delay is 6.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scankey:inst2\|dlp1 1 REG LC_X47_Y17_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X47_Y17_N2; Fanout = 2; REG Node = 'scankey:inst2\|dlp1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { scankey:inst2|dlp1 } "NODE_NAME" } } { "scankey.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-19 musickey/scankey.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.590 ns) 1.133 ns scankey:inst2\|keypress~0 2 COMB LC_X47_Y17_N6 3 " "Info: 2: + IC(0.543 ns) + CELL(0.590 ns) = 1.133 ns; Loc. = LC_X47_Y17_N6; Fanout = 3; COMB Node = 'scankey:inst2\|keypress~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { scankey:inst2|dlp1 scankey:inst2|keypress~0 } "NODE_NAME" } } { "scankey.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-19 musickey/scankey.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.114 ns) 2.355 ns musicsound:inst1\|process_1~1 3 COMB LC_X44_Y17_N2 13 " "Info: 3: + IC(1.108 ns) + CELL(0.114 ns) = 2.355 ns; Loc. = LC_X44_Y17_N2; Fanout = 13; COMB Node = 'musicsound:inst1\|process_1~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { scankey:inst2|keypress~0 musicsound:inst1|process_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.792 ns) + CELL(0.867 ns) 6.014 ns musicsound:inst1\|count\[6\] 4 REG LC_X35_Y8_N0 4 " "Info: 4: + IC(2.792 ns) + CELL(0.867 ns) = 6.014 ns; Loc. = LC_X35_Y8_N0; Fanout = 4; REG Node = 'musicsound:inst1\|count\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.659 ns" { musicsound:inst1|process_1~1 musicsound:inst1|count[6] } "NODE_NAME" } } { "musicsound.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-19 musickey/musicsound.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.571 ns ( 26.12 % ) " "Info: Total cell delay = 1.571 ns ( 26.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.443 ns ( 73.88 % ) " "Info: Total interconnect delay = 4.443 ns ( 73.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.014 ns" { scankey:inst2|dlp1 scankey:inst2|keypress~0 musicsound:inst1|process_1~1 musicsound:inst1|count[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.014 ns" { scankey:inst2|dlp1 {} scankey:inst2|keypress~0 {} musicsound:inst1|process_1~1 {} musicsound:inst1|count[6] {} } { 0.000ns 0.543ns 1.108ns 2.792ns } { 0.000ns 0.590ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.076 ns - Smallest " "Info: - Smallest clock skew is -0.076 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk destination 3.111 ns + Shortest register " "Info: + Shortest clock path from clock \"sysclk\" to destination register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sysclk 1 CLK PIN_28 73 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 73; CLK Node = 'sysclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "musickey.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-19 musickey/musickey.bdf" { { 104 0 168 120 "sysclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns musicsound:inst1\|count\[6\] 2 REG LC_X35_Y8_N0 4 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X35_Y8_N0; Fanout = 4; REG Node = 'musicsound:inst1\|count\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { sysclk musicsound:inst1|count[6] } "NODE_NAME" } } { "musicsound.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-19 musickey/musicsound.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { sysclk musicsound:inst1|count[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { sysclk {} sysclk~out0 {} musicsound:inst1|count[6] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk source 3.187 ns - Longest register " "Info: - Longest clock path from clock \"sysclk\" to source register is 3.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sysclk 1 CLK PIN_28 73 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 73; CLK Node = 'sysclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "musickey.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-19 musickey/musickey.bdf" { { 104 0 168 120 "sysclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.711 ns) 3.187 ns scankey:inst2\|dlp1 2 REG LC_X47_Y17_N2 2 " "Info: 2: + IC(1.007 ns) + CELL(0.711 ns) = 3.187 ns; Loc. = LC_X47_Y17_N2; Fanout = 2; REG Node = 'scankey:inst2\|dlp1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.718 ns" { sysclk scankey:inst2|dlp1 } "NODE_NAME" } } { "scankey.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-19 musickey/scankey.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.40 % ) " "Info: Total cell delay = 2.180 ns ( 68.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 31.60 % ) " "Info: Total interconnect delay = 1.007 ns ( 31.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { sysclk scankey:inst2|dlp1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { sysclk {} sysclk~out0 {} scankey:inst2|dlp1 {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { sysclk musicsound:inst1|count[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { sysclk {} sysclk~out0 {} musicsound:inst1|count[6] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { sysclk scankey:inst2|dlp1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { sysclk {} sysclk~out0 {} scankey:inst2|dlp1 {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "scankey.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-19 musickey/scankey.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "musicsound.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-19 musickey/musicsound.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.014 ns" { scankey:inst2|dlp1 scankey:inst2|keypress~0 musicsound:inst1|process_1~1 musicsound:inst1|count[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.014 ns" { scankey:inst2|dlp1 {} scankey:inst2|keypress~0 {} musicsound:inst1|process_1~1 {} musicsound:inst1|count[6] {} } { 0.000ns 0.543ns 1.108ns 2.792ns } { 0.000ns 0.590ns 0.114ns 0.867ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { sysclk musicsound:inst1|count[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { sysclk {} sysclk~out0 {} musicsound:inst1|count[6] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { sysclk scankey:inst2|dlp1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { sysclk {} sysclk~out0 {} scankey:inst2|dlp1 {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "musicrom:inst\|altsyncram:altsyncram_component\|altsyncram_nt21:auto_generated\|ram_block1a11~porta_address_reg5 hitone sysclk 11.103 ns memory " "Info: tsu for memory \"musicrom:inst\|altsyncram:altsyncram_component\|altsyncram_nt21:auto_generated\|ram_block1a11~porta_address_reg5\" (data pin = \"hitone\", clock pin = \"sysclk\") is 11.103 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.132 ns + Longest pin memory " "Info: + Longest pin to memory delay is 14.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns hitone 1 PIN PIN_1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_1; Fanout = 2; PIN Node = 'hitone'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hitone } "NODE_NAME" } } { "musickey.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-19 musickey/musickey.bdf" { { 120 0 168 136 "hitone" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.496 ns) + CELL(0.590 ns) 11.555 ns scankey:inst2\|Add0~5 2 COMB LC_X36_Y13_N1 1 " "Info: 2: + IC(9.496 ns) + CELL(0.590 ns) = 11.555 ns; Loc. = LC_X36_Y13_N1; Fanout = 1; COMB Node = 'scankey:inst2\|Add0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.086 ns" { hitone scankey:inst2|Add0~5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.194 ns) + CELL(0.383 ns) 14.132 ns musicrom:inst\|altsyncram:altsyncram_component\|altsyncram_nt21:auto_generated\|ram_block1a11~porta_address_reg5 3 MEM M4K_X33_Y8 12 " "Info: 3: + IC(2.194 ns) + CELL(0.383 ns) = 14.132 ns; Loc. = M4K_X33_Y8; Fanout = 12; MEM Node = 'musicrom:inst\|altsyncram:altsyncram_component\|altsyncram_nt21:auto_generated\|ram_block1a11~porta_address_reg5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.577 ns" { scankey:inst2|Add0~5 musicrom:inst|altsyncram:altsyncram_component|altsyncram_nt21:auto_generated|ram_block1a11~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_nt21.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-19 musickey/db/altsyncram_nt21.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.442 ns ( 17.28 % ) " "Info: Total cell delay = 2.442 ns ( 17.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.690 ns ( 82.72 % ) " "Info: Total interconnect delay = 11.690 ns ( 82.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.132 ns" { hitone scankey:inst2|Add0~5 musicrom:inst|altsyncram:altsyncram_component|altsyncram_nt21:auto_generated|ram_block1a11~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.132 ns" { hitone {} hitone~out0 {} scankey:inst2|Add0~5 {} musicrom:inst|altsyncram:altsyncram_component|altsyncram_nt21:auto_generated|ram_block1a11~porta_address_reg5 {} } { 0.000ns 0.000ns 9.496ns 2.194ns } { 0.000ns 1.469ns 0.590ns 0.383ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_nt21.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-19 musickey/db/altsyncram_nt21.tdf" 254 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk destination 3.122 ns - Shortest memory " "Info: - Shortest clock path from clock \"sysclk\" to destination memory is 3.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sysclk 1 CLK PIN_28 73 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 73; CLK Node = 'sysclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "musickey.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-19 musickey/musickey.bdf" { { 104 0 168 120 "sysclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.722 ns) 3.122 ns musicrom:inst\|altsyncram:altsyncram_component\|altsyncram_nt21:auto_generated\|ram_block1a11~porta_address_reg5 2 MEM M4K_X33_Y8 12 " "Info: 2: + IC(0.931 ns) + CELL(0.722 ns) = 3.122 ns; Loc. = M4K_X33_Y8; Fanout = 12; MEM Node = 'musicrom:inst\|altsyncram:altsyncram_component\|altsyncram_nt21:auto_generated\|ram_block1a11~porta_address_reg5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.653 ns" { sysclk musicrom:inst|altsyncram:altsyncram_component|altsyncram_nt21:auto_generated|ram_block1a11~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_nt21.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-19 musickey/db/altsyncram_nt21.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 70.18 % ) " "Info: Total cell delay = 2.191 ns ( 70.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.82 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.122 ns" { sysclk musicrom:inst|altsyncram:altsyncram_component|altsyncram_nt21:auto_generated|ram_block1a11~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.122 ns" { sysclk {} sysclk~out0 {} musicrom:inst|altsyncram:altsyncram_component|altsyncram_nt21:auto_generated|ram_block1a11~porta_address_reg5 {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.132 ns" { hitone scankey:inst2|Add0~5 musicrom:inst|altsyncram:altsyncram_component|altsyncram_nt21:auto_generated|ram_block1a11~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.132 ns" { hitone {} hitone~out0 {} scankey:inst2|Add0~5 {} musicrom:inst|altsyncram:altsyncram_component|altsyncram_nt21:auto_generated|ram_block1a11~porta_address_reg5 {} } { 0.000ns 0.000ns 9.496ns 2.194ns } { 0.000ns 1.469ns 0.590ns 0.383ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.122 ns" { sysclk musicrom:inst|altsyncram:altsyncram_component|altsyncram_nt21:auto_generated|ram_block1a11~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.122 ns" { sysclk {} sysclk~out0 {} musicrom:inst|altsyncram:altsyncram_component|altsyncram_nt21:auto_generated|ram_block1a11~porta_address_reg5 {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "sysclk sound scankey:inst2\|dlp1 13.597 ns register " "Info: tco from clock \"sysclk\" to destination pin \"sound\" through register \"scankey:inst2\|dlp1\" is 13.597 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk source 3.187 ns + Longest register " "Info: + Longest clock path from clock \"sysclk\" to source register is 3.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sysclk 1 CLK PIN_28 73 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 73; CLK Node = 'sysclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "musickey.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-19 musickey/musickey.bdf" { { 104 0 168 120 "sysclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.711 ns) 3.187 ns scankey:inst2\|dlp1 2 REG LC_X47_Y17_N2 2 " "Info: 2: + IC(1.007 ns) + CELL(0.711 ns) = 3.187 ns; Loc. = LC_X47_Y17_N2; Fanout = 2; REG Node = 'scankey:inst2\|dlp1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.718 ns" { sysclk scankey:inst2|dlp1 } "NODE_NAME" } } { "scankey.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-19 musickey/scankey.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.40 % ) " "Info: Total cell delay = 2.180 ns ( 68.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 31.60 % ) " "Info: Total interconnect delay = 1.007 ns ( 31.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { sysclk scankey:inst2|dlp1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { sysclk {} sysclk~out0 {} scankey:inst2|dlp1 {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "scankey.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-19 musickey/scankey.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.186 ns + Longest register pin " "Info: + Longest register to pin delay is 10.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scankey:inst2\|dlp1 1 REG LC_X47_Y17_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X47_Y17_N2; Fanout = 2; REG Node = 'scankey:inst2\|dlp1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { scankey:inst2|dlp1 } "NODE_NAME" } } { "scankey.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-19 musickey/scankey.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.590 ns) 1.133 ns scankey:inst2\|keypress~0 2 COMB LC_X47_Y17_N6 3 " "Info: 2: + IC(0.543 ns) + CELL(0.590 ns) = 1.133 ns; Loc. = LC_X47_Y17_N6; Fanout = 3; COMB Node = 'scankey:inst2\|keypress~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { scankey:inst2|dlp1 scankey:inst2|keypress~0 } "NODE_NAME" } } { "scankey.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-19 musickey/scankey.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.184 ns) + CELL(0.292 ns) 4.609 ns musicsound:inst1\|sound 3 COMB LC_X35_Y8_N9 1 " "Info: 3: + IC(3.184 ns) + CELL(0.292 ns) = 4.609 ns; Loc. = LC_X35_Y8_N9; Fanout = 1; COMB Node = 'musicsound:inst1\|sound'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.476 ns" { scankey:inst2|keypress~0 musicsound:inst1|sound } "NODE_NAME" } } { "musicsound.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-19 musickey/musicsound.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.469 ns) + CELL(2.108 ns) 10.186 ns sound 4 PIN PIN_200 0 " "Info: 4: + IC(3.469 ns) + CELL(2.108 ns) = 10.186 ns; Loc. = PIN_200; Fanout = 0; PIN Node = 'sound'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.577 ns" { musicsound:inst1|sound sound } "NODE_NAME" } } { "musickey.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-19 musickey/musickey.bdf" { { 224 600 776 240 "sound" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.990 ns ( 29.35 % ) " "Info: Total cell delay = 2.990 ns ( 29.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.196 ns ( 70.65 % ) " "Info: Total interconnect delay = 7.196 ns ( 70.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.186 ns" { scankey:inst2|dlp1 scankey:inst2|keypress~0 musicsound:inst1|sound sound } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.186 ns" { scankey:inst2|dlp1 {} scankey:inst2|keypress~0 {} musicsound:inst1|sound {} sound {} } { 0.000ns 0.543ns 3.184ns 3.469ns } { 0.000ns 0.590ns 0.292ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { sysclk scankey:inst2|dlp1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { sysclk {} sysclk~out0 {} scankey:inst2|dlp1 {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.186 ns" { scankey:inst2|dlp1 scankey:inst2|keypress~0 musicsound:inst1|sound sound } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.186 ns" { scankey:inst2|dlp1 {} scankey:inst2|keypress~0 {} musicsound:inst1|sound {} sound {} } { 0.000ns 0.543ns 3.184ns 3.469ns } { 0.000ns 0.590ns 0.292ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "kcol\[2\] sound 17.450 ns Longest " "Info: Longest tpd from source pin \"kcol\[2\]\" to destination pin \"sound\" is 17.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns kcol\[2\] 1 PIN PIN_169 6 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_169; Fanout = 6; PIN Node = 'kcol\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { kcol[2] } "NODE_NAME" } } { "musickey.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-19 musickey/musickey.bdf" { { 136 0 168 152 "kcol\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.185 ns) + CELL(0.590 ns) 8.244 ns scankey:inst2\|Mux4~0 2 COMB LC_X47_Y17_N2 8 " "Info: 2: + IC(6.185 ns) + CELL(0.590 ns) = 8.244 ns; Loc. = LC_X47_Y17_N2; Fanout = 8; COMB Node = 'scankey:inst2\|Mux4~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.775 ns" { kcol[2] scankey:inst2|Mux4~0 } "NODE_NAME" } } { "scankey.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-19 musickey/scankey.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.515 ns) + CELL(0.114 ns) 11.873 ns musicsound:inst1\|sound 3 COMB LC_X35_Y8_N9 1 " "Info: 3: + IC(3.515 ns) + CELL(0.114 ns) = 11.873 ns; Loc. = LC_X35_Y8_N9; Fanout = 1; COMB Node = 'musicsound:inst1\|sound'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.629 ns" { scankey:inst2|Mux4~0 musicsound:inst1|sound } "NODE_NAME" } } { "musicsound.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-19 musickey/musicsound.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.469 ns) + CELL(2.108 ns) 17.450 ns sound 4 PIN PIN_200 0 " "Info: 4: + IC(3.469 ns) + CELL(2.108 ns) = 17.450 ns; Loc. = PIN_200; Fanout = 0; PIN Node = 'sound'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.577 ns" { musicsound:inst1|sound sound } "NODE_NAME" } } { "musickey.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-19 musickey/musickey.bdf" { { 224 600 776 240 "sound" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.281 ns ( 24.53 % ) " "Info: Total cell delay = 4.281 ns ( 24.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.169 ns ( 75.47 % ) " "Info: Total interconnect delay = 13.169 ns ( 75.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.450 ns" { kcol[2] scankey:inst2|Mux4~0 musicsound:inst1|sound sound } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.450 ns" { kcol[2] {} kcol[2]~out0 {} scankey:inst2|Mux4~0 {} musicsound:inst1|sound {} sound {} } { 0.000ns 0.000ns 6.185ns 3.515ns 3.469ns } { 0.000ns 1.469ns 0.590ns 0.114ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "scankey:inst2\|ltdatap\[0\] kcol\[0\] sysclk -4.096 ns register " "Info: th for register \"scankey:inst2\|ltdatap\[0\]\" (data pin = \"kcol\[0\]\", clock pin = \"sysclk\") is -4.096 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk destination 3.187 ns + Longest register " "Info: + Longest clock path from clock \"sysclk\" to destination register is 3.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sysclk 1 CLK PIN_28 73 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 73; CLK Node = 'sysclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "musickey.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-19 musickey/musickey.bdf" { { 104 0 168 120 "sysclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.711 ns) 3.187 ns scankey:inst2\|ltdatap\[0\] 2 REG LC_X52_Y16_N2 1 " "Info: 2: + IC(1.007 ns) + CELL(0.711 ns) = 3.187 ns; Loc. = LC_X52_Y16_N2; Fanout = 1; REG Node = 'scankey:inst2\|ltdatap\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.718 ns" { sysclk scankey:inst2|ltdatap[0] } "NODE_NAME" } } { "scankey.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-19 musickey/scankey.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.40 % ) " "Info: Total cell delay = 2.180 ns ( 68.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 31.60 % ) " "Info: Total interconnect delay = 1.007 ns ( 31.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { sysclk scankey:inst2|ltdatap[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { sysclk {} sysclk~out0 {} scankey:inst2|ltdatap[0] {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "scankey.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-19 musickey/scankey.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.298 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns kcol\[0\] 1 PIN PIN_173 6 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_173; Fanout = 6; PIN Node = 'kcol\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { kcol[0] } "NODE_NAME" } } { "musickey.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-19 musickey/musickey.bdf" { { 136 0 168 152 "kcol\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.520 ns) + CELL(0.309 ns) 7.298 ns scankey:inst2\|ltdatap\[0\] 2 REG LC_X52_Y16_N2 1 " "Info: 2: + IC(5.520 ns) + CELL(0.309 ns) = 7.298 ns; Loc. = LC_X52_Y16_N2; Fanout = 1; REG Node = 'scankey:inst2\|ltdatap\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.829 ns" { kcol[0] scankey:inst2|ltdatap[0] } "NODE_NAME" } } { "scankey.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-19 musickey/scankey.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.778 ns ( 24.36 % ) " "Info: Total cell delay = 1.778 ns ( 24.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.520 ns ( 75.64 % ) " "Info: Total interconnect delay = 5.520 ns ( 75.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.298 ns" { kcol[0] scankey:inst2|ltdatap[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.298 ns" { kcol[0] {} kcol[0]~out0 {} scankey:inst2|ltdatap[0] {} } { 0.000ns 0.000ns 5.520ns } { 0.000ns 1.469ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { sysclk scankey:inst2|ltdatap[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { sysclk {} sysclk~out0 {} scankey:inst2|ltdatap[0] {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.298 ns" { kcol[0] scankey:inst2|ltdatap[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.298 ns" { kcol[0] {} kcol[0]~out0 {} scankey:inst2|ltdatap[0] {} } { 0.000ns 0.000ns 5.520ns } { 0.000ns 1.469ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 30 11:40:09 2021 " "Info: Processing ended: Wed Jun 30 11:40:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
