# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/pci/st,stm32-pcie-host.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: PCIe RC controller on STM32MP25 SoC

maintainers:
  - Christian Bruel <christian.bruel@foss.st.com>

description: |+
  PCIe RC controller based on the Synopsys DesignWare PCIe core.

select:
  properties:
    compatible:
      contains:
        const: st,stm32mp25-pcie-rc
  required:
    - compatible

allOf:
  - $ref: /schemas/pci/snps,dw-pcie.yaml#

properties:
  compatible:
    items:
      - const: st,stm32mp25-pcie-rc
      - const: snps,dw-pcie

  reg:
    items:
      - description: Data Bus Interface (DBI) registers.
      - description: PCIe configuration registers.

  reg-names:
    items:
      - const: dbi
      - const: config

  st,syscfg:
    $ref: /schemas/types.yaml#/definitions/phandle-array
    description: Phandle to the SYSCON entry required for configuring PCIe mode.

  resets:
    maxItems: 1

  reset-names:
    const: pcie

  clocks:
    maxItems: 1
    description: PCIe system clock

  clock-names:
    const: core

  phys:
    maxItems: 1

  phy-names:
    const: pcie-phy

  num-lanes:
    const: 1

  max-link-speed:
    enum: [1, 2]
    default: 2

  msi-parent:
    maxItems: 1

  reset-gpios:
    description: GPIO controlled connection to PERST# signal
    maxItems: 1

required:
  - st,syscfg
  - interrupt-map
  - interrupt-map-mask
  - ranges
  - resets
  - reset-names
  - clocks
  - clock-names
  - phys
  - phy-names

unevaluatedProperties: false

examples:
  - |
    #include <dt-bindings/phy/phy.h>
    #include <dt-bindings/clock/stm32mp25-clks.h>
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    #include <dt-bindings/reset/stm32mp25-resets.h>

    pcie_rc: pcie@48400000 {
             compatible = "st,stm32mp25-pcie-rc", "snps,dw-pcie";
             device_type = "pci";
             num-lanes = <1>;
             reg = <0x48400000 0x400000>,
                   <0x10000000 0x10000>;
             reg-names = "dbi", "config";
             st,syscfg = <&syscfg>;
             #interrupt-cells = <1>;
             interrupt-map-mask = <0 0 0 7>;
             interrupt-map = <0 0 0 1 &intc 0 GIC_SPI 264 IRQ_TYPE_LEVEL_HIGH>,
                             <0 0 0 2 &intc 0 GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH>,
                             <0 0 0 3 &intc 0 GIC_SPI 266 IRQ_TYPE_LEVEL_HIGH>,
                             <0 0 0 4 &intc 0 GIC_SPI 267 IRQ_TYPE_LEVEL_HIGH>;
             #address-cells = <3>;
             #size-cells = <2>;
             ranges = <0x01000000 0 0x10010000 0x10010000 0 0x10000>,
                      <0x02000000 0 0x10020000 0x10020000 0 0x7fe0000>,
                      <0x42000000 0 0x18000000 0x18000000 0 0x8000000>;
             bus-range = <0x00 0xff>;
             clocks = <&rcc CK_BUS_PCIE>;
             clock-names = "core";
             phys = <&combophy PHY_TYPE_PCIE>;
             phy-names = "pcie-phy";
             resets = <&rcc PCIE_R>;
             reset-names = "pcie";
             msi-parent = <&v2m0>;
    };
