Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun 17 02:05:09 2025
| Host         : LAPTOP-K808NGC5 running 64-bit major release  (build 9200)
| Command      : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 3          |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/TOFSM/FSM_sequential_nState_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/TOFSM/FSM_sequential_nState_reg[2]_i_2/O, cell system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/TOFSM/FSM_sequential_nState_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/TOFSM/enable_reg_i_2_n_0 is a gated clock net sourced by a combinational pin system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/TOFSM/enable_reg_i_2/O, cell system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/TOFSM/enable_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/TOFSM/xld_reg_i_2_n_0 is a gated clock net sourced by a combinational pin system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/TOFSM/xld_reg_i_2/O, cell system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/TOFSM/xld_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


