
bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000ea08  08000000  08000000  00010000  2**8
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000150  2009e000  0800ea08  0002e000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000002e8  2009e150  0800eb58  0002e150  2**2
                  ALLOC
  3 .stack        00000800  2009e438  0800ee40  0002e150  2**0
                  ALLOC
  4 .debug_info   0002bc7a  00000000  00000000  0002e150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  5 .debug_abbrev 00005f32  00000000  00000000  00059dca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  6 .debug_loc    00014603  00000000  00000000  0005fcfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  7 .debug_aranges 000010c0  00000000  00000000  000742ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .debug_ranges 00002150  00000000  00000000  000753bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_macro  0003240c  00000000  00000000  0007750f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_line   0001dc18  00000000  00000000  000a991b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_str    0011cb60  00000000  00000000  000c7533  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .comment      00000049  00000000  00000000  001e4093  2**0
                  CONTENTS, READONLY
 13 .ARM.attributes 00000032  00000000  00000000  001e40dc  2**0
                  CONTENTS, READONLY
 14 .debug_frame  000036ec  00000000  00000000  001e4110  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000000 <_sfixed>:
 8000000:	200a0000 	.word	0x200a0000
 8000004:	080000b5 	.word	0x080000b5
 8000008:	0800001d 	.word	0x0800001d
 800000c:	0800001f 	.word	0x0800001f
 8000010:	08000021 	.word	0x08000021
 8000014:	08000023 	.word	0x08000023
 8000018:	08000025 	.word	0x08000025

0800001c <NMI_Handler>:
 800001c:	be01      	bkpt	0x0001

0800001e <HardFault_Handler>:
 800001e:	be02      	bkpt	0x0002

08000020 <MemManage_Handler>:
 8000020:	be03      	bkpt	0x0003

08000022 <BusFault_Handler>:
 8000022:	be04      	bkpt	0x0004

08000024 <UsageFault_Handler>:
 8000024:	be05      	bkpt	0x0005
 8000026:	e7fe      	b.n	8000026 <UsageFault_Handler+0x2>

08000028 <bootloader_info>:
	...
 8000040:	08000305 	.word	0x08000305

08000044 <my_version_code>:
 8000044:	00000200 	.word	0x00000200
	...
 8000060:	20296328 	.word	0x20296328
 8000064:	79706f43 	.word	0x79706f43
 8000068:	68676972 	.word	0x68676972
 800006c:	30322074 	.word	0x30322074
 8000070:	322d3831 	.word	0x322d3831
 8000074:	20323230 	.word	0x20323230
 8000078:	43207962 	.word	0x43207962
 800007c:	6b6e696f 	.word	0x6b6e696f
 8000080:	20657469 	.word	0x20657469
 8000084:	2e636e49 	.word	0x2e636e49
 8000088:	0a200a20 	.word	0x0a200a20
 800008c:	73696854 	.word	0x73696854
 8000090:	61707320 	.word	0x61707320
 8000094:	66206563 	.word	0x66206563
 8000098:	7220726f 	.word	0x7220726f
 800009c:	21746e65 	.word	0x21746e65
 80000a0:	73754a20 	.word	0x73754a20
 80000a4:	42312074 	.word	0x42312074
 80000a8:	792f4354 	.word	0x792f4354
 80000ac:	2e726165 	.word	0x2e726165
 80000b0:	0a200a20 	.word	0x0a200a20

080000b4 <reset_entry>:
 80000b4:	f000 f816 	bl	80000e4 <firewall_setup>
 80000b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80000bc:	f04f 0100 	mov.w	r1, #0
 80000c0:	f04f 0200 	mov.w	r2, #0
 80000c4:	f04f 0300 	mov.w	r3, #0
 80000c8:	f000 f91c 	bl	8000304 <callgate_entry0>
 80000cc:	f248 0120 	movw	r1, #32800	; 0x8020
 80000d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80000d4:	6808      	ldr	r0, [r1, #0]
 80000d6:	4685      	mov	sp, r0
 80000d8:	f04f 0001 	mov.w	r0, #1
 80000dc:	f8d1 e004 	ldr.w	lr, [r1, #4]
 80000e0:	4770      	bx	lr
	...

080000e4 <firewall_setup>:
    void
firewall_setup(void)
{
    // This is critical: without the clock enabled to "SYSCFG" we
    // can't tell the FW is enabled or not! Enabling it would also not work
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80000e4:	4b1b      	ldr	r3, [pc, #108]	; (8000154 <firewall_setup+0x70>)
{
 80000e6:	b500      	push	{lr}
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80000e8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80000ea:	f042 0201 	orr.w	r2, r2, #1
 80000ee:	661a      	str	r2, [r3, #96]	; 0x60
 80000f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
{
 80000f2:	b08b      	sub	sp, #44	; 0x2c
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80000f4:	f003 0301 	and.w	r3, r3, #1
 80000f8:	9300      	str	r3, [sp, #0]
 80000fa:	9b00      	ldr	r3, [sp, #0]

    if(__HAL_FIREWALL_IS_ENABLED()) {
 80000fc:	4b16      	ldr	r3, [pc, #88]	; (8000158 <firewall_setup+0x74>)
 80000fe:	685b      	ldr	r3, [r3, #4]
 8000100:	07db      	lsls	r3, r3, #31
 8000102:	d524      	bpl.n	800014e <firewall_setup+0x6a>
    // REMINDERS: 
    // - cannot debug anything in boot loader w/ firewall enabled (no readback, no bkpt)
    // - when RDP=2, this protection still important or else python can read pairing secret
    // - in factory mode (RDP!=2), it's nice to have this disabled so we can debug still
    // - could look at RDP level here, but it would be harder to completely reset the bag number!
    if(check_all_ones_raw(rom_secrets->bag_number, sizeof(rom_secrets->bag_number))) {
 8000104:	4815      	ldr	r0, [pc, #84]	; (800015c <firewall_setup+0x78>)
 8000106:	2120      	movs	r1, #32
 8000108:	f002 fab0 	bl	800266c <check_all_ones_raw>
 800010c:	b9f8      	cbnz	r0, 800014e <firewall_setup+0x6a>
    // for debug builds, never enable firewall
    return;
#endif

    extern int firewall_starts;       // see startup.S ... aligned@256 (0x08000300)
    uint32_t    start = (uint32_t)&firewall_starts;
 800010e:	4b14      	ldr	r3, [pc, #80]	; (8000160 <firewall_setup+0x7c>)
    uint32_t    len = BL_FLASH_SIZE - (start - BL_FLASH_BASE);
 8000110:	4a14      	ldr	r2, [pc, #80]	; (8000164 <firewall_setup+0x80>)
    //   but sensitive stuff is still there (which would allow bypass)
    // - so it's important to enable option bytes to set write-protect flash of entire bootloader
    // - to disable debug and complete protection, must enable write-protect "level 2" (RDP=2)
    //

    FIREWALL_InitTypeDef init = {
 8000112:	9302      	str	r3, [sp, #8]
    uint32_t    len = BL_FLASH_SIZE - (start - BL_FLASH_BASE);
 8000114:	1ad3      	subs	r3, r2, r3
    FIREWALL_InitTypeDef init = {
 8000116:	e9cd 3203 	strd	r3, r2, [sp, #12]
 800011a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800011e:	e9cd 3005 	strd	r3, r0, [sp, #20]
 8000122:	e9cd 0007 	strd	r0, r0, [sp, #28]
 8000126:	9009      	str	r0, [sp, #36]	; 0x24
        .VDataSegmentLength = 0,
        .VolatileDataExecution = 0,
        .VolatileDataShared = 0,
    };

    int rv = HAL_FIREWALL_Config((FIREWALL_InitTypeDef *)&init);
 8000128:	a802      	add	r0, sp, #8
 800012a:	f000 f821 	bl	8000170 <HAL_FIREWALL_Config>
    if(rv) {
 800012e:	b110      	cbz	r0, 8000136 <firewall_setup+0x52>
        INCONSISTENT("fw");
 8000130:	480d      	ldr	r0, [pc, #52]	; (8000168 <firewall_setup+0x84>)
 8000132:	f000 fc89 	bl	8000a48 <fatal_error>
    }

    __HAL_FIREWALL_PREARM_DISABLE();
 8000136:	4b0d      	ldr	r3, [pc, #52]	; (800016c <firewall_setup+0x88>)
 8000138:	6a1a      	ldr	r2, [r3, #32]
 800013a:	f022 0201 	bic.w	r2, r2, #1
 800013e:	621a      	str	r2, [r3, #32]
 8000140:	6a1b      	ldr	r3, [r3, #32]
 8000142:	f003 0301 	and.w	r3, r3, #1
 8000146:	9301      	str	r3, [sp, #4]
 8000148:	9b01      	ldr	r3, [sp, #4]
    HAL_FIREWALL_EnableFirewall();
 800014a:	f000 f88b 	bl	8000264 <HAL_FIREWALL_EnableFirewall>
}
 800014e:	b00b      	add	sp, #44	; 0x2c
 8000150:	f85d fb04 	ldr.w	pc, [sp], #4
 8000154:	40021000 	.word	0x40021000
 8000158:	40010000 	.word	0x40010000
 800015c:	0801c050 	.word	0x0801c050
 8000160:	08000300 	.word	0x08000300
 8000164:	0801c000 	.word	0x0801c000
 8000168:	0800d6c0 	.word	0x0800d6c0
 800016c:	40011c00 	.word	0x40011c00

08000170 <HAL_FIREWALL_Config>:
  * @param fw_init: Firewall initialization structure
  * @note  The API returns HAL_ERROR if the Firewall is already enabled.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FIREWALL_Config(FIREWALL_InitTypeDef * fw_init)
{
 8000170:	b573      	push	{r0, r1, r4, r5, r6, lr}
  /* Check the Firewall initialization structure allocation */
  if(fw_init == NULL)
 8000172:	b910      	cbnz	r0, 800017a <HAL_FIREWALL_Config+0xa>
  {
    return HAL_ERROR;
 8000174:	2001      	movs	r0, #1
  /* Set Firewall Configuration Register VDE and VDS bits
     (volatile data execution and shared configuration) */
  MODIFY_REG(FIREWALL->CR, FW_CR_VDS|FW_CR_VDE, fw_init->VolatileDataExecution|fw_init->VolatileDataShared);

  return HAL_OK;
}
 8000176:	b002      	add	sp, #8
 8000178:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_RCC_FIREWALL_CLK_ENABLE();
 800017a:	4b19      	ldr	r3, [pc, #100]	; (80001e0 <HAL_FIREWALL_Config+0x70>)
 800017c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800017e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000182:	661a      	str	r2, [r3, #96]	; 0x60
 8000184:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000186:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800018a:	9301      	str	r3, [sp, #4]
 800018c:	9b01      	ldr	r3, [sp, #4]
  if (__HAL_FIREWALL_IS_ENABLED() != RESET)
 800018e:	4b15      	ldr	r3, [pc, #84]	; (80001e4 <HAL_FIREWALL_Config+0x74>)
 8000190:	685b      	ldr	r3, [r3, #4]
 8000192:	07db      	lsls	r3, r3, #31
 8000194:	d5ee      	bpl.n	8000174 <HAL_FIREWALL_Config+0x4>
  if (fw_init->CodeSegmentLength != 0U)
 8000196:	6841      	ldr	r1, [r0, #4]
    if (fw_init->NonVDataSegmentLength < 0x100U)
 8000198:	68c2      	ldr	r2, [r0, #12]
  if (fw_init->CodeSegmentLength != 0U)
 800019a:	b109      	cbz	r1, 80001a0 <HAL_FIREWALL_Config+0x30>
    if (fw_init->NonVDataSegmentLength < 0x100U)
 800019c:	2aff      	cmp	r2, #255	; 0xff
 800019e:	d9e9      	bls.n	8000174 <HAL_FIREWALL_Config+0x4>
  WRITE_REG(FIREWALL->CSSA, (FW_CSSA_ADD & fw_init->CodeSegmentStartAddress));
 80001a0:	6803      	ldr	r3, [r0, #0]
 80001a2:	4e11      	ldr	r6, [pc, #68]	; (80001e8 <HAL_FIREWALL_Config+0x78>)
  if (fw_init->VDataSegmentLength != 0U)
 80001a4:	6944      	ldr	r4, [r0, #20]
  WRITE_REG(FIREWALL->CSSA, (FW_CSSA_ADD & fw_init->CodeSegmentStartAddress));
 80001a6:	ea03 0506 	and.w	r5, r3, r6
 80001aa:	4b10      	ldr	r3, [pc, #64]	; (80001ec <HAL_FIREWALL_Config+0x7c>)
 80001ac:	601d      	str	r5, [r3, #0]
  WRITE_REG(FIREWALL->CSL, (FW_CSL_LENG & fw_init->CodeSegmentLength));
 80001ae:	4d10      	ldr	r5, [pc, #64]	; (80001f0 <HAL_FIREWALL_Config+0x80>)
 80001b0:	4029      	ands	r1, r5
 80001b2:	6059      	str	r1, [r3, #4]
  WRITE_REG(FIREWALL->NVDSSA, (FW_NVDSSA_ADD & fw_init->NonVDataSegmentStartAddress));
 80001b4:	6881      	ldr	r1, [r0, #8]
  WRITE_REG(FIREWALL->NVDSL, (FW_NVDSL_LENG & fw_init->NonVDataSegmentLength));
 80001b6:	402a      	ands	r2, r5
  WRITE_REG(FIREWALL->NVDSSA, (FW_NVDSSA_ADD & fw_init->NonVDataSegmentStartAddress));
 80001b8:	4031      	ands	r1, r6
 80001ba:	6099      	str	r1, [r3, #8]
  WRITE_REG(FIREWALL->NVDSL, (FW_NVDSL_LENG & fw_init->NonVDataSegmentLength));
 80001bc:	60da      	str	r2, [r3, #12]
  WRITE_REG(FIREWALL->VDSSA, (FW_VDSSA_ADD & fw_init->VDataSegmentStartAddress));
 80001be:	6901      	ldr	r1, [r0, #16]
 80001c0:	4a0c      	ldr	r2, [pc, #48]	; (80001f4 <HAL_FIREWALL_Config+0x84>)
 80001c2:	4011      	ands	r1, r2
  WRITE_REG(FIREWALL->VDSL, (FW_VDSL_LENG & fw_init->VDataSegmentLength));
 80001c4:	4022      	ands	r2, r4
  WRITE_REG(FIREWALL->VDSSA, (FW_VDSSA_ADD & fw_init->VDataSegmentStartAddress));
 80001c6:	6119      	str	r1, [r3, #16]
  WRITE_REG(FIREWALL->VDSL, (FW_VDSL_LENG & fw_init->VDataSegmentLength));
 80001c8:	615a      	str	r2, [r3, #20]
  MODIFY_REG(FIREWALL->CR, FW_CR_VDS|FW_CR_VDE, fw_init->VolatileDataExecution|fw_init->VolatileDataShared);
 80001ca:	e9d0 2006 	ldrd	r2, r0, [r0, #24]
 80001ce:	6a19      	ldr	r1, [r3, #32]
 80001d0:	4302      	orrs	r2, r0
 80001d2:	f021 0106 	bic.w	r1, r1, #6
 80001d6:	430a      	orrs	r2, r1
 80001d8:	621a      	str	r2, [r3, #32]
  return HAL_OK;
 80001da:	2000      	movs	r0, #0
 80001dc:	e7cb      	b.n	8000176 <HAL_FIREWALL_Config+0x6>
 80001de:	bf00      	nop
 80001e0:	40021000 	.word	0x40021000
 80001e4:	40010000 	.word	0x40010000
 80001e8:	00ffff00 	.word	0x00ffff00
 80001ec:	40011c00 	.word	0x40011c00
 80001f0:	003fff00 	.word	0x003fff00
 80001f4:	0003ffc0 	.word	0x0003ffc0

080001f8 <HAL_FIREWALL_GetConfig>:
void HAL_FIREWALL_GetConfig(FIREWALL_InitTypeDef * fw_config)
{

  /* Enable Firewall clock, in case no Firewall configuration has been carried
     out up to this point */
  __HAL_RCC_FIREWALL_CLK_ENABLE();
 80001f8:	4b15      	ldr	r3, [pc, #84]	; (8000250 <HAL_FIREWALL_GetConfig+0x58>)
 80001fa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 80001fc:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __HAL_RCC_FIREWALL_CLK_ENABLE();
 80001fe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000202:	661a      	str	r2, [r3, #96]	; 0x60
 8000204:	6e1b      	ldr	r3, [r3, #96]	; 0x60

  /* Retrieve code segment protection setting */
  fw_config->CodeSegmentStartAddress = (READ_REG(FIREWALL->CSSA) & FW_CSSA_ADD);
 8000206:	4e13      	ldr	r6, [pc, #76]	; (8000254 <HAL_FIREWALL_GetConfig+0x5c>)
  fw_config->CodeSegmentLength = (READ_REG(FIREWALL->CSL) & FW_CSL_LENG);
 8000208:	4d13      	ldr	r5, [pc, #76]	; (8000258 <HAL_FIREWALL_GetConfig+0x60>)
  __HAL_RCC_FIREWALL_CLK_ENABLE();
 800020a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800020e:	9301      	str	r3, [sp, #4]
 8000210:	9b01      	ldr	r3, [sp, #4]
  fw_config->CodeSegmentStartAddress = (READ_REG(FIREWALL->CSSA) & FW_CSSA_ADD);
 8000212:	4b12      	ldr	r3, [pc, #72]	; (800025c <HAL_FIREWALL_GetConfig+0x64>)
 8000214:	681a      	ldr	r2, [r3, #0]
 8000216:	4032      	ands	r2, r6
 8000218:	6002      	str	r2, [r0, #0]
  fw_config->CodeSegmentLength = (READ_REG(FIREWALL->CSL) & FW_CSL_LENG);
 800021a:	685c      	ldr	r4, [r3, #4]
 800021c:	402c      	ands	r4, r5
 800021e:	6044      	str	r4, [r0, #4]

  /* Retrieve non volatile data segment protection setting */
  fw_config->NonVDataSegmentStartAddress = (READ_REG(FIREWALL->NVDSSA) & FW_NVDSSA_ADD);
 8000220:	6899      	ldr	r1, [r3, #8]
  fw_config->NonVDataSegmentLength = (READ_REG(FIREWALL->NVDSL) & FW_NVDSL_LENG);

  /* Retrieve volatile data segment protection setting */
  fw_config->VDataSegmentStartAddress = (READ_REG(FIREWALL->VDSSA) & FW_VDSSA_ADD);
 8000222:	4c0f      	ldr	r4, [pc, #60]	; (8000260 <HAL_FIREWALL_GetConfig+0x68>)
  fw_config->NonVDataSegmentStartAddress = (READ_REG(FIREWALL->NVDSSA) & FW_NVDSSA_ADD);
 8000224:	4031      	ands	r1, r6
 8000226:	6081      	str	r1, [r0, #8]
  fw_config->NonVDataSegmentLength = (READ_REG(FIREWALL->NVDSL) & FW_NVDSL_LENG);
 8000228:	68da      	ldr	r2, [r3, #12]
 800022a:	402a      	ands	r2, r5
 800022c:	60c2      	str	r2, [r0, #12]
  fw_config->VDataSegmentStartAddress = (READ_REG(FIREWALL->VDSSA) & FW_VDSSA_ADD);
 800022e:	6919      	ldr	r1, [r3, #16]
 8000230:	4021      	ands	r1, r4
 8000232:	6101      	str	r1, [r0, #16]
  fw_config->VDataSegmentLength = (READ_REG(FIREWALL->VDSL) & FW_VDSL_LENG);
 8000234:	695a      	ldr	r2, [r3, #20]
 8000236:	4022      	ands	r2, r4
 8000238:	6142      	str	r2, [r0, #20]

  /* Retrieve volatile data execution setting */
  fw_config->VolatileDataExecution = (READ_REG(FIREWALL->CR) & FW_CR_VDE);
 800023a:	6a1a      	ldr	r2, [r3, #32]
 800023c:	f002 0204 	and.w	r2, r2, #4
 8000240:	6182      	str	r2, [r0, #24]

  /* Retrieve volatile data shared setting */
  fw_config->VolatileDataShared = (READ_REG(FIREWALL->CR) & FW_CR_VDS);
 8000242:	6a1b      	ldr	r3, [r3, #32]
 8000244:	f003 0302 	and.w	r3, r3, #2
 8000248:	61c3      	str	r3, [r0, #28]

  return;
}
 800024a:	b002      	add	sp, #8
 800024c:	bd70      	pop	{r4, r5, r6, pc}
 800024e:	bf00      	nop
 8000250:	40021000 	.word	0x40021000
 8000254:	00ffff00 	.word	0x00ffff00
 8000258:	003fff00 	.word	0x003fff00
 800025c:	40011c00 	.word	0x40011c00
 8000260:	0003ffc0 	.word	0x0003ffc0

08000264 <HAL_FIREWALL_EnableFirewall>:
  * @retval None
  */
void HAL_FIREWALL_EnableFirewall(void)
{
  /* Clears FWDIS bit of SYSCFG CFGR1 register */
  CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FWDIS);
 8000264:	4a02      	ldr	r2, [pc, #8]	; (8000270 <HAL_FIREWALL_EnableFirewall+0xc>)
 8000266:	6853      	ldr	r3, [r2, #4]
 8000268:	f023 0301 	bic.w	r3, r3, #1
 800026c:	6053      	str	r3, [r2, #4]

}
 800026e:	4770      	bx	lr
 8000270:	40010000 	.word	0x40010000

08000274 <HAL_FIREWALL_EnablePreArmFlag>:
  * @retval None
  */
void HAL_FIREWALL_EnablePreArmFlag(void)
{
  /* Set FPA bit */
  SET_BIT(FIREWALL->CR, FW_CR_FPA);
 8000274:	4a02      	ldr	r2, [pc, #8]	; (8000280 <HAL_FIREWALL_EnablePreArmFlag+0xc>)
 8000276:	6a13      	ldr	r3, [r2, #32]
 8000278:	f043 0301 	orr.w	r3, r3, #1
 800027c:	6213      	str	r3, [r2, #32]
}
 800027e:	4770      	bx	lr
 8000280:	40011c00 	.word	0x40011c00

08000284 <HAL_FIREWALL_DisablePreArmFlag>:
  * @retval None
  */
void HAL_FIREWALL_DisablePreArmFlag(void)
{
  /* Clear FPA bit */
  CLEAR_BIT(FIREWALL->CR, FW_CR_FPA);
 8000284:	4a02      	ldr	r2, [pc, #8]	; (8000290 <HAL_FIREWALL_DisablePreArmFlag+0xc>)
 8000286:	6a13      	ldr	r3, [r2, #32]
 8000288:	f023 0301 	bic.w	r3, r3, #1
 800028c:	6213      	str	r3, [r2, #32]
}
 800028e:	4770      	bx	lr
 8000290:	40011c00 	.word	0x40011c00
	...

08000300 <_firewall_start>:
 8000300:	0f193a11 	.word	0x0f193a11

08000304 <callgate_entry0>:
 8000304:	f24e 0900 	movw	r9, #57344	; 0xe000
 8000308:	f2c2 0909 	movt	r9, #8201	; 0x2009
 800030c:	f44f 5a00 	mov.w	sl, #8192	; 0x2000
 8000310:	44ca      	add	sl, r9

08000312 <wipe_loop1>:
 8000312:	f849 ab04 	str.w	sl, [r9], #4
 8000316:	45d1      	cmp	r9, sl
 8000318:	d1fb      	bne.n	8000312 <wipe_loop1>
 800031a:	46ea      	mov	sl, sp
 800031c:	46cd      	mov	sp, r9
 800031e:	e92d 4400 	stmdb	sp!, {sl, lr}

08000322 <dispatcher>:
 8000322:	f000 f841 	bl	80003a8 <firewall_dispatch>
 8000326:	e8bd 4400 	ldmia.w	sp!, {sl, lr}
 800032a:	46d5      	mov	sp, sl
 800032c:	f24e 0900 	movw	r9, #57344	; 0xe000
 8000330:	f2c2 0909 	movt	r9, #8201	; 0x2009
 8000334:	f44f 5a00 	mov.w	sl, #8192	; 0x2000
 8000338:	44ca      	add	sl, r9

0800033a <wipe_loop2>:
 800033a:	f849 0b04 	str.w	r0, [r9], #4
 800033e:	45d1      	cmp	r9, sl
 8000340:	d1fb      	bne.n	800033a <wipe_loop2>
 8000342:	4770      	bx	lr

08000344 <__NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000344:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000348:	4905      	ldr	r1, [pc, #20]	; (8000360 <__NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800034a:	4b06      	ldr	r3, [pc, #24]	; (8000364 <__NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800034c:	68ca      	ldr	r2, [r1, #12]
 800034e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000352:	4313      	orrs	r3, r2
 8000354:	60cb      	str	r3, [r1, #12]
 8000356:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800035a:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 800035c:	e7fd      	b.n	800035a <__NVIC_SystemReset+0x16>
 800035e:	bf00      	nop
 8000360:	e000ed00 	.word	0xe000ed00
 8000364:	05fa0004 	.word	0x05fa0004

08000368 <good_addr>:
good_addr(const uint8_t *b, int minlen, int len, bool readonly)
{
    uint32_t x = (uint32_t)b;

    if(minlen) {
        if(!b) return EFAULT;               // gave no buffer
 8000368:	b198      	cbz	r0, 8000392 <good_addr+0x2a>
        if(len < minlen) return ERANGE;     // too small
 800036a:	4291      	cmp	r1, r2
 800036c:	dc13      	bgt.n	8000396 <good_addr+0x2e>
    }
        
    if((x >= SRAM1_BASE) && ((x+len) <= BL_SRAM_BASE)) {
 800036e:	f1b0 5f00 	cmp.w	r0, #536870912	; 0x20000000
 8000372:	d303      	bcc.n	800037c <good_addr+0x14>
 8000374:	490b      	ldr	r1, [pc, #44]	; (80003a4 <good_addr+0x3c>)
 8000376:	4402      	add	r2, r0
 8000378:	428a      	cmp	r2, r1
 800037a:	d90e      	bls.n	800039a <good_addr+0x32>
        // ok: it's inside the SRAM areas, up to where we start
        return 0;
    }

    if(!readonly) {
 800037c:	b17b      	cbz	r3, 800039e <good_addr+0x36>
        return EPERM;
    }

    if((x >= FIRMWARE_START) && (x - FIRMWARE_START) < FW_MAX_LENGTH_MK4) {
 800037e:	f100 4077 	add.w	r0, r0, #4143972352	; 0xf7000000
 8000382:	f500 007e 	add.w	r0, r0, #16646144	; 0xfe0000
        // inside flash of main firmware (happens for QSTR's)
        return 0;
    }

    return EACCES;
 8000386:	f5b0 1ff0 	cmp.w	r0, #1966080	; 0x1e0000
 800038a:	bf34      	ite	cc
 800038c:	2000      	movcc	r0, #0
 800038e:	200d      	movcs	r0, #13
 8000390:	4770      	bx	lr
        if(!b) return EFAULT;               // gave no buffer
 8000392:	200e      	movs	r0, #14
 8000394:	4770      	bx	lr
        if(len < minlen) return ERANGE;     // too small
 8000396:	2022      	movs	r0, #34	; 0x22
 8000398:	4770      	bx	lr
        return 0;
 800039a:	2000      	movs	r0, #0
 800039c:	4770      	bx	lr
        return EPERM;
 800039e:	2001      	movs	r0, #1
}
 80003a0:	4770      	bx	lr
 80003a2:	bf00      	nop
 80003a4:	2009e000 	.word	0x2009e000

080003a8 <firewall_dispatch>:
//
    __attribute__ ((used))
    int
firewall_dispatch(int method_num, uint8_t *buf_io, int len_in,
                        uint32_t arg2, uint32_t incoming_sp, uint32_t incoming_lr)
{
 80003a8:	b570      	push	{r4, r5, r6, lr}
 80003aa:	b09e      	sub	sp, #120	; 0x78
 80003ac:	460d      	mov	r5, r1
 80003ae:	9c23      	ldr	r4, [sp, #140]	; 0x8c
 80003b0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 80003b2:	b672      	cpsid	i
    // in case the caller didn't already, but would just lead to a crash anyway
    __disable_irq();

    // "1=any code executed outside the protected segment will close the Firewall"
    // "0=.. will reset the processor"
    __HAL_FIREWALL_PREARM_DISABLE();
 80003b4:	4ba5      	ldr	r3, [pc, #660]	; (800064c <firewall_dispatch+0x2a4>)
 80003b6:	6a19      	ldr	r1, [r3, #32]
 80003b8:	f021 0101 	bic.w	r1, r1, #1
 80003bc:	6219      	str	r1, [r3, #32]
 80003be:	6a1b      	ldr	r3, [r3, #32]
 80003c0:	f003 0301 	and.w	r3, r3, #1
 80003c4:	9302      	str	r3, [sp, #8]
    //   using read/write in place.
    // - use arg2 use when a simple number is needed; never a pointer!
    // - mpy may provide a pointer to flash if we give it a qstr or small value, and if
    //   we're reading only, that's fine.

    if(len_in > 1024) {     // arbitrary max, increase as needed
 80003c6:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
    __HAL_FIREWALL_PREARM_DISABLE();
 80003ca:	9b02      	ldr	r3, [sp, #8]
    if(len_in > 1024) {     // arbitrary max, increase as needed
 80003cc:	f300 82e3 	bgt.w	8000996 <firewall_dispatch+0x5ee>

    // Use these macros
#define REQUIRE_IN_ONLY(x)   if((rv = good_addr(buf_io, (x), len_in, true))) { goto fail; }
#define REQUIRE_OUT(x)       if((rv = good_addr(buf_io, (x), len_in, false))) { goto fail; }

    switch(method_num) {
 80003d0:	3001      	adds	r0, #1
 80003d2:	281c      	cmp	r0, #28
 80003d4:	f200 81b6 	bhi.w	8000744 <firewall_dispatch+0x39c>
 80003d8:	e8df f010 	tbh	[pc, r0, lsl #1]
 80003dc:	001d02f9 	.word	0x001d02f9
 80003e0:	00800034 	.word	0x00800034
 80003e4:	00d100bd 	.word	0x00d100bd
 80003e8:	01f300f2 	.word	0x01f300f2
 80003ec:	01b401b4 	.word	0x01b401b4
 80003f0:	01b401b4 	.word	0x01b401b4
 80003f4:	00fa01b4 	.word	0x00fa01b4
 80003f8:	01b401b4 	.word	0x01b401b4
 80003fc:	01240105 	.word	0x01240105
 8000400:	01670154 	.word	0x01670154
 8000404:	01f701ab 	.word	0x01f701ab
 8000408:	025f0206 	.word	0x025f0206
 800040c:	02b702a2 	.word	0x02b702a2
 8000410:	02cf02bf 	.word	0x02cf02bf
 8000414:	02eb      	.short	0x02eb
        case 0: {
            REQUIRE_OUT(64);
 8000416:	2300      	movs	r3, #0
 8000418:	2140      	movs	r1, #64	; 0x40
 800041a:	4628      	mov	r0, r5
 800041c:	9200      	str	r2, [sp, #0]
 800041e:	f7ff ffa3 	bl	8000368 <good_addr>
 8000422:	4604      	mov	r4, r0
 8000424:	bb48      	cbnz	r0, 800047a <firewall_dispatch+0xd2>

            // Return my version string
            memset(buf_io, 0, len_in);
 8000426:	4601      	mov	r1, r0
 8000428:	9a00      	ldr	r2, [sp, #0]
 800042a:	4628      	mov	r0, r5
 800042c:	f00d f902 	bl	800d634 <memset>
            strlcpy((char *)buf_io, version_string, len_in);
 8000430:	9a00      	ldr	r2, [sp, #0]
 8000432:	4987      	ldr	r1, [pc, #540]	; (8000650 <firewall_dispatch+0x2a8>)
 8000434:	4628      	mov	r0, r5
 8000436:	f00d f91b 	bl	800d670 <strlcpy>

            rv = strlen(version_string);
 800043a:	4885      	ldr	r0, [pc, #532]	; (8000650 <firewall_dispatch+0x2a8>)
 800043c:	f00d f92d 	bl	800d69a <strlen>
            ae_setup();
            ae_keep_alive();
            switch(arg2) {
                default:
                case 0:     // read state
                    rv = ae_get_gpio();
 8000440:	4604      	mov	r4, r0
                    break;
 8000442:	e01a      	b.n	800047a <firewall_dispatch+0xd2>
            REQUIRE_OUT(32);
 8000444:	2300      	movs	r3, #0
 8000446:	2120      	movs	r1, #32
 8000448:	4628      	mov	r0, r5
 800044a:	f7ff ff8d 	bl	8000368 <good_addr>
 800044e:	4604      	mov	r4, r0
 8000450:	b998      	cbnz	r0, 800047a <firewall_dispatch+0xd2>
            sha256_init(&ctx);
 8000452:	a80b      	add	r0, sp, #44	; 0x2c
 8000454:	f005 f816 	bl	8005484 <sha256_init>
            sha256_update(&ctx, (void *)&arg2, 4);
 8000458:	2204      	movs	r2, #4
 800045a:	eb0d 0102 	add.w	r1, sp, r2
 800045e:	a80b      	add	r0, sp, #44	; 0x2c
 8000460:	f005 f81e 	bl	80054a0 <sha256_update>
            sha256_update(&ctx, (void *)BL_FLASH_BASE, BL_FLASH_SIZE);
 8000464:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8000468:	a80b      	add	r0, sp, #44	; 0x2c
 800046a:	f44f 32e0 	mov.w	r2, #114688	; 0x1c000
 800046e:	f005 f817 	bl	80054a0 <sha256_update>
            sha256_final(&ctx, buf_io);
 8000472:	4629      	mov	r1, r5
 8000474:	a80b      	add	r0, sp, #44	; 0x2c
 8000476:	f005 f859 	bl	800552c <sha256_final>

fail:

    // Precaution: we don't want to leave ATECC508A authorized for any specific keys,
    // perhaps due to an error path we didn't see. Always reset the chip.
    ae_reset_chip();
 800047a:	f002 fa97 	bl	80029ac <ae_reset_chip>

    // Unlikely it matters, but clear flash memory cache.
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800047e:	4b75      	ldr	r3, [pc, #468]	; (8000654 <firewall_dispatch+0x2ac>)
 8000480:	681a      	ldr	r2, [r3, #0]
 8000482:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000486:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_DATA_CACHE_RESET();
 8000488:	681a      	ldr	r2, [r3, #0]
 800048a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800048e:	601a      	str	r2, [r3, #0]
 8000490:	681a      	ldr	r2, [r3, #0]
 8000492:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8000496:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8000498:	681a      	ldr	r2, [r3, #0]
 800049a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800049e:	601a      	str	r2, [r3, #0]

    // .. and instruction memory (flash cache too?)
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80004a0:	681a      	ldr	r2, [r3, #0]
 80004a2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80004a6:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80004a8:	681a      	ldr	r2, [r3, #0]
 80004aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80004ae:	601a      	str	r2, [r3, #0]
 80004b0:	681a      	ldr	r2, [r3, #0]
 80004b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80004b6:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80004b8:	681a      	ldr	r2, [r3, #0]
 80004ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80004be:	601a      	str	r2, [r3, #0]
    

    // authorize return from firewall into user's code
    __HAL_FIREWALL_PREARM_ENABLE();
 80004c0:	f5a3 3382 	sub.w	r3, r3, #66560	; 0x10400

    return rv;
}
 80004c4:	4620      	mov	r0, r4
    __HAL_FIREWALL_PREARM_ENABLE();
 80004c6:	6a1a      	ldr	r2, [r3, #32]
 80004c8:	f042 0201 	orr.w	r2, r2, #1
 80004cc:	621a      	str	r2, [r3, #32]
 80004ce:	6a1b      	ldr	r3, [r3, #32]
 80004d0:	f003 0301 	and.w	r3, r3, #1
 80004d4:	930b      	str	r3, [sp, #44]	; 0x2c
 80004d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
}
 80004d8:	b01e      	add	sp, #120	; 0x78
 80004da:	bd70      	pop	{r4, r5, r6, pc}
// Write bag number (probably a string)
void flash_save_bag_number(const uint8_t new_number[32]);

// Are we operating in level2?
static inline bool flash_is_security_level2(void) {
    rng_delay();
 80004dc:	f002 f950 	bl	8002780 <rng_delay>
    return ((FLASH->OPTR & FLASH_OPTR_RDP_Msk) == 0xCC);
 80004e0:	4b5c      	ldr	r3, [pc, #368]	; (8000654 <firewall_dispatch+0x2ac>)
 80004e2:	6a1b      	ldr	r3, [r3, #32]
 80004e4:	b2db      	uxtb	r3, r3
 80004e6:	f1a3 02cc 	sub.w	r2, r3, #204	; 0xcc
 80004ea:	4255      	negs	r5, r2
 80004ec:	4155      	adcs	r5, r2
            switch(arg2) {
 80004ee:	9a01      	ldr	r2, [sp, #4]
 80004f0:	2a02      	cmp	r2, #2
 80004f2:	d01c      	beq.n	800052e <firewall_dispatch+0x186>
 80004f4:	2a03      	cmp	r2, #3
 80004f6:	d01f      	beq.n	8000538 <firewall_dispatch+0x190>
 80004f8:	2a01      	cmp	r2, #1
 80004fa:	d013      	beq.n	8000524 <firewall_dispatch+0x17c>
                    if(secure) {
 80004fc:	2bcc      	cmp	r3, #204	; 0xcc
 80004fe:	f000 8216 	beq.w	800092e <firewall_dispatch+0x586>
                    puts("Die: DFU");
 8000502:	4855      	ldr	r0, [pc, #340]	; (8000658 <firewall_dispatch+0x2b0>)
                    scr = screen_upgrading;     // was screen_dfu, but limited audience
 8000504:	4c55      	ldr	r4, [pc, #340]	; (800065c <firewall_dispatch+0x2b4>)
                    puts("Die: DFU");
 8000506:	f004 fc31 	bl	8004d6c <puts>
            bool secure = flash_is_security_level2();
 800050a:	2500      	movs	r5, #0
            oled_setup();
 800050c:	f000 fc0c 	bl	8000d28 <oled_setup>
            oled_show(scr);
 8000510:	4620      	mov	r0, r4
 8000512:	f000 fc99 	bl	8000e48 <oled_show>
            wipe_all_sram();
 8000516:	f000 fa77 	bl	8000a08 <wipe_all_sram>
            psram_wipe();
 800051a:	f004 fd4f 	bl	8004fbc <psram_wipe>
            if(secure) {
 800051e:	b18d      	cbz	r5, 8000544 <firewall_dispatch+0x19c>
                LOCKUP_FOREVER();
 8000520:	bf30      	wfi
 8000522:	e7fd      	b.n	8000520 <firewall_dispatch+0x178>
                    puts("Die: Downgrade");
 8000524:	484e      	ldr	r0, [pc, #312]	; (8000660 <firewall_dispatch+0x2b8>)
                    scr = screen_downgrade;
 8000526:	4c4f      	ldr	r4, [pc, #316]	; (8000664 <firewall_dispatch+0x2bc>)
                    puts("Die: Downgrade");
 8000528:	f004 fc20 	bl	8004d6c <puts>
                    break;
 800052c:	e7ee      	b.n	800050c <firewall_dispatch+0x164>
                    puts("Die: Blankish");
 800052e:	484e      	ldr	r0, [pc, #312]	; (8000668 <firewall_dispatch+0x2c0>)
                    scr = screen_blankish;
 8000530:	4c4e      	ldr	r4, [pc, #312]	; (800066c <firewall_dispatch+0x2c4>)
                    puts("Die: Blankish");
 8000532:	f004 fc1b 	bl	8004d6c <puts>
                    break;
 8000536:	e7e9      	b.n	800050c <firewall_dispatch+0x164>
                    puts("Die: Brick");
 8000538:	484d      	ldr	r0, [pc, #308]	; (8000670 <firewall_dispatch+0x2c8>)
                    scr = screen_brick;
 800053a:	4c4e      	ldr	r4, [pc, #312]	; (8000674 <firewall_dispatch+0x2cc>)
                    puts("Die: Brick");
 800053c:	f004 fc16 	bl	8004d6c <puts>
                    secure = true;      // no point going into DFU, if even possible
 8000540:	2501      	movs	r5, #1
                    break;
 8000542:	e7e3      	b.n	800050c <firewall_dispatch+0x164>
                memcpy(dfu_flag->magic, REBOOT_TO_DFU, sizeof(dfu_flag->magic));
 8000544:	494c      	ldr	r1, [pc, #304]	; (8000678 <firewall_dispatch+0x2d0>)
 8000546:	4a4d      	ldr	r2, [pc, #308]	; (800067c <firewall_dispatch+0x2d4>)
 8000548:	6808      	ldr	r0, [r1, #0]
 800054a:	6849      	ldr	r1, [r1, #4]
 800054c:	4613      	mov	r3, r2
 800054e:	c303      	stmia	r3!, {r0, r1}
                dfu_flag->screen = scr;
 8000550:	6094      	str	r4, [r2, #8]
                NVIC_SystemReset();
 8000552:	f7ff fef7 	bl	8000344 <__NVIC_SystemReset>
            switch(arg2) { 
 8000556:	9b01      	ldr	r3, [sp, #4]
 8000558:	f033 0302 	bics.w	r3, r3, #2
 800055c:	d102      	bne.n	8000564 <firewall_dispatch+0x1bc>
                    oled_show(screen_logout);
 800055e:	4848      	ldr	r0, [pc, #288]	; (8000680 <firewall_dispatch+0x2d8>)
 8000560:	f000 fc72 	bl	8000e48 <oled_show>
            wipe_all_sram();
 8000564:	f000 fa50 	bl	8000a08 <wipe_all_sram>
            psram_wipe();
 8000568:	f004 fd28 	bl	8004fbc <psram_wipe>
            if(arg2 == 2) {
 800056c:	9b01      	ldr	r3, [sp, #4]
 800056e:	2b02      	cmp	r3, #2
 8000570:	d103      	bne.n	800057a <firewall_dispatch+0x1d2>
                delay_ms(100);
 8000572:	2064      	movs	r0, #100	; 0x64
 8000574:	f003 f9c2 	bl	80038fc <delay_ms>
 8000578:	e7eb      	b.n	8000552 <firewall_dispatch+0x1aa>
            LOCKUP_FOREVER()
 800057a:	bf30      	wfi
 800057c:	e7fd      	b.n	800057a <firewall_dispatch+0x1d2>
            ae_setup();
 800057e:	f002 fa23 	bl	80029c8 <ae_setup>
            ae_keep_alive();
 8000582:	f002 fa53 	bl	8002a2c <ae_keep_alive>
            switch(arg2) {
 8000586:	9b01      	ldr	r3, [sp, #4]
 8000588:	2b02      	cmp	r3, #2
 800058a:	d00a      	beq.n	80005a2 <firewall_dispatch+0x1fa>
 800058c:	2b03      	cmp	r3, #3
 800058e:	d00a      	beq.n	80005a6 <firewall_dispatch+0x1fe>
 8000590:	2b01      	cmp	r3, #1
 8000592:	d002      	beq.n	800059a <firewall_dispatch+0x1f2>
                    rv = ae_get_gpio();
 8000594:	f002 ffc8 	bl	8003528 <ae_get_gpio>
 8000598:	e752      	b.n	8000440 <firewall_dispatch+0x98>
                    rv = ae_set_gpio(0);
 800059a:	2000      	movs	r0, #0
                    rv = ae_set_gpio(1);
 800059c:	f002 ff96 	bl	80034cc <ae_set_gpio>
 80005a0:	e74e      	b.n	8000440 <firewall_dispatch+0x98>
 80005a2:	2001      	movs	r0, #1
 80005a4:	e7fa      	b.n	800059c <firewall_dispatch+0x1f4>
                    checksum_flash(fw_digest, world_digest, 0);
 80005a6:	2200      	movs	r2, #0
 80005a8:	a90b      	add	r1, sp, #44	; 0x2c
 80005aa:	a803      	add	r0, sp, #12
 80005ac:	f001 fa46 	bl	8001a3c <checksum_flash>
                    rv = ae_set_gpio_secure(world_digest);
 80005b0:	a80b      	add	r0, sp, #44	; 0x2c
 80005b2:	f002 ffa1 	bl	80034f8 <ae_set_gpio_secure>
 80005b6:	4604      	mov	r4, r0
                    oled_show(screen_blankish);
 80005b8:	482c      	ldr	r0, [pc, #176]	; (800066c <firewall_dispatch+0x2c4>)
 80005ba:	f000 fc45 	bl	8000e48 <oled_show>
                    break;
 80005be:	e75c      	b.n	800047a <firewall_dispatch+0xd2>
            ae_setup();
 80005c0:	f002 fa02 	bl	80029c8 <ae_setup>
            rv = (ae_pair_unlock() != 0);
 80005c4:	f002 fbf6 	bl	8002db4 <ae_pair_unlock>
 80005c8:	1e04      	subs	r4, r0, #0
 80005ca:	bf18      	it	ne
 80005cc:	2401      	movne	r4, #1
            break;
 80005ce:	e754      	b.n	800047a <firewall_dispatch+0xd2>
            REQUIRE_OUT(1);
 80005d0:	2300      	movs	r3, #0
 80005d2:	2101      	movs	r1, #1
 80005d4:	4628      	mov	r0, r5
 80005d6:	f7ff fec7 	bl	8000368 <good_addr>
 80005da:	4604      	mov	r4, r0
 80005dc:	2800      	cmp	r0, #0
 80005de:	f47f af4c 	bne.w	800047a <firewall_dispatch+0xd2>
            buf_io[0] = 0;          // NOT SUPPORTED on Mk4
 80005e2:	7028      	strb	r0, [r5, #0]
            break;
 80005e4:	e749      	b.n	800047a <firewall_dispatch+0xd2>
            if(len_in != 4 && len_in != 32 && len_in != 72) {
 80005e6:	2a04      	cmp	r2, #4
 80005e8:	d004      	beq.n	80005f4 <firewall_dispatch+0x24c>
 80005ea:	2a20      	cmp	r2, #32
 80005ec:	d002      	beq.n	80005f4 <firewall_dispatch+0x24c>
 80005ee:	2a48      	cmp	r2, #72	; 0x48
 80005f0:	f040 81d1 	bne.w	8000996 <firewall_dispatch+0x5ee>
                REQUIRE_OUT(4);
 80005f4:	2300      	movs	r3, #0
 80005f6:	2104      	movs	r1, #4
 80005f8:	4628      	mov	r0, r5
 80005fa:	9200      	str	r2, [sp, #0]
 80005fc:	f7ff feb4 	bl	8000368 <good_addr>
 8000600:	4604      	mov	r4, r0
 8000602:	2800      	cmp	r0, #0
 8000604:	f47f af39 	bne.w	800047a <firewall_dispatch+0xd2>
                ae_setup();
 8000608:	f002 f9de 	bl	80029c8 <ae_setup>
                if(ae_read_data_slot(arg2 & 0xf, buf_io, len_in)) {
 800060c:	9801      	ldr	r0, [sp, #4]
 800060e:	9a00      	ldr	r2, [sp, #0]
 8000610:	4629      	mov	r1, r5
 8000612:	f000 000f 	and.w	r0, r0, #15
 8000616:	f002 ff13 	bl	8003440 <ae_read_data_slot>
            if(rv) {
 800061a:	2800      	cmp	r0, #0
 800061c:	f000 80d1 	beq.w	80007c2 <firewall_dispatch+0x41a>
                rv = EIO;
 8000620:	2405      	movs	r4, #5
 8000622:	e72a      	b.n	800047a <firewall_dispatch+0xd2>
            REQUIRE_OUT(MAX_PIN_LEN);
 8000624:	2300      	movs	r3, #0
 8000626:	2120      	movs	r1, #32
 8000628:	4628      	mov	r0, r5
 800062a:	f7ff fe9d 	bl	8000368 <good_addr>
 800062e:	4604      	mov	r4, r0
 8000630:	2800      	cmp	r0, #0
 8000632:	f47f af22 	bne.w	800047a <firewall_dispatch+0xd2>
            if((arg2 < 1) || (arg2 > MAX_PIN_LEN)) {
 8000636:	9901      	ldr	r1, [sp, #4]
 8000638:	1e4b      	subs	r3, r1, #1
 800063a:	2b1f      	cmp	r3, #31
 800063c:	f200 81ab 	bhi.w	8000996 <firewall_dispatch+0x5ee>
                if(pin_prefix_words((char *)buf_io, arg2, (uint32_t *)buf_io)) {
 8000640:	462a      	mov	r2, r5
 8000642:	4628      	mov	r0, r5
 8000644:	f003 fc5e 	bl	8003f04 <pin_prefix_words>
 8000648:	e7e7      	b.n	800061a <firewall_dispatch+0x272>
 800064a:	bf00      	nop
 800064c:	40011c00 	.word	0x40011c00
 8000650:	0800e6e0 	.word	0x0800e6e0
 8000654:	40022000 	.word	0x40022000
 8000658:	0800d6c6 	.word	0x0800d6c6
 800065c:	0800e14b 	.word	0x0800e14b
 8000660:	0800d6cf 	.word	0x0800d6cf
 8000664:	0800da3a 	.word	0x0800da3a
 8000668:	0800d6de 	.word	0x0800d6de
 800066c:	0800d79e 	.word	0x0800d79e
 8000670:	0800d6ec 	.word	0x0800d6ec
 8000674:	0800d7cb 	.word	0x0800d7cb
 8000678:	0800d6f7 	.word	0x0800d6f7
 800067c:	20008000 	.word	0x20008000
 8000680:	0800db56 	.word	0x0800db56
            REQUIRE_OUT(32);
 8000684:	2300      	movs	r3, #0
 8000686:	2120      	movs	r1, #32
 8000688:	4628      	mov	r0, r5
 800068a:	f7ff fe6d 	bl	8000368 <good_addr>
 800068e:	4604      	mov	r4, r0
 8000690:	2800      	cmp	r0, #0
 8000692:	f47f aef2 	bne.w	800047a <firewall_dispatch+0xd2>
            memset(buf_io, 0x55, 32);       // to help show errors
 8000696:	2220      	movs	r2, #32
 8000698:	2155      	movs	r1, #85	; 0x55
 800069a:	4628      	mov	r0, r5
 800069c:	f00c ffca 	bl	800d634 <memset>
            rng_buffer(buf_io, 32);
 80006a0:	2120      	movs	r1, #32
 80006a2:	4628      	mov	r0, r5
 80006a4:	f002 f856 	bl	8002754 <rng_buffer>
            break;
 80006a8:	e6e7      	b.n	800047a <firewall_dispatch+0xd2>
            REQUIRE_OUT(PIN_ATTEMPT_SIZE_V2);
 80006aa:	2300      	movs	r3, #0
 80006ac:	f44f 718c 	mov.w	r1, #280	; 0x118
 80006b0:	4628      	mov	r0, r5
 80006b2:	9200      	str	r2, [sp, #0]
 80006b4:	f7ff fe58 	bl	8000368 <good_addr>
 80006b8:	4604      	mov	r4, r0
 80006ba:	2800      	cmp	r0, #0
 80006bc:	f47f aedd 	bne.w	800047a <firewall_dispatch+0xd2>
            switch(arg2) {
 80006c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80006c4:	2b08      	cmp	r3, #8
 80006c6:	d83d      	bhi.n	8000744 <firewall_dispatch+0x39c>
 80006c8:	e8df f003 	tbb	[pc, r3]
 80006cc:	110d0905 	.word	0x110d0905
 80006d0:	221d1915 	.word	0x221d1915
 80006d4:	26          	.byte	0x26
 80006d5:	00          	.byte	0x00
                    rv = pin_setup_attempt(args);
 80006d6:	4628      	mov	r0, r5
 80006d8:	f003 fc32 	bl	8003f40 <pin_setup_attempt>
 80006dc:	e6b0      	b.n	8000440 <firewall_dispatch+0x98>
                    rv = pin_delay(args);
 80006de:	4628      	mov	r0, r5
 80006e0:	f003 fc9c 	bl	800401c <pin_delay>
 80006e4:	e6ac      	b.n	8000440 <firewall_dispatch+0x98>
                    rv = pin_login_attempt(args);
 80006e6:	4628      	mov	r0, r5
 80006e8:	f003 fc9a 	bl	8004020 <pin_login_attempt>
 80006ec:	e6a8      	b.n	8000440 <firewall_dispatch+0x98>
                    rv = pin_change(args);
 80006ee:	4628      	mov	r0, r5
 80006f0:	f003 fd98 	bl	8004224 <pin_change>
 80006f4:	e6a4      	b.n	8000440 <firewall_dispatch+0x98>
                    rv = pin_fetch_secret(args);
 80006f6:	4628      	mov	r0, r5
 80006f8:	f003 fe4c 	bl	8004394 <pin_fetch_secret>
 80006fc:	e6a0      	b.n	8000440 <firewall_dispatch+0x98>
                    rv = pin_firmware_greenlight(args);
 80006fe:	4628      	mov	r0, r5
 8000700:	f003 fff2 	bl	80046e8 <pin_firmware_greenlight>
 8000704:	e69c      	b.n	8000440 <firewall_dispatch+0x98>
                    rv = pin_long_secret(args, NULL);
 8000706:	2100      	movs	r1, #0
                    rv = pin_long_secret(args, &buf_io[PIN_ATTEMPT_SIZE_V2]);
 8000708:	4628      	mov	r0, r5
 800070a:	f003 ff2f 	bl	800456c <pin_long_secret>
 800070e:	e697      	b.n	8000440 <firewall_dispatch+0x98>
                    rv = pin_firmware_upgrade(args);
 8000710:	4628      	mov	r0, r5
 8000712:	f004 f829 	bl	8004768 <pin_firmware_upgrade>
 8000716:	e693      	b.n	8000440 <firewall_dispatch+0x98>
                    REQUIRE_OUT(PIN_ATTEMPT_SIZE_V2 + AE_LONG_SECRET_LEN);
 8000718:	2300      	movs	r3, #0
 800071a:	f44f 712e 	mov.w	r1, #696	; 0x2b8
 800071e:	4628      	mov	r0, r5
 8000720:	f7ff fe22 	bl	8000368 <good_addr>
 8000724:	4604      	mov	r4, r0
 8000726:	2800      	cmp	r0, #0
 8000728:	f47f aea7 	bne.w	800047a <firewall_dispatch+0xd2>
                    rv = pin_long_secret(args, &buf_io[PIN_ATTEMPT_SIZE_V2]);
 800072c:	f505 718c 	add.w	r1, r5, #280	; 0x118
 8000730:	e7ea      	b.n	8000708 <firewall_dispatch+0x360>
            switch(arg2) {
 8000732:	9b01      	ldr	r3, [sp, #4]
 8000734:	2b64      	cmp	r3, #100	; 0x64
 8000736:	d041      	beq.n	80007bc <firewall_dispatch+0x414>
 8000738:	d806      	bhi.n	8000748 <firewall_dispatch+0x3a0>
 800073a:	2b01      	cmp	r3, #1
 800073c:	d01e      	beq.n	800077c <firewall_dispatch+0x3d4>
 800073e:	2b02      	cmp	r3, #2
 8000740:	d028      	beq.n	8000794 <firewall_dispatch+0x3ec>
 8000742:	b13b      	cbz	r3, 8000754 <firewall_dispatch+0x3ac>
 8000744:	2402      	movs	r4, #2
 8000746:	e698      	b.n	800047a <firewall_dispatch+0xd2>
 8000748:	2b65      	cmp	r3, #101	; 0x65
 800074a:	d03c      	beq.n	80007c6 <firewall_dispatch+0x41e>
 800074c:	2b66      	cmp	r3, #102	; 0x66
 800074e:	d1f9      	bne.n	8000744 <firewall_dispatch+0x39c>
                    flash_lockdown_hard(OB_RDP_LEVEL_2);        // No change possible after this.
 8000750:	20cc      	movs	r0, #204	; 0xcc
 8000752:	e034      	b.n	80007be <firewall_dispatch+0x416>
                    REQUIRE_OUT(32);
 8000754:	2120      	movs	r1, #32
 8000756:	4628      	mov	r0, r5
 8000758:	f7ff fe06 	bl	8000368 <good_addr>
 800075c:	4604      	mov	r4, r0
 800075e:	2800      	cmp	r0, #0
 8000760:	f47f ae8b 	bne.w	800047a <firewall_dispatch+0xd2>
                    memcpy(buf_io, rom_secrets->bag_number, 32);
 8000764:	4aa1      	ldr	r2, [pc, #644]	; (80009ec <firewall_dispatch+0x644>)
 8000766:	4ea2      	ldr	r6, [pc, #648]	; (80009f0 <firewall_dispatch+0x648>)
 8000768:	4613      	mov	r3, r2
 800076a:	cb03      	ldmia	r3!, {r0, r1}
 800076c:	42b3      	cmp	r3, r6
 800076e:	6028      	str	r0, [r5, #0]
 8000770:	6069      	str	r1, [r5, #4]
 8000772:	461a      	mov	r2, r3
 8000774:	f105 0508 	add.w	r5, r5, #8
 8000778:	d1f6      	bne.n	8000768 <firewall_dispatch+0x3c0>
 800077a:	e67e      	b.n	800047a <firewall_dispatch+0xd2>
                    REQUIRE_IN_ONLY(32);
 800077c:	2120      	movs	r1, #32
 800077e:	4628      	mov	r0, r5
 8000780:	f7ff fdf2 	bl	8000368 <good_addr>
 8000784:	4604      	mov	r4, r0
 8000786:	2800      	cmp	r0, #0
 8000788:	f47f ae77 	bne.w	800047a <firewall_dispatch+0xd2>
                    flash_save_bag_number(buf_io);
 800078c:	4628      	mov	r0, r5
 800078e:	f001 fcfb 	bl	8002188 <flash_save_bag_number>
                    break;
 8000792:	e672      	b.n	800047a <firewall_dispatch+0xd2>
                    REQUIRE_OUT(1);
 8000794:	2300      	movs	r3, #0
 8000796:	2101      	movs	r1, #1
 8000798:	4628      	mov	r0, r5
 800079a:	f7ff fde5 	bl	8000368 <good_addr>
 800079e:	4604      	mov	r4, r0
 80007a0:	2800      	cmp	r0, #0
 80007a2:	f47f ae6a 	bne.w	800047a <firewall_dispatch+0xd2>
    rng_delay();
 80007a6:	f001 ffeb 	bl	8002780 <rng_delay>
    return ((FLASH->OPTR & FLASH_OPTR_RDP_Msk) == 0xCC);
 80007aa:	4b92      	ldr	r3, [pc, #584]	; (80009f4 <firewall_dispatch+0x64c>)
 80007ac:	6a1b      	ldr	r3, [r3, #32]
 80007ae:	b2db      	uxtb	r3, r3
                    buf_io[0] = (flash_is_security_level2() ? 2 : 0xff);
 80007b0:	2bcc      	cmp	r3, #204	; 0xcc
 80007b2:	bf0c      	ite	eq
 80007b4:	2302      	moveq	r3, #2
 80007b6:	23ff      	movne	r3, #255	; 0xff
                    buf_io[0] = 32;
 80007b8:	702b      	strb	r3, [r5, #0]
                    break;
 80007ba:	e65e      	b.n	800047a <firewall_dispatch+0xd2>
                    flash_lockdown_hard(OB_RDP_LEVEL_0);        // wipes contents of flash (1->0)
 80007bc:	20aa      	movs	r0, #170	; 0xaa
                    flash_lockdown_hard(OB_RDP_LEVEL_2);        // No change possible after this.
 80007be:	f001 fde5 	bl	800238c <flash_lockdown_hard>
    int rv = 0;
 80007c2:	2400      	movs	r4, #0
                    break;
 80007c4:	e659      	b.n	800047a <firewall_dispatch+0xd2>
                    flash_lockdown_hard(OB_RDP_LEVEL_1);        // Can only do 0->1 (experiments)
 80007c6:	20bb      	movs	r0, #187	; 0xbb
 80007c8:	e7f9      	b.n	80007be <firewall_dispatch+0x416>
            REQUIRE_OUT(128);
 80007ca:	2300      	movs	r3, #0
 80007cc:	2180      	movs	r1, #128	; 0x80
 80007ce:	4628      	mov	r0, r5
 80007d0:	f7ff fdca 	bl	8000368 <good_addr>
 80007d4:	4604      	mov	r4, r0
 80007d6:	2800      	cmp	r0, #0
 80007d8:	f47f ae4f 	bne.w	800047a <firewall_dispatch+0xd2>
            ae_setup();
 80007dc:	f002 f8f4 	bl	80029c8 <ae_setup>
            rv = ae_config_read(buf_io);
 80007e0:	4628      	mov	r0, r5
 80007e2:	f002 fef2 	bl	80035ca <ae_config_read>
 80007e6:	e718      	b.n	800061a <firewall_dispatch+0x272>
            switch(arg2) {
 80007e8:	9b01      	ldr	r3, [sp, #4]
 80007ea:	2b03      	cmp	r3, #3
 80007ec:	d8aa      	bhi.n	8000744 <firewall_dispatch+0x39c>
 80007ee:	e8df f003 	tbb	[pc, r3]
 80007f2:	0f02      	.short	0x0f02
 80007f4:	441d      	.short	0x441d
                    REQUIRE_OUT(8);
 80007f6:	2300      	movs	r3, #0
 80007f8:	2108      	movs	r1, #8
 80007fa:	4628      	mov	r0, r5
 80007fc:	f7ff fdb4 	bl	8000368 <good_addr>
 8000800:	4604      	mov	r4, r0
 8000802:	2800      	cmp	r0, #0
 8000804:	f47f ae39 	bne.w	800047a <firewall_dispatch+0xd2>
                    get_min_version(buf_io);
 8000808:	4628      	mov	r0, r5
 800080a:	f001 f9a7 	bl	8001b5c <get_min_version>
                    break;
 800080e:	e634      	b.n	800047a <firewall_dispatch+0xd2>
                    REQUIRE_IN_ONLY(8);
 8000810:	2301      	movs	r3, #1
 8000812:	2108      	movs	r1, #8
 8000814:	4628      	mov	r0, r5
 8000816:	f7ff fda7 	bl	8000368 <good_addr>
 800081a:	4604      	mov	r4, r0
 800081c:	2800      	cmp	r0, #0
 800081e:	f47f ae2c 	bne.w	800047a <firewall_dispatch+0xd2>
                    rv = check_is_downgrade(buf_io, NULL);
 8000822:	4601      	mov	r1, r0
 8000824:	4628      	mov	r0, r5
 8000826:	f001 f9b9 	bl	8001b9c <check_is_downgrade>
 800082a:	e609      	b.n	8000440 <firewall_dispatch+0x98>
                    REQUIRE_IN_ONLY(8);
 800082c:	2301      	movs	r3, #1
 800082e:	2108      	movs	r1, #8
 8000830:	4628      	mov	r0, r5
 8000832:	f7ff fd99 	bl	8000368 <good_addr>
 8000836:	4604      	mov	r4, r0
 8000838:	2800      	cmp	r0, #0
 800083a:	f47f ae1e 	bne.w	800047a <firewall_dispatch+0xd2>
                    if(buf_io[0] < 0x10 || buf_io[0] >= 0x40) {
 800083e:	782b      	ldrb	r3, [r5, #0]
 8000840:	3b10      	subs	r3, #16
                        rv = ERANGE;
 8000842:	2b2f      	cmp	r3, #47	; 0x2f
                    } if(check_is_downgrade(buf_io, NULL)) {
 8000844:	4601      	mov	r1, r0
 8000846:	4628      	mov	r0, r5
                        rv = ERANGE;
 8000848:	bf88      	it	hi
 800084a:	2422      	movhi	r4, #34	; 0x22
                    } if(check_is_downgrade(buf_io, NULL)) {
 800084c:	f001 f9a6 	bl	8001b9c <check_is_downgrade>
 8000850:	2800      	cmp	r0, #0
 8000852:	f040 80c8 	bne.w	80009e6 <firewall_dispatch+0x63e>
                        get_min_version(min);
 8000856:	a80b      	add	r0, sp, #44	; 0x2c
 8000858:	f001 f980 	bl	8001b5c <get_min_version>
                        if(memcmp(min, buf_io, 8) == 0) {
 800085c:	2208      	movs	r2, #8
 800085e:	4629      	mov	r1, r5
 8000860:	a80b      	add	r0, sp, #44	; 0x2c
 8000862:	f00c feaf 	bl	800d5c4 <memcmp>
 8000866:	2800      	cmp	r0, #0
 8000868:	f000 80bd 	beq.w	80009e6 <firewall_dispatch+0x63e>
                            if(record_highwater_version(buf_io)) {
 800086c:	4628      	mov	r0, r5
 800086e:	f001 fda7 	bl	80023c0 <record_highwater_version>
                                rv = ENOMEM;
 8000872:	2800      	cmp	r0, #0
 8000874:	bf18      	it	ne
 8000876:	240c      	movne	r4, #12
 8000878:	e5ff      	b.n	800047a <firewall_dispatch+0xd2>
                    REQUIRE_OUT(4);
 800087a:	2300      	movs	r3, #0
 800087c:	2104      	movs	r1, #4
 800087e:	4628      	mov	r0, r5
 8000880:	f7ff fd72 	bl	8000368 <good_addr>
 8000884:	4604      	mov	r4, r0
 8000886:	2800      	cmp	r0, #0
 8000888:	f47f adf7 	bne.w	800047a <firewall_dispatch+0xd2>
                    ae_setup();
 800088c:	f002 f89c 	bl	80029c8 <ae_setup>
                    rv = ae_get_counter((uint32_t *)buf_io, 0) ? EIO: 0;
 8000890:	4621      	mov	r1, r4
 8000892:	4628      	mov	r0, r5
 8000894:	f002 fc89 	bl	80031aa <ae_get_counter>
 8000898:	e6bf      	b.n	800061a <firewall_dispatch+0x272>
            REQUIRE_OUT(PIN_ATTEMPT_SIZE_V2 + sizeof(trick_slot_t));
 800089a:	2300      	movs	r3, #0
 800089c:	f44f 71cc 	mov.w	r1, #408	; 0x198
 80008a0:	4628      	mov	r0, r5
 80008a2:	f7ff fd61 	bl	8000368 <good_addr>
 80008a6:	4604      	mov	r4, r0
 80008a8:	2800      	cmp	r0, #0
 80008aa:	f47f ade6 	bne.w	800047a <firewall_dispatch+0xd2>
            rv = pin_check_logged_in(args, &trick_mode);
 80008ae:	a90b      	add	r1, sp, #44	; 0x2c
 80008b0:	4628      	mov	r0, r5
 80008b2:	f003 fc85 	bl	80041c0 <pin_check_logged_in>
            if(rv) goto fail;
 80008b6:	4604      	mov	r4, r0
 80008b8:	2800      	cmp	r0, #0
 80008ba:	f47f adde 	bne.w	800047a <firewall_dispatch+0xd2>
            if(trick_mode) {
 80008be:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
 80008c2:	b10b      	cbz	r3, 80008c8 <firewall_dispatch+0x520>
                mcu_key_clear(NULL);
 80008c4:	f001 fdca 	bl	800245c <mcu_key_clear>
            switch(arg2) {
 80008c8:	9b01      	ldr	r3, [sp, #4]
 80008ca:	2b01      	cmp	r3, #1
            trick_slot_t *slot = (trick_slot_t *)(&buf_io[PIN_ATTEMPT_SIZE_V2]);
 80008cc:	f505 728c 	add.w	r2, r5, #280	; 0x118
            switch(arg2) {
 80008d0:	d00c      	beq.n	80008ec <firewall_dispatch+0x544>
 80008d2:	2b02      	cmp	r3, #2
 80008d4:	d01b      	beq.n	800090e <firewall_dispatch+0x566>
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	f47f af34 	bne.w	8000744 <firewall_dispatch+0x39c>
                    if(!trick_mode) {
 80008dc:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	f47f adca 	bne.w	800047a <firewall_dispatch+0xd2>
                        se2_clear_tricks();
 80008e6:	f007 fa19 	bl	8007d1c <se2_clear_tricks>
 80008ea:	e5c6      	b.n	800047a <firewall_dispatch+0xd2>
                    if(trick_mode) {
 80008ec:	f89d 102c 	ldrb.w	r1, [sp, #44]	; 0x2c
 80008f0:	2900      	cmp	r1, #0
 80008f2:	f47f af27 	bne.w	8000744 <firewall_dispatch+0x39c>
                        if(slot->pin_len > 16) {
 80008f6:	f8d5 1170 	ldr.w	r1, [r5, #368]	; 0x170
 80008fa:	2910      	cmp	r1, #16
 80008fc:	dc4b      	bgt.n	8000996 <firewall_dispatch+0x5ee>
                        if(se2_test_trick_pin(slot->pin, slot->pin_len, slot, true)) {
 80008fe:	f505 70b0 	add.w	r0, r5, #352	; 0x160
 8000902:	f007 fa71 	bl	8007de8 <se2_test_trick_pin>
 8000906:	2800      	cmp	r0, #0
 8000908:	f47f adb7 	bne.w	800047a <firewall_dispatch+0xd2>
 800090c:	e71a      	b.n	8000744 <firewall_dispatch+0x39c>
                    if(!trick_mode) {
 800090e:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
 8000912:	2b00      	cmp	r3, #0
 8000914:	f47f adb1 	bne.w	800047a <firewall_dispatch+0xd2>
                        rv = se2_save_trick(slot);
 8000918:	4610      	mov	r0, r2
 800091a:	f007 fb7d 	bl	8008018 <se2_save_trick>
 800091e:	e58f      	b.n	8000440 <firewall_dispatch+0x98>
            if(arg2 == 0xBeef) {
 8000920:	9b01      	ldr	r3, [sp, #4]
 8000922:	f64b 62ef 	movw	r2, #48879	; 0xbeef
 8000926:	4293      	cmp	r3, r2
 8000928:	d103      	bne.n	8000932 <firewall_dispatch+0x58a>
                fast_wipe();
 800092a:	f001 fe89 	bl	8002640 <fast_wipe>
            rv = EPERM;
 800092e:	2401      	movs	r4, #1
 8000930:	e5a3      	b.n	800047a <firewall_dispatch+0xd2>
            } else if(arg2 == 0xDead) {
 8000932:	f64d 62ad 	movw	r2, #57005	; 0xdead
 8000936:	4293      	cmp	r3, r2
 8000938:	d1f9      	bne.n	800092e <firewall_dispatch+0x586>
                mcu_key_clear(NULL);
 800093a:	2000      	movs	r0, #0
 800093c:	f001 fd8e 	bl	800245c <mcu_key_clear>
                oled_show(screen_wiped);
 8000940:	482d      	ldr	r0, [pc, #180]	; (80009f8 <firewall_dispatch+0x650>)
 8000942:	f000 fa81 	bl	8000e48 <oled_show>
                LOCKUP_FOREVER();
 8000946:	bf30      	wfi
 8000948:	e7fd      	b.n	8000946 <firewall_dispatch+0x59e>
            if(arg2 == 0xDead) fast_brick();
 800094a:	9a01      	ldr	r2, [sp, #4]
 800094c:	f64d 63ad 	movw	r3, #57005	; 0xdead
 8000950:	429a      	cmp	r2, r3
 8000952:	d1ec      	bne.n	800092e <firewall_dispatch+0x586>
 8000954:	f001 fe46 	bl	80025e4 <fast_brick>
 8000958:	e7e9      	b.n	800092e <firewall_dispatch+0x586>
            REQUIRE_OUT(8);
 800095a:	2300      	movs	r3, #0
 800095c:	2108      	movs	r1, #8
 800095e:	4628      	mov	r0, r5
 8000960:	f7ff fd02 	bl	8000368 <good_addr>
 8000964:	4604      	mov	r4, r0
 8000966:	2800      	cmp	r0, #0
 8000968:	f47f ad87 	bne.w	800047a <firewall_dispatch+0xd2>
            mcu_key_usage(avail, consumed, total);
 800096c:	f105 0208 	add.w	r2, r5, #8
 8000970:	1d29      	adds	r1, r5, #4
 8000972:	4628      	mov	r0, r5
 8000974:	f001 fda0 	bl	80024b8 <mcu_key_usage>
            break;
 8000978:	e57f      	b.n	800047a <firewall_dispatch+0xd2>
            REQUIRE_OUT(33);
 800097a:	2300      	movs	r3, #0
 800097c:	2121      	movs	r1, #33	; 0x21
 800097e:	4628      	mov	r0, r5
 8000980:	f7ff fcf2 	bl	8000368 <good_addr>
 8000984:	4604      	mov	r4, r0
 8000986:	2800      	cmp	r0, #0
 8000988:	f47f ad77 	bne.w	800047a <firewall_dispatch+0xd2>
            switch(arg2) {
 800098c:	9b01      	ldr	r3, [sp, #4]
 800098e:	2b01      	cmp	r3, #1
 8000990:	d003      	beq.n	800099a <firewall_dispatch+0x5f2>
 8000992:	2b02      	cmp	r3, #2
 8000994:	d008      	beq.n	80009a8 <firewall_dispatch+0x600>
        rv = ERANGE;
 8000996:	2422      	movs	r4, #34	; 0x22
 8000998:	e56f      	b.n	800047a <firewall_dispatch+0xd2>
                    ae_setup();
 800099a:	f002 f815 	bl	80029c8 <ae_setup>
                    ae_secure_random(&buf_io[1]);
 800099e:	1c68      	adds	r0, r5, #1
 80009a0:	f002 fb7a 	bl	8003098 <ae_secure_random>
                    buf_io[0] = 32;
 80009a4:	2320      	movs	r3, #32
 80009a6:	e707      	b.n	80007b8 <firewall_dispatch+0x410>
                    se2_read_rng(&buf_io[1]);
 80009a8:	1c68      	adds	r0, r5, #1
 80009aa:	f007 fd19 	bl	80083e0 <se2_read_rng>
                    buf_io[0] = 8;
 80009ae:	2308      	movs	r3, #8
 80009b0:	e702      	b.n	80007b8 <firewall_dispatch+0x410>
            REQUIRE_OUT(80);
 80009b2:	2300      	movs	r3, #0
 80009b4:	2150      	movs	r1, #80	; 0x50
 80009b6:	4628      	mov	r0, r5
 80009b8:	f7ff fcd6 	bl	8000368 <good_addr>
 80009bc:	4604      	mov	r4, r0
 80009be:	2800      	cmp	r0, #0
 80009c0:	f47f ad5b 	bne.w	800047a <firewall_dispatch+0xd2>
            strcpy((char *)buf_io, "ATECC608B\nDS28C36B");
 80009c4:	490d      	ldr	r1, [pc, #52]	; (80009fc <firewall_dispatch+0x654>)
 80009c6:	4628      	mov	r0, r5
 80009c8:	f00c fe4a 	bl	800d660 <strcpy>
            break;
 80009cc:	e555      	b.n	800047a <firewall_dispatch+0xd2>
            if(incoming_lr <= BL_FLASH_BASE || incoming_lr >= (uint32_t)&firewall_starts) {
 80009ce:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
 80009d2:	d902      	bls.n	80009da <firewall_dispatch+0x632>
 80009d4:	4b0a      	ldr	r3, [pc, #40]	; (8000a00 <firewall_dispatch+0x658>)
 80009d6:	429c      	cmp	r4, r3
 80009d8:	d302      	bcc.n	80009e0 <firewall_dispatch+0x638>
                fatal_error("LR");
 80009da:	480a      	ldr	r0, [pc, #40]	; (8000a04 <firewall_dispatch+0x65c>)
 80009dc:	f000 f834 	bl	8000a48 <fatal_error>
                system_startup();
 80009e0:	f000 f890 	bl	8000b04 <system_startup>
            break;
 80009e4:	e6ed      	b.n	80007c2 <firewall_dispatch+0x41a>
                        rv = EAGAIN;
 80009e6:	240b      	movs	r4, #11
 80009e8:	e547      	b.n	800047a <firewall_dispatch+0xd2>
 80009ea:	bf00      	nop
 80009ec:	0801c050 	.word	0x0801c050
 80009f0:	0801c070 	.word	0x0801c070
 80009f4:	40022000 	.word	0x40022000
 80009f8:	0800e2d0 	.word	0x0800e2d0
 80009fc:	0800d700 	.word	0x0800d700
 8000a00:	08000300 	.word	0x08000300
 8000a04:	0800d713 	.word	0x0800d713

08000a08 <wipe_all_sram>:
//
    static inline void
memset4(uint32_t *dest, uint32_t value, uint32_t byte_len)
{
    for(; byte_len; byte_len-=4, dest++) {
        *dest = value;
 8000a08:	4a0a      	ldr	r2, [pc, #40]	; (8000a34 <wipe_all_sram+0x2c>)
    for(; byte_len; byte_len-=4, dest++) {
 8000a0a:	490b      	ldr	r1, [pc, #44]	; (8000a38 <wipe_all_sram+0x30>)

// wipe_all_sram()
//
    void
wipe_all_sram(void)
{
 8000a0c:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
        *dest = value;
 8000a10:	f843 2b04 	str.w	r2, [r3], #4
    for(; byte_len; byte_len-=4, dest++) {
 8000a14:	428b      	cmp	r3, r1
 8000a16:	d1fb      	bne.n	8000a10 <wipe_all_sram+0x8>
 8000a18:	4908      	ldr	r1, [pc, #32]	; (8000a3c <wipe_all_sram+0x34>)
 8000a1a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
        *dest = value;
 8000a1e:	f843 2b04 	str.w	r2, [r3], #4
    for(; byte_len; byte_len-=4, dest++) {
 8000a22:	428b      	cmp	r3, r1
 8000a24:	d1fb      	bne.n	8000a1e <wipe_all_sram+0x16>
 8000a26:	4b06      	ldr	r3, [pc, #24]	; (8000a40 <wipe_all_sram+0x38>)
 8000a28:	4906      	ldr	r1, [pc, #24]	; (8000a44 <wipe_all_sram+0x3c>)
        *dest = value;
 8000a2a:	f843 2b04 	str.w	r2, [r3], #4
    for(; byte_len; byte_len-=4, dest++) {
 8000a2e:	428b      	cmp	r3, r1
 8000a30:	d1fb      	bne.n	8000a2a <wipe_all_sram+0x22>
    STATIC_ASSERT((SRAM3_BASE + SRAM3_SIZE) - BL_SRAM_BASE == 8192);

    memset4((void *)SRAM1_BASE, noise, SRAM1_SIZE_MAX);
    memset4((void *)SRAM2_BASE, noise, SRAM2_SIZE);
    memset4((void *)SRAM3_BASE, noise, SRAM3_SIZE - (BL_SRAM_BASE - SRAM3_BASE));
}
 8000a32:	4770      	bx	lr
 8000a34:	deadbeef 	.word	0xdeadbeef
 8000a38:	20030000 	.word	0x20030000
 8000a3c:	10010000 	.word	0x10010000
 8000a40:	20040000 	.word	0x20040000
 8000a44:	20042000 	.word	0x20042000

08000a48 <fatal_error>:

// fatal_error(const char *msg)
//
    void __attribute__((noreturn))
fatal_error(const char *msgvoid)
{
 8000a48:	b508      	push	{r3, lr}
    oled_setup();
 8000a4a:	f000 f96d 	bl	8000d28 <oled_setup>
    oled_show(screen_fatal);
 8000a4e:	4802      	ldr	r0, [pc, #8]	; (8000a58 <fatal_error+0x10>)
 8000a50:	f000 f9fa 	bl	8000e48 <oled_show>
    BREAKPOINT;
#endif

    // Maybe should do a reset after a delay, like with
    // the watchdog timer or something.
    LOCKUP_FOREVER();
 8000a54:	bf30      	wfi
 8000a56:	e7fd      	b.n	8000a54 <fatal_error+0xc>
 8000a58:	0800db12 	.word	0x0800db12

08000a5c <fatal_mitm>:

// fatal_mitm()
//
    void __attribute__((noreturn))
fatal_mitm(void)
{
 8000a5c:	b508      	push	{r3, lr}
    oled_setup();
 8000a5e:	f000 f963 	bl	8000d28 <oled_setup>
    oled_show(screen_mitm);
 8000a62:	4803      	ldr	r0, [pc, #12]	; (8000a70 <fatal_mitm+0x14>)
 8000a64:	f000 f9f0 	bl	8000e48 <oled_show>

#ifdef RELEASE
    wipe_all_sram();
 8000a68:	f7ff ffce 	bl	8000a08 <wipe_all_sram>
#endif

    LOCKUP_FOREVER();
 8000a6c:	bf30      	wfi
 8000a6e:	e7fd      	b.n	8000a6c <fatal_mitm+0x10>
 8000a70:	0800dc16 	.word	0x0800dc16

08000a74 <enter_dfu>:

// enter_dfu()
//
    void __attribute__((noreturn))
enter_dfu(void)
{
 8000a74:	b507      	push	{r0, r1, r2, lr}
    puts("enter_dfu()");
 8000a76:	481f      	ldr	r0, [pc, #124]	; (8000af4 <enter_dfu+0x80>)
 8000a78:	f004 f978 	bl	8004d6c <puts>

    // clear the green light, if set
    ae_setup();
 8000a7c:	f001 ffa4 	bl	80029c8 <ae_setup>
    ae_set_gpio(0);
 8000a80:	2000      	movs	r0, #0
 8000a82:	f002 fd23 	bl	80034cc <ae_set_gpio>

    // Reset huge parts of the chip
    __HAL_RCC_APB1_FORCE_RESET();
 8000a86:	4b1c      	ldr	r3, [pc, #112]	; (8000af8 <enter_dfu+0x84>)
 8000a88:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    __HAL_RCC_APB1_RELEASE_RESET();
 8000a8c:	2200      	movs	r2, #0
    __HAL_RCC_APB1_FORCE_RESET();
 8000a8e:	6399      	str	r1, [r3, #56]	; 0x38
 8000a90:	63d9      	str	r1, [r3, #60]	; 0x3c
    __HAL_RCC_APB1_RELEASE_RESET();
 8000a92:	639a      	str	r2, [r3, #56]	; 0x38
 8000a94:	63da      	str	r2, [r3, #60]	; 0x3c

    __HAL_RCC_APB2_FORCE_RESET();
 8000a96:	6419      	str	r1, [r3, #64]	; 0x40
    __HAL_RCC_APB2_RELEASE_RESET();
 8000a98:	641a      	str	r2, [r3, #64]	; 0x40

    __HAL_RCC_AHB1_FORCE_RESET();
 8000a9a:	6299      	str	r1, [r3, #40]	; 0x28
    __HAL_RCC_AHB1_RELEASE_RESET();
 8000a9c:	629a      	str	r2, [r3, #40]	; 0x28
    // But not this; it borks things.
    __HAL_RCC_AHB2_FORCE_RESET();
    __HAL_RCC_AHB2_RELEASE_RESET();
#endif

    __HAL_RCC_AHB3_FORCE_RESET();
 8000a9e:	6319      	str	r1, [r3, #48]	; 0x30
    __HAL_RCC_AHB3_RELEASE_RESET();
 8000aa0:	631a      	str	r2, [r3, #48]	; 0x30

    __HAL_FIREWALL_PREARM_ENABLE();
 8000aa2:	f5a3 4374 	sub.w	r3, r3, #62464	; 0xf400
 8000aa6:	6a1a      	ldr	r2, [r3, #32]
 8000aa8:	f042 0201 	orr.w	r2, r2, #1
 8000aac:	621a      	str	r2, [r3, #32]
 8000aae:	6a1b      	ldr	r3, [r3, #32]
 8000ab0:	f003 0301 	and.w	r3, r3, #1
 8000ab4:	9301      	str	r3, [sp, #4]
 8000ab6:	9b01      	ldr	r3, [sp, #4]

    // Wipe all of memory SRAM, just in case 
    // there is some way to trick us into DFU
    // after sensitive content in place.
    wipe_all_sram();
 8000ab8:	f7ff ffa6 	bl	8000a08 <wipe_all_sram>
    rng_delay();
 8000abc:	f001 fe60 	bl	8002780 <rng_delay>
    return ((FLASH->OPTR & FLASH_OPTR_RDP_Msk) == 0xCC);
 8000ac0:	4b0e      	ldr	r3, [pc, #56]	; (8000afc <enter_dfu+0x88>)
 8000ac2:	6a1b      	ldr	r3, [r3, #32]
 8000ac4:	b2db      	uxtb	r3, r3

    if(flash_is_security_level2()) {
 8000ac6:	2bcc      	cmp	r3, #204	; 0xcc
 8000ac8:	d101      	bne.n	8000ace <enter_dfu+0x5a>
        // cannot do DFU in RDP=2, so just die. Helps to preserve screen
        LOCKUP_FOREVER();
 8000aca:	bf30      	wfi
 8000acc:	e7fd      	b.n	8000aca <enter_dfu+0x56>
    }

    // Reset clocks.
    HAL_RCC_DeInit();
 8000ace:	f007 fdc5 	bl	800865c <HAL_RCC_DeInit>

    // move system ROM into 0x0
    __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH();
 8000ad2:	4a0b      	ldr	r2, [pc, #44]	; (8000b00 <enter_dfu+0x8c>)
 8000ad4:	6813      	ldr	r3, [r2, #0]
 8000ad6:	f023 0307 	bic.w	r3, r3, #7
 8000ada:	f043 0301 	orr.w	r3, r3, #1
 8000ade:	6013      	str	r3, [r2, #0]

    // need this here?!
    asm("nop; nop; nop; nop;");
 8000ae0:	bf00      	nop
 8000ae2:	bf00      	nop
 8000ae4:	bf00      	nop
 8000ae6:	bf00      	nop

    // simulate a reset vector
    __ASM volatile ("movs r0, #0\n"
 8000ae8:	2000      	movs	r0, #0
 8000aea:	6803      	ldr	r3, [r0, #0]
 8000aec:	f383 8808 	msr	MSP, r3
 8000af0:	6843      	ldr	r3, [r0, #4]
 8000af2:	4798      	blx	r3
                    "ldr r3, [r0, #4]\n"
                    "blx r3"
        : : : "r0", "r3");      // also SP

    // NOT-REACHED.
    __builtin_unreachable();
 8000af4:	0800d716 	.word	0x0800d716
 8000af8:	40021000 	.word	0x40021000
 8000afc:	40022000 	.word	0x40022000
 8000b00:	40010000 	.word	0x40010000

08000b04 <system_startup>:
{
 8000b04:	b510      	push	{r4, lr}
    system_init0();
 8000b06:	f001 f987 	bl	8001e18 <system_init0>
    clocks_setup();
 8000b0a:	f001 f9a7 	bl	8001e5c <clocks_setup>
    rng_setup();            // needs to be super early
 8000b0e:	f001 fdf5 	bl	80026fc <rng_setup>
    rng_delay();
 8000b12:	f001 fe35 	bl	8002780 <rng_delay>
    if(!check_all_ones(rom_secrets->bag_number, sizeof(rom_secrets->bag_number))
 8000b16:	4839      	ldr	r0, [pc, #228]	; (8000bfc <system_startup+0xf8>)
 8000b18:	2120      	movs	r1, #32
 8000b1a:	f001 fdb3 	bl	8002684 <check_all_ones>
 8000b1e:	b948      	cbnz	r0, 8000b34 <system_startup+0x30>
    rng_delay();
 8000b20:	f001 fe2e 	bl	8002780 <rng_delay>
    return ((FLASH->OPTR & FLASH_OPTR_RDP_Msk) == 0xCC);
 8000b24:	4b36      	ldr	r3, [pc, #216]	; (8000c00 <system_startup+0xfc>)
 8000b26:	6a1b      	ldr	r3, [r3, #32]
 8000b28:	b2db      	uxtb	r3, r3
            && !flash_is_security_level2()
 8000b2a:	2bcc      	cmp	r3, #204	; 0xcc
 8000b2c:	d002      	beq.n	8000b34 <system_startup+0x30>
        flash_lockdown_hard(OB_RDP_LEVEL_2);
 8000b2e:	20cc      	movs	r0, #204	; 0xcc
 8000b30:	f001 fc2c 	bl	800238c <flash_lockdown_hard>
    gpio_setup();
 8000b34:	f002 fef2 	bl	800391c <gpio_setup>
    uint32_t reset_reason = RCC->CSR;
 8000b38:	4c32      	ldr	r4, [pc, #200]	; (8000c04 <system_startup+0x100>)
    console_setup();
 8000b3a:	f004 f83d 	bl	8004bb8 <console_setup>
    puts2("\r\n\nMk4 Bootloader: ");
 8000b3e:	4832      	ldr	r0, [pc, #200]	; (8000c08 <system_startup+0x104>)
 8000b40:	f004 f886 	bl	8004c50 <puts2>
    puts(version_string);
 8000b44:	4831      	ldr	r0, [pc, #196]	; (8000c0c <system_startup+0x108>)
 8000b46:	f004 f911 	bl	8004d6c <puts>
    uint32_t reset_reason = RCC->CSR;
 8000b4a:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
    if(reset_reason & RCC_CSR_FWRSTF) {
 8000b4e:	01db      	lsls	r3, r3, #7
 8000b50:	d502      	bpl.n	8000b58 <system_startup+0x54>
        puts(">FIREWALLED<");
 8000b52:	482f      	ldr	r0, [pc, #188]	; (8000c10 <system_startup+0x10c>)
 8000b54:	f004 f90a 	bl	8004d6c <puts>
    SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8000b58:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8000b5c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000b60:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
    if(memcmp(dfu_flag->magic, REBOOT_TO_DFU, sizeof(dfu_flag->magic)) == 0) {
 8000b64:	4c2b      	ldr	r4, [pc, #172]	; (8000c14 <system_startup+0x110>)
    pin_setup0();
 8000b66:	f003 f937 	bl	8003dd8 <pin_setup0>
    rng_delay();
 8000b6a:	f001 fe09 	bl	8002780 <rng_delay>
    if(memcmp(dfu_flag->magic, REBOOT_TO_DFU, sizeof(dfu_flag->magic)) == 0) {
 8000b6e:	492a      	ldr	r1, [pc, #168]	; (8000c18 <system_startup+0x114>)
 8000b70:	2208      	movs	r2, #8
 8000b72:	4620      	mov	r0, r4
 8000b74:	f00c fd26 	bl	800d5c4 <memcmp>
 8000b78:	b938      	cbnz	r0, 8000b8a <system_startup+0x86>
        dfu_flag->magic[0] = 0;
 8000b7a:	7020      	strb	r0, [r4, #0]
        oled_setup();
 8000b7c:	f000 f8d4 	bl	8000d28 <oled_setup>
        oled_show(dfu_flag->screen);
 8000b80:	68a0      	ldr	r0, [r4, #8]
 8000b82:	f000 f961 	bl	8000e48 <oled_show>
        enter_dfu();
 8000b86:	f7ff ff75 	bl	8000a74 <enter_dfu>
    rng_delay();
 8000b8a:	f001 fdf9 	bl	8002780 <rng_delay>
    oled_setup();
 8000b8e:	f000 f8cb 	bl	8000d28 <oled_setup>
    oled_show_progress(screen_verify, 0);
 8000b92:	2100      	movs	r1, #0
 8000b94:	4821      	ldr	r0, [pc, #132]	; (8000c1c <system_startup+0x118>)
 8000b96:	f000 f999 	bl	8000ecc <oled_show_progress>
    wipe_all_sram();
 8000b9a:	f7ff ff35 	bl	8000a08 <wipe_all_sram>
    ae_setup();
 8000b9e:	f001 ff13 	bl	80029c8 <ae_setup>
    ae_set_gpio(0);         // turn light red
 8000ba2:	2000      	movs	r0, #0
 8000ba4:	f002 fc92 	bl	80034cc <ae_set_gpio>
    se2_setup();
 8000ba8:	f007 f872 	bl	8007c90 <se2_setup>
    se2_probe();
 8000bac:	f006 fdf6 	bl	800779c <se2_probe>
    flash_setup();
 8000bb0:	f001 fb56 	bl	8002260 <flash_setup>
    psram_setup();
 8000bb4:	f004 f912 	bl	8004ddc <psram_setup>
    if(ae_pair_unlock() != 0) {
 8000bb8:	f002 f8fc 	bl	8002db4 <ae_pair_unlock>
 8000bbc:	b138      	cbz	r0, 8000bce <system_startup+0xca>
        oled_show(screen_brick);
 8000bbe:	4818      	ldr	r0, [pc, #96]	; (8000c20 <system_startup+0x11c>)
 8000bc0:	f000 f942 	bl	8000e48 <oled_show>
        puts("pair-bricked");
 8000bc4:	4817      	ldr	r0, [pc, #92]	; (8000c24 <system_startup+0x120>)
 8000bc6:	f004 f8d1 	bl	8004d6c <puts>
        LOCKUP_FOREVER();
 8000bca:	bf30      	wfi
 8000bcc:	e7fd      	b.n	8000bca <system_startup+0xc6>
    puts2("Verify: ");
 8000bce:	4816      	ldr	r0, [pc, #88]	; (8000c28 <system_startup+0x124>)
 8000bd0:	f004 f83e 	bl	8004c50 <puts2>
    bool main_ok = verify_firmware();
 8000bd4:	f001 f8a4 	bl	8001d20 <verify_firmware>
    if(main_ok) {
 8000bd8:	b120      	cbz	r0, 8000be4 <system_startup+0xe0>
}
 8000bda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        oled_show(screen_blankish);
 8000bde:	4813      	ldr	r0, [pc, #76]	; (8000c2c <system_startup+0x128>)
 8000be0:	f000 b932 	b.w	8000e48 <oled_show>
    psram_recover_firmware();
 8000be4:	f004 fa68 	bl	80050b8 <psram_recover_firmware>
    rng_delay();
 8000be8:	f001 fdca 	bl	8002780 <rng_delay>
    return ((FLASH->OPTR & FLASH_OPTR_RDP_Msk) == 0xCC);
 8000bec:	4b04      	ldr	r3, [pc, #16]	; (8000c00 <system_startup+0xfc>)
 8000bee:	6a1b      	ldr	r3, [r3, #32]
 8000bf0:	b2db      	uxtb	r3, r3
    if(!flash_is_security_level2()) {
 8000bf2:	2bcc      	cmp	r3, #204	; 0xcc
 8000bf4:	d1c7      	bne.n	8000b86 <system_startup+0x82>
    while(1) sdcard_recovery();
 8000bf6:	f004 fc0b 	bl	8005410 <sdcard_recovery>
 8000bfa:	e7fc      	b.n	8000bf6 <system_startup+0xf2>
 8000bfc:	0801c050 	.word	0x0801c050
 8000c00:	40022000 	.word	0x40022000
 8000c04:	40021000 	.word	0x40021000
 8000c08:	0800d722 	.word	0x0800d722
 8000c0c:	0800e6e0 	.word	0x0800e6e0
 8000c10:	0800d736 	.word	0x0800d736
 8000c14:	20008000 	.word	0x20008000
 8000c18:	0800d6f7 	.word	0x0800d6f7
 8000c1c:	0800e202 	.word	0x0800e202
 8000c20:	0800d7cb 	.word	0x0800d7cb
 8000c24:	0800d743 	.word	0x0800d743
 8000c28:	0800d750 	.word	0x0800d750
 8000c2c:	0800d79e 	.word	0x0800d79e

08000c30 <write_bytes>:
    static inline void
write_bytes(int len, const uint8_t *buf)
{
#ifndef DISABLE_OLED
    // send via SPI(1)
    HAL_SPI_Transmit(&spi_port, (uint8_t *)buf, len, HAL_MAX_DELAY);
 8000c30:	b282      	uxth	r2, r0
 8000c32:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c36:	4801      	ldr	r0, [pc, #4]	; (8000c3c <write_bytes+0xc>)
 8000c38:	f000 bc06 	b.w	8001448 <HAL_SPI_Transmit>
 8000c3c:	2009e154 	.word	0x2009e154

08000c40 <oled_write_cmd>:

// oled_write_cmd()
//
    void
oled_write_cmd(uint8_t cmd)
{
 8000c40:	b507      	push	{r0, r1, r2, lr}
    HAL_GPIO_WritePin(GPIOA, CS_PIN, 1);
 8000c42:	2201      	movs	r2, #1
{
 8000c44:	f88d 0007 	strb.w	r0, [sp, #7]
    HAL_GPIO_WritePin(GPIOA, CS_PIN, 1);
 8000c48:	2110      	movs	r1, #16
 8000c4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c4e:	f000 fb5b 	bl	8001308 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, DC_PIN, 0);
 8000c52:	2200      	movs	r2, #0
 8000c54:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c58:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c5c:	f000 fb54 	bl	8001308 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, CS_PIN, 0);
 8000c60:	2200      	movs	r2, #0
 8000c62:	2110      	movs	r1, #16
 8000c64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c68:	f000 fb4e 	bl	8001308 <HAL_GPIO_WritePin>

    write_bytes(1, &cmd);
 8000c6c:	f10d 0107 	add.w	r1, sp, #7
 8000c70:	2001      	movs	r0, #1
 8000c72:	f7ff ffdd 	bl	8000c30 <write_bytes>

    HAL_GPIO_WritePin(GPIOA, CS_PIN, 1);
 8000c76:	2201      	movs	r2, #1
 8000c78:	2110      	movs	r1, #16
 8000c7a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c7e:	f000 fb43 	bl	8001308 <HAL_GPIO_WritePin>
}
 8000c82:	b003      	add	sp, #12
 8000c84:	f85d fb04 	ldr.w	pc, [sp], #4

08000c88 <oled_write_cmd_sequence>:

// oled_write_cmd_sequence()
//
    void
oled_write_cmd_sequence(int len, const uint8_t *cmds)
{
 8000c88:	b570      	push	{r4, r5, r6, lr}
 8000c8a:	4605      	mov	r5, r0
 8000c8c:	460e      	mov	r6, r1
    for(int i=0; i<len; i++) {
 8000c8e:	2400      	movs	r4, #0
 8000c90:	42ac      	cmp	r4, r5
 8000c92:	db00      	blt.n	8000c96 <oled_write_cmd_sequence+0xe>
        oled_write_cmd(cmds[i]);
    }
}
 8000c94:	bd70      	pop	{r4, r5, r6, pc}
        oled_write_cmd(cmds[i]);
 8000c96:	5d30      	ldrb	r0, [r6, r4]
 8000c98:	f7ff ffd2 	bl	8000c40 <oled_write_cmd>
    for(int i=0; i<len; i++) {
 8000c9c:	3401      	adds	r4, #1
 8000c9e:	e7f7      	b.n	8000c90 <oled_write_cmd_sequence+0x8>

08000ca0 <oled_write_data>:

// oled_write_data()
//
    void
oled_write_data(int len, const uint8_t *pixels)
{
 8000ca0:	b538      	push	{r3, r4, r5, lr}
    HAL_GPIO_WritePin(GPIOA, CS_PIN, 1);
 8000ca2:	2201      	movs	r2, #1
{
 8000ca4:	4604      	mov	r4, r0
 8000ca6:	460d      	mov	r5, r1
    HAL_GPIO_WritePin(GPIOA, CS_PIN, 1);
 8000ca8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cac:	2110      	movs	r1, #16
 8000cae:	f000 fb2b 	bl	8001308 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, DC_PIN, 1);
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cb8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cbc:	f000 fb24 	bl	8001308 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, CS_PIN, 0);
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	2110      	movs	r1, #16
 8000cc4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cc8:	f000 fb1e 	bl	8001308 <HAL_GPIO_WritePin>

    write_bytes(len, pixels);
 8000ccc:	4629      	mov	r1, r5
 8000cce:	4620      	mov	r0, r4
 8000cd0:	f7ff ffae 	bl	8000c30 <write_bytes>

    HAL_GPIO_WritePin(GPIOA, CS_PIN, 1);
}
 8000cd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    HAL_GPIO_WritePin(GPIOA, CS_PIN, 1);
 8000cd8:	2201      	movs	r2, #1
 8000cda:	2110      	movs	r1, #16
 8000cdc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ce0:	f000 bb12 	b.w	8001308 <HAL_GPIO_WritePin>

08000ce4 <oled_spi_setup>:
//
// Just setup SPI, do not reset display, etc.
//
    void
oled_spi_setup(void)
{
 8000ce4:	b538      	push	{r3, r4, r5, lr}
#ifndef DISABLE_OLED
    // might already be setup
    if(spi_port.Instance == SPI1) return;
 8000ce6:	4c0e      	ldr	r4, [pc, #56]	; (8000d20 <oled_spi_setup+0x3c>)
 8000ce8:	4d0e      	ldr	r5, [pc, #56]	; (8000d24 <oled_spi_setup+0x40>)
 8000cea:	6823      	ldr	r3, [r4, #0]
 8000cec:	42ab      	cmp	r3, r5
 8000cee:	d016      	beq.n	8000d1e <oled_spi_setup+0x3a>

    memset(&spi_port, 0, sizeof(spi_port));
 8000cf0:	f104 0008 	add.w	r0, r4, #8
 8000cf4:	225c      	movs	r2, #92	; 0x5c
 8000cf6:	2100      	movs	r1, #0
 8000cf8:	f00c fc9c 	bl	800d634 <memset>

    spi_port.Instance = SPI1;

    // see SPI_InitTypeDef
    spi_port.Init.Mode = SPI_MODE_MASTER;
 8000cfc:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000d00:	6063      	str	r3, [r4, #4]
    spi_port.Init.Direction = SPI_DIRECTION_2LINES;
    spi_port.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d02:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8000d06:	60e3      	str	r3, [r4, #12]
    spi_port.Init.CLKPolarity = SPI_POLARITY_LOW;
    spi_port.Init.CLKPhase = SPI_PHASE_1EDGE;
    spi_port.Init.NSS = SPI_NSS_SOFT;
    spi_port.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;    // conservative
 8000d08:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000d0c:	2318      	movs	r3, #24
 8000d0e:	e9c4 0306 	strd	r0, r3, [r4, #24]
    spi_port.Instance = SPI1;
 8000d12:	6025      	str	r5, [r4, #0]
    spi_port.Init.FirstBit = SPI_FIRSTBIT_MSB;
    spi_port.Init.TIMode = SPI_TIMODE_DISABLED;
    spi_port.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;

    HAL_SPI_Init(&spi_port);
 8000d14:	4620      	mov	r0, r4
#endif
}
 8000d16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    HAL_SPI_Init(&spi_port);
 8000d1a:	f000 bb37 	b.w	800138c <HAL_SPI_Init>
}
 8000d1e:	bd38      	pop	{r3, r4, r5, pc}
 8000d20:	2009e154 	.word	0x2009e154
 8000d24:	40013000 	.word	0x40013000

08000d28 <oled_setup>:
//
// Ok to call this lots.
//
    void
oled_setup(void)
{
 8000d28:	b530      	push	{r4, r5, lr}
    puts("oled disabled");return;     // disable so I can use MCO
#endif

    static uint32_t inited;

    if(inited == 0x238a572F) {
 8000d2a:	4b2c      	ldr	r3, [pc, #176]	; (8000ddc <oled_setup+0xb4>)
 8000d2c:	4a2c      	ldr	r2, [pc, #176]	; (8000de0 <oled_setup+0xb8>)
 8000d2e:	6819      	ldr	r1, [r3, #0]
 8000d30:	4291      	cmp	r1, r2
{
 8000d32:	b089      	sub	sp, #36	; 0x24
    if(inited == 0x238a572F) {
 8000d34:	d050      	beq.n	8000dd8 <oled_setup+0xb0>
        return;
    }
    inited = 0x238a572F;
 8000d36:	601a      	str	r2, [r3, #0]

    // enable some internal clocks
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d38:	4b2a      	ldr	r3, [pc, #168]	; (8000de4 <oled_setup+0xbc>)
    __HAL_RCC_SPI1_CLK_ENABLE();

    // simple pins
    GPIO_InitTypeDef setup = {
 8000d3a:	4d2b      	ldr	r5, [pc, #172]	; (8000de8 <oled_setup+0xc0>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d3c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000d3e:	f042 0201 	orr.w	r2, r2, #1
 8000d42:	64da      	str	r2, [r3, #76]	; 0x4c
 8000d44:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000d46:	f002 0201 	and.w	r2, r2, #1
 8000d4a:	9201      	str	r2, [sp, #4]
 8000d4c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d4e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000d50:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000d54:	661a      	str	r2, [r3, #96]	; 0x60
 8000d56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d58:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000d5c:	9302      	str	r3, [sp, #8]
 8000d5e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitTypeDef setup = {
 8000d60:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d62:	ac03      	add	r4, sp, #12
 8000d64:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d66:	682b      	ldr	r3, [r5, #0]
 8000d68:	6023      	str	r3, [r4, #0]
        .Mode = GPIO_MODE_OUTPUT_PP,
        .Pull = GPIO_NOPULL,
        .Speed = GPIO_SPEED_FREQ_MEDIUM,
        .Alternate = 0,
    };
    HAL_GPIO_Init(GPIOA, &setup);
 8000d6a:	a903      	add	r1, sp, #12
 8000d6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d70:	f000 f950 	bl	8001014 <HAL_GPIO_Init>

    // starting values
    HAL_GPIO_WritePin(GPIOA, RESET_PIN | CS_PIN | DC_PIN, 1);
 8000d74:	2201      	movs	r2, #1
 8000d76:	f44f 71a8 	mov.w	r1, #336	; 0x150
 8000d7a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d7e:	f000 fac3 	bl	8001308 <HAL_GPIO_WritePin>

    // SPI pins
    setup.Pin = SPI_SCK | SPI_MOSI;
    setup.Mode = GPIO_MODE_AF_PP;
 8000d82:	22a0      	movs	r2, #160	; 0xa0
 8000d84:	2302      	movs	r3, #2
 8000d86:	e9cd 2303 	strd	r2, r3, [sp, #12]
    setup.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOA, &setup);
 8000d8a:	a903      	add	r1, sp, #12
    setup.Alternate = GPIO_AF5_SPI1;
 8000d8c:	2305      	movs	r3, #5
    HAL_GPIO_Init(GPIOA, &setup);
 8000d8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    setup.Alternate = GPIO_AF5_SPI1;
 8000d92:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &setup);
 8000d94:	f000 f93e 	bl	8001014 <HAL_GPIO_Init>

    // lock the RESET pin so that St's DFU code doesn't clear screen
    // it might be trying to use it a MISO signal for SPI loading
    HAL_GPIO_LockPin(GPIOA, RESET_PIN | CS_PIN | DC_PIN);
 8000d98:	f44f 71a8 	mov.w	r1, #336	; 0x150
 8000d9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000da0:	f000 fabb 	bl	800131a <HAL_GPIO_LockPin>

    // 10ms low-going pulse on reset pin
    delay_ms(1);
 8000da4:	2001      	movs	r0, #1
 8000da6:	f002 fda9 	bl	80038fc <delay_ms>
    HAL_GPIO_WritePin(GPIOA, RESET_PIN, 0);
 8000daa:	2200      	movs	r2, #0
 8000dac:	2140      	movs	r1, #64	; 0x40
 8000dae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000db2:	f000 faa9 	bl	8001308 <HAL_GPIO_WritePin>
    delay_ms(10);
 8000db6:	200a      	movs	r0, #10
 8000db8:	f002 fda0 	bl	80038fc <delay_ms>
    HAL_GPIO_WritePin(GPIOA, RESET_PIN, 1);
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	2140      	movs	r1, #64	; 0x40
 8000dc0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dc4:	f000 faa0 	bl	8001308 <HAL_GPIO_WritePin>

    oled_spi_setup();
 8000dc8:	f7ff ff8c 	bl	8000ce4 <oled_spi_setup>
    // this code:
    //      '0x37c', '0x1700', '0x603'
    //SPI1->CR1 = 0x354;

    // write a sequence to reset things
    oled_write_cmd_sequence(sizeof(reset_commands), reset_commands);
 8000dcc:	4907      	ldr	r1, [pc, #28]	; (8000dec <oled_setup+0xc4>)
 8000dce:	2019      	movs	r0, #25
 8000dd0:	f7ff ff5a 	bl	8000c88 <oled_write_cmd_sequence>

    rng_delay();
 8000dd4:	f001 fcd4 	bl	8002780 <rng_delay>
}
 8000dd8:	b009      	add	sp, #36	; 0x24
 8000dda:	bd30      	pop	{r4, r5, pc}
 8000ddc:	2009e150 	.word	0x2009e150
 8000de0:	238a572f 	.word	0x238a572f
 8000de4:	40021000 	.word	0x40021000
 8000de8:	0800d75c 	.word	0x0800d75c
 8000dec:	0800d77f 	.word	0x0800d77f

08000df0 <oled_show_raw>:
//
// No decompression.
//
    void
oled_show_raw(uint32_t len, const uint8_t *pixels)
{
 8000df0:	b538      	push	{r3, r4, r5, lr}
 8000df2:	4604      	mov	r4, r0
 8000df4:	460d      	mov	r5, r1
    oled_setup();
 8000df6:	f7ff ff97 	bl	8000d28 <oled_setup>

    oled_write_cmd_sequence(sizeof(before_show), before_show);
 8000dfa:	4912      	ldr	r1, [pc, #72]	; (8000e44 <oled_show_raw+0x54>)
 8000dfc:	2006      	movs	r0, #6
 8000dfe:	f7ff ff43 	bl	8000c88 <oled_write_cmd_sequence>

    HAL_GPIO_WritePin(GPIOA, CS_PIN, 1);
 8000e02:	2201      	movs	r2, #1
 8000e04:	2110      	movs	r1, #16
 8000e06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e0a:	f000 fa7d 	bl	8001308 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, DC_PIN, 1);
 8000e0e:	2201      	movs	r2, #1
 8000e10:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e18:	f000 fa76 	bl	8001308 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, CS_PIN, 0);
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	2110      	movs	r1, #16
 8000e20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e24:	f000 fa70 	bl	8001308 <HAL_GPIO_WritePin>

    write_bytes(len, pixels);
 8000e28:	4629      	mov	r1, r5
 8000e2a:	4620      	mov	r0, r4
 8000e2c:	f7ff ff00 	bl	8000c30 <write_bytes>

    HAL_GPIO_WritePin(GPIOA, CS_PIN, 1);
 8000e30:	2201      	movs	r2, #1
 8000e32:	2110      	movs	r1, #16
 8000e34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e38:	f000 fa66 	bl	8001308 <HAL_GPIO_WritePin>
    rng_delay();
}
 8000e3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    rng_delay();
 8000e40:	f001 bc9e 	b.w	8002780 <rng_delay>
 8000e44:	0800d779 	.word	0x0800d779

08000e48 <oled_show>:
//
// Perform simple RLE decompression.
//
    void
oled_show(const uint8_t *pixels)
{
 8000e48:	b530      	push	{r4, r5, lr}
 8000e4a:	b0a1      	sub	sp, #132	; 0x84
 8000e4c:	4604      	mov	r4, r0
    oled_setup();
 8000e4e:	f7ff ff6b 	bl	8000d28 <oled_setup>

    oled_write_cmd_sequence(sizeof(before_show), before_show);
 8000e52:	491d      	ldr	r1, [pc, #116]	; (8000ec8 <oled_show+0x80>)
 8000e54:	2006      	movs	r0, #6
 8000e56:	f7ff ff17 	bl	8000c88 <oled_write_cmd_sequence>

    HAL_GPIO_WritePin(GPIOA, CS_PIN, 1);
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	2110      	movs	r1, #16
 8000e5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e62:	f000 fa51 	bl	8001308 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, DC_PIN, 1);
 8000e66:	2201      	movs	r2, #1
 8000e68:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e70:	f000 fa4a 	bl	8001308 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, CS_PIN, 0);
 8000e74:	2200      	movs	r2, #0
 8000e76:	2110      	movs	r1, #16
 8000e78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e7c:	f000 fa44 	bl	8001308 <HAL_GPIO_WritePin>
    uint8_t         buf[127];
    const uint8_t *p = pixels;

    // NOTE: must also update code in oled_show_progress, which dups this heavily.
    while(1) {
        uint8_t hdr = *(p++);
 8000e80:	7823      	ldrb	r3, [r4, #0]
        if(!hdr) break;
 8000e82:	b1b3      	cbz	r3, 8000eb2 <oled_show+0x6a>

        uint8_t len = hdr & 0x7f;
 8000e84:	f003 057f 	and.w	r5, r3, #127	; 0x7f
        if(hdr & 0x80) {
 8000e88:	061b      	lsls	r3, r3, #24
 8000e8a:	d50b      	bpl.n	8000ea4 <oled_show+0x5c>
        uint8_t hdr = *(p++);
 8000e8c:	3401      	adds	r4, #1
            // random bytes follow
            memcpy(buf, p, len);
 8000e8e:	4621      	mov	r1, r4
 8000e90:	462a      	mov	r2, r5
 8000e92:	4668      	mov	r0, sp
 8000e94:	f00c fba6 	bl	800d5e4 <memcpy>
            p += len;
 8000e98:	442c      	add	r4, r5
            // repeat same byte
            memset(buf, *p, len);
            p++;
        }

        write_bytes(len, buf);
 8000e9a:	4669      	mov	r1, sp
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	f7ff fec7 	bl	8000c30 <write_bytes>
    while(1) {
 8000ea2:	e7ed      	b.n	8000e80 <oled_show+0x38>
            memset(buf, *p, len);
 8000ea4:	7861      	ldrb	r1, [r4, #1]
 8000ea6:	462a      	mov	r2, r5
 8000ea8:	4668      	mov	r0, sp
 8000eaa:	f00c fbc3 	bl	800d634 <memset>
            p++;
 8000eae:	3402      	adds	r4, #2
 8000eb0:	e7f3      	b.n	8000e9a <oled_show+0x52>
    }

    HAL_GPIO_WritePin(GPIOA, CS_PIN, 1);
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	2110      	movs	r1, #16
 8000eb6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eba:	f000 fa25 	bl	8001308 <HAL_GPIO_WritePin>
    rng_delay();
 8000ebe:	f001 fc5f 	bl	8002780 <rng_delay>
}
 8000ec2:	b021      	add	sp, #132	; 0x84
 8000ec4:	bd30      	pop	{r4, r5, pc}
 8000ec6:	bf00      	nop
 8000ec8:	0800d779 	.word	0x0800d779

08000ecc <oled_show_progress>:
//
// Perform simple RLE decompression, and add a bar on final screen line.
//
    void
oled_show_progress(const uint8_t *pixels, int progress)
{
 8000ecc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000ed0:	b0a1      	sub	sp, #132	; 0x84
 8000ed2:	460d      	mov	r5, r1
 8000ed4:	4606      	mov	r6, r0
    oled_setup();
 8000ed6:	f7ff ff27 	bl	8000d28 <oled_setup>

    oled_write_cmd_sequence(sizeof(before_show), before_show);
 8000eda:	493b      	ldr	r1, [pc, #236]	; (8000fc8 <oled_show_progress+0xfc>)
 8000edc:	2006      	movs	r0, #6
 8000ede:	f7ff fed3 	bl	8000c88 <oled_write_cmd_sequence>

    HAL_GPIO_WritePin(GPIOA, CS_PIN, 1);
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	2110      	movs	r1, #16
 8000ee6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eea:	f000 fa0d 	bl	8001308 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, DC_PIN, 1);
 8000eee:	2201      	movs	r2, #1
 8000ef0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ef4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ef8:	f000 fa06 	bl	8001308 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, CS_PIN, 0);
 8000efc:	2110      	movs	r1, #16
 8000efe:	2200      	movs	r2, #0
 8000f00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f04:	f000 fa00 	bl	8001308 <HAL_GPIO_WritePin>

    uint8_t         buf[127];
    const uint8_t *p = pixels;

    const uint16_t p_start = 896;
    uint32_t p_count = 1280 * progress / 1000;
 8000f08:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 8000f0c:	434d      	muls	r5, r1
 8000f0e:	2400      	movs	r4, #0
 8000f10:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000f14:	fb95 f5f1 	sdiv	r5, r5, r1

    if(p_count > 128) p_count = 128;
 8000f18:	2d80      	cmp	r5, #128	; 0x80
 8000f1a:	bf28      	it	cs
 8000f1c:	2580      	movcs	r5, #128	; 0x80
    uint32_t p_count = 1280 * progress / 1000;
 8000f1e:	46a0      	mov	r8, r4

    bool last_line = false;

    uint16_t offset = 0;
    while(1) {
        uint8_t hdr = *(p++);
 8000f20:	7833      	ldrb	r3, [r6, #0]
        if(hdr == 0) break;
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d045      	beq.n	8000fb2 <oled_show_progress+0xe6>

        uint8_t len = hdr & 0x7f;
 8000f26:	f003 097f 	and.w	r9, r3, #127	; 0x7f
        if(hdr & 0x80) {
 8000f2a:	061b      	lsls	r3, r3, #24
 8000f2c:	d524      	bpl.n	8000f78 <oled_show_progress+0xac>
        uint8_t hdr = *(p++);
 8000f2e:	3601      	adds	r6, #1
            // random bytes follow
            memcpy(buf, p, len);
 8000f30:	4631      	mov	r1, r6
 8000f32:	464a      	mov	r2, r9
 8000f34:	4668      	mov	r0, sp
 8000f36:	f00c fb55 	bl	800d5e4 <memcpy>
            p += len;
 8000f3a:	444e      	add	r6, r9
            // repeat same byte
            memset(buf, *p, len);
            p++;
        }

        if(!last_line && (offset+len) >= p_start) {
 8000f3c:	f1b8 0f00 	cmp.w	r8, #0
 8000f40:	d117      	bne.n	8000f72 <oled_show_progress+0xa6>
 8000f42:	eb04 0309 	add.w	r3, r4, r9
 8000f46:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000f4a:	db29      	blt.n	8000fa0 <oled_show_progress+0xd4>
            last_line = true;

            // adjust so we're aligned w/ last line
            int h = p_start - offset;
            if(h) {
 8000f4c:	f5d4 7460 	rsbs	r4, r4, #896	; 0x380
 8000f50:	d00d      	beq.n	8000f6e <oled_show_progress+0xa2>
                write_bytes(h, buf);
 8000f52:	4669      	mov	r1, sp
 8000f54:	4620      	mov	r0, r4
                memmove(buf, buf+h, len-h);
 8000f56:	eba9 0904 	sub.w	r9, r9, r4
                write_bytes(h, buf);
 8000f5a:	f7ff fe69 	bl	8000c30 <write_bytes>
                memmove(buf, buf+h, len-h);
 8000f5e:	464a      	mov	r2, r9
 8000f60:	eb0d 0104 	add.w	r1, sp, r4
 8000f64:	4668      	mov	r0, sp
 8000f66:	f00c fb4b 	bl	800d600 <memmove>
                len -= h;
 8000f6a:	fa5f f989 	uxtb.w	r9, r9
                offset += h;
 8000f6e:	f44f 7460 	mov.w	r4, #896	; 0x380
            }
        }

        if(last_line) {
 8000f72:	466b      	mov	r3, sp
    while(1) {
 8000f74:	462f      	mov	r7, r5
 8000f76:	e00c      	b.n	8000f92 <oled_show_progress+0xc6>
            memset(buf, *p, len);
 8000f78:	7871      	ldrb	r1, [r6, #1]
 8000f7a:	464a      	mov	r2, r9
 8000f7c:	4668      	mov	r0, sp
 8000f7e:	f00c fb59 	bl	800d634 <memset>
            p++;
 8000f82:	3602      	adds	r6, #2
 8000f84:	e7da      	b.n	8000f3c <oled_show_progress+0x70>
            for(int j=0; (p_count > 0) && (j<len); j++, p_count--) {
                buf[j] |= 0x80;
 8000f86:	7819      	ldrb	r1, [r3, #0]
 8000f88:	f061 017f 	orn	r1, r1, #127	; 0x7f
 8000f8c:	f803 1b01 	strb.w	r1, [r3], #1
            for(int j=0; (p_count > 0) && (j<len); j++, p_count--) {
 8000f90:	3f01      	subs	r7, #1
 8000f92:	b117      	cbz	r7, 8000f9a <oled_show_progress+0xce>
 8000f94:	1bea      	subs	r2, r5, r7
 8000f96:	454a      	cmp	r2, r9
 8000f98:	dbf5      	blt.n	8000f86 <oled_show_progress+0xba>
 8000f9a:	f04f 0801 	mov.w	r8, #1
 8000f9e:	e000      	b.n	8000fa2 <oled_show_progress+0xd6>
 8000fa0:	462f      	mov	r7, r5
            }
        }

        write_bytes(len, buf);
 8000fa2:	4669      	mov	r1, sp
 8000fa4:	4648      	mov	r0, r9
        offset += len;
 8000fa6:	444c      	add	r4, r9
        write_bytes(len, buf);
 8000fa8:	f7ff fe42 	bl	8000c30 <write_bytes>
        offset += len;
 8000fac:	b2a4      	uxth	r4, r4
    while(1) {
 8000fae:	463d      	mov	r5, r7
 8000fb0:	e7b6      	b.n	8000f20 <oled_show_progress+0x54>
    }

    HAL_GPIO_WritePin(GPIOA, CS_PIN, 1);
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	2110      	movs	r1, #16
 8000fb6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fba:	f000 f9a5 	bl	8001308 <HAL_GPIO_WritePin>
    rng_delay();
 8000fbe:	f001 fbdf 	bl	8002780 <rng_delay>
}
 8000fc2:	b021      	add	sp, #132	; 0x84
 8000fc4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000fc8:	0800d779 	.word	0x0800d779

08000fcc <oled_factory_busy>:

// oled_factory_busy()
//
    void
oled_factory_busy(void)
{
 8000fcc:	b510      	push	{r4, lr}
 8000fce:	b0a0      	sub	sp, #128	; 0x80
 8000fd0:	466a      	mov	r2, sp
 8000fd2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000fd6:	4614      	mov	r4, r2
    };
    uint8_t data[128];

    for(int x=0; x<128; x++) {
        // each byte here is a vertical column, 8 pixels tall, MSB at bottom
        data[x] = (1<<(7 - (x%8)));
 8000fd8:	2001      	movs	r0, #1
 8000fda:	f003 0107 	and.w	r1, r3, #7
    for(int x=0; x<128; x++) {
 8000fde:	3b01      	subs	r3, #1
        data[x] = (1<<(7 - (x%8)));
 8000fe0:	fa00 f101 	lsl.w	r1, r0, r1
    for(int x=0; x<128; x++) {
 8000fe4:	f113 0f81 	cmn.w	r3, #129	; 0x81
        data[x] = (1<<(7 - (x%8)));
 8000fe8:	f802 1b01 	strb.w	r1, [r2], #1
    for(int x=0; x<128; x++) {
 8000fec:	d1f5      	bne.n	8000fda <oled_factory_busy+0xe>
    }

    oled_write_cmd_sequence(sizeof(setup), setup);
 8000fee:	4907      	ldr	r1, [pc, #28]	; (800100c <oled_factory_busy+0x40>)
 8000ff0:	2006      	movs	r0, #6
 8000ff2:	f7ff fe49 	bl	8000c88 <oled_write_cmd_sequence>
    oled_write_data(sizeof(data), data);
 8000ff6:	4621      	mov	r1, r4
 8000ff8:	2080      	movs	r0, #128	; 0x80
 8000ffa:	f7ff fe51 	bl	8000ca0 <oled_write_data>
    oled_write_cmd_sequence(sizeof(animate), animate);
 8000ffe:	4904      	ldr	r1, [pc, #16]	; (8001010 <oled_factory_busy+0x44>)
 8001000:	2009      	movs	r0, #9
 8001002:	f7ff fe41 	bl	8000c88 <oled_write_cmd_sequence>
}
 8001006:	b020      	add	sp, #128	; 0x80
 8001008:	bd10      	pop	{r4, pc}
 800100a:	bf00      	nop
 800100c:	0800d798 	.word	0x0800d798
 8001010:	0800d770 	.word	0x0800d770

08001014 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001018:	f8df 81b4 	ldr.w	r8, [pc, #436]	; 80011d0 <HAL_GPIO_Init+0x1bc>
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800101c:	4c6a      	ldr	r4, [pc, #424]	; (80011c8 <HAL_GPIO_Init+0x1b4>)
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 800101e:	f8df 91b4 	ldr.w	r9, [pc, #436]	; 80011d4 <HAL_GPIO_Init+0x1c0>
{
 8001022:	b085      	sub	sp, #20
  uint32_t position = 0x00;
 8001024:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001026:	680a      	ldr	r2, [r1, #0]
 8001028:	fa32 f503 	lsrs.w	r5, r2, r3
 800102c:	d102      	bne.n	8001034 <HAL_GPIO_Init+0x20>
      }
    }

    position++;
  }
}
 800102e:	b005      	add	sp, #20
 8001030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001034:	2701      	movs	r7, #1
 8001036:	409f      	lsls	r7, r3
    if(iocurrent)
 8001038:	403a      	ands	r2, r7
 800103a:	f000 80b4 	beq.w	80011a6 <HAL_GPIO_Init+0x192>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800103e:	684d      	ldr	r5, [r1, #4]
 8001040:	f025 0a10 	bic.w	sl, r5, #16
 8001044:	f1ba 0f02 	cmp.w	sl, #2
 8001048:	d116      	bne.n	8001078 <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3];
 800104a:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 800104e:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001052:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3];
 8001056:	f8de 6020 	ldr.w	r6, [lr, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800105a:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800105e:	f04f 0c0f 	mov.w	ip, #15
 8001062:	fa0c fc0b 	lsl.w	ip, ip, fp
 8001066:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800106a:	690e      	ldr	r6, [r1, #16]
 800106c:	fa06 f60b 	lsl.w	r6, r6, fp
 8001070:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->AFR[position >> 3] = temp;
 8001074:	f8ce 6020 	str.w	r6, [lr, #32]
      temp = GPIOx->MODER;
 8001078:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 800107c:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8001080:	f04f 0c03 	mov.w	ip, #3
 8001084:	fa0c fc0e 	lsl.w	ip, ip, lr
 8001088:	ea6f 060c 	mvn.w	r6, ip
 800108c:	ea2b 0b0c 	bic.w	fp, fp, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001090:	f005 0c03 	and.w	ip, r5, #3
 8001094:	fa0c fc0e 	lsl.w	ip, ip, lr
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001098:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800109c:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010a0:	f1ba 0f01 	cmp.w	sl, #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 80010a4:	9601      	str	r6, [sp, #4]
      GPIOx->MODER = temp;
 80010a6:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010aa:	d815      	bhi.n	80010d8 <HAL_GPIO_Init+0xc4>
        temp = GPIOx->OSPEEDR;
 80010ac:	f8d0 c008 	ldr.w	ip, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 80010b0:	ea06 0c0c 	and.w	ip, r6, ip
        temp |= (GPIO_Init->Speed << (position * 2));
 80010b4:	68ce      	ldr	r6, [r1, #12]
 80010b6:	fa06 fa0e 	lsl.w	sl, r6, lr
 80010ba:	ea4a 0c0c 	orr.w	ip, sl, ip
        GPIOx->OSPEEDR = temp;
 80010be:	f8c0 c008 	str.w	ip, [r0, #8]
        temp = GPIOx->OTYPER;
 80010c2:	f8d0 c004 	ldr.w	ip, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80010c6:	ea2c 0707 	bic.w	r7, ip, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80010ca:	f3c5 1c00 	ubfx	ip, r5, #4, #1
 80010ce:	fa0c fc03 	lsl.w	ip, ip, r3
 80010d2:	ea4c 0707 	orr.w	r7, ip, r7
        GPIOx->OTYPER = temp;
 80010d6:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80010d8:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 80010da:	9e01      	ldr	r6, [sp, #4]
 80010dc:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80010de:	688e      	ldr	r6, [r1, #8]
 80010e0:	fa06 f60e 	lsl.w	r6, r6, lr
 80010e4:	433e      	orrs	r6, r7
      GPIOx->PUPDR = temp;
 80010e6:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80010e8:	00ee      	lsls	r6, r5, #3
 80010ea:	d55c      	bpl.n	80011a6 <HAL_GPIO_Init+0x192>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ec:	f8d8 6060 	ldr.w	r6, [r8, #96]	; 0x60
 80010f0:	f046 0601 	orr.w	r6, r6, #1
 80010f4:	f8c8 6060 	str.w	r6, [r8, #96]	; 0x60
 80010f8:	f8d8 6060 	ldr.w	r6, [r8, #96]	; 0x60
 80010fc:	f023 0703 	bic.w	r7, r3, #3
 8001100:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001104:	f006 0601 	and.w	r6, r6, #1
 8001108:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 800110c:	9603      	str	r6, [sp, #12]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800110e:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001112:	9e03      	ldr	r6, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 8001114:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001118:	f04f 0e0f 	mov.w	lr, #15
 800111c:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001120:	fa0e f60c 	lsl.w	r6, lr, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 8001124:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001128:	ea2a 0e06 	bic.w	lr, sl, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 800112c:	d03d      	beq.n	80011aa <HAL_GPIO_Init+0x196>
 800112e:	4e27      	ldr	r6, [pc, #156]	; (80011cc <HAL_GPIO_Init+0x1b8>)
 8001130:	42b0      	cmp	r0, r6
 8001132:	d03c      	beq.n	80011ae <HAL_GPIO_Init+0x19a>
 8001134:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001138:	42b0      	cmp	r0, r6
 800113a:	d03a      	beq.n	80011b2 <HAL_GPIO_Init+0x19e>
 800113c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001140:	42b0      	cmp	r0, r6
 8001142:	d038      	beq.n	80011b6 <HAL_GPIO_Init+0x1a2>
 8001144:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001148:	42b0      	cmp	r0, r6
 800114a:	d036      	beq.n	80011ba <HAL_GPIO_Init+0x1a6>
 800114c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001150:	42b0      	cmp	r0, r6
 8001152:	d034      	beq.n	80011be <HAL_GPIO_Init+0x1aa>
 8001154:	4548      	cmp	r0, r9
 8001156:	d034      	beq.n	80011c2 <HAL_GPIO_Init+0x1ae>
 8001158:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800115c:	42b0      	cmp	r0, r6
 800115e:	bf0c      	ite	eq
 8001160:	2607      	moveq	r6, #7
 8001162:	2608      	movne	r6, #8
 8001164:	fa06 f60c 	lsl.w	r6, r6, ip
 8001168:	ea46 060e 	orr.w	r6, r6, lr
        SYSCFG->EXTICR[position >> 2] = temp;
 800116c:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR1;
 800116e:	6826      	ldr	r6, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8001170:	43d7      	mvns	r7, r2
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001172:	f415 3f80 	tst.w	r5, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8001176:	bf0c      	ite	eq
 8001178:	403e      	andeq	r6, r7
          temp |= iocurrent;
 800117a:	4316      	orrne	r6, r2
        EXTI->IMR1 = temp;
 800117c:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR1;
 800117e:	6866      	ldr	r6, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001180:	f415 3f00 	tst.w	r5, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8001184:	bf0c      	ite	eq
 8001186:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8001188:	4316      	orrne	r6, r2
        EXTI->EMR1 = temp;
 800118a:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR1;
 800118c:	68a6      	ldr	r6, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800118e:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8001192:	bf0c      	ite	eq
 8001194:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8001196:	4316      	orrne	r6, r2
        EXTI->RTSR1 = temp;
 8001198:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR1;
 800119a:	68e6      	ldr	r6, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800119c:	02ad      	lsls	r5, r5, #10
        temp &= ~((uint32_t)iocurrent);
 800119e:	bf54      	ite	pl
 80011a0:	403e      	andpl	r6, r7
          temp |= iocurrent;
 80011a2:	4316      	orrmi	r6, r2
        EXTI->FTSR1 = temp;
 80011a4:	60e6      	str	r6, [r4, #12]
    position++;
 80011a6:	3301      	adds	r3, #1
 80011a8:	e73d      	b.n	8001026 <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 80011aa:	2600      	movs	r6, #0
 80011ac:	e7da      	b.n	8001164 <HAL_GPIO_Init+0x150>
 80011ae:	2601      	movs	r6, #1
 80011b0:	e7d8      	b.n	8001164 <HAL_GPIO_Init+0x150>
 80011b2:	2602      	movs	r6, #2
 80011b4:	e7d6      	b.n	8001164 <HAL_GPIO_Init+0x150>
 80011b6:	2603      	movs	r6, #3
 80011b8:	e7d4      	b.n	8001164 <HAL_GPIO_Init+0x150>
 80011ba:	2604      	movs	r6, #4
 80011bc:	e7d2      	b.n	8001164 <HAL_GPIO_Init+0x150>
 80011be:	2605      	movs	r6, #5
 80011c0:	e7d0      	b.n	8001164 <HAL_GPIO_Init+0x150>
 80011c2:	2606      	movs	r6, #6
 80011c4:	e7ce      	b.n	8001164 <HAL_GPIO_Init+0x150>
 80011c6:	bf00      	nop
 80011c8:	40010400 	.word	0x40010400
 80011cc:	48000400 	.word	0x48000400
 80011d0:	40021000 	.word	0x40021000
 80011d4:	48001800 	.word	0x48001800

080011d8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80011d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      {
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
        SYSCFG->EXTICR[position >> 2] &= ~tmp;

        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~((uint32_t)iocurrent);
 80011dc:	4c43      	ldr	r4, [pc, #268]	; (80012ec <HAL_GPIO_DeInit+0x114>)
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 80011de:	f8df a114 	ldr.w	sl, [pc, #276]	; 80012f4 <HAL_GPIO_DeInit+0x11c>
 80011e2:	f8df b114 	ldr.w	fp, [pc, #276]	; 80012f8 <HAL_GPIO_DeInit+0x120>
  uint32_t position = 0x00;
 80011e6:	2200      	movs	r2, #0
    iocurrent = (GPIO_Pin) & (1U << position);
 80011e8:	f04f 0901 	mov.w	r9, #1
  while ((GPIO_Pin >> position) != RESET)
 80011ec:	fa31 f302 	lsrs.w	r3, r1, r2
 80011f0:	d101      	bne.n	80011f6 <HAL_GPIO_DeInit+0x1e>
      }
    }

    position++;
  }
}
 80011f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Pin) & (1U << position);
 80011f6:	fa09 f802 	lsl.w	r8, r9, r2
    if (iocurrent)
 80011fa:	ea18 0c01 	ands.w	ip, r8, r1
 80011fe:	d064      	beq.n	80012ca <HAL_GPIO_DeInit+0xf2>
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2));
 8001200:	6805      	ldr	r5, [r0, #0]
 8001202:	2303      	movs	r3, #3
 8001204:	0056      	lsls	r6, r2, #1
 8001206:	fa03 f606 	lsl.w	r6, r3, r6
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800120a:	fa22 fe03 	lsr.w	lr, r2, r3
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2));
 800120e:	4335      	orrs	r5, r6
 8001210:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8001214:	6005      	str	r5, [r0, #0]
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001216:	f8de 5020 	ldr.w	r5, [lr, #32]
 800121a:	f002 0707 	and.w	r7, r2, #7
 800121e:	462b      	mov	r3, r5
 8001220:	00bf      	lsls	r7, r7, #2
 8001222:	250f      	movs	r5, #15
 8001224:	fa05 f707 	lsl.w	r7, r5, r7
 8001228:	ea23 0707 	bic.w	r7, r3, r7
 800122c:	f8ce 7020 	str.w	r7, [lr, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 8001230:	6887      	ldr	r7, [r0, #8]
 8001232:	ea27 0706 	bic.w	r7, r7, r6
 8001236:	6087      	str	r7, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8001238:	6847      	ldr	r7, [r0, #4]
 800123a:	ea27 0708 	bic.w	r7, r7, r8
 800123e:	6047      	str	r7, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 8001240:	68c7      	ldr	r7, [r0, #12]
 8001242:	ea27 0606 	bic.w	r6, r7, r6
 8001246:	60c6      	str	r6, [r0, #12]
      tmp = SYSCFG->EXTICR[position >> 2];
 8001248:	f022 0603 	bic.w	r6, r2, #3
 800124c:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8001250:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001254:	f002 0703 	and.w	r7, r2, #3
      tmp = SYSCFG->EXTICR[position >> 2];
 8001258:	f8d6 e008 	ldr.w	lr, [r6, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 800125c:	00bf      	lsls	r7, r7, #2
 800125e:	40bd      	lsls	r5, r7
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 8001260:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001264:	ea05 0e0e 	and.w	lr, r5, lr
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 8001268:	d031      	beq.n	80012ce <HAL_GPIO_DeInit+0xf6>
 800126a:	4b21      	ldr	r3, [pc, #132]	; (80012f0 <HAL_GPIO_DeInit+0x118>)
 800126c:	4298      	cmp	r0, r3
 800126e:	d030      	beq.n	80012d2 <HAL_GPIO_DeInit+0xfa>
 8001270:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001274:	4298      	cmp	r0, r3
 8001276:	d02e      	beq.n	80012d6 <HAL_GPIO_DeInit+0xfe>
 8001278:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800127c:	4298      	cmp	r0, r3
 800127e:	d02c      	beq.n	80012da <HAL_GPIO_DeInit+0x102>
 8001280:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001284:	4298      	cmp	r0, r3
 8001286:	d02a      	beq.n	80012de <HAL_GPIO_DeInit+0x106>
 8001288:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800128c:	4298      	cmp	r0, r3
 800128e:	d028      	beq.n	80012e2 <HAL_GPIO_DeInit+0x10a>
 8001290:	4550      	cmp	r0, sl
 8001292:	d028      	beq.n	80012e6 <HAL_GPIO_DeInit+0x10e>
 8001294:	4558      	cmp	r0, fp
 8001296:	bf0c      	ite	eq
 8001298:	2307      	moveq	r3, #7
 800129a:	2308      	movne	r3, #8
 800129c:	40bb      	lsls	r3, r7
 800129e:	4573      	cmp	r3, lr
 80012a0:	d113      	bne.n	80012ca <HAL_GPIO_DeInit+0xf2>
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 80012a2:	68b3      	ldr	r3, [r6, #8]
 80012a4:	ea23 0505 	bic.w	r5, r3, r5
 80012a8:	60b5      	str	r5, [r6, #8]
        EXTI->IMR1 &= ~((uint32_t)iocurrent);
 80012aa:	6823      	ldr	r3, [r4, #0]
 80012ac:	ea23 030c 	bic.w	r3, r3, ip
 80012b0:	6023      	str	r3, [r4, #0]
        EXTI->EMR1 &= ~((uint32_t)iocurrent);
 80012b2:	6863      	ldr	r3, [r4, #4]
 80012b4:	ea23 030c 	bic.w	r3, r3, ip
 80012b8:	6063      	str	r3, [r4, #4]
        EXTI->RTSR1 &= ~((uint32_t)iocurrent);
 80012ba:	68a3      	ldr	r3, [r4, #8]
 80012bc:	ea23 030c 	bic.w	r3, r3, ip
 80012c0:	60a3      	str	r3, [r4, #8]
        EXTI->FTSR1 &= ~((uint32_t)iocurrent);
 80012c2:	68e3      	ldr	r3, [r4, #12]
 80012c4:	ea23 030c 	bic.w	r3, r3, ip
 80012c8:	60e3      	str	r3, [r4, #12]
    position++;
 80012ca:	3201      	adds	r2, #1
 80012cc:	e78e      	b.n	80011ec <HAL_GPIO_DeInit+0x14>
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 80012ce:	2300      	movs	r3, #0
 80012d0:	e7e4      	b.n	800129c <HAL_GPIO_DeInit+0xc4>
 80012d2:	2301      	movs	r3, #1
 80012d4:	e7e2      	b.n	800129c <HAL_GPIO_DeInit+0xc4>
 80012d6:	2302      	movs	r3, #2
 80012d8:	e7e0      	b.n	800129c <HAL_GPIO_DeInit+0xc4>
 80012da:	2303      	movs	r3, #3
 80012dc:	e7de      	b.n	800129c <HAL_GPIO_DeInit+0xc4>
 80012de:	2304      	movs	r3, #4
 80012e0:	e7dc      	b.n	800129c <HAL_GPIO_DeInit+0xc4>
 80012e2:	2305      	movs	r3, #5
 80012e4:	e7da      	b.n	800129c <HAL_GPIO_DeInit+0xc4>
 80012e6:	2306      	movs	r3, #6
 80012e8:	e7d8      	b.n	800129c <HAL_GPIO_DeInit+0xc4>
 80012ea:	bf00      	nop
 80012ec:	40010400 	.word	0x40010400
 80012f0:	48000400 	.word	0x48000400
 80012f4:	48001800 	.word	0x48001800
 80012f8:	48001c00 	.word	0x48001c00

080012fc <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80012fc:	6903      	ldr	r3, [r0, #16]
 80012fe:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001300:	bf14      	ite	ne
 8001302:	2001      	movne	r0, #1
 8001304:	2000      	moveq	r0, #0
 8001306:	4770      	bx	lr

08001308 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001308:	b10a      	cbz	r2, 800130e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800130a:	6181      	str	r1, [r0, #24]
 800130c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800130e:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8001310:	4770      	bx	lr

08001312 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001312:	6943      	ldr	r3, [r0, #20]
 8001314:	4059      	eors	r1, r3
 8001316:	6141      	str	r1, [r0, #20]
}
 8001318:	4770      	bx	lr

0800131a <HAL_GPIO_LockPin>:
  * @param  GPIO_Pin: specifies the port bits to be locked.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800131a:	b082      	sub	sp, #8
  __IO uint32_t tmp = GPIO_LCKR_LCKK;
 800131c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001320:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_LOCK_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Apply lock key write sequence */
  tmp |= GPIO_Pin;
 8001322:	9b01      	ldr	r3, [sp, #4]
 8001324:	430b      	orrs	r3, r1
 8001326:	9301      	str	r3, [sp, #4]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 8001328:	9b01      	ldr	r3, [sp, #4]
 800132a:	61c3      	str	r3, [r0, #28]
  /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
  GPIOx->LCKR = GPIO_Pin;
 800132c:	61c1      	str	r1, [r0, #28]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 800132e:	9b01      	ldr	r3, [sp, #4]
 8001330:	61c3      	str	r3, [r0, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8001332:	69c3      	ldr	r3, [r0, #28]
 8001334:	9301      	str	r3, [sp, #4]

  if((GPIOx->LCKR & GPIO_LCKR_LCKK) != RESET)
 8001336:	69c0      	ldr	r0, [r0, #28]
 8001338:	f480 3080 	eor.w	r0, r0, #65536	; 0x10000
  }
  else
  {
    return HAL_ERROR;
  }
}
 800133c:	f3c0 4000 	ubfx	r0, r0, #16, #1
 8001340:	b002      	add	sp, #8
 8001342:	4770      	bx	lr

08001344 <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001344:	4770      	bx	lr
	...

08001348 <HAL_GPIO_EXTI_IRQHandler>:
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001348:	4a04      	ldr	r2, [pc, #16]	; (800135c <HAL_GPIO_EXTI_IRQHandler+0x14>)
 800134a:	6951      	ldr	r1, [r2, #20]
 800134c:	4201      	tst	r1, r0
{
 800134e:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001350:	d002      	beq.n	8001358 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001352:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001354:	f7ff fff6 	bl	8001344 <HAL_GPIO_EXTI_Callback>
}
 8001358:	bd08      	pop	{r3, pc}
 800135a:	bf00      	nop
 800135c:	40010400 	.word	0x40010400

08001360 <SPI_EndRxTxTransaction.isra.0>:
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  __IO uint8_t tmpreg;

  while ((hspi->Instance->SR & Fifo) != State)
 8001360:	6803      	ldr	r3, [r0, #0]
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
 8001362:	b082      	sub	sp, #8
  while ((hspi->Instance->SR & Fifo) != State)
 8001364:	689a      	ldr	r2, [r3, #8]
 8001366:	f412 5fc0 	tst.w	r2, #6144	; 0x1800
 800136a:	d1fb      	bne.n	8001364 <SPI_EndRxTxTransaction.isra.0+0x4>
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800136c:	689a      	ldr	r2, [r3, #8]
 800136e:	0612      	lsls	r2, r2, #24
 8001370:	d4fc      	bmi.n	800136c <SPI_EndRxTxTransaction.isra.0+0xc>
  while ((hspi->Instance->SR & Fifo) != State)
 8001372:	6898      	ldr	r0, [r3, #8]
 8001374:	f410 60c0 	ands.w	r0, r0, #1536	; 0x600
 8001378:	d101      	bne.n	800137e <SPI_EndRxTxTransaction.isra.0+0x1e>
}
 800137a:	b002      	add	sp, #8
 800137c:	4770      	bx	lr
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 800137e:	7b1a      	ldrb	r2, [r3, #12]
 8001380:	b2d2      	uxtb	r2, r2
 8001382:	f88d 2007 	strb.w	r2, [sp, #7]
      UNUSED(tmpreg);
 8001386:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800138a:	e7f2      	b.n	8001372 <SPI_EndRxTxTransaction.isra.0+0x12>

0800138c <HAL_SPI_Init>:
{
 800138c:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hspi == NULL)
 800138e:	2800      	cmp	r0, #0
 8001390:	d054      	beq.n	800143c <HAL_SPI_Init+0xb0>
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001392:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001396:	f8d0 c024 	ldr.w	ip, [r0, #36]	; 0x24
  if (hspi->State == HAL_SPI_STATE_RESET)
 800139a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800139e:	b90b      	cbnz	r3, 80013a4 <HAL_SPI_Init+0x18>
    hspi->Lock = HAL_UNLOCKED;
 80013a0:	f880 205c 	strb.w	r2, [r0, #92]	; 0x5c
  __HAL_SPI_DISABLE(hspi);
 80013a4:	6801      	ldr	r1, [r0, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80013a6:	68c2      	ldr	r2, [r0, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 80013a8:	2302      	movs	r3, #2
 80013aa:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 80013ae:	680b      	ldr	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80013b0:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 80013b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80013b8:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80013ba:	f04f 0300 	mov.w	r3, #0
 80013be:	d83f      	bhi.n	8001440 <HAL_SPI_Init+0xb4>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80013c0:	f44f 5580 	mov.w	r5, #4096	; 0x1000
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80013c4:	d000      	beq.n	80013c8 <HAL_SPI_Init+0x3c>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013c6:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80013c8:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80013ca:	b92b      	cbnz	r3, 80013d8 <HAL_SPI_Init+0x4c>
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80013cc:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80013d0:	bf8c      	ite	hi
 80013d2:	2302      	movhi	r3, #2
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80013d4:	2301      	movls	r3, #1
 80013d6:	6303      	str	r3, [r0, #48]	; 0x30
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80013d8:	e9d0 3701 	ldrd	r3, r7, [r0, #4]
 80013dc:	433b      	orrs	r3, r7
 80013de:	6907      	ldr	r7, [r0, #16]
 80013e0:	6984      	ldr	r4, [r0, #24]
 80013e2:	6a86      	ldr	r6, [r0, #40]	; 0x28
 80013e4:	433b      	orrs	r3, r7
 80013e6:	6947      	ldr	r7, [r0, #20]
 80013e8:	433b      	orrs	r3, r7
 80013ea:	69c7      	ldr	r7, [r0, #28]
 80013ec:	433b      	orrs	r3, r7
 80013ee:	6a07      	ldr	r7, [r0, #32]
 80013f0:	433b      	orrs	r3, r7
 80013f2:	4333      	orrs	r3, r6
 80013f4:	f404 7700 	and.w	r7, r4, #512	; 0x200
 80013f8:	433b      	orrs	r3, r7
 80013fa:	600b      	str	r3, [r1, #0]
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 80013fc:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80013fe:	2b02      	cmp	r3, #2
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
 8001400:	bf02      	ittt	eq
 8001402:	680b      	ldreq	r3, [r1, #0]
 8001404:	f443 6300 	orreq.w	r3, r3, #2048	; 0x800
 8001408:	600b      	streq	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800140a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800140c:	ea4c 0202 	orr.w	r2, ip, r2
 8001410:	0c24      	lsrs	r4, r4, #16
 8001412:	431a      	orrs	r2, r3
 8001414:	f004 0404 	and.w	r4, r4, #4
 8001418:	4322      	orrs	r2, r4
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800141a:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
    WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 800141e:	bf08      	it	eq
 8001420:	6ac3      	ldreq	r3, [r0, #44]	; 0x2c
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8001422:	ea45 0502 	orr.w	r5, r5, r2
 8001426:	604d      	str	r5, [r1, #4]
  hspi->State     = HAL_SPI_STATE_READY;
 8001428:	f04f 0201 	mov.w	r2, #1
    WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 800142c:	bf08      	it	eq
 800142e:	610b      	streq	r3, [r1, #16]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001430:	2300      	movs	r3, #0
 8001432:	6603      	str	r3, [r0, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001434:	f880 205d 	strb.w	r2, [r0, #93]	; 0x5d
  return HAL_OK;
 8001438:	4618      	mov	r0, r3
}
 800143a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800143c:	2001      	movs	r0, #1
 800143e:	e7fc      	b.n	800143a <HAL_SPI_Init+0xae>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001440:	461d      	mov	r5, r3
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001442:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
 8001446:	e7bd      	b.n	80013c4 <HAL_SPI_Init+0x38>

08001448 <HAL_SPI_Transmit>:
{
 8001448:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800144c:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 800144e:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 8001452:	2b01      	cmp	r3, #1
{
 8001454:	4604      	mov	r4, r0
 8001456:	460d      	mov	r5, r1
 8001458:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 800145a:	f000 809c 	beq.w	8001596 <HAL_SPI_Transmit+0x14e>
 800145e:	2301      	movs	r3, #1
 8001460:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8001464:	f005 fe3e 	bl	80070e4 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8001468:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 800146c:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 800146e:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8001470:	b2d8      	uxtb	r0, r3
 8001472:	f040 808e 	bne.w	8001592 <HAL_SPI_Transmit+0x14a>
  if ((pData == NULL) || (Size == 0U))
 8001476:	2d00      	cmp	r5, #0
 8001478:	d07a      	beq.n	8001570 <HAL_SPI_Transmit+0x128>
 800147a:	f1b8 0f00 	cmp.w	r8, #0
 800147e:	d077      	beq.n	8001570 <HAL_SPI_Transmit+0x128>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001480:	2303      	movs	r3, #3
 8001482:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001486:	68a3      	ldr	r3, [r4, #8]
    SPI_1LINE_TX(hspi);
 8001488:	6822      	ldr	r2, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800148a:	63a5      	str	r5, [r4, #56]	; 0x38
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800148c:	2100      	movs	r1, #0
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800148e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001492:	6621      	str	r1, [r4, #96]	; 0x60
  hspi->TxXferCount = Size;
 8001494:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->RxXferCount = 0U;
 8001498:	f8a4 1046 	strh.w	r1, [r4, #70]	; 0x46
    SPI_1LINE_TX(hspi);
 800149c:	bf08      	it	eq
 800149e:	6813      	ldreq	r3, [r2, #0]
  hspi->TxXferSize  = Size;
 80014a0:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
    SPI_1LINE_TX(hspi);
 80014a4:	bf08      	it	eq
 80014a6:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
  hspi->RxISR       = NULL;
 80014aa:	e9c4 1113 	strd	r1, r1, [r4, #76]	; 0x4c
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80014ae:	6421      	str	r1, [r4, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80014b0:	f8a4 1044 	strh.w	r1, [r4, #68]	; 0x44
    SPI_1LINE_TX(hspi);
 80014b4:	bf08      	it	eq
 80014b6:	6013      	streq	r3, [r2, #0]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80014b8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80014ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80014be:	d107      	bne.n	80014d0 <HAL_SPI_Transmit+0x88>
    SPI_RESET_CRC(hspi);
 80014c0:	6813      	ldr	r3, [r2, #0]
 80014c2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80014c6:	6013      	str	r3, [r2, #0]
 80014c8:	6813      	ldr	r3, [r2, #0]
 80014ca:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80014ce:	6013      	str	r3, [r2, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80014d0:	6813      	ldr	r3, [r2, #0]
 80014d2:	0659      	lsls	r1, r3, #25
    __HAL_SPI_ENABLE(hspi);
 80014d4:	bf5e      	ittt	pl
 80014d6:	6813      	ldrpl	r3, [r2, #0]
 80014d8:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 80014dc:	6013      	strpl	r3, [r2, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80014de:	6863      	ldr	r3, [r4, #4]
 80014e0:	b11b      	cbz	r3, 80014ea <HAL_SPI_Transmit+0xa2>
 80014e2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80014e4:	b29b      	uxth	r3, r3
 80014e6:	2b01      	cmp	r3, #1
 80014e8:	d110      	bne.n	800150c <HAL_SPI_Transmit+0xc4>
      if (hspi->TxXferCount > 1U)
 80014ea:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80014ec:	b29b      	uxth	r3, r3
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	d905      	bls.n	80014fe <HAL_SPI_Transmit+0xb6>
        hspi->Instance->DR = *((uint16_t *)pData);
 80014f2:	f835 3b02 	ldrh.w	r3, [r5], #2
 80014f6:	60d3      	str	r3, [r2, #12]
          hspi->TxXferCount -= 2U;
 80014f8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80014fa:	3b02      	subs	r3, #2
 80014fc:	e004      	b.n	8001508 <HAL_SPI_Transmit+0xc0>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 80014fe:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001502:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 8001504:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001506:	3b01      	subs	r3, #1
 8001508:	b29b      	uxth	r3, r3
 800150a:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800150c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800150e:	b29b      	uxth	r3, r3
 8001510:	b9e3      	cbnz	r3, 800154c <HAL_SPI_Transmit+0x104>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001512:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001514:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8001518:	bf01      	itttt	eq
 800151a:	6822      	ldreq	r2, [r4, #0]
 800151c:	6813      	ldreq	r3, [r2, #0]
 800151e:	f443 5380 	orreq.w	r3, r3, #4096	; 0x1000
 8001522:	6013      	streq	r3, [r2, #0]
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001524:	4620      	mov	r0, r4
 8001526:	f7ff ff1b 	bl	8001360 <SPI_EndRxTxTransaction.isra.0>
 800152a:	b108      	cbz	r0, 8001530 <HAL_SPI_Transmit+0xe8>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800152c:	2320      	movs	r3, #32
 800152e:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001530:	68a3      	ldr	r3, [r4, #8]
 8001532:	b933      	cbnz	r3, 8001542 <HAL_SPI_Transmit+0xfa>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001534:	9301      	str	r3, [sp, #4]
 8001536:	6823      	ldr	r3, [r4, #0]
 8001538:	68da      	ldr	r2, [r3, #12]
 800153a:	9201      	str	r2, [sp, #4]
 800153c:	689b      	ldr	r3, [r3, #8]
 800153e:	9301      	str	r3, [sp, #4]
 8001540:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001542:	6e20      	ldr	r0, [r4, #96]	; 0x60
    errorcode = HAL_BUSY;
 8001544:	3800      	subs	r0, #0
 8001546:	bf18      	it	ne
 8001548:	2001      	movne	r0, #1
error:
 800154a:	e011      	b.n	8001570 <HAL_SPI_Transmit+0x128>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800154c:	6823      	ldr	r3, [r4, #0]
 800154e:	689a      	ldr	r2, [r3, #8]
 8001550:	0792      	lsls	r2, r2, #30
 8001552:	d50b      	bpl.n	800156c <HAL_SPI_Transmit+0x124>
        if (hspi->TxXferCount > 1U)
 8001554:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8001556:	b292      	uxth	r2, r2
 8001558:	2a01      	cmp	r2, #1
 800155a:	d903      	bls.n	8001564 <HAL_SPI_Transmit+0x11c>
          hspi->Instance->DR = *((uint16_t *)pData);
 800155c:	f835 2b02 	ldrh.w	r2, [r5], #2
 8001560:	60da      	str	r2, [r3, #12]
 8001562:	e7c9      	b.n	80014f8 <HAL_SPI_Transmit+0xb0>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 8001564:	f815 2b01 	ldrb.w	r2, [r5], #1
 8001568:	731a      	strb	r2, [r3, #12]
          hspi->TxXferCount--;
 800156a:	e7cb      	b.n	8001504 <HAL_SPI_Transmit+0xbc>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 800156c:	b94e      	cbnz	r6, 8001582 <HAL_SPI_Transmit+0x13a>
          errorcode = HAL_TIMEOUT;
 800156e:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001570:	2301      	movs	r3, #1
 8001572:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8001576:	2300      	movs	r3, #0
 8001578:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 800157c:	b002      	add	sp, #8
 800157e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8001582:	1c73      	adds	r3, r6, #1
 8001584:	d0c2      	beq.n	800150c <HAL_SPI_Transmit+0xc4>
 8001586:	f005 fdad 	bl	80070e4 <HAL_GetTick>
 800158a:	1bc0      	subs	r0, r0, r7
 800158c:	42b0      	cmp	r0, r6
 800158e:	d3bd      	bcc.n	800150c <HAL_SPI_Transmit+0xc4>
 8001590:	e7ed      	b.n	800156e <HAL_SPI_Transmit+0x126>
    errorcode = HAL_BUSY;
 8001592:	2002      	movs	r0, #2
 8001594:	e7ec      	b.n	8001570 <HAL_SPI_Transmit+0x128>
  __HAL_LOCK(hspi);
 8001596:	2002      	movs	r0, #2
 8001598:	e7f0      	b.n	800157c <HAL_SPI_Transmit+0x134>

0800159a <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800159a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800159e:	461e      	mov	r6, r3
  uint32_t tmp = 0U, tmp1 = 0U;
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
 80015a0:	2300      	movs	r3, #0
 80015a2:	f8ad 3006 	strh.w	r3, [sp, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80015a6:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
{
 80015aa:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 80015ae:	2b01      	cmp	r3, #1
{
 80015b0:	4604      	mov	r4, r0
 80015b2:	460d      	mov	r5, r1
 80015b4:	4617      	mov	r7, r2
  __HAL_LOCK(hspi);
 80015b6:	f000 8124 	beq.w	8001802 <HAL_SPI_TransmitReceive+0x268>
 80015ba:	2301      	movs	r3, #1
 80015bc:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80015c0:	f005 fd90 	bl	80070e4 <HAL_GetTick>

  tmp  = hspi->State;
 80015c4:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  tmp1 = hspi->Init.Mode;
 80015c8:	6861      	ldr	r1, [r4, #4]

  if (!((tmp == HAL_SPI_STATE_READY) || \
 80015ca:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 80015cc:	4681      	mov	r9, r0
  tmp  = hspi->State;
 80015ce:	b2da      	uxtb	r2, r3
  if (!((tmp == HAL_SPI_STATE_READY) || \
 80015d0:	d00a      	beq.n	80015e8 <HAL_SPI_TransmitReceive+0x4e>
 80015d2:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 80015d6:	f040 8112 	bne.w	80017fe <HAL_SPI_TransmitReceive+0x264>
        ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 80015da:	68a3      	ldr	r3, [r4, #8]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	f040 810e 	bne.w	80017fe <HAL_SPI_TransmitReceive+0x264>
 80015e2:	2a04      	cmp	r2, #4
 80015e4:	f040 810b 	bne.w	80017fe <HAL_SPI_TransmitReceive+0x264>
  {
    errorcode = HAL_BUSY;
    goto error;
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80015e8:	b955      	cbnz	r5, 8001600 <HAL_SPI_TransmitReceive+0x66>
  {
    errorcode = HAL_ERROR;
 80015ea:	2101      	movs	r1, #1
  {
    errorcode = HAL_ERROR;
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 80015ec:	2301      	movs	r3, #1
 80015ee:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80015f2:	2300      	movs	r3, #0
 80015f4:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  return errorcode;
}
 80015f8:	4608      	mov	r0, r1
 80015fa:	b003      	add	sp, #12
 80015fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001600:	2f00      	cmp	r7, #0
 8001602:	d0f2      	beq.n	80015ea <HAL_SPI_TransmitReceive+0x50>
 8001604:	2e00      	cmp	r6, #0
 8001606:	d0f0      	beq.n	80015ea <HAL_SPI_TransmitReceive+0x50>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001608:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800160c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800160e:	6427      	str	r7, [r4, #64]	; 0x40
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001610:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001612:	bf1c      	itt	ne
 8001614:	2305      	movne	r3, #5
 8001616:	f884 305d 	strbne.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800161a:	2300      	movs	r3, #0
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800161c:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001620:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->TxISR       = NULL;
 8001622:	e9c4 3313 	strd	r3, r3, [r4, #76]	; 0x4c
  hspi->RxXferCount = Size;
 8001626:	f8a4 6046 	strh.w	r6, [r4, #70]	; 0x46
    SPI_RESET_CRC(hspi);
 800162a:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferSize  = Size;
 800162c:	f8a4 6044 	strh.w	r6, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001630:	63a5      	str	r5, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8001632:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8001634:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001636:	d107      	bne.n	8001648 <HAL_SPI_TransmitReceive+0xae>
    SPI_RESET_CRC(hspi);
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800163e:	601a      	str	r2, [r3, #0]
 8001640:	681a      	ldr	r2, [r3, #0]
 8001642:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001646:	601a      	str	r2, [r3, #0]
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1U))
 8001648:	68e2      	ldr	r2, [r4, #12]
 800164a:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
 800164e:	d804      	bhi.n	800165a <HAL_SPI_TransmitReceive+0xc0>
 8001650:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 8001654:	b292      	uxth	r2, r2
 8001656:	2a01      	cmp	r2, #1
 8001658:	d94e      	bls.n	80016f8 <HAL_SPI_TransmitReceive+0x15e>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800165a:	685a      	ldr	r2, [r3, #4]
 800165c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001660:	605a      	str	r2, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8001666:	bf5e      	ittt	pl
 8001668:	681a      	ldrpl	r2, [r3, #0]
 800166a:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 800166e:	601a      	strpl	r2, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8001670:	b119      	cbz	r1, 800167a <HAL_SPI_TransmitReceive+0xe0>
 8001672:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8001674:	b292      	uxth	r2, r2
 8001676:	2a01      	cmp	r2, #1
 8001678:	d10a      	bne.n	8001690 <HAL_SPI_TransmitReceive+0xf6>
      if (hspi->TxXferCount > 1U)
 800167a:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800167c:	b292      	uxth	r2, r2
 800167e:	2a01      	cmp	r2, #1
 8001680:	d93e      	bls.n	8001700 <HAL_SPI_TransmitReceive+0x166>
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8001682:	f835 2b02 	ldrh.w	r2, [r5], #2
 8001686:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount -= 2U;
 8001688:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800168a:	3b02      	subs	r3, #2
 800168c:	b29b      	uxth	r3, r3
 800168e:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8001690:	2601      	movs	r6, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001692:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001694:	b29b      	uxth	r3, r3
 8001696:	2b00      	cmp	r3, #0
 8001698:	d138      	bne.n	800170c <HAL_SPI_TransmitReceive+0x172>
 800169a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800169e:	b29b      	uxth	r3, r3
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d133      	bne.n	800170c <HAL_SPI_TransmitReceive+0x172>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80016a4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 80016a6:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80016a8:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80016ac:	d10d      	bne.n	80016ca <HAL_SPI_TransmitReceive+0x130>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80016ae:	689a      	ldr	r2, [r3, #8]
 80016b0:	07d1      	lsls	r1, r2, #31
 80016b2:	d5fc      	bpl.n	80016ae <HAL_SPI_TransmitReceive+0x114>
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80016b4:	68e2      	ldr	r2, [r4, #12]
 80016b6:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
 80016ba:	f040 8092 	bne.w	80017e2 <HAL_SPI_TransmitReceive+0x248>
      tmpreg = hspi->Instance->DR;
 80016be:	68da      	ldr	r2, [r3, #12]
 80016c0:	b292      	uxth	r2, r2
        tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 80016c2:	f8ad 2006 	strh.w	r2, [sp, #6]
        UNUSED(tmpreg);
 80016c6:	f8bd 2006 	ldrh.w	r2, [sp, #6]
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 80016ca:	6899      	ldr	r1, [r3, #8]
 80016cc:	f011 0110 	ands.w	r1, r1, #16
 80016d0:	d007      	beq.n	80016e2 <HAL_SPI_TransmitReceive+0x148>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80016d2:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80016d4:	f042 0202 	orr.w	r2, r2, #2
 80016d8:	6622      	str	r2, [r4, #96]	; 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 80016da:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80016de:	609a      	str	r2, [r3, #8]
    errorcode = HAL_ERROR;
 80016e0:	2101      	movs	r1, #1
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80016e2:	4620      	mov	r0, r4
 80016e4:	f7ff fe3c 	bl	8001360 <SPI_EndRxTxTransaction.isra.0>
 80016e8:	b108      	cbz	r0, 80016ee <HAL_SPI_TransmitReceive+0x154>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80016ea:	2320      	movs	r3, #32
 80016ec:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80016ee:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	f47f af7a 	bne.w	80015ea <HAL_SPI_TransmitReceive+0x50>
 80016f6:	e779      	b.n	80015ec <HAL_SPI_TransmitReceive+0x52>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80016f8:	685a      	ldr	r2, [r3, #4]
 80016fa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80016fe:	e7af      	b.n	8001660 <HAL_SPI_TransmitReceive+0xc6>
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8001700:	f815 2b01 	ldrb.w	r2, [r5], #1
 8001704:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8001706:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001708:	3b01      	subs	r3, #1
 800170a:	e7bf      	b.n	800168c <HAL_SPI_TransmitReceive+0xf2>
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800170c:	2e00      	cmp	r6, #0
 800170e:	d030      	beq.n	8001772 <HAL_SPI_TransmitReceive+0x1d8>
 8001710:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001712:	b29b      	uxth	r3, r3
 8001714:	2b00      	cmp	r3, #0
 8001716:	d02c      	beq.n	8001772 <HAL_SPI_TransmitReceive+0x1d8>
 8001718:	6823      	ldr	r3, [r4, #0]
 800171a:	689a      	ldr	r2, [r3, #8]
 800171c:	0792      	lsls	r2, r2, #30
 800171e:	d528      	bpl.n	8001772 <HAL_SPI_TransmitReceive+0x1d8>
        if (hspi->TxXferCount > 1U)
 8001720:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8001722:	b292      	uxth	r2, r2
 8001724:	2a01      	cmp	r2, #1
          hspi->Instance->DR = *((uint16_t *)pTxData);
 8001726:	bf8b      	itete	hi
 8001728:	f835 2b02 	ldrhhi.w	r2, [r5], #2
          *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 800172c:	f815 2b01 	ldrbls.w	r2, [r5], #1
          hspi->Instance->DR = *((uint16_t *)pTxData);
 8001730:	60da      	strhi	r2, [r3, #12]
          *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8001732:	731a      	strbls	r2, [r3, #12]
          hspi->TxXferCount -= 2U;
 8001734:	bf8b      	itete	hi
 8001736:	8fe3      	ldrhhi	r3, [r4, #62]	; 0x3e
          hspi->TxXferCount--;
 8001738:	8fe3      	ldrhls	r3, [r4, #62]	; 0x3e
          hspi->TxXferCount -= 2U;
 800173a:	3b02      	subhi	r3, #2
          hspi->TxXferCount--;
 800173c:	f103 33ff 	addls.w	r3, r3, #4294967295	; 0xffffffff
 8001740:	b29b      	uxth	r3, r3
 8001742:	87e3      	strh	r3, [r4, #62]	; 0x3e
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8001744:	8fe6      	ldrh	r6, [r4, #62]	; 0x3e
 8001746:	b2b6      	uxth	r6, r6
 8001748:	b996      	cbnz	r6, 8001770 <HAL_SPI_TransmitReceive+0x1d6>
 800174a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800174c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001750:	d10f      	bne.n	8001772 <HAL_SPI_TransmitReceive+0x1d8>
          if (((hspi->Instance->CR1 & SPI_CR1_MSTR) == 0U) && ((hspi->Instance->CR2 & SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8001752:	6823      	ldr	r3, [r4, #0]
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	0756      	lsls	r6, r2, #29
 8001758:	d406      	bmi.n	8001768 <HAL_SPI_TransmitReceive+0x1ce>
 800175a:	685a      	ldr	r2, [r3, #4]
 800175c:	0710      	lsls	r0, r2, #28
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 800175e:	bf42      	ittt	mi
 8001760:	681a      	ldrmi	r2, [r3, #0]
 8001762:	f442 7200 	orrmi.w	r2, r2, #512	; 0x200
 8001766:	601a      	strmi	r2, [r3, #0]
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800176e:	601a      	str	r2, [r3, #0]
        txallowed = 0U;
 8001770:	2600      	movs	r6, #0
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8001772:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8001776:	b29b      	uxth	r3, r3
 8001778:	b1e3      	cbz	r3, 80017b4 <HAL_SPI_TransmitReceive+0x21a>
 800177a:	6821      	ldr	r1, [r4, #0]
 800177c:	688b      	ldr	r3, [r1, #8]
 800177e:	f013 0301 	ands.w	r3, r3, #1
 8001782:	d017      	beq.n	80017b4 <HAL_SPI_TransmitReceive+0x21a>
        if (hspi->RxXferCount > 1U)
 8001784:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 8001788:	b292      	uxth	r2, r2
 800178a:	2a01      	cmp	r2, #1
 800178c:	d91f      	bls.n	80017ce <HAL_SPI_TransmitReceive+0x234>
          *((uint16_t *)pRxData) = hspi->Instance->DR;
 800178e:	68ca      	ldr	r2, [r1, #12]
 8001790:	f827 2b02 	strh.w	r2, [r7], #2
          hspi->RxXferCount -= 2U;
 8001794:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 8001798:	3a02      	subs	r2, #2
 800179a:	b292      	uxth	r2, r2
 800179c:	f8a4 2046 	strh.w	r2, [r4, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80017a0:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 80017a4:	b292      	uxth	r2, r2
 80017a6:	2a01      	cmp	r2, #1
 80017a8:	d803      	bhi.n	80017b2 <HAL_SPI_TransmitReceive+0x218>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80017aa:	684a      	ldr	r2, [r1, #4]
 80017ac:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80017b0:	604a      	str	r2, [r1, #4]
        txallowed = 1U;
 80017b2:	461e      	mov	r6, r3
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 80017b4:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 80017b8:	f43f af6b 	beq.w	8001692 <HAL_SPI_TransmitReceive+0xf8>
 80017bc:	f005 fc92 	bl	80070e4 <HAL_GetTick>
 80017c0:	eba0 0009 	sub.w	r0, r0, r9
 80017c4:	4540      	cmp	r0, r8
 80017c6:	f4ff af64 	bcc.w	8001692 <HAL_SPI_TransmitReceive+0xf8>
        errorcode = HAL_TIMEOUT;
 80017ca:	2103      	movs	r1, #3
 80017cc:	e70e      	b.n	80015ec <HAL_SPI_TransmitReceive+0x52>
          (*(uint8_t *)pRxData++) = *(__IO uint8_t *)&hspi->Instance->DR;
 80017ce:	7b0a      	ldrb	r2, [r1, #12]
 80017d0:	f807 2b01 	strb.w	r2, [r7], #1
          hspi->RxXferCount--;
 80017d4:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 80017d8:	3901      	subs	r1, #1
 80017da:	b289      	uxth	r1, r1
 80017dc:	f8a4 1046 	strh.w	r1, [r4, #70]	; 0x46
 80017e0:	e7e7      	b.n	80017b2 <HAL_SPI_TransmitReceive+0x218>
      tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 80017e2:	7b1a      	ldrb	r2, [r3, #12]
 80017e4:	f8ad 2006 	strh.w	r2, [sp, #6]
      UNUSED(tmpreg);
 80017e8:	f8bd 2006 	ldrh.w	r2, [sp, #6]
      if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 80017ec:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80017ee:	2a02      	cmp	r2, #2
 80017f0:	f47f af6b 	bne.w	80016ca <HAL_SPI_TransmitReceive+0x130>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80017f4:	689a      	ldr	r2, [r3, #8]
 80017f6:	07d2      	lsls	r2, r2, #31
 80017f8:	d5fc      	bpl.n	80017f4 <HAL_SPI_TransmitReceive+0x25a>
        tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 80017fa:	7b1a      	ldrb	r2, [r3, #12]
 80017fc:	e761      	b.n	80016c2 <HAL_SPI_TransmitReceive+0x128>
    errorcode = HAL_BUSY;
 80017fe:	2102      	movs	r1, #2
 8001800:	e6f4      	b.n	80015ec <HAL_SPI_TransmitReceive+0x52>
  __HAL_LOCK(hspi);
 8001802:	2102      	movs	r1, #2
 8001804:	e6f8      	b.n	80015f8 <HAL_SPI_TransmitReceive+0x5e>

08001806 <HAL_SPI_Receive>:
{
 8001806:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 800180a:	461f      	mov	r7, r3
  __IO uint16_t tmpreg = 0U;
 800180c:	2300      	movs	r3, #0
 800180e:	f8ad 300e 	strh.w	r3, [sp, #14]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001812:	6843      	ldr	r3, [r0, #4]
 8001814:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
{
 8001818:	4604      	mov	r4, r0
 800181a:	460e      	mov	r6, r1
 800181c:	4615      	mov	r5, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800181e:	d10c      	bne.n	800183a <HAL_SPI_Receive+0x34>
 8001820:	6883      	ldr	r3, [r0, #8]
 8001822:	b953      	cbnz	r3, 800183a <HAL_SPI_Receive+0x34>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001824:	2304      	movs	r3, #4
 8001826:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800182a:	4613      	mov	r3, r2
 800182c:	9700      	str	r7, [sp, #0]
 800182e:	460a      	mov	r2, r1
 8001830:	f7ff feb3 	bl	800159a <HAL_SPI_TransmitReceive>
}
 8001834:	b004      	add	sp, #16
 8001836:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hspi);
 800183a:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 800183e:	2b01      	cmp	r3, #1
 8001840:	f000 80dd 	beq.w	80019fe <HAL_SPI_Receive+0x1f8>
 8001844:	2301      	movs	r3, #1
 8001846:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  tickstart = HAL_GetTick();
 800184a:	f005 fc4b 	bl	80070e4 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 800184e:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8001852:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8001854:	4680      	mov	r8, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8001856:	b2d8      	uxtb	r0, r3
 8001858:	f040 80cf 	bne.w	80019fa <HAL_SPI_Receive+0x1f4>
  if ((pData == NULL) || (Size == 0U))
 800185c:	2e00      	cmp	r6, #0
 800185e:	f000 8092 	beq.w	8001986 <HAL_SPI_Receive+0x180>
 8001862:	2d00      	cmp	r5, #0
 8001864:	f000 808f 	beq.w	8001986 <HAL_SPI_Receive+0x180>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001868:	2304      	movs	r3, #4
 800186a:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800186e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  hspi->RxXferSize  = Size;
 8001870:	f8a4 5044 	strh.w	r5, [r4, #68]	; 0x44
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001874:	2100      	movs	r1, #0
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001876:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800187a:	6621      	str	r1, [r4, #96]	; 0x60
  hspi->TxISR       = NULL;
 800187c:	e9c4 1113 	strd	r1, r1, [r4, #76]	; 0x4c
  hspi->RxXferCount = Size;
 8001880:	f8a4 5046 	strh.w	r5, [r4, #70]	; 0x46
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001884:	6426      	str	r6, [r4, #64]	; 0x40
    SPI_RESET_CRC(hspi);
 8001886:	6825      	ldr	r5, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001888:	63a1      	str	r1, [r4, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800188a:	87a1      	strh	r1, [r4, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800188c:	87e1      	strh	r1, [r4, #62]	; 0x3e
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800188e:	d10d      	bne.n	80018ac <HAL_SPI_Receive+0xa6>
    SPI_RESET_CRC(hspi);
 8001890:	682b      	ldr	r3, [r5, #0]
 8001892:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001896:	602b      	str	r3, [r5, #0]
 8001898:	682b      	ldr	r3, [r5, #0]
 800189a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800189e:	602b      	str	r3, [r5, #0]
    hspi->RxXferCount--;
 80018a0:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80018a4:	3b01      	subs	r3, #1
 80018a6:	b29b      	uxth	r3, r3
 80018a8:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80018ac:	68e3      	ldr	r3, [r4, #12]
 80018ae:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80018b2:	686b      	ldr	r3, [r5, #4]
 80018b4:	bf8c      	ite	hi
 80018b6:	f423 5380 	bichi.w	r3, r3, #4096	; 0x1000
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80018ba:	f443 5380 	orrls.w	r3, r3, #4096	; 0x1000
 80018be:	606b      	str	r3, [r5, #4]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80018c0:	68a3      	ldr	r3, [r4, #8]
 80018c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    SPI_1LINE_RX(hspi);
 80018c6:	bf02      	ittt	eq
 80018c8:	682b      	ldreq	r3, [r5, #0]
 80018ca:	f423 4380 	biceq.w	r3, r3, #16384	; 0x4000
 80018ce:	602b      	streq	r3, [r5, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80018d0:	682b      	ldr	r3, [r5, #0]
 80018d2:	0658      	lsls	r0, r3, #25
 80018d4:	d403      	bmi.n	80018de <HAL_SPI_Receive+0xd8>
    __HAL_SPI_ENABLE(hspi);
 80018d6:	682b      	ldr	r3, [r5, #0]
 80018d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80018dc:	602b      	str	r3, [r5, #0]
    while (hspi->RxXferCount > 0U)
 80018de:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80018e2:	6822      	ldr	r2, [r4, #0]
    while (hspi->RxXferCount > 0U)
 80018e4:	b29b      	uxth	r3, r3
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d13e      	bne.n	8001968 <HAL_SPI_Receive+0x162>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80018ea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80018ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80018f0:	d11c      	bne.n	800192c <HAL_SPI_Receive+0x126>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80018f2:	6813      	ldr	r3, [r2, #0]
 80018f4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80018f8:	6013      	str	r3, [r2, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80018fa:	6893      	ldr	r3, [r2, #8]
 80018fc:	07df      	lsls	r7, r3, #31
 80018fe:	d5fc      	bpl.n	80018fa <HAL_SPI_Receive+0xf4>
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001900:	68e3      	ldr	r3, [r4, #12]
 8001902:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
      (*(uint8_t *)pData) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001906:	bf95      	itete	ls
 8001908:	7b13      	ldrbls	r3, [r2, #12]
      *((uint16_t *)pData) = hspi->Instance->DR;
 800190a:	68d3      	ldrhi	r3, [r2, #12]
      (*(uint8_t *)pData) = *(__IO uint8_t *)&hspi->Instance->DR;
 800190c:	7033      	strbls	r3, [r6, #0]
      *((uint16_t *)pData) = hspi->Instance->DR;
 800190e:	8033      	strhhi	r3, [r6, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001910:	6823      	ldr	r3, [r4, #0]
 8001912:	689a      	ldr	r2, [r3, #8]
 8001914:	07d6      	lsls	r6, r2, #31
 8001916:	d5fc      	bpl.n	8001912 <HAL_SPI_Receive+0x10c>
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001918:	68e1      	ldr	r1, [r4, #12]
 800191a:	f5b1 6f70 	cmp.w	r1, #3840	; 0xf00
 800191e:	d142      	bne.n	80019a6 <HAL_SPI_Receive+0x1a0>
      tmpreg = hspi->Instance->DR;
 8001920:	68db      	ldr	r3, [r3, #12]
 8001922:	b29b      	uxth	r3, r3
        tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 8001924:	f8ad 300e 	strh.w	r3, [sp, #14]
        UNUSED(tmpreg);
 8001928:	f8bd 300e 	ldrh.w	r3, [sp, #14]
  * @param  Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800192c:	6861      	ldr	r1, [r4, #4]
 800192e:	6823      	ldr	r3, [r4, #0]
 8001930:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8001934:	d10a      	bne.n	800194c <HAL_SPI_Receive+0x146>
 8001936:	68a2      	ldr	r2, [r4, #8]
 8001938:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800193c:	d002      	beq.n	8001944 <HAL_SPI_Receive+0x13e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800193e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8001942:	d103      	bne.n	800194c <HAL_SPI_Receive+0x146>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800194a:	601a      	str	r2, [r3, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800194c:	689a      	ldr	r2, [r3, #8]
 800194e:	0610      	lsls	r0, r2, #24
 8001950:	d4fc      	bmi.n	800194c <HAL_SPI_Receive+0x146>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001952:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8001956:	d036      	beq.n	80019c6 <HAL_SPI_Receive+0x1c0>
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8001958:	689a      	ldr	r2, [r3, #8]
 800195a:	06d2      	lsls	r2, r2, #27
 800195c:	d445      	bmi.n	80019ea <HAL_SPI_Receive+0x1e4>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800195e:	6e20      	ldr	r0, [r4, #96]	; 0x60
    errorcode = HAL_BUSY;
 8001960:	3800      	subs	r0, #0
 8001962:	bf18      	it	ne
 8001964:	2001      	movne	r0, #1
error :
 8001966:	e00e      	b.n	8001986 <HAL_SPI_Receive+0x180>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001968:	6893      	ldr	r3, [r2, #8]
 800196a:	07d9      	lsls	r1, r3, #31
 800196c:	d509      	bpl.n	8001982 <HAL_SPI_Receive+0x17c>
        (* (uint8_t *)pData) = *(__IO uint8_t *)&hspi->Instance->DR;
 800196e:	7b13      	ldrb	r3, [r2, #12]
 8001970:	f806 3b01 	strb.w	r3, [r6], #1
        hspi->RxXferCount--;
 8001974:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8001978:	3b01      	subs	r3, #1
 800197a:	b29b      	uxth	r3, r3
 800197c:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 8001980:	e7ad      	b.n	80018de <HAL_SPI_Receive+0xd8>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8001982:	b93f      	cbnz	r7, 8001994 <HAL_SPI_Receive+0x18e>
          errorcode = HAL_TIMEOUT;
 8001984:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001986:	2301      	movs	r3, #1
 8001988:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800198c:	2300      	movs	r3, #0
 800198e:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  return errorcode;
 8001992:	e74f      	b.n	8001834 <HAL_SPI_Receive+0x2e>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8001994:	1c7b      	adds	r3, r7, #1
 8001996:	d0a2      	beq.n	80018de <HAL_SPI_Receive+0xd8>
 8001998:	f005 fba4 	bl	80070e4 <HAL_GetTick>
 800199c:	eba0 0008 	sub.w	r0, r0, r8
 80019a0:	42b8      	cmp	r0, r7
 80019a2:	d39c      	bcc.n	80018de <HAL_SPI_Receive+0xd8>
 80019a4:	e7ee      	b.n	8001984 <HAL_SPI_Receive+0x17e>
      tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 80019a6:	7b1a      	ldrb	r2, [r3, #12]
 80019a8:	f8ad 200e 	strh.w	r2, [sp, #14]
      if ((hspi->Init.DataSize == SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
 80019ac:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
      UNUSED(tmpreg);
 80019b0:	f8bd 200e 	ldrh.w	r2, [sp, #14]
      if ((hspi->Init.DataSize == SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
 80019b4:	d1ba      	bne.n	800192c <HAL_SPI_Receive+0x126>
 80019b6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80019b8:	2a02      	cmp	r2, #2
 80019ba:	d1b7      	bne.n	800192c <HAL_SPI_Receive+0x126>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80019bc:	689a      	ldr	r2, [r3, #8]
 80019be:	07d5      	lsls	r5, r2, #31
 80019c0:	d5fc      	bpl.n	80019bc <HAL_SPI_Receive+0x1b6>
        tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 80019c2:	7b1b      	ldrb	r3, [r3, #12]
 80019c4:	e7ae      	b.n	8001924 <HAL_SPI_Receive+0x11e>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80019c6:	68a2      	ldr	r2, [r4, #8]
 80019c8:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80019cc:	d002      	beq.n	80019d4 <HAL_SPI_Receive+0x1ce>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80019ce:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80019d2:	d1c1      	bne.n	8001958 <HAL_SPI_Receive+0x152>
  while ((hspi->Instance->SR & Fifo) != State)
 80019d4:	689a      	ldr	r2, [r3, #8]
 80019d6:	f412 6fc0 	tst.w	r2, #1536	; 0x600
 80019da:	d0bd      	beq.n	8001958 <HAL_SPI_Receive+0x152>
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 80019dc:	7b1a      	ldrb	r2, [r3, #12]
 80019de:	b2d2      	uxtb	r2, r2
 80019e0:	f88d 200d 	strb.w	r2, [sp, #13]
      UNUSED(tmpreg);
 80019e4:	f89d 200d 	ldrb.w	r2, [sp, #13]
 80019e8:	e7f4      	b.n	80019d4 <HAL_SPI_Receive+0x1ce>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80019ea:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80019ec:	f042 0202 	orr.w	r2, r2, #2
 80019f0:	6622      	str	r2, [r4, #96]	; 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 80019f2:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80019f6:	609a      	str	r2, [r3, #8]
 80019f8:	e7b1      	b.n	800195e <HAL_SPI_Receive+0x158>
    errorcode = HAL_BUSY;
 80019fa:	2002      	movs	r0, #2
 80019fc:	e7c3      	b.n	8001986 <HAL_SPI_Receive+0x180>
  __HAL_LOCK(hspi);
 80019fe:	2002      	movs	r0, #2
 8001a00:	e718      	b.n	8001834 <HAL_SPI_Receive+0x2e>
	...

08001a04 <checksum_more>:

// checksum_more()
//
    static void
checksum_more(SHA256_CTX *ctx, uint32_t *total, const uint8_t *addr, int len)
{
 8001a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a06:	460c      	mov	r4, r1
    // mk4 has hardware hash engine, and no DFU button
    int percent = ((*total) * 100) / TOTAL_CHECKSUM_LEN;
 8001a08:	6809      	ldr	r1, [r1, #0]
{
 8001a0a:	461d      	mov	r5, r3
    int percent = ((*total) * 100) / TOTAL_CHECKSUM_LEN;
 8001a0c:	2364      	movs	r3, #100	; 0x64
{
 8001a0e:	4617      	mov	r7, r2
 8001a10:	4606      	mov	r6, r0
    int percent = ((*total) * 100) / TOTAL_CHECKSUM_LEN;
 8001a12:	4359      	muls	r1, r3
    puts2("Verify %0x");
    puthex2(percent);
    putchar('\n');
#endif

    oled_show_progress(screen_verify, percent);
 8001a14:	4807      	ldr	r0, [pc, #28]	; (8001a34 <checksum_more+0x30>)
 8001a16:	4b08      	ldr	r3, [pc, #32]	; (8001a38 <checksum_more+0x34>)
 8001a18:	fbb1 f1f3 	udiv	r1, r1, r3
 8001a1c:	f7ff fa56 	bl	8000ecc <oled_show_progress>

    sha256_update(ctx, addr, len);
 8001a20:	462a      	mov	r2, r5
 8001a22:	4639      	mov	r1, r7
 8001a24:	4630      	mov	r0, r6
 8001a26:	f003 fd3b 	bl	80054a0 <sha256_update>
    *total += len;
 8001a2a:	6823      	ldr	r3, [r4, #0]
 8001a2c:	442b      	add	r3, r5
 8001a2e:	6023      	str	r3, [r4, #0]
}
 8001a30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001a32:	bf00      	nop
 8001a34:	0800e202 	.word	0x0800e202
 8001a38:	0018741c 	.word	0x0018741c

08001a3c <checksum_flash>:

// checksum_flash()
//
    void
checksum_flash(uint8_t fw_digest[32], uint8_t world_digest[32], uint32_t fw_length)
{
 8001a3c:	b570      	push	{r4, r5, r6, lr}
 8001a3e:	b09c      	sub	sp, #112	; 0x70
 8001a40:	4606      	mov	r6, r0
 8001a42:	460d      	mov	r5, r1
 8001a44:	4614      	mov	r4, r2
    const uint8_t *start = (const uint8_t *)FIRMWARE_START;

    rng_delay();
 8001a46:	f000 fe9b 	bl	8002780 <rng_delay>

    SHA256_CTX  ctx;
    uint32_t    total_len = 0;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	9300      	str	r3, [sp, #0]

    if(fw_length == 0) {
 8001a4e:	2c00      	cmp	r4, #0
 8001a50:	d15f      	bne.n	8001b12 <checksum_flash+0xd6>
        uint8_t first[32];
        sha256_init(&ctx);
 8001a52:	a809      	add	r0, sp, #36	; 0x24
 8001a54:	f003 fd16 	bl	8005484 <sha256_init>

        // use length from header in flash
        fw_length = FW_HDR->firmware_length;
 8001a58:	4b36      	ldr	r3, [pc, #216]	; (8001b34 <checksum_flash+0xf8>)

        // start of firmware (just after we end) to header
        checksum_more(&ctx, &total_len, start, FW_HEADER_OFFSET + FW_HEADER_SIZE - 64);
 8001a5a:	4a37      	ldr	r2, [pc, #220]	; (8001b38 <checksum_flash+0xfc>)
        fw_length = FW_HDR->firmware_length;
 8001a5c:	f8d3 4098 	ldr.w	r4, [r3, #152]	; 0x98
        checksum_more(&ctx, &total_len, start, FW_HEADER_OFFSET + FW_HEADER_SIZE - 64);
 8001a60:	4669      	mov	r1, sp
 8001a62:	f44f 537f 	mov.w	r3, #16320	; 0x3fc0
 8001a66:	a809      	add	r0, sp, #36	; 0x24
 8001a68:	f7ff ffcc 	bl	8001a04 <checksum_more>

        // from after header to end
        checksum_more(&ctx, &total_len, start + FW_HEADER_OFFSET + FW_HEADER_SIZE, 
 8001a6c:	4a33      	ldr	r2, [pc, #204]	; (8001b3c <checksum_flash+0x100>)
 8001a6e:	f5a4 4380 	sub.w	r3, r4, #16384	; 0x4000
 8001a72:	4669      	mov	r1, sp
 8001a74:	a809      	add	r0, sp, #36	; 0x24
 8001a76:	f7ff ffc5 	bl	8001a04 <checksum_more>
                                fw_length - (FW_HEADER_OFFSET + FW_HEADER_SIZE));

        sha256_final(&ctx, first);
 8001a7a:	a901      	add	r1, sp, #4
 8001a7c:	a809      	add	r0, sp, #36	; 0x24
 8001a7e:	f003 fd55 	bl	800552c <sha256_final>

        // double SHA256
        sha256_single(first, sizeof(first), fw_digest);
 8001a82:	4632      	mov	r2, r6
 8001a84:	2120      	movs	r1, #32
 8001a86:	a801      	add	r0, sp, #4
 8001a88:	f003 fd64 	bl	8005554 <sha256_single>
        // fw_digest should already be populated by caller
        total_len = fw_length - 64;
    }

    // start over, and get the rest of flash. All of it.
    sha256_init(&ctx);
 8001a8c:	a809      	add	r0, sp, #36	; 0x24
 8001a8e:	f003 fcf9 	bl	8005484 <sha256_init>

    // .. and chain in what we have so far
    sha256_update(&ctx, fw_digest, 32);
 8001a92:	2220      	movs	r2, #32
 8001a94:	4631      	mov	r1, r6
 8001a96:	a809      	add	r0, sp, #36	; 0x24
 8001a98:	f003 fd02 	bl	80054a0 <sha256_update>

    // bootloader, including pairing secret area.
    const uint8_t *base = (const uint8_t *)BL_FLASH_BASE;
    checksum_more(&ctx, &total_len, base, start-base);
 8001a9c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001aa0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001aa4:	4669      	mov	r1, sp
 8001aa6:	a809      	add	r0, sp, #36	; 0x24
 8001aa8:	f7ff ffac 	bl	8001a04 <checksum_more>

    // probably-blank area after firmware, and filesystem area
    const uint8_t *fs = start + fw_length;
    const uint8_t *last = base + MAIN_FLASH_SIZE;
    checksum_more(&ctx, &total_len, fs, last-fs);
 8001aac:	f104 6200 	add.w	r2, r4, #134217728	; 0x8000000
 8001ab0:	f5c4 13b0 	rsb	r3, r4, #1441792	; 0x160000
 8001ab4:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
 8001ab8:	4669      	mov	r1, sp
 8001aba:	a809      	add	r0, sp, #36	; 0x24
 8001abc:	f7ff ffa2 	bl	8001a04 <checksum_more>

    rng_delay();
 8001ac0:	f000 fe5e 	bl	8002780 <rng_delay>

    // OTP area
    checksum_more(&ctx, &total_len, (void *)0x1fff7000, 0x400);
 8001ac4:	4a1e      	ldr	r2, [pc, #120]	; (8001b40 <checksum_flash+0x104>)
 8001ac6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001aca:	4669      	mov	r1, sp
 8001acc:	a809      	add	r0, sp, #36	; 0x24
 8001ace:	f7ff ff99 	bl	8001a04 <checksum_more>

    // "just in case" ... the option bytes (2 banks)
    checksum_more(&ctx, &total_len, (void *)0x1fff7800, 0x28);
 8001ad2:	4a1c      	ldr	r2, [pc, #112]	; (8001b44 <checksum_flash+0x108>)
 8001ad4:	2328      	movs	r3, #40	; 0x28
 8001ad6:	4669      	mov	r1, sp
 8001ad8:	a809      	add	r0, sp, #36	; 0x24
 8001ada:	f7ff ff93 	bl	8001a04 <checksum_more>
    checksum_more(&ctx, &total_len, (void *)0x1ffff800, 0x28);
 8001ade:	4a1a      	ldr	r2, [pc, #104]	; (8001b48 <checksum_flash+0x10c>)
 8001ae0:	2328      	movs	r3, #40	; 0x28
 8001ae2:	4669      	mov	r1, sp
 8001ae4:	a809      	add	r0, sp, #36	; 0x24
 8001ae6:	f7ff ff8d 	bl	8001a04 <checksum_more>

    // System ROM (they say it can't change, but clearly
    // implemented as flash cells)
    checksum_more(&ctx, &total_len, (void *)0x1fff0000, 0x7000);
 8001aea:	4a18      	ldr	r2, [pc, #96]	; (8001b4c <checksum_flash+0x110>)
 8001aec:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001af0:	4669      	mov	r1, sp
 8001af2:	a809      	add	r0, sp, #36	; 0x24
 8001af4:	f7ff ff86 	bl	8001a04 <checksum_more>

    // device serial number, just for kicks
    checksum_more(&ctx, &total_len, (void *)0x1fff7590, 12);
 8001af8:	4a15      	ldr	r2, [pc, #84]	; (8001b50 <checksum_flash+0x114>)
 8001afa:	230c      	movs	r3, #12
 8001afc:	4669      	mov	r1, sp
 8001afe:	a809      	add	r0, sp, #36	; 0x24
 8001b00:	f7ff ff80 	bl	8001a04 <checksum_more>

    ASSERT(total_len == TOTAL_CHECKSUM_LEN);
 8001b04:	4b13      	ldr	r3, [pc, #76]	; (8001b54 <checksum_flash+0x118>)
 8001b06:	9a00      	ldr	r2, [sp, #0]
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	d006      	beq.n	8001b1a <checksum_flash+0xde>
 8001b0c:	4812      	ldr	r0, [pc, #72]	; (8001b58 <checksum_flash+0x11c>)
 8001b0e:	f7fe ff9b 	bl	8000a48 <fatal_error>
        total_len = fw_length - 64;
 8001b12:	f1a4 0340 	sub.w	r3, r4, #64	; 0x40
 8001b16:	9300      	str	r3, [sp, #0]
 8001b18:	e7b8      	b.n	8001a8c <checksum_flash+0x50>
    
    sha256_final(&ctx, world_digest);
 8001b1a:	4629      	mov	r1, r5
 8001b1c:	a809      	add	r0, sp, #36	; 0x24
 8001b1e:	f003 fd05 	bl	800552c <sha256_final>

    // double SHA256 (a bitcoin fetish)
    sha256_single(world_digest, 32, world_digest);
 8001b22:	462a      	mov	r2, r5
 8001b24:	2120      	movs	r1, #32
 8001b26:	4628      	mov	r0, r5
 8001b28:	f003 fd14 	bl	8005554 <sha256_single>

    rng_delay();
 8001b2c:	f000 fe28 	bl	8002780 <rng_delay>
}
 8001b30:	b01c      	add	sp, #112	; 0x70
 8001b32:	bd70      	pop	{r4, r5, r6, pc}
 8001b34:	08023f00 	.word	0x08023f00
 8001b38:	08020000 	.word	0x08020000
 8001b3c:	08024000 	.word	0x08024000
 8001b40:	1fff7000 	.word	0x1fff7000
 8001b44:	1fff7800 	.word	0x1fff7800
 8001b48:	1ffff800 	.word	0x1ffff800
 8001b4c:	1fff0000 	.word	0x1fff0000
 8001b50:	1fff7590 	.word	0x1fff7590
 8001b54:	0018741c 	.word	0x0018741c
 8001b58:	0800e3a0 	.word	0x0800e3a0

08001b5c <get_min_version>:
// Scan the OTP area and determine what the current min-version (timestamp)
// we can allow. All zeros if any if okay.
//
    void
get_min_version(uint8_t min_version[8])
{
 8001b5c:	b570      	push	{r4, r5, r6, lr}
 8001b5e:	4604      	mov	r4, r0
    const uint8_t *otp = (const uint8_t *)OPT_FLASH_BASE;
 8001b60:	4d0c      	ldr	r5, [pc, #48]	; (8001b94 <get_min_version+0x38>)

    rng_delay();
    memset(min_version, 0, 8);

    for(int i=0; i<NUM_OPT_SLOTS; i++, otp+=8) {
 8001b62:	4e0d      	ldr	r6, [pc, #52]	; (8001b98 <get_min_version+0x3c>)
    rng_delay();
 8001b64:	f000 fe0c 	bl	8002780 <rng_delay>
    memset(min_version, 0, 8);
 8001b68:	2300      	movs	r3, #0
 8001b6a:	6023      	str	r3, [r4, #0]
 8001b6c:	6063      	str	r3, [r4, #4]
        // is it programmed?
        if(otp[0] == 0xff) continue;

        // is it a timestamp value?
        if(otp[0] >= 0x40) continue;
        if(otp[0] < 0x10) continue;
 8001b6e:	782b      	ldrb	r3, [r5, #0]
 8001b70:	3b10      	subs	r3, #16
 8001b72:	2b2f      	cmp	r3, #47	; 0x2f
 8001b74:	d80a      	bhi.n	8001b8c <get_min_version+0x30>

        if(memcmp(otp, min_version, 8) > 0) {
 8001b76:	4621      	mov	r1, r4
 8001b78:	2208      	movs	r2, #8
 8001b7a:	4628      	mov	r0, r5
 8001b7c:	f00b fd22 	bl	800d5c4 <memcmp>
 8001b80:	2800      	cmp	r0, #0
            memcpy(min_version, otp, 8);
 8001b82:	bfc1      	itttt	gt
 8001b84:	462b      	movgt	r3, r5
 8001b86:	cb03      	ldmiagt	r3!, {r0, r1}
 8001b88:	6020      	strgt	r0, [r4, #0]
 8001b8a:	6061      	strgt	r1, [r4, #4]
    for(int i=0; i<NUM_OPT_SLOTS; i++, otp+=8) {
 8001b8c:	3508      	adds	r5, #8
 8001b8e:	42b5      	cmp	r5, r6
 8001b90:	d1ed      	bne.n	8001b6e <get_min_version+0x12>
        }
    }
}
 8001b92:	bd70      	pop	{r4, r5, r6, pc}
 8001b94:	1fff7000 	.word	0x1fff7000
 8001b98:	1fff7400 	.word	0x1fff7400

08001b9c <check_is_downgrade>:

// check_is_downgrade()
//
    bool
check_is_downgrade(const uint8_t timestamp[8], const char *version)
{
 8001b9c:	b513      	push	{r0, r1, r4, lr}
 8001b9e:	4604      	mov	r4, r0
    if(version) {
 8001ba0:	b129      	cbz	r1, 8001bae <check_is_downgrade+0x12>
        int major = (version[1] == '.') ? (version[0]-'0') : 10;
 8001ba2:	784b      	ldrb	r3, [r1, #1]
 8001ba4:	2b2e      	cmp	r3, #46	; 0x2e
 8001ba6:	d102      	bne.n	8001bae <check_is_downgrade+0x12>
        if(major < 3) {
 8001ba8:	780b      	ldrb	r3, [r1, #0]
 8001baa:	2b32      	cmp	r3, #50	; 0x32
 8001bac:	d90a      	bls.n	8001bc4 <check_is_downgrade+0x28>
        }
    }

    // look at FW_HDR->timestamp and compare to a growing list in main flash OTP
    uint8_t min[8];
    get_min_version(min);
 8001bae:	4668      	mov	r0, sp
 8001bb0:	f7ff ffd4 	bl	8001b5c <get_min_version>

    return (memcmp(timestamp, min, 8) < 0);
 8001bb4:	2208      	movs	r2, #8
 8001bb6:	4669      	mov	r1, sp
 8001bb8:	4620      	mov	r0, r4
 8001bba:	f00b fd03 	bl	800d5c4 <memcmp>
 8001bbe:	0fc0      	lsrs	r0, r0, #31
}
 8001bc0:	b002      	add	sp, #8
 8001bc2:	bd10      	pop	{r4, pc}
            return true;
 8001bc4:	2001      	movs	r0, #1
 8001bc6:	e7fb      	b.n	8001bc0 <check_is_downgrade+0x24>

08001bc8 <warn_fishy_firmware>:

// warn_fishy_firmware()
//
    void
warn_fishy_firmware(const uint8_t *pixels)
{
 8001bc8:	b538      	push	{r3, r4, r5, lr}
 8001bca:	4605      	mov	r5, r0
    const int wait = 100;
#else
    const int wait = 10;
#endif
    
    for(int i=0; i < wait; i++) {
 8001bcc:	2400      	movs	r4, #0
        oled_show_progress(pixels, (i*100)/wait);
 8001bce:	4621      	mov	r1, r4
 8001bd0:	4628      	mov	r0, r5
 8001bd2:	f7ff f97b 	bl	8000ecc <oled_show_progress>
    for(int i=0; i < wait; i++) {
 8001bd6:	3401      	adds	r4, #1

        delay_ms(250);
 8001bd8:	20fa      	movs	r0, #250	; 0xfa
 8001bda:	f001 fe8f 	bl	80038fc <delay_ms>
    for(int i=0; i < wait; i++) {
 8001bde:	2c64      	cmp	r4, #100	; 0x64
 8001be0:	d1f5      	bne.n	8001bce <warn_fishy_firmware+0x6>
    }
}
 8001be2:	bd38      	pop	{r3, r4, r5, pc}

08001be4 <verify_header>:

// verify_header()
//
    bool
verify_header(const coldcardFirmwareHeader_t *hdr)
{
 8001be4:	b510      	push	{r4, lr}
 8001be6:	4604      	mov	r4, r0
    rng_delay();
 8001be8:	f000 fdca 	bl	8002780 <rng_delay>

    if(hdr->magic_value != FW_HEADER_MAGIC) goto fail;
 8001bec:	6822      	ldr	r2, [r4, #0]
 8001bee:	4b0b      	ldr	r3, [pc, #44]	; (8001c1c <verify_header+0x38>)
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	d110      	bne.n	8001c16 <verify_header+0x32>
    if(hdr->version_string[0] == 0x0) goto fail;
 8001bf4:	7b20      	ldrb	r0, [r4, #12]
 8001bf6:	b168      	cbz	r0, 8001c14 <verify_header+0x30>
    if(hdr->timestamp[0] >= 0x40) goto fail;        // 22 yr product lifetime
 8001bf8:	7923      	ldrb	r3, [r4, #4]
 8001bfa:	2b3f      	cmp	r3, #63	; 0x3f
 8001bfc:	d80b      	bhi.n	8001c16 <verify_header+0x32>
    if(hdr->firmware_length < FW_MIN_LENGTH) goto fail;
 8001bfe:	69a3      	ldr	r3, [r4, #24]
 8001c00:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
 8001c04:	f5b3 1fd0 	cmp.w	r3, #1703936	; 0x1a0000
 8001c08:	d205      	bcs.n	8001c16 <verify_header+0x32>
    if(hdr->firmware_length >= FW_MAX_LENGTH_MK4) goto fail;
    if(hdr->pubkey_num >= NUM_KNOWN_PUBKEYS) goto fail;
 8001c0a:	6960      	ldr	r0, [r4, #20]
 8001c0c:	2805      	cmp	r0, #5
 8001c0e:	bf8c      	ite	hi
 8001c10:	2000      	movhi	r0, #0
 8001c12:	2001      	movls	r0, #1

    return true;
fail:
    return false;
}
 8001c14:	bd10      	pop	{r4, pc}
    return false;
 8001c16:	2000      	movs	r0, #0
 8001c18:	e7fc      	b.n	8001c14 <verify_header+0x30>
 8001c1a:	bf00      	nop
 8001c1c:	cc001234 	.word	0xcc001234

08001c20 <verify_signature>:
//
// Given double-sha256 over the firmware bytes, check the signature.
//
    bool
verify_signature(const coldcardFirmwareHeader_t *hdr, const uint8_t fw_check[32])
{
 8001c20:	b530      	push	{r4, r5, lr}
    // this takes a few ms at least, not fast.
    int ok = uECC_verify(approved_pubkeys[hdr->pubkey_num], fw_check, 32,
 8001c22:	6943      	ldr	r3, [r0, #20]
 8001c24:	4d0b      	ldr	r5, [pc, #44]	; (8001c54 <verify_signature+0x34>)
{
 8001c26:	b085      	sub	sp, #20
    int ok = uECC_verify(approved_pubkeys[hdr->pubkey_num], fw_check, 32,
 8001c28:	eb05 1583 	add.w	r5, r5, r3, lsl #6
{
 8001c2c:	4604      	mov	r4, r0
 8001c2e:	9103      	str	r1, [sp, #12]
    int ok = uECC_verify(approved_pubkeys[hdr->pubkey_num], fw_check, 32,
 8001c30:	f004 fe54 	bl	80068dc <uECC_secp256k1>
 8001c34:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8001c38:	9903      	ldr	r1, [sp, #12]
 8001c3a:	9000      	str	r0, [sp, #0]
 8001c3c:	2220      	movs	r2, #32
 8001c3e:	4628      	mov	r0, r5
 8001c40:	f005 f8d3 	bl	8006dea <uECC_verify>
 8001c44:	4604      	mov	r4, r0
                                    hdr->signature, uECC_secp256k1());

    //puts(ok ? "Sig ok" : "Sig fail");
    rng_delay();
 8001c46:	f000 fd9b 	bl	8002780 <rng_delay>

    return ok;
}
 8001c4a:	1e20      	subs	r0, r4, #0
 8001c4c:	bf18      	it	ne
 8001c4e:	2001      	movne	r0, #1
 8001c50:	b005      	add	sp, #20
 8001c52:	bd30      	pop	{r4, r5, pc}
 8001c54:	0800e41a 	.word	0x0800e41a

08001c58 <verify_firmware_in_ram>:
// Check hdr, and even signature of protential new firmware in PSRAM.
// Returns checksum needed for 608
//
    bool
verify_firmware_in_ram(const uint8_t *start, uint32_t len, uint8_t world_check[32])
{
 8001c58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    const coldcardFirmwareHeader_t *hdr = (const coldcardFirmwareHeader_t *)
 8001c5c:	f500 567e 	add.w	r6, r0, #16256	; 0x3f80
{
 8001c60:	b09c      	sub	sp, #112	; 0x70
 8001c62:	4605      	mov	r5, r0
                                                    (start + FW_HEADER_OFFSET);
    uint8_t fw_digest[32];

    // check basics like verison, hw compat, etc
    if(!verify_header(hdr)) goto fail;
 8001c64:	4630      	mov	r0, r6
{
 8001c66:	4617      	mov	r7, r2
    if(!verify_header(hdr)) goto fail;
 8001c68:	f7ff ffbc 	bl	8001be4 <verify_header>
 8001c6c:	4604      	mov	r4, r0
 8001c6e:	b150      	cbz	r0, 8001c86 <verify_firmware_in_ram+0x2e>

    if(check_is_downgrade(hdr->timestamp, (const char *)hdr->version_string)) {
 8001c70:	f106 010c 	add.w	r1, r6, #12
 8001c74:	1d30      	adds	r0, r6, #4
 8001c76:	f7ff ff91 	bl	8001b9c <check_is_downgrade>
 8001c7a:	4604      	mov	r4, r0
 8001c7c:	b138      	cbz	r0, 8001c8e <verify_firmware_in_ram+0x36>
        puts("downgrade");
 8001c7e:	481e      	ldr	r0, [pc, #120]	; (8001cf8 <verify_firmware_in_ram+0xa0>)
 8001c80:	f003 f874 	bl	8004d6c <puts>

    checksum_flash(fw_digest, world_check, hdr->firmware_length);

    return true;
fail:
    return false;
 8001c84:	2400      	movs	r4, #0
}
 8001c86:	4620      	mov	r0, r4
 8001c88:	b01c      	add	sp, #112	; 0x70
 8001c8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    rng_delay();
 8001c8e:	f000 fd77 	bl	8002780 <rng_delay>
                            hdr->firmware_length - (FW_HEADER_OFFSET + FW_HEADER_SIZE));
 8001c92:	f505 5840 	add.w	r8, r5, #12288	; 0x3000
    sha256_init(&ctx);
 8001c96:	a809      	add	r0, sp, #36	; 0x24
    uint32_t    total_len = 0;
 8001c98:	9400      	str	r4, [sp, #0]
    sha256_init(&ctx);
 8001c9a:	f003 fbf3 	bl	8005484 <sha256_init>
    checksum_more(&ctx, &total_len, start, FW_HEADER_OFFSET + FW_HEADER_SIZE - 64);
 8001c9e:	f44f 537f 	mov.w	r3, #16320	; 0x3fc0
 8001ca2:	462a      	mov	r2, r5
 8001ca4:	4669      	mov	r1, sp
 8001ca6:	a809      	add	r0, sp, #36	; 0x24
 8001ca8:	f7ff feac 	bl	8001a04 <checksum_more>
                            hdr->firmware_length - (FW_HEADER_OFFSET + FW_HEADER_SIZE));
 8001cac:	f8d8 3f98 	ldr.w	r3, [r8, #3992]	; 0xf98
    checksum_more(&ctx, &total_len, start + FW_HEADER_OFFSET + FW_HEADER_SIZE, 
 8001cb0:	f505 4280 	add.w	r2, r5, #16384	; 0x4000
 8001cb4:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8001cb8:	4669      	mov	r1, sp
 8001cba:	a809      	add	r0, sp, #36	; 0x24
 8001cbc:	f7ff fea2 	bl	8001a04 <checksum_more>
    sha256_final(&ctx, fw_digest);
 8001cc0:	a901      	add	r1, sp, #4
 8001cc2:	a809      	add	r0, sp, #36	; 0x24
 8001cc4:	f003 fc32 	bl	800552c <sha256_final>
    sha256_single(fw_digest, 32, fw_digest);
 8001cc8:	aa01      	add	r2, sp, #4
 8001cca:	4610      	mov	r0, r2
 8001ccc:	2120      	movs	r1, #32
 8001cce:	f003 fc41 	bl	8005554 <sha256_single>
    rng_delay();
 8001cd2:	f000 fd55 	bl	8002780 <rng_delay>
    if(!verify_signature(hdr, fw_digest)) {
 8001cd6:	a901      	add	r1, sp, #4
 8001cd8:	4630      	mov	r0, r6
 8001cda:	f7ff ffa1 	bl	8001c20 <verify_signature>
 8001cde:	4604      	mov	r4, r0
 8001ce0:	b918      	cbnz	r0, 8001cea <verify_firmware_in_ram+0x92>
        puts("sig fail");
 8001ce2:	4806      	ldr	r0, [pc, #24]	; (8001cfc <verify_firmware_in_ram+0xa4>)
 8001ce4:	f003 f842 	bl	8004d6c <puts>
        goto fail;
 8001ce8:	e7cd      	b.n	8001c86 <verify_firmware_in_ram+0x2e>
    checksum_flash(fw_digest, world_check, hdr->firmware_length);
 8001cea:	f8d8 2f98 	ldr.w	r2, [r8, #3992]	; 0xf98
 8001cee:	4639      	mov	r1, r7
 8001cf0:	a801      	add	r0, sp, #4
 8001cf2:	f7ff fea3 	bl	8001a3c <checksum_flash>
    return true;
 8001cf6:	e7c6      	b.n	8001c86 <verify_firmware_in_ram+0x2e>
 8001cf8:	0800e3a7 	.word	0x0800e3a7
 8001cfc:	0800e3b1 	.word	0x0800e3b1

08001d00 <verify_world_checksum>:
// - don't set the light at this point.
// - requires bootloader to have been unchanged since world_check recorded (debug issue)
//
    bool
verify_world_checksum(const uint8_t world_check[32])
{
 8001d00:	b507      	push	{r0, r1, r2, lr}
 8001d02:	9001      	str	r0, [sp, #4]
    ae_setup();
 8001d04:	f000 fe60 	bl	80029c8 <ae_setup>
    ae_pair_unlock();
 8001d08:	f001 f854 	bl	8002db4 <ae_pair_unlock>

    return (ae_checkmac_hard(KEYNUM_firmware, world_check) == 0);
 8001d0c:	9901      	ldr	r1, [sp, #4]
 8001d0e:	200e      	movs	r0, #14
 8001d10:	f001 f9de 	bl	80030d0 <ae_checkmac_hard>
}
 8001d14:	fab0 f080 	clz	r0, r0
 8001d18:	0940      	lsrs	r0, r0, #5
 8001d1a:	b003      	add	sp, #12
 8001d1c:	f85d fb04 	ldr.w	pc, [sp], #4

08001d20 <verify_firmware>:

// verify_firmware()
//
    bool
verify_firmware(void)
{
 8001d20:	b570      	push	{r4, r5, r6, lr}
    STATIC_ASSERT(sizeof(coldcardFirmwareHeader_t) == FW_HEADER_SIZE);

    rng_delay();

    // watch for unprogrammed header. and some 
    if(FW_HDR->version_string[0] == 0xff) goto blank;
 8001d22:	4e2a      	ldr	r6, [pc, #168]	; (8001dcc <verify_firmware+0xac>)
{
 8001d24:	b090      	sub	sp, #64	; 0x40
    rng_delay();
 8001d26:	f000 fd2b 	bl	8002780 <rng_delay>
    if(FW_HDR->version_string[0] == 0xff) goto blank;
 8001d2a:	f896 308c 	ldrb.w	r3, [r6, #140]	; 0x8c
 8001d2e:	2bff      	cmp	r3, #255	; 0xff
 8001d30:	d107      	bne.n	8001d42 <verify_firmware+0x22>
    puts("corrupt firmware");
    oled_show(screen_corrupt);
    return false;

blank:
    puts("no firmware");
 8001d32:	4827      	ldr	r0, [pc, #156]	; (8001dd0 <verify_firmware+0xb0>)
    puts("corrupt firmware");
 8001d34:	f003 f81a 	bl	8004d6c <puts>
    oled_show(screen_corrupt);
 8001d38:	4826      	ldr	r0, [pc, #152]	; (8001dd4 <verify_firmware+0xb4>)
 8001d3a:	f7ff f885 	bl	8000e48 <oled_show>
    return false;
 8001d3e:	2400      	movs	r4, #0
 8001d40:	e030      	b.n	8001da4 <verify_firmware+0x84>
    if(!verify_header(FW_HDR)) goto fail;
 8001d42:	4825      	ldr	r0, [pc, #148]	; (8001dd8 <verify_firmware+0xb8>)
 8001d44:	f7ff ff4e 	bl	8001be4 <verify_header>
 8001d48:	2800      	cmp	r0, #0
 8001d4a:	d03c      	beq.n	8001dc6 <verify_firmware+0xa6>
    rng_delay();
 8001d4c:	f000 fd18 	bl	8002780 <rng_delay>
    checksum_flash(fw_check, world_check, 0);
 8001d50:	2200      	movs	r2, #0
 8001d52:	a908      	add	r1, sp, #32
 8001d54:	4668      	mov	r0, sp
 8001d56:	f7ff fe71 	bl	8001a3c <checksum_flash>
    rng_delay();
 8001d5a:	f000 fd11 	bl	8002780 <rng_delay>
    if(!verify_signature(FW_HDR, fw_check)) goto fail;
 8001d5e:	481e      	ldr	r0, [pc, #120]	; (8001dd8 <verify_firmware+0xb8>)
 8001d60:	4669      	mov	r1, sp
 8001d62:	f7ff ff5d 	bl	8001c20 <verify_signature>
 8001d66:	4604      	mov	r4, r0
 8001d68:	b368      	cbz	r0, 8001dc6 <verify_firmware+0xa6>
    int not_green = ae_set_gpio_secure(world_check);
 8001d6a:	a808      	add	r0, sp, #32
 8001d6c:	f001 fbc4 	bl	80034f8 <ae_set_gpio_secure>
 8001d70:	4605      	mov	r5, r0
    rng_delay();
 8001d72:	f000 fd05 	bl	8002780 <rng_delay>
    rng_delay();
 8001d76:	f000 fd03 	bl	8002780 <rng_delay>
    return ((FLASH->OPTR & FLASH_OPTR_RDP_Msk) == 0xCC);
 8001d7a:	4b18      	ldr	r3, [pc, #96]	; (8001ddc <verify_firmware+0xbc>)
 8001d7c:	6a1b      	ldr	r3, [r3, #32]
 8001d7e:	b2db      	uxtb	r3, r3
    if(!flash_is_security_level2() && not_green) {
 8001d80:	2bcc      	cmp	r3, #204	; 0xcc
 8001d82:	d008      	beq.n	8001d96 <verify_firmware+0x76>
 8001d84:	b18d      	cbz	r5, 8001daa <verify_firmware+0x8a>
        oled_show_progress(screen_verify, 100);
 8001d86:	4816      	ldr	r0, [pc, #88]	; (8001de0 <verify_firmware+0xc0>)
 8001d88:	2164      	movs	r1, #100	; 0x64
 8001d8a:	f7ff f89f 	bl	8000ecc <oled_show_progress>
        puts("Factory boot");
 8001d8e:	4815      	ldr	r0, [pc, #84]	; (8001de4 <verify_firmware+0xc4>)
        puts("Good firmware");
 8001d90:	f002 ffec 	bl	8004d6c <puts>
 8001d94:	e006      	b.n	8001da4 <verify_firmware+0x84>
    } else if(not_green) {
 8001d96:	b145      	cbz	r5, 8001daa <verify_firmware+0x8a>
        puts("WARN: Red light");
 8001d98:	4813      	ldr	r0, [pc, #76]	; (8001de8 <verify_firmware+0xc8>)
 8001d9a:	f002 ffe7 	bl	8004d6c <puts>
        warn_fishy_firmware(screen_red_light);
 8001d9e:	4813      	ldr	r0, [pc, #76]	; (8001dec <verify_firmware+0xcc>)
        warn_fishy_firmware(screen_devmode);
 8001da0:	f7ff ff12 	bl	8001bc8 <warn_fishy_firmware>
    oled_show(screen_corrupt);

    return false;
}
 8001da4:	4620      	mov	r0, r4
 8001da6:	b010      	add	sp, #64	; 0x40
 8001da8:	bd70      	pop	{r4, r5, r6, pc}
    } else if(FW_HDR->pubkey_num == 0) {
 8001daa:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 8001dae:	b923      	cbnz	r3, 8001dba <verify_firmware+0x9a>
        puts("WARN: Unsigned firmware");
 8001db0:	480f      	ldr	r0, [pc, #60]	; (8001df0 <verify_firmware+0xd0>)
 8001db2:	f002 ffdb 	bl	8004d6c <puts>
        warn_fishy_firmware(screen_devmode);
 8001db6:	480f      	ldr	r0, [pc, #60]	; (8001df4 <verify_firmware+0xd4>)
 8001db8:	e7f2      	b.n	8001da0 <verify_firmware+0x80>
        oled_show_progress(screen_verify, 100);
 8001dba:	4809      	ldr	r0, [pc, #36]	; (8001de0 <verify_firmware+0xc0>)
 8001dbc:	2164      	movs	r1, #100	; 0x64
 8001dbe:	f7ff f885 	bl	8000ecc <oled_show_progress>
        puts("Good firmware");
 8001dc2:	480d      	ldr	r0, [pc, #52]	; (8001df8 <verify_firmware+0xd8>)
 8001dc4:	e7e4      	b.n	8001d90 <verify_firmware+0x70>
    puts("corrupt firmware");
 8001dc6:	480d      	ldr	r0, [pc, #52]	; (8001dfc <verify_firmware+0xdc>)
 8001dc8:	e7b4      	b.n	8001d34 <verify_firmware+0x14>
 8001dca:	bf00      	nop
 8001dcc:	08023f00 	.word	0x08023f00
 8001dd0:	0800e3ba 	.word	0x0800e3ba
 8001dd4:	0800d835 	.word	0x0800d835
 8001dd8:	08023f80 	.word	0x08023f80
 8001ddc:	40022000 	.word	0x40022000
 8001de0:	0800e202 	.word	0x0800e202
 8001de4:	0800e3c6 	.word	0x0800e3c6
 8001de8:	0800e3d3 	.word	0x0800e3d3
 8001dec:	0800dd32 	.word	0x0800dd32
 8001df0:	0800e3e3 	.word	0x0800e3e3
 8001df4:	0800d8f2 	.word	0x0800d8f2
 8001df8:	0800e3fb 	.word	0x0800e3fb
 8001dfc:	0800e409 	.word	0x0800e409

08001e00 <systick_setup>:
    void
systick_setup(void)
{
    const uint32_t ticks = HCLK_FREQUENCY/1000;

    SysTick->LOAD = (ticks - 1);
 8001e00:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8001e04:	4a03      	ldr	r2, [pc, #12]	; (8001e14 <systick_setup+0x14>)
 8001e06:	615a      	str	r2, [r3, #20]
    SysTick->VAL = 0;
 8001e08:	2200      	movs	r2, #0
 8001e0a:	619a      	str	r2, [r3, #24]
    SysTick->CTRL = SYSTICK_CLKSOURCE_HCLK | SysTick_CTRL_ENABLE_Msk;
 8001e0c:	2205      	movs	r2, #5
 8001e0e:	611a      	str	r2, [r3, #16]
}
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	0001d4bf 	.word	0x0001d4bf

08001e18 <system_init0>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001e18:	4a0e      	ldr	r2, [pc, #56]	; (8001e54 <system_init0+0x3c>)
 8001e1a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001e1e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e22:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001e26:	4b0c      	ldr	r3, [pc, #48]	; (8001e58 <system_init0+0x40>)
 8001e28:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001e2a:	2100      	movs	r1, #0
  RCC->CR |= RCC_CR_MSION;
 8001e2c:	f042 0201 	orr.w	r2, r2, #1
 8001e30:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 8001e32:	6099      	str	r1, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8001e3a:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8001e3e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001e40:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e44:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001e4c:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001e4e:	6199      	str	r1, [r3, #24]
}
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop
 8001e54:	e000ed00 	.word	0xe000ed00
 8001e58:	40021000 	.word	0x40021000

08001e5c <clocks_setup>:

// clocks_setup()
//
    void
clocks_setup(void)
{
 8001e5c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

    // setup power supplies
    HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);

    // Configure LSE Drive Capability
    __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001e60:	4c41      	ldr	r4, [pc, #260]	; (8001f68 <clocks_setup+0x10c>)
{
 8001e62:	b0c1      	sub	sp, #260	; 0x104
    HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001e64:	2000      	movs	r0, #0
 8001e66:	f005 f953 	bl	8007110 <HAL_PWREx_ControlVoltageScaling>
    __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001e6a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001e6e:	f023 0318 	bic.w	r3, r3, #24
 8001e72:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90

    // Enable HSE Oscillator and activate PLL with HSE as source
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;

    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e76:	2201      	movs	r2, #1
 8001e78:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e7c:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    RCC_OscInitStruct.LSEState = RCC_LSE_OFF;
    RCC_OscInitStruct.MSIState = RCC_MSI_OFF;

    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e80:	2703      	movs	r7, #3

    // Select PLL as system clock source and configure
    // the HCLK, PCLK1 and PCLK2 clocks dividers
    RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK 
 8001e82:	230f      	movs	r3, #15
    RCC_OscInitStruct.LSEState = RCC_LSE_OFF;
 8001e84:	2500      	movs	r5, #0
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e86:	2602      	movs	r6, #2
                                    | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e88:	e9cd 3705 	strd	r3, r7, [sp, #20]

    RCC_OscInitStruct.PLL.PLLM = CKCC_CLK_PLLM;
    RCC_OscInitStruct.PLL.PLLN = CKCC_CLK_PLLN;
    RCC_OscInitStruct.PLL.PLLP = CKCC_CLK_PLLP;
 8001e8c:	f04f 0807 	mov.w	r8, #7
 8001e90:	233c      	movs	r3, #60	; 0x3c
    RCC_OscInitStruct.PLL.PLLQ = CKCC_CLK_PLLQ;
 8001e92:	f04f 0905 	mov.w	r9, #5

    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

    HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001e96:	a80a      	add	r0, sp, #40	; 0x28
    RCC_OscInitStruct.PLL.PLLP = CKCC_CLK_PLLP;
 8001e98:	e9cd 3817 	strd	r3, r8, [sp, #92]	; 0x5c
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e9c:	e9cd 6714 	strd	r6, r7, [sp, #80]	; 0x50
    RCC_OscInitStruct.PLL.PLLR = CKCC_CLK_PLLR;
 8001ea0:	e9cd 9619 	strd	r9, r6, [sp, #100]	; 0x64
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001ea4:	e9cd 5507 	strd	r5, r5, [sp, #28]
    RCC_OscInitStruct.LSEState = RCC_LSE_OFF;
 8001ea8:	950c      	str	r5, [sp, #48]	; 0x30
    RCC_OscInitStruct.MSIState = RCC_MSI_OFF;
 8001eaa:	9510      	str	r5, [sp, #64]	; 0x40
    RCC_OscInitStruct.PLL.PLLM = CKCC_CLK_PLLM;
 8001eac:	9616      	str	r6, [sp, #88]	; 0x58
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001eae:	9509      	str	r5, [sp, #36]	; 0x24
    HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001eb0:	f006 fcba 	bl	8008828 <HAL_RCC_OscConfig>

    HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 8001eb4:	4649      	mov	r1, r9
 8001eb6:	a805      	add	r0, sp, #20
 8001eb8:	f006 ff64 	bl	8008d84 <HAL_RCC_ClockConfig>

    // DIS-able MSI-Hardware auto calibration mode with LSE
    CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8001ebc:	6823      	ldr	r3, [r4, #0]
 8001ebe:	f023 0304 	bic.w	r3, r3, #4
 8001ec2:	6023      	str	r3, [r4, #0]

    RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_I2C2
 8001ec4:	4b29      	ldr	r3, [pc, #164]	; (8001f6c <clocks_setup+0x110>)
 8001ec6:	931b      	str	r3, [sp, #108]	; 0x6c

    // PLLSAI is used to clock USB, ADC, I2C1 and RNG. The frequency is
    // HSE(8MHz)/PLLM(2)*PLLSAI1N(24)/PLLSAIQ(2) = 48MHz.
    //
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001ec8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001ecc:	933b      	str	r3, [sp, #236]	; 0xec
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001ece:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001ed2:	9338      	str	r3, [sp, #224]	; 0xe0
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV32; // but unused
    PeriphClkInitStruct.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 8001ed4:	933a      	str	r3, [sp, #232]	; 0xe8

    PeriphClkInitStruct.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
    PeriphClkInitStruct.PLLSAI1.PLLSAI1M = 2;
    PeriphClkInitStruct.PLLSAI1.PLLSAI1N = 24;
 8001ed6:	2318      	movs	r3, #24
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV32; // but unused
 8001ed8:	f44f 7240 	mov.w	r2, #768	; 0x300
    PeriphClkInitStruct.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001edc:	e9cd 381e 	strd	r3, r8, [sp, #120]	; 0x78
    PeriphClkInitStruct.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK
                                                 |RCC_PLLSAI1_48M2CLK
                                                 |RCC_PLLSAI1_ADC1CLK;

    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8001ee0:	a81b      	add	r0, sp, #108	; 0x6c
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK
 8001ee2:	4b23      	ldr	r3, [pc, #140]	; (8001f70 <clocks_setup+0x114>)
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV32; // but unused
 8001ee4:	923f      	str	r2, [sp, #252]	; 0xfc
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK
 8001ee6:	9322      	str	r3, [sp, #136]	; 0x88
    PeriphClkInitStruct.PLLSAI1.PLLSAI1M = 2;
 8001ee8:	e9cd 761c 	strd	r7, r6, [sp, #112]	; 0x70
    PeriphClkInitStruct.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001eec:	e9cd 6620 	strd	r6, r6, [sp, #128]	; 0x80
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001ef0:	9531      	str	r5, [sp, #196]	; 0xc4
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8001ef2:	9536      	str	r5, [sp, #216]	; 0xd8
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8001ef4:	f007 fa6a 	bl	80093cc <HAL_RCCEx_PeriphCLKConfig>

    __HAL_RCC_RTC_ENABLE();
 8001ef8:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001efc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f00:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
    __HAL_RCC_HASH_CLK_ENABLE();        // for SHA256
 8001f04:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001f06:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f0a:	64e3      	str	r3, [r4, #76]	; 0x4c
 8001f0c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001f0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f12:	9301      	str	r3, [sp, #4]
 8001f14:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_SPI1_CLK_ENABLE();        // for OLED
 8001f16:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001f18:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001f1c:	6623      	str	r3, [r4, #96]	; 0x60
 8001f1e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001f20:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f24:	9302      	str	r3, [sp, #8]
 8001f26:	9b02      	ldr	r3, [sp, #8]
    //__HAL_RCC_SPI2_CLK_ENABLE();        // for SPI flash
    __HAL_RCC_DMAMUX1_CLK_ENABLE();     // (need this) because code missing in mpy?
 8001f28:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001f2a:	f043 0304 	orr.w	r3, r3, #4
 8001f2e:	64a3      	str	r3, [r4, #72]	; 0x48
 8001f30:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001f32:	f003 0304 	and.w	r3, r3, #4
 8001f36:	9303      	str	r3, [sp, #12]
 8001f38:	9b03      	ldr	r3, [sp, #12]

    // for SE2
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001f3a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001f3c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001f40:	65a3      	str	r3, [r4, #88]	; 0x58
 8001f42:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001f44:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f48:	9304      	str	r3, [sp, #16]
 8001f4a:	9b04      	ldr	r3, [sp, #16]
    __HAL_RCC_I2C2_FORCE_RESET();
 8001f4c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001f4e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001f52:	63a3      	str	r3, [r4, #56]	; 0x38
    __HAL_RCC_I2C2_RELEASE_RESET();
 8001f54:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001f56:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001f5a:	63a3      	str	r3, [r4, #56]	; 0x38

    // setup SYSTICK, but we don't have the irq hooked up and not using HAL
    // but we use it in polling mode for delay_ms()
    systick_setup();
 8001f5c:	f7ff ff50 	bl	8001e00 <systick_setup>

}
 8001f60:	b041      	add	sp, #260	; 0x104
 8001f62:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001f66:	bf00      	nop
 8001f68:	40021000 	.word	0x40021000
 8001f6c:	00066880 	.word	0x00066880
 8001f70:	01110000 	.word	0x01110000

08001f74 <flash_ob_lock.part.0>:
    } else {

        // write changes to OB flash bytes

        // Set OPTSTRT bit
        SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 8001f74:	4b13      	ldr	r3, [pc, #76]	; (8001fc4 <flash_ob_lock.part.0+0x50>)
 8001f76:	695a      	ldr	r2, [r3, #20]
 8001f78:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001f7c:	615a      	str	r2, [r3, #20]
    while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) {
 8001f7e:	691a      	ldr	r2, [r3, #16]
 8001f80:	03d2      	lsls	r2, r2, #15
 8001f82:	d4fc      	bmi.n	8001f7e <flash_ob_lock.part.0+0xa>
    uint32_t error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8001f84:	6919      	ldr	r1, [r3, #16]
    if(error) {
 8001f86:	4a10      	ldr	r2, [pc, #64]	; (8001fc8 <flash_ob_lock.part.0+0x54>)
 8001f88:	4211      	tst	r1, r2
 8001f8a:	d104      	bne.n	8001f96 <flash_ob_lock.part.0+0x22>
    if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP)) {
 8001f8c:	691a      	ldr	r2, [r3, #16]
 8001f8e:	07d0      	lsls	r0, r2, #31
        __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001f90:	bf44      	itt	mi
 8001f92:	2201      	movmi	r2, #1
 8001f94:	611a      	strmi	r2, [r3, #16]

        /// Wait for update to complete
        _flash_wait_done();

        // lock OB again.
        SET_BIT(FLASH->CR, FLASH_CR_OPTLOCK);
 8001f96:	4b0b      	ldr	r3, [pc, #44]	; (8001fc4 <flash_ob_lock.part.0+0x50>)
 8001f98:	695a      	ldr	r2, [r3, #20]
 8001f9a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001f9e:	615a      	str	r2, [r3, #20]

        // include "launch" to make them take effect NOW
        SET_BIT(FLASH->CR, FLASH_CR_OBL_LAUNCH);
 8001fa0:	695a      	ldr	r2, [r3, #20]
 8001fa2:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8001fa6:	615a      	str	r2, [r3, #20]
    while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) {
 8001fa8:	691a      	ldr	r2, [r3, #16]
 8001faa:	03d1      	lsls	r1, r2, #15
 8001fac:	d4fc      	bmi.n	8001fa8 <flash_ob_lock.part.0+0x34>
    uint32_t error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8001fae:	6919      	ldr	r1, [r3, #16]
    if(error) {
 8001fb0:	4a05      	ldr	r2, [pc, #20]	; (8001fc8 <flash_ob_lock.part.0+0x54>)
 8001fb2:	4211      	tst	r1, r2
 8001fb4:	d104      	bne.n	8001fc0 <flash_ob_lock.part.0+0x4c>
    if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP)) {
 8001fb6:	691a      	ldr	r2, [r3, #16]
 8001fb8:	07d2      	lsls	r2, r2, #31
        __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001fba:	bf44      	itt	mi
 8001fbc:	2201      	movmi	r2, #1
 8001fbe:	611a      	strmi	r2, [r3, #16]

        _flash_wait_done();
    }
}
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop
 8001fc4:	40022000 	.word	0x40022000
 8001fc8:	0002c3fa 	.word	0x0002c3fa

08001fcc <flash_setup0>:
{
 8001fcc:	b507      	push	{r0, r1, r2, lr}
    memcpy(&_srelocate, &_etext, ((uint32_t)&_erelocate)-(uint32_t)&_srelocate);
 8001fce:	4809      	ldr	r0, [pc, #36]	; (8001ff4 <flash_setup0+0x28>)
 8001fd0:	4a09      	ldr	r2, [pc, #36]	; (8001ff8 <flash_setup0+0x2c>)
 8001fd2:	490a      	ldr	r1, [pc, #40]	; (8001ffc <flash_setup0+0x30>)
 8001fd4:	1a12      	subs	r2, r2, r0
 8001fd6:	f00b fb05 	bl	800d5e4 <memcpy>
    __HAL_RCC_FLASH_CLK_ENABLE();
 8001fda:	4b09      	ldr	r3, [pc, #36]	; (8002000 <flash_setup0+0x34>)
 8001fdc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001fde:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001fe2:	649a      	str	r2, [r3, #72]	; 0x48
 8001fe4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fe6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fea:	9301      	str	r3, [sp, #4]
 8001fec:	9b01      	ldr	r3, [sp, #4]
}
 8001fee:	b003      	add	sp, #12
 8001ff0:	f85d fb04 	ldr.w	pc, [sp], #4
 8001ff4:	2009e000 	.word	0x2009e000
 8001ff8:	2009e150 	.word	0x2009e150
 8001ffc:	0800ea08 	.word	0x0800ea08
 8002000:	40021000 	.word	0x40021000

08002004 <flash_lock>:
    SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002004:	4a02      	ldr	r2, [pc, #8]	; (8002010 <flash_lock+0xc>)
 8002006:	6953      	ldr	r3, [r2, #20]
 8002008:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800200c:	6153      	str	r3, [r2, #20]
}
 800200e:	4770      	bx	lr
 8002010:	40022000 	.word	0x40022000

08002014 <flash_unlock>:
{
 8002014:	b508      	push	{r3, lr}
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK)) {
 8002016:	4b08      	ldr	r3, [pc, #32]	; (8002038 <flash_unlock+0x24>)
 8002018:	695a      	ldr	r2, [r3, #20]
 800201a:	2a00      	cmp	r2, #0
 800201c:	da0a      	bge.n	8002034 <flash_unlock+0x20>
        WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800201e:	4a07      	ldr	r2, [pc, #28]	; (800203c <flash_unlock+0x28>)
 8002020:	609a      	str	r2, [r3, #8]
        WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002022:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8002026:	609a      	str	r2, [r3, #8]
        if(READ_BIT(FLASH->CR, FLASH_CR_LOCK)) {
 8002028:	695b      	ldr	r3, [r3, #20]
 800202a:	2b00      	cmp	r3, #0
 800202c:	da02      	bge.n	8002034 <flash_unlock+0x20>
            INCONSISTENT("failed to unlock");
 800202e:	4804      	ldr	r0, [pc, #16]	; (8002040 <flash_unlock+0x2c>)
 8002030:	f7fe fd0a 	bl	8000a48 <fatal_error>
}
 8002034:	bd08      	pop	{r3, pc}
 8002036:	bf00      	nop
 8002038:	40022000 	.word	0x40022000
 800203c:	45670123 	.word	0x45670123
 8002040:	0800d6c0 	.word	0x0800d6c0

08002044 <flash_ob_lock>:
{
 8002044:	b510      	push	{r4, lr}
    if(!lock) {
 8002046:	b980      	cbnz	r0, 800206a <flash_ob_lock+0x26>
        if(READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK)) {
 8002048:	4c0a      	ldr	r4, [pc, #40]	; (8002074 <flash_ob_lock+0x30>)
 800204a:	6963      	ldr	r3, [r4, #20]
 800204c:	005a      	lsls	r2, r3, #1
 800204e:	d510      	bpl.n	8002072 <flash_ob_lock+0x2e>
            flash_unlock();
 8002050:	f7ff ffe0 	bl	8002014 <flash_unlock>
            WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 8002054:	4b08      	ldr	r3, [pc, #32]	; (8002078 <flash_ob_lock+0x34>)
 8002056:	60e3      	str	r3, [r4, #12]
            WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 8002058:	f103 3344 	add.w	r3, r3, #1145324612	; 0x44444444
 800205c:	60e3      	str	r3, [r4, #12]
            if(READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK)) {
 800205e:	6963      	ldr	r3, [r4, #20]
 8002060:	005b      	lsls	r3, r3, #1
 8002062:	d506      	bpl.n	8002072 <flash_ob_lock+0x2e>
                INCONSISTENT("failed to OB unlock");
 8002064:	4805      	ldr	r0, [pc, #20]	; (800207c <flash_ob_lock+0x38>)
 8002066:	f7fe fcef 	bl	8000a48 <fatal_error>
}
 800206a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800206e:	f7ff bf81 	b.w	8001f74 <flash_ob_lock.part.0>
 8002072:	bd10      	pop	{r4, pc}
 8002074:	40022000 	.word	0x40022000
 8002078:	08192a3b 	.word	0x08192a3b
 800207c:	0800d6c0 	.word	0x0800d6c0

08002080 <pick_pairing_secret>:

// pick_pairing_secret()
//
    static void
pick_pairing_secret(void)
{
 8002080:	b570      	push	{r4, r5, r6, lr}
 8002082:	f5ad 6d85 	sub.w	sp, sp, #1064	; 0x428
    // important the RNG works here. ok to call setup multiple times.
    rng_setup();
 8002086:	f000 fb39 	bl	80026fc <rng_setup>
 800208a:	24c8      	movs	r4, #200	; 0xc8

    // Demo to anyone watching that the RNG is working, but likely only
    // to be seen by production team during initial powerup.
    uint8_t    tmp[1024];
    for(int i=0; i<200; i++) {
        rng_buffer(tmp, sizeof(tmp));
 800208c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002090:	a80a      	add	r0, sp, #40	; 0x28
 8002092:	f000 fb5f 	bl	8002754 <rng_buffer>

        oled_show_raw(sizeof(tmp), (void *)tmp);
 8002096:	a90a      	add	r1, sp, #40	; 0x28
 8002098:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800209c:	f7fe fea8 	bl	8000df0 <oled_show_raw>
    for(int i=0; i<200; i++) {
 80020a0:	3c01      	subs	r4, #1
 80020a2:	d1f3      	bne.n	800208c <pick_pairing_secret+0xc>
    }

    oled_factory_busy();
 80020a4:	f7fe ff92 	bl	8000fcc <oled_factory_busy>

    // .. but don't use those numbers, because those are semi-public now.
    uint32_t secret[8];
    for(int i=0; i<8; i++) {
 80020a8:	ad02      	add	r5, sp, #8
    oled_factory_busy();
 80020aa:	462e      	mov	r6, r5
        secret[i] = rng_sample();
 80020ac:	f000 fb14 	bl	80026d8 <rng_sample>
    for(int i=0; i<8; i++) {
 80020b0:	3401      	adds	r4, #1
 80020b2:	2c08      	cmp	r4, #8
        secret[i] = rng_sample();
 80020b4:	f846 0b04 	str.w	r0, [r6], #4
    for(int i=0; i<8; i++) {
 80020b8:	d1f8      	bne.n	80020ac <pick_pairing_secret+0x2c>
    }

    // enforce policy that first word is not all ones (so it never
    // looks like unprogrammed flash).
    while(secret[0] == ~0) {
 80020ba:	682b      	ldr	r3, [r5, #0]
 80020bc:	3301      	adds	r3, #1
 80020be:	d00c      	beq.n	80020da <pick_pairing_secret+0x5a>

    // Write pairing secret into flash
    {
        uint32_t dest = (uint32_t)&rom_secrets->pairing_secret;

        flash_unlock();
 80020c0:	f7ff ffa8 	bl	8002014 <flash_unlock>
        uint32_t dest = (uint32_t)&rom_secrets->pairing_secret;
 80020c4:	4c16      	ldr	r4, [pc, #88]	; (8002120 <pick_pairing_secret+0xa0>)
        for(int i=0; i<8; i+=2, dest += 8) {
 80020c6:	4e17      	ldr	r6, [pc, #92]	; (8002124 <pick_pairing_secret+0xa4>)
            uint64_t    val = (((uint64_t)secret[i]) << 32) | secret[i+1];

            if(flash_burn(dest, val)) {
 80020c8:	e9d5 3200 	ldrd	r3, r2, [r5]
 80020cc:	4620      	mov	r0, r4
 80020ce:	f00b faef 	bl	800d6b0 <__flash_burn_veneer>
 80020d2:	b130      	cbz	r0, 80020e2 <pick_pairing_secret+0x62>
                INCONSISTENT("flash fail");
 80020d4:	4814      	ldr	r0, [pc, #80]	; (8002128 <pick_pairing_secret+0xa8>)
 80020d6:	f7fe fcb7 	bl	8000a48 <fatal_error>
        secret[0] = rng_sample();
 80020da:	f000 fafd 	bl	80026d8 <rng_sample>
 80020de:	6028      	str	r0, [r5, #0]
 80020e0:	e7eb      	b.n	80020ba <pick_pairing_secret+0x3a>
        for(int i=0; i<8; i+=2, dest += 8) {
 80020e2:	3408      	adds	r4, #8
 80020e4:	42b4      	cmp	r4, r6
 80020e6:	f105 0508 	add.w	r5, r5, #8
 80020ea:	d1ed      	bne.n	80020c8 <pick_pairing_secret+0x48>
            }
        }
        flash_lock();
 80020ec:	f7ff ff8a 	bl	8002004 <flash_lock>
                                + sizeof(rom_secrets->mcu_hmac_key);

        STATIC_ASSERT(offsetof(rom_secrets_t, hash_cache_secret) % 8 == 0);
        STATIC_ASSERT(blen % 8 == 0);

        flash_unlock();
 80020f0:	f7ff ff90 	bl	8002014 <flash_unlock>
        uint32_t dest = (uint32_t)&rom_secrets->hash_cache_secret;
 80020f4:	4c0d      	ldr	r4, [pc, #52]	; (800212c <pick_pairing_secret+0xac>)
        for(int i=0; i<blen; i+=8, dest += 8) {
 80020f6:	4d0e      	ldr	r5, [pc, #56]	; (8002130 <pick_pairing_secret+0xb0>)
            uint64_t    val = ((uint64_t)rng_sample() << 32) | rng_sample();
 80020f8:	f000 faee 	bl	80026d8 <rng_sample>
 80020fc:	9001      	str	r0, [sp, #4]
 80020fe:	f000 faeb 	bl	80026d8 <rng_sample>

            if(flash_burn(dest, val)) {
 8002102:	9b01      	ldr	r3, [sp, #4]
            uint64_t    val = ((uint64_t)rng_sample() << 32) | rng_sample();
 8002104:	4602      	mov	r2, r0
            if(flash_burn(dest, val)) {
 8002106:	4620      	mov	r0, r4
 8002108:	f00b fad2 	bl	800d6b0 <__flash_burn_veneer>
 800210c:	2800      	cmp	r0, #0
 800210e:	d1e1      	bne.n	80020d4 <pick_pairing_secret+0x54>
        for(int i=0; i<blen; i+=8, dest += 8) {
 8002110:	3408      	adds	r4, #8
 8002112:	42ac      	cmp	r4, r5
 8002114:	d1f0      	bne.n	80020f8 <pick_pairing_secret+0x78>
                INCONSISTENT("flash fail");
            }
        }
        flash_lock();
 8002116:	f7ff ff75 	bl	8002004 <flash_lock>
    }
    
}
 800211a:	f50d 6d85 	add.w	sp, sp, #1064	; 0x428
 800211e:	bd70      	pop	{r4, r5, r6, pc}
 8002120:	0801c000 	.word	0x0801c000
 8002124:	0801c020 	.word	0x0801c020
 8002128:	0800d6c0 	.word	0x0800d6c0
 800212c:	0801c070 	.word	0x0801c070
 8002130:	0801c0b0 	.word	0x0801c0b0

08002134 <flash_save_ae_serial>:
//
// Write the serial number of ATECC608 into flash forever.
//
    void
flash_save_ae_serial(const uint8_t serial[9])
{
 8002134:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002136:	4602      	mov	r2, r0
    uint64_t    tmp[2];
    memset(&tmp, 0x0, sizeof(tmp));
 8002138:	2300      	movs	r3, #0
    memcpy(&tmp, serial, 9);
 800213a:	6800      	ldr	r0, [r0, #0]
 800213c:	6851      	ldr	r1, [r2, #4]
 800213e:	7a12      	ldrb	r2, [r2, #8]
    memset(&tmp, 0x0, sizeof(tmp));
 8002140:	e9cd 3302 	strd	r3, r3, [sp, #8]
    memcpy(&tmp, serial, 9);
 8002144:	466b      	mov	r3, sp
 8002146:	c303      	stmia	r3!, {r0, r1}
 8002148:	701a      	strb	r2, [r3, #0]

    flash_setup0();
 800214a:	f7ff ff3f 	bl	8001fcc <flash_setup0>
    flash_unlock();
 800214e:	f7ff ff61 	bl	8002014 <flash_unlock>

    if(flash_burn((uint32_t)&rom_secrets->ae_serial_number[0], tmp[0])) {
 8002152:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002156:	4809      	ldr	r0, [pc, #36]	; (800217c <flash_save_ae_serial+0x48>)
 8002158:	f00b faaa 	bl	800d6b0 <__flash_burn_veneer>
 800215c:	b110      	cbz	r0, 8002164 <flash_save_ae_serial+0x30>
        INCONSISTENT("fail1");
 800215e:	4808      	ldr	r0, [pc, #32]	; (8002180 <flash_save_ae_serial+0x4c>)
 8002160:	f7fe fc72 	bl	8000a48 <fatal_error>
    }
    if(flash_burn((uint32_t)&rom_secrets->ae_serial_number[1], tmp[1])) {
 8002164:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002168:	4806      	ldr	r0, [pc, #24]	; (8002184 <flash_save_ae_serial+0x50>)
 800216a:	f00b faa1 	bl	800d6b0 <__flash_burn_veneer>
 800216e:	2800      	cmp	r0, #0
 8002170:	d1f5      	bne.n	800215e <flash_save_ae_serial+0x2a>
        INCONSISTENT("fail2");
    }

    flash_lock();
}
 8002172:	b005      	add	sp, #20
 8002174:	f85d eb04 	ldr.w	lr, [sp], #4
    flash_lock();
 8002178:	f7ff bf44 	b.w	8002004 <flash_lock>
 800217c:	0801c040 	.word	0x0801c040
 8002180:	0800d6c0 	.word	0x0800d6c0
 8002184:	0801c048 	.word	0x0801c048

08002188 <flash_save_bag_number>:
//
// Write bag number (probably a string)
//
    void
flash_save_bag_number(const uint8_t new_number[32])
{
 8002188:	b570      	push	{r4, r5, r6, lr}
 800218a:	b088      	sub	sp, #32
    uint32_t dest = (uint32_t)&rom_secrets->bag_number[0];
    uint64_t tmp[4] = { 0 };
    uint64_t *src = tmp;

    STATIC_ASSERT(sizeof(tmp) == 32);
    memcpy(tmp, new_number, 32);
 800218c:	4603      	mov	r3, r0
 800218e:	466c      	mov	r4, sp
 8002190:	f100 0520 	add.w	r5, r0, #32
 8002194:	6818      	ldr	r0, [r3, #0]
 8002196:	6859      	ldr	r1, [r3, #4]
 8002198:	4622      	mov	r2, r4
 800219a:	c203      	stmia	r2!, {r0, r1}
 800219c:	3308      	adds	r3, #8
 800219e:	42ab      	cmp	r3, r5
 80021a0:	4614      	mov	r4, r2
 80021a2:	d1f7      	bne.n	8002194 <flash_save_bag_number+0xc>

    flash_setup0();
 80021a4:	f7ff ff12 	bl	8001fcc <flash_setup0>
    flash_unlock();
 80021a8:	f7ff ff34 	bl	8002014 <flash_unlock>
    uint32_t dest = (uint32_t)&rom_secrets->bag_number[0];
 80021ac:	4d09      	ldr	r5, [pc, #36]	; (80021d4 <flash_save_bag_number+0x4c>)

    // NOTE: can only write once! No provision for read/check, and write
    // when non-ones will fail.
    for(int i=0; i<(32/8); i++, dest+=8, src++) {
 80021ae:	4e0a      	ldr	r6, [pc, #40]	; (80021d8 <flash_save_bag_number+0x50>)
 80021b0:	466c      	mov	r4, sp
        if(flash_burn(dest, *src)) {
 80021b2:	e8f4 2302 	ldrd	r2, r3, [r4], #8
 80021b6:	4628      	mov	r0, r5
 80021b8:	f00b fa7a 	bl	800d6b0 <__flash_burn_veneer>
 80021bc:	b110      	cbz	r0, 80021c4 <flash_save_bag_number+0x3c>
            INCONSISTENT("fail write");
 80021be:	4807      	ldr	r0, [pc, #28]	; (80021dc <flash_save_bag_number+0x54>)
 80021c0:	f7fe fc42 	bl	8000a48 <fatal_error>
    for(int i=0; i<(32/8); i++, dest+=8, src++) {
 80021c4:	3508      	adds	r5, #8
 80021c6:	42b5      	cmp	r5, r6
 80021c8:	d1f3      	bne.n	80021b2 <flash_save_bag_number+0x2a>
        }
    }

    flash_lock();
}
 80021ca:	b008      	add	sp, #32
 80021cc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    flash_lock();
 80021d0:	f7ff bf18 	b.w	8002004 <flash_lock>
 80021d4:	0801c050 	.word	0x0801c050
 80021d8:	0801c070 	.word	0x0801c070
 80021dc:	0800d6c0 	.word	0x0800d6c0

080021e0 <flash_save_se2_data>:
// Save bunch of stuff related to SE2. Allow updates to sections that are
// given as ones at this point.
//
    void
flash_save_se2_data(const se2_secrets_t *se2)
{
 80021e0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80021e4:	4605      	mov	r5, r0
    uint8_t *dest = (uint8_t *)&rom_secrets->se2;
 80021e6:	4c1a      	ldr	r4, [pc, #104]	; (8002250 <flash_save_se2_data+0x70>)
    STATIC_ASSERT(offsetof(rom_secrets_t, se2) % 8 == 0);

    flash_setup0();
    flash_unlock();

    for(int i=0; i<(sizeof(se2_secrets_t)/8); i++, dest+=8, src+=8) {
 80021e8:	f8df 8070 	ldr.w	r8, [pc, #112]	; 800225c <flash_save_se2_data+0x7c>
    flash_setup0();
 80021ec:	f7ff feee 	bl	8001fcc <flash_setup0>
    flash_unlock();
 80021f0:	f7ff ff10 	bl	8002014 <flash_unlock>
    for(int i=0; i<(sizeof(se2_secrets_t)/8); i++, dest+=8, src+=8) {
 80021f4:	1b2d      	subs	r5, r5, r4
 80021f6:	eb05 0c04 	add.w	ip, r5, r4
        uint64_t val;
        memcpy(&val, src, sizeof(val));
 80021fa:	5928      	ldr	r0, [r5, r4]
 80021fc:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8002200:	466b      	mov	r3, sp

        // don't write if all ones or already written correctly
        if(val == ~0) continue;
 8002202:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 8002206:	bf08      	it	eq
 8002208:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
        memcpy(&val, src, sizeof(val));
 800220c:	c303      	stmia	r3!, {r0, r1}
        if(val == ~0) continue;
 800220e:	4607      	mov	r7, r0
 8002210:	460e      	mov	r6, r1
 8002212:	d015      	beq.n	8002240 <flash_save_se2_data+0x60>
        if(check_equal(dest, src, 8)) continue;
 8002214:	2208      	movs	r2, #8
 8002216:	4661      	mov	r1, ip
 8002218:	4620      	mov	r0, r4
 800221a:	f000 fa4c 	bl	80026b6 <check_equal>
 800221e:	b978      	cbnz	r0, 8002240 <flash_save_se2_data+0x60>

        // can't write if not ones already
        ASSERT(check_all_ones(dest, 8));
 8002220:	2108      	movs	r1, #8
 8002222:	4620      	mov	r0, r4
 8002224:	f000 fa2e 	bl	8002684 <check_all_ones>
 8002228:	b910      	cbnz	r0, 8002230 <flash_save_se2_data+0x50>
 800222a:	480a      	ldr	r0, [pc, #40]	; (8002254 <flash_save_se2_data+0x74>)

        if(flash_burn((uint32_t)dest, val)) {
            INCONSISTENT("fail write");
 800222c:	f7fe fc0c 	bl	8000a48 <fatal_error>
        if(flash_burn((uint32_t)dest, val)) {
 8002230:	463a      	mov	r2, r7
 8002232:	4633      	mov	r3, r6
 8002234:	4620      	mov	r0, r4
 8002236:	f00b fa3b 	bl	800d6b0 <__flash_burn_veneer>
 800223a:	b108      	cbz	r0, 8002240 <flash_save_se2_data+0x60>
            INCONSISTENT("fail write");
 800223c:	4806      	ldr	r0, [pc, #24]	; (8002258 <flash_save_se2_data+0x78>)
 800223e:	e7f5      	b.n	800222c <flash_save_se2_data+0x4c>
    for(int i=0; i<(sizeof(se2_secrets_t)/8); i++, dest+=8, src+=8) {
 8002240:	3408      	adds	r4, #8
 8002242:	4544      	cmp	r4, r8
 8002244:	d1d7      	bne.n	80021f6 <flash_save_se2_data+0x16>
        }
    }

    flash_lock();
}
 8002246:	b002      	add	sp, #8
 8002248:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    flash_lock();
 800224c:	f7ff beda 	b.w	8002004 <flash_lock>
 8002250:	0801c0b0 	.word	0x0801c0b0
 8002254:	0800e3a0 	.word	0x0800e3a0
 8002258:	0800d6c0 	.word	0x0800d6c0
 800225c:	0801c190 	.word	0x0801c190

08002260 <flash_setup>:
//
// This is really a state-machine, to recover boards that are booted w/ missing AE chip.
//
    void
flash_setup(void)
{
 8002260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

    // see if we have picked a pairing secret yet.
    // NOTE: critical section for glitching (at least in past versions)
    //  - check_all.. functions have a rng_delay in them already
    rng_delay();
    bool blank_ps = check_all_ones(rom_secrets->pairing_secret, 32);
 8002264:	4d3e      	ldr	r5, [pc, #248]	; (8002360 <flash_setup+0x100>)
{
 8002266:	b088      	sub	sp, #32
    flash_setup0();
 8002268:	f7ff feb0 	bl	8001fcc <flash_setup0>
    rng_delay();
 800226c:	f000 fa88 	bl	8002780 <rng_delay>
    bool blank_ps = check_all_ones(rom_secrets->pairing_secret, 32);
 8002270:	2120      	movs	r1, #32
 8002272:	4628      	mov	r0, r5
 8002274:	f000 fa06 	bl	8002684 <check_all_ones>
    bool zeroed_ps = check_all_zeros(rom_secrets->pairing_secret, 32);
 8002278:	2120      	movs	r1, #32
    bool blank_ps = check_all_ones(rom_secrets->pairing_secret, 32);
 800227a:	4606      	mov	r6, r0
    bool zeroed_ps = check_all_zeros(rom_secrets->pairing_secret, 32);
 800227c:	4628      	mov	r0, r5
 800227e:	f000 fa0b 	bl	8002698 <check_all_zeros>
    bool blank_xor = check_all_ones(rom_secrets->pairing_secret_xor, 32);
 8002282:	2120      	movs	r1, #32
    bool zeroed_ps = check_all_zeros(rom_secrets->pairing_secret, 32);
 8002284:	4607      	mov	r7, r0
    bool blank_xor = check_all_ones(rom_secrets->pairing_secret_xor, 32);
 8002286:	4837      	ldr	r0, [pc, #220]	; (8002364 <flash_setup+0x104>)
 8002288:	f000 f9fc 	bl	8002684 <check_all_ones>
    bool blank_ae = (~rom_secrets->ae_serial_number[0] == 0);
 800228c:	e9d5 8510 	ldrd	r8, r5, [r5, #64]	; 0x40
    bool blank_xor = check_all_ones(rom_secrets->pairing_secret_xor, 32);
 8002290:	4604      	mov	r4, r0
    rng_delay();
 8002292:	f000 fa75 	bl	8002780 <rng_delay>

    if(zeroed_ps) {
 8002296:	b127      	cbz	r7, 80022a2 <flash_setup+0x42>
        // fast brick process leaves us w/ zero pairing secret
        oled_show(screen_brick);
 8002298:	4833      	ldr	r0, [pc, #204]	; (8002368 <flash_setup+0x108>)
 800229a:	f7fe fdd5 	bl	8000e48 <oled_show>
        LOCKUP_FOREVER();
 800229e:	bf30      	wfi
 80022a0:	e7fd      	b.n	800229e <flash_setup+0x3e>
    }

    if(blank_ps) {
 80022a2:	b10e      	cbz	r6, 80022a8 <flash_setup+0x48>
        // get some good entropy, save it.
        pick_pairing_secret();
 80022a4:	f7ff feec 	bl	8002080 <pick_pairing_secret>

        blank_ps = false;
    }

    if(blank_xor || blank_ae) {
 80022a8:	b92c      	cbnz	r4, 80022b6 <flash_setup+0x56>
 80022aa:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 80022ae:	bf08      	it	eq
 80022b0:	f1b8 3fff 	cmpeq.w	r8, #4294967295	; 0xffffffff
 80022b4:	d12f      	bne.n	8002316 <flash_setup+0xb6>

        // setup the SE2 (mostly). handles failures by dying
        se2_setup_config();
 80022b6:	f005 fad1 	bl	800785c <se2_setup_config>

        // configure and lock-down the SE1
        int rv = ae_setup_config();
 80022ba:	f001 f99b 	bl	80035f4 <ae_setup_config>
 80022be:	4605      	mov	r5, r0

        rng_delay();
 80022c0:	f000 fa5e 	bl	8002780 <rng_delay>
        if(rv) {
 80022c4:	b13d      	cbz	r5, 80022d6 <flash_setup+0x76>
            // Hardware fail speaking to AE chip ... be careful not to brick here.
            // Do not continue!! We might fix the board, or add missing pullup, etc.
            oled_show(screen_se1_issue);
 80022c6:	4829      	ldr	r0, [pc, #164]	; (800236c <flash_setup+0x10c>)
 80022c8:	f7fe fdbe 	bl	8000e48 <oled_show>
            puts("SE1 config fail");
 80022cc:	4828      	ldr	r0, [pc, #160]	; (8002370 <flash_setup+0x110>)
 80022ce:	f002 fd4d 	bl	8004d6c <puts>

            LOCKUP_FOREVER();
 80022d2:	bf30      	wfi
 80022d4:	e7fd      	b.n	80022d2 <flash_setup+0x72>
        }

        rng_delay();
 80022d6:	f000 fa53 	bl	8002780 <rng_delay>
        if(blank_xor) {
 80022da:	b1a4      	cbz	r4, 8002306 <flash_setup+0xa6>
    flash_unlock();
 80022dc:	f7ff fe9a 	bl	8002014 <flash_unlock>
    uint64_t *src = (uint64_t *)&rom_secrets->pairing_secret;
 80022e0:	4c1f      	ldr	r4, [pc, #124]	; (8002360 <flash_setup+0x100>)
    for(int i=0; i<(32/8); i++, dest+=8, src++) {
 80022e2:	4d20      	ldr	r5, [pc, #128]	; (8002364 <flash_setup+0x104>)
        uint64_t    val = ~(*src);
 80022e4:	e9d4 2300 	ldrd	r2, r3, [r4]
        if(flash_burn(dest, val)) {
 80022e8:	f104 0020 	add.w	r0, r4, #32
 80022ec:	43d2      	mvns	r2, r2
 80022ee:	43db      	mvns	r3, r3
 80022f0:	f00b f9de 	bl	800d6b0 <__flash_burn_veneer>
 80022f4:	b110      	cbz	r0, 80022fc <flash_setup+0x9c>
            INCONSISTENT("flash xor fail");
 80022f6:	481f      	ldr	r0, [pc, #124]	; (8002374 <flash_setup+0x114>)
 80022f8:	f7fe fba6 	bl	8000a48 <fatal_error>
    for(int i=0; i<(32/8); i++, dest+=8, src++) {
 80022fc:	3408      	adds	r4, #8
 80022fe:	42ac      	cmp	r4, r5
 8002300:	d1f0      	bne.n	80022e4 <flash_setup+0x84>
    flash_lock();
 8002302:	f7ff fe7f 	bl	8002004 <flash_lock>
            // write secret again, complemented, to indicate successful AE programming
            confirm_pairing_secret();
        }

        // real power cycle required now.
        oled_show(screen_replug);
 8002306:	481c      	ldr	r0, [pc, #112]	; (8002378 <flash_setup+0x118>)
 8002308:	f7fe fd9e 	bl	8000e48 <oled_show>
        puts("replug required");
 800230c:	481b      	ldr	r0, [pc, #108]	; (800237c <flash_setup+0x11c>)
 800230e:	f002 fd2d 	bl	8004d6c <puts>

        LOCKUP_FOREVER();
 8002312:	bf30      	wfi
 8002314:	e7fd      	b.n	8002312 <flash_setup+0xb2>

    rng_delay();
    if(!blank_ps && !blank_xor) {
        // check the XOR value also written: 2 phase commit
        uint8_t tmp[32];
        memcpy(tmp, rom_secrets->pairing_secret, 32);
 8002316:	4d12      	ldr	r5, [pc, #72]	; (8002360 <flash_setup+0x100>)
    rng_delay();
 8002318:	f000 fa32 	bl	8002780 <rng_delay>
        memcpy(tmp, rom_secrets->pairing_secret, 32);
 800231c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800231e:	466c      	mov	r4, sp
 8002320:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002322:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002326:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800232a:	466b      	mov	r3, sp
 800232c:	4a0d      	ldr	r2, [pc, #52]	; (8002364 <flash_setup+0x104>)
bool check_equal(const void *aV, const void *bV, int len);

// XOR-mixin more bytes; acc = acc XOR more for each byte
void static inline xor_mixin(uint8_t *acc, const uint8_t *more, int len)
{
	for(; len; len--, more++, acc++) {
 800232e:	4c14      	ldr	r4, [pc, #80]	; (8002380 <flash_setup+0x120>)
 8002330:	4618      	mov	r0, r3
		*(acc) ^= *(more);
 8002332:	7819      	ldrb	r1, [r3, #0]
 8002334:	f812 5b01 	ldrb.w	r5, [r2], #1
 8002338:	4069      	eors	r1, r5
	for(; len; len--, more++, acc++) {
 800233a:	42a2      	cmp	r2, r4
		*(acc) ^= *(more);
 800233c:	f803 1b01 	strb.w	r1, [r3], #1
	for(; len; len--, more++, acc++) {
 8002340:	d1f7      	bne.n	8002332 <flash_setup+0xd2>
        xor_mixin(tmp, rom_secrets->pairing_secret_xor, 32);

        if(!check_all_ones(tmp, 32)) {
 8002342:	2120      	movs	r1, #32
 8002344:	f000 f99e 	bl	8002684 <check_all_ones>
 8002348:	b938      	cbnz	r0, 800235a <flash_setup+0xfa>
            oled_show(screen_corrupt);
 800234a:	480e      	ldr	r0, [pc, #56]	; (8002384 <flash_setup+0x124>)
 800234c:	f7fe fd7c 	bl	8000e48 <oled_show>
            puts("corrupt pair sec");
 8002350:	480d      	ldr	r0, [pc, #52]	; (8002388 <flash_setup+0x128>)
 8002352:	f002 fd0b 	bl	8004d6c <puts>

            // dfu won't save them here, so just die
            LOCKUP_FOREVER();
 8002356:	bf30      	wfi
 8002358:	e7fd      	b.n	8002356 <flash_setup+0xf6>
    // That's fine if we intend to ship units locked already.
    
    // Do NOT do write every boot, as it might wear-out
    // the flash bits in OB.

}
 800235a:	b008      	add	sp, #32
 800235c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002360:	0801c000 	.word	0x0801c000
 8002364:	0801c020 	.word	0x0801c020
 8002368:	0800d7cb 	.word	0x0800d7cb
 800236c:	0800dee7 	.word	0x0800dee7
 8002370:	0800e59a 	.word	0x0800e59a
 8002374:	0800d6c0 	.word	0x0800d6c0
 8002378:	0800de86 	.word	0x0800de86
 800237c:	0800e5aa 	.word	0x0800e5aa
 8002380:	0801c040 	.word	0x0801c040
 8002384:	0800d835 	.word	0x0800d835
 8002388:	0800e5ba 	.word	0x0800e5ba

0800238c <flash_lockdown_hard>:
// 
// This is a one-way trip. Might need power cycle to (fully?) take effect.
//
    void
flash_lockdown_hard(uint8_t rdp_level_code)
{
 800238c:	b510      	push	{r4, lr}
 800238e:	4604      	mov	r4, r0
    flash_setup0();
 8002390:	f7ff fe1c 	bl	8001fcc <flash_setup0>

    // see FLASH_OB_WRPConfig()

    flash_ob_lock(false);
 8002394:	2000      	movs	r0, #0
 8002396:	f7ff fe55 	bl	8002044 <flash_ob_lock>
        // lock first 128k-8k against any writes
        FLASH->WRP1AR = (num_pages_locked << 16);
 800239a:	4b08      	ldr	r3, [pc, #32]	; (80023bc <flash_lockdown_hard+0x30>)
 800239c:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80023a0:	62da      	str	r2, [r3, #44]	; 0x2c
        FLASH->WRP1BR = 0xff;      // unused.
 80023a2:	22ff      	movs	r2, #255	; 0xff
 80023a4:	631a      	str	r2, [r3, #48]	; 0x30
        FLASH->WRP2AR = 0xff;      // unused.
 80023a6:	64da      	str	r2, [r3, #76]	; 0x4c
        FLASH->WRP2BR = 0xff;      // unused.
 80023a8:	651a      	str	r2, [r3, #80]	; 0x50
        //    the RDP level is decreased from Level 1 to Level 0)."
        // - D-bus access blocked, even for code running inside the PCROP area! (AN4758)
        //   So literal values and constant tables and such would need special linking.

        // set protection level
        uint32_t was = FLASH->OPTR & ~0xff;
 80023aa:	6a1a      	ldr	r2, [r3, #32]
 80023ac:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
        FLASH->OPTR = was | rdp_level_code;    // select level X, other values as observed
 80023b0:	4322      	orrs	r2, r4
 80023b2:	621a      	str	r2, [r3, #32]

    flash_ob_lock(true);
}
 80023b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80023b8:	f7ff bddc 	b.w	8001f74 <flash_ob_lock.part.0>
 80023bc:	40022000 	.word	0x40022000

080023c0 <record_highwater_version>:

// record_highwater_version()
//
    int
record_highwater_version(const uint8_t timestamp[8])
{
 80023c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
    const uint8_t *otp = (const uint8_t *)OPT_FLASH_BASE;

    ASSERT(timestamp[0] < 0x40);
    ASSERT(timestamp[0] >= 0x10);
 80023c2:	7802      	ldrb	r2, [r0, #0]
 80023c4:	3a10      	subs	r2, #16
 80023c6:	2a2f      	cmp	r2, #47	; 0x2f
{
 80023c8:	4603      	mov	r3, r0
    ASSERT(timestamp[0] >= 0x10);
 80023ca:	d902      	bls.n	80023d2 <record_highwater_version+0x12>
    ASSERT(timestamp[0] < 0x40);
 80023cc:	4810      	ldr	r0, [pc, #64]	; (8002410 <record_highwater_version+0x50>)
 80023ce:	f7fe fb3b 	bl	8000a48 <fatal_error>

    uint64_t val = 0;
    memcpy(&val, timestamp, 8);
 80023d2:	6800      	ldr	r0, [r0, #0]
 80023d4:	6859      	ldr	r1, [r3, #4]
    const uint8_t *otp = (const uint8_t *)OPT_FLASH_BASE;
 80023d6:	4c0f      	ldr	r4, [pc, #60]	; (8002414 <record_highwater_version+0x54>)

    // just write to first blank slot we can find.
    for(int i=0; i<NUM_OPT_SLOTS; i++, otp+=8) {
 80023d8:	4d0f      	ldr	r5, [pc, #60]	; (8002418 <record_highwater_version+0x58>)
    memcpy(&val, timestamp, 8);
 80023da:	466a      	mov	r2, sp
 80023dc:	c203      	stmia	r2!, {r0, r1}
        if(check_all_ones(otp, 8)) {
 80023de:	2108      	movs	r1, #8
 80023e0:	4620      	mov	r0, r4
 80023e2:	f000 f94f 	bl	8002684 <check_all_ones>
 80023e6:	b168      	cbz	r0, 8002404 <record_highwater_version+0x44>
            // write here.
            flash_setup0();
 80023e8:	f7ff fdf0 	bl	8001fcc <flash_setup0>
            flash_unlock();
 80023ec:	f7ff fe12 	bl	8002014 <flash_unlock>
                flash_burn((uint32_t)otp, val);
 80023f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80023f4:	4620      	mov	r0, r4
 80023f6:	f00b f95b 	bl	800d6b0 <__flash_burn_veneer>
            flash_lock();
 80023fa:	f7ff fe03 	bl	8002004 <flash_lock>

            return 0;
 80023fe:	2000      	movs	r0, #0
        }
    }

    // no space.
    return 1;
}
 8002400:	b003      	add	sp, #12
 8002402:	bd30      	pop	{r4, r5, pc}
    for(int i=0; i<NUM_OPT_SLOTS; i++, otp+=8) {
 8002404:	3408      	adds	r4, #8
 8002406:	42ac      	cmp	r4, r5
 8002408:	d1e9      	bne.n	80023de <record_highwater_version+0x1e>
    return 1;
 800240a:	2001      	movs	r0, #1
 800240c:	e7f8      	b.n	8002400 <record_highwater_version+0x40>
 800240e:	bf00      	nop
 8002410:	0800e3a0 	.word	0x0800e3a0
 8002414:	1fff7000 	.word	0x1fff7000
 8002418:	1fff7400 	.word	0x1fff7400

0800241c <mcu_key_get>:

// mcu_key_get()
//
    const mcu_key_t *
mcu_key_get(bool *valid)
{
 800241c:	b570      	push	{r4, r5, r6, lr}
    // get current "mcu_key" value; first byte will never be 0x0 or 0xff
    // - except if no key set yet/recently wiped
    // - if none set, returns ptr to first available slot which will be all ones
    const mcu_key_t *ptr = MCU_KEYS, *avail=NULL;

    for(int i=0; i<NUM_MCU_KEYS; i++, ptr++) {
 800241e:	4a0d      	ldr	r2, [pc, #52]	; (8002454 <mcu_key_get+0x38>)
    const mcu_key_t *ptr = MCU_KEYS, *avail=NULL;
 8002420:	4c0d      	ldr	r4, [pc, #52]	; (8002458 <mcu_key_get+0x3c>)
{
 8002422:	4606      	mov	r6, r0
    const mcu_key_t *ptr = MCU_KEYS, *avail=NULL;
 8002424:	2500      	movs	r5, #0
        if(ptr->value[0] == 0xff) {
 8002426:	7823      	ldrb	r3, [r4, #0]
 8002428:	2bff      	cmp	r3, #255	; 0xff
 800242a:	d10b      	bne.n	8002444 <mcu_key_get+0x28>
            if(!avail) {
 800242c:	2d00      	cmp	r5, #0
 800242e:	bf08      	it	eq
 8002430:	4625      	moveq	r5, r4
    for(int i=0; i<NUM_MCU_KEYS; i++, ptr++) {
 8002432:	3420      	adds	r4, #32
 8002434:	4294      	cmp	r4, r2
 8002436:	d1f6      	bne.n	8002426 <mcu_key_get+0xa>
            *valid = true;
            return ptr;
        }
    }

    rng_delay();
 8002438:	f000 f9a2 	bl	8002780 <rng_delay>
    *valid = false;
 800243c:	2300      	movs	r3, #0
 800243e:	7033      	strb	r3, [r6, #0]
    return avail;
 8002440:	462c      	mov	r4, r5
 8002442:	e005      	b.n	8002450 <mcu_key_get+0x34>
        } else if(ptr->value[0] != 0x00) {
 8002444:	2b00      	cmp	r3, #0
 8002446:	d0f4      	beq.n	8002432 <mcu_key_get+0x16>
            rng_delay();
 8002448:	f000 f99a 	bl	8002780 <rng_delay>
            *valid = true;
 800244c:	2301      	movs	r3, #1
 800244e:	7033      	strb	r3, [r6, #0]
}
 8002450:	4620      	mov	r0, r4
 8002452:	bd70      	pop	{r4, r5, r6, pc}
 8002454:	08020000 	.word	0x08020000
 8002458:	0801e000 	.word	0x0801e000

0800245c <mcu_key_clear>:

// mcu_key_clear()
//
    void
mcu_key_clear(const mcu_key_t *cur)
{
 800245c:	b513      	push	{r0, r1, r4, lr}
    if(!cur) {
 800245e:	4604      	mov	r4, r0
 8002460:	b938      	cbnz	r0, 8002472 <mcu_key_clear+0x16>
        bool valid;
        cur = mcu_key_get(&valid);
 8002462:	f10d 0007 	add.w	r0, sp, #7
 8002466:	f7ff ffd9 	bl	800241c <mcu_key_get>

        if(!valid) return;
 800246a:	f89d 3007 	ldrb.w	r3, [sp, #7]
        cur = mcu_key_get(&valid);
 800246e:	4604      	mov	r4, r0
        if(!valid) return;
 8002470:	b1fb      	cbz	r3, 80024b2 <mcu_key_clear+0x56>
    }

    // no delays here since decision has been made, and don't 
    // want to give them more time to interrupt us
    flash_setup0();
 8002472:	f7ff fdab 	bl	8001fcc <flash_setup0>
    flash_unlock();
 8002476:	f7ff fdcd 	bl	8002014 <flash_unlock>
        uint32_t  pos = (uint32_t)cur;
        flash_burn(pos, 0); pos += 8;
 800247a:	2200      	movs	r2, #0
 800247c:	2300      	movs	r3, #0
 800247e:	4620      	mov	r0, r4
 8002480:	f00b f916 	bl	800d6b0 <__flash_burn_veneer>
        flash_burn(pos, 0); pos += 8;
 8002484:	2200      	movs	r2, #0
 8002486:	2300      	movs	r3, #0
 8002488:	f104 0008 	add.w	r0, r4, #8
 800248c:	f00b f910 	bl	800d6b0 <__flash_burn_veneer>
        flash_burn(pos, 0); pos += 8;
 8002490:	2200      	movs	r2, #0
 8002492:	2300      	movs	r3, #0
 8002494:	f104 0010 	add.w	r0, r4, #16
 8002498:	f00b f90a 	bl	800d6b0 <__flash_burn_veneer>
        flash_burn(pos, 0);
 800249c:	2200      	movs	r2, #0
 800249e:	2300      	movs	r3, #0
 80024a0:	f104 0018 	add.w	r0, r4, #24
 80024a4:	f00b f904 	bl	800d6b0 <__flash_burn_veneer>
    flash_lock();
}
 80024a8:	b002      	add	sp, #8
 80024aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    flash_lock();
 80024ae:	f7ff bda9 	b.w	8002004 <flash_lock>
}
 80024b2:	b002      	add	sp, #8
 80024b4:	bd10      	pop	{r4, pc}
	...

080024b8 <mcu_key_usage>:

// mcu_key_usage()
//
    void
mcu_key_usage(int *avail_out, int *consumed_out, int *total_out)
{
 80024b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    const mcu_key_t *ptr = MCU_KEYS;
    int avail = 0, used = 0;
 80024ba:	2300      	movs	r3, #0
    const mcu_key_t *ptr = MCU_KEYS;
 80024bc:	4c09      	ldr	r4, [pc, #36]	; (80024e4 <mcu_key_usage+0x2c>)

    for(int i=0; i<NUM_MCU_KEYS; i++, ptr++) {
 80024be:	4f0a      	ldr	r7, [pc, #40]	; (80024e8 <mcu_key_usage+0x30>)
    int avail = 0, used = 0;
 80024c0:	461d      	mov	r5, r3
        if(ptr->value[0] == 0xff) {
 80024c2:	7826      	ldrb	r6, [r4, #0]
 80024c4:	2eff      	cmp	r6, #255	; 0xff
 80024c6:	d109      	bne.n	80024dc <mcu_key_usage+0x24>
            avail ++;
 80024c8:	3501      	adds	r5, #1
    for(int i=0; i<NUM_MCU_KEYS; i++, ptr++) {
 80024ca:	3420      	adds	r4, #32
 80024cc:	42bc      	cmp	r4, r7
 80024ce:	d1f8      	bne.n	80024c2 <mcu_key_usage+0xa>
        } else if(ptr->value[0] == 0x00) {
            used ++;
        }
    }

    *avail_out = avail;
 80024d0:	6005      	str	r5, [r0, #0]
    *consumed_out = used;
 80024d2:	600b      	str	r3, [r1, #0]
    *total_out = NUM_MCU_KEYS;
 80024d4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80024d8:	6013      	str	r3, [r2, #0]
}
 80024da:	bdf0      	pop	{r4, r5, r6, r7, pc}
        } else if(ptr->value[0] == 0x00) {
 80024dc:	2e00      	cmp	r6, #0
 80024de:	d1f4      	bne.n	80024ca <mcu_key_usage+0x12>
            used ++;
 80024e0:	3301      	adds	r3, #1
 80024e2:	e7f2      	b.n	80024ca <mcu_key_usage+0x12>
 80024e4:	0801e000 	.word	0x0801e000
 80024e8:	08020000 	.word	0x08020000

080024ec <mcu_key_pick>:

// mcu_key_pick()
//
    const mcu_key_t *
mcu_key_pick(void)
{
 80024ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024ee:	b08b      	sub	sp, #44	; 0x2c
    mcu_key_t       n;

    // get some good entropy, and whiten it just in case.
    do { 
        rng_buffer(n.value, 32);
 80024f0:	ad02      	add	r5, sp, #8
 80024f2:	2120      	movs	r1, #32
 80024f4:	4628      	mov	r0, r5
 80024f6:	f000 f92d 	bl	8002754 <rng_buffer>
        sha256_single(n.value, 32, n.value);
 80024fa:	462a      	mov	r2, r5
 80024fc:	2120      	movs	r1, #32
 80024fe:	4628      	mov	r0, r5
 8002500:	f003 f828 	bl	8005554 <sha256_single>
        sha256_single(n.value, 32, n.value);
 8002504:	462a      	mov	r2, r5
 8002506:	2120      	movs	r1, #32
 8002508:	4628      	mov	r0, r5
 800250a:	f003 f823 	bl	8005554 <sha256_single>
    } while(n.value[0] == 0x0 || n.value[0] == 0xff);
 800250e:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8002512:	3b01      	subs	r3, #1
 8002514:	b2db      	uxtb	r3, r3
 8002516:	2bfd      	cmp	r3, #253	; 0xfd
 8002518:	d8eb      	bhi.n	80024f2 <mcu_key_pick+0x6>

    int err = 0;
    const mcu_key_t *cur;

    do {
        bool valid = false; 
 800251a:	2300      	movs	r3, #0
        cur = mcu_key_get(&valid);
 800251c:	4668      	mov	r0, sp
        bool valid = false; 
 800251e:	f88d 3000 	strb.w	r3, [sp]
        cur = mcu_key_get(&valid);
 8002522:	f7ff ff7b 	bl	800241c <mcu_key_get>

        if(!cur) {
 8002526:	4604      	mov	r4, r0
 8002528:	b938      	cbnz	r0, 800253a <mcu_key_pick+0x4e>
            // no free slots. we are brick.
            puts("mcu full");
 800252a:	4828      	ldr	r0, [pc, #160]	; (80025cc <mcu_key_pick+0xe0>)
 800252c:	f002 fc1e 	bl	8004d6c <puts>
            oled_show(screen_brick);
 8002530:	4827      	ldr	r0, [pc, #156]	; (80025d0 <mcu_key_pick+0xe4>)
 8002532:	f7fe fc89 	bl	8000e48 <oled_show>

            LOCKUP_FOREVER();
 8002536:	bf30      	wfi
 8002538:	e7fd      	b.n	8002536 <mcu_key_pick+0x4a>
        }

        if(valid) {
 800253a:	f89d 3000 	ldrb.w	r3, [sp]
 800253e:	b14b      	cbz	r3, 8002554 <mcu_key_pick+0x68>
            // clear existing key, if it's defined.
            ASSERT(cur->value[0] != 0x00);
 8002540:	7803      	ldrb	r3, [r0, #0]
 8002542:	3b01      	subs	r3, #1
 8002544:	b2db      	uxtb	r3, r3
 8002546:	2bfd      	cmp	r3, #253	; 0xfd
 8002548:	d902      	bls.n	8002550 <mcu_key_pick+0x64>
 800254a:	4822      	ldr	r0, [pc, #136]	; (80025d4 <mcu_key_pick+0xe8>)
 800254c:	f7fe fa7c 	bl	8000a48 <fatal_error>
            ASSERT(cur->value[0] != 0xff);

            mcu_key_clear(cur);
 8002550:	f7ff ff84 	bl	800245c <mcu_key_clear>
            continue;
        }
    } while(0);
    
    // burn it
    flash_setup0();
 8002554:	f7ff fd3a 	bl	8001fcc <flash_setup0>
    flash_unlock();
 8002558:	f7ff fd5c 	bl	8002014 <flash_unlock>
        uint32_t  pos = (uint32_t)cur;
        const uint8_t   *fr = n.value;

        for(int i=0; i<32; i+= 8, pos += 8, fr += 8) {
 800255c:	2700      	movs	r7, #0
            uint64_t v;
            memcpy(&v, fr, sizeof(v));
 800255e:	19ea      	adds	r2, r5, r7
 8002560:	59e8      	ldr	r0, [r5, r7]
 8002562:	6851      	ldr	r1, [r2, #4]
 8002564:	466b      	mov	r3, sp
 8002566:	c303      	stmia	r3!, {r0, r1}

            err = flash_burn(pos, v);
 8002568:	19e0      	adds	r0, r4, r7
 800256a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800256e:	f00b f89f 	bl	800d6b0 <__flash_burn_veneer>
            if(err) break;
 8002572:	4606      	mov	r6, r0
 8002574:	b910      	cbnz	r0, 800257c <mcu_key_pick+0x90>
        for(int i=0; i<32; i+= 8, pos += 8, fr += 8) {
 8002576:	3708      	adds	r7, #8
 8002578:	2f20      	cmp	r7, #32
 800257a:	d1f0      	bne.n	800255e <mcu_key_pick+0x72>
        }
    flash_lock();
 800257c:	f7ff fd42 	bl	8002004 <flash_lock>

    // NOTE: Errors not expected, but lets be graceful about them.

    if(err) {
 8002580:	b166      	cbz	r6, 800259c <mcu_key_pick+0xb0>
        // what to do?
        puts("burn fail: ");
 8002582:	4815      	ldr	r0, [pc, #84]	; (80025d8 <mcu_key_pick+0xec>)
 8002584:	f002 fbf2 	bl	8004d6c <puts>
        puthex2(err);
 8002588:	b2f0      	uxtb	r0, r6
 800258a:	f002 fb93 	bl	8004cb4 <puthex2>
        putchar('\n');
 800258e:	200a      	movs	r0, #10
 8002590:	f002 fb72 	bl	8004c78 <putchar>
        return NULL;
    }

    if(after != cur || !check_equal(after->value, n.value, 32)) {
        puts("bad val?");
        return NULL;
 8002594:	2400      	movs	r4, #0
    }

    return cur;
}
 8002596:	4620      	mov	r0, r4
 8002598:	b00b      	add	sp, #44	; 0x2c
 800259a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    const mcu_key_t *after = mcu_key_get(&valid);
 800259c:	4668      	mov	r0, sp
    bool valid = false; 
 800259e:	f88d 6000 	strb.w	r6, [sp]
    const mcu_key_t *after = mcu_key_get(&valid);
 80025a2:	f7ff ff3b 	bl	800241c <mcu_key_get>
    if(!valid) {
 80025a6:	f89d 2000 	ldrb.w	r2, [sp]
 80025aa:	b91a      	cbnz	r2, 80025b4 <mcu_key_pick+0xc8>
        puts("!valid?");
 80025ac:	480b      	ldr	r0, [pc, #44]	; (80025dc <mcu_key_pick+0xf0>)
        puts("bad val?");
 80025ae:	f002 fbdd 	bl	8004d6c <puts>
 80025b2:	e7ef      	b.n	8002594 <mcu_key_pick+0xa8>
    if(after != cur || !check_equal(after->value, n.value, 32)) {
 80025b4:	4284      	cmp	r4, r0
 80025b6:	d001      	beq.n	80025bc <mcu_key_pick+0xd0>
        puts("bad val?");
 80025b8:	4809      	ldr	r0, [pc, #36]	; (80025e0 <mcu_key_pick+0xf4>)
 80025ba:	e7f8      	b.n	80025ae <mcu_key_pick+0xc2>
    if(after != cur || !check_equal(after->value, n.value, 32)) {
 80025bc:	2220      	movs	r2, #32
 80025be:	4629      	mov	r1, r5
 80025c0:	f000 f879 	bl	80026b6 <check_equal>
 80025c4:	2800      	cmp	r0, #0
 80025c6:	d1e6      	bne.n	8002596 <mcu_key_pick+0xaa>
 80025c8:	e7f6      	b.n	80025b8 <mcu_key_pick+0xcc>
 80025ca:	bf00      	nop
 80025cc:	0800e5cb 	.word	0x0800e5cb
 80025d0:	0800d7cb 	.word	0x0800d7cb
 80025d4:	0800e3a0 	.word	0x0800e3a0
 80025d8:	0800e5d4 	.word	0x0800e5d4
 80025dc:	0800e5e0 	.word	0x0800e5e0
 80025e0:	0800e5e8 	.word	0x0800e5e8

080025e4 <fast_brick>:

// fast_brick()
//
    void
fast_brick(void)
{
 80025e4:	b538      	push	{r3, r4, r5, lr}
#ifndef RELEASE
    puts2("DISABLED fast brick... ");
    oled_show(screen_brick);
#else
    // do a fast wipe of our key
    mcu_key_clear(NULL);
 80025e6:	2000      	movs	r0, #0
 80025e8:	f7ff ff38 	bl	800245c <mcu_key_clear>

    // brick SE1 for future
    ae_brick_myself();
 80025ec:	f001 f970 	bl	80038d0 <ae_brick_myself>

    // NOTE: could brick SE1 (somewhat) by dec'ing the counter, which will
    // invalidate all PIN hashes

    // no going back from that -- but for privacy, wipe more stuff
    oled_show(screen_brick);
 80025f0:	480e      	ldr	r0, [pc, #56]	; (800262c <fast_brick+0x48>)
        uint32_t bot = (uint32_t)MCU_KEYS;
        flash_page_erase(bot);

        // 2: LFS area first, since holds settings (AES'ed w/ lost key, but yeah)
        // 3: the firmware, not a secret anyway
        for(uint32_t pos=(FLASH_BASE + 0x200000 - FLASH_ERASE_SIZE); 
 80025f2:	4c0f      	ldr	r4, [pc, #60]	; (8002630 <fast_brick+0x4c>)
 80025f4:	4d0f      	ldr	r5, [pc, #60]	; (8002634 <fast_brick+0x50>)
    oled_show(screen_brick);
 80025f6:	f7fe fc27 	bl	8000e48 <oled_show>
    puts2("fast brick... ");
 80025fa:	480f      	ldr	r0, [pc, #60]	; (8002638 <fast_brick+0x54>)
 80025fc:	f002 fb28 	bl	8004c50 <puts2>
    flash_setup0();
 8002600:	f7ff fce4 	bl	8001fcc <flash_setup0>
    flash_unlock();
 8002604:	f7ff fd06 	bl	8002014 <flash_unlock>
        flash_page_erase(bot);
 8002608:	480a      	ldr	r0, [pc, #40]	; (8002634 <fast_brick+0x50>)
 800260a:	f00b f855 	bl	800d6b8 <__flash_page_erase_veneer>
                pos > bot; pos -= FLASH_ERASE_SIZE) {
            flash_page_erase(pos);
 800260e:	4620      	mov	r0, r4
                pos > bot; pos -= FLASH_ERASE_SIZE) {
 8002610:	f5a4 5480 	sub.w	r4, r4, #4096	; 0x1000
            flash_page_erase(pos);
 8002614:	f00b f850 	bl	800d6b8 <__flash_page_erase_veneer>
        for(uint32_t pos=(FLASH_BASE + 0x200000 - FLASH_ERASE_SIZE); 
 8002618:	42ac      	cmp	r4, r5
 800261a:	d1f8      	bne.n	800260e <fast_brick+0x2a>
        }
    flash_lock();
    puts(" done");
 800261c:	4807      	ldr	r0, [pc, #28]	; (800263c <fast_brick+0x58>)
    flash_lock();
 800261e:	f7ff fcf1 	bl	8002004 <flash_lock>
    puts(" done");
 8002622:	f002 fba3 	bl	8004d6c <puts>
#endif

    LOCKUP_FOREVER();
 8002626:	bf30      	wfi
 8002628:	e7fd      	b.n	8002626 <fast_brick+0x42>
 800262a:	bf00      	nop
 800262c:	0800d7cb 	.word	0x0800d7cb
 8002630:	081ff000 	.word	0x081ff000
 8002634:	0801e000 	.word	0x0801e000
 8002638:	0800e5f1 	.word	0x0800e5f1
 800263c:	0800e600 	.word	0x0800e600

08002640 <fast_wipe>:

// fast_wipe()
//
    void
fast_wipe(void)
{
 8002640:	b508      	push	{r3, lr}
    // dump (part of) the main seed key and become a new Coldcard
    // - lots of other code can and will detect a missing MCU key as "blank"
    // - and the check value on main seed will be garbage now
    mcu_key_clear(NULL);
 8002642:	2000      	movs	r0, #0
 8002644:	f7ff ff0a 	bl	800245c <mcu_key_clear>
  __ASM volatile ("dsb 0xF":::"memory");
 8002648:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800264c:	4905      	ldr	r1, [pc, #20]	; (8002664 <fast_wipe+0x24>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800264e:	4b06      	ldr	r3, [pc, #24]	; (8002668 <fast_wipe+0x28>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002650:	68ca      	ldr	r2, [r1, #12]
 8002652:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002656:	4313      	orrs	r3, r2
 8002658:	60cb      	str	r3, [r1, #12]
 800265a:	f3bf 8f4f 	dsb	sy
    __NOP();
 800265e:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8002660:	e7fd      	b.n	800265e <fast_wipe+0x1e>
 8002662:	bf00      	nop
 8002664:	e000ed00 	.word	0xe000ed00
 8002668:	05fa0004 	.word	0x05fa0004

0800266c <check_all_ones_raw>:
check_all_ones_raw(const void *ptrV, int len)
{
	uint8_t rv = 0xff;
	const uint8_t *ptr = (const uint8_t *)ptrV;

	for(; len; len--, ptr++) {
 800266c:	4401      	add	r1, r0
	uint8_t rv = 0xff;
 800266e:	23ff      	movs	r3, #255	; 0xff
	for(; len; len--, ptr++) {
 8002670:	4288      	cmp	r0, r1
 8002672:	d103      	bne.n	800267c <check_all_ones_raw+0x10>
		rv &= *ptr;
	}

	return (rv == 0xff);
}
 8002674:	3bff      	subs	r3, #255	; 0xff
 8002676:	4258      	negs	r0, r3
 8002678:	4158      	adcs	r0, r3
 800267a:	4770      	bx	lr
		rv &= *ptr;
 800267c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002680:	4013      	ands	r3, r2
	for(; len; len--, ptr++) {
 8002682:	e7f5      	b.n	8002670 <check_all_ones_raw+0x4>

08002684 <check_all_ones>:
//
// Return T if all bytes are 0xFF
//
	bool
check_all_ones(const void *ptrV, int len)
{
 8002684:	b507      	push	{r0, r1, r2, lr}
	bool rv = check_all_ones_raw(ptrV, len);
 8002686:	f7ff fff1 	bl	800266c <check_all_ones_raw>
 800268a:	9001      	str	r0, [sp, #4]

    rng_delay();
 800268c:	f000 f878 	bl	8002780 <rng_delay>

	return rv;
}
 8002690:	9801      	ldr	r0, [sp, #4]
 8002692:	b003      	add	sp, #12
 8002694:	f85d fb04 	ldr.w	pc, [sp], #4

08002698 <check_all_zeros>:
//
// Return T if all bytes are 0x00
//
	bool
check_all_zeros(const void *ptrV, int len)
{
 8002698:	b510      	push	{r4, lr}
 800269a:	4401      	add	r1, r0
	uint8_t rv = 0x0;
 800269c:	2400      	movs	r4, #0
	const uint8_t *ptr = (const uint8_t *)ptrV;

	for(; len; len--, ptr++) {
 800269e:	4288      	cmp	r0, r1
 80026a0:	d105      	bne.n	80026ae <check_all_zeros+0x16>
		rv |= *ptr;
	}

    rng_delay();
 80026a2:	f000 f86d 	bl	8002780 <rng_delay>
	return (rv == 0x00);
}
 80026a6:	fab4 f084 	clz	r0, r4
 80026aa:	0940      	lsrs	r0, r0, #5
 80026ac:	bd10      	pop	{r4, pc}
		rv |= *ptr;
 80026ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80026b2:	431c      	orrs	r4, r3
	for(; len; len--, ptr++) {
 80026b4:	e7f3      	b.n	800269e <check_all_zeros+0x6>

080026b6 <check_equal>:
	const uint8_t *left = (const uint8_t *)aV;
	const uint8_t *right = (const uint8_t *)bV;
    uint8_t diff = 0;
    int i;

    for (i = 0; i < len; i++) {
 80026b6:	2300      	movs	r3, #0
{
 80026b8:	b570      	push	{r4, r5, r6, lr}
    uint8_t diff = 0;
 80026ba:	461c      	mov	r4, r3
    for (i = 0; i < len; i++) {
 80026bc:	4293      	cmp	r3, r2
 80026be:	db05      	blt.n	80026cc <check_equal+0x16>
        diff |= (left[i] ^ right[i]);
    }

    rng_delay();
 80026c0:	f000 f85e 	bl	8002780 <rng_delay>
    return (diff == 0);
}
 80026c4:	fab4 f084 	clz	r0, r4
 80026c8:	0940      	lsrs	r0, r0, #5
 80026ca:	bd70      	pop	{r4, r5, r6, pc}
        diff |= (left[i] ^ right[i]);
 80026cc:	5cc5      	ldrb	r5, [r0, r3]
 80026ce:	5cce      	ldrb	r6, [r1, r3]
 80026d0:	4075      	eors	r5, r6
 80026d2:	432c      	orrs	r4, r5
    for (i = 0; i < len; i++) {
 80026d4:	3301      	adds	r3, #1
 80026d6:	e7f1      	b.n	80026bc <check_equal+0x6>

080026d8 <rng_sample>:
        }

        // Get the new number
        uint32_t rv = RNG->DR;

        if(rv != last_rng_result && rv) {
 80026d8:	4b06      	ldr	r3, [pc, #24]	; (80026f4 <rng_sample+0x1c>)
        while(!(RNG->SR & RNG_FLAG_DRDY)) {
 80026da:	4a07      	ldr	r2, [pc, #28]	; (80026f8 <rng_sample+0x20>)
        if(rv != last_rng_result && rv) {
 80026dc:	6819      	ldr	r1, [r3, #0]
        while(!(RNG->SR & RNG_FLAG_DRDY)) {
 80026de:	6850      	ldr	r0, [r2, #4]
 80026e0:	07c0      	lsls	r0, r0, #31
 80026e2:	d5fc      	bpl.n	80026de <rng_sample+0x6>
        uint32_t rv = RNG->DR;
 80026e4:	6890      	ldr	r0, [r2, #8]
        if(rv != last_rng_result && rv) {
 80026e6:	4281      	cmp	r1, r0
 80026e8:	d0f9      	beq.n	80026de <rng_sample+0x6>
 80026ea:	2800      	cmp	r0, #0
 80026ec:	d0f7      	beq.n	80026de <rng_sample+0x6>
            last_rng_result = rv;
 80026ee:	6018      	str	r0, [r3, #0]

        // keep trying if not a new number
    }

    // NOT-REACHED
}
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	2009e1b8 	.word	0x2009e1b8
 80026f8:	50060800 	.word	0x50060800

080026fc <rng_setup>:
    if(RNG->CR & RNG_CR_RNGEN) {
 80026fc:	4b12      	ldr	r3, [pc, #72]	; (8002748 <rng_setup+0x4c>)
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	0752      	lsls	r2, r2, #29
{
 8002702:	b513      	push	{r0, r1, r4, lr}
    if(RNG->CR & RNG_CR_RNGEN) {
 8002704:	d41d      	bmi.n	8002742 <rng_setup+0x46>
    __HAL_RCC_RNG_CLK_ENABLE();
 8002706:	4a11      	ldr	r2, [pc, #68]	; (800274c <rng_setup+0x50>)
 8002708:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 800270a:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
 800270e:	64d1      	str	r1, [r2, #76]	; 0x4c
 8002710:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002712:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8002716:	9201      	str	r2, [sp, #4]
 8002718:	9a01      	ldr	r2, [sp, #4]
    RNG->CR |= RNG_CR_RNGEN;
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	f042 0204 	orr.w	r2, r2, #4
 8002720:	601a      	str	r2, [r3, #0]
    uint32_t chk = rng_sample();
 8002722:	f7ff ffd9 	bl	80026d8 <rng_sample>
 8002726:	4604      	mov	r4, r0
    uint32_t chk2 = rng_sample();
 8002728:	f7ff ffd6 	bl	80026d8 <rng_sample>
    if(chk == 0 || chk == ~0
 800272c:	1e63      	subs	r3, r4, #1
 800272e:	3303      	adds	r3, #3
 8002730:	d804      	bhi.n	800273c <rng_setup+0x40>
        || chk2 == 0 || chk2 == ~0
 8002732:	1e43      	subs	r3, r0, #1
 8002734:	3303      	adds	r3, #3
 8002736:	d801      	bhi.n	800273c <rng_setup+0x40>
        || chk == chk2
 8002738:	4284      	cmp	r4, r0
 800273a:	d102      	bne.n	8002742 <rng_setup+0x46>
        INCONSISTENT("bad rng");
 800273c:	4804      	ldr	r0, [pc, #16]	; (8002750 <rng_setup+0x54>)
 800273e:	f7fe f983 	bl	8000a48 <fatal_error>
}
 8002742:	b002      	add	sp, #8
 8002744:	bd10      	pop	{r4, pc}
 8002746:	bf00      	nop
 8002748:	50060800 	.word	0x50060800
 800274c:	40021000 	.word	0x40021000
 8002750:	0800d6c0 	.word	0x0800d6c0

08002754 <rng_buffer>:

// rng_buffer()
//
    void
rng_buffer(uint8_t *result, int len)
{
 8002754:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002756:	460c      	mov	r4, r1
 8002758:	1845      	adds	r5, r0, r1
    while(len > 0) {
 800275a:	2c00      	cmp	r4, #0
 800275c:	eba5 0604 	sub.w	r6, r5, r4
 8002760:	dc01      	bgt.n	8002766 <rng_buffer+0x12>
        memcpy(result, &t, MIN(4, len));

        len -= 4;
        result += 4;
    }
}
 8002762:	b002      	add	sp, #8
 8002764:	bd70      	pop	{r4, r5, r6, pc}
        uint32_t    t = rng_sample();
 8002766:	f7ff ffb7 	bl	80026d8 <rng_sample>
        memcpy(result, &t, MIN(4, len));
 800276a:	2c04      	cmp	r4, #4
 800276c:	4622      	mov	r2, r4
        uint32_t    t = rng_sample();
 800276e:	9001      	str	r0, [sp, #4]
        memcpy(result, &t, MIN(4, len));
 8002770:	bfa8      	it	ge
 8002772:	2204      	movge	r2, #4
 8002774:	a901      	add	r1, sp, #4
 8002776:	4630      	mov	r0, r6
 8002778:	f00a ff34 	bl	800d5e4 <memcpy>
        len -= 4;
 800277c:	3c04      	subs	r4, #4
        result += 4;
 800277e:	e7ec      	b.n	800275a <rng_buffer+0x6>

08002780 <rng_delay>:
//
// Call anytime. Delays for a random time period to fustrate glitchers.
//
    void
rng_delay(void)
{
 8002780:	b508      	push	{r3, lr}
    uint32_t    r = rng_sample() % 8;
 8002782:	f7ff ffa9 	bl	80026d8 <rng_sample>
    uint32_t    cnt = (1<<r);
 8002786:	2301      	movs	r3, #1
    uint32_t    r = rng_sample() % 8;
 8002788:	f000 0007 	and.w	r0, r0, #7
    uint32_t    cnt = (1<<r);
 800278c:	fa03 f000 	lsl.w	r0, r3, r0

    while(cnt) {
        asm("nop");         // need this to keep from being optimized away, check bootloader.lss
 8002790:	bf00      	nop
    while(cnt) {
 8002792:	3801      	subs	r0, #1
 8002794:	d1fc      	bne.n	8002790 <rng_delay+0x10>
        cnt--;
    }
}
 8002796:	bd08      	pop	{r3, pc}

08002798 <_send_byte>:
    static inline void
_send_byte(uint8_t ch)
{
    // reset timeout timer (Systick)
    uint32_t    ticks = 0;
    SysTick->VAL = 0;
 8002798:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
{
 800279c:	b510      	push	{r4, lr}
    SysTick->VAL = 0;
 800279e:	2300      	movs	r3, #0

    while(!(MY_UART->ISR & UART_FLAG_TXE)) {
 80027a0:	4c07      	ldr	r4, [pc, #28]	; (80027c0 <_send_byte+0x28>)
    SysTick->VAL = 0;
 80027a2:	6193      	str	r3, [r2, #24]
    while(!(MY_UART->ISR & UART_FLAG_TXE)) {
 80027a4:	230b      	movs	r3, #11
 80027a6:	69e1      	ldr	r1, [r4, #28]
 80027a8:	0609      	lsls	r1, r1, #24
 80027aa:	d404      	bmi.n	80027b6 <_send_byte+0x1e>
        // busy-wait until able to send (no fifo?)
        if(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) {
 80027ac:	6911      	ldr	r1, [r2, #16]
 80027ae:	03c9      	lsls	r1, r1, #15
 80027b0:	d5f9      	bpl.n	80027a6 <_send_byte+0xe>
            // failsafe timeout
            ticks += 1;
            if(ticks > 10) break;
 80027b2:	3b01      	subs	r3, #1
 80027b4:	d1f7      	bne.n	80027a6 <_send_byte+0xe>
        }
    }
    MY_UART->TDR = ch;
 80027b6:	4b02      	ldr	r3, [pc, #8]	; (80027c0 <_send_byte+0x28>)
 80027b8:	b280      	uxth	r0, r0
 80027ba:	8518      	strh	r0, [r3, #40]	; 0x28
}
 80027bc:	bd10      	pop	{r4, pc}
 80027be:	bf00      	nop
 80027c0:	40004c00 	.word	0x40004c00

080027c4 <_send_bits>:

// _send_bits()
//
    static void
_send_bits(uint8_t tx)
{
 80027c4:	b570      	push	{r4, r5, r6, lr}
 80027c6:	4606      	mov	r6, r0
 80027c8:	2508      	movs	r5, #8
    // serialize and send one byte
    uint8_t     mask = 0x1;
 80027ca:	2401      	movs	r4, #1

    for(int i=0; i<8; i++, mask <<= 1) {
        uint8_t h = (tx & mask) ? BIT1 : BIT0;
 80027cc:	4226      	tst	r6, r4

        _send_byte(h);
 80027ce:	bf14      	ite	ne
 80027d0:	207f      	movne	r0, #127	; 0x7f
 80027d2:	207d      	moveq	r0, #125	; 0x7d
 80027d4:	f7ff ffe0 	bl	8002798 <_send_byte>
    for(int i=0; i<8; i++, mask <<= 1) {
 80027d8:	0064      	lsls	r4, r4, #1
 80027da:	3d01      	subs	r5, #1
 80027dc:	b2e4      	uxtb	r4, r4
 80027de:	d1f5      	bne.n	80027cc <_send_bits+0x8>
    }
}
 80027e0:	bd70      	pop	{r4, r5, r6, pc}

080027e2 <_send_serialized>:

// _send_serialized()
//
    static void
_send_serialized(const uint8_t *buf, int len)
{
 80027e2:	b538      	push	{r3, r4, r5, lr}
 80027e4:	4604      	mov	r4, r0
 80027e6:	1845      	adds	r5, r0, r1
    for(int i=0; i<len; i++) {
        _send_bits(buf[i]);
 80027e8:	f814 0b01 	ldrb.w	r0, [r4], #1
 80027ec:	f7ff ffea 	bl	80027c4 <_send_bits>
    for(int i=0; i<len; i++) {
 80027f0:	42ac      	cmp	r4, r5
 80027f2:	d1f9      	bne.n	80027e8 <_send_serialized+0x6>
    }
}
 80027f4:	bd38      	pop	{r3, r4, r5, pc}
	...

080027f8 <_flush_rx>:
//
    static inline void
_flush_rx(void)
{
    // reset timeout timer (Systick)
    SysTick->VAL = 0;
 80027f8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80027fc:	2200      	movs	r2, #0

    while(!(MY_UART->ISR & UART_FLAG_TC)) {
 80027fe:	490b      	ldr	r1, [pc, #44]	; (800282c <_flush_rx+0x34>)
    SysTick->VAL = 0;
 8002800:	619a      	str	r2, [r3, #24]
    while(!(MY_UART->ISR & UART_FLAG_TC)) {
 8002802:	69ca      	ldr	r2, [r1, #28]
 8002804:	0652      	lsls	r2, r2, #25
 8002806:	d402      	bmi.n	800280e <_flush_rx+0x16>
        // wait for last bit(byte) to be serialized and sent

        if(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) {
 8002808:	691a      	ldr	r2, [r3, #16]
 800280a:	03d0      	lsls	r0, r2, #15
 800280c:	d5f9      	bpl.n	8002802 <_flush_rx+0xa>
            break;
        }
    }

    // We actually need this delay here!
    __NOP();
 800280e:	bf00      	nop
    __NOP();
 8002810:	bf00      	nop
    __NOP();
 8002812:	bf00      	nop
    __NOP();
 8002814:	bf00      	nop
    __NOP();
 8002816:	bf00      	nop
    __NOP();
 8002818:	bf00      	nop
    __NOP();
 800281a:	bf00      	nop
    __NOP();
 800281c:	bf00      	nop

    // clear junk in rx buffer
    MY_UART->RQR = USART_RQR_RXFRQ;
 800281e:	4b03      	ldr	r3, [pc, #12]	; (800282c <_flush_rx+0x34>)
 8002820:	2208      	movs	r2, #8
 8002822:	831a      	strh	r2, [r3, #24]

    // clear overrun error
    // clear rx timeout flag
    // clear framing error
    MY_UART->ICR = USART_ICR_ORECF | USART_ICR_RTOCF | USART_ICR_FECF;
 8002824:	f640 020a 	movw	r2, #2058	; 0x80a
 8002828:	621a      	str	r2, [r3, #32]
}
 800282a:	4770      	bx	lr
 800282c:	40004c00 	.word	0x40004c00

08002830 <crc16_chain>:
    uint16_t crc_register = 0;
    uint16_t polynom = 0x8005;
    uint8_t shift_register;
    uint8_t data_bit, crc_bit;
    
    crc_register = (((uint16_t) crc[0]) & 0x00FF) | (((uint16_t) crc[1]) << 8);
 8002830:	8813      	ldrh	r3, [r2, #0]
{
 8002832:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002834:	4408      	add	r0, r1

         // Shift CRC to the left by 1.
         crc_register <<= 1; 

         if ((data_bit ^ crc_bit) != 0)
            crc_register ^= polynom;
 8002836:	f248 0605 	movw	r6, #32773	; 0x8005
    for (counter = 0; counter < length; counter++) {
 800283a:	4281      	cmp	r1, r0
 800283c:	d103      	bne.n	8002846 <crc16_chain+0x16>
      }  
    }
        
    crc[0] = (uint8_t) (crc_register & 0x00FF);
 800283e:	7013      	strb	r3, [r2, #0]
    crc[1] = (uint8_t) (crc_register >> 8);
 8002840:	0a1b      	lsrs	r3, r3, #8
 8002842:	7053      	strb	r3, [r2, #1]
}   
 8002844:	bdf0      	pop	{r4, r5, r6, r7, pc}
         data_bit = (data[counter] & shift_register) ? 1 : 0;
 8002846:	f811 7b01 	ldrb.w	r7, [r1], #1
 800284a:	2508      	movs	r5, #8
      for (shift_register = 0x01; shift_register > 0x00; shift_register <<= 1) {
 800284c:	2401      	movs	r4, #1
         data_bit = (data[counter] & shift_register) ? 1 : 0;
 800284e:	4227      	tst	r7, r4
         crc_bit = crc_register >> 15;
 8002850:	ea4f 3cd3 	mov.w	ip, r3, lsr #15
         if ((data_bit ^ crc_bit) != 0)
 8002854:	bf18      	it	ne
 8002856:	f04f 0e01 	movne.w	lr, #1
         crc_register <<= 1; 
 800285a:	ea4f 0343 	mov.w	r3, r3, lsl #1
         if ((data_bit ^ crc_bit) != 0)
 800285e:	bf08      	it	eq
 8002860:	f04f 0e00 	moveq.w	lr, #0
 8002864:	45e6      	cmp	lr, ip
         crc_register <<= 1; 
 8002866:	b29b      	uxth	r3, r3
            crc_register ^= polynom;
 8002868:	bf18      	it	ne
 800286a:	4073      	eorne	r3, r6
      for (shift_register = 0x01; shift_register > 0x00; shift_register <<= 1) {
 800286c:	0064      	lsls	r4, r4, #1
 800286e:	3d01      	subs	r5, #1
 8002870:	b2e4      	uxtb	r4, r4
 8002872:	d1ec      	bne.n	800284e <crc16_chain+0x1e>
 8002874:	e7e1      	b.n	800283a <crc16_chain+0xa>

08002876 <ae_check_crc>:

// ae_check_crc()
//
	static bool
ae_check_crc(const uint8_t *data, uint8_t length)
{
 8002876:	b573      	push	{r0, r1, r4, r5, r6, lr}
	uint8_t obs[2] = { 0, 0 };

	if(data[0] != length) {
 8002878:	7806      	ldrb	r6, [r0, #0]
	uint8_t obs[2] = { 0, 0 };
 800287a:	2400      	movs	r4, #0
	if(data[0] != length) {
 800287c:	428e      	cmp	r6, r1
{
 800287e:	4605      	mov	r5, r0
	uint8_t obs[2] = { 0, 0 };
 8002880:	f8ad 4004 	strh.w	r4, [sp, #4]
	if(data[0] != length) {
 8002884:	d113      	bne.n	80028ae <ae_check_crc+0x38>
		// length is wrong
        STATS(crc_len_error++);
		return false;
	}

	crc16_chain(length-2, data, obs);
 8002886:	4629      	mov	r1, r5
 8002888:	1eb0      	subs	r0, r6, #2

	return (obs[0] == data[length-2] && obs[1] == data[length-1]);
 800288a:	4435      	add	r5, r6
	crc16_chain(length-2, data, obs);
 800288c:	aa01      	add	r2, sp, #4
 800288e:	b2c0      	uxtb	r0, r0
 8002890:	f7ff ffce 	bl	8002830 <crc16_chain>
	return (obs[0] == data[length-2] && obs[1] == data[length-1]);
 8002894:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8002898:	f815 3c02 	ldrb.w	r3, [r5, #-2]
 800289c:	429a      	cmp	r2, r3
 800289e:	d106      	bne.n	80028ae <ae_check_crc+0x38>
 80028a0:	f815 4c01 	ldrb.w	r4, [r5, #-1]
 80028a4:	f89d 0005 	ldrb.w	r0, [sp, #5]
 80028a8:	1a23      	subs	r3, r4, r0
 80028aa:	425c      	negs	r4, r3
 80028ac:	415c      	adcs	r4, r3
		return false;
 80028ae:	4620      	mov	r0, r4
}
 80028b0:	b002      	add	sp, #8
 80028b2:	bd70      	pop	{r4, r5, r6, pc}

080028b4 <ae_wake>:
{
 80028b4:	b508      	push	{r3, lr}
    _send_byte(0x00);
 80028b6:	2000      	movs	r0, #0
 80028b8:	f7ff ff6e 	bl	8002798 <_send_byte>
    delay_ms(3);     // measured: ~2.9ms
 80028bc:	2003      	movs	r0, #3
 80028be:	f001 f81d 	bl	80038fc <delay_ms>
}
 80028c2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _flush_rx();
 80028c6:	f7ff bf97 	b.w	80027f8 <_flush_rx>

080028ca <ae_send_idle>:
{
 80028ca:	b508      	push	{r3, lr}
    ae_wake();
 80028cc:	f7ff fff2 	bl	80028b4 <ae_wake>
}
 80028d0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _send_bits(IOFLAG_IDLE);
 80028d4:	20bb      	movs	r0, #187	; 0xbb
 80028d6:	f7ff bf75 	b.w	80027c4 <_send_bits>
	...

080028dc <ae_read_response>:
{
 80028dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    int max_expect = (max_len+1) * 8;
 80028e0:	3101      	adds	r1, #1
    uint8_t raw[max_expect];
 80028e2:	466b      	mov	r3, sp
 80028e4:	eba3 03c1 	sub.w	r3, r3, r1, lsl #3
{
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	4606      	mov	r6, r0
    uint8_t raw[max_expect];
 80028ec:	469d      	mov	sp, r3
    _send_bits(IOFLAG_TX);
 80028ee:	2088      	movs	r0, #136	; 0x88
    int max_expect = (max_len+1) * 8;
 80028f0:	00cd      	lsls	r5, r1, #3
    _send_bits(IOFLAG_TX);
 80028f2:	f7ff ff67 	bl	80027c4 <_send_bits>
    _flush_rx();
 80028f6:	f7ff ff7f 	bl	80027f8 <_flush_rx>
    int actual = 0;
 80028fa:	2200      	movs	r2, #0
    while(!(MY_UART->ISR & UART_FLAG_RXNE) && !(MY_UART->ISR & UART_FLAG_RTOF)) {
 80028fc:	4829      	ldr	r0, [pc, #164]	; (80029a4 <ae_read_response+0xc8>)
    uint8_t raw[max_expect];
 80028fe:	466c      	mov	r4, sp
    for(uint8_t *p = raw; ; actual++) {
 8002900:	4669      	mov	r1, sp
    SysTick->VAL = 0;
 8002902:	f04f 2ce0 	mov.w	ip, #3758153728	; 0xe000e000
 8002906:	4696      	mov	lr, r2
 8002908:	f8cc e018 	str.w	lr, [ip, #24]
    while(!(MY_UART->ISR & UART_FLAG_RXNE) && !(MY_UART->ISR & UART_FLAG_RTOF)) {
 800290c:	2305      	movs	r3, #5
 800290e:	f8d0 801c 	ldr.w	r8, [r0, #28]
 8002912:	f018 0f20 	tst.w	r8, #32
 8002916:	d104      	bne.n	8002922 <ae_read_response+0x46>
 8002918:	f8d0 801c 	ldr.w	r8, [r0, #28]
 800291c:	f418 6f00 	tst.w	r8, #2048	; 0x800
 8002920:	d008      	beq.n	8002934 <ae_read_response+0x58>
    if(MY_UART->ISR & UART_FLAG_RXNE) {
 8002922:	69c3      	ldr	r3, [r0, #28]
 8002924:	069b      	lsls	r3, r3, #26
 8002926:	d52e      	bpl.n	8002986 <ae_read_response+0xaa>
        return MY_UART->RDR & 0x7f;
 8002928:	8c83      	ldrh	r3, [r0, #36]	; 0x24
        if(actual < max_expect) {
 800292a:	42aa      	cmp	r2, r5
        return MY_UART->RDR & 0x7f;
 800292c:	b29b      	uxth	r3, r3
        if(actual < max_expect) {
 800292e:	db34      	blt.n	800299a <ae_read_response+0xbe>
    for(uint8_t *p = raw; ; actual++) {
 8002930:	3201      	adds	r2, #1
 8002932:	e7e9      	b.n	8002908 <ae_read_response+0x2c>
        if(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) {
 8002934:	f8dc 8010 	ldr.w	r8, [ip, #16]
 8002938:	f418 3f80 	tst.w	r8, #65536	; 0x10000
 800293c:	d0e7      	beq.n	800290e <ae_read_response+0x32>
            if(ticks >= 5) {
 800293e:	3b01      	subs	r3, #1
 8002940:	d1e5      	bne.n	800290e <ae_read_response+0x32>
    actual &= ~7;
 8002942:	f022 0107 	bic.w	r1, r2, #7
    while(from_len > 0) {
 8002946:	3d08      	subs	r5, #8
 8002948:	4425      	add	r5, r4
 800294a:	4623      	mov	r3, r4
 800294c:	4421      	add	r1, r4
 800294e:	1ac8      	subs	r0, r1, r3
 8002950:	2800      	cmp	r0, #0
 8002952:	dd14      	ble.n	800297e <ae_read_response+0xa2>
 8002954:	f103 3cff 	add.w	ip, r3, #4294967295	; 0xffffffff
        uint8_t rv = 0, mask = 0x1;
 8002958:	2001      	movs	r0, #1
 800295a:	2400      	movs	r4, #0
        for(int i=0; i<8; i++, mask <<= 1) {
 800295c:	f103 0e07 	add.w	lr, r3, #7
            if(from[i] == BIT1) {
 8002960:	f81c 8f01 	ldrb.w	r8, [ip, #1]!
 8002964:	f1b8 0f7f 	cmp.w	r8, #127	; 0x7f
                rv |= mask;
 8002968:	bf08      	it	eq
 800296a:	4304      	orreq	r4, r0
        for(int i=0; i<8; i++, mask <<= 1) {
 800296c:	0040      	lsls	r0, r0, #1
 800296e:	45f4      	cmp	ip, lr
 8002970:	b2c0      	uxtb	r0, r0
 8002972:	d1f5      	bne.n	8002960 <ae_read_response+0x84>
        from += 8;
 8002974:	3308      	adds	r3, #8
        if(max_into <= 0) break;
 8002976:	42ab      	cmp	r3, r5
        *(into++) = rv;
 8002978:	f806 4b01 	strb.w	r4, [r6], #1
        if(max_into <= 0) break;
 800297c:	d1e7      	bne.n	800294e <ae_read_response+0x72>
    return actual / 8;
 800297e:	10d0      	asrs	r0, r2, #3
}
 8002980:	46bd      	mov	sp, r7
 8002982:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(MY_UART->ISR & UART_FLAG_RTOF) {
 8002986:	69c3      	ldr	r3, [r0, #28]
 8002988:	051b      	lsls	r3, r3, #20
 800298a:	d503      	bpl.n	8002994 <ae_read_response+0xb8>
        MY_UART->ICR = USART_ICR_RTOCF;
 800298c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002990:	6203      	str	r3, [r0, #32]
        if(ch < 0) {
 8002992:	e7d6      	b.n	8002942 <ae_read_response+0x66>
    INCONSISTENT("rxf");
 8002994:	4804      	ldr	r0, [pc, #16]	; (80029a8 <ae_read_response+0xcc>)
 8002996:	f7fe f857 	bl	8000a48 <fatal_error>
            *(p++) = ch;
 800299a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800299e:	f801 3b01 	strb.w	r3, [r1], #1
 80029a2:	e7c5      	b.n	8002930 <ae_read_response+0x54>
 80029a4:	40004c00 	.word	0x40004c00
 80029a8:	0800d6c0 	.word	0x0800d6c0

080029ac <ae_reset_chip>:
    if(ae_chip_is_setup == AE_CHIP_IS_SETUP) {
 80029ac:	4b04      	ldr	r3, [pc, #16]	; (80029c0 <ae_reset_chip+0x14>)
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	4b04      	ldr	r3, [pc, #16]	; (80029c4 <ae_reset_chip+0x18>)
 80029b2:	429a      	cmp	r2, r3
 80029b4:	d102      	bne.n	80029bc <ae_reset_chip+0x10>
        _send_bits(IOFLAG_SLEEP);
 80029b6:	20cc      	movs	r0, #204	; 0xcc
 80029b8:	f7ff bf04 	b.w	80027c4 <_send_bits>
}
 80029bc:	4770      	bx	lr
 80029be:	bf00      	nop
 80029c0:	2009e1bc 	.word	0x2009e1bc
 80029c4:	35d25d63 	.word	0x35d25d63

080029c8 <ae_setup>:
    __HAL_RCC_UART4_CLK_ENABLE();
 80029c8:	4b13      	ldr	r3, [pc, #76]	; (8002a18 <ae_setup+0x50>)
 80029ca:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80029cc:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80029d0:	659a      	str	r2, [r3, #88]	; 0x58
 80029d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
{
 80029d4:	b082      	sub	sp, #8
    __HAL_RCC_UART4_CLK_ENABLE();
 80029d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80029da:	9301      	str	r3, [sp, #4]
 80029dc:	9b01      	ldr	r3, [sp, #4]
    MY_UART->CR1 = 0;
 80029de:	4b0f      	ldr	r3, [pc, #60]	; (8002a1c <ae_setup+0x54>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	601a      	str	r2, [r3, #0]
    MY_UART->CR1 = 0x1000002d & ~(0
 80029e4:	4a0e      	ldr	r2, [pc, #56]	; (8002a20 <ae_setup+0x58>)
 80029e6:	601a      	str	r2, [r3, #0]
    MY_UART->RTOR = 24;                  // timeout in bit periods: 3 chars or so
 80029e8:	2218      	movs	r2, #24
 80029ea:	615a      	str	r2, [r3, #20]
    MY_UART->CR2 = USART_CR2_RTOEN;      // rx timeout enable
 80029ec:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80029f0:	605a      	str	r2, [r3, #4]
    MY_UART->CR3 = USART_CR3_HDSEL | USART_CR3_ONEBIT;
 80029f2:	f640 0208 	movw	r2, #2056	; 0x808
 80029f6:	609a      	str	r2, [r3, #8]
    MY_UART->BRR = 521;                 // 230400 bps @ 120 Mhz SYSCLK
 80029f8:	f240 2209 	movw	r2, #521	; 0x209
 80029fc:	60da      	str	r2, [r3, #12]
    MY_UART->ICR = USART_ICR_RTOCF;
 80029fe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002a02:	621a      	str	r2, [r3, #32]
    MY_UART->CR1 |= USART_CR1_UE;
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	f042 0201 	orr.w	r2, r2, #1
 8002a0a:	601a      	str	r2, [r3, #0]
    ae_chip_is_setup = AE_CHIP_IS_SETUP;
 8002a0c:	4b05      	ldr	r3, [pc, #20]	; (8002a24 <ae_setup+0x5c>)
 8002a0e:	4a06      	ldr	r2, [pc, #24]	; (8002a28 <ae_setup+0x60>)
 8002a10:	601a      	str	r2, [r3, #0]
}
 8002a12:	b002      	add	sp, #8
 8002a14:	4770      	bx	lr
 8002a16:	bf00      	nop
 8002a18:	40021000 	.word	0x40021000
 8002a1c:	40004c00 	.word	0x40004c00
 8002a20:	1000002c 	.word	0x1000002c
 8002a24:	2009e1bc 	.word	0x2009e1bc
 8002a28:	35d25d63 	.word	0x35d25d63

08002a2c <ae_keep_alive>:
	ae_send_idle();
 8002a2c:	f7ff bf4d 	b.w	80028ca <ae_send_idle>

08002a30 <ae_read1>:
// Read a one-byte status/error code response from chip. It's wrapped as 4 bytes: 
//	(len=4) (value) (crc16) (crc16)
//
	int
ae_read1(void)
{
 8002a30:	b513      	push	{r0, r1, r4, lr}
 8002a32:	2408      	movs	r4, #8
	uint8_t msg[4];

	for(int retry=7; retry >= 0; retry--) {
        // tell it we want to read a response, read it, and deserialize
        int rv = ae_read_response(msg, 4);
 8002a34:	2104      	movs	r1, #4
 8002a36:	eb0d 0001 	add.w	r0, sp, r1
 8002a3a:	f7ff ff4f 	bl	80028dc <ae_read_response>

        if(rv == 0) {
 8002a3e:	4601      	mov	r1, r0
 8002a40:	b938      	cbnz	r0, 8002a52 <ae_read1+0x22>
            // nothing heard, it's probably still processing
            ERR("not rdy");
            STATS(not_ready++);

            delay_ms(5);
 8002a42:	2005      	movs	r0, #5
 8002a44:	f000 ff5a 	bl	80038fc <delay_ms>
	for(int retry=7; retry >= 0; retry--) {
 8002a48:	3c01      	subs	r4, #1
 8002a4a:	d1f3      	bne.n	8002a34 <ae_read1+0x4>
	try_again:
        STATS(l1_retry++);
	}

	// fail.
	return -1;
 8002a4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002a50:	e008      	b.n	8002a64 <ae_read1+0x34>
        if(rv != 4) {
 8002a52:	2804      	cmp	r0, #4
 8002a54:	d1f8      	bne.n	8002a48 <ae_read1+0x18>
		if(!ae_check_crc(msg, 4)) {
 8002a56:	a801      	add	r0, sp, #4
 8002a58:	f7ff ff0d 	bl	8002876 <ae_check_crc>
 8002a5c:	2800      	cmp	r0, #0
 8002a5e:	d0f3      	beq.n	8002a48 <ae_read1+0x18>
		return msg[1];
 8002a60:	f89d 0005 	ldrb.w	r0, [sp, #5]
}
 8002a64:	b002      	add	sp, #8
 8002a66:	bd10      	pop	{r4, pc}

08002a68 <ae_read_n>:
// Read and check CRC over N bytes, wrapped in 3-bytes of framing overhead.
// Return -1 for timeout, zero for normal, and one-byte error code otherwise.
//
	int
ae_read_n(uint8_t len, uint8_t *body)
{
 8002a68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint8_t tmp[1+len+2];
 8002a6c:	f100 030a 	add.w	r3, r0, #10
 8002a70:	f403 73fc 	and.w	r3, r3, #504	; 0x1f8
{
 8002a74:	af00      	add	r7, sp, #0
    uint8_t tmp[1+len+2];
 8002a76:	ebad 0d03 	sub.w	sp, sp, r3
{
 8002a7a:	460d      	mov	r5, r1
    uint8_t tmp[1+len+2];
 8002a7c:	1cc6      	adds	r6, r0, #3
 8002a7e:	46e8      	mov	r8, sp
 8002a80:	f04f 0908 	mov.w	r9, #8

	for(int retry=7; retry >= 0; retry--) {

        int actual = ae_read_response(tmp, len+3);
 8002a84:	4631      	mov	r1, r6
 8002a86:	4640      	mov	r0, r8
 8002a88:	f7ff ff28 	bl	80028dc <ae_read_response>
        if(actual < 4) {
 8002a8c:	2803      	cmp	r0, #3
        int actual = ae_read_response(tmp, len+3);
 8002a8e:	4604      	mov	r4, r0
        if(actual < 4) {
 8002a90:	dc0b      	bgt.n	8002aaa <ae_read_n+0x42>

            if(actual == 0) {
 8002a92:	b910      	cbnz	r0, 8002a9a <ae_read_n+0x32>
                // nothing heard, it's probably still processing
                delay_ms(5);
 8002a94:	2005      	movs	r0, #5
 8002a96:	f000 ff31 	bl	80038fc <delay_ms>

		return 0;

	try_again:
        STATS(ln_retry++);
        ae_wake();
 8002a9a:	f7ff ff0b 	bl	80028b4 <ae_wake>
	for(int retry=7; retry >= 0; retry--) {
 8002a9e:	f1b9 0901 	subs.w	r9, r9, #1
 8002aa2:	d1ef      	bne.n	8002a84 <ae_read_n+0x1c>
	}

	return -1;
 8002aa4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002aa8:	e007      	b.n	8002aba <ae_read_n+0x52>
        uint8_t resp_len = tmp[0];
 8002aaa:	f898 3000 	ldrb.w	r3, [r8]
		if(resp_len != (len + 3)) {
 8002aae:	42b3      	cmp	r3, r6
 8002ab0:	d006      	beq.n	8002ac0 <ae_read_n+0x58>
            if(resp_len == 4) {
 8002ab2:	2b04      	cmp	r3, #4
 8002ab4:	d1f1      	bne.n	8002a9a <ae_read_n+0x32>
                return tmp[1];
 8002ab6:	f898 0001 	ldrb.w	r0, [r8, #1]
}
 8002aba:	46bd      	mov	sp, r7
 8002abc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if(!ae_check_crc(tmp, actual)) {
 8002ac0:	b2c1      	uxtb	r1, r0
 8002ac2:	4640      	mov	r0, r8
 8002ac4:	f7ff fed7 	bl	8002876 <ae_check_crc>
 8002ac8:	2800      	cmp	r0, #0
 8002aca:	d0e6      	beq.n	8002a9a <ae_read_n+0x32>
        memcpy(body, tmp+1, actual-3);
 8002acc:	1ee2      	subs	r2, r4, #3
 8002ace:	f108 0101 	add.w	r1, r8, #1
 8002ad2:	4628      	mov	r0, r5
 8002ad4:	f00a fd86 	bl	800d5e4 <memcpy>
		return 0;
 8002ad8:	2000      	movs	r0, #0
 8002ada:	e7ee      	b.n	8002aba <ae_read_n+0x52>

08002adc <ae_send_n>:

// ae_send_n()
//
	void
ae_send_n(aeopcode_t opcode, uint8_t p1, uint16_t p2, const uint8_t *data, uint8_t data_len) 
{
 8002adc:	b530      	push	{r4, r5, lr}
 8002ade:	b085      	sub	sp, #20
 8002ae0:	461d      	mov	r5, r3
 8002ae2:	f89d 4020 	ldrb.w	r4, [sp, #32]
		uint8_t	framed_len;
		uint8_t	op;
		uint8_t	p1;
		uint8_t	p2_lsb;
		uint8_t	p2_msb;
	} known = { 
 8002ae6:	f88d 200c 	strb.w	r2, [sp, #12]
 8002aea:	2377      	movs	r3, #119	; 0x77
 8002aec:	0a12      	lsrs	r2, r2, #8
 8002aee:	f88d 3008 	strb.w	r3, [sp, #8]
        .ioflag = IOFLAG_CMD,
		.framed_len = (data_len + 7),		// 7 = (1 len) + (4 bytes of msg) + (2 crc)
 8002af2:	1de3      	adds	r3, r4, #7
	} known = { 
 8002af4:	f88d 3009 	strb.w	r3, [sp, #9]
 8002af8:	f88d 200d 	strb.w	r2, [sp, #13]
 8002afc:	f88d 000a 	strb.w	r0, [sp, #10]
 8002b00:	f88d 100b 	strb.w	r1, [sp, #11]
    STATS(last_op = opcode);
    STATS(last_p1 = p1);
    STATS(last_p2 = p2);

    // important to wake chip at this point.
    ae_wake();
 8002b04:	f7ff fed6 	bl	80028b4 <ae_wake>

    _send_serialized((const uint8_t *)&known, sizeof(known));
 8002b08:	2106      	movs	r1, #6
 8002b0a:	a802      	add	r0, sp, #8
 8002b0c:	f7ff fe69 	bl	80027e2 <_send_serialized>

	// CRC will start from frame_len onwards
	uint8_t crc[2] = {0, 0};
 8002b10:	2300      	movs	r3, #0
	crc16_chain(sizeof(known)-1, &known.framed_len, crc);
 8002b12:	aa01      	add	r2, sp, #4
 8002b14:	f10d 0109 	add.w	r1, sp, #9
 8002b18:	2005      	movs	r0, #5
	uint8_t crc[2] = {0, 0};
 8002b1a:	f8ad 3004 	strh.w	r3, [sp, #4]
	crc16_chain(sizeof(known)-1, &known.framed_len, crc);
 8002b1e:	f7ff fe87 	bl	8002830 <crc16_chain>

	// insert a variable-length body area (sometimes)
	if(data_len) {
 8002b22:	b144      	cbz	r4, 8002b36 <ae_send_n+0x5a>
        _send_serialized(data, data_len);
 8002b24:	4621      	mov	r1, r4
 8002b26:	4628      	mov	r0, r5
 8002b28:	f7ff fe5b 	bl	80027e2 <_send_serialized>
		
		crc16_chain(data_len, data, crc);
 8002b2c:	aa01      	add	r2, sp, #4
 8002b2e:	4629      	mov	r1, r5
 8002b30:	4620      	mov	r0, r4
 8002b32:	f7ff fe7d 	bl	8002830 <crc16_chain>
	}

	// send final CRC bytes
    _send_serialized(crc, 2);
 8002b36:	2102      	movs	r1, #2
 8002b38:	a801      	add	r0, sp, #4
 8002b3a:	f7ff fe52 	bl	80027e2 <_send_serialized>
}
 8002b3e:	b005      	add	sp, #20
 8002b40:	bd30      	pop	{r4, r5, pc}

08002b42 <ae_send>:
{
 8002b42:	b507      	push	{r0, r1, r2, lr}
	ae_send_n(opcode, p1, p2, NULL, 0);
 8002b44:	2300      	movs	r3, #0
 8002b46:	9300      	str	r3, [sp, #0]
 8002b48:	f7ff ffc8 	bl	8002adc <ae_send_n>
}
 8002b4c:	b003      	add	sp, #12
 8002b4e:	f85d fb04 	ldr.w	pc, [sp], #4

08002b52 <ae_get_info>:
//
// Do Info(p1=2) command, and return result.
//
	uint16_t
ae_get_info(void)
{
 8002b52:	b507      	push	{r0, r1, r2, lr}
	// not doing error checking here
	ae_send(OP_Info, 0x2, 0);
 8002b54:	2200      	movs	r2, #0
 8002b56:	2102      	movs	r1, #2
 8002b58:	2030      	movs	r0, #48	; 0x30
 8002b5a:	f7ff fff2 	bl	8002b42 <ae_send>

	// note: always returns 4 bytes, but most are garbage and unused.
	uint8_t tmp[4];
	ae_read_n(4, tmp);
 8002b5e:	a901      	add	r1, sp, #4
 8002b60:	2004      	movs	r0, #4
 8002b62:	f7ff ff81 	bl	8002a68 <ae_read_n>

	return (tmp[0] << 8) | tmp[1];
 8002b66:	f8bd 0004 	ldrh.w	r0, [sp, #4]
 8002b6a:	ba40      	rev16	r0, r0
}
 8002b6c:	b280      	uxth	r0, r0
 8002b6e:	b003      	add	sp, #12
 8002b70:	f85d fb04 	ldr.w	pc, [sp], #4

08002b74 <ae_load_nonce>:
// Load Tempkey with a specific value. Resulting Tempkey cannot be
// used with many commands/keys, but is needed for signing.
//
	int
ae_load_nonce(const uint8_t nonce[32])
{
 8002b74:	b507      	push	{r0, r1, r2, lr}
    // p1=3
	ae_send_n(OP_Nonce, 3, 0, nonce, 32);          // 608a ok
 8002b76:	2220      	movs	r2, #32
{
 8002b78:	4603      	mov	r3, r0
	ae_send_n(OP_Nonce, 3, 0, nonce, 32);          // 608a ok
 8002b7a:	9200      	str	r2, [sp, #0]
 8002b7c:	2103      	movs	r1, #3
 8002b7e:	2200      	movs	r2, #0
 8002b80:	2016      	movs	r0, #22
 8002b82:	f7ff ffab 	bl	8002adc <ae_send_n>

    return ae_read1();
}
 8002b86:	b003      	add	sp, #12
 8002b88:	f85d eb04 	ldr.w	lr, [sp], #4
    return ae_read1();
 8002b8c:	f7ff bf50 	b.w	8002a30 <ae_read1>

08002b90 <ae_load_msgdigest>:
// Load 32bytes of message digest  with a specific value.
// Needed for signing.
//
	int
ae_load_msgdigest(const uint8_t md[32])
{
 8002b90:	b507      	push	{r0, r1, r2, lr}
	ae_send_n(OP_Nonce, (1<<6) | 3, 0, md, 32);
 8002b92:	2220      	movs	r2, #32
{
 8002b94:	4603      	mov	r3, r0
	ae_send_n(OP_Nonce, (1<<6) | 3, 0, md, 32);
 8002b96:	9200      	str	r2, [sp, #0]
 8002b98:	2143      	movs	r1, #67	; 0x43
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	2016      	movs	r0, #22
 8002b9e:	f7ff ff9d 	bl	8002adc <ae_send_n>

    return ae_read1();
}
 8002ba2:	b003      	add	sp, #12
 8002ba4:	f85d eb04 	ldr.w	lr, [sp], #4
    return ae_read1();
 8002ba8:	f7ff bf42 	b.w	8002a30 <ae_read1>

08002bac <ae_pick_nonce>:
// Load Tempkey with a nonce value that we both know, but
// is random and we both know is random! Tricky!
//
	int
ae_pick_nonce(const uint8_t num_in[20], uint8_t tempkey[32])
{
 8002bac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bae:	b09f      	sub	sp, #124	; 0x7c
	// We provide some 20 bytes of randomness to chip
	// The chip must provide 32-bytes of random-ness,
	// so no choice in args to OP.Nonce here (due to ReqRandom).
	ae_send_n(OP_Nonce, 0, 0, num_in, 20);
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	2714      	movs	r7, #20
 8002bb4:	4603      	mov	r3, r0
{
 8002bb6:	4605      	mov	r5, r0
 8002bb8:	460e      	mov	r6, r1
	ae_send_n(OP_Nonce, 0, 0, num_in, 20);
 8002bba:	2016      	movs	r0, #22
 8002bbc:	4611      	mov	r1, r2
 8002bbe:	9700      	str	r7, [sp, #0]
 8002bc0:	f7ff ff8c 	bl	8002adc <ae_send_n>

	// Nonce command returns the RNG result, but not contents of TempKey
	uint8_t randout[32];
	int rv = ae_read_n(32, randout);
 8002bc4:	a903      	add	r1, sp, #12
 8002bc6:	2020      	movs	r0, #32
 8002bc8:	f7ff ff4e 	bl	8002a68 <ae_read_n>
	RET_IF_BAD(rv);
 8002bcc:	4604      	mov	r4, r0
 8002bce:	b9e0      	cbnz	r0, 8002c0a <ae_pick_nonce+0x5e>
	//
	//		return sha256(rndout + num_in + b'\x16\0\0').digest()
	//
	SHA256_CTX ctx;

    sha256_init(&ctx);
 8002bd0:	a80b      	add	r0, sp, #44	; 0x2c
 8002bd2:	f002 fc57 	bl	8005484 <sha256_init>
    sha256_update(&ctx, randout, 32);
 8002bd6:	2220      	movs	r2, #32
 8002bd8:	a903      	add	r1, sp, #12
 8002bda:	a80b      	add	r0, sp, #44	; 0x2c
 8002bdc:	f002 fc60 	bl	80054a0 <sha256_update>
    sha256_update(&ctx, num_in, 20);
 8002be0:	463a      	mov	r2, r7
 8002be2:	4629      	mov	r1, r5
 8002be4:	a80b      	add	r0, sp, #44	; 0x2c
 8002be6:	f002 fc5b 	bl	80054a0 <sha256_update>
	const uint8_t fixed[3] = { 0x16, 0, 0 };
 8002bea:	4b09      	ldr	r3, [pc, #36]	; (8002c10 <ae_pick_nonce+0x64>)
 8002bec:	881a      	ldrh	r2, [r3, #0]
 8002bee:	f8ad 2008 	strh.w	r2, [sp, #8]
 8002bf2:	789b      	ldrb	r3, [r3, #2]
 8002bf4:	f88d 300a 	strb.w	r3, [sp, #10]
    sha256_update(&ctx, fixed, 3);
 8002bf8:	a902      	add	r1, sp, #8
 8002bfa:	a80b      	add	r0, sp, #44	; 0x2c
 8002bfc:	2203      	movs	r2, #3
 8002bfe:	f002 fc4f 	bl	80054a0 <sha256_update>

    sha256_final(&ctx, tempkey);
 8002c02:	4631      	mov	r1, r6
 8002c04:	a80b      	add	r0, sp, #44	; 0x2c
 8002c06:	f002 fc91 	bl	800552c <sha256_final>

	return 0;
}
 8002c0a:	4620      	mov	r0, r4
 8002c0c:	b01f      	add	sp, #124	; 0x7c
 8002c0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c10:	0800e634 	.word	0x0800e634

08002c14 <ae_is_correct_tempkey>:
// Check that TempKey is holding what we think it does. Uses the MAC
// command over contents of Tempkey and our shared secret.
//
    bool
ae_is_correct_tempkey(const uint8_t expected_tempkey[32])
{
 8002c14:	b570      	push	{r4, r5, r6, lr}
    const uint8_t mode =   (1<<6)     // include full serial number
                         | (0<<2)     // TempKey.SourceFlag == 0 == 'rand'
                         | (0<<1)     // first 32 bytes are the shared secret
                         | (1<<0);    // second 32 bytes are tempkey

	ae_send(OP_MAC, mode, KEYNUM_pairing);
 8002c16:	2141      	movs	r1, #65	; 0x41
{
 8002c18:	b0a8      	sub	sp, #160	; 0xa0
 8002c1a:	4604      	mov	r4, r0
	ae_send(OP_MAC, mode, KEYNUM_pairing);
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	2008      	movs	r0, #8
 8002c20:	f7ff ff8f 	bl	8002b42 <ae_send>

    // read chip's answer
	uint8_t resp[32];
	int rv = ae_read_n(32, resp);
 8002c24:	a905      	add	r1, sp, #20
 8002c26:	2020      	movs	r0, #32
 8002c28:	f7ff ff1e 	bl	8002a68 <ae_read_n>
    if(rv) return false;
 8002c2c:	2800      	cmp	r0, #0
 8002c2e:	d135      	bne.n	8002c9c <ae_is_correct_tempkey+0x88>
	ae_send_idle();
 8002c30:	f7ff fe4b 	bl	80028ca <ae_send_idle>
    ae_keep_alive();

    // Duplicate the hash process, and then compare.
	SHA256_CTX ctx;

    sha256_init(&ctx);
 8002c34:	a815      	add	r0, sp, #84	; 0x54
 8002c36:	f002 fc25 	bl	8005484 <sha256_init>
    sha256_update(&ctx, rom_secrets->pairing_secret, 32);
 8002c3a:	4919      	ldr	r1, [pc, #100]	; (8002ca0 <ae_is_correct_tempkey+0x8c>)
 8002c3c:	2220      	movs	r2, #32
 8002c3e:	a815      	add	r0, sp, #84	; 0x54
 8002c40:	f002 fc2e 	bl	80054a0 <sha256_update>
    sha256_update(&ctx, expected_tempkey, 32);
 8002c44:	2220      	movs	r2, #32
 8002c46:	4621      	mov	r1, r4
 8002c48:	a815      	add	r0, sp, #84	; 0x54
 8002c4a:	f002 fc29 	bl	80054a0 <sha256_update>

	const uint8_t fixed[16] = { OP_MAC, mode, KEYNUM_pairing, 0x0,
 8002c4e:	4b15      	ldr	r3, [pc, #84]	; (8002ca4 <ae_is_correct_tempkey+0x90>)
 8002c50:	aa01      	add	r2, sp, #4
 8002c52:	f103 0610 	add.w	r6, r3, #16
 8002c56:	4615      	mov	r5, r2
 8002c58:	6818      	ldr	r0, [r3, #0]
 8002c5a:	6859      	ldr	r1, [r3, #4]
 8002c5c:	4614      	mov	r4, r2
 8002c5e:	c403      	stmia	r4!, {r0, r1}
 8002c60:	3308      	adds	r3, #8
 8002c62:	42b3      	cmp	r3, r6
 8002c64:	4622      	mov	r2, r4
 8002c66:	d1f7      	bne.n	8002c58 <ae_is_correct_tempkey+0x44>
                                    0,0,0,0, 0,0,0,0,       // eight zeros
                                    0,0,0,                  // three zeros
                                    0xEE };
    sha256_update(&ctx, fixed, sizeof(fixed));
 8002c68:	2210      	movs	r2, #16
 8002c6a:	4629      	mov	r1, r5
 8002c6c:	a815      	add	r0, sp, #84	; 0x54
 8002c6e:	f002 fc17 	bl	80054a0 <sha256_update>

    sha256_update(&ctx, ((const uint8_t *)rom_secrets->ae_serial_number)+4, 4);
 8002c72:	490d      	ldr	r1, [pc, #52]	; (8002ca8 <ae_is_correct_tempkey+0x94>)
 8002c74:	2204      	movs	r2, #4
 8002c76:	a815      	add	r0, sp, #84	; 0x54
 8002c78:	f002 fc12 	bl	80054a0 <sha256_update>
    sha256_update(&ctx, ((const uint8_t *)rom_secrets->ae_serial_number)+0, 4);
 8002c7c:	2204      	movs	r2, #4
 8002c7e:	490b      	ldr	r1, [pc, #44]	; (8002cac <ae_is_correct_tempkey+0x98>)
 8002c80:	a815      	add	r0, sp, #84	; 0x54
 8002c82:	f002 fc0d 	bl	80054a0 <sha256_update>
	// this verifies no problem.
	ASSERT(ctx.datalen + (ctx.bitlen/8) == 32+32+1+1+2+8+3+1+4+2+2);        // == 88
#endif

    uint8_t         actual[32];
    sha256_final(&ctx, actual);
 8002c86:	a90d      	add	r1, sp, #52	; 0x34
 8002c88:	a815      	add	r0, sp, #84	; 0x54
 8002c8a:	f002 fc4f 	bl	800552c <sha256_final>

    return check_equal(actual, resp, 32);
 8002c8e:	2220      	movs	r2, #32
 8002c90:	a905      	add	r1, sp, #20
 8002c92:	a80d      	add	r0, sp, #52	; 0x34
 8002c94:	f7ff fd0f 	bl	80026b6 <check_equal>
}
 8002c98:	b028      	add	sp, #160	; 0xa0
 8002c9a:	bd70      	pop	{r4, r5, r6, pc}
    if(rv) return false;
 8002c9c:	2000      	movs	r0, #0
 8002c9e:	e7fb      	b.n	8002c98 <ae_is_correct_tempkey+0x84>
 8002ca0:	0801c000 	.word	0x0801c000
 8002ca4:	0800e637 	.word	0x0800e637
 8002ca8:	0801c044 	.word	0x0801c044
 8002cac:	0801c040 	.word	0x0801c040

08002cb0 <ae_checkmac>:
// inside the 508a/608a, like use of a specific key, but not for us to
// authenticate the 508a/608a or its contents/state.
//
    int
ae_checkmac(uint8_t keynum, const uint8_t secret[32])
{
 8002cb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002cb4:	b0c2      	sub	sp, #264	; 0x108

	// Since this is part of the hash, we want random bytes
	// for our "other data". Also a number for "numin" of nonce
	uint8_t od[32], numin[20];

	rng_buffer(od, sizeof(od));
 8002cb6:	ad0b      	add	r5, sp, #44	; 0x2c
{
 8002cb8:	4607      	mov	r7, r0
 8002cba:	460e      	mov	r6, r1
	rng_buffer(od, sizeof(od));
 8002cbc:	4628      	mov	r0, r5
 8002cbe:	2120      	movs	r1, #32
 8002cc0:	f7ff fd48 	bl	8002754 <rng_buffer>
	rng_buffer(numin, sizeof(numin));
 8002cc4:	2114      	movs	r1, #20
 8002cc6:	a806      	add	r0, sp, #24
 8002cc8:	f7ff fd44 	bl	8002754 <rng_buffer>
	ae_send_idle();
 8002ccc:	f7ff fdfd 	bl	80028ca <ae_send_idle>

    // need this one, want to reset watchdog to this point.
	ae_keep_alive();

	// - load tempkey with a known nonce value
	uint8_t zeros[8] = {0};
 8002cd0:	2300      	movs	r3, #0
	uint8_t tempkey[32];
	rv = ae_pick_nonce(numin, tempkey);
 8002cd2:	a913      	add	r1, sp, #76	; 0x4c
 8002cd4:	a806      	add	r0, sp, #24
	uint8_t zeros[8] = {0};
 8002cd6:	e9cd 3304 	strd	r3, r3, [sp, #16]
	rv = ae_pick_nonce(numin, tempkey);
 8002cda:	f7ff ff67 	bl	8002bac <ae_pick_nonce>
	RET_IF_BAD(rv);
 8002cde:	4604      	mov	r4, r0
 8002ce0:	2800      	cmp	r0, #0
 8002ce2:	d15d      	bne.n	8002da0 <ae_checkmac+0xf0>

	// - hash nonce and lots of other bits together
	SHA256_CTX ctx;
    sha256_init(&ctx);
 8002ce4:	a81b      	add	r0, sp, #108	; 0x6c
 8002ce6:	f002 fbcd 	bl	8005484 <sha256_init>

    // shared secret is 32 bytes from flash
    sha256_update(&ctx, secret, 32);
 8002cea:	2220      	movs	r2, #32
 8002cec:	4631      	mov	r1, r6
 8002cee:	a81b      	add	r0, sp, #108	; 0x6c
 8002cf0:	f002 fbd6 	bl	80054a0 <sha256_update>

    sha256_update(&ctx, tempkey, 32);
 8002cf4:	2220      	movs	r2, #32
 8002cf6:	a913      	add	r1, sp, #76	; 0x4c
 8002cf8:	a81b      	add	r0, sp, #108	; 0x6c
 8002cfa:	f002 fbd1 	bl	80054a0 <sha256_update>
    sha256_update(&ctx, &od[0], 4);
 8002cfe:	2204      	movs	r2, #4
 8002d00:	4629      	mov	r1, r5
 8002d02:	a81b      	add	r0, sp, #108	; 0x6c
 8002d04:	f002 fbcc 	bl	80054a0 <sha256_update>

    sha256_update(&ctx, zeros, 8);
 8002d08:	2208      	movs	r2, #8
 8002d0a:	a904      	add	r1, sp, #16
 8002d0c:	a81b      	add	r0, sp, #108	; 0x6c
 8002d0e:	f002 fbc7 	bl	80054a0 <sha256_update>

    sha256_update(&ctx, &od[4], 3);
 8002d12:	2203      	movs	r2, #3
 8002d14:	a90c      	add	r1, sp, #48	; 0x30
 8002d16:	a81b      	add	r0, sp, #108	; 0x6c
 8002d18:	f002 fbc2 	bl	80054a0 <sha256_update>

	uint8_t ee = 0xEE;
 8002d1c:	23ee      	movs	r3, #238	; 0xee
    sha256_update(&ctx, &ee, 1);
 8002d1e:	2201      	movs	r2, #1
 8002d20:	f10d 010b 	add.w	r1, sp, #11
 8002d24:	a81b      	add	r0, sp, #108	; 0x6c
	uint8_t ee = 0xEE;
 8002d26:	f88d 300b 	strb.w	r3, [sp, #11]
    sha256_update(&ctx, &ee, 1);
 8002d2a:	f002 fbb9 	bl	80054a0 <sha256_update>
    sha256_update(&ctx, &od[7], 4);
 8002d2e:	2204      	movs	r2, #4
 8002d30:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8002d34:	a81b      	add	r0, sp, #108	; 0x6c
 8002d36:	f002 fbb3 	bl	80054a0 <sha256_update>

	uint8_t snp[2] = { 0x01, 0x23 };
 8002d3a:	f242 3301 	movw	r3, #8961	; 0x2301
    sha256_update(&ctx, snp, 2);
 8002d3e:	2202      	movs	r2, #2
 8002d40:	a903      	add	r1, sp, #12
 8002d42:	a81b      	add	r0, sp, #108	; 0x6c
	uint8_t snp[2] = { 0x01, 0x23 };
 8002d44:	f8ad 300c 	strh.w	r3, [sp, #12]
    sha256_update(&ctx, snp, 2);
 8002d48:	f002 fbaa 	bl	80054a0 <sha256_update>
    sha256_update(&ctx, &od[11], 2);
 8002d4c:	2202      	movs	r2, #2
 8002d4e:	f10d 0137 	add.w	r1, sp, #55	; 0x37
 8002d52:	a81b      	add	r0, sp, #108	; 0x6c
 8002d54:	f002 fba4 	bl	80054a0 <sha256_update>
		uint8_t		resp[32];
		uint8_t		od[13];
	} req;

    // content doesn't matter, but nice and visible:
    memcpy(req.ch3, copyright_msg, 32);
 8002d58:	4b15      	ldr	r3, [pc, #84]	; (8002db0 <ae_checkmac+0x100>)
 8002d5a:	ac2e      	add	r4, sp, #184	; 0xb8
 8002d5c:	f103 0220 	add.w	r2, r3, #32
 8002d60:	46a0      	mov	r8, r4
 8002d62:	6818      	ldr	r0, [r3, #0]
 8002d64:	6859      	ldr	r1, [r3, #4]
 8002d66:	4626      	mov	r6, r4
 8002d68:	c603      	stmia	r6!, {r0, r1}
 8002d6a:	3308      	adds	r3, #8
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	4634      	mov	r4, r6
 8002d70:	d1f7      	bne.n	8002d62 <ae_checkmac+0xb2>
	// this verifies no problem.
	int l = (ctx.blocks * 64) + ctx.npartial;
	ASSERT(l == 32+32+4+8+3+1+4+2+2);			// == 88
#endif

    sha256_final(&ctx, req.resp);
 8002d72:	a936      	add	r1, sp, #216	; 0xd8
 8002d74:	a81b      	add	r0, sp, #108	; 0x6c
 8002d76:	f002 fbd9 	bl	800552c <sha256_final>
	memcpy(req.od, od, 13);
 8002d7a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002d7e:	ac3e      	add	r4, sp, #248	; 0xf8
 8002d80:	c407      	stmia	r4!, {r0, r1, r2}
 8002d82:	7023      	strb	r3, [r4, #0]

	STATIC_ASSERT(sizeof(req) == 32 + 32 + 13);

	// Give our answer to the chip.
	ae_send_n(OP_CheckMac, 0x01, keynum, (uint8_t *)&req, sizeof(req));
 8002d84:	234d      	movs	r3, #77	; 0x4d
 8002d86:	9300      	str	r3, [sp, #0]
 8002d88:	463a      	mov	r2, r7
 8002d8a:	4643      	mov	r3, r8
 8002d8c:	2101      	movs	r1, #1
 8002d8e:	2028      	movs	r0, #40	; 0x28
 8002d90:	f7ff fea4 	bl	8002adc <ae_send_n>

	rv = ae_read1();
 8002d94:	f7ff fe4c 	bl	8002a30 <ae_read1>
	if(rv != 0) {
 8002d98:	4604      	mov	r4, r0
 8002d9a:	b928      	cbnz	r0, 8002da8 <ae_checkmac+0xf8>
	ae_send_idle();
 8002d9c:	f7ff fd95 	bl	80028ca <ae_send_idle>

	// just in case ... always restart watchdog timer.
	ae_keep_alive();

	return 0;
}
 8002da0:	4620      	mov	r0, r4
 8002da2:	b042      	add	sp, #264	; 0x108
 8002da4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
 8002da8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8002dac:	e7f8      	b.n	8002da0 <ae_checkmac+0xf0>
 8002dae:	bf00      	nop
 8002db0:	0800e606 	.word	0x0800e606

08002db4 <ae_pair_unlock>:
    return ae_checkmac(KEYNUM_pairing, rom_secrets->pairing_secret);
 8002db4:	4901      	ldr	r1, [pc, #4]	; (8002dbc <ae_pair_unlock+0x8>)
 8002db6:	2001      	movs	r0, #1
 8002db8:	f7ff bf7a 	b.w	8002cb0 <ae_checkmac>
 8002dbc:	0801c000 	.word	0x0801c000

08002dc0 <ae_sign_authed>:
// Sign a message (already digested)
//
	int
ae_sign_authed(uint8_t keynum, const uint8_t msg_hash[32],
                uint8_t signature[64], int auth_kn, const uint8_t auth_digest[32])
{
 8002dc0:	b570      	push	{r4, r5, r6, lr}
 8002dc2:	460e      	mov	r6, r1
 8002dc4:	4604      	mov	r4, r0
 8002dc6:	4615      	mov	r5, r2
    // indicate we know the PIN
    ae_pair_unlock();
 8002dc8:	f7ff fff4 	bl	8002db4 <ae_pair_unlock>
    int rv = ae_checkmac(KEYNUM_main_pin, auth_digest);
 8002dcc:	9904      	ldr	r1, [sp, #16]
 8002dce:	2003      	movs	r0, #3
 8002dd0:	f7ff ff6e 	bl	8002cb0 <ae_checkmac>
    RET_IF_BAD(rv);
 8002dd4:	b990      	cbnz	r0, 8002dfc <ae_sign_authed+0x3c>

    // send what we need signed
	rv = ae_load_msgdigest(msg_hash);
 8002dd6:	4630      	mov	r0, r6
 8002dd8:	f7ff feda 	bl	8002b90 <ae_load_msgdigest>
	RET_IF_BAD(rv);
 8002ddc:	b970      	cbnz	r0, 8002dfc <ae_sign_authed+0x3c>

    do {
        ae_send(OP_Sign, (7<<5), keynum);
 8002dde:	b2a4      	uxth	r4, r4
 8002de0:	4622      	mov	r2, r4
 8002de2:	21e0      	movs	r1, #224	; 0xe0
 8002de4:	2041      	movs	r0, #65	; 0x41
 8002de6:	f7ff feac 	bl	8002b42 <ae_send>

        delay_ms(60);     // min time for processing
 8002dea:	203c      	movs	r0, #60	; 0x3c
 8002dec:	f000 fd86 	bl	80038fc <delay_ms>

        rv = ae_read_n(64, signature);
 8002df0:	4629      	mov	r1, r5
 8002df2:	2040      	movs	r0, #64	; 0x40
 8002df4:	f7ff fe38 	bl	8002a68 <ae_read_n>
    } while(rv == AE_ECC_FAULT);
 8002df8:	2805      	cmp	r0, #5
 8002dfa:	d0f1      	beq.n	8002de0 <ae_sign_authed+0x20>

	return rv;
}
 8002dfc:	bd70      	pop	{r4, r5, r6, pc}
	...

08002e00 <ae_gen_ecc_key>:

// ae_gen_ecc_key()
//
    int
ae_gen_ecc_key(uint8_t keynum, uint8_t pubkey_out[64])
{
 8002e00:	b530      	push	{r4, r5, lr}
    int rv;
    uint8_t junk[3] = { 0 };
 8002e02:	4b0f      	ldr	r3, [pc, #60]	; (8002e40 <ae_gen_ecc_key+0x40>)
{
 8002e04:	b085      	sub	sp, #20
    uint8_t junk[3] = { 0 };
 8002e06:	f8b3 3013 	ldrh.w	r3, [r3, #19]
 8002e0a:	f8ad 300c 	strh.w	r3, [sp, #12]
 8002e0e:	2300      	movs	r3, #0
{
 8002e10:	460c      	mov	r4, r1
    uint8_t junk[3] = { 0 };
 8002e12:	f88d 300e 	strb.w	r3, [sp, #14]

    do {
        ae_send_n(OP_GenKey, (1<<2), keynum, junk, 3);
 8002e16:	4605      	mov	r5, r0
 8002e18:	2303      	movs	r3, #3
 8002e1a:	462a      	mov	r2, r5
 8002e1c:	2104      	movs	r1, #4
 8002e1e:	9300      	str	r3, [sp, #0]
 8002e20:	2040      	movs	r0, #64	; 0x40
 8002e22:	ab03      	add	r3, sp, #12
 8002e24:	f7ff fe5a 	bl	8002adc <ae_send_n>

        delay_ms(100);     // to avoid timeouts
 8002e28:	2064      	movs	r0, #100	; 0x64
 8002e2a:	f000 fd67 	bl	80038fc <delay_ms>

        rv = ae_read_n(64, pubkey_out);
 8002e2e:	4621      	mov	r1, r4
 8002e30:	2040      	movs	r0, #64	; 0x40
 8002e32:	f7ff fe19 	bl	8002a68 <ae_read_n>
    } while(rv == AE_ECC_FAULT);
 8002e36:	2805      	cmp	r0, #5
 8002e38:	d0ee      	beq.n	8002e18 <ae_gen_ecc_key+0x18>

    return rv;
}
 8002e3a:	b005      	add	sp, #20
 8002e3c:	bd30      	pop	{r4, r5, pc}
 8002e3e:	bf00      	nop
 8002e40:	0800e634 	.word	0x0800e634

08002e44 <ae_hmac32>:
// 508a: Different opcode, OP_HMAC does exactly 32 bytes w/ less steps.
// 608a: Use old SHA256 command, but with new flags.
//
    int
ae_hmac32(uint8_t keynum, const uint8_t msg[32], uint8_t digest[32])
{
 8002e44:	b530      	push	{r4, r5, lr}
 8002e46:	b085      	sub	sp, #20
 8002e48:	4615      	mov	r5, r2
 8002e4a:	9103      	str	r1, [sp, #12]
    // Start SHA w/ HMAC setup
	ae_send(OP_SHA, 4, keynum);        // 4 = HMAC_Init
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	2104      	movs	r1, #4
 8002e50:	2047      	movs	r0, #71	; 0x47
 8002e52:	f7ff fe76 	bl	8002b42 <ae_send>

    // expect zero, meaning "ready"
    int rv = ae_read1();
 8002e56:	f7ff fdeb 	bl	8002a30 <ae_read1>
    RET_IF_BAD(rv);
 8002e5a:	b970      	cbnz	r0, 8002e7a <ae_hmac32+0x36>

    // send the contents to be hashed
	ae_send_n(OP_SHA, (3<<6) | 2, 32, msg, 32); // 2 = Finalize, 3=Place output
 8002e5c:	2420      	movs	r4, #32
 8002e5e:	9b03      	ldr	r3, [sp, #12]
 8002e60:	9400      	str	r4, [sp, #0]
 8002e62:	4622      	mov	r2, r4
 8002e64:	21c2      	movs	r1, #194	; 0xc2
 8002e66:	2047      	movs	r0, #71	; 0x47
 8002e68:	f7ff fe38 	bl	8002adc <ae_send_n>
    
    // read result
    return ae_read_n(32, digest);
 8002e6c:	4629      	mov	r1, r5
 8002e6e:	4620      	mov	r0, r4
}
 8002e70:	b005      	add	sp, #20
 8002e72:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    return ae_read_n(32, digest);
 8002e76:	f7ff bdf7 	b.w	8002a68 <ae_read_n>
}
 8002e7a:	b005      	add	sp, #20
 8002e7c:	bd30      	pop	{r4, r5, pc}

08002e7e <ae_get_serial>:
//
// Return the serial number: it's 9 bytes, altho 3 are fixed.
//
	int
ae_get_serial(uint8_t serial[6])
{
 8002e7e:	b510      	push	{r4, lr}
	ae_send(OP_Read, 0x80, 0x0);
 8002e80:	2200      	movs	r2, #0
{
 8002e82:	b08c      	sub	sp, #48	; 0x30
	ae_send(OP_Read, 0x80, 0x0);
 8002e84:	2180      	movs	r1, #128	; 0x80
{
 8002e86:	4604      	mov	r4, r0
	ae_send(OP_Read, 0x80, 0x0);
 8002e88:	2002      	movs	r0, #2
 8002e8a:	f7ff fe5a 	bl	8002b42 <ae_send>

	uint8_t temp[32];
	int rv = ae_read_n(32, temp);
 8002e8e:	a904      	add	r1, sp, #16
 8002e90:	2020      	movs	r0, #32
 8002e92:	f7ff fde9 	bl	8002a68 <ae_read_n>
	RET_IF_BAD(rv);
 8002e96:	4603      	mov	r3, r0
 8002e98:	b9b8      	cbnz	r0, 8002eca <ae_get_serial+0x4c>

    // reformat to 9 bytes.
    uint8_t ts[9];
	memcpy(ts, &temp[0], 4);
	memcpy(&ts[4], &temp[8], 5);
 8002e9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002e9e:	9a04      	ldr	r2, [sp, #16]
 8002ea0:	f88d 100c 	strb.w	r1, [sp, #12]

    // check the hard-coded values
    if((ts[0] != 0x01) || (ts[1] != 0x23) || (ts[8] != 0xEE)) return 1;
 8002ea4:	b2d1      	uxtb	r1, r2
 8002ea6:	2901      	cmp	r1, #1
	memcpy(ts, &temp[0], 4);
 8002ea8:	9201      	str	r2, [sp, #4]
	memcpy(&ts[4], &temp[8], 5);
 8002eaa:	9002      	str	r0, [sp, #8]
    if((ts[0] != 0x01) || (ts[1] != 0x23) || (ts[8] != 0xEE)) return 1;
 8002eac:	d110      	bne.n	8002ed0 <ae_get_serial+0x52>
 8002eae:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002eb2:	2a23      	cmp	r2, #35	; 0x23
 8002eb4:	d10c      	bne.n	8002ed0 <ae_get_serial+0x52>
 8002eb6:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8002eba:	2aee      	cmp	r2, #238	; 0xee
 8002ebc:	d10a      	bne.n	8002ed4 <ae_get_serial+0x56>

    // save only the unique bits.
    memcpy(serial, ts+2, 6);
 8002ebe:	f8dd 2006 	ldr.w	r2, [sp, #6]
 8002ec2:	6022      	str	r2, [r4, #0]
 8002ec4:	f8bd 200a 	ldrh.w	r2, [sp, #10]
 8002ec8:	80a2      	strh	r2, [r4, #4]

	return 0;
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	b00c      	add	sp, #48	; 0x30
 8002ece:	bd10      	pop	{r4, pc}
    if((ts[0] != 0x01) || (ts[1] != 0x23) || (ts[8] != 0xEE)) return 1;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e7fa      	b.n	8002eca <ae_get_serial+0x4c>
 8002ed4:	460b      	mov	r3, r1
 8002ed6:	e7f8      	b.n	8002eca <ae_get_serial+0x4c>

08002ed8 <ae_probe>:
{
 8002ed8:	b513      	push	{r0, r1, r4, lr}
    ae_wake();
 8002eda:	f7ff fceb 	bl	80028b4 <ae_wake>
    _send_bits(IOFLAG_SLEEP);
 8002ede:	20cc      	movs	r0, #204	; 0xcc
 8002ee0:	f7ff fc70 	bl	80027c4 <_send_bits>
    ae_wake();
 8002ee4:	f7ff fce6 	bl	80028b4 <ae_wake>
    ae_read1();
 8002ee8:	f7ff fda2 	bl	8002a30 <ae_read1>
	uint8_t chk = ae_read1();
 8002eec:	f7ff fda0 	bl	8002a30 <ae_read1>
	if(chk != AE_AFTER_WAKE) return "wk fl";
 8002ef0:	b2c0      	uxtb	r0, r0
 8002ef2:	2811      	cmp	r0, #17
 8002ef4:	d10e      	bne.n	8002f14 <ae_probe+0x3c>
	if(ae_get_serial(serial)) return "no ser";
 8002ef6:	4668      	mov	r0, sp
 8002ef8:	f7ff ffc1 	bl	8002e7e <ae_get_serial>
 8002efc:	4604      	mov	r4, r0
 8002efe:	b938      	cbnz	r0, 8002f10 <ae_probe+0x38>
    ae_wake();
 8002f00:	f7ff fcd8 	bl	80028b4 <ae_wake>
    _send_bits(IOFLAG_SLEEP);
 8002f04:	20cc      	movs	r0, #204	; 0xcc
 8002f06:	f7ff fc5d 	bl	80027c4 <_send_bits>
	return NULL;
 8002f0a:	4620      	mov	r0, r4
}
 8002f0c:	b002      	add	sp, #8
 8002f0e:	bd10      	pop	{r4, pc}
	if(ae_get_serial(serial)) return "no ser";
 8002f10:	4801      	ldr	r0, [pc, #4]	; (8002f18 <ae_probe+0x40>)
 8002f12:	e7fb      	b.n	8002f0c <ae_probe+0x34>
	if(chk != AE_AFTER_WAKE) return "wk fl";
 8002f14:	4801      	ldr	r0, [pc, #4]	; (8002f1c <ae_probe+0x44>)
 8002f16:	e7f9      	b.n	8002f0c <ae_probe+0x34>
 8002f18:	0800e627 	.word	0x0800e627
 8002f1c:	0800e62e 	.word	0x0800e62e

08002f20 <ae_write_data_slot>:
//
// -- can also lock it.
//
    int
ae_write_data_slot(int slot_num, const uint8_t *data, int len, bool lock_it)
{
 8002f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f24:	4699      	mov	r9, r3
    ASSERT(len >= 32);
 8002f26:	f1a2 0320 	sub.w	r3, r2, #32
{
 8002f2a:	b085      	sub	sp, #20
    ASSERT(len >= 32);
 8002f2c:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
{
 8002f30:	4604      	mov	r4, r0
 8002f32:	af02      	add	r7, sp, #8
 8002f34:	460d      	mov	r5, r1
 8002f36:	4690      	mov	r8, r2
    ASSERT(len >= 32);
 8002f38:	d902      	bls.n	8002f40 <ae_write_data_slot+0x20>
 8002f3a:	482d      	ldr	r0, [pc, #180]	; (8002ff0 <ae_write_data_slot+0xd0>)
 8002f3c:	f7fd fd84 	bl	8000a48 <fatal_error>
    ASSERT(len <= 416);

    for(int blk=0, xlen=len; xlen>0; blk++, xlen-=32) {
        // have to write each "block" of 32-bytes, separately
        // zone => data
        ae_send_n(OP_Write, 0x80|2, (blk<<8) | (slot_num<<3), data+(blk*32), 32);
 8002f40:	ea4f 0ac0 	mov.w	sl, r0, lsl #3
 8002f44:	fa0f fa8a 	sxth.w	sl, sl
 8002f48:	2600      	movs	r6, #0
 8002f4a:	f04f 0b20 	mov.w	fp, #32
 8002f4e:	ebc6 3246 	rsb	r2, r6, r6, lsl #13
 8002f52:	ea4a 02c2 	orr.w	r2, sl, r2, lsl #3
 8002f56:	b292      	uxth	r2, r2
 8002f58:	1bab      	subs	r3, r5, r6
 8002f5a:	2182      	movs	r1, #130	; 0x82
 8002f5c:	2012      	movs	r0, #18
 8002f5e:	f8cd b000 	str.w	fp, [sp]
 8002f62:	f7ff fdbb 	bl	8002adc <ae_send_n>

        int rv = ae_read1();
 8002f66:	f7ff fd63 	bl	8002a30 <ae_read1>
        RET_IF_BAD(rv);
 8002f6a:	2800      	cmp	r0, #0
 8002f6c:	d13c      	bne.n	8002fe8 <ae_write_data_slot+0xc8>
    for(int blk=0, xlen=len; xlen>0; blk++, xlen-=32) {
 8002f6e:	3e20      	subs	r6, #32
 8002f70:	eb06 0308 	add.w	r3, r6, r8
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	dcea      	bgt.n	8002f4e <ae_write_data_slot+0x2e>
    }

    if(lock_it) {
 8002f78:	f1b9 0f00 	cmp.w	r9, #0
 8002f7c:	d034      	beq.n	8002fe8 <ae_write_data_slot+0xc8>
        ASSERT(slot_num != 8);          // no support for mega slot 8
 8002f7e:	2c08      	cmp	r4, #8
    if(lock_it) {
 8002f80:	466e      	mov	r6, sp
        ASSERT(slot_num != 8);          // no support for mega slot 8
 8002f82:	d0da      	beq.n	8002f3a <ae_write_data_slot+0x1a>
        ASSERT(len == 32);              // probably not a limitation here
 8002f84:	f1b8 0f20 	cmp.w	r8, #32
 8002f88:	d1d7      	bne.n	8002f3a <ae_write_data_slot+0x1a>

        // Assume 36/72-byte long slot, which will be partially written, and rest
        // should be ones.
        const int slot_len = (slot_num <= 7) ? 36 : 72;
 8002f8a:	2c08      	cmp	r4, #8
 8002f8c:	bfb4      	ite	lt
 8002f8e:	f04f 0824 	movlt.w	r8, #36	; 0x24
 8002f92:	f04f 0848 	movge.w	r8, #72	; 0x48
        uint8_t copy[slot_len];
 8002f96:	f108 0307 	add.w	r3, r8, #7
 8002f9a:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 8002f9e:	ebad 0d03 	sub.w	sp, sp, r3
 8002fa2:	ab02      	add	r3, sp, #8

        memset(copy, 0xff, slot_len);
 8002fa4:	4642      	mov	r2, r8
 8002fa6:	21ff      	movs	r1, #255	; 0xff
 8002fa8:	4618      	mov	r0, r3
 8002faa:	f00a fb43 	bl	800d634 <memset>
        memcpy(copy, data, len);
 8002fae:	f105 0120 	add.w	r1, r5, #32
        memset(copy, 0xff, slot_len);
 8002fb2:	4603      	mov	r3, r0
        memcpy(copy, data, len);
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	f855 0b04 	ldr.w	r0, [r5], #4
 8002fba:	f842 0b04 	str.w	r0, [r2], #4
 8002fbe:	428d      	cmp	r5, r1
 8002fc0:	d1f9      	bne.n	8002fb6 <ae_write_data_slot+0x96>

        // calc expected CRC
        uint8_t crc[2] = {0, 0};
 8002fc2:	2200      	movs	r2, #0
        crc16_chain(slot_len, copy, crc);
 8002fc4:	4619      	mov	r1, r3
        uint8_t crc[2] = {0, 0};
 8002fc6:	80ba      	strh	r2, [r7, #4]
        crc16_chain(slot_len, copy, crc);
 8002fc8:	4640      	mov	r0, r8
 8002fca:	1d3a      	adds	r2, r7, #4
 8002fcc:	f7ff fc30 	bl	8002830 <crc16_chain>

        // do the lock
        ae_send(OP_Lock, 2 | (slot_num << 2), (crc[1]<<8) | crc[0]);
 8002fd0:	00a1      	lsls	r1, r4, #2
 8002fd2:	f041 0102 	orr.w	r1, r1, #2
 8002fd6:	88ba      	ldrh	r2, [r7, #4]
 8002fd8:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
 8002fdc:	2017      	movs	r0, #23
 8002fde:	f7ff fdb0 	bl	8002b42 <ae_send>

        int rv = ae_read1();
 8002fe2:	f7ff fd25 	bl	8002a30 <ae_read1>
        RET_IF_BAD(rv);
 8002fe6:	46b5      	mov	sp, r6
    }

    return 0;
}
 8002fe8:	370c      	adds	r7, #12
 8002fea:	46bd      	mov	sp, r7
 8002fec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ff0:	0800e3a0 	.word	0x0800e3a0

08002ff4 <ae_gendig_slot>:

// ae_gendig_slot()
//
    int
ae_gendig_slot(int slot_num, const uint8_t slot_contents[32], uint8_t digest[32])
{
 8002ff4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ff6:	b0ab      	sub	sp, #172	; 0xac
 8002ff8:	4605      	mov	r5, r0
 8002ffa:	460f      	mov	r7, r1
    // Construct a digest on the device (and here) that depends on the secret
    // contents of a specific slot.
    uint8_t num_in[20], tempkey[32];

	rng_buffer(num_in, sizeof(num_in));
 8002ffc:	a803      	add	r0, sp, #12
 8002ffe:	2114      	movs	r1, #20
{
 8003000:	4616      	mov	r6, r2
	rng_buffer(num_in, sizeof(num_in));
 8003002:	f7ff fba7 	bl	8002754 <rng_buffer>
	int rv = ae_pick_nonce(num_in, tempkey);
 8003006:	a90f      	add	r1, sp, #60	; 0x3c
 8003008:	a803      	add	r0, sp, #12
 800300a:	f7ff fdcf 	bl	8002bac <ae_pick_nonce>
    RET_IF_BAD(rv);
 800300e:	4604      	mov	r4, r0
 8003010:	2800      	cmp	r0, #0
 8003012:	d13d      	bne.n	8003090 <ae_gendig_slot+0x9c>

    //using Zone=2="Data" => "KeyID specifies a slot in the Data zone"
    ae_send(OP_GenDig, 0x2, slot_num);
 8003014:	b2aa      	uxth	r2, r5
 8003016:	2102      	movs	r1, #2
 8003018:	2015      	movs	r0, #21
 800301a:	f7ff fd92 	bl	8002b42 <ae_send>

    rv = ae_read1();
 800301e:	f7ff fd07 	bl	8002a30 <ae_read1>
    RET_IF_BAD(rv);
 8003022:	4604      	mov	r4, r0
 8003024:	bba0      	cbnz	r0, 8003090 <ae_gendig_slot+0x9c>
	ae_send_idle();
 8003026:	f7ff fc50 	bl	80028ca <ae_send_idle>
    //   msg = hkey + b'\x15\x02' + ustruct.pack("<H", slot_num)
    //   msg += b'\xee\x01\x23' + (b'\0'*25) + challenge
    //   assert len(msg) == 32+1+1+2+1+2+25+32
    //
	SHA256_CTX ctx;
    sha256_init(&ctx);
 800302a:	a817      	add	r0, sp, #92	; 0x5c
 800302c:	f002 fa2a 	bl	8005484 <sha256_init>

	uint8_t args[7] = { OP_GenDig, 2, slot_num, 0, 0xEE, 0x01, 0x23 };
 8003030:	2302      	movs	r3, #2
 8003032:	f88d 3005 	strb.w	r3, [sp, #5]
 8003036:	23ee      	movs	r3, #238	; 0xee
 8003038:	f88d 3008 	strb.w	r3, [sp, #8]
 800303c:	2301      	movs	r3, #1
 800303e:	2215      	movs	r2, #21
 8003040:	f88d 3009 	strb.w	r3, [sp, #9]
    uint8_t zeros[25] = { 0 };
 8003044:	4621      	mov	r1, r4
	uint8_t args[7] = { OP_GenDig, 2, slot_num, 0, 0xEE, 0x01, 0x23 };
 8003046:	2323      	movs	r3, #35	; 0x23
    uint8_t zeros[25] = { 0 };
 8003048:	a809      	add	r0, sp, #36	; 0x24
	uint8_t args[7] = { OP_GenDig, 2, slot_num, 0, 0xEE, 0x01, 0x23 };
 800304a:	f88d 300a 	strb.w	r3, [sp, #10]
 800304e:	f88d 2004 	strb.w	r2, [sp, #4]
 8003052:	f88d 5006 	strb.w	r5, [sp, #6]
 8003056:	f88d 4007 	strb.w	r4, [sp, #7]
    uint8_t zeros[25] = { 0 };
 800305a:	9408      	str	r4, [sp, #32]
 800305c:	f00a faea 	bl	800d634 <memset>

    sha256_update(&ctx, slot_contents, 32);
 8003060:	2220      	movs	r2, #32
 8003062:	4639      	mov	r1, r7
 8003064:	a817      	add	r0, sp, #92	; 0x5c
 8003066:	f002 fa1b 	bl	80054a0 <sha256_update>
    sha256_update(&ctx, args, sizeof(args));
 800306a:	2207      	movs	r2, #7
 800306c:	a901      	add	r1, sp, #4
 800306e:	a817      	add	r0, sp, #92	; 0x5c
 8003070:	f002 fa16 	bl	80054a0 <sha256_update>
    sha256_update(&ctx, zeros, sizeof(zeros));
 8003074:	2219      	movs	r2, #25
 8003076:	a908      	add	r1, sp, #32
 8003078:	a817      	add	r0, sp, #92	; 0x5c
 800307a:	f002 fa11 	bl	80054a0 <sha256_update>
    sha256_update(&ctx, tempkey, 32);
 800307e:	a90f      	add	r1, sp, #60	; 0x3c
 8003080:	a817      	add	r0, sp, #92	; 0x5c
 8003082:	2220      	movs	r2, #32
 8003084:	f002 fa0c 	bl	80054a0 <sha256_update>

    sha256_final(&ctx, digest);
 8003088:	4631      	mov	r1, r6
 800308a:	a817      	add	r0, sp, #92	; 0x5c
 800308c:	f002 fa4e 	bl	800552c <sha256_final>

    return 0;
}
 8003090:	4620      	mov	r0, r4
 8003092:	b02b      	add	sp, #172	; 0xac
 8003094:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003098 <ae_secure_random>:
{
 8003098:	b507      	push	{r0, r1, r2, lr}
 800309a:	4602      	mov	r2, r0
    int rv = ae_gendig_slot(KEYNUM_pairing, rom_secrets->pairing_secret, randout);
 800309c:	9001      	str	r0, [sp, #4]
 800309e:	490b      	ldr	r1, [pc, #44]	; (80030cc <ae_secure_random+0x34>)
 80030a0:	2001      	movs	r0, #1
 80030a2:	f7ff ffa7 	bl	8002ff4 <ae_gendig_slot>
    if(rv || !ae_is_correct_tempkey(randout)) {
 80030a6:	9a01      	ldr	r2, [sp, #4]
 80030a8:	b108      	cbz	r0, 80030ae <ae_secure_random+0x16>
        fatal_mitm();
 80030aa:	f7fd fcd7 	bl	8000a5c <fatal_mitm>
    if(rv || !ae_is_correct_tempkey(randout)) {
 80030ae:	4610      	mov	r0, r2
 80030b0:	9201      	str	r2, [sp, #4]
 80030b2:	f7ff fdaf 	bl	8002c14 <ae_is_correct_tempkey>
 80030b6:	2800      	cmp	r0, #0
 80030b8:	d0f7      	beq.n	80030aa <ae_secure_random+0x12>
    sha256_single(randout, 32, randout);
 80030ba:	9a01      	ldr	r2, [sp, #4]
 80030bc:	2120      	movs	r1, #32
 80030be:	4610      	mov	r0, r2
}
 80030c0:	b003      	add	sp, #12
 80030c2:	f85d eb04 	ldr.w	lr, [sp], #4
    sha256_single(randout, 32, randout);
 80030c6:	f002 ba45 	b.w	8005554 <sha256_single>
 80030ca:	bf00      	nop
 80030cc:	0801c000 	.word	0x0801c000

080030d0 <ae_checkmac_hard>:
{
 80030d0:	b510      	push	{r4, lr}
 80030d2:	b088      	sub	sp, #32
    int rv = ae_gendig_slot(keynum, secret, digest);
 80030d4:	466a      	mov	r2, sp
 80030d6:	f7ff ff8d 	bl	8002ff4 <ae_gendig_slot>
    RET_IF_BAD(rv);
 80030da:	4604      	mov	r4, r0
 80030dc:	b930      	cbnz	r0, 80030ec <ae_checkmac_hard+0x1c>
    if(!ae_is_correct_tempkey(digest)) return -2;
 80030de:	4668      	mov	r0, sp
 80030e0:	f7ff fd98 	bl	8002c14 <ae_is_correct_tempkey>
 80030e4:	2800      	cmp	r0, #0
 80030e6:	bf08      	it	eq
 80030e8:	f06f 0401 	mvneq.w	r4, #1
}
 80030ec:	4620      	mov	r0, r4
 80030ee:	b008      	add	sp, #32
 80030f0:	bd10      	pop	{r4, pc}

080030f2 <ae_gendig_counter>:
// the digest should be, and ask the chip to do the same. Verify we match
// using MAC command (done elsewhere).
//
    int
ae_gendig_counter(int counter_num, const uint32_t expected_value, uint8_t digest[32])
{
 80030f2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030f4:	b0ad      	sub	sp, #180	; 0xb4
 80030f6:	4605      	mov	r5, r0
 80030f8:	9101      	str	r1, [sp, #4]
    uint8_t num_in[20], tempkey[32];

	rng_buffer(num_in, sizeof(num_in));
 80030fa:	a804      	add	r0, sp, #16
 80030fc:	2114      	movs	r1, #20
{
 80030fe:	4616      	mov	r6, r2
	rng_buffer(num_in, sizeof(num_in));
 8003100:	f7ff fb28 	bl	8002754 <rng_buffer>
	int rv = ae_pick_nonce(num_in, tempkey);
 8003104:	a909      	add	r1, sp, #36	; 0x24
 8003106:	a804      	add	r0, sp, #16
 8003108:	f7ff fd50 	bl	8002bac <ae_pick_nonce>
    RET_IF_BAD(rv);
 800310c:	4604      	mov	r4, r0
 800310e:	2800      	cmp	r0, #0
 8003110:	d148      	bne.n	80031a4 <ae_gendig_counter+0xb2>

    //using Zone=4="Counter" => "KeyID specifies the monotonic counter ID"
    ae_send(OP_GenDig, 0x4, counter_num);
 8003112:	b2aa      	uxth	r2, r5
 8003114:	2104      	movs	r1, #4
 8003116:	2015      	movs	r0, #21
 8003118:	f7ff fd13 	bl	8002b42 <ae_send>

    rv = ae_read1();
 800311c:	f7ff fc88 	bl	8002a30 <ae_read1>
    RET_IF_BAD(rv);
 8003120:	4604      	mov	r4, r0
 8003122:	2800      	cmp	r0, #0
 8003124:	d13e      	bne.n	80031a4 <ae_gendig_counter+0xb2>
	ae_send_idle();
 8003126:	f7ff fbd0 	bl	80028ca <ae_send_idle>
    //   msg = hkey + b'\x15\x02' + ustruct.pack("<H", slot_num)
    //   msg += b'\xee\x01\x23' + (b'\0'*25) + challenge
    //   assert len(msg) == 32+1+1+2+1+2+25+32
    //
	SHA256_CTX ctx;
    sha256_init(&ctx);
 800312a:	a819      	add	r0, sp, #100	; 0x64
 800312c:	f002 f9aa 	bl	8005484 <sha256_init>

    uint8_t zeros[32] = { 0 };
 8003130:	221c      	movs	r2, #28
 8003132:	4621      	mov	r1, r4
 8003134:	a812      	add	r0, sp, #72	; 0x48
 8003136:	9411      	str	r4, [sp, #68]	; 0x44
 8003138:	f00a fa7c 	bl	800d634 <memset>
	uint8_t args[8] = { OP_GenDig, 0x4, counter_num, 0,  0xEE, 0x01, 0x23, 0x0 };
 800313c:	2315      	movs	r3, #21
 800313e:	f88d 3008 	strb.w	r3, [sp, #8]
 8003142:	23ee      	movs	r3, #238	; 0xee
 8003144:	f88d 300c 	strb.w	r3, [sp, #12]
 8003148:	2301      	movs	r3, #1
 800314a:	2704      	movs	r7, #4
 800314c:	f88d 300d 	strb.w	r3, [sp, #13]

    sha256_update(&ctx, zeros, 32);
 8003150:	2220      	movs	r2, #32
	uint8_t args[8] = { OP_GenDig, 0x4, counter_num, 0,  0xEE, 0x01, 0x23, 0x0 };
 8003152:	2323      	movs	r3, #35	; 0x23
    sha256_update(&ctx, zeros, 32);
 8003154:	a911      	add	r1, sp, #68	; 0x44
 8003156:	a819      	add	r0, sp, #100	; 0x64
	uint8_t args[8] = { OP_GenDig, 0x4, counter_num, 0,  0xEE, 0x01, 0x23, 0x0 };
 8003158:	f88d 300e 	strb.w	r3, [sp, #14]
 800315c:	f88d 7009 	strb.w	r7, [sp, #9]
 8003160:	f88d 500a 	strb.w	r5, [sp, #10]
 8003164:	f88d 400b 	strb.w	r4, [sp, #11]
 8003168:	f88d 400f 	strb.w	r4, [sp, #15]
    sha256_update(&ctx, zeros, 32);
 800316c:	f002 f998 	bl	80054a0 <sha256_update>
    sha256_update(&ctx, args, sizeof(args));
 8003170:	2208      	movs	r2, #8
 8003172:	eb0d 0102 	add.w	r1, sp, r2
 8003176:	a819      	add	r0, sp, #100	; 0x64
 8003178:	f002 f992 	bl	80054a0 <sha256_update>
    sha256_update(&ctx, (const uint8_t *)&expected_value, 4);
 800317c:	463a      	mov	r2, r7
 800317e:	eb0d 0107 	add.w	r1, sp, r7
 8003182:	a819      	add	r0, sp, #100	; 0x64
 8003184:	f002 f98c 	bl	80054a0 <sha256_update>
    sha256_update(&ctx, zeros, 20);
 8003188:	2214      	movs	r2, #20
 800318a:	a911      	add	r1, sp, #68	; 0x44
 800318c:	a819      	add	r0, sp, #100	; 0x64
 800318e:	f002 f987 	bl	80054a0 <sha256_update>
    sha256_update(&ctx, tempkey, 32);
 8003192:	a909      	add	r1, sp, #36	; 0x24
 8003194:	a819      	add	r0, sp, #100	; 0x64
 8003196:	2220      	movs	r2, #32
 8003198:	f002 f982 	bl	80054a0 <sha256_update>

    sha256_final(&ctx, digest);
 800319c:	4631      	mov	r1, r6
 800319e:	a819      	add	r0, sp, #100	; 0x64
 80031a0:	f002 f9c4 	bl	800552c <sha256_final>

    return 0;
}
 80031a4:	4620      	mov	r0, r4
 80031a6:	b02d      	add	sp, #180	; 0xb4
 80031a8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080031aa <ae_get_counter>:
{
 80031aa:	b570      	push	{r4, r5, r6, lr}
    ae_send(OP_Counter, 0x0, counter_number);
 80031ac:	460a      	mov	r2, r1
{
 80031ae:	b088      	sub	sp, #32
 80031b0:	4606      	mov	r6, r0
 80031b2:	460d      	mov	r5, r1
    ae_send(OP_Counter, 0x0, counter_number);
 80031b4:	2024      	movs	r0, #36	; 0x24
 80031b6:	2100      	movs	r1, #0
 80031b8:	f7ff fcc3 	bl	8002b42 <ae_send>
    int rv = ae_read_n(4, (uint8_t *)result);
 80031bc:	4631      	mov	r1, r6
 80031be:	2004      	movs	r0, #4
 80031c0:	f7ff fc52 	bl	8002a68 <ae_read_n>
    RET_IF_BAD(rv);
 80031c4:	4604      	mov	r4, r0
 80031c6:	b960      	cbnz	r0, 80031e2 <ae_get_counter+0x38>
    rv = ae_gendig_counter(counter_number, *result, digest);
 80031c8:	6831      	ldr	r1, [r6, #0]
 80031ca:	466a      	mov	r2, sp
 80031cc:	4628      	mov	r0, r5
 80031ce:	f7ff ff90 	bl	80030f2 <ae_gendig_counter>
	RET_IF_BAD(rv);
 80031d2:	4604      	mov	r4, r0
 80031d4:	b928      	cbnz	r0, 80031e2 <ae_get_counter+0x38>
    if(!ae_is_correct_tempkey(digest)) {
 80031d6:	4668      	mov	r0, sp
 80031d8:	f7ff fd1c 	bl	8002c14 <ae_is_correct_tempkey>
 80031dc:	b908      	cbnz	r0, 80031e2 <ae_get_counter+0x38>
        fatal_mitm();
 80031de:	f7fd fc3d 	bl	8000a5c <fatal_mitm>
}
 80031e2:	4620      	mov	r0, r4
 80031e4:	b008      	add	sp, #32
 80031e6:	bd70      	pop	{r4, r5, r6, pc}

080031e8 <ae_add_counter>:
{
 80031e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80031ec:	4606      	mov	r6, r0
 80031ee:	b089      	sub	sp, #36	; 0x24
 80031f0:	460d      	mov	r5, r1
 80031f2:	4617      	mov	r7, r2
    for(int i=0; i<incr; i++) {
 80031f4:	f04f 0800 	mov.w	r8, #0
        ae_send(OP_Counter, 0x1, counter_number);
 80031f8:	fa1f f981 	uxth.w	r9, r1
    for(int i=0; i<incr; i++) {
 80031fc:	45b8      	cmp	r8, r7
 80031fe:	db0c      	blt.n	800321a <ae_add_counter+0x32>
    int rv = ae_gendig_counter(counter_number, *result, digest);
 8003200:	6831      	ldr	r1, [r6, #0]
 8003202:	466a      	mov	r2, sp
 8003204:	4628      	mov	r0, r5
 8003206:	f7ff ff74 	bl	80030f2 <ae_gendig_counter>
	RET_IF_BAD(rv);
 800320a:	4604      	mov	r4, r0
 800320c:	b998      	cbnz	r0, 8003236 <ae_add_counter+0x4e>
    if(!ae_is_correct_tempkey(digest)) {
 800320e:	4668      	mov	r0, sp
 8003210:	f7ff fd00 	bl	8002c14 <ae_is_correct_tempkey>
 8003214:	b978      	cbnz	r0, 8003236 <ae_add_counter+0x4e>
        fatal_mitm();
 8003216:	f7fd fc21 	bl	8000a5c <fatal_mitm>
        ae_send(OP_Counter, 0x1, counter_number);
 800321a:	464a      	mov	r2, r9
 800321c:	2101      	movs	r1, #1
 800321e:	2024      	movs	r0, #36	; 0x24
 8003220:	f7ff fc8f 	bl	8002b42 <ae_send>
        int rv = ae_read_n(4, (uint8_t *)result);
 8003224:	4631      	mov	r1, r6
 8003226:	2004      	movs	r0, #4
 8003228:	f7ff fc1e 	bl	8002a68 <ae_read_n>
        RET_IF_BAD(rv);
 800322c:	4604      	mov	r4, r0
 800322e:	b910      	cbnz	r0, 8003236 <ae_add_counter+0x4e>
    for(int i=0; i<incr; i++) {
 8003230:	f108 0801 	add.w	r8, r8, #1
 8003234:	e7e2      	b.n	80031fc <ae_add_counter+0x14>
}
 8003236:	4620      	mov	r0, r4
 8003238:	b009      	add	sp, #36	; 0x24
 800323a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800323e <ae_encrypted_read32>:
// ae_encrypted_read32()
//
    int
ae_encrypted_read32(int data_slot, int blk,
                    int read_kn, const uint8_t read_key[32], uint8_t data[32])
{
 800323e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003240:	b08b      	sub	sp, #44	; 0x2c
 8003242:	4617      	mov	r7, r2
 8003244:	460e      	mov	r6, r1
 8003246:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003248:	9301      	str	r3, [sp, #4]
 800324a:	4604      	mov	r4, r0
    uint8_t     digest[32];

    ae_pair_unlock();
 800324c:	f7ff fdb2 	bl	8002db4 <ae_pair_unlock>

    int rv = ae_gendig_slot(read_kn, read_key, digest);
 8003250:	9901      	ldr	r1, [sp, #4]
 8003252:	aa02      	add	r2, sp, #8
 8003254:	4638      	mov	r0, r7
 8003256:	f7ff fecd 	bl	8002ff4 <ae_gendig_slot>
    RET_IF_BAD(rv);
 800325a:	b9c0      	cbnz	r0, 800328e <ae_encrypted_read32+0x50>

    // read nth 32-byte "block"
    ae_send(OP_Read, 0x82, (blk << 8) | (data_slot<<3));
 800325c:	00e4      	lsls	r4, r4, #3
 800325e:	ea44 2206 	orr.w	r2, r4, r6, lsl #8
 8003262:	2182      	movs	r1, #130	; 0x82
 8003264:	2002      	movs	r0, #2
 8003266:	b292      	uxth	r2, r2
 8003268:	f7ff fc6b 	bl	8002b42 <ae_send>

    rv = ae_read_n(32, data);
 800326c:	4629      	mov	r1, r5
 800326e:	2020      	movs	r0, #32
 8003270:	f7ff fbfa 	bl	8002a68 <ae_read_n>
    RET_IF_BAD(rv);
 8003274:	b958      	cbnz	r0, 800328e <ae_encrypted_read32+0x50>
 8003276:	1e6a      	subs	r2, r5, #1
 8003278:	ab02      	add	r3, sp, #8
 800327a:	351f      	adds	r5, #31
		*(acc) ^= *(more);
 800327c:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8003280:	f813 4b01 	ldrb.w	r4, [r3], #1
	for(; len; len--, more++, acc++) {
 8003284:	4295      	cmp	r5, r2
		*(acc) ^= *(more);
 8003286:	ea81 0104 	eor.w	r1, r1, r4
 800328a:	7011      	strb	r1, [r2, #0]
	for(; len; len--, more++, acc++) {
 800328c:	d1f6      	bne.n	800327c <ae_encrypted_read32+0x3e>

    xor_mixin(data, digest, 32);

    return 0;
}
 800328e:	b00b      	add	sp, #44	; 0x2c
 8003290:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003294 <ae_encrypted_read>:

// ae_encrypted_read()
//
    int
ae_encrypted_read(int data_slot, int read_kn, const uint8_t read_key[32], uint8_t *data, int len)
{
 8003294:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003298:	b08b      	sub	sp, #44	; 0x2c
 800329a:	4607      	mov	r7, r0
 800329c:	9d12      	ldr	r5, [sp, #72]	; 0x48
    // not clear if chip supports 4-byte encrypted reads 
    ASSERT((len == 32) || (len == 72));
 800329e:	2d20      	cmp	r5, #32
{
 80032a0:	4688      	mov	r8, r1
 80032a2:	4691      	mov	r9, r2
 80032a4:	461e      	mov	r6, r3
    ASSERT((len == 32) || (len == 72));
 80032a6:	d004      	beq.n	80032b2 <ae_encrypted_read+0x1e>
 80032a8:	2d48      	cmp	r5, #72	; 0x48
 80032aa:	d002      	beq.n	80032b2 <ae_encrypted_read+0x1e>
 80032ac:	4815      	ldr	r0, [pc, #84]	; (8003304 <ae_encrypted_read+0x70>)
 80032ae:	f7fd fbcb 	bl	8000a48 <fatal_error>

    int rv = ae_encrypted_read32(data_slot, 0, read_kn, read_key, data);
 80032b2:	9600      	str	r6, [sp, #0]
 80032b4:	464b      	mov	r3, r9
 80032b6:	4642      	mov	r2, r8
 80032b8:	2100      	movs	r1, #0
 80032ba:	4638      	mov	r0, r7
 80032bc:	f7ff ffbf 	bl	800323e <ae_encrypted_read32>
    RET_IF_BAD(rv);
 80032c0:	4604      	mov	r4, r0
 80032c2:	b9d0      	cbnz	r0, 80032fa <ae_encrypted_read+0x66>

    if(len == 32) return 0;
 80032c4:	2d20      	cmp	r5, #32
 80032c6:	d018      	beq.n	80032fa <ae_encrypted_read+0x66>

    rv = ae_encrypted_read32(data_slot, 1, read_kn, read_key, data+32);
 80032c8:	f106 0320 	add.w	r3, r6, #32
 80032cc:	9300      	str	r3, [sp, #0]
 80032ce:	4642      	mov	r2, r8
 80032d0:	464b      	mov	r3, r9
 80032d2:	2101      	movs	r1, #1
 80032d4:	4638      	mov	r0, r7
 80032d6:	f7ff ffb2 	bl	800323e <ae_encrypted_read32>
    RET_IF_BAD(rv);
 80032da:	4604      	mov	r4, r0
 80032dc:	b968      	cbnz	r0, 80032fa <ae_encrypted_read+0x66>

    uint8_t tmp[32];
    rv = ae_encrypted_read32(data_slot, 2, read_kn, read_key, tmp);
 80032de:	ad02      	add	r5, sp, #8
 80032e0:	9500      	str	r5, [sp, #0]
 80032e2:	464b      	mov	r3, r9
 80032e4:	4642      	mov	r2, r8
 80032e6:	2102      	movs	r1, #2
 80032e8:	4638      	mov	r0, r7
 80032ea:	f7ff ffa8 	bl	800323e <ae_encrypted_read32>
    RET_IF_BAD(rv);
 80032ee:	4604      	mov	r4, r0
 80032f0:	b918      	cbnz	r0, 80032fa <ae_encrypted_read+0x66>

    memcpy(data+64, tmp, 72-64);
 80032f2:	462a      	mov	r2, r5
 80032f4:	ca03      	ldmia	r2!, {r0, r1}
 80032f6:	6430      	str	r0, [r6, #64]	; 0x40
 80032f8:	6471      	str	r1, [r6, #68]	; 0x44

    return 0;
}
 80032fa:	4620      	mov	r0, r4
 80032fc:	b00b      	add	sp, #44	; 0x2c
 80032fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003302:	bf00      	nop
 8003304:	0800e3a0 	.word	0x0800e3a0

08003308 <ae_encrypted_write32>:
// ae_encrypted_write()
//
    int
ae_encrypted_write32(int data_slot, int blk, int write_kn,
                        const uint8_t write_key[32], const uint8_t data[32])
{
 8003308:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800330c:	b0b8      	sub	sp, #224	; 0xe0
 800330e:	4617      	mov	r7, r2
 8003310:	460d      	mov	r5, r1
 8003312:	9e3e      	ldr	r6, [sp, #248]	; 0xf8
 8003314:	9303      	str	r3, [sp, #12]
 8003316:	4604      	mov	r4, r0
    uint8_t digest[32];

    ae_pair_unlock();
 8003318:	f7ff fd4c 	bl	8002db4 <ae_pair_unlock>

    // generate a hash over shared secret and rng
    int rv = ae_gendig_slot(write_kn, write_key, digest);
 800331c:	9903      	ldr	r1, [sp, #12]
 800331e:	aa0d      	add	r2, sp, #52	; 0x34
 8003320:	4638      	mov	r0, r7
 8003322:	f7ff fe67 	bl	8002ff4 <ae_gendig_slot>
    RET_IF_BAD(rv);
 8003326:	2800      	cmp	r0, #0
 8003328:	d151      	bne.n	80033ce <ae_encrypted_write32+0xc6>
 800332a:	1e72      	subs	r2, r6, #1
 800332c:	af0d      	add	r7, sp, #52	; 0x34
 800332e:	a915      	add	r1, sp, #84	; 0x54
 8003330:	f106 0c1f 	add.w	ip, r6, #31

    // encrypt the data to be written, and append an authenticating MAC
    uint8_t body[32 + 32];

    for(int i=0; i<32; i++) {
        body[i] = data[i] ^ digest[i];
 8003334:	f812 ef01 	ldrb.w	lr, [r2, #1]!
 8003338:	f817 0b01 	ldrb.w	r0, [r7], #1
    for(int i=0; i<32; i++) {
 800333c:	4562      	cmp	r2, ip
        body[i] = data[i] ^ digest[i];
 800333e:	ea80 000e 	eor.w	r0, r0, lr
 8003342:	f801 0b01 	strb.w	r0, [r1], #1
    for(int i=0; i<32; i++) {
 8003346:	d1f5      	bne.n	8003334 <ae_encrypted_write32+0x2c>
	//	    + (b'\0'*25)
	//	    + new_value)
	//	assert len(msg) == 32+1+1+2+1+2+25+32
	//		
	SHA256_CTX ctx;
    sha256_init(&ctx);
 8003348:	a825      	add	r0, sp, #148	; 0x94
 800334a:	f002 f89b 	bl	8005484 <sha256_init>

    uint8_t p1 = 0x80|2;        // 32 bytes into a data slot
    uint8_t p2_lsb = (data_slot << 3); 
    uint8_t p2_msb = blk;

	uint8_t args[7] = { OP_Write, p1, p2_lsb, p2_msb, 0xEE, 0x01, 0x23 };
 800334e:	22ee      	movs	r2, #238	; 0xee
 8003350:	f88d 2014 	strb.w	r2, [sp, #20]
 8003354:	2201      	movs	r2, #1
 8003356:	f88d 2015 	strb.w	r2, [sp, #21]
    uint8_t p2_lsb = (data_slot << 3); 
 800335a:	00e4      	lsls	r4, r4, #3
	uint8_t args[7] = { OP_Write, p1, p2_lsb, p2_msb, 0xEE, 0x01, 0x23 };
 800335c:	2223      	movs	r2, #35	; 0x23
    uint8_t zeros[25] = { 0 };
 800335e:	2100      	movs	r1, #0
    uint8_t p2_lsb = (data_slot << 3); 
 8003360:	b2e4      	uxtb	r4, r4
	uint8_t args[7] = { OP_Write, p1, p2_lsb, p2_msb, 0xEE, 0x01, 0x23 };
 8003362:	2712      	movs	r7, #18
 8003364:	f04f 0882 	mov.w	r8, #130	; 0x82
 8003368:	f88d 2016 	strb.w	r2, [sp, #22]
    uint8_t zeros[25] = { 0 };
 800336c:	a807      	add	r0, sp, #28
 800336e:	2215      	movs	r2, #21
 8003370:	9106      	str	r1, [sp, #24]
	uint8_t args[7] = { OP_Write, p1, p2_lsb, p2_msb, 0xEE, 0x01, 0x23 };
 8003372:	f88d 7010 	strb.w	r7, [sp, #16]
 8003376:	f88d 8011 	strb.w	r8, [sp, #17]
 800337a:	f88d 4012 	strb.w	r4, [sp, #18]
    uint8_t p2_msb = blk;
 800337e:	f88d 5013 	strb.w	r5, [sp, #19]
    uint8_t zeros[25] = { 0 };
 8003382:	f00a f957 	bl	800d634 <memset>

    sha256_update(&ctx, digest, 32);
 8003386:	2220      	movs	r2, #32
 8003388:	a90d      	add	r1, sp, #52	; 0x34
 800338a:	a825      	add	r0, sp, #148	; 0x94
 800338c:	f002 f888 	bl	80054a0 <sha256_update>
    sha256_update(&ctx, args, sizeof(args));
 8003390:	2207      	movs	r2, #7
 8003392:	a904      	add	r1, sp, #16
 8003394:	a825      	add	r0, sp, #148	; 0x94
 8003396:	f002 f883 	bl	80054a0 <sha256_update>
    sha256_update(&ctx, zeros, sizeof(zeros));
 800339a:	2219      	movs	r2, #25
 800339c:	a906      	add	r1, sp, #24
 800339e:	a825      	add	r0, sp, #148	; 0x94
 80033a0:	f002 f87e 	bl	80054a0 <sha256_update>
    sha256_update(&ctx, data, 32);
 80033a4:	2220      	movs	r2, #32
 80033a6:	4631      	mov	r1, r6
 80033a8:	a825      	add	r0, sp, #148	; 0x94
 80033aa:	f002 f879 	bl	80054a0 <sha256_update>

    sha256_final(&ctx, &body[32]);
 80033ae:	a91d      	add	r1, sp, #116	; 0x74
 80033b0:	a825      	add	r0, sp, #148	; 0x94
 80033b2:	f002 f8bb 	bl	800552c <sha256_final>

    ae_send_n(OP_Write, p1, (p2_msb << 8) | p2_lsb, body, sizeof(body));
 80033b6:	2140      	movs	r1, #64	; 0x40
 80033b8:	ea44 2205 	orr.w	r2, r4, r5, lsl #8
 80033bc:	b292      	uxth	r2, r2
 80033be:	9100      	str	r1, [sp, #0]
 80033c0:	ab15      	add	r3, sp, #84	; 0x54
 80033c2:	4641      	mov	r1, r8
 80033c4:	4638      	mov	r0, r7
 80033c6:	f7ff fb89 	bl	8002adc <ae_send_n>

    return ae_read1();
 80033ca:	f7ff fb31 	bl	8002a30 <ae_read1>
}
 80033ce:	b038      	add	sp, #224	; 0xe0
 80033d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080033d4 <ae_encrypted_write>:
// ae_encrypted_write()
//
    int
ae_encrypted_write(int data_slot, int write_kn, const uint8_t write_key[32],
                        const uint8_t *data, int len)
{
 80033d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80033d8:	b08a      	sub	sp, #40	; 0x28
    ASSERT(data_slot >= 0);
    ASSERT(data_slot <= 15);
 80033da:	280f      	cmp	r0, #15
{
 80033dc:	9d12      	ldr	r5, [sp, #72]	; 0x48
 80033de:	4606      	mov	r6, r0
 80033e0:	460f      	mov	r7, r1
 80033e2:	4690      	mov	r8, r2
 80033e4:	4699      	mov	r9, r3
    ASSERT(data_slot <= 15);
 80033e6:	d902      	bls.n	80033ee <ae_encrypted_write+0x1a>
    ASSERT(data_slot >= 0);
 80033e8:	4814      	ldr	r0, [pc, #80]	; (800343c <ae_encrypted_write+0x68>)
 80033ea:	f7fd fb2d 	bl	8000a48 <fatal_error>

    for(int blk=0; blk<3 && len>0; blk++, len-=32) {
 80033ee:	2400      	movs	r4, #0
        int here = MIN(32, len);

        // be nice and don't read past end of input buffer
        uint8_t     tmp[32] = { 0 };
 80033f0:	46a2      	mov	sl, r4
    for(int blk=0; blk<3 && len>0; blk++, len-=32) {
 80033f2:	2d00      	cmp	r5, #0
 80033f4:	dd1d      	ble.n	8003432 <ae_encrypted_write+0x5e>
        uint8_t     tmp[32] = { 0 };
 80033f6:	221c      	movs	r2, #28
 80033f8:	2100      	movs	r1, #0
 80033fa:	a803      	add	r0, sp, #12
 80033fc:	f8cd a008 	str.w	sl, [sp, #8]
 8003400:	f00a f918 	bl	800d634 <memset>
        memcpy(tmp, data+(32*blk), here);
 8003404:	ab02      	add	r3, sp, #8
 8003406:	2d20      	cmp	r5, #32
 8003408:	462a      	mov	r2, r5
 800340a:	eb09 1144 	add.w	r1, r9, r4, lsl #5
 800340e:	bfa8      	it	ge
 8003410:	2220      	movge	r2, #32
 8003412:	4618      	mov	r0, r3
 8003414:	f00a f8e6 	bl	800d5e4 <memcpy>

        int rv = ae_encrypted_write32(data_slot, blk, write_kn, write_key, tmp);
 8003418:	4643      	mov	r3, r8
 800341a:	9000      	str	r0, [sp, #0]
 800341c:	463a      	mov	r2, r7
 800341e:	4621      	mov	r1, r4
 8003420:	4630      	mov	r0, r6
 8003422:	f7ff ff71 	bl	8003308 <ae_encrypted_write32>
        RET_IF_BAD(rv);
 8003426:	b928      	cbnz	r0, 8003434 <ae_encrypted_write+0x60>
    for(int blk=0; blk<3 && len>0; blk++, len-=32) {
 8003428:	3401      	adds	r4, #1
 800342a:	2c03      	cmp	r4, #3
 800342c:	f1a5 0520 	sub.w	r5, r5, #32
 8003430:	d1df      	bne.n	80033f2 <ae_encrypted_write+0x1e>
    }

    return 0;
 8003432:	2000      	movs	r0, #0
}
 8003434:	b00a      	add	sp, #40	; 0x28
 8003436:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800343a:	bf00      	nop
 800343c:	0800e3a0 	.word	0x0800e3a0

08003440 <ae_read_data_slot>:

// ae_read_data_slot()
//
    int
ae_read_data_slot(int slot_num, uint8_t *data, int len)
{
 8003440:	b570      	push	{r4, r5, r6, lr}
    ASSERT((len == 4) || (len == 32) || (len == 72));
 8003442:	2a04      	cmp	r2, #4
{
 8003444:	b088      	sub	sp, #32
 8003446:	460d      	mov	r5, r1
 8003448:	4616      	mov	r6, r2
    ASSERT((len == 4) || (len == 32) || (len == 72));
 800344a:	d006      	beq.n	800345a <ae_read_data_slot+0x1a>
 800344c:	2a20      	cmp	r2, #32
 800344e:	d038      	beq.n	80034c2 <ae_read_data_slot+0x82>
 8003450:	2a48      	cmp	r2, #72	; 0x48
 8003452:	d036      	beq.n	80034c2 <ae_read_data_slot+0x82>
 8003454:	481c      	ldr	r0, [pc, #112]	; (80034c8 <ae_read_data_slot+0x88>)
 8003456:	f7fd faf7 	bl	8000a48 <fatal_error>

    // zone => data
    // only reading first block of 32 bytes. ignore the rest
    ae_send(OP_Read, (len == 4 ? 0x00 : 0x80) | 2, (slot_num<<3));
 800345a:	2102      	movs	r1, #2
 800345c:	00c4      	lsls	r4, r0, #3
 800345e:	b2a2      	uxth	r2, r4
 8003460:	2002      	movs	r0, #2
 8003462:	f7ff fb6e 	bl	8002b42 <ae_send>

    int rv = ae_read_n((len == 4) ? 4 : 32, data);
 8003466:	2e04      	cmp	r6, #4
 8003468:	4629      	mov	r1, r5
 800346a:	bf0c      	ite	eq
 800346c:	2004      	moveq	r0, #4
 800346e:	2020      	movne	r0, #32
 8003470:	f7ff fafa 	bl	8002a68 <ae_read_n>
    RET_IF_BAD(rv);
 8003474:	4603      	mov	r3, r0
 8003476:	bb08      	cbnz	r0, 80034bc <ae_read_data_slot+0x7c>

    if(len == 72) {
 8003478:	2e48      	cmp	r6, #72	; 0x48
 800347a:	d11f      	bne.n	80034bc <ae_read_data_slot+0x7c>
        // read second block
        ae_send(OP_Read, 0x82, (1<<8) | (slot_num<<3));
 800347c:	b224      	sxth	r4, r4
 800347e:	f444 7280 	orr.w	r2, r4, #256	; 0x100
 8003482:	b292      	uxth	r2, r2
 8003484:	2182      	movs	r1, #130	; 0x82
 8003486:	2002      	movs	r0, #2
 8003488:	f7ff fb5b 	bl	8002b42 <ae_send>

        int rv = ae_read_n(32, data+32);
 800348c:	f105 0120 	add.w	r1, r5, #32
 8003490:	2020      	movs	r0, #32
 8003492:	f7ff fae9 	bl	8002a68 <ae_read_n>
        RET_IF_BAD(rv);
 8003496:	4603      	mov	r3, r0
 8003498:	b980      	cbnz	r0, 80034bc <ae_read_data_slot+0x7c>

        // read third block, but only using part of it
        uint8_t     tmp[32];
        ae_send(OP_Read, 0x82, (2<<8) | (slot_num<<3));
 800349a:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 800349e:	b2a2      	uxth	r2, r4
 80034a0:	2182      	movs	r1, #130	; 0x82
 80034a2:	2002      	movs	r0, #2
 80034a4:	f7ff fb4d 	bl	8002b42 <ae_send>

        rv = ae_read_n(32, tmp);
 80034a8:	4669      	mov	r1, sp
 80034aa:	2020      	movs	r0, #32
 80034ac:	f7ff fadc 	bl	8002a68 <ae_read_n>
        RET_IF_BAD(rv);
 80034b0:	4603      	mov	r3, r0
 80034b2:	b918      	cbnz	r0, 80034bc <ae_read_data_slot+0x7c>

        memcpy(data+64, tmp, 72-64);
 80034b4:	466a      	mov	r2, sp
 80034b6:	ca03      	ldmia	r2!, {r0, r1}
 80034b8:	6428      	str	r0, [r5, #64]	; 0x40
 80034ba:	6469      	str	r1, [r5, #68]	; 0x44
    }

    return 0;
}
 80034bc:	4618      	mov	r0, r3
 80034be:	b008      	add	sp, #32
 80034c0:	bd70      	pop	{r4, r5, r6, pc}
    ae_send(OP_Read, (len == 4 ? 0x00 : 0x80) | 2, (slot_num<<3));
 80034c2:	2182      	movs	r1, #130	; 0x82
 80034c4:	e7ca      	b.n	800345c <ae_read_data_slot+0x1c>
 80034c6:	bf00      	nop
 80034c8:	0800e3a0 	.word	0x0800e3a0

080034cc <ae_set_gpio>:

// ae_set_gpio()
//
    int
ae_set_gpio(int state)
{
 80034cc:	b513      	push	{r0, r1, r4, lr}
    // 1=turn on green, 0=red light (if not yet configured to be secure)
    ae_send(OP_Info, 3, 2 | (!!state));
 80034ce:	1e04      	subs	r4, r0, #0
 80034d0:	bf14      	ite	ne
 80034d2:	2203      	movne	r2, #3
 80034d4:	2202      	moveq	r2, #2
 80034d6:	2103      	movs	r1, #3
 80034d8:	2030      	movs	r0, #48	; 0x30
 80034da:	f7ff fb32 	bl	8002b42 <ae_send>

    // "Always return the current state in the first byte followed by three bytes of 0x00"
    // - simple 1/0, in LSB.
    uint8_t resp[4];

    int rv = ae_read_n(4, resp);
 80034de:	a901      	add	r1, sp, #4
 80034e0:	2004      	movs	r0, #4
 80034e2:	f7ff fac1 	bl	8002a68 <ae_read_n>
	RET_IF_BAD(rv);
 80034e6:	b928      	cbnz	r0, 80034f4 <ae_set_gpio+0x28>

    return (resp[0] != state) ? -1 : 0;
 80034e8:	f89d 0004 	ldrb.w	r0, [sp, #4]
 80034ec:	1b00      	subs	r0, r0, r4
 80034ee:	bf18      	it	ne
 80034f0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
}
 80034f4:	b002      	add	sp, #8
 80034f6:	bd10      	pop	{r4, pc}

080034f8 <ae_set_gpio_secure>:
//
// Set the GPIO using secure hash generated somehow already.
//
    int
ae_set_gpio_secure(uint8_t digest[32])
{
 80034f8:	b538      	push	{r3, r4, r5, lr}
 80034fa:	4605      	mov	r5, r0
    ae_pair_unlock();
 80034fc:	f7ff fc5a 	bl	8002db4 <ae_pair_unlock>
    ae_checkmac(KEYNUM_firmware, digest);
 8003500:	4629      	mov	r1, r5
 8003502:	200e      	movs	r0, #14
 8003504:	f7ff fbd4 	bl	8002cb0 <ae_checkmac>

    int rv = ae_set_gpio(1);
 8003508:	2001      	movs	r0, #1
 800350a:	f7ff ffdf 	bl	80034cc <ae_set_gpio>

    if(rv == 0) {
 800350e:	4604      	mov	r4, r0
 8003510:	b940      	cbnz	r0, 8003524 <ae_set_gpio_secure+0x2c>
        // trust that readback, and so do a verify that the chip has 
        // the digest we think it does. If MitM wanted to turn off the output,
        // they can do that anytime regardless. We just don't want them to be
        // able to fake it being set, and therefore bypass the
        // "unsigned firmware" delay and warning.
        ae_pair_unlock();
 8003512:	f7ff fc4f 	bl	8002db4 <ae_pair_unlock>

        if(ae_checkmac_hard(KEYNUM_firmware, digest) != 0) {
 8003516:	4629      	mov	r1, r5
 8003518:	200e      	movs	r0, #14
 800351a:	f7ff fdd9 	bl	80030d0 <ae_checkmac_hard>
 800351e:	b108      	cbz	r0, 8003524 <ae_set_gpio_secure+0x2c>
            fatal_mitm();
 8003520:	f7fd fa9c 	bl	8000a5c <fatal_mitm>
        }
    }

    return rv;
}
 8003524:	4620      	mov	r0, r4
 8003526:	bd38      	pop	{r3, r4, r5, pc}

08003528 <ae_get_gpio>:
//
// IMPORTANT: do not trust this result, could be MitM'ed.
//
	uint8_t
ae_get_gpio(void)
{
 8003528:	b507      	push	{r0, r1, r2, lr}
	// not doing error checking here
	ae_send(OP_Info, 0x3, 0);
 800352a:	2200      	movs	r2, #0
 800352c:	2103      	movs	r1, #3
 800352e:	2030      	movs	r0, #48	; 0x30
 8003530:	f7ff fb07 	bl	8002b42 <ae_send>

	// note: always returns 4 bytes, but most are garbage and unused.
	uint8_t tmp[4];
	ae_read_n(4, tmp);
 8003534:	a901      	add	r1, sp, #4
 8003536:	2004      	movs	r0, #4
 8003538:	f7ff fa96 	bl	8002a68 <ae_read_n>

	return tmp[0];
}
 800353c:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8003540:	b003      	add	sp, #12
 8003542:	f85d fb04 	ldr.w	pc, [sp], #4

08003546 <ae_read_config_word>:
//
// Read a 4-byte area from config area, or -1 if fail.
//
    int
ae_read_config_word(int offset, uint8_t *dest)
{
 8003546:	b510      	push	{r4, lr}
    offset &= 0x7f;

    // read 32 bits (aligned)
    ae_send(OP_Read, 0x00, offset/4);
 8003548:	f3c0 0284 	ubfx	r2, r0, #2, #5
{
 800354c:	460c      	mov	r4, r1
    ae_send(OP_Read, 0x00, offset/4);
 800354e:	2002      	movs	r0, #2
 8003550:	2100      	movs	r1, #0
 8003552:	f7ff faf6 	bl	8002b42 <ae_send>

	int rv = ae_read_n(4, dest);
 8003556:	4621      	mov	r1, r4
 8003558:	2004      	movs	r0, #4
 800355a:	f7ff fa85 	bl	8002a68 <ae_read_n>
    if(rv) return -1;
 800355e:	3800      	subs	r0, #0
 8003560:	bf18      	it	ne
 8003562:	2001      	movne	r0, #1

    return 0;
}
 8003564:	4240      	negs	r0, r0
 8003566:	bd10      	pop	{r4, pc}

08003568 <ae_read_config_byte>:
{
 8003568:	b513      	push	{r0, r1, r4, lr}
 800356a:	4604      	mov	r4, r0
    ae_read_config_word(offset, tmp);
 800356c:	a901      	add	r1, sp, #4
 800356e:	f7ff ffea 	bl	8003546 <ae_read_config_word>
	return tmp[offset % 4];
 8003572:	4263      	negs	r3, r4
 8003574:	f003 0303 	and.w	r3, r3, #3
 8003578:	f004 0403 	and.w	r4, r4, #3
 800357c:	bf58      	it	pl
 800357e:	425c      	negpl	r4, r3
 8003580:	f104 0308 	add.w	r3, r4, #8
 8003584:	eb0d 0403 	add.w	r4, sp, r3
}
 8003588:	f814 0c04 	ldrb.w	r0, [r4, #-4]
 800358c:	b002      	add	sp, #8
 800358e:	bd10      	pop	{r4, pc}

08003590 <ae_destroy_key>:

// ae_destroy_key()
//
    int
ae_destroy_key(int keynum)
{
 8003590:	b510      	push	{r4, lr}
 8003592:	b090      	sub	sp, #64	; 0x40
	uint8_t numin[20];

	// Load tempkey with a known (random) nonce value
	rng_buffer(numin, sizeof(numin));
 8003594:	2114      	movs	r1, #20
{
 8003596:	4604      	mov	r4, r0
	rng_buffer(numin, sizeof(numin));
 8003598:	a803      	add	r0, sp, #12
 800359a:	f7ff f8db 	bl	8002754 <rng_buffer>
    ae_send_n(OP_Nonce, 0, 0, numin, 20);
 800359e:	2314      	movs	r3, #20
 80035a0:	2200      	movs	r2, #0
 80035a2:	9300      	str	r3, [sp, #0]
 80035a4:	4611      	mov	r1, r2
 80035a6:	2016      	movs	r0, #22
 80035a8:	ab03      	add	r3, sp, #12
 80035aa:	f7ff fa97 	bl	8002adc <ae_send_n>

	// Nonce command returns the RNG result, not contents of TempKey,
    // but since we are destroying, no need to calculate what it is.
	uint8_t randout[32];
	int rv = ae_read_n(32, randout);
 80035ae:	a908      	add	r1, sp, #32
 80035b0:	2020      	movs	r0, #32
 80035b2:	f7ff fa59 	bl	8002a68 <ae_read_n>
	RET_IF_BAD(rv);
 80035b6:	b930      	cbnz	r0, 80035c6 <ae_destroy_key+0x36>

    // do a "DeriveKey" operation, based on that!
	ae_send(OP_DeriveKey, 0x00, keynum);
 80035b8:	4601      	mov	r1, r0
 80035ba:	b2a2      	uxth	r2, r4
 80035bc:	201c      	movs	r0, #28
 80035be:	f7ff fac0 	bl	8002b42 <ae_send>

    return ae_read1();
 80035c2:	f7ff fa35 	bl	8002a30 <ae_read1>
}
 80035c6:	b010      	add	sp, #64	; 0x40
 80035c8:	bd10      	pop	{r4, pc}

080035ca <ae_config_read>:

// ae_config_read()
//
    int 
ae_config_read(uint8_t config[128])
{
 80035ca:	b538      	push	{r3, r4, r5, lr}
 80035cc:	4605      	mov	r5, r0
    for(int blk=0; blk<4; blk++) {
 80035ce:	2400      	movs	r4, #0
        // read 32 bytes (aligned) from config "zone"
        ae_send(OP_Read, 0x80, blk<<3);
 80035d0:	00e2      	lsls	r2, r4, #3
 80035d2:	2180      	movs	r1, #128	; 0x80
 80035d4:	2002      	movs	r0, #2
 80035d6:	b292      	uxth	r2, r2
 80035d8:	f7ff fab3 	bl	8002b42 <ae_send>

        int rv = ae_read_n(32, &config[32*blk]);
 80035dc:	eb05 1144 	add.w	r1, r5, r4, lsl #5
 80035e0:	2020      	movs	r0, #32
 80035e2:	f7ff fa41 	bl	8002a68 <ae_read_n>
        if(rv) return EIO;
 80035e6:	b918      	cbnz	r0, 80035f0 <ae_config_read+0x26>
    for(int blk=0; blk<4; blk++) {
 80035e8:	3401      	adds	r4, #1
 80035ea:	2c04      	cmp	r4, #4
 80035ec:	d1f0      	bne.n	80035d0 <ae_config_read+0x6>
    }

    return 0;
}
 80035ee:	bd38      	pop	{r3, r4, r5, pc}
        if(rv) return EIO;
 80035f0:	2005      	movs	r0, #5
 80035f2:	e7fc      	b.n	80035ee <ae_config_read+0x24>

080035f4 <ae_setup_config>:
// us to write the (existing) pairing secret into, they would see the pairing
// secret in cleartext. They could then restore original chip and access freely.
//
    int
ae_setup_config(void)
{
 80035f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035f6:	2405      	movs	r4, #5
 80035f8:	f5ad 7d41 	sub.w	sp, sp, #772	; 0x304
    // Need to wake up AE, since many things happen before this point.
    for(int retry=0; retry<5; retry++) {
        if(!ae_probe()) break;
 80035fc:	f7ff fc6c 	bl	8002ed8 <ae_probe>
 8003600:	b108      	cbz	r0, 8003606 <ae_setup_config+0x12>
    for(int retry=0; retry<5; retry++) {
 8003602:	3c01      	subs	r4, #1
 8003604:	d1fa      	bne.n	80035fc <ae_setup_config+0x8>
    // Is data zone is locked?
    // Allow rest of function to happen if it's not.

#if 1
    //  0x55 = unlocked; 0x00 = locked
    bool data_locked = (ae_read_config_byte(86) != 0x55);
 8003606:	2056      	movs	r0, #86	; 0x56
 8003608:	f7ff ffae 	bl	8003568 <ae_read_config_byte>
    if(data_locked) return 0;       // basically success
 800360c:	2855      	cmp	r0, #85	; 0x55
 800360e:	f040 80df 	bne.w	80037d0 <ae_setup_config+0x1dc>

    // To lock, we need a CRC over whole thing, but we
    // only set a few values... plus the serial number is
    // in there, so start with some readout.
    uint8_t config[128];
    int rv = ae_config_read(config);
 8003612:	a838      	add	r0, sp, #224	; 0xe0
 8003614:	f7ff ffd9 	bl	80035ca <ae_config_read>
    if(rv) return rv;
 8003618:	4604      	mov	r4, r0
 800361a:	2800      	cmp	r0, #0
 800361c:	f040 80d9 	bne.w	80037d2 <ae_setup_config+0x1de>
    uint8_t config[128];
    while(ae_config_read(config)) ;
#endif

    // verify some fixed values
    ASSERT(config[0] == 0x01);
 8003620:	f89d 30e0 	ldrb.w	r3, [sp, #224]	; 0xe0
 8003624:	2b01      	cmp	r3, #1
 8003626:	d002      	beq.n	800362e <ae_setup_config+0x3a>
 8003628:	486f      	ldr	r0, [pc, #444]	; (80037e8 <ae_setup_config+0x1f4>)

        ae_keep_alive();

        // lock config zone
        if(ae_lock_config_zone(config)) {
            INCONSISTENT("conf lock");
 800362a:	f7fd fa0d 	bl	8000a48 <fatal_error>
    ASSERT(config[1] == 0x23);
 800362e:	f89d 30e1 	ldrb.w	r3, [sp, #225]	; 0xe1
 8003632:	2b23      	cmp	r3, #35	; 0x23
 8003634:	d1f8      	bne.n	8003628 <ae_setup_config+0x34>
    ASSERT(config[12] == 0xee);
 8003636:	f89d 30ec 	ldrb.w	r3, [sp, #236]	; 0xec
 800363a:	2bee      	cmp	r3, #238	; 0xee
 800363c:	d1f4      	bne.n	8003628 <ae_setup_config+0x34>
    int8_t partno = ((config[6]>>4)&0xf);
 800363e:	f89d 30e6 	ldrb.w	r3, [sp, #230]	; 0xe6
    ASSERT(partno == 6);
 8003642:	091b      	lsrs	r3, r3, #4
 8003644:	2b06      	cmp	r3, #6
 8003646:	d1ef      	bne.n	8003628 <ae_setup_config+0x34>
	memcpy(serial, &config[0], 4);
 8003648:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800364a:	9303      	str	r3, [sp, #12]
	memcpy(&serial[4], &config[8], 5);
 800364c:	ab3a      	add	r3, sp, #232	; 0xe8
 800364e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003652:	9004      	str	r0, [sp, #16]
 8003654:	f88d 1014 	strb.w	r1, [sp, #20]
    if(check_all_ones(rom_secrets->ae_serial_number, 9)) {
 8003658:	4864      	ldr	r0, [pc, #400]	; (80037ec <ae_setup_config+0x1f8>)
 800365a:	2109      	movs	r1, #9
 800365c:	f7ff f812 	bl	8002684 <check_all_ones>
 8003660:	b110      	cbz	r0, 8003668 <ae_setup_config+0x74>
        flash_save_ae_serial(serial);
 8003662:	a803      	add	r0, sp, #12
 8003664:	f7fe fd66 	bl	8002134 <flash_save_ae_serial>
    if(!check_equal(rom_secrets->ae_serial_number, serial, 9)) {
 8003668:	4860      	ldr	r0, [pc, #384]	; (80037ec <ae_setup_config+0x1f8>)
 800366a:	2209      	movs	r2, #9
 800366c:	a903      	add	r1, sp, #12
 800366e:	f7ff f822 	bl	80026b6 <check_equal>
 8003672:	2800      	cmp	r0, #0
 8003674:	f000 80b6 	beq.w	80037e4 <ae_setup_config+0x1f0>
    if(config[87] == 0x55) {
 8003678:	f89d 3137 	ldrb.w	r3, [sp, #311]	; 0x137
 800367c:	2b55      	cmp	r3, #85	; 0x55
 800367e:	d12b      	bne.n	80036d8 <ae_setup_config+0xe4>
        memcpy(&config[16], config_1, sizeof(config_1));
 8003680:	495b      	ldr	r1, [pc, #364]	; (80037f0 <ae_setup_config+0x1fc>)
 8003682:	2244      	movs	r2, #68	; 0x44
 8003684:	a83c      	add	r0, sp, #240	; 0xf0
 8003686:	f009 ffad 	bl	800d5e4 <memcpy>
        memcpy(&config[90], config_2, sizeof(config_2));
 800368a:	4b5a      	ldr	r3, [pc, #360]	; (80037f4 <ae_setup_config+0x200>)
 800368c:	f50d 729d 	add.w	r2, sp, #314	; 0x13a
 8003690:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8003694:	f853 0b04 	ldr.w	r0, [r3], #4
 8003698:	f842 0b04 	str.w	r0, [r2], #4
 800369c:	428b      	cmp	r3, r1
 800369e:	d1f9      	bne.n	8003694 <ae_setup_config+0xa0>
 80036a0:	881b      	ldrh	r3, [r3, #0]
 80036a2:	8013      	strh	r3, [r2, #0]
    for(int n=16; n<128; n+= 4) {
 80036a4:	2510      	movs	r5, #16
        ae_send_n(OP_Write, 0, n/4, &config[n], 4);
 80036a6:	2604      	movs	r6, #4
        if(n == 84) continue;       // that word not writable
 80036a8:	2d54      	cmp	r5, #84	; 0x54
 80036aa:	d130      	bne.n	800370e <ae_setup_config+0x11a>
    for(int n=16; n<128; n+= 4) {
 80036ac:	3504      	adds	r5, #4
 80036ae:	2d80      	cmp	r5, #128	; 0x80
 80036b0:	d1fa      	bne.n	80036a8 <ae_setup_config+0xb4>
	ae_send_idle();
 80036b2:	f7ff f90a 	bl	80028ca <ae_send_idle>
    uint8_t crc[2] = {0, 0};
 80036b6:	2600      	movs	r6, #0
    crc16_chain(128, config, crc);
 80036b8:	aa58      	add	r2, sp, #352	; 0x160
 80036ba:	a938      	add	r1, sp, #224	; 0xe0
 80036bc:	4628      	mov	r0, r5
    uint8_t crc[2] = {0, 0};
 80036be:	f8ad 6160 	strh.w	r6, [sp, #352]	; 0x160
    crc16_chain(128, config, crc);
 80036c2:	f7ff f8b5 	bl	8002830 <crc16_chain>
    ae_send(OP_Lock, 0x0, (crc[1]<<8) | crc[0]);
 80036c6:	f8bd 2160 	ldrh.w	r2, [sp, #352]	; 0x160
 80036ca:	4631      	mov	r1, r6
 80036cc:	2017      	movs	r0, #23
 80036ce:	f7ff fa38 	bl	8002b42 <ae_send>
    return ae_read1();
 80036d2:	f7ff f9ad 	bl	8002a30 <ae_read1>
        if(ae_lock_config_zone(config)) {
 80036d6:	bb38      	cbnz	r0, 8003728 <ae_setup_config+0x134>
    // Load data zone with some known values.
    // The datazone still unlocked, so no encryption needed (nor possible).
    
    // will use zeros for all PIN codes, and customer-defined-secret starting values
    uint8_t     zeros[72];
    memset(zeros, 0, sizeof(zeros));
 80036d8:	2248      	movs	r2, #72	; 0x48
 80036da:	2100      	movs	r1, #0
 80036dc:	a826      	add	r0, sp, #152	; 0x98
 80036de:	f009 ffa9 	bl	800d634 <memset>
                se2_save_auth_pubkey(pubkey);
                break;
            }

            case 0:
                if(ae_write_data_slot(kn, (const uint8_t *)copyright_msg, 32, true)) {
 80036e2:	4e45      	ldr	r6, [pc, #276]	; (80037f8 <ae_setup_config+0x204>)
 80036e4:	f8bd 5138 	ldrh.w	r5, [sp, #312]	; 0x138
                if(ae_write_data_slot(kn, rom_secrets->pairing_secret, 32, false)) {
 80036e8:	4f44      	ldr	r7, [pc, #272]	; (80037fc <ae_setup_config+0x208>)
	ae_send_idle();
 80036ea:	f7ff f8ee 	bl	80028ca <ae_send_idle>
        if(!(unlocked & (1<<kn))) {
 80036ee:	fa45 f304 	asr.w	r3, r5, r4
 80036f2:	07db      	lsls	r3, r3, #31
 80036f4:	d55e      	bpl.n	80037b4 <ae_setup_config+0x1c0>
        switch(kn) {
 80036f6:	2c0e      	cmp	r4, #14
 80036f8:	d85c      	bhi.n	80037b4 <ae_setup_config+0x1c0>
 80036fa:	e8df f004 	tbb	[pc, r4]
 80036fe:	176e      	.short	0x176e
 8003700:	29202920 	.word	0x29202920
 8003704:	2d304c3e 	.word	0x2d304c3e
 8003708:	2d2d2d2d 	.word	0x2d2d2d2d
 800370c:	29          	.byte	0x29
 800370d:	00          	.byte	0x00
        ae_send_n(OP_Write, 0, n/4, &config[n], 4);
 800370e:	ab38      	add	r3, sp, #224	; 0xe0
 8003710:	442b      	add	r3, r5
 8003712:	f3c5 028f 	ubfx	r2, r5, #2, #16
 8003716:	2100      	movs	r1, #0
 8003718:	2012      	movs	r0, #18
 800371a:	9600      	str	r6, [sp, #0]
 800371c:	f7ff f9de 	bl	8002adc <ae_send_n>
		int rv = ae_read1();
 8003720:	f7ff f986 	bl	8002a30 <ae_read1>
        if(rv) return rv;
 8003724:	2800      	cmp	r0, #0
 8003726:	d0c1      	beq.n	80036ac <ae_setup_config+0xb8>
            INCONSISTENT("conf lock");
 8003728:	4835      	ldr	r0, [pc, #212]	; (8003800 <ae_setup_config+0x20c>)
 800372a:	e77e      	b.n	800362a <ae_setup_config+0x36>
                if(ae_write_data_slot(kn, rom_secrets->pairing_secret, 32, false)) {
 800372c:	2300      	movs	r3, #0
 800372e:	2220      	movs	r2, #32
 8003730:	4639      	mov	r1, r7
 8003732:	2001      	movs	r0, #1
                if(ae_write_data_slot(kn, (const uint8_t *)copyright_msg, 32, true)) {
 8003734:	f7ff fbf4 	bl	8002f20 <ae_write_data_slot>
 8003738:	2800      	cmp	r0, #0
 800373a:	d03b      	beq.n	80037b4 <ae_setup_config+0x1c0>
 800373c:	e7f4      	b.n	8003728 <ae_setup_config+0x134>
                    rng_buffer(tmp, sizeof(tmp));
 800373e:	2120      	movs	r1, #32
 8003740:	a806      	add	r0, sp, #24
 8003742:	f7ff f807 	bl	8002754 <rng_buffer>
                    if(ae_write_data_slot(kn, tmp, 32, true)) {
 8003746:	2301      	movs	r3, #1
 8003748:	2220      	movs	r2, #32
 800374a:	a906      	add	r1, sp, #24
                if(ae_write_data_slot(kn, zeros, 32, false)) {
 800374c:	4620      	mov	r0, r4
 800374e:	e7f1      	b.n	8003734 <ae_setup_config+0x140>
 8003750:	2300      	movs	r3, #0
 8003752:	2220      	movs	r2, #32
 8003754:	a926      	add	r1, sp, #152	; 0x98
 8003756:	e7f9      	b.n	800374c <ae_setup_config+0x158>
                if(ae_write_data_slot(kn, zeros, 72, false)) {
 8003758:	2300      	movs	r3, #0
 800375a:	2248      	movs	r2, #72	; 0x48
 800375c:	e7fa      	b.n	8003754 <ae_setup_config+0x160>
                uint8_t long_zeros[416] = {0};
 800375e:	2300      	movs	r3, #0
 8003760:	4619      	mov	r1, r3
 8003762:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 8003766:	a859      	add	r0, sp, #356	; 0x164
 8003768:	9358      	str	r3, [sp, #352]	; 0x160
 800376a:	f009 ff63 	bl	800d634 <memset>
                if(ae_write_data_slot(kn, long_zeros, 416, false)) {
 800376e:	2300      	movs	r3, #0
 8003770:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 8003774:	a958      	add	r1, sp, #352	; 0x160
 8003776:	2008      	movs	r0, #8
 8003778:	e7dc      	b.n	8003734 <ae_setup_config+0x140>
                uint32_t     buf[32/4] = { 1024, 1024 };
 800377a:	2218      	movs	r2, #24
 800377c:	2100      	movs	r1, #0
 800377e:	a810      	add	r0, sp, #64	; 0x40
 8003780:	f009 ff58 	bl	800d634 <memset>
 8003784:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003788:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
                if(ae_write_data_slot(KEYNUM_match_count, (const uint8_t *)buf,sizeof(buf),false)) {
 800378c:	2220      	movs	r2, #32
 800378e:	2300      	movs	r3, #0
 8003790:	a90e      	add	r1, sp, #56	; 0x38
 8003792:	2006      	movs	r0, #6
 8003794:	e7ce      	b.n	8003734 <ae_setup_config+0x140>
                if(ae_checkmac_hard(KEYNUM_main_pin, zeros) != 0) {
 8003796:	a926      	add	r1, sp, #152	; 0x98
 8003798:	2003      	movs	r0, #3
 800379a:	f7ff fc99 	bl	80030d0 <ae_checkmac_hard>
 800379e:	2800      	cmp	r0, #0
 80037a0:	d1c2      	bne.n	8003728 <ae_setup_config+0x134>
                if(ae_gen_ecc_key(KEYNUM_joiner_key, pubkey)) {
 80037a2:	a916      	add	r1, sp, #88	; 0x58
 80037a4:	2007      	movs	r0, #7
 80037a6:	f7ff fb2b 	bl	8002e00 <ae_gen_ecc_key>
 80037aa:	2800      	cmp	r0, #0
 80037ac:	d1bc      	bne.n	8003728 <ae_setup_config+0x134>
                se2_save_auth_pubkey(pubkey);
 80037ae:	a816      	add	r0, sp, #88	; 0x58
 80037b0:	f004 f918 	bl	80079e4 <se2_save_auth_pubkey>
    for(int kn=0; kn<16; kn++) {
 80037b4:	3401      	adds	r4, #1
 80037b6:	2c10      	cmp	r4, #16
 80037b8:	d197      	bne.n	80036ea <ae_setup_config+0xf6>
	ae_send_idle();
 80037ba:	f7ff f886 	bl	80028ca <ae_send_idle>
    ae_send(OP_Lock, 0x81, 0x0000);
 80037be:	2200      	movs	r2, #0
 80037c0:	2181      	movs	r1, #129	; 0x81
 80037c2:	2017      	movs	r0, #23
 80037c4:	f7ff f9bd 	bl	8002b42 <ae_send>
    return ae_read1();
 80037c8:	f7ff f932 	bl	8002a30 <ae_read1>
        }
    }

    // lock the data zone and effectively enter normal operation.
    ae_keep_alive();
    if(ae_lock_data_zone()) {
 80037cc:	2800      	cmp	r0, #0
 80037ce:	d1ab      	bne.n	8003728 <ae_setup_config+0x134>
    if(data_locked) return 0;       // basically success
 80037d0:	2400      	movs	r4, #0
        INCONSISTENT("data lock");
    }

    return 0;
}
 80037d2:	4620      	mov	r0, r4
 80037d4:	f50d 7d41 	add.w	sp, sp, #772	; 0x304
 80037d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
                if(ae_write_data_slot(kn, (const uint8_t *)copyright_msg, 32, true)) {
 80037da:	2301      	movs	r3, #1
 80037dc:	2220      	movs	r2, #32
 80037de:	4631      	mov	r1, r6
 80037e0:	2000      	movs	r0, #0
 80037e2:	e7a7      	b.n	8003734 <ae_setup_config+0x140>
        return EPERM;
 80037e4:	2401      	movs	r4, #1
 80037e6:	e7f4      	b.n	80037d2 <ae_setup_config+0x1de>
 80037e8:	0800e3a0 	.word	0x0800e3a0
 80037ec:	0801c040 	.word	0x0801c040
 80037f0:	0800e64a 	.word	0x0800e64a
 80037f4:	0800e68e 	.word	0x0800e68e
 80037f8:	0800e606 	.word	0x0800e606
 80037fc:	0801c000 	.word	0x0801c000
 8003800:	0800d6c0 	.word	0x0800d6c0

08003804 <ae_stretch_iter>:
// - but our time to do each iteration is limited by software SHA256 in ae_pair_unlock
//
    int
ae_stretch_iter(const uint8_t start[32], uint8_t end[32], int iterations)
{
    ASSERT(start != end);           // we can't work inplace
 8003804:	4288      	cmp	r0, r1
{
 8003806:	b570      	push	{r4, r5, r6, lr}
 8003808:	460c      	mov	r4, r1
 800380a:	4615      	mov	r5, r2
    ASSERT(start != end);           // we can't work inplace
 800380c:	d102      	bne.n	8003814 <ae_stretch_iter+0x10>
 800380e:	4810      	ldr	r0, [pc, #64]	; (8003850 <ae_stretch_iter+0x4c>)
 8003810:	f7fd f91a 	bl	8000a48 <fatal_error>
    memcpy(end, start, 32);
 8003814:	460b      	mov	r3, r1
 8003816:	f100 0220 	add.w	r2, r0, #32
 800381a:	f850 1b04 	ldr.w	r1, [r0], #4
 800381e:	f843 1b04 	str.w	r1, [r3], #4
 8003822:	4290      	cmp	r0, r2
 8003824:	d1f9      	bne.n	800381a <ae_stretch_iter+0x16>

    for(int i=0; i<iterations; i++) {
 8003826:	2600      	movs	r6, #0
 8003828:	42ae      	cmp	r6, r5
 800382a:	db01      	blt.n	8003830 <ae_stretch_iter+0x2c>

        int rv = ae_hmac32(KEYNUM_pin_stretch, end, end);
        RET_IF_BAD(rv);
    }

    return 0;
 800382c:	2000      	movs	r0, #0
}
 800382e:	bd70      	pop	{r4, r5, r6, pc}
        if(ae_pair_unlock()) return -2;
 8003830:	f7ff fac0 	bl	8002db4 <ae_pair_unlock>
 8003834:	b940      	cbnz	r0, 8003848 <ae_stretch_iter+0x44>
        int rv = ae_hmac32(KEYNUM_pin_stretch, end, end);
 8003836:	4622      	mov	r2, r4
 8003838:	4621      	mov	r1, r4
 800383a:	2002      	movs	r0, #2
 800383c:	f7ff fb02 	bl	8002e44 <ae_hmac32>
        RET_IF_BAD(rv);
 8003840:	2800      	cmp	r0, #0
 8003842:	d1f4      	bne.n	800382e <ae_stretch_iter+0x2a>
    for(int i=0; i<iterations; i++) {
 8003844:	3601      	adds	r6, #1
 8003846:	e7ef      	b.n	8003828 <ae_stretch_iter+0x24>
        if(ae_pair_unlock()) return -2;
 8003848:	f06f 0001 	mvn.w	r0, #1
 800384c:	e7ef      	b.n	800382e <ae_stretch_iter+0x2a>
 800384e:	bf00      	nop
 8003850:	0800e3a0 	.word	0x0800e3a0

08003854 <ae_mixin_key>:
// Apply HMAC using secret in chip as a HMAC key, then encrypt
// the result a little because read in clear over bus.
//
    int
ae_mixin_key(uint8_t keynum, const uint8_t start[32], uint8_t end[32])
{
 8003854:	b570      	push	{r4, r5, r6, lr}
 8003856:	b096      	sub	sp, #88	; 0x58
    ASSERT(start != end);           // we can't work inplace
 8003858:	4291      	cmp	r1, r2
{
 800385a:	460e      	mov	r6, r1
 800385c:	4614      	mov	r4, r2
 800385e:	f88d 0007 	strb.w	r0, [sp, #7]
    ASSERT(start != end);           // we can't work inplace
 8003862:	d102      	bne.n	800386a <ae_mixin_key+0x16>
 8003864:	4818      	ldr	r0, [pc, #96]	; (80038c8 <ae_mixin_key+0x74>)
 8003866:	f7fd f8ef 	bl	8000a48 <fatal_error>

    if(ae_pair_unlock()) return -1;
 800386a:	f7ff faa3 	bl	8002db4 <ae_pair_unlock>
 800386e:	bb40      	cbnz	r0, 80038c2 <ae_mixin_key+0x6e>

    ASSERT(keynum != 0);
 8003870:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8003874:	2800      	cmp	r0, #0
 8003876:	d0f5      	beq.n	8003864 <ae_mixin_key+0x10>
    int rv = ae_hmac32(keynum, start, end);
 8003878:	4622      	mov	r2, r4
 800387a:	4631      	mov	r1, r6
 800387c:	f7ff fae2 	bl	8002e44 <ae_hmac32>
    RET_IF_BAD(rv);
 8003880:	4605      	mov	r5, r0
 8003882:	b9d8      	cbnz	r0, 80038bc <ae_mixin_key+0x68>
    // use the value provided in cleartext[sic--it's not] write back shortly (to test it).
    // Solution: one more SHA256, and to be safe, mixin lots of values!

	SHA256_CTX ctx;

    sha256_init(&ctx);
 8003884:	a803      	add	r0, sp, #12
 8003886:	f001 fdfd 	bl	8005484 <sha256_init>
    sha256_update(&ctx, rom_secrets->pairing_secret, 32);
 800388a:	4910      	ldr	r1, [pc, #64]	; (80038cc <ae_mixin_key+0x78>)
 800388c:	2220      	movs	r2, #32
 800388e:	a803      	add	r0, sp, #12
 8003890:	f001 fe06 	bl	80054a0 <sha256_update>
    sha256_update(&ctx, start, 32);
 8003894:	2220      	movs	r2, #32
 8003896:	4631      	mov	r1, r6
 8003898:	a803      	add	r0, sp, #12
 800389a:	f001 fe01 	bl	80054a0 <sha256_update>
    sha256_update(&ctx, &keynum, 1);
 800389e:	2201      	movs	r2, #1
 80038a0:	f10d 0107 	add.w	r1, sp, #7
 80038a4:	a803      	add	r0, sp, #12
 80038a6:	f001 fdfb 	bl	80054a0 <sha256_update>
    sha256_update(&ctx, end, 32);
 80038aa:	4621      	mov	r1, r4
 80038ac:	a803      	add	r0, sp, #12
 80038ae:	2220      	movs	r2, #32
 80038b0:	f001 fdf6 	bl	80054a0 <sha256_update>
    sha256_final(&ctx, end);
 80038b4:	4621      	mov	r1, r4
 80038b6:	a803      	add	r0, sp, #12
 80038b8:	f001 fe38 	bl	800552c <sha256_final>

    return 0;
}
 80038bc:	4628      	mov	r0, r5
 80038be:	b016      	add	sp, #88	; 0x58
 80038c0:	bd70      	pop	{r4, r5, r6, pc}
    if(ae_pair_unlock()) return -1;
 80038c2:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80038c6:	e7f9      	b.n	80038bc <ae_mixin_key+0x68>
 80038c8:	0800e3a0 	.word	0x0800e3a0
 80038cc:	0801c000 	.word	0x0801c000

080038d0 <ae_brick_myself>:
// Immediately destroy the pairing secret so that we become
// a useless brick. Ignore errors but retry.
//
    void
ae_brick_myself(void)
{
 80038d0:	b510      	push	{r4, lr}
    for(int retry=0; retry<10; retry++) {
 80038d2:	2400      	movs	r4, #0
        ae_reset_chip();
 80038d4:	f7ff f86a 	bl	80029ac <ae_reset_chip>

        if(retry) rng_delay();
 80038d8:	b10c      	cbz	r4, 80038de <ae_brick_myself+0xe>
 80038da:	f7fe ff51 	bl	8002780 <rng_delay>

        ae_pair_unlock();
 80038de:	f7ff fa69 	bl	8002db4 <ae_pair_unlock>

        // Concern: MitM could block this by trashing our write
        // - but they have to do it without causing CRC or other comm error
        // - ten times
        int rv = ae_destroy_key(KEYNUM_pairing);
 80038e2:	2001      	movs	r0, #1
 80038e4:	f7ff fe54 	bl	8003590 <ae_destroy_key>
        if(rv == 0) break;
 80038e8:	b120      	cbz	r0, 80038f4 <ae_brick_myself+0x24>
    for(int retry=0; retry<10; retry++) {
 80038ea:	3401      	adds	r4, #1

        rng_delay();
 80038ec:	f7fe ff48 	bl	8002780 <rng_delay>
    for(int retry=0; retry<10; retry++) {
 80038f0:	2c0a      	cmp	r4, #10
 80038f2:	d1ef      	bne.n	80038d4 <ae_brick_myself+0x4>
    }

    ae_reset_chip();
}
 80038f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ae_reset_chip();
 80038f8:	f7ff b858 	b.w	80029ac <ae_reset_chip>

080038fc <delay_ms>:
//
    void
delay_ms(int ms)
{
    // Clear the COUNTFLAG and reset value to zero
    SysTick->VAL = 0;
 80038fc:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8003900:	2200      	movs	r2, #0
 8003902:	619a      	str	r2, [r3, #24]
    //SysTick->CTRL;  

    // Wait for ticks to happen
    while(ms > 0) {
 8003904:	2800      	cmp	r0, #0
 8003906:	dc00      	bgt.n	800390a <delay_ms+0xe>
        if(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) {
            ms--;
        }
    }
}
 8003908:	4770      	bx	lr
        if(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) {
 800390a:	691a      	ldr	r2, [r3, #16]
 800390c:	03d2      	lsls	r2, r2, #15
            ms--;
 800390e:	bf48      	it	mi
 8003910:	f100 30ff 	addmi.w	r0, r0, #4294967295	; 0xffffffff
 8003914:	e7f6      	b.n	8003904 <delay_ms+0x8>

08003916 <HAL_Delay>:
// Replace HAL version which needs interrupts
//
    void
HAL_Delay(uint32_t Delay)
{
    delay_ms(Delay);
 8003916:	f7ff bff1 	b.w	80038fc <delay_ms>
	...

0800391c <gpio_setup>:
    // NOTES:
    // - try not to limit PCB changes for future revs; leave unused unchanged.
    // - oled_setup() uses pins on PA4 thru PA8

    // enable clock to GPIO's ... we will be using them all at some point
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800391c:	4b39      	ldr	r3, [pc, #228]	; (8003a04 <gpio_setup+0xe8>)
{
 800391e:	b570      	push	{r4, r5, r6, lr}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003920:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    __HAL_RCC_GPIOC_CLK_ENABLE();
    __HAL_RCC_GPIOD_CLK_ENABLE();
    __HAL_RCC_GPIOE_CLK_ENABLE();

    {   // Onewire bus pins used for ATECC608 comms
        GPIO_InitTypeDef setup = {
 8003922:	4c39      	ldr	r4, [pc, #228]	; (8003a08 <gpio_setup+0xec>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003924:	f042 0201 	orr.w	r2, r2, #1
 8003928:	64da      	str	r2, [r3, #76]	; 0x4c
 800392a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
{
 800392c:	b08a      	sub	sp, #40	; 0x28
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800392e:	f002 0201 	and.w	r2, r2, #1
 8003932:	9200      	str	r2, [sp, #0]
 8003934:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003936:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003938:	f042 0202 	orr.w	r2, r2, #2
 800393c:	64da      	str	r2, [r3, #76]	; 0x4c
 800393e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003940:	f002 0202 	and.w	r2, r2, #2
 8003944:	9201      	str	r2, [sp, #4]
 8003946:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003948:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800394a:	f042 0204 	orr.w	r2, r2, #4
 800394e:	64da      	str	r2, [r3, #76]	; 0x4c
 8003950:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003952:	f002 0204 	and.w	r2, r2, #4
 8003956:	9202      	str	r2, [sp, #8]
 8003958:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800395a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800395c:	f042 0208 	orr.w	r2, r2, #8
 8003960:	64da      	str	r2, [r3, #76]	; 0x4c
 8003962:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003964:	f002 0208 	and.w	r2, r2, #8
 8003968:	9203      	str	r2, [sp, #12]
 800396a:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800396c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800396e:	f042 0210 	orr.w	r2, r2, #16
 8003972:	64da      	str	r2, [r3, #76]	; 0x4c
 8003974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003976:	f003 0310 	and.w	r3, r3, #16
 800397a:	9304      	str	r3, [sp, #16]
 800397c:	9b04      	ldr	r3, [sp, #16]
        GPIO_InitTypeDef setup = {
 800397e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003980:	ad05      	add	r5, sp, #20
 8003982:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003984:	6823      	ldr	r3, [r4, #0]
 8003986:	602b      	str	r3, [r5, #0]
            .Mode = GPIO_MODE_AF_OD,
            .Pull = GPIO_NOPULL,
            .Speed = GPIO_SPEED_FREQ_MEDIUM,
            .Alternate = GPIO_AF8_UART4,
        };
        HAL_GPIO_Init(ONEWIRE_PORT, &setup);
 8003988:	a905      	add	r1, sp, #20
 800398a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800398e:	f7fd fb41 	bl	8001014 <HAL_GPIO_Init>
    }

    // Bugfix: re-init of console port pins seems to wreck
    // the mpy uart code, so avoid after first time.
    if(USART1->BRR == 0) {
 8003992:	4b1e      	ldr	r3, [pc, #120]	; (8003a0c <gpio_setup+0xf0>)
 8003994:	68de      	ldr	r6, [r3, #12]
 8003996:	b9ae      	cbnz	r6, 80039c4 <gpio_setup+0xa8>
        // debug console: USART1 = PA9=Tx & PA10=Rx
        GPIO_InitTypeDef setup = {
 8003998:	3404      	adds	r4, #4
 800399a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800399c:	ad05      	add	r5, sp, #20
 800399e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039a0:	6823      	ldr	r3, [r4, #0]
 80039a2:	602b      	str	r3, [r5, #0]
            .Mode = GPIO_MODE_AF_PP,
            .Pull = GPIO_NOPULL,
            .Speed = GPIO_SPEED_FREQ_MEDIUM,
            .Alternate = GPIO_AF7_USART1,
        };
        HAL_GPIO_Init(GPIOA, &setup);
 80039a4:	a905      	add	r1, sp, #20
 80039a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80039aa:	f7fd fb33 	bl	8001014 <HAL_GPIO_Init>

        setup.Pin = GPIO_PIN_10;
 80039ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
        setup.Mode = GPIO_MODE_INPUT;
 80039b2:	e9cd 3605 	strd	r3, r6, [sp, #20]
        setup.Pull = GPIO_PULLUP;
        HAL_GPIO_Init(GPIOA, &setup);
 80039b6:	a905      	add	r1, sp, #20
        setup.Pull = GPIO_PULLUP;
 80039b8:	2301      	movs	r3, #1
        HAL_GPIO_Init(GPIOA, &setup);
 80039ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
        setup.Pull = GPIO_PULLUP;
 80039be:	9307      	str	r3, [sp, #28]
        HAL_GPIO_Init(GPIOA, &setup);
 80039c0:	f7fd fb28 	bl	8001014 <HAL_GPIO_Init>
    }

    // SD active LED: PC7
    // USB active LED: PC6
    {   GPIO_InitTypeDef setup = {
 80039c4:	2400      	movs	r4, #0
 80039c6:	26c0      	movs	r6, #192	; 0xc0
 80039c8:	2501      	movs	r5, #1
            .Pin = GPIO_PIN_7 | GPIO_PIN_6,
            .Mode = GPIO_MODE_OUTPUT_PP,
            .Pull = GPIO_NOPULL,
            .Speed = GPIO_SPEED_FREQ_LOW,
        };
        HAL_GPIO_Init(GPIOC, &setup);
 80039ca:	a905      	add	r1, sp, #20
 80039cc:	4810      	ldr	r0, [pc, #64]	; (8003a10 <gpio_setup+0xf4>)
    {   GPIO_InitTypeDef setup = {
 80039ce:	9409      	str	r4, [sp, #36]	; 0x24
 80039d0:	e9cd 4407 	strd	r4, r4, [sp, #28]
 80039d4:	e9cd 6505 	strd	r6, r5, [sp, #20]
        HAL_GPIO_Init(GPIOC, &setup);
 80039d8:	f7fd fb1c 	bl	8001014 <HAL_GPIO_Init>

        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7|GPIO_PIN_6, 0);    // turn LEDs off
 80039dc:	4622      	mov	r2, r4
 80039de:	4631      	mov	r1, r6
 80039e0:	480b      	ldr	r0, [pc, #44]	; (8003a10 <gpio_setup+0xf4>)
 80039e2:	f7fd fc91 	bl	8001308 <HAL_GPIO_WritePin>
    }

    // SD card detect switch: PC13
    {   GPIO_InitTypeDef setup = {
 80039e6:	2210      	movs	r2, #16
 80039e8:	4621      	mov	r1, r4
 80039ea:	a806      	add	r0, sp, #24
 80039ec:	f009 fe22 	bl	800d634 <memset>
 80039f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
            .Pin = GPIO_PIN_13,
            .Mode = GPIO_MODE_INPUT,
            .Pull = GPIO_PULLUP,
            .Speed = GPIO_SPEED_FREQ_LOW,
        };
        HAL_GPIO_Init(GPIOC, &setup);
 80039f4:	4806      	ldr	r0, [pc, #24]	; (8003a10 <gpio_setup+0xf4>)
    {   GPIO_InitTypeDef setup = {
 80039f6:	9305      	str	r3, [sp, #20]
        HAL_GPIO_Init(GPIOC, &setup);
 80039f8:	a905      	add	r1, sp, #20
    {   GPIO_InitTypeDef setup = {
 80039fa:	9507      	str	r5, [sp, #28]
        HAL_GPIO_Init(GPIOC, &setup);
 80039fc:	f7fd fb0a 	bl	8001014 <HAL_GPIO_Init>

    // elsewhere...
    //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);
    //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0);
#endif
}
 8003a00:	b00a      	add	sp, #40	; 0x28
 8003a02:	bd70      	pop	{r4, r5, r6, pc}
 8003a04:	40021000 	.word	0x40021000
 8003a08:	0800e6b4 	.word	0x0800e6b4
 8003a0c:	40013800 	.word	0x40013800
 8003a10:	48000800 	.word	0x48000800

08003a14 <reboot_nonce>:

// reboot_nonce()
//
    static inline void
reboot_nonce(SHA256_CTX *ctx)
{
 8003a14:	b537      	push	{r0, r1, r2, r4, r5, lr}
    uint32_t    a = CRC->INIT;
 8003a16:	4d09      	ldr	r5, [pc, #36]	; (8003a3c <reboot_nonce+0x28>)
    sha256_update(ctx, (const uint8_t *)&a, 4);
 8003a18:	2204      	movs	r2, #4
    uint32_t    a = CRC->INIT;
 8003a1a:	692b      	ldr	r3, [r5, #16]
 8003a1c:	9301      	str	r3, [sp, #4]
    sha256_update(ctx, (const uint8_t *)&a, 4);
 8003a1e:	eb0d 0102 	add.w	r1, sp, r2
{
 8003a22:	4604      	mov	r4, r0
    sha256_update(ctx, (const uint8_t *)&a, 4);
 8003a24:	f001 fd3c 	bl	80054a0 <sha256_update>

    a = CRC->POL;
    sha256_update(ctx, (const uint8_t *)&a, 4);
 8003a28:	2204      	movs	r2, #4
    a = CRC->POL;
 8003a2a:	696b      	ldr	r3, [r5, #20]
 8003a2c:	9301      	str	r3, [sp, #4]
    sha256_update(ctx, (const uint8_t *)&a, 4);
 8003a2e:	eb0d 0102 	add.w	r1, sp, r2
 8003a32:	4620      	mov	r0, r4
 8003a34:	f001 fd34 	bl	80054a0 <sha256_update>
}
 8003a38:	b003      	add	sp, #12
 8003a3a:	bd30      	pop	{r4, r5, pc}
 8003a3c:	40023000 	.word	0x40023000

08003a40 <pin_hash>:
//
// Hash up a string of digits into 32-bytes of goodness.
//
    static void
pin_hash(const char *pin, int pin_len, uint8_t result[32], uint32_t purpose)
{
 8003a40:	b570      	push	{r4, r5, r6, lr}
 8003a42:	b096      	sub	sp, #88	; 0x58
    ASSERT(pin_len <= MAX_PIN_LEN);
 8003a44:	2920      	cmp	r1, #32
{
 8003a46:	4606      	mov	r6, r0
 8003a48:	460d      	mov	r5, r1
 8003a4a:	4614      	mov	r4, r2
 8003a4c:	9301      	str	r3, [sp, #4]
    ASSERT(pin_len <= MAX_PIN_LEN);
 8003a4e:	dd02      	ble.n	8003a56 <pin_hash+0x16>
 8003a50:	4817      	ldr	r0, [pc, #92]	; (8003ab0 <pin_hash+0x70>)
 8003a52:	f7fc fff9 	bl	8000a48 <fatal_error>

    if(pin_len == 0) {
 8003a56:	b929      	cbnz	r1, 8003a64 <pin_hash+0x24>
        // zero-length PIN is considered the "blank" one: all zero
        memset(result, 0, 32);
 8003a58:	2220      	movs	r2, #32
 8003a5a:	4620      	mov	r0, r4
 8003a5c:	f009 fdea 	bl	800d634 <memset>
    // and run that thru SE2 as well
    se2_pin_hash(result, purpose);

    // and a second-sha256 on that, just in case.
    sha256_single(result, 32, result);
}
 8003a60:	b016      	add	sp, #88	; 0x58
 8003a62:	bd70      	pop	{r4, r5, r6, pc}
    sha256_init(&ctx);
 8003a64:	a803      	add	r0, sp, #12
 8003a66:	f001 fd0d 	bl	8005484 <sha256_init>
    sha256_update(&ctx, rom_secrets->hash_cache_secret, 32);
 8003a6a:	a803      	add	r0, sp, #12
 8003a6c:	4911      	ldr	r1, [pc, #68]	; (8003ab4 <pin_hash+0x74>)
 8003a6e:	2220      	movs	r2, #32
 8003a70:	f001 fd16 	bl	80054a0 <sha256_update>
    sha256_update(&ctx, (uint8_t *)&purpose, 4);
 8003a74:	2204      	movs	r2, #4
 8003a76:	eb0d 0102 	add.w	r1, sp, r2
 8003a7a:	a803      	add	r0, sp, #12
 8003a7c:	f001 fd10 	bl	80054a0 <sha256_update>
    sha256_update(&ctx, (uint8_t *)pin, pin_len);
 8003a80:	462a      	mov	r2, r5
 8003a82:	4631      	mov	r1, r6
 8003a84:	a803      	add	r0, sp, #12
 8003a86:	f001 fd0b 	bl	80054a0 <sha256_update>
    sha256_update(&ctx, rom_secrets->pairing_secret, 32);
 8003a8a:	2220      	movs	r2, #32
 8003a8c:	a803      	add	r0, sp, #12
 8003a8e:	490a      	ldr	r1, [pc, #40]	; (8003ab8 <pin_hash+0x78>)
 8003a90:	f001 fd06 	bl	80054a0 <sha256_update>
    sha256_final(&ctx, result);
 8003a94:	4621      	mov	r1, r4
 8003a96:	a803      	add	r0, sp, #12
 8003a98:	f001 fd48 	bl	800552c <sha256_final>
    se2_pin_hash(result, purpose);
 8003a9c:	9901      	ldr	r1, [sp, #4]
 8003a9e:	4620      	mov	r0, r4
 8003aa0:	f004 fc10 	bl	80082c4 <se2_pin_hash>
    sha256_single(result, 32, result);
 8003aa4:	4622      	mov	r2, r4
 8003aa6:	2120      	movs	r1, #32
 8003aa8:	4620      	mov	r0, r4
 8003aaa:	f001 fd53 	bl	8005554 <sha256_single>
 8003aae:	e7d7      	b.n	8003a60 <pin_hash+0x20>
 8003ab0:	0800e3a0 	.word	0x0800e3a0
 8003ab4:	0801c070 	.word	0x0801c070
 8003ab8:	0801c000 	.word	0x0801c000

08003abc <_hmac_attempt>:
//
// Maybe should be proper HMAC from fips std? Can be changed later.
//
    static void
_hmac_attempt(const pinAttempt_t *args, uint8_t result[32])
{
 8003abc:	b530      	push	{r4, r5, lr}
 8003abe:	b095      	sub	sp, #84	; 0x54
 8003ac0:	4604      	mov	r4, r0
	SHA256_CTX ctx;

    sha256_init(&ctx);
 8003ac2:	a801      	add	r0, sp, #4
{
 8003ac4:	460d      	mov	r5, r1
    sha256_init(&ctx);
 8003ac6:	f001 fcdd 	bl	8005484 <sha256_init>
    sha256_update(&ctx, rom_secrets->pairing_secret, 32);
 8003aca:	4911      	ldr	r1, [pc, #68]	; (8003b10 <_hmac_attempt+0x54>)
 8003acc:	2220      	movs	r2, #32
 8003ace:	a801      	add	r0, sp, #4
 8003ad0:	f001 fce6 	bl	80054a0 <sha256_update>
    reboot_nonce(&ctx);
 8003ad4:	a801      	add	r0, sp, #4
 8003ad6:	f7ff ff9d 	bl	8003a14 <reboot_nonce>
    sha256_update(&ctx, (uint8_t *)args, offsetof(pinAttempt_t, hmac));
 8003ada:	2244      	movs	r2, #68	; 0x44
 8003adc:	4621      	mov	r1, r4
 8003ade:	a801      	add	r0, sp, #4
 8003ae0:	f001 fcde 	bl	80054a0 <sha256_update>

    if(args->magic_value == PA_MAGIC_V2) {
 8003ae4:	6822      	ldr	r2, [r4, #0]
 8003ae6:	4b0b      	ldr	r3, [pc, #44]	; (8003b14 <_hmac_attempt+0x58>)
 8003ae8:	429a      	cmp	r2, r3
 8003aea:	d105      	bne.n	8003af8 <_hmac_attempt+0x3c>
        sha256_update(&ctx, (uint8_t *)args->cached_main_pin,
 8003aec:	2220      	movs	r2, #32
 8003aee:	f104 01f8 	add.w	r1, r4, #248	; 0xf8
 8003af2:	a801      	add	r0, sp, #4
 8003af4:	f001 fcd4 	bl	80054a0 <sha256_update>
                                msizeof(pinAttempt_t, cached_main_pin));
    }

    sha256_final(&ctx, result);
 8003af8:	4629      	mov	r1, r5
 8003afa:	a801      	add	r0, sp, #4
 8003afc:	f001 fd16 	bl	800552c <sha256_final>

    // and a second-sha256 on that, just in case.
    sha256_single(result, 32, result);
 8003b00:	462a      	mov	r2, r5
 8003b02:	2120      	movs	r1, #32
 8003b04:	4628      	mov	r0, r5
 8003b06:	f001 fd25 	bl	8005554 <sha256_single>
}
 8003b0a:	b015      	add	sp, #84	; 0x54
 8003b0c:	bd30      	pop	{r4, r5, pc}
 8003b0e:	bf00      	nop
 8003b10:	0801c000 	.word	0x0801c000
 8003b14:	2eaf6312 	.word	0x2eaf6312

08003b18 <_validate_attempt>:

// _validate_attempt()
//
    static int
_validate_attempt(const pinAttempt_t *args, bool first_time)
{
 8003b18:	b510      	push	{r4, lr}
 8003b1a:	4604      	mov	r4, r0
 8003b1c:	b088      	sub	sp, #32
    if(first_time) {
 8003b1e:	b969      	cbnz	r1, 8003b3c <_validate_attempt+0x24>
        // no hmac needed for setup call
    } else {
        // if hmac is defined, better be right.
        uint8_t     actual[32];

        _hmac_attempt(args, actual);
 8003b20:	4669      	mov	r1, sp
 8003b22:	f7ff ffcb 	bl	8003abc <_hmac_attempt>

        if(!check_equal(actual, args->hmac, 32)) {
 8003b26:	2220      	movs	r2, #32
 8003b28:	f104 0144 	add.w	r1, r4, #68	; 0x44
 8003b2c:	4668      	mov	r0, sp
 8003b2e:	f7fe fdc2 	bl	80026b6 <check_equal>
 8003b32:	b918      	cbnz	r0, 8003b3c <_validate_attempt+0x24>
            // hmac is wrong?
            return EPIN_HMAC_FAIL;
 8003b34:	f06f 0063 	mvn.w	r0, #99	; 0x63
    if((args->change_flags & CHANGE__MASK) != args->change_flags) return EPIN_RANGE_ERR;

    if((args->is_secondary & 0x1) != args->is_secondary) return EPIN_RANGE_ERR;
        
    return 0;
}
 8003b38:	b008      	add	sp, #32
 8003b3a:	bd10      	pop	{r4, pc}
    if(args->magic_value == PA_MAGIC_V2) {
 8003b3c:	6822      	ldr	r2, [r4, #0]
 8003b3e:	4b10      	ldr	r3, [pc, #64]	; (8003b80 <_validate_attempt+0x68>)
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d117      	bne.n	8003b74 <_validate_attempt+0x5c>
    if(args->pin_len > MAX_PIN_LEN) return EPIN_RANGE_ERR;
 8003b44:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003b46:	2b20      	cmp	r3, #32
 8003b48:	dc17      	bgt.n	8003b7a <_validate_attempt+0x62>
    if(args->old_pin_len > MAX_PIN_LEN) return EPIN_RANGE_ERR;
 8003b4a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8003b4e:	2b20      	cmp	r3, #32
 8003b50:	dc13      	bgt.n	8003b7a <_validate_attempt+0x62>
    if(args->new_pin_len > MAX_PIN_LEN) return EPIN_RANGE_ERR;
 8003b52:	f8d4 30ac 	ldr.w	r3, [r4, #172]	; 0xac
 8003b56:	2b20      	cmp	r3, #32
 8003b58:	dc0f      	bgt.n	8003b7a <_validate_attempt+0x62>
    if((args->change_flags & CHANGE__MASK) != args->change_flags) return EPIN_RANGE_ERR;
 8003b5a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003b5c:	f640 727f 	movw	r2, #3967	; 0xf7f
 8003b60:	4393      	bics	r3, r2
 8003b62:	d10a      	bne.n	8003b7a <_validate_attempt+0x62>
    if((args->is_secondary & 0x1) != args->is_secondary) return EPIN_RANGE_ERR;
 8003b64:	6863      	ldr	r3, [r4, #4]
    return 0;
 8003b66:	f033 0301 	bics.w	r3, r3, #1
 8003b6a:	bf14      	ite	ne
 8003b6c:	f06f 0066 	mvnne.w	r0, #102	; 0x66
 8003b70:	2000      	moveq	r0, #0
 8003b72:	e7e1      	b.n	8003b38 <_validate_attempt+0x20>
        return EPIN_BAD_MAGIC;
 8003b74:	f06f 0065 	mvn.w	r0, #101	; 0x65
 8003b78:	e7de      	b.n	8003b38 <_validate_attempt+0x20>
    if((args->is_secondary & 0x1) != args->is_secondary) return EPIN_RANGE_ERR;
 8003b7a:	f06f 0066 	mvn.w	r0, #102	; 0x66
 8003b7e:	e7db      	b.n	8003b38 <_validate_attempt+0x20>
 8003b80:	2eaf6312 	.word	0x2eaf6312

08003b84 <warmup_ae>:

// warmup_ae()
//
    static int
warmup_ae(void)
{
 8003b84:	b510      	push	{r4, lr}
    ae_setup();
 8003b86:	f7fe ff1f 	bl	80029c8 <ae_setup>
 8003b8a:	2405      	movs	r4, #5

    for(int retry=0; retry<5; retry++) {
        if(!ae_probe()) break;
 8003b8c:	f7ff f9a4 	bl	8002ed8 <ae_probe>
 8003b90:	b108      	cbz	r0, 8003b96 <warmup_ae+0x12>
    for(int retry=0; retry<5; retry++) {
 8003b92:	3c01      	subs	r4, #1
 8003b94:	d1fa      	bne.n	8003b8c <warmup_ae+0x8>
    }

    if(ae_pair_unlock()) return -1;
 8003b96:	f7ff f90d 	bl	8002db4 <ae_pair_unlock>
 8003b9a:	4604      	mov	r4, r0
 8003b9c:	b918      	cbnz	r0, 8003ba6 <warmup_ae+0x22>

    // reset watchdog timer
    ae_keep_alive();
 8003b9e:	f7fe ff45 	bl	8002a2c <ae_keep_alive>

    return 0;
}
 8003ba2:	4620      	mov	r0, r4
 8003ba4:	bd10      	pop	{r4, pc}
    if(ae_pair_unlock()) return -1;
 8003ba6:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8003baa:	e7fa      	b.n	8003ba2 <warmup_ae+0x1e>

08003bac <_read_slot_as_counter>:
{
 8003bac:	b530      	push	{r4, r5, lr}
 8003bae:	b091      	sub	sp, #68	; 0x44
    uint32_t padded[32/4] = { 0 };
 8003bb0:	2220      	movs	r2, #32
{
 8003bb2:	4604      	mov	r4, r0
 8003bb4:	460d      	mov	r5, r1
    uint32_t padded[32/4] = { 0 };
 8003bb6:	4668      	mov	r0, sp
 8003bb8:	2100      	movs	r1, #0
 8003bba:	f009 fd3b 	bl	800d634 <memset>
    ae_pair_unlock();
 8003bbe:	f7ff f8f9 	bl	8002db4 <ae_pair_unlock>
    if(ae_read_data_slot(slot, (uint8_t *)padded, 32)) return -1;
 8003bc2:	2220      	movs	r2, #32
 8003bc4:	4669      	mov	r1, sp
 8003bc6:	4620      	mov	r0, r4
 8003bc8:	f7ff fc3a 	bl	8003440 <ae_read_data_slot>
 8003bcc:	b120      	cbz	r0, 8003bd8 <_read_slot_as_counter+0x2c>
 8003bce:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
}
 8003bd2:	4620      	mov	r0, r4
 8003bd4:	b011      	add	sp, #68	; 0x44
 8003bd6:	bd30      	pop	{r4, r5, pc}
    ae_pair_unlock();
 8003bd8:	f7ff f8ec 	bl	8002db4 <ae_pair_unlock>
    if(ae_gendig_slot(slot, (const uint8_t *)padded, tempkey)) return -1;
 8003bdc:	4620      	mov	r0, r4
 8003bde:	aa08      	add	r2, sp, #32
 8003be0:	4669      	mov	r1, sp
 8003be2:	f7ff fa07 	bl	8002ff4 <ae_gendig_slot>
 8003be6:	4604      	mov	r4, r0
 8003be8:	2800      	cmp	r0, #0
 8003bea:	d1f0      	bne.n	8003bce <_read_slot_as_counter+0x22>
    if(!ae_is_correct_tempkey(tempkey)) fatal_mitm();
 8003bec:	a808      	add	r0, sp, #32
 8003bee:	f7ff f811 	bl	8002c14 <ae_is_correct_tempkey>
 8003bf2:	b908      	cbnz	r0, 8003bf8 <_read_slot_as_counter+0x4c>
 8003bf4:	f7fc ff32 	bl	8000a5c <fatal_mitm>
    *dest = padded[0];
 8003bf8:	9b00      	ldr	r3, [sp, #0]
 8003bfa:	602b      	str	r3, [r5, #0]
    return 0;
 8003bfc:	e7e9      	b.n	8003bd2 <_read_slot_as_counter+0x26>

08003bfe <get_last_success>:
{
 8003bfe:	b530      	push	{r4, r5, lr}
 8003c00:	b095      	sub	sp, #84	; 0x54
 8003c02:	4605      	mov	r5, r0
    ae_pair_unlock();
 8003c04:	f7ff f8d6 	bl	8002db4 <ae_pair_unlock>
    uint32_t padded[32/4] = { 0 };
 8003c08:	2220      	movs	r2, #32
 8003c0a:	2100      	movs	r1, #0
 8003c0c:	a804      	add	r0, sp, #16
 8003c0e:	f009 fd11 	bl	800d634 <memset>
    if(ae_read_data_slot(slot, (uint8_t *)padded, 32)) return -1;
 8003c12:	2220      	movs	r2, #32
 8003c14:	a904      	add	r1, sp, #16
 8003c16:	2005      	movs	r0, #5
 8003c18:	f7ff fc12 	bl	8003440 <ae_read_data_slot>
 8003c1c:	b118      	cbz	r0, 8003c26 <get_last_success+0x28>
 8003c1e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 8003c22:	b015      	add	sp, #84	; 0x54
 8003c24:	bd30      	pop	{r4, r5, pc}
    ae_pair_unlock();
 8003c26:	f7ff f8c5 	bl	8002db4 <ae_pair_unlock>
    if(ae_gendig_slot(slot, (const uint8_t *)padded, tempkey)) return -1;
 8003c2a:	aa0c      	add	r2, sp, #48	; 0x30
 8003c2c:	a904      	add	r1, sp, #16
 8003c2e:	2005      	movs	r0, #5
 8003c30:	f7ff f9e0 	bl	8002ff4 <ae_gendig_slot>
 8003c34:	4604      	mov	r4, r0
 8003c36:	2800      	cmp	r0, #0
 8003c38:	d1f1      	bne.n	8003c1e <get_last_success+0x20>
    if(!ae_is_correct_tempkey(tempkey)) fatal_mitm();
 8003c3a:	a80c      	add	r0, sp, #48	; 0x30
 8003c3c:	f7fe ffea 	bl	8002c14 <ae_is_correct_tempkey>
 8003c40:	b908      	cbnz	r0, 8003c46 <get_last_success+0x48>
 8003c42:	f7fc ff0b 	bl	8000a5c <fatal_mitm>
    if(_read_slot_as_counter(KEYNUM_lastgood, &lastgood)) return -1;
 8003c46:	a901      	add	r1, sp, #4
 8003c48:	2005      	movs	r0, #5
    uint32_t lastgood=0, match_count=0, counter=0;
 8003c4a:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8003c4e:	9403      	str	r4, [sp, #12]
    if(_read_slot_as_counter(KEYNUM_lastgood, &lastgood)) return -1;
 8003c50:	f7ff ffac 	bl	8003bac <_read_slot_as_counter>
 8003c54:	2800      	cmp	r0, #0
 8003c56:	d1e2      	bne.n	8003c1e <get_last_success+0x20>
    if(_read_slot_as_counter(KEYNUM_match_count, &match_count)) return -1;
 8003c58:	a902      	add	r1, sp, #8
 8003c5a:	2006      	movs	r0, #6
 8003c5c:	f7ff ffa6 	bl	8003bac <_read_slot_as_counter>
 8003c60:	4601      	mov	r1, r0
 8003c62:	2800      	cmp	r0, #0
 8003c64:	d1db      	bne.n	8003c1e <get_last_success+0x20>
    if(ae_get_counter(&counter, 0)) return -1;
 8003c66:	a803      	add	r0, sp, #12
 8003c68:	f7ff fa9f 	bl	80031aa <ae_get_counter>
 8003c6c:	2800      	cmp	r0, #0
 8003c6e:	d1d6      	bne.n	8003c1e <get_last_success+0x20>
    if(lastgood > counter) {
 8003c70:	9a01      	ldr	r2, [sp, #4]
 8003c72:	9903      	ldr	r1, [sp, #12]
    match_count &= ~31;
 8003c74:	9b02      	ldr	r3, [sp, #8]
    if(lastgood > counter) {
 8003c76:	428a      	cmp	r2, r1
    match_count &= ~31;
 8003c78:	f023 031f 	bic.w	r3, r3, #31
        args->num_fails = counter - lastgood;
 8003c7c:	bf94      	ite	ls
 8003c7e:	1a8a      	subls	r2, r1, r2
        args->num_fails = 99;
 8003c80:	2263      	movhi	r2, #99	; 0x63
    if(counter < match_count) {
 8003c82:	4299      	cmp	r1, r3
        args->attempts_left = match_count - counter;
 8003c84:	bf34      	ite	cc
 8003c86:	1a5b      	subcc	r3, r3, r1
        args->attempts_left = 0;
 8003c88:	2300      	movcs	r3, #0
 8003c8a:	636a      	str	r2, [r5, #52]	; 0x34
 8003c8c:	63ab      	str	r3, [r5, #56]	; 0x38
 8003c8e:	e7c8      	b.n	8003c22 <get_last_success+0x24>

08003c90 <updates_for_good_login>:

// updates_for_good_login()
//
    static int
updates_for_good_login(uint8_t digest[32])
{
 8003c90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c92:	b08d      	sub	sp, #52	; 0x34
    // User got the main PIN right: update the attempt counters,
    // to document this (lastgood) and also bump the match counter if needed

    uint32_t count;
    int rv = ae_get_counter(&count, 0);
 8003c94:	2100      	movs	r1, #0
{
 8003c96:	4606      	mov	r6, r0
    int rv = ae_get_counter(&count, 0);
 8003c98:	a802      	add	r0, sp, #8
 8003c9a:	f7ff fa86 	bl	80031aa <ae_get_counter>
    if(rv) goto fail;
 8003c9e:	4601      	mov	r1, r0
 8003ca0:	2800      	cmp	r0, #0
 8003ca2:	d13b      	bne.n	8003d1c <updates_for_good_login+0x8c>

    // Challenge: Have to update both the counter, and the target match value because
    // no other way to have exact value.

    uint32_t mc = (count + MAX_TARGET_ATTEMPTS + 32) & ~31;
 8003ca4:	9b02      	ldr	r3, [sp, #8]
 8003ca6:	f103 042d 	add.w	r4, r3, #45	; 0x2d
 8003caa:	f024 041f 	bic.w	r4, r4, #31
    ASSERT(mc >= count);
 8003cae:	42a3      	cmp	r3, r4
 8003cb0:	d902      	bls.n	8003cb8 <updates_for_good_login+0x28>
 8003cb2:	481d      	ldr	r0, [pc, #116]	; (8003d28 <updates_for_good_login+0x98>)
 8003cb4:	f7fc fec8 	bl	8000a48 <fatal_error>

    int bump = (mc - MAX_TARGET_ATTEMPTS) - count;
 8003cb8:	1ae3      	subs	r3, r4, r3
 8003cba:	f1a3 050d 	sub.w	r5, r3, #13
    ASSERT(bump >= 1);
 8003cbe:	3b0e      	subs	r3, #14
 8003cc0:	2b1f      	cmp	r3, #31
 8003cc2:	d8f6      	bhi.n	8003cb2 <updates_for_good_login+0x22>
    // Would rather update the counter first, so that a hostile interruption can't increase
    // attempts (altho the attacker knows the pin at that point?!) .. but chip won't
    // let the counter go past the match value, so that has to be first.

    // set the new "match count"
    {   uint32_t    tmp[32/4] = {mc, mc} ;
 8003cc4:	2218      	movs	r2, #24
 8003cc6:	eb0d 0002 	add.w	r0, sp, r2
        rv = ae_encrypted_write(KEYNUM_match_count, KEYNUM_main_pin, digest, (void *)tmp, 32);
 8003cca:	2720      	movs	r7, #32
    {   uint32_t    tmp[32/4] = {mc, mc} ;
 8003ccc:	f009 fcb2 	bl	800d634 <memset>
        rv = ae_encrypted_write(KEYNUM_match_count, KEYNUM_main_pin, digest, (void *)tmp, 32);
 8003cd0:	2103      	movs	r1, #3
 8003cd2:	9700      	str	r7, [sp, #0]
 8003cd4:	ab04      	add	r3, sp, #16
 8003cd6:	4632      	mov	r2, r6
 8003cd8:	2006      	movs	r0, #6
    {   uint32_t    tmp[32/4] = {mc, mc} ;
 8003cda:	e9cd 4404 	strd	r4, r4, [sp, #16]
        rv = ae_encrypted_write(KEYNUM_match_count, KEYNUM_main_pin, digest, (void *)tmp, 32);
 8003cde:	f7ff fb79 	bl	80033d4 <ae_encrypted_write>
        if(rv) goto fail;
 8003ce2:	4601      	mov	r1, r0
 8003ce4:	b9d0      	cbnz	r0, 8003d1c <updates_for_good_login+0x8c>
    }

    // incr the counter a bunch to get to that-13
    uint32_t new_count = 0;
 8003ce6:	9003      	str	r0, [sp, #12]
    rv = ae_add_counter(&new_count, 0, bump);
 8003ce8:	462a      	mov	r2, r5
 8003cea:	a803      	add	r0, sp, #12
 8003cec:	f7ff fa7c 	bl	80031e8 <ae_add_counter>
    if(rv) goto fail;
 8003cf0:	4601      	mov	r1, r0
 8003cf2:	b998      	cbnz	r0, 8003d1c <updates_for_good_login+0x8c>

    ASSERT(new_count == count + bump);
 8003cf4:	9b02      	ldr	r3, [sp, #8]
 8003cf6:	441d      	add	r5, r3
 8003cf8:	9b03      	ldr	r3, [sp, #12]
 8003cfa:	429d      	cmp	r5, r3
 8003cfc:	d1d9      	bne.n	8003cb2 <updates_for_good_login+0x22>
    ASSERT(mc > new_count);
 8003cfe:	42a5      	cmp	r5, r4
 8003d00:	d2d7      	bcs.n	8003cb2 <updates_for_good_login+0x22>

    // Update the "last good" counter
    {   uint32_t    tmp[32/4] = {new_count, 0 };
 8003d02:	221c      	movs	r2, #28
 8003d04:	a805      	add	r0, sp, #20
 8003d06:	f009 fc95 	bl	800d634 <memset>
        rv = ae_encrypted_write(KEYNUM_lastgood, KEYNUM_main_pin, digest, (void *)tmp, 32);
 8003d0a:	9700      	str	r7, [sp, #0]
 8003d0c:	ab04      	add	r3, sp, #16
 8003d0e:	4632      	mov	r2, r6
 8003d10:	2103      	movs	r1, #3
 8003d12:	2005      	movs	r0, #5
    {   uint32_t    tmp[32/4] = {new_count, 0 };
 8003d14:	9504      	str	r5, [sp, #16]
        rv = ae_encrypted_write(KEYNUM_lastgood, KEYNUM_main_pin, digest, (void *)tmp, 32);
 8003d16:	f7ff fb5d 	bl	80033d4 <ae_encrypted_write>
        if(rv) goto fail;
 8003d1a:	b118      	cbz	r0, 8003d24 <updates_for_good_login+0x94>
    // just be reducing attempts.

    return 0;

fail:
    ae_reset_chip();
 8003d1c:	f7fe fe46 	bl	80029ac <ae_reset_chip>
    return EPIN_AE_FAIL;
 8003d20:	f06f 0069 	mvn.w	r0, #105	; 0x69
}
 8003d24:	b00d      	add	sp, #52	; 0x34
 8003d26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d28:	0800e3a0 	.word	0x0800e3a0

08003d2c <pin_hash_attempt>:
{
 8003d2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d2e:	4615      	mov	r5, r2
 8003d30:	b089      	sub	sp, #36	; 0x24
    if(pin_len == 0) {
 8003d32:	460c      	mov	r4, r1
 8003d34:	b931      	cbnz	r1, 8003d44 <pin_hash_attempt+0x18>
        memset(result, 0, 32);
 8003d36:	2220      	movs	r2, #32
 8003d38:	4628      	mov	r0, r5
 8003d3a:	f009 fc7b 	bl	800d634 <memset>
}
 8003d3e:	4620      	mov	r0, r4
 8003d40:	b009      	add	sp, #36	; 0x24
 8003d42:	bdf0      	pop	{r4, r5, r6, r7, pc}
    pin_hash(pin, pin_len, tmp, PIN_PURPOSE_NORMAL);
 8003d44:	4b0f      	ldr	r3, [pc, #60]	; (8003d84 <pin_hash_attempt+0x58>)
 8003d46:	466a      	mov	r2, sp
 8003d48:	f7ff fe7a 	bl	8003a40 <pin_hash>
    int rv = ae_stretch_iter(tmp, result, KDF_ITER_PIN);
 8003d4c:	2208      	movs	r2, #8
 8003d4e:	4629      	mov	r1, r5
 8003d50:	4668      	mov	r0, sp
 8003d52:	f7ff fd57 	bl	8003804 <ae_stretch_iter>
    if(rv) return EPIN_AE_FAIL;
 8003d56:	4604      	mov	r4, r0
 8003d58:	b988      	cbnz	r0, 8003d7e <pin_hash_attempt+0x52>
    memcpy(tmp, result, 32);
 8003d5a:	462b      	mov	r3, r5
 8003d5c:	466e      	mov	r6, sp
 8003d5e:	f105 0720 	add.w	r7, r5, #32
 8003d62:	6818      	ldr	r0, [r3, #0]
 8003d64:	6859      	ldr	r1, [r3, #4]
 8003d66:	4632      	mov	r2, r6
 8003d68:	c203      	stmia	r2!, {r0, r1}
 8003d6a:	3308      	adds	r3, #8
 8003d6c:	42bb      	cmp	r3, r7
 8003d6e:	4616      	mov	r6, r2
 8003d70:	d1f7      	bne.n	8003d62 <pin_hash_attempt+0x36>
    ae_mixin_key(KEYNUM_pin_attempt, tmp, result);
 8003d72:	462a      	mov	r2, r5
 8003d74:	4669      	mov	r1, sp
 8003d76:	2004      	movs	r0, #4
 8003d78:	f7ff fd6c 	bl	8003854 <ae_mixin_key>
    return 0;
 8003d7c:	e7df      	b.n	8003d3e <pin_hash_attempt+0x12>
    if(rv) return EPIN_AE_FAIL;
 8003d7e:	f06f 0469 	mvn.w	r4, #105	; 0x69
 8003d82:	e7dc      	b.n	8003d3e <pin_hash_attempt+0x12>
 8003d84:	334d1858 	.word	0x334d1858

08003d88 <set_is_trick.part.0>:
set_is_trick(pinAttempt_t *args, const trick_slot_t *slot)
 8003d88:	b5f0      	push	{r4, r5, r6, r7, lr}
    args->delay_achieved = slot->tc_arg;
 8003d8a:	88cb      	ldrh	r3, [r1, #6]
 8003d8c:	62c3      	str	r3, [r0, #44]	; 0x2c
set_is_trick(pinAttempt_t *args, const trick_slot_t *slot)
 8003d8e:	f5ad 7d0d 	sub.w	sp, sp, #564	; 0x234
    memcpy(key, &args->private_state, sizeof(args->private_state));
 8003d92:	6c03      	ldr	r3, [r0, #64]	; 0x40
    memcpy(key+4, rom_secrets->hash_cache_secret+4, sizeof(rom_secrets->hash_cache_secret)-4);
 8003d94:	4d0f      	ldr	r5, [pc, #60]	; (8003dd4 <set_is_trick.part.0+0x4c>)
    memcpy(key, &args->private_state, sizeof(args->private_state));
 8003d96:	9303      	str	r3, [sp, #12]
set_is_trick(pinAttempt_t *args, const trick_slot_t *slot)
 8003d98:	4606      	mov	r6, r0
 8003d9a:	460f      	mov	r7, r1
    memcpy(key+4, rom_secrets->hash_cache_secret+4, sizeof(rom_secrets->hash_cache_secret)-4);
 8003d9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003d9e:	ac04      	add	r4, sp, #16
 8003da0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003da2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003da6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    aes_init(&ctx);
 8003daa:	a80b      	add	r0, sp, #44	; 0x2c
 8003dac:	f004 fb38 	bl	8008420 <aes_init>
    aes_add(&ctx, (uint8_t *)slot, 32);
 8003db0:	4639      	mov	r1, r7
 8003db2:	a80b      	add	r0, sp, #44	; 0x2c
 8003db4:	2220      	movs	r2, #32
 8003db6:	f004 fb39 	bl	800842c <aes_add>
    aes_done(&ctx, args->cached_main_pin, 32, key, NULL);
 8003dba:	2300      	movs	r3, #0
 8003dbc:	9300      	str	r3, [sp, #0]
 8003dbe:	2220      	movs	r2, #32
 8003dc0:	ab03      	add	r3, sp, #12
 8003dc2:	f106 01f8 	add.w	r1, r6, #248	; 0xf8
 8003dc6:	a80b      	add	r0, sp, #44	; 0x2c
 8003dc8:	f004 fb46 	bl	8008458 <aes_done>
}
 8003dcc:	f50d 7d0d 	add.w	sp, sp, #564	; 0x234
 8003dd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003dd2:	bf00      	nop
 8003dd4:	0801c074 	.word	0x0801c074

08003dd8 <pin_setup0>:
    __HAL_RCC_CRC_CLK_ENABLE();
 8003dd8:	4b09      	ldr	r3, [pc, #36]	; (8003e00 <pin_setup0+0x28>)
 8003dda:	6c9a      	ldr	r2, [r3, #72]	; 0x48
{
 8003ddc:	b513      	push	{r0, r1, r4, lr}
    __HAL_RCC_CRC_CLK_ENABLE();
 8003dde:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003de2:	649a      	str	r2, [r3, #72]	; 0x48
 8003de4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    CRC->INIT = rng_sample();
 8003de6:	4c07      	ldr	r4, [pc, #28]	; (8003e04 <pin_setup0+0x2c>)
    __HAL_RCC_CRC_CLK_ENABLE();
 8003de8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003dec:	9301      	str	r3, [sp, #4]
 8003dee:	9b01      	ldr	r3, [sp, #4]
    CRC->INIT = rng_sample();
 8003df0:	f7fe fc72 	bl	80026d8 <rng_sample>
 8003df4:	6120      	str	r0, [r4, #16]
    CRC->POL = rng_sample();
 8003df6:	f7fe fc6f 	bl	80026d8 <rng_sample>
 8003dfa:	6160      	str	r0, [r4, #20]
}
 8003dfc:	b002      	add	sp, #8
 8003dfe:	bd10      	pop	{r4, pc}
 8003e00:	40021000 	.word	0x40021000
 8003e04:	40023000 	.word	0x40023000

08003e08 <pin_cache_get_key>:
{
 8003e08:	b510      	push	{r4, lr}
 8003e0a:	b094      	sub	sp, #80	; 0x50
 8003e0c:	4604      	mov	r4, r0
    sha256_init(&ctx);
 8003e0e:	a801      	add	r0, sp, #4
 8003e10:	f001 fb38 	bl	8005484 <sha256_init>
    reboot_nonce(&ctx);
 8003e14:	a801      	add	r0, sp, #4
 8003e16:	f7ff fdfd 	bl	8003a14 <reboot_nonce>
    sha256_update(&ctx, rom_secrets->hash_cache_secret, 32);
 8003e1a:	2220      	movs	r2, #32
 8003e1c:	a801      	add	r0, sp, #4
 8003e1e:	4904      	ldr	r1, [pc, #16]	; (8003e30 <pin_cache_get_key+0x28>)
 8003e20:	f001 fb3e 	bl	80054a0 <sha256_update>
    sha256_final(&ctx, key);
 8003e24:	4621      	mov	r1, r4
 8003e26:	a801      	add	r0, sp, #4
 8003e28:	f001 fb80 	bl	800552c <sha256_final>
}
 8003e2c:	b014      	add	sp, #80	; 0x50
 8003e2e:	bd10      	pop	{r4, pc}
 8003e30:	0801c070 	.word	0x0801c070

08003e34 <pin_cache_save>:
{
 8003e34:	b530      	push	{r4, r5, lr}
 8003e36:	460d      	mov	r5, r1
 8003e38:	b089      	sub	sp, #36	; 0x24
 8003e3a:	4604      	mov	r4, r0
    if(!check_all_zeros(digest, 32)) {
 8003e3c:	2120      	movs	r1, #32
 8003e3e:	4628      	mov	r0, r5
 8003e40:	f7fe fc2a 	bl	8002698 <check_all_zeros>
 8003e44:	b9a0      	cbnz	r0, 8003e70 <pin_cache_save+0x3c>
        pin_cache_get_key(value);
 8003e46:	4668      	mov	r0, sp
 8003e48:	f7ff ffde 	bl	8003e08 <pin_cache_get_key>
 8003e4c:	466b      	mov	r3, sp
 8003e4e:	f105 0120 	add.w	r1, r5, #32
		*(acc) ^= *(more);
 8003e52:	781a      	ldrb	r2, [r3, #0]
 8003e54:	f815 0b01 	ldrb.w	r0, [r5], #1
 8003e58:	4042      	eors	r2, r0
	for(; len; len--, more++, acc++) {
 8003e5a:	428d      	cmp	r5, r1
		*(acc) ^= *(more);
 8003e5c:	f803 2b01 	strb.w	r2, [r3], #1
	for(; len; len--, more++, acc++) {
 8003e60:	d1f7      	bne.n	8003e52 <pin_cache_save+0x1e>
    ASSERT(args->magic_value == PA_MAGIC_V2);
 8003e62:	6822      	ldr	r2, [r4, #0]
 8003e64:	4b0d      	ldr	r3, [pc, #52]	; (8003e9c <pin_cache_save+0x68>)
 8003e66:	429a      	cmp	r2, r3
 8003e68:	d008      	beq.n	8003e7c <pin_cache_save+0x48>
 8003e6a:	480d      	ldr	r0, [pc, #52]	; (8003ea0 <pin_cache_save+0x6c>)
 8003e6c:	f7fc fdec 	bl	8000a48 <fatal_error>
        memset(value, 0, 32);
 8003e70:	2220      	movs	r2, #32
 8003e72:	2100      	movs	r1, #0
 8003e74:	4668      	mov	r0, sp
 8003e76:	f009 fbdd 	bl	800d634 <memset>
 8003e7a:	e7f2      	b.n	8003e62 <pin_cache_save+0x2e>
    memcpy(args->cached_main_pin, value, 32);
 8003e7c:	466b      	mov	r3, sp
 8003e7e:	f104 02f8 	add.w	r2, r4, #248	; 0xf8
 8003e82:	ad08      	add	r5, sp, #32
 8003e84:	461c      	mov	r4, r3
 8003e86:	cc03      	ldmia	r4!, {r0, r1}
 8003e88:	42ac      	cmp	r4, r5
 8003e8a:	6010      	str	r0, [r2, #0]
 8003e8c:	6051      	str	r1, [r2, #4]
 8003e8e:	4623      	mov	r3, r4
 8003e90:	f102 0208 	add.w	r2, r2, #8
 8003e94:	d1f6      	bne.n	8003e84 <pin_cache_save+0x50>
}
 8003e96:	b009      	add	sp, #36	; 0x24
 8003e98:	bd30      	pop	{r4, r5, pc}
 8003e9a:	bf00      	nop
 8003e9c:	2eaf6312 	.word	0x2eaf6312
 8003ea0:	0800e3a0 	.word	0x0800e3a0

08003ea4 <pin_cache_restore>:
{
 8003ea4:	b510      	push	{r4, lr}
    ASSERT(args->magic_value == PA_MAGIC_V2);
 8003ea6:	6802      	ldr	r2, [r0, #0]
 8003ea8:	4b14      	ldr	r3, [pc, #80]	; (8003efc <pin_cache_restore+0x58>)
 8003eaa:	429a      	cmp	r2, r3
{
 8003eac:	b088      	sub	sp, #32
 8003eae:	460c      	mov	r4, r1
    ASSERT(args->magic_value == PA_MAGIC_V2);
 8003eb0:	d002      	beq.n	8003eb8 <pin_cache_restore+0x14>
 8003eb2:	4813      	ldr	r0, [pc, #76]	; (8003f00 <pin_cache_restore+0x5c>)
 8003eb4:	f7fc fdc8 	bl	8000a48 <fatal_error>
    memcpy(digest, args->cached_main_pin, 32);
 8003eb8:	f100 03f8 	add.w	r3, r0, #248	; 0xf8
 8003ebc:	460a      	mov	r2, r1
 8003ebe:	f500 708c 	add.w	r0, r0, #280	; 0x118
 8003ec2:	f853 1b04 	ldr.w	r1, [r3], #4
 8003ec6:	f842 1b04 	str.w	r1, [r2], #4
 8003eca:	4283      	cmp	r3, r0
 8003ecc:	d1f9      	bne.n	8003ec2 <pin_cache_restore+0x1e>
    if(!check_all_zeros(digest, 32)) {
 8003ece:	2120      	movs	r1, #32
 8003ed0:	4620      	mov	r0, r4
 8003ed2:	f7fe fbe1 	bl	8002698 <check_all_zeros>
 8003ed6:	b970      	cbnz	r0, 8003ef6 <pin_cache_restore+0x52>
        pin_cache_get_key(key);
 8003ed8:	4668      	mov	r0, sp
 8003eda:	f7ff ff95 	bl	8003e08 <pin_cache_get_key>
 8003ede:	1e62      	subs	r2, r4, #1
 8003ee0:	466b      	mov	r3, sp
 8003ee2:	341f      	adds	r4, #31
		*(acc) ^= *(more);
 8003ee4:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8003ee8:	f813 0b01 	ldrb.w	r0, [r3], #1
	for(; len; len--, more++, acc++) {
 8003eec:	42a2      	cmp	r2, r4
		*(acc) ^= *(more);
 8003eee:	ea81 0100 	eor.w	r1, r1, r0
 8003ef2:	7011      	strb	r1, [r2, #0]
	for(; len; len--, more++, acc++) {
 8003ef4:	d1f6      	bne.n	8003ee4 <pin_cache_restore+0x40>
}
 8003ef6:	b008      	add	sp, #32
 8003ef8:	bd10      	pop	{r4, pc}
 8003efa:	bf00      	nop
 8003efc:	2eaf6312 	.word	0x2eaf6312
 8003f00:	0800e3a0 	.word	0x0800e3a0

08003f04 <pin_prefix_words>:
{
 8003f04:	b530      	push	{r4, r5, lr}
 8003f06:	b091      	sub	sp, #68	; 0x44
    pin_hash(pin_prefix, prefix_len, tmp, PIN_PURPOSE_WORDS);
 8003f08:	4b0b      	ldr	r3, [pc, #44]	; (8003f38 <pin_prefix_words+0x34>)
{
 8003f0a:	4615      	mov	r5, r2
    pin_hash(pin_prefix, prefix_len, tmp, PIN_PURPOSE_WORDS);
 8003f0c:	466a      	mov	r2, sp
 8003f0e:	f7ff fd97 	bl	8003a40 <pin_hash>
    ae_setup();
 8003f12:	f7fe fd59 	bl	80029c8 <ae_setup>
    int rv = ae_stretch_iter(tmp, digest, KDF_ITER_WORDS);
 8003f16:	2206      	movs	r2, #6
 8003f18:	a908      	add	r1, sp, #32
 8003f1a:	4668      	mov	r0, sp
 8003f1c:	f7ff fc72 	bl	8003804 <ae_stretch_iter>
 8003f20:	4604      	mov	r4, r0
    ae_reset_chip();
 8003f22:	f7fe fd43 	bl	80029ac <ae_reset_chip>
	if(rv) return -1;
 8003f26:	b924      	cbnz	r4, 8003f32 <pin_prefix_words+0x2e>
    memcpy(result, digest, 4);
 8003f28:	9b08      	ldr	r3, [sp, #32]
 8003f2a:	602b      	str	r3, [r5, #0]
}
 8003f2c:	4620      	mov	r0, r4
 8003f2e:	b011      	add	sp, #68	; 0x44
 8003f30:	bd30      	pop	{r4, r5, pc}
	if(rv) return -1;
 8003f32:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8003f36:	e7f9      	b.n	8003f2c <pin_prefix_words+0x28>
 8003f38:	2e6d6773 	.word	0x2e6d6773

08003f3c <calc_delay_required>:
}
 8003f3c:	2000      	movs	r0, #0
 8003f3e:	4770      	bx	lr

08003f40 <pin_setup_attempt>:
{
 8003f40:	b5f0      	push	{r4, r5, r6, r7, lr}
    int rv = _validate_attempt(args, true);
 8003f42:	2101      	movs	r1, #1
{
 8003f44:	b091      	sub	sp, #68	; 0x44
 8003f46:	4605      	mov	r5, r0
    int rv = _validate_attempt(args, true);
 8003f48:	f7ff fde6 	bl	8003b18 <_validate_attempt>
    if(rv) return rv;
 8003f4c:	4604      	mov	r4, r0
 8003f4e:	bb28      	cbnz	r0, 8003f9c <pin_setup_attempt+0x5c>
    if(args->is_secondary) {
 8003f50:	686b      	ldr	r3, [r5, #4]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d158      	bne.n	8004008 <pin_setup_attempt+0xc8>
    int     pin_len = args->pin_len;
 8003f56:	6aaf      	ldr	r7, [r5, #40]	; 0x28
    memcpy(pin_copy, args->pin, pin_len);
 8003f58:	f105 0608 	add.w	r6, r5, #8
 8003f5c:	463a      	mov	r2, r7
 8003f5e:	4631      	mov	r1, r6
 8003f60:	4668      	mov	r0, sp
 8003f62:	f009 fb3f 	bl	800d5e4 <memcpy>
    memset(args, 0, PIN_ATTEMPT_SIZE_V2);
 8003f66:	f44f 728c 	mov.w	r2, #280	; 0x118
 8003f6a:	4621      	mov	r1, r4
 8003f6c:	4628      	mov	r0, r5
 8003f6e:	f009 fb61 	bl	800d634 <memset>
    args->magic_value = PA_MAGIC_V2;
 8003f72:	4b28      	ldr	r3, [pc, #160]	; (8004014 <pin_setup_attempt+0xd4>)
 8003f74:	602b      	str	r3, [r5, #0]
    memcpy(args->pin, pin_copy, pin_len);
 8003f76:	463a      	mov	r2, r7
 8003f78:	4669      	mov	r1, sp
    args->pin_len = pin_len;
 8003f7a:	62af      	str	r7, [r5, #40]	; 0x28
    memcpy(args->pin, pin_copy, pin_len);
 8003f7c:	4630      	mov	r0, r6
 8003f7e:	f009 fb31 	bl	800d5e4 <memcpy>
    if(warmup_ae()) {
 8003f82:	f7ff fdff 	bl	8003b84 <warmup_ae>
 8003f86:	2800      	cmp	r0, #0
 8003f88:	d141      	bne.n	800400e <pin_setup_attempt+0xce>
    if(get_last_success(args)) {
 8003f8a:	4628      	mov	r0, r5
 8003f8c:	f7ff fe37 	bl	8003bfe <get_last_success>
 8003f90:	4604      	mov	r4, r0
 8003f92:	b130      	cbz	r0, 8003fa2 <pin_setup_attempt+0x62>
        ae_reset_chip();
 8003f94:	f7fe fd0a 	bl	80029ac <ae_reset_chip>
        return EPIN_AE_FAIL;
 8003f98:	f06f 0469 	mvn.w	r4, #105	; 0x69
}
 8003f9c:	4620      	mov	r0, r4
 8003f9e:	b011      	add	sp, #68	; 0x44
 8003fa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    uint8_t blank[32] = {0};
 8003fa2:	4601      	mov	r1, r0
 8003fa4:	221c      	movs	r2, #28
    args->delay_achieved = 0;
 8003fa6:	e9c5 000b 	strd	r0, r0, [r5, #44]	; 0x2c
    uint8_t blank[32] = {0};
 8003faa:	9008      	str	r0, [sp, #32]
 8003fac:	a809      	add	r0, sp, #36	; 0x24
 8003fae:	f009 fb41 	bl	800d634 <memset>
    ae_reset_chip();
 8003fb2:	f7fe fcfb 	bl	80029ac <ae_reset_chip>
    ae_pair_unlock();
 8003fb6:	f7fe fefd 	bl	8002db4 <ae_pair_unlock>
    int is_blank = (ae_checkmac_hard(keynum, blank) == 0);
 8003fba:	a908      	add	r1, sp, #32
 8003fbc:	2003      	movs	r0, #3
 8003fbe:	f7ff f887 	bl	80030d0 <ae_checkmac_hard>
 8003fc2:	4606      	mov	r6, r0
    ae_reset_chip();
 8003fc4:	f7fe fcf2 	bl	80029ac <ae_reset_chip>
    if(pin_is_blank(KEYNUM_main_pin)) {
 8003fc8:	b9c6      	cbnz	r6, 8003ffc <pin_setup_attempt+0xbc>
        args->state_flags |= PA_SUCCESSFUL | PA_IS_BLANK;
 8003fca:	6beb      	ldr	r3, [r5, #60]	; 0x3c
        const uint8_t zeros[32] = {0};
 8003fcc:	9408      	str	r4, [sp, #32]
        args->state_flags |= PA_SUCCESSFUL | PA_IS_BLANK;
 8003fce:	f043 0303 	orr.w	r3, r3, #3
 8003fd2:	63eb      	str	r3, [r5, #60]	; 0x3c
        const uint8_t zeros[32] = {0};
 8003fd4:	221c      	movs	r2, #28
 8003fd6:	4621      	mov	r1, r4
 8003fd8:	a809      	add	r0, sp, #36	; 0x24
 8003fda:	f009 fb2b 	bl	800d634 <memset>
        pin_cache_save(args, zeros);
 8003fde:	a908      	add	r1, sp, #32
 8003fe0:	4628      	mov	r0, r5
 8003fe2:	f7ff ff27 	bl	8003e34 <pin_cache_save>
    args->private_state = ((rng_sample() & ~1) | is_trick_pin) ^ rom_secrets->hash_cache_secret[0];
 8003fe6:	f7fe fb77 	bl	80026d8 <rng_sample>
 8003fea:	4b0b      	ldr	r3, [pc, #44]	; (8004018 <pin_setup_attempt+0xd8>)
 8003fec:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003ff0:	f020 0001 	bic.w	r0, r0, #1
        args->delay_achieved = 0;
 8003ff4:	e9c5 440b 	strd	r4, r4, [r5, #44]	; 0x2c
    args->private_state = ((rng_sample() & ~1) | is_trick_pin) ^ rom_secrets->hash_cache_secret[0];
 8003ff8:	4058      	eors	r0, r3
 8003ffa:	6428      	str	r0, [r5, #64]	; 0x40
    _hmac_attempt(args, args->hmac);
 8003ffc:	f105 0144 	add.w	r1, r5, #68	; 0x44
 8004000:	4628      	mov	r0, r5
 8004002:	f7ff fd5b 	bl	8003abc <_hmac_attempt>
}
 8004006:	e7c9      	b.n	8003f9c <pin_setup_attempt+0x5c>
        return EPIN_PRIMARY_ONLY;
 8004008:	f06f 0471 	mvn.w	r4, #113	; 0x71
 800400c:	e7c6      	b.n	8003f9c <pin_setup_attempt+0x5c>
        return EPIN_I_AM_BRICK;
 800400e:	f06f 0468 	mvn.w	r4, #104	; 0x68
 8004012:	e7c3      	b.n	8003f9c <pin_setup_attempt+0x5c>
 8004014:	2eaf6312 	.word	0x2eaf6312
 8004018:	0801c000 	.word	0x0801c000

0800401c <pin_delay>:
}
 800401c:	2000      	movs	r0, #0
 800401e:	4770      	bx	lr

08004020 <pin_login_attempt>:
//
// Do the PIN check, and return a value. Or fail.
//
    int
pin_login_attempt(pinAttempt_t *args)
{
 8004020:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    bool deltamode = false;
    char tmp_pin[32];

    int rv = _validate_attempt(args, false);
 8004024:	2100      	movs	r1, #0
{
 8004026:	b0c7      	sub	sp, #284	; 0x11c
 8004028:	4604      	mov	r4, r0
    int rv = _validate_attempt(args, false);
 800402a:	f7ff fd75 	bl	8003b18 <_validate_attempt>
    if(rv) return rv;
 800402e:	4605      	mov	r5, r0
 8004030:	2800      	cmp	r0, #0
 8004032:	d16e      	bne.n	8004112 <pin_login_attempt+0xf2>

    if(args->state_flags & PA_SUCCESSFUL) {
 8004034:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004036:	07d9      	lsls	r1, r3, #31
 8004038:	f100 80ba 	bmi.w	80041b0 <pin_login_attempt+0x190>
    }

    // Mk4: Check SE2 first to see if this is a "trick" pin.
    // - this call may have side-effects, like wiping keys, bricking, etc.
    trick_slot_t    slot;
    bool is_trick = se2_test_trick_pin(args->pin, args->pin_len, &slot, false);
 800403c:	f104 0808 	add.w	r8, r4, #8
 8004040:	4603      	mov	r3, r0
 8004042:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004044:	aa26      	add	r2, sp, #152	; 0x98
 8004046:	4640      	mov	r0, r8
 8004048:	f003 fece 	bl	8007de8 <se2_test_trick_pin>
    
    if(is_trick) {
 800404c:	4606      	mov	r6, r0
 800404e:	2800      	cmp	r0, #0
 8004050:	d042      	beq.n	80040d8 <pin_login_attempt+0xb8>
        // They gave a trick PIN. Implement it.

        // Mark as success
        args->state_flags = PA_SUCCESSFUL;
 8004052:	2301      	movs	r3, #1
 8004054:	63e3      	str	r3, [r4, #60]	; 0x3c
        args->num_fails = 0;
        args->attempts_left = MAX_TARGET_ATTEMPTS;
 8004056:	230d      	movs	r3, #13
        args->num_fails = 0;
 8004058:	6365      	str	r5, [r4, #52]	; 0x34
        args->attempts_left = MAX_TARGET_ATTEMPTS;
 800405a:	63a3      	str	r3, [r4, #56]	; 0x38

        if(check_all_zeros(slot.xdata, 32) || (slot.tc_flags & TC_WIPE)) {
 800405c:	2120      	movs	r1, #32
 800405e:	a828      	add	r0, sp, #160	; 0xa0
 8004060:	f7fe fb1a 	bl	8002698 <check_all_zeros>
 8004064:	b918      	cbnz	r0, 800406e <pin_login_attempt+0x4e>
 8004066:	f9bd 309c 	ldrsh.w	r3, [sp, #156]	; 0x9c
 800406a:	2b00      	cmp	r3, #0
 800406c:	da03      	bge.n	8004076 <pin_login_attempt+0x56>
            args->state_flags |= PA_ZERO_SECRET;
 800406e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004070:	f043 0310 	orr.w	r3, r3, #16
 8004074:	63e3      	str	r3, [r4, #60]	; 0x3c
    args->private_state = ((rng_sample() & ~1) | is_trick_pin) ^ rom_secrets->hash_cache_secret[0];
 8004076:	f7fe fb2f 	bl	80026d8 <rng_sample>
 800407a:	4b50      	ldr	r3, [pc, #320]	; (80041bc <pin_login_attempt+0x19c>)
 800407c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8004080:	f040 0001 	orr.w	r0, r0, #1
 8004084:	4058      	eors	r0, r3
    args->delay_required = (slot->tc_flags & ~TC_HIDDEN_MASK);
 8004086:	f8bd 309c 	ldrh.w	r3, [sp, #156]	; 0x9c
    args->private_state = ((rng_sample() & ~1) | is_trick_pin) ^ rom_secrets->hash_cache_secret[0];
 800408a:	6420      	str	r0, [r4, #64]	; 0x40
    args->delay_required = (slot->tc_flags & ~TC_HIDDEN_MASK);
 800408c:	f423 4278 	bic.w	r2, r3, #63488	; 0xf800
 8004090:	6322      	str	r2, [r4, #48]	; 0x30
    if(slot->tc_flags & TC_DELTA_MODE) {
 8004092:	055a      	lsls	r2, r3, #21
 8004094:	d530      	bpl.n	80040f8 <pin_login_attempt+0xd8>
        args->delay_achieved = 0;
 8004096:	2300      	movs	r3, #0
 8004098:	62e3      	str	r3, [r4, #44]	; 0x2c
    memcpy(tmp_pin, pin, pin_len);
 800409a:	6aa7      	ldr	r7, [r4, #40]	; 0x28
            // Thug gave wrong PIN, but we are going to let them 
            // past (by calculating correct PIN, up to 4 digits different),
            // and the mpy firmware can do tricky stuff to protect funds
            // even though the private key is known at that point.
            deltamode = true;
            apply_pin_delta(args->pin, args->pin_len, slot.tc_arg, tmp_pin);
 800409c:	f8bd 909e 	ldrh.w	r9, [sp, #158]	; 0x9e
    memcpy(tmp_pin, pin, pin_len);
 80040a0:	ab04      	add	r3, sp, #16
 80040a2:	463a      	mov	r2, r7
 80040a4:	4641      	mov	r1, r8
 80040a6:	4618      	mov	r0, r3
 80040a8:	f009 fa9c 	bl	800d5e4 <memcpy>
    tmp_pin[pin_len] = 0;
 80040ac:	2200      	movs	r2, #0
 80040ae:	55c2      	strb	r2, [r0, r7]
    char *p = &tmp_pin[pin_len-1];
 80040b0:	1e7a      	subs	r2, r7, #1
 80040b2:	4402      	add	r2, r0
 80040b4:	2104      	movs	r1, #4
        if(*p == '-') p--;
 80040b6:	7813      	ldrb	r3, [r2, #0]
 80040b8:	2b2d      	cmp	r3, #45	; 0x2d
 80040ba:	f009 030f 	and.w	r3, r9, #15
 80040be:	bf08      	it	eq
 80040c0:	f102 32ff 	addeq.w	r2, r2, #4294967295	; 0xffffffff
        if((here >= 0) && (here <= 9)) {
 80040c4:	2b09      	cmp	r3, #9
            *p = '0' + here; 
 80040c6:	bf9c      	itt	ls
 80040c8:	3330      	addls	r3, #48	; 0x30
 80040ca:	7013      	strbls	r3, [r2, #0]
    for(int i=0; i<4; i++, p--) {
 80040cc:	3901      	subs	r1, #1
        replacement >>= 4;
 80040ce:	ea4f 1919 	mov.w	r9, r9, lsr #4
    for(int i=0; i<4; i++, p--) {
 80040d2:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 80040d6:	d1ee      	bne.n	80040b6 <pin_login_attempt+0x96>
        return 0;
    }

real_login:
    // unlock the AE chip
    if(warmup_ae()) return EPIN_I_AM_BRICK;
 80040d8:	f7ff fd54 	bl	8003b84 <warmup_ae>
 80040dc:	2800      	cmp	r0, #0
 80040de:	d16a      	bne.n	80041b6 <pin_login_attempt+0x196>

    // hash up the pin now, assuming we'll use it on main PIN
    uint8_t     digest[32];
    rv = pin_hash_attempt(deltamode ? tmp_pin : args->pin, args->pin_len, digest);
 80040e0:	b10e      	cbz	r6, 80040e6 <pin_login_attempt+0xc6>
 80040e2:	f10d 0810 	add.w	r8, sp, #16
 80040e6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80040e8:	aa0c      	add	r2, sp, #48	; 0x30
 80040ea:	4640      	mov	r0, r8
 80040ec:	f7ff fe1e 	bl	8003d2c <pin_hash_attempt>
    if(rv) return EPIN_AE_FAIL;
 80040f0:	b198      	cbz	r0, 800411a <pin_login_attempt+0xfa>

        rv = ae_encrypted_read(KEYNUM_secret, KEYNUM_main_pin, digest, ts, AE_SECRET_LEN);
        if(rv) {
            ae_reset_chip();

            return EPIN_AE_FAIL;
 80040f2:	f06f 0569 	mvn.w	r5, #105	; 0x69
 80040f6:	e00c      	b.n	8004112 <pin_login_attempt+0xf2>
 80040f8:	a926      	add	r1, sp, #152	; 0x98
 80040fa:	4620      	mov	r0, r4
 80040fc:	f7ff fe44 	bl	8003d88 <set_is_trick.part.0>
        if(slot.tc_flags & TC_DELTA_MODE) {
 8004100:	f8bd 309c 	ldrh.w	r3, [sp, #156]	; 0x9c
 8004104:	055b      	lsls	r3, r3, #21
 8004106:	d4c8      	bmi.n	800409a <pin_login_attempt+0x7a>
    _hmac_attempt(args, args->hmac);
 8004108:	f104 0144 	add.w	r1, r4, #68	; 0x44
 800410c:	4620      	mov	r0, r4
 800410e:	f7ff fcd5 	bl	8003abc <_hmac_attempt>
    }

    _sign_attempt(args);

    return 0;
}
 8004112:	4628      	mov	r0, r5
 8004114:	b047      	add	sp, #284	; 0x11c
 8004116:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    ae_reset_chip();
 800411a:	f7fe fc47 	bl	80029ac <ae_reset_chip>
    ae_pair_unlock();
 800411e:	f7fe fe49 	bl	8002db4 <ae_pair_unlock>
    return (ae_checkmac_hard(KEYNUM_main_pin, digest) == 0);
 8004122:	a90c      	add	r1, sp, #48	; 0x30
 8004124:	2003      	movs	r0, #3
 8004126:	f7fe ffd3 	bl	80030d0 <ae_checkmac_hard>
    if(!is_main_pin(digest)) {
 800412a:	b130      	cbz	r0, 800413a <pin_login_attempt+0x11a>
        se2_handle_bad_pin(args->num_fails + 1);
 800412c:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800412e:	3001      	adds	r0, #1
 8004130:	f003 ff46 	bl	8007fc0 <se2_handle_bad_pin>
        return EPIN_AUTH_FAIL;
 8004134:	f06f 056f 	mvn.w	r5, #111	; 0x6f
 8004138:	e7eb      	b.n	8004112 <pin_login_attempt+0xf2>
    rv = updates_for_good_login(digest);
 800413a:	a80c      	add	r0, sp, #48	; 0x30
 800413c:	f7ff fda8 	bl	8003c90 <updates_for_good_login>
    if(rv) return EPIN_AE_FAIL;
 8004140:	4607      	mov	r7, r0
 8004142:	2800      	cmp	r0, #0
 8004144:	d1d5      	bne.n	80040f2 <pin_login_attempt+0xd2>
    pin_cache_save(args, digest);
 8004146:	a90c      	add	r1, sp, #48	; 0x30
 8004148:	4620      	mov	r0, r4
 800414a:	f7ff fe73 	bl	8003e34 <pin_cache_save>
    args->state_flags = PA_SUCCESSFUL;
 800414e:	2301      	movs	r3, #1
 8004150:	63e3      	str	r3, [r4, #60]	; 0x3c
    args->num_fails = 0;
 8004152:	6367      	str	r7, [r4, #52]	; 0x34
    args->attempts_left = MAX_TARGET_ATTEMPTS;
 8004154:	230d      	movs	r3, #13
        rv = ae_encrypted_read(KEYNUM_secret, KEYNUM_main_pin, digest, ts, AE_SECRET_LEN);
 8004156:	2748      	movs	r7, #72	; 0x48
    args->attempts_left = MAX_TARGET_ATTEMPTS;
 8004158:	63a3      	str	r3, [r4, #56]	; 0x38
        rv = ae_encrypted_read(KEYNUM_secret, KEYNUM_main_pin, digest, ts, AE_SECRET_LEN);
 800415a:	9700      	str	r7, [sp, #0]
 800415c:	ab14      	add	r3, sp, #80	; 0x50
 800415e:	aa0c      	add	r2, sp, #48	; 0x30
 8004160:	2103      	movs	r1, #3
 8004162:	2009      	movs	r0, #9
 8004164:	f7ff f896 	bl	8003294 <ae_encrypted_read>
        if(rv) {
 8004168:	b110      	cbz	r0, 8004170 <pin_login_attempt+0x150>
            ae_reset_chip();
 800416a:	f7fe fc1f 	bl	80029ac <ae_reset_chip>
 800416e:	e7c0      	b.n	80040f2 <pin_login_attempt+0xd2>
        ae_reset_chip();
 8004170:	f7fe fc1c 	bl	80029ac <ae_reset_chip>
        mcu_key_get(&mcu_key_valid);
 8004174:	f10d 000f 	add.w	r0, sp, #15
 8004178:	f7fe f950 	bl	800241c <mcu_key_get>
        if(check_all_zeros(ts, AE_SECRET_LEN) || !mcu_key_valid) {
 800417c:	4639      	mov	r1, r7
 800417e:	a814      	add	r0, sp, #80	; 0x50
 8004180:	f7fe fa8a 	bl	8002698 <check_all_zeros>
 8004184:	b910      	cbnz	r0, 800418c <pin_login_attempt+0x16c>
 8004186:	f89d 300f 	ldrb.w	r3, [sp, #15]
 800418a:	b91b      	cbnz	r3, 8004194 <pin_login_attempt+0x174>
            args->state_flags |= PA_ZERO_SECRET;
 800418c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800418e:	f043 0310 	orr.w	r3, r3, #16
 8004192:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(!deltamode) {
 8004194:	2e00      	cmp	r6, #0
 8004196:	d1b7      	bne.n	8004108 <pin_login_attempt+0xe8>
    args->private_state = ((rng_sample() & ~1) | is_trick_pin) ^ rom_secrets->hash_cache_secret[0];
 8004198:	f7fe fa9e 	bl	80026d8 <rng_sample>
 800419c:	4b07      	ldr	r3, [pc, #28]	; (80041bc <pin_login_attempt+0x19c>)
 800419e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80041a2:	f020 0001 	bic.w	r0, r0, #1
 80041a6:	4058      	eors	r0, r3
        args->delay_achieved = 0;
 80041a8:	e9c4 660b 	strd	r6, r6, [r4, #44]	; 0x2c
    args->private_state = ((rng_sample() & ~1) | is_trick_pin) ^ rom_secrets->hash_cache_secret[0];
 80041ac:	6420      	str	r0, [r4, #64]	; 0x40
        return;
 80041ae:	e7ab      	b.n	8004108 <pin_login_attempt+0xe8>
        return EPIN_WRONG_SUCCESS;
 80041b0:	f06f 056c 	mvn.w	r5, #108	; 0x6c
 80041b4:	e7ad      	b.n	8004112 <pin_login_attempt+0xf2>
    if(warmup_ae()) return EPIN_I_AM_BRICK;
 80041b6:	f06f 0568 	mvn.w	r5, #104	; 0x68
 80041ba:	e7aa      	b.n	8004112 <pin_login_attempt+0xf2>
 80041bc:	0801c000 	.word	0x0801c000

080041c0 <pin_check_logged_in>:
//
// Verify we know the main PIN, but don't do anything with it.
//
    int
pin_check_logged_in(const pinAttempt_t *args, bool *is_trick)
{
 80041c0:	b570      	push	{r4, r5, r6, lr}
 80041c2:	460e      	mov	r6, r1
 80041c4:	b088      	sub	sp, #32
    int rv = _validate_attempt(args, false);
 80041c6:	2100      	movs	r1, #0
{
 80041c8:	4605      	mov	r5, r0
    int rv = _validate_attempt(args, false);
 80041ca:	f7ff fca5 	bl	8003b18 <_validate_attempt>
    if(rv) return rv;
 80041ce:	4604      	mov	r4, r0
 80041d0:	b980      	cbnz	r0, 80041f4 <pin_check_logged_in+0x34>

    if((args->state_flags & PA_SUCCESSFUL) != PA_SUCCESSFUL) {
 80041d2:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80041d4:	07da      	lsls	r2, r3, #31
 80041d6:	d520      	bpl.n	800421a <pin_check_logged_in+0x5a>
    bool is_trick = ((args->private_state ^ rom_secrets->hash_cache_secret[0]) & 0x1);
 80041d8:	4b11      	ldr	r3, [pc, #68]	; (8004220 <pin_check_logged_in+0x60>)
 80041da:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80041dc:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80041e0:	4053      	eors	r3, r2
        // must come here with a successful PIN login (so it's rate limited nicely)
        return EPIN_WRONG_SUCCESS;
    }

    if(get_is_trick(args, NULL)) {
 80041e2:	07db      	lsls	r3, r3, #31
 80041e4:	d509      	bpl.n	80041fa <pin_check_logged_in+0x3a>
        // they used a trick pin to get this far. Amuse them more.
        *is_trick = true;
 80041e6:	2301      	movs	r3, #1
 80041e8:	7033      	strb	r3, [r6, #0]

        // should calibrate this, but smart money will just look at the bus
        delay_ms(10);
 80041ea:	200a      	movs	r0, #10
 80041ec:	f7ff fb86 	bl	80038fc <delay_ms>
        rng_delay();
 80041f0:	f7fe fac6 	bl	8002780 <rng_delay>
        int rv = ae_checkmac(KEYNUM_main_pin, auth_digest);
        if(rv) return EPIN_AUTH_FAIL;
    }

    return 0;
}
 80041f4:	4620      	mov	r0, r4
 80041f6:	b008      	add	sp, #32
 80041f8:	bd70      	pop	{r4, r5, r6, pc}
        pin_cache_restore(args, auth_digest);
 80041fa:	4669      	mov	r1, sp
        *is_trick = false;
 80041fc:	7030      	strb	r0, [r6, #0]
        pin_cache_restore(args, auth_digest);
 80041fe:	4628      	mov	r0, r5
 8004200:	f7ff fe50 	bl	8003ea4 <pin_cache_restore>
        ae_pair_unlock();
 8004204:	f7fe fdd6 	bl	8002db4 <ae_pair_unlock>
        int rv = ae_checkmac(KEYNUM_main_pin, auth_digest);
 8004208:	4669      	mov	r1, sp
 800420a:	2003      	movs	r0, #3
 800420c:	f7fe fd50 	bl	8002cb0 <ae_checkmac>
        if(rv) return EPIN_AUTH_FAIL;
 8004210:	1e04      	subs	r4, r0, #0
 8004212:	bf18      	it	ne
 8004214:	f06f 046f 	mvnne.w	r4, #111	; 0x6f
 8004218:	e7ec      	b.n	80041f4 <pin_check_logged_in+0x34>
        return EPIN_WRONG_SUCCESS;
 800421a:	f06f 046c 	mvn.w	r4, #108	; 0x6c
 800421e:	e7e9      	b.n	80041f4 <pin_check_logged_in+0x34>
 8004220:	0801c000 	.word	0x0801c000

08004224 <pin_change>:
//
// Change the PIN and/or the secret. (Must also know the previous value, or it must be blank)
//
    int
pin_change(pinAttempt_t *args)
{
 8004224:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    // Validate args and signature
    int rv = _validate_attempt(args, false);
 8004228:	2100      	movs	r1, #0
{
 800422a:	b0a4      	sub	sp, #144	; 0x90
 800422c:	4604      	mov	r4, r0
    int rv = _validate_attempt(args, false);
 800422e:	f7ff fc73 	bl	8003b18 <_validate_attempt>
    if(rv) return rv;
 8004232:	4605      	mov	r5, r0
 8004234:	2800      	cmp	r0, #0
 8004236:	f040 8094 	bne.w	8004362 <pin_change+0x13e>

    if((args->state_flags & PA_SUCCESSFUL) != PA_SUCCESSFUL) {
 800423a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800423c:	07d9      	lsls	r1, r3, #31
 800423e:	f140 809c 	bpl.w	800437a <pin_change+0x156>
        // must come here with a successful PIN login (so it's rate limited nicely)
        return EPIN_WRONG_SUCCESS;
    }

    if(args->state_flags & PA_IS_BLANK) {
 8004242:	079a      	lsls	r2, r3, #30
 8004244:	d502      	bpl.n	800424c <pin_change+0x28>
        // if blank, must provide blank value
        if(args->pin_len) return EPIN_RANGE_ERR;
 8004246:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004248:	2b00      	cmp	r3, #0
 800424a:	d158      	bne.n	80042fe <pin_change+0xda>
    }

    // Look at change flags.
    const uint32_t cf = args->change_flags;

    ASSERT(!args->is_secondary);
 800424c:	6863      	ldr	r3, [r4, #4]
    const uint32_t cf = args->change_flags;
 800424e:	f8d4 9064 	ldr.w	r9, [r4, #100]	; 0x64
    ASSERT(!args->is_secondary);
 8004252:	b113      	cbz	r3, 800425a <pin_change+0x36>
 8004254:	484c      	ldr	r0, [pc, #304]	; (8004388 <pin_change+0x164>)
 8004256:	f7fc fbf7 	bl	8000a48 <fatal_error>
    if(cf & CHANGE_SECONDARY_WALLET_PIN) {
        // obsolete secondary support, can't support.
        return EPIN_BAD_REQUEST;
    }
    if(cf & (CHANGE_DURESS_PIN | CHANGE_DURESS_SECRET | CHANGE_BRICKME_PIN)) {
 800425a:	f019 0f36 	tst.w	r9, #54	; 0x36
 800425e:	d10b      	bne.n	8004278 <pin_change+0x54>
        // we need some new API for trick PIN lookup/changes. 
        return EPIN_BAD_REQUEST;
    }
    if(!(cf & (CHANGE_WALLET_PIN | CHANGE_SECRET))) {
 8004260:	f019 0f09 	tst.w	r9, #9
 8004264:	d04b      	beq.n	80042fe <pin_change+0xda>
    bool is_trick = ((args->private_state ^ rom_secrets->hash_cache_secret[0]) & 0x1);
 8004266:	4b49      	ldr	r3, [pc, #292]	; (800438c <pin_change+0x168>)
 8004268:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800426a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800426e:	4053      	eors	r3, r2
    // If they authorized w/ a trick PIN, new policy is to wipe ourselves if
    // they try to change PIN code or the secret.
    //  - it's hard to fake them out here, and they may be onto us.
    //  - this protects the seed, but does end the game somewhat
    //  - all trick PINs will still be in effect, and looks like random reset
    if(get_is_trick(args, NULL)) {
 8004270:	07db      	lsls	r3, r3, #31
 8004272:	d504      	bpl.n	800427e <pin_change+0x5a>
        // User is a thug.. kill secret and reboot w/o any notice
        fast_wipe();
 8004274:	f7fe f9e4 	bl	8002640 <fast_wipe>
        return EPIN_BAD_REQUEST;
 8004278:	f06f 0567 	mvn.w	r5, #103	; 0x67
 800427c:	e071      	b.n	8004362 <pin_change+0x13e>
        // NOT-REACHED
        return EPIN_BAD_REQUEST;
    }

    // unlock the AE chip
    if(warmup_ae()) return EPIN_I_AM_BRICK;
 800427e:	f7ff fc81 	bl	8003b84 <warmup_ae>
 8004282:	4605      	mov	r5, r0
 8004284:	2800      	cmp	r0, #0
 8004286:	d17b      	bne.n	8004380 <pin_change+0x15c>
    // If they tricked us to get to this point, doesn't matter as
    // below SE1 validates it all again.

    // Restore cached version of PIN digest: fast
    uint8_t required_digest[32]; 
    pin_cache_restore(args, required_digest);
 8004288:	f10d 0808 	add.w	r8, sp, #8
 800428c:	4641      	mov	r1, r8
 800428e:	4620      	mov	r0, r4
 8004290:	f7ff fe08 	bl	8003ea4 <pin_cache_restore>

    // Calculate new PIN hashed value: will be slow to do
    if(cf & CHANGE_WALLET_PIN) {
 8004294:	f019 0f01 	tst.w	r9, #1
 8004298:	d021      	beq.n	80042de <pin_change+0xba>
        uint8_t new_digest[32]; 
        rv = pin_hash_attempt(args->new_pin, args->new_pin_len, new_digest);
 800429a:	f8d4 10ac 	ldr.w	r1, [r4, #172]	; 0xac
 800429e:	aa12      	add	r2, sp, #72	; 0x48
 80042a0:	f104 008c 	add.w	r0, r4, #140	; 0x8c
 80042a4:	f7ff fd42 	bl	8003d2c <pin_hash_attempt>
        if(rv) goto ae_fail;
 80042a8:	2800      	cmp	r0, #0
 80042aa:	d161      	bne.n	8004370 <pin_change+0x14c>

        if(ae_encrypted_write(KEYNUM_main_pin, KEYNUM_main_pin, required_digest, new_digest, 32)) {
 80042ac:	2320      	movs	r3, #32
 80042ae:	2103      	movs	r1, #3
 80042b0:	9300      	str	r3, [sp, #0]
 80042b2:	4642      	mov	r2, r8
 80042b4:	ab12      	add	r3, sp, #72	; 0x48
 80042b6:	4608      	mov	r0, r1
 80042b8:	f7ff f88c 	bl	80033d4 <ae_encrypted_write>
 80042bc:	2800      	cmp	r0, #0
 80042be:	d157      	bne.n	8004370 <pin_change+0x14c>
            goto ae_fail;
        }

        memcpy(required_digest, new_digest, 32);
 80042c0:	af12      	add	r7, sp, #72	; 0x48
 80042c2:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 80042c4:	4646      	mov	r6, r8
 80042c6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80042c8:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 80042cc:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}

        // main pin is changing; reset counter to zero (good login) and our cache
        pin_cache_save(args, new_digest);
 80042d0:	4620      	mov	r0, r4
 80042d2:	a912      	add	r1, sp, #72	; 0x48
 80042d4:	f7ff fdae 	bl	8003e34 <pin_cache_save>

        updates_for_good_login(new_digest);
 80042d8:	a812      	add	r0, sp, #72	; 0x48
 80042da:	f7ff fcd9 	bl	8003c90 <updates_for_good_login>
    }

    // Recording new secret.
    // Note the required_digest might have just changed above.
    if(cf & CHANGE_SECRET) {
 80042de:	f019 0f08 	tst.w	r9, #8
 80042e2:	d037      	beq.n	8004354 <pin_change+0x130>
    int which = (args->change_flags >> 8) & 0xf;
 80042e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80042e6:	121b      	asrs	r3, r3, #8
    switch(which) {
 80042e8:	f013 020c 	ands.w	r2, r3, #12
 80042ec:	d107      	bne.n	80042fe <pin_change+0xda>
 80042ee:	4928      	ldr	r1, [pc, #160]	; (8004390 <pin_change+0x16c>)
    int which = (args->change_flags >> 8) & 0xf;
 80042f0:	f003 030f 	and.w	r3, r3, #15
 80042f4:	f911 a003 	ldrsb.w	sl, [r1, r3]
        uint8_t     tmp[AE_SECRET_LEN];
        uint8_t     check[32];

        // what slot (key number) are updating? (probably: KEYNUM_secret)
        int         target_slot = keynum_for_secret(args);
        if(target_slot < 0) return EPIN_RANGE_ERR;
 80042f8:	f1ba 0f00 	cmp.w	sl, #0
 80042fc:	da02      	bge.n	8004304 <pin_change+0xe0>
        if(args->pin_len) return EPIN_RANGE_ERR;
 80042fe:	f06f 0566 	mvn.w	r5, #102	; 0x66
 8004302:	e02e      	b.n	8004362 <pin_change+0x13e>

        se2_encrypt_secret(args->secret, AE_SECRET_LEN, 0, tmp, check, required_digest);
 8004304:	f104 07b0 	add.w	r7, r4, #176	; 0xb0
 8004308:	ae0a      	add	r6, sp, #40	; 0x28
 800430a:	ab12      	add	r3, sp, #72	; 0x48
 800430c:	2148      	movs	r1, #72	; 0x48

        // write into two slots
        if(ae_encrypted_write(target_slot, KEYNUM_main_pin,
 800430e:	f04f 0948 	mov.w	r9, #72	; 0x48
        se2_encrypt_secret(args->secret, AE_SECRET_LEN, 0, tmp, check, required_digest);
 8004312:	f8cd 8004 	str.w	r8, [sp, #4]
 8004316:	9600      	str	r6, [sp, #0]
 8004318:	4638      	mov	r0, r7
 800431a:	f003 ff1d 	bl	8008158 <se2_encrypt_secret>
        if(ae_encrypted_write(target_slot, KEYNUM_main_pin,
 800431e:	2103      	movs	r1, #3
 8004320:	f8cd 9000 	str.w	r9, [sp]
 8004324:	eb0d 0309 	add.w	r3, sp, r9
 8004328:	4642      	mov	r2, r8
 800432a:	4650      	mov	r0, sl
 800432c:	f7ff f852 	bl	80033d4 <ae_encrypted_write>
 8004330:	4601      	mov	r1, r0
 8004332:	b9e8      	cbnz	r0, 8004370 <pin_change+0x14c>
                                        required_digest, tmp, AE_SECRET_LEN)){
            goto ae_fail;
        }
        if(ae_encrypted_write32(KEYNUM_check_secret, 0, KEYNUM_main_pin, required_digest, check)){
 8004334:	9600      	str	r6, [sp, #0]
 8004336:	4643      	mov	r3, r8
 8004338:	2203      	movs	r2, #3
 800433a:	200a      	movs	r0, #10
 800433c:	f7fe ffe4 	bl	8003308 <ae_encrypted_write32>
 8004340:	b9b0      	cbnz	r0, 8004370 <pin_change+0x14c>
            goto ae_fail;
        }

        // update the zero-secret flag to be correct.
        if(cf & CHANGE_SECRET) {
            if(check_all_zeros(args->secret, AE_SECRET_LEN)) {
 8004342:	4649      	mov	r1, r9
 8004344:	4638      	mov	r0, r7
 8004346:	f7fe f9a7 	bl	8002698 <check_all_zeros>
 800434a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800434c:	b168      	cbz	r0, 800436a <pin_change+0x146>
                args->state_flags |= PA_ZERO_SECRET;
 800434e:	f043 0310 	orr.w	r3, r3, #16
 8004352:	63e3      	str	r3, [r4, #60]	; 0x3c
                args->state_flags &= ~PA_ZERO_SECRET;
            }
        }
    }

    ae_reset_chip();
 8004354:	f7fe fb2a 	bl	80029ac <ae_reset_chip>
    _hmac_attempt(args, args->hmac);
 8004358:	f104 0144 	add.w	r1, r4, #68	; 0x44
 800435c:	4620      	mov	r0, r4
 800435e:	f7ff fbad 	bl	8003abc <_hmac_attempt>

ae_fail:
    ae_reset_chip();

    return EPIN_AE_FAIL;
}
 8004362:	4628      	mov	r0, r5
 8004364:	b024      	add	sp, #144	; 0x90
 8004366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
                args->state_flags &= ~PA_ZERO_SECRET;
 800436a:	f023 0310 	bic.w	r3, r3, #16
 800436e:	e7f0      	b.n	8004352 <pin_change+0x12e>
    ae_reset_chip();
 8004370:	f7fe fb1c 	bl	80029ac <ae_reset_chip>
    return EPIN_AE_FAIL;
 8004374:	f06f 0569 	mvn.w	r5, #105	; 0x69
 8004378:	e7f3      	b.n	8004362 <pin_change+0x13e>
        return EPIN_WRONG_SUCCESS;
 800437a:	f06f 056c 	mvn.w	r5, #108	; 0x6c
 800437e:	e7f0      	b.n	8004362 <pin_change+0x13e>
    if(warmup_ae()) return EPIN_I_AM_BRICK;
 8004380:	f06f 0568 	mvn.w	r5, #104	; 0x68
 8004384:	e7ed      	b.n	8004362 <pin_change+0x13e>
 8004386:	bf00      	nop
 8004388:	0800e3a0 	.word	0x0800e3a0
 800438c:	0801c000 	.word	0x0801c000
 8004390:	0800e6dc 	.word	0x0800e6dc

08004394 <pin_fetch_secret>:
// To encourage not keeping the secret in memory, a way to fetch it after you've already
// proven you know the PIN.
//
    int
pin_fetch_secret(pinAttempt_t *args)
{
 8004394:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    // Validate args and signature
    int rv = _validate_attempt(args, false);
 8004398:	2100      	movs	r1, #0
{
 800439a:	f5ad 7d38 	sub.w	sp, sp, #736	; 0x2e0
 800439e:	4604      	mov	r4, r0
    int rv = _validate_attempt(args, false);
 80043a0:	f7ff fbba 	bl	8003b18 <_validate_attempt>
    if(rv) return rv;
 80043a4:	4605      	mov	r5, r0
 80043a6:	2800      	cmp	r0, #0
 80043a8:	d13d      	bne.n	8004426 <pin_fetch_secret+0x92>

    if((args->state_flags & PA_SUCCESSFUL) != PA_SUCCESSFUL) {
 80043aa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80043ac:	07db      	lsls	r3, r3, #31
 80043ae:	f140 80cd 	bpl.w	800454c <pin_fetch_secret+0x1b8>
        // must come here with a successful PIN login (so it's rate limited nicely)
        return EPIN_WRONG_SUCCESS;
    }
    if(args->change_flags & CHANGE_DURESS_SECRET) {
 80043b2:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80043b4:	f015 0510 	ands.w	r5, r5, #16
 80043b8:	f040 80cb 	bne.w	8004552 <pin_fetch_secret+0x1be>

    // fetch the already-hashed pin
    // - no real need to re-prove PIN knowledge.
    // - if they tricked us, doesn't matter as below the SE validates it all again
    uint8_t     digest[32];
    pin_cache_restore(args, digest);
 80043bc:	f10d 081c 	add.w	r8, sp, #28
 80043c0:	4641      	mov	r1, r8
 80043c2:	4620      	mov	r0, r4
 80043c4:	f7ff fd6e 	bl	8003ea4 <pin_cache_restore>
    bool is_trick = ((args->private_state ^ rom_secrets->hash_cache_secret[0]) & 0x1);
 80043c8:	4b65      	ldr	r3, [pc, #404]	; (8004560 <pin_fetch_secret+0x1cc>)
 80043ca:	6c26      	ldr	r6, [r4, #64]	; 0x40
 80043cc:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80043d0:	4073      	eors	r3, r6
    if(!slot || !is_trick) return is_trick;
 80043d2:	07df      	lsls	r7, r3, #31
 80043d4:	d561      	bpl.n	800449a <pin_fetch_secret+0x106>
    memset(slot, 0, sizeof(trick_slot_t));
 80043d6:	2280      	movs	r2, #128	; 0x80
 80043d8:	4629      	mov	r1, r5
 80043da:	a817      	add	r0, sp, #92	; 0x5c
 80043dc:	f009 f92a 	bl	800d634 <memset>
    if(args->delay_required & TC_DELTA_MODE) {
 80043e0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80043e2:	0558      	lsls	r0, r3, #21
 80043e4:	d524      	bpl.n	8004430 <pin_fetch_secret+0x9c>
        slot->tc_flags = args->delay_required;
 80043e6:	f8ad 3060 	strh.w	r3, [sp, #96]	; 0x60
        slot->slot_num = -1;        // unknown
 80043ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80043ee:	9317      	str	r3, [sp, #92]	; 0x5c

    // determine if we should proceed under duress
    trick_slot_t slot;
    bool is_trick = get_is_trick(args, &slot);

    if(is_trick && !(slot.tc_flags & TC_DELTA_MODE)) {
 80043f0:	f8bd 6060 	ldrh.w	r6, [sp, #96]	; 0x60
 80043f4:	f416 6180 	ands.w	r1, r6, #1024	; 0x400
 80043f8:	d14f      	bne.n	800449a <pin_fetch_secret+0x106>
        // emulate a 24-word wallet, or xprv based wallet
        // see stash.py for encoding details
        memset(args->secret, 0, AE_SECRET_LEN);
 80043fa:	2248      	movs	r2, #72	; 0x48
 80043fc:	f104 00b0 	add.w	r0, r4, #176	; 0xb0
 8004400:	f009 f918 	bl	800d634 <memset>

        if(slot.tc_flags & TC_WORD_WALLET) {
 8004404:	04f1      	lsls	r1, r6, #19
 8004406:	d536      	bpl.n	8004476 <pin_fetch_secret+0xe2>
            args->secret[0] = 0x82;         // 24 word phrase
 8004408:	2382      	movs	r3, #130	; 0x82
 800440a:	f884 30b0 	strb.w	r3, [r4, #176]	; 0xb0
            memcpy(&args->secret[1], slot.xdata, 32);
 800440e:	aa19      	add	r2, sp, #100	; 0x64
 8004410:	34b1      	adds	r4, #177	; 0xb1
 8004412:	ae21      	add	r6, sp, #132	; 0x84
 8004414:	4613      	mov	r3, r2
 8004416:	cb03      	ldmia	r3!, {r0, r1}
 8004418:	42b3      	cmp	r3, r6
 800441a:	6020      	str	r0, [r4, #0]
 800441c:	6061      	str	r1, [r4, #4]
 800441e:	461a      	mov	r2, r3
 8004420:	f104 0408 	add.w	r4, r4, #8
 8004424:	d1f6      	bne.n	8004414 <pin_fetch_secret+0x80>
    ae_reset_chip();

    if(rv) return EPIN_AE_FAIL;

    return 0;
}
 8004426:	4628      	mov	r0, r5
 8004428:	f50d 7d38 	add.w	sp, sp, #736	; 0x2e0
 800442c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    memcpy(key+4, rom_secrets->hash_cache_secret+4, sizeof(rom_secrets->hash_cache_secret)-4);
 8004430:	4f4c      	ldr	r7, [pc, #304]	; (8004564 <pin_fetch_secret+0x1d0>)
    memcpy(key, &args->private_state, sizeof(args->private_state));
 8004432:	960f      	str	r6, [sp, #60]	; 0x3c
    memcpy(key+4, rom_secrets->hash_cache_secret+4, sizeof(rom_secrets->hash_cache_secret)-4);
 8004434:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8004436:	ae10      	add	r6, sp, #64	; 0x40
 8004438:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800443a:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 800443e:	e886 0007 	stmia.w	r6, {r0, r1, r2}
        aes_init(&ctx);
 8004442:	a837      	add	r0, sp, #220	; 0xdc
 8004444:	f003 ffec 	bl	8008420 <aes_init>
        aes_add(&ctx, args->cached_main_pin, 32);
 8004448:	2220      	movs	r2, #32
 800444a:	f104 01f8 	add.w	r1, r4, #248	; 0xf8
 800444e:	a837      	add	r0, sp, #220	; 0xdc
 8004450:	f003 ffec 	bl	800842c <aes_add>
        aes_done(&ctx, (uint8_t *)slot, 32, key, NULL);
 8004454:	a917      	add	r1, sp, #92	; 0x5c
 8004456:	9500      	str	r5, [sp, #0]
 8004458:	ab0f      	add	r3, sp, #60	; 0x3c
 800445a:	2220      	movs	r2, #32
 800445c:	a837      	add	r0, sp, #220	; 0xdc
 800445e:	f003 fffb 	bl	8008458 <aes_done>
        if(slot->tc_flags & (TC_WORD_WALLET|TC_XPRV_WALLET)) {
 8004462:	f8bd 1060 	ldrh.w	r1, [sp, #96]	; 0x60
 8004466:	f411 5fc0 	tst.w	r1, #6144	; 0x1800
 800446a:	d0c1      	beq.n	80043f0 <pin_fetch_secret+0x5c>
            se2_read_trick_data(slot->slot_num, slot->tc_flags, slot->xdata);
 800446c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800446e:	aa19      	add	r2, sp, #100	; 0x64
 8004470:	f003 fc80 	bl	8007d74 <se2_read_trick_data>
    if(is_trick && !(slot.tc_flags & TC_DELTA_MODE)) {
 8004474:	e7bc      	b.n	80043f0 <pin_fetch_secret+0x5c>
        } else if(slot.tc_flags & TC_XPRV_WALLET) {
 8004476:	0532      	lsls	r2, r6, #20
 8004478:	d5d5      	bpl.n	8004426 <pin_fetch_secret+0x92>
            args->secret[0] = 0x01;         // XPRV mode
 800447a:	2301      	movs	r3, #1
 800447c:	f884 30b0 	strb.w	r3, [r4, #176]	; 0xb0
            memcpy(&args->secret[1], slot.xdata, 64);
 8004480:	aa19      	add	r2, sp, #100	; 0x64
 8004482:	34b1      	adds	r4, #177	; 0xb1
 8004484:	ae29      	add	r6, sp, #164	; 0xa4
 8004486:	4613      	mov	r3, r2
 8004488:	cb03      	ldmia	r3!, {r0, r1}
 800448a:	42b3      	cmp	r3, r6
 800448c:	6020      	str	r0, [r4, #0]
 800448e:	6061      	str	r1, [r4, #4]
 8004490:	461a      	mov	r2, r3
 8004492:	f104 0408 	add.w	r4, r4, #8
 8004496:	d1f6      	bne.n	8004486 <pin_fetch_secret+0xf2>
 8004498:	e7c5      	b.n	8004426 <pin_fetch_secret+0x92>
    int which = (args->change_flags >> 8) & 0xf;
 800449a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800449c:	121b      	asrs	r3, r3, #8
    switch(which) {
 800449e:	f013 0f0c 	tst.w	r3, #12
 80044a2:	d159      	bne.n	8004558 <pin_fetch_secret+0x1c4>
 80044a4:	4a30      	ldr	r2, [pc, #192]	; (8004568 <pin_fetch_secret+0x1d4>)
    int which = (args->change_flags >> 8) & 0xf;
 80044a6:	f003 030f 	and.w	r3, r3, #15
 80044aa:	f912 9003 	ldrsb.w	r9, [r2, r3]
    if(kn < 0) return EPIN_RANGE_ERR;
 80044ae:	f1b9 0f00 	cmp.w	r9, #0
 80044b2:	db51      	blt.n	8004558 <pin_fetch_secret+0x1c4>
 80044b4:	2703      	movs	r7, #3
        rv = ae_encrypted_read(kn, KEYNUM_main_pin, digest, tmp, AE_SECRET_LEN);
 80044b6:	f04f 0a48 	mov.w	sl, #72	; 0x48
 80044ba:	2103      	movs	r1, #3
 80044bc:	f8cd a000 	str.w	sl, [sp]
 80044c0:	ab37      	add	r3, sp, #220	; 0xdc
 80044c2:	4642      	mov	r2, r8
 80044c4:	4648      	mov	r0, r9
 80044c6:	f7fe fee5 	bl	8003294 <ae_encrypted_read>
        if(rv) continue;
 80044ca:	4601      	mov	r1, r0
 80044cc:	b130      	cbz	r0, 80044dc <pin_fetch_secret+0x148>
    for(int retry=0; retry<3; retry++) {
 80044ce:	3f01      	subs	r7, #1
 80044d0:	d1f3      	bne.n	80044ba <pin_fetch_secret+0x126>
    ae_reset_chip();
 80044d2:	f7fe fa6b 	bl	80029ac <ae_reset_chip>
    if(rv) return EPIN_AE_FAIL;
 80044d6:	f06f 0569 	mvn.w	r5, #105	; 0x69
 80044da:	e7a4      	b.n	8004426 <pin_fetch_secret+0x92>
        rv = ae_encrypted_read32(KEYNUM_check_secret, 0, KEYNUM_main_pin, digest, check);
 80044dc:	ae0f      	add	r6, sp, #60	; 0x3c
 80044de:	9600      	str	r6, [sp, #0]
 80044e0:	4643      	mov	r3, r8
 80044e2:	2203      	movs	r2, #3
 80044e4:	200a      	movs	r0, #10
 80044e6:	f7fe feaa 	bl	800323e <ae_encrypted_read32>
        if(rv) continue;
 80044ea:	4605      	mov	r5, r0
 80044ec:	2800      	cmp	r0, #0
 80044ee:	d1ee      	bne.n	80044ce <pin_fetch_secret+0x13a>
    se2_decrypt_secret(args->secret, AE_SECRET_LEN, 0, tmp, check, digest, &is_valid);
 80044f0:	f10d 071b 	add.w	r7, sp, #27
 80044f4:	f104 00b0 	add.w	r0, r4, #176	; 0xb0
 80044f8:	ab37      	add	r3, sp, #220	; 0xdc
 80044fa:	e9cd 8701 	strd	r8, r7, [sp, #4]
 80044fe:	9600      	str	r6, [sp, #0]
 8004500:	462a      	mov	r2, r5
 8004502:	2148      	movs	r1, #72	; 0x48
 8004504:	9005      	str	r0, [sp, #20]
 8004506:	f003 fe7d 	bl	8008204 <se2_decrypt_secret>
    if(!is_valid) {
 800450a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800450e:	9805      	ldr	r0, [sp, #20]
 8004510:	b993      	cbnz	r3, 8004538 <pin_fetch_secret+0x1a4>
        memset(args->secret, 0, AE_SECRET_LEN);
 8004512:	2248      	movs	r2, #72	; 0x48
 8004514:	4629      	mov	r1, r5
 8004516:	f009 f88d 	bl	800d634 <memset>
        if(!(args->state_flags & PA_ZERO_SECRET)) {
 800451a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800451c:	06db      	lsls	r3, r3, #27
 800451e:	d408      	bmi.n	8004532 <pin_fetch_secret+0x19e>
            args->state_flags |= PA_ZERO_SECRET;
 8004520:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004522:	f043 0310 	orr.w	r3, r3, #16
 8004526:	63e3      	str	r3, [r4, #60]	; 0x3c
    _hmac_attempt(args, args->hmac);
 8004528:	f104 0144 	add.w	r1, r4, #68	; 0x44
 800452c:	4620      	mov	r0, r4
 800452e:	f7ff fac5 	bl	8003abc <_hmac_attempt>
    ae_reset_chip();
 8004532:	f7fe fa3b 	bl	80029ac <ae_reset_chip>
    if(rv) return EPIN_AE_FAIL;
 8004536:	e776      	b.n	8004426 <pin_fetch_secret+0x92>
        if(!args->secret[0] && check_all_zeros(args->secret, AE_SECRET_LEN)) {
 8004538:	f894 30b0 	ldrb.w	r3, [r4, #176]	; 0xb0
 800453c:	2b00      	cmp	r3, #0
 800453e:	d1f8      	bne.n	8004532 <pin_fetch_secret+0x19e>
 8004540:	2148      	movs	r1, #72	; 0x48
 8004542:	f7fe f8a9 	bl	8002698 <check_all_zeros>
 8004546:	2800      	cmp	r0, #0
 8004548:	d0f3      	beq.n	8004532 <pin_fetch_secret+0x19e>
 800454a:	e7e9      	b.n	8004520 <pin_fetch_secret+0x18c>
        return EPIN_WRONG_SUCCESS;
 800454c:	f06f 056c 	mvn.w	r5, #108	; 0x6c
 8004550:	e769      	b.n	8004426 <pin_fetch_secret+0x92>
        return EPIN_BAD_REQUEST;
 8004552:	f06f 0567 	mvn.w	r5, #103	; 0x67
 8004556:	e766      	b.n	8004426 <pin_fetch_secret+0x92>
    if(kn < 0) return EPIN_RANGE_ERR;
 8004558:	f06f 0566 	mvn.w	r5, #102	; 0x66
 800455c:	e763      	b.n	8004426 <pin_fetch_secret+0x92>
 800455e:	bf00      	nop
 8004560:	0801c000 	.word	0x0801c000
 8004564:	0801c074 	.word	0x0801c074
 8004568:	0800e6dc 	.word	0x0800e6dc

0800456c <pin_long_secret>:
// - new API so whole thing provided in one shot? encryption issues: provide
//   "dest" and all 416 bytes end up there (read case only).
//
    int
pin_long_secret(pinAttempt_t *args, uint8_t *dest)
{
 800456c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004570:	460f      	mov	r7, r1
 8004572:	b099      	sub	sp, #100	; 0x64
    // Validate args and signature
    int rv = _validate_attempt(args, false);
 8004574:	2100      	movs	r1, #0
{
 8004576:	4606      	mov	r6, r0
    int rv = _validate_attempt(args, false);
 8004578:	f7ff face 	bl	8003b18 <_validate_attempt>
    if(rv) return rv;
 800457c:	4604      	mov	r4, r0
 800457e:	b9b8      	cbnz	r0, 80045b0 <pin_long_secret+0x44>

    if((args->state_flags & PA_SUCCESSFUL) != PA_SUCCESSFUL) {
 8004580:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
 8004582:	07da      	lsls	r2, r3, #31
 8004584:	f140 80a5 	bpl.w	80046d2 <pin_long_secret+0x166>
    bool is_trick = ((args->private_state ^ rom_secrets->hash_cache_secret[0]) & 0x1);
 8004588:	4b55      	ldr	r3, [pc, #340]	; (80046e0 <pin_long_secret+0x174>)
 800458a:	6c32      	ldr	r2, [r6, #64]	; 0x40
 800458c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8004590:	4053      	eors	r3, r2
    }

    // determine if we should proceed under duress/in some trick way
    bool is_trick = get_is_trick(args, NULL);

    if(is_trick) {
 8004592:	07db      	lsls	r3, r3, #31
 8004594:	d510      	bpl.n	80045b8 <pin_long_secret+0x4c>
        // Not supported in trick mode. Pretend it's all zeros. Accept all writes.
        memset(args->secret, 0, 32);
 8004596:	4601      	mov	r1, r0
 8004598:	2220      	movs	r2, #32
 800459a:	f106 00b0 	add.w	r0, r6, #176	; 0xb0
 800459e:	f009 f849 	bl	800d634 <memset>
        if(dest) memset(dest, 0, AE_LONG_SECRET_LEN);
 80045a2:	b12f      	cbz	r7, 80045b0 <pin_long_secret+0x44>
 80045a4:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 80045a8:	4621      	mov	r1, r4
 80045aa:	4638      	mov	r0, r7
 80045ac:	f009 f842 	bl	800d634 <memset>

se2_fail:
    ae_reset_chip();

    return EPIN_SE2_FAIL;
}
 80045b0:	4620      	mov	r0, r4
 80045b2:	b019      	add	sp, #100	; 0x64
 80045b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    int blk = (args->change_flags >> 8) & 0xf;
 80045b8:	6e73      	ldr	r3, [r6, #100]	; 0x64
 80045ba:	f3c3 2803 	ubfx	r8, r3, #8, #4
    if(blk > 13) return EPIN_RANGE_ERR;
 80045be:	f1b8 0f0d 	cmp.w	r8, #13
 80045c2:	f300 8089 	bgt.w	80046d8 <pin_long_secret+0x16c>
    pin_cache_restore(args, digest);
 80045c6:	a908      	add	r1, sp, #32
 80045c8:	4630      	mov	r0, r6
 80045ca:	f7ff fc6b 	bl	8003ea4 <pin_cache_restore>
    if(!(args->change_flags & CHANGE_SECRET)) {
 80045ce:	6e71      	ldr	r1, [r6, #100]	; 0x64
 80045d0:	f011 0908 	ands.w	r9, r1, #8
 80045d4:	d156      	bne.n	8004684 <pin_long_secret+0x118>
        if(!dest) {
 80045d6:	bb27      	cbnz	r7, 8004622 <pin_long_secret+0xb6>
            rv = ae_encrypted_read32(KEYNUM_long_secret, blk, KEYNUM_main_pin, digest, tmp);
 80045d8:	af10      	add	r7, sp, #64	; 0x40
 80045da:	9700      	str	r7, [sp, #0]
 80045dc:	ab08      	add	r3, sp, #32
 80045de:	2203      	movs	r2, #3
 80045e0:	4641      	mov	r1, r8
 80045e2:	2008      	movs	r0, #8
 80045e4:	f7fe fe2b 	bl	800323e <ae_encrypted_read32>
            if(rv) goto fail;
 80045e8:	4605      	mov	r5, r0
 80045ea:	2800      	cmp	r0, #0
 80045ec:	d16a      	bne.n	80046c4 <pin_long_secret+0x158>
            se2_decrypt_secret(args->secret, 32, blk*32, tmp, NULL, digest, &is_valid);
 80045ee:	f10d 031f 	add.w	r3, sp, #31
 80045f2:	9302      	str	r3, [sp, #8]
 80045f4:	ab08      	add	r3, sp, #32
 80045f6:	f106 00b0 	add.w	r0, r6, #176	; 0xb0
 80045fa:	e9cd 4300 	strd	r4, r3, [sp]
 80045fe:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8004602:	463b      	mov	r3, r7
 8004604:	2120      	movs	r1, #32
 8004606:	9005      	str	r0, [sp, #20]
 8004608:	f003 fdfc 	bl	8008204 <se2_decrypt_secret>
            if(!is_valid) {
 800460c:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8004610:	9805      	ldr	r0, [sp, #20]
 8004612:	b91b      	cbnz	r3, 800461c <pin_long_secret+0xb0>
                memset(args->secret, 0, 32);
 8004614:	2220      	movs	r2, #32
 8004616:	4621      	mov	r1, r4
                memset(dest, 0, AE_LONG_SECRET_LEN);
 8004618:	f009 f80c 	bl	800d634 <memset>
    ae_reset_chip();
 800461c:	f7fe f9c6 	bl	80029ac <ae_reset_chip>
    if(rv) return EPIN_AE_FAIL;
 8004620:	e7c6      	b.n	80045b0 <pin_long_secret+0x44>
 8004622:	463e      	mov	r6, r7
                rv = ae_encrypted_read32(KEYNUM_long_secret, blk, KEYNUM_main_pin, digest, p);
 8004624:	9600      	str	r6, [sp, #0]
 8004626:	ab08      	add	r3, sp, #32
 8004628:	2203      	movs	r2, #3
 800462a:	4649      	mov	r1, r9
 800462c:	2008      	movs	r0, #8
 800462e:	f7fe fe06 	bl	800323e <ae_encrypted_read32>
                if(rv) goto fail;
 8004632:	4605      	mov	r5, r0
 8004634:	2800      	cmp	r0, #0
 8004636:	d145      	bne.n	80046c4 <pin_long_secret+0x158>
            for(blk=0; blk<13; blk++, p += 32) {
 8004638:	f109 0901 	add.w	r9, r9, #1
 800463c:	f1b9 0f0d 	cmp.w	r9, #13
 8004640:	f106 0620 	add.w	r6, r6, #32
 8004644:	d1ee      	bne.n	8004624 <pin_long_secret+0xb8>
            ASSERT(p == dest+AE_LONG_SECRET_LEN);
 8004646:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 800464a:	429e      	cmp	r6, r3
 800464c:	d002      	beq.n	8004654 <pin_long_secret+0xe8>
 800464e:	4825      	ldr	r0, [pc, #148]	; (80046e4 <pin_long_secret+0x178>)
 8004650:	f7fc f9fa 	bl	8000a48 <fatal_error>
            se2_decrypt_secret(dest, AE_LONG_SECRET_LEN, 0, dest, NULL, digest, &is_valid);
 8004654:	ab10      	add	r3, sp, #64	; 0x40
 8004656:	9302      	str	r3, [sp, #8]
 8004658:	ab08      	add	r3, sp, #32
 800465a:	e9cd 0300 	strd	r0, r3, [sp]
 800465e:	4602      	mov	r2, r0
 8004660:	463b      	mov	r3, r7
 8004662:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 8004666:	4638      	mov	r0, r7
 8004668:	f003 fdcc 	bl	8008204 <se2_decrypt_secret>
            if(!is_valid) {
 800466c:	f89d 4040 	ldrb.w	r4, [sp, #64]	; 0x40
 8004670:	b924      	cbnz	r4, 800467c <pin_long_secret+0x110>
                memset(dest, 0, AE_LONG_SECRET_LEN);
 8004672:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 8004676:	4621      	mov	r1, r4
 8004678:	4638      	mov	r0, r7
 800467a:	e7cd      	b.n	8004618 <pin_long_secret+0xac>
    ae_reset_chip();
 800467c:	f7fe f996 	bl	80029ac <ae_reset_chip>
    return 0;
 8004680:	462c      	mov	r4, r5
 8004682:	e795      	b.n	80045b0 <pin_long_secret+0x44>
        uint8_t tmp[32] = {0};
 8004684:	221c      	movs	r2, #28
 8004686:	4621      	mov	r1, r4
 8004688:	a811      	add	r0, sp, #68	; 0x44
 800468a:	9410      	str	r4, [sp, #64]	; 0x40
        if(se2_encrypt_secret(args->secret, 32, blk*32, tmp, NULL, digest)) {
 800468c:	ad10      	add	r5, sp, #64	; 0x40
        uint8_t tmp[32] = {0};
 800468e:	f008 ffd1 	bl	800d634 <memset>
        if(se2_encrypt_secret(args->secret, 32, blk*32, tmp, NULL, digest)) {
 8004692:	ab08      	add	r3, sp, #32
 8004694:	e9cd 4300 	strd	r4, r3, [sp]
 8004698:	ea4f 1248 	mov.w	r2, r8, lsl #5
 800469c:	462b      	mov	r3, r5
 800469e:	2120      	movs	r1, #32
 80046a0:	f106 00b0 	add.w	r0, r6, #176	; 0xb0
 80046a4:	f003 fd58 	bl	8008158 <se2_encrypt_secret>
 80046a8:	b120      	cbz	r0, 80046b4 <pin_long_secret+0x148>
    ae_reset_chip();
 80046aa:	f7fe f97f 	bl	80029ac <ae_reset_chip>
    return EPIN_SE2_FAIL;
 80046ae:	f06f 0472 	mvn.w	r4, #114	; 0x72
 80046b2:	e77d      	b.n	80045b0 <pin_long_secret+0x44>
        rv = ae_encrypted_write32(KEYNUM_long_secret, blk, KEYNUM_main_pin, digest, tmp);
 80046b4:	9500      	str	r5, [sp, #0]
 80046b6:	ab08      	add	r3, sp, #32
 80046b8:	2203      	movs	r2, #3
 80046ba:	4641      	mov	r1, r8
 80046bc:	2008      	movs	r0, #8
 80046be:	f7fe fe23 	bl	8003308 <ae_encrypted_write32>
 80046c2:	4605      	mov	r5, r0
    ae_reset_chip();
 80046c4:	f7fe f972 	bl	80029ac <ae_reset_chip>
    if(rv) return EPIN_AE_FAIL;
 80046c8:	2d00      	cmp	r5, #0
 80046ca:	bf18      	it	ne
 80046cc:	f06f 0469 	mvnne.w	r4, #105	; 0x69
 80046d0:	e76e      	b.n	80045b0 <pin_long_secret+0x44>
        return EPIN_WRONG_SUCCESS;
 80046d2:	f06f 046c 	mvn.w	r4, #108	; 0x6c
 80046d6:	e76b      	b.n	80045b0 <pin_long_secret+0x44>
    if(blk > 13) return EPIN_RANGE_ERR;
 80046d8:	f06f 0466 	mvn.w	r4, #102	; 0x66
 80046dc:	e768      	b.n	80045b0 <pin_long_secret+0x44>
 80046de:	bf00      	nop
 80046e0:	0801c000 	.word	0x0801c000
 80046e4:	0800e3a0 	.word	0x0800e3a0

080046e8 <pin_firmware_greenlight>:
//
// Record current flash checksum and make green light go on.
//
    int
pin_firmware_greenlight(pinAttempt_t *args)
{
 80046e8:	b530      	push	{r4, r5, lr}
    // Validate args and signature
    int rv = _validate_attempt(args, false);
 80046ea:	2100      	movs	r1, #0
{
 80046ec:	b09b      	sub	sp, #108	; 0x6c
 80046ee:	4604      	mov	r4, r0
    int rv = _validate_attempt(args, false);
 80046f0:	f7ff fa12 	bl	8003b18 <_validate_attempt>
    if(rv) return rv;
 80046f4:	bb20      	cbnz	r0, 8004740 <pin_firmware_greenlight+0x58>

    if((args->state_flags & PA_SUCCESSFUL) != PA_SUCCESSFUL) {
 80046f6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80046f8:	07da      	lsls	r2, r3, #31
 80046fa:	d529      	bpl.n	8004750 <pin_firmware_greenlight+0x68>
        // must come here with a successful PIN login (so it's rate limited nicely)
        return EPIN_WRONG_SUCCESS;
    }

    if(args->is_secondary) {
 80046fc:	6865      	ldr	r5, [r4, #4]
 80046fe:	bb55      	cbnz	r5, 8004756 <pin_firmware_greenlight+0x6e>
        return EPIN_PRIMARY_ONLY;
    }

    // load existing PIN's hash
    uint8_t     digest[32];
    pin_cache_restore(args, digest);
 8004700:	a902      	add	r1, sp, #8
 8004702:	4620      	mov	r0, r4
 8004704:	f7ff fbce 	bl	8003ea4 <pin_cache_restore>

    // step 1: calc the value to use
    uint8_t fw_check[32], world_check[32];
    checksum_flash(fw_check, world_check, 0);
 8004708:	462a      	mov	r2, r5
 800470a:	a912      	add	r1, sp, #72	; 0x48
 800470c:	a80a      	add	r0, sp, #40	; 0x28
 800470e:	f7fd f995 	bl	8001a3c <checksum_flash>

    // step 2: write it out to chip.
    if(warmup_ae()) return EPIN_I_AM_BRICK;
 8004712:	f7ff fa37 	bl	8003b84 <warmup_ae>
 8004716:	bb08      	cbnz	r0, 800475c <pin_firmware_greenlight+0x74>
    bool is_trick = ((args->private_state ^ rom_secrets->hash_cache_secret[0]) & 0x1);
 8004718:	4b12      	ldr	r3, [pc, #72]	; (8004764 <pin_firmware_greenlight+0x7c>)
 800471a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800471c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8004720:	4053      	eors	r3, r2

    // under duress, we can't fake this, but we go through the motions anyway
    if(!get_is_trick(args, NULL)) {
 8004722:	07db      	lsls	r3, r3, #31
 8004724:	d40e      	bmi.n	8004744 <pin_firmware_greenlight+0x5c>
        rv = ae_encrypted_write(KEYNUM_firmware, KEYNUM_main_pin, digest, world_check, 32);
 8004726:	2320      	movs	r3, #32
 8004728:	9300      	str	r3, [sp, #0]
 800472a:	aa02      	add	r2, sp, #8
 800472c:	ab12      	add	r3, sp, #72	; 0x48
 800472e:	2103      	movs	r1, #3
 8004730:	200e      	movs	r0, #14
 8004732:	f7fe fe4f 	bl	80033d4 <ae_encrypted_write>

        if(rv) {
 8004736:	b128      	cbz	r0, 8004744 <pin_firmware_greenlight+0x5c>
            ae_reset_chip();
 8004738:	f7fe f938 	bl	80029ac <ae_reset_chip>

            return EPIN_AE_FAIL;
 800473c:	f06f 0069 	mvn.w	r0, #105	; 0x69

        return EPIN_AE_FAIL;
    }

    return 0;
}
 8004740:	b01b      	add	sp, #108	; 0x6c
 8004742:	bd30      	pop	{r4, r5, pc}
    rv = ae_set_gpio_secure(world_check);
 8004744:	a812      	add	r0, sp, #72	; 0x48
 8004746:	f7fe fed7 	bl	80034f8 <ae_set_gpio_secure>
    if(rv) {
 800474a:	2800      	cmp	r0, #0
 800474c:	d0f8      	beq.n	8004740 <pin_firmware_greenlight+0x58>
 800474e:	e7f3      	b.n	8004738 <pin_firmware_greenlight+0x50>
        return EPIN_WRONG_SUCCESS;
 8004750:	f06f 006c 	mvn.w	r0, #108	; 0x6c
 8004754:	e7f4      	b.n	8004740 <pin_firmware_greenlight+0x58>
        return EPIN_PRIMARY_ONLY;
 8004756:	f06f 0071 	mvn.w	r0, #113	; 0x71
 800475a:	e7f1      	b.n	8004740 <pin_firmware_greenlight+0x58>
    if(warmup_ae()) return EPIN_I_AM_BRICK;
 800475c:	f06f 0068 	mvn.w	r0, #104	; 0x68
 8004760:	e7ee      	b.n	8004740 <pin_firmware_greenlight+0x58>
 8004762:	bf00      	nop
 8004764:	0801c000 	.word	0x0801c000

08004768 <pin_firmware_upgrade>:
// Update the system firmware via file in PSRAM. Arrange for 
// light to stay green through out process.
//
    int
pin_firmware_upgrade(pinAttempt_t *args)
{
 8004768:	b570      	push	{r4, r5, r6, lr}
    // Validate args and signature
    int rv = _validate_attempt(args, false);
 800476a:	2100      	movs	r1, #0
{
 800476c:	b092      	sub	sp, #72	; 0x48
 800476e:	4604      	mov	r4, r0
    int rv = _validate_attempt(args, false);
 8004770:	f7ff f9d2 	bl	8003b18 <_validate_attempt>
    if(rv) return rv;
 8004774:	2800      	cmp	r0, #0
 8004776:	d14e      	bne.n	8004816 <pin_firmware_upgrade+0xae>

    if((args->state_flags & PA_SUCCESSFUL) != PA_SUCCESSFUL) {
 8004778:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800477a:	07da      	lsls	r2, r3, #31
 800477c:	d54d      	bpl.n	800481a <pin_firmware_upgrade+0xb2>
        // must come here with a successful PIN login
        return EPIN_WRONG_SUCCESS;
    }

    if(args->change_flags != CHANGE_FIRMWARE) {
 800477e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004780:	2b40      	cmp	r3, #64	; 0x40
 8004782:	d11c      	bne.n	80047be <pin_firmware_upgrade+0x56>
    }

    // expecting start/length relative to psram start
    uint32_t *about = (uint32_t *)args->secret;
    uint32_t start = about[0];
    uint32_t len = about[1];
 8004784:	e9d4 562c 	ldrd	r5, r6, [r4, #176]	; 0xb0

    if(len < 32768) return EPIN_RANGE_ERR;
 8004788:	f5a6 4300 	sub.w	r3, r6, #32768	; 0x8000
 800478c:	f5b3 1ffc 	cmp.w	r3, #2064384	; 0x1f8000
 8004790:	d846      	bhi.n	8004820 <pin_firmware_upgrade+0xb8>
    if(len > 2<<20) return EPIN_RANGE_ERR;
    if(start+len > PSRAM_SIZE) return EPIN_RANGE_ERR;
 8004792:	19ab      	adds	r3, r5, r6
 8004794:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004798:	d842      	bhi.n	8004820 <pin_firmware_upgrade+0xb8>

    const uint8_t *data = (const uint8_t *)PSRAM_BASE+start;
 800479a:	f105 4510 	add.w	r5, r5, #2415919104	; 0x90000000

    // verify a firmware image that's in RAM, and calc its digest
    // - also applies watermark policy, etc
    uint8_t world_check[32];
    bool ok = verify_firmware_in_ram(data, len, world_check);
 800479e:	aa02      	add	r2, sp, #8
 80047a0:	4631      	mov	r1, r6
 80047a2:	4628      	mov	r0, r5
 80047a4:	f7fd fa58 	bl	8001c58 <verify_firmware_in_ram>
    if(!ok) {
 80047a8:	2800      	cmp	r0, #0
 80047aa:	d03c      	beq.n	8004826 <pin_firmware_upgrade+0xbe>
    bool is_trick = ((args->private_state ^ rom_secrets->hash_cache_secret[0]) & 0x1);
 80047ac:	4b21      	ldr	r3, [pc, #132]	; (8004834 <pin_firmware_upgrade+0xcc>)
 80047ae:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80047b0:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80047b4:	4053      	eors	r3, r2
        return EPIN_AUTH_FAIL;
    }

    // under duress, we can't fake this, so kill ourselves.
    if(get_is_trick(args, NULL)) {
 80047b6:	07db      	lsls	r3, r3, #31
 80047b8:	d504      	bpl.n	80047c4 <pin_firmware_upgrade+0x5c>
        // User is a thug.. kill secret and reboot w/o any notice
        fast_wipe();
 80047ba:	f7fd ff41 	bl	8002640 <fast_wipe>
        return EPIN_BAD_REQUEST;
 80047be:	f06f 0067 	mvn.w	r0, #103	; 0x67
 80047c2:	e028      	b.n	8004816 <pin_firmware_upgrade+0xae>
        return EPIN_BAD_REQUEST;
    }

    // load existing PIN's hash
    uint8_t     digest[32];
    pin_cache_restore(args, digest);
 80047c4:	a90a      	add	r1, sp, #40	; 0x28
 80047c6:	4620      	mov	r0, r4
 80047c8:	f7ff fb6c 	bl	8003ea4 <pin_cache_restore>

    // step 1: calc the value to use, see above
    if(warmup_ae()) return EPIN_I_AM_BRICK;
 80047cc:	f7ff f9da 	bl	8003b84 <warmup_ae>
 80047d0:	bb60      	cbnz	r0, 800482c <pin_firmware_upgrade+0xc4>

    // step 2: write it out to chip.
    rv = ae_encrypted_write(KEYNUM_firmware, KEYNUM_main_pin, digest, world_check, 32);
 80047d2:	2320      	movs	r3, #32
 80047d4:	9300      	str	r3, [sp, #0]
 80047d6:	aa0a      	add	r2, sp, #40	; 0x28
 80047d8:	ab02      	add	r3, sp, #8
 80047da:	2103      	movs	r1, #3
 80047dc:	200e      	movs	r0, #14
 80047de:	f7fe fdf9 	bl	80033d4 <ae_encrypted_write>
    if(rv) goto fail;
 80047e2:	b9a0      	cbnz	r0, 800480e <pin_firmware_upgrade+0xa6>

    // this turns on green light
    rv = ae_set_gpio_secure(world_check);
 80047e4:	a802      	add	r0, sp, #8
 80047e6:	f7fe fe87 	bl	80034f8 <ae_set_gpio_secure>
    if(rv) goto fail;
 80047ea:	b980      	cbnz	r0, 800480e <pin_firmware_upgrade+0xa6>

    // -- point of no return -- 

    // burn it, shows progress
    psram_do_upgrade(data, len);
 80047ec:	4631      	mov	r1, r6
 80047ee:	4628      	mov	r0, r5
 80047f0:	f000 fbf4 	bl	8004fdc <psram_do_upgrade>
 80047f4:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80047f8:	490f      	ldr	r1, [pc, #60]	; (8004838 <pin_firmware_upgrade+0xd0>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80047fa:	4b10      	ldr	r3, [pc, #64]	; (800483c <pin_firmware_upgrade+0xd4>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80047fc:	68ca      	ldr	r2, [r1, #12]
 80047fe:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004802:	4313      	orrs	r3, r2
 8004804:	60cb      	str	r3, [r1, #12]
 8004806:	f3bf 8f4f 	dsb	sy
    __NOP();
 800480a:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 800480c:	e7fd      	b.n	800480a <pin_firmware_upgrade+0xa2>
    NVIC_SystemReset();

    return 0;

fail:
    ae_reset_chip();
 800480e:	f7fe f8cd 	bl	80029ac <ae_reset_chip>

    return EPIN_AE_FAIL;
 8004812:	f06f 0069 	mvn.w	r0, #105	; 0x69
}
 8004816:	b012      	add	sp, #72	; 0x48
 8004818:	bd70      	pop	{r4, r5, r6, pc}
        return EPIN_WRONG_SUCCESS;
 800481a:	f06f 006c 	mvn.w	r0, #108	; 0x6c
 800481e:	e7fa      	b.n	8004816 <pin_firmware_upgrade+0xae>
    if(len < 32768) return EPIN_RANGE_ERR;
 8004820:	f06f 0066 	mvn.w	r0, #102	; 0x66
 8004824:	e7f7      	b.n	8004816 <pin_firmware_upgrade+0xae>
        return EPIN_AUTH_FAIL;
 8004826:	f06f 006f 	mvn.w	r0, #111	; 0x6f
 800482a:	e7f4      	b.n	8004816 <pin_firmware_upgrade+0xae>
    if(warmup_ae()) return EPIN_I_AM_BRICK;
 800482c:	f06f 0068 	mvn.w	r0, #104	; 0x68
 8004830:	e7f1      	b.n	8004816 <pin_firmware_upgrade+0xae>
 8004832:	bf00      	nop
 8004834:	0801c000 	.word	0x0801c000
 8004838:	e000ed00 	.word	0xe000ed00
 800483c:	05fa0004 	.word	0x05fa0004

08004840 <strcat_hex>:

// strcat_hex()
//
	void
strcat_hex(char *msg, const void *d, int len)
{
 8004840:	b570      	push	{r4, r5, r6, lr}
 8004842:	4616      	mov	r6, r2
 8004844:	4604      	mov	r4, r0
 8004846:	460d      	mov	r5, r1
	char *p = msg+strlen(msg);
 8004848:	f008 ff27 	bl	800d69a <strlen>
	const uint8_t *h = (const uint8_t *)d;

	for(; len; len--, h++) {
		*(p++) = hexmap[(*h>>4) & 0xf];
 800484c:	4a0b      	ldr	r2, [pc, #44]	; (800487c <strcat_hex+0x3c>)
	char *p = msg+strlen(msg);
 800484e:	4420      	add	r0, r4
	for(; len; len--, h++) {
 8004850:	1e69      	subs	r1, r5, #1
 8004852:	eb00 0646 	add.w	r6, r0, r6, lsl #1
 8004856:	42b0      	cmp	r0, r6
 8004858:	d102      	bne.n	8004860 <strcat_hex+0x20>
		*(p++) = hexmap[(*h>>0) & 0xf];
	}

	*(p++) = 0;
 800485a:	2300      	movs	r3, #0
 800485c:	7003      	strb	r3, [r0, #0]
}
 800485e:	bd70      	pop	{r4, r5, r6, pc}
		*(p++) = hexmap[(*h>>4) & 0xf];
 8004860:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8004864:	091b      	lsrs	r3, r3, #4
 8004866:	5cd3      	ldrb	r3, [r2, r3]
 8004868:	f800 3b02 	strb.w	r3, [r0], #2
		*(p++) = hexmap[(*h>>0) & 0xf];
 800486c:	780b      	ldrb	r3, [r1, #0]
 800486e:	f003 030f 	and.w	r3, r3, #15
 8004872:	5cd3      	ldrb	r3, [r2, r3]
 8004874:	f800 3c01 	strb.w	r3, [r0, #-1]
	for(; len; len--, h++) {
 8004878:	e7ed      	b.n	8004856 <strcat_hex+0x16>
 800487a:	bf00      	nop
 800487c:	0800e70e 	.word	0x0800e70e

08004880 <HAL_USART_Init>:
  *         parameters in the USART_InitTypeDef and initialize the associated handle.
  * @param  husart USART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 8004880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* Check the USART handle allocation */
  if (husart == NULL)
 8004882:	4604      	mov	r4, r0
 8004884:	b910      	cbnz	r0, 800488c <HAL_USART_Init+0xc>
  {
    return HAL_ERROR;
 8004886:	2501      	movs	r5, #1
  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);

  /* TEACK and/or REACK to check before moving husart->State to Ready */
  return (USART_CheckIdleState(husart));
}
 8004888:	4628      	mov	r0, r5
 800488a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (husart->State == HAL_USART_STATE_RESET)
 800488c:	f890 3059 	ldrb.w	r3, [r0, #89]	; 0x59
 8004890:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004894:	b90b      	cbnz	r3, 800489a <HAL_USART_Init+0x1a>
    husart->Lock = HAL_UNLOCKED;
 8004896:	f880 2058 	strb.w	r2, [r0, #88]	; 0x58
  __HAL_USART_DISABLE(husart);
 800489a:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 800489c:	6921      	ldr	r1, [r4, #16]
  husart->State = HAL_USART_STATE_BUSY;
 800489e:	2502      	movs	r5, #2
 80048a0:	f884 5059 	strb.w	r5, [r4, #89]	; 0x59
  __HAL_USART_DISABLE(husart);
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	f022 0201 	bic.w	r2, r2, #1
 80048aa:	601a      	str	r2, [r3, #0]
  tmpreg = (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 80048ac:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(husart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80048ae:	6818      	ldr	r0, [r3, #0]
  tmpreg = (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 80048b0:	430a      	orrs	r2, r1
  MODIFY_REG(husart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80048b2:	49a9      	ldr	r1, [pc, #676]	; (8004b58 <HAL_USART_Init+0x2d8>)
 80048b4:	4001      	ands	r1, r0
 80048b6:	430a      	orrs	r2, r1
 80048b8:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(husart->Instance->CR2, USART_CR2_FIELDS, tmpreg);
 80048ba:	69a0      	ldr	r0, [r4, #24]
  MODIFY_REG(husart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80048bc:	430a      	orrs	r2, r1
 80048be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80048c2:	601a      	str	r2, [r3, #0]
  MODIFY_REG(husart->Instance->CR2, USART_CR2_FIELDS, tmpreg);
 80048c4:	6859      	ldr	r1, [r3, #4]
 80048c6:	6a22      	ldr	r2, [r4, #32]
 80048c8:	f421 517c 	bic.w	r1, r1, #16128	; 0x3f00
 80048cc:	f021 0109 	bic.w	r1, r1, #9
 80048d0:	4302      	orrs	r2, r0
 80048d2:	430a      	orrs	r2, r1
 80048d4:	69e1      	ldr	r1, [r4, #28]
 80048d6:	430a      	orrs	r2, r1
 80048d8:	68e1      	ldr	r1, [r4, #12]
 80048da:	430a      	orrs	r2, r1
 80048dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80048e0:	605a      	str	r2, [r3, #4]
  MODIFY_REG(husart->Instance->PRESC, USART_PRESC_PRESCALER, husart->Init.ClockPrescaler);
 80048e2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80048e4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80048e6:	f021 010f 	bic.w	r1, r1, #15
 80048ea:	4311      	orrs	r1, r2
 80048ec:	62d9      	str	r1, [r3, #44]	; 0x2c
  USART_GETCLOCKSOURCE(husart, clocksource);
 80048ee:	499b      	ldr	r1, [pc, #620]	; (8004b5c <HAL_USART_Init+0x2dc>)
 80048f0:	428b      	cmp	r3, r1
 80048f2:	d10e      	bne.n	8004912 <HAL_USART_Init+0x92>
 80048f4:	4b9a      	ldr	r3, [pc, #616]	; (8004b60 <HAL_USART_Init+0x2e0>)
 80048f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048fa:	f003 0303 	and.w	r3, r3, #3
 80048fe:	42ab      	cmp	r3, r5
 8004900:	f000 80cd 	beq.w	8004a9e <HAL_USART_Init+0x21e>
 8004904:	2b03      	cmp	r3, #3
 8004906:	d01a      	beq.n	800493e <HAL_USART_Init+0xbe>
 8004908:	2b01      	cmp	r3, #1
 800490a:	d153      	bne.n	80049b4 <HAL_USART_Init+0x134>
      pclk = HAL_RCC_GetSysClockFreq();
 800490c:	f003 ff3e 	bl	800878c <HAL_RCC_GetSysClockFreq>
 8004910:	e052      	b.n	80049b8 <HAL_USART_Init+0x138>
  USART_GETCLOCKSOURCE(husart, clocksource);
 8004912:	4994      	ldr	r1, [pc, #592]	; (8004b64 <HAL_USART_Init+0x2e4>)
 8004914:	428b      	cmp	r3, r1
 8004916:	d13c      	bne.n	8004992 <HAL_USART_Init+0x112>
 8004918:	4b91      	ldr	r3, [pc, #580]	; (8004b60 <HAL_USART_Init+0x2e0>)
 800491a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800491e:	f003 030c 	and.w	r3, r3, #12
 8004922:	2b08      	cmp	r3, #8
 8004924:	f000 80bb 	beq.w	8004a9e <HAL_USART_Init+0x21e>
 8004928:	d807      	bhi.n	800493a <HAL_USART_Init+0xba>
 800492a:	2b00      	cmp	r3, #0
 800492c:	f000 80b4 	beq.w	8004a98 <HAL_USART_Init+0x218>
 8004930:	2b04      	cmp	r3, #4
 8004932:	d0eb      	beq.n	800490c <HAL_USART_Init+0x8c>
  uint32_t usartdiv                    = 0x00000000;
 8004934:	2300      	movs	r3, #0
      ret = HAL_ERROR;
 8004936:	2501      	movs	r5, #1
 8004938:	e06e      	b.n	8004a18 <HAL_USART_Init+0x198>
  USART_GETCLOCKSOURCE(husart, clocksource);
 800493a:	2b0c      	cmp	r3, #12
 800493c:	d1fa      	bne.n	8004934 <HAL_USART_Init+0xb4>
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(LSE_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800493e:	2a00      	cmp	r2, #0
 8004940:	f000 80fb 	beq.w	8004b3a <HAL_USART_Init+0x2ba>
 8004944:	2a01      	cmp	r2, #1
 8004946:	f000 80fa 	beq.w	8004b3e <HAL_USART_Init+0x2be>
 800494a:	2a02      	cmp	r2, #2
 800494c:	f000 80f9 	beq.w	8004b42 <HAL_USART_Init+0x2c2>
 8004950:	2a03      	cmp	r2, #3
 8004952:	f000 80f8 	beq.w	8004b46 <HAL_USART_Init+0x2c6>
 8004956:	2a04      	cmp	r2, #4
 8004958:	f000 80f7 	beq.w	8004b4a <HAL_USART_Init+0x2ca>
 800495c:	2a05      	cmp	r2, #5
 800495e:	f000 80f6 	beq.w	8004b4e <HAL_USART_Init+0x2ce>
 8004962:	2a06      	cmp	r2, #6
 8004964:	f000 80f5 	beq.w	8004b52 <HAL_USART_Init+0x2d2>
 8004968:	2a07      	cmp	r2, #7
 800496a:	f000 8101 	beq.w	8004b70 <HAL_USART_Init+0x2f0>
 800496e:	2a08      	cmp	r2, #8
 8004970:	f000 8100 	beq.w	8004b74 <HAL_USART_Init+0x2f4>
 8004974:	2a09      	cmp	r2, #9
 8004976:	f000 80ff 	beq.w	8004b78 <HAL_USART_Init+0x2f8>
 800497a:	2a0a      	cmp	r2, #10
 800497c:	f000 80fe 	beq.w	8004b7c <HAL_USART_Init+0x2fc>
 8004980:	2a0b      	cmp	r2, #11
 8004982:	bf14      	ite	ne
 8004984:	2201      	movne	r2, #1
 8004986:	f44f 7280 	moveq.w	r2, #256	; 0x100
 800498a:	6861      	ldr	r1, [r4, #4]
 800498c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004990:	e0a1      	b.n	8004ad6 <HAL_USART_Init+0x256>
  USART_GETCLOCKSOURCE(husart, clocksource);
 8004992:	4975      	ldr	r1, [pc, #468]	; (8004b68 <HAL_USART_Init+0x2e8>)
 8004994:	428b      	cmp	r3, r1
 8004996:	d1cd      	bne.n	8004934 <HAL_USART_Init+0xb4>
 8004998:	4b71      	ldr	r3, [pc, #452]	; (8004b60 <HAL_USART_Init+0x2e0>)
 800499a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800499e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80049a2:	2b20      	cmp	r3, #32
 80049a4:	d07b      	beq.n	8004a9e <HAL_USART_Init+0x21e>
 80049a6:	d803      	bhi.n	80049b0 <HAL_USART_Init+0x130>
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d075      	beq.n	8004a98 <HAL_USART_Init+0x218>
 80049ac:	2b10      	cmp	r3, #16
 80049ae:	e7c0      	b.n	8004932 <HAL_USART_Init+0xb2>
 80049b0:	2b30      	cmp	r3, #48	; 0x30
 80049b2:	e7c3      	b.n	800493c <HAL_USART_Init+0xbc>
      pclk = HAL_RCC_GetPCLK2Freq();
 80049b4:	f004 faf8 	bl	8008fa8 <HAL_RCC_GetPCLK2Freq>
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 80049b8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80049ba:	2a00      	cmp	r2, #0
 80049bc:	f000 80a7 	beq.w	8004b0e <HAL_USART_Init+0x28e>
 80049c0:	2a01      	cmp	r2, #1
 80049c2:	f000 80a6 	beq.w	8004b12 <HAL_USART_Init+0x292>
 80049c6:	2a02      	cmp	r2, #2
 80049c8:	f000 80a5 	beq.w	8004b16 <HAL_USART_Init+0x296>
 80049cc:	2a03      	cmp	r2, #3
 80049ce:	f000 80a4 	beq.w	8004b1a <HAL_USART_Init+0x29a>
 80049d2:	2a04      	cmp	r2, #4
 80049d4:	f000 80a3 	beq.w	8004b1e <HAL_USART_Init+0x29e>
 80049d8:	2a05      	cmp	r2, #5
 80049da:	f000 80a2 	beq.w	8004b22 <HAL_USART_Init+0x2a2>
 80049de:	2a06      	cmp	r2, #6
 80049e0:	f000 80a1 	beq.w	8004b26 <HAL_USART_Init+0x2a6>
 80049e4:	2a07      	cmp	r2, #7
 80049e6:	f000 80a0 	beq.w	8004b2a <HAL_USART_Init+0x2aa>
 80049ea:	2a08      	cmp	r2, #8
 80049ec:	f000 809f 	beq.w	8004b2e <HAL_USART_Init+0x2ae>
 80049f0:	2a09      	cmp	r2, #9
 80049f2:	f000 809e 	beq.w	8004b32 <HAL_USART_Init+0x2b2>
 80049f6:	2a0a      	cmp	r2, #10
 80049f8:	f000 809d 	beq.w	8004b36 <HAL_USART_Init+0x2b6>
 80049fc:	2a0b      	cmp	r2, #11
 80049fe:	bf14      	ite	ne
 8004a00:	2201      	movne	r2, #1
 8004a02:	f44f 7280 	moveq.w	r2, #256	; 0x100
 8004a06:	6861      	ldr	r1, [r4, #4]
 8004a08:	fbb0 f0f2 	udiv	r0, r0, r2
 8004a0c:	084b      	lsrs	r3, r1, #1
 8004a0e:	eb03 0340 	add.w	r3, r3, r0, lsl #1
  HAL_StatusTypeDef ret                = HAL_OK;
 8004a12:	2500      	movs	r5, #0
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(LSE_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8004a14:	fbb3 f3f1 	udiv	r3, r3, r1
  if ((usartdiv >= USART_BRR_MIN) && (usartdiv <= USART_BRR_MAX))
 8004a18:	f1a3 0110 	sub.w	r1, r3, #16
 8004a1c:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8004a20:	4291      	cmp	r1, r2
    brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004a22:	bf9f      	itttt	ls
 8004a24:	f023 020f 	bicls.w	r2, r3, #15
 8004a28:	b292      	uxthls	r2, r2
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004a2a:	f3c3 0342 	ubfxls	r3, r3, #1, #3
    husart->Instance->BRR = brrtemp;
 8004a2e:	6821      	ldrls	r1, [r4, #0]
 8004a30:	bf9a      	itte	ls
 8004a32:	4313      	orrls	r3, r2
 8004a34:	60cb      	strls	r3, [r1, #12]
    ret = HAL_ERROR;
 8004a36:	2501      	movhi	r5, #1
  husart->NbTxDataToProcess = 1U;
 8004a38:	2301      	movs	r3, #1
  husart->RxISR   = NULL;
 8004a3a:	2200      	movs	r2, #0
  if (USART_SetConfig(husart) == HAL_ERROR)
 8004a3c:	429d      	cmp	r5, r3
  husart->TxISR   = NULL;
 8004a3e:	e9c4 2212 	strd	r2, r2, [r4, #72]	; 0x48
  husart->NbTxDataToProcess = 1U;
 8004a42:	87a3      	strh	r3, [r4, #60]	; 0x3c
  husart->NbRxDataToProcess = 1U;
 8004a44:	8763      	strh	r3, [r4, #58]	; 0x3a
  if (USART_SetConfig(husart) == HAL_ERROR)
 8004a46:	f43f af1e 	beq.w	8004886 <HAL_USART_Init+0x6>
  husart->Instance->CR2 &= ~USART_CR2_LINEN;
 8004a4a:	6823      	ldr	r3, [r4, #0]
 8004a4c:	6859      	ldr	r1, [r3, #4]
 8004a4e:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 8004a52:	6059      	str	r1, [r3, #4]
  husart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 8004a54:	6899      	ldr	r1, [r3, #8]
 8004a56:	f021 012a 	bic.w	r1, r1, #42	; 0x2a
 8004a5a:	6099      	str	r1, [r3, #8]
  __HAL_USART_ENABLE(husart);
 8004a5c:	6819      	ldr	r1, [r3, #0]
 8004a5e:	f041 0101 	orr.w	r1, r1, #1
 8004a62:	6019      	str	r1, [r3, #0]
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 8004a64:	65e2      	str	r2, [r4, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8004a66:	f002 fb3d 	bl	80070e4 <HAL_GetTick>
  if ((husart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004a6a:	6823      	ldr	r3, [r4, #0]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8004a70:	4607      	mov	r7, r0
  if ((husart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004a72:	f100 8085 	bmi.w	8004b80 <HAL_USART_Init+0x300>
  if ((husart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004a76:	6823      	ldr	r3, [r4, #0]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	075b      	lsls	r3, r3, #29
 8004a7c:	d505      	bpl.n	8004a8a <HAL_USART_Init+0x20a>
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 8004a7e:	6823      	ldr	r3, [r4, #0]
 8004a80:	69de      	ldr	r6, [r3, #28]
 8004a82:	f416 0680 	ands.w	r6, r6, #4194304	; 0x400000
 8004a86:	f000 808e 	beq.w	8004ba6 <HAL_USART_Init+0x326>
  husart->State = HAL_USART_STATE_READY;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	f884 3059 	strb.w	r3, [r4, #89]	; 0x59
  __HAL_UNLOCK(husart);
 8004a90:	2300      	movs	r3, #0
 8004a92:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
  return HAL_OK;
 8004a96:	e6f7      	b.n	8004888 <HAL_USART_Init+0x8>
      pclk = HAL_RCC_GetPCLK1Freq();
 8004a98:	f004 fa74 	bl	8008f84 <HAL_RCC_GetPCLK1Freq>
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8004a9c:	e78c      	b.n	80049b8 <HAL_USART_Init+0x138>
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8004a9e:	b302      	cbz	r2, 8004ae2 <HAL_USART_Init+0x262>
 8004aa0:	2a01      	cmp	r2, #1
 8004aa2:	d020      	beq.n	8004ae6 <HAL_USART_Init+0x266>
 8004aa4:	2a02      	cmp	r2, #2
 8004aa6:	d020      	beq.n	8004aea <HAL_USART_Init+0x26a>
 8004aa8:	2a03      	cmp	r2, #3
 8004aaa:	d020      	beq.n	8004aee <HAL_USART_Init+0x26e>
 8004aac:	2a04      	cmp	r2, #4
 8004aae:	d020      	beq.n	8004af2 <HAL_USART_Init+0x272>
 8004ab0:	2a05      	cmp	r2, #5
 8004ab2:	d020      	beq.n	8004af6 <HAL_USART_Init+0x276>
 8004ab4:	2a06      	cmp	r2, #6
 8004ab6:	d020      	beq.n	8004afa <HAL_USART_Init+0x27a>
 8004ab8:	2a07      	cmp	r2, #7
 8004aba:	d020      	beq.n	8004afe <HAL_USART_Init+0x27e>
 8004abc:	2a08      	cmp	r2, #8
 8004abe:	d020      	beq.n	8004b02 <HAL_USART_Init+0x282>
 8004ac0:	2a09      	cmp	r2, #9
 8004ac2:	d020      	beq.n	8004b06 <HAL_USART_Init+0x286>
 8004ac4:	2a0a      	cmp	r2, #10
 8004ac6:	d020      	beq.n	8004b0a <HAL_USART_Init+0x28a>
 8004ac8:	2a0b      	cmp	r2, #11
 8004aca:	bf14      	ite	ne
 8004acc:	2201      	movne	r2, #1
 8004ace:	f44f 7280 	moveq.w	r2, #256	; 0x100
 8004ad2:	6861      	ldr	r1, [r4, #4]
 8004ad4:	4b25      	ldr	r3, [pc, #148]	; (8004b6c <HAL_USART_Init+0x2ec>)
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(LSE_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8004ad6:	fbb3 f2f2 	udiv	r2, r3, r2
 8004ada:	084b      	lsrs	r3, r1, #1
 8004adc:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8004ae0:	e797      	b.n	8004a12 <HAL_USART_Init+0x192>
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	e7f5      	b.n	8004ad2 <HAL_USART_Init+0x252>
 8004ae6:	2202      	movs	r2, #2
 8004ae8:	e7f3      	b.n	8004ad2 <HAL_USART_Init+0x252>
 8004aea:	2204      	movs	r2, #4
 8004aec:	e7f1      	b.n	8004ad2 <HAL_USART_Init+0x252>
 8004aee:	2206      	movs	r2, #6
 8004af0:	e7ef      	b.n	8004ad2 <HAL_USART_Init+0x252>
 8004af2:	2208      	movs	r2, #8
 8004af4:	e7ed      	b.n	8004ad2 <HAL_USART_Init+0x252>
 8004af6:	220a      	movs	r2, #10
 8004af8:	e7eb      	b.n	8004ad2 <HAL_USART_Init+0x252>
 8004afa:	220c      	movs	r2, #12
 8004afc:	e7e9      	b.n	8004ad2 <HAL_USART_Init+0x252>
 8004afe:	2210      	movs	r2, #16
 8004b00:	e7e7      	b.n	8004ad2 <HAL_USART_Init+0x252>
 8004b02:	2220      	movs	r2, #32
 8004b04:	e7e5      	b.n	8004ad2 <HAL_USART_Init+0x252>
 8004b06:	2240      	movs	r2, #64	; 0x40
 8004b08:	e7e3      	b.n	8004ad2 <HAL_USART_Init+0x252>
 8004b0a:	2280      	movs	r2, #128	; 0x80
 8004b0c:	e7e1      	b.n	8004ad2 <HAL_USART_Init+0x252>
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8004b0e:	2201      	movs	r2, #1
 8004b10:	e779      	b.n	8004a06 <HAL_USART_Init+0x186>
 8004b12:	2202      	movs	r2, #2
 8004b14:	e777      	b.n	8004a06 <HAL_USART_Init+0x186>
 8004b16:	2204      	movs	r2, #4
 8004b18:	e775      	b.n	8004a06 <HAL_USART_Init+0x186>
 8004b1a:	2206      	movs	r2, #6
 8004b1c:	e773      	b.n	8004a06 <HAL_USART_Init+0x186>
 8004b1e:	2208      	movs	r2, #8
 8004b20:	e771      	b.n	8004a06 <HAL_USART_Init+0x186>
 8004b22:	220a      	movs	r2, #10
 8004b24:	e76f      	b.n	8004a06 <HAL_USART_Init+0x186>
 8004b26:	220c      	movs	r2, #12
 8004b28:	e76d      	b.n	8004a06 <HAL_USART_Init+0x186>
 8004b2a:	2210      	movs	r2, #16
 8004b2c:	e76b      	b.n	8004a06 <HAL_USART_Init+0x186>
 8004b2e:	2220      	movs	r2, #32
 8004b30:	e769      	b.n	8004a06 <HAL_USART_Init+0x186>
 8004b32:	2240      	movs	r2, #64	; 0x40
 8004b34:	e767      	b.n	8004a06 <HAL_USART_Init+0x186>
 8004b36:	2280      	movs	r2, #128	; 0x80
 8004b38:	e765      	b.n	8004a06 <HAL_USART_Init+0x186>
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(LSE_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	e725      	b.n	800498a <HAL_USART_Init+0x10a>
 8004b3e:	2202      	movs	r2, #2
 8004b40:	e723      	b.n	800498a <HAL_USART_Init+0x10a>
 8004b42:	2204      	movs	r2, #4
 8004b44:	e721      	b.n	800498a <HAL_USART_Init+0x10a>
 8004b46:	2206      	movs	r2, #6
 8004b48:	e71f      	b.n	800498a <HAL_USART_Init+0x10a>
 8004b4a:	2208      	movs	r2, #8
 8004b4c:	e71d      	b.n	800498a <HAL_USART_Init+0x10a>
 8004b4e:	220a      	movs	r2, #10
 8004b50:	e71b      	b.n	800498a <HAL_USART_Init+0x10a>
 8004b52:	220c      	movs	r2, #12
 8004b54:	e719      	b.n	800498a <HAL_USART_Init+0x10a>
 8004b56:	bf00      	nop
 8004b58:	cfff69f3 	.word	0xcfff69f3
 8004b5c:	40013800 	.word	0x40013800
 8004b60:	40021000 	.word	0x40021000
 8004b64:	40004400 	.word	0x40004400
 8004b68:	40004800 	.word	0x40004800
 8004b6c:	00f42400 	.word	0x00f42400
 8004b70:	2210      	movs	r2, #16
 8004b72:	e70a      	b.n	800498a <HAL_USART_Init+0x10a>
 8004b74:	2220      	movs	r2, #32
 8004b76:	e708      	b.n	800498a <HAL_USART_Init+0x10a>
 8004b78:	2240      	movs	r2, #64	; 0x40
 8004b7a:	e706      	b.n	800498a <HAL_USART_Init+0x10a>
 8004b7c:	2280      	movs	r2, #128	; 0x80
 8004b7e:	e704      	b.n	800498a <HAL_USART_Init+0x10a>
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 8004b80:	6823      	ldr	r3, [r4, #0]
 8004b82:	69de      	ldr	r6, [r3, #28]
 8004b84:	f416 1600 	ands.w	r6, r6, #2097152	; 0x200000
 8004b88:	f47f af75 	bne.w	8004a76 <HAL_USART_Init+0x1f6>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b8c:	f002 faaa 	bl	80070e4 <HAL_GetTick>
 8004b90:	1bc0      	subs	r0, r0, r7
 8004b92:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8004b96:	d9f3      	bls.n	8004b80 <HAL_USART_Init+0x300>
        husart->State = HAL_USART_STATE_READY;
 8004b98:	2301      	movs	r3, #1
 8004b9a:	f884 3059 	strb.w	r3, [r4, #89]	; 0x59
        __HAL_UNLOCK(husart);
 8004b9e:	f884 6058 	strb.w	r6, [r4, #88]	; 0x58
      return HAL_TIMEOUT;
 8004ba2:	2503      	movs	r5, #3
 8004ba4:	e670      	b.n	8004888 <HAL_USART_Init+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ba6:	f002 fa9d 	bl	80070e4 <HAL_GetTick>
 8004baa:	1bc0      	subs	r0, r0, r7
 8004bac:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8004bb0:	f67f af65 	bls.w	8004a7e <HAL_USART_Init+0x1fe>
 8004bb4:	e7f0      	b.n	8004b98 <HAL_USART_Init+0x318>
 8004bb6:	bf00      	nop

08004bb8 <console_setup>:
    __HAL_RCC_USART1_CONFIG(RCC_USART1CLKSOURCE_SYSCLK);
 8004bb8:	4b14      	ldr	r3, [pc, #80]	; (8004c0c <console_setup+0x54>)
 8004bba:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004bbe:	f022 0203 	bic.w	r2, r2, #3
 8004bc2:	f042 0201 	orr.w	r2, r2, #1
{
 8004bc6:	b513      	push	{r0, r1, r4, lr}
    __HAL_RCC_USART1_CONFIG(RCC_USART1CLKSOURCE_SYSCLK);
 8004bc8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    __HAL_RCC_USART1_CLK_ENABLE();
 8004bcc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    memset(&con, 0, sizeof(con));
 8004bce:	4c10      	ldr	r4, [pc, #64]	; (8004c10 <console_setup+0x58>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8004bd0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004bd4:	661a      	str	r2, [r3, #96]	; 0x60
 8004bd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bd8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004bdc:	9301      	str	r3, [sp, #4]
    memset(&con, 0, sizeof(con));
 8004bde:	2258      	movs	r2, #88	; 0x58
 8004be0:	2100      	movs	r1, #0
 8004be2:	f104 0008 	add.w	r0, r4, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 8004be6:	9b01      	ldr	r3, [sp, #4]
    memset(&con, 0, sizeof(con));
 8004be8:	f008 fd24 	bl	800d634 <memset>
    con.Init.BaudRate = 115200;
 8004bec:	4a09      	ldr	r2, [pc, #36]	; (8004c14 <console_setup+0x5c>)
 8004bee:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8004bf2:	e9c4 2300 	strd	r2, r3, [r4]
    HAL_StatusTypeDef rv = HAL_USART_Init(&con);
 8004bf6:	4620      	mov	r0, r4
    con.Init.Mode = USART_MODE_TX_RX;
 8004bf8:	230c      	movs	r3, #12
 8004bfa:	6163      	str	r3, [r4, #20]
    HAL_StatusTypeDef rv = HAL_USART_Init(&con);
 8004bfc:	f7ff fe40 	bl	8004880 <HAL_USART_Init>
    ASSERT(rv == HAL_OK);
 8004c00:	b110      	cbz	r0, 8004c08 <console_setup+0x50>
 8004c02:	4805      	ldr	r0, [pc, #20]	; (8004c18 <console_setup+0x60>)
 8004c04:	f7fb ff20 	bl	8000a48 <fatal_error>
}
 8004c08:	b002      	add	sp, #8
 8004c0a:	bd10      	pop	{r4, pc}
 8004c0c:	40021000 	.word	0x40021000
 8004c10:	2009e1c0 	.word	0x2009e1c0
 8004c14:	40013800 	.word	0x40013800
 8004c18:	0800e3a0 	.word	0x0800e3a0

08004c1c <HAL_USART_Transmit>:
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size, uint32_t Timeout)
{
    while(Size > 0U) {
 8004c1c:	4b0b      	ldr	r3, [pc, #44]	; (8004c4c <HAL_USART_Transmit+0x30>)
 8004c1e:	440a      	add	r2, r1
 8004c20:	4291      	cmp	r1, r2
 8004c22:	d10b      	bne.n	8004c3c <HAL_USART_Transmit+0x20>
        MY_UART->TDR = *pTxData;
        pTxData++;
        Size --;
    }

    while(!(MY_UART->ISR & UART_FLAG_TC)) {
 8004c24:	69da      	ldr	r2, [r3, #28]
 8004c26:	0652      	lsls	r2, r2, #25
 8004c28:	d5fc      	bpl.n	8004c24 <HAL_USART_Transmit+0x8>
        // wait for final byte to be sent
    }

    // Clear Transmission Complete Flag
    MY_UART->ICR = USART_CLEAR_TCF;
 8004c2a:	2240      	movs	r2, #64	; 0x40
 8004c2c:	621a      	str	r2, [r3, #32]

    // Clear overrun flag and discard the received data
    MY_UART->ICR = USART_CLEAR_OREF;
 8004c2e:	2208      	movs	r2, #8
 8004c30:	621a      	str	r2, [r3, #32]
    MY_UART->RQR = USART_RXDATA_FLUSH_REQUEST;
 8004c32:	831a      	strh	r2, [r3, #24]
    MY_UART->RQR = USART_TXDATA_FLUSH_REQUEST;
 8004c34:	2210      	movs	r2, #16
 8004c36:	831a      	strh	r2, [r3, #24]

    return HAL_OK;
}
 8004c38:	2000      	movs	r0, #0
 8004c3a:	4770      	bx	lr
        while(!(MY_UART->ISR & UART_FLAG_TXE)) {
 8004c3c:	69d8      	ldr	r0, [r3, #28]
 8004c3e:	0600      	lsls	r0, r0, #24
 8004c40:	d5fc      	bpl.n	8004c3c <HAL_USART_Transmit+0x20>
        MY_UART->TDR = *pTxData;
 8004c42:	f811 0b01 	ldrb.w	r0, [r1], #1
 8004c46:	8518      	strh	r0, [r3, #40]	; 0x28
        Size --;
 8004c48:	e7ea      	b.n	8004c20 <HAL_USART_Transmit+0x4>
 8004c4a:	bf00      	nop
 8004c4c:	40013800 	.word	0x40013800

08004c50 <puts2>:
{
 8004c50:	b510      	push	{r4, lr}
 8004c52:	4604      	mov	r4, r0
    rng_delay();
 8004c54:	f7fd fd94 	bl	8002780 <rng_delay>
    HAL_USART_Transmit(&con, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 8004c58:	4620      	mov	r0, r4
 8004c5a:	f008 fd1e 	bl	800d69a <strlen>
 8004c5e:	4621      	mov	r1, r4
 8004c60:	b282      	uxth	r2, r0
 8004c62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004c66:	4803      	ldr	r0, [pc, #12]	; (8004c74 <puts2+0x24>)
 8004c68:	f7ff ffd8 	bl	8004c1c <HAL_USART_Transmit>
}
 8004c6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    rng_delay();
 8004c70:	f7fd bd86 	b.w	8002780 <rng_delay>
 8004c74:	2009e1c0 	.word	0x2009e1c0

08004c78 <putchar>:
{
 8004c78:	b513      	push	{r0, r1, r4, lr}
 8004c7a:	4604      	mov	r4, r0
    uint8_t cb = c;
 8004c7c:	f88d 0007 	strb.w	r0, [sp, #7]
    rng_delay();
 8004c80:	f7fd fd7e 	bl	8002780 <rng_delay>
    if(cb != '\n') {
 8004c84:	f89d 3007 	ldrb.w	r3, [sp, #7]
        HAL_USART_Transmit(&con, (uint8_t *)CRLF, 2, HAL_MAX_DELAY);
 8004c88:	4808      	ldr	r0, [pc, #32]	; (8004cac <putchar+0x34>)
    if(cb != '\n') {
 8004c8a:	2b0a      	cmp	r3, #10
        HAL_USART_Transmit(&con, (uint8_t *)CRLF, 2, HAL_MAX_DELAY);
 8004c8c:	bf08      	it	eq
 8004c8e:	4908      	ldreq	r1, [pc, #32]	; (8004cb0 <putchar+0x38>)
        HAL_USART_Transmit(&con, &cb, 1, HAL_MAX_DELAY);
 8004c90:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004c94:	bf1a      	itte	ne
 8004c96:	2201      	movne	r2, #1
 8004c98:	f10d 0107 	addne.w	r1, sp, #7
        HAL_USART_Transmit(&con, (uint8_t *)CRLF, 2, HAL_MAX_DELAY);
 8004c9c:	2202      	moveq	r2, #2
 8004c9e:	f7ff ffbd 	bl	8004c1c <HAL_USART_Transmit>
    rng_delay();
 8004ca2:	f7fd fd6d 	bl	8002780 <rng_delay>
}
 8004ca6:	4620      	mov	r0, r4
 8004ca8:	b002      	add	sp, #8
 8004caa:	bd10      	pop	{r4, pc}
 8004cac:	2009e1c0 	.word	0x2009e1c0
 8004cb0:	0800e70b 	.word	0x0800e70b

08004cb4 <puthex2>:
{
 8004cb4:	b538      	push	{r3, r4, r5, lr}
	putchar(hexmap[(b>>4) & 0xf]);
 8004cb6:	4d06      	ldr	r5, [pc, #24]	; (8004cd0 <puthex2+0x1c>)
 8004cb8:	0903      	lsrs	r3, r0, #4
{
 8004cba:	4604      	mov	r4, r0
	putchar(hexmap[(b>>0) & 0xf]);
 8004cbc:	f004 040f 	and.w	r4, r4, #15
	putchar(hexmap[(b>>4) & 0xf]);
 8004cc0:	5ce8      	ldrb	r0, [r5, r3]
 8004cc2:	f7ff ffd9 	bl	8004c78 <putchar>
	putchar(hexmap[(b>>0) & 0xf]);
 8004cc6:	5d28      	ldrb	r0, [r5, r4]
}
 8004cc8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	putchar(hexmap[(b>>0) & 0xf]);
 8004ccc:	f7ff bfd4 	b.w	8004c78 <putchar>
 8004cd0:	0800e70e 	.word	0x0800e70e

08004cd4 <puthex4>:
{
 8004cd4:	b538      	push	{r3, r4, r5, lr}
	putchar(hexmap[(w>>12) & 0xf]);
 8004cd6:	4d0b      	ldr	r5, [pc, #44]	; (8004d04 <puthex4+0x30>)
 8004cd8:	0b03      	lsrs	r3, r0, #12
{
 8004cda:	4604      	mov	r4, r0
	putchar(hexmap[(w>>12) & 0xf]);
 8004cdc:	5ce8      	ldrb	r0, [r5, r3]
 8004cde:	f7ff ffcb 	bl	8004c78 <putchar>
	putchar(hexmap[(w>>8) & 0xf]);
 8004ce2:	f3c4 2303 	ubfx	r3, r4, #8, #4
 8004ce6:	5ce8      	ldrb	r0, [r5, r3]
 8004ce8:	f7ff ffc6 	bl	8004c78 <putchar>
	putchar(hexmap[(w>>4) & 0xf]);
 8004cec:	f3c4 1303 	ubfx	r3, r4, #4, #4
	putchar(hexmap[(w>>0) & 0xf]);
 8004cf0:	f004 040f 	and.w	r4, r4, #15
	putchar(hexmap[(w>>4) & 0xf]);
 8004cf4:	5ce8      	ldrb	r0, [r5, r3]
 8004cf6:	f7ff ffbf 	bl	8004c78 <putchar>
	putchar(hexmap[(w>>0) & 0xf]);
 8004cfa:	5d28      	ldrb	r0, [r5, r4]
}
 8004cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	putchar(hexmap[(w>>0) & 0xf]);
 8004d00:	f7ff bfba 	b.w	8004c78 <putchar>
 8004d04:	0800e70e 	.word	0x0800e70e

08004d08 <puthex8>:
{
 8004d08:	b510      	push	{r4, lr}
 8004d0a:	4604      	mov	r4, r0
    puthex4(w >> 16);
 8004d0c:	0c00      	lsrs	r0, r0, #16
 8004d0e:	f7ff ffe1 	bl	8004cd4 <puthex4>
    puthex4(w & 0xffff);
 8004d12:	b2a0      	uxth	r0, r4
}
 8004d14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    puthex4(w & 0xffff);
 8004d18:	f7ff bfdc 	b.w	8004cd4 <puthex4>

08004d1c <putdec4>:
{
 8004d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d1e:	4605      	mov	r5, r0
 8004d20:	2604      	movs	r6, #4
    for(int m=1000; m; m /= 10) {
 8004d22:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
            char n = '0' + ((w / m) % 10);
 8004d26:	270a      	movs	r7, #10
        if(w >= m) {
 8004d28:	42a5      	cmp	r5, r4
 8004d2a:	db09      	blt.n	8004d40 <putdec4+0x24>
            char n = '0' + ((w / m) % 10);
 8004d2c:	fb95 f3f4 	sdiv	r3, r5, r4
 8004d30:	fb93 f0f7 	sdiv	r0, r3, r7
 8004d34:	fb07 3310 	mls	r3, r7, r0, r3
 8004d38:	3330      	adds	r3, #48	; 0x30
            putchar(n);
 8004d3a:	b2d8      	uxtb	r0, r3
 8004d3c:	f7ff ff9c 	bl	8004c78 <putchar>
    for(int m=1000; m; m /= 10) {
 8004d40:	fb94 f4f7 	sdiv	r4, r4, r7
 8004d44:	3e01      	subs	r6, #1
 8004d46:	d1ef      	bne.n	8004d28 <putdec4+0xc>
}
 8004d48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004d4a <hex_dump>:
{
 8004d4a:	b570      	push	{r4, r5, r6, lr}
 8004d4c:	4606      	mov	r6, r0
 8004d4e:	460d      	mov	r5, r1
    for(int i=0; i<len; i++) {
 8004d50:	2400      	movs	r4, #0
 8004d52:	42ac      	cmp	r4, r5
 8004d54:	db04      	blt.n	8004d60 <hex_dump+0x16>
}
 8004d56:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    putchar('\n');
 8004d5a:	200a      	movs	r0, #10
 8004d5c:	f7ff bf8c 	b.w	8004c78 <putchar>
        puthex2(data[i]);
 8004d60:	5d30      	ldrb	r0, [r6, r4]
 8004d62:	f7ff ffa7 	bl	8004cb4 <puthex2>
    for(int i=0; i<len; i++) {
 8004d66:	3401      	adds	r4, #1
 8004d68:	e7f3      	b.n	8004d52 <hex_dump+0x8>
	...

08004d6c <puts>:
{
 8004d6c:	b513      	push	{r0, r1, r4, lr}
 8004d6e:	9001      	str	r0, [sp, #4]
    int ln = strlen(msg);
 8004d70:	f008 fc93 	bl	800d69a <strlen>
 8004d74:	4604      	mov	r4, r0
    rng_delay();
 8004d76:	f7fd fd03 	bl	8002780 <rng_delay>
    if(ln) HAL_USART_Transmit(&con, (uint8_t *)msg, ln, HAL_MAX_DELAY);
 8004d7a:	9901      	ldr	r1, [sp, #4]
 8004d7c:	b12c      	cbz	r4, 8004d8a <puts+0x1e>
 8004d7e:	4809      	ldr	r0, [pc, #36]	; (8004da4 <puts+0x38>)
 8004d80:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004d84:	b2a2      	uxth	r2, r4
 8004d86:	f7ff ff49 	bl	8004c1c <HAL_USART_Transmit>
    HAL_USART_Transmit(&con, (uint8_t *)CRLF, 2, HAL_MAX_DELAY);
 8004d8a:	4907      	ldr	r1, [pc, #28]	; (8004da8 <puts+0x3c>)
 8004d8c:	4805      	ldr	r0, [pc, #20]	; (8004da4 <puts+0x38>)
 8004d8e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004d92:	2202      	movs	r2, #2
 8004d94:	f7ff ff42 	bl	8004c1c <HAL_USART_Transmit>
    rng_delay();
 8004d98:	f7fd fcf2 	bl	8002780 <rng_delay>
}
 8004d9c:	2001      	movs	r0, #1
 8004d9e:	b002      	add	sp, #8
 8004da0:	bd10      	pop	{r4, pc}
 8004da2:	bf00      	nop
 8004da4:	2009e1c0 	.word	0x2009e1c0
 8004da8:	0800e70b 	.word	0x0800e70b

08004dac <psram_send_byte>:

// psram_send_byte()
//
    void
psram_send_byte(OSPI_HandleTypeDef  *qh, uint8_t cmd_byte, bool is_quad)
{   
 8004dac:	b570      	push	{r4, r5, r6, lr}
 8004dae:	b094      	sub	sp, #80	; 0x50
 8004db0:	4604      	mov	r4, r0
 8004db2:	460e      	mov	r6, r1
 8004db4:	4615      	mov	r5, r2
    // Send single-byte commands to the PSRAM chip. Quad mode or normal SPI.

    OSPI_RegularCmdTypeDef cmd = {
 8004db6:	2100      	movs	r1, #0
 8004db8:	2250      	movs	r2, #80	; 0x50
 8004dba:	4668      	mov	r0, sp
 8004dbc:	f008 fc3a 	bl	800d634 <memset>
        .OperationType = HAL_OSPI_OPTYPE_COMMON_CFG,
        .Instruction = cmd_byte,                    // Exit Quad Mode
        .InstructionMode = is_quad ? HAL_OSPI_INSTRUCTION_4_LINES : HAL_OSPI_INSTRUCTION_1_LINE,
 8004dc0:	2d00      	cmp	r5, #0
 8004dc2:	bf14      	ite	ne
 8004dc4:	2303      	movne	r3, #3
 8004dc6:	2301      	moveq	r3, #1
        .DataMode = HAL_OSPI_DATA_NONE,
        .NbData = 0,                        // how much to read in bytes
    };

    // Start and finish a "Indirection functional mode" request
    HAL_OSPI_Command(qh, &cmd, HAL_MAX_DELAY);
 8004dc8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004dcc:	4669      	mov	r1, sp
 8004dce:	4620      	mov	r0, r4
    OSPI_RegularCmdTypeDef cmd = {
 8004dd0:	9602      	str	r6, [sp, #8]
 8004dd2:	9303      	str	r3, [sp, #12]
    HAL_OSPI_Command(qh, &cmd, HAL_MAX_DELAY);
 8004dd4:	f006 f884 	bl	800aee0 <HAL_OSPI_Command>
}
 8004dd8:	b014      	add	sp, #80	; 0x50
 8004dda:	bd70      	pop	{r4, r5, r6, pc}

08004ddc <psram_setup>:

// psram_setup()
//
    void
psram_setup(void)
{
 8004ddc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004de0:	b0c6      	sub	sp, #280	; 0x118
    // Using OSPI1 block
    OSPI_HandleTypeDef  qh = { 0 };
 8004de2:	2250      	movs	r2, #80	; 0x50
 8004de4:	2100      	movs	r1, #0
 8004de6:	a80a      	add	r0, sp, #40	; 0x28
 8004de8:	f008 fc24 	bl	800d634 <memset>

    // enable clocks
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8004dec:	4b6a      	ldr	r3, [pc, #424]	; (8004f98 <psram_setup+0x1bc>)
    // reset module
    __HAL_RCC_OSPI1_FORCE_RESET();
    __HAL_RCC_OSPI1_RELEASE_RESET();

   // configure pins: Port E PE10-PE15
    GPIO_InitTypeDef setup = {
 8004dee:	4c6b      	ldr	r4, [pc, #428]	; (8004f9c <psram_setup+0x1c0>)
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8004df0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004df2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004df6:	651a      	str	r2, [r3, #80]	; 0x50
 8004df8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004dfa:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8004dfe:	9201      	str	r2, [sp, #4]
 8004e00:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004e02:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004e04:	f042 0210 	orr.w	r2, r2, #16
 8004e08:	64da      	str	r2, [r3, #76]	; 0x4c
 8004e0a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004e0c:	f002 0210 	and.w	r2, r2, #16
 8004e10:	9202      	str	r2, [sp, #8]
 8004e12:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_OSPI1_FORCE_RESET();
 8004e14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e16:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e1a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_OSPI1_RELEASE_RESET();
 8004e1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e1e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004e22:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitTypeDef setup = {
 8004e24:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004e26:	ad05      	add	r5, sp, #20
 8004e28:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004e2a:	6823      	ldr	r3, [r4, #0]
        .Mode = GPIO_MODE_AF_PP,            // not sure
        .Pull = GPIO_NOPULL,                // not sure
        .Speed = GPIO_SPEED_FREQ_VERY_HIGH,
        .Alternate = GPIO_AF10_OCTOSPIM_P1,
    };
    HAL_GPIO_Init(GPIOE, &setup);
 8004e2c:	485c      	ldr	r0, [pc, #368]	; (8004fa0 <psram_setup+0x1c4>)
    GPIO_InitTypeDef setup = {
 8004e2e:	602b      	str	r3, [r5, #0]
    HAL_GPIO_Init(GPIOE, &setup);
 8004e30:	a905      	add	r1, sp, #20
 8004e32:	f7fc f8ef 	bl	8001014 <HAL_GPIO_Init>


    // Config operational values
    qh.Instance = OCTOSPI1;
    qh.Init.FifoThreshold = 1;                          // ?? unused
 8004e36:	4b5b      	ldr	r3, [pc, #364]	; (8004fa4 <psram_setup+0x1c8>)
 8004e38:	2701      	movs	r7, #1
    qh.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
    qh.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;       // want standard mode (but octo only?)
    qh.Init.DeviceSize = 24;                    // assume max size, actual is 8Mbyte
 8004e3a:	2218      	movs	r2, #24
    qh.Init.FifoThreshold = 1;                          // ?? unused
 8004e3c:	e9cd 370a 	strd	r3, r7, [sp, #40]	; 0x28
    qh.Init.ChipSelectHighTime = 1;             // 1, maxed out, seems to work
 8004e40:	e9cd 270e 	strd	r2, r7, [sp, #56]	; 0x38
    qh.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8004e44:	2300      	movs	r3, #0
    qh.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;       // maybe?
 8004e46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    qh.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;     // required!
    qh.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;  // low clock between ops (required, see errata)
#if HCLK_FREQUENCY == 80000000
    qh.Init.ClockPrescaler = 1;                 // prescaler (1=>80Mhz, 2=>40Mhz, etc)
#elif HCLK_FREQUENCY == 120000000
    qh.Init.ClockPrescaler = 2;                 // prescaler (1=>120Mhz, 2=>60Mhz, etc)
 8004e4a:	f04f 0802 	mov.w	r8, #2
#else
#   error "testing needed"
#endif
    qh.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;        // dont need it?
 8004e4e:	f04f 0908 	mov.w	r9, #8
    // - (during reads) 3 => 400ns  4 => 660ns   5+ => 1us 
    // - LATER: Errata 2.8.1 => says shall not use
    qh.Init.ChipSelectBoundary = 0;

    // module init 
    HAL_StatusTypeDef rv = HAL_OSPI_Init(&qh);
 8004e52:	a80a      	add	r0, sp, #40	; 0x28
    qh.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;       // want standard mode (but octo only?)
 8004e54:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
    qh.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;  // low clock between ops (required, see errata)
 8004e58:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
    qh.Init.ChipSelectBoundary = 0;
 8004e5c:	e9cd 3915 	strd	r3, r9, [sp, #84]	; 0x54
    qh.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;       // maybe?
 8004e60:	9214      	str	r2, [sp, #80]	; 0x50
    qh.Init.ClockPrescaler = 2;                 // prescaler (1=>120Mhz, 2=>60Mhz, etc)
 8004e62:	f8cd 8048 	str.w	r8, [sp, #72]	; 0x48
    HAL_StatusTypeDef rv = HAL_OSPI_Init(&qh);
 8004e66:	f005 ffd1 	bl	800ae0c <HAL_OSPI_Init>
    ASSERT(rv == HAL_OK);
 8004e6a:	4606      	mov	r6, r0
 8004e6c:	b110      	cbz	r0, 8004e74 <psram_setup+0x98>
 8004e6e:	484e      	ldr	r0, [pc, #312]	; (8004fa8 <psram_setup+0x1cc>)
 8004e70:	f7fb fdea 	bl	8000a48 <fatal_error>

    // do some SPI commands first

    // Exit Quad mode, to get to a known state, after first power-up
    psram_send_byte(&qh, 0xf5, true);
 8004e74:	463a      	mov	r2, r7
 8004e76:	21f5      	movs	r1, #245	; 0xf5
 8004e78:	a80a      	add	r0, sp, #40	; 0x28
 8004e7a:	f7ff ff97 	bl	8004dac <psram_send_byte>

    // Chip Reset sequence
    psram_send_byte(&qh, 0x66, false);      // reset enable
 8004e7e:	4632      	mov	r2, r6
 8004e80:	2166      	movs	r1, #102	; 0x66
 8004e82:	a80a      	add	r0, sp, #40	; 0x28
 8004e84:	f7ff ff92 	bl	8004dac <psram_send_byte>

    // Read Electronic ID
    // - length not clear from datasheet, but repeats after 8 bytes
    uint8_t psram_chip_eid[8];

    {   OSPI_RegularCmdTypeDef cmd = {
 8004e88:	ad32      	add	r5, sp, #200	; 0xc8
    psram_send_byte(&qh, 0x99, false);      // reset
 8004e8a:	4632      	mov	r2, r6
 8004e8c:	2199      	movs	r1, #153	; 0x99
 8004e8e:	a80a      	add	r0, sp, #40	; 0x28
 8004e90:	f7ff ff8c 	bl	8004dac <psram_send_byte>
    {   OSPI_RegularCmdTypeDef cmd = {
 8004e94:	2250      	movs	r2, #80	; 0x50
 8004e96:	4631      	mov	r1, r6
 8004e98:	4628      	mov	r0, r5
 8004e9a:	f008 fbcb 	bl	800d634 <memset>
 8004e9e:	239f      	movs	r3, #159	; 0x9f
 8004ea0:	e9cd 3734 	strd	r3, r7, [sp, #208]	; 0xd0
 8004ea4:	f44f 5a00 	mov.w	sl, #8192	; 0x2000
 8004ea8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004eac:	e9cd 3a39 	strd	r3, sl, [sp, #228]	; 0xe4
            .DataMode = HAL_OSPI_DATA_1_LINE,
            .NbData = sizeof(psram_chip_eid),                        // how much to read in bytes
        };

        // Start a "Indirection functional mode" request
        rv = HAL_OSPI_Command(&qh, &cmd, HAL_MAX_DELAY);
 8004eb0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    {   OSPI_RegularCmdTypeDef cmd = {
 8004eb4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
        rv = HAL_OSPI_Command(&qh, &cmd, HAL_MAX_DELAY);
 8004eb8:	4629      	mov	r1, r5
 8004eba:	a80a      	add	r0, sp, #40	; 0x28
    {   OSPI_RegularCmdTypeDef cmd = {
 8004ebc:	e9cd 3940 	strd	r3, r9, [sp, #256]	; 0x100
        rv = HAL_OSPI_Command(&qh, &cmd, HAL_MAX_DELAY);
 8004ec0:	f006 f80e 	bl	800aee0 <HAL_OSPI_Command>
        if(rv != HAL_OK) goto fail;
 8004ec4:	2800      	cmp	r0, #0
 8004ec6:	d15d      	bne.n	8004f84 <psram_setup+0x1a8>

        rv = HAL_OSPI_Receive(&qh, psram_chip_eid, HAL_MAX_DELAY);
 8004ec8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004ecc:	a903      	add	r1, sp, #12
 8004ece:	a80a      	add	r0, sp, #40	; 0x28
 8004ed0:	f006 f938 	bl	800b144 <HAL_OSPI_Receive>
        if(rv != HAL_OK) goto fail;
 8004ed4:	4606      	mov	r6, r0
 8004ed6:	2800      	cmp	r0, #0
 8004ed8:	d154      	bne.n	8004f84 <psram_setup+0x1a8>
    }

    //puts2("PSRAM EID: "); 
    //hex_dump(psram_chip_eid, sizeof(psram_chip_eid));
    ASSERT(psram_chip_eid[0] == 0x0d);
 8004eda:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8004ede:	2b0d      	cmp	r3, #13
 8004ee0:	d1c5      	bne.n	8004e6e <psram_setup+0x92>
    ASSERT(psram_chip_eid[1] == 0x5d);
 8004ee2:	f89d 300d 	ldrb.w	r3, [sp, #13]
 8004ee6:	2b5d      	cmp	r3, #93	; 0x5d
 8004ee8:	d1c1      	bne.n	8004e6e <psram_setup+0x92>
    // .. other bits seem pretty similar between devices, they don't claim they are UUID

    // Put into Quad mode
    psram_send_byte(&qh, 0x35, false);  // 0x35 = Enter Quad Mode
 8004eea:	4602      	mov	r2, r0
 8004eec:	2135      	movs	r1, #53	; 0x35
 8004eee:	a80a      	add	r0, sp, #40	; 0x28
 8004ef0:	f7ff ff5c 	bl	8004dac <psram_send_byte>

    // Configure read/write cycles for mem-mapped mode
    {   OSPI_RegularCmdTypeDef cmd = {
 8004ef4:	4631      	mov	r1, r6
 8004ef6:	224c      	movs	r2, #76	; 0x4c
 8004ef8:	a81f      	add	r0, sp, #124	; 0x7c
 8004efa:	f008 fb9b 	bl	800d634 <memset>
 8004efe:	f04f 0903 	mov.w	r9, #3
 8004f02:	f8cd 8078 	str.w	r8, [sp, #120]	; 0x78
 8004f06:	f8cd 8080 	str.w	r8, [sp, #128]	; 0x80
            .DataMode = HAL_OSPI_DATA_4_LINES,
            .NbData = 0,                        // don't care / TBD?
        };

        // Config for write
        rv = HAL_OSPI_Command(&qh, &cmd, HAL_MAX_DELAY);
 8004f0a:	a91e      	add	r1, sp, #120	; 0x78
    {   OSPI_RegularCmdTypeDef cmd = {
 8004f0c:	f44f 7840 	mov.w	r8, #768	; 0x300
 8004f10:	f04f 7640 	mov.w	r6, #50331648	; 0x3000000
        rv = HAL_OSPI_Command(&qh, &cmd, HAL_MAX_DELAY);
 8004f14:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004f18:	a80a      	add	r0, sp, #40	; 0x28
    {   OSPI_RegularCmdTypeDef cmd = {
 8004f1a:	e9cd 8a25 	strd	r8, sl, [sp, #148]	; 0x94
 8004f1e:	f8cd 9084 	str.w	r9, [sp, #132]	; 0x84
 8004f22:	962c      	str	r6, [sp, #176]	; 0xb0
        rv = HAL_OSPI_Command(&qh, &cmd, HAL_MAX_DELAY);
 8004f24:	f005 ffdc 	bl	800aee0 <HAL_OSPI_Command>
        if(rv != HAL_OK) goto fail;
 8004f28:	4601      	mov	r1, r0
 8004f2a:	bb58      	cbnz	r0, 8004f84 <psram_setup+0x1a8>

        // .. for read
        OSPI_RegularCmdTypeDef cmd2 = {
 8004f2c:	224c      	movs	r2, #76	; 0x4c
 8004f2e:	a833      	add	r0, sp, #204	; 0xcc
 8004f30:	f008 fb80 	bl	800d634 <memset>
 8004f34:	23eb      	movs	r3, #235	; 0xeb
 8004f36:	e9cd 3934 	strd	r3, r9, [sp, #208]	; 0xd0
            .DataMode = HAL_OSPI_DATA_4_LINES,
            .NbData = 0,                        // don't care / TBD?
        };

        // Config for read
        rv = HAL_OSPI_Command(&qh, &cmd2, HAL_MAX_DELAY);
 8004f3a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
        OSPI_RegularCmdTypeDef cmd2 = {
 8004f3e:	2306      	movs	r3, #6
        rv = HAL_OSPI_Command(&qh, &cmd2, HAL_MAX_DELAY);
 8004f40:	4629      	mov	r1, r5
 8004f42:	a80a      	add	r0, sp, #40	; 0x28
        OSPI_RegularCmdTypeDef cmd2 = {
 8004f44:	e9cd 8a39 	strd	r8, sl, [sp, #228]	; 0xe4
 8004f48:	9732      	str	r7, [sp, #200]	; 0xc8
 8004f4a:	9640      	str	r6, [sp, #256]	; 0x100
 8004f4c:	9343      	str	r3, [sp, #268]	; 0x10c
        rv = HAL_OSPI_Command(&qh, &cmd2, HAL_MAX_DELAY);
 8004f4e:	f005 ffc7 	bl	800aee0 <HAL_OSPI_Command>
        if(rv != HAL_OK) goto fail;
 8004f52:	b9b8      	cbnz	r0, 8004f84 <psram_setup+0x1a8>
    }

    // config for memmap
    {   OSPI_MemoryMappedTypeDef mmap = {
 8004f54:	e9d4 0101 	ldrd	r0, r1, [r4, #4]
 8004f58:	e885 0003 	stmia.w	r5, {r0, r1}
           // Need this so that CS lines returns to inactive sometimes.
          .TimeOutActivation = HAL_OSPI_TIMEOUT_COUNTER_ENABLE,
          .TimeOutPeriod = 16,          // no idea, max value 0xffff
        };

        rv = HAL_OSPI_MemoryMapped(&qh, &mmap);
 8004f5c:	4629      	mov	r1, r5
 8004f5e:	a80a      	add	r0, sp, #40	; 0x28
 8004f60:	f006 f9d6 	bl	800b310 <HAL_OSPI_MemoryMapped>
        if(rv != HAL_OK) goto fail;
 8004f64:	b970      	cbnz	r0, 8004f84 <psram_setup+0x1a8>
#else
    // Only a quick operational check only here. Non-destructive.
    {   __IO uint32_t    *ptr = (uint32_t *)(PSRAM_BASE+PSRAM_SIZE-4);
        uint32_t    tmp;

        tmp = *ptr;
 8004f66:	4b11      	ldr	r3, [pc, #68]	; (8004fac <psram_setup+0x1d0>)
        *ptr = 0x55aa1234;
 8004f68:	4a11      	ldr	r2, [pc, #68]	; (8004fb0 <psram_setup+0x1d4>)
        tmp = *ptr;
 8004f6a:	f8d3 1ffc 	ldr.w	r1, [r3, #4092]	; 0xffc
        *ptr = 0x55aa1234;
 8004f6e:	f8c3 2ffc 	str.w	r2, [r3, #4092]	; 0xffc
        if(*ptr != 0x55aa1234) goto fail;
 8004f72:	f8d3 0ffc 	ldr.w	r0, [r3, #4092]	; 0xffc
 8004f76:	4290      	cmp	r0, r2
 8004f78:	d104      	bne.n	8004f84 <psram_setup+0x1a8>
        *ptr = tmp;
 8004f7a:	f8c3 1ffc 	str.w	r1, [r3, #4092]	; 0xffc

    oled_setup();
    oled_show(screen_fatal);

    LOCKUP_FOREVER();
}
 8004f7e:	b046      	add	sp, #280	; 0x118
 8004f80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    puts("PSRAM fail");
 8004f84:	480b      	ldr	r0, [pc, #44]	; (8004fb4 <psram_setup+0x1d8>)
 8004f86:	f7ff fef1 	bl	8004d6c <puts>
    oled_setup();
 8004f8a:	f7fb fecd 	bl	8000d28 <oled_setup>
    oled_show(screen_fatal);
 8004f8e:	480a      	ldr	r0, [pc, #40]	; (8004fb8 <psram_setup+0x1dc>)
 8004f90:	f7fb ff5a 	bl	8000e48 <oled_show>
    LOCKUP_FOREVER();
 8004f94:	bf30      	wfi
 8004f96:	e7fd      	b.n	8004f94 <psram_setup+0x1b8>
 8004f98:	40021000 	.word	0x40021000
 8004f9c:	0800e768 	.word	0x0800e768
 8004fa0:	48001000 	.word	0x48001000
 8004fa4:	a0001000 	.word	0xa0001000
 8004fa8:	0800e3a0 	.word	0x0800e3a0
 8004fac:	907ff000 	.word	0x907ff000
 8004fb0:	55aa1234 	.word	0x55aa1234
 8004fb4:	0800e71e 	.word	0x0800e71e
 8004fb8:	0800db12 	.word	0x0800db12

08004fbc <psram_wipe>:

// psram_wipe()
//
    void
psram_wipe(void)
{
 8004fbc:	b508      	push	{r3, lr}
    if(OCTOSPI1->CR == 0) return;       // PSRAM not enabled (yet?)
 8004fbe:	4b06      	ldr	r3, [pc, #24]	; (8004fd8 <psram_wipe+0x1c>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	b143      	cbz	r3, 8004fd6 <psram_wipe+0x1a>

    // Fast! But real; maybe 150ms
    //puts2("PSRAM Wipe: ");
    memset4((uint32_t *)PSRAM_BASE, rng_sample(), PSRAM_SIZE);
 8004fc4:	f7fd fb88 	bl	80026d8 <rng_sample>
 8004fc8:	f04f 4310 	mov.w	r3, #2415919104	; 0x90000000
        *dest = value;
 8004fcc:	f843 0b04 	str.w	r0, [r3], #4
    for(; byte_len; byte_len-=4, dest++) {
 8004fd0:	f113 4fdf 	cmn.w	r3, #1870659584	; 0x6f800000
 8004fd4:	d1fa      	bne.n	8004fcc <psram_wipe+0x10>
    //puts("done");
}
 8004fd6:	bd08      	pop	{r3, pc}
 8004fd8:	a0001000 	.word	0xa0001000

08004fdc <psram_do_upgrade>:
// NOTE: Incoming start address is typically not aligned.
//
    void
psram_do_upgrade(const uint8_t *start, uint32_t size)
{
    ASSERT(size >= FW_MIN_LENGTH);
 8004fdc:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
{
 8004fe0:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8004fe4:	4607      	mov	r7, r0
 8004fe6:	460d      	mov	r5, r1
    ASSERT(size >= FW_MIN_LENGTH);
 8004fe8:	d202      	bcs.n	8004ff0 <psram_do_upgrade+0x14>
                puts2("erase rv=");
                puthex2(rv);
                putchar('\n');
            }
#endif
            ASSERT(rv == 0);
 8004fea:	482b      	ldr	r0, [pc, #172]	; (8005098 <psram_do_upgrade+0xbc>)
 8004fec:	f7fb fd2c 	bl	8000a48 <fatal_error>
    h->start = start;
 8004ff0:	4b2a      	ldr	r3, [pc, #168]	; (800509c <psram_do_upgrade+0xc0>)
    h->magic1 = RECHDR_MAGIC1;
 8004ff2:	4a2b      	ldr	r2, [pc, #172]	; (80050a0 <psram_do_upgrade+0xc4>)
    h->start = start;
 8004ff4:	6058      	str	r0, [r3, #4]
    h->size = size;
 8004ff6:	6099      	str	r1, [r3, #8]
    h->magic1 = RECHDR_MAGIC1;
 8004ff8:	601a      	str	r2, [r3, #0]
    h->magic2 = RECHDR_MAGIC2;
 8004ffa:	4a2a      	ldr	r2, [pc, #168]	; (80050a4 <psram_do_upgrade+0xc8>)
 8004ffc:	60da      	str	r2, [r3, #12]
    flash_setup0();
 8004ffe:	f7fc ffe5 	bl	8001fcc <flash_setup0>
    flash_unlock();
 8005002:	f7fd f807 	bl	8002014 <flash_unlock>
            oled_show_progress(screen_upgrading, pos*100/size);
 8005006:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 80050b4 <psram_do_upgrade+0xd8>
    for(uint32_t pos=0; pos < size; pos += 8) {
 800500a:	2400      	movs	r4, #0
            oled_show_progress(screen_upgrading, pos*100/size);
 800500c:	f04f 0964 	mov.w	r9, #100	; 0x64
        uint32_t dest = FIRMWARE_START+pos;
 8005010:	f104 6600 	add.w	r6, r4, #134217728	; 0x8000000
        if(dest % (4*FLASH_ERASE_SIZE) == 0) {
 8005014:	f3c4 030d 	ubfx	r3, r4, #0, #14
 8005018:	f506 3600 	add.w	r6, r6, #131072	; 0x20000
 800501c:	b933      	cbnz	r3, 800502c <psram_do_upgrade+0x50>
            oled_show_progress(screen_upgrading, pos*100/size);
 800501e:	fb09 f104 	mul.w	r1, r9, r4
 8005022:	4650      	mov	r0, sl
 8005024:	fbb1 f1f5 	udiv	r1, r1, r5
 8005028:	f7fb ff50 	bl	8000ecc <oled_show_progress>
        if(dest % FLASH_ERASE_SIZE == 0) {
 800502c:	f3c6 030b 	ubfx	r3, r6, #0, #12
 8005030:	b97b      	cbnz	r3, 8005052 <psram_do_upgrade+0x76>
            rv = flash_page_erase(dest);
 8005032:	4630      	mov	r0, r6
 8005034:	f008 fb40 	bl	800d6b8 <__flash_page_erase_veneer>
            if(rv) {
 8005038:	4680      	mov	r8, r0
 800503a:	b150      	cbz	r0, 8005052 <psram_do_upgrade+0x76>
                puts2("erase rv=");
 800503c:	481a      	ldr	r0, [pc, #104]	; (80050a8 <psram_do_upgrade+0xcc>)
 800503e:	f7ff fe07 	bl	8004c50 <puts2>
                puthex2(rv);
 8005042:	fa5f f088 	uxtb.w	r0, r8
 8005046:	f7ff fe35 	bl	8004cb4 <puthex2>
                putchar('\n');
 800504a:	200a      	movs	r0, #10
 800504c:	f7ff fe14 	bl	8004c78 <putchar>
 8005050:	e7cb      	b.n	8004fea <psram_do_upgrade+0xe>
        }

        memcpy(&tmp, start+pos, 8);
 8005052:	193a      	adds	r2, r7, r4
 8005054:	5938      	ldr	r0, [r7, r4]
 8005056:	6851      	ldr	r1, [r2, #4]
 8005058:	466b      	mov	r3, sp
 800505a:	c303      	stmia	r3!, {r0, r1}
        rv = flash_burn(dest, tmp);
 800505c:	4630      	mov	r0, r6
 800505e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005062:	f008 fb25 	bl	800d6b0 <__flash_burn_veneer>
#if 1
        if(rv) {
 8005066:	4680      	mov	r8, r0
 8005068:	b168      	cbz	r0, 8005086 <psram_do_upgrade+0xaa>
            puts2("burn rv=");
 800506a:	4810      	ldr	r0, [pc, #64]	; (80050ac <psram_do_upgrade+0xd0>)
 800506c:	f7ff fdf0 	bl	8004c50 <puts2>
            puthex2(rv);
 8005070:	fa5f f088 	uxtb.w	r0, r8
 8005074:	f7ff fe1e 	bl	8004cb4 <puthex2>
            puts2(" addr=");
 8005078:	480d      	ldr	r0, [pc, #52]	; (80050b0 <psram_do_upgrade+0xd4>)
 800507a:	f7ff fde9 	bl	8004c50 <puts2>
            puthex8(dest);
 800507e:	4630      	mov	r0, r6
 8005080:	f7ff fe42 	bl	8004d08 <puthex8>
            putchar('\n');
 8005084:	e7e1      	b.n	800504a <psram_do_upgrade+0x6e>
    for(uint32_t pos=0; pos < size; pos += 8) {
 8005086:	3408      	adds	r4, #8
 8005088:	42a5      	cmp	r5, r4
 800508a:	d8c1      	bhi.n	8005010 <psram_do_upgrade+0x34>
#endif
        ASSERT(rv == 0);
    }

    flash_lock();
}
 800508c:	b002      	add	sp, #8
 800508e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    flash_lock();
 8005092:	f7fc bfb7 	b.w	8002004 <flash_lock>
 8005096:	bf00      	nop
 8005098:	0800e3a0 	.word	0x0800e3a0
 800509c:	907ff800 	.word	0x907ff800
 80050a0:	dbcc8350 	.word	0xdbcc8350
 80050a4:	bafcfba3 	.word	0xbafcfba3
 80050a8:	0800e729 	.word	0x0800e729
 80050ac:	0800e733 	.word	0x0800e733
 80050b0:	0800e73c 	.word	0x0800e73c
 80050b4:	0800e14b 	.word	0x0800e14b

080050b8 <psram_recover_firmware>:
{
 80050b8:	b510      	push	{r4, lr}
    if(    (h->magic1 != RECHDR_MAGIC1)
 80050ba:	4c1f      	ldr	r4, [pc, #124]	; (8005138 <psram_recover_firmware+0x80>)
 80050bc:	4b1f      	ldr	r3, [pc, #124]	; (800513c <psram_recover_firmware+0x84>)
 80050be:	6822      	ldr	r2, [r4, #0]
 80050c0:	429a      	cmp	r2, r3
{
 80050c2:	b088      	sub	sp, #32
    if(    (h->magic1 != RECHDR_MAGIC1)
 80050c4:	d113      	bne.n	80050ee <psram_recover_firmware+0x36>
        || (h->magic2 != RECHDR_MAGIC2)
 80050c6:	68e2      	ldr	r2, [r4, #12]
 80050c8:	4b1d      	ldr	r3, [pc, #116]	; (8005140 <psram_recover_firmware+0x88>)
 80050ca:	429a      	cmp	r2, r3
 80050cc:	d10f      	bne.n	80050ee <psram_recover_firmware+0x36>
        || ((uint32_t)h->start < PSRAM_BASE) 
 80050ce:	6863      	ldr	r3, [r4, #4]
 80050d0:	f1b3 4f10 	cmp.w	r3, #2415919104	; 0x90000000
 80050d4:	d30b      	bcc.n	80050ee <psram_recover_firmware+0x36>
        || ((uint32_t)h->start >= PSRAM_BASE+(PSRAM_SIZE/2)) 
 80050d6:	6862      	ldr	r2, [r4, #4]
 80050d8:	4b1a      	ldr	r3, [pc, #104]	; (8005144 <psram_recover_firmware+0x8c>)
 80050da:	429a      	cmp	r2, r3
 80050dc:	d807      	bhi.n	80050ee <psram_recover_firmware+0x36>
        || (h->size > FW_MAX_LENGTH_MK4) 
 80050de:	68a3      	ldr	r3, [r4, #8]
 80050e0:	f5b3 1ff0 	cmp.w	r3, #1966080	; 0x1e0000
 80050e4:	d803      	bhi.n	80050ee <psram_recover_firmware+0x36>
        || (h->size < FW_MIN_LENGTH)
 80050e6:	68a3      	ldr	r3, [r4, #8]
 80050e8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80050ec:	d205      	bcs.n	80050fa <psram_recover_firmware+0x42>
        puts("PSR: nada");
 80050ee:	4816      	ldr	r0, [pc, #88]	; (8005148 <psram_recover_firmware+0x90>)
        puts("PSR: version");
 80050f0:	f7ff fe3c 	bl	8004d6c <puts>
}
 80050f4:	2000      	movs	r0, #0
 80050f6:	b008      	add	sp, #32
 80050f8:	bd10      	pop	{r4, pc}
    bool ok = verify_firmware_in_ram(h->start, h->size, world_check);
 80050fa:	6860      	ldr	r0, [r4, #4]
 80050fc:	68a1      	ldr	r1, [r4, #8]
 80050fe:	466a      	mov	r2, sp
 8005100:	f7fc fdaa 	bl	8001c58 <verify_firmware_in_ram>
    if(!ok) {
 8005104:	b908      	cbnz	r0, 800510a <psram_recover_firmware+0x52>
        puts("PSR: !check");
 8005106:	4811      	ldr	r0, [pc, #68]	; (800514c <psram_recover_firmware+0x94>)
 8005108:	e7f2      	b.n	80050f0 <psram_recover_firmware+0x38>
    if(!verify_world_checksum(world_check)) {
 800510a:	4668      	mov	r0, sp
 800510c:	f7fc fdf8 	bl	8001d00 <verify_world_checksum>
 8005110:	b908      	cbnz	r0, 8005116 <psram_recover_firmware+0x5e>
        puts("PSR: version");
 8005112:	480f      	ldr	r0, [pc, #60]	; (8005150 <psram_recover_firmware+0x98>)
 8005114:	e7ec      	b.n	80050f0 <psram_recover_firmware+0x38>
    psram_do_upgrade(h->start, h->size);
 8005116:	6860      	ldr	r0, [r4, #4]
 8005118:	68a1      	ldr	r1, [r4, #8]
 800511a:	f7ff ff5f 	bl	8004fdc <psram_do_upgrade>
 800511e:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8005122:	490c      	ldr	r1, [pc, #48]	; (8005154 <psram_recover_firmware+0x9c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8005124:	4b0c      	ldr	r3, [pc, #48]	; (8005158 <psram_recover_firmware+0xa0>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8005126:	68ca      	ldr	r2, [r1, #12]
 8005128:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800512c:	4313      	orrs	r3, r2
 800512e:	60cb      	str	r3, [r1, #12]
 8005130:	f3bf 8f4f 	dsb	sy
    __NOP();
 8005134:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8005136:	e7fd      	b.n	8005134 <psram_recover_firmware+0x7c>
 8005138:	907ff800 	.word	0x907ff800
 800513c:	dbcc8350 	.word	0xdbcc8350
 8005140:	bafcfba3 	.word	0xbafcfba3
 8005144:	903fffff 	.word	0x903fffff
 8005148:	0800e743 	.word	0x0800e743
 800514c:	0800e74d 	.word	0x0800e74d
 8005150:	0800e759 	.word	0x0800e759
 8005154:	e000ed00 	.word	0xe000ed00
 8005158:	05fa0004 	.word	0x05fa0004

0800515c <sdcard_light>:

// sdcard_light()
//
    void inline
sdcard_light(bool on)
{
 800515c:	4602      	mov	r2, r0
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, !!on);    // turn LED off
 800515e:	2180      	movs	r1, #128	; 0x80
 8005160:	4801      	ldr	r0, [pc, #4]	; (8005168 <sdcard_light+0xc>)
 8005162:	f7fc b8d1 	b.w	8001308 <HAL_GPIO_WritePin>
 8005166:	bf00      	nop
 8005168:	48000800 	.word	0x48000800

0800516c <sdcard_is_inserted>:

// sdcard_is_inserted()
//
    bool
sdcard_is_inserted(void)
{
 800516c:	b508      	push	{r3, lr}
    return !!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13); 
 800516e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005172:	4803      	ldr	r0, [pc, #12]	; (8005180 <sdcard_is_inserted+0x14>)
 8005174:	f7fc f8c2 	bl	80012fc <HAL_GPIO_ReadPin>
}
 8005178:	3800      	subs	r0, #0
 800517a:	bf18      	it	ne
 800517c:	2001      	movne	r0, #1
 800517e:	bd08      	pop	{r3, pc}
 8005180:	48000800 	.word	0x48000800

08005184 <sdcard_try_file>:

// sdcard_try_file()
//
    void
sdcard_try_file(uint32_t blk_pos)
{
 8005184:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005188:	f5ad 5d81 	sub.w	sp, sp, #4128	; 0x1020
 800518c:	b082      	sub	sp, #8
 800518e:	4606      	mov	r6, r0
    oled_show(screen_verify);
 8005190:	4832      	ldr	r0, [pc, #200]	; (800525c <sdcard_try_file+0xd8>)
    // read full possible file into PSRAM, assume continguous, and big enough
    uint8_t *ps = (uint8_t *)PSRAM_BASE;
    uint8_t buf[512*8];      // half of all our SRAM 0x00002000
    
    for(uint32_t off = 0; off < FW_MAX_LENGTH_MK4; off += sizeof(buf)) {
        int rv = HAL_SD_ReadBlocks(&hsd, buf, blk_pos+(off/512), sizeof(buf)/512, 60000);
 8005192:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 800527c <sdcard_try_file+0xf8>
    oled_show(screen_verify);
 8005196:	f7fb fe57 	bl	8000e48 <oled_show>
    for(uint32_t off = 0; off < FW_MAX_LENGTH_MK4; off += sizeof(buf)) {
 800519a:	2500      	movs	r5, #0
        int rv = HAL_SD_ReadBlocks(&hsd, buf, blk_pos+(off/512), sizeof(buf)/512, 60000);
 800519c:	f64e 2760 	movw	r7, #60000	; 0xea60
 80051a0:	9700      	str	r7, [sp, #0]
 80051a2:	2308      	movs	r3, #8
 80051a4:	eb06 2255 	add.w	r2, r6, r5, lsr #9
 80051a8:	a90a      	add	r1, sp, #40	; 0x28
 80051aa:	4640      	mov	r0, r8
 80051ac:	f006 fe2c 	bl	800be08 <HAL_SD_ReadBlocks>
        if(rv != HAL_OK) {
 80051b0:	4604      	mov	r4, r0
 80051b2:	b138      	cbz	r0, 80051c4 <sdcard_try_file+0x40>
            puts("long read fail");
 80051b4:	482a      	ldr	r0, [pc, #168]	; (8005260 <sdcard_try_file+0xdc>)

    // Check we have the **right** firmware, based on the world check sum
    // but don't set the light at this point.
    // - this includes check over bootrom (ourselves)
    if(!verify_world_checksum(world_check)) {
        puts("wrong world");
 80051b6:	f7ff fdd9 	bl	8004d6c <puts>
    // Do the upgrade, using PSRAM data.
    psram_do_upgrade(start, len);

    // done
    NVIC_SystemReset();
}
 80051ba:	f50d 5d81 	add.w	sp, sp, #4128	; 0x1020
 80051be:	b002      	add	sp, #8
 80051c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        memcpy(ps + off, buf, sizeof(buf));
 80051c4:	f105 4010 	add.w	r0, r5, #2415919104	; 0x90000000
 80051c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80051cc:	a90a      	add	r1, sp, #40	; 0x28
    for(uint32_t off = 0; off < FW_MAX_LENGTH_MK4; off += sizeof(buf)) {
 80051ce:	f505 5580 	add.w	r5, r5, #4096	; 0x1000
        memcpy(ps + off, buf, sizeof(buf));
 80051d2:	f008 fa07 	bl	800d5e4 <memcpy>
    for(uint32_t off = 0; off < FW_MAX_LENGTH_MK4; off += sizeof(buf)) {
 80051d6:	f5b5 1ff0 	cmp.w	r5, #1966080	; 0x1e0000
 80051da:	d1e1      	bne.n	80051a0 <sdcard_try_file+0x1c>
    for(int idx=0; idx<file->targets; idx++) {
 80051dc:	f04f 4310 	mov.w	r3, #2415919104	; 0x90000000
            if(elem->addr == FIRMWARE_START) {
 80051e0:	4d20      	ldr	r5, [pc, #128]	; (8005264 <sdcard_try_file+0xe0>)
    for(int idx=0; idx<file->targets; idx++) {
 80051e2:	7a99      	ldrb	r1, [r3, #10]
 80051e4:	4620      	mov	r0, r4
    ptr += sizeof(DFUFile_t);
 80051e6:	330b      	adds	r3, #11
    for(int idx=0; idx<file->targets; idx++) {
 80051e8:	4288      	cmp	r0, r1
 80051ea:	db01      	blt.n	80051f0 <sdcard_try_file+0x6c>
    puts("DFU parse fail");
 80051ec:	481e      	ldr	r0, [pc, #120]	; (8005268 <sdcard_try_file+0xe4>)
 80051ee:	e7e2      	b.n	80051b6 <sdcard_try_file+0x32>
        for(int ei=0; ei<target->elements; ei++) {
 80051f0:	f8d3 610e 	ldr.w	r6, [r3, #270]	; 0x10e
 80051f4:	2200      	movs	r2, #0
        ptr += sizeof(DFUTarget_t);
 80051f6:	f503 7389 	add.w	r3, r3, #274	; 0x112
        for(int ei=0; ei<target->elements; ei++) {
 80051fa:	42b2      	cmp	r2, r6
 80051fc:	d101      	bne.n	8005202 <sdcard_try_file+0x7e>
    for(int idx=0; idx<file->targets; idx++) {
 80051fe:	3001      	adds	r0, #1
 8005200:	e7f2      	b.n	80051e8 <sdcard_try_file+0x64>
            ptr += sizeof(DFUElement_t);
 8005202:	461c      	mov	r4, r3
            if(elem->addr == FIRMWARE_START) {
 8005204:	f854 7b08 	ldr.w	r7, [r4], #8
 8005208:	42af      	cmp	r7, r5
 800520a:	d110      	bne.n	800522e <sdcard_try_file+0xaa>
                *target_size = elem->size;
 800520c:	685d      	ldr	r5, [r3, #4]
    bool ok = verify_firmware_in_ram(start, len, world_check);
 800520e:	aa02      	add	r2, sp, #8
 8005210:	4629      	mov	r1, r5
 8005212:	4620      	mov	r0, r4
 8005214:	f7fc fd20 	bl	8001c58 <verify_firmware_in_ram>
    if(!ok) return;
 8005218:	2800      	cmp	r0, #0
 800521a:	d0ce      	beq.n	80051ba <sdcard_try_file+0x36>
    puts("good firmware");
 800521c:	4813      	ldr	r0, [pc, #76]	; (800526c <sdcard_try_file+0xe8>)
 800521e:	f7ff fda5 	bl	8004d6c <puts>
    if(!verify_world_checksum(world_check)) {
 8005222:	a802      	add	r0, sp, #8
 8005224:	f7fc fd6c 	bl	8001d00 <verify_world_checksum>
 8005228:	b920      	cbnz	r0, 8005234 <sdcard_try_file+0xb0>
        puts("wrong world");
 800522a:	4811      	ldr	r0, [pc, #68]	; (8005270 <sdcard_try_file+0xec>)
 800522c:	e7c3      	b.n	80051b6 <sdcard_try_file+0x32>
        for(int ei=0; ei<target->elements; ei++) {
 800522e:	3201      	adds	r2, #1
            ptr += sizeof(DFUElement_t);
 8005230:	4623      	mov	r3, r4
 8005232:	e7e2      	b.n	80051fa <sdcard_try_file+0x76>
    sdcard_light(false);
 8005234:	2000      	movs	r0, #0
 8005236:	f7ff ff91 	bl	800515c <sdcard_light>
    psram_do_upgrade(start, len);
 800523a:	4629      	mov	r1, r5
 800523c:	4620      	mov	r0, r4
 800523e:	f7ff fecd 	bl	8004fdc <psram_do_upgrade>
 8005242:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8005246:	490b      	ldr	r1, [pc, #44]	; (8005274 <sdcard_try_file+0xf0>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8005248:	4b0b      	ldr	r3, [pc, #44]	; (8005278 <sdcard_try_file+0xf4>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800524a:	68ca      	ldr	r2, [r1, #12]
 800524c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8005250:	4313      	orrs	r3, r2
 8005252:	60cb      	str	r3, [r1, #12]
 8005254:	f3bf 8f4f 	dsb	sy
    __NOP();
 8005258:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 800525a:	e7fd      	b.n	8005258 <sdcard_try_file+0xd4>
 800525c:	0800e202 	.word	0x0800e202
 8005260:	0800e784 	.word	0x0800e784
 8005264:	08020000 	.word	0x08020000
 8005268:	0800e793 	.word	0x0800e793
 800526c:	0800e7a2 	.word	0x0800e7a2
 8005270:	0800e7b0 	.word	0x0800e7b0
 8005274:	e000ed00 	.word	0xe000ed00
 8005278:	05fa0004 	.word	0x05fa0004
 800527c:	2009e220 	.word	0x2009e220

08005280 <sdcard_search>:

// sdcard_search()
//
    void
sdcard_search(void)
{
 8005280:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    oled_show(screen_search);
 8005284:	4852      	ldr	r0, [pc, #328]	; (80053d0 <sdcard_search+0x150>)
{
 8005286:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
    oled_show(screen_search);
 800528a:	f7fb fddd 	bl	8000e48 <oled_show>

    if(!sdcard_is_inserted()) return;
 800528e:	f7ff ff6d 	bl	800516c <sdcard_is_inserted>
 8005292:	2800      	cmp	r0, #0
 8005294:	d077      	beq.n	8005386 <sdcard_search+0x106>
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8005296:	4f4f      	ldr	r7, [pc, #316]	; (80053d4 <sdcard_search+0x154>)

    uint32_t num_blocks;

    // open card (power it) and get details, do setup
    puts2("SDCard: ");
 8005298:	484f      	ldr	r0, [pc, #316]	; (80053d8 <sdcard_search+0x158>)
    {   GPIO_InitTypeDef setup = {
 800529a:	4c50      	ldr	r4, [pc, #320]	; (80053dc <sdcard_search+0x15c>)
    puts2("SDCard: ");
 800529c:	f7ff fcd8 	bl	8004c50 <puts2>
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80052a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052a2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80052a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80052a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052ae:	9303      	str	r3, [sp, #12]
 80052b0:	9b03      	ldr	r3, [sp, #12]
    {   GPIO_InitTypeDef setup = {
 80052b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80052b4:	ad04      	add	r5, sp, #16
 80052b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80052b8:	f854 3b04 	ldr.w	r3, [r4], #4
 80052bc:	602b      	str	r3, [r5, #0]
        HAL_GPIO_Init(GPIOC, &setup);
 80052be:	4848      	ldr	r0, [pc, #288]	; (80053e0 <sdcard_search+0x160>)
 80052c0:	a904      	add	r1, sp, #16
 80052c2:	f7fb fea7 	bl	8001014 <HAL_GPIO_Init>
    {   GPIO_InitTypeDef setup = {
 80052c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80052c8:	ae04      	add	r6, sp, #16
 80052ca:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80052cc:	6823      	ldr	r3, [r4, #0]
 80052ce:	602b      	str	r3, [r5, #0]
        HAL_GPIO_Init(GPIOD, &setup);
 80052d0:	4844      	ldr	r0, [pc, #272]	; (80053e4 <sdcard_search+0x164>)
    memset(&hsd, 0, sizeof(SD_HandleTypeDef));
 80052d2:	4d45      	ldr	r5, [pc, #276]	; (80053e8 <sdcard_search+0x168>)
        HAL_GPIO_Init(GPIOD, &setup);
 80052d4:	a904      	add	r1, sp, #16
 80052d6:	f7fb fe9d 	bl	8001014 <HAL_GPIO_Init>
    __HAL_RCC_SDMMC1_FORCE_RESET();
 80052da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052dc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80052e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    __HAL_RCC_SDMMC1_RELEASE_RESET();
 80052e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052e4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80052e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    memset(&hsd, 0, sizeof(SD_HandleTypeDef));
 80052ea:	2280      	movs	r2, #128	; 0x80
 80052ec:	2100      	movs	r1, #0
 80052ee:	4628      	mov	r0, r5
 80052f0:	f008 f9a0 	bl	800d634 <memset>
    puts2("SDCard: ");
 80052f4:	4838      	ldr	r0, [pc, #224]	; (80053d8 <sdcard_search+0x158>)
 80052f6:	f7ff fcab 	bl	8004c50 <puts2>
    hsd.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80052fa:	4a3c      	ldr	r2, [pc, #240]	; (80053ec <sdcard_search+0x16c>)
 80052fc:	2300      	movs	r3, #0
 80052fe:	e9c5 2300 	strd	r2, r3, [r5]
    hsd.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_ENABLE;
 8005302:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    hsd.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8005306:	e9c5 2302 	strd	r2, r3, [r5, #8]
    hsd.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800530a:	612b      	str	r3, [r5, #16]
    int rv = HAL_SD_Init(&hsd);
 800530c:	4628      	mov	r0, r5
    hsd.Init.ClockDiv = SDMMC_TRANSFER_CLK_DIV;
 800530e:	2303      	movs	r3, #3
 8005310:	616b      	str	r3, [r5, #20]
    int rv = HAL_SD_Init(&hsd);
 8005312:	f007 faf3 	bl	800c8fc <HAL_SD_Init>
    if(rv != HAL_OK) {
 8005316:	4604      	mov	r4, r0
 8005318:	b130      	cbz	r0, 8005328 <sdcard_search+0xa8>
        puts("init fail");
 800531a:	4835      	ldr	r0, [pc, #212]	; (80053f0 <sdcard_search+0x170>)
            oled_show_progress(screen_search, pos*100 / num_blocks);
            sdcard_light(true);
        }
    }

}
 800531c:	f50d 7d04 	add.w	sp, sp, #528	; 0x210
 8005320:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        puts("bsize?");
 8005324:	f7ff bd22 	b.w	8004d6c <puts>
    sdcard_light(true);
 8005328:	2001      	movs	r0, #1
 800532a:	f7ff ff17 	bl	800515c <sdcard_light>
    rv = HAL_SD_ConfigSpeedBusOperation(&hsd, SDMMC_SPEED_MODE_AUTO);
 800532e:	4621      	mov	r1, r4
 8005330:	4628      	mov	r0, r5
 8005332:	f007 fbbb 	bl	800caac <HAL_SD_ConfigSpeedBusOperation>
    if(rv != HAL_OK) {
 8005336:	b108      	cbz	r0, 800533c <sdcard_search+0xbc>
        puts("speed");
 8005338:	482e      	ldr	r0, [pc, #184]	; (80053f4 <sdcard_search+0x174>)
 800533a:	e7ef      	b.n	800531c <sdcard_search+0x9c>
    rv = HAL_SD_ConfigWideBusOperation(&hsd, SDMMC_BUS_WIDE_4B);
 800533c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005340:	4628      	mov	r0, r5
 8005342:	f007 fa05 	bl	800c750 <HAL_SD_ConfigWideBusOperation>
    if(rv != HAL_OK) {
 8005346:	4604      	mov	r4, r0
 8005348:	b108      	cbz	r0, 800534e <sdcard_search+0xce>
        puts("wide");
 800534a:	482b      	ldr	r0, [pc, #172]	; (80053f8 <sdcard_search+0x178>)
 800534c:	e7e6      	b.n	800531c <sdcard_search+0x9c>
    if(hsd.SdCard.BlockSize != 512) {
 800534e:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8005350:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005354:	d001      	beq.n	800535a <sdcard_search+0xda>
        puts("bsize?");
 8005356:	4829      	ldr	r0, [pc, #164]	; (80053fc <sdcard_search+0x17c>)
 8005358:	e7e0      	b.n	800531c <sdcard_search+0x9c>
    puts("ok");
 800535a:	4829      	ldr	r0, [pc, #164]	; (8005400 <sdcard_search+0x180>)
    *num_blocks = hsd.SdCard.BlockNbr;
 800535c:	6cee      	ldr	r6, [r5, #76]	; 0x4c
        if(memcmp(blk, "DfuSe", 5) == 0) {
 800535e:	4f29      	ldr	r7, [pc, #164]	; (8005404 <sdcard_search+0x184>)
            oled_show_progress(screen_search, pos*100 / num_blocks);
 8005360:	f8df 806c 	ldr.w	r8, [pc, #108]	; 80053d0 <sdcard_search+0x150>
    puts("ok");
 8005364:	f7ff fd02 	bl	8004d6c <puts>
    for(int pos=0; pos<num_blocks; pos += 1) {
 8005368:	42b4      	cmp	r4, r6
 800536a:	d00c      	beq.n	8005386 <sdcard_search+0x106>
        int rv = HAL_SD_ReadBlocks(&hsd, blk, pos, 1, 60000);
 800536c:	f64e 2360 	movw	r3, #60000	; 0xea60
 8005370:	9300      	str	r3, [sp, #0]
 8005372:	4622      	mov	r2, r4
 8005374:	2301      	movs	r3, #1
 8005376:	a904      	add	r1, sp, #16
 8005378:	4628      	mov	r0, r5
 800537a:	f006 fd45 	bl	800be08 <HAL_SD_ReadBlocks>
        if(rv != HAL_OK) {
 800537e:	b130      	cbz	r0, 800538e <sdcard_search+0x10e>
            puts("fail read");
 8005380:	4821      	ldr	r0, [pc, #132]	; (8005408 <sdcard_search+0x188>)
 8005382:	f7ff fcf3 	bl	8004d6c <puts>
}
 8005386:	f50d 7d04 	add.w	sp, sp, #528	; 0x210
 800538a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if(memcmp(blk, "DfuSe", 5) == 0) {
 800538e:	2205      	movs	r2, #5
 8005390:	4639      	mov	r1, r7
 8005392:	a804      	add	r0, sp, #16
 8005394:	f008 f916 	bl	800d5c4 <memcmp>
 8005398:	b9b0      	cbnz	r0, 80053c8 <sdcard_search+0x148>
            puts2("found @ ");
 800539a:	481c      	ldr	r0, [pc, #112]	; (800540c <sdcard_search+0x18c>)
 800539c:	f7ff fc58 	bl	8004c50 <puts2>
            puthex8(pos);
 80053a0:	4620      	mov	r0, r4
 80053a2:	f7ff fcb1 	bl	8004d08 <puthex8>
            putchar('\n');
 80053a6:	200a      	movs	r0, #10
 80053a8:	f7ff fc66 	bl	8004c78 <putchar>
            sdcard_try_file(pos);
 80053ac:	4620      	mov	r0, r4
 80053ae:	f7ff fee9 	bl	8005184 <sdcard_try_file>
            oled_show_progress(screen_search, pos*100 / num_blocks);
 80053b2:	2164      	movs	r1, #100	; 0x64
 80053b4:	4640      	mov	r0, r8
 80053b6:	4361      	muls	r1, r4
 80053b8:	fbb1 f1f6 	udiv	r1, r1, r6
 80053bc:	f7fb fd86 	bl	8000ecc <oled_show_progress>
            sdcard_light(true);
 80053c0:	2001      	movs	r0, #1
 80053c2:	f7ff fecb 	bl	800515c <sdcard_light>
 80053c6:	e001      	b.n	80053cc <sdcard_search+0x14c>
        if(pos % 128 == 0) {
 80053c8:	0663      	lsls	r3, r4, #25
 80053ca:	d0f2      	beq.n	80053b2 <sdcard_search+0x132>
    for(int pos=0; pos<num_blocks; pos += 1) {
 80053cc:	3401      	adds	r4, #1
 80053ce:	e7cb      	b.n	8005368 <sdcard_search+0xe8>
 80053d0:	0800e039 	.word	0x0800e039
 80053d4:	40021000 	.word	0x40021000
 80053d8:	0800e7bc 	.word	0x0800e7bc
 80053dc:	0800e80c 	.word	0x0800e80c
 80053e0:	48000800 	.word	0x48000800
 80053e4:	48000c00 	.word	0x48000c00
 80053e8:	2009e220 	.word	0x2009e220
 80053ec:	50062400 	.word	0x50062400
 80053f0:	0800e7c5 	.word	0x0800e7c5
 80053f4:	0800e7cf 	.word	0x0800e7cf
 80053f8:	0800e7d5 	.word	0x0800e7d5
 80053fc:	0800e7da 	.word	0x0800e7da
 8005400:	0800e7e1 	.word	0x0800e7e1
 8005404:	0800e7ee 	.word	0x0800e7ee
 8005408:	0800e7e4 	.word	0x0800e7e4
 800540c:	0800e7f4 	.word	0x0800e7f4

08005410 <sdcard_recovery>:

// sdcard_recovery()
//
    void
sdcard_recovery(void)
{
 8005410:	b508      	push	{r3, lr}
    // Use SDCard to recover. Must be precise version they tried to
    // install before, and will be slow AF.

    puts("Recovery mode.");
 8005412:	480b      	ldr	r0, [pc, #44]	; (8005440 <sdcard_recovery+0x30>)
    while(1) {
        // .. need them to insert a card
        
        sdcard_light(false);
        while(!sdcard_is_inserted()) {
            oled_show(screen_recovery);
 8005414:	4c0b      	ldr	r4, [pc, #44]	; (8005444 <sdcard_recovery+0x34>)
    puts("Recovery mode.");
 8005416:	f7ff fca9 	bl	8004d6c <puts>
        sdcard_light(false);
 800541a:	2000      	movs	r0, #0
 800541c:	f7ff fe9e 	bl	800515c <sdcard_light>
        while(!sdcard_is_inserted()) {
 8005420:	f7ff fea4 	bl	800516c <sdcard_is_inserted>
 8005424:	b128      	cbz	r0, 8005432 <sdcard_recovery+0x22>
            delay_ms(200);
        }
            
        // look for binary, will reset system if successful
        sdcard_light(true);
 8005426:	2001      	movs	r0, #1
 8005428:	f7ff fe98 	bl	800515c <sdcard_light>
        sdcard_search();
 800542c:	f7ff ff28 	bl	8005280 <sdcard_search>
        sdcard_light(false);
 8005430:	e7f3      	b.n	800541a <sdcard_recovery+0xa>
            oled_show(screen_recovery);
 8005432:	4620      	mov	r0, r4
 8005434:	f7fb fd08 	bl	8000e48 <oled_show>
            delay_ms(200);
 8005438:	20c8      	movs	r0, #200	; 0xc8
 800543a:	f7fe fa5f 	bl	80038fc <delay_ms>
 800543e:	e7ef      	b.n	8005420 <sdcard_recovery+0x10>
 8005440:	0800e7fd 	.word	0x0800e7fd
 8005444:	0800dc38 	.word	0x0800dc38

08005448 <HAL_HASHEx_SHA256_Accmlt>:
#include <string.h>

// so we don't need stm32l4xx_hal_hash_ex.c
HAL_StatusTypeDef HAL_HASHEx_SHA256_Accmlt(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size)
{
  return HASH_Accumulate(hhash, pInBuffer, Size,HASH_ALGOSELECTION_SHA256);
 8005448:	4b01      	ldr	r3, [pc, #4]	; (8005450 <HAL_HASHEx_SHA256_Accmlt+0x8>)
 800544a:	f005 ba25 	b.w	800a898 <HASH_Accumulate>
 800544e:	bf00      	nop
 8005450:	00040080 	.word	0x00040080

08005454 <HAL_HASHEx_SHA256_Start>:
}

HAL_StatusTypeDef HAL_HASHEx_SHA256_Start(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size, uint8_t* pOutBuffer, uint32_t Timeout)
{
 8005454:	b513      	push	{r0, r1, r4, lr}
  return HASH_Start(hhash, pInBuffer, Size, pOutBuffer, Timeout, HASH_ALGOSELECTION_SHA256);
 8005456:	4c04      	ldr	r4, [pc, #16]	; (8005468 <HAL_HASHEx_SHA256_Start+0x14>)
 8005458:	9401      	str	r4, [sp, #4]
 800545a:	9c04      	ldr	r4, [sp, #16]
 800545c:	9400      	str	r4, [sp, #0]
 800545e:	f005 f977 	bl	800a750 <HASH_Start>
}
 8005462:	b002      	add	sp, #8
 8005464:	bd10      	pop	{r4, pc}
 8005466:	bf00      	nop
 8005468:	00040080 	.word	0x00040080

0800546c <HAL_HMACEx_SHA256_Start>:

HAL_StatusTypeDef HAL_HMACEx_SHA256_Start(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size, uint8_t* pOutBuffer, uint32_t Timeout)
{
 800546c:	b513      	push	{r0, r1, r4, lr}
  return HMAC_Start(hhash, pInBuffer, Size, pOutBuffer, Timeout, HASH_ALGOSELECTION_SHA256);
 800546e:	4c04      	ldr	r4, [pc, #16]	; (8005480 <HAL_HMACEx_SHA256_Start+0x14>)
 8005470:	9401      	str	r4, [sp, #4]
 8005472:	9c04      	ldr	r4, [sp, #16]
 8005474:	9400      	str	r4, [sp, #0]
 8005476:	f005 fbad 	bl	800abd4 <HMAC_Start>
}
 800547a:	b002      	add	sp, #8
 800547c:	bd10      	pop	{r4, pc}
 800547e:	bf00      	nop
 8005480:	00040080 	.word	0x00040080

08005484 <sha256_init>:

void sha256_init(SHA256_CTX *ctx)
{
 8005484:	b510      	push	{r4, lr}
    memset(ctx, 0, sizeof(SHA256_CTX));
 8005486:	2248      	movs	r2, #72	; 0x48
{
 8005488:	4604      	mov	r4, r0
    memset(ctx, 0, sizeof(SHA256_CTX));
 800548a:	2100      	movs	r1, #0
 800548c:	3004      	adds	r0, #4
 800548e:	f008 f8d1 	bl	800d634 <memset>

#if 1
    ctx->num_pending = 0;
    ctx->hh.Init.DataType = HASH_DATATYPE_8B;
 8005492:	2320      	movs	r3, #32
 8005494:	6023      	str	r3, [r4, #0]
    HAL_HASH_Init(&ctx->hh);
 8005496:	4620      	mov	r0, r4
    __HAL_HASH_RESET_MDMAT();

    MODIFY_REG(HASH->CR, HASH_CR_LKEY|HASH_CR_ALGO|HASH_CR_MODE|HASH_CR_INIT,
            HASH_ALGOSELECTION_SHA256 | HASH_CR_INIT);
#endif
}
 8005498:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_HASH_Init(&ctx->hh);
 800549c:	f004 bfe6 	b.w	800a46c <HAL_HASH_Init>

080054a0 <sha256_update>:

void sha256_update(SHA256_CTX *ctx, const uint8_t data[], uint32_t len)
{
 80054a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    HAL_StatusTypeDef rv;

    // clear out any pending bytes
    if(ctx->num_pending + len >= 4) {
 80054a2:	f890 3048 	ldrb.w	r3, [r0, #72]	; 0x48
 80054a6:	4413      	add	r3, r2
 80054a8:	2b03      	cmp	r3, #3
{
 80054aa:	4605      	mov	r5, r0
 80054ac:	460e      	mov	r6, r1
 80054ae:	4614      	mov	r4, r2
    if(ctx->num_pending + len >= 4) {
 80054b0:	d818      	bhi.n	80054e4 <sha256_update+0x44>
        }
    }

    // write full blocks
    uint32_t blocks = len / 4;
    if(blocks) {
 80054b2:	2c03      	cmp	r4, #3
 80054b4:	d926      	bls.n	8005504 <sha256_update+0x64>
#if 1
        rv = HAL_HASHEx_SHA256_Accumulate(&ctx->hh, (uint8_t *)data, blocks*4);
 80054b6:	f024 0703 	bic.w	r7, r4, #3
 80054ba:	463a      	mov	r2, r7
 80054bc:	4631      	mov	r1, r6
 80054be:	4628      	mov	r0, r5
 80054c0:	f7ff ffc2 	bl	8005448 <HAL_HASHEx_SHA256_Accmlt>
        ASSERT(rv == HAL_OK);
 80054c4:	b9c8      	cbnz	r0, 80054fa <sha256_update+0x5a>
            uint32_t    tmp;
            memcpy(&tmp, data, 4);
            HASH->DIN = tmp;
        }
#endif
        len -= blocks*4;
 80054c6:	f004 0403 	and.w	r4, r4, #3
        data += blocks*4;
 80054ca:	443e      	add	r6, r7
 80054cc:	e01a      	b.n	8005504 <sha256_update+0x64>
            ctx->pending[ctx->num_pending++] = *data;
 80054ce:	1c5a      	adds	r2, r3, #1
 80054d0:	b2d2      	uxtb	r2, r2
 80054d2:	f885 2048 	strb.w	r2, [r5, #72]	; 0x48
 80054d6:	442b      	add	r3, r5
 80054d8:	f816 1b01 	ldrb.w	r1, [r6], #1
 80054dc:	f883 1044 	strb.w	r1, [r3, #68]	; 0x44
            if(!len) break;
 80054e0:	3c01      	subs	r4, #1
 80054e2:	d00d      	beq.n	8005500 <sha256_update+0x60>
        while(ctx->num_pending != 4) {
 80054e4:	f895 3048 	ldrb.w	r3, [r5, #72]	; 0x48
 80054e8:	2b04      	cmp	r3, #4
 80054ea:	d1f0      	bne.n	80054ce <sha256_update+0x2e>
            rv = HAL_HASHEx_SHA256_Accumulate(&ctx->hh, ctx->pending, 4);
 80054ec:	2204      	movs	r2, #4
 80054ee:	f105 0144 	add.w	r1, r5, #68	; 0x44
 80054f2:	4628      	mov	r0, r5
 80054f4:	f7ff ffa8 	bl	8005448 <HAL_HASHEx_SHA256_Accmlt>
            ASSERT(rv == HAL_OK);
 80054f8:	b140      	cbz	r0, 800550c <sha256_update+0x6c>
 80054fa:	480b      	ldr	r0, [pc, #44]	; (8005528 <sha256_update+0x88>)
 80054fc:	f7fb faa4 	bl	8000a48 <fatal_error>
        if(ctx->num_pending == 4) {
 8005500:	2a04      	cmp	r2, #4
 8005502:	d0f3      	beq.n	80054ec <sha256_update+0x4c>
 8005504:	4434      	add	r4, r6
    }

    // save runt for later
    ASSERT(len <= 3);
    while(len) {
 8005506:	42b4      	cmp	r4, r6
 8005508:	d103      	bne.n	8005512 <sha256_update+0x72>
        ctx->pending[ctx->num_pending++] = *data;
        data++;
        len--;
    }
}
 800550a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            ctx->num_pending = 0;
 800550c:	f885 0048 	strb.w	r0, [r5, #72]	; 0x48
 8005510:	e7cf      	b.n	80054b2 <sha256_update+0x12>
        ctx->pending[ctx->num_pending++] = *data;
 8005512:	f895 3048 	ldrb.w	r3, [r5, #72]	; 0x48
 8005516:	1c5a      	adds	r2, r3, #1
 8005518:	f885 2048 	strb.w	r2, [r5, #72]	; 0x48
 800551c:	442b      	add	r3, r5
 800551e:	f816 2b01 	ldrb.w	r2, [r6], #1
 8005522:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        len--;
 8005526:	e7ee      	b.n	8005506 <sha256_update+0x66>
 8005528:	0800e3a0 	.word	0x0800e3a0

0800552c <sha256_final>:

void sha256_final(SHA256_CTX *ctx, uint8_t digest[32])
{
 800552c:	b513      	push	{r0, r1, r4, lr}
    // Do final 0-3 bytes, pad and return digest.
#if 1
    HAL_StatusTypeDef rv = HAL_HASHEx_SHA256_Start(&ctx->hh,
 800552e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005532:	9200      	str	r2, [sp, #0]
{
 8005534:	460b      	mov	r3, r1
    HAL_StatusTypeDef rv = HAL_HASHEx_SHA256_Start(&ctx->hh,
 8005536:	f890 2048 	ldrb.w	r2, [r0, #72]	; 0x48
 800553a:	f100 0144 	add.w	r1, r0, #68	; 0x44
 800553e:	f7ff ff89 	bl	8005454 <HAL_HASHEx_SHA256_Start>
                                ctx->pending, ctx->num_pending, digest, HAL_MAX_DELAY);
    ASSERT(rv == HAL_OK);
 8005542:	b110      	cbz	r0, 800554a <sha256_final+0x1e>
 8005544:	4802      	ldr	r0, [pc, #8]	; (8005550 <sha256_final+0x24>)
 8005546:	f7fb fa7f 	bl	8000a48 <fatal_error>
    tmp = __REV(HASH_DIGEST->HR[6]);
    memcpy(out, &tmp, 4); out += 4;
    tmp = __REV(HASH_DIGEST->HR[7]);
    memcpy(out, &tmp, 4);
#endif
}
 800554a:	b002      	add	sp, #8
 800554c:	bd10      	pop	{r4, pc}
 800554e:	bf00      	nop
 8005550:	0800e3a0 	.word	0x0800e3a0

08005554 <sha256_single>:
//
// single-shot version (best)
//
    void
sha256_single(const uint8_t data[], uint32_t len, uint8_t digest[32])
{
 8005554:	b530      	push	{r4, r5, lr}
 8005556:	b097      	sub	sp, #92	; 0x5c
 8005558:	4604      	mov	r4, r0
 800555a:	460d      	mov	r5, r1
 800555c:	9203      	str	r2, [sp, #12]
    HASH_HandleTypeDef  hh = {0};
 800555e:	2100      	movs	r1, #0
 8005560:	2240      	movs	r2, #64	; 0x40
 8005562:	a806      	add	r0, sp, #24
 8005564:	f008 f866 	bl	800d634 <memset>

    hh.Init.DataType = HASH_DATATYPE_8B;
 8005568:	2220      	movs	r2, #32

    HAL_HASH_Init(&hh);
 800556a:	a805      	add	r0, sp, #20
    hh.Init.DataType = HASH_DATATYPE_8B;
 800556c:	9205      	str	r2, [sp, #20]
    HAL_HASH_Init(&hh);
 800556e:	f004 ff7d 	bl	800a46c <HAL_HASH_Init>

    // It's called "Start" but it handles the runt packet, so really can only
    // be used once at end of message, or for whole message.
    HAL_StatusTypeDef rv = HAL_HASHEx_SHA256_Start(&hh, (uint8_t *)data, len,
 8005572:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005576:	9200      	str	r2, [sp, #0]
 8005578:	9b03      	ldr	r3, [sp, #12]
 800557a:	462a      	mov	r2, r5
 800557c:	4621      	mov	r1, r4
 800557e:	a805      	add	r0, sp, #20
 8005580:	f7ff ff68 	bl	8005454 <HAL_HASHEx_SHA256_Start>
                                                    digest, HAL_MAX_DELAY);
    ASSERT(rv == HAL_OK);
 8005584:	b110      	cbz	r0, 800558c <sha256_single+0x38>
 8005586:	4802      	ldr	r0, [pc, #8]	; (8005590 <sha256_single+0x3c>)
 8005588:	f7fb fa5e 	bl	8000a48 <fatal_error>
}
 800558c:	b017      	add	sp, #92	; 0x5c
 800558e:	bd30      	pop	{r4, r5, pc}
 8005590:	0800e3a0 	.word	0x0800e3a0

08005594 <hmac_sha256_init>:
// hmac_sha256_init()
//
    void
hmac_sha256_init(HMAC_CTX *ctx)
{
    memset(ctx, 0, sizeof(HMAC_CTX));
 8005594:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005598:	2100      	movs	r1, #0
 800559a:	f008 b84b 	b.w	800d634 <memset>
	...

080055a0 <hmac_sha256_update>:

// hmac_sha256_update()
//
    void
hmac_sha256_update(HMAC_CTX *ctx, const uint8_t data[], uint32_t len)
{
 80055a0:	b538      	push	{r3, r4, r5, lr}
 80055a2:	4604      	mov	r4, r0
    // simple append
    ASSERT(ctx->num_pending + len < sizeof(ctx->pending));
 80055a4:	f8d0 0100 	ldr.w	r0, [r0, #256]	; 0x100
 80055a8:	1883      	adds	r3, r0, r2
 80055aa:	2bff      	cmp	r3, #255	; 0xff
{
 80055ac:	4615      	mov	r5, r2
    ASSERT(ctx->num_pending + len < sizeof(ctx->pending));
 80055ae:	d902      	bls.n	80055b6 <hmac_sha256_update+0x16>
 80055b0:	4805      	ldr	r0, [pc, #20]	; (80055c8 <hmac_sha256_update+0x28>)
 80055b2:	f7fb fa49 	bl	8000a48 <fatal_error>

    memcpy(ctx->pending+ctx->num_pending, data, len);
 80055b6:	4420      	add	r0, r4
 80055b8:	f008 f814 	bl	800d5e4 <memcpy>

    ctx->num_pending += len;
 80055bc:	f8d4 2100 	ldr.w	r2, [r4, #256]	; 0x100
 80055c0:	442a      	add	r2, r5
 80055c2:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
}
 80055c6:	bd38      	pop	{r3, r4, r5, pc}
 80055c8:	0800e3a0 	.word	0x0800e3a0

080055cc <hmac_sha256_final>:

// hmac_sha256_final()
//
    void
hmac_sha256_final(HMAC_CTX *ctx, const uint8_t key[32], uint8_t digest[32])
{
 80055cc:	b530      	push	{r4, r5, lr}
 80055ce:	b097      	sub	sp, #92	; 0x5c
 80055d0:	4604      	mov	r4, r0
 80055d2:	460d      	mov	r5, r1
 80055d4:	9203      	str	r2, [sp, #12]
    HASH_HandleTypeDef  hh = {0};
 80055d6:	2100      	movs	r1, #0
 80055d8:	2238      	movs	r2, #56	; 0x38
 80055da:	a808      	add	r0, sp, #32
 80055dc:	f008 f82a 	bl	800d634 <memset>

    hh.Init.DataType = HASH_DATATYPE_8B;
 80055e0:	2220      	movs	r2, #32
    hh.Init.pKey = (uint8_t *)key;      // const viol due to API dumbness
    hh.Init.KeySize = 32;

    HAL_HASH_Init(&hh);
 80055e2:	a805      	add	r0, sp, #20
    hh.Init.KeySize = 32;
 80055e4:	e9cd 2506 	strd	r2, r5, [sp, #24]
    hh.Init.DataType = HASH_DATATYPE_8B;
 80055e8:	9205      	str	r2, [sp, #20]
    HAL_HASH_Init(&hh);
 80055ea:	f004 ff3f 	bl	800a46c <HAL_HASH_Init>

    HAL_StatusTypeDef rv = HAL_HMACEx_SHA256_Start(&hh,
 80055ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80055f2:	9200      	str	r2, [sp, #0]
 80055f4:	9b03      	ldr	r3, [sp, #12]
 80055f6:	f8d4 2100 	ldr.w	r2, [r4, #256]	; 0x100
 80055fa:	4621      	mov	r1, r4
 80055fc:	a805      	add	r0, sp, #20
 80055fe:	f7ff ff35 	bl	800546c <HAL_HMACEx_SHA256_Start>
                                ctx->pending, ctx->num_pending, digest, HAL_MAX_DELAY);
    ASSERT(rv == HAL_OK);
 8005602:	b110      	cbz	r0, 800560a <hmac_sha256_final+0x3e>
 8005604:	4802      	ldr	r0, [pc, #8]	; (8005610 <hmac_sha256_final+0x44>)
 8005606:	f7fb fa1f 	bl	8000a48 <fatal_error>
}
 800560a:	b017      	add	sp, #92	; 0x5c
 800560c:	bd30      	pop	{r4, r5, pc}
 800560e:	bf00      	nop
 8005610:	0800e3a0 	.word	0x0800e3a0

08005614 <uECC_vli_mult>:

#if !asm_mult
uECC_VLI_API void uECC_vli_mult(uECC_word_t *result,
                                const uECC_word_t *left,
                                const uECC_word_t *right,
                                wordcount_t num_words) {
 8005614:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    );
    
#else /* Thumb-1 */
    uint32_t r4, r5, r6, r7;

    __asm__ volatile (
 8005618:	3b01      	subs	r3, #1
 800561a:	009b      	lsls	r3, r3, #2
 800561c:	4698      	mov	r8, r3
 800561e:	005b      	lsls	r3, r3, #1
 8005620:	4699      	mov	r9, r3
 8005622:	2300      	movs	r3, #0
 8005624:	2400      	movs	r4, #0
 8005626:	2500      	movs	r5, #0
 8005628:	2600      	movs	r6, #0
 800562a:	b401      	push	{r0}
 800562c:	2700      	movs	r7, #0
 800562e:	e002      	b.n	8005636 <uECC_vli_mult+0x22>
 8005630:	0037      	movs	r7, r6
 8005632:	4640      	mov	r0, r8
 8005634:	1a3f      	subs	r7, r7, r0
 8005636:	b478      	push	{r3, r4, r5, r6}
 8005638:	1bf0      	subs	r0, r6, r7
 800563a:	5814      	ldr	r4, [r2, r0]
 800563c:	59c8      	ldr	r0, [r1, r7]
 800563e:	0c03      	lsrs	r3, r0, #16
 8005640:	b280      	uxth	r0, r0
 8005642:	0c25      	lsrs	r5, r4, #16
 8005644:	b2a4      	uxth	r4, r4
 8005646:	001e      	movs	r6, r3
 8005648:	436e      	muls	r6, r5
 800564a:	4363      	muls	r3, r4
 800564c:	4345      	muls	r5, r0
 800564e:	4360      	muls	r0, r4
 8005650:	2400      	movs	r4, #0
 8005652:	195b      	adds	r3, r3, r5
 8005654:	4164      	adcs	r4, r4
 8005656:	0424      	lsls	r4, r4, #16
 8005658:	1936      	adds	r6, r6, r4
 800565a:	041c      	lsls	r4, r3, #16
 800565c:	0c1b      	lsrs	r3, r3, #16
 800565e:	1900      	adds	r0, r0, r4
 8005660:	415e      	adcs	r6, r3
 8005662:	bc38      	pop	{r3, r4, r5}
 8005664:	181b      	adds	r3, r3, r0
 8005666:	4174      	adcs	r4, r6
 8005668:	2000      	movs	r0, #0
 800566a:	4145      	adcs	r5, r0
 800566c:	bc40      	pop	{r6}
 800566e:	3704      	adds	r7, #4
 8005670:	4547      	cmp	r7, r8
 8005672:	dc01      	bgt.n	8005678 <uECC_vli_mult+0x64>
 8005674:	42b7      	cmp	r7, r6
 8005676:	ddde      	ble.n	8005636 <uECC_vli_mult+0x22>
 8005678:	9800      	ldr	r0, [sp, #0]
 800567a:	5183      	str	r3, [r0, r6]
 800567c:	4623      	mov	r3, r4
 800567e:	462c      	mov	r4, r5
 8005680:	2500      	movs	r5, #0
 8005682:	3604      	adds	r6, #4
 8005684:	4546      	cmp	r6, r8
 8005686:	ddd1      	ble.n	800562c <uECC_vli_mult+0x18>
 8005688:	454e      	cmp	r6, r9
 800568a:	ddd1      	ble.n	8005630 <uECC_vli_mult+0x1c>
 800568c:	5183      	str	r3, [r0, r6]
 800568e:	bc01      	pop	{r0}
          [r5] "=&l" (r5), [r6] "=&l" (r6), [r7] "=&l" (r7)
        : [r0] "l" (result), [r1] "l" (left), [r2] "l" (right)
        : "r8", "r9", "cc", "memory"
    );
#endif
}
 8005690:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08005694 <uECC_vli_clear>:

#if !asm_clear
uECC_VLI_API void uECC_vli_clear(uECC_word_t *vli, wordcount_t num_words) {
    wordcount_t i;
    for (i = 0; i < num_words; ++i) {
        vli[i] = 0;
 8005694:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 8005698:	008a      	lsls	r2, r1, #2
 800569a:	2100      	movs	r1, #0
 800569c:	f007 bfca 	b.w	800d634 <memset>

080056a0 <uECC_vli_isZero>:
}
#endif /* !asm_clear */

/* Constant-time comparison to zero - secure way to compare long integers */
/* Returns 1 if vli == 0, 0 otherwise. */
uECC_VLI_API uECC_word_t uECC_vli_isZero(const uECC_word_t *vli, wordcount_t num_words) {
 80056a0:	b510      	push	{r4, lr}
    uECC_word_t bits = 0;
    wordcount_t i;
    for (i = 0; i < num_words; ++i) {
 80056a2:	2300      	movs	r3, #0
    uECC_word_t bits = 0;
 80056a4:	461a      	mov	r2, r3
    for (i = 0; i < num_words; ++i) {
 80056a6:	b25c      	sxtb	r4, r3
 80056a8:	42a1      	cmp	r1, r4
 80056aa:	dc03      	bgt.n	80056b4 <uECC_vli_isZero+0x14>
        bits |= vli[i];
    }
    return (bits == 0);
}
 80056ac:	fab2 f082 	clz	r0, r2
 80056b0:	0940      	lsrs	r0, r0, #5
 80056b2:	bd10      	pop	{r4, pc}
        bits |= vli[i];
 80056b4:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 80056b8:	3301      	adds	r3, #1
 80056ba:	4322      	orrs	r2, r4
    for (i = 0; i < num_words; ++i) {
 80056bc:	e7f3      	b.n	80056a6 <uECC_vli_isZero+0x6>

080056be <uECC_vli_testBit>:

/* Returns nonzero if bit 'bit' of vli is set. */
uECC_VLI_API uECC_word_t uECC_vli_testBit(const uECC_word_t *vli, bitcount_t bit) {
    return (vli[bit >> uECC_WORD_BITS_SHIFT] & ((uECC_word_t)1 << (bit & uECC_WORD_BITS_MASK)));
 80056be:	114a      	asrs	r2, r1, #5
 80056c0:	2301      	movs	r3, #1
 80056c2:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 80056c6:	f001 011f 	and.w	r1, r1, #31
 80056ca:	fa03 f101 	lsl.w	r1, r3, r1
}
 80056ce:	4008      	ands	r0, r1
 80056d0:	4770      	bx	lr

080056d2 <uECC_vli_numBits>:
/* Counts the number of words in vli. */
static wordcount_t vli_numDigits(const uECC_word_t *vli, const wordcount_t max_words) {
    wordcount_t i;
    /* Search from the end until we find a non-zero digit.
       We do it in reverse because we expect that most digits will be nonzero. */
    for (i = max_words - 1; i >= 0 && vli[i] == 0; --i) {
 80056d2:	3901      	subs	r1, #1

    return (i + 1);
}

/* Counts the number of bits required to represent vli. */
uECC_VLI_API bitcount_t uECC_vli_numBits(const uECC_word_t *vli, const wordcount_t max_words) {
 80056d4:	b510      	push	{r4, lr}
 80056d6:	b249      	sxtb	r1, r1
    for (i = max_words - 1; i >= 0 && vli[i] == 0; --i) {
 80056d8:	1d04      	adds	r4, r0, #4
 80056da:	060a      	lsls	r2, r1, #24
 80056dc:	b2cb      	uxtb	r3, r1
 80056de:	d404      	bmi.n	80056ea <uECC_vli_numBits+0x18>
 80056e0:	3901      	subs	r1, #1
 80056e2:	f854 2021 	ldr.w	r2, [r4, r1, lsl #2]
 80056e6:	2a00      	cmp	r2, #0
 80056e8:	d0f7      	beq.n	80056da <uECC_vli_numBits+0x8>
    return (i + 1);
 80056ea:	3301      	adds	r3, #1
 80056ec:	b25b      	sxtb	r3, r3
    uECC_word_t i;
    uECC_word_t digit;

    wordcount_t num_digits = vli_numDigits(vli, max_words);
    if (num_digits == 0) {
 80056ee:	b173      	cbz	r3, 800570e <uECC_vli_numBits+0x3c>
        return 0;
    }

    digit = vli[num_digits - 1];
 80056f0:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 80056f4:	3a01      	subs	r2, #1
 80056f6:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    for (i = 0; digit; ++i) {
 80056fa:	2000      	movs	r0, #0
 80056fc:	b922      	cbnz	r2, 8005708 <uECC_vli_numBits+0x36>
        digit >>= 1;
    }

    return (((bitcount_t)(num_digits - 1) << uECC_WORD_BITS_SHIFT) + i);
 80056fe:	3b01      	subs	r3, #1
 8005700:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8005704:	b218      	sxth	r0, r3
}
 8005706:	bd10      	pop	{r4, pc}
        digit >>= 1;
 8005708:	0852      	lsrs	r2, r2, #1
    for (i = 0; digit; ++i) {
 800570a:	3001      	adds	r0, #1
 800570c:	e7f6      	b.n	80056fc <uECC_vli_numBits+0x2a>
        return 0;
 800570e:	4618      	mov	r0, r3
 8005710:	e7f9      	b.n	8005706 <uECC_vli_numBits+0x34>

08005712 <uECC_vli_set>:

/* Sets dest = src. */
#if !asm_set
uECC_VLI_API void uECC_vli_set(uECC_word_t *dest, const uECC_word_t *src, wordcount_t num_words) {
 8005712:	b510      	push	{r4, lr}
    wordcount_t i;
    for (i = 0; i < num_words; ++i) {
 8005714:	2300      	movs	r3, #0
 8005716:	b25c      	sxtb	r4, r3
 8005718:	42a2      	cmp	r2, r4
 800571a:	dc00      	bgt.n	800571e <uECC_vli_set+0xc>
        dest[i] = src[i];
    }
}
 800571c:	bd10      	pop	{r4, pc}
        dest[i] = src[i];
 800571e:	f851 4023 	ldr.w	r4, [r1, r3, lsl #2]
 8005722:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
    for (i = 0; i < num_words; ++i) {
 8005726:	3301      	adds	r3, #1
 8005728:	e7f5      	b.n	8005716 <uECC_vli_set+0x4>

0800572a <uECC_vli_cmp_unsafe>:
#endif /* !asm_set */

/* Returns sign of left - right. */
static cmpresult_t uECC_vli_cmp_unsafe(const uECC_word_t *left,
                                       const uECC_word_t *right,
                                       wordcount_t num_words) {
 800572a:	b510      	push	{r4, lr}
    wordcount_t i;
    for (i = num_words - 1; i >= 0; --i) {
 800572c:	3a01      	subs	r2, #1
 800572e:	b252      	sxtb	r2, r2
 8005730:	0613      	lsls	r3, r2, #24
 8005732:	d501      	bpl.n	8005738 <uECC_vli_cmp_unsafe+0xe>
            return 1;
        } else if (left[i] < right[i]) {
            return -1;
        }
    }
    return 0;
 8005734:	2000      	movs	r0, #0
}
 8005736:	bd10      	pop	{r4, pc}
        if (left[i] > right[i]) {
 8005738:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 800573c:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
 8005740:	429c      	cmp	r4, r3
 8005742:	d805      	bhi.n	8005750 <uECC_vli_cmp_unsafe+0x26>
        } else if (left[i] < right[i]) {
 8005744:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8005748:	d2f2      	bcs.n	8005730 <uECC_vli_cmp_unsafe+0x6>
            return -1;
 800574a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800574e:	e7f2      	b.n	8005736 <uECC_vli_cmp_unsafe+0xc>
            return 1;
 8005750:	2001      	movs	r0, #1
 8005752:	e7f0      	b.n	8005736 <uECC_vli_cmp_unsafe+0xc>

08005754 <uECC_vli_rshift1>:
#if !asm_rshift1
uECC_VLI_API void uECC_vli_rshift1(uECC_word_t *vli, wordcount_t num_words) {
    uECC_word_t *end = vli;
    uECC_word_t carry = 0;
    
    vli += num_words;
 8005754:	eb00 0181 	add.w	r1, r0, r1, lsl #2
    uECC_word_t carry = 0;
 8005758:	2300      	movs	r3, #0
    while (vli-- > end) {
 800575a:	4288      	cmp	r0, r1
 800575c:	d300      	bcc.n	8005760 <uECC_vli_rshift1+0xc>
        uECC_word_t temp = *vli;
        *vli = (temp >> 1) | carry;
        carry = temp << (uECC_WORD_BITS - 1);
    }
}
 800575e:	4770      	bx	lr
        uECC_word_t temp = *vli;
 8005760:	f851 2d04 	ldr.w	r2, [r1, #-4]!
        *vli = (temp >> 1) | carry;
 8005764:	ea43 0352 	orr.w	r3, r3, r2, lsr #1
 8005768:	600b      	str	r3, [r1, #0]
        carry = temp << (uECC_WORD_BITS - 1);
 800576a:	07d3      	lsls	r3, r2, #31
 800576c:	e7f5      	b.n	800575a <uECC_vli_rshift1+0x6>

0800576e <uECC_vli_modMult>:
/* Computes result = (left * right) % mod. */
uECC_VLI_API void uECC_vli_modMult(uECC_word_t *result,
                                   const uECC_word_t *left,
                                   const uECC_word_t *right,
                                   const uECC_word_t *mod,
                                   wordcount_t num_words) {
 800576e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005772:	b0b5      	sub	sp, #212	; 0xd4
 8005774:	461f      	mov	r7, r3
 8005776:	f99d 50f8 	ldrsb.w	r5, [sp, #248]	; 0xf8
 800577a:	4680      	mov	r8, r0
    uECC_word_t product[2 * uECC_MAX_WORDS];
    uECC_vli_mult(product, left, right, num_words);
 800577c:	462b      	mov	r3, r5
 800577e:	a804      	add	r0, sp, #16
 8005780:	f7ff ff48 	bl	8005614 <uECC_vli_mult>
    uECC_word_t *v[2] = {tmp, product};
 8005784:	ab24      	add	r3, sp, #144	; 0x90
 8005786:	e9cd 3002 	strd	r3, r0, [sp, #8]
    bitcount_t shift = (num_words * 2 * uECC_WORD_BITS) - uECC_vli_numBits(mod, num_words);
 800578a:	4629      	mov	r1, r5
 800578c:	4638      	mov	r0, r7
 800578e:	f7ff ffa0 	bl	80056d2 <uECC_vli_numBits>
 8005792:	ebc0 1085 	rsb	r0, r0, r5, lsl #6
 8005796:	b204      	sxth	r4, r0
    wordcount_t word_shift = shift / uECC_WORD_BITS;
 8005798:	2c00      	cmp	r4, #0
 800579a:	4626      	mov	r6, r4
 800579c:	bfb8      	it	lt
 800579e:	f104 061f 	addlt.w	r6, r4, #31
    wordcount_t bit_shift = shift % uECC_WORD_BITS;
 80057a2:	4263      	negs	r3, r4
    wordcount_t word_shift = shift / uECC_WORD_BITS;
 80057a4:	f346 1647 	sbfx	r6, r6, #5, #8
    wordcount_t bit_shift = shift % uECC_WORD_BITS;
 80057a8:	f003 031f 	and.w	r3, r3, #31
 80057ac:	f004 091f 	and.w	r9, r4, #31
    uECC_vli_clear(mod_multiple, word_shift);
 80057b0:	4631      	mov	r1, r6
    wordcount_t bit_shift = shift % uECC_WORD_BITS;
 80057b2:	bf58      	it	pl
 80057b4:	f1c3 0900 	rsbpl	r9, r3, #0
    uECC_vli_clear(mod_multiple, word_shift);
 80057b8:	a814      	add	r0, sp, #80	; 0x50
 80057ba:	f7ff ff6b 	bl	8005694 <uECC_vli_clear>
    if (bit_shift > 0) {
 80057be:	f1b9 0f00 	cmp.w	r9, #0
 80057c2:	b236      	sxth	r6, r6
 80057c4:	dd2b      	ble.n	800581e <uECC_vli_modMult+0xb0>
 80057c6:	ab14      	add	r3, sp, #80	; 0x50
    uECC_word_t carry = 0;
 80057c8:	2200      	movs	r2, #0
 80057ca:	eb03 0686 	add.w	r6, r3, r6, lsl #2
            carry = mod[index] >> (uECC_WORD_BITS - bit_shift);
 80057ce:	f1c9 0c20 	rsb	ip, r9, #32
        for(index = 0; index < (uECC_word_t)num_words; ++index) {
 80057d2:	4613      	mov	r3, r2
 80057d4:	42ab      	cmp	r3, r5
 80057d6:	d317      	bcc.n	8005808 <uECC_vli_modMult+0x9a>
        for (i = 0; i < num_words * 2; ++i) {
 80057d8:	006b      	lsls	r3, r5, #1
 80057da:	9301      	str	r3, [sp, #4]
        uECC_vli_rshift1(mod_multiple + num_words, num_words);
 80057dc:	ab14      	add	r3, sp, #80	; 0x50
 80057de:	eb03 0985 	add.w	r9, r3, r5, lsl #2
        mod_multiple[num_words - 1] |= mod_multiple[num_words] << (uECC_WORD_BITS - 1);
 80057e2:	1e6f      	subs	r7, r5, #1
 80057e4:	ab34      	add	r3, sp, #208	; 0xd0
        uECC_vli_rshift1(mod_multiple + num_words, num_words);
 80057e6:	2601      	movs	r6, #1
        mod_multiple[num_words - 1] |= mod_multiple[num_words] << (uECC_WORD_BITS - 1);
 80057e8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
    for (index = 1; shift >= 0; --shift) {
 80057ec:	2c00      	cmp	r4, #0
 80057ee:	da54      	bge.n	800589a <uECC_vli_modMult+0x12c>
    uECC_vli_set(result, v[index], num_words);
 80057f0:	ab34      	add	r3, sp, #208	; 0xd0
 80057f2:	eb03 0686 	add.w	r6, r3, r6, lsl #2
 80057f6:	462a      	mov	r2, r5
 80057f8:	f856 1cc8 	ldr.w	r1, [r6, #-200]
 80057fc:	4640      	mov	r0, r8
 80057fe:	f7ff ff88 	bl	8005712 <uECC_vli_set>
    uECC_vli_mmod(result, product, mod, num_words);
}
 8005802:	b035      	add	sp, #212	; 0xd4
 8005804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            mod_multiple[word_shift + index] = (mod[index] << bit_shift) | carry;
 8005808:	f857 0023 	ldr.w	r0, [r7, r3, lsl #2]
 800580c:	fa00 f109 	lsl.w	r1, r0, r9
 8005810:	430a      	orrs	r2, r1
 8005812:	f846 2b04 	str.w	r2, [r6], #4
        for(index = 0; index < (uECC_word_t)num_words; ++index) {
 8005816:	3301      	adds	r3, #1
            carry = mod[index] >> (uECC_WORD_BITS - bit_shift);
 8005818:	fa20 f20c 	lsr.w	r2, r0, ip
        for(index = 0; index < (uECC_word_t)num_words; ++index) {
 800581c:	e7da      	b.n	80057d4 <uECC_vli_modMult+0x66>
        uECC_vli_set(mod_multiple + word_shift, mod, num_words);
 800581e:	ab14      	add	r3, sp, #80	; 0x50
 8005820:	462a      	mov	r2, r5
 8005822:	4639      	mov	r1, r7
 8005824:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 8005828:	f7ff ff73 	bl	8005712 <uECC_vli_set>
 800582c:	e7d4      	b.n	80057d8 <uECC_vli_modMult+0x6a>
            uECC_word_t diff = v[index][i] - mod_multiple[i] - borrow;
 800582e:	fa0f fe82 	sxth.w	lr, r2
 8005832:	f85a 3cc8 	ldr.w	r3, [sl, #-200]
 8005836:	f853 b02e 	ldr.w	fp, [r3, lr, lsl #2]
 800583a:	ab34      	add	r3, sp, #208	; 0xd0
 800583c:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8005840:	3001      	adds	r0, #1
 8005842:	f852 3c80 	ldr.w	r3, [r2, #-128]
 8005846:	440b      	add	r3, r1
 8005848:	ebbb 0303 	subs.w	r3, fp, r3
 800584c:	bf34      	ite	cc
 800584e:	2201      	movcc	r2, #1
 8005850:	2200      	movcs	r2, #0
            if (diff != v[index][i]) {
 8005852:	459b      	cmp	fp, r3
                borrow = (diff > v[index][i]);
 8005854:	bf18      	it	ne
 8005856:	4611      	movne	r1, r2
            v[1 - index][i] = diff;
 8005858:	f85c 2cc8 	ldr.w	r2, [ip, #-200]
 800585c:	f842 302e 	str.w	r3, [r2, lr, lsl #2]
        for (i = 0; i < num_words * 2; ++i) {
 8005860:	9b01      	ldr	r3, [sp, #4]
 8005862:	b242      	sxtb	r2, r0
 8005864:	429a      	cmp	r2, r3
 8005866:	dbe2      	blt.n	800582e <uECC_vli_modMult+0xc0>
        index = !(index ^ borrow); /* Swap the index if there was no borrow */
 8005868:	1a73      	subs	r3, r6, r1
 800586a:	425e      	negs	r6, r3
        uECC_vli_rshift1(mod_multiple, num_words);
 800586c:	4629      	mov	r1, r5
 800586e:	a814      	add	r0, sp, #80	; 0x50
        index = !(index ^ borrow); /* Swap the index if there was no borrow */
 8005870:	415e      	adcs	r6, r3
        uECC_vli_rshift1(mod_multiple, num_words);
 8005872:	f7ff ff6f 	bl	8005754 <uECC_vli_rshift1>
        mod_multiple[num_words - 1] |= mod_multiple[num_words] << (uECC_WORD_BITS - 1);
 8005876:	ab34      	add	r3, sp, #208	; 0xd0
 8005878:	eb03 0385 	add.w	r3, r3, r5, lsl #2
        uECC_vli_rshift1(mod_multiple + num_words, num_words);
 800587c:	4629      	mov	r1, r5
        mod_multiple[num_words - 1] |= mod_multiple[num_words] << (uECC_WORD_BITS - 1);
 800587e:	f853 2c80 	ldr.w	r2, [r3, #-128]
 8005882:	f857 3c80 	ldr.w	r3, [r7, #-128]
 8005886:	ea43 73c2 	orr.w	r3, r3, r2, lsl #31
 800588a:	f847 3c80 	str.w	r3, [r7, #-128]
        uECC_vli_rshift1(mod_multiple + num_words, num_words);
 800588e:	4648      	mov	r0, r9
 8005890:	3c01      	subs	r4, #1
 8005892:	f7ff ff5f 	bl	8005754 <uECC_vli_rshift1>
    for (index = 1; shift >= 0; --shift) {
 8005896:	b224      	sxth	r4, r4
 8005898:	e7a8      	b.n	80057ec <uECC_vli_modMult+0x7e>
            uECC_word_t diff = v[index][i] - mod_multiple[i] - borrow;
 800589a:	ab34      	add	r3, sp, #208	; 0xd0
 800589c:	2000      	movs	r0, #0
            v[1 - index][i] = diff;
 800589e:	f1c6 0c01 	rsb	ip, r6, #1
        uECC_word_t borrow = 0;
 80058a2:	4601      	mov	r1, r0
            uECC_word_t diff = v[index][i] - mod_multiple[i] - borrow;
 80058a4:	eb03 0a86 	add.w	sl, r3, r6, lsl #2
            v[1 - index][i] = diff;
 80058a8:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
 80058ac:	e7d8      	b.n	8005860 <uECC_vli_modMult+0xf2>

080058ae <uECC_vli_modMult_fast>:

uECC_VLI_API void uECC_vli_modMult_fast(uECC_word_t *result,
                                        const uECC_word_t *left,
                                        const uECC_word_t *right,
                                        uECC_Curve curve) {
 80058ae:	b530      	push	{r4, r5, lr}
 80058b0:	461c      	mov	r4, r3
 80058b2:	b091      	sub	sp, #68	; 0x44
 80058b4:	4605      	mov	r5, r0
    uECC_word_t product[2 * uECC_MAX_WORDS];
    uECC_vli_mult(product, left, right, curve->num_words);
 80058b6:	f993 3000 	ldrsb.w	r3, [r3]
 80058ba:	4668      	mov	r0, sp
 80058bc:	f7ff feaa 	bl	8005614 <uECC_vli_mult>
#if (uECC_OPTIMIZATION_LEVEL > 0)
    curve->mmod_fast(result, product);
 80058c0:	4601      	mov	r1, r0
 80058c2:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 80058c6:	4628      	mov	r0, r5
 80058c8:	4798      	blx	r3
#else
    uECC_vli_mmod(result, product, curve->p, curve->num_words);
#endif
}
 80058ca:	b011      	add	sp, #68	; 0x44
 80058cc:	bd30      	pop	{r4, r5, pc}

080058ce <uECC_vli_modSquare_fast>:
}
#endif /* uECC_ENABLE_VLI_API */

uECC_VLI_API void uECC_vli_modSquare_fast(uECC_word_t *result,
                                          const uECC_word_t *left,
                                          uECC_Curve curve) {
 80058ce:	4613      	mov	r3, r2
    uECC_vli_modMult_fast(result, left, left, curve);
 80058d0:	460a      	mov	r2, r1
 80058d2:	f7ff bfec 	b.w	80058ae <uECC_vli_modMult_fast>

080058d6 <apply_z>:

/* Modify (x1, y1) => (x1 * z^2, y1 * z^3) */
static void apply_z(uECC_word_t * X1,
                    uECC_word_t * Y1,
                    const uECC_word_t * const Z,
                    uECC_Curve curve) {
 80058d6:	b570      	push	{r4, r5, r6, lr}
 80058d8:	4614      	mov	r4, r2
 80058da:	b08a      	sub	sp, #40	; 0x28
 80058dc:	4606      	mov	r6, r0
 80058de:	460d      	mov	r5, r1
    uECC_word_t t1[uECC_MAX_WORDS];

    uECC_vli_modSquare_fast(t1, Z, curve);    /* z^2 */
 80058e0:	461a      	mov	r2, r3
 80058e2:	4621      	mov	r1, r4
 80058e4:	a802      	add	r0, sp, #8
 80058e6:	9301      	str	r3, [sp, #4]
 80058e8:	f7ff fff1 	bl	80058ce <uECC_vli_modSquare_fast>
    uECC_vli_modMult_fast(X1, X1, t1, curve); /* x1 * z^2 */
 80058ec:	9b01      	ldr	r3, [sp, #4]
 80058ee:	aa02      	add	r2, sp, #8
 80058f0:	4631      	mov	r1, r6
 80058f2:	4630      	mov	r0, r6
 80058f4:	f7ff ffdb 	bl	80058ae <uECC_vli_modMult_fast>
    uECC_vli_modMult_fast(t1, t1, Z, curve);  /* z^3 */
 80058f8:	a902      	add	r1, sp, #8
 80058fa:	9b01      	ldr	r3, [sp, #4]
 80058fc:	4622      	mov	r2, r4
 80058fe:	4608      	mov	r0, r1
 8005900:	f7ff ffd5 	bl	80058ae <uECC_vli_modMult_fast>
    uECC_vli_modMult_fast(Y1, Y1, t1, curve); /* y1 * z^3 */
 8005904:	9b01      	ldr	r3, [sp, #4]
 8005906:	aa02      	add	r2, sp, #8
 8005908:	4629      	mov	r1, r5
 800590a:	4628      	mov	r0, r5
 800590c:	f7ff ffcf 	bl	80058ae <uECC_vli_modMult_fast>
}
 8005910:	b00a      	add	sp, #40	; 0x28
 8005912:	bd70      	pop	{r4, r5, r6, pc}

08005914 <uECC_vli_nativeToBytes>:

#else

uECC_VLI_API void uECC_vli_nativeToBytes(uint8_t *bytes,
                                         int num_bytes,
                                         const uECC_word_t *native) {
 8005914:	b5f0      	push	{r4, r5, r6, r7, lr}
    wordcount_t i;
    for (i = 0; i < num_bytes; ++i) {
 8005916:	2500      	movs	r5, #0
        unsigned b = num_bytes - 1 - i;
 8005918:	1e4f      	subs	r7, r1, #1
 800591a:	b26c      	sxtb	r4, r5
    for (i = 0; i < num_bytes; ++i) {
 800591c:	428c      	cmp	r4, r1
 800591e:	f105 0501 	add.w	r5, r5, #1
 8005922:	db00      	blt.n	8005926 <uECC_vli_nativeToBytes+0x12>
        bytes[i] = native[b / uECC_WORD_SIZE] >> (8 * (b % uECC_WORD_SIZE));
    }
}
 8005924:	bdf0      	pop	{r4, r5, r6, r7, pc}
        unsigned b = num_bytes - 1 - i;
 8005926:	1b3b      	subs	r3, r7, r4
        bytes[i] = native[b / uECC_WORD_SIZE] >> (8 * (b % uECC_WORD_SIZE));
 8005928:	f023 0603 	bic.w	r6, r3, #3
 800592c:	f003 0303 	and.w	r3, r3, #3
 8005930:	5996      	ldr	r6, [r2, r6]
 8005932:	00db      	lsls	r3, r3, #3
 8005934:	fa26 f303 	lsr.w	r3, r6, r3
 8005938:	5503      	strb	r3, [r0, r4]
    for (i = 0; i < num_bytes; ++i) {
 800593a:	e7ee      	b.n	800591a <uECC_vli_nativeToBytes+0x6>

0800593c <uECC_vli_bytesToNative>:

uECC_VLI_API void uECC_vli_bytesToNative(uECC_word_t *native,
                                         const uint8_t *bytes,
                                         int num_bytes) {
 800593c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800593e:	460e      	mov	r6, r1
    wordcount_t i;
    uECC_vli_clear(native, (num_bytes + (uECC_WORD_SIZE - 1)) / uECC_WORD_SIZE);
 8005940:	1cd1      	adds	r1, r2, #3
 8005942:	bf48      	it	mi
 8005944:	1d91      	addmi	r1, r2, #6
                                         int num_bytes) {
 8005946:	4614      	mov	r4, r2
    uECC_vli_clear(native, (num_bytes + (uECC_WORD_SIZE - 1)) / uECC_WORD_SIZE);
 8005948:	f341 0187 	sbfx	r1, r1, #2, #8
                                         int num_bytes) {
 800594c:	4605      	mov	r5, r0
    for (i = 0; i < num_bytes; ++i) {
        unsigned b = num_bytes - 1 - i;
 800594e:	1e67      	subs	r7, r4, #1
    uECC_vli_clear(native, (num_bytes + (uECC_WORD_SIZE - 1)) / uECC_WORD_SIZE);
 8005950:	f7ff fea0 	bl	8005694 <uECC_vli_clear>
    for (i = 0; i < num_bytes; ++i) {
 8005954:	2000      	movs	r0, #0
 8005956:	b242      	sxtb	r2, r0
 8005958:	42a2      	cmp	r2, r4
 800595a:	f100 0001 	add.w	r0, r0, #1
 800595e:	db00      	blt.n	8005962 <uECC_vli_bytesToNative+0x26>
        native[b / uECC_WORD_SIZE] |= 
            (uECC_word_t)bytes[i] << (8 * (b % uECC_WORD_SIZE));
    }
}
 8005960:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        unsigned b = num_bytes - 1 - i;
 8005962:	1abb      	subs	r3, r7, r2
        native[b / uECC_WORD_SIZE] |= 
 8005964:	f023 0103 	bic.w	r1, r3, #3
            (uECC_word_t)bytes[i] << (8 * (b % uECC_WORD_SIZE));
 8005968:	5cb2      	ldrb	r2, [r6, r2]
 800596a:	f003 0303 	and.w	r3, r3, #3
 800596e:	00db      	lsls	r3, r3, #3
 8005970:	fa02 f303 	lsl.w	r3, r2, r3
        native[b / uECC_WORD_SIZE] |= 
 8005974:	586a      	ldr	r2, [r5, r1]
 8005976:	431a      	orrs	r2, r3
 8005978:	506a      	str	r2, [r5, r1]
    for (i = 0; i < num_bytes; ++i) {
 800597a:	e7ec      	b.n	8005956 <uECC_vli_bytesToNative+0x1a>

0800597c <HMAC_init>:
    return 0;
}

/* Compute an HMAC using K as a key (as in RFC 6979). Note that K is always
   the same size as the hash result size. */
static void HMAC_init(uECC_HashContext *hash_context, const uint8_t *K) {
 800597c:	b570      	push	{r4, r5, r6, lr}
    uint8_t *pad = hash_context->tmp + 2 * hash_context->result_size;
 800597e:	e9d0 3504 	ldrd	r3, r5, [r0, #16]
static void HMAC_init(uECC_HashContext *hash_context, const uint8_t *K) {
 8005982:	4604      	mov	r4, r0
    uint8_t *pad = hash_context->tmp + 2 * hash_context->result_size;
 8005984:	eb05 0543 	add.w	r5, r5, r3, lsl #1
    unsigned i;
    for (i = 0; i < hash_context->result_size; ++i)
 8005988:	2300      	movs	r3, #0
 800598a:	6922      	ldr	r2, [r4, #16]
 800598c:	429a      	cmp	r2, r3
 800598e:	d80d      	bhi.n	80059ac <HMAC_init+0x30>
        pad[i] = K[i] ^ 0x36;
    for (; i < hash_context->block_size; ++i)
        pad[i] = 0x36;
 8005990:	2136      	movs	r1, #54	; 0x36
    for (; i < hash_context->block_size; ++i)
 8005992:	68e2      	ldr	r2, [r4, #12]
 8005994:	429a      	cmp	r2, r3
 8005996:	d80f      	bhi.n	80059b8 <HMAC_init+0x3c>

    hash_context->init_hash(hash_context);
 8005998:	6823      	ldr	r3, [r4, #0]
 800599a:	4620      	mov	r0, r4
 800599c:	4798      	blx	r3
    hash_context->update_hash(hash_context, pad, hash_context->block_size);
 800599e:	6863      	ldr	r3, [r4, #4]
 80059a0:	68e2      	ldr	r2, [r4, #12]
 80059a2:	4629      	mov	r1, r5
 80059a4:	4620      	mov	r0, r4
}
 80059a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    hash_context->update_hash(hash_context, pad, hash_context->block_size);
 80059aa:	4718      	bx	r3
        pad[i] = K[i] ^ 0x36;
 80059ac:	5cca      	ldrb	r2, [r1, r3]
 80059ae:	f082 0236 	eor.w	r2, r2, #54	; 0x36
 80059b2:	54ea      	strb	r2, [r5, r3]
    for (i = 0; i < hash_context->result_size; ++i)
 80059b4:	3301      	adds	r3, #1
 80059b6:	e7e8      	b.n	800598a <HMAC_init+0xe>
        pad[i] = 0x36;
 80059b8:	54e9      	strb	r1, [r5, r3]
    for (; i < hash_context->block_size; ++i)
 80059ba:	3301      	adds	r3, #1
 80059bc:	e7e9      	b.n	8005992 <HMAC_init+0x16>

080059be <HMAC_update>:

static void HMAC_update(uECC_HashContext *hash_context,
                        const uint8_t *message,
                        unsigned message_size) {
    hash_context->update_hash(hash_context, message, message_size);
 80059be:	6843      	ldr	r3, [r0, #4]
 80059c0:	4718      	bx	r3

080059c2 <HMAC_finish>:
}

static void HMAC_finish(uECC_HashContext *hash_context, const uint8_t *K, uint8_t *result) {
 80059c2:	b570      	push	{r4, r5, r6, lr}
    uint8_t *pad = hash_context->tmp + 2 * hash_context->result_size;
 80059c4:	e9d0 3604 	ldrd	r3, r6, [r0, #16]
static void HMAC_finish(uECC_HashContext *hash_context, const uint8_t *K, uint8_t *result) {
 80059c8:	4604      	mov	r4, r0
    uint8_t *pad = hash_context->tmp + 2 * hash_context->result_size;
 80059ca:	eb06 0643 	add.w	r6, r6, r3, lsl #1
static void HMAC_finish(uECC_HashContext *hash_context, const uint8_t *K, uint8_t *result) {
 80059ce:	4615      	mov	r5, r2
    unsigned i;
    for (i = 0; i < hash_context->result_size; ++i)
 80059d0:	2300      	movs	r3, #0
 80059d2:	6922      	ldr	r2, [r4, #16]
 80059d4:	429a      	cmp	r2, r3
 80059d6:	d81a      	bhi.n	8005a0e <HMAC_finish+0x4c>
        pad[i] = K[i] ^ 0x5c;
    for (; i < hash_context->block_size; ++i)
        pad[i] = 0x5c;
 80059d8:	215c      	movs	r1, #92	; 0x5c
    for (; i < hash_context->block_size; ++i)
 80059da:	68e2      	ldr	r2, [r4, #12]
 80059dc:	429a      	cmp	r2, r3
 80059de:	d81c      	bhi.n	8005a1a <HMAC_finish+0x58>

    hash_context->finish_hash(hash_context, result);
 80059e0:	4629      	mov	r1, r5
 80059e2:	68a3      	ldr	r3, [r4, #8]
 80059e4:	4620      	mov	r0, r4
 80059e6:	4798      	blx	r3

    hash_context->init_hash(hash_context);
 80059e8:	6823      	ldr	r3, [r4, #0]
 80059ea:	4620      	mov	r0, r4
 80059ec:	4798      	blx	r3
    hash_context->update_hash(hash_context, pad, hash_context->block_size);
 80059ee:	6863      	ldr	r3, [r4, #4]
 80059f0:	68e2      	ldr	r2, [r4, #12]
 80059f2:	4631      	mov	r1, r6
 80059f4:	4620      	mov	r0, r4
 80059f6:	4798      	blx	r3
    hash_context->update_hash(hash_context, result, hash_context->result_size);
 80059f8:	6863      	ldr	r3, [r4, #4]
 80059fa:	6922      	ldr	r2, [r4, #16]
 80059fc:	4629      	mov	r1, r5
 80059fe:	4620      	mov	r0, r4
 8005a00:	4798      	blx	r3
    hash_context->finish_hash(hash_context, result);
 8005a02:	68a3      	ldr	r3, [r4, #8]
 8005a04:	4629      	mov	r1, r5
 8005a06:	4620      	mov	r0, r4
}
 8005a08:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    hash_context->finish_hash(hash_context, result);
 8005a0c:	4718      	bx	r3
        pad[i] = K[i] ^ 0x5c;
 8005a0e:	5cca      	ldrb	r2, [r1, r3]
 8005a10:	f082 025c 	eor.w	r2, r2, #92	; 0x5c
 8005a14:	54f2      	strb	r2, [r6, r3]
    for (i = 0; i < hash_context->result_size; ++i)
 8005a16:	3301      	adds	r3, #1
 8005a18:	e7db      	b.n	80059d2 <HMAC_finish+0x10>
        pad[i] = 0x5c;
 8005a1a:	54f1      	strb	r1, [r6, r3]
    for (; i < hash_context->block_size; ++i)
 8005a1c:	3301      	adds	r3, #1
 8005a1e:	e7dc      	b.n	80059da <HMAC_finish+0x18>

08005a20 <update_V>:

/* V = HMAC_K(V) */
static void update_V(uECC_HashContext *hash_context, uint8_t *K, uint8_t *V) {
 8005a20:	b570      	push	{r4, r5, r6, lr}
 8005a22:	4604      	mov	r4, r0
 8005a24:	4615      	mov	r5, r2
 8005a26:	460e      	mov	r6, r1
    HMAC_init(hash_context, K);
 8005a28:	f7ff ffa8 	bl	800597c <HMAC_init>
    HMAC_update(hash_context, V, hash_context->result_size);
 8005a2c:	6922      	ldr	r2, [r4, #16]
 8005a2e:	4629      	mov	r1, r5
 8005a30:	4620      	mov	r0, r4
 8005a32:	f7ff ffc4 	bl	80059be <HMAC_update>
    HMAC_finish(hash_context, K, V);
 8005a36:	462a      	mov	r2, r5
 8005a38:	4631      	mov	r1, r6
 8005a3a:	4620      	mov	r0, r4
}
 8005a3c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HMAC_finish(hash_context, K, V);
 8005a40:	f7ff bfbf 	b.w	80059c2 <HMAC_finish>

08005a44 <uECC_vli_sub.constprop.0>:
uECC_VLI_API uECC_word_t uECC_vli_sub(uECC_word_t *result,
 8005a44:	b530      	push	{r4, r5, lr}
    __asm__ volatile (
 8005a46:	2300      	movs	r3, #0
 8005a48:	c910      	ldmia	r1!, {r4}
 8005a4a:	ca20      	ldmia	r2!, {r5}
 8005a4c:	1b64      	subs	r4, r4, r5
 8005a4e:	c010      	stmia	r0!, {r4}
 8005a50:	c910      	ldmia	r1!, {r4}
 8005a52:	ca20      	ldmia	r2!, {r5}
 8005a54:	41ac      	sbcs	r4, r5
 8005a56:	c010      	stmia	r0!, {r4}
 8005a58:	c910      	ldmia	r1!, {r4}
 8005a5a:	ca20      	ldmia	r2!, {r5}
 8005a5c:	41ac      	sbcs	r4, r5
 8005a5e:	c010      	stmia	r0!, {r4}
 8005a60:	c910      	ldmia	r1!, {r4}
 8005a62:	ca20      	ldmia	r2!, {r5}
 8005a64:	41ac      	sbcs	r4, r5
 8005a66:	c010      	stmia	r0!, {r4}
 8005a68:	c910      	ldmia	r1!, {r4}
 8005a6a:	ca20      	ldmia	r2!, {r5}
 8005a6c:	41ac      	sbcs	r4, r5
 8005a6e:	c010      	stmia	r0!, {r4}
 8005a70:	c910      	ldmia	r1!, {r4}
 8005a72:	ca20      	ldmia	r2!, {r5}
 8005a74:	41ac      	sbcs	r4, r5
 8005a76:	c010      	stmia	r0!, {r4}
 8005a78:	c910      	ldmia	r1!, {r4}
 8005a7a:	ca20      	ldmia	r2!, {r5}
 8005a7c:	41ac      	sbcs	r4, r5
 8005a7e:	c010      	stmia	r0!, {r4}
 8005a80:	c910      	ldmia	r1!, {r4}
 8005a82:	ca20      	ldmia	r2!, {r5}
 8005a84:	41ac      	sbcs	r4, r5
 8005a86:	c010      	stmia	r0!, {r4}
 8005a88:	415b      	adcs	r3, r3
}
 8005a8a:	fab3 f083 	clz	r0, r3
 8005a8e:	0940      	lsrs	r0, r0, #5
 8005a90:	bd30      	pop	{r4, r5, pc}

08005a92 <bits2int>:
                     uECC_Curve curve) {
 8005a92:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a96:	4698      	mov	r8, r3
    unsigned num_n_bytes = BITS_TO_BYTES(curve->num_n_bits);
 8005a98:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
    unsigned num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8005a9c:	f113 041f 	adds.w	r4, r3, #31
 8005aa0:	bf48      	it	mi
 8005aa2:	f103 043e 	addmi.w	r4, r3, #62	; 0x3e
    unsigned num_n_bytes = BITS_TO_BYTES(curve->num_n_bits);
 8005aa6:	1ddd      	adds	r5, r3, #7
 8005aa8:	bf48      	it	mi
 8005aaa:	f103 050e 	addmi.w	r5, r3, #14
    unsigned num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8005aae:	1166      	asrs	r6, r4, #5
    unsigned num_n_bytes = BITS_TO_BYTES(curve->num_n_bits);
 8005ab0:	10ec      	asrs	r4, r5, #3
 8005ab2:	4294      	cmp	r4, r2
    uECC_vli_clear(native, num_n_words);
 8005ab4:	b275      	sxtb	r5, r6
 8005ab6:	bf28      	it	cs
 8005ab8:	4614      	movcs	r4, r2
                     uECC_Curve curve) {
 8005aba:	4607      	mov	r7, r0
 8005abc:	4689      	mov	r9, r1
    uECC_vli_clear(native, num_n_words);
 8005abe:	4629      	mov	r1, r5
 8005ac0:	f7ff fde8 	bl	8005694 <uECC_vli_clear>
    uECC_vli_bytesToNative(native, bits, bits_size);
 8005ac4:	4622      	mov	r2, r4
 8005ac6:	4649      	mov	r1, r9
 8005ac8:	4638      	mov	r0, r7
 8005aca:	f7ff ff37 	bl	800593c <uECC_vli_bytesToNative>
    if (bits_size * 8 <= (unsigned)curve->num_n_bits) {
 8005ace:	f9b8 2002 	ldrsh.w	r2, [r8, #2]
 8005ad2:	ebb2 0fc4 	cmp.w	r2, r4, lsl #3
 8005ad6:	ea4f 03c4 	mov.w	r3, r4, lsl #3
 8005ada:	d21f      	bcs.n	8005b1c <bits2int+0x8a>
    int shift = bits_size * 8 - curve->num_n_bits;
 8005adc:	1a9b      	subs	r3, r3, r2
    uECC_word_t *ptr = native + num_n_words;
 8005ade:	eb07 0486 	add.w	r4, r7, r6, lsl #2
    uECC_word_t carry = 0;
 8005ae2:	2100      	movs	r1, #0
        carry = temp << (uECC_WORD_BITS - shift);
 8005ae4:	f1c3 0620 	rsb	r6, r3, #32
    while (ptr-- > native) {
 8005ae8:	42a7      	cmp	r7, r4
 8005aea:	d30e      	bcc.n	8005b0a <bits2int+0x78>
    if (uECC_vli_cmp_unsafe(curve->n, native, num_n_words) != 1) {
 8005aec:	f108 0824 	add.w	r8, r8, #36	; 0x24
 8005af0:	462a      	mov	r2, r5
 8005af2:	4639      	mov	r1, r7
 8005af4:	4640      	mov	r0, r8
 8005af6:	f7ff fe18 	bl	800572a <uECC_vli_cmp_unsafe>
 8005afa:	2801      	cmp	r0, #1
 8005afc:	d00e      	beq.n	8005b1c <bits2int+0x8a>
        uECC_vli_sub(native, native, curve->n, num_n_words);
 8005afe:	4642      	mov	r2, r8
 8005b00:	4638      	mov	r0, r7
}
 8005b02:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
        uECC_vli_sub(native, native, curve->n, num_n_words);
 8005b06:	f7ff bf9d 	b.w	8005a44 <uECC_vli_sub.constprop.0>
        uECC_word_t temp = *ptr;
 8005b0a:	f854 0d04 	ldr.w	r0, [r4, #-4]!
        *ptr = (temp >> shift) | carry;
 8005b0e:	fa20 f203 	lsr.w	r2, r0, r3
 8005b12:	430a      	orrs	r2, r1
 8005b14:	6022      	str	r2, [r4, #0]
        carry = temp << (uECC_WORD_BITS - shift);
 8005b16:	fa00 f106 	lsl.w	r1, r0, r6
 8005b1a:	e7e5      	b.n	8005ae8 <bits2int+0x56>
}
 8005b1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08005b20 <uECC_vli_cmp>:
                                      wordcount_t num_words) {
 8005b20:	b530      	push	{r4, r5, lr}
 8005b22:	b089      	sub	sp, #36	; 0x24
 8005b24:	4615      	mov	r5, r2
    uECC_word_t neg = !!uECC_vli_sub(tmp, left, right, num_words);
 8005b26:	460a      	mov	r2, r1
 8005b28:	4601      	mov	r1, r0
 8005b2a:	4668      	mov	r0, sp
 8005b2c:	f7ff ff8a 	bl	8005a44 <uECC_vli_sub.constprop.0>
    uECC_word_t equal = uECC_vli_isZero(tmp, num_words);
 8005b30:	4629      	mov	r1, r5
    uECC_word_t neg = !!uECC_vli_sub(tmp, left, right, num_words);
 8005b32:	4604      	mov	r4, r0
    uECC_word_t equal = uECC_vli_isZero(tmp, num_words);
 8005b34:	4668      	mov	r0, sp
 8005b36:	f7ff fdb3 	bl	80056a0 <uECC_vli_isZero>
    uECC_word_t neg = !!uECC_vli_sub(tmp, left, right, num_words);
 8005b3a:	3c00      	subs	r4, #0
 8005b3c:	bf18      	it	ne
 8005b3e:	2401      	movne	r4, #1
    return (!equal - 2 * neg);
 8005b40:	0064      	lsls	r4, r4, #1
}
 8005b42:	2800      	cmp	r0, #0
 8005b44:	bf14      	ite	ne
 8005b46:	4260      	negne	r0, r4
 8005b48:	f1c4 0001 	rsbeq	r0, r4, #1
 8005b4c:	b009      	add	sp, #36	; 0x24
 8005b4e:	bd30      	pop	{r4, r5, pc}

08005b50 <uECC_generate_random_int>:
                                          wordcount_t num_words) {
 8005b50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b54:	460f      	mov	r7, r1
    if (!g_rng_function) {
 8005b56:	f8df a06c 	ldr.w	sl, [pc, #108]	; 8005bc4 <uECC_generate_random_int+0x74>
                                          wordcount_t num_words) {
 8005b5a:	4606      	mov	r6, r0
    bitcount_t num_bits = uECC_vli_numBits(top, num_words);
 8005b5c:	4611      	mov	r1, r2
 8005b5e:	4638      	mov	r0, r7
                                          wordcount_t num_words) {
 8005b60:	4614      	mov	r4, r2
    bitcount_t num_bits = uECC_vli_numBits(top, num_words);
 8005b62:	f7ff fdb6 	bl	80056d2 <uECC_vli_numBits>
    if (!g_rng_function) {
 8005b66:	f8da 3000 	ldr.w	r3, [sl]
 8005b6a:	b303      	cbz	r3, 8005bae <uECC_generate_random_int+0x5e>
        if (!g_rng_function((uint8_t *)random, num_words * uECC_WORD_SIZE)) {
 8005b6c:	2504      	movs	r5, #4
        random[num_words - 1] &= mask >> ((bitcount_t)(num_words * uECC_WORD_SIZE * 8 - num_bits));
 8005b6e:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
        if (!g_rng_function((uint8_t *)random, num_words * uECC_WORD_SIZE)) {
 8005b72:	fb14 fb05 	smulbb	fp, r4, r5
        random[num_words - 1] &= mask >> ((bitcount_t)(num_words * uECC_WORD_SIZE * 8 - num_bits));
 8005b76:	b200      	sxth	r0, r0
 8005b78:	fb05 6504 	mla	r5, r5, r4, r6
 8005b7c:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8005b80:	3d04      	subs	r5, #4
 8005b82:	fa28 f800 	lsr.w	r8, r8, r0
 8005b86:	f04f 0940 	mov.w	r9, #64	; 0x40
        if (!g_rng_function((uint8_t *)random, num_words * uECC_WORD_SIZE)) {
 8005b8a:	f8da 3000 	ldr.w	r3, [sl]
 8005b8e:	4659      	mov	r1, fp
 8005b90:	4630      	mov	r0, r6
 8005b92:	4798      	blx	r3
 8005b94:	b158      	cbz	r0, 8005bae <uECC_generate_random_int+0x5e>
        random[num_words - 1] &= mask >> ((bitcount_t)(num_words * uECC_WORD_SIZE * 8 - num_bits));
 8005b96:	682b      	ldr	r3, [r5, #0]
 8005b98:	ea03 0308 	and.w	r3, r3, r8
 8005b9c:	602b      	str	r3, [r5, #0]
        if (!uECC_vli_isZero(random, num_words) &&
 8005b9e:	4621      	mov	r1, r4
 8005ba0:	4630      	mov	r0, r6
 8005ba2:	f7ff fd7d 	bl	80056a0 <uECC_vli_isZero>
 8005ba6:	b120      	cbz	r0, 8005bb2 <uECC_generate_random_int+0x62>
    for (tries = 0; tries < uECC_RNG_MAX_TRIES; ++tries) {
 8005ba8:	f1b9 0901 	subs.w	r9, r9, #1
 8005bac:	d1ed      	bne.n	8005b8a <uECC_generate_random_int+0x3a>
        return 0;
 8005bae:	2000      	movs	r0, #0
 8005bb0:	e006      	b.n	8005bc0 <uECC_generate_random_int+0x70>
		        uECC_vli_cmp(top, random, num_words) == 1) {
 8005bb2:	4622      	mov	r2, r4
 8005bb4:	4631      	mov	r1, r6
 8005bb6:	4638      	mov	r0, r7
 8005bb8:	f7ff ffb2 	bl	8005b20 <uECC_vli_cmp>
        if (!uECC_vli_isZero(random, num_words) &&
 8005bbc:	2801      	cmp	r0, #1
 8005bbe:	d1f3      	bne.n	8005ba8 <uECC_generate_random_int+0x58>
}
 8005bc0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bc4:	2009e2a0 	.word	0x2009e2a0

08005bc8 <uECC_vli_add.constprop.0>:
uECC_VLI_API uECC_word_t uECC_vli_add(uECC_word_t *result,
 8005bc8:	b530      	push	{r4, r5, lr}
    __asm__ volatile (
 8005bca:	4603      	mov	r3, r0
 8005bcc:	2000      	movs	r0, #0
 8005bce:	c910      	ldmia	r1!, {r4}
 8005bd0:	ca20      	ldmia	r2!, {r5}
 8005bd2:	1964      	adds	r4, r4, r5
 8005bd4:	c310      	stmia	r3!, {r4}
 8005bd6:	c910      	ldmia	r1!, {r4}
 8005bd8:	ca20      	ldmia	r2!, {r5}
 8005bda:	416c      	adcs	r4, r5
 8005bdc:	c310      	stmia	r3!, {r4}
 8005bde:	c910      	ldmia	r1!, {r4}
 8005be0:	ca20      	ldmia	r2!, {r5}
 8005be2:	416c      	adcs	r4, r5
 8005be4:	c310      	stmia	r3!, {r4}
 8005be6:	c910      	ldmia	r1!, {r4}
 8005be8:	ca20      	ldmia	r2!, {r5}
 8005bea:	416c      	adcs	r4, r5
 8005bec:	c310      	stmia	r3!, {r4}
 8005bee:	c910      	ldmia	r1!, {r4}
 8005bf0:	ca20      	ldmia	r2!, {r5}
 8005bf2:	416c      	adcs	r4, r5
 8005bf4:	c310      	stmia	r3!, {r4}
 8005bf6:	c910      	ldmia	r1!, {r4}
 8005bf8:	ca20      	ldmia	r2!, {r5}
 8005bfa:	416c      	adcs	r4, r5
 8005bfc:	c310      	stmia	r3!, {r4}
 8005bfe:	c910      	ldmia	r1!, {r4}
 8005c00:	ca20      	ldmia	r2!, {r5}
 8005c02:	416c      	adcs	r4, r5
 8005c04:	c310      	stmia	r3!, {r4}
 8005c06:	c910      	ldmia	r1!, {r4}
 8005c08:	ca20      	ldmia	r2!, {r5}
 8005c0a:	416c      	adcs	r4, r5
 8005c0c:	c310      	stmia	r3!, {r4}
 8005c0e:	4140      	adcs	r0, r0
}
 8005c10:	bd30      	pop	{r4, r5, pc}

08005c12 <regularize_k>:
                                uECC_Curve curve) {
 8005c12:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005c14:	460d      	mov	r5, r1
 8005c16:	4616      	mov	r6, r2
    uECC_word_t carry = uECC_vli_add(k0, k, curve->n, num_n_words) ||
 8005c18:	4601      	mov	r1, r0
 8005c1a:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8005c1e:	4628      	mov	r0, r5
 8005c20:	9201      	str	r2, [sp, #4]
    wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8005c22:	f9b3 4002 	ldrsh.w	r4, [r3, #2]
    uECC_word_t carry = uECC_vli_add(k0, k, curve->n, num_n_words) ||
 8005c26:	f7ff ffcf 	bl	8005bc8 <uECC_vli_add.constprop.0>
 8005c2a:	9a01      	ldr	r2, [sp, #4]
 8005c2c:	b9c8      	cbnz	r0, 8005c62 <regularize_k+0x50>
    wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8005c2e:	f114 031f 	adds.w	r3, r4, #31
 8005c32:	bf48      	it	mi
 8005c34:	f104 033e 	addmi.w	r3, r4, #62	; 0x3e
        (num_n_bits < ((bitcount_t)num_n_words * uECC_WORD_SIZE * 8) &&
 8005c38:	f343 1347 	sbfx	r3, r3, #5, #8
    uECC_word_t carry = uECC_vli_add(k0, k, curve->n, num_n_words) ||
 8005c3c:	ebb4 1f43 	cmp.w	r4, r3, lsl #5
 8005c40:	da11      	bge.n	8005c66 <regularize_k+0x54>
         uECC_vli_testBit(k0, num_n_bits));
 8005c42:	4621      	mov	r1, r4
 8005c44:	4628      	mov	r0, r5
 8005c46:	9201      	str	r2, [sp, #4]
 8005c48:	f7ff fd39 	bl	80056be <uECC_vli_testBit>
 8005c4c:	9a01      	ldr	r2, [sp, #4]
        (num_n_bits < ((bitcount_t)num_n_words * uECC_WORD_SIZE * 8) &&
 8005c4e:	1e04      	subs	r4, r0, #0
 8005c50:	bf18      	it	ne
 8005c52:	2401      	movne	r4, #1
    uECC_vli_add(k1, k0, curve->n, num_n_words);
 8005c54:	4629      	mov	r1, r5
 8005c56:	4630      	mov	r0, r6
 8005c58:	f7ff ffb6 	bl	8005bc8 <uECC_vli_add.constprop.0>
}
 8005c5c:	4620      	mov	r0, r4
 8005c5e:	b002      	add	sp, #8
 8005c60:	bd70      	pop	{r4, r5, r6, pc}
    uECC_word_t carry = uECC_vli_add(k0, k, curve->n, num_n_words) ||
 8005c62:	2401      	movs	r4, #1
 8005c64:	e7f6      	b.n	8005c54 <regularize_k+0x42>
 8005c66:	2400      	movs	r4, #0
 8005c68:	e7f4      	b.n	8005c54 <regularize_k+0x42>

08005c6a <omega_mult_secp256k1>:
    /* add the 2^32 multiple */
    result[4 + num_words_secp256k1] =
        uECC_vli_add(result + 4, result + 4, right, num_words_secp256k1); 
}
#elif uECC_WORD_SIZE == 4
static void omega_mult_secp256k1(uint32_t * result, const uint32_t * right) {
 8005c6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c6c:	460a      	mov	r2, r1
    /* Multiply by (2^9 + 2^8 + 2^7 + 2^6 + 2^4 + 1). */
    uint32_t carry = 0;
 8005c6e:	2300      	movs	r3, #0
static void omega_mult_secp256k1(uint32_t * result, const uint32_t * right) {
 8005c70:	4604      	mov	r4, r0
 8005c72:	3904      	subs	r1, #4
 8005c74:	3804      	subs	r0, #4
 8005c76:	f102 071c 	add.w	r7, r2, #28
    wordcount_t k;
    
    for (k = 0; k < num_words_secp256k1; ++k) {
        uint64_t p = (uint64_t)0x3D1 * right[k] + carry;
 8005c7a:	469e      	mov	lr, r3
 8005c7c:	f240 35d1 	movw	r5, #977	; 0x3d1
 8005c80:	f851 6f04 	ldr.w	r6, [r1, #4]!
 8005c84:	46f4      	mov	ip, lr
 8005c86:	fbe6 3c05 	umlal	r3, ip, r6, r5
    for (k = 0; k < num_words_secp256k1; ++k) {
 8005c8a:	428f      	cmp	r7, r1
        result[k] = p;
 8005c8c:	f840 3f04 	str.w	r3, [r0, #4]!
        carry = p >> 32;
 8005c90:	4663      	mov	r3, ip
    for (k = 0; k < num_words_secp256k1; ++k) {
 8005c92:	d1f5      	bne.n	8005c80 <omega_mult_secp256k1+0x16>
    }
    result[num_words_secp256k1] = carry;
    /* add the 2^32 multiple */
    result[1 + num_words_secp256k1] =
        uECC_vli_add(result + 1, result + 1, right, num_words_secp256k1); 
 8005c94:	1d21      	adds	r1, r4, #4
    result[num_words_secp256k1] = carry;
 8005c96:	f8c4 c020 	str.w	ip, [r4, #32]
        uECC_vli_add(result + 1, result + 1, right, num_words_secp256k1); 
 8005c9a:	4608      	mov	r0, r1
 8005c9c:	f7ff ff94 	bl	8005bc8 <uECC_vli_add.constprop.0>
    result[1 + num_words_secp256k1] =
 8005ca0:	6260      	str	r0, [r4, #36]	; 0x24
}
 8005ca2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005ca4 <vli_mmod_fast_secp256k1>:
static void vli_mmod_fast_secp256k1(uECC_word_t *result, uECC_word_t *product) {
 8005ca4:	b570      	push	{r4, r5, r6, lr}
 8005ca6:	b090      	sub	sp, #64	; 0x40
 8005ca8:	460e      	mov	r6, r1
 8005caa:	4604      	mov	r4, r0
    uECC_vli_clear(tmp, num_words_secp256k1);
 8005cac:	2108      	movs	r1, #8
 8005cae:	4668      	mov	r0, sp
 8005cb0:	f7ff fcf0 	bl	8005694 <uECC_vli_clear>
    uECC_vli_clear(tmp + num_words_secp256k1, num_words_secp256k1);
 8005cb4:	2108      	movs	r1, #8
 8005cb6:	a808      	add	r0, sp, #32
 8005cb8:	f7ff fcec 	bl	8005694 <uECC_vli_clear>
    omega_mult_secp256k1(tmp, product + num_words_secp256k1); /* (Rq, q) = q * c */
 8005cbc:	f106 0120 	add.w	r1, r6, #32
 8005cc0:	4668      	mov	r0, sp
 8005cc2:	f7ff ffd2 	bl	8005c6a <omega_mult_secp256k1>
    carry = uECC_vli_add(result, product, tmp, num_words_secp256k1); /* (C, r) = r + q       */
 8005cc6:	466a      	mov	r2, sp
 8005cc8:	4631      	mov	r1, r6
 8005cca:	4620      	mov	r0, r4
 8005ccc:	f7ff ff7c 	bl	8005bc8 <uECC_vli_add.constprop.0>
    uECC_vli_clear(product, num_words_secp256k1);
 8005cd0:	2108      	movs	r1, #8
    carry = uECC_vli_add(result, product, tmp, num_words_secp256k1); /* (C, r) = r + q       */
 8005cd2:	4605      	mov	r5, r0
    uECC_vli_clear(product, num_words_secp256k1);
 8005cd4:	4630      	mov	r0, r6
 8005cd6:	f7ff fcdd 	bl	8005694 <uECC_vli_clear>
    omega_mult_secp256k1(product, tmp + num_words_secp256k1); /* Rq*c */
 8005cda:	4630      	mov	r0, r6
 8005cdc:	a908      	add	r1, sp, #32
 8005cde:	f7ff ffc4 	bl	8005c6a <omega_mult_secp256k1>
    carry += uECC_vli_add(result, result, product, num_words_secp256k1); /* (C1, r) = r + Rq*c */
 8005ce2:	4632      	mov	r2, r6
 8005ce4:	4621      	mov	r1, r4
 8005ce6:	4620      	mov	r0, r4
 8005ce8:	f7ff ff6e 	bl	8005bc8 <uECC_vli_add.constprop.0>
        uECC_vli_sub(result, result, curve_secp256k1.p, num_words_secp256k1);
 8005cec:	4e0b      	ldr	r6, [pc, #44]	; (8005d1c <vli_mmod_fast_secp256k1+0x78>)
    carry += uECC_vli_add(result, result, product, num_words_secp256k1); /* (C1, r) = r + Rq*c */
 8005cee:	4405      	add	r5, r0
    while (carry > 0) {
 8005cf0:	b96d      	cbnz	r5, 8005d0e <vli_mmod_fast_secp256k1+0x6a>
    if (uECC_vli_cmp_unsafe(result, curve_secp256k1.p, num_words_secp256k1) > 0) {
 8005cf2:	490a      	ldr	r1, [pc, #40]	; (8005d1c <vli_mmod_fast_secp256k1+0x78>)
 8005cf4:	2208      	movs	r2, #8
 8005cf6:	4620      	mov	r0, r4
 8005cf8:	f7ff fd17 	bl	800572a <uECC_vli_cmp_unsafe>
 8005cfc:	2800      	cmp	r0, #0
 8005cfe:	dd04      	ble.n	8005d0a <vli_mmod_fast_secp256k1+0x66>
        uECC_vli_sub(result, result, curve_secp256k1.p, num_words_secp256k1);
 8005d00:	460a      	mov	r2, r1
 8005d02:	4620      	mov	r0, r4
 8005d04:	4621      	mov	r1, r4
 8005d06:	f7ff fe9d 	bl	8005a44 <uECC_vli_sub.constprop.0>
}
 8005d0a:	b010      	add	sp, #64	; 0x40
 8005d0c:	bd70      	pop	{r4, r5, r6, pc}
        uECC_vli_sub(result, result, curve_secp256k1.p, num_words_secp256k1);
 8005d0e:	4632      	mov	r2, r6
 8005d10:	4621      	mov	r1, r4
 8005d12:	4620      	mov	r0, r4
        --carry;
 8005d14:	3d01      	subs	r5, #1
        uECC_vli_sub(result, result, curve_secp256k1.p, num_words_secp256k1);
 8005d16:	f7ff fe95 	bl	8005a44 <uECC_vli_sub.constprop.0>
 8005d1a:	e7e9      	b.n	8005cf0 <vli_mmod_fast_secp256k1+0x4c>
 8005d1c:	0800e838 	.word	0x0800e838

08005d20 <vli_mmod_fast_secp256r1>:
static void vli_mmod_fast_secp256r1(uint32_t *result, uint32_t *product) {
 8005d20:	e92d 44f0 	stmdb	sp!, {r4, r5, r6, r7, sl, lr}
    uECC_vli_set(result, product, num_words_secp256r1);
 8005d24:	2208      	movs	r2, #8
static void vli_mmod_fast_secp256r1(uint32_t *result, uint32_t *product) {
 8005d26:	b088      	sub	sp, #32
    uECC_vli_set(result, product, num_words_secp256r1);
 8005d28:	f7ff fcf3 	bl	8005712 <uECC_vli_set>
    tmp[3] = product[11];
 8005d2c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8005d2e:	9303      	str	r3, [sp, #12]
    tmp[4] = product[12];
 8005d30:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8005d32:	9304      	str	r3, [sp, #16]
    tmp[5] = product[13];
 8005d34:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8005d36:	9305      	str	r3, [sp, #20]
    tmp[6] = product[14];
 8005d38:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 8005d3a:	9306      	str	r3, [sp, #24]
static void vli_mmod_fast_secp256r1(uint32_t *result, uint32_t *product) {
 8005d3c:	460c      	mov	r4, r1
 8005d3e:	4682      	mov	sl, r0
    tmp[0] = tmp[1] = tmp[2] = 0;
 8005d40:	2700      	movs	r7, #0
    tmp[7] = product[15];
 8005d42:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8005d44:	9307      	str	r3, [sp, #28]
    carry = uECC_vli_add(tmp, tmp, tmp, num_words_secp256r1);
 8005d46:	466a      	mov	r2, sp
 8005d48:	4669      	mov	r1, sp
 8005d4a:	4668      	mov	r0, sp
    tmp[0] = tmp[1] = tmp[2] = 0;
 8005d4c:	e9cd 7701 	strd	r7, r7, [sp, #4]
 8005d50:	9700      	str	r7, [sp, #0]
    carry = uECC_vli_add(tmp, tmp, tmp, num_words_secp256r1);
 8005d52:	f7ff ff39 	bl	8005bc8 <uECC_vli_add.constprop.0>
    carry += uECC_vli_add(result, result, tmp, num_words_secp256r1);
 8005d56:	466a      	mov	r2, sp
    carry = uECC_vli_add(tmp, tmp, tmp, num_words_secp256r1);
 8005d58:	4605      	mov	r5, r0
    carry += uECC_vli_add(result, result, tmp, num_words_secp256r1);
 8005d5a:	4651      	mov	r1, sl
 8005d5c:	4650      	mov	r0, sl
 8005d5e:	f7ff ff33 	bl	8005bc8 <uECC_vli_add.constprop.0>
    tmp[3] = product[12];
 8005d62:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005d64:	9303      	str	r3, [sp, #12]
    tmp[4] = product[13];
 8005d66:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005d68:	9304      	str	r3, [sp, #16]
    tmp[5] = product[14];
 8005d6a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005d6c:	9305      	str	r3, [sp, #20]
    tmp[6] = product[15];
 8005d6e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    carry += uECC_vli_add(result, result, tmp, num_words_secp256r1);
 8005d70:	4405      	add	r5, r0
    carry += uECC_vli_add(tmp, tmp, tmp, num_words_secp256r1);
 8005d72:	466a      	mov	r2, sp
 8005d74:	4669      	mov	r1, sp
 8005d76:	4668      	mov	r0, sp
    tmp[7] = 0;
 8005d78:	e9cd 3706 	strd	r3, r7, [sp, #24]
    carry += uECC_vli_add(tmp, tmp, tmp, num_words_secp256r1);
 8005d7c:	f7ff ff24 	bl	8005bc8 <uECC_vli_add.constprop.0>
    carry += uECC_vli_add(result, result, tmp, num_words_secp256r1);
 8005d80:	466a      	mov	r2, sp
    carry += uECC_vli_add(tmp, tmp, tmp, num_words_secp256r1);
 8005d82:	4405      	add	r5, r0
    carry += uECC_vli_add(result, result, tmp, num_words_secp256r1);
 8005d84:	4651      	mov	r1, sl
 8005d86:	4650      	mov	r0, sl
 8005d88:	f7ff ff1e 	bl	8005bc8 <uECC_vli_add.constprop.0>
    tmp[0] = product[8];
 8005d8c:	6a23      	ldr	r3, [r4, #32]
 8005d8e:	9300      	str	r3, [sp, #0]
    tmp[1] = product[9];
 8005d90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d92:	9301      	str	r3, [sp, #4]
    tmp[2] = product[10];
 8005d94:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005d96:	9302      	str	r3, [sp, #8]
    tmp[6] = product[14];
 8005d98:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005d9a:	9306      	str	r3, [sp, #24]
    carry += uECC_vli_add(result, result, tmp, num_words_secp256r1);
 8005d9c:	4405      	add	r5, r0
    tmp[7] = product[15];
 8005d9e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005da0:	9307      	str	r3, [sp, #28]
    carry += uECC_vli_add(result, result, tmp, num_words_secp256r1);
 8005da2:	466a      	mov	r2, sp
 8005da4:	4651      	mov	r1, sl
 8005da6:	4650      	mov	r0, sl
    tmp[3] = tmp[4] = tmp[5] = 0;
 8005da8:	e9cd 7704 	strd	r7, r7, [sp, #16]
 8005dac:	9703      	str	r7, [sp, #12]
    carry += uECC_vli_add(result, result, tmp, num_words_secp256r1);
 8005dae:	f7ff ff0b 	bl	8005bc8 <uECC_vli_add.constprop.0>
    tmp[0] = product[9];
 8005db2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005db4:	9300      	str	r3, [sp, #0]
    tmp[1] = product[10];
 8005db6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    tmp[4] = product[14];
 8005db8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    tmp[1] = product[10];
 8005dba:	9301      	str	r3, [sp, #4]
    tmp[2] = product[11];
 8005dbc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005dbe:	9302      	str	r3, [sp, #8]
    tmp[4] = product[14];
 8005dc0:	9204      	str	r2, [sp, #16]
    tmp[3] = product[13];
 8005dc2:	6b63      	ldr	r3, [r4, #52]	; 0x34
    tmp[5] = product[15];
 8005dc4:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    tmp[3] = product[13];
 8005dc6:	9303      	str	r3, [sp, #12]
    tmp[6] = product[13];
 8005dc8:	e9cd 2305 	strd	r2, r3, [sp, #20]
    carry += uECC_vli_add(result, result, tmp, num_words_secp256r1);
 8005dcc:	182e      	adds	r6, r5, r0
    tmp[7] = product[8];
 8005dce:	6a23      	ldr	r3, [r4, #32]
 8005dd0:	9307      	str	r3, [sp, #28]
    carry += uECC_vli_add(result, result, tmp, num_words_secp256r1);
 8005dd2:	466a      	mov	r2, sp
 8005dd4:	4651      	mov	r1, sl
 8005dd6:	4650      	mov	r0, sl
 8005dd8:	f7ff fef6 	bl	8005bc8 <uECC_vli_add.constprop.0>
    tmp[0] = product[11];
 8005ddc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005dde:	9300      	str	r3, [sp, #0]
    tmp[1] = product[12];
 8005de0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005de2:	9301      	str	r3, [sp, #4]
    tmp[2] = product[13];
 8005de4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005de6:	9302      	str	r3, [sp, #8]
    tmp[6] = product[8];
 8005de8:	6a23      	ldr	r3, [r4, #32]
 8005dea:	9306      	str	r3, [sp, #24]
    carry += uECC_vli_add(result, result, tmp, num_words_secp256r1);
 8005dec:	1835      	adds	r5, r6, r0
    tmp[7] = product[10];
 8005dee:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005df0:	9307      	str	r3, [sp, #28]
    carry -= uECC_vli_sub(result, result, tmp, num_words_secp256r1);
 8005df2:	466a      	mov	r2, sp
 8005df4:	4651      	mov	r1, sl
 8005df6:	4650      	mov	r0, sl
    tmp[3] = tmp[4] = tmp[5] = 0;
 8005df8:	e9cd 7704 	strd	r7, r7, [sp, #16]
 8005dfc:	9703      	str	r7, [sp, #12]
    carry -= uECC_vli_sub(result, result, tmp, num_words_secp256r1);
 8005dfe:	f7ff fe21 	bl	8005a44 <uECC_vli_sub.constprop.0>
    tmp[0] = product[12];
 8005e02:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005e04:	9300      	str	r3, [sp, #0]
    tmp[1] = product[13];
 8005e06:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005e08:	9301      	str	r3, [sp, #4]
    tmp[2] = product[14];
 8005e0a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005e0c:	9302      	str	r3, [sp, #8]
    tmp[3] = product[15];
 8005e0e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005e10:	9303      	str	r3, [sp, #12]
    tmp[6] = product[9];
 8005e12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005e14:	9306      	str	r3, [sp, #24]
    carry -= uECC_vli_sub(result, result, tmp, num_words_secp256r1);
 8005e16:	1a2e      	subs	r6, r5, r0
    tmp[7] = product[11];
 8005e18:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005e1a:	9307      	str	r3, [sp, #28]
    carry -= uECC_vli_sub(result, result, tmp, num_words_secp256r1);
 8005e1c:	466a      	mov	r2, sp
 8005e1e:	4651      	mov	r1, sl
 8005e20:	4650      	mov	r0, sl
    tmp[4] = tmp[5] = 0;
 8005e22:	e9cd 7704 	strd	r7, r7, [sp, #16]
    carry -= uECC_vli_sub(result, result, tmp, num_words_secp256r1);
 8005e26:	f7ff fe0d 	bl	8005a44 <uECC_vli_sub.constprop.0>
    tmp[0] = product[13];
 8005e2a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005e2c:	9300      	str	r3, [sp, #0]
    tmp[1] = product[14];
 8005e2e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005e30:	9301      	str	r3, [sp, #4]
    tmp[2] = product[15];
 8005e32:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005e34:	9302      	str	r3, [sp, #8]
    tmp[3] = product[8];
 8005e36:	6a23      	ldr	r3, [r4, #32]
 8005e38:	9303      	str	r3, [sp, #12]
    tmp[4] = product[9];
 8005e3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005e3c:	9304      	str	r3, [sp, #16]
    tmp[5] = product[10];
 8005e3e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    carry -= uECC_vli_sub(result, result, tmp, num_words_secp256r1);
 8005e40:	1a36      	subs	r6, r6, r0
    tmp[6] = 0;
 8005e42:	e9cd 3705 	strd	r3, r7, [sp, #20]
    carry -= uECC_vli_sub(result, result, tmp, num_words_secp256r1);
 8005e46:	466a      	mov	r2, sp
    tmp[7] = product[12];
 8005e48:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005e4a:	9307      	str	r3, [sp, #28]
    carry -= uECC_vli_sub(result, result, tmp, num_words_secp256r1);
 8005e4c:	4651      	mov	r1, sl
 8005e4e:	4650      	mov	r0, sl
 8005e50:	f7ff fdf8 	bl	8005a44 <uECC_vli_sub.constprop.0>
    tmp[0] = product[14];
 8005e54:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005e56:	9300      	str	r3, [sp, #0]
    tmp[1] = product[15];
 8005e58:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    tmp[2] = 0;
 8005e5a:	e9cd 3701 	strd	r3, r7, [sp, #4]
    tmp[3] = product[9];
 8005e5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005e60:	9303      	str	r3, [sp, #12]
    tmp[4] = product[10];
 8005e62:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005e64:	9304      	str	r3, [sp, #16]
    tmp[5] = product[11];
 8005e66:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    carry -= uECC_vli_sub(result, result, tmp, num_words_secp256r1);
 8005e68:	1a36      	subs	r6, r6, r0
    tmp[6] = 0;
 8005e6a:	e9cd 3705 	strd	r3, r7, [sp, #20]
    carry -= uECC_vli_sub(result, result, tmp, num_words_secp256r1);
 8005e6e:	466a      	mov	r2, sp
    tmp[7] = product[13];
 8005e70:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005e72:	9307      	str	r3, [sp, #28]
    carry -= uECC_vli_sub(result, result, tmp, num_words_secp256r1);
 8005e74:	4651      	mov	r1, sl
 8005e76:	4650      	mov	r0, sl
 8005e78:	f7ff fde4 	bl	8005a44 <uECC_vli_sub.constprop.0>
    if (carry < 0) {
 8005e7c:	1a36      	subs	r6, r6, r0
            carry += uECC_vli_add(result, result, curve_secp256r1.p, num_words_secp256r1);
 8005e7e:	4c0d      	ldr	r4, [pc, #52]	; (8005eb4 <vli_mmod_fast_secp256r1+0x194>)
    if (carry < 0) {
 8005e80:	d40e      	bmi.n	8005ea0 <vli_mmod_fast_secp256r1+0x180>
        while (carry || uECC_vli_cmp_unsafe(curve_secp256r1.p, result, num_words_secp256r1) != 1) {
 8005e82:	b936      	cbnz	r6, 8005e92 <vli_mmod_fast_secp256r1+0x172>
 8005e84:	2208      	movs	r2, #8
 8005e86:	4651      	mov	r1, sl
 8005e88:	4620      	mov	r0, r4
 8005e8a:	f7ff fc4e 	bl	800572a <uECC_vli_cmp_unsafe>
 8005e8e:	2801      	cmp	r0, #1
 8005e90:	d00d      	beq.n	8005eae <vli_mmod_fast_secp256r1+0x18e>
            carry -= uECC_vli_sub(result, result, curve_secp256r1.p, num_words_secp256r1);
 8005e92:	4622      	mov	r2, r4
 8005e94:	4651      	mov	r1, sl
 8005e96:	4650      	mov	r0, sl
 8005e98:	f7ff fdd4 	bl	8005a44 <uECC_vli_sub.constprop.0>
 8005e9c:	1a36      	subs	r6, r6, r0
 8005e9e:	e7f0      	b.n	8005e82 <vli_mmod_fast_secp256r1+0x162>
            carry += uECC_vli_add(result, result, curve_secp256r1.p, num_words_secp256r1);
 8005ea0:	4622      	mov	r2, r4
 8005ea2:	4651      	mov	r1, sl
 8005ea4:	4650      	mov	r0, sl
 8005ea6:	f7ff fe8f 	bl	8005bc8 <uECC_vli_add.constprop.0>
        } while (carry < 0);
 8005eaa:	1836      	adds	r6, r6, r0
 8005eac:	d4f8      	bmi.n	8005ea0 <vli_mmod_fast_secp256r1+0x180>
}
 8005eae:	b008      	add	sp, #32
 8005eb0:	e8bd 84f0 	ldmia.w	sp!, {r4, r5, r6, r7, sl, pc}
 8005eb4:	0800e8ec 	.word	0x0800e8ec

08005eb8 <mod_sqrt_default>:
static void mod_sqrt_default(uECC_word_t *a, uECC_Curve curve) {
 8005eb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005eba:	b091      	sub	sp, #68	; 0x44
 8005ebc:	460d      	mov	r5, r1
    uECC_word_t p1[uECC_MAX_WORDS] = {1};
 8005ebe:	221c      	movs	r2, #28
 8005ec0:	2100      	movs	r1, #0
static void mod_sqrt_default(uECC_word_t *a, uECC_Curve curve) {
 8005ec2:	4606      	mov	r6, r0
    uECC_word_t p1[uECC_MAX_WORDS] = {1};
 8005ec4:	a801      	add	r0, sp, #4
 8005ec6:	f007 fbb5 	bl	800d634 <memset>
 8005eca:	2401      	movs	r4, #1
    uECC_word_t l_result[uECC_MAX_WORDS] = {1};
 8005ecc:	221c      	movs	r2, #28
 8005ece:	2100      	movs	r1, #0
 8005ed0:	a809      	add	r0, sp, #36	; 0x24
    uECC_word_t p1[uECC_MAX_WORDS] = {1};
 8005ed2:	9400      	str	r4, [sp, #0]
    uECC_word_t l_result[uECC_MAX_WORDS] = {1};
 8005ed4:	f007 fbae 	bl	800d634 <memset>
    wordcount_t num_words = curve->num_words;
 8005ed8:	4629      	mov	r1, r5
    uECC_vli_add(p1, curve->p, p1, num_words); /* p1 = curve_p + 1 */
 8005eda:	466a      	mov	r2, sp
    wordcount_t num_words = curve->num_words;
 8005edc:	f911 7b04 	ldrsb.w	r7, [r1], #4
    uECC_word_t l_result[uECC_MAX_WORDS] = {1};
 8005ee0:	9408      	str	r4, [sp, #32]
    uECC_vli_add(p1, curve->p, p1, num_words); /* p1 = curve_p + 1 */
 8005ee2:	4668      	mov	r0, sp
 8005ee4:	f7ff fe70 	bl	8005bc8 <uECC_vli_add.constprop.0>
    for (i = uECC_vli_numBits(p1, num_words) - 1; i > 1; --i) {
 8005ee8:	4639      	mov	r1, r7
 8005eea:	4668      	mov	r0, sp
 8005eec:	f7ff fbf1 	bl	80056d2 <uECC_vli_numBits>
 8005ef0:	1e44      	subs	r4, r0, #1
 8005ef2:	b224      	sxth	r4, r4
 8005ef4:	2c01      	cmp	r4, #1
 8005ef6:	dc06      	bgt.n	8005f06 <mod_sqrt_default+0x4e>
    uECC_vli_set(a, l_result, num_words);
 8005ef8:	463a      	mov	r2, r7
 8005efa:	a908      	add	r1, sp, #32
 8005efc:	4630      	mov	r0, r6
 8005efe:	f7ff fc08 	bl	8005712 <uECC_vli_set>
}
 8005f02:	b011      	add	sp, #68	; 0x44
 8005f04:	bdf0      	pop	{r4, r5, r6, r7, pc}
        uECC_vli_modSquare_fast(l_result, l_result, curve);
 8005f06:	a908      	add	r1, sp, #32
 8005f08:	4608      	mov	r0, r1
 8005f0a:	462a      	mov	r2, r5
 8005f0c:	f7ff fcdf 	bl	80058ce <uECC_vli_modSquare_fast>
        if (uECC_vli_testBit(p1, i)) {
 8005f10:	4621      	mov	r1, r4
 8005f12:	4668      	mov	r0, sp
 8005f14:	f7ff fbd3 	bl	80056be <uECC_vli_testBit>
 8005f18:	b128      	cbz	r0, 8005f26 <mod_sqrt_default+0x6e>
            uECC_vli_modMult_fast(l_result, l_result, a, curve);
 8005f1a:	a908      	add	r1, sp, #32
 8005f1c:	462b      	mov	r3, r5
 8005f1e:	4632      	mov	r2, r6
 8005f20:	4608      	mov	r0, r1
 8005f22:	f7ff fcc4 	bl	80058ae <uECC_vli_modMult_fast>
    for (i = uECC_vli_numBits(p1, num_words) - 1; i > 1; --i) {
 8005f26:	3c01      	subs	r4, #1
 8005f28:	e7e3      	b.n	8005ef2 <mod_sqrt_default+0x3a>

08005f2a <vli_modInv_update>:
    if (!EVEN(uv)) {
 8005f2a:	6803      	ldr	r3, [r0, #0]
                              wordcount_t num_words) {
 8005f2c:	b570      	push	{r4, r5, r6, lr}
    if (!EVEN(uv)) {
 8005f2e:	f013 0601 	ands.w	r6, r3, #1
                              wordcount_t num_words) {
 8005f32:	4605      	mov	r5, r0
 8005f34:	4614      	mov	r4, r2
    if (!EVEN(uv)) {
 8005f36:	d004      	beq.n	8005f42 <vli_modInv_update+0x18>
        carry = uECC_vli_add(uv, uv, mod, num_words);
 8005f38:	460a      	mov	r2, r1
 8005f3a:	4601      	mov	r1, r0
 8005f3c:	f7ff fe44 	bl	8005bc8 <uECC_vli_add.constprop.0>
 8005f40:	4606      	mov	r6, r0
    uECC_vli_rshift1(uv, num_words);
 8005f42:	4621      	mov	r1, r4
 8005f44:	4628      	mov	r0, r5
 8005f46:	f7ff fc05 	bl	8005754 <uECC_vli_rshift1>
    if (carry) {
 8005f4a:	b146      	cbz	r6, 8005f5e <vli_modInv_update+0x34>
        uv[num_words - 1] |= HIGH_BIT_SET;
 8005f4c:	f104 4280 	add.w	r2, r4, #1073741824	; 0x40000000
 8005f50:	3a01      	subs	r2, #1
 8005f52:	f855 3022 	ldr.w	r3, [r5, r2, lsl #2]
 8005f56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005f5a:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
}
 8005f5e:	bd70      	pop	{r4, r5, r6, pc}

08005f60 <uECC_vli_modInv>:
                                  wordcount_t num_words) {
 8005f60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f62:	460f      	mov	r7, r1
 8005f64:	b0a1      	sub	sp, #132	; 0x84
 8005f66:	4606      	mov	r6, r0
    if (uECC_vli_isZero(input, num_words)) {
 8005f68:	4619      	mov	r1, r3
 8005f6a:	4638      	mov	r0, r7
                                  wordcount_t num_words) {
 8005f6c:	4615      	mov	r5, r2
 8005f6e:	461c      	mov	r4, r3
    if (uECC_vli_isZero(input, num_words)) {
 8005f70:	f7ff fb96 	bl	80056a0 <uECC_vli_isZero>
 8005f74:	b128      	cbz	r0, 8005f82 <uECC_vli_modInv+0x22>
        uECC_vli_clear(result, num_words);
 8005f76:	4630      	mov	r0, r6
}
 8005f78:	b021      	add	sp, #132	; 0x84
 8005f7a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        uECC_vli_clear(result, num_words);
 8005f7e:	f7ff bb89 	b.w	8005694 <uECC_vli_clear>
    uECC_vli_set(a, input, num_words);
 8005f82:	4622      	mov	r2, r4
 8005f84:	4639      	mov	r1, r7
 8005f86:	4668      	mov	r0, sp
 8005f88:	f7ff fbc3 	bl	8005712 <uECC_vli_set>
    uECC_vli_set(b, mod, num_words);
 8005f8c:	4629      	mov	r1, r5
 8005f8e:	a808      	add	r0, sp, #32
 8005f90:	f7ff fbbf 	bl	8005712 <uECC_vli_set>
    uECC_vli_clear(u, num_words);
 8005f94:	4621      	mov	r1, r4
 8005f96:	a810      	add	r0, sp, #64	; 0x40
 8005f98:	f7ff fb7c 	bl	8005694 <uECC_vli_clear>
    u[0] = 1;
 8005f9c:	2301      	movs	r3, #1
    uECC_vli_clear(v, num_words);
 8005f9e:	4621      	mov	r1, r4
 8005fa0:	a818      	add	r0, sp, #96	; 0x60
    u[0] = 1;
 8005fa2:	9310      	str	r3, [sp, #64]	; 0x40
    uECC_vli_clear(v, num_words);
 8005fa4:	f7ff fb76 	bl	8005694 <uECC_vli_clear>
    while ((cmpResult = uECC_vli_cmp_unsafe(a, b, num_words)) != 0) {
 8005fa8:	4622      	mov	r2, r4
 8005faa:	a908      	add	r1, sp, #32
 8005fac:	4668      	mov	r0, sp
 8005fae:	f7ff fbbc 	bl	800572a <uECC_vli_cmp_unsafe>
 8005fb2:	b930      	cbnz	r0, 8005fc2 <uECC_vli_modInv+0x62>
    uECC_vli_set(result, u, num_words);
 8005fb4:	4622      	mov	r2, r4
 8005fb6:	a910      	add	r1, sp, #64	; 0x40
 8005fb8:	4630      	mov	r0, r6
 8005fba:	f7ff fbaa 	bl	8005712 <uECC_vli_set>
}
 8005fbe:	b021      	add	sp, #132	; 0x84
 8005fc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (EVEN(a)) {
 8005fc2:	9b00      	ldr	r3, [sp, #0]
 8005fc4:	07da      	lsls	r2, r3, #31
 8005fc6:	d409      	bmi.n	8005fdc <uECC_vli_modInv+0x7c>
            uECC_vli_rshift1(a, num_words);
 8005fc8:	4621      	mov	r1, r4
 8005fca:	4668      	mov	r0, sp
 8005fcc:	f7ff fbc2 	bl	8005754 <uECC_vli_rshift1>
            vli_modInv_update(u, mod, num_words);
 8005fd0:	4622      	mov	r2, r4
 8005fd2:	4629      	mov	r1, r5
 8005fd4:	a810      	add	r0, sp, #64	; 0x40
            vli_modInv_update(v, mod, num_words);
 8005fd6:	f7ff ffa8 	bl	8005f2a <vli_modInv_update>
 8005fda:	e7e5      	b.n	8005fa8 <uECC_vli_modInv+0x48>
        } else if (EVEN(b)) {
 8005fdc:	9b08      	ldr	r3, [sp, #32]
 8005fde:	07db      	lsls	r3, r3, #31
 8005fe0:	d407      	bmi.n	8005ff2 <uECC_vli_modInv+0x92>
            uECC_vli_rshift1(b, num_words);
 8005fe2:	4621      	mov	r1, r4
 8005fe4:	a808      	add	r0, sp, #32
 8005fe6:	f7ff fbb5 	bl	8005754 <uECC_vli_rshift1>
            vli_modInv_update(v, mod, num_words);
 8005fea:	4622      	mov	r2, r4
 8005fec:	4629      	mov	r1, r5
 8005fee:	a818      	add	r0, sp, #96	; 0x60
 8005ff0:	e7f1      	b.n	8005fd6 <uECC_vli_modInv+0x76>
        } else if (cmpResult > 0) {
 8005ff2:	2800      	cmp	r0, #0
 8005ff4:	dd1a      	ble.n	800602c <uECC_vli_modInv+0xcc>
            uECC_vli_sub(a, a, b, num_words);
 8005ff6:	aa08      	add	r2, sp, #32
 8005ff8:	4669      	mov	r1, sp
 8005ffa:	4668      	mov	r0, sp
 8005ffc:	f7ff fd22 	bl	8005a44 <uECC_vli_sub.constprop.0>
            uECC_vli_rshift1(a, num_words);
 8006000:	4621      	mov	r1, r4
 8006002:	4668      	mov	r0, sp
 8006004:	f7ff fba6 	bl	8005754 <uECC_vli_rshift1>
            if (uECC_vli_cmp_unsafe(u, v, num_words) < 0) {
 8006008:	4622      	mov	r2, r4
 800600a:	a918      	add	r1, sp, #96	; 0x60
 800600c:	a810      	add	r0, sp, #64	; 0x40
 800600e:	f7ff fb8c 	bl	800572a <uECC_vli_cmp_unsafe>
 8006012:	2800      	cmp	r0, #0
 8006014:	da04      	bge.n	8006020 <uECC_vli_modInv+0xc0>
                uECC_vli_add(u, u, mod, num_words);
 8006016:	a910      	add	r1, sp, #64	; 0x40
 8006018:	462a      	mov	r2, r5
 800601a:	4608      	mov	r0, r1
 800601c:	f7ff fdd4 	bl	8005bc8 <uECC_vli_add.constprop.0>
            uECC_vli_sub(u, u, v, num_words);
 8006020:	a910      	add	r1, sp, #64	; 0x40
 8006022:	aa18      	add	r2, sp, #96	; 0x60
 8006024:	4608      	mov	r0, r1
 8006026:	f7ff fd0d 	bl	8005a44 <uECC_vli_sub.constprop.0>
 800602a:	e7d1      	b.n	8005fd0 <uECC_vli_modInv+0x70>
            uECC_vli_sub(b, b, a, num_words);
 800602c:	466a      	mov	r2, sp
 800602e:	a808      	add	r0, sp, #32
 8006030:	f7ff fd08 	bl	8005a44 <uECC_vli_sub.constprop.0>
            uECC_vli_rshift1(b, num_words);
 8006034:	4621      	mov	r1, r4
 8006036:	a808      	add	r0, sp, #32
 8006038:	f7ff fb8c 	bl	8005754 <uECC_vli_rshift1>
            if (uECC_vli_cmp_unsafe(v, u, num_words) < 0) {
 800603c:	4622      	mov	r2, r4
 800603e:	a910      	add	r1, sp, #64	; 0x40
 8006040:	a818      	add	r0, sp, #96	; 0x60
 8006042:	f7ff fb72 	bl	800572a <uECC_vli_cmp_unsafe>
 8006046:	2800      	cmp	r0, #0
 8006048:	da04      	bge.n	8006054 <uECC_vli_modInv+0xf4>
                uECC_vli_add(v, v, mod, num_words);
 800604a:	a918      	add	r1, sp, #96	; 0x60
 800604c:	462a      	mov	r2, r5
 800604e:	4608      	mov	r0, r1
 8006050:	f7ff fdba 	bl	8005bc8 <uECC_vli_add.constprop.0>
            uECC_vli_sub(v, v, u, num_words);
 8006054:	a918      	add	r1, sp, #96	; 0x60
 8006056:	aa10      	add	r2, sp, #64	; 0x40
 8006058:	4608      	mov	r0, r1
 800605a:	f7ff fcf3 	bl	8005a44 <uECC_vli_sub.constprop.0>
 800605e:	e7c4      	b.n	8005fea <uECC_vli_modInv+0x8a>

08006060 <uECC_vli_modAdd>:
                                  wordcount_t num_words) {
 8006060:	b570      	push	{r4, r5, r6, lr}
 8006062:	4604      	mov	r4, r0
 8006064:	f99d 6010 	ldrsb.w	r6, [sp, #16]
 8006068:	461d      	mov	r5, r3
    uECC_word_t carry = uECC_vli_add(result, left, right, num_words);
 800606a:	f7ff fdad 	bl	8005bc8 <uECC_vli_add.constprop.0>
    if (carry || uECC_vli_cmp_unsafe(mod, result, num_words) != 1) {
 800606e:	b930      	cbnz	r0, 800607e <uECC_vli_modAdd+0x1e>
 8006070:	4632      	mov	r2, r6
 8006072:	4621      	mov	r1, r4
 8006074:	4628      	mov	r0, r5
 8006076:	f7ff fb58 	bl	800572a <uECC_vli_cmp_unsafe>
 800607a:	2801      	cmp	r0, #1
 800607c:	d006      	beq.n	800608c <uECC_vli_modAdd+0x2c>
        uECC_vli_sub(result, result, mod, num_words);
 800607e:	462a      	mov	r2, r5
 8006080:	4621      	mov	r1, r4
 8006082:	4620      	mov	r0, r4
}
 8006084:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        uECC_vli_sub(result, result, mod, num_words);
 8006088:	f7ff bcdc 	b.w	8005a44 <uECC_vli_sub.constprop.0>
}
 800608c:	bd70      	pop	{r4, r5, r6, pc}

0800608e <x_side_secp256k1>:
static void x_side_secp256k1(uECC_word_t *result, const uECC_word_t *x, uECC_Curve curve) {
 800608e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006090:	4604      	mov	r4, r0
 8006092:	4615      	mov	r5, r2
 8006094:	460e      	mov	r6, r1
    uECC_vli_modSquare_fast(result, x, curve);                                /* r = x^2 */
 8006096:	f7ff fc1a 	bl	80058ce <uECC_vli_modSquare_fast>
    uECC_vli_modMult_fast(result, result, x, curve);                          /* r = x^3 */
 800609a:	462b      	mov	r3, r5
 800609c:	4632      	mov	r2, r6
 800609e:	4621      	mov	r1, r4
 80060a0:	4620      	mov	r0, r4
 80060a2:	f7ff fc04 	bl	80058ae <uECC_vli_modMult_fast>
    uECC_vli_modAdd(result, result, curve->b, curve->p, num_words_secp256k1); /* r = x^3 + b */
 80060a6:	2308      	movs	r3, #8
 80060a8:	9300      	str	r3, [sp, #0]
 80060aa:	f105 0284 	add.w	r2, r5, #132	; 0x84
 80060ae:	1d2b      	adds	r3, r5, #4
 80060b0:	4621      	mov	r1, r4
 80060b2:	4620      	mov	r0, r4
 80060b4:	f7ff ffd4 	bl	8006060 <uECC_vli_modAdd>
}
 80060b8:	b002      	add	sp, #8
 80060ba:	bd70      	pop	{r4, r5, r6, pc}

080060bc <uECC_vli_modSub.isra.0>:
uECC_VLI_API void uECC_vli_modSub(uECC_word_t *result,
 80060bc:	b538      	push	{r3, r4, r5, lr}
 80060be:	4604      	mov	r4, r0
 80060c0:	461d      	mov	r5, r3
    uECC_word_t l_borrow = uECC_vli_sub(result, left, right, num_words);
 80060c2:	f7ff fcbf 	bl	8005a44 <uECC_vli_sub.constprop.0>
    if (l_borrow) {
 80060c6:	b130      	cbz	r0, 80060d6 <uECC_vli_modSub.isra.0+0x1a>
        uECC_vli_add(result, result, mod, num_words);
 80060c8:	462a      	mov	r2, r5
 80060ca:	4621      	mov	r1, r4
 80060cc:	4620      	mov	r0, r4
}
 80060ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        uECC_vli_add(result, result, mod, num_words);
 80060d2:	f7ff bd79 	b.w	8005bc8 <uECC_vli_add.constprop.0>
}
 80060d6:	bd38      	pop	{r3, r4, r5, pc}

080060d8 <XYcZ_addC>:
                      uECC_Curve curve) {
 80060d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060dc:	b09a      	sub	sp, #104	; 0x68
 80060de:	4615      	mov	r5, r2
 80060e0:	9f22      	ldr	r7, [sp, #136]	; 0x88
    wordcount_t num_words = curve->num_words;
 80060e2:	463c      	mov	r4, r7
                      uECC_Curve curve) {
 80060e4:	4698      	mov	r8, r3
    wordcount_t num_words = curve->num_words;
 80060e6:	f914 ab04 	ldrsb.w	sl, [r4], #4
                      uECC_Curve curve) {
 80060ea:	4606      	mov	r6, r0
 80060ec:	4689      	mov	r9, r1
    uECC_vli_modSub(t5, X2, X1, curve->p, num_words); /* t5 = x2 - x1 */
 80060ee:	4623      	mov	r3, r4
 80060f0:	4602      	mov	r2, r0
 80060f2:	4629      	mov	r1, r5
 80060f4:	a802      	add	r0, sp, #8
 80060f6:	f7ff ffe1 	bl	80060bc <uECC_vli_modSub.isra.0>
    uECC_vli_modSquare_fast(t5, t5, curve);                  /* t5 = (x2 - x1)^2 = A */
 80060fa:	a902      	add	r1, sp, #8
 80060fc:	463a      	mov	r2, r7
 80060fe:	4608      	mov	r0, r1
 8006100:	f7ff fbe5 	bl	80058ce <uECC_vli_modSquare_fast>
    uECC_vli_modMult_fast(X1, X1, t5, curve);                /* t1 = x1*A = B */
 8006104:	463b      	mov	r3, r7
 8006106:	aa02      	add	r2, sp, #8
 8006108:	4631      	mov	r1, r6
 800610a:	4630      	mov	r0, r6
 800610c:	f7ff fbcf 	bl	80058ae <uECC_vli_modMult_fast>
    uECC_vli_modMult_fast(X2, X2, t5, curve);                /* t3 = x2*A = C */
 8006110:	463b      	mov	r3, r7
 8006112:	aa02      	add	r2, sp, #8
 8006114:	4629      	mov	r1, r5
 8006116:	4628      	mov	r0, r5
 8006118:	f7ff fbc9 	bl	80058ae <uECC_vli_modMult_fast>
    uECC_vli_modAdd(t5, Y2, Y1, curve->p, num_words); /* t5 = y2 + y1 */
 800611c:	4623      	mov	r3, r4
 800611e:	464a      	mov	r2, r9
 8006120:	4641      	mov	r1, r8
 8006122:	a802      	add	r0, sp, #8
 8006124:	f8cd a000 	str.w	sl, [sp]
 8006128:	f7ff ff9a 	bl	8006060 <uECC_vli_modAdd>
    uECC_vli_modSub(Y2, Y2, Y1, curve->p, num_words); /* t4 = y2 - y1 */
 800612c:	4623      	mov	r3, r4
 800612e:	464a      	mov	r2, r9
 8006130:	4641      	mov	r1, r8
 8006132:	4640      	mov	r0, r8
 8006134:	f7ff ffc2 	bl	80060bc <uECC_vli_modSub.isra.0>
    uECC_vli_modSub(t6, X2, X1, curve->p, num_words); /* t6 = C - B */
 8006138:	4623      	mov	r3, r4
 800613a:	4632      	mov	r2, r6
 800613c:	4629      	mov	r1, r5
 800613e:	a80a      	add	r0, sp, #40	; 0x28
 8006140:	f7ff ffbc 	bl	80060bc <uECC_vli_modSub.isra.0>
    uECC_vli_modMult_fast(Y1, Y1, t6, curve);                /* t2 = y1 * (C - B) = E */
 8006144:	463b      	mov	r3, r7
 8006146:	aa0a      	add	r2, sp, #40	; 0x28
 8006148:	4649      	mov	r1, r9
 800614a:	4648      	mov	r0, r9
 800614c:	f7ff fbaf 	bl	80058ae <uECC_vli_modMult_fast>
    uECC_vli_modAdd(t6, X1, X2, curve->p, num_words); /* t6 = B + C */
 8006150:	4623      	mov	r3, r4
 8006152:	462a      	mov	r2, r5
 8006154:	4631      	mov	r1, r6
 8006156:	a80a      	add	r0, sp, #40	; 0x28
 8006158:	f8cd a000 	str.w	sl, [sp]
 800615c:	f7ff ff80 	bl	8006060 <uECC_vli_modAdd>
    uECC_vli_modSquare_fast(X2, Y2, curve);                  /* t3 = (y2 - y1)^2 = D */
 8006160:	463a      	mov	r2, r7
 8006162:	4641      	mov	r1, r8
 8006164:	4628      	mov	r0, r5
 8006166:	f7ff fbb2 	bl	80058ce <uECC_vli_modSquare_fast>
    uECC_vli_modSub(X2, X2, t6, curve->p, num_words); /* t3 = D - (B + C) = x3 */
 800616a:	4623      	mov	r3, r4
 800616c:	aa0a      	add	r2, sp, #40	; 0x28
 800616e:	4629      	mov	r1, r5
 8006170:	4628      	mov	r0, r5
 8006172:	f7ff ffa3 	bl	80060bc <uECC_vli_modSub.isra.0>
    uECC_vli_modSub(t7, X1, X2, curve->p, num_words); /* t7 = B - x3 */
 8006176:	4623      	mov	r3, r4
 8006178:	462a      	mov	r2, r5
 800617a:	4631      	mov	r1, r6
 800617c:	a812      	add	r0, sp, #72	; 0x48
 800617e:	f7ff ff9d 	bl	80060bc <uECC_vli_modSub.isra.0>
    uECC_vli_modMult_fast(Y2, Y2, t7, curve);                /* t4 = (y2 - y1)*(B - x3) */
 8006182:	463b      	mov	r3, r7
 8006184:	aa12      	add	r2, sp, #72	; 0x48
 8006186:	4641      	mov	r1, r8
 8006188:	4640      	mov	r0, r8
 800618a:	f7ff fb90 	bl	80058ae <uECC_vli_modMult_fast>
    uECC_vli_modSub(Y2, Y2, Y1, curve->p, num_words); /* t4 = (y2 - y1)*(B - x3) - E = y3 */
 800618e:	4623      	mov	r3, r4
 8006190:	464a      	mov	r2, r9
 8006192:	4641      	mov	r1, r8
 8006194:	4640      	mov	r0, r8
 8006196:	f7ff ff91 	bl	80060bc <uECC_vli_modSub.isra.0>
    uECC_vli_modSquare_fast(t7, t5, curve);                  /* t7 = (y2 + y1)^2 = F */
 800619a:	463a      	mov	r2, r7
 800619c:	a902      	add	r1, sp, #8
 800619e:	a812      	add	r0, sp, #72	; 0x48
 80061a0:	f7ff fb95 	bl	80058ce <uECC_vli_modSquare_fast>
    uECC_vli_modSub(t7, t7, t6, curve->p, num_words); /* t7 = F - (B + C) = x3' */
 80061a4:	a912      	add	r1, sp, #72	; 0x48
 80061a6:	4623      	mov	r3, r4
 80061a8:	aa0a      	add	r2, sp, #40	; 0x28
 80061aa:	4608      	mov	r0, r1
 80061ac:	f7ff ff86 	bl	80060bc <uECC_vli_modSub.isra.0>
    uECC_vli_modSub(t6, t7, X1, curve->p, num_words); /* t6 = x3' - B */
 80061b0:	4623      	mov	r3, r4
 80061b2:	4632      	mov	r2, r6
 80061b4:	a912      	add	r1, sp, #72	; 0x48
 80061b6:	a80a      	add	r0, sp, #40	; 0x28
 80061b8:	f7ff ff80 	bl	80060bc <uECC_vli_modSub.isra.0>
    uECC_vli_modMult_fast(t6, t6, t5, curve);                /* t6 = (y2+y1)*(x3' - B) */
 80061bc:	a90a      	add	r1, sp, #40	; 0x28
 80061be:	463b      	mov	r3, r7
 80061c0:	aa02      	add	r2, sp, #8
 80061c2:	4608      	mov	r0, r1
 80061c4:	f7ff fb73 	bl	80058ae <uECC_vli_modMult_fast>
    uECC_vli_modSub(Y1, t6, Y1, curve->p, num_words); /* t2 = (y2+y1)*(x3' - B) - E = y3' */
 80061c8:	4623      	mov	r3, r4
 80061ca:	464a      	mov	r2, r9
 80061cc:	a90a      	add	r1, sp, #40	; 0x28
 80061ce:	4648      	mov	r0, r9
 80061d0:	f7ff ff74 	bl	80060bc <uECC_vli_modSub.isra.0>
    uECC_vli_set(X1, t7, num_words);
 80061d4:	4652      	mov	r2, sl
 80061d6:	a912      	add	r1, sp, #72	; 0x48
 80061d8:	4630      	mov	r0, r6
 80061da:	f7ff fa9a 	bl	8005712 <uECC_vli_set>
}
 80061de:	b01a      	add	sp, #104	; 0x68
 80061e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080061e4 <XYcZ_add>:
                     uECC_Curve curve) {
 80061e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061e8:	b088      	sub	sp, #32
 80061ea:	4614      	mov	r4, r2
 80061ec:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
    wordcount_t num_words = curve->num_words;
 80061f0:	4645      	mov	r5, r8
                     uECC_Curve curve) {
 80061f2:	461e      	mov	r6, r3
    wordcount_t num_words = curve->num_words;
 80061f4:	f915 ab04 	ldrsb.w	sl, [r5], #4
                     uECC_Curve curve) {
 80061f8:	4607      	mov	r7, r0
 80061fa:	4689      	mov	r9, r1
    uECC_vli_modSub(t5, X2, X1, curve->p, num_words); /* t5 = x2 - x1 */
 80061fc:	462b      	mov	r3, r5
 80061fe:	4602      	mov	r2, r0
 8006200:	4621      	mov	r1, r4
 8006202:	4668      	mov	r0, sp
 8006204:	f7ff ff5a 	bl	80060bc <uECC_vli_modSub.isra.0>
    uECC_vli_modSquare_fast(t5, t5, curve);                  /* t5 = (x2 - x1)^2 = A */
 8006208:	4642      	mov	r2, r8
 800620a:	4669      	mov	r1, sp
 800620c:	4668      	mov	r0, sp
 800620e:	f7ff fb5e 	bl	80058ce <uECC_vli_modSquare_fast>
    uECC_vli_modMult_fast(X1, X1, t5, curve);                /* t1 = x1*A = B */
 8006212:	4643      	mov	r3, r8
 8006214:	466a      	mov	r2, sp
 8006216:	4639      	mov	r1, r7
 8006218:	4638      	mov	r0, r7
 800621a:	f7ff fb48 	bl	80058ae <uECC_vli_modMult_fast>
    uECC_vli_modMult_fast(X2, X2, t5, curve);                /* t3 = x2*A = C */
 800621e:	4643      	mov	r3, r8
 8006220:	466a      	mov	r2, sp
 8006222:	4621      	mov	r1, r4
 8006224:	4620      	mov	r0, r4
 8006226:	f7ff fb42 	bl	80058ae <uECC_vli_modMult_fast>
    uECC_vli_modSub(Y2, Y2, Y1, curve->p, num_words); /* t4 = y2 - y1 */
 800622a:	462b      	mov	r3, r5
 800622c:	464a      	mov	r2, r9
 800622e:	4631      	mov	r1, r6
 8006230:	4630      	mov	r0, r6
 8006232:	f7ff ff43 	bl	80060bc <uECC_vli_modSub.isra.0>
    uECC_vli_modSquare_fast(t5, Y2, curve);                  /* t5 = (y2 - y1)^2 = D */
 8006236:	4642      	mov	r2, r8
 8006238:	4631      	mov	r1, r6
 800623a:	4668      	mov	r0, sp
 800623c:	f7ff fb47 	bl	80058ce <uECC_vli_modSquare_fast>
    uECC_vli_modSub(t5, t5, X1, curve->p, num_words); /* t5 = D - B */
 8006240:	462b      	mov	r3, r5
 8006242:	463a      	mov	r2, r7
 8006244:	4669      	mov	r1, sp
 8006246:	4668      	mov	r0, sp
 8006248:	f7ff ff38 	bl	80060bc <uECC_vli_modSub.isra.0>
    uECC_vli_modSub(t5, t5, X2, curve->p, num_words); /* t5 = D - B - C = x3 */
 800624c:	462b      	mov	r3, r5
 800624e:	4622      	mov	r2, r4
 8006250:	4669      	mov	r1, sp
 8006252:	4668      	mov	r0, sp
 8006254:	f7ff ff32 	bl	80060bc <uECC_vli_modSub.isra.0>
    uECC_vli_modSub(X2, X2, X1, curve->p, num_words); /* t3 = C - B */
 8006258:	462b      	mov	r3, r5
 800625a:	463a      	mov	r2, r7
 800625c:	4621      	mov	r1, r4
 800625e:	4620      	mov	r0, r4
 8006260:	f7ff ff2c 	bl	80060bc <uECC_vli_modSub.isra.0>
    uECC_vli_modMult_fast(Y1, Y1, X2, curve);                /* t2 = y1*(C - B) */
 8006264:	4643      	mov	r3, r8
 8006266:	4622      	mov	r2, r4
 8006268:	4649      	mov	r1, r9
 800626a:	4648      	mov	r0, r9
 800626c:	f7ff fb1f 	bl	80058ae <uECC_vli_modMult_fast>
    uECC_vli_modSub(X2, X1, t5, curve->p, num_words); /* t3 = B - x3 */
 8006270:	462b      	mov	r3, r5
 8006272:	466a      	mov	r2, sp
 8006274:	4639      	mov	r1, r7
 8006276:	4620      	mov	r0, r4
 8006278:	f7ff ff20 	bl	80060bc <uECC_vli_modSub.isra.0>
    uECC_vli_modMult_fast(Y2, Y2, X2, curve);                /* t4 = (y2 - y1)*(B - x3) */
 800627c:	4643      	mov	r3, r8
 800627e:	4622      	mov	r2, r4
 8006280:	4631      	mov	r1, r6
 8006282:	4630      	mov	r0, r6
 8006284:	f7ff fb13 	bl	80058ae <uECC_vli_modMult_fast>
    uECC_vli_modSub(Y2, Y2, Y1, curve->p, num_words); /* t4 = y3 */
 8006288:	462b      	mov	r3, r5
 800628a:	464a      	mov	r2, r9
 800628c:	4631      	mov	r1, r6
 800628e:	4630      	mov	r0, r6
 8006290:	f7ff ff14 	bl	80060bc <uECC_vli_modSub.isra.0>
    uECC_vli_set(X2, t5, num_words);
 8006294:	4652      	mov	r2, sl
 8006296:	4669      	mov	r1, sp
 8006298:	4620      	mov	r0, r4
 800629a:	f7ff fa3a 	bl	8005712 <uECC_vli_set>
}
 800629e:	b008      	add	sp, #32
 80062a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080062a4 <EccPoint_mult>:
                          uECC_Curve curve) {
 80062a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062a8:	b0b1      	sub	sp, #196	; 0xc4
 80062aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062ae:	9c3b      	ldr	r4, [sp, #236]	; 0xec
 80062b0:	9204      	str	r2, [sp, #16]
    wordcount_t num_words = curve->num_words;
 80062b2:	f994 9000 	ldrsb.w	r9, [r4]
    uECC_vli_set(Rx[1], point, num_words);
 80062b6:	a818      	add	r0, sp, #96	; 0x60
 80062b8:	464a      	mov	r2, r9
                          uECC_Curve curve) {
 80062ba:	461d      	mov	r5, r3
    uECC_vli_set(Rx[1], point, num_words);
 80062bc:	f7ff fa29 	bl	8005712 <uECC_vli_set>
    uECC_vli_set(Ry[1], point + num_words, num_words);
 80062c0:	ea4f 0389 	mov.w	r3, r9, lsl #2
 80062c4:	9305      	str	r3, [sp, #20]
 80062c6:	9b03      	ldr	r3, [sp, #12]
 80062c8:	eb03 0a89 	add.w	sl, r3, r9, lsl #2
 80062cc:	4651      	mov	r1, sl
 80062ce:	a828      	add	r0, sp, #160	; 0xa0
 80062d0:	f7ff fa1f 	bl	8005712 <uECC_vli_set>
    wordcount_t num_words = curve->num_words;
 80062d4:	f994 2000 	ldrsb.w	r2, [r4]
    if (initial_Z) {
 80062d8:	2d00      	cmp	r5, #0
 80062da:	f000 8082 	beq.w	80063e2 <EccPoint_mult+0x13e>
        uECC_vli_set(z, initial_Z, num_words);
 80062de:	4629      	mov	r1, r5
 80062e0:	a808      	add	r0, sp, #32
 80062e2:	f7ff fa16 	bl	8005712 <uECC_vli_set>
    uECC_vli_set(X2, X1, num_words);
 80062e6:	af10      	add	r7, sp, #64	; 0x40
 80062e8:	a918      	add	r1, sp, #96	; 0x60
 80062ea:	4638      	mov	r0, r7
    uECC_vli_set(Y2, Y1, num_words);
 80062ec:	f10d 0880 	add.w	r8, sp, #128	; 0x80
    uECC_vli_set(X2, X1, num_words);
 80062f0:	f7ff fa0f 	bl	8005712 <uECC_vli_set>
    uECC_vli_set(Y2, Y1, num_words);
 80062f4:	a928      	add	r1, sp, #160	; 0xa0
 80062f6:	4640      	mov	r0, r8
 80062f8:	f7ff fa0b 	bl	8005712 <uECC_vli_set>
    apply_z(X1, Y1, z, curve);
 80062fc:	4623      	mov	r3, r4
 80062fe:	aa08      	add	r2, sp, #32
 8006300:	a818      	add	r0, sp, #96	; 0x60
 8006302:	f7ff fae8 	bl	80058d6 <apply_z>
    curve->double_jacobian(X1, Y1, z, curve);
 8006306:	f8d4 50a4 	ldr.w	r5, [r4, #164]	; 0xa4
 800630a:	4623      	mov	r3, r4
 800630c:	aa08      	add	r2, sp, #32
 800630e:	a928      	add	r1, sp, #160	; 0xa0
 8006310:	a818      	add	r0, sp, #96	; 0x60
 8006312:	47a8      	blx	r5
    apply_z(X2, Y2, z, curve);
 8006314:	4623      	mov	r3, r4
 8006316:	aa08      	add	r2, sp, #32
 8006318:	4641      	mov	r1, r8
 800631a:	4638      	mov	r0, r7
 800631c:	f7ff fadb 	bl	80058d6 <apply_z>
    for (i = num_bits - 2; i > 0; --i) {
 8006320:	f9bd 50e8 	ldrsh.w	r5, [sp, #232]	; 0xe8
 8006324:	3d02      	subs	r5, #2
 8006326:	b22d      	sxth	r5, r5
 8006328:	2d00      	cmp	r5, #0
 800632a:	dc63      	bgt.n	80063f4 <EccPoint_mult+0x150>
    return (vli[bit >> uECC_WORD_BITS_SHIFT] & ((uECC_word_t)1 << (bit & uECC_WORD_BITS_MASK)));
 800632c:	9b04      	ldr	r3, [sp, #16]
 800632e:	681d      	ldr	r5, [r3, #0]
    XYcZ_addC(Rx[1 - nb], Ry[1 - nb], Rx[nb], Ry[nb], curve);
 8006330:	9400      	str	r4, [sp, #0]
    return (vli[bit >> uECC_WORD_BITS_SHIFT] & ((uECC_word_t)1 << (bit & uECC_WORD_BITS_MASK)));
 8006332:	f005 0601 	and.w	r6, r5, #1
    XYcZ_addC(Rx[1 - nb], Ry[1 - nb], Rx[nb], Ry[nb], curve);
 8006336:	ab10      	add	r3, sp, #64	; 0x40
 8006338:	eb03 1746 	add.w	r7, r3, r6, lsl #5
 800633c:	43ed      	mvns	r5, r5
 800633e:	ab20      	add	r3, sp, #128	; 0x80
 8006340:	eb03 1646 	add.w	r6, r3, r6, lsl #5
 8006344:	f005 0501 	and.w	r5, r5, #1
 8006348:	ab10      	add	r3, sp, #64	; 0x40
 800634a:	eb03 1845 	add.w	r8, r3, r5, lsl #5
 800634e:	ab20      	add	r3, sp, #128	; 0x80
 8006350:	eb03 1545 	add.w	r5, r3, r5, lsl #5
 8006354:	462b      	mov	r3, r5
 8006356:	4642      	mov	r2, r8
 8006358:	4631      	mov	r1, r6
 800635a:	4638      	mov	r0, r7
    uECC_vli_modSub(z, Rx[1], Rx[0], curve->p, num_words); /* X1 - X0 */
 800635c:	f104 0b04 	add.w	fp, r4, #4
    XYcZ_addC(Rx[1 - nb], Ry[1 - nb], Rx[nb], Ry[nb], curve);
 8006360:	f7ff feba 	bl	80060d8 <XYcZ_addC>
    uECC_vli_modSub(z, Rx[1], Rx[0], curve->p, num_words); /* X1 - X0 */
 8006364:	465b      	mov	r3, fp
 8006366:	aa10      	add	r2, sp, #64	; 0x40
 8006368:	a918      	add	r1, sp, #96	; 0x60
 800636a:	a808      	add	r0, sp, #32
 800636c:	f7ff fea6 	bl	80060bc <uECC_vli_modSub.isra.0>
    uECC_vli_modMult_fast(z, z, Ry[1 - nb], curve);               /* Yb * (X1 - X0) */
 8006370:	a908      	add	r1, sp, #32
 8006372:	4623      	mov	r3, r4
 8006374:	4632      	mov	r2, r6
 8006376:	4608      	mov	r0, r1
 8006378:	f7ff fa99 	bl	80058ae <uECC_vli_modMult_fast>
    uECC_vli_modMult_fast(z, z, point, curve);                    /* xP * Yb * (X1 - X0) */
 800637c:	a908      	add	r1, sp, #32
 800637e:	9a03      	ldr	r2, [sp, #12]
 8006380:	4623      	mov	r3, r4
 8006382:	4608      	mov	r0, r1
 8006384:	f7ff fa93 	bl	80058ae <uECC_vli_modMult_fast>
    uECC_vli_modInv(z, z, curve->p, num_words);            /* 1 / (xP * Yb * (X1 - X0)) */
 8006388:	a908      	add	r1, sp, #32
 800638a:	464b      	mov	r3, r9
 800638c:	465a      	mov	r2, fp
 800638e:	4608      	mov	r0, r1
 8006390:	f7ff fde6 	bl	8005f60 <uECC_vli_modInv>
    uECC_vli_modMult_fast(z, z, point + num_words, curve); 
 8006394:	a908      	add	r1, sp, #32
 8006396:	4623      	mov	r3, r4
 8006398:	4652      	mov	r2, sl
 800639a:	4608      	mov	r0, r1
 800639c:	f7ff fa87 	bl	80058ae <uECC_vli_modMult_fast>
    uECC_vli_modMult_fast(z, z, Rx[1 - nb], curve); /* Xb * yP / (xP * Yb * (X1 - X0)) */
 80063a0:	a908      	add	r1, sp, #32
 80063a2:	4623      	mov	r3, r4
 80063a4:	463a      	mov	r2, r7
 80063a6:	4608      	mov	r0, r1
 80063a8:	f7ff fa81 	bl	80058ae <uECC_vli_modMult_fast>
    XYcZ_add(Rx[nb], Ry[nb], Rx[1 - nb], Ry[1 - nb], curve);
 80063ac:	4633      	mov	r3, r6
 80063ae:	463a      	mov	r2, r7
 80063b0:	4629      	mov	r1, r5
 80063b2:	4640      	mov	r0, r8
 80063b4:	9400      	str	r4, [sp, #0]
 80063b6:	f7ff ff15 	bl	80061e4 <XYcZ_add>
    apply_z(Rx[0], Ry[0], z, curve);
 80063ba:	4623      	mov	r3, r4
 80063bc:	aa08      	add	r2, sp, #32
 80063be:	a920      	add	r1, sp, #128	; 0x80
 80063c0:	a810      	add	r0, sp, #64	; 0x40
 80063c2:	f7ff fa88 	bl	80058d6 <apply_z>
    uECC_vli_set(result, Rx[0], num_words);
 80063c6:	9802      	ldr	r0, [sp, #8]
 80063c8:	464a      	mov	r2, r9
 80063ca:	a910      	add	r1, sp, #64	; 0x40
 80063cc:	f7ff f9a1 	bl	8005712 <uECC_vli_set>
    uECC_vli_set(result + num_words, Ry[0], num_words);
 80063d0:	9802      	ldr	r0, [sp, #8]
 80063d2:	9b05      	ldr	r3, [sp, #20]
 80063d4:	a920      	add	r1, sp, #128	; 0x80
 80063d6:	4418      	add	r0, r3
 80063d8:	f7ff f99b 	bl	8005712 <uECC_vli_set>
}
 80063dc:	b031      	add	sp, #196	; 0xc4
 80063de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        uECC_vli_clear(z, num_words);
 80063e2:	4611      	mov	r1, r2
 80063e4:	a808      	add	r0, sp, #32
 80063e6:	9206      	str	r2, [sp, #24]
 80063e8:	f7ff f954 	bl	8005694 <uECC_vli_clear>
        z[0] = 1;
 80063ec:	2301      	movs	r3, #1
 80063ee:	9a06      	ldr	r2, [sp, #24]
 80063f0:	9308      	str	r3, [sp, #32]
 80063f2:	e778      	b.n	80062e6 <EccPoint_mult+0x42>
        nb = !uECC_vli_testBit(scalar, i);
 80063f4:	4629      	mov	r1, r5
 80063f6:	9804      	ldr	r0, [sp, #16]
 80063f8:	f7ff f961 	bl	80056be <uECC_vli_testBit>
 80063fc:	fab0 f680 	clz	r6, r0
 8006400:	0976      	lsrs	r6, r6, #5
        XYcZ_addC(Rx[1 - nb], Ry[1 - nb], Rx[nb], Ry[nb], curve);
 8006402:	f1c6 0101 	rsb	r1, r6, #1
 8006406:	eb07 1b46 	add.w	fp, r7, r6, lsl #5
 800640a:	eb08 1646 	add.w	r6, r8, r6, lsl #5
 800640e:	eb07 1041 	add.w	r0, r7, r1, lsl #5
 8006412:	4633      	mov	r3, r6
 8006414:	eb08 1141 	add.w	r1, r8, r1, lsl #5
 8006418:	465a      	mov	r2, fp
 800641a:	9400      	str	r4, [sp, #0]
 800641c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006420:	f7ff fe5a 	bl	80060d8 <XYcZ_addC>
        XYcZ_add(Rx[nb], Ry[nb], Rx[1 - nb], Ry[1 - nb], curve);
 8006424:	9907      	ldr	r1, [sp, #28]
 8006426:	9806      	ldr	r0, [sp, #24]
 8006428:	9400      	str	r4, [sp, #0]
 800642a:	460b      	mov	r3, r1
 800642c:	4602      	mov	r2, r0
 800642e:	4631      	mov	r1, r6
 8006430:	4658      	mov	r0, fp
 8006432:	f7ff fed7 	bl	80061e4 <XYcZ_add>
    for (i = num_bits - 2; i > 0; --i) {
 8006436:	3d01      	subs	r5, #1
 8006438:	e775      	b.n	8006326 <EccPoint_mult+0x82>

0800643a <EccPoint_compute_public_key>:
                                               uECC_Curve curve) {
 800643a:	b530      	push	{r4, r5, lr}
 800643c:	4614      	mov	r4, r2
 800643e:	b095      	sub	sp, #84	; 0x54
 8006440:	4605      	mov	r5, r0
    uECC_word_t *p2[2] = {tmp1, tmp2};
 8006442:	aa0c      	add	r2, sp, #48	; 0x30
    carry = regularize_k(private, tmp1, tmp2, curve);
 8006444:	4623      	mov	r3, r4
                                               uECC_Curve curve) {
 8006446:	4608      	mov	r0, r1
    uECC_word_t *p2[2] = {tmp1, tmp2};
 8006448:	a904      	add	r1, sp, #16
 800644a:	9102      	str	r1, [sp, #8]
 800644c:	9203      	str	r2, [sp, #12]
    carry = regularize_k(private, tmp1, tmp2, curve);
 800644e:	f7ff fbe0 	bl	8005c12 <regularize_k>
    EccPoint_mult(result, curve->G, p2[!carry], 0, curve->num_n_bits + 1, curve);
 8006452:	fab0 f380 	clz	r3, r0
 8006456:	095b      	lsrs	r3, r3, #5
 8006458:	aa14      	add	r2, sp, #80	; 0x50
 800645a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800645e:	8863      	ldrh	r3, [r4, #2]
 8006460:	9401      	str	r4, [sp, #4]
 8006462:	3301      	adds	r3, #1
 8006464:	b21b      	sxth	r3, r3
 8006466:	9300      	str	r3, [sp, #0]
 8006468:	f852 2c48 	ldr.w	r2, [r2, #-72]
 800646c:	2300      	movs	r3, #0
 800646e:	f104 0144 	add.w	r1, r4, #68	; 0x44
 8006472:	4628      	mov	r0, r5
 8006474:	f7ff ff16 	bl	80062a4 <EccPoint_mult>
    if (EccPoint_isZero(result, curve)) {
 8006478:	7821      	ldrb	r1, [r4, #0]
 800647a:	0049      	lsls	r1, r1, #1
 800647c:	b249      	sxtb	r1, r1
 800647e:	4628      	mov	r0, r5
 8006480:	f7ff f90e 	bl	80056a0 <uECC_vli_isZero>
}
 8006484:	fab0 f080 	clz	r0, r0
 8006488:	0940      	lsrs	r0, r0, #5
 800648a:	b015      	add	sp, #84	; 0x54
 800648c:	bd30      	pop	{r4, r5, pc}
	...

08006490 <uECC_sign_with_k>:
                            uECC_Curve curve) {
 8006490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006494:	ed2d 8b02 	vpush	{d8}
 8006498:	b0a7      	sub	sp, #156	; 0x9c
 800649a:	461e      	mov	r6, r3
 800649c:	9d33      	ldr	r5, [sp, #204]	; 0xcc
    wordcount_t num_words = curve->num_words;
 800649e:	f995 a000 	ldrsb.w	sl, [r5]
                            uECC_Curve curve) {
 80064a2:	ee08 1a10 	vmov	s16, r1
 80064a6:	4683      	mov	fp, r0
    uECC_word_t *k2[2] = {tmp, s};
 80064a8:	f10d 0918 	add.w	r9, sp, #24
 80064ac:	ab0e      	add	r3, sp, #56	; 0x38
    if (uECC_vli_isZero(k, num_words) || uECC_vli_cmp(curve->n, k, num_n_words) != 1) {
 80064ae:	4651      	mov	r1, sl
 80064b0:	4630      	mov	r0, r6
                            uECC_Curve curve) {
 80064b2:	ee08 2a90 	vmov	s17, r2
    uECC_word_t *k2[2] = {tmp, s};
 80064b6:	f8cd 9010 	str.w	r9, [sp, #16]
 80064ba:	9305      	str	r3, [sp, #20]
    if (uECC_vli_isZero(k, num_words) || uECC_vli_cmp(curve->n, k, num_n_words) != 1) {
 80064bc:	f7ff f8f0 	bl	80056a0 <uECC_vli_isZero>
 80064c0:	b128      	cbz	r0, 80064ce <uECC_sign_with_k+0x3e>
        return 0;
 80064c2:	2000      	movs	r0, #0
}
 80064c4:	b027      	add	sp, #156	; 0x9c
 80064c6:	ecbd 8b02 	vpop	{d8}
 80064ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 80064ce:	f9b5 8002 	ldrsh.w	r8, [r5, #2]
 80064d2:	f118 041f 	adds.w	r4, r8, #31
 80064d6:	bf48      	it	mi
 80064d8:	f108 043e 	addmi.w	r4, r8, #62	; 0x3e
 80064dc:	f344 1447 	sbfx	r4, r4, #5, #8
    if (uECC_vli_isZero(k, num_words) || uECC_vli_cmp(curve->n, k, num_n_words) != 1) {
 80064e0:	f105 0724 	add.w	r7, r5, #36	; 0x24
 80064e4:	4622      	mov	r2, r4
 80064e6:	4631      	mov	r1, r6
 80064e8:	4638      	mov	r0, r7
 80064ea:	f7ff fb19 	bl	8005b20 <uECC_vli_cmp>
 80064ee:	2801      	cmp	r0, #1
 80064f0:	9003      	str	r0, [sp, #12]
 80064f2:	d1e6      	bne.n	80064c2 <uECC_sign_with_k+0x32>
    carry = regularize_k(k, tmp, s, curve);
 80064f4:	462b      	mov	r3, r5
 80064f6:	aa0e      	add	r2, sp, #56	; 0x38
 80064f8:	4649      	mov	r1, r9
 80064fa:	4630      	mov	r0, r6
 80064fc:	f7ff fb89 	bl	8005c12 <regularize_k>
    EccPoint_mult(p, curve->G, k2[!carry], 0, num_n_bits + 1, curve);
 8006500:	fab0 f080 	clz	r0, r0
 8006504:	ab26      	add	r3, sp, #152	; 0x98
 8006506:	0940      	lsrs	r0, r0, #5
 8006508:	f108 0801 	add.w	r8, r8, #1
 800650c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006510:	fa0f f388 	sxth.w	r3, r8
 8006514:	9300      	str	r3, [sp, #0]
 8006516:	9501      	str	r5, [sp, #4]
 8006518:	f850 2c88 	ldr.w	r2, [r0, #-136]
 800651c:	f105 0144 	add.w	r1, r5, #68	; 0x44
 8006520:	a816      	add	r0, sp, #88	; 0x58
 8006522:	2300      	movs	r3, #0
 8006524:	f7ff febe 	bl	80062a4 <EccPoint_mult>
    if (uECC_vli_isZero(p, num_words)) {
 8006528:	4651      	mov	r1, sl
 800652a:	a816      	add	r0, sp, #88	; 0x58
 800652c:	f7ff f8b8 	bl	80056a0 <uECC_vli_isZero>
 8006530:	2800      	cmp	r0, #0
 8006532:	d1c6      	bne.n	80064c2 <uECC_sign_with_k+0x32>
	uECC_recid = (p[curve->num_words] & 0x01);
 8006534:	f995 3000 	ldrsb.w	r3, [r5]
 8006538:	aa26      	add	r2, sp, #152	; 0x98
 800653a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800653e:	4a3b      	ldr	r2, [pc, #236]	; (800662c <uECC_sign_with_k+0x19c>)
 8006540:	f853 3c40 	ldr.w	r3, [r3, #-64]
 8006544:	f003 0301 	and.w	r3, r3, #1
 8006548:	7013      	strb	r3, [r2, #0]
    if (!g_rng_function) {
 800654a:	4b39      	ldr	r3, [pc, #228]	; (8006630 <uECC_sign_with_k+0x1a0>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d163      	bne.n	800661a <uECC_sign_with_k+0x18a>
        uECC_vli_clear(tmp, num_n_words);
 8006552:	4621      	mov	r1, r4
 8006554:	4648      	mov	r0, r9
 8006556:	f7ff f89d 	bl	8005694 <uECC_vli_clear>
        tmp[0] = 1;
 800655a:	9b03      	ldr	r3, [sp, #12]
 800655c:	9306      	str	r3, [sp, #24]
    uECC_vli_modMult(k, k, tmp, curve->n, num_n_words); /* k' = rand * k */
 800655e:	463b      	mov	r3, r7
 8006560:	aa06      	add	r2, sp, #24
 8006562:	4631      	mov	r1, r6
 8006564:	4630      	mov	r0, r6
 8006566:	9400      	str	r4, [sp, #0]
 8006568:	f7ff f901 	bl	800576e <uECC_vli_modMult>
    uECC_vli_modInv(k, k, curve->n, num_n_words);       /* k = 1 / k' */
 800656c:	4623      	mov	r3, r4
 800656e:	463a      	mov	r2, r7
 8006570:	4631      	mov	r1, r6
 8006572:	4630      	mov	r0, r6
 8006574:	f7ff fcf4 	bl	8005f60 <uECC_vli_modInv>
    uECC_vli_modMult(k, k, tmp, curve->n, num_n_words); /* k = 1 / k */
 8006578:	463b      	mov	r3, r7
 800657a:	aa06      	add	r2, sp, #24
 800657c:	4631      	mov	r1, r6
 800657e:	4630      	mov	r0, r6
 8006580:	9400      	str	r4, [sp, #0]
 8006582:	f7ff f8f4 	bl	800576e <uECC_vli_modMult>
    uECC_vli_nativeToBytes(signature, curve->num_bytes, p); /* store r */
 8006586:	f995 1001 	ldrsb.w	r1, [r5, #1]
 800658a:	9832      	ldr	r0, [sp, #200]	; 0xc8
 800658c:	aa16      	add	r2, sp, #88	; 0x58
 800658e:	f7ff f9c1 	bl	8005914 <uECC_vli_nativeToBytes>
    uECC_vli_bytesToNative(tmp, private_key, BITS_TO_BYTES(curve->num_n_bits)); /* tmp = d */
 8006592:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
 8006596:	1dda      	adds	r2, r3, #7
 8006598:	bf48      	it	mi
 800659a:	f103 020e 	addmi.w	r2, r3, #14
 800659e:	10d2      	asrs	r2, r2, #3
 80065a0:	4659      	mov	r1, fp
 80065a2:	a806      	add	r0, sp, #24
 80065a4:	f7ff f9ca 	bl	800593c <uECC_vli_bytesToNative>
    s[num_n_words - 1] = 0;
 80065a8:	aa26      	add	r2, sp, #152	; 0x98
 80065aa:	1e63      	subs	r3, r4, #1
 80065ac:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80065b0:	2200      	movs	r2, #0
    uECC_vli_set(s, p, num_words);
 80065b2:	a80e      	add	r0, sp, #56	; 0x38
    s[num_n_words - 1] = 0;
 80065b4:	f843 2c60 	str.w	r2, [r3, #-96]
    uECC_vli_set(s, p, num_words);
 80065b8:	a916      	add	r1, sp, #88	; 0x58
 80065ba:	4652      	mov	r2, sl
 80065bc:	f7ff f8a9 	bl	8005712 <uECC_vli_set>
    uECC_vli_modMult(s, tmp, s, curve->n, num_n_words); /* s = r*d */
 80065c0:	4602      	mov	r2, r0
 80065c2:	463b      	mov	r3, r7
 80065c4:	a906      	add	r1, sp, #24
 80065c6:	9400      	str	r4, [sp, #0]
 80065c8:	f7ff f8d1 	bl	800576e <uECC_vli_modMult>
    bits2int(tmp, message_hash, hash_size, curve);
 80065cc:	ee18 2a90 	vmov	r2, s17
 80065d0:	ee18 1a10 	vmov	r1, s16
 80065d4:	462b      	mov	r3, r5
 80065d6:	a806      	add	r0, sp, #24
 80065d8:	f7ff fa5b 	bl	8005a92 <bits2int>
    uECC_vli_modAdd(s, tmp, s, curve->n, num_n_words); /* s = e + r*d */
 80065dc:	aa0e      	add	r2, sp, #56	; 0x38
 80065de:	4610      	mov	r0, r2
 80065e0:	463b      	mov	r3, r7
 80065e2:	a906      	add	r1, sp, #24
 80065e4:	9400      	str	r4, [sp, #0]
 80065e6:	f7ff fd3b 	bl	8006060 <uECC_vli_modAdd>
    uECC_vli_modMult(s, s, k, curve->n, num_n_words);  /* s = (e + r*d) / k */
 80065ea:	a90e      	add	r1, sp, #56	; 0x38
 80065ec:	4608      	mov	r0, r1
 80065ee:	463b      	mov	r3, r7
 80065f0:	4632      	mov	r2, r6
 80065f2:	9400      	str	r4, [sp, #0]
 80065f4:	f7ff f8bb 	bl	800576e <uECC_vli_modMult>
    if (uECC_vli_numBits(s, num_n_words) > (bitcount_t)curve->num_bytes * 8) {
 80065f8:	4621      	mov	r1, r4
 80065fa:	a80e      	add	r0, sp, #56	; 0x38
 80065fc:	f7ff f869 	bl	80056d2 <uECC_vli_numBits>
 8006600:	f995 1001 	ldrsb.w	r1, [r5, #1]
 8006604:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
 8006608:	f73f af5b 	bgt.w	80064c2 <uECC_sign_with_k+0x32>
    uECC_vli_nativeToBytes(signature + curve->num_bytes, curve->num_bytes, s);
 800660c:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 800660e:	aa0e      	add	r2, sp, #56	; 0x38
 8006610:	1858      	adds	r0, r3, r1
 8006612:	f7ff f97f 	bl	8005914 <uECC_vli_nativeToBytes>
    return 1;
 8006616:	2001      	movs	r0, #1
 8006618:	e754      	b.n	80064c4 <uECC_sign_with_k+0x34>
    } else if (!uECC_generate_random_int(tmp, curve->n, num_n_words)) {
 800661a:	4622      	mov	r2, r4
 800661c:	4639      	mov	r1, r7
 800661e:	4648      	mov	r0, r9
 8006620:	f7ff fa96 	bl	8005b50 <uECC_generate_random_int>
 8006624:	2800      	cmp	r0, #0
 8006626:	d19a      	bne.n	800655e <uECC_sign_with_k+0xce>
 8006628:	e74b      	b.n	80064c2 <uECC_sign_with_k+0x32>
 800662a:	bf00      	nop
 800662c:	2009e2a4 	.word	0x2009e2a4
 8006630:	2009e2a0 	.word	0x2009e2a0

08006634 <double_jacobian_secp256k1>:
                                      uECC_Curve curve) {
 8006634:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006638:	4605      	mov	r5, r0
 800663a:	b093      	sub	sp, #76	; 0x4c
 800663c:	460c      	mov	r4, r1
    if (uECC_vli_isZero(Z1, num_words_secp256k1)) {
 800663e:	4610      	mov	r0, r2
 8006640:	2108      	movs	r1, #8
                                      uECC_Curve curve) {
 8006642:	4617      	mov	r7, r2
 8006644:	461e      	mov	r6, r3
    if (uECC_vli_isZero(Z1, num_words_secp256k1)) {
 8006646:	f7ff f82b 	bl	80056a0 <uECC_vli_isZero>
 800664a:	2800      	cmp	r0, #0
 800664c:	d161      	bne.n	8006712 <double_jacobian_secp256k1+0xde>
    uECC_vli_modSquare_fast(t5, Y1, curve);   /* t5 = y1^2 */
 800664e:	4632      	mov	r2, r6
 8006650:	4621      	mov	r1, r4
 8006652:	a80a      	add	r0, sp, #40	; 0x28
 8006654:	f7ff f93b 	bl	80058ce <uECC_vli_modSquare_fast>
    uECC_vli_modMult_fast(t4, X1, t5, curve); /* t4 = x1*y1^2 = A */
 8006658:	4633      	mov	r3, r6
 800665a:	aa0a      	add	r2, sp, #40	; 0x28
 800665c:	4629      	mov	r1, r5
 800665e:	a802      	add	r0, sp, #8
 8006660:	f7ff f925 	bl	80058ae <uECC_vli_modMult_fast>
    uECC_vli_modSquare_fast(X1, X1, curve);   /* t1 = x1^2 */
 8006664:	4632      	mov	r2, r6
 8006666:	4629      	mov	r1, r5
 8006668:	4628      	mov	r0, r5
 800666a:	f7ff f930 	bl	80058ce <uECC_vli_modSquare_fast>
    uECC_vli_modSquare_fast(t5, t5, curve);   /* t5 = y1^4 */
 800666e:	a90a      	add	r1, sp, #40	; 0x28
 8006670:	4608      	mov	r0, r1
 8006672:	4632      	mov	r2, r6
 8006674:	f7ff f92b 	bl	80058ce <uECC_vli_modSquare_fast>
    uECC_vli_modAdd(Y1, X1, X1, curve->p, num_words_secp256k1); /* t2 = 2*x1^2 */
 8006678:	f04f 0808 	mov.w	r8, #8
    uECC_vli_modMult_fast(Z1, Y1, Z1, curve); /* t3 = y1*z1 = z3 */
 800667c:	463a      	mov	r2, r7
 800667e:	4638      	mov	r0, r7
 8006680:	4633      	mov	r3, r6
 8006682:	4621      	mov	r1, r4
    uECC_vli_modAdd(Y1, X1, X1, curve->p, num_words_secp256k1); /* t2 = 2*x1^2 */
 8006684:	1d37      	adds	r7, r6, #4
    uECC_vli_modMult_fast(Z1, Y1, Z1, curve); /* t3 = y1*z1 = z3 */
 8006686:	f7ff f912 	bl	80058ae <uECC_vli_modMult_fast>
    uECC_vli_modAdd(Y1, X1, X1, curve->p, num_words_secp256k1); /* t2 = 2*x1^2 */
 800668a:	463b      	mov	r3, r7
 800668c:	462a      	mov	r2, r5
 800668e:	4629      	mov	r1, r5
 8006690:	4620      	mov	r0, r4
 8006692:	f8cd 8000 	str.w	r8, [sp]
 8006696:	f7ff fce3 	bl	8006060 <uECC_vli_modAdd>
    uECC_vli_modAdd(Y1, Y1, X1, curve->p, num_words_secp256k1); /* t2 = 3*x1^2 */
 800669a:	463b      	mov	r3, r7
 800669c:	f8cd 8000 	str.w	r8, [sp]
 80066a0:	462a      	mov	r2, r5
 80066a2:	4621      	mov	r1, r4
 80066a4:	4620      	mov	r0, r4
 80066a6:	f7ff fcdb 	bl	8006060 <uECC_vli_modAdd>
    return (vli[bit >> uECC_WORD_BITS_SHIFT] & ((uECC_word_t)1 << (bit & uECC_WORD_BITS_MASK)));
 80066aa:	6823      	ldr	r3, [r4, #0]
    if (uECC_vli_testBit(Y1, 0)) {
 80066ac:	07db      	lsls	r3, r3, #31
 80066ae:	d533      	bpl.n	8006718 <double_jacobian_secp256k1+0xe4>
        uECC_word_t carry = uECC_vli_add(Y1, Y1, curve->p, num_words_secp256k1);
 80066b0:	463a      	mov	r2, r7
 80066b2:	4621      	mov	r1, r4
 80066b4:	4620      	mov	r0, r4
 80066b6:	f7ff fa87 	bl	8005bc8 <uECC_vli_add.constprop.0>
        uECC_vli_rshift1(Y1, num_words_secp256k1);
 80066ba:	4641      	mov	r1, r8
        uECC_word_t carry = uECC_vli_add(Y1, Y1, curve->p, num_words_secp256k1);
 80066bc:	4681      	mov	r9, r0
        uECC_vli_rshift1(Y1, num_words_secp256k1);
 80066be:	4620      	mov	r0, r4
 80066c0:	f7ff f848 	bl	8005754 <uECC_vli_rshift1>
        Y1[num_words_secp256k1 - 1] |= carry << (uECC_WORD_BITS - 1);
 80066c4:	69e3      	ldr	r3, [r4, #28]
 80066c6:	ea43 73c9 	orr.w	r3, r3, r9, lsl #31
 80066ca:	61e3      	str	r3, [r4, #28]
    uECC_vli_modSquare_fast(X1, Y1, curve);                     /* t1 = B^2 */
 80066cc:	4632      	mov	r2, r6
 80066ce:	4621      	mov	r1, r4
 80066d0:	4628      	mov	r0, r5
 80066d2:	f7ff f8fc 	bl	80058ce <uECC_vli_modSquare_fast>
    uECC_vli_modSub(X1, X1, t4, curve->p, num_words_secp256k1); /* t1 = B^2 - A */
 80066d6:	463b      	mov	r3, r7
 80066d8:	aa02      	add	r2, sp, #8
 80066da:	4629      	mov	r1, r5
 80066dc:	4628      	mov	r0, r5
 80066de:	f7ff fced 	bl	80060bc <uECC_vli_modSub.isra.0>
    uECC_vli_modSub(X1, X1, t4, curve->p, num_words_secp256k1); /* t1 = B^2 - 2A = x3 */
 80066e2:	463b      	mov	r3, r7
 80066e4:	aa02      	add	r2, sp, #8
 80066e6:	4629      	mov	r1, r5
 80066e8:	4628      	mov	r0, r5
 80066ea:	f7ff fce7 	bl	80060bc <uECC_vli_modSub.isra.0>
    uECC_vli_modSub(t4, t4, X1, curve->p, num_words_secp256k1); /* t4 = A - x3 */
 80066ee:	a902      	add	r1, sp, #8
 80066f0:	4608      	mov	r0, r1
 80066f2:	463b      	mov	r3, r7
 80066f4:	462a      	mov	r2, r5
 80066f6:	f7ff fce1 	bl	80060bc <uECC_vli_modSub.isra.0>
    uECC_vli_modMult_fast(Y1, Y1, t4, curve);                   /* t2 = B * (A - x3) */
 80066fa:	4633      	mov	r3, r6
 80066fc:	aa02      	add	r2, sp, #8
 80066fe:	4621      	mov	r1, r4
 8006700:	4620      	mov	r0, r4
 8006702:	f7ff f8d4 	bl	80058ae <uECC_vli_modMult_fast>
    uECC_vli_modSub(Y1, Y1, t5, curve->p, num_words_secp256k1); /* t2 = B * (A - x3) - y1^4 = y3 */
 8006706:	463b      	mov	r3, r7
 8006708:	aa0a      	add	r2, sp, #40	; 0x28
 800670a:	4621      	mov	r1, r4
 800670c:	4620      	mov	r0, r4
 800670e:	f7ff fcd5 	bl	80060bc <uECC_vli_modSub.isra.0>
}
 8006712:	b013      	add	sp, #76	; 0x4c
 8006714:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        uECC_vli_rshift1(Y1, num_words_secp256k1);
 8006718:	4641      	mov	r1, r8
 800671a:	4620      	mov	r0, r4
 800671c:	f7ff f81a 	bl	8005754 <uECC_vli_rshift1>
 8006720:	e7d4      	b.n	80066cc <double_jacobian_secp256k1+0x98>

08006722 <x_side_default>:
static void x_side_default(uECC_word_t *result, const uECC_word_t *x, uECC_Curve curve) {
 8006722:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006726:	b08a      	sub	sp, #40	; 0x28
 8006728:	4604      	mov	r4, r0
 800672a:	4615      	mov	r5, r2
 800672c:	460e      	mov	r6, r1
    uECC_word_t _3[uECC_MAX_WORDS] = {3}; /* -a = 3 */
 800672e:	221c      	movs	r2, #28
 8006730:	2100      	movs	r1, #0
 8006732:	a803      	add	r0, sp, #12
 8006734:	f006 ff7e 	bl	800d634 <memset>
    uECC_vli_modSub(result, result, _3, curve->p, num_words);       /* r = x^2 - 3 */
 8006738:	1d2f      	adds	r7, r5, #4
    uECC_word_t _3[uECC_MAX_WORDS] = {3}; /* -a = 3 */
 800673a:	2303      	movs	r3, #3
    uECC_vli_modSquare_fast(result, x, curve);                             /* r = x^2 */
 800673c:	462a      	mov	r2, r5
 800673e:	4631      	mov	r1, r6
 8006740:	4620      	mov	r0, r4
    wordcount_t num_words = curve->num_words;
 8006742:	f995 8000 	ldrsb.w	r8, [r5]
    uECC_word_t _3[uECC_MAX_WORDS] = {3}; /* -a = 3 */
 8006746:	9302      	str	r3, [sp, #8]
    uECC_vli_modSquare_fast(result, x, curve);                             /* r = x^2 */
 8006748:	f7ff f8c1 	bl	80058ce <uECC_vli_modSquare_fast>
    uECC_vli_modSub(result, result, _3, curve->p, num_words);       /* r = x^2 - 3 */
 800674c:	463b      	mov	r3, r7
 800674e:	aa02      	add	r2, sp, #8
 8006750:	4621      	mov	r1, r4
 8006752:	4620      	mov	r0, r4
 8006754:	f7ff fcb2 	bl	80060bc <uECC_vli_modSub.isra.0>
    uECC_vli_modMult_fast(result, result, x, curve);                       /* r = x^3 - 3x */
 8006758:	462b      	mov	r3, r5
 800675a:	4632      	mov	r2, r6
 800675c:	4621      	mov	r1, r4
 800675e:	4620      	mov	r0, r4
 8006760:	f7ff f8a5 	bl	80058ae <uECC_vli_modMult_fast>
    uECC_vli_modAdd(result, result, curve->b, curve->p, num_words); /* r = x^3 - 3x + b */
 8006764:	f8cd 8000 	str.w	r8, [sp]
 8006768:	463b      	mov	r3, r7
 800676a:	f105 0284 	add.w	r2, r5, #132	; 0x84
 800676e:	4621      	mov	r1, r4
 8006770:	4620      	mov	r0, r4
 8006772:	f7ff fc75 	bl	8006060 <uECC_vli_modAdd>
}
 8006776:	b00a      	add	sp, #40	; 0x28
 8006778:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800677c <double_jacobian_default>:
                                    uECC_Curve curve) {
 800677c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    wordcount_t num_words = curve->num_words;
 8006780:	f993 8000 	ldrsb.w	r8, [r3]
                                    uECC_Curve curve) {
 8006784:	b092      	sub	sp, #72	; 0x48
 8006786:	4604      	mov	r4, r0
 8006788:	4689      	mov	r9, r1
    if (uECC_vli_isZero(Z1, num_words)) {
 800678a:	4610      	mov	r0, r2
 800678c:	4641      	mov	r1, r8
                                    uECC_Curve curve) {
 800678e:	4615      	mov	r5, r2
 8006790:	461e      	mov	r6, r3
    if (uECC_vli_isZero(Z1, num_words)) {
 8006792:	f7fe ff85 	bl	80056a0 <uECC_vli_isZero>
 8006796:	2800      	cmp	r0, #0
 8006798:	f040 808e 	bne.w	80068b8 <double_jacobian_default+0x13c>
    uECC_vli_modSquare_fast(t4, Y1, curve);   /* t4 = y1^2 */
 800679c:	4632      	mov	r2, r6
 800679e:	4649      	mov	r1, r9
 80067a0:	a802      	add	r0, sp, #8
 80067a2:	f7ff f894 	bl	80058ce <uECC_vli_modSquare_fast>
    uECC_vli_modMult_fast(t5, X1, t4, curve); /* t5 = x1*y1^2 = A */
 80067a6:	4633      	mov	r3, r6
 80067a8:	aa02      	add	r2, sp, #8
 80067aa:	4621      	mov	r1, r4
 80067ac:	a80a      	add	r0, sp, #40	; 0x28
 80067ae:	f7ff f87e 	bl	80058ae <uECC_vli_modMult_fast>
    uECC_vli_modSquare_fast(t4, t4, curve);   /* t4 = y1^4 */
 80067b2:	a902      	add	r1, sp, #8
 80067b4:	4608      	mov	r0, r1
 80067b6:	4632      	mov	r2, r6
 80067b8:	f7ff f889 	bl	80058ce <uECC_vli_modSquare_fast>
    uECC_vli_modMult_fast(Y1, Y1, Z1, curve); /* t2 = y1*z1 = z3 */
 80067bc:	4633      	mov	r3, r6
 80067be:	462a      	mov	r2, r5
 80067c0:	4649      	mov	r1, r9
 80067c2:	4648      	mov	r0, r9
 80067c4:	f7ff f873 	bl	80058ae <uECC_vli_modMult_fast>
    uECC_vli_modAdd(X1, X1, Z1, curve->p, num_words); /* t1 = x1 + z1^2 */
 80067c8:	1d37      	adds	r7, r6, #4
    uECC_vli_modSquare_fast(Z1, Z1, curve);   /* t3 = z1^2 */
 80067ca:	4632      	mov	r2, r6
 80067cc:	4629      	mov	r1, r5
 80067ce:	4628      	mov	r0, r5
 80067d0:	f7ff f87d 	bl	80058ce <uECC_vli_modSquare_fast>
    uECC_vli_modAdd(X1, X1, Z1, curve->p, num_words); /* t1 = x1 + z1^2 */
 80067d4:	463b      	mov	r3, r7
 80067d6:	462a      	mov	r2, r5
 80067d8:	4621      	mov	r1, r4
 80067da:	4620      	mov	r0, r4
 80067dc:	f8cd 8000 	str.w	r8, [sp]
 80067e0:	f7ff fc3e 	bl	8006060 <uECC_vli_modAdd>
    uECC_vli_modAdd(Z1, Z1, Z1, curve->p, num_words); /* t3 = 2*z1^2 */
 80067e4:	463b      	mov	r3, r7
 80067e6:	462a      	mov	r2, r5
 80067e8:	4629      	mov	r1, r5
 80067ea:	4628      	mov	r0, r5
 80067ec:	f8cd 8000 	str.w	r8, [sp]
 80067f0:	f7ff fc36 	bl	8006060 <uECC_vli_modAdd>
    uECC_vli_modSub(Z1, X1, Z1, curve->p, num_words); /* t3 = x1 - z1^2 */
 80067f4:	463b      	mov	r3, r7
 80067f6:	462a      	mov	r2, r5
 80067f8:	4621      	mov	r1, r4
 80067fa:	4628      	mov	r0, r5
 80067fc:	f7ff fc5e 	bl	80060bc <uECC_vli_modSub.isra.0>
    uECC_vli_modMult_fast(X1, X1, Z1, curve);                /* t1 = x1^2 - z1^4 */
 8006800:	4633      	mov	r3, r6
 8006802:	462a      	mov	r2, r5
 8006804:	4621      	mov	r1, r4
 8006806:	4620      	mov	r0, r4
 8006808:	f7ff f851 	bl	80058ae <uECC_vli_modMult_fast>
    uECC_vli_modAdd(Z1, X1, X1, curve->p, num_words); /* t3 = 2*(x1^2 - z1^4) */
 800680c:	463b      	mov	r3, r7
 800680e:	4622      	mov	r2, r4
 8006810:	4621      	mov	r1, r4
 8006812:	4628      	mov	r0, r5
 8006814:	f8cd 8000 	str.w	r8, [sp]
 8006818:	f7ff fc22 	bl	8006060 <uECC_vli_modAdd>
    uECC_vli_modAdd(X1, X1, Z1, curve->p, num_words); /* t1 = 3*(x1^2 - z1^4) */
 800681c:	463b      	mov	r3, r7
 800681e:	f8cd 8000 	str.w	r8, [sp]
 8006822:	462a      	mov	r2, r5
 8006824:	4621      	mov	r1, r4
 8006826:	4620      	mov	r0, r4
 8006828:	f7ff fc1a 	bl	8006060 <uECC_vli_modAdd>
 800682c:	6823      	ldr	r3, [r4, #0]
    if (uECC_vli_testBit(X1, 0)) {
 800682e:	07db      	lsls	r3, r3, #31
 8006830:	d545      	bpl.n	80068be <double_jacobian_default+0x142>
        uECC_word_t l_carry = uECC_vli_add(X1, X1, curve->p, num_words);
 8006832:	463a      	mov	r2, r7
 8006834:	4621      	mov	r1, r4
 8006836:	4620      	mov	r0, r4
 8006838:	f7ff f9c6 	bl	8005bc8 <uECC_vli_add.constprop.0>
        uECC_vli_rshift1(X1, num_words);
 800683c:	4641      	mov	r1, r8
        uECC_word_t l_carry = uECC_vli_add(X1, X1, curve->p, num_words);
 800683e:	4682      	mov	sl, r0
        uECC_vli_rshift1(X1, num_words);
 8006840:	4620      	mov	r0, r4
 8006842:	f7fe ff87 	bl	8005754 <uECC_vli_rshift1>
        X1[num_words - 1] |= l_carry << (uECC_WORD_BITS - 1);
 8006846:	f108 4380 	add.w	r3, r8, #1073741824	; 0x40000000
 800684a:	3b01      	subs	r3, #1
 800684c:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
 8006850:	ea42 72ca 	orr.w	r2, r2, sl, lsl #31
 8006854:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
    uECC_vli_modSquare_fast(Z1, X1, curve);                  /* t3 = B^2 */
 8006858:	4632      	mov	r2, r6
 800685a:	4621      	mov	r1, r4
 800685c:	4628      	mov	r0, r5
 800685e:	f7ff f836 	bl	80058ce <uECC_vli_modSquare_fast>
    uECC_vli_modSub(Z1, Z1, t5, curve->p, num_words); /* t3 = B^2 - A */
 8006862:	463b      	mov	r3, r7
 8006864:	aa0a      	add	r2, sp, #40	; 0x28
 8006866:	4629      	mov	r1, r5
 8006868:	4628      	mov	r0, r5
 800686a:	f7ff fc27 	bl	80060bc <uECC_vli_modSub.isra.0>
    uECC_vli_modSub(Z1, Z1, t5, curve->p, num_words); /* t3 = B^2 - 2A = x3 */
 800686e:	463b      	mov	r3, r7
 8006870:	aa0a      	add	r2, sp, #40	; 0x28
 8006872:	4629      	mov	r1, r5
 8006874:	4628      	mov	r0, r5
 8006876:	f7ff fc21 	bl	80060bc <uECC_vli_modSub.isra.0>
    uECC_vli_modSub(t5, t5, Z1, curve->p, num_words); /* t5 = A - x3 */
 800687a:	a90a      	add	r1, sp, #40	; 0x28
 800687c:	4608      	mov	r0, r1
 800687e:	463b      	mov	r3, r7
 8006880:	462a      	mov	r2, r5
 8006882:	f7ff fc1b 	bl	80060bc <uECC_vli_modSub.isra.0>
    uECC_vli_modMult_fast(X1, X1, t5, curve);                /* t1 = B * (A - x3) */
 8006886:	4633      	mov	r3, r6
 8006888:	aa0a      	add	r2, sp, #40	; 0x28
 800688a:	4621      	mov	r1, r4
 800688c:	4620      	mov	r0, r4
 800688e:	f7ff f80e 	bl	80058ae <uECC_vli_modMult_fast>
    uECC_vli_modSub(t4, X1, t4, curve->p, num_words); /* t4 = B * (A - x3) - y1^4 = y3 */
 8006892:	aa02      	add	r2, sp, #8
 8006894:	463b      	mov	r3, r7
 8006896:	4610      	mov	r0, r2
 8006898:	4621      	mov	r1, r4
 800689a:	f7ff fc0f 	bl	80060bc <uECC_vli_modSub.isra.0>
    uECC_vli_set(X1, Z1, num_words);
 800689e:	4642      	mov	r2, r8
 80068a0:	4629      	mov	r1, r5
 80068a2:	4620      	mov	r0, r4
 80068a4:	f7fe ff35 	bl	8005712 <uECC_vli_set>
    uECC_vli_set(Z1, Y1, num_words);
 80068a8:	4649      	mov	r1, r9
 80068aa:	4628      	mov	r0, r5
 80068ac:	f7fe ff31 	bl	8005712 <uECC_vli_set>
    uECC_vli_set(Y1, t4, num_words);
 80068b0:	a902      	add	r1, sp, #8
 80068b2:	4648      	mov	r0, r9
 80068b4:	f7fe ff2d 	bl	8005712 <uECC_vli_set>
}
 80068b8:	b012      	add	sp, #72	; 0x48
 80068ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        uECC_vli_rshift1(X1, num_words);
 80068be:	4641      	mov	r1, r8
 80068c0:	4620      	mov	r0, r4
 80068c2:	f7fe ff47 	bl	8005754 <uECC_vli_rshift1>
 80068c6:	e7c7      	b.n	8006858 <double_jacobian_default+0xdc>

080068c8 <uECC_set_rng>:
    g_rng_function = rng_function;
 80068c8:	4b01      	ldr	r3, [pc, #4]	; (80068d0 <uECC_set_rng+0x8>)
 80068ca:	6018      	str	r0, [r3, #0]
}
 80068cc:	4770      	bx	lr
 80068ce:	bf00      	nop
 80068d0:	2009e2a0 	.word	0x2009e2a0

080068d4 <uECC_secp256r1>:
uECC_Curve uECC_secp256r1(void) { return &curve_secp256r1; }
 80068d4:	4800      	ldr	r0, [pc, #0]	; (80068d8 <uECC_secp256r1+0x4>)
 80068d6:	4770      	bx	lr
 80068d8:	0800e8e8 	.word	0x0800e8e8

080068dc <uECC_secp256k1>:
uECC_Curve uECC_secp256k1(void) { return &curve_secp256k1; }
 80068dc:	4800      	ldr	r0, [pc, #0]	; (80068e0 <uECC_secp256k1+0x4>)
 80068de:	4770      	bx	lr
 80068e0:	0800e834 	.word	0x0800e834

080068e4 <uECC_make_key>:
                  uECC_Curve curve) {
 80068e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068e8:	4605      	mov	r5, r0
 80068ea:	b098      	sub	sp, #96	; 0x60
 80068ec:	460f      	mov	r7, r1
 80068ee:	4614      	mov	r4, r2
 80068f0:	2640      	movs	r6, #64	; 0x40
        if (!uECC_generate_random_int(private, curve->n, BITS_TO_WORDS(curve->num_n_bits))) {
 80068f2:	f102 0824 	add.w	r8, r2, #36	; 0x24
 80068f6:	f9b4 3002 	ldrsh.w	r3, [r4, #2]
 80068fa:	f113 021f 	adds.w	r2, r3, #31
 80068fe:	bf48      	it	mi
 8006900:	f103 023e 	addmi.w	r2, r3, #62	; 0x3e
 8006904:	f342 1247 	sbfx	r2, r2, #5, #8
 8006908:	4641      	mov	r1, r8
 800690a:	4668      	mov	r0, sp
 800690c:	f7ff f920 	bl	8005b50 <uECC_generate_random_int>
 8006910:	b330      	cbz	r0, 8006960 <uECC_make_key+0x7c>
        if (EccPoint_compute_public_key(public, private, curve)) {
 8006912:	4622      	mov	r2, r4
 8006914:	4669      	mov	r1, sp
 8006916:	a808      	add	r0, sp, #32
 8006918:	f7ff fd8f 	bl	800643a <EccPoint_compute_public_key>
 800691c:	b1f0      	cbz	r0, 800695c <uECC_make_key+0x78>
            uECC_vli_nativeToBytes(private_key, BITS_TO_BYTES(curve->num_n_bits), private);
 800691e:	f9b4 3002 	ldrsh.w	r3, [r4, #2]
 8006922:	1dd9      	adds	r1, r3, #7
 8006924:	bf48      	it	mi
 8006926:	f103 010e 	addmi.w	r1, r3, #14
 800692a:	466a      	mov	r2, sp
 800692c:	10c9      	asrs	r1, r1, #3
 800692e:	4638      	mov	r0, r7
 8006930:	f7fe fff0 	bl	8005914 <uECC_vli_nativeToBytes>
            uECC_vli_nativeToBytes(public_key, curve->num_bytes, public);
 8006934:	f994 1001 	ldrsb.w	r1, [r4, #1]
 8006938:	aa08      	add	r2, sp, #32
 800693a:	4628      	mov	r0, r5
 800693c:	f7fe ffea 	bl	8005914 <uECC_vli_nativeToBytes>
                public_key + curve->num_bytes, curve->num_bytes, public + curve->num_words);
 8006940:	f994 1001 	ldrsb.w	r1, [r4, #1]
 8006944:	f994 2000 	ldrsb.w	r2, [r4]
            uECC_vli_nativeToBytes(
 8006948:	ab08      	add	r3, sp, #32
 800694a:	1868      	adds	r0, r5, r1
 800694c:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8006950:	f7fe ffe0 	bl	8005914 <uECC_vli_nativeToBytes>
            return 1;
 8006954:	2001      	movs	r0, #1
}
 8006956:	b018      	add	sp, #96	; 0x60
 8006958:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    for (tries = 0; tries < uECC_RNG_MAX_TRIES; ++tries) {
 800695c:	3e01      	subs	r6, #1
 800695e:	d1ca      	bne.n	80068f6 <uECC_make_key+0x12>
            return 0;
 8006960:	2000      	movs	r0, #0
 8006962:	e7f8      	b.n	8006956 <uECC_make_key+0x72>

08006964 <uECC_shared_secret>:
                       uECC_Curve curve) {
 8006964:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006968:	461c      	mov	r4, r3
    wordcount_t num_bytes = curve->num_bytes;
 800696a:	f993 6001 	ldrsb.w	r6, [r3, #1]
    wordcount_t num_words = curve->num_words;
 800696e:	f993 9000 	ldrsb.w	r9, [r3]
    uECC_vli_bytesToNative(private, private_key, BITS_TO_BYTES(curve->num_n_bits));
 8006972:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
                       uECC_Curve curve) {
 8006976:	b0a6      	sub	sp, #152	; 0x98
 8006978:	4617      	mov	r7, r2
    uECC_vli_bytesToNative(private, private_key, BITS_TO_BYTES(curve->num_n_bits));
 800697a:	1dda      	adds	r2, r3, #7
 800697c:	bf48      	it	mi
 800697e:	f103 020e 	addmi.w	r2, r3, #14
    uECC_word_t *p2[2] = {private, tmp};
 8006982:	f10d 0818 	add.w	r8, sp, #24
                       uECC_Curve curve) {
 8006986:	4605      	mov	r5, r0
    uECC_word_t *p2[2] = {private, tmp};
 8006988:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
    uECC_vli_bytesToNative(private, private_key, BITS_TO_BYTES(curve->num_n_bits));
 800698c:	10d2      	asrs	r2, r2, #3
 800698e:	4640      	mov	r0, r8
    uECC_word_t *p2[2] = {private, tmp};
 8006990:	f8cd 8010 	str.w	r8, [sp, #16]
 8006994:	f8cd a014 	str.w	sl, [sp, #20]
    uECC_vli_bytesToNative(private, private_key, BITS_TO_BYTES(curve->num_n_bits));
 8006998:	f7fe ffd0 	bl	800593c <uECC_vli_bytesToNative>
    uECC_vli_bytesToNative(public, public_key, num_bytes);
 800699c:	4629      	mov	r1, r5
 800699e:	4632      	mov	r2, r6
 80069a0:	a816      	add	r0, sp, #88	; 0x58
 80069a2:	f7fe ffcb 	bl	800593c <uECC_vli_bytesToNative>
    uECC_vli_bytesToNative(public + num_words, public_key + num_bytes, num_bytes);
 80069a6:	ab16      	add	r3, sp, #88	; 0x58
 80069a8:	19a9      	adds	r1, r5, r6
 80069aa:	eb03 0089 	add.w	r0, r3, r9, lsl #2
 80069ae:	4632      	mov	r2, r6
 80069b0:	f7fe ffc4 	bl	800593c <uECC_vli_bytesToNative>
    carry = regularize_k(private, private, tmp, curve);
 80069b4:	4623      	mov	r3, r4
 80069b6:	4652      	mov	r2, sl
 80069b8:	4641      	mov	r1, r8
 80069ba:	4640      	mov	r0, r8
 80069bc:	f7ff f929 	bl	8005c12 <regularize_k>
    if (g_rng_function) {
 80069c0:	4b19      	ldr	r3, [pc, #100]	; (8006a28 <uECC_shared_secret+0xc4>)
 80069c2:	681b      	ldr	r3, [r3, #0]
    carry = regularize_k(private, private, tmp, curve);
 80069c4:	4605      	mov	r5, r0
    if (g_rng_function) {
 80069c6:	b163      	cbz	r3, 80069e2 <uECC_shared_secret+0x7e>
        if (!uECC_generate_random_int(p2[carry], curve->p, num_words)) {
 80069c8:	ab26      	add	r3, sp, #152	; 0x98
 80069ca:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80069ce:	464a      	mov	r2, r9
 80069d0:	f853 3c88 	ldr.w	r3, [r3, #-136]
 80069d4:	9303      	str	r3, [sp, #12]
 80069d6:	4618      	mov	r0, r3
 80069d8:	1d21      	adds	r1, r4, #4
 80069da:	f7ff f8b9 	bl	8005b50 <uECC_generate_random_int>
 80069de:	9b03      	ldr	r3, [sp, #12]
 80069e0:	b1f0      	cbz	r0, 8006a20 <uECC_shared_secret+0xbc>
    EccPoint_mult(public, public, p2[!carry], initial_Z, curve->num_n_bits + 1, curve);
 80069e2:	fab5 f185 	clz	r1, r5
 80069e6:	aa26      	add	r2, sp, #152	; 0x98
 80069e8:	0949      	lsrs	r1, r1, #5
 80069ea:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 80069ee:	8862      	ldrh	r2, [r4, #2]
 80069f0:	9401      	str	r4, [sp, #4]
 80069f2:	3201      	adds	r2, #1
 80069f4:	b212      	sxth	r2, r2
 80069f6:	9200      	str	r2, [sp, #0]
 80069f8:	f851 2c88 	ldr.w	r2, [r1, #-136]
 80069fc:	a916      	add	r1, sp, #88	; 0x58
 80069fe:	4608      	mov	r0, r1
 8006a00:	f7ff fc50 	bl	80062a4 <EccPoint_mult>
    uECC_vli_nativeToBytes(secret, num_bytes, public);
 8006a04:	aa16      	add	r2, sp, #88	; 0x58
 8006a06:	4631      	mov	r1, r6
 8006a08:	4638      	mov	r0, r7
 8006a0a:	f7fe ff83 	bl	8005914 <uECC_vli_nativeToBytes>
    return !EccPoint_isZero(public, curve);
 8006a0e:	7821      	ldrb	r1, [r4, #0]
 8006a10:	0049      	lsls	r1, r1, #1
 8006a12:	b249      	sxtb	r1, r1
 8006a14:	4610      	mov	r0, r2
 8006a16:	f7fe fe43 	bl	80056a0 <uECC_vli_isZero>
 8006a1a:	fab0 f080 	clz	r0, r0
 8006a1e:	0940      	lsrs	r0, r0, #5
}
 8006a20:	b026      	add	sp, #152	; 0x98
 8006a22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a26:	bf00      	nop
 8006a28:	2009e2a0 	.word	0x2009e2a0

08006a2c <uECC_compress>:
void uECC_compress(const uint8_t *public_key, uint8_t *compressed, uECC_Curve curve) {
 8006a2c:	b530      	push	{r4, r5, lr}
    for (i = 0; i < curve->num_bytes; ++i) {
 8006a2e:	2400      	movs	r4, #0
 8006a30:	f992 5001 	ldrsb.w	r5, [r2, #1]
 8006a34:	b263      	sxtb	r3, r4
 8006a36:	429d      	cmp	r5, r3
 8006a38:	dc08      	bgt.n	8006a4c <uECC_compress+0x20>
    compressed[0] = 2 + (public_key[curve->num_bytes * 2 - 1] & 0x01);
 8006a3a:	eb00 0045 	add.w	r0, r0, r5, lsl #1
 8006a3e:	f810 3c01 	ldrb.w	r3, [r0, #-1]
 8006a42:	f003 0301 	and.w	r3, r3, #1
 8006a46:	3302      	adds	r3, #2
 8006a48:	700b      	strb	r3, [r1, #0]
}
 8006a4a:	bd30      	pop	{r4, r5, pc}
        compressed[i+1] = public_key[i];
 8006a4c:	5cc5      	ldrb	r5, [r0, r3]
 8006a4e:	440b      	add	r3, r1
 8006a50:	3401      	adds	r4, #1
 8006a52:	705d      	strb	r5, [r3, #1]
    for (i = 0; i < curve->num_bytes; ++i) {
 8006a54:	e7ec      	b.n	8006a30 <uECC_compress+0x4>

08006a56 <uECC_decompress>:
void uECC_decompress(const uint8_t *compressed, uint8_t *public_key, uECC_Curve curve) {
 8006a56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    uECC_word_t *y = point + curve->num_words;
 8006a5a:	f992 8000 	ldrsb.w	r8, [r2]
void uECC_decompress(const uint8_t *compressed, uint8_t *public_key, uECC_Curve curve) {
 8006a5e:	b090      	sub	sp, #64	; 0x40
 8006a60:	4614      	mov	r4, r2
 8006a62:	4607      	mov	r7, r0
    uECC_vli_bytesToNative(point, compressed + 1, curve->num_bytes);
 8006a64:	f992 2001 	ldrsb.w	r2, [r2, #1]
    uECC_word_t *y = point + curve->num_words;
 8006a68:	eb0d 0588 	add.w	r5, sp, r8, lsl #2
void uECC_decompress(const uint8_t *compressed, uint8_t *public_key, uECC_Curve curve) {
 8006a6c:	460e      	mov	r6, r1
    uECC_vli_bytesToNative(point, compressed + 1, curve->num_bytes);
 8006a6e:	1c41      	adds	r1, r0, #1
 8006a70:	4668      	mov	r0, sp
 8006a72:	f7fe ff63 	bl	800593c <uECC_vli_bytesToNative>
    curve->x_side(y, point, curve);
 8006a76:	4622      	mov	r2, r4
 8006a78:	f8d4 30ac 	ldr.w	r3, [r4, #172]	; 0xac
 8006a7c:	4669      	mov	r1, sp
 8006a7e:	4628      	mov	r0, r5
 8006a80:	4798      	blx	r3
    curve->mod_sqrt(y, curve);
 8006a82:	f8d4 30a8 	ldr.w	r3, [r4, #168]	; 0xa8
 8006a86:	4621      	mov	r1, r4
 8006a88:	4628      	mov	r0, r5
 8006a8a:	4798      	blx	r3
    if ((y[0] & 0x01) != (compressed[0] & 0x01)) {
 8006a8c:	783b      	ldrb	r3, [r7, #0]
 8006a8e:	f85d 2028 	ldr.w	r2, [sp, r8, lsl #2]
 8006a92:	4053      	eors	r3, r2
 8006a94:	07db      	lsls	r3, r3, #31
 8006a96:	d504      	bpl.n	8006aa2 <uECC_decompress+0x4c>
        uECC_vli_sub(y, curve->p, y, curve->num_words);
 8006a98:	462a      	mov	r2, r5
 8006a9a:	1d21      	adds	r1, r4, #4
 8006a9c:	4628      	mov	r0, r5
 8006a9e:	f7fe ffd1 	bl	8005a44 <uECC_vli_sub.constprop.0>
    uECC_vli_nativeToBytes(public_key, curve->num_bytes, point);
 8006aa2:	f994 1001 	ldrsb.w	r1, [r4, #1]
 8006aa6:	466a      	mov	r2, sp
 8006aa8:	4630      	mov	r0, r6
 8006aaa:	f7fe ff33 	bl	8005914 <uECC_vli_nativeToBytes>
    uECC_vli_nativeToBytes(public_key + curve->num_bytes, curve->num_bytes, y);
 8006aae:	f994 1001 	ldrsb.w	r1, [r4, #1]
 8006ab2:	462a      	mov	r2, r5
 8006ab4:	1870      	adds	r0, r6, r1
 8006ab6:	f7fe ff2d 	bl	8005914 <uECC_vli_nativeToBytes>
}
 8006aba:	b010      	add	sp, #64	; 0x40
 8006abc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006ac0 <uECC_valid_point>:
int uECC_valid_point(const uECC_word_t *point, uECC_Curve curve) {
 8006ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if (EccPoint_isZero(point, curve)) {
 8006ac4:	780d      	ldrb	r5, [r1, #0]
    wordcount_t num_words = curve->num_words;
 8006ac6:	f991 2000 	ldrsb.w	r2, [r1]
int uECC_valid_point(const uECC_word_t *point, uECC_Curve curve) {
 8006aca:	b092      	sub	sp, #72	; 0x48
 8006acc:	460e      	mov	r6, r1
    if (EccPoint_isZero(point, curve)) {
 8006ace:	0069      	lsls	r1, r5, #1
 8006ad0:	b249      	sxtb	r1, r1
int uECC_valid_point(const uECC_word_t *point, uECC_Curve curve) {
 8006ad2:	4607      	mov	r7, r0
    wordcount_t num_words = curve->num_words;
 8006ad4:	9201      	str	r2, [sp, #4]
    if (EccPoint_isZero(point, curve)) {
 8006ad6:	f7fe fde3 	bl	80056a0 <uECC_vli_isZero>
 8006ada:	4604      	mov	r4, r0
 8006adc:	bb80      	cbnz	r0, 8006b40 <uECC_valid_point+0x80>
    if (uECC_vli_cmp_unsafe(curve->p, point, num_words) != 1 ||
 8006ade:	f106 0804 	add.w	r8, r6, #4
 8006ae2:	9a01      	ldr	r2, [sp, #4]
 8006ae4:	4639      	mov	r1, r7
 8006ae6:	4640      	mov	r0, r8
 8006ae8:	f7fe fe1f 	bl	800572a <uECC_vli_cmp_unsafe>
 8006aec:	2801      	cmp	r0, #1
 8006aee:	d11a      	bne.n	8006b26 <uECC_valid_point+0x66>
            uECC_vli_cmp_unsafe(curve->p, point + num_words, num_words) != 1) {
 8006af0:	9a01      	ldr	r2, [sp, #4]
 8006af2:	4640      	mov	r0, r8
 8006af4:	eb07 0182 	add.w	r1, r7, r2, lsl #2
 8006af8:	f7fe fe17 	bl	800572a <uECC_vli_cmp_unsafe>
    if (uECC_vli_cmp_unsafe(curve->p, point, num_words) != 1 ||
 8006afc:	2801      	cmp	r0, #1
 8006afe:	d112      	bne.n	8006b26 <uECC_valid_point+0x66>
    uECC_vli_modSquare_fast(tmp1, point + num_words, curve);
 8006b00:	4632      	mov	r2, r6
 8006b02:	a802      	add	r0, sp, #8
    curve->x_side(tmp2, point, curve); /* tmp2 = x^3 + ax + b */
 8006b04:	f10d 0828 	add.w	r8, sp, #40	; 0x28
    uECC_vli_modSquare_fast(tmp1, point + num_words, curve);
 8006b08:	f7fe fee1 	bl	80058ce <uECC_vli_modSquare_fast>
    curve->x_side(tmp2, point, curve); /* tmp2 = x^3 + ax + b */
 8006b0c:	f8d6 30ac 	ldr.w	r3, [r6, #172]	; 0xac
 8006b10:	4632      	mov	r2, r6
 8006b12:	4639      	mov	r1, r7
 8006b14:	4640      	mov	r0, r8
 8006b16:	4798      	blx	r3
    for (i = num_words - 1; i >= 0; --i) {
 8006b18:	1e6b      	subs	r3, r5, #1
 8006b1a:	b25b      	sxtb	r3, r3
 8006b1c:	061a      	lsls	r2, r3, #24
 8006b1e:	d506      	bpl.n	8006b2e <uECC_valid_point+0x6e>
    return (diff == 0);
 8006b20:	fab4 f484 	clz	r4, r4
 8006b24:	0964      	lsrs	r4, r4, #5
}
 8006b26:	4620      	mov	r0, r4
 8006b28:	b012      	add	sp, #72	; 0x48
 8006b2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        diff |= (left[i] ^ right[i]);
 8006b2e:	aa02      	add	r2, sp, #8
 8006b30:	f858 1023 	ldr.w	r1, [r8, r3, lsl #2]
 8006b34:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006b38:	404a      	eors	r2, r1
 8006b3a:	4314      	orrs	r4, r2
    for (i = num_words - 1; i >= 0; --i) {
 8006b3c:	3b01      	subs	r3, #1
 8006b3e:	e7ed      	b.n	8006b1c <uECC_valid_point+0x5c>
        return 0;
 8006b40:	2400      	movs	r4, #0
 8006b42:	e7f0      	b.n	8006b26 <uECC_valid_point+0x66>

08006b44 <uECC_valid_public_key>:
int uECC_valid_public_key(const uint8_t *public_key, uECC_Curve curve) {
 8006b44:	b530      	push	{r4, r5, lr}
 8006b46:	460c      	mov	r4, r1
 8006b48:	b091      	sub	sp, #68	; 0x44
    uECC_vli_bytesToNative(public, public_key, curve->num_bytes);
 8006b4a:	f991 2001 	ldrsb.w	r2, [r1, #1]
int uECC_valid_public_key(const uint8_t *public_key, uECC_Curve curve) {
 8006b4e:	4605      	mov	r5, r0
    uECC_vli_bytesToNative(public, public_key, curve->num_bytes);
 8006b50:	4601      	mov	r1, r0
 8006b52:	4668      	mov	r0, sp
 8006b54:	f7fe fef2 	bl	800593c <uECC_vli_bytesToNative>
        public + curve->num_words, public_key + curve->num_bytes, curve->num_bytes);
 8006b58:	f994 2001 	ldrsb.w	r2, [r4, #1]
 8006b5c:	f994 0000 	ldrsb.w	r0, [r4]
    uECC_vli_bytesToNative(
 8006b60:	18a9      	adds	r1, r5, r2
 8006b62:	eb0d 0080 	add.w	r0, sp, r0, lsl #2
 8006b66:	f7fe fee9 	bl	800593c <uECC_vli_bytesToNative>
    return uECC_valid_point(public, curve);
 8006b6a:	4621      	mov	r1, r4
 8006b6c:	4668      	mov	r0, sp
 8006b6e:	f7ff ffa7 	bl	8006ac0 <uECC_valid_point>
}
 8006b72:	b011      	add	sp, #68	; 0x44
 8006b74:	bd30      	pop	{r4, r5, pc}

08006b76 <uECC_compute_public_key>:
int uECC_compute_public_key(const uint8_t *private_key, uint8_t *public_key, uECC_Curve curve) {
 8006b76:	b570      	push	{r4, r5, r6, lr}
    uECC_vli_bytesToNative(private, private_key, BITS_TO_BYTES(curve->num_n_bits));
 8006b78:	f9b2 3002 	ldrsh.w	r3, [r2, #2]
int uECC_compute_public_key(const uint8_t *private_key, uint8_t *public_key, uECC_Curve curve) {
 8006b7c:	4614      	mov	r4, r2
    uECC_vli_bytesToNative(private, private_key, BITS_TO_BYTES(curve->num_n_bits));
 8006b7e:	1dda      	adds	r2, r3, #7
 8006b80:	bf48      	it	mi
 8006b82:	f103 020e 	addmi.w	r2, r3, #14
int uECC_compute_public_key(const uint8_t *private_key, uint8_t *public_key, uECC_Curve curve) {
 8006b86:	b098      	sub	sp, #96	; 0x60
    uECC_vli_bytesToNative(private, private_key, BITS_TO_BYTES(curve->num_n_bits));
 8006b88:	10d2      	asrs	r2, r2, #3
int uECC_compute_public_key(const uint8_t *private_key, uint8_t *public_key, uECC_Curve curve) {
 8006b8a:	460e      	mov	r6, r1
    uECC_vli_bytesToNative(private, private_key, BITS_TO_BYTES(curve->num_n_bits));
 8006b8c:	4601      	mov	r1, r0
 8006b8e:	4668      	mov	r0, sp
 8006b90:	f7fe fed4 	bl	800593c <uECC_vli_bytesToNative>
    if (uECC_vli_isZero(private, BITS_TO_WORDS(curve->num_n_bits))) {
 8006b94:	f9b4 3002 	ldrsh.w	r3, [r4, #2]
 8006b98:	f113 021f 	adds.w	r2, r3, #31
 8006b9c:	bf48      	it	mi
 8006b9e:	f103 023e 	addmi.w	r2, r3, #62	; 0x3e
 8006ba2:	f342 1147 	sbfx	r1, r2, #5, #8
 8006ba6:	4668      	mov	r0, sp
 8006ba8:	f7fe fd7a 	bl	80056a0 <uECC_vli_isZero>
 8006bac:	b110      	cbz	r0, 8006bb4 <uECC_compute_public_key+0x3e>
        return 0;
 8006bae:	2000      	movs	r0, #0
}
 8006bb0:	b018      	add	sp, #96	; 0x60
 8006bb2:	bd70      	pop	{r4, r5, r6, pc}
    if (uECC_vli_cmp(curve->n, private, BITS_TO_WORDS(curve->num_n_bits)) != 1) {
 8006bb4:	460a      	mov	r2, r1
 8006bb6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8006bba:	4669      	mov	r1, sp
 8006bbc:	f7fe ffb0 	bl	8005b20 <uECC_vli_cmp>
 8006bc0:	2801      	cmp	r0, #1
 8006bc2:	4605      	mov	r5, r0
 8006bc4:	d1f3      	bne.n	8006bae <uECC_compute_public_key+0x38>
    if (!EccPoint_compute_public_key(public, private, curve)) {
 8006bc6:	4622      	mov	r2, r4
 8006bc8:	4669      	mov	r1, sp
 8006bca:	a808      	add	r0, sp, #32
 8006bcc:	f7ff fc35 	bl	800643a <EccPoint_compute_public_key>
 8006bd0:	2800      	cmp	r0, #0
 8006bd2:	d0ec      	beq.n	8006bae <uECC_compute_public_key+0x38>
    uECC_vli_nativeToBytes(public_key, curve->num_bytes, public);
 8006bd4:	f994 1001 	ldrsb.w	r1, [r4, #1]
 8006bd8:	aa08      	add	r2, sp, #32
 8006bda:	4630      	mov	r0, r6
 8006bdc:	f7fe fe9a 	bl	8005914 <uECC_vli_nativeToBytes>
        public_key + curve->num_bytes, curve->num_bytes, public + curve->num_words);
 8006be0:	f994 1001 	ldrsb.w	r1, [r4, #1]
 8006be4:	f994 2000 	ldrsb.w	r2, [r4]
    uECC_vli_nativeToBytes(
 8006be8:	ab08      	add	r3, sp, #32
 8006bea:	1870      	adds	r0, r6, r1
 8006bec:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8006bf0:	f7fe fe90 	bl	8005914 <uECC_vli_nativeToBytes>
    return 1;
 8006bf4:	4628      	mov	r0, r5
 8006bf6:	e7db      	b.n	8006bb0 <uECC_compute_public_key+0x3a>

08006bf8 <uECC_sign>:
              uECC_Curve curve) {
 8006bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bfc:	b08a      	sub	sp, #40	; 0x28
 8006bfe:	4605      	mov	r5, r0
 8006c00:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
 8006c04:	460e      	mov	r6, r1
 8006c06:	4617      	mov	r7, r2
 8006c08:	4698      	mov	r8, r3
 8006c0a:	2440      	movs	r4, #64	; 0x40
        if (!uECC_generate_random_int(k, curve->n, BITS_TO_WORDS(curve->num_n_bits))) {
 8006c0c:	f109 0a24 	add.w	sl, r9, #36	; 0x24
 8006c10:	f9b9 3002 	ldrsh.w	r3, [r9, #2]
 8006c14:	f113 021f 	adds.w	r2, r3, #31
 8006c18:	bf48      	it	mi
 8006c1a:	f103 023e 	addmi.w	r2, r3, #62	; 0x3e
 8006c1e:	f342 1247 	sbfx	r2, r2, #5, #8
 8006c22:	4651      	mov	r1, sl
 8006c24:	a802      	add	r0, sp, #8
 8006c26:	f7fe ff93 	bl	8005b50 <uECC_generate_random_int>
 8006c2a:	b150      	cbz	r0, 8006c42 <uECC_sign+0x4a>
        if (uECC_sign_with_k(private_key, message_hash, hash_size, k, signature, curve)) {
 8006c2c:	e9cd 8900 	strd	r8, r9, [sp]
 8006c30:	ab02      	add	r3, sp, #8
 8006c32:	463a      	mov	r2, r7
 8006c34:	4631      	mov	r1, r6
 8006c36:	4628      	mov	r0, r5
 8006c38:	f7ff fc2a 	bl	8006490 <uECC_sign_with_k>
 8006c3c:	b928      	cbnz	r0, 8006c4a <uECC_sign+0x52>
    for (tries = 0; tries < uECC_RNG_MAX_TRIES; ++tries) {
 8006c3e:	3c01      	subs	r4, #1
 8006c40:	d1e6      	bne.n	8006c10 <uECC_sign+0x18>
            return 0;
 8006c42:	2000      	movs	r0, #0
}
 8006c44:	b00a      	add	sp, #40	; 0x28
 8006c46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
            return 1;
 8006c4a:	2001      	movs	r0, #1
 8006c4c:	e7fa      	b.n	8006c44 <uECC_sign+0x4c>

08006c4e <uECC_sign_deterministic>:
int uECC_sign_deterministic(const uint8_t *private_key,
                            const uint8_t *message_hash,
                            unsigned hash_size,
                            uECC_HashContext *hash_context,
                            uint8_t *signature,
                            uECC_Curve curve) {
 8006c4e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c52:	b091      	sub	sp, #68	; 0x44
 8006c54:	4693      	mov	fp, r2
    uint8_t *K = hash_context->tmp;
    uint8_t *V = K + hash_context->result_size;
    wordcount_t num_bytes = curve->num_bytes;
    wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8006c56:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006c58:	f9b2 8002 	ldrsh.w	r8, [r2, #2]
    uint8_t *V = K + hash_context->result_size;
 8006c5c:	e9d3 6504 	ldrd	r6, r5, [r3, #16]
                            uECC_Curve curve) {
 8006c60:	461c      	mov	r4, r3
    wordcount_t num_bytes = curve->num_bytes;
 8006c62:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8006c64:	f118 071f 	adds.w	r7, r8, #31
 8006c68:	bf48      	it	mi
 8006c6a:	f108 073e 	addmi.w	r7, r8, #62	; 0x3e
    bitcount_t num_n_bits = curve->num_n_bits;
    uECC_word_t tries;
    unsigned i;
    for (i = 0; i < hash_context->result_size; ++i) {
 8006c6e:	2200      	movs	r2, #0
    wordcount_t num_bytes = curve->num_bytes;
 8006c70:	f993 3001 	ldrsb.w	r3, [r3, #1]
                            uECC_Curve curve) {
 8006c74:	4681      	mov	r9, r0
 8006c76:	468a      	mov	sl, r1
    uint8_t *V = K + hash_context->result_size;
 8006c78:	442e      	add	r6, r5
    wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8006c7a:	f347 1747 	sbfx	r7, r7, #5, #8
        V[i] = 0x01;
 8006c7e:	2001      	movs	r0, #1
        K[i] = 0;
 8006c80:	4694      	mov	ip, r2
    for (i = 0; i < hash_context->result_size; ++i) {
 8006c82:	6921      	ldr	r1, [r4, #16]
 8006c84:	4291      	cmp	r1, r2
 8006c86:	f200 8086 	bhi.w	8006d96 <uECC_sign_deterministic+0x148>
    }
    
    /* K = HMAC_K(V || 0x00 || int2octets(x) || h(m)) */
    HMAC_init(hash_context, K);
 8006c8a:	4629      	mov	r1, r5
 8006c8c:	4620      	mov	r0, r4
 8006c8e:	9303      	str	r3, [sp, #12]
 8006c90:	f7fe fe74 	bl	800597c <HMAC_init>
    V[hash_context->result_size] = 0x00;
 8006c94:	6922      	ldr	r2, [r4, #16]
 8006c96:	2100      	movs	r1, #0
 8006c98:	54b1      	strb	r1, [r6, r2]
    HMAC_update(hash_context, V, hash_context->result_size + 1);
 8006c9a:	6922      	ldr	r2, [r4, #16]
 8006c9c:	4631      	mov	r1, r6
 8006c9e:	3201      	adds	r2, #1
 8006ca0:	4620      	mov	r0, r4
 8006ca2:	f7fe fe8c 	bl	80059be <HMAC_update>
    HMAC_update(hash_context, private_key, num_bytes);
 8006ca6:	9b03      	ldr	r3, [sp, #12]
 8006ca8:	4649      	mov	r1, r9
 8006caa:	461a      	mov	r2, r3
 8006cac:	4620      	mov	r0, r4
 8006cae:	f7fe fe86 	bl	80059be <HMAC_update>
    HMAC_update(hash_context, message_hash, hash_size);
 8006cb2:	465a      	mov	r2, fp
 8006cb4:	4651      	mov	r1, sl
 8006cb6:	4620      	mov	r0, r4
 8006cb8:	f7fe fe81 	bl	80059be <HMAC_update>
    HMAC_finish(hash_context, K, K);
 8006cbc:	462a      	mov	r2, r5
 8006cbe:	4629      	mov	r1, r5
 8006cc0:	4620      	mov	r0, r4
 8006cc2:	f7fe fe7e 	bl	80059c2 <HMAC_finish>

    update_V(hash_context, K, V);
 8006cc6:	4632      	mov	r2, r6
 8006cc8:	4629      	mov	r1, r5
 8006cca:	4620      	mov	r0, r4
 8006ccc:	f7fe fea8 	bl	8005a20 <update_V>
    
    /* K = HMAC_K(V || 0x01 || int2octets(x) || h(m)) */
    HMAC_init(hash_context, K);
 8006cd0:	4629      	mov	r1, r5
 8006cd2:	4620      	mov	r0, r4
 8006cd4:	f7fe fe52 	bl	800597c <HMAC_init>
    V[hash_context->result_size] = 0x01;
 8006cd8:	6922      	ldr	r2, [r4, #16]
 8006cda:	2101      	movs	r1, #1
 8006cdc:	54b1      	strb	r1, [r6, r2]
    HMAC_update(hash_context, V, hash_context->result_size + 1);
 8006cde:	6922      	ldr	r2, [r4, #16]
 8006ce0:	4620      	mov	r0, r4
 8006ce2:	440a      	add	r2, r1
 8006ce4:	4631      	mov	r1, r6
 8006ce6:	f7fe fe6a 	bl	80059be <HMAC_update>
    HMAC_update(hash_context, private_key, num_bytes);
 8006cea:	9b03      	ldr	r3, [sp, #12]
 8006cec:	4649      	mov	r1, r9
 8006cee:	461a      	mov	r2, r3
 8006cf0:	4620      	mov	r0, r4
 8006cf2:	f7fe fe64 	bl	80059be <HMAC_update>
    HMAC_update(hash_context, message_hash, hash_size);
 8006cf6:	465a      	mov	r2, fp
 8006cf8:	4651      	mov	r1, sl
 8006cfa:	4620      	mov	r0, r4
 8006cfc:	f7fe fe5f 	bl	80059be <HMAC_update>
    HMAC_finish(hash_context, K, K);
 8006d00:	462a      	mov	r2, r5
 8006d02:	4629      	mov	r1, r5
 8006d04:	4620      	mov	r0, r4
 8006d06:	f7fe fe5c 	bl	80059c2 <HMAC_finish>

    update_V(hash_context, K, V);
 8006d0a:	4632      	mov	r2, r6
 8006d0c:	4629      	mov	r1, r5
 8006d0e:	4620      	mov	r0, r4
 8006d10:	f7fe fe86 	bl	8005a20 <update_V>
        wordcount_t T_bytes = 0;
        for (;;) {
            update_V(hash_context, K, V);
            for (i = 0; i < hash_context->result_size; ++i) {
                T_ptr[T_bytes++] = V[i];
                if (T_bytes >= num_n_words * uECC_WORD_SIZE) {
 8006d14:	00bb      	lsls	r3, r7, #2
 8006d16:	9304      	str	r3, [sp, #16]
                    goto filled;
                }
            }
        }
    filled:
        if ((bitcount_t)num_n_words * uECC_WORD_SIZE * 8 > num_n_bits) {
 8006d18:	017b      	lsls	r3, r7, #5
 8006d1a:	9305      	str	r3, [sp, #20]
            uECC_word_t mask = (uECC_word_t)-1;
            T[num_n_words - 1] &=
                mask >> ((bitcount_t)(num_n_words * uECC_WORD_SIZE * 8 - num_n_bits));
 8006d1c:	ebc8 1347 	rsb	r3, r8, r7, lsl #5
 8006d20:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006d24:	b21b      	sxth	r3, r3
 8006d26:	fa22 f303 	lsr.w	r3, r2, r3
 8006d2a:	9306      	str	r3, [sp, #24]
 8006d2c:	2340      	movs	r3, #64	; 0x40
 8006d2e:	9303      	str	r3, [sp, #12]
            T[num_n_words - 1] &=
 8006d30:	4417      	add	r7, r2
 8006d32:	446b      	add	r3, sp
 8006d34:	eb03 0787 	add.w	r7, r3, r7, lsl #2
        wordcount_t T_bytes = 0;
 8006d38:	2300      	movs	r3, #0
            update_V(hash_context, K, V);
 8006d3a:	4632      	mov	r2, r6
 8006d3c:	4629      	mov	r1, r5
 8006d3e:	4620      	mov	r0, r4
 8006d40:	9307      	str	r3, [sp, #28]
 8006d42:	f7fe fe6d 	bl	8005a20 <update_V>
            for (i = 0; i < hash_context->result_size; ++i) {
 8006d46:	6920      	ldr	r0, [r4, #16]
 8006d48:	9b07      	ldr	r3, [sp, #28]
 8006d4a:	4631      	mov	r1, r6
 8006d4c:	4430      	add	r0, r6
 8006d4e:	461a      	mov	r2, r3
                T_ptr[T_bytes++] = V[i];
 8006d50:	ab08      	add	r3, sp, #32
 8006d52:	eb03 0c02 	add.w	ip, r3, r2
            for (i = 0; i < hash_context->result_size; ++i) {
 8006d56:	4288      	cmp	r0, r1
 8006d58:	4613      	mov	r3, r2
 8006d5a:	f102 0201 	add.w	r2, r2, #1
 8006d5e:	b252      	sxtb	r2, r2
 8006d60:	d0eb      	beq.n	8006d3a <uECC_sign_deterministic+0xec>
                T_ptr[T_bytes++] = V[i];
 8006d62:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006d66:	f88c 3000 	strb.w	r3, [ip]
                if (T_bytes >= num_n_words * uECC_WORD_SIZE) {
 8006d6a:	9b04      	ldr	r3, [sp, #16]
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	dcef      	bgt.n	8006d50 <uECC_sign_deterministic+0x102>
        if ((bitcount_t)num_n_words * uECC_WORD_SIZE * 8 > num_n_bits) {
 8006d70:	9b05      	ldr	r3, [sp, #20]
 8006d72:	4598      	cmp	r8, r3
 8006d74:	db14      	blt.n	8006da0 <uECC_sign_deterministic+0x152>
        }
    
        if (uECC_sign_with_k(private_key, message_hash, hash_size, T, signature, curve)) {
 8006d76:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006d78:	9301      	str	r3, [sp, #4]
 8006d7a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8006d7c:	9300      	str	r3, [sp, #0]
 8006d7e:	465a      	mov	r2, fp
 8006d80:	ab08      	add	r3, sp, #32
 8006d82:	4651      	mov	r1, sl
 8006d84:	4648      	mov	r0, r9
 8006d86:	f7ff fb83 	bl	8006490 <uECC_sign_with_k>
 8006d8a:	b180      	cbz	r0, 8006dae <uECC_sign_deterministic+0x160>
            return 1;
 8006d8c:	2301      	movs	r3, #1
        HMAC_finish(hash_context, K, K);

        update_V(hash_context, K, V);
    }
    return 0;
}
 8006d8e:	4618      	mov	r0, r3
 8006d90:	b011      	add	sp, #68	; 0x44
 8006d92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        V[i] = 0x01;
 8006d96:	54b0      	strb	r0, [r6, r2]
        K[i] = 0;
 8006d98:	f805 c002 	strb.w	ip, [r5, r2]
    for (i = 0; i < hash_context->result_size; ++i) {
 8006d9c:	3201      	adds	r2, #1
 8006d9e:	e770      	b.n	8006c82 <uECC_sign_deterministic+0x34>
            T[num_n_words - 1] &=
 8006da0:	f857 3c20 	ldr.w	r3, [r7, #-32]
 8006da4:	9a06      	ldr	r2, [sp, #24]
 8006da6:	4013      	ands	r3, r2
 8006da8:	f847 3c20 	str.w	r3, [r7, #-32]
 8006dac:	e7e3      	b.n	8006d76 <uECC_sign_deterministic+0x128>
 8006dae:	9007      	str	r0, [sp, #28]
        HMAC_init(hash_context, K);
 8006db0:	4629      	mov	r1, r5
 8006db2:	4620      	mov	r0, r4
 8006db4:	f7fe fde2 	bl	800597c <HMAC_init>
        V[hash_context->result_size] = 0x00;
 8006db8:	6922      	ldr	r2, [r4, #16]
 8006dba:	9b07      	ldr	r3, [sp, #28]
 8006dbc:	54b3      	strb	r3, [r6, r2]
        HMAC_update(hash_context, V, hash_context->result_size + 1);
 8006dbe:	6922      	ldr	r2, [r4, #16]
 8006dc0:	4631      	mov	r1, r6
 8006dc2:	3201      	adds	r2, #1
 8006dc4:	4620      	mov	r0, r4
 8006dc6:	f7fe fdfa 	bl	80059be <HMAC_update>
        HMAC_finish(hash_context, K, K);
 8006dca:	462a      	mov	r2, r5
 8006dcc:	4629      	mov	r1, r5
 8006dce:	4620      	mov	r0, r4
 8006dd0:	f7fe fdf7 	bl	80059c2 <HMAC_finish>
        update_V(hash_context, K, V);
 8006dd4:	4632      	mov	r2, r6
 8006dd6:	4629      	mov	r1, r5
 8006dd8:	4620      	mov	r0, r4
 8006dda:	f7fe fe21 	bl	8005a20 <update_V>
    for (tries = 0; tries < uECC_RNG_MAX_TRIES; ++tries) {
 8006dde:	9b03      	ldr	r3, [sp, #12]
 8006de0:	3b01      	subs	r3, #1
 8006de2:	9303      	str	r3, [sp, #12]
 8006de4:	9b07      	ldr	r3, [sp, #28]
 8006de6:	d1a7      	bne.n	8006d38 <uECC_sign_deterministic+0xea>
 8006de8:	e7d1      	b.n	8006d8e <uECC_sign_deterministic+0x140>

08006dea <uECC_verify>:

int uECC_verify(const uint8_t *public_key,
                const uint8_t *message_hash,
                unsigned hash_size,
                const uint8_t *signature,
                uECC_Curve curve) {
 8006dea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dee:	ed2d 8b02 	vpush	{d8}
 8006df2:	b0fb      	sub	sp, #492	; 0x1ec
 8006df4:	461c      	mov	r4, r3
 8006df6:	9d86      	ldr	r5, [sp, #536]	; 0x218
    const uECC_word_t *point;
    bitcount_t num_bits;
    bitcount_t i;
    uECC_word_t r[uECC_MAX_WORDS], s[uECC_MAX_WORDS];
    wordcount_t num_words = curve->num_words;
    wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8006df8:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
    wordcount_t num_words = curve->num_words;
 8006dfc:	f995 8000 	ldrsb.w	r8, [r5]
    wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8006e00:	f113 061f 	adds.w	r6, r3, #31
 8006e04:	bf48      	it	mi
 8006e06:	f103 063e 	addmi.w	r6, r3, #62	; 0x3e
 8006e0a:	f346 1647 	sbfx	r6, r6, #5, #8
    
    rx[num_n_words - 1] = 0;
 8006e0e:	f106 3aff 	add.w	sl, r6, #4294967295	; 0xffffffff
                uECC_Curve curve) {
 8006e12:	4691      	mov	r9, r2
    rx[num_n_words - 1] = 0;
 8006e14:	aa22      	add	r2, sp, #136	; 0x88
 8006e16:	2300      	movs	r3, #0
 8006e18:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
    r[num_n_words - 1] = 0;
 8006e1c:	aa7a      	add	r2, sp, #488	; 0x1e8
 8006e1e:	eb02 028a 	add.w	r2, r2, sl, lsl #2
                uECC_Curve curve) {
 8006e22:	4607      	mov	r7, r0
    r[num_n_words - 1] = 0;
 8006e24:	f842 3cc0 	str.w	r3, [r2, #-192]
    s[num_n_words - 1] = 0;
 8006e28:	f842 3ca0 	str.w	r3, [r2, #-160]
                uECC_Curve curve) {
 8006e2c:	ee08 1a90 	vmov	s17, r1

    uECC_vli_bytesToNative(public, public_key, curve->num_bytes);
 8006e30:	f995 2001 	ldrsb.w	r2, [r5, #1]
 8006e34:	4601      	mov	r1, r0
 8006e36:	a85a      	add	r0, sp, #360	; 0x168
 8006e38:	f7fe fd80 	bl	800593c <uECC_vli_bytesToNative>
    uECC_vli_bytesToNative(
        public + num_words, public_key + curve->num_bytes, curve->num_bytes);
 8006e3c:	ea4f 0388 	mov.w	r3, r8, lsl #2
 8006e40:	f995 2001 	ldrsb.w	r2, [r5, #1]
 8006e44:	9304      	str	r3, [sp, #16]
    uECC_vli_bytesToNative(
 8006e46:	ab5a      	add	r3, sp, #360	; 0x168
 8006e48:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	18b9      	adds	r1, r7, r2
 8006e50:	ee08 3a10 	vmov	s16, r3
 8006e54:	f7fe fd72 	bl	800593c <uECC_vli_bytesToNative>
    uECC_vli_bytesToNative(r, signature, curve->num_bytes);
 8006e58:	4621      	mov	r1, r4
 8006e5a:	f995 2001 	ldrsb.w	r2, [r5, #1]
 8006e5e:	a84a      	add	r0, sp, #296	; 0x128
 8006e60:	f7fe fd6c 	bl	800593c <uECC_vli_bytesToNative>
    uECC_vli_bytesToNative(s, signature + curve->num_bytes, curve->num_bytes);
 8006e64:	f995 2001 	ldrsb.w	r2, [r5, #1]
 8006e68:	a852      	add	r0, sp, #328	; 0x148
 8006e6a:	18a1      	adds	r1, r4, r2
 8006e6c:	f7fe fd66 	bl	800593c <uECC_vli_bytesToNative>
    
    /* r, s must not be 0. */
    if (uECC_vli_isZero(r, num_words) || uECC_vli_isZero(s, num_words)) {
 8006e70:	4641      	mov	r1, r8
 8006e72:	a84a      	add	r0, sp, #296	; 0x128
 8006e74:	f7fe fc14 	bl	80056a0 <uECC_vli_isZero>
 8006e78:	2300      	movs	r3, #0
 8006e7a:	4604      	mov	r4, r0
 8006e7c:	2800      	cmp	r0, #0
 8006e7e:	f040 812b 	bne.w	80070d8 <uECC_verify+0x2ee>
 8006e82:	a852      	add	r0, sp, #328	; 0x148
 8006e84:	f7fe fc0c 	bl	80056a0 <uECC_vli_isZero>
 8006e88:	9002      	str	r0, [sp, #8]
 8006e8a:	2800      	cmp	r0, #0
 8006e8c:	f040 8126 	bne.w	80070dc <uECC_verify+0x2f2>
        return 0;
    }

    /* r, s must be < n. */
    if (uECC_vli_cmp_unsafe(curve->n, r, num_n_words) != 1 ||
 8006e90:	f105 0b24 	add.w	fp, r5, #36	; 0x24
 8006e94:	4632      	mov	r2, r6
 8006e96:	a94a      	add	r1, sp, #296	; 0x128
 8006e98:	4658      	mov	r0, fp
 8006e9a:	f7fe fc46 	bl	800572a <uECC_vli_cmp_unsafe>
 8006e9e:	2801      	cmp	r0, #1
 8006ea0:	f040 811e 	bne.w	80070e0 <uECC_verify+0x2f6>
            uECC_vli_cmp_unsafe(curve->n, s, num_n_words) != 1) {
 8006ea4:	4632      	mov	r2, r6
 8006ea6:	a952      	add	r1, sp, #328	; 0x148
 8006ea8:	4658      	mov	r0, fp
 8006eaa:	f7fe fc3e 	bl	800572a <uECC_vli_cmp_unsafe>
    if (uECC_vli_cmp_unsafe(curve->n, r, num_n_words) != 1 ||
 8006eae:	2801      	cmp	r0, #1
            uECC_vli_cmp_unsafe(curve->n, s, num_n_words) != 1) {
 8006eb0:	9005      	str	r0, [sp, #20]
    if (uECC_vli_cmp_unsafe(curve->n, r, num_n_words) != 1 ||
 8006eb2:	f040 8115 	bne.w	80070e0 <uECC_verify+0x2f6>
        return 0;
    }

    /* Calculate u1 and u2. */
    uECC_vli_modInv(z, s, curve->n, num_n_words); /* z = 1/s */
 8006eb6:	ac1a      	add	r4, sp, #104	; 0x68
    u1[num_n_words - 1] = 0;
 8006eb8:	af0a      	add	r7, sp, #40	; 0x28
    uECC_vli_modInv(z, s, curve->n, num_n_words); /* z = 1/s */
 8006eba:	4633      	mov	r3, r6
 8006ebc:	465a      	mov	r2, fp
 8006ebe:	4620      	mov	r0, r4
 8006ec0:	f7ff f84e 	bl	8005f60 <uECC_vli_modInv>
    u1[num_n_words - 1] = 0;
 8006ec4:	9b02      	ldr	r3, [sp, #8]
 8006ec6:	f847 302a 	str.w	r3, [r7, sl, lsl #2]
    bits2int(u1, message_hash, hash_size, curve);
 8006eca:	464a      	mov	r2, r9
 8006ecc:	4638      	mov	r0, r7
 8006ece:	ee18 1a90 	vmov	r1, s17
 8006ed2:	462b      	mov	r3, r5
 8006ed4:	f7fe fddd 	bl	8005a92 <bits2int>
    uECC_vli_modMult(u1, u1, z, curve->n, num_n_words); /* u1 = e/s */
 8006ed8:	4639      	mov	r1, r7
 8006eda:	4638      	mov	r0, r7
 8006edc:	465b      	mov	r3, fp
 8006ede:	4622      	mov	r2, r4
 8006ee0:	9600      	str	r6, [sp, #0]
 8006ee2:	f7fe fc44 	bl	800576e <uECC_vli_modMult>
    uECC_vli_modMult(u2, r, z, curve->n, num_n_words); /* u2 = r/s */
    
    /* Calculate sum = G + Q. */
    uECC_vli_set(sum, public, num_words);
 8006ee6:	f50d 7ad4 	add.w	sl, sp, #424	; 0x1a8
    uECC_vli_modMult(u2, r, z, curve->n, num_n_words); /* u2 = r/s */
 8006eea:	465b      	mov	r3, fp
 8006eec:	4622      	mov	r2, r4
 8006eee:	a94a      	add	r1, sp, #296	; 0x128
 8006ef0:	a812      	add	r0, sp, #72	; 0x48
 8006ef2:	9600      	str	r6, [sp, #0]
 8006ef4:	f7fe fc3b 	bl	800576e <uECC_vli_modMult>
    uECC_vli_set(sum, public, num_words);
 8006ef8:	4642      	mov	r2, r8
 8006efa:	4650      	mov	r0, sl
 8006efc:	a95a      	add	r1, sp, #360	; 0x168
 8006efe:	f7fe fc08 	bl	8005712 <uECC_vli_set>
    uECC_vli_set(sum + num_words, public + num_words, num_words);
 8006f02:	9b04      	ldr	r3, [sp, #16]
 8006f04:	eb0a 0903 	add.w	r9, sl, r3
 8006f08:	ee18 1a10 	vmov	r1, s16
 8006f0c:	4648      	mov	r0, r9
 8006f0e:	f7fe fc00 	bl	8005712 <uECC_vli_set>
    uECC_vli_set(tx, curve->G, num_words);
 8006f12:	f105 0344 	add.w	r3, r5, #68	; 0x44
 8006f16:	4619      	mov	r1, r3
 8006f18:	a832      	add	r0, sp, #200	; 0xc8
 8006f1a:	9303      	str	r3, [sp, #12]
 8006f1c:	f7fe fbf9 	bl	8005712 <uECC_vli_set>
    uECC_vli_set(ty, curve->G + num_words, num_words);
 8006f20:	e9dd 3103 	ldrd	r3, r1, [sp, #12]
 8006f24:	a83a      	add	r0, sp, #232	; 0xe8
 8006f26:	1859      	adds	r1, r3, r1
 8006f28:	f7fe fbf3 	bl	8005712 <uECC_vli_set>
    uECC_vli_modSub(z, sum, tx, curve->p, num_words); /* z = x2 - x1 */
 8006f2c:	1d2b      	adds	r3, r5, #4
 8006f2e:	ee08 3a10 	vmov	s16, r3
 8006f32:	4651      	mov	r1, sl
 8006f34:	aa32      	add	r2, sp, #200	; 0xc8
 8006f36:	4620      	mov	r0, r4
 8006f38:	f7ff f8c0 	bl	80060bc <uECC_vli_modSub.isra.0>
    XYcZ_add(tx, ty, sum, sum + num_words, curve);
 8006f3c:	464b      	mov	r3, r9
 8006f3e:	4652      	mov	r2, sl
 8006f40:	a93a      	add	r1, sp, #232	; 0xe8
 8006f42:	a832      	add	r0, sp, #200	; 0xc8
 8006f44:	9500      	str	r5, [sp, #0]
 8006f46:	f7ff f94d 	bl	80061e4 <XYcZ_add>
    uECC_vli_modInv(z, z, curve->p, num_words); /* z = 1/z */
 8006f4a:	ee18 2a10 	vmov	r2, s16
 8006f4e:	4643      	mov	r3, r8
 8006f50:	4621      	mov	r1, r4
 8006f52:	4620      	mov	r0, r4
 8006f54:	f7ff f804 	bl	8005f60 <uECC_vli_modInv>
    apply_z(sum, sum + num_words, z, curve);
 8006f58:	462b      	mov	r3, r5
 8006f5a:	4649      	mov	r1, r9
 8006f5c:	4650      	mov	r0, sl
 8006f5e:	4622      	mov	r2, r4
 8006f60:	f7fe fcb9 	bl	80058d6 <apply_z>
    
    /* Use Shamir's trick to calculate u1*G + u2*Q */
    points[0] = 0;
 8006f64:	9a02      	ldr	r2, [sp, #8]
 8006f66:	9206      	str	r2, [sp, #24]
    points[1] = curve->G;
 8006f68:	9a03      	ldr	r2, [sp, #12]
 8006f6a:	9207      	str	r2, [sp, #28]
    points[2] = public;
    points[3] = sum;
    num_bits = smax(uECC_vli_numBits(u1, num_n_words),
 8006f6c:	4631      	mov	r1, r6
    points[2] = public;
 8006f6e:	aa5a      	add	r2, sp, #360	; 0x168
    num_bits = smax(uECC_vli_numBits(u1, num_n_words),
 8006f70:	4638      	mov	r0, r7
    points[3] = sum;
 8006f72:	e9cd 2a08 	strd	r2, sl, [sp, #32]
    num_bits = smax(uECC_vli_numBits(u1, num_n_words),
 8006f76:	f7fe fbac 	bl	80056d2 <uECC_vli_numBits>
 8006f7a:	4631      	mov	r1, r6
 8006f7c:	4682      	mov	sl, r0
 8006f7e:	a812      	add	r0, sp, #72	; 0x48
 8006f80:	f7fe fba7 	bl	80056d2 <uECC_vli_numBits>
    return (a > b ? a : b);
 8006f84:	4550      	cmp	r0, sl
 8006f86:	bfb8      	it	lt
 8006f88:	4650      	movlt	r0, sl
                    uECC_vli_numBits(u2, num_n_words));
    
    point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 8006f8a:	fa1f f980 	uxth.w	r9, r0
 8006f8e:	f109 31ff 	add.w	r1, r9, #4294967295	; 0xffffffff
 8006f92:	b209      	sxth	r1, r1
 8006f94:	4638      	mov	r0, r7
 8006f96:	9103      	str	r1, [sp, #12]
 8006f98:	f7fe fb91 	bl	80056be <uECC_vli_testBit>
                   ((!!uECC_vli_testBit(u2, num_bits - 1)) << 1)];
 8006f9c:	9903      	ldr	r1, [sp, #12]
    point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 8006f9e:	1e07      	subs	r7, r0, #0
                   ((!!uECC_vli_testBit(u2, num_bits - 1)) << 1)];
 8006fa0:	a812      	add	r0, sp, #72	; 0x48
    point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 8006fa2:	bf18      	it	ne
 8006fa4:	2701      	movne	r7, #1
                   ((!!uECC_vli_testBit(u2, num_bits - 1)) << 1)];
 8006fa6:	f7fe fb8a 	bl	80056be <uECC_vli_testBit>
 8006faa:	2800      	cmp	r0, #0
 8006fac:	bf14      	ite	ne
 8006fae:	2002      	movne	r0, #2
 8006fb0:	2000      	moveq	r0, #0
    point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 8006fb2:	ab06      	add	r3, sp, #24
 8006fb4:	4307      	orrs	r7, r0
    uECC_vli_set(rx, point, num_words);
 8006fb6:	4642      	mov	r2, r8
    point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 8006fb8:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
    uECC_vli_set(rx, point, num_words);
 8006fbc:	a822      	add	r0, sp, #136	; 0x88
 8006fbe:	f7fe fba8 	bl	8005712 <uECC_vli_set>
    uECC_vli_set(ry, point + num_words, num_words);
 8006fc2:	9b04      	ldr	r3, [sp, #16]
 8006fc4:	f10d 0aa8 	add.w	sl, sp, #168	; 0xa8
 8006fc8:	4419      	add	r1, r3
 8006fca:	4650      	mov	r0, sl
 8006fcc:	f7fe fba1 	bl	8005712 <uECC_vli_set>
    uECC_vli_clear(z, num_words);
 8006fd0:	4641      	mov	r1, r8
 8006fd2:	4620      	mov	r0, r4
 8006fd4:	f7fe fb5e 	bl	8005694 <uECC_vli_clear>
    z[0] = 1;
 8006fd8:	9b05      	ldr	r3, [sp, #20]
 8006fda:	6023      	str	r3, [r4, #0]

    for (i = num_bits - 2; i >= 0; --i) {
 8006fdc:	f1a9 0902 	sub.w	r9, r9, #2
 8006fe0:	ab22      	add	r3, sp, #136	; 0x88
 8006fe2:	fa0f f989 	sxth.w	r9, r9
 8006fe6:	9303      	str	r3, [sp, #12]
 8006fe8:	f1b9 0f00 	cmp.w	r9, #0
 8006fec:	da26      	bge.n	800703c <uECC_verify+0x252>
            XYcZ_add(tx, ty, rx, ry, curve);
            uECC_vli_modMult_fast(z, z, tz, curve);
        }
    }

    uECC_vli_modInv(z, z, curve->p, num_words); /* Z = 1/Z */
 8006fee:	ee18 2a10 	vmov	r2, s16
 8006ff2:	4643      	mov	r3, r8
 8006ff4:	4621      	mov	r1, r4
 8006ff6:	4620      	mov	r0, r4
 8006ff8:	f7fe ffb2 	bl	8005f60 <uECC_vli_modInv>
    apply_z(rx, ry, z, curve);
 8006ffc:	9803      	ldr	r0, [sp, #12]
 8006ffe:	462b      	mov	r3, r5
 8007000:	4622      	mov	r2, r4
 8007002:	4651      	mov	r1, sl
 8007004:	f7fe fc67 	bl	80058d6 <apply_z>
    
    /* v = x1 (mod n) */
    if (uECC_vli_cmp_unsafe(curve->n, rx, num_n_words) != 1) {
 8007008:	9903      	ldr	r1, [sp, #12]
 800700a:	4632      	mov	r2, r6
 800700c:	4658      	mov	r0, fp
 800700e:	f7fe fb8c 	bl	800572a <uECC_vli_cmp_unsafe>
 8007012:	2801      	cmp	r0, #1
 8007014:	d003      	beq.n	800701e <uECC_verify+0x234>
        uECC_vli_sub(rx, rx, curve->n, num_n_words);
 8007016:	465a      	mov	r2, fp
 8007018:	4608      	mov	r0, r1
 800701a:	f7fe fd13 	bl	8005a44 <uECC_vli_sub.constprop.0>
    for (i = num_words - 1; i >= 0; --i) {
 800701e:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 8007022:	b25b      	sxtb	r3, r3
        diff |= (left[i] ^ right[i]);
 8007024:	a94a      	add	r1, sp, #296	; 0x128
    for (i = num_words - 1; i >= 0; --i) {
 8007026:	061a      	lsls	r2, r3, #24
 8007028:	d54b      	bpl.n	80070c2 <uECC_verify+0x2d8>
    return (diff == 0);
 800702a:	9b02      	ldr	r3, [sp, #8]
 800702c:	fab3 f083 	clz	r0, r3
 8007030:	0940      	lsrs	r0, r0, #5
    }

    /* Accept only if v == r. */
    return (int)(uECC_vli_equal(rx, r, num_words));
}
 8007032:	b07b      	add	sp, #492	; 0x1ec
 8007034:	ecbd 8b02 	vpop	{d8}
 8007038:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        curve->double_jacobian(rx, ry, z, curve);
 800703c:	462b      	mov	r3, r5
 800703e:	4622      	mov	r2, r4
 8007040:	f8d5 70a4 	ldr.w	r7, [r5, #164]	; 0xa4
 8007044:	9803      	ldr	r0, [sp, #12]
 8007046:	4651      	mov	r1, sl
 8007048:	47b8      	blx	r7
        index = (!!uECC_vli_testBit(u1, i)) | ((!!uECC_vli_testBit(u2, i)) << 1);
 800704a:	4649      	mov	r1, r9
 800704c:	a80a      	add	r0, sp, #40	; 0x28
 800704e:	f7fe fb36 	bl	80056be <uECC_vli_testBit>
 8007052:	4649      	mov	r1, r9
 8007054:	1e07      	subs	r7, r0, #0
 8007056:	a812      	add	r0, sp, #72	; 0x48
 8007058:	bf18      	it	ne
 800705a:	2701      	movne	r7, #1
 800705c:	f7fe fb2f 	bl	80056be <uECC_vli_testBit>
 8007060:	2800      	cmp	r0, #0
 8007062:	bf14      	ite	ne
 8007064:	2002      	movne	r0, #2
 8007066:	2000      	moveq	r0, #0
 8007068:	4307      	orrs	r7, r0
        point = points[index];
 800706a:	ab06      	add	r3, sp, #24
 800706c:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
        if (point) {
 8007070:	b311      	cbz	r1, 80070b8 <uECC_verify+0x2ce>
            uECC_vli_set(tx, point, num_words);
 8007072:	4642      	mov	r2, r8
 8007074:	a832      	add	r0, sp, #200	; 0xc8
 8007076:	f7fe fb4c 	bl	8005712 <uECC_vli_set>
            uECC_vli_set(ty, point + num_words, num_words);
 800707a:	9b04      	ldr	r3, [sp, #16]
 800707c:	a83a      	add	r0, sp, #232	; 0xe8
 800707e:	4419      	add	r1, r3
 8007080:	f7fe fb47 	bl	8005712 <uECC_vli_set>
            apply_z(tx, ty, z, curve);
 8007084:	4601      	mov	r1, r0
 8007086:	462b      	mov	r3, r5
 8007088:	4622      	mov	r2, r4
 800708a:	a832      	add	r0, sp, #200	; 0xc8
 800708c:	f7fe fc23 	bl	80058d6 <apply_z>
            uECC_vli_modSub(tz, rx, tx, curve->p, num_words); /* Z = x2 - x1 */
 8007090:	ee18 3a10 	vmov	r3, s16
 8007094:	9903      	ldr	r1, [sp, #12]
 8007096:	aa32      	add	r2, sp, #200	; 0xc8
 8007098:	a842      	add	r0, sp, #264	; 0x108
 800709a:	f7ff f80f 	bl	80060bc <uECC_vli_modSub.isra.0>
            XYcZ_add(tx, ty, rx, ry, curve);
 800709e:	9a03      	ldr	r2, [sp, #12]
 80070a0:	9500      	str	r5, [sp, #0]
 80070a2:	4653      	mov	r3, sl
 80070a4:	a93a      	add	r1, sp, #232	; 0xe8
 80070a6:	a832      	add	r0, sp, #200	; 0xc8
 80070a8:	f7ff f89c 	bl	80061e4 <XYcZ_add>
            uECC_vli_modMult_fast(z, z, tz, curve);
 80070ac:	462b      	mov	r3, r5
 80070ae:	aa42      	add	r2, sp, #264	; 0x108
 80070b0:	4621      	mov	r1, r4
 80070b2:	4620      	mov	r0, r4
 80070b4:	f7fe fbfb 	bl	80058ae <uECC_vli_modMult_fast>
    for (i = num_bits - 2; i >= 0; --i) {
 80070b8:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80070bc:	fa0f f989 	sxth.w	r9, r9
 80070c0:	e792      	b.n	8006fe8 <uECC_verify+0x1fe>
        diff |= (left[i] ^ right[i]);
 80070c2:	9a03      	ldr	r2, [sp, #12]
 80070c4:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
 80070c8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80070cc:	4042      	eors	r2, r0
 80070ce:	9802      	ldr	r0, [sp, #8]
 80070d0:	4310      	orrs	r0, r2
 80070d2:	9002      	str	r0, [sp, #8]
    for (i = num_words - 1; i >= 0; --i) {
 80070d4:	3b01      	subs	r3, #1
 80070d6:	e7a6      	b.n	8007026 <uECC_verify+0x23c>
        return 0;
 80070d8:	4618      	mov	r0, r3
 80070da:	e7aa      	b.n	8007032 <uECC_verify+0x248>
 80070dc:	4620      	mov	r0, r4
 80070de:	e7a8      	b.n	8007032 <uECC_verify+0x248>
 80070e0:	9802      	ldr	r0, [sp, #8]
 80070e2:	e7a6      	b.n	8007032 <uECC_verify+0x248>

080070e4 <HAL_GetTick>:
const uint32_t MSIRangeTable[12] = {100000, 200000, 400000, 800000, 1000000, 2000000, \
                                  4000000, 8000000, 16000000, 24000000, 32000000, 48000000};
uint32_t SystemCoreClock;

// TODO: cleanup HAL stuff to not use this
uint32_t HAL_GetTick(void) { return 53; }
 80070e4:	2035      	movs	r0, #53	; 0x35
 80070e6:	4770      	bx	lr

080070e8 <HAL_InitTick>:
uint32_t uwTickPrio = 0;            /* (1UL << __NVIC_PRIO_BITS); * Invalid priority */

// unwanted junk from stm32l4xx_hal_rcc.c
HAL_StatusTypeDef HAL_InitTick (uint32_t TickPriority) { return 0; }
 80070e8:	2000      	movs	r0, #0
 80070ea:	4770      	bx	lr

080070ec <HAL_PWREx_GetVoltageRange>:
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80070ec:	4b07      	ldr	r3, [pc, #28]	; (800710c <HAL_PWREx_GetVoltageRange+0x20>)
 80070ee:	6818      	ldr	r0, [r3, #0]
 80070f0:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 80070f4:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80070f8:	d006      	beq.n	8007108 <HAL_PWREx_GetVoltageRange+0x1c>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80070fa:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80070fe:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 8007102:	bf18      	it	ne
 8007104:	f44f 7000 	movne.w	r0, #512	; 0x200
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8007108:	4770      	bx	lr
 800710a:	bf00      	nop
 800710c:	40007000 	.word	0x40007000

08007110 <HAL_PWREx_ControlVoltageScaling>:
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007110:	4b29      	ldr	r3, [pc, #164]	; (80071b8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007112:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007114:	bb30      	cbnz	r0, 8007164 <HAL_PWREx_ControlVoltageScaling+0x54>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007116:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
 800711a:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800711e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8007122:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007126:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800712a:	d11a      	bne.n	8007162 <HAL_PWREx_ControlVoltageScaling+0x52>

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800712c:	681a      	ldr	r2, [r3, #0]
 800712e:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8007132:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007136:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8007138:	4a20      	ldr	r2, [pc, #128]	; (80071bc <HAL_PWREx_ControlVoltageScaling+0xac>)
 800713a:	6812      	ldr	r2, [r2, #0]
 800713c:	2132      	movs	r1, #50	; 0x32
 800713e:	434a      	muls	r2, r1
 8007140:	491f      	ldr	r1, [pc, #124]	; (80071c0 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8007142:	fbb2 f2f1 	udiv	r2, r2, r1
 8007146:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007148:	6959      	ldr	r1, [r3, #20]
 800714a:	0549      	lsls	r1, r1, #21
 800714c:	d500      	bpl.n	8007150 <HAL_PWREx_ControlVoltageScaling+0x40>
 800714e:	b922      	cbnz	r2, 800715a <HAL_PWREx_ControlVoltageScaling+0x4a>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007150:	695b      	ldr	r3, [r3, #20]
 8007152:	0558      	lsls	r0, r3, #21
 8007154:	d403      	bmi.n	800715e <HAL_PWREx_ControlVoltageScaling+0x4e>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8007156:	2000      	movs	r0, #0
}
 8007158:	4770      	bx	lr
        wait_loop_index--;
 800715a:	3a01      	subs	r2, #1
 800715c:	e7f4      	b.n	8007148 <HAL_PWREx_ControlVoltageScaling+0x38>
        return HAL_TIMEOUT;
 800715e:	2003      	movs	r0, #3
 8007160:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007162:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007164:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8007168:	d11f      	bne.n	80071aa <HAL_PWREx_ControlVoltageScaling+0x9a>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800716a:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
 800716e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007172:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8007176:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800717a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800717e:	d1ea      	bne.n	8007156 <HAL_PWREx_ControlVoltageScaling+0x46>
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007180:	681a      	ldr	r2, [r3, #0]
 8007182:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8007186:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800718a:	601a      	str	r2, [r3, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800718c:	4a0b      	ldr	r2, [pc, #44]	; (80071bc <HAL_PWREx_ControlVoltageScaling+0xac>)
 800718e:	6812      	ldr	r2, [r2, #0]
 8007190:	2132      	movs	r1, #50	; 0x32
 8007192:	434a      	muls	r2, r1
 8007194:	490a      	ldr	r1, [pc, #40]	; (80071c0 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8007196:	fbb2 f2f1 	udiv	r2, r2, r1
 800719a:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800719c:	6959      	ldr	r1, [r3, #20]
 800719e:	0549      	lsls	r1, r1, #21
 80071a0:	d5d6      	bpl.n	8007150 <HAL_PWREx_ControlVoltageScaling+0x40>
 80071a2:	2a00      	cmp	r2, #0
 80071a4:	d0d4      	beq.n	8007150 <HAL_PWREx_ControlVoltageScaling+0x40>
        wait_loop_index--;
 80071a6:	3a01      	subs	r2, #1
 80071a8:	e7f8      	b.n	800719c <HAL_PWREx_ControlVoltageScaling+0x8c>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80071aa:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 80071ae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80071b2:	601a      	str	r2, [r3, #0]
 80071b4:	e7cf      	b.n	8007156 <HAL_PWREx_ControlVoltageScaling+0x46>
 80071b6:	bf00      	nop
 80071b8:	40007000 	.word	0x40007000
 80071bc:	2009e2a8 	.word	0x2009e2a8
 80071c0:	000f4240 	.word	0x000f4240

080071c4 <HAL_SDEx_DriveTransceiver_1_8V_Callback>:

__weak void HAL_SDEx_DriveTransceiver_1_8V_Callback(FlagStatus status)
{
    // unused?
}
 80071c4:	4770      	bx	lr

080071c6 <xor_mixin>:
{
 80071c6:	b510      	push	{r4, lr}
 80071c8:	3801      	subs	r0, #1
 80071ca:	440a      	add	r2, r1
		*(acc) ^= *(more);
 80071cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071d0:	f810 3f01 	ldrb.w	r3, [r0, #1]!
	for(; len; len--, more++, acc++) {
 80071d4:	4291      	cmp	r1, r2
		*(acc) ^= *(more);
 80071d6:	ea83 0304 	eor.w	r3, r3, r4
 80071da:	7003      	strb	r3, [r0, #0]
	for(; len; len--, more++, acc++) {
 80071dc:	d1f6      	bne.n	80071cc <xor_mixin+0x6>
	}
}
 80071de:	bd10      	pop	{r4, pc}

080071e0 <se2_write1>:

// se2_write1()
//
    static bool
se2_write1(uint8_t cmd, uint8_t arg)
{
 80071e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    uint8_t data[3] = { cmd, 1, arg };
 80071e2:	2301      	movs	r3, #1
 80071e4:	f88d 300d 	strb.w	r3, [sp, #13]

    HAL_StatusTypeDef rv = HAL_I2C_Master_Transmit(&i2c_port, I2C_ADDR, 
 80071e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    uint8_t data[3] = { cmd, 1, arg };
 80071ec:	f88d 000c 	strb.w	r0, [sp, #12]
 80071f0:	f88d 100e 	strb.w	r1, [sp, #14]
    HAL_StatusTypeDef rv = HAL_I2C_Master_Transmit(&i2c_port, I2C_ADDR, 
 80071f4:	9300      	str	r3, [sp, #0]
 80071f6:	aa03      	add	r2, sp, #12
 80071f8:	2303      	movs	r3, #3
 80071fa:	2136      	movs	r1, #54	; 0x36
 80071fc:	4804      	ldr	r0, [pc, #16]	; (8007210 <se2_write1+0x30>)
 80071fe:	f004 fb77 	bl	800b8f0 <HAL_I2C_Master_Transmit>
                                                    data, sizeof(data), HAL_MAX_DELAY);

    return (rv != HAL_OK);
}
 8007202:	3800      	subs	r0, #0
 8007204:	bf18      	it	ne
 8007206:	2001      	movne	r0, #1
 8007208:	b005      	add	sp, #20
 800720a:	f85d fb04 	ldr.w	pc, [sp], #4
 800720e:	bf00      	nop
 8007210:	2009e3ec 	.word	0x2009e3ec

08007214 <se2_write2>:

// se2_write2()
//
    static bool
se2_write2(uint8_t cmd, uint8_t arg1, uint8_t arg2)
{
 8007214:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    uint8_t data[4] = { cmd, 2, arg1, arg2 };
 8007216:	2302      	movs	r3, #2
 8007218:	f88d 300d 	strb.w	r3, [sp, #13]

    HAL_StatusTypeDef rv = HAL_I2C_Master_Transmit(&i2c_port, I2C_ADDR,
 800721c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    uint8_t data[4] = { cmd, 2, arg1, arg2 };
 8007220:	f88d 000c 	strb.w	r0, [sp, #12]
 8007224:	f88d 100e 	strb.w	r1, [sp, #14]
 8007228:	f88d 200f 	strb.w	r2, [sp, #15]
    HAL_StatusTypeDef rv = HAL_I2C_Master_Transmit(&i2c_port, I2C_ADDR,
 800722c:	9300      	str	r3, [sp, #0]
 800722e:	aa03      	add	r2, sp, #12
 8007230:	2304      	movs	r3, #4
 8007232:	2136      	movs	r1, #54	; 0x36
 8007234:	4804      	ldr	r0, [pc, #16]	; (8007248 <se2_write2+0x34>)
 8007236:	f004 fb5b 	bl	800b8f0 <HAL_I2C_Master_Transmit>
                                                    data, sizeof(data), HAL_MAX_DELAY);

    return (rv != HAL_OK);
}
 800723a:	3800      	subs	r0, #0
 800723c:	bf18      	it	ne
 800723e:	2001      	movne	r0, #1
 8007240:	b005      	add	sp, #20
 8007242:	f85d fb04 	ldr.w	pc, [sp], #4
 8007246:	bf00      	nop
 8007248:	2009e3ec 	.word	0x2009e3ec

0800724c <se2_write_n>:

// se2_write_n()
//
    static bool
se2_write_n(uint8_t cmd, uint8_t *param1, const uint8_t *data_in, uint8_t len)
{
 800724c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800724e:	460d      	mov	r5, r1
    uint8_t data[2 + (param1?1:0) + len], *p = data;
 8007250:	2d00      	cmp	r5, #0
 8007252:	bf14      	ite	ne
 8007254:	2403      	movne	r4, #3
 8007256:	2402      	moveq	r4, #2
 8007258:	441c      	add	r4, r3
{
 800725a:	4611      	mov	r1, r2
    uint8_t data[2 + (param1?1:0) + len], *p = data;
 800725c:	f104 0207 	add.w	r2, r4, #7
{
 8007260:	b083      	sub	sp, #12
    uint8_t data[2 + (param1?1:0) + len], *p = data;
 8007262:	f402 727e 	and.w	r2, r2, #1016	; 0x3f8
{
 8007266:	af02      	add	r7, sp, #8
    uint8_t data[2 + (param1?1:0) + len], *p = data;
 8007268:	ebad 0d02 	sub.w	sp, sp, r2
 800726c:	ae02      	add	r6, sp, #8

    *(p++) = cmd;
    *(p++) = sizeof(data) - 2;
 800726e:	f1a4 0202 	sub.w	r2, r4, #2
    *(p++) = cmd;
 8007272:	f88d 0008 	strb.w	r0, [sp, #8]
    *(p++) = sizeof(data) - 2;
 8007276:	7072      	strb	r2, [r6, #1]
    if(param1) {
        *(p++) = *param1;
 8007278:	bf1b      	ittet	ne
 800727a:	782a      	ldrbne	r2, [r5, #0]
 800727c:	70b2      	strbne	r2, [r6, #2]
    *(p++) = sizeof(data) - 2;
 800727e:	f10d 000a 	addeq.w	r0, sp, #10
        *(p++) = *param1;
 8007282:	f10d 000b 	addne.w	r0, sp, #11
    }
    if(len) {
 8007286:	b113      	cbz	r3, 800728e <se2_write_n+0x42>
        memcpy(p, data_in, len);
 8007288:	461a      	mov	r2, r3
 800728a:	f006 f9ab 	bl	800d5e4 <memcpy>
    }

    HAL_StatusTypeDef rv = HAL_I2C_Master_Transmit(&i2c_port, I2C_ADDR,
 800728e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007292:	9300      	str	r3, [sp, #0]
 8007294:	4632      	mov	r2, r6
 8007296:	4623      	mov	r3, r4
 8007298:	2136      	movs	r1, #54	; 0x36
 800729a:	4804      	ldr	r0, [pc, #16]	; (80072ac <se2_write_n+0x60>)
 800729c:	f004 fb28 	bl	800b8f0 <HAL_I2C_Master_Transmit>
                                                    data, sizeof(data), HAL_MAX_DELAY);

    return (rv != HAL_OK);
}
 80072a0:	3800      	subs	r0, #0
 80072a2:	bf18      	it	ne
 80072a4:	2001      	movne	r0, #1
 80072a6:	3704      	adds	r7, #4
 80072a8:	46bd      	mov	sp, r7
 80072aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072ac:	2009e3ec 	.word	0x2009e3ec

080072b0 <rng_for_uECC>:

// rng_for_uECC()
//
    static int
rng_for_uECC(uint8_t *dest, unsigned size)
{
 80072b0:	b508      	push	{r3, lr}
    'dest' was filled with random data, or 0 if the random data could not be generated.
    The filled-in values should be either truly random, or from a cryptographically-secure PRNG.

    typedef int (*uECC_RNG_Function)(uint8_t *dest, unsigned size);
    */
    rng_buffer(dest, size);
 80072b2:	f7fb fa4f 	bl	8002754 <rng_buffer>

    return 1;
}
 80072b6:	2001      	movs	r0, #1
 80072b8:	bd08      	pop	{r3, pc}
	...

080072bc <se2_write_buffer>:
{
 80072bc:	b508      	push	{r3, lr}
 80072be:	4602      	mov	r2, r0
    CALL_CHECK(se2_write_n(0x87, NULL, data, len));
 80072c0:	b2cb      	uxtb	r3, r1
 80072c2:	2087      	movs	r0, #135	; 0x87
 80072c4:	2100      	movs	r1, #0
 80072c6:	f7ff ffc1 	bl	800724c <se2_write_n>
 80072ca:	b118      	cbz	r0, 80072d4 <se2_write_buffer+0x18>
 80072cc:	4802      	ldr	r0, [pc, #8]	; (80072d8 <se2_write_buffer+0x1c>)
 80072ce:	21c1      	movs	r1, #193	; 0xc1
 80072d0:	f006 f9be 	bl	800d650 <longjmp>
}
 80072d4:	bd08      	pop	{r3, pc}
 80072d6:	bf00      	nop
 80072d8:	2009e390 	.word	0x2009e390

080072dc <se2_read_n>:
{
 80072dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
        HAL_StatusTypeDef rv = HAL_I2C_Master_Receive(&i2c_port, I2C_ADDR, rx, len, HAL_MAX_DELAY);
 80072e0:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8007328 <se2_read_n+0x4c>
{
 80072e4:	4604      	mov	r4, r0
 80072e6:	460d      	mov	r5, r1
 80072e8:	f44f 7696 	mov.w	r6, #300	; 0x12c
        HAL_StatusTypeDef rv = HAL_I2C_Master_Receive(&i2c_port, I2C_ADDR, rx, len, HAL_MAX_DELAY);
 80072ec:	b287      	uxth	r7, r0
 80072ee:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 80072f2:	f8cd 8000 	str.w	r8, [sp]
 80072f6:	463b      	mov	r3, r7
 80072f8:	462a      	mov	r2, r5
 80072fa:	2136      	movs	r1, #54	; 0x36
 80072fc:	4648      	mov	r0, r9
 80072fe:	f004 fbab 	bl	800ba58 <HAL_I2C_Master_Receive>
        if(rv == HAL_OK) {
 8007302:	b938      	cbnz	r0, 8007314 <se2_read_n+0x38>
            if(rx[0] != len-1) {
 8007304:	782b      	ldrb	r3, [r5, #0]
 8007306:	3c01      	subs	r4, #1
 8007308:	42a3      	cmp	r3, r4
 800730a:	d10a      	bne.n	8007322 <se2_read_n+0x46>
            return rx[1];
 800730c:	7868      	ldrb	r0, [r5, #1]
}
 800730e:	b003      	add	sp, #12
 8007310:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        delay_ms(1);
 8007314:	2001      	movs	r0, #1
 8007316:	f7fc faf1 	bl	80038fc <delay_ms>
    for(int tries=0; tries<300; tries++) {
 800731a:	3e01      	subs	r6, #1
 800731c:	d1e9      	bne.n	80072f2 <se2_read_n+0x16>
    return RC_NO_ACK;
 800731e:	200f      	movs	r0, #15
 8007320:	e7f5      	b.n	800730e <se2_read_n+0x32>
                return RC_WRONG_SIZE;
 8007322:	201f      	movs	r0, #31
 8007324:	e7f3      	b.n	800730e <se2_read_n+0x32>
 8007326:	bf00      	nop
 8007328:	2009e3ec 	.word	0x2009e3ec

0800732c <se2_read1>:
{
 800732c:	b507      	push	{r0, r1, r2, lr}
    return se2_read_n(2, rx);
 800732e:	2002      	movs	r0, #2
 8007330:	a901      	add	r1, sp, #4
 8007332:	f7ff ffd3 	bl	80072dc <se2_read_n>
}
 8007336:	b003      	add	sp, #12
 8007338:	f85d fb04 	ldr.w	pc, [sp], #4

0800733c <se2_write_page>:
{
 800733c:	b507      	push	{r0, r1, r2, lr}
    CALL_CHECK(se2_write_n(0x96, &page_num, data, 32));
 800733e:	2320      	movs	r3, #32
{
 8007340:	460a      	mov	r2, r1
 8007342:	f88d 0007 	strb.w	r0, [sp, #7]
    CALL_CHECK(se2_write_n(0x96, &page_num, data, 32));
 8007346:	f10d 0107 	add.w	r1, sp, #7
 800734a:	2096      	movs	r0, #150	; 0x96
 800734c:	f7ff ff7e 	bl	800724c <se2_write_n>
 8007350:	b118      	cbz	r0, 800735a <se2_write_page+0x1e>
 8007352:	21cb      	movs	r1, #203	; 0xcb
    CHECK_RIGHT(se2_read1() == RC_SUCCESS);
 8007354:	4805      	ldr	r0, [pc, #20]	; (800736c <se2_write_page+0x30>)
 8007356:	f006 f97b 	bl	800d650 <longjmp>
 800735a:	f7ff ffe7 	bl	800732c <se2_read1>
 800735e:	28aa      	cmp	r0, #170	; 0xaa
 8007360:	d001      	beq.n	8007366 <se2_write_page+0x2a>
 8007362:	21cd      	movs	r1, #205	; 0xcd
 8007364:	e7f6      	b.n	8007354 <se2_write_page+0x18>
}
 8007366:	b003      	add	sp, #12
 8007368:	f85d fb04 	ldr.w	pc, [sp], #4
 800736c:	2009e390 	.word	0x2009e390

08007370 <se2_pick_keypair>:
    ASSERT(pubkey_num < 2);
 8007370:	2801      	cmp	r0, #1
{
 8007372:	b508      	push	{r3, lr}
    ASSERT(pubkey_num < 2);
 8007374:	d902      	bls.n	800737c <se2_pick_keypair+0xc>
 8007376:	480a      	ldr	r0, [pc, #40]	; (80073a0 <se2_pick_keypair+0x30>)
 8007378:	f7f9 fb66 	bl	8000a48 <fatal_error>
    CALL_CHECK(se2_write1(0xcb, (wpe <<6) | pubkey_num));
 800737c:	ea40 1181 	orr.w	r1, r0, r1, lsl #6
 8007380:	b2c9      	uxtb	r1, r1
 8007382:	20cb      	movs	r0, #203	; 0xcb
 8007384:	f7ff ff2c 	bl	80071e0 <se2_write1>
 8007388:	b118      	cbz	r0, 8007392 <se2_pick_keypair+0x22>
 800738a:	21d9      	movs	r1, #217	; 0xd9
    CHECK_RIGHT(se2_read1() == RC_SUCCESS);
 800738c:	4805      	ldr	r0, [pc, #20]	; (80073a4 <se2_pick_keypair+0x34>)
 800738e:	f006 f95f 	bl	800d650 <longjmp>
 8007392:	f7ff ffcb 	bl	800732c <se2_read1>
 8007396:	28aa      	cmp	r0, #170	; 0xaa
 8007398:	d001      	beq.n	800739e <se2_pick_keypair+0x2e>
 800739a:	21db      	movs	r1, #219	; 0xdb
 800739c:	e7f6      	b.n	800738c <se2_pick_keypair+0x1c>
}
 800739e:	bd08      	pop	{r3, pc}
 80073a0:	0800e3a0 	.word	0x0800e3a0
 80073a4:	2009e390 	.word	0x2009e390

080073a8 <se2_verify_page>:
{
 80073a8:	b570      	push	{r4, r5, r6, lr}
 80073aa:	b0dc      	sub	sp, #368	; 0x170
 80073ac:	460d      	mov	r5, r1
 80073ae:	f88d 0007 	strb.w	r0, [sp, #7]
    rng_buffer(chal, sizeof(chal));
 80073b2:	2120      	movs	r1, #32
 80073b4:	a802      	add	r0, sp, #8
{
 80073b6:	4616      	mov	r6, r2
 80073b8:	461c      	mov	r4, r3
    rng_buffer(chal, sizeof(chal));
 80073ba:	f7fb f9cb 	bl	8002754 <rng_buffer>
    se2_write_buffer(chal, sizeof(chal));
 80073be:	2120      	movs	r1, #32
 80073c0:	a802      	add	r0, sp, #8
 80073c2:	f7ff ff7b 	bl	80072bc <se2_write_buffer>
    CALL_CHECK(se2_write1(0xa5, (keynum<<5) | page_num));
 80073c6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80073ca:	ea43 1146 	orr.w	r1, r3, r6, lsl #5
 80073ce:	b2c9      	uxtb	r1, r1
 80073d0:	20a5      	movs	r0, #165	; 0xa5
 80073d2:	f7ff ff05 	bl	80071e0 <se2_write1>
 80073d6:	b118      	cbz	r0, 80073e0 <se2_verify_page+0x38>
 80073d8:	21eb      	movs	r1, #235	; 0xeb
    CHECK_RIGHT(se2_read_n(sizeof(check), check) == RC_SUCCESS);
 80073da:	481e      	ldr	r0, [pc, #120]	; (8007454 <se2_verify_page+0xac>)
 80073dc:	f006 f938 	bl	800d650 <longjmp>
 80073e0:	a912      	add	r1, sp, #72	; 0x48
 80073e2:	2022      	movs	r0, #34	; 0x22
 80073e4:	f7ff ff7a 	bl	80072dc <se2_read_n>
 80073e8:	28aa      	cmp	r0, #170	; 0xaa
 80073ea:	d001      	beq.n	80073f0 <se2_verify_page+0x48>
 80073ec:	21ee      	movs	r1, #238	; 0xee
 80073ee:	e7f4      	b.n	80073da <se2_verify_page+0x32>
    hmac_sha256_init(&ctx);
 80073f0:	a81b      	add	r0, sp, #108	; 0x6c
 80073f2:	f7fe f8cf 	bl	8005594 <hmac_sha256_init>
    hmac_sha256_update(&ctx, SE2_SECRETS->romid, 8);
 80073f6:	4b18      	ldr	r3, [pc, #96]	; (8007458 <se2_verify_page+0xb0>)
 80073f8:	4918      	ldr	r1, [pc, #96]	; (800745c <se2_verify_page+0xb4>)
 80073fa:	f893 20b0 	ldrb.w	r2, [r3, #176]	; 0xb0
 80073fe:	33b0      	adds	r3, #176	; 0xb0
 8007400:	2aff      	cmp	r2, #255	; 0xff
 8007402:	bf18      	it	ne
 8007404:	4619      	movne	r1, r3
 8007406:	a81b      	add	r0, sp, #108	; 0x6c
 8007408:	2208      	movs	r2, #8
 800740a:	3160      	adds	r1, #96	; 0x60
 800740c:	f7fe f8c8 	bl	80055a0 <hmac_sha256_update>
    hmac_sha256_update(&ctx, data, 32);
 8007410:	4629      	mov	r1, r5
 8007412:	a81b      	add	r0, sp, #108	; 0x6c
 8007414:	2220      	movs	r2, #32
 8007416:	f7fe f8c3 	bl	80055a0 <hmac_sha256_update>
    hmac_sha256_update(&ctx, chal, 32);
 800741a:	a902      	add	r1, sp, #8
 800741c:	a81b      	add	r0, sp, #108	; 0x6c
 800741e:	2220      	movs	r2, #32
 8007420:	f7fe f8be 	bl	80055a0 <hmac_sha256_update>
    hmac_sha256_update(&ctx, &page_num, 1);
 8007424:	f10d 0107 	add.w	r1, sp, #7
 8007428:	a81b      	add	r0, sp, #108	; 0x6c
 800742a:	2201      	movs	r2, #1
 800742c:	f7fe f8b8 	bl	80055a0 <hmac_sha256_update>
    hmac_sha256_update(&ctx, DEV_MANID, 2);
 8007430:	a81b      	add	r0, sp, #108	; 0x6c
 8007432:	490b      	ldr	r1, [pc, #44]	; (8007460 <se2_verify_page+0xb8>)
 8007434:	2202      	movs	r2, #2
 8007436:	f7fe f8b3 	bl	80055a0 <hmac_sha256_update>
    hmac_sha256_final(&ctx, secret, expect);
 800743a:	aa0a      	add	r2, sp, #40	; 0x28
 800743c:	4621      	mov	r1, r4
 800743e:	a81b      	add	r0, sp, #108	; 0x6c
 8007440:	f7fe f8c4 	bl	80055cc <hmac_sha256_final>
    return check_equal(expect, check+2, 32);
 8007444:	2220      	movs	r2, #32
 8007446:	f10d 014a 	add.w	r1, sp, #74	; 0x4a
 800744a:	a80a      	add	r0, sp, #40	; 0x28
 800744c:	f7fb f933 	bl	80026b6 <check_equal>
}
 8007450:	b05c      	add	sp, #368	; 0x170
 8007452:	bd70      	pop	{r4, r5, r6, pc}
 8007454:	2009e390 	.word	0x2009e390
 8007458:	0801c000 	.word	0x0801c000
 800745c:	2009e2b0 	.word	0x2009e2b0
 8007460:	0800ea04 	.word	0x0800ea04

08007464 <se2_read_page>:
{
 8007464:	b570      	push	{r4, r5, r6, lr}
 8007466:	4604      	mov	r4, r0
 8007468:	b08a      	sub	sp, #40	; 0x28
 800746a:	460d      	mov	r5, r1
    CALL_CHECK(se2_write1(0x69, page_num));
 800746c:	4601      	mov	r1, r0
 800746e:	2069      	movs	r0, #105	; 0x69
{
 8007470:	4616      	mov	r6, r2
    CALL_CHECK(se2_write1(0x69, page_num));
 8007472:	f7ff feb5 	bl	80071e0 <se2_write1>
 8007476:	b120      	cbz	r0, 8007482 <se2_read_page+0x1e>
 8007478:	f44f 7185 	mov.w	r1, #266	; 0x10a
    CHECK_RIGHT(se2_read_n(sizeof(rx), rx) == RC_SUCCESS);
 800747c:	481c      	ldr	r0, [pc, #112]	; (80074f0 <se2_read_page+0x8c>)
 800747e:	f006 f8e7 	bl	800d650 <longjmp>
 8007482:	a901      	add	r1, sp, #4
 8007484:	2022      	movs	r0, #34	; 0x22
 8007486:	f7ff ff29 	bl	80072dc <se2_read_n>
 800748a:	28aa      	cmp	r0, #170	; 0xaa
 800748c:	d002      	beq.n	8007494 <se2_read_page+0x30>
 800748e:	f240 110d 	movw	r1, #269	; 0x10d
 8007492:	e7f3      	b.n	800747c <se2_read_page+0x18>
    CHECK_RIGHT(rx[0] == 33);
 8007494:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8007498:	2b21      	cmp	r3, #33	; 0x21
 800749a:	d002      	beq.n	80074a2 <se2_read_page+0x3e>
 800749c:	f240 110f 	movw	r1, #271	; 0x10f
 80074a0:	e7ec      	b.n	800747c <se2_read_page+0x18>
    CHECK_RIGHT(rx[1] == RC_SUCCESS);
 80074a2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80074a6:	2baa      	cmp	r3, #170	; 0xaa
 80074a8:	d002      	beq.n	80074b0 <se2_read_page+0x4c>
 80074aa:	f44f 7188 	mov.w	r1, #272	; 0x110
 80074ae:	e7e5      	b.n	800747c <se2_read_page+0x18>
    memcpy(data, rx+2, 32);
 80074b0:	f10d 0306 	add.w	r3, sp, #6
 80074b4:	462a      	mov	r2, r5
 80074b6:	f10d 0126 	add.w	r1, sp, #38	; 0x26
 80074ba:	f853 0b04 	ldr.w	r0, [r3], #4
 80074be:	f842 0b04 	str.w	r0, [r2], #4
 80074c2:	428b      	cmp	r3, r1
 80074c4:	d1f9      	bne.n	80074ba <se2_read_page+0x56>
    if(!verify) return;
 80074c6:	b186      	cbz	r6, 80074ea <se2_read_page+0x86>
    CHECK_RIGHT(se2_verify_page(page_num, data, 0, SE2_SECRETS->pairing));
 80074c8:	4b0a      	ldr	r3, [pc, #40]	; (80074f4 <se2_read_page+0x90>)
 80074ca:	4a0b      	ldr	r2, [pc, #44]	; (80074f8 <se2_read_page+0x94>)
 80074cc:	f893 10b0 	ldrb.w	r1, [r3, #176]	; 0xb0
 80074d0:	4b0a      	ldr	r3, [pc, #40]	; (80074fc <se2_read_page+0x98>)
 80074d2:	4620      	mov	r0, r4
 80074d4:	29ff      	cmp	r1, #255	; 0xff
 80074d6:	bf18      	it	ne
 80074d8:	4613      	movne	r3, r2
 80074da:	2200      	movs	r2, #0
 80074dc:	4629      	mov	r1, r5
 80074de:	f7ff ff63 	bl	80073a8 <se2_verify_page>
 80074e2:	b910      	cbnz	r0, 80074ea <se2_read_page+0x86>
 80074e4:	f44f 718b 	mov.w	r1, #278	; 0x116
 80074e8:	e7c8      	b.n	800747c <se2_read_page+0x18>
}
 80074ea:	b00a      	add	sp, #40	; 0x28
 80074ec:	bd70      	pop	{r4, r5, r6, pc}
 80074ee:	bf00      	nop
 80074f0:	2009e390 	.word	0x2009e390
 80074f4:	0801c000 	.word	0x0801c000
 80074f8:	0801c0b0 	.word	0x0801c0b0
 80074fc:	2009e2b0 	.word	0x2009e2b0

08007500 <se2_read_encrypted>:
{
 8007500:	b570      	push	{r4, r5, r6, lr}
 8007502:	b0d6      	sub	sp, #344	; 0x158
 8007504:	461e      	mov	r6, r3
    ASSERT((keynum == 0) || (keynum == 2));
 8007506:	f032 0302 	bics.w	r3, r2, #2
{
 800750a:	460c      	mov	r4, r1
 800750c:	4615      	mov	r5, r2
 800750e:	f88d 0007 	strb.w	r0, [sp, #7]
    ASSERT((keynum == 0) || (keynum == 2));
 8007512:	d002      	beq.n	800751a <se2_read_encrypted+0x1a>
 8007514:	4831      	ldr	r0, [pc, #196]	; (80075dc <se2_read_encrypted+0xdc>)
 8007516:	f7f9 fa97 	bl	8000a48 <fatal_error>
    CALL_CHECK(se2_write1(0x4b, (keynum << 6) | page_num));
 800751a:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800751e:	ea41 1182 	orr.w	r1, r1, r2, lsl #6
 8007522:	b2c9      	uxtb	r1, r1
 8007524:	204b      	movs	r0, #75	; 0x4b
 8007526:	f7ff fe5b 	bl	80071e0 <se2_write1>
 800752a:	b120      	cbz	r0, 8007536 <se2_read_encrypted+0x36>
 800752c:	f44f 71b3 	mov.w	r1, #358	; 0x166
    CHECK_RIGHT(se2_read_n(sizeof(rx), rx) == RC_SUCCESS);
 8007530:	482b      	ldr	r0, [pc, #172]	; (80075e0 <se2_read_encrypted+0xe0>)
 8007532:	f006 f88d 	bl	800d650 <longjmp>
 8007536:	a90a      	add	r1, sp, #40	; 0x28
 8007538:	202a      	movs	r0, #42	; 0x2a
 800753a:	f7ff fecf 	bl	80072dc <se2_read_n>
 800753e:	28aa      	cmp	r0, #170	; 0xaa
 8007540:	d002      	beq.n	8007548 <se2_read_encrypted+0x48>
 8007542:	f240 1169 	movw	r1, #361	; 0x169
 8007546:	e7f3      	b.n	8007530 <se2_read_encrypted+0x30>
    CHECK_RIGHT(rx[1] == RC_SUCCESS);
 8007548:	f89d 3029 	ldrb.w	r3, [sp, #41]	; 0x29
 800754c:	2baa      	cmp	r3, #170	; 0xaa
 800754e:	d002      	beq.n	8007556 <se2_read_encrypted+0x56>
 8007550:	f240 116b 	movw	r1, #363	; 0x16b
 8007554:	e7ec      	b.n	8007530 <se2_read_encrypted+0x30>
    memcpy(data, rx+2+8, 32);
 8007556:	f10d 0332 	add.w	r3, sp, #50	; 0x32
 800755a:	4622      	mov	r2, r4
 800755c:	f10d 0152 	add.w	r1, sp, #82	; 0x52
 8007560:	f853 0b04 	ldr.w	r0, [r3], #4
 8007564:	f842 0b04 	str.w	r0, [r2], #4
 8007568:	428b      	cmp	r3, r1
 800756a:	d1f9      	bne.n	8007560 <se2_read_encrypted+0x60>
    hmac_sha256_init(&ctx);
 800756c:	a815      	add	r0, sp, #84	; 0x54
 800756e:	f7fe f811 	bl	8005594 <hmac_sha256_init>
    hmac_sha256_update(&ctx, chal, 8);
 8007572:	2208      	movs	r2, #8
 8007574:	f10d 012a 	add.w	r1, sp, #42	; 0x2a
 8007578:	a815      	add	r0, sp, #84	; 0x54
 800757a:	f7fe f811 	bl	80055a0 <hmac_sha256_update>
    hmac_sha256_update(&ctx, SE2_SECRETS->romid, 8);
 800757e:	4b19      	ldr	r3, [pc, #100]	; (80075e4 <se2_read_encrypted+0xe4>)
 8007580:	4919      	ldr	r1, [pc, #100]	; (80075e8 <se2_read_encrypted+0xe8>)
 8007582:	f893 20b0 	ldrb.w	r2, [r3, #176]	; 0xb0
 8007586:	33b0      	adds	r3, #176	; 0xb0
 8007588:	2aff      	cmp	r2, #255	; 0xff
 800758a:	bf18      	it	ne
 800758c:	4619      	movne	r1, r3
 800758e:	3160      	adds	r1, #96	; 0x60
 8007590:	2208      	movs	r2, #8
 8007592:	a815      	add	r0, sp, #84	; 0x54
 8007594:	f7fe f804 	bl	80055a0 <hmac_sha256_update>
    hmac_sha256_update(&ctx, &page_num, 1);
 8007598:	2201      	movs	r2, #1
 800759a:	f10d 0107 	add.w	r1, sp, #7
 800759e:	a815      	add	r0, sp, #84	; 0x54
 80075a0:	f7fd fffe 	bl	80055a0 <hmac_sha256_update>
    hmac_sha256_update(&ctx, DEV_MANID, 2);
 80075a4:	4911      	ldr	r1, [pc, #68]	; (80075ec <se2_read_encrypted+0xec>)
 80075a6:	2202      	movs	r2, #2
 80075a8:	a815      	add	r0, sp, #84	; 0x54
 80075aa:	f7fd fff9 	bl	80055a0 <hmac_sha256_update>
    hmac_sha256_final(&ctx, secret, otp);
 80075ae:	aa02      	add	r2, sp, #8
 80075b0:	4631      	mov	r1, r6
 80075b2:	a815      	add	r0, sp, #84	; 0x54
 80075b4:	f7fe f80a 	bl	80055cc <hmac_sha256_final>
    xor_mixin(data, otp, 32);
 80075b8:	2220      	movs	r2, #32
 80075ba:	a902      	add	r1, sp, #8
 80075bc:	4620      	mov	r0, r4
 80075be:	f7ff fe02 	bl	80071c6 <xor_mixin>
    CHECK_RIGHT(se2_verify_page(page_num, data, keynum, secret));
 80075c2:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80075c6:	4633      	mov	r3, r6
 80075c8:	462a      	mov	r2, r5
 80075ca:	4621      	mov	r1, r4
 80075cc:	f7ff feec 	bl	80073a8 <se2_verify_page>
 80075d0:	b910      	cbnz	r0, 80075d8 <se2_read_encrypted+0xd8>
 80075d2:	f44f 71c0 	mov.w	r1, #384	; 0x180
 80075d6:	e7ab      	b.n	8007530 <se2_read_encrypted+0x30>
}
 80075d8:	b056      	add	sp, #344	; 0x158
 80075da:	bd70      	pop	{r4, r5, r6, pc}
 80075dc:	0800e3a0 	.word	0x0800e3a0
 80075e0:	2009e390 	.word	0x2009e390
 80075e4:	0801c000 	.word	0x0801c000
 80075e8:	2009e2b0 	.word	0x2009e2b0
 80075ec:	0800ea04 	.word	0x0800ea04

080075f0 <se2_write_encrypted>:
{
 80075f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075f4:	460e      	mov	r6, r1
    ASSERT((keynum == 0) || (keynum == 2));
 80075f6:	f032 0102 	bics.w	r1, r2, #2
{
 80075fa:	b0e4      	sub	sp, #400	; 0x190
 80075fc:	4604      	mov	r4, r0
 80075fe:	4617      	mov	r7, r2
 8007600:	4698      	mov	r8, r3
    ASSERT((keynum == 0) || (keynum == 2));
 8007602:	d002      	beq.n	800760a <se2_write_encrypted+0x1a>
 8007604:	4849      	ldr	r0, [pc, #292]	; (800772c <se2_write_encrypted+0x13c>)
 8007606:	f7f9 fa1f 	bl	8000a48 <fatal_error>
    se2_read_encrypted(page_num, old_data, keynum, secret);
 800760a:	a901      	add	r1, sp, #4
 800760c:	f7ff ff78 	bl	8007500 <se2_read_encrypted>
    uint8_t PGDV = page_num | 0x80;
 8007610:	f064 037f 	orn	r3, r4, #127	; 0x7f
    rng_buffer(&chal_check[32], 8);
 8007614:	2108      	movs	r1, #8
 8007616:	a821      	add	r0, sp, #132	; 0x84
    uint8_t PGDV = page_num | 0x80;
 8007618:	f88d 3002 	strb.w	r3, [sp, #2]
    rng_buffer(&chal_check[32], 8);
 800761c:	f7fb f89a 	bl	8002754 <rng_buffer>
    hmac_sha256_init(&ctx);
 8007620:	a823      	add	r0, sp, #140	; 0x8c
 8007622:	f7fd ffb7 	bl	8005594 <hmac_sha256_init>
    hmac_sha256_update(&ctx, &chal_check[32], 8);
 8007626:	2208      	movs	r2, #8
 8007628:	a921      	add	r1, sp, #132	; 0x84
 800762a:	a823      	add	r0, sp, #140	; 0x8c
 800762c:	f7fd ffb8 	bl	80055a0 <hmac_sha256_update>
    hmac_sha256_update(&ctx, SE2_SECRETS->romid, 8);
 8007630:	4b3f      	ldr	r3, [pc, #252]	; (8007730 <se2_write_encrypted+0x140>)
 8007632:	4940      	ldr	r1, [pc, #256]	; (8007734 <se2_write_encrypted+0x144>)
 8007634:	f893 20b0 	ldrb.w	r2, [r3, #176]	; 0xb0
 8007638:	33b0      	adds	r3, #176	; 0xb0
 800763a:	2aff      	cmp	r2, #255	; 0xff
 800763c:	bf18      	it	ne
 800763e:	4619      	movne	r1, r3
 8007640:	3160      	adds	r1, #96	; 0x60
 8007642:	2208      	movs	r2, #8
 8007644:	a823      	add	r0, sp, #140	; 0x8c
 8007646:	f7fd ffab 	bl	80055a0 <hmac_sha256_update>
    hmac_sha256_update(&ctx, &PGDV, 1);
 800764a:	2201      	movs	r2, #1
 800764c:	f10d 0102 	add.w	r1, sp, #2
 8007650:	a823      	add	r0, sp, #140	; 0x8c
 8007652:	f7fd ffa5 	bl	80055a0 <hmac_sha256_update>
    hmac_sha256_update(&ctx, DEV_MANID, 2);
 8007656:	4938      	ldr	r1, [pc, #224]	; (8007738 <se2_write_encrypted+0x148>)
 8007658:	2202      	movs	r2, #2
 800765a:	a823      	add	r0, sp, #140	; 0x8c
 800765c:	f7fd ffa0 	bl	80055a0 <hmac_sha256_update>
    ASSERT(ctx.num_pending == 19);
 8007660:	9b63      	ldr	r3, [sp, #396]	; 0x18c
 8007662:	2b13      	cmp	r3, #19
 8007664:	d1ce      	bne.n	8007604 <se2_write_encrypted+0x14>
    hmac_sha256_final(&ctx, secret, otp);
 8007666:	aa09      	add	r2, sp, #36	; 0x24
 8007668:	4641      	mov	r1, r8
 800766a:	a823      	add	r0, sp, #140	; 0x8c
 800766c:	f7fd ffae 	bl	80055cc <hmac_sha256_final>
    memcpy(tmp, data, 32);
 8007670:	4635      	mov	r5, r6
 8007672:	aa11      	add	r2, sp, #68	; 0x44
 8007674:	f106 0c20 	add.w	ip, r6, #32
 8007678:	6828      	ldr	r0, [r5, #0]
 800767a:	6869      	ldr	r1, [r5, #4]
 800767c:	4613      	mov	r3, r2
 800767e:	c303      	stmia	r3!, {r0, r1}
 8007680:	3508      	adds	r5, #8
 8007682:	4565      	cmp	r5, ip
 8007684:	461a      	mov	r2, r3
 8007686:	d1f7      	bne.n	8007678 <se2_write_encrypted+0x88>
    xor_mixin(tmp, otp, 32);
 8007688:	2220      	movs	r2, #32
 800768a:	a909      	add	r1, sp, #36	; 0x24
 800768c:	a811      	add	r0, sp, #68	; 0x44
 800768e:	f7ff fd9a 	bl	80071c6 <xor_mixin>
    hmac_sha256_init(&ctx);
 8007692:	a823      	add	r0, sp, #140	; 0x8c
 8007694:	f7fd ff7e 	bl	8005594 <hmac_sha256_init>
    hmac_sha256_update(&ctx, SE2_SECRETS->romid, 8);
 8007698:	4b25      	ldr	r3, [pc, #148]	; (8007730 <se2_write_encrypted+0x140>)
 800769a:	4926      	ldr	r1, [pc, #152]	; (8007734 <se2_write_encrypted+0x144>)
 800769c:	f893 20b0 	ldrb.w	r2, [r3, #176]	; 0xb0
 80076a0:	33b0      	adds	r3, #176	; 0xb0
 80076a2:	2aff      	cmp	r2, #255	; 0xff
 80076a4:	bf18      	it	ne
 80076a6:	4619      	movne	r1, r3
 80076a8:	3160      	adds	r1, #96	; 0x60
 80076aa:	2208      	movs	r2, #8
 80076ac:	a823      	add	r0, sp, #140	; 0x8c
 80076ae:	f7fd ff77 	bl	80055a0 <hmac_sha256_update>
    hmac_sha256_update(&ctx, old_data, 32);
 80076b2:	2220      	movs	r2, #32
 80076b4:	a901      	add	r1, sp, #4
 80076b6:	a823      	add	r0, sp, #140	; 0x8c
 80076b8:	f7fd ff72 	bl	80055a0 <hmac_sha256_update>
    hmac_sha256_update(&ctx, data, 32);
 80076bc:	2220      	movs	r2, #32
 80076be:	4631      	mov	r1, r6
 80076c0:	a823      	add	r0, sp, #140	; 0x8c
 80076c2:	f7fd ff6d 	bl	80055a0 <hmac_sha256_update>
    hmac_sha256_update(&ctx, &PGDV, 1);
 80076c6:	2201      	movs	r2, #1
 80076c8:	f10d 0102 	add.w	r1, sp, #2
 80076cc:	a823      	add	r0, sp, #140	; 0x8c
 80076ce:	f7fd ff67 	bl	80055a0 <hmac_sha256_update>
    hmac_sha256_update(&ctx, DEV_MANID, 2);
 80076d2:	4919      	ldr	r1, [pc, #100]	; (8007738 <se2_write_encrypted+0x148>)
 80076d4:	2202      	movs	r2, #2
 80076d6:	a823      	add	r0, sp, #140	; 0x8c
 80076d8:	f7fd ff62 	bl	80055a0 <hmac_sha256_update>
    ASSERT(ctx.num_pending == 75);
 80076dc:	9b63      	ldr	r3, [sp, #396]	; 0x18c
 80076de:	2b4b      	cmp	r3, #75	; 0x4b
 80076e0:	d190      	bne.n	8007604 <se2_write_encrypted+0x14>
    hmac_sha256_final(&ctx, secret, chal_check);
 80076e2:	aa19      	add	r2, sp, #100	; 0x64
 80076e4:	4641      	mov	r1, r8
 80076e6:	a823      	add	r0, sp, #140	; 0x8c
 80076e8:	f7fd ff70 	bl	80055cc <hmac_sha256_final>
    se2_write_buffer(chal_check, sizeof(chal_check));
 80076ec:	2128      	movs	r1, #40	; 0x28
 80076ee:	a819      	add	r0, sp, #100	; 0x64
 80076f0:	f7ff fde4 	bl	80072bc <se2_write_buffer>
    uint8_t pn = (keynum << 6) | page_num;
 80076f4:	ea44 1487 	orr.w	r4, r4, r7, lsl #6
    CALL_CHECK(se2_write_n(0x99, &pn, tmp, 32));
 80076f8:	2320      	movs	r3, #32
 80076fa:	aa11      	add	r2, sp, #68	; 0x44
 80076fc:	f10d 0103 	add.w	r1, sp, #3
 8007700:	2099      	movs	r0, #153	; 0x99
    uint8_t pn = (keynum << 6) | page_num;
 8007702:	f88d 4003 	strb.w	r4, [sp, #3]
    CALL_CHECK(se2_write_n(0x99, &pn, tmp, 32));
 8007706:	f7ff fda1 	bl	800724c <se2_write_n>
 800770a:	b120      	cbz	r0, 8007716 <se2_write_encrypted+0x126>
 800770c:	f44f 71aa 	mov.w	r1, #340	; 0x154
    CHECK_RIGHT(se2_read1() == RC_SUCCESS);
 8007710:	480a      	ldr	r0, [pc, #40]	; (800773c <se2_write_encrypted+0x14c>)
 8007712:	f005 ff9d 	bl	800d650 <longjmp>
 8007716:	f7ff fe09 	bl	800732c <se2_read1>
 800771a:	28aa      	cmp	r0, #170	; 0xaa
 800771c:	d002      	beq.n	8007724 <se2_write_encrypted+0x134>
 800771e:	f44f 71ab 	mov.w	r1, #342	; 0x156
 8007722:	e7f5      	b.n	8007710 <se2_write_encrypted+0x120>
}
 8007724:	b064      	add	sp, #400	; 0x190
 8007726:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800772a:	bf00      	nop
 800772c:	0800e3a0 	.word	0x0800e3a0
 8007730:	0801c000 	.word	0x0801c000
 8007734:	2009e2b0 	.word	0x2009e2b0
 8007738:	0800ea04 	.word	0x0800ea04
 800773c:	2009e390 	.word	0x2009e390

08007740 <se2_get_protection>:
{
 8007740:	b508      	push	{r3, lr}
 8007742:	4601      	mov	r1, r0
    CALL_CHECK(se2_write1(0xaa, page_num));
 8007744:	20aa      	movs	r0, #170	; 0xaa
 8007746:	f7ff fd4b 	bl	80071e0 <se2_write1>
 800774a:	b120      	cbz	r0, 8007756 <se2_get_protection+0x16>
 800774c:	4804      	ldr	r0, [pc, #16]	; (8007760 <se2_get_protection+0x20>)
 800774e:	f240 118b 	movw	r1, #395	; 0x18b
 8007752:	f005 ff7d 	bl	800d650 <longjmp>
}
 8007756:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    return se2_read1();
 800775a:	f7ff bde7 	b.w	800732c <se2_read1>
 800775e:	bf00      	nop
 8007760:	2009e390 	.word	0x2009e390

08007764 <se2_set_protection>:
{
 8007764:	b538      	push	{r3, r4, r5, lr}
 8007766:	460c      	mov	r4, r1
 8007768:	4605      	mov	r5, r0
    if(se2_get_protection(page_num) == flags) {
 800776a:	f7ff ffe9 	bl	8007740 <se2_get_protection>
 800776e:	42a0      	cmp	r0, r4
 8007770:	d011      	beq.n	8007796 <se2_set_protection+0x32>
    CALL_CHECK(se2_write2(0xc3, page_num, flags));
 8007772:	4622      	mov	r2, r4
 8007774:	4629      	mov	r1, r5
 8007776:	20c3      	movs	r0, #195	; 0xc3
 8007778:	f7ff fd4c 	bl	8007214 <se2_write2>
 800777c:	b120      	cbz	r0, 8007788 <se2_set_protection+0x24>
 800777e:	f240 119b 	movw	r1, #411	; 0x19b
    CHECK_RIGHT(se2_read1() == RC_SUCCESS);
 8007782:	4805      	ldr	r0, [pc, #20]	; (8007798 <se2_set_protection+0x34>)
 8007784:	f005 ff64 	bl	800d650 <longjmp>
 8007788:	f7ff fdd0 	bl	800732c <se2_read1>
 800778c:	28aa      	cmp	r0, #170	; 0xaa
 800778e:	d002      	beq.n	8007796 <se2_set_protection+0x32>
 8007790:	f240 119d 	movw	r1, #413	; 0x19d
 8007794:	e7f5      	b.n	8007782 <se2_set_protection+0x1e>
}
 8007796:	bd38      	pop	{r3, r4, r5, pc}
 8007798:	2009e390 	.word	0x2009e390

0800779c <se2_probe>:
{
 800779c:	b500      	push	{lr}
    if(setjmp(error_env)) {
 800779e:	4812      	ldr	r0, [pc, #72]	; (80077e8 <se2_probe+0x4c>)
{
 80077a0:	b089      	sub	sp, #36	; 0x24
    if(setjmp(error_env)) {
 80077a2:	f005 ff4f 	bl	800d644 <setjmp>
 80077a6:	b120      	cbz	r0, 80077b2 <se2_probe+0x16>
        oled_show(screen_se2_issue);
 80077a8:	4810      	ldr	r0, [pc, #64]	; (80077ec <se2_probe+0x50>)
 80077aa:	f7f9 fb4d 	bl	8000e48 <oled_show>
        LOCKUP_FOREVER();
 80077ae:	bf30      	wfi
 80077b0:	e7fd      	b.n	80077ae <se2_probe+0x12>
    rng_delay();
 80077b2:	f7fa ffe5 	bl	8002780 <rng_delay>
    if(rom_secrets->se2.pairing[0] == 0xff) {
 80077b6:	4b0e      	ldr	r3, [pc, #56]	; (80077f0 <se2_probe+0x54>)
 80077b8:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 80077bc:	2bff      	cmp	r3, #255	; 0xff
 80077be:	d00f      	beq.n	80077e0 <se2_probe+0x44>
        se2_read_page(PGN_ROM_OPTIONS, tmp, true);
 80077c0:	2201      	movs	r2, #1
 80077c2:	4669      	mov	r1, sp
 80077c4:	201c      	movs	r0, #28
 80077c6:	f7ff fe4d 	bl	8007464 <se2_read_page>
        CHECK_RIGHT(check_equal(&tmp[24], rom_secrets->se2.romid, 8));
 80077ca:	490a      	ldr	r1, [pc, #40]	; (80077f4 <se2_probe+0x58>)
 80077cc:	2208      	movs	r2, #8
 80077ce:	a806      	add	r0, sp, #24
 80077d0:	f7fa ff71 	bl	80026b6 <check_equal>
 80077d4:	b920      	cbnz	r0, 80077e0 <se2_probe+0x44>
 80077d6:	4804      	ldr	r0, [pc, #16]	; (80077e8 <se2_probe+0x4c>)
 80077d8:	f240 11b5 	movw	r1, #437	; 0x1b5
 80077dc:	f005 ff38 	bl	800d650 <longjmp>
}
 80077e0:	b009      	add	sp, #36	; 0x24
 80077e2:	f85d fb04 	ldr.w	pc, [sp], #4
 80077e6:	bf00      	nop
 80077e8:	2009e390 	.word	0x2009e390
 80077ec:	0800df8e 	.word	0x0800df8e
 80077f0:	0801c000 	.word	0x0801c000
 80077f4:	0801c110 	.word	0x0801c110

080077f8 <se2_clear_volatile>:
{
 80077f8:	b510      	push	{r4, lr}
    if(setjmp(error_env)) fatal_mitm();
 80077fa:	4817      	ldr	r0, [pc, #92]	; (8007858 <se2_clear_volatile+0x60>)
{
 80077fc:	b088      	sub	sp, #32
    if(setjmp(error_env)) fatal_mitm();
 80077fe:	f005 ff21 	bl	800d644 <setjmp>
 8007802:	4604      	mov	r4, r0
 8007804:	b108      	cbz	r0, 800780a <se2_clear_volatile+0x12>
 8007806:	f7f9 f929 	bl	8000a5c <fatal_mitm>
    uint8_t z32[32] = {0};
 800780a:	221c      	movs	r2, #28
 800780c:	4601      	mov	r1, r0
 800780e:	9000      	str	r0, [sp, #0]
 8007810:	a801      	add	r0, sp, #4
 8007812:	f005 ff0f 	bl	800d634 <memset>
    se2_write_page(PGN_PUBKEY_S+0, z32);
 8007816:	4669      	mov	r1, sp
 8007818:	201e      	movs	r0, #30
 800781a:	f7ff fd8f 	bl	800733c <se2_write_page>
    se2_write_page(PGN_PUBKEY_S+1, z32);
 800781e:	4669      	mov	r1, sp
 8007820:	201f      	movs	r0, #31
 8007822:	f7ff fd8b 	bl	800733c <se2_write_page>
    se2_write_buffer(z32, 32);
 8007826:	2120      	movs	r1, #32
 8007828:	4668      	mov	r0, sp
 800782a:	f7ff fd47 	bl	80072bc <se2_write_buffer>
    CALL_CHECK(se2_write2(0x3c, (2<<6), 0));
 800782e:	4622      	mov	r2, r4
 8007830:	2180      	movs	r1, #128	; 0x80
 8007832:	203c      	movs	r0, #60	; 0x3c
 8007834:	f7ff fcee 	bl	8007214 <se2_write2>
 8007838:	b120      	cbz	r0, 8007844 <se2_clear_volatile+0x4c>
 800783a:	f240 11cd 	movw	r1, #461	; 0x1cd
    CHECK_RIGHT(se2_read1() == RC_SUCCESS);
 800783e:	4806      	ldr	r0, [pc, #24]	; (8007858 <se2_clear_volatile+0x60>)
 8007840:	f005 ff06 	bl	800d650 <longjmp>
 8007844:	f7ff fd72 	bl	800732c <se2_read1>
 8007848:	28aa      	cmp	r0, #170	; 0xaa
 800784a:	d002      	beq.n	8007852 <se2_clear_volatile+0x5a>
 800784c:	f44f 71e7 	mov.w	r1, #462	; 0x1ce
 8007850:	e7f5      	b.n	800783e <se2_clear_volatile+0x46>
}
 8007852:	b008      	add	sp, #32
 8007854:	bd10      	pop	{r4, pc}
 8007856:	bf00      	nop
 8007858:	2009e390 	.word	0x2009e390

0800785c <se2_setup_config>:
{
 800785c:	b570      	push	{r4, r5, r6, lr}
    if((setjmp(error_env))) {
 800785e:	485b      	ldr	r0, [pc, #364]	; (80079cc <se2_setup_config+0x170>)
{
 8007860:	b090      	sub	sp, #64	; 0x40
    if((setjmp(error_env))) {
 8007862:	f005 feef 	bl	800d644 <setjmp>
 8007866:	4604      	mov	r4, r0
 8007868:	b120      	cbz	r0, 8007874 <se2_setup_config+0x18>
        oled_show(screen_se2_issue);
 800786a:	4859      	ldr	r0, [pc, #356]	; (80079d0 <se2_setup_config+0x174>)
 800786c:	f7f9 faec 	bl	8000e48 <oled_show>
        LOCKUP_FOREVER();
 8007870:	bf30      	wfi
 8007872:	e7fd      	b.n	8007870 <se2_setup_config+0x14>
    if(rom_secrets->se2.pairing[0] != 0xff) {
 8007874:	4b57      	ldr	r3, [pc, #348]	; (80079d4 <se2_setup_config+0x178>)
 8007876:	f893 10b0 	ldrb.w	r1, [r3, #176]	; 0xb0
 800787a:	29ff      	cmp	r1, #255	; 0xff
 800787c:	f040 80a0 	bne.w	80079c0 <se2_setup_config+0x164>
    memset(&_tbd, 0xff, sizeof(_tbd));
 8007880:	4d55      	ldr	r5, [pc, #340]	; (80079d8 <se2_setup_config+0x17c>)
 8007882:	22e0      	movs	r2, #224	; 0xe0
 8007884:	4628      	mov	r0, r5
 8007886:	f005 fed5 	bl	800d634 <memset>
    rng_buffer(_tbd.tpin_key, 32);
 800788a:	2120      	movs	r1, #32
 800788c:	f105 0080 	add.w	r0, r5, #128	; 0x80
 8007890:	f7fa ff60 	bl	8002754 <rng_buffer>
    se2_read_page(PGN_ROM_OPTIONS, tmp, false);
 8007894:	4622      	mov	r2, r4
 8007896:	4669      	mov	r1, sp
 8007898:	201c      	movs	r0, #28
 800789a:	f7ff fde3 	bl	8007464 <se2_read_page>
    ASSERT(tmp[1] == 0x00);     // check ANON is not set
 800789e:	f89d 3001 	ldrb.w	r3, [sp, #1]
 80078a2:	b113      	cbz	r3, 80078aa <se2_setup_config+0x4e>
 80078a4:	484d      	ldr	r0, [pc, #308]	; (80079dc <se2_setup_config+0x180>)
 80078a6:	f7f9 f8cf 	bl	8000a48 <fatal_error>
    memcpy(_tbd.romid, tmp+24, 8);
 80078aa:	ab06      	add	r3, sp, #24
 80078ac:	cb03      	ldmia	r3!, {r0, r1}
 80078ae:	6628      	str	r0, [r5, #96]	; 0x60
 80078b0:	6669      	str	r1, [r5, #100]	; 0x64
    rng_buffer(tmp, 32);
 80078b2:	4668      	mov	r0, sp
 80078b4:	2120      	movs	r1, #32
 80078b6:	f7fa ff4d 	bl	8002754 <rng_buffer>
    se2_write_page(PGN_SECRET_B, tmp);
 80078ba:	4669      	mov	r1, sp
 80078bc:	201a      	movs	r0, #26
 80078be:	f7ff fd3d 	bl	800733c <se2_write_page>
    se2_pick_keypair(0, true);
 80078c2:	2101      	movs	r1, #1
 80078c4:	4620      	mov	r0, r4
 80078c6:	f7ff fd53 	bl	8007370 <se2_pick_keypair>
    se2_read_page(PGN_PUBKEY_A,   &_tbd.pubkey_A[0], false);
 80078ca:	4622      	mov	r2, r4
 80078cc:	f105 0120 	add.w	r1, r5, #32
 80078d0:	2010      	movs	r0, #16
 80078d2:	f7ff fdc7 	bl	8007464 <se2_read_page>
    memset(tmp, 0, 32);
 80078d6:	2620      	movs	r6, #32
    se2_read_page(PGN_PUBKEY_A+1, &_tbd.pubkey_A[32], false);
 80078d8:	4622      	mov	r2, r4
 80078da:	f105 0140 	add.w	r1, r5, #64	; 0x40
 80078de:	2011      	movs	r0, #17
 80078e0:	f7ff fdc0 	bl	8007464 <se2_read_page>
    memset(tmp, 0, 32);
 80078e4:	4632      	mov	r2, r6
 80078e6:	4621      	mov	r1, r4
 80078e8:	4668      	mov	r0, sp
 80078ea:	f005 fea3 	bl	800d634 <memset>
    se2_write_page(PGN_PRIVKEY_B, tmp);
 80078ee:	4669      	mov	r1, sp
 80078f0:	2017      	movs	r0, #23
 80078f2:	f7ff fd23 	bl	800733c <se2_write_page>
    se2_write_page(PGN_PRIVKEY_B+1, tmp);
 80078f6:	4669      	mov	r1, sp
 80078f8:	2018      	movs	r0, #24
 80078fa:	f7ff fd1f 	bl	800733c <se2_write_page>
    se2_write_page(PGN_PUBKEY_B, tmp);
 80078fe:	4669      	mov	r1, sp
 8007900:	2012      	movs	r0, #18
 8007902:	f7ff fd1b 	bl	800733c <se2_write_page>
    se2_write_page(PGN_PUBKEY_B+1, tmp);
 8007906:	4669      	mov	r1, sp
 8007908:	2013      	movs	r0, #19
 800790a:	f7ff fd17 	bl	800733c <se2_write_page>
        rng_buffer(_tbd.pairing, 32);
 800790e:	4631      	mov	r1, r6
 8007910:	4628      	mov	r0, r5
 8007912:	f7fa ff1f 	bl	8002754 <rng_buffer>
    } while(_tbd.pairing[0] == 0xff);
 8007916:	782b      	ldrb	r3, [r5, #0]
 8007918:	2bff      	cmp	r3, #255	; 0xff
 800791a:	d0f8      	beq.n	800790e <se2_setup_config+0xb2>
    se2_write_page(PGN_SECRET_A, _tbd.pairing);
 800791c:	4629      	mov	r1, r5
 800791e:	2019      	movs	r0, #25
    rng_buffer(tmp, 32);
 8007920:	466d      	mov	r5, sp
    se2_write_page(PGN_SECRET_A, _tbd.pairing);
 8007922:	f7ff fd0b 	bl	800733c <se2_write_page>
    rng_buffer(tmp, 32);
 8007926:	2120      	movs	r1, #32
 8007928:	4628      	mov	r0, r5
 800792a:	f7fa ff13 	bl	8002754 <rng_buffer>
    se2_write_page(PGN_SE2_EASY_KEY, tmp);
 800792e:	4629      	mov	r1, r5
 8007930:	200e      	movs	r0, #14
 8007932:	f7ff fd03 	bl	800733c <se2_write_page>
    memset(tmp, 0, 32);
 8007936:	2220      	movs	r2, #32
 8007938:	2100      	movs	r1, #0
 800793a:	4628      	mov	r0, r5
 800793c:	f005 fe7a 	bl	800d634 <memset>
    for(int pn=0; pn <= PGN_LAST_TRICK; pn++) {
 8007940:	4626      	mov	r6, r4
        se2_write_page(pn, tmp);
 8007942:	b2f0      	uxtb	r0, r6
 8007944:	4629      	mov	r1, r5
    for(int pn=0; pn <= PGN_LAST_TRICK; pn++) {
 8007946:	3601      	adds	r6, #1
        se2_write_page(pn, tmp);
 8007948:	f7ff fcf8 	bl	800733c <se2_write_page>
    for(int pn=0; pn <= PGN_LAST_TRICK; pn++) {
 800794c:	2e0e      	cmp	r6, #14
 800794e:	d1f8      	bne.n	8007942 <se2_setup_config+0xe6>
    flash_save_se2_data(&_tbd);
 8007950:	4821      	ldr	r0, [pc, #132]	; (80079d8 <se2_setup_config+0x17c>)
 8007952:	f7fa fc45 	bl	80021e0 <flash_save_se2_data>
    se2_set_protection(PGN_SECRET_A, PROT_WP);
 8007956:	2102      	movs	r1, #2
 8007958:	2019      	movs	r0, #25
 800795a:	f7ff ff03 	bl	8007764 <se2_set_protection>
    se2_set_protection(PGN_SECRET_B, PROT_WP);
 800795e:	2102      	movs	r1, #2
 8007960:	201a      	movs	r0, #26
 8007962:	f7ff feff 	bl	8007764 <se2_set_protection>
    se2_set_protection(PGN_PUBKEY_A, PROT_WP);
 8007966:	2102      	movs	r1, #2
 8007968:	2010      	movs	r0, #16
 800796a:	f7ff fefb 	bl	8007764 <se2_set_protection>
    se2_set_protection(PGN_PUBKEY_B, PROT_WP);
 800796e:	2102      	movs	r1, #2
 8007970:	2012      	movs	r0, #18
 8007972:	f7ff fef7 	bl	8007764 <se2_set_protection>
    se2_set_protection(PGN_SE2_EASY_KEY, PROT_EPH);
 8007976:	2110      	movs	r1, #16
 8007978:	4630      	mov	r0, r6
 800797a:	f7ff fef3 	bl	8007764 <se2_set_protection>
        se2_set_protection(pn, PROT_EPH);
 800797e:	2510      	movs	r5, #16
 8007980:	b2e0      	uxtb	r0, r4
 8007982:	4629      	mov	r1, r5
    for(int pn=0; pn <= PGN_LAST_TRICK; pn++) {
 8007984:	3401      	adds	r4, #1
        se2_set_protection(pn, PROT_EPH);
 8007986:	f7ff feed 	bl	8007764 <se2_set_protection>
    for(int pn=0; pn <= PGN_LAST_TRICK; pn++) {
 800798a:	2c0e      	cmp	r4, #14
 800798c:	d1f8      	bne.n	8007980 <se2_setup_config+0x124>
    se2_set_protection(PGN_ROM_OPTIONS, PROT_APH);       // not planning to change
 800798e:	2108      	movs	r1, #8
 8007990:	201c      	movs	r0, #28
 8007992:	f7ff fee7 	bl	8007764 <se2_set_protection>
    se2_read_page(PGN_DEC_COUNTER, tmp, false);
 8007996:	2200      	movs	r2, #0
 8007998:	a908      	add	r1, sp, #32
 800799a:	201b      	movs	r0, #27
 800799c:	f7ff fd62 	bl	8007464 <se2_read_page>
    if(tmp[2] == 0xff) {
 80079a0:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
 80079a4:	2bff      	cmp	r3, #255	; 0xff
 80079a6:	d10d      	bne.n	80079c4 <se2_setup_config+0x168>
        tmp[0] = val & 0x0ff;
 80079a8:	2380      	movs	r3, #128	; 0x80
 80079aa:	f88d 3020 	strb.w	r3, [sp, #32]
        se2_write_page(PGN_DEC_COUNTER, tmp);
 80079ae:	a908      	add	r1, sp, #32
        tmp[1] = (val >> 8) & 0x0ff;
 80079b0:	2300      	movs	r3, #0
        se2_write_page(PGN_DEC_COUNTER, tmp);
 80079b2:	201b      	movs	r0, #27
        tmp[1] = (val >> 8) & 0x0ff;
 80079b4:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
        tmp[2] = (val >> 16) & 0x01;
 80079b8:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
        se2_write_page(PGN_DEC_COUNTER, tmp);
 80079bc:	f7ff fcbe 	bl	800733c <se2_write_page>
}
 80079c0:	b010      	add	sp, #64	; 0x40
 80079c2:	bd70      	pop	{r4, r5, r6, pc}
        puts("ctr set?");        // not expected, but keep going
 80079c4:	4806      	ldr	r0, [pc, #24]	; (80079e0 <se2_setup_config+0x184>)
 80079c6:	f7fd f9d1 	bl	8004d6c <puts>
 80079ca:	e7f9      	b.n	80079c0 <se2_setup_config+0x164>
 80079cc:	2009e390 	.word	0x2009e390
 80079d0:	0800df8e 	.word	0x0800df8e
 80079d4:	0801c000 	.word	0x0801c000
 80079d8:	2009e2b0 	.word	0x2009e2b0
 80079dc:	0800e3a0 	.word	0x0800e3a0
 80079e0:	0800e9e4 	.word	0x0800e9e4

080079e4 <se2_save_auth_pubkey>:
{
 80079e4:	b510      	push	{r4, lr}
 80079e6:	b08a      	sub	sp, #40	; 0x28
 80079e8:	9001      	str	r0, [sp, #4]
    if(setjmp(error_env)) fatal_mitm();
 80079ea:	481e      	ldr	r0, [pc, #120]	; (8007a64 <se2_save_auth_pubkey+0x80>)
 80079ec:	f005 fe2a 	bl	800d644 <setjmp>
 80079f0:	b108      	cbz	r0, 80079f6 <se2_save_auth_pubkey+0x12>
 80079f2:	f7f9 f833 	bl	8000a5c <fatal_mitm>
    ASSERT(check_all_ones(rom_secrets->se2.auth_pubkey, 64));
 80079f6:	481c      	ldr	r0, [pc, #112]	; (8007a68 <se2_save_auth_pubkey+0x84>)
 80079f8:	2140      	movs	r1, #64	; 0x40
 80079fa:	f7fa fe43 	bl	8002684 <check_all_ones>
 80079fe:	b910      	cbnz	r0, 8007a06 <se2_save_auth_pubkey+0x22>
 8007a00:	481a      	ldr	r0, [pc, #104]	; (8007a6c <se2_save_auth_pubkey+0x88>)
 8007a02:	f7f9 f821 	bl	8000a48 <fatal_error>
    memcpy(&_tbd, &rom_secrets->se2, sizeof(_tbd));
 8007a06:	4c1a      	ldr	r4, [pc, #104]	; (8007a70 <se2_save_auth_pubkey+0x8c>)
 8007a08:	491a      	ldr	r1, [pc, #104]	; (8007a74 <se2_save_auth_pubkey+0x90>)
 8007a0a:	22e0      	movs	r2, #224	; 0xe0
 8007a0c:	4620      	mov	r0, r4
 8007a0e:	f005 fde9 	bl	800d5e4 <memcpy>
    rng_buffer(tmp, 32);
 8007a12:	2120      	movs	r1, #32
 8007a14:	a802      	add	r0, sp, #8
 8007a16:	f7fa fe9d 	bl	8002754 <rng_buffer>
    se2_write_page(PGN_SE2_HARD_KEY, tmp);
 8007a1a:	a902      	add	r1, sp, #8
 8007a1c:	200f      	movs	r0, #15
 8007a1e:	f7ff fc8d 	bl	800733c <se2_write_page>
    se2_write_page(PGN_PUBKEY_C, &pubkey[0]);
 8007a22:	9901      	ldr	r1, [sp, #4]
 8007a24:	2014      	movs	r0, #20
 8007a26:	f7ff fc89 	bl	800733c <se2_write_page>
    se2_write_page(PGN_PUBKEY_C+1, &pubkey[32]);
 8007a2a:	9b01      	ldr	r3, [sp, #4]
 8007a2c:	2015      	movs	r0, #21
 8007a2e:	f103 0120 	add.w	r1, r3, #32
 8007a32:	f7ff fc83 	bl	800733c <se2_write_page>
    memcpy(_tbd.auth_pubkey, pubkey, 64);
 8007a36:	9b01      	ldr	r3, [sp, #4]
 8007a38:	34a0      	adds	r4, #160	; 0xa0
 8007a3a:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8007a3e:	f853 1b04 	ldr.w	r1, [r3], #4
 8007a42:	f844 1b04 	str.w	r1, [r4], #4
 8007a46:	4293      	cmp	r3, r2
 8007a48:	d1f9      	bne.n	8007a3e <se2_save_auth_pubkey+0x5a>
    flash_save_se2_data(&_tbd);
 8007a4a:	4809      	ldr	r0, [pc, #36]	; (8007a70 <se2_save_auth_pubkey+0x8c>)
 8007a4c:	f7fa fbc8 	bl	80021e0 <flash_save_se2_data>
    se2_set_protection(PGN_SE2_HARD_KEY, PROT_WP | PROT_ECH | PROT_ECW);
 8007a50:	21c2      	movs	r1, #194	; 0xc2
 8007a52:	200f      	movs	r0, #15
 8007a54:	f7ff fe86 	bl	8007764 <se2_set_protection>
    se2_set_protection(PGN_PUBKEY_C, PROT_WP | PROT_RP | PROT_AUTH);
 8007a58:	2123      	movs	r1, #35	; 0x23
 8007a5a:	2014      	movs	r0, #20
 8007a5c:	f7ff fe82 	bl	8007764 <se2_set_protection>
}
 8007a60:	b00a      	add	sp, #40	; 0x28
 8007a62:	bd10      	pop	{r4, pc}
 8007a64:	2009e390 	.word	0x2009e390
 8007a68:	0801c150 	.word	0x0801c150
 8007a6c:	0800e3a0 	.word	0x0800e3a0
 8007a70:	2009e2b0 	.word	0x2009e2b0
 8007a74:	0801c0b0 	.word	0x0801c0b0

08007a78 <trick_pin_hash>:
{
 8007a78:	b530      	push	{r4, r5, lr}
 8007a7a:	4614      	mov	r4, r2
    ASSERT(pin_len >= 0);           // 12-12 typical, but empty = blank PIN
 8007a7c:	1e0a      	subs	r2, r1, #0
{
 8007a7e:	b0c5      	sub	sp, #276	; 0x114
 8007a80:	4605      	mov	r5, r0
    ASSERT(pin_len >= 0);           // 12-12 typical, but empty = blank PIN
 8007a82:	da02      	bge.n	8007a8a <trick_pin_hash+0x12>
 8007a84:	4812      	ldr	r0, [pc, #72]	; (8007ad0 <trick_pin_hash+0x58>)
 8007a86:	f7f8 ffdf 	bl	8000a48 <fatal_error>
    hmac_sha256_init(&ctx);
 8007a8a:	a803      	add	r0, sp, #12
 8007a8c:	9201      	str	r2, [sp, #4]
 8007a8e:	f7fd fd81 	bl	8005594 <hmac_sha256_init>
    hmac_sha256_update(&ctx, (uint8_t *)pin, pin_len);
 8007a92:	9a01      	ldr	r2, [sp, #4]
 8007a94:	4629      	mov	r1, r5
 8007a96:	a803      	add	r0, sp, #12
 8007a98:	f7fd fd82 	bl	80055a0 <hmac_sha256_update>
    hmac_sha256_final(&ctx, SE2_SECRETS->tpin_key, tpin_hash);
 8007a9c:	4b0d      	ldr	r3, [pc, #52]	; (8007ad4 <trick_pin_hash+0x5c>)
 8007a9e:	490e      	ldr	r1, [pc, #56]	; (8007ad8 <trick_pin_hash+0x60>)
 8007aa0:	f893 20b0 	ldrb.w	r2, [r3, #176]	; 0xb0
 8007aa4:	33b0      	adds	r3, #176	; 0xb0
 8007aa6:	2aff      	cmp	r2, #255	; 0xff
 8007aa8:	bf18      	it	ne
 8007aaa:	4619      	movne	r1, r3
 8007aac:	a803      	add	r0, sp, #12
 8007aae:	4622      	mov	r2, r4
 8007ab0:	3180      	adds	r1, #128	; 0x80
 8007ab2:	f7fd fd8b 	bl	80055cc <hmac_sha256_final>
    sha256_single(tpin_hash, 32, tpin_hash);
 8007ab6:	4622      	mov	r2, r4
 8007ab8:	4620      	mov	r0, r4
 8007aba:	2120      	movs	r1, #32
 8007abc:	f7fd fd4a 	bl	8005554 <sha256_single>
    sha256_single(tpin_hash, 32, tpin_hash);
 8007ac0:	4622      	mov	r2, r4
 8007ac2:	2120      	movs	r1, #32
 8007ac4:	4620      	mov	r0, r4
 8007ac6:	f7fd fd45 	bl	8005554 <sha256_single>
}
 8007aca:	b045      	add	sp, #276	; 0x114
 8007acc:	bd30      	pop	{r4, r5, pc}
 8007ace:	bf00      	nop
 8007ad0:	0800e3a0 	.word	0x0800e3a0
 8007ad4:	0801c000 	.word	0x0801c000
 8007ad8:	2009e2b0 	.word	0x2009e2b0

08007adc <p256_gen_keypair>:

// p256_gen_keypair()
//
    void
p256_gen_keypair(uint8_t privkey[32], uint8_t pubkey[64])
{
 8007adc:	b538      	push	{r3, r4, r5, lr}
 8007ade:	4605      	mov	r5, r0
    uECC_set_rng(rng_for_uECC);
 8007ae0:	4808      	ldr	r0, [pc, #32]	; (8007b04 <p256_gen_keypair+0x28>)
{
 8007ae2:	460c      	mov	r4, r1
    uECC_set_rng(rng_for_uECC);
 8007ae4:	f7fe fef0 	bl	80068c8 <uECC_set_rng>

    int ok = uECC_make_key(pubkey, privkey, uECC_secp256r1());
 8007ae8:	f7fe fef4 	bl	80068d4 <uECC_secp256r1>
 8007aec:	4629      	mov	r1, r5
 8007aee:	4602      	mov	r2, r0
 8007af0:	4620      	mov	r0, r4
 8007af2:	f7fe fef7 	bl	80068e4 <uECC_make_key>
    ASSERT(ok == 1);
 8007af6:	2801      	cmp	r0, #1
 8007af8:	d002      	beq.n	8007b00 <p256_gen_keypair+0x24>
 8007afa:	4803      	ldr	r0, [pc, #12]	; (8007b08 <p256_gen_keypair+0x2c>)
 8007afc:	f7f8 ffa4 	bl	8000a48 <fatal_error>
}
 8007b00:	bd38      	pop	{r3, r4, r5, pc}
 8007b02:	bf00      	nop
 8007b04:	080072b1 	.word	0x080072b1
 8007b08:	0800e3a0 	.word	0x0800e3a0

08007b0c <ps256_ecdh>:

// ps256_ecdh()
//
    void
ps256_ecdh(const uint8_t pubkey[64], const uint8_t privkey[32], uint8_t result[32])
{
 8007b0c:	b513      	push	{r0, r1, r4, lr}
 8007b0e:	4604      	mov	r4, r0
    uECC_set_rng(rng_for_uECC);
 8007b10:	4809      	ldr	r0, [pc, #36]	; (8007b38 <ps256_ecdh+0x2c>)
{
 8007b12:	e9cd 2100 	strd	r2, r1, [sp]
    uECC_set_rng(rng_for_uECC);
 8007b16:	f7fe fed7 	bl	80068c8 <uECC_set_rng>

    int ok = uECC_shared_secret(pubkey, privkey, result, uECC_secp256r1());
 8007b1a:	f7fe fedb 	bl	80068d4 <uECC_secp256r1>
 8007b1e:	e9dd 2100 	ldrd	r2, r1, [sp]
 8007b22:	4603      	mov	r3, r0
 8007b24:	4620      	mov	r0, r4
 8007b26:	f7fe ff1d 	bl	8006964 <uECC_shared_secret>
    ASSERT(ok == 1);
 8007b2a:	2801      	cmp	r0, #1
 8007b2c:	d002      	beq.n	8007b34 <ps256_ecdh+0x28>
 8007b2e:	4803      	ldr	r0, [pc, #12]	; (8007b3c <ps256_ecdh+0x30>)
 8007b30:	f7f8 ff8a 	bl	8000a48 <fatal_error>
}
 8007b34:	b002      	add	sp, #8
 8007b36:	bd10      	pop	{r4, pc}
 8007b38:	080072b1 	.word	0x080072b1
 8007b3c:	0800e3a0 	.word	0x0800e3a0

08007b40 <se2_read_hard_secret>:

// se2_read_hard_secret()
//
    static bool
se2_read_hard_secret(uint8_t hard_key[32], const uint8_t pin_digest[32])
{
 8007b40:	b510      	push	{r4, lr}
 8007b42:	b0e8      	sub	sp, #416	; 0x1a0
 8007b44:	e9cd 0102 	strd	r0, r1, [sp, #8]
    if(setjmp(error_env)) {
 8007b48:	4836      	ldr	r0, [pc, #216]	; (8007c24 <se2_read_hard_secret+0xe4>)
 8007b4a:	f005 fd7b 	bl	800d644 <setjmp>
 8007b4e:	2800      	cmp	r0, #0
 8007b50:	d165      	bne.n	8007c1e <se2_read_hard_secret+0xde>
    //
    SHA256_CTX ctx;

    // pick a temp key pair, share public part w/ SE2
    uint8_t tmp_privkey[32], tmp_pubkey[64];
    p256_gen_keypair(tmp_privkey, tmp_pubkey);
 8007b52:	a925      	add	r1, sp, #148	; 0x94
 8007b54:	a805      	add	r0, sp, #20
 8007b56:	f7ff ffc1 	bl	8007adc <p256_gen_keypair>

    // - this can be mitm-ed, but we sign it next so doesn't matter
    se2_write_page(PGN_PUBKEY_S, &tmp_pubkey[0]);
 8007b5a:	a925      	add	r1, sp, #148	; 0x94
 8007b5c:	201e      	movs	r0, #30
 8007b5e:	f7ff fbed 	bl	800733c <se2_write_page>
    se2_write_page(PGN_PUBKEY_S+1, &tmp_pubkey[32]);
 8007b62:	a92d      	add	r1, sp, #180	; 0xb4
 8007b64:	201f      	movs	r0, #31
 8007b66:	f7ff fbe9 	bl	800733c <se2_write_page>

    // pick nonce
    uint8_t chal[32+32];
    rng_buffer(chal, sizeof(chal));
 8007b6a:	2140      	movs	r1, #64	; 0x40
 8007b6c:	a835      	add	r0, sp, #212	; 0xd4
 8007b6e:	f7fa fdf1 	bl	8002754 <rng_buffer>
    se2_write_buffer(chal, sizeof(chal));
 8007b72:	2140      	movs	r1, #64	; 0x40
 8007b74:	a835      	add	r0, sp, #212	; 0xd4
 8007b76:	f7ff fba1 	bl	80072bc <se2_write_buffer>

    // md = ngu.hash.sha256s(T_pubkey + chal[0:32])
    sha256_init(&ctx);
 8007b7a:	a855      	add	r0, sp, #340	; 0x154
 8007b7c:	f7fd fc82 	bl	8005484 <sha256_init>
    sha256_update(&ctx, tmp_pubkey, 64);
 8007b80:	2240      	movs	r2, #64	; 0x40
 8007b82:	a925      	add	r1, sp, #148	; 0x94
 8007b84:	a855      	add	r0, sp, #340	; 0x154
 8007b86:	f7fd fc8b 	bl	80054a0 <sha256_update>
    sha256_update(&ctx, chal, 32);      // only first 32 bytes
 8007b8a:	2220      	movs	r2, #32
 8007b8c:	a935      	add	r1, sp, #212	; 0xd4
 8007b8e:	a855      	add	r0, sp, #340	; 0x154
 8007b90:	f7fd fc86 	bl	80054a0 <sha256_update>

    uint8_t md[32];
    sha256_final(&ctx, md);
 8007b94:	a90d      	add	r1, sp, #52	; 0x34
 8007b96:	a855      	add	r0, sp, #340	; 0x154
 8007b98:	f7fd fcc8 	bl	800552c <sha256_final>
    // Get that digest signed by SE1 now, and doing that requires
    // the main pin, because the required slot requires auth by that key.
    // - this is the critical step attackers would not be able to emulate w/o SE1 contents
    // - fails here if PIN wrong
    uint8_t signature[64];
    int arc = ae_sign_authed(KEYNUM_joiner_key, md, signature, KEYNUM_main_pin, pin_digest);
 8007b9c:	9b03      	ldr	r3, [sp, #12]
 8007b9e:	9300      	str	r3, [sp, #0]
 8007ba0:	aa45      	add	r2, sp, #276	; 0x114
 8007ba2:	2303      	movs	r3, #3
 8007ba4:	a90d      	add	r1, sp, #52	; 0x34
 8007ba6:	2007      	movs	r0, #7
 8007ba8:	f7fb f90a 	bl	8002dc0 <ae_sign_authed>
    CHECK_RIGHT(arc == 0);
 8007bac:	4604      	mov	r4, r0
 8007bae:	b120      	cbz	r0, 8007bba <se2_read_hard_secret+0x7a>
 8007bb0:	f240 4141 	movw	r1, #1089	; 0x441

    // "Authenticate ECDSA Public Key" = 0xA8
    // cs_offset=32   ecdh_keynum=0=pubA ECDH=1 WR=0
    uint8_t param = ((32-1) << 3) | (0 << 2) | 0x2;
    se2_write_n(0xA8, &param, signature, 64);
    CHECK_RIGHT(se2_read1() == RC_SUCCESS);
 8007bb4:	481b      	ldr	r0, [pc, #108]	; (8007c24 <se2_read_hard_secret+0xe4>)
 8007bb6:	f005 fd4b 	bl	800d650 <longjmp>
    uint8_t param = ((32-1) << 3) | (0 << 2) | 0x2;
 8007bba:	23fa      	movs	r3, #250	; 0xfa
 8007bbc:	f88d 3013 	strb.w	r3, [sp, #19]
    se2_write_n(0xA8, &param, signature, 64);
 8007bc0:	aa45      	add	r2, sp, #276	; 0x114
 8007bc2:	2340      	movs	r3, #64	; 0x40
 8007bc4:	f10d 0113 	add.w	r1, sp, #19
 8007bc8:	20a8      	movs	r0, #168	; 0xa8
 8007bca:	f7ff fb3f 	bl	800724c <se2_write_n>
    CHECK_RIGHT(se2_read1() == RC_SUCCESS);
 8007bce:	f7ff fbad 	bl	800732c <se2_read1>
 8007bd2:	28aa      	cmp	r0, #170	; 0xaa
 8007bd4:	d002      	beq.n	8007bdc <se2_read_hard_secret+0x9c>
 8007bd6:	f240 4147 	movw	r1, #1095	; 0x447
 8007bda:	e7eb      	b.n	8007bb4 <se2_read_hard_secret+0x74>

    uint8_t shared_x[32], shared_secret[32];
    ps256_ecdh(rom_secrets->se2.pubkey_A, tmp_privkey, shared_x);
 8007bdc:	aa15      	add	r2, sp, #84	; 0x54
 8007bde:	a905      	add	r1, sp, #20
 8007be0:	4811      	ldr	r0, [pc, #68]	; (8007c28 <se2_read_hard_secret+0xe8>)
 8007be2:	f7ff ff93 	bl	8007b0c <ps256_ecdh>

    // shared secret S will be SHA over X of shared ECDH point + chal[32:]
    //  s = ngu.hash.sha256s(x + chal[32:])
    sha256_init(&ctx);
 8007be6:	a855      	add	r0, sp, #340	; 0x154
 8007be8:	f7fd fc4c 	bl	8005484 <sha256_init>
    sha256_update(&ctx, shared_x, 32);
 8007bec:	2220      	movs	r2, #32
 8007bee:	a915      	add	r1, sp, #84	; 0x54
 8007bf0:	a855      	add	r0, sp, #340	; 0x154
 8007bf2:	f7fd fc55 	bl	80054a0 <sha256_update>
    sha256_update(&ctx, &chal[32], 32);      // second half
 8007bf6:	2220      	movs	r2, #32
 8007bf8:	a93d      	add	r1, sp, #244	; 0xf4
 8007bfa:	a855      	add	r0, sp, #340	; 0x154
 8007bfc:	f7fd fc50 	bl	80054a0 <sha256_update>
    sha256_final(&ctx, shared_secret);
 8007c00:	a91d      	add	r1, sp, #116	; 0x74
 8007c02:	a855      	add	r0, sp, #340	; 0x154
 8007c04:	f7fd fc92 	bl	800552c <sha256_final>

    se2_read_encrypted(PGN_SE2_HARD_KEY, hard_key, 2, shared_secret);
 8007c08:	200f      	movs	r0, #15
 8007c0a:	9902      	ldr	r1, [sp, #8]
 8007c0c:	ab1d      	add	r3, sp, #116	; 0x74
 8007c0e:	2202      	movs	r2, #2
 8007c10:	f7ff fc76 	bl	8007500 <se2_read_encrypted>

    // CONCERN: secret "S" is retained in SE2's sram. No API to clear it.
    // - but you'd need to see our copy of that value to make use of it
    // - and PIN checked already to get here, so you could re-do anyway
    se2_clear_volatile();
 8007c14:	f7ff fdf0 	bl	80077f8 <se2_clear_volatile>

    return false;
 8007c18:	4620      	mov	r0, r4
}
 8007c1a:	b068      	add	sp, #416	; 0x1a0
 8007c1c:	bd10      	pop	{r4, pc}
        return true;
 8007c1e:	2001      	movs	r0, #1
 8007c20:	e7fb      	b.n	8007c1a <se2_read_hard_secret+0xda>
 8007c22:	bf00      	nop
 8007c24:	2009e390 	.word	0x2009e390
 8007c28:	0801c0d0 	.word	0x0801c0d0

08007c2c <se2_calc_seed_key>:

// se2_calc_seed_key()
//
    static bool
se2_calc_seed_key(uint8_t aes_key[32], const mcu_key_t *mcu_key, const uint8_t pin_digest[32])
{
 8007c2c:	b570      	push	{r4, r5, r6, lr}
 8007c2e:	b0d2      	sub	sp, #328	; 0x148
 8007c30:	4614      	mov	r4, r2
    // Gather key parts from all over. Combine them w/ HMAC into a AES-256 key
    uint8_t se1_easy_key[32], se1_hard_key[32];
    se2_read_encrypted(PGN_SE2_EASY_KEY, se1_easy_key, 0, rom_secrets->se2.pairing);
 8007c32:	4b15      	ldr	r3, [pc, #84]	; (8007c88 <se2_calc_seed_key+0x5c>)
 8007c34:	2200      	movs	r2, #0
{
 8007c36:	4605      	mov	r5, r0
 8007c38:	460e      	mov	r6, r1
    se2_read_encrypted(PGN_SE2_EASY_KEY, se1_easy_key, 0, rom_secrets->se2.pairing);
 8007c3a:	200e      	movs	r0, #14
 8007c3c:	a901      	add	r1, sp, #4
 8007c3e:	f7ff fc5f 	bl	8007500 <se2_read_encrypted>

    if(se2_read_hard_secret(se1_hard_key, pin_digest)) return true;
 8007c42:	4621      	mov	r1, r4
 8007c44:	a809      	add	r0, sp, #36	; 0x24
 8007c46:	f7ff ff7b 	bl	8007b40 <se2_read_hard_secret>
 8007c4a:	4604      	mov	r4, r0
 8007c4c:	b9c8      	cbnz	r0, 8007c82 <se2_calc_seed_key+0x56>

    HMAC_CTX ctx;
    hmac_sha256_init(&ctx);
 8007c4e:	a811      	add	r0, sp, #68	; 0x44
 8007c50:	f7fd fca0 	bl	8005594 <hmac_sha256_init>
    hmac_sha256_update(&ctx, mcu_key->value, 32);
 8007c54:	2220      	movs	r2, #32
 8007c56:	4631      	mov	r1, r6
 8007c58:	a811      	add	r0, sp, #68	; 0x44
 8007c5a:	f7fd fca1 	bl	80055a0 <hmac_sha256_update>
    hmac_sha256_update(&ctx, se1_hard_key, 32);
 8007c5e:	2220      	movs	r2, #32
 8007c60:	a909      	add	r1, sp, #36	; 0x24
 8007c62:	a811      	add	r0, sp, #68	; 0x44
 8007c64:	f7fd fc9c 	bl	80055a0 <hmac_sha256_update>
    hmac_sha256_update(&ctx, se1_easy_key, 32);
 8007c68:	2220      	movs	r2, #32
 8007c6a:	a901      	add	r1, sp, #4
 8007c6c:	a811      	add	r0, sp, #68	; 0x44
 8007c6e:	f7fd fc97 	bl	80055a0 <hmac_sha256_update>

    // combine them all using anther MCU key via HMAC-SHA256
    hmac_sha256_final(&ctx, rom_secrets->mcu_hmac_key, aes_key);
 8007c72:	a811      	add	r0, sp, #68	; 0x44
 8007c74:	4905      	ldr	r1, [pc, #20]	; (8007c8c <se2_calc_seed_key+0x60>)
 8007c76:	462a      	mov	r2, r5
 8007c78:	f7fd fca8 	bl	80055cc <hmac_sha256_final>
    hmac_sha256_init(&ctx);     // clear secrets
 8007c7c:	a811      	add	r0, sp, #68	; 0x44
 8007c7e:	f7fd fc89 	bl	8005594 <hmac_sha256_init>

    return false;
}
 8007c82:	4620      	mov	r0, r4
 8007c84:	b052      	add	sp, #328	; 0x148
 8007c86:	bd70      	pop	{r4, r5, r6, pc}
 8007c88:	0801c0b0 	.word	0x0801c0b0
 8007c8c:	0801c090 	.word	0x0801c090

08007c90 <se2_setup>:
{
 8007c90:	b5f0      	push	{r4, r5, r6, r7, lr}
    if(i2c_port.Instance == I2C2) {
 8007c92:	4e1b      	ldr	r6, [pc, #108]	; (8007d00 <se2_setup+0x70>)
 8007c94:	4f1b      	ldr	r7, [pc, #108]	; (8007d04 <se2_setup+0x74>)
 8007c96:	6833      	ldr	r3, [r6, #0]
 8007c98:	42bb      	cmp	r3, r7
{
 8007c9a:	b089      	sub	sp, #36	; 0x24
    if(i2c_port.Instance == I2C2) {
 8007c9c:	d02e      	beq.n	8007cfc <se2_setup+0x6c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007c9e:	4b1a      	ldr	r3, [pc, #104]	; (8007d08 <se2_setup+0x78>)
    GPIO_InitTypeDef setup = {
 8007ca0:	4d1a      	ldr	r5, [pc, #104]	; (8007d0c <se2_setup+0x7c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007ca2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007ca4:	f042 0202 	orr.w	r2, r2, #2
 8007ca8:	64da      	str	r2, [r3, #76]	; 0x4c
 8007caa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007cac:	f002 0202 	and.w	r2, r2, #2
 8007cb0:	9201      	str	r2, [sp, #4]
 8007cb2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_I2C2_CLK_ENABLE();
 8007cb4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007cb6:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8007cba:	659a      	str	r2, [r3, #88]	; 0x58
 8007cbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007cbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007cc2:	9302      	str	r3, [sp, #8]
 8007cc4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitTypeDef setup = {
 8007cc6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007cc8:	ac03      	add	r4, sp, #12
 8007cca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007ccc:	682b      	ldr	r3, [r5, #0]
    HAL_GPIO_Init(GPIOB, &setup);
 8007cce:	4810      	ldr	r0, [pc, #64]	; (8007d10 <se2_setup+0x80>)
    GPIO_InitTypeDef setup = {
 8007cd0:	6023      	str	r3, [r4, #0]
    HAL_GPIO_Init(GPIOB, &setup);
 8007cd2:	a903      	add	r1, sp, #12
 8007cd4:	f7f9 f99e 	bl	8001014 <HAL_GPIO_Init>
    memset(&i2c_port, 0, sizeof(i2c_port));
 8007cd8:	2244      	movs	r2, #68	; 0x44
 8007cda:	2100      	movs	r1, #0
 8007cdc:	f106 0008 	add.w	r0, r6, #8
 8007ce0:	f005 fca8 	bl	800d634 <memset>
    i2c_port.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	60f3      	str	r3, [r6, #12]
    HAL_StatusTypeDef rv = HAL_I2C_Init(&i2c_port);
 8007ce8:	4630      	mov	r0, r6
    i2c_port.Init.Timing = 0x00b03fb8;     // 400khz "fast mode" in CubeMX @ 120Mhz (measured ok)
 8007cea:	4b0a      	ldr	r3, [pc, #40]	; (8007d14 <se2_setup+0x84>)
    i2c_port.Instance = I2C2;
 8007cec:	6037      	str	r7, [r6, #0]
    i2c_port.Init.Timing = 0x00b03fb8;     // 400khz "fast mode" in CubeMX @ 120Mhz (measured ok)
 8007cee:	6073      	str	r3, [r6, #4]
    HAL_StatusTypeDef rv = HAL_I2C_Init(&i2c_port);
 8007cf0:	f003 fdac 	bl	800b84c <HAL_I2C_Init>
    ASSERT(rv == HAL_OK);
 8007cf4:	b110      	cbz	r0, 8007cfc <se2_setup+0x6c>
 8007cf6:	4808      	ldr	r0, [pc, #32]	; (8007d18 <se2_setup+0x88>)
 8007cf8:	f7f8 fea6 	bl	8000a48 <fatal_error>
}
 8007cfc:	b009      	add	sp, #36	; 0x24
 8007cfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d00:	2009e3ec 	.word	0x2009e3ec
 8007d04:	40005800 	.word	0x40005800
 8007d08:	40021000 	.word	0x40021000
 8007d0c:	0800e9f0 	.word	0x0800e9f0
 8007d10:	48000400 	.word	0x48000400
 8007d14:	00b03fb8 	.word	0x00b03fb8
 8007d18:	0800e3a0 	.word	0x0800e3a0

08007d1c <se2_clear_tricks>:
{
 8007d1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d1e:	b089      	sub	sp, #36	; 0x24
    se2_setup();
 8007d20:	f7ff ffb6 	bl	8007c90 <se2_setup>
    if(setjmp(error_env)) fatal_mitm();
 8007d24:	480f      	ldr	r0, [pc, #60]	; (8007d64 <se2_clear_tricks+0x48>)
 8007d26:	f005 fc8d 	bl	800d644 <setjmp>
 8007d2a:	4604      	mov	r4, r0
 8007d2c:	b108      	cbz	r0, 8007d32 <se2_clear_tricks+0x16>
 8007d2e:	f7f8 fe95 	bl	8000a5c <fatal_mitm>
    uint8_t tmp[32] = {0};
 8007d32:	9000      	str	r0, [sp, #0]
 8007d34:	4601      	mov	r1, r0
 8007d36:	221c      	movs	r2, #28
 8007d38:	a801      	add	r0, sp, #4
 8007d3a:	f005 fc7b 	bl	800d634 <memset>
        se2_write_encrypted(pn, tmp, 0, SE2_SECRETS->pairing);
 8007d3e:	4f0a      	ldr	r7, [pc, #40]	; (8007d68 <se2_clear_tricks+0x4c>)
 8007d40:	4e0a      	ldr	r6, [pc, #40]	; (8007d6c <se2_clear_tricks+0x50>)
 8007d42:	4d0b      	ldr	r5, [pc, #44]	; (8007d70 <se2_clear_tricks+0x54>)
 8007d44:	f897 30b0 	ldrb.w	r3, [r7, #176]	; 0xb0
 8007d48:	b2e0      	uxtb	r0, r4
 8007d4a:	2bff      	cmp	r3, #255	; 0xff
 8007d4c:	bf0c      	ite	eq
 8007d4e:	4633      	moveq	r3, r6
 8007d50:	462b      	movne	r3, r5
 8007d52:	2200      	movs	r2, #0
 8007d54:	4669      	mov	r1, sp
    for(int pn=0; pn <= PGN_LAST_TRICK; pn++) {
 8007d56:	3401      	adds	r4, #1
        se2_write_encrypted(pn, tmp, 0, SE2_SECRETS->pairing);
 8007d58:	f7ff fc4a 	bl	80075f0 <se2_write_encrypted>
    for(int pn=0; pn <= PGN_LAST_TRICK; pn++) {
 8007d5c:	2c0e      	cmp	r4, #14
 8007d5e:	d1f1      	bne.n	8007d44 <se2_clear_tricks+0x28>
}
 8007d60:	b009      	add	sp, #36	; 0x24
 8007d62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d64:	2009e390 	.word	0x2009e390
 8007d68:	0801c000 	.word	0x0801c000
 8007d6c:	2009e2b0 	.word	0x2009e2b0
 8007d70:	0801c0b0 	.word	0x0801c0b0

08007d74 <se2_read_trick_data>:
{
 8007d74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d76:	b087      	sub	sp, #28
 8007d78:	e9cd 0102 	strd	r0, r1, [sp, #8]
    if(setjmp(error_env)) fatal_mitm();
 8007d7c:	4816      	ldr	r0, [pc, #88]	; (8007dd8 <se2_read_trick_data+0x64>)
{
 8007d7e:	9201      	str	r2, [sp, #4]
    if(setjmp(error_env)) fatal_mitm();
 8007d80:	f005 fc60 	bl	800d644 <setjmp>
 8007d84:	b108      	cbz	r0, 8007d8a <se2_read_trick_data+0x16>
 8007d86:	f7f8 fe69 	bl	8000a5c <fatal_mitm>
    se2_read_encrypted(slot_num+1, &data[0], 0, SE2_SECRETS->pairing);
 8007d8a:	4f14      	ldr	r7, [pc, #80]	; (8007ddc <se2_read_trick_data+0x68>)
 8007d8c:	9005      	str	r0, [sp, #20]
    se2_setup();
 8007d8e:	f7ff ff7f 	bl	8007c90 <se2_setup>
    se2_read_encrypted(slot_num+1, &data[0], 0, SE2_SECRETS->pairing);
 8007d92:	f89d 4008 	ldrb.w	r4, [sp, #8]
 8007d96:	f897 30b0 	ldrb.w	r3, [r7, #176]	; 0xb0
 8007d9a:	4e11      	ldr	r6, [pc, #68]	; (8007de0 <se2_read_trick_data+0x6c>)
 8007d9c:	4d11      	ldr	r5, [pc, #68]	; (8007de4 <se2_read_trick_data+0x70>)
 8007d9e:	9a05      	ldr	r2, [sp, #20]
 8007da0:	9901      	ldr	r1, [sp, #4]
 8007da2:	9204      	str	r2, [sp, #16]
 8007da4:	1c60      	adds	r0, r4, #1
 8007da6:	2bff      	cmp	r3, #255	; 0xff
 8007da8:	bf0c      	ite	eq
 8007daa:	4633      	moveq	r3, r6
 8007dac:	462b      	movne	r3, r5
 8007dae:	b2c0      	uxtb	r0, r0
 8007db0:	f7ff fba6 	bl	8007500 <se2_read_encrypted>
    if(tc_flags & TC_XPRV_WALLET) {
 8007db4:	9b03      	ldr	r3, [sp, #12]
 8007db6:	051b      	lsls	r3, r3, #20
 8007db8:	d50c      	bpl.n	8007dd4 <se2_read_trick_data+0x60>
        se2_read_encrypted(slot_num+2, &data[32], 0, SE2_SECRETS->pairing);
 8007dba:	f897 30b0 	ldrb.w	r3, [r7, #176]	; 0xb0
 8007dbe:	9901      	ldr	r1, [sp, #4]
 8007dc0:	9a04      	ldr	r2, [sp, #16]
 8007dc2:	3402      	adds	r4, #2
 8007dc4:	2bff      	cmp	r3, #255	; 0xff
 8007dc6:	bf0c      	ite	eq
 8007dc8:	4633      	moveq	r3, r6
 8007dca:	462b      	movne	r3, r5
 8007dcc:	3120      	adds	r1, #32
 8007dce:	b2e0      	uxtb	r0, r4
 8007dd0:	f7ff fb96 	bl	8007500 <se2_read_encrypted>
}
 8007dd4:	b007      	add	sp, #28
 8007dd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007dd8:	2009e390 	.word	0x2009e390
 8007ddc:	0801c000 	.word	0x0801c000
 8007de0:	2009e2b0 	.word	0x2009e2b0
 8007de4:	0801c0b0 	.word	0x0801c0b0

08007de8 <se2_test_trick_pin>:
{
 8007de8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007dec:	b0fe      	sub	sp, #504	; 0x1f8
 8007dee:	e9cd 1002 	strd	r1, r0, [sp, #8]
 8007df2:	e9cd 2300 	strd	r2, r3, [sp]
    se2_setup();
 8007df6:	f7ff ff4b 	bl	8007c90 <se2_setup>
    if(setjmp(error_env)) {
 8007dfa:	486a      	ldr	r0, [pc, #424]	; (8007fa4 <se2_test_trick_pin+0x1bc>)
 8007dfc:	f005 fc22 	bl	800d644 <setjmp>
 8007e00:	4604      	mov	r4, r0
 8007e02:	b138      	cbz	r0, 8007e14 <se2_test_trick_pin+0x2c>
        if(!safety_mode) fatal_mitm();
 8007e04:	9b01      	ldr	r3, [sp, #4]
 8007e06:	b11b      	cbz	r3, 8007e10 <se2_test_trick_pin+0x28>
        return false;
 8007e08:	2000      	movs	r0, #0
}
 8007e0a:	b07e      	add	sp, #504	; 0x1f8
 8007e0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if(!safety_mode) fatal_mitm();
 8007e10:	f7f8 fe24 	bl	8000a5c <fatal_mitm>
    if(!pin_len) return false;
 8007e14:	9b02      	ldr	r3, [sp, #8]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d0f6      	beq.n	8007e08 <se2_test_trick_pin+0x20>
    trick_pin_hash(pin, pin_len, tpin_hash);
 8007e1a:	9803      	ldr	r0, [sp, #12]
        se2_read_encrypted(pn, slots[i], 0, SE2_SECRETS->pairing);
 8007e1c:	f8df a194 	ldr.w	sl, [pc, #404]	; 8007fb4 <se2_test_trick_pin+0x1cc>
 8007e20:	f8df 9194 	ldr.w	r9, [pc, #404]	; 8007fb8 <se2_test_trick_pin+0x1d0>
 8007e24:	f8df 8194 	ldr.w	r8, [pc, #404]	; 8007fbc <se2_test_trick_pin+0x1d4>
    trick_pin_hash(pin, pin_len, tpin_hash);
 8007e28:	aa06      	add	r2, sp, #24
 8007e2a:	4619      	mov	r1, r3
 8007e2c:	f7ff fe24 	bl	8007a78 <trick_pin_hash>
 8007e30:	ad0e      	add	r5, sp, #56	; 0x38
 8007e32:	462f      	mov	r7, r5
    int pn = PGN_TRICK(0);
 8007e34:	4626      	mov	r6, r4
        se2_read_encrypted(pn, slots[i], 0, SE2_SECRETS->pairing);
 8007e36:	f89a 30b0 	ldrb.w	r3, [sl, #176]	; 0xb0
 8007e3a:	4639      	mov	r1, r7
 8007e3c:	2bff      	cmp	r3, #255	; 0xff
 8007e3e:	bf0c      	ite	eq
 8007e40:	464b      	moveq	r3, r9
 8007e42:	4643      	movne	r3, r8
 8007e44:	b2f0      	uxtb	r0, r6
 8007e46:	2200      	movs	r2, #0
    for(int i=0; i<NUM_TRICKS; i++, pn++) {
 8007e48:	3601      	adds	r6, #1
        se2_read_encrypted(pn, slots[i], 0, SE2_SECRETS->pairing);
 8007e4a:	f7ff fb59 	bl	8007500 <se2_read_encrypted>
    for(int i=0; i<NUM_TRICKS; i++, pn++) {
 8007e4e:	2e0e      	cmp	r6, #14
 8007e50:	f107 0720 	add.w	r7, r7, #32
 8007e54:	d1ef      	bne.n	8007e36 <se2_test_trick_pin+0x4e>
    se2_clear_volatile();
 8007e56:	f7ff fccf 	bl	80077f8 <se2_clear_volatile>
    uint32_t blank = 0;
 8007e5a:	2700      	movs	r7, #0
    int found = -1;
 8007e5c:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
        if(check_equal(here, tpin_hash, 28)) {
 8007e60:	f04f 091c 	mov.w	r9, #28
        blank |= (!!check_all_zeros(here, 32)) << i;
 8007e64:	f04f 0820 	mov.w	r8, #32
        if(check_equal(here, tpin_hash, 28)) {
 8007e68:	464a      	mov	r2, r9
 8007e6a:	a906      	add	r1, sp, #24
 8007e6c:	4628      	mov	r0, r5
 8007e6e:	f7fa fc22 	bl	80026b6 <check_equal>
        blank |= (!!check_all_zeros(here, 32)) << i;
 8007e72:	4641      	mov	r1, r8
        if(check_equal(here, tpin_hash, 28)) {
 8007e74:	2800      	cmp	r0, #0
 8007e76:	bf18      	it	ne
 8007e78:	4626      	movne	r6, r4
        blank |= (!!check_all_zeros(here, 32)) << i;
 8007e7a:	4628      	mov	r0, r5
 8007e7c:	f7fa fc0c 	bl	8002698 <check_all_zeros>
 8007e80:	40a0      	lsls	r0, r4
    for(int i=0; i<NUM_TRICKS; i++) {
 8007e82:	3401      	adds	r4, #1
 8007e84:	2c0e      	cmp	r4, #14
        blank |= (!!check_all_zeros(here, 32)) << i;
 8007e86:	ea47 0700 	orr.w	r7, r7, r0
    for(int i=0; i<NUM_TRICKS; i++) {
 8007e8a:	f105 0520 	add.w	r5, r5, #32
 8007e8e:	d1eb      	bne.n	8007e68 <se2_test_trick_pin+0x80>
    rng_delay();
 8007e90:	f7fa fc76 	bl	8002780 <rng_delay>
    memset(found_slot, 0, sizeof(trick_slot_t));
 8007e94:	9800      	ldr	r0, [sp, #0]
 8007e96:	2280      	movs	r2, #128	; 0x80
 8007e98:	2100      	movs	r1, #0
 8007e9a:	f005 fbcb 	bl	800d634 <memset>
    if(safety_mode) {
 8007e9e:	9b01      	ldr	r3, [sp, #4]
 8007ea0:	b10b      	cbz	r3, 8007ea6 <se2_test_trick_pin+0xbe>
        found_slot->blank_slots = blank;
 8007ea2:	9b00      	ldr	r3, [sp, #0]
 8007ea4:	65df      	str	r7, [r3, #92]	; 0x5c
    if(found >= 0) {
 8007ea6:	1c72      	adds	r2, r6, #1
 8007ea8:	d074      	beq.n	8007f94 <se2_test_trick_pin+0x1ac>
        found_slot->slot_num = found;
 8007eaa:	9b00      	ldr	r3, [sp, #0]
 8007eac:	0174      	lsls	r4, r6, #5
 8007eae:	601e      	str	r6, [r3, #0]
        memcpy(meta, &slots[found][28], 4);
 8007eb0:	ab15      	add	r3, sp, #84	; 0x54
        xor_mixin(meta, &tpin_hash[28], 4);
 8007eb2:	2204      	movs	r2, #4
        memcpy(meta, &slots[found][28], 4);
 8007eb4:	591b      	ldr	r3, [r3, r4]
 8007eb6:	9305      	str	r3, [sp, #20]
        xor_mixin(meta, &tpin_hash[28], 4);
 8007eb8:	a90d      	add	r1, sp, #52	; 0x34
 8007eba:	a805      	add	r0, sp, #20
 8007ebc:	f7ff f983 	bl	80071c6 <xor_mixin>
        memcpy(&found_slot->tc_flags, &meta[0], 2);
 8007ec0:	9b00      	ldr	r3, [sp, #0]
 8007ec2:	f8bd 5014 	ldrh.w	r5, [sp, #20]
        memcpy(&found_slot->tc_arg, &meta[2], 2);
 8007ec6:	9a00      	ldr	r2, [sp, #0]
        memcpy(&found_slot->tc_flags, &meta[0], 2);
 8007ec8:	809d      	strh	r5, [r3, #4]
        memcpy(&found_slot->tc_arg, &meta[2], 2);
 8007eca:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8007ece:	80d3      	strh	r3, [r2, #6]
        if(found_slot->tc_flags & TC_WORD_WALLET) {
 8007ed0:	04eb      	lsls	r3, r5, #19
 8007ed2:	d513      	bpl.n	8007efc <se2_test_trick_pin+0x114>
            if(found+1 < NUM_TRICKS) {
 8007ed4:	2e0c      	cmp	r6, #12
 8007ed6:	dc0e      	bgt.n	8007ef6 <se2_test_trick_pin+0x10e>
                memcpy(found_slot->xdata, &slots[found+1][0], 32);
 8007ed8:	f504 73fc 	add.w	r3, r4, #504	; 0x1f8
 8007edc:	eb0d 0403 	add.w	r4, sp, r3
 8007ee0:	f5a4 73d0 	sub.w	r3, r4, #416	; 0x1a0
 8007ee4:	3208      	adds	r2, #8
 8007ee6:	f5a4 74c0 	sub.w	r4, r4, #384	; 0x180
 8007eea:	f853 1b04 	ldr.w	r1, [r3], #4
 8007eee:	f842 1b04 	str.w	r1, [r2], #4
 8007ef2:	42a3      	cmp	r3, r4
 8007ef4:	d1f9      	bne.n	8007eea <se2_test_trick_pin+0x102>
        if(!safety_mode && todo) {
 8007ef6:	9b01      	ldr	r3, [sp, #4]
 8007ef8:	b33b      	cbz	r3, 8007f4a <se2_test_trick_pin+0x162>
 8007efa:	e049      	b.n	8007f90 <se2_test_trick_pin+0x1a8>
        } else if(found_slot->tc_flags & TC_XPRV_WALLET) {
 8007efc:	052f      	lsls	r7, r5, #20
 8007efe:	d521      	bpl.n	8007f44 <se2_test_trick_pin+0x15c>
            if(found+2 < NUM_TRICKS) {
 8007f00:	2e0b      	cmp	r6, #11
 8007f02:	dcf8      	bgt.n	8007ef6 <se2_test_trick_pin+0x10e>
                memcpy(&found_slot->xdata[0], &slots[found+1][0], 32);
 8007f04:	9900      	ldr	r1, [sp, #0]
 8007f06:	f504 73fc 	add.w	r3, r4, #504	; 0x1f8
 8007f0a:	446b      	add	r3, sp
 8007f0c:	f5a3 72d0 	sub.w	r2, r3, #416	; 0x1a0
 8007f10:	3108      	adds	r1, #8
 8007f12:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8007f16:	f852 0b04 	ldr.w	r0, [r2], #4
 8007f1a:	f841 0b04 	str.w	r0, [r1], #4
 8007f1e:	429a      	cmp	r2, r3
 8007f20:	d1f9      	bne.n	8007f16 <se2_test_trick_pin+0x12e>
                memcpy(&found_slot->xdata[32], &slots[found+2][0], 32);
 8007f22:	f504 73fc 	add.w	r3, r4, #504	; 0x1f8
 8007f26:	9a00      	ldr	r2, [sp, #0]
 8007f28:	eb0d 0403 	add.w	r4, sp, r3
 8007f2c:	f5a4 73c0 	sub.w	r3, r4, #384	; 0x180
 8007f30:	3228      	adds	r2, #40	; 0x28
 8007f32:	f5a4 74b0 	sub.w	r4, r4, #352	; 0x160
 8007f36:	f853 1b04 	ldr.w	r1, [r3], #4
 8007f3a:	f842 1b04 	str.w	r1, [r2], #4
 8007f3e:	42a3      	cmp	r3, r4
 8007f40:	d1f9      	bne.n	8007f36 <se2_test_trick_pin+0x14e>
 8007f42:	e7d8      	b.n	8007ef6 <se2_test_trick_pin+0x10e>
        if(!safety_mode && todo) {
 8007f44:	9b01      	ldr	r3, [sp, #4]
 8007f46:	bb1b      	cbnz	r3, 8007f90 <se2_test_trick_pin+0x1a8>
 8007f48:	b315      	cbz	r5, 8007f90 <se2_test_trick_pin+0x1a8>
            if(todo & TC_WIPE) {
 8007f4a:	0428      	lsls	r0, r5, #16
 8007f4c:	d50a      	bpl.n	8007f64 <se2_test_trick_pin+0x17c>
                mcu_key_clear(NULL);
 8007f4e:	2000      	movs	r0, #0
 8007f50:	f7fa fa84 	bl	800245c <mcu_key_clear>
                if(todo == TC_WIPE) {
 8007f54:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
 8007f58:	d104      	bne.n	8007f64 <se2_test_trick_pin+0x17c>
                    oled_show(screen_wiped);
 8007f5a:	4813      	ldr	r0, [pc, #76]	; (8007fa8 <se2_test_trick_pin+0x1c0>)
 8007f5c:	f7f8 ff74 	bl	8000e48 <oled_show>
                    LOCKUP_FOREVER();
 8007f60:	bf30      	wfi
 8007f62:	e7fd      	b.n	8007f60 <se2_test_trick_pin+0x178>
            if(todo & TC_BRICK) {
 8007f64:	0469      	lsls	r1, r5, #17
 8007f66:	d40e      	bmi.n	8007f86 <se2_test_trick_pin+0x19e>
            if(todo & TC_REBOOT) {
 8007f68:	05aa      	lsls	r2, r5, #22
 8007f6a:	d50f      	bpl.n	8007f8c <se2_test_trick_pin+0x1a4>
 8007f6c:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8007f70:	490e      	ldr	r1, [pc, #56]	; (8007fac <se2_test_trick_pin+0x1c4>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8007f72:	4b0f      	ldr	r3, [pc, #60]	; (8007fb0 <se2_test_trick_pin+0x1c8>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8007f74:	68ca      	ldr	r2, [r1, #12]
 8007f76:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8007f7a:	4313      	orrs	r3, r2
 8007f7c:	60cb      	str	r3, [r1, #12]
 8007f7e:	f3bf 8f4f 	dsb	sy
    __NOP();
 8007f82:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8007f84:	e7fd      	b.n	8007f82 <se2_test_trick_pin+0x19a>
                fast_brick();
 8007f86:	f7fa fb2d 	bl	80025e4 <fast_brick>
 8007f8a:	e7ed      	b.n	8007f68 <se2_test_trick_pin+0x180>
            if(todo & TC_FAKE_OUT) {
 8007f8c:	04ab      	lsls	r3, r5, #18
 8007f8e:	d401      	bmi.n	8007f94 <se2_test_trick_pin+0x1ac>
        return true;
 8007f90:	2001      	movs	r0, #1
 8007f92:	e73a      	b.n	8007e0a <se2_test_trick_pin+0x22>
        found_slot->slot_num = -1;
 8007f94:	9a00      	ldr	r2, [sp, #0]
 8007f96:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007f9a:	6013      	str	r3, [r2, #0]
        rng_delay();
 8007f9c:	f7fa fbf0 	bl	8002780 <rng_delay>
 8007fa0:	e732      	b.n	8007e08 <se2_test_trick_pin+0x20>
 8007fa2:	bf00      	nop
 8007fa4:	2009e390 	.word	0x2009e390
 8007fa8:	0800e2d0 	.word	0x0800e2d0
 8007fac:	e000ed00 	.word	0xe000ed00
 8007fb0:	05fa0004 	.word	0x05fa0004
 8007fb4:	0801c000 	.word	0x0801c000
 8007fb8:	2009e2b0 	.word	0x2009e2b0
 8007fbc:	0801c0b0 	.word	0x0801c0b0

08007fc0 <se2_handle_bad_pin>:
{
 8007fc0:	b510      	push	{r4, lr}
 8007fc2:	b0a2      	sub	sp, #136	; 0x88
 8007fc4:	4604      	mov	r4, r0
    bool is_trick = se2_test_trick_pin("!p", 2, &slot, true);
 8007fc6:	2301      	movs	r3, #1
 8007fc8:	4811      	ldr	r0, [pc, #68]	; (8008010 <se2_handle_bad_pin+0x50>)
 8007fca:	aa02      	add	r2, sp, #8
 8007fcc:	2102      	movs	r1, #2
 8007fce:	f7ff ff0b 	bl	8007de8 <se2_test_trick_pin>
    if(!is_trick) return;
 8007fd2:	b1d8      	cbz	r0, 800800c <se2_handle_bad_pin+0x4c>
    if(num_fails >= slot.tc_arg) {
 8007fd4:	f8bd 300e 	ldrh.w	r3, [sp, #14]
 8007fd8:	42a3      	cmp	r3, r4
 8007fda:	dc17      	bgt.n	800800c <se2_handle_bad_pin+0x4c>
        if(slot.tc_flags & TC_WIPE) {
 8007fdc:	f9bd 300c 	ldrsh.w	r3, [sp, #12]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	da0d      	bge.n	8008000 <se2_handle_bad_pin+0x40>
            const mcu_key_t *cur = mcu_key_get(&valid);
 8007fe4:	f10d 0007 	add.w	r0, sp, #7
 8007fe8:	f7fa fa18 	bl	800241c <mcu_key_get>
            if(valid) {
 8007fec:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007ff0:	b133      	cbz	r3, 8008000 <se2_handle_bad_pin+0x40>
                mcu_key_clear(cur);
 8007ff2:	f7fa fa33 	bl	800245c <mcu_key_clear>
                oled_show(screen_wiped);
 8007ff6:	4807      	ldr	r0, [pc, #28]	; (8008014 <se2_handle_bad_pin+0x54>)
 8007ff8:	f7f8 ff26 	bl	8000e48 <oled_show>
                LOCKUP_FOREVER();
 8007ffc:	bf30      	wfi
 8007ffe:	e7fd      	b.n	8007ffc <se2_handle_bad_pin+0x3c>
        if(slot.tc_flags & TC_BRICK) {
 8008000:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8008004:	045b      	lsls	r3, r3, #17
 8008006:	d501      	bpl.n	800800c <se2_handle_bad_pin+0x4c>
            fast_brick();
 8008008:	f7fa faec 	bl	80025e4 <fast_brick>
}
 800800c:	b022      	add	sp, #136	; 0x88
 800800e:	bd10      	pop	{r4, pc}
 8008010:	0800e9ed 	.word	0x0800e9ed
 8008014:	0800e2d0 	.word	0x0800e2d0

08008018 <se2_save_trick>:
{
 8008018:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800801c:	b094      	sub	sp, #80	; 0x50
 800801e:	9001      	str	r0, [sp, #4]
    se2_setup();
 8008020:	f7ff fe36 	bl	8007c90 <se2_setup>
    if(setjmp(error_env)) {
 8008024:	4848      	ldr	r0, [pc, #288]	; (8008148 <se2_save_trick+0x130>)
 8008026:	f005 fb0d 	bl	800d644 <setjmp>
 800802a:	4604      	mov	r4, r0
 800802c:	2800      	cmp	r0, #0
 800802e:	f040 8088 	bne.w	8008142 <se2_save_trick+0x12a>
    if((config->slot_num < 0) || (config->slot_num >= NUM_TRICKS) ) {
 8008032:	9b01      	ldr	r3, [sp, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	2b0d      	cmp	r3, #13
 8008038:	d804      	bhi.n	8008044 <se2_save_trick+0x2c>
    if((config->slot_num >= NUM_TRICKS-1) && (config->tc_flags & TC_WORD_WALLET) ) {
 800803a:	d106      	bne.n	800804a <se2_save_trick+0x32>
 800803c:	9b01      	ldr	r3, [sp, #4]
 800803e:	889b      	ldrh	r3, [r3, #4]
 8008040:	04d9      	lsls	r1, r3, #19
 8008042:	d504      	bpl.n	800804e <se2_save_trick+0x36>
        return EPIN_RANGE_ERR;
 8008044:	f06f 0466 	mvn.w	r4, #102	; 0x66
 8008048:	e01f      	b.n	800808a <se2_save_trick+0x72>
    if((config->slot_num >= NUM_TRICKS-2) && (config->tc_flags & TC_XPRV_WALLET) ) {
 800804a:	2b0c      	cmp	r3, #12
 800804c:	d103      	bne.n	8008056 <se2_save_trick+0x3e>
 800804e:	9b01      	ldr	r3, [sp, #4]
 8008050:	889b      	ldrh	r3, [r3, #4]
 8008052:	051a      	lsls	r2, r3, #20
 8008054:	d4f6      	bmi.n	8008044 <se2_save_trick+0x2c>
    if(config->pin_len > sizeof(config->pin)) {
 8008056:	9b01      	ldr	r3, [sp, #4]
 8008058:	6d99      	ldr	r1, [r3, #88]	; 0x58
 800805a:	2910      	cmp	r1, #16
 800805c:	d8f2      	bhi.n	8008044 <se2_save_trick+0x2c>
    if(config->blank_slots) {
 800805e:	6ddd      	ldr	r5, [r3, #92]	; 0x5c
 8008060:	b31d      	cbz	r5, 80080aa <se2_save_trick+0x92>
        uint8_t zeros[32] = { 0 };
 8008062:	2100      	movs	r1, #0
 8008064:	221c      	movs	r2, #28
 8008066:	a805      	add	r0, sp, #20
 8008068:	9104      	str	r1, [sp, #16]
 800806a:	f005 fae3 	bl	800d634 <memset>
                se2_write_encrypted(PGN_TRICK(i), zeros, 0, SE2_SECRETS->pairing);
 800806e:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 8008154 <se2_save_trick+0x13c>
 8008072:	4f36      	ldr	r7, [pc, #216]	; (800814c <se2_save_trick+0x134>)
 8008074:	4e36      	ldr	r6, [pc, #216]	; (8008150 <se2_save_trick+0x138>)
        for(int i=0; i<NUM_TRICKS; i++) {
 8008076:	4625      	mov	r5, r4
            if(mask & config->blank_slots) {
 8008078:	9a01      	ldr	r2, [sp, #4]
            uint32_t mask = (1 << i);
 800807a:	2301      	movs	r3, #1
            if(mask & config->blank_slots) {
 800807c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
            uint32_t mask = (1 << i);
 800807e:	40ab      	lsls	r3, r5
            if(mask & config->blank_slots) {
 8008080:	4213      	tst	r3, r2
 8008082:	d106      	bne.n	8008092 <se2_save_trick+0x7a>
        for(int i=0; i<NUM_TRICKS; i++) {
 8008084:	3501      	adds	r5, #1
 8008086:	2d0e      	cmp	r5, #14
 8008088:	d1f6      	bne.n	8008078 <se2_save_trick+0x60>
}
 800808a:	4620      	mov	r0, r4
 800808c:	b014      	add	sp, #80	; 0x50
 800808e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
                se2_write_encrypted(PGN_TRICK(i), zeros, 0, SE2_SECRETS->pairing);
 8008092:	f898 30b0 	ldrb.w	r3, [r8, #176]	; 0xb0
 8008096:	2200      	movs	r2, #0
 8008098:	2bff      	cmp	r3, #255	; 0xff
 800809a:	bf0c      	ite	eq
 800809c:	463b      	moveq	r3, r7
 800809e:	4633      	movne	r3, r6
 80080a0:	a904      	add	r1, sp, #16
 80080a2:	b2e8      	uxtb	r0, r5
 80080a4:	f7ff faa4 	bl	80075f0 <se2_write_encrypted>
 80080a8:	e7ec      	b.n	8008084 <se2_save_trick+0x6c>
        trick_pin_hash(config->pin, config->pin_len, tpin_digest);
 80080aa:	9b01      	ldr	r3, [sp, #4]
        se2_write_encrypted(PGN_TRICK(config->slot_num), tpin_digest, 0, SE2_SECRETS->pairing);
 80080ac:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8008154 <se2_save_trick+0x13c>
 80080b0:	4f26      	ldr	r7, [pc, #152]	; (800814c <se2_save_trick+0x134>)
 80080b2:	4e27      	ldr	r6, [pc, #156]	; (8008150 <se2_save_trick+0x138>)
        trick_pin_hash(config->pin, config->pin_len, tpin_digest);
 80080b4:	f103 0048 	add.w	r0, r3, #72	; 0x48
 80080b8:	aa0c      	add	r2, sp, #48	; 0x30
 80080ba:	f7ff fcdd 	bl	8007a78 <trick_pin_hash>
        memcpy(&meta[0], &config->tc_flags, 2);
 80080be:	9b01      	ldr	r3, [sp, #4]
 80080c0:	889b      	ldrh	r3, [r3, #4]
 80080c2:	f8ad 300c 	strh.w	r3, [sp, #12]
        memcpy(&meta[2], &config->tc_arg, 2);
 80080c6:	9b01      	ldr	r3, [sp, #4]
        xor_mixin(&tpin_digest[28], meta, 4);
 80080c8:	2204      	movs	r2, #4
        memcpy(&meta[2], &config->tc_arg, 2);
 80080ca:	88db      	ldrh	r3, [r3, #6]
 80080cc:	f8ad 300e 	strh.w	r3, [sp, #14]
        xor_mixin(&tpin_digest[28], meta, 4);
 80080d0:	a903      	add	r1, sp, #12
 80080d2:	a813      	add	r0, sp, #76	; 0x4c
 80080d4:	f7ff f877 	bl	80071c6 <xor_mixin>
        se2_write_encrypted(PGN_TRICK(config->slot_num), tpin_digest, 0, SE2_SECRETS->pairing);
 80080d8:	f898 30b0 	ldrb.w	r3, [r8, #176]	; 0xb0
 80080dc:	9801      	ldr	r0, [sp, #4]
 80080de:	2bff      	cmp	r3, #255	; 0xff
 80080e0:	bf0c      	ite	eq
 80080e2:	463b      	moveq	r3, r7
 80080e4:	4633      	movne	r3, r6
 80080e6:	7800      	ldrb	r0, [r0, #0]
 80080e8:	462a      	mov	r2, r5
 80080ea:	a90c      	add	r1, sp, #48	; 0x30
 80080ec:	f7ff fa80 	bl	80075f0 <se2_write_encrypted>
        if(config->tc_flags & (TC_WORD_WALLET | TC_XPRV_WALLET)) {
 80080f0:	9b01      	ldr	r3, [sp, #4]
 80080f2:	889b      	ldrh	r3, [r3, #4]
 80080f4:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 80080f8:	b9a3      	cbnz	r3, 8008124 <se2_save_trick+0x10c>
        if(config->tc_flags & TC_XPRV_WALLET) {
 80080fa:	9b01      	ldr	r3, [sp, #4]
 80080fc:	889b      	ldrh	r3, [r3, #4]
 80080fe:	051b      	lsls	r3, r3, #20
 8008100:	d5c3      	bpl.n	800808a <se2_save_trick+0x72>
            se2_write_encrypted(PGN_TRICK(config->slot_num+2), &config->xdata[32],
 8008102:	9901      	ldr	r1, [sp, #4]
                                                                    0, SE2_SECRETS->pairing);
 8008104:	4b13      	ldr	r3, [pc, #76]	; (8008154 <se2_save_trick+0x13c>)
            se2_write_encrypted(PGN_TRICK(config->slot_num+2), &config->xdata[32],
 8008106:	f851 0b28 	ldr.w	r0, [r1], #40
                                                                    0, SE2_SECRETS->pairing);
 800810a:	f893 50b0 	ldrb.w	r5, [r3, #176]	; 0xb0
            se2_write_encrypted(PGN_TRICK(config->slot_num+2), &config->xdata[32],
 800810e:	4a10      	ldr	r2, [pc, #64]	; (8008150 <se2_save_trick+0x138>)
 8008110:	4b0e      	ldr	r3, [pc, #56]	; (800814c <se2_save_trick+0x134>)
 8008112:	3002      	adds	r0, #2
 8008114:	2dff      	cmp	r5, #255	; 0xff
 8008116:	bf18      	it	ne
 8008118:	4613      	movne	r3, r2
 800811a:	b2c0      	uxtb	r0, r0
 800811c:	2200      	movs	r2, #0
 800811e:	f7ff fa67 	bl	80075f0 <se2_write_encrypted>
 8008122:	e7b2      	b.n	800808a <se2_save_trick+0x72>
            se2_write_encrypted(PGN_TRICK(config->slot_num+1), &config->xdata[0],
 8008124:	9901      	ldr	r1, [sp, #4]
                                                                    0, SE2_SECRETS->pairing);
 8008126:	f898 30b0 	ldrb.w	r3, [r8, #176]	; 0xb0
            se2_write_encrypted(PGN_TRICK(config->slot_num+1), &config->xdata[0],
 800812a:	f851 0b08 	ldr.w	r0, [r1], #8
 800812e:	3001      	adds	r0, #1
 8008130:	2bff      	cmp	r3, #255	; 0xff
 8008132:	bf0c      	ite	eq
 8008134:	463b      	moveq	r3, r7
 8008136:	4633      	movne	r3, r6
 8008138:	462a      	mov	r2, r5
 800813a:	b2c0      	uxtb	r0, r0
 800813c:	f7ff fa58 	bl	80075f0 <se2_write_encrypted>
 8008140:	e7db      	b.n	80080fa <se2_save_trick+0xe2>
        return EPIN_SE2_FAIL;
 8008142:	f06f 0472 	mvn.w	r4, #114	; 0x72
 8008146:	e7a0      	b.n	800808a <se2_save_trick+0x72>
 8008148:	2009e390 	.word	0x2009e390
 800814c:	2009e2b0 	.word	0x2009e2b0
 8008150:	0801c0b0 	.word	0x0801c0b0
 8008154:	0801c000 	.word	0x0801c000

08008158 <se2_encrypt_secret>:
//
    bool
se2_encrypt_secret(const uint8_t secret[], int secret_len, int offset, 
    uint8_t main_slot[], uint8_t *check_value,
    const uint8_t pin_digest[32])
{
 8008158:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800815c:	f5ad 7d10 	sub.w	sp, sp, #576	; 0x240
 8008160:	4699      	mov	r9, r3
 8008162:	4682      	mov	sl, r0
 8008164:	460f      	mov	r7, r1
 8008166:	4614      	mov	r4, r2
 8008168:	f8dd 8260 	ldr.w	r8, [sp, #608]	; 0x260
    se2_setup();
 800816c:	f7ff fd90 	bl	8007c90 <se2_setup>

    bool is_valid;
    const mcu_key_t *cur = mcu_key_get(&is_valid);
 8008170:	f10d 000b 	add.w	r0, sp, #11
 8008174:	f7fa f952 	bl	800241c <mcu_key_get>

    if(!is_valid) {
 8008178:	f89d 300b 	ldrb.w	r3, [sp, #11]
 800817c:	b953      	cbnz	r3, 8008194 <se2_encrypt_secret+0x3c>
        if(!check_value) {
 800817e:	f1b8 0f00 	cmp.w	r8, #0
 8008182:	d105      	bne.n	8008190 <se2_encrypt_secret+0x38>
            // problem: we are not writing the check value but it would be changed.
            // ie: change long secret before real secret--unlikely
            return true;
 8008184:	2501      	movs	r5, #1
        ctx.num_pending = 32;
        aes_done(&ctx, check_value, 32, aes_key, nonce);
    }

    return false;
}
 8008186:	4628      	mov	r0, r5
 8008188:	f50d 7d10 	add.w	sp, sp, #576	; 0x240
 800818c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        cur = mcu_key_pick();     
 8008190:	f7fa f9ac 	bl	80024ec <mcu_key_pick>
    if(se2_calc_seed_key(aes_key, cur, pin_digest)) return true;
 8008194:	4601      	mov	r1, r0
 8008196:	9a99      	ldr	r2, [sp, #612]	; 0x264
 8008198:	a807      	add	r0, sp, #28
 800819a:	f7ff fd47 	bl	8007c2c <se2_calc_seed_key>
 800819e:	4605      	mov	r5, r0
 80081a0:	2800      	cmp	r0, #0
 80081a2:	d1ef      	bne.n	8008184 <se2_encrypt_secret+0x2c>
    memcpy(nonce, rom_secrets->mcu_hmac_key, sizeof(nonce)-1);
 80081a4:	4b16      	ldr	r3, [pc, #88]	; (8008200 <se2_encrypt_secret+0xa8>)
 80081a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80081a8:	ae03      	add	r6, sp, #12
 80081aa:	46b4      	mov	ip, r6
 80081ac:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    nonce[15] = offset / AES_BLOCK_SIZE;
 80081b0:	2c00      	cmp	r4, #0
    memcpy(nonce, rom_secrets->mcu_hmac_key, sizeof(nonce)-1);
 80081b2:	f82c 3b02 	strh.w	r3, [ip], #2
    nonce[15] = offset / AES_BLOCK_SIZE;
 80081b6:	bfb8      	it	lt
 80081b8:	340f      	addlt	r4, #15
    memcpy(nonce, rom_secrets->mcu_hmac_key, sizeof(nonce)-1);
 80081ba:	0c1b      	lsrs	r3, r3, #16
 80081bc:	f88c 3000 	strb.w	r3, [ip]
    aes_init(&ctx);
 80081c0:	a80f      	add	r0, sp, #60	; 0x3c
    nonce[15] = offset / AES_BLOCK_SIZE;
 80081c2:	1124      	asrs	r4, r4, #4
 80081c4:	73f4      	strb	r4, [r6, #15]
    aes_init(&ctx);
 80081c6:	f000 f92b 	bl	8008420 <aes_init>
    aes_add(&ctx, secret, secret_len);
 80081ca:	463a      	mov	r2, r7
 80081cc:	4651      	mov	r1, sl
 80081ce:	a80f      	add	r0, sp, #60	; 0x3c
 80081d0:	f000 f92c 	bl	800842c <aes_add>
    aes_done(&ctx, main_slot, secret_len, aes_key, nonce);
 80081d4:	9600      	str	r6, [sp, #0]
 80081d6:	ab07      	add	r3, sp, #28
 80081d8:	463a      	mov	r2, r7
 80081da:	4649      	mov	r1, r9
 80081dc:	a80f      	add	r0, sp, #60	; 0x3c
 80081de:	f000 f93b 	bl	8008458 <aes_done>
    if(check_value) {
 80081e2:	f1b8 0f00 	cmp.w	r8, #0
 80081e6:	d0ce      	beq.n	8008186 <se2_encrypt_secret+0x2e>
        aes_init(&ctx);
 80081e8:	a80f      	add	r0, sp, #60	; 0x3c
 80081ea:	f000 f919 	bl	8008420 <aes_init>
        ctx.num_pending = 32;
 80081ee:	2220      	movs	r2, #32
        aes_done(&ctx, check_value, 32, aes_key, nonce);
 80081f0:	9600      	str	r6, [sp, #0]
 80081f2:	ab07      	add	r3, sp, #28
 80081f4:	4641      	mov	r1, r8
 80081f6:	a80f      	add	r0, sp, #60	; 0x3c
        ctx.num_pending = 32;
 80081f8:	928f      	str	r2, [sp, #572]	; 0x23c
        aes_done(&ctx, check_value, 32, aes_key, nonce);
 80081fa:	f000 f92d 	bl	8008458 <aes_done>
 80081fe:	e7c2      	b.n	8008186 <se2_encrypt_secret+0x2e>
 8008200:	0801c090 	.word	0x0801c090

08008204 <se2_decrypt_secret>:
//
    void
se2_decrypt_secret(uint8_t secret[], int secret_len, int offset,
        const uint8_t main_slot[], const uint8_t *check_value,
        const uint8_t pin_digest[32], bool *is_valid)
{
 8008204:	b530      	push	{r4, r5, lr}
 8008206:	f5ad 7d1f 	sub.w	sp, sp, #636	; 0x27c
 800820a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800820e:	9005      	str	r0, [sp, #20]
 8008210:	9103      	str	r1, [sp, #12]
    se2_setup();
 8008212:	f7ff fd3d 	bl	8007c90 <se2_setup>

    const mcu_key_t *cur = mcu_key_get(is_valid);
 8008216:	98a4      	ldr	r0, [sp, #656]	; 0x290
 8008218:	f7fa f900 	bl	800241c <mcu_key_get>
    if(!*is_valid) {
 800821c:	9ba4      	ldr	r3, [sp, #656]	; 0x290
    const mcu_key_t *cur = mcu_key_get(is_valid);
 800821e:	9004      	str	r0, [sp, #16]
    if(!*is_valid) {
 8008220:	781b      	ldrb	r3, [r3, #0]
 8008222:	b133      	cbz	r3, 8008232 <se2_decrypt_secret+0x2e>
        // no key set? won't be able to decrypt.
        return;
    }

    int line_num;
    if((line_num = setjmp(error_env))) {
 8008224:	4825      	ldr	r0, [pc, #148]	; (80082bc <se2_decrypt_secret+0xb8>)
 8008226:	f005 fa0d 	bl	800d644 <setjmp>
 800822a:	b128      	cbz	r0, 8008238 <se2_decrypt_secret+0x34>
        // internal failures / broken i2c buses will come here
        *is_valid = false;
 800822c:	9aa4      	ldr	r2, [sp, #656]	; 0x290
 800822e:	2300      	movs	r3, #0
 8008230:	7013      	strb	r3, [r2, #0]

    // decrypt the real data
    aes_init(&ctx);
    aes_add(&ctx, main_slot, secret_len);
    aes_done(&ctx, secret, secret_len, aes_key, nonce);
}
 8008232:	f50d 7d1f 	add.w	sp, sp, #636	; 0x27c
 8008236:	bd30      	pop	{r4, r5, pc}
    if(se2_calc_seed_key(aes_key, cur, pin_digest)) {
 8008238:	9aa3      	ldr	r2, [sp, #652]	; 0x28c
 800823a:	9904      	ldr	r1, [sp, #16]
 800823c:	a80d      	add	r0, sp, #52	; 0x34
 800823e:	f7ff fcf5 	bl	8007c2c <se2_calc_seed_key>
 8008242:	2800      	cmp	r0, #0
 8008244:	d1f2      	bne.n	800822c <se2_decrypt_secret+0x28>
    memcpy(nonce, rom_secrets->mcu_hmac_key, sizeof(nonce)-1);
 8008246:	4b1e      	ldr	r3, [pc, #120]	; (80082c0 <se2_decrypt_secret+0xbc>)
 8008248:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800824a:	ad09      	add	r5, sp, #36	; 0x24
 800824c:	462c      	mov	r4, r5
 800824e:	c407      	stmia	r4!, {r0, r1, r2}
 8008250:	f824 3b02 	strh.w	r3, [r4], #2
 8008254:	0c1b      	lsrs	r3, r3, #16
 8008256:	7023      	strb	r3, [r4, #0]
    nonce[15] = offset / AES_BLOCK_SIZE;
 8008258:	9b06      	ldr	r3, [sp, #24]
 800825a:	2b00      	cmp	r3, #0
 800825c:	bfb8      	it	lt
 800825e:	330f      	addlt	r3, #15
 8008260:	111b      	asrs	r3, r3, #4
 8008262:	73eb      	strb	r3, [r5, #15]
    if(check_value) {
 8008264:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8008266:	b1bb      	cbz	r3, 8008298 <se2_decrypt_secret+0x94>
        aes_init(&ctx);
 8008268:	a81d      	add	r0, sp, #116	; 0x74
 800826a:	f000 f8d9 	bl	8008420 <aes_init>
        aes_add(&ctx, check_value, 32);
 800826e:	99a2      	ldr	r1, [sp, #648]	; 0x288
 8008270:	2220      	movs	r2, #32
 8008272:	a81d      	add	r0, sp, #116	; 0x74
 8008274:	f000 f8da 	bl	800842c <aes_add>
        aes_done(&ctx, got, 32, aes_key, nonce);
 8008278:	ab09      	add	r3, sp, #36	; 0x24
 800827a:	9300      	str	r3, [sp, #0]
 800827c:	a915      	add	r1, sp, #84	; 0x54
 800827e:	a81d      	add	r0, sp, #116	; 0x74
 8008280:	ab0d      	add	r3, sp, #52	; 0x34
 8008282:	2220      	movs	r2, #32
 8008284:	f000 f8e8 	bl	8008458 <aes_done>
        if(!check_all_zeros(got, 32)) {
 8008288:	2120      	movs	r1, #32
 800828a:	a815      	add	r0, sp, #84	; 0x54
 800828c:	f7fa fa04 	bl	8002698 <check_all_zeros>
 8008290:	b910      	cbnz	r0, 8008298 <se2_decrypt_secret+0x94>
            *is_valid = false;
 8008292:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8008294:	7018      	strb	r0, [r3, #0]
            return;
 8008296:	e7cc      	b.n	8008232 <se2_decrypt_secret+0x2e>
    aes_init(&ctx);
 8008298:	a81d      	add	r0, sp, #116	; 0x74
 800829a:	f000 f8c1 	bl	8008420 <aes_init>
    aes_add(&ctx, main_slot, secret_len);
 800829e:	9a03      	ldr	r2, [sp, #12]
 80082a0:	9907      	ldr	r1, [sp, #28]
 80082a2:	a81d      	add	r0, sp, #116	; 0x74
 80082a4:	f000 f8c2 	bl	800842c <aes_add>
    aes_done(&ctx, secret, secret_len, aes_key, nonce);
 80082a8:	ab09      	add	r3, sp, #36	; 0x24
 80082aa:	9300      	str	r3, [sp, #0]
 80082ac:	9a03      	ldr	r2, [sp, #12]
 80082ae:	9905      	ldr	r1, [sp, #20]
 80082b0:	ab0d      	add	r3, sp, #52	; 0x34
 80082b2:	a81d      	add	r0, sp, #116	; 0x74
 80082b4:	f000 f8d0 	bl	8008458 <aes_done>
 80082b8:	e7bb      	b.n	8008232 <se2_decrypt_secret+0x2e>
 80082ba:	bf00      	nop
 80082bc:	2009e390 	.word	0x2009e390
 80082c0:	0801c090 	.word	0x0801c090

080082c4 <se2_pin_hash>:
//
// Hash up a PIN code for login attempt: to tie it into SE2's contents.
//
    void
se2_pin_hash(uint8_t digest_io[32], uint32_t purpose)
{
 80082c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    if(purpose != PIN_PURPOSE_NORMAL) {
 80082c6:	4b41      	ldr	r3, [pc, #260]	; (80083cc <se2_pin_hash+0x108>)
{
 80082c8:	b0d5      	sub	sp, #340	; 0x154
    if(purpose != PIN_PURPOSE_NORMAL) {
 80082ca:	4299      	cmp	r1, r3
{
 80082cc:	e9cd 0100 	strd	r0, r1, [sp]
    if(purpose != PIN_PURPOSE_NORMAL) {
 80082d0:	d17a      	bne.n	80083c8 <se2_pin_hash+0x104>
        // do nothing except for real PIN case (ie. not for prefix words)
        return;
    }

    se2_setup();
 80082d2:	f7ff fcdd 	bl	8007c90 <se2_setup>
    if((setjmp(error_env))) {
 80082d6:	483e      	ldr	r0, [pc, #248]	; (80083d0 <se2_pin_hash+0x10c>)
 80082d8:	f005 f9b4 	bl	800d644 <setjmp>
 80082dc:	4604      	mov	r4, r0
 80082de:	b120      	cbz	r0, 80082ea <se2_pin_hash+0x26>
        oled_show(screen_se2_issue);
 80082e0:	483c      	ldr	r0, [pc, #240]	; (80083d4 <se2_pin_hash+0x110>)
 80082e2:	f7f8 fdb1 	bl	8000e48 <oled_show>

        LOCKUP_FOREVER();
 80082e6:	bf30      	wfi
 80082e8:	e7fd      	b.n	80082e6 <se2_pin_hash+0x22>
    uint8_t     rx[34];     // 2 bytes of len+status, then 32 bytes of data
    uint8_t     tmp[32];
    HMAC_CTX    ctx;

    // HMAC(key=tpin_key, msg=given hash so far)
    hmac_sha256_init(&ctx);
 80082ea:	a813      	add	r0, sp, #76	; 0x4c
 80082ec:	f7fd f952 	bl	8005594 <hmac_sha256_init>
    hmac_sha256_update(&ctx, digest_io, 32);
 80082f0:	9900      	ldr	r1, [sp, #0]
 80082f2:	2220      	movs	r2, #32
 80082f4:	a813      	add	r0, sp, #76	; 0x4c
 80082f6:	f7fd f953 	bl	80055a0 <hmac_sha256_update>
    hmac_sha256_update(&ctx, (uint8_t *)&purpose, 4);
 80082fa:	2204      	movs	r2, #4
 80082fc:	eb0d 0102 	add.w	r1, sp, r2
 8008300:	a813      	add	r0, sp, #76	; 0x4c
 8008302:	f7fd f94d 	bl	80055a0 <hmac_sha256_update>
    hmac_sha256_final(&ctx, SE2_SECRETS->tpin_key, tmp);
 8008306:	4b34      	ldr	r3, [pc, #208]	; (80083d8 <se2_pin_hash+0x114>)
 8008308:	4934      	ldr	r1, [pc, #208]	; (80083dc <se2_pin_hash+0x118>)
 800830a:	f893 20b0 	ldrb.w	r2, [r3, #176]	; 0xb0
 800830e:	33b0      	adds	r3, #176	; 0xb0
 8008310:	2aff      	cmp	r2, #255	; 0xff
 8008312:	bf18      	it	ne
 8008314:	4619      	movne	r1, r3
 8008316:	3180      	adds	r1, #128	; 0x80
 8008318:	aa02      	add	r2, sp, #8
 800831a:	a813      	add	r0, sp, #76	; 0x4c
 800831c:	f7fd f956 	bl	80055cc <hmac_sha256_final>

    // NOTE: exposed as cleartext here
    se2_write_buffer(tmp, 32);
 8008320:	2120      	movs	r1, #32
 8008322:	a802      	add	r0, sp, #8
 8008324:	f7fe ffca 	bl	80072bc <se2_write_buffer>
 8008328:	25aa      	movs	r5, #170	; 0xaa
            se2_write_buffer(rx+2, 32);
        }

        // HMAC(key=secret-B (we dont know it, but set random), msg=secret-B+buffer+junk)
        // - result put in secret-S (ram)
        CALL_CHECK(se2_write2(0x3c, (2<<6) | (1<<4) | PGN_SECRET_B, 0));
 800832a:	269a      	movs	r6, #154	; 0x9a
 800832c:	273c      	movs	r7, #60	; 0x3c
 800832e:	4622      	mov	r2, r4
 8008330:	4631      	mov	r1, r6
 8008332:	4638      	mov	r0, r7
 8008334:	f7fe ff6e 	bl	8007214 <se2_write2>
 8008338:	b150      	cbz	r0, 8008350 <se2_pin_hash+0x8c>
 800833a:	f240 510c 	movw	r1, #1292	; 0x50c
        CHECK_RIGHT(se2_read1() == RC_SUCCESS);
 800833e:	4824      	ldr	r0, [pc, #144]	; (80083d0 <se2_pin_hash+0x10c>)
 8008340:	f005 f986 	bl	800d650 <longjmp>
            se2_write_buffer(rx+2, 32);
 8008344:	2120      	movs	r1, #32
 8008346:	f10d 002a 	add.w	r0, sp, #42	; 0x2a
 800834a:	f7fe ffb7 	bl	80072bc <se2_write_buffer>
 800834e:	e7ee      	b.n	800832e <se2_pin_hash+0x6a>
        CHECK_RIGHT(se2_read1() == RC_SUCCESS);
 8008350:	f7fe ffec 	bl	800732c <se2_read1>
 8008354:	28aa      	cmp	r0, #170	; 0xaa
 8008356:	d002      	beq.n	800835e <se2_pin_hash+0x9a>
 8008358:	f240 510d 	movw	r1, #1293	; 0x50d
 800835c:	e7ef      	b.n	800833e <se2_pin_hash+0x7a>

        // HMAC(key=S, msg=counter+junk), so we have something to read out
        // - not clear what contents of 'buffer' are here, but seems to be deterministic
        //   and probably unchanged from prev command
        CALL_CHECK(se2_write1(0xa5, (2<<5) | PGN_DEC_COUNTER));
 800835e:	215b      	movs	r1, #91	; 0x5b
 8008360:	20a5      	movs	r0, #165	; 0xa5
 8008362:	f7fe ff3d 	bl	80071e0 <se2_write1>
 8008366:	b110      	cbz	r0, 800836e <se2_pin_hash+0xaa>
 8008368:	f240 5112 	movw	r1, #1298	; 0x512
 800836c:	e7e7      	b.n	800833e <se2_pin_hash+0x7a>

        CHECK_RIGHT(se2_read_n(sizeof(rx), rx) == RC_SUCCESS);
 800836e:	a90a      	add	r1, sp, #40	; 0x28
 8008370:	2022      	movs	r0, #34	; 0x22
 8008372:	f7fe ffb3 	bl	80072dc <se2_read_n>
 8008376:	28aa      	cmp	r0, #170	; 0xaa
 8008378:	d002      	beq.n	8008380 <se2_pin_hash+0xbc>
 800837a:	f240 5114 	movw	r1, #1300	; 0x514
 800837e:	e7de      	b.n	800833e <se2_pin_hash+0x7a>
        CHECK_RIGHT(rx[1] == RC_SUCCESS);
 8008380:	f89d 3029 	ldrb.w	r3, [sp, #41]	; 0x29
 8008384:	2baa      	cmp	r3, #170	; 0xaa
 8008386:	d002      	beq.n	800838e <se2_pin_hash+0xca>
 8008388:	f240 5115 	movw	r1, #1301	; 0x515
 800838c:	e7d7      	b.n	800833e <se2_pin_hash+0x7a>
    for(int i=0; i<SE2_STRETCH_ITER; i++) {
 800838e:	3d01      	subs	r5, #1
 8008390:	d1d8      	bne.n	8008344 <se2_pin_hash+0x80>
    }

    // one final HMAC because we had to read cleartext from bus
    hmac_sha256_init(&ctx);
 8008392:	a813      	add	r0, sp, #76	; 0x4c
 8008394:	f7fd f8fe 	bl	8005594 <hmac_sha256_init>
    hmac_sha256_update(&ctx, rx+2, 32);
 8008398:	2220      	movs	r2, #32
 800839a:	f10d 012a 	add.w	r1, sp, #42	; 0x2a
 800839e:	a813      	add	r0, sp, #76	; 0x4c
 80083a0:	f7fd f8fe 	bl	80055a0 <hmac_sha256_update>
    hmac_sha256_update(&ctx, digest_io, 32);
 80083a4:	9900      	ldr	r1, [sp, #0]
 80083a6:	2220      	movs	r2, #32
 80083a8:	a813      	add	r0, sp, #76	; 0x4c
 80083aa:	f7fd f8f9 	bl	80055a0 <hmac_sha256_update>
    hmac_sha256_final(&ctx, SE2_SECRETS->tpin_key, digest_io);
 80083ae:	4b0a      	ldr	r3, [pc, #40]	; (80083d8 <se2_pin_hash+0x114>)
 80083b0:	490a      	ldr	r1, [pc, #40]	; (80083dc <se2_pin_hash+0x118>)
 80083b2:	f893 20b0 	ldrb.w	r2, [r3, #176]	; 0xb0
 80083b6:	33b0      	adds	r3, #176	; 0xb0
 80083b8:	2aff      	cmp	r2, #255	; 0xff
 80083ba:	bf18      	it	ne
 80083bc:	4619      	movne	r1, r3
 80083be:	3180      	adds	r1, #128	; 0x80
 80083c0:	9a00      	ldr	r2, [sp, #0]
 80083c2:	a813      	add	r0, sp, #76	; 0x4c
 80083c4:	f7fd f902 	bl	80055cc <hmac_sha256_final>
}
 80083c8:	b055      	add	sp, #340	; 0x154
 80083ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083cc:	334d1858 	.word	0x334d1858
 80083d0:	2009e390 	.word	0x2009e390
 80083d4:	0800df8e 	.word	0x0800df8e
 80083d8:	0801c000 	.word	0x0801c000
 80083dc:	2009e2b0 	.word	0x2009e2b0

080083e0 <se2_read_rng>:
//
// Read some random bytes, which we know cannot be MitM'ed.
//
    void
se2_read_rng(uint8_t value[8])
{
 80083e0:	b500      	push	{lr}
 80083e2:	b08b      	sub	sp, #44	; 0x2c
 80083e4:	9001      	str	r0, [sp, #4]
    // funny business means MitM here
    se2_setup();
 80083e6:	f7ff fc53 	bl	8007c90 <se2_setup>
    if(setjmp(error_env)) fatal_mitm();
 80083ea:	4809      	ldr	r0, [pc, #36]	; (8008410 <se2_read_rng+0x30>)
 80083ec:	f005 f92a 	bl	800d644 <setjmp>
 80083f0:	b108      	cbz	r0, 80083f6 <se2_read_rng+0x16>
 80083f2:	f7f8 fb33 	bl	8000a5c <fatal_mitm>

    // read a field with "RPS" bytes, and verify those were read true
    uint8_t tmp[32];
    se2_read_page(PGN_ROM_OPTIONS, tmp, true);
 80083f6:	a902      	add	r1, sp, #8
 80083f8:	2201      	movs	r2, #1
 80083fa:	201c      	movs	r0, #28
 80083fc:	f7ff f832 	bl	8007464 <se2_read_page>

    memcpy(value, &tmp[4], 8);
 8008400:	ab03      	add	r3, sp, #12
 8008402:	cb03      	ldmia	r3!, {r0, r1}
 8008404:	9b01      	ldr	r3, [sp, #4]
 8008406:	6018      	str	r0, [r3, #0]
 8008408:	6059      	str	r1, [r3, #4]
}
 800840a:	b00b      	add	sp, #44	; 0x2c
 800840c:	f85d fb04 	ldr.w	pc, [sp], #4
 8008410:	2009e390 	.word	0x2009e390

08008414 <word_pump_bytes>:
    uint32_t rv;

    if(((uint32_t)src) & 0x3) {
        memcpy(&rv, *src, 4);
    } else {
        rv = *(uint32_t *)(*src);
 8008414:	6803      	ldr	r3, [r0, #0]
 8008416:	f853 2b04 	ldr.w	r2, [r3], #4
    }
    (*src) += 4;
 800841a:	6003      	str	r3, [r0, #0]

    return __REV(rv);
}
 800841c:	ba10      	rev	r0, r2
 800841e:	4770      	bx	lr

08008420 <aes_init>:
    memset(ctx, 0, sizeof(AES_CTX));
 8008420:	f44f 7201 	mov.w	r2, #516	; 0x204
 8008424:	2100      	movs	r1, #0
 8008426:	f005 b905 	b.w	800d634 <memset>
	...

0800842c <aes_add>:
{
 800842c:	b538      	push	{r3, r4, r5, lr}
 800842e:	4605      	mov	r5, r0
    memcpy(ctx->pending+ctx->num_pending, data_in, len);
 8008430:	f8d0 0200 	ldr.w	r0, [r0, #512]	; 0x200
 8008434:	4428      	add	r0, r5
{
 8008436:	4614      	mov	r4, r2
    memcpy(ctx->pending+ctx->num_pending, data_in, len);
 8008438:	f005 f8d4 	bl	800d5e4 <memcpy>
    ctx->num_pending += len;
 800843c:	f8d5 2200 	ldr.w	r2, [r5, #512]	; 0x200
 8008440:	4422      	add	r2, r4
    ASSERT(ctx->num_pending < sizeof(ctx->pending));
 8008442:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
    ctx->num_pending += len;
 8008446:	f8c5 2200 	str.w	r2, [r5, #512]	; 0x200
    ASSERT(ctx->num_pending < sizeof(ctx->pending));
 800844a:	d302      	bcc.n	8008452 <aes_add+0x26>
 800844c:	4801      	ldr	r0, [pc, #4]	; (8008454 <aes_add+0x28>)
 800844e:	f7f8 fafb 	bl	8000a48 <fatal_error>
}
 8008452:	bd38      	pop	{r3, r4, r5, pc}
 8008454:	0800e3a0 	.word	0x0800e3a0

08008458 <aes_done>:
//
// Do the decryption.
//
    void
aes_done(AES_CTX *ctx, uint8_t data_out[], uint32_t len, const uint8_t key[32], const uint8_t nonce[AES_BLOCK_SIZE])
{
 8008458:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800845c:	4688      	mov	r8, r1
 800845e:	4611      	mov	r1, r2
    ASSERT(len <= ctx->num_pending);
 8008460:	f8d0 2200 	ldr.w	r2, [r0, #512]	; 0x200
{
 8008464:	b085      	sub	sp, #20
    ASSERT(len <= ctx->num_pending);
 8008466:	428a      	cmp	r2, r1
{
 8008468:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
 800846c:	4606      	mov	r6, r0
    ASSERT(len <= ctx->num_pending);
 800846e:	d202      	bcs.n	8008476 <aes_done+0x1e>
 8008470:	4858      	ldr	r0, [pc, #352]	; (80085d4 <aes_done+0x17c>)
 8008472:	f7f8 fae9 	bl	8000a48 <fatal_error>

    // enable clock to block
    __HAL_RCC_AES_CLK_ENABLE();
 8008476:	4d58      	ldr	r5, [pc, #352]	; (80085d8 <aes_done+0x180>)

    // most changes have to be made w/ module disabled
    AES->CR &= ~AES_CR_EN;
 8008478:	4c58      	ldr	r4, [pc, #352]	; (80085dc <aes_done+0x184>)
    __HAL_RCC_AES_CLK_ENABLE();
 800847a:	6cea      	ldr	r2, [r5, #76]	; 0x4c
 800847c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8008480:	64ea      	str	r2, [r5, #76]	; 0x4c
 8008482:	6cea      	ldr	r2, [r5, #76]	; 0x4c
 8008484:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 8008488:	9201      	str	r2, [sp, #4]
 800848a:	9a01      	ldr	r2, [sp, #4]
    AES->CR &= ~AES_CR_EN;
 800848c:	6822      	ldr	r2, [r4, #0]
 800848e:	f022 0201 	bic.w	r2, r2, #1
 8008492:	6022      	str	r2, [r4, #0]

    // set the key size and operation mode
    MODIFY_REG(AES->CR, AES_CR_KEYSIZE, CRYP_KEYSIZE_256B);
 8008494:	6822      	ldr	r2, [r4, #0]
 8008496:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800849a:	6022      	str	r2, [r4, #0]
    MODIFY_REG(AES->CR, AES_CR_DATATYPE|AES_CR_MODE|AES_CR_CHMOD, 
 800849c:	6827      	ldr	r7, [r4, #0]
 800849e:	f427 3780 	bic.w	r7, r7, #65536	; 0x10000
 80084a2:	f027 077e 	bic.w	r7, r7, #126	; 0x7e
 80084a6:	f047 0744 	orr.w	r7, r7, #68	; 0x44
 80084aa:	6027      	str	r7, [r4, #0]
            CRYP_DATATYPE_8B | CRYP_ALGOMODE_ENCRYPT | CRYP_CHAINMODE_AES_CTR);

    // load key and IV values
    const uint8_t *K = key;
    AES->KEYR7 = word_pump_bytes(&K);
 80084ac:	a802      	add	r0, sp, #8
    const uint8_t *K = key;
 80084ae:	9302      	str	r3, [sp, #8]
    AES->KEYR7 = word_pump_bytes(&K);
 80084b0:	f7ff ffb0 	bl	8008414 <word_pump_bytes>
 80084b4:	63e0      	str	r0, [r4, #60]	; 0x3c
    AES->KEYR6 = word_pump_bytes(&K);
 80084b6:	a802      	add	r0, sp, #8
 80084b8:	f7ff ffac 	bl	8008414 <word_pump_bytes>
 80084bc:	63a0      	str	r0, [r4, #56]	; 0x38
    AES->KEYR5 = word_pump_bytes(&K);
 80084be:	a802      	add	r0, sp, #8
 80084c0:	f7ff ffa8 	bl	8008414 <word_pump_bytes>
 80084c4:	6360      	str	r0, [r4, #52]	; 0x34
    AES->KEYR4 = word_pump_bytes(&K);
 80084c6:	a802      	add	r0, sp, #8
 80084c8:	f7ff ffa4 	bl	8008414 <word_pump_bytes>
 80084cc:	6320      	str	r0, [r4, #48]	; 0x30
    AES->KEYR3 = word_pump_bytes(&K);
 80084ce:	a802      	add	r0, sp, #8
 80084d0:	f7ff ffa0 	bl	8008414 <word_pump_bytes>
 80084d4:	61e0      	str	r0, [r4, #28]
    AES->KEYR2 = word_pump_bytes(&K);
 80084d6:	a802      	add	r0, sp, #8
 80084d8:	f7ff ff9c 	bl	8008414 <word_pump_bytes>
 80084dc:	61a0      	str	r0, [r4, #24]
    AES->KEYR1 = word_pump_bytes(&K);
 80084de:	a802      	add	r0, sp, #8
 80084e0:	f7ff ff98 	bl	8008414 <word_pump_bytes>
 80084e4:	6160      	str	r0, [r4, #20]
    AES->KEYR0 = word_pump_bytes(&K);
 80084e6:	a802      	add	r0, sp, #8
 80084e8:	f7ff ff94 	bl	8008414 <word_pump_bytes>
 80084ec:	6120      	str	r0, [r4, #16]

    if(nonce) {
 80084ee:	f1b9 0f00 	cmp.w	r9, #0
 80084f2:	d045      	beq.n	8008580 <aes_done+0x128>
        const uint8_t *N = nonce;
        AES->IVR3 = word_pump_bytes(&N);
 80084f4:	a803      	add	r0, sp, #12
        const uint8_t *N = nonce;
 80084f6:	f8cd 900c 	str.w	r9, [sp, #12]
        AES->IVR3 = word_pump_bytes(&N);
 80084fa:	f7ff ff8b 	bl	8008414 <word_pump_bytes>
 80084fe:	62e0      	str	r0, [r4, #44]	; 0x2c
        AES->IVR2 = word_pump_bytes(&N);
 8008500:	a803      	add	r0, sp, #12
 8008502:	f7ff ff87 	bl	8008414 <word_pump_bytes>
 8008506:	62a0      	str	r0, [r4, #40]	; 0x28
        AES->IVR1 = word_pump_bytes(&N);
 8008508:	a803      	add	r0, sp, #12
 800850a:	f7ff ff83 	bl	8008414 <word_pump_bytes>
 800850e:	6260      	str	r0, [r4, #36]	; 0x24
        AES->IVR0 = word_pump_bytes(&N);
 8008510:	a803      	add	r0, sp, #12
 8008512:	f7ff ff7f 	bl	8008414 <word_pump_bytes>
 8008516:	6220      	str	r0, [r4, #32]
        AES->IVR1 = 0;
        AES->IVR0 = 0;          // maybe should be byte-swapped one, but whatever
    }

    // Enable the Peripheral
    AES->CR |= AES_CR_EN;
 8008518:	4b30      	ldr	r3, [pc, #192]	; (80085dc <aes_done+0x184>)
 800851a:	681a      	ldr	r2, [r3, #0]

    ASSERT((((uint32_t)&ctx->pending) & 3) == 0);      // safe because of special attr
 800851c:	07b0      	lsls	r0, r6, #30
    AES->CR |= AES_CR_EN;
 800851e:	f042 0201 	orr.w	r2, r2, #1
 8008522:	601a      	str	r2, [r3, #0]
    ASSERT((((uint32_t)&ctx->pending) & 3) == 0);      // safe because of special attr
 8008524:	d1a4      	bne.n	8008470 <aes_done+0x18>

    uint32_t    *p = (uint32_t *)ctx->pending;
    for(int i=0; i < ctx->num_pending; i += 16) {
 8008526:	f06f 070f 	mvn.w	r7, #15
 800852a:	f8d6 0200 	ldr.w	r0, [r6, #512]	; 0x200
 800852e:	f106 0410 	add.w	r4, r6, #16
 8008532:	1bbf      	subs	r7, r7, r6
 8008534:	193a      	adds	r2, r7, r4
 8008536:	4282      	cmp	r2, r0
 8008538:	db2b      	blt.n	8008592 <aes_done+0x13a>
        *out = AES->DOUTR; out++;
        *out = AES->DOUTR; out++;
        *out = AES->DOUTR;
    }

    memcpy(data_out, ctx->pending, len);
 800853a:	460a      	mov	r2, r1
 800853c:	4640      	mov	r0, r8
 800853e:	4631      	mov	r1, r6
 8008540:	f005 f850 	bl	800d5e4 <memcpy>

    memset(ctx, 0, sizeof(AES_CTX));
 8008544:	f44f 7201 	mov.w	r2, #516	; 0x204
 8008548:	2100      	movs	r1, #0
 800854a:	4630      	mov	r0, r6
 800854c:	f005 f872 	bl	800d634 <memset>

    // reset state of chip block, and leave clock off as well
    __HAL_RCC_AES_CLK_ENABLE();
 8008550:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8008552:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008556:	64eb      	str	r3, [r5, #76]	; 0x4c
 8008558:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800855a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800855e:	9303      	str	r3, [sp, #12]
 8008560:	9b03      	ldr	r3, [sp, #12]
    __HAL_RCC_AES_FORCE_RESET();
 8008562:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8008564:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008568:	62eb      	str	r3, [r5, #44]	; 0x2c
    __HAL_RCC_AES_RELEASE_RESET();
 800856a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800856c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008570:	62eb      	str	r3, [r5, #44]	; 0x2c
    __HAL_RCC_AES_CLK_DISABLE();
 8008572:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8008574:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008578:	64eb      	str	r3, [r5, #76]	; 0x4c
}
 800857a:	b005      	add	sp, #20
 800857c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        AES->IVR3 = 0;
 8008580:	f8c4 902c 	str.w	r9, [r4, #44]	; 0x2c
        AES->IVR2 = 0;
 8008584:	f8c4 9028 	str.w	r9, [r4, #40]	; 0x28
        AES->IVR1 = 0;
 8008588:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
        AES->IVR0 = 0;          // maybe should be byte-swapped one, but whatever
 800858c:	f8c4 9020 	str.w	r9, [r4, #32]
 8008590:	e7c2      	b.n	8008518 <aes_done+0xc0>
        AES->DINR = *p; p++;
 8008592:	f854 2c10 	ldr.w	r2, [r4, #-16]
 8008596:	609a      	str	r2, [r3, #8]
        AES->DINR = *p; p++;
 8008598:	f854 2c0c 	ldr.w	r2, [r4, #-12]
 800859c:	609a      	str	r2, [r3, #8]
        AES->DINR = *p; p++;
 800859e:	f854 2c08 	ldr.w	r2, [r4, #-8]
 80085a2:	609a      	str	r2, [r3, #8]
        AES->DINR = *p; p++;
 80085a4:	f854 2c04 	ldr.w	r2, [r4, #-4]
 80085a8:	609a      	str	r2, [r3, #8]
        while(HAL_IS_BIT_CLR(AES->SR, AES_SR_CCF)) {
 80085aa:	685a      	ldr	r2, [r3, #4]
 80085ac:	07d2      	lsls	r2, r2, #31
 80085ae:	d5fc      	bpl.n	80085aa <aes_done+0x152>
        SET_BIT(AES->CR, CRYP_CCF_CLEAR);
 80085b0:	681a      	ldr	r2, [r3, #0]
 80085b2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80085b6:	601a      	str	r2, [r3, #0]
        *out = AES->DOUTR; out++;
 80085b8:	68da      	ldr	r2, [r3, #12]
 80085ba:	f844 2c10 	str.w	r2, [r4, #-16]
        *out = AES->DOUTR; out++;
 80085be:	68da      	ldr	r2, [r3, #12]
 80085c0:	f844 2c0c 	str.w	r2, [r4, #-12]
        *out = AES->DOUTR; out++;
 80085c4:	68da      	ldr	r2, [r3, #12]
 80085c6:	f844 2c08 	str.w	r2, [r4, #-8]
        *out = AES->DOUTR;
 80085ca:	68da      	ldr	r2, [r3, #12]
 80085cc:	f844 2c04 	str.w	r2, [r4, #-4]
    for(int i=0; i < ctx->num_pending; i += 16) {
 80085d0:	3410      	adds	r4, #16
 80085d2:	e7af      	b.n	8008534 <aes_done+0xdc>
 80085d4:	0800e3a0 	.word	0x0800e3a0
 80085d8:	40021000 	.word	0x40021000
 80085dc:	50060000 	.word	0x50060000

080085e0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80085e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80085e2:	4d1c      	ldr	r5, [pc, #112]	; (8008654 <RCC_SetFlashLatencyFromMSIRange+0x74>)
 80085e4:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80085e6:	00da      	lsls	r2, r3, #3
{
 80085e8:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80085ea:	d518      	bpl.n	800861e <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80085ec:	f7fe fd7e 	bl	80070ec <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80085f0:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80085f4:	d123      	bne.n	800863e <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 80085f6:	2c80      	cmp	r4, #128	; 0x80
 80085f8:	d928      	bls.n	800864c <RCC_SetFlashLatencyFromMSIRange+0x6c>
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80085fa:	2ca0      	cmp	r4, #160	; 0xa0
 80085fc:	bf8c      	ite	hi
 80085fe:	2002      	movhi	r0, #2
 8008600:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8008602:	4a15      	ldr	r2, [pc, #84]	; (8008658 <RCC_SetFlashLatencyFromMSIRange+0x78>)
 8008604:	6813      	ldr	r3, [r2, #0]
 8008606:	f023 030f 	bic.w	r3, r3, #15
 800860a:	4303      	orrs	r3, r0
 800860c:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800860e:	6813      	ldr	r3, [r2, #0]
 8008610:	f003 030f 	and.w	r3, r3, #15
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8008614:	1a18      	subs	r0, r3, r0
 8008616:	bf18      	it	ne
 8008618:	2001      	movne	r0, #1
 800861a:	b003      	add	sp, #12
 800861c:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 800861e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8008620:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008624:	65ab      	str	r3, [r5, #88]	; 0x58
 8008626:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8008628:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800862c:	9301      	str	r3, [sp, #4]
 800862e:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8008630:	f7fe fd5c 	bl	80070ec <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8008634:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8008636:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800863a:	65ab      	str	r3, [r5, #88]	; 0x58
 800863c:	e7d8      	b.n	80085f0 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange >= RCC_MSIRANGE_8)
 800863e:	2c7f      	cmp	r4, #127	; 0x7f
 8008640:	d806      	bhi.n	8008650 <RCC_SetFlashLatencyFromMSIRange+0x70>
      if(msirange == RCC_MSIRANGE_7)
 8008642:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8008646:	4258      	negs	r0, r3
 8008648:	4158      	adcs	r0, r3
 800864a:	e7da      	b.n	8008602 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800864c:	2000      	movs	r0, #0
 800864e:	e7d8      	b.n	8008602 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8008650:	2002      	movs	r0, #2
 8008652:	e7d6      	b.n	8008602 <RCC_SetFlashLatencyFromMSIRange+0x22>
 8008654:	40021000 	.word	0x40021000
 8008658:	40022000 	.word	0x40022000

0800865c <HAL_RCC_DeInit>:
{
 800865c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800865e:	4c32      	ldr	r4, [pc, #200]	; (8008728 <HAL_RCC_DeInit+0xcc>)
 8008660:	6823      	ldr	r3, [r4, #0]
 8008662:	f043 0301 	orr.w	r3, r3, #1
 8008666:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8008668:	f7fe fd3c 	bl	80070e4 <HAL_GetTick>
 800866c:	4605      	mov	r5, r0
  while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800866e:	6823      	ldr	r3, [r4, #0]
 8008670:	079b      	lsls	r3, r3, #30
 8008672:	d543      	bpl.n	80086fc <HAL_RCC_DeInit+0xa0>
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, RCC_MSIRANGE_6);
 8008674:	6823      	ldr	r3, [r4, #0]
  SystemCoreClock = MSI_VALUE;
 8008676:	4a2d      	ldr	r2, [pc, #180]	; (800872c <HAL_RCC_DeInit+0xd0>)
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, RCC_MSIRANGE_6);
 8008678:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800867c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8008680:	6023      	str	r3, [r4, #0]
  CLEAR_REG(RCC->CFGR);
 8008682:	2300      	movs	r3, #0
 8008684:	60a3      	str	r3, [r4, #8]
  SystemCoreClock = MSI_VALUE;
 8008686:	4b2a      	ldr	r3, [pc, #168]	; (8008730 <HAL_RCC_DeInit+0xd4>)
 8008688:	601a      	str	r2, [r3, #0]
  if(HAL_InitTick(uwTickPrio) != HAL_OK)
 800868a:	4b2a      	ldr	r3, [pc, #168]	; (8008734 <HAL_RCC_DeInit+0xd8>)
 800868c:	6818      	ldr	r0, [r3, #0]
 800868e:	f7fe fd2b 	bl	80070e8 <HAL_InitTick>
 8008692:	4605      	mov	r5, r0
 8008694:	2800      	cmp	r0, #0
 8008696:	d145      	bne.n	8008724 <HAL_RCC_DeInit+0xc8>
  tickstart = HAL_GetTick();
 8008698:	f7fe fd24 	bl	80070e4 <HAL_GetTick>
    if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800869c:	f241 3788 	movw	r7, #5000	; 0x1388
  tickstart = HAL_GetTick();
 80086a0:	4606      	mov	r6, r0
  while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_CFGR_SWS_MSI)
 80086a2:	68a3      	ldr	r3, [r4, #8]
 80086a4:	f013 0f0c 	tst.w	r3, #12
 80086a8:	d130      	bne.n	800870c <HAL_RCC_DeInit+0xb0>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSION | RCC_CR_HSIKERON| RCC_CR_HSIASFS | RCC_CR_PLLON | RCC_CR_PLLSAI1ON | RCC_CR_PLLSAI2ON);
 80086aa:	6822      	ldr	r2, [r4, #0]
 80086ac:	4b22      	ldr	r3, [pc, #136]	; (8008738 <HAL_RCC_DeInit+0xdc>)
 80086ae:	4013      	ands	r3, r2
 80086b0:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80086b2:	f7fe fd17 	bl	80070e4 <HAL_GetTick>
 80086b6:	4606      	mov	r6, r0
  while(READ_BIT(RCC->CR, RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY) != 0U)
 80086b8:	6823      	ldr	r3, [r4, #0]
 80086ba:	f013 5328 	ands.w	r3, r3, #704643072	; 0x2a000000
 80086be:	d12b      	bne.n	8008718 <HAL_RCC_DeInit+0xbc>
  CLEAR_REG(RCC->PLLCFGR);
 80086c0:	60e3      	str	r3, [r4, #12]
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN_4 );
 80086c2:	68e2      	ldr	r2, [r4, #12]
 80086c4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80086c8:	60e2      	str	r2, [r4, #12]
  CLEAR_REG(RCC->PLLSAI1CFGR);
 80086ca:	6123      	str	r3, [r4, #16]
  SET_BIT(RCC->PLLSAI1CFGR,  RCC_PLLSAI1CFGR_PLLSAI1N_4 );
 80086cc:	6922      	ldr	r2, [r4, #16]
 80086ce:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80086d2:	6122      	str	r2, [r4, #16]
  CLEAR_REG(RCC->PLLSAI2CFGR);
 80086d4:	6163      	str	r3, [r4, #20]
  SET_BIT(RCC->PLLSAI2CFGR,  RCC_PLLSAI2CFGR_PLLSAI2N_4 );
 80086d6:	6962      	ldr	r2, [r4, #20]
 80086d8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80086dc:	6162      	str	r2, [r4, #20]
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 80086de:	6822      	ldr	r2, [r4, #0]
 80086e0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80086e4:	6022      	str	r2, [r4, #0]
  CLEAR_REG(RCC->CIER);
 80086e6:	61a3      	str	r3, [r4, #24]
  WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 80086e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80086ec:	6223      	str	r3, [r4, #32]
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 80086ee:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80086f2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80086f6:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
  return HAL_OK;
 80086fa:	e005      	b.n	8008708 <HAL_RCC_DeInit+0xac>
    if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80086fc:	f7fe fcf2 	bl	80070e4 <HAL_GetTick>
 8008700:	1b40      	subs	r0, r0, r5
 8008702:	2802      	cmp	r0, #2
 8008704:	d9b3      	bls.n	800866e <HAL_RCC_DeInit+0x12>
      return HAL_TIMEOUT;
 8008706:	2503      	movs	r5, #3
}
 8008708:	4628      	mov	r0, r5
 800870a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800870c:	f7fe fcea 	bl	80070e4 <HAL_GetTick>
 8008710:	1b80      	subs	r0, r0, r6
 8008712:	42b8      	cmp	r0, r7
 8008714:	d9c5      	bls.n	80086a2 <HAL_RCC_DeInit+0x46>
 8008716:	e7f6      	b.n	8008706 <HAL_RCC_DeInit+0xaa>
    if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008718:	f7fe fce4 	bl	80070e4 <HAL_GetTick>
 800871c:	1b80      	subs	r0, r0, r6
 800871e:	2802      	cmp	r0, #2
 8008720:	d9ca      	bls.n	80086b8 <HAL_RCC_DeInit+0x5c>
 8008722:	e7f0      	b.n	8008706 <HAL_RCC_DeInit+0xaa>
    return HAL_ERROR;
 8008724:	2501      	movs	r5, #1
 8008726:	e7ef      	b.n	8008708 <HAL_RCC_DeInit+0xac>
 8008728:	40021000 	.word	0x40021000
 800872c:	003d0900 	.word	0x003d0900
 8008730:	2009e2a8 	.word	0x2009e2a8
 8008734:	2009e2ac 	.word	0x2009e2ac
 8008738:	eafef4ff 	.word	0xeafef4ff

0800873c <HAL_RCC_MCOConfig>:
{
 800873c:	b570      	push	{r4, r5, r6, lr}
  __MCO1_CLK_ENABLE();
 800873e:	4c12      	ldr	r4, [pc, #72]	; (8008788 <HAL_RCC_MCOConfig+0x4c>)
 8008740:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8008742:	f043 0301 	orr.w	r3, r3, #1
 8008746:	64e3      	str	r3, [r4, #76]	; 0x4c
 8008748:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
{
 800874a:	b086      	sub	sp, #24
  __MCO1_CLK_ENABLE();
 800874c:	f003 0301 	and.w	r3, r3, #1
 8008750:	9300      	str	r3, [sp, #0]
 8008752:	9b00      	ldr	r3, [sp, #0]
{
 8008754:	4616      	mov	r6, r2
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008756:	2302      	movs	r3, #2
 8008758:	f44f 7280 	mov.w	r2, #256	; 0x100
 800875c:	e9cd 2301 	strd	r2, r3, [sp, #4]
{
 8008760:	460d      	mov	r5, r1
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008762:	9304      	str	r3, [sp, #16]
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8008764:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008766:	2300      	movs	r3, #0
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8008768:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800876c:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800876e:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8008770:	f7f8 fc50 	bl	8001014 <HAL_GPIO_Init>
  MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv ));
 8008774:	68a3      	ldr	r3, [r4, #8]
 8008776:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800877a:	ea43 0206 	orr.w	r2, r3, r6
 800877e:	432a      	orrs	r2, r5
 8008780:	60a2      	str	r2, [r4, #8]
}
 8008782:	b006      	add	sp, #24
 8008784:	bd70      	pop	{r4, r5, r6, pc}
 8008786:	bf00      	nop
 8008788:	40021000 	.word	0x40021000

0800878c <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800878c:	4b22      	ldr	r3, [pc, #136]	; (8008818 <HAL_RCC_GetSysClockFreq+0x8c>)
 800878e:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008790:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8008792:	f012 020c 	ands.w	r2, r2, #12
 8008796:	d005      	beq.n	80087a4 <HAL_RCC_GetSysClockFreq+0x18>
 8008798:	2a0c      	cmp	r2, #12
 800879a:	d115      	bne.n	80087c8 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800879c:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80087a0:	2901      	cmp	r1, #1
 80087a2:	d118      	bne.n	80087d6 <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80087a4:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 80087a6:	481d      	ldr	r0, [pc, #116]	; (800881c <HAL_RCC_GetSysClockFreq+0x90>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80087a8:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80087aa:	bf55      	itete	pl
 80087ac:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80087b0:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80087b2:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80087b6:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 80087ba:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80087be:	b34a      	cbz	r2, 8008814 <HAL_RCC_GetSysClockFreq+0x88>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80087c0:	2a0c      	cmp	r2, #12
 80087c2:	d009      	beq.n	80087d8 <HAL_RCC_GetSysClockFreq+0x4c>
 80087c4:	2000      	movs	r0, #0
  return sysclockfreq;
 80087c6:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80087c8:	2a04      	cmp	r2, #4
 80087ca:	d022      	beq.n	8008812 <HAL_RCC_GetSysClockFreq+0x86>
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80087cc:	2a08      	cmp	r2, #8
 80087ce:	4814      	ldr	r0, [pc, #80]	; (8008820 <HAL_RCC_GetSysClockFreq+0x94>)
 80087d0:	bf18      	it	ne
 80087d2:	2000      	movne	r0, #0
 80087d4:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80087d6:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80087d8:	68da      	ldr	r2, [r3, #12]
 80087da:	f002 0203 	and.w	r2, r2, #3
    switch (pllsource)
 80087de:	2a02      	cmp	r2, #2
 80087e0:	d015      	beq.n	800880e <HAL_RCC_GetSysClockFreq+0x82>
 80087e2:	490f      	ldr	r1, [pc, #60]	; (8008820 <HAL_RCC_GetSysClockFreq+0x94>)
 80087e4:	2a03      	cmp	r2, #3
 80087e6:	bf08      	it	eq
 80087e8:	4608      	moveq	r0, r1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80087ea:	68d9      	ldr	r1, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80087ec:	68da      	ldr	r2, [r3, #12]
 80087ee:	f3c2 2206 	ubfx	r2, r2, #8, #7
 80087f2:	4342      	muls	r2, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80087f4:	68d8      	ldr	r0, [r3, #12]
 80087f6:	f3c0 6041 	ubfx	r0, r0, #25, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80087fa:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80087fe:	3001      	adds	r0, #1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008800:	3101      	adds	r1, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008802:	0040      	lsls	r0, r0, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8008804:	fbb2 f2f1 	udiv	r2, r2, r1
    sysclockfreq = pllvco / pllr;
 8008808:	fbb2 f0f0 	udiv	r0, r2, r0
 800880c:	4770      	bx	lr
      pllvco = HSI_VALUE;
 800880e:	4805      	ldr	r0, [pc, #20]	; (8008824 <HAL_RCC_GetSysClockFreq+0x98>)
 8008810:	e7eb      	b.n	80087ea <HAL_RCC_GetSysClockFreq+0x5e>
    sysclockfreq = HSI_VALUE;
 8008812:	4804      	ldr	r0, [pc, #16]	; (8008824 <HAL_RCC_GetSysClockFreq+0x98>)
}
 8008814:	4770      	bx	lr
 8008816:	bf00      	nop
 8008818:	40021000 	.word	0x40021000
 800881c:	0800e9b4 	.word	0x0800e9b4
 8008820:	007a1200 	.word	0x007a1200
 8008824:	00f42400 	.word	0x00f42400

08008828 <HAL_RCC_OscConfig>:
{
 8008828:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 800882c:	4605      	mov	r5, r0
 800882e:	b908      	cbnz	r0, 8008834 <HAL_RCC_OscConfig+0xc>
          return HAL_ERROR;
 8008830:	2001      	movs	r0, #1
 8008832:	e047      	b.n	80088c4 <HAL_RCC_OscConfig+0x9c>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008834:	4c94      	ldr	r4, [pc, #592]	; (8008a88 <HAL_RCC_OscConfig+0x260>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8008836:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008838:	68a6      	ldr	r6, [r4, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800883a:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800883c:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800883e:	f006 060c 	and.w	r6, r6, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008842:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8008846:	d575      	bpl.n	8008934 <HAL_RCC_OscConfig+0x10c>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8008848:	b11e      	cbz	r6, 8008852 <HAL_RCC_OscConfig+0x2a>
 800884a:	2e0c      	cmp	r6, #12
 800884c:	d154      	bne.n	80088f8 <HAL_RCC_OscConfig+0xd0>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800884e:	2f01      	cmp	r7, #1
 8008850:	d152      	bne.n	80088f8 <HAL_RCC_OscConfig+0xd0>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008852:	6823      	ldr	r3, [r4, #0]
 8008854:	0798      	lsls	r0, r3, #30
 8008856:	d502      	bpl.n	800885e <HAL_RCC_OscConfig+0x36>
 8008858:	69ab      	ldr	r3, [r5, #24]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d0e8      	beq.n	8008830 <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800885e:	6823      	ldr	r3, [r4, #0]
 8008860:	6a28      	ldr	r0, [r5, #32]
 8008862:	0719      	lsls	r1, r3, #28
 8008864:	bf56      	itet	pl
 8008866:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 800886a:	6823      	ldrmi	r3, [r4, #0]
 800886c:	091b      	lsrpl	r3, r3, #4
 800886e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008872:	4298      	cmp	r0, r3
 8008874:	d929      	bls.n	80088ca <HAL_RCC_OscConfig+0xa2>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008876:	f7ff feb3 	bl	80085e0 <RCC_SetFlashLatencyFromMSIRange>
 800887a:	2800      	cmp	r0, #0
 800887c:	d1d8      	bne.n	8008830 <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800887e:	6823      	ldr	r3, [r4, #0]
 8008880:	f043 0308 	orr.w	r3, r3, #8
 8008884:	6023      	str	r3, [r4, #0]
 8008886:	6823      	ldr	r3, [r4, #0]
 8008888:	6a2a      	ldr	r2, [r5, #32]
 800888a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800888e:	4313      	orrs	r3, r2
 8008890:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008892:	6863      	ldr	r3, [r4, #4]
 8008894:	69ea      	ldr	r2, [r5, #28]
 8008896:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800889a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800889e:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80088a0:	f7ff ff74 	bl	800878c <HAL_RCC_GetSysClockFreq>
 80088a4:	68a3      	ldr	r3, [r4, #8]
 80088a6:	4a79      	ldr	r2, [pc, #484]	; (8008a8c <HAL_RCC_OscConfig+0x264>)
 80088a8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80088ac:	5cd3      	ldrb	r3, [r2, r3]
 80088ae:	f003 031f 	and.w	r3, r3, #31
 80088b2:	40d8      	lsrs	r0, r3
 80088b4:	4b76      	ldr	r3, [pc, #472]	; (8008a90 <HAL_RCC_OscConfig+0x268>)
 80088b6:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 80088b8:	4b76      	ldr	r3, [pc, #472]	; (8008a94 <HAL_RCC_OscConfig+0x26c>)
 80088ba:	6818      	ldr	r0, [r3, #0]
 80088bc:	f7fe fc14 	bl	80070e8 <HAL_InitTick>
        if(status != HAL_OK)
 80088c0:	2800      	cmp	r0, #0
 80088c2:	d037      	beq.n	8008934 <HAL_RCC_OscConfig+0x10c>
}
 80088c4:	b003      	add	sp, #12
 80088c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80088ca:	6823      	ldr	r3, [r4, #0]
 80088cc:	f043 0308 	orr.w	r3, r3, #8
 80088d0:	6023      	str	r3, [r4, #0]
 80088d2:	6823      	ldr	r3, [r4, #0]
 80088d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80088d8:	4303      	orrs	r3, r0
 80088da:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80088dc:	6863      	ldr	r3, [r4, #4]
 80088de:	69ea      	ldr	r2, [r5, #28]
 80088e0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80088e4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80088e8:	6063      	str	r3, [r4, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80088ea:	2e00      	cmp	r6, #0
 80088ec:	d1d8      	bne.n	80088a0 <HAL_RCC_OscConfig+0x78>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80088ee:	f7ff fe77 	bl	80085e0 <RCC_SetFlashLatencyFromMSIRange>
 80088f2:	2800      	cmp	r0, #0
 80088f4:	d0d4      	beq.n	80088a0 <HAL_RCC_OscConfig+0x78>
 80088f6:	e79b      	b.n	8008830 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80088f8:	69ab      	ldr	r3, [r5, #24]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d03a      	beq.n	8008974 <HAL_RCC_OscConfig+0x14c>
        __HAL_RCC_MSI_ENABLE();
 80088fe:	6823      	ldr	r3, [r4, #0]
 8008900:	f043 0301 	orr.w	r3, r3, #1
 8008904:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8008906:	f7fe fbed 	bl	80070e4 <HAL_GetTick>
 800890a:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800890c:	6823      	ldr	r3, [r4, #0]
 800890e:	079a      	lsls	r2, r3, #30
 8008910:	d528      	bpl.n	8008964 <HAL_RCC_OscConfig+0x13c>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008912:	6823      	ldr	r3, [r4, #0]
 8008914:	f043 0308 	orr.w	r3, r3, #8
 8008918:	6023      	str	r3, [r4, #0]
 800891a:	6823      	ldr	r3, [r4, #0]
 800891c:	6a2a      	ldr	r2, [r5, #32]
 800891e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008922:	4313      	orrs	r3, r2
 8008924:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008926:	6863      	ldr	r3, [r4, #4]
 8008928:	69ea      	ldr	r2, [r5, #28]
 800892a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800892e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8008932:	6063      	str	r3, [r4, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008934:	682b      	ldr	r3, [r5, #0]
 8008936:	07d8      	lsls	r0, r3, #31
 8008938:	d42d      	bmi.n	8008996 <HAL_RCC_OscConfig+0x16e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800893a:	682b      	ldr	r3, [r5, #0]
 800893c:	0799      	lsls	r1, r3, #30
 800893e:	d46b      	bmi.n	8008a18 <HAL_RCC_OscConfig+0x1f0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008940:	682b      	ldr	r3, [r5, #0]
 8008942:	0718      	lsls	r0, r3, #28
 8008944:	f100 80a8 	bmi.w	8008a98 <HAL_RCC_OscConfig+0x270>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008948:	682b      	ldr	r3, [r5, #0]
 800894a:	0759      	lsls	r1, r3, #29
 800894c:	f100 80ce 	bmi.w	8008aec <HAL_RCC_OscConfig+0x2c4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008950:	682b      	ldr	r3, [r5, #0]
 8008952:	069f      	lsls	r7, r3, #26
 8008954:	f100 8137 	bmi.w	8008bc6 <HAL_RCC_OscConfig+0x39e>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008958:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800895a:	2b00      	cmp	r3, #0
 800895c:	f040 815d 	bne.w	8008c1a <HAL_RCC_OscConfig+0x3f2>
  return HAL_OK;
 8008960:	2000      	movs	r0, #0
 8008962:	e7af      	b.n	80088c4 <HAL_RCC_OscConfig+0x9c>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008964:	f7fe fbbe 	bl	80070e4 <HAL_GetTick>
 8008968:	eba0 0008 	sub.w	r0, r0, r8
 800896c:	2802      	cmp	r0, #2
 800896e:	d9cd      	bls.n	800890c <HAL_RCC_OscConfig+0xe4>
            return HAL_TIMEOUT;
 8008970:	2003      	movs	r0, #3
 8008972:	e7a7      	b.n	80088c4 <HAL_RCC_OscConfig+0x9c>
        __HAL_RCC_MSI_DISABLE();
 8008974:	6823      	ldr	r3, [r4, #0]
 8008976:	f023 0301 	bic.w	r3, r3, #1
 800897a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800897c:	f7fe fbb2 	bl	80070e4 <HAL_GetTick>
 8008980:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008982:	6823      	ldr	r3, [r4, #0]
 8008984:	079b      	lsls	r3, r3, #30
 8008986:	d5d5      	bpl.n	8008934 <HAL_RCC_OscConfig+0x10c>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008988:	f7fe fbac 	bl	80070e4 <HAL_GetTick>
 800898c:	eba0 0008 	sub.w	r0, r0, r8
 8008990:	2802      	cmp	r0, #2
 8008992:	d9f6      	bls.n	8008982 <HAL_RCC_OscConfig+0x15a>
 8008994:	e7ec      	b.n	8008970 <HAL_RCC_OscConfig+0x148>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8008996:	2e08      	cmp	r6, #8
 8008998:	d003      	beq.n	80089a2 <HAL_RCC_OscConfig+0x17a>
 800899a:	2e0c      	cmp	r6, #12
 800899c:	d108      	bne.n	80089b0 <HAL_RCC_OscConfig+0x188>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800899e:	2f03      	cmp	r7, #3
 80089a0:	d106      	bne.n	80089b0 <HAL_RCC_OscConfig+0x188>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80089a2:	6823      	ldr	r3, [r4, #0]
 80089a4:	039a      	lsls	r2, r3, #14
 80089a6:	d5c8      	bpl.n	800893a <HAL_RCC_OscConfig+0x112>
 80089a8:	686b      	ldr	r3, [r5, #4]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d1c5      	bne.n	800893a <HAL_RCC_OscConfig+0x112>
 80089ae:	e73f      	b.n	8008830 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80089b0:	686b      	ldr	r3, [r5, #4]
 80089b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80089b6:	d110      	bne.n	80089da <HAL_RCC_OscConfig+0x1b2>
 80089b8:	6823      	ldr	r3, [r4, #0]
 80089ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80089be:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80089c0:	f7fe fb90 	bl	80070e4 <HAL_GetTick>
 80089c4:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80089c6:	6823      	ldr	r3, [r4, #0]
 80089c8:	039b      	lsls	r3, r3, #14
 80089ca:	d4b6      	bmi.n	800893a <HAL_RCC_OscConfig+0x112>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80089cc:	f7fe fb8a 	bl	80070e4 <HAL_GetTick>
 80089d0:	eba0 0008 	sub.w	r0, r0, r8
 80089d4:	2864      	cmp	r0, #100	; 0x64
 80089d6:	d9f6      	bls.n	80089c6 <HAL_RCC_OscConfig+0x19e>
 80089d8:	e7ca      	b.n	8008970 <HAL_RCC_OscConfig+0x148>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80089da:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80089de:	d104      	bne.n	80089ea <HAL_RCC_OscConfig+0x1c2>
 80089e0:	6823      	ldr	r3, [r4, #0]
 80089e2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80089e6:	6023      	str	r3, [r4, #0]
 80089e8:	e7e6      	b.n	80089b8 <HAL_RCC_OscConfig+0x190>
 80089ea:	6822      	ldr	r2, [r4, #0]
 80089ec:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80089f0:	6022      	str	r2, [r4, #0]
 80089f2:	6822      	ldr	r2, [r4, #0]
 80089f4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80089f8:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d1e0      	bne.n	80089c0 <HAL_RCC_OscConfig+0x198>
        tickstart = HAL_GetTick();
 80089fe:	f7fe fb71 	bl	80070e4 <HAL_GetTick>
 8008a02:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008a04:	6823      	ldr	r3, [r4, #0]
 8008a06:	0398      	lsls	r0, r3, #14
 8008a08:	d597      	bpl.n	800893a <HAL_RCC_OscConfig+0x112>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008a0a:	f7fe fb6b 	bl	80070e4 <HAL_GetTick>
 8008a0e:	eba0 0008 	sub.w	r0, r0, r8
 8008a12:	2864      	cmp	r0, #100	; 0x64
 8008a14:	d9f6      	bls.n	8008a04 <HAL_RCC_OscConfig+0x1dc>
 8008a16:	e7ab      	b.n	8008970 <HAL_RCC_OscConfig+0x148>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8008a18:	2e04      	cmp	r6, #4
 8008a1a:	d003      	beq.n	8008a24 <HAL_RCC_OscConfig+0x1fc>
 8008a1c:	2e0c      	cmp	r6, #12
 8008a1e:	d110      	bne.n	8008a42 <HAL_RCC_OscConfig+0x21a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8008a20:	2f02      	cmp	r7, #2
 8008a22:	d10e      	bne.n	8008a42 <HAL_RCC_OscConfig+0x21a>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008a24:	6823      	ldr	r3, [r4, #0]
 8008a26:	0559      	lsls	r1, r3, #21
 8008a28:	d503      	bpl.n	8008a32 <HAL_RCC_OscConfig+0x20a>
 8008a2a:	68eb      	ldr	r3, [r5, #12]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	f43f aeff 	beq.w	8008830 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008a32:	6863      	ldr	r3, [r4, #4]
 8008a34:	692a      	ldr	r2, [r5, #16]
 8008a36:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8008a3a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8008a3e:	6063      	str	r3, [r4, #4]
 8008a40:	e77e      	b.n	8008940 <HAL_RCC_OscConfig+0x118>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008a42:	68eb      	ldr	r3, [r5, #12]
 8008a44:	b17b      	cbz	r3, 8008a66 <HAL_RCC_OscConfig+0x23e>
        __HAL_RCC_HSI_ENABLE();
 8008a46:	6823      	ldr	r3, [r4, #0]
 8008a48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008a4c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8008a4e:	f7fe fb49 	bl	80070e4 <HAL_GetTick>
 8008a52:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008a54:	6823      	ldr	r3, [r4, #0]
 8008a56:	055a      	lsls	r2, r3, #21
 8008a58:	d4eb      	bmi.n	8008a32 <HAL_RCC_OscConfig+0x20a>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008a5a:	f7fe fb43 	bl	80070e4 <HAL_GetTick>
 8008a5e:	1bc0      	subs	r0, r0, r7
 8008a60:	2802      	cmp	r0, #2
 8008a62:	d9f7      	bls.n	8008a54 <HAL_RCC_OscConfig+0x22c>
 8008a64:	e784      	b.n	8008970 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_DISABLE();
 8008a66:	6823      	ldr	r3, [r4, #0]
 8008a68:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008a6c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8008a6e:	f7fe fb39 	bl	80070e4 <HAL_GetTick>
 8008a72:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008a74:	6823      	ldr	r3, [r4, #0]
 8008a76:	055b      	lsls	r3, r3, #21
 8008a78:	f57f af62 	bpl.w	8008940 <HAL_RCC_OscConfig+0x118>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008a7c:	f7fe fb32 	bl	80070e4 <HAL_GetTick>
 8008a80:	1bc0      	subs	r0, r0, r7
 8008a82:	2802      	cmp	r0, #2
 8008a84:	d9f6      	bls.n	8008a74 <HAL_RCC_OscConfig+0x24c>
 8008a86:	e773      	b.n	8008970 <HAL_RCC_OscConfig+0x148>
 8008a88:	40021000 	.word	0x40021000
 8008a8c:	0800e99c 	.word	0x0800e99c
 8008a90:	2009e2a8 	.word	0x2009e2a8
 8008a94:	2009e2ac 	.word	0x2009e2ac
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008a98:	696b      	ldr	r3, [r5, #20]
 8008a9a:	b19b      	cbz	r3, 8008ac4 <HAL_RCC_OscConfig+0x29c>
      __HAL_RCC_LSI_ENABLE();
 8008a9c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8008aa0:	f043 0301 	orr.w	r3, r3, #1
 8008aa4:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8008aa8:	f7fe fb1c 	bl	80070e4 <HAL_GetTick>
 8008aac:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008aae:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8008ab2:	079a      	lsls	r2, r3, #30
 8008ab4:	f53f af48 	bmi.w	8008948 <HAL_RCC_OscConfig+0x120>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008ab8:	f7fe fb14 	bl	80070e4 <HAL_GetTick>
 8008abc:	1bc0      	subs	r0, r0, r7
 8008abe:	2802      	cmp	r0, #2
 8008ac0:	d9f5      	bls.n	8008aae <HAL_RCC_OscConfig+0x286>
 8008ac2:	e755      	b.n	8008970 <HAL_RCC_OscConfig+0x148>
      __HAL_RCC_LSI_DISABLE();
 8008ac4:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8008ac8:	f023 0301 	bic.w	r3, r3, #1
 8008acc:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8008ad0:	f7fe fb08 	bl	80070e4 <HAL_GetTick>
 8008ad4:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008ad6:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8008ada:	079b      	lsls	r3, r3, #30
 8008adc:	f57f af34 	bpl.w	8008948 <HAL_RCC_OscConfig+0x120>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008ae0:	f7fe fb00 	bl	80070e4 <HAL_GetTick>
 8008ae4:	1bc0      	subs	r0, r0, r7
 8008ae6:	2802      	cmp	r0, #2
 8008ae8:	d9f5      	bls.n	8008ad6 <HAL_RCC_OscConfig+0x2ae>
 8008aea:	e741      	b.n	8008970 <HAL_RCC_OscConfig+0x148>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8008aec:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008aee:	00df      	lsls	r7, r3, #3
 8008af0:	d429      	bmi.n	8008b46 <HAL_RCC_OscConfig+0x31e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8008af2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008af4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008af8:	65a3      	str	r3, [r4, #88]	; 0x58
 8008afa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008afc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008b00:	9301      	str	r3, [sp, #4]
 8008b02:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8008b04:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008b08:	4f9c      	ldr	r7, [pc, #624]	; (8008d7c <HAL_RCC_OscConfig+0x554>)
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	05d8      	lsls	r0, r3, #23
 8008b0e:	d51d      	bpl.n	8008b4c <HAL_RCC_OscConfig+0x324>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008b10:	68ab      	ldr	r3, [r5, #8]
 8008b12:	2b01      	cmp	r3, #1
 8008b14:	d12b      	bne.n	8008b6e <HAL_RCC_OscConfig+0x346>
 8008b16:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8008b1a:	f043 0301 	orr.w	r3, r3, #1
 8008b1e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 8008b22:	f7fe fadf 	bl	80070e4 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b26:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8008b2a:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008b2c:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8008b30:	079a      	lsls	r2, r3, #30
 8008b32:	d542      	bpl.n	8008bba <HAL_RCC_OscConfig+0x392>
    if(pwrclkchanged == SET)
 8008b34:	f1b8 0f00 	cmp.w	r8, #0
 8008b38:	f43f af0a 	beq.w	8008950 <HAL_RCC_OscConfig+0x128>
      __HAL_RCC_PWR_CLK_DISABLE();
 8008b3c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008b3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008b42:	65a3      	str	r3, [r4, #88]	; 0x58
 8008b44:	e704      	b.n	8008950 <HAL_RCC_OscConfig+0x128>
    FlagStatus       pwrclkchanged = RESET;
 8008b46:	f04f 0800 	mov.w	r8, #0
 8008b4a:	e7dd      	b.n	8008b08 <HAL_RCC_OscConfig+0x2e0>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008b4c:	683b      	ldr	r3, [r7, #0]
 8008b4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008b52:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8008b54:	f7fe fac6 	bl	80070e4 <HAL_GetTick>
 8008b58:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008b5a:	683b      	ldr	r3, [r7, #0]
 8008b5c:	05d9      	lsls	r1, r3, #23
 8008b5e:	d4d7      	bmi.n	8008b10 <HAL_RCC_OscConfig+0x2e8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008b60:	f7fe fac0 	bl	80070e4 <HAL_GetTick>
 8008b64:	eba0 0009 	sub.w	r0, r0, r9
 8008b68:	2802      	cmp	r0, #2
 8008b6a:	d9f6      	bls.n	8008b5a <HAL_RCC_OscConfig+0x332>
 8008b6c:	e700      	b.n	8008970 <HAL_RCC_OscConfig+0x148>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008b6e:	2b05      	cmp	r3, #5
 8008b70:	d106      	bne.n	8008b80 <HAL_RCC_OscConfig+0x358>
 8008b72:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8008b76:	f043 0304 	orr.w	r3, r3, #4
 8008b7a:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8008b7e:	e7ca      	b.n	8008b16 <HAL_RCC_OscConfig+0x2ee>
 8008b80:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8008b84:	f022 0201 	bic.w	r2, r2, #1
 8008b88:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8008b8c:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8008b90:	f022 0204 	bic.w	r2, r2, #4
 8008b94:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d1c2      	bne.n	8008b22 <HAL_RCC_OscConfig+0x2fa>
      tickstart = HAL_GetTick();
 8008b9c:	f7fe faa2 	bl	80070e4 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008ba0:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8008ba4:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008ba6:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8008baa:	079b      	lsls	r3, r3, #30
 8008bac:	d5c2      	bpl.n	8008b34 <HAL_RCC_OscConfig+0x30c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008bae:	f7fe fa99 	bl	80070e4 <HAL_GetTick>
 8008bb2:	1bc0      	subs	r0, r0, r7
 8008bb4:	4548      	cmp	r0, r9
 8008bb6:	d9f6      	bls.n	8008ba6 <HAL_RCC_OscConfig+0x37e>
 8008bb8:	e6da      	b.n	8008970 <HAL_RCC_OscConfig+0x148>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008bba:	f7fe fa93 	bl	80070e4 <HAL_GetTick>
 8008bbe:	1bc0      	subs	r0, r0, r7
 8008bc0:	4548      	cmp	r0, r9
 8008bc2:	d9b3      	bls.n	8008b2c <HAL_RCC_OscConfig+0x304>
 8008bc4:	e6d4      	b.n	8008970 <HAL_RCC_OscConfig+0x148>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008bc6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008bc8:	b19b      	cbz	r3, 8008bf2 <HAL_RCC_OscConfig+0x3ca>
      __HAL_RCC_HSI48_ENABLE();
 8008bca:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8008bce:	f043 0301 	orr.w	r3, r3, #1
 8008bd2:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      tickstart = HAL_GetTick();
 8008bd6:	f7fe fa85 	bl	80070e4 <HAL_GetTick>
 8008bda:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008bdc:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8008be0:	0798      	lsls	r0, r3, #30
 8008be2:	f53f aeb9 	bmi.w	8008958 <HAL_RCC_OscConfig+0x130>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008be6:	f7fe fa7d 	bl	80070e4 <HAL_GetTick>
 8008bea:	1bc0      	subs	r0, r0, r7
 8008bec:	2802      	cmp	r0, #2
 8008bee:	d9f5      	bls.n	8008bdc <HAL_RCC_OscConfig+0x3b4>
 8008bf0:	e6be      	b.n	8008970 <HAL_RCC_OscConfig+0x148>
      __HAL_RCC_HSI48_DISABLE();
 8008bf2:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8008bf6:	f023 0301 	bic.w	r3, r3, #1
 8008bfa:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      tickstart = HAL_GetTick();
 8008bfe:	f7fe fa71 	bl	80070e4 <HAL_GetTick>
 8008c02:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008c04:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8008c08:	0799      	lsls	r1, r3, #30
 8008c0a:	f57f aea5 	bpl.w	8008958 <HAL_RCC_OscConfig+0x130>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008c0e:	f7fe fa69 	bl	80070e4 <HAL_GetTick>
 8008c12:	1bc0      	subs	r0, r0, r7
 8008c14:	2802      	cmp	r0, #2
 8008c16:	d9f5      	bls.n	8008c04 <HAL_RCC_OscConfig+0x3dc>
 8008c18:	e6aa      	b.n	8008970 <HAL_RCC_OscConfig+0x148>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008c1a:	2b02      	cmp	r3, #2
 8008c1c:	f040 808c 	bne.w	8008d38 <HAL_RCC_OscConfig+0x510>
      pll_config = RCC->PLLCFGR;
 8008c20:	68e3      	ldr	r3, [r4, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c22:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8008c24:	f003 0103 	and.w	r1, r3, #3
 8008c28:	4291      	cmp	r1, r2
 8008c2a:	d122      	bne.n	8008c72 <HAL_RCC_OscConfig+0x44a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008c2c:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8008c2e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008c32:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c34:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8008c38:	d11b      	bne.n	8008c72 <HAL_RCC_OscConfig+0x44a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008c3a:	6b69      	ldr	r1, [r5, #52]	; 0x34
 8008c3c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008c40:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8008c44:	d115      	bne.n	8008c72 <HAL_RCC_OscConfig+0x44a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008c46:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 8008c48:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008c4c:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8008c50:	d10f      	bne.n	8008c72 <HAL_RCC_OscConfig+0x44a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008c52:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8008c54:	0852      	lsrs	r2, r2, #1
 8008c56:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8008c5a:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008c5c:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8008c60:	d107      	bne.n	8008c72 <HAL_RCC_OscConfig+0x44a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8008c62:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8008c64:	0852      	lsrs	r2, r2, #1
 8008c66:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8008c6a:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008c6c:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8008c70:	d049      	beq.n	8008d06 <HAL_RCC_OscConfig+0x4de>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8008c72:	2e0c      	cmp	r6, #12
 8008c74:	f43f addc 	beq.w	8008830 <HAL_RCC_OscConfig+0x8>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8008c78:	6823      	ldr	r3, [r4, #0]
 8008c7a:	015a      	lsls	r2, r3, #5
 8008c7c:	f53f add8 	bmi.w	8008830 <HAL_RCC_OscConfig+0x8>
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8008c80:	6823      	ldr	r3, [r4, #0]
 8008c82:	00db      	lsls	r3, r3, #3
 8008c84:	f53f add4 	bmi.w	8008830 <HAL_RCC_OscConfig+0x8>
            __HAL_RCC_PLL_DISABLE();
 8008c88:	6823      	ldr	r3, [r4, #0]
 8008c8a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008c8e:	6023      	str	r3, [r4, #0]
            tickstart = HAL_GetTick();
 8008c90:	f7fe fa28 	bl	80070e4 <HAL_GetTick>
 8008c94:	4606      	mov	r6, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008c96:	6823      	ldr	r3, [r4, #0]
 8008c98:	019f      	lsls	r7, r3, #6
 8008c9a:	d42e      	bmi.n	8008cfa <HAL_RCC_OscConfig+0x4d2>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008c9c:	68e2      	ldr	r2, [r4, #12]
 8008c9e:	4b38      	ldr	r3, [pc, #224]	; (8008d80 <HAL_RCC_OscConfig+0x558>)
 8008ca0:	4013      	ands	r3, r2
 8008ca2:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8008ca4:	4313      	orrs	r3, r2
 8008ca6:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8008ca8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8008cac:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8008cae:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8008cb2:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8008cb4:	3a01      	subs	r2, #1
 8008cb6:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8008cba:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8008cbc:	0852      	lsrs	r2, r2, #1
 8008cbe:	3a01      	subs	r2, #1
 8008cc0:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8008cc4:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8008cc6:	0852      	lsrs	r2, r2, #1
 8008cc8:	3a01      	subs	r2, #1
 8008cca:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8008cce:	60e3      	str	r3, [r4, #12]
            __HAL_RCC_PLL_ENABLE();
 8008cd0:	6823      	ldr	r3, [r4, #0]
 8008cd2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008cd6:	6023      	str	r3, [r4, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008cd8:	68e3      	ldr	r3, [r4, #12]
 8008cda:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008cde:	60e3      	str	r3, [r4, #12]
            tickstart = HAL_GetTick();
 8008ce0:	f7fe fa00 	bl	80070e4 <HAL_GetTick>
 8008ce4:	4605      	mov	r5, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008ce6:	6823      	ldr	r3, [r4, #0]
 8008ce8:	0198      	lsls	r0, r3, #6
 8008cea:	f53f ae39 	bmi.w	8008960 <HAL_RCC_OscConfig+0x138>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008cee:	f7fe f9f9 	bl	80070e4 <HAL_GetTick>
 8008cf2:	1b40      	subs	r0, r0, r5
 8008cf4:	2802      	cmp	r0, #2
 8008cf6:	d9f6      	bls.n	8008ce6 <HAL_RCC_OscConfig+0x4be>
 8008cf8:	e63a      	b.n	8008970 <HAL_RCC_OscConfig+0x148>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008cfa:	f7fe f9f3 	bl	80070e4 <HAL_GetTick>
 8008cfe:	1b80      	subs	r0, r0, r6
 8008d00:	2802      	cmp	r0, #2
 8008d02:	d9c8      	bls.n	8008c96 <HAL_RCC_OscConfig+0x46e>
 8008d04:	e634      	b.n	8008970 <HAL_RCC_OscConfig+0x148>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008d06:	6823      	ldr	r3, [r4, #0]
 8008d08:	0199      	lsls	r1, r3, #6
 8008d0a:	f53f ae29 	bmi.w	8008960 <HAL_RCC_OscConfig+0x138>
          __HAL_RCC_PLL_ENABLE();
 8008d0e:	6823      	ldr	r3, [r4, #0]
 8008d10:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008d14:	6023      	str	r3, [r4, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008d16:	68e3      	ldr	r3, [r4, #12]
 8008d18:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008d1c:	60e3      	str	r3, [r4, #12]
          tickstart = HAL_GetTick();
 8008d1e:	f7fe f9e1 	bl	80070e4 <HAL_GetTick>
 8008d22:	4605      	mov	r5, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008d24:	6823      	ldr	r3, [r4, #0]
 8008d26:	019a      	lsls	r2, r3, #6
 8008d28:	f53f ae1a 	bmi.w	8008960 <HAL_RCC_OscConfig+0x138>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008d2c:	f7fe f9da 	bl	80070e4 <HAL_GetTick>
 8008d30:	1b40      	subs	r0, r0, r5
 8008d32:	2802      	cmp	r0, #2
 8008d34:	d9f6      	bls.n	8008d24 <HAL_RCC_OscConfig+0x4fc>
 8008d36:	e61b      	b.n	8008970 <HAL_RCC_OscConfig+0x148>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8008d38:	2e0c      	cmp	r6, #12
 8008d3a:	f43f ad79 	beq.w	8008830 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_PLL_DISABLE();
 8008d3e:	6823      	ldr	r3, [r4, #0]
 8008d40:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008d44:	6023      	str	r3, [r4, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8008d46:	6823      	ldr	r3, [r4, #0]
 8008d48:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8008d4c:	bf02      	ittt	eq
 8008d4e:	68e3      	ldreq	r3, [r4, #12]
 8008d50:	f023 0303 	biceq.w	r3, r3, #3
 8008d54:	60e3      	streq	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8008d56:	68e3      	ldr	r3, [r4, #12]
 8008d58:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8008d5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008d60:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8008d62:	f7fe f9bf 	bl	80070e4 <HAL_GetTick>
 8008d66:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008d68:	6823      	ldr	r3, [r4, #0]
 8008d6a:	019b      	lsls	r3, r3, #6
 8008d6c:	f57f adf8 	bpl.w	8008960 <HAL_RCC_OscConfig+0x138>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008d70:	f7fe f9b8 	bl	80070e4 <HAL_GetTick>
 8008d74:	1b40      	subs	r0, r0, r5
 8008d76:	2802      	cmp	r0, #2
 8008d78:	d9f6      	bls.n	8008d68 <HAL_RCC_OscConfig+0x540>
 8008d7a:	e5f9      	b.n	8008970 <HAL_RCC_OscConfig+0x148>
 8008d7c:	40007000 	.word	0x40007000
 8008d80:	019d800c 	.word	0x019d800c

08008d84 <HAL_RCC_ClockConfig>:
{
 8008d84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d88:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 8008d8a:	4605      	mov	r5, r0
 8008d8c:	b910      	cbnz	r0, 8008d94 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8008d8e:	2001      	movs	r0, #1
}
 8008d90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008d94:	4a6f      	ldr	r2, [pc, #444]	; (8008f54 <HAL_RCC_ClockConfig+0x1d0>)
 8008d96:	6813      	ldr	r3, [r2, #0]
 8008d98:	f003 030f 	and.w	r3, r3, #15
 8008d9c:	428b      	cmp	r3, r1
 8008d9e:	d335      	bcc.n	8008e0c <HAL_RCC_ClockConfig+0x88>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008da0:	6829      	ldr	r1, [r5, #0]
 8008da2:	f011 0701 	ands.w	r7, r1, #1
 8008da6:	d13c      	bne.n	8008e22 <HAL_RCC_ClockConfig+0x9e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008da8:	682a      	ldr	r2, [r5, #0]
 8008daa:	0791      	lsls	r1, r2, #30
 8008dac:	f140 80b7 	bpl.w	8008f1e <HAL_RCC_ClockConfig+0x19a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008db0:	4969      	ldr	r1, [pc, #420]	; (8008f58 <HAL_RCC_ClockConfig+0x1d4>)
 8008db2:	68a8      	ldr	r0, [r5, #8]
 8008db4:	688b      	ldr	r3, [r1, #8]
 8008db6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008dba:	4303      	orrs	r3, r0
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8008dbc:	608b      	str	r3, [r1, #8]
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008dbe:	4965      	ldr	r1, [pc, #404]	; (8008f54 <HAL_RCC_ClockConfig+0x1d0>)
 8008dc0:	680b      	ldr	r3, [r1, #0]
 8008dc2:	f003 030f 	and.w	r3, r3, #15
 8008dc6:	42b3      	cmp	r3, r6
 8008dc8:	f200 80b1 	bhi.w	8008f2e <HAL_RCC_ClockConfig+0x1aa>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008dcc:	f012 0f04 	tst.w	r2, #4
 8008dd0:	4c61      	ldr	r4, [pc, #388]	; (8008f58 <HAL_RCC_ClockConfig+0x1d4>)
 8008dd2:	f040 80b8 	bne.w	8008f46 <HAL_RCC_ClockConfig+0x1c2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008dd6:	0713      	lsls	r3, r2, #28
 8008dd8:	d506      	bpl.n	8008de8 <HAL_RCC_ClockConfig+0x64>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008dda:	68a3      	ldr	r3, [r4, #8]
 8008ddc:	692a      	ldr	r2, [r5, #16]
 8008dde:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8008de2:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8008de6:	60a3      	str	r3, [r4, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008de8:	f7ff fcd0 	bl	800878c <HAL_RCC_GetSysClockFreq>
 8008dec:	68a3      	ldr	r3, [r4, #8]
 8008dee:	4a5b      	ldr	r2, [pc, #364]	; (8008f5c <HAL_RCC_ClockConfig+0x1d8>)
 8008df0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8008df4:	5cd3      	ldrb	r3, [r2, r3]
 8008df6:	f003 031f 	and.w	r3, r3, #31
 8008dfa:	40d8      	lsrs	r0, r3
 8008dfc:	4b58      	ldr	r3, [pc, #352]	; (8008f60 <HAL_RCC_ClockConfig+0x1dc>)
 8008dfe:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 8008e00:	4b58      	ldr	r3, [pc, #352]	; (8008f64 <HAL_RCC_ClockConfig+0x1e0>)
 8008e02:	6818      	ldr	r0, [r3, #0]
}
 8008e04:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  status = HAL_InitTick(uwTickPrio);
 8008e08:	f7fe b96e 	b.w	80070e8 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008e0c:	6813      	ldr	r3, [r2, #0]
 8008e0e:	f023 030f 	bic.w	r3, r3, #15
 8008e12:	430b      	orrs	r3, r1
 8008e14:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008e16:	6813      	ldr	r3, [r2, #0]
 8008e18:	f003 030f 	and.w	r3, r3, #15
 8008e1c:	428b      	cmp	r3, r1
 8008e1e:	d1b6      	bne.n	8008d8e <HAL_RCC_ClockConfig+0xa>
 8008e20:	e7be      	b.n	8008da0 <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008e22:	686b      	ldr	r3, [r5, #4]
 8008e24:	4c4c      	ldr	r4, [pc, #304]	; (8008f58 <HAL_RCC_ClockConfig+0x1d4>)
 8008e26:	2b03      	cmp	r3, #3
 8008e28:	d163      	bne.n	8008ef2 <HAL_RCC_ClockConfig+0x16e>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008e2a:	6823      	ldr	r3, [r4, #0]
 8008e2c:	019b      	lsls	r3, r3, #6
 8008e2e:	d5ae      	bpl.n	8008d8e <HAL_RCC_ClockConfig+0xa>
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
  uint32_t msirange = 0U;
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 8008e30:	68e3      	ldr	r3, [r4, #12]
 8008e32:	f003 0303 	and.w	r3, r3, #3
 8008e36:	2b01      	cmp	r3, #1
 8008e38:	d145      	bne.n	8008ec6 <HAL_RCC_ClockConfig+0x142>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8008e3a:	6823      	ldr	r3, [r4, #0]
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8008e3c:	4a4a      	ldr	r2, [pc, #296]	; (8008f68 <HAL_RCC_ClockConfig+0x1e4>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8008e3e:	071f      	lsls	r7, r3, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8008e40:	bf55      	itete	pl
 8008e42:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8008e46:	6823      	ldrmi	r3, [r4, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8008e48:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8008e4c:	f3c3 1303 	ubfxmi	r3, r3, #4, #4
    msirange = MSIRangeTable[msirange];
 8008e50:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008e54:	68e3      	ldr	r3, [r4, #12]
 8008e56:	f003 0303 	and.w	r3, r3, #3

  switch (pllsource)
 8008e5a:	2b02      	cmp	r3, #2
 8008e5c:	d035      	beq.n	8008eca <HAL_RCC_ClockConfig+0x146>
 8008e5e:	4843      	ldr	r0, [pc, #268]	; (8008f6c <HAL_RCC_ClockConfig+0x1e8>)
 8008e60:	2b03      	cmp	r3, #3
 8008e62:	bf08      	it	eq
 8008e64:	4602      	moveq	r2, r0
  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
    break;
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008e66:	68e0      	ldr	r0, [r4, #12]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8008e68:	68e3      	ldr	r3, [r4, #12]
 8008e6a:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8008e6e:	4353      	muls	r3, r2
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008e70:	68e2      	ldr	r2, [r4, #12]
 8008e72:	f3c2 6241 	ubfx	r2, r2, #25, #2
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008e76:	f3c0 1003 	ubfx	r0, r0, #4, #4
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008e7a:	3201      	adds	r2, #1
 8008e7c:	0052      	lsls	r2, r2, #1
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008e7e:	3001      	adds	r0, #1
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8008e80:	fbb3 f3f0 	udiv	r3, r3, r0
  sysclockfreq = pllvco / pllr;
 8008e84:	fbb3 f3f2 	udiv	r3, r3, r2
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8008e88:	4a39      	ldr	r2, [pc, #228]	; (8008f70 <HAL_RCC_ClockConfig+0x1ec>)
 8008e8a:	4293      	cmp	r3, r2
 8008e8c:	d81f      	bhi.n	8008ece <HAL_RCC_ClockConfig+0x14a>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8008e8e:	2700      	movs	r7, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008e90:	68a3      	ldr	r3, [r4, #8]
 8008e92:	686a      	ldr	r2, [r5, #4]
 8008e94:	f023 0303 	bic.w	r3, r3, #3
 8008e98:	4313      	orrs	r3, r2
 8008e9a:	60a3      	str	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8008e9c:	f7fe f922 	bl	80070e4 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008ea0:	f241 3988 	movw	r9, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8008ea4:	4680      	mov	r8, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008ea6:	68a3      	ldr	r3, [r4, #8]
 8008ea8:	686a      	ldr	r2, [r5, #4]
 8008eaa:	f003 030c 	and.w	r3, r3, #12
 8008eae:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8008eb2:	f43f af79 	beq.w	8008da8 <HAL_RCC_ClockConfig+0x24>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008eb6:	f7fe f915 	bl	80070e4 <HAL_GetTick>
 8008eba:	eba0 0008 	sub.w	r0, r0, r8
 8008ebe:	4548      	cmp	r0, r9
 8008ec0:	d9f1      	bls.n	8008ea6 <HAL_RCC_ClockConfig+0x122>
        return HAL_TIMEOUT;
 8008ec2:	2003      	movs	r0, #3
 8008ec4:	e764      	b.n	8008d90 <HAL_RCC_ClockConfig+0xc>
  uint32_t msirange = 0U;
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	e7c4      	b.n	8008e54 <HAL_RCC_ClockConfig+0xd0>
    pllvco = HSI_VALUE;
 8008eca:	4a2a      	ldr	r2, [pc, #168]	; (8008f74 <HAL_RCC_ClockConfig+0x1f0>)
 8008ecc:	e7cb      	b.n	8008e66 <HAL_RCC_ClockConfig+0xe2>
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8008ece:	68a3      	ldr	r3, [r4, #8]
 8008ed0:	f013 0ff0 	tst.w	r3, #240	; 0xf0
 8008ed4:	d107      	bne.n	8008ee6 <HAL_RCC_ClockConfig+0x162>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008ed6:	68a3      	ldr	r3, [r4, #8]
 8008ed8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008edc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ee0:	60a3      	str	r3, [r4, #8]
        hpre = RCC_SYSCLK_DIV2;
 8008ee2:	2780      	movs	r7, #128	; 0x80
 8008ee4:	e7d4      	b.n	8008e90 <HAL_RCC_ClockConfig+0x10c>
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8008ee6:	0788      	lsls	r0, r1, #30
 8008ee8:	d5d1      	bpl.n	8008e8e <HAL_RCC_ClockConfig+0x10a>
 8008eea:	68ab      	ldr	r3, [r5, #8]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d1ce      	bne.n	8008e8e <HAL_RCC_ClockConfig+0x10a>
 8008ef0:	e7f1      	b.n	8008ed6 <HAL_RCC_ClockConfig+0x152>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008ef2:	2b02      	cmp	r3, #2
 8008ef4:	d10a      	bne.n	8008f0c <HAL_RCC_ClockConfig+0x188>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008ef6:	6823      	ldr	r3, [r4, #0]
 8008ef8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008efc:	f43f af47 	beq.w	8008d8e <HAL_RCC_ClockConfig+0xa>
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8008f00:	f7ff fc44 	bl	800878c <HAL_RCC_GetSysClockFreq>
 8008f04:	4b1a      	ldr	r3, [pc, #104]	; (8008f70 <HAL_RCC_ClockConfig+0x1ec>)
 8008f06:	4298      	cmp	r0, r3
 8008f08:	d9c1      	bls.n	8008e8e <HAL_RCC_ClockConfig+0x10a>
 8008f0a:	e7e4      	b.n	8008ed6 <HAL_RCC_ClockConfig+0x152>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8008f0c:	b91b      	cbnz	r3, 8008f16 <HAL_RCC_ClockConfig+0x192>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008f0e:	6823      	ldr	r3, [r4, #0]
 8008f10:	f013 0f02 	tst.w	r3, #2
 8008f14:	e7f2      	b.n	8008efc <HAL_RCC_ClockConfig+0x178>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008f16:	6823      	ldr	r3, [r4, #0]
 8008f18:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8008f1c:	e7ee      	b.n	8008efc <HAL_RCC_ClockConfig+0x178>
    if(hpre == RCC_SYSCLK_DIV2)
 8008f1e:	2f80      	cmp	r7, #128	; 0x80
 8008f20:	f47f af4d 	bne.w	8008dbe <HAL_RCC_ClockConfig+0x3a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8008f24:	490c      	ldr	r1, [pc, #48]	; (8008f58 <HAL_RCC_ClockConfig+0x1d4>)
 8008f26:	688b      	ldr	r3, [r1, #8]
 8008f28:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008f2c:	e746      	b.n	8008dbc <HAL_RCC_ClockConfig+0x38>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008f2e:	680b      	ldr	r3, [r1, #0]
 8008f30:	f023 030f 	bic.w	r3, r3, #15
 8008f34:	4333      	orrs	r3, r6
 8008f36:	600b      	str	r3, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008f38:	680b      	ldr	r3, [r1, #0]
 8008f3a:	f003 030f 	and.w	r3, r3, #15
 8008f3e:	42b3      	cmp	r3, r6
 8008f40:	f47f af25 	bne.w	8008d8e <HAL_RCC_ClockConfig+0xa>
 8008f44:	e742      	b.n	8008dcc <HAL_RCC_ClockConfig+0x48>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008f46:	68a3      	ldr	r3, [r4, #8]
 8008f48:	68e9      	ldr	r1, [r5, #12]
 8008f4a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8008f4e:	430b      	orrs	r3, r1
 8008f50:	60a3      	str	r3, [r4, #8]
 8008f52:	e740      	b.n	8008dd6 <HAL_RCC_ClockConfig+0x52>
 8008f54:	40022000 	.word	0x40022000
 8008f58:	40021000 	.word	0x40021000
 8008f5c:	0800e99c 	.word	0x0800e99c
 8008f60:	2009e2a8 	.word	0x2009e2a8
 8008f64:	2009e2ac 	.word	0x2009e2ac
 8008f68:	0800e9b4 	.word	0x0800e9b4
 8008f6c:	007a1200 	.word	0x007a1200
 8008f70:	04c4b400 	.word	0x04c4b400
 8008f74:	00f42400 	.word	0x00f42400

08008f78 <HAL_RCC_GetHCLKFreq>:
}
 8008f78:	4b01      	ldr	r3, [pc, #4]	; (8008f80 <HAL_RCC_GetHCLKFreq+0x8>)
 8008f7a:	6818      	ldr	r0, [r3, #0]
 8008f7c:	4770      	bx	lr
 8008f7e:	bf00      	nop
 8008f80:	2009e2a8 	.word	0x2009e2a8

08008f84 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008f84:	4b05      	ldr	r3, [pc, #20]	; (8008f9c <HAL_RCC_GetPCLK1Freq+0x18>)
 8008f86:	4a06      	ldr	r2, [pc, #24]	; (8008fa0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8008f88:	689b      	ldr	r3, [r3, #8]
 8008f8a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8008f8e:	5cd3      	ldrb	r3, [r2, r3]
 8008f90:	4a04      	ldr	r2, [pc, #16]	; (8008fa4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008f92:	6810      	ldr	r0, [r2, #0]
 8008f94:	f003 031f 	and.w	r3, r3, #31
}
 8008f98:	40d8      	lsrs	r0, r3
 8008f9a:	4770      	bx	lr
 8008f9c:	40021000 	.word	0x40021000
 8008fa0:	0800e9ac 	.word	0x0800e9ac
 8008fa4:	2009e2a8 	.word	0x2009e2a8

08008fa8 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008fa8:	4b05      	ldr	r3, [pc, #20]	; (8008fc0 <HAL_RCC_GetPCLK2Freq+0x18>)
 8008faa:	4a06      	ldr	r2, [pc, #24]	; (8008fc4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8008fac:	689b      	ldr	r3, [r3, #8]
 8008fae:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8008fb2:	5cd3      	ldrb	r3, [r2, r3]
 8008fb4:	4a04      	ldr	r2, [pc, #16]	; (8008fc8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008fb6:	6810      	ldr	r0, [r2, #0]
 8008fb8:	f003 031f 	and.w	r3, r3, #31
}
 8008fbc:	40d8      	lsrs	r0, r3
 8008fbe:	4770      	bx	lr
 8008fc0:	40021000 	.word	0x40021000
 8008fc4:	0800e9ac 	.word	0x0800e9ac
 8008fc8:	2009e2a8 	.word	0x2009e2a8

08008fcc <HAL_RCC_GetOscConfig>:
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_MSI | \
 8008fcc:	233f      	movs	r3, #63	; 0x3f
 8008fce:	6003      	str	r3, [r0, #0]
  if(READ_BIT(RCC->CR, RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 8008fd0:	4b2e      	ldr	r3, [pc, #184]	; (800908c <HAL_RCC_GetOscConfig+0xc0>)
 8008fd2:	681a      	ldr	r2, [r3, #0]
 8008fd4:	0351      	lsls	r1, r2, #13
 8008fd6:	d54a      	bpl.n	800906e <HAL_RCC_GetOscConfig+0xa2>
    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 8008fd8:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 8008fdc:	6042      	str	r2, [r0, #4]
  if(READ_BIT(RCC->CR, RCC_CR_MSION) == RCC_CR_MSION)
 8008fde:	681a      	ldr	r2, [r3, #0]
 8008fe0:	f002 0201 	and.w	r2, r2, #1
 8008fe4:	6182      	str	r2, [r0, #24]
  RCC_OscInitStruct->MSICalibrationValue = READ_BIT(RCC->ICSCR, RCC_ICSCR_MSITRIM) >> RCC_ICSCR_MSITRIM_Pos;
 8008fe6:	685a      	ldr	r2, [r3, #4]
 8008fe8:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8008fec:	61c2      	str	r2, [r0, #28]
  RCC_OscInitStruct->MSIClockRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8008fee:	681a      	ldr	r2, [r3, #0]
 8008ff0:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8008ff4:	6202      	str	r2, [r0, #32]
  if(READ_BIT(RCC->CR, RCC_CR_HSION) == RCC_CR_HSION)
 8008ff6:	681a      	ldr	r2, [r3, #0]
    RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 8008ff8:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8008ffc:	60c2      	str	r2, [r0, #12]
  RCC_OscInitStruct->HSICalibrationValue = READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos;
 8008ffe:	685a      	ldr	r2, [r3, #4]
 8009000:	f3c2 6206 	ubfx	r2, r2, #24, #7
 8009004:	6102      	str	r2, [r0, #16]
  if(READ_BIT(RCC->BDCR, RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 8009006:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800900a:	0752      	lsls	r2, r2, #29
 800900c:	d536      	bpl.n	800907c <HAL_RCC_GetOscConfig+0xb0>
      RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 800900e:	2205      	movs	r2, #5
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 8009010:	6082      	str	r2, [r0, #8]
  if(READ_BIT(RCC->CSR, RCC_CSR_LSION) == RCC_CSR_LSION)
 8009012:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8009016:	f002 0201 	and.w	r2, r2, #1
 800901a:	6142      	str	r2, [r0, #20]
  if(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON) == RCC_CRRCR_HSI48ON)
 800901c:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8009020:	f002 0201 	and.w	r2, r2, #1
 8009024:	6242      	str	r2, [r0, #36]	; 0x24
  if(READ_BIT(RCC->CR, RCC_CR_PLLON) == RCC_CR_PLLON)
 8009026:	681a      	ldr	r2, [r3, #0]
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 8009028:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
 800902c:	bf14      	ite	ne
 800902e:	2202      	movne	r2, #2
 8009030:	2201      	moveq	r2, #1
 8009032:	6282      	str	r2, [r0, #40]	; 0x28
  RCC_OscInitStruct->PLL.PLLSource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009034:	68da      	ldr	r2, [r3, #12]
 8009036:	f002 0203 	and.w	r2, r2, #3
 800903a:	62c2      	str	r2, [r0, #44]	; 0x2c
  RCC_OscInitStruct->PLL.PLLM = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U;
 800903c:	68da      	ldr	r2, [r3, #12]
 800903e:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8009042:	3201      	adds	r2, #1
 8009044:	6302      	str	r2, [r0, #48]	; 0x30
  RCC_OscInitStruct->PLL.PLLN = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8009046:	68da      	ldr	r2, [r3, #12]
 8009048:	f3c2 2206 	ubfx	r2, r2, #8, #7
 800904c:	6342      	str	r2, [r0, #52]	; 0x34
  RCC_OscInitStruct->PLL.PLLQ = (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 800904e:	68da      	ldr	r2, [r3, #12]
 8009050:	f3c2 5241 	ubfx	r2, r2, #21, #2
 8009054:	3201      	adds	r2, #1
 8009056:	0052      	lsls	r2, r2, #1
 8009058:	63c2      	str	r2, [r0, #60]	; 0x3c
  RCC_OscInitStruct->PLL.PLLR = (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) << 1U);
 800905a:	68da      	ldr	r2, [r3, #12]
 800905c:	f3c2 6241 	ubfx	r2, r2, #25, #2
 8009060:	3201      	adds	r2, #1
 8009062:	0052      	lsls	r2, r2, #1
 8009064:	6402      	str	r2, [r0, #64]	; 0x40
  RCC_OscInitStruct->PLL.PLLP = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8009066:	68db      	ldr	r3, [r3, #12]
 8009068:	0edb      	lsrs	r3, r3, #27
 800906a:	6383      	str	r3, [r0, #56]	; 0x38
}
 800906c:	4770      	bx	lr
  else if(READ_BIT(RCC->CR, RCC_CR_HSEON) == RCC_CR_HSEON)
 800906e:	681a      	ldr	r2, [r3, #0]
 8009070:	f412 3280 	ands.w	r2, r2, #65536	; 0x10000
    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 8009074:	bf18      	it	ne
 8009076:	f44f 3280 	movne.w	r2, #65536	; 0x10000
 800907a:	e7af      	b.n	8008fdc <HAL_RCC_GetOscConfig+0x10>
  else if(READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 800907c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8009080:	f012 0201 	ands.w	r2, r2, #1
      RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 8009084:	bf18      	it	ne
 8009086:	2201      	movne	r2, #1
 8009088:	e7c2      	b.n	8009010 <HAL_RCC_GetOscConfig+0x44>
 800908a:	bf00      	nop
 800908c:	40021000 	.word	0x40021000

08009090 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8009090:	230f      	movs	r3, #15
 8009092:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8009094:	4b0b      	ldr	r3, [pc, #44]	; (80090c4 <HAL_RCC_GetClockConfig+0x34>)
 8009096:	689a      	ldr	r2, [r3, #8]
 8009098:	f002 0203 	and.w	r2, r2, #3
 800909c:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800909e:	689a      	ldr	r2, [r3, #8]
 80090a0:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 80090a4:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80090a6:	689a      	ldr	r2, [r3, #8]
 80090a8:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80090ac:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80090ae:	689b      	ldr	r3, [r3, #8]
 80090b0:	08db      	lsrs	r3, r3, #3
 80090b2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80090b6:	6103      	str	r3, [r0, #16]
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80090b8:	4b03      	ldr	r3, [pc, #12]	; (80090c8 <HAL_RCC_GetClockConfig+0x38>)
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	f003 030f 	and.w	r3, r3, #15
 80090c0:	600b      	str	r3, [r1, #0]
}
 80090c2:	4770      	bx	lr
 80090c4:	40021000 	.word	0x40021000
 80090c8:	40022000 	.word	0x40022000

080090cc <HAL_RCC_EnableCSS>:
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 80090cc:	4a02      	ldr	r2, [pc, #8]	; (80090d8 <HAL_RCC_EnableCSS+0xc>)
 80090ce:	6813      	ldr	r3, [r2, #0]
 80090d0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80090d4:	6013      	str	r3, [r2, #0]
}
 80090d6:	4770      	bx	lr
 80090d8:	40021000 	.word	0x40021000

080090dc <HAL_RCC_CSSCallback>:
}
 80090dc:	4770      	bx	lr
	...

080090e0 <HAL_RCC_NMI_IRQHandler>:
{
 80090e0:	b510      	push	{r4, lr}
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 80090e2:	4c05      	ldr	r4, [pc, #20]	; (80090f8 <HAL_RCC_NMI_IRQHandler+0x18>)
 80090e4:	69e3      	ldr	r3, [r4, #28]
 80090e6:	05db      	lsls	r3, r3, #23
 80090e8:	d504      	bpl.n	80090f4 <HAL_RCC_NMI_IRQHandler+0x14>
    HAL_RCC_CSSCallback();
 80090ea:	f7ff fff7 	bl	80090dc <HAL_RCC_CSSCallback>
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 80090ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80090f2:	6223      	str	r3, [r4, #32]
}
 80090f4:	bd10      	pop	{r4, pc}
 80090f6:	bf00      	nop
 80090f8:	40021000 	.word	0x40021000

080090fc <RCCEx_GetSAIxPeriphCLKFreq>:
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 80090fc:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 8009100:	4a3d      	ldr	r2, [pc, #244]	; (80091f8 <RCCEx_GetSAIxPeriphCLKFreq+0xfc>)
 8009102:	d108      	bne.n	8009116 <RCCEx_GetSAIxPeriphCLKFreq+0x1a>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8009104:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8009108:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800910c:	2b60      	cmp	r3, #96	; 0x60
 800910e:	d12d      	bne.n	800916c <RCCEx_GetSAIxPeriphCLKFreq+0x70>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8009110:	f64b 3080 	movw	r0, #48000	; 0xbb80
 8009114:	4770      	bx	lr
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8009116:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800911a:	d12a      	bne.n	8009172 <RCCEx_GetSAIxPeriphCLKFreq+0x76>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800911c:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8009120:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8009124:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009128:	d0f2      	beq.n	8009110 <RCCEx_GetSAIxPeriphCLKFreq+0x14>
  if(frequency == 0U)
  {
    pllvco = InputFrequency;

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 800912a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800912e:	d15c      	bne.n	80091ea <RCCEx_GetSAIxPeriphCLKFreq+0xee>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8009130:	6810      	ldr	r0, [r2, #0]
 8009132:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8009136:	d05d      	beq.n	80091f4 <RCCEx_GetSAIxPeriphCLKFreq+0xf8>
 8009138:	68d0      	ldr	r0, [r2, #12]
 800913a:	f410 3080 	ands.w	r0, r0, #65536	; 0x10000
 800913e:	d059      	beq.n	80091f4 <RCCEx_GetSAIxPeriphCLKFreq+0xf8>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8009140:	68d0      	ldr	r0, [r2, #12]
 8009142:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8009146:	3001      	adds	r0, #1
 8009148:	fbb1 f0f0 	udiv	r0, r1, r0
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800914c:	68d1      	ldr	r1, [r2, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 800914e:	68d3      	ldr	r3, [r2, #12]
#endif
        if(pllp == 0U)
 8009150:	0edb      	lsrs	r3, r3, #27
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8009152:	f3c1 2106 	ubfx	r1, r1, #8, #7
        if(pllp == 0U)
 8009156:	d105      	bne.n	8009164 <RCCEx_GetSAIxPeriphCLKFreq+0x68>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8009158:	68d3      	ldr	r3, [r2, #12]
          {
            pllp = 17U;
          }
          else
          {
            pllp = 7U;
 800915a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800915e:	bf14      	ite	ne
 8009160:	2311      	movne	r3, #17
 8009162:	2307      	moveq	r3, #7
          }
        }
        frequency = (pllvco * plln) / pllp;
 8009164:	4348      	muls	r0, r1
 8009166:	fbb0 f0f3 	udiv	r0, r0, r3
 800916a:	4770      	bx	lr
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 800916c:	2b40      	cmp	r3, #64	; 0x40
 800916e:	d0df      	beq.n	8009130 <RCCEx_GetSAIxPeriphCLKFreq+0x34>
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8009170:	b9ab      	cbnz	r3, 800919e <RCCEx_GetSAIxPeriphCLKFreq+0xa2>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8009172:	6810      	ldr	r0, [r2, #0]
 8009174:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8009178:	d03c      	beq.n	80091f4 <RCCEx_GetSAIxPeriphCLKFreq+0xf8>
 800917a:	6910      	ldr	r0, [r2, #16]
 800917c:	f410 3080 	ands.w	r0, r0, #65536	; 0x10000
 8009180:	d038      	beq.n	80091f4 <RCCEx_GetSAIxPeriphCLKFreq+0xf8>
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8009182:	6913      	ldr	r3, [r2, #16]
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8009184:	6910      	ldr	r0, [r2, #16]
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8009186:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800918a:	3301      	adds	r3, #1
 800918c:	fbb1 f1f3 	udiv	r1, r1, r3
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 8009190:	6913      	ldr	r3, [r2, #16]
        if(pllp == 0U)
 8009192:	0edb      	lsrs	r3, r3, #27
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8009194:	f3c0 2006 	ubfx	r0, r0, #8, #7
        if(pllp == 0U)
 8009198:	d1e4      	bne.n	8009164 <RCCEx_GetSAIxPeriphCLKFreq+0x68>
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800919a:	6913      	ldr	r3, [r2, #16]
 800919c:	e7dd      	b.n	800915a <RCCEx_GetSAIxPeriphCLKFreq+0x5e>
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 800919e:	2b80      	cmp	r3, #128	; 0x80
 80091a0:	d106      	bne.n	80091b0 <RCCEx_GetSAIxPeriphCLKFreq+0xb4>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80091a2:	6810      	ldr	r0, [r2, #0]
        frequency = HSI_VALUE;
 80091a4:	4b15      	ldr	r3, [pc, #84]	; (80091fc <RCCEx_GetSAIxPeriphCLKFreq+0x100>)
 80091a6:	f410 6080 	ands.w	r0, r0, #1024	; 0x400
 80091aa:	bf18      	it	ne
 80091ac:	4618      	movne	r0, r3
 80091ae:	4770      	bx	lr
    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 80091b0:	2b20      	cmp	r3, #32
 80091b2:	d002      	beq.n	80091ba <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
 80091b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80091b8:	d115      	bne.n	80091e6 <RCCEx_GetSAIxPeriphCLKFreq+0xea>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 80091ba:	6810      	ldr	r0, [r2, #0]
 80091bc:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 80091c0:	d018      	beq.n	80091f4 <RCCEx_GetSAIxPeriphCLKFreq+0xf8>
 80091c2:	6950      	ldr	r0, [r2, #20]
 80091c4:	f410 3080 	ands.w	r0, r0, #65536	; 0x10000
 80091c8:	d014      	beq.n	80091f4 <RCCEx_GetSAIxPeriphCLKFreq+0xf8>
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 80091ca:	6953      	ldr	r3, [r2, #20]
 80091cc:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80091d0:	3301      	adds	r3, #1
 80091d2:	fbb1 f0f3 	udiv	r0, r1, r3
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80091d6:	6951      	ldr	r1, [r2, #20]
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 80091d8:	6953      	ldr	r3, [r2, #20]
        if(pllp == 0U)
 80091da:	0edb      	lsrs	r3, r3, #27
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80091dc:	f3c1 2106 	ubfx	r1, r1, #8, #7
        if(pllp == 0U)
 80091e0:	d1c0      	bne.n	8009164 <RCCEx_GetSAIxPeriphCLKFreq+0x68>
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80091e2:	6953      	ldr	r3, [r2, #20]
 80091e4:	e7b9      	b.n	800915a <RCCEx_GetSAIxPeriphCLKFreq+0x5e>
 80091e6:	2000      	movs	r0, #0
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 80091e8:	4770      	bx	lr
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d0c1      	beq.n	8009172 <RCCEx_GetSAIxPeriphCLKFreq+0x76>
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 80091ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80091f2:	e7d5      	b.n	80091a0 <RCCEx_GetSAIxPeriphCLKFreq+0xa4>
}
 80091f4:	4770      	bx	lr
 80091f6:	bf00      	nop
 80091f8:	40021000 	.word	0x40021000
 80091fc:	00f42400 	.word	0x00f42400

08009200 <RCCEx_PLLSAI1_Config>:
{
 8009200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8009202:	4c3c      	ldr	r4, [pc, #240]	; (80092f4 <RCCEx_PLLSAI1_Config+0xf4>)
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8009204:	6803      	ldr	r3, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8009206:	68e2      	ldr	r2, [r4, #12]
{
 8009208:	4605      	mov	r5, r0
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800920a:	0790      	lsls	r0, r2, #30
{
 800920c:	460f      	mov	r7, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800920e:	d023      	beq.n	8009258 <RCCEx_PLLSAI1_Config+0x58>
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8009210:	68e2      	ldr	r2, [r4, #12]
 8009212:	f002 0203 	and.w	r2, r2, #3
 8009216:	429a      	cmp	r2, r3
 8009218:	d16a      	bne.n	80092f0 <RCCEx_PLLSAI1_Config+0xf0>
       ||
 800921a:	2a00      	cmp	r2, #0
 800921c:	d068      	beq.n	80092f0 <RCCEx_PLLSAI1_Config+0xf0>
    __HAL_RCC_PLLSAI1_DISABLE();
 800921e:	6823      	ldr	r3, [r4, #0]
 8009220:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009224:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8009226:	f7fd ff5d 	bl	80070e4 <HAL_GetTick>
 800922a:	4606      	mov	r6, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800922c:	6823      	ldr	r3, [r4, #0]
 800922e:	011a      	lsls	r2, r3, #4
 8009230:	d42d      	bmi.n	800928e <RCCEx_PLLSAI1_Config+0x8e>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8009232:	68ab      	ldr	r3, [r5, #8]
 8009234:	021e      	lsls	r6, r3, #8
 8009236:	686b      	ldr	r3, [r5, #4]
 8009238:	3b01      	subs	r3, #1
 800923a:	0118      	lsls	r0, r3, #4
      if(Divider == DIVIDER_P_UPDATE)
 800923c:	b377      	cbz	r7, 800929c <RCCEx_PLLSAI1_Config+0x9c>
      else if(Divider == DIVIDER_Q_UPDATE)
 800923e:	2f01      	cmp	r7, #1
 8009240:	d145      	bne.n	80092ce <RCCEx_PLLSAI1_Config+0xce>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8009242:	692b      	ldr	r3, [r5, #16]
 8009244:	6927      	ldr	r7, [r4, #16]
 8009246:	085b      	lsrs	r3, r3, #1
 8009248:	1e59      	subs	r1, r3, #1
 800924a:	4b2b      	ldr	r3, [pc, #172]	; (80092f8 <RCCEx_PLLSAI1_Config+0xf8>)
 800924c:	403b      	ands	r3, r7
 800924e:	4333      	orrs	r3, r6
 8009250:	4303      	orrs	r3, r0
 8009252:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8009256:	e029      	b.n	80092ac <RCCEx_PLLSAI1_Config+0xac>
    switch(PllSai1->PLLSAI1Source)
 8009258:	2b02      	cmp	r3, #2
 800925a:	d00d      	beq.n	8009278 <RCCEx_PLLSAI1_Config+0x78>
 800925c:	2b03      	cmp	r3, #3
 800925e:	d00f      	beq.n	8009280 <RCCEx_PLLSAI1_Config+0x80>
 8009260:	2b01      	cmp	r3, #1
 8009262:	d145      	bne.n	80092f0 <RCCEx_PLLSAI1_Config+0xf0>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8009264:	6822      	ldr	r2, [r4, #0]
 8009266:	f012 0f02 	tst.w	r2, #2
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800926a:	d041      	beq.n	80092f0 <RCCEx_PLLSAI1_Config+0xf0>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800926c:	68e0      	ldr	r0, [r4, #12]
 800926e:	f020 0003 	bic.w	r0, r0, #3
 8009272:	4318      	orrs	r0, r3
 8009274:	60e0      	str	r0, [r4, #12]
  if(status == HAL_OK)
 8009276:	e7d2      	b.n	800921e <RCCEx_PLLSAI1_Config+0x1e>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8009278:	6822      	ldr	r2, [r4, #0]
 800927a:	f412 6f80 	tst.w	r2, #1024	; 0x400
 800927e:	e7f4      	b.n	800926a <RCCEx_PLLSAI1_Config+0x6a>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8009280:	6822      	ldr	r2, [r4, #0]
 8009282:	0391      	lsls	r1, r2, #14
 8009284:	d4f2      	bmi.n	800926c <RCCEx_PLLSAI1_Config+0x6c>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8009286:	6822      	ldr	r2, [r4, #0]
 8009288:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 800928c:	e7ed      	b.n	800926a <RCCEx_PLLSAI1_Config+0x6a>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800928e:	f7fd ff29 	bl	80070e4 <HAL_GetTick>
 8009292:	1b80      	subs	r0, r0, r6
 8009294:	2802      	cmp	r0, #2
 8009296:	d9c9      	bls.n	800922c <RCCEx_PLLSAI1_Config+0x2c>
        status = HAL_TIMEOUT;
 8009298:	2003      	movs	r0, #3
}
 800929a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800929c:	68e9      	ldr	r1, [r5, #12]
 800929e:	6922      	ldr	r2, [r4, #16]
 80092a0:	ea46 63c1 	orr.w	r3, r6, r1, lsl #27
 80092a4:	4915      	ldr	r1, [pc, #84]	; (80092fc <RCCEx_PLLSAI1_Config+0xfc>)
 80092a6:	4011      	ands	r1, r2
 80092a8:	430b      	orrs	r3, r1
 80092aa:	4303      	orrs	r3, r0
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80092ac:	6123      	str	r3, [r4, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 80092ae:	6823      	ldr	r3, [r4, #0]
 80092b0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80092b4:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 80092b6:	f7fd ff15 	bl	80070e4 <HAL_GetTick>
 80092ba:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80092bc:	6823      	ldr	r3, [r4, #0]
 80092be:	011b      	lsls	r3, r3, #4
 80092c0:	d510      	bpl.n	80092e4 <RCCEx_PLLSAI1_Config+0xe4>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80092c2:	6923      	ldr	r3, [r4, #16]
 80092c4:	69aa      	ldr	r2, [r5, #24]
 80092c6:	4313      	orrs	r3, r2
 80092c8:	6123      	str	r3, [r4, #16]
 80092ca:	2000      	movs	r0, #0
  return status;
 80092cc:	e7e5      	b.n	800929a <RCCEx_PLLSAI1_Config+0x9a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80092ce:	696b      	ldr	r3, [r5, #20]
 80092d0:	6921      	ldr	r1, [r4, #16]
 80092d2:	085b      	lsrs	r3, r3, #1
 80092d4:	1e5a      	subs	r2, r3, #1
 80092d6:	4b0a      	ldr	r3, [pc, #40]	; (8009300 <RCCEx_PLLSAI1_Config+0x100>)
 80092d8:	400b      	ands	r3, r1
 80092da:	4333      	orrs	r3, r6
 80092dc:	4303      	orrs	r3, r0
 80092de:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 80092e2:	e7e3      	b.n	80092ac <RCCEx_PLLSAI1_Config+0xac>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80092e4:	f7fd fefe 	bl	80070e4 <HAL_GetTick>
 80092e8:	1b80      	subs	r0, r0, r6
 80092ea:	2802      	cmp	r0, #2
 80092ec:	d9e6      	bls.n	80092bc <RCCEx_PLLSAI1_Config+0xbc>
 80092ee:	e7d3      	b.n	8009298 <RCCEx_PLLSAI1_Config+0x98>
      status = HAL_ERROR;
 80092f0:	2001      	movs	r0, #1
 80092f2:	e7d2      	b.n	800929a <RCCEx_PLLSAI1_Config+0x9a>
 80092f4:	40021000 	.word	0x40021000
 80092f8:	ff9f800f 	.word	0xff9f800f
 80092fc:	07ff800f 	.word	0x07ff800f
 8009300:	f9ff800f 	.word	0xf9ff800f

08009304 <RCCEx_PLLSAI2_Config.constprop.0>:
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
 8009304:	b570      	push	{r4, r5, r6, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8009306:	4c2f      	ldr	r4, [pc, #188]	; (80093c4 <RCCEx_PLLSAI2_Config.constprop.0+0xc0>)
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8009308:	6803      	ldr	r3, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800930a:	68e2      	ldr	r2, [r4, #12]
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
 800930c:	4605      	mov	r5, r0
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800930e:	0790      	lsls	r0, r2, #30
 8009310:	d026      	beq.n	8009360 <RCCEx_PLLSAI2_Config.constprop.0+0x5c>
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8009312:	68e2      	ldr	r2, [r4, #12]
 8009314:	f002 0203 	and.w	r2, r2, #3
 8009318:	429a      	cmp	r2, r3
 800931a:	d151      	bne.n	80093c0 <RCCEx_PLLSAI2_Config.constprop.0+0xbc>
       ||
 800931c:	2a00      	cmp	r2, #0
 800931e:	d04f      	beq.n	80093c0 <RCCEx_PLLSAI2_Config.constprop.0+0xbc>
    __HAL_RCC_PLLSAI2_DISABLE();
 8009320:	6823      	ldr	r3, [r4, #0]
 8009322:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009326:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8009328:	f7fd fedc 	bl	80070e4 <HAL_GetTick>
 800932c:	4606      	mov	r6, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800932e:	6823      	ldr	r3, [r4, #0]
 8009330:	009a      	lsls	r2, r3, #2
 8009332:	d430      	bmi.n	8009396 <RCCEx_PLLSAI2_Config.constprop.0+0x92>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8009334:	e9d5 2302 	ldrd	r2, r3, [r5, #8]
 8009338:	06db      	lsls	r3, r3, #27
 800933a:	6961      	ldr	r1, [r4, #20]
 800933c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8009340:	4a21      	ldr	r2, [pc, #132]	; (80093c8 <RCCEx_PLLSAI2_Config.constprop.0+0xc4>)
 8009342:	400a      	ands	r2, r1
 8009344:	4313      	orrs	r3, r2
 8009346:	686a      	ldr	r2, [r5, #4]
 8009348:	3a01      	subs	r2, #1
 800934a:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800934e:	6163      	str	r3, [r4, #20]
      __HAL_RCC_PLLSAI2_ENABLE();
 8009350:	6823      	ldr	r3, [r4, #0]
 8009352:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009356:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 8009358:	f7fd fec4 	bl	80070e4 <HAL_GetTick>
 800935c:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800935e:	e026      	b.n	80093ae <RCCEx_PLLSAI2_Config.constprop.0+0xaa>
    switch(PllSai2->PLLSAI2Source)
 8009360:	2b02      	cmp	r3, #2
 8009362:	d00d      	beq.n	8009380 <RCCEx_PLLSAI2_Config.constprop.0+0x7c>
 8009364:	2b03      	cmp	r3, #3
 8009366:	d00f      	beq.n	8009388 <RCCEx_PLLSAI2_Config.constprop.0+0x84>
 8009368:	2b01      	cmp	r3, #1
 800936a:	d129      	bne.n	80093c0 <RCCEx_PLLSAI2_Config.constprop.0+0xbc>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800936c:	6822      	ldr	r2, [r4, #0]
 800936e:	f012 0f02 	tst.w	r2, #2
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8009372:	d025      	beq.n	80093c0 <RCCEx_PLLSAI2_Config.constprop.0+0xbc>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8009374:	68e0      	ldr	r0, [r4, #12]
 8009376:	f020 0003 	bic.w	r0, r0, #3
 800937a:	4318      	orrs	r0, r3
 800937c:	60e0      	str	r0, [r4, #12]
  if(status == HAL_OK)
 800937e:	e7cf      	b.n	8009320 <RCCEx_PLLSAI2_Config.constprop.0+0x1c>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8009380:	6822      	ldr	r2, [r4, #0]
 8009382:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8009386:	e7f4      	b.n	8009372 <RCCEx_PLLSAI2_Config.constprop.0+0x6e>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8009388:	6822      	ldr	r2, [r4, #0]
 800938a:	0391      	lsls	r1, r2, #14
 800938c:	d4f2      	bmi.n	8009374 <RCCEx_PLLSAI2_Config.constprop.0+0x70>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800938e:	6822      	ldr	r2, [r4, #0]
 8009390:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8009394:	e7ed      	b.n	8009372 <RCCEx_PLLSAI2_Config.constprop.0+0x6e>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8009396:	f7fd fea5 	bl	80070e4 <HAL_GetTick>
 800939a:	1b80      	subs	r0, r0, r6
 800939c:	2802      	cmp	r0, #2
 800939e:	d9c6      	bls.n	800932e <RCCEx_PLLSAI2_Config.constprop.0+0x2a>
        status = HAL_TIMEOUT;
 80093a0:	2003      	movs	r0, #3
}
 80093a2:	bd70      	pop	{r4, r5, r6, pc}
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80093a4:	f7fd fe9e 	bl	80070e4 <HAL_GetTick>
 80093a8:	1b80      	subs	r0, r0, r6
 80093aa:	2802      	cmp	r0, #2
 80093ac:	d8f8      	bhi.n	80093a0 <RCCEx_PLLSAI2_Config.constprop.0+0x9c>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80093ae:	6823      	ldr	r3, [r4, #0]
 80093b0:	009b      	lsls	r3, r3, #2
 80093b2:	d5f7      	bpl.n	80093a4 <RCCEx_PLLSAI2_Config.constprop.0+0xa0>
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80093b4:	6963      	ldr	r3, [r4, #20]
 80093b6:	69aa      	ldr	r2, [r5, #24]
 80093b8:	4313      	orrs	r3, r2
 80093ba:	6163      	str	r3, [r4, #20]
 80093bc:	2000      	movs	r0, #0
  return status;
 80093be:	e7f0      	b.n	80093a2 <RCCEx_PLLSAI2_Config.constprop.0+0x9e>
      status = HAL_ERROR;
 80093c0:	2001      	movs	r0, #1
 80093c2:	e7ee      	b.n	80093a2 <RCCEx_PLLSAI2_Config.constprop.0+0x9e>
 80093c4:	40021000 	.word	0x40021000
 80093c8:	07ff800f 	.word	0x07ff800f

080093cc <HAL_RCCEx_PeriphCLKConfig>:
{
 80093cc:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80093d0:	6806      	ldr	r6, [r0, #0]
 80093d2:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 80093d6:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80093d8:	d007      	beq.n	80093ea <HAL_RCCEx_PeriphCLKConfig+0x1e>
    switch(PeriphClkInit->Sai1ClockSelection)
 80093da:	6ec1      	ldr	r1, [r0, #108]	; 0x6c
 80093dc:	2940      	cmp	r1, #64	; 0x40
 80093de:	d022      	beq.n	8009426 <HAL_RCCEx_PeriphCLKConfig+0x5a>
 80093e0:	d812      	bhi.n	8009408 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 80093e2:	b331      	cbz	r1, 8009432 <HAL_RCCEx_PeriphCLKConfig+0x66>
 80093e4:	2920      	cmp	r1, #32
 80093e6:	d02b      	beq.n	8009440 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80093e8:	2601      	movs	r6, #1
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80093ea:	6823      	ldr	r3, [r4, #0]
 80093ec:	04db      	lsls	r3, r3, #19
 80093ee:	d509      	bpl.n	8009404 <HAL_RCCEx_PeriphCLKConfig+0x38>
    switch(PeriphClkInit->Sai2ClockSelection)
 80093f0:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80093f2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80093f6:	d02f      	beq.n	8009458 <HAL_RCCEx_PeriphCLKConfig+0x8c>
 80093f8:	d826      	bhi.n	8009448 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80093fa:	b399      	cbz	r1, 8009464 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80093fc:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8009400:	d073      	beq.n	80094ea <HAL_RCCEx_PeriphCLKConfig+0x11e>
 8009402:	2601      	movs	r6, #1
 8009404:	4635      	mov	r5, r6
 8009406:	e03c      	b.n	8009482 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    switch(PeriphClkInit->Sai1ClockSelection)
 8009408:	2960      	cmp	r1, #96	; 0x60
 800940a:	d001      	beq.n	8009410 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800940c:	2980      	cmp	r1, #128	; 0x80
 800940e:	d1eb      	bne.n	80093e8 <HAL_RCCEx_PeriphCLKConfig+0x1c>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009410:	4a3b      	ldr	r2, [pc, #236]	; (8009500 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009412:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8009414:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8009418:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 800941c:	430b      	orrs	r3, r1
 800941e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8009422:	2600      	movs	r6, #0
 8009424:	e7e1      	b.n	80093ea <HAL_RCCEx_PeriphCLKConfig+0x1e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009426:	4a36      	ldr	r2, [pc, #216]	; (8009500 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009428:	68d3      	ldr	r3, [r2, #12]
 800942a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800942e:	60d3      	str	r3, [r2, #12]
    if(ret == HAL_OK)
 8009430:	e7ee      	b.n	8009410 <HAL_RCCEx_PeriphCLKConfig+0x44>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8009432:	3004      	adds	r0, #4
 8009434:	f7ff fee4 	bl	8009200 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8009438:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 800943a:	2800      	cmp	r0, #0
 800943c:	d1d5      	bne.n	80093ea <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800943e:	e7e7      	b.n	8009410 <HAL_RCCEx_PeriphCLKConfig+0x44>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8009440:	3020      	adds	r0, #32
 8009442:	f7ff ff5f 	bl	8009304 <RCCEx_PLLSAI2_Config.constprop.0>
 8009446:	e7f7      	b.n	8009438 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 8009448:	f5b1 7f40 	cmp.w	r1, #768	; 0x300
 800944c:	d002      	beq.n	8009454 <HAL_RCCEx_PeriphCLKConfig+0x88>
 800944e:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009452:	d1d6      	bne.n	8009402 <HAL_RCCEx_PeriphCLKConfig+0x36>
 8009454:	4635      	mov	r5, r6
 8009456:	e009      	b.n	800946c <HAL_RCCEx_PeriphCLKConfig+0xa0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009458:	4a29      	ldr	r2, [pc, #164]	; (8009500 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800945a:	68d3      	ldr	r3, [r2, #12]
 800945c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009460:	60d3      	str	r3, [r2, #12]
      break;
 8009462:	e7f7      	b.n	8009454 <HAL_RCCEx_PeriphCLKConfig+0x88>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8009464:	1d20      	adds	r0, r4, #4
 8009466:	f7ff fecb 	bl	8009200 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800946a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800946c:	2d00      	cmp	r5, #0
 800946e:	d141      	bne.n	80094f4 <HAL_RCCEx_PeriphCLKConfig+0x128>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8009470:	4a23      	ldr	r2, [pc, #140]	; (8009500 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009472:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8009474:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8009478:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800947c:	430b      	orrs	r3, r1
 800947e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009482:	6823      	ldr	r3, [r4, #0]
 8009484:	039f      	lsls	r7, r3, #14
 8009486:	f140 817d 	bpl.w	8009784 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800948a:	4f1d      	ldr	r7, [pc, #116]	; (8009500 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800948c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800948e:	00d8      	lsls	r0, r3, #3
 8009490:	d432      	bmi.n	80094f8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8009492:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009494:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009498:	65bb      	str	r3, [r7, #88]	; 0x58
 800949a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800949c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80094a0:	9301      	str	r3, [sp, #4]
 80094a2:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80094a4:	f04f 0801 	mov.w	r8, #1
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80094a8:	f8df 9058 	ldr.w	r9, [pc, #88]	; 8009504 <HAL_RCCEx_PeriphCLKConfig+0x138>
 80094ac:	f8d9 3000 	ldr.w	r3, [r9]
 80094b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80094b4:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 80094b8:	f7fd fe14 	bl	80070e4 <HAL_GetTick>
 80094bc:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80094be:	f8d9 3000 	ldr.w	r3, [r9]
 80094c2:	05d9      	lsls	r1, r3, #23
 80094c4:	d520      	bpl.n	8009508 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    if(ret == HAL_OK)
 80094c6:	bb35      	cbnz	r5, 8009516 <HAL_RCCEx_PeriphCLKConfig+0x14a>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80094c8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80094cc:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80094d0:	f040 812e 	bne.w	8009730 <HAL_RCCEx_PeriphCLKConfig+0x364>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80094d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80094d8:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 80094dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80094e0:	4313      	orrs	r3, r2
 80094e2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80094e6:	4635      	mov	r5, r6
 80094e8:	e015      	b.n	8009516 <HAL_RCCEx_PeriphCLKConfig+0x14a>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80094ea:	f104 0020 	add.w	r0, r4, #32
 80094ee:	f7ff ff09 	bl	8009304 <RCCEx_PLLSAI2_Config.constprop.0>
 80094f2:	e7ba      	b.n	800946a <HAL_RCCEx_PeriphCLKConfig+0x9e>
 80094f4:	462e      	mov	r6, r5
 80094f6:	e7c4      	b.n	8009482 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    FlagStatus       pwrclkchanged = RESET;
 80094f8:	f04f 0800 	mov.w	r8, #0
 80094fc:	e7d4      	b.n	80094a8 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 80094fe:	bf00      	nop
 8009500:	40021000 	.word	0x40021000
 8009504:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009508:	f7fd fdec 	bl	80070e4 <HAL_GetTick>
 800950c:	eba0 000a 	sub.w	r0, r0, sl
 8009510:	2802      	cmp	r0, #2
 8009512:	d9d4      	bls.n	80094be <HAL_RCCEx_PeriphCLKConfig+0xf2>
        ret = HAL_TIMEOUT;
 8009514:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 8009516:	f1b8 0f00 	cmp.w	r8, #0
 800951a:	d003      	beq.n	8009524 <HAL_RCCEx_PeriphCLKConfig+0x158>
      __HAL_RCC_PWR_CLK_DISABLE();
 800951c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800951e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009522:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009524:	6823      	ldr	r3, [r4, #0]
 8009526:	07d8      	lsls	r0, r3, #31
 8009528:	d508      	bpl.n	800953c <HAL_RCCEx_PeriphCLKConfig+0x170>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800952a:	49b2      	ldr	r1, [pc, #712]	; (80097f4 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 800952c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800952e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8009532:	f022 0203 	bic.w	r2, r2, #3
 8009536:	4302      	orrs	r2, r0
 8009538:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800953c:	0799      	lsls	r1, r3, #30
 800953e:	d508      	bpl.n	8009552 <HAL_RCCEx_PeriphCLKConfig+0x186>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009540:	49ac      	ldr	r1, [pc, #688]	; (80097f4 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 8009542:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8009544:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8009548:	f022 020c 	bic.w	r2, r2, #12
 800954c:	4302      	orrs	r2, r0
 800954e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009552:	075a      	lsls	r2, r3, #29
 8009554:	d508      	bpl.n	8009568 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009556:	49a7      	ldr	r1, [pc, #668]	; (80097f4 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 8009558:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800955a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800955e:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8009562:	4302      	orrs	r2, r0
 8009564:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009568:	071f      	lsls	r7, r3, #28
 800956a:	d508      	bpl.n	800957e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800956c:	49a1      	ldr	r1, [pc, #644]	; (80097f4 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 800956e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8009570:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8009574:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8009578:	4302      	orrs	r2, r0
 800957a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800957e:	06de      	lsls	r6, r3, #27
 8009580:	d508      	bpl.n	8009594 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009582:	499c      	ldr	r1, [pc, #624]	; (80097f4 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 8009584:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8009586:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800958a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800958e:	4302      	orrs	r2, r0
 8009590:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009594:	0698      	lsls	r0, r3, #26
 8009596:	d508      	bpl.n	80095aa <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009598:	4996      	ldr	r1, [pc, #600]	; (80097f4 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 800959a:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800959c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80095a0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80095a4:	4302      	orrs	r2, r0
 80095a6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80095aa:	0599      	lsls	r1, r3, #22
 80095ac:	d508      	bpl.n	80095c0 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80095ae:	4991      	ldr	r1, [pc, #580]	; (80097f4 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 80095b0:	6e60      	ldr	r0, [r4, #100]	; 0x64
 80095b2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80095b6:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80095ba:	4302      	orrs	r2, r0
 80095bc:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80095c0:	055a      	lsls	r2, r3, #21
 80095c2:	d508      	bpl.n	80095d6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80095c4:	498b      	ldr	r1, [pc, #556]	; (80097f4 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 80095c6:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 80095c8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80095cc:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80095d0:	4302      	orrs	r2, r0
 80095d2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80095d6:	065f      	lsls	r7, r3, #25
 80095d8:	d508      	bpl.n	80095ec <HAL_RCCEx_PeriphCLKConfig+0x220>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80095da:	4986      	ldr	r1, [pc, #536]	; (80097f4 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 80095dc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80095de:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80095e2:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80095e6:	4302      	orrs	r2, r0
 80095e8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80095ec:	061e      	lsls	r6, r3, #24
 80095ee:	d508      	bpl.n	8009602 <HAL_RCCEx_PeriphCLKConfig+0x236>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80095f0:	4980      	ldr	r1, [pc, #512]	; (80097f4 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 80095f2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80095f4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80095f8:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80095fc:	4302      	orrs	r2, r0
 80095fe:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009602:	05d8      	lsls	r0, r3, #23
 8009604:	d508      	bpl.n	8009618 <HAL_RCCEx_PeriphCLKConfig+0x24c>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009606:	497b      	ldr	r1, [pc, #492]	; (80097f4 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 8009608:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800960a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800960e:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8009612:	4302      	orrs	r2, r0
 8009614:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009618:	02d9      	lsls	r1, r3, #11
 800961a:	d508      	bpl.n	800962e <HAL_RCCEx_PeriphCLKConfig+0x262>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800961c:	4975      	ldr	r1, [pc, #468]	; (80097f4 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 800961e:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8009620:	f8d1 209c 	ldr.w	r2, [r1, #156]	; 0x9c
 8009624:	f022 0203 	bic.w	r2, r2, #3
 8009628:	4302      	orrs	r2, r0
 800962a:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800962e:	049a      	lsls	r2, r3, #18
 8009630:	d510      	bpl.n	8009654 <HAL_RCCEx_PeriphCLKConfig+0x288>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009632:	4a70      	ldr	r2, [pc, #448]	; (80097f4 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 8009634:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8009636:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800963a:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800963e:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009640:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009644:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009648:	f040 809e 	bne.w	8009788 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800964c:	68d3      	ldr	r3, [r2, #12]
 800964e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009652:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8009654:	6823      	ldr	r3, [r4, #0]
 8009656:	031b      	lsls	r3, r3, #12
 8009658:	d50f      	bpl.n	800967a <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800965a:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 800965c:	4b65      	ldr	r3, [pc, #404]	; (80097f4 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 800965e:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 8009662:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8009666:	f040 809b 	bne.w	80097a0 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
 800966a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800966e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009672:	68da      	ldr	r2, [r3, #12]
 8009674:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009678:	60da      	str	r2, [r3, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800967a:	6823      	ldr	r3, [r4, #0]
 800967c:	035f      	lsls	r7, r3, #13
 800967e:	d510      	bpl.n	80096a2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009680:	4a5c      	ldr	r2, [pc, #368]	; (80097f4 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 8009682:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8009684:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8009688:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800968c:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800968e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009692:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009696:	f040 80a1 	bne.w	80097dc <HAL_RCCEx_PeriphCLKConfig+0x410>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800969a:	68d3      	ldr	r3, [r2, #12]
 800969c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80096a0:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80096a2:	6823      	ldr	r3, [r4, #0]
 80096a4:	045e      	lsls	r6, r3, #17
 80096a6:	d513      	bpl.n	80096d0 <HAL_RCCEx_PeriphCLKConfig+0x304>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80096a8:	4952      	ldr	r1, [pc, #328]	; (80097f4 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 80096aa:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 80096ae:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80096b2:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80096b6:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80096b8:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80096bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80096c0:	d106      	bne.n	80096d0 <HAL_RCCEx_PeriphCLKConfig+0x304>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80096c2:	2102      	movs	r1, #2
 80096c4:	1d20      	adds	r0, r4, #4
 80096c6:	f7ff fd9b 	bl	8009200 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80096ca:	2800      	cmp	r0, #0
 80096cc:	bf18      	it	ne
 80096ce:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80096d0:	6822      	ldr	r2, [r4, #0]
 80096d2:	03d0      	lsls	r0, r2, #15
 80096d4:	d509      	bpl.n	80096ea <HAL_RCCEx_PeriphCLKConfig+0x31e>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80096d6:	4947      	ldr	r1, [pc, #284]	; (80097f4 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 80096d8:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 80096dc:	f8d1 309c 	ldr.w	r3, [r1, #156]	; 0x9c
 80096e0:	f023 0304 	bic.w	r3, r3, #4
 80096e4:	4303      	orrs	r3, r0
 80096e6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80096ea:	0291      	lsls	r1, r2, #10
 80096ec:	d509      	bpl.n	8009702 <HAL_RCCEx_PeriphCLKConfig+0x336>
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80096ee:	4941      	ldr	r1, [pc, #260]	; (80097f4 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 80096f0:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 80096f4:	f8d1 309c 	ldr.w	r3, [r1, #156]	; 0x9c
 80096f8:	f023 0318 	bic.w	r3, r3, #24
 80096fc:	4303      	orrs	r3, r0
 80096fe:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8009702:	01d3      	lsls	r3, r2, #7
 8009704:	d510      	bpl.n	8009728 <HAL_RCCEx_PeriphCLKConfig+0x35c>
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8009706:	4a3b      	ldr	r2, [pc, #236]	; (80097f4 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 8009708:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 800970c:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8009710:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8009714:	430b      	orrs	r3, r1
 8009716:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800971a:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800971e:	bf02      	ittt	eq
 8009720:	68d3      	ldreq	r3, [r2, #12]
 8009722:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
 8009726:	60d3      	streq	r3, [r2, #12]
}
 8009728:	4628      	mov	r0, r5
 800972a:	b002      	add	sp, #8
 800972c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009730:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8009734:	429a      	cmp	r2, r3
 8009736:	f43f aecd 	beq.w	80094d4 <HAL_RCCEx_PeriphCLKConfig+0x108>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800973a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 800973e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009742:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009746:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800974a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800974e:	f422 7140 	bic.w	r1, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009752:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009756:	07d2      	lsls	r2, r2, #31
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009758:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 800975c:	f8c7 1090 	str.w	r1, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009760:	f57f aeb8 	bpl.w	80094d4 <HAL_RCCEx_PeriphCLKConfig+0x108>
        tickstart = HAL_GetTick();
 8009764:	f7fd fcbe 	bl	80070e4 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009768:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800976c:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800976e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009772:	079b      	lsls	r3, r3, #30
 8009774:	f53f aeae 	bmi.w	80094d4 <HAL_RCCEx_PeriphCLKConfig+0x108>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009778:	f7fd fcb4 	bl	80070e4 <HAL_GetTick>
 800977c:	1b40      	subs	r0, r0, r5
 800977e:	4548      	cmp	r0, r9
 8009780:	d9f5      	bls.n	800976e <HAL_RCCEx_PeriphCLKConfig+0x3a2>
 8009782:	e6c7      	b.n	8009514 <HAL_RCCEx_PeriphCLKConfig+0x148>
 8009784:	4635      	mov	r5, r6
 8009786:	e6cd      	b.n	8009524 <HAL_RCCEx_PeriphCLKConfig+0x158>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8009788:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800978c:	f47f af62 	bne.w	8009654 <HAL_RCCEx_PeriphCLKConfig+0x288>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009790:	2101      	movs	r1, #1
 8009792:	1d20      	adds	r0, r4, #4
 8009794:	f7ff fd34 	bl	8009200 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 8009798:	2800      	cmp	r0, #0
 800979a:	bf18      	it	ne
 800979c:	4605      	movne	r5, r0
 800979e:	e759      	b.n	8009654 <HAL_RCCEx_PeriphCLKConfig+0x288>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80097a0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80097a4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 80097a8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80097ac:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80097b0:	430a      	orrs	r2, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80097b2:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80097b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80097ba:	d103      	bne.n	80097c4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80097bc:	68da      	ldr	r2, [r3, #12]
 80097be:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80097c2:	e759      	b.n	8009678 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80097c4:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80097c8:	f47f af57 	bne.w	800967a <HAL_RCCEx_PeriphCLKConfig+0x2ae>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80097cc:	2101      	movs	r1, #1
 80097ce:	1d20      	adds	r0, r4, #4
 80097d0:	f7ff fd16 	bl	8009200 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80097d4:	2800      	cmp	r0, #0
 80097d6:	bf18      	it	ne
 80097d8:	4605      	movne	r5, r0
 80097da:	e74e      	b.n	800967a <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80097dc:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80097e0:	f47f af5f 	bne.w	80096a2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80097e4:	2101      	movs	r1, #1
 80097e6:	1d20      	adds	r0, r4, #4
 80097e8:	f7ff fd0a 	bl	8009200 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80097ec:	2800      	cmp	r0, #0
 80097ee:	bf18      	it	ne
 80097f0:	4605      	movne	r5, r0
 80097f2:	e756      	b.n	80096a2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 80097f4:	40021000 	.word	0x40021000

080097f8 <HAL_RCCEx_GetPeriphCLKConfig>:
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | RCC_PERIPHCLK_UART4  | RCC_PERIPHCLK_UART5  | \
 80097f8:	4b5b      	ldr	r3, [pc, #364]	; (8009968 <HAL_RCCEx_GetPeriphCLKConfig+0x170>)
 80097fa:	6003      	str	r3, [r0, #0]
  PeriphClkInit->PLLSAI1.PLLSAI1Source = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC) >> RCC_PLLCFGR_PLLSRC_Pos;
 80097fc:	4b5b      	ldr	r3, [pc, #364]	; (800996c <HAL_RCCEx_GetPeriphCLKConfig+0x174>)
 80097fe:	68d9      	ldr	r1, [r3, #12]
 8009800:	f001 0103 	and.w	r1, r1, #3
 8009804:	6041      	str	r1, [r0, #4]
  PeriphClkInit->PLLSAI1.PLLSAI1M = (READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U;
 8009806:	691a      	ldr	r2, [r3, #16]
 8009808:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800980c:	3201      	adds	r2, #1
 800980e:	6082      	str	r2, [r0, #8]
  PeriphClkInit->PLLSAI1.PLLSAI1N = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8009810:	691a      	ldr	r2, [r3, #16]
 8009812:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8009816:	60c2      	str	r2, [r0, #12]
  PeriphClkInit->PLLSAI1.PLLSAI1P = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) >> RCC_PLLSAI1CFGR_PLLSAI1P_Pos) << 4U) + 7U;
 8009818:	691a      	ldr	r2, [r3, #16]
 800981a:	0b52      	lsrs	r2, r2, #13
 800981c:	f002 0210 	and.w	r2, r2, #16
 8009820:	3207      	adds	r2, #7
 8009822:	6102      	str	r2, [r0, #16]
  PeriphClkInit->PLLSAI1.PLLSAI1Q = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) * 2U;
 8009824:	691a      	ldr	r2, [r3, #16]
 8009826:	f3c2 5241 	ubfx	r2, r2, #21, #2
 800982a:	3201      	adds	r2, #1
 800982c:	0052      	lsls	r2, r2, #1
 800982e:	6142      	str	r2, [r0, #20]
  PeriphClkInit->PLLSAI1.PLLSAI1R = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) * 2U;
 8009830:	691a      	ldr	r2, [r3, #16]
  PeriphClkInit->PLLSAI2.PLLSAI2Source = PeriphClkInit->PLLSAI1.PLLSAI1Source;
 8009832:	6201      	str	r1, [r0, #32]
  PeriphClkInit->PLLSAI1.PLLSAI1R = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) * 2U;
 8009834:	f3c2 6241 	ubfx	r2, r2, #25, #2
 8009838:	3201      	adds	r2, #1
 800983a:	0052      	lsls	r2, r2, #1
 800983c:	6182      	str	r2, [r0, #24]
  PeriphClkInit->PLLSAI2.PLLSAI2M = (READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U;
 800983e:	695a      	ldr	r2, [r3, #20]
 8009840:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8009844:	3201      	adds	r2, #1
 8009846:	6242      	str	r2, [r0, #36]	; 0x24
  PeriphClkInit->PLLSAI2.PLLSAI2N = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8009848:	695a      	ldr	r2, [r3, #20]
 800984a:	f3c2 2206 	ubfx	r2, r2, #8, #7
 800984e:	6282      	str	r2, [r0, #40]	; 0x28
  PeriphClkInit->PLLSAI2.PLLSAI2P = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) >> RCC_PLLSAI2CFGR_PLLSAI2P_Pos) << 4U) + 7U;
 8009850:	695a      	ldr	r2, [r3, #20]
 8009852:	0b52      	lsrs	r2, r2, #13
 8009854:	f002 0210 	and.w	r2, r2, #16
 8009858:	3207      	adds	r2, #7
 800985a:	62c2      	str	r2, [r0, #44]	; 0x2c
  PeriphClkInit->PLLSAI2.PLLSAI2Q = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2Q) >> RCC_PLLSAI2CFGR_PLLSAI2Q_Pos) + 1U) * 2U;
 800985c:	695a      	ldr	r2, [r3, #20]
 800985e:	f3c2 5241 	ubfx	r2, r2, #21, #2
 8009862:	3201      	adds	r2, #1
 8009864:	0052      	lsls	r2, r2, #1
 8009866:	6302      	str	r2, [r0, #48]	; 0x30
  PeriphClkInit->PLLSAI2.PLLSAI2R = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R)>> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) * 2U;
 8009868:	695a      	ldr	r2, [r3, #20]
 800986a:	f3c2 6241 	ubfx	r2, r2, #25, #2
 800986e:	3201      	adds	r2, #1
 8009870:	0052      	lsls	r2, r2, #1
 8009872:	6342      	str	r2, [r0, #52]	; 0x34
  PeriphClkInit->Usart1ClockSelection  = __HAL_RCC_GET_USART1_SOURCE();
 8009874:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8009878:	f002 0203 	and.w	r2, r2, #3
 800987c:	63c2      	str	r2, [r0, #60]	; 0x3c
  PeriphClkInit->Usart2ClockSelection  = __HAL_RCC_GET_USART2_SOURCE();
 800987e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8009882:	f002 020c 	and.w	r2, r2, #12
 8009886:	6402      	str	r2, [r0, #64]	; 0x40
  PeriphClkInit->Usart3ClockSelection  = __HAL_RCC_GET_USART3_SOURCE();
 8009888:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800988c:	f002 0230 	and.w	r2, r2, #48	; 0x30
 8009890:	6442      	str	r2, [r0, #68]	; 0x44
  PeriphClkInit->Uart4ClockSelection   = __HAL_RCC_GET_UART4_SOURCE();
 8009892:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8009896:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
 800989a:	6482      	str	r2, [r0, #72]	; 0x48
  PeriphClkInit->Uart5ClockSelection   = __HAL_RCC_GET_UART5_SOURCE();
 800989c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80098a0:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80098a4:	64c2      	str	r2, [r0, #76]	; 0x4c
  PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();
 80098a6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80098aa:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 80098ae:	6502      	str	r2, [r0, #80]	; 0x50
  PeriphClkInit->I2c1ClockSelection    = __HAL_RCC_GET_I2C1_SOURCE();
 80098b0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80098b4:	f402 5240 	and.w	r2, r2, #12288	; 0x3000
 80098b8:	6542      	str	r2, [r0, #84]	; 0x54
  PeriphClkInit->I2c2ClockSelection    = __HAL_RCC_GET_I2C2_SOURCE();
 80098ba:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80098be:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 80098c2:	6582      	str	r2, [r0, #88]	; 0x58
  PeriphClkInit->I2c3ClockSelection    = __HAL_RCC_GET_I2C3_SOURCE();
 80098c4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80098c8:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 80098cc:	65c2      	str	r2, [r0, #92]	; 0x5c
  PeriphClkInit->I2c4ClockSelection    = __HAL_RCC_GET_I2C4_SOURCE();
 80098ce:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 80098d2:	f002 0203 	and.w	r2, r2, #3
 80098d6:	6602      	str	r2, [r0, #96]	; 0x60
  PeriphClkInit->Lptim1ClockSelection  = __HAL_RCC_GET_LPTIM1_SOURCE();
 80098d8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80098dc:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 80098e0:	6642      	str	r2, [r0, #100]	; 0x64
  PeriphClkInit->Lptim2ClockSelection  = __HAL_RCC_GET_LPTIM2_SOURCE();
 80098e2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80098e6:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 80098ea:	6682      	str	r2, [r0, #104]	; 0x68
  PeriphClkInit->Sai1ClockSelection    = __HAL_RCC_GET_SAI1_SOURCE();
 80098ec:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 80098f0:	f002 02e0 	and.w	r2, r2, #224	; 0xe0
 80098f4:	66c2      	str	r2, [r0, #108]	; 0x6c
  PeriphClkInit->Sai2ClockSelection    = __HAL_RCC_GET_SAI2_SOURCE();
 80098f6:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 80098fa:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80098fe:	6702      	str	r2, [r0, #112]	; 0x70
  PeriphClkInit->RTCClockSelection     = __HAL_RCC_GET_RTC_SOURCE();
 8009900:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8009904:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8009908:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  PeriphClkInit->UsbClockSelection   = __HAL_RCC_GET_USB_SOURCE();
 800990c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8009910:	f002 6240 	and.w	r2, r2, #201326592	; 0xc000000
 8009914:	6742      	str	r2, [r0, #116]	; 0x74
  PeriphClkInit->Sdmmc1ClockSelection   = __HAL_RCC_GET_SDMMC1_SOURCE();
 8009916:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800991a:	0452      	lsls	r2, r2, #17
 800991c:	bf56      	itet	pl
 800991e:	f8d3 2088 	ldrpl.w	r2, [r3, #136]	; 0x88
 8009922:	f44f 4280 	movmi.w	r2, #16384	; 0x4000
 8009926:	f002 6240 	andpl.w	r2, r2, #201326592	; 0xc000000
 800992a:	6782      	str	r2, [r0, #120]	; 0x78
  PeriphClkInit->RngClockSelection   = __HAL_RCC_GET_RNG_SOURCE();
 800992c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8009930:	f002 6240 	and.w	r2, r2, #201326592	; 0xc000000
 8009934:	67c2      	str	r2, [r0, #124]	; 0x7c
  PeriphClkInit->AdcClockSelection     = __HAL_RCC_GET_ADC_SOURCE();
 8009936:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800993a:	f002 5240 	and.w	r2, r2, #805306368	; 0x30000000
 800993e:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
  PeriphClkInit->Dfsdm1ClockSelection  = __HAL_RCC_GET_DFSDM1_SOURCE();
 8009942:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8009946:	f002 0204 	and.w	r2, r2, #4
 800994a:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  PeriphClkInit->Dfsdm1AudioClockSelection  = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 800994e:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8009952:	f002 0218 	and.w	r2, r2, #24
 8009956:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  PeriphClkInit->OspiClockSelection = __HAL_RCC_GET_OSPI_SOURCE();
 800995a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800995e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8009962:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
}
 8009966:	4770      	bx	lr
 8009968:	013f7fff 	.word	0x013f7fff
 800996c:	40021000 	.word	0x40021000

08009970 <HAL_RCCEx_GetPeriphCLKFreq>:
  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8009970:	f5b0 3f00 	cmp.w	r0, #131072	; 0x20000
{
 8009974:	b4f0      	push	{r4, r5, r6, r7}
 8009976:	4d9a      	ldr	r5, [pc, #616]	; (8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8009978:	d11c      	bne.n	80099b4 <HAL_RCCEx_GetPeriphCLKFreq+0x44>
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800997a:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 800997e:	f403 7340 	and.w	r3, r3, #768	; 0x300
    switch(srcclk)
 8009982:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009986:	f000 8085 	beq.w	8009a94 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800998a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800998e:	d00a      	beq.n	80099a6 <HAL_RCCEx_GetPeriphCLKFreq+0x36>
 8009990:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009994:	d154      	bne.n	8009a40 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8009996:	f8d5 0090 	ldr.w	r0, [r5, #144]	; 0x90
        frequency = LSE_VALUE;
 800999a:	f010 0002 	ands.w	r0, r0, #2
 800999e:	bf18      	it	ne
 80099a0:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 80099a4:	e11a      	b.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80099a6:	6828      	ldr	r0, [r5, #0]
        frequency = HSE_VALUE / 32U;
 80099a8:	4b8e      	ldr	r3, [pc, #568]	; (8009be4 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 80099aa:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
            frequency = HSI_VALUE;
 80099ae:	bf18      	it	ne
 80099b0:	4618      	movne	r0, r3
 80099b2:	e113      	b.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80099b4:	68eb      	ldr	r3, [r5, #12]
 80099b6:	f003 0303 	and.w	r3, r3, #3
    switch(pll_oscsource)
 80099ba:	2b02      	cmp	r3, #2
 80099bc:	d02f      	beq.n	8009a1e <HAL_RCCEx_GetPeriphCLKFreq+0xae>
 80099be:	2b03      	cmp	r3, #3
 80099c0:	d034      	beq.n	8009a2c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80099c2:	2b01      	cmp	r3, #1
 80099c4:	d137      	bne.n	8009a36 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80099c6:	6829      	ldr	r1, [r5, #0]
 80099c8:	f011 0102 	ands.w	r1, r1, #2
 80099cc:	d00c      	beq.n	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80099ce:	682b      	ldr	r3, [r5, #0]
 80099d0:	4a85      	ldr	r2, [pc, #532]	; (8009be8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80099d2:	0719      	lsls	r1, r3, #28
 80099d4:	bf4b      	itete	mi
 80099d6:	682b      	ldrmi	r3, [r5, #0]
 80099d8:	f8d5 3094 	ldrpl.w	r3, [r5, #148]	; 0x94
 80099dc:	f3c3 1303 	ubfxmi	r3, r3, #4, #4
 80099e0:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
 80099e4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
    switch(PeriphClk)
 80099e8:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80099ec:	f000 8226 	beq.w	8009e3c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
 80099f0:	d858      	bhi.n	8009aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 80099f2:	2820      	cmp	r0, #32
 80099f4:	f000 81be 	beq.w	8009d74 <HAL_RCCEx_GetPeriphCLKFreq+0x404>
 80099f8:	d824      	bhi.n	8009a44 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
 80099fa:	2808      	cmp	r0, #8
 80099fc:	d81d      	bhi.n	8009a3a <HAL_RCCEx_GetPeriphCLKFreq+0xca>
 80099fe:	2800      	cmp	r0, #0
 8009a00:	f000 80ec 	beq.w	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
 8009a04:	3801      	subs	r0, #1
 8009a06:	2807      	cmp	r0, #7
 8009a08:	d81a      	bhi.n	8009a40 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
 8009a0a:	e8df f010 	tbh	[pc, r0, lsl #1]
 8009a0e:	0164      	.short	0x0164
 8009a10:	00190177 	.word	0x00190177
 8009a14:	00190189 	.word	0x00190189
 8009a18:	00190019 	.word	0x00190019
 8009a1c:	0196      	.short	0x0196
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009a1e:	6829      	ldr	r1, [r5, #0]
        pllvco = HSI_VALUE;
 8009a20:	4b72      	ldr	r3, [pc, #456]	; (8009bec <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8009a22:	f411 6180 	ands.w	r1, r1, #1024	; 0x400
        pllvco = HSE_VALUE;
 8009a26:	bf18      	it	ne
 8009a28:	4619      	movne	r1, r3
 8009a2a:	e7dd      	b.n	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009a2c:	6829      	ldr	r1, [r5, #0]
        pllvco = HSE_VALUE;
 8009a2e:	4b70      	ldr	r3, [pc, #448]	; (8009bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8009a30:	f411 3100 	ands.w	r1, r1, #131072	; 0x20000
 8009a34:	e7f7      	b.n	8009a26 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
    switch(pll_oscsource)
 8009a36:	2100      	movs	r1, #0
 8009a38:	e7d6      	b.n	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    switch(PeriphClk)
 8009a3a:	2810      	cmp	r0, #16
 8009a3c:	f000 818a 	beq.w	8009d54 <HAL_RCCEx_GetPeriphCLKFreq+0x3e4>
 8009a40:	2000      	movs	r0, #0
 8009a42:	e0cb      	b.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
 8009a44:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8009a48:	f000 81ea 	beq.w	8009e20 <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>
 8009a4c:	d80f      	bhi.n	8009a6e <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8009a4e:	2840      	cmp	r0, #64	; 0x40
 8009a50:	f000 81d5 	beq.w	8009dfe <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
 8009a54:	2880      	cmp	r0, #128	; 0x80
 8009a56:	d1f3      	bne.n	8009a40 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8009a58:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 8009a5c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
        switch(srcclk)
 8009a60:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009a64:	f000 8157 	beq.w	8009d16 <HAL_RCCEx_GetPeriphCLKFreq+0x3a6>
 8009a68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009a6c:	e1d0      	b.n	8009e10 <HAL_RCCEx_GetPeriphCLKFreq+0x4a0>
    switch(PeriphClk)
 8009a6e:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8009a72:	d1e5      	bne.n	8009a40 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8009a74:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 8009a78:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
        switch(srcclk)
 8009a7c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8009a80:	f000 8137 	beq.w	8009cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x382>
 8009a84:	f200 81d7 	bhi.w	8009e36 <HAL_RCCEx_GetPeriphCLKFreq+0x4c6>
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	f000 81c6 	beq.w	8009e1a <HAL_RCCEx_GetPeriphCLKFreq+0x4aa>
 8009a8e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009a92:	d1d5      	bne.n	8009a40 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8009a94:	f8d5 0094 	ldr.w	r0, [r5, #148]	; 0x94
              frequency = LSI_VALUE;
 8009a98:	f010 0002 	ands.w	r0, r0, #2
 8009a9c:	bf18      	it	ne
 8009a9e:	f44f 40fa 	movne.w	r0, #32000	; 0x7d00
 8009aa2:	e09b      	b.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
    switch(PeriphClk)
 8009aa4:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8009aa8:	d040      	beq.n	8009b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8009aaa:	d819      	bhi.n	8009ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>
 8009aac:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8009ab0:	d03c      	beq.n	8009b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8009ab2:	d808      	bhi.n	8009ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
 8009ab4:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 8009ab8:	d002      	beq.n	8009ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 8009aba:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8009abe:	d1bf      	bne.n	8009a40 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
}
 8009ac0:	bcf0      	pop	{r4, r5, r6, r7}
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8009ac2:	f7ff bb1b 	b.w	80090fc <RCCEx_GetSAIxPeriphCLKFreq>
    switch(PeriphClk)
 8009ac6:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8009aca:	f000 8163 	beq.w	8009d94 <HAL_RCCEx_GetPeriphCLKFreq+0x424>
 8009ace:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8009ad2:	d1b5      	bne.n	8009a40 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8009ad4:	f8d5 309c 	ldr.w	r3, [r5, #156]	; 0x9c
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8009ad8:	075a      	lsls	r2, r3, #29
 8009ada:	f100 811c 	bmi.w	8009d16 <HAL_RCCEx_GetPeriphCLKFreq+0x3a6>
 8009ade:	e105      	b.n	8009cec <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
    switch(PeriphClk)
 8009ae0:	f5b0 1f00 	cmp.w	r0, #2097152	; 0x200000
 8009ae4:	f000 817c 	beq.w	8009de0 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
 8009ae8:	d80f      	bhi.n	8009b0a <HAL_RCCEx_GetPeriphCLKFreq+0x19a>
 8009aea:	f5b0 2f00 	cmp.w	r0, #524288	; 0x80000
 8009aee:	f000 8081 	beq.w	8009bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x284>
 8009af2:	f5b0 1f80 	cmp.w	r0, #1048576	; 0x100000
 8009af6:	d1a3      	bne.n	8009a40 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8009af8:	f8d5 309c 	ldr.w	r3, [r5, #156]	; 0x9c
 8009afc:	f003 0303 	and.w	r3, r3, #3
        switch(srcclk)
 8009b00:	2b01      	cmp	r3, #1
 8009b02:	f000 8108 	beq.w	8009d16 <HAL_RCCEx_GetPeriphCLKFreq+0x3a6>
 8009b06:	2b02      	cmp	r3, #2
 8009b08:	e182      	b.n	8009e10 <HAL_RCCEx_GetPeriphCLKFreq+0x4a0>
    switch(PeriphClk)
 8009b0a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8009b0e:	d197      	bne.n	8009a40 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8009b10:	f8d5 309c 	ldr.w	r3, [r5, #156]	; 0x9c
 8009b14:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
        switch(srcclk)
 8009b18:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009b1c:	d033      	beq.n	8009b86 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
 8009b1e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009b22:	f000 819c 	beq.w	8009e5e <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d18a      	bne.n	8009a40 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
 8009b2a:	e0f4      	b.n	8009d16 <HAL_RCCEx_GetPeriphCLKFreq+0x3a6>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8009b2c:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 8009b30:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
        switch(srcclk)
 8009b34:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009b38:	d037      	beq.n	8009baa <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 8009b3a:	d820      	bhi.n	8009b7e <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	f000 80c4 	beq.w	8009cca <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
 8009b42:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009b46:	f47f af7b 	bne.w	8009a40 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8009b4a:	6828      	ldr	r0, [r5, #0]
 8009b4c:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8009b50:	d044      	beq.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8009b52:	6928      	ldr	r0, [r5, #16]
 8009b54:	f410 1080 	ands.w	r0, r0, #1048576	; 0x100000
 8009b58:	d040      	beq.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8009b5a:	692f      	ldr	r7, [r5, #16]
 8009b5c:	f3c7 2706 	ubfx	r7, r7, #8, #7
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8009b60:	4379      	muls	r1, r7
 8009b62:	692f      	ldr	r7, [r5, #16]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8009b64:	6928      	ldr	r0, [r5, #16]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8009b66:	f3c7 1703 	ubfx	r7, r7, #4, #4
 8009b6a:	3701      	adds	r7, #1
 8009b6c:	fbb1 f1f7 	udiv	r1, r1, r7
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8009b70:	f3c0 5041 	ubfx	r0, r0, #21, #2
 8009b74:	3001      	adds	r0, #1
 8009b76:	0040      	lsls	r0, r0, #1
 8009b78:	fbb1 f0f0 	udiv	r0, r1, r0
 8009b7c:	e02e      	b.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
 8009b7e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8009b82:	f47f af5d 	bne.w	8009a40 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8009b86:	6828      	ldr	r0, [r5, #0]
 8009b88:	f010 0002 	ands.w	r0, r0, #2
 8009b8c:	d026      	beq.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8009b8e:	682b      	ldr	r3, [r5, #0]
 8009b90:	4a15      	ldr	r2, [pc, #84]	; (8009be8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8009b92:	071b      	lsls	r3, r3, #28
 8009b94:	bf4b      	itete	mi
 8009b96:	682b      	ldrmi	r3, [r5, #0]
 8009b98:	f8d5 3094 	ldrpl.w	r3, [r5, #148]	; 0x94
 8009b9c:	f3c3 1303 	ubfxmi	r3, r3, #4, #4
 8009ba0:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
 8009ba4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8009ba8:	e018      	b.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8009baa:	6828      	ldr	r0, [r5, #0]
 8009bac:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8009bb0:	d014      	beq.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8009bb2:	68e8      	ldr	r0, [r5, #12]
 8009bb4:	f410 1080 	ands.w	r0, r0, #1048576	; 0x100000
 8009bb8:	d010      	beq.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8009bba:	68e8      	ldr	r0, [r5, #12]
 8009bbc:	f3c0 2006 	ubfx	r0, r0, #8, #7
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8009bc0:	4348      	muls	r0, r1
 8009bc2:	68e9      	ldr	r1, [r5, #12]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8009bc4:	68ed      	ldr	r5, [r5, #12]
 8009bc6:	f3c5 5541 	ubfx	r5, r5, #21, #2
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8009bca:	f3c1 1103 	ubfx	r1, r1, #4, #4
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8009bce:	3501      	adds	r5, #1
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8009bd0:	3101      	adds	r1, #1
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8009bd2:	006d      	lsls	r5, r5, #1
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8009bd4:	fbb0 f0f1 	udiv	r0, r0, r1
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8009bd8:	fbb0 f0f5 	udiv	r0, r0, r5
}
 8009bdc:	bcf0      	pop	{r4, r5, r6, r7}
 8009bde:	4770      	bx	lr
 8009be0:	40021000 	.word	0x40021000
 8009be4:	0003d090 	.word	0x0003d090
 8009be8:	0800e9b4 	.word	0x0800e9b4
 8009bec:	00f42400 	.word	0x00f42400
 8009bf0:	007a1200 	.word	0x007a1200
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 8009bf4:	f8d5 009c 	ldr.w	r0, [r5, #156]	; 0x9c
 8009bf8:	f410 4080 	ands.w	r0, r0, #16384	; 0x4000
 8009bfc:	d01f      	beq.n	8009c3e <HAL_RCCEx_GetPeriphCLKFreq+0x2ce>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8009bfe:	6828      	ldr	r0, [r5, #0]
 8009c00:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8009c04:	d0ea      	beq.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 8009c06:	68e8      	ldr	r0, [r5, #12]
 8009c08:	f410 3080 	ands.w	r0, r0, #65536	; 0x10000
 8009c0c:	d0e6      	beq.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8009c0e:	68ee      	ldr	r6, [r5, #12]
 8009c10:	f3c6 2606 	ubfx	r6, r6, #8, #7
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8009c14:	fb01 f006 	mul.w	r0, r1, r6
 8009c18:	68ee      	ldr	r6, [r5, #12]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8009c1a:	68eb      	ldr	r3, [r5, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8009c1c:	f3c6 1603 	ubfx	r6, r6, #4, #4
            if(pllp == 0U)
 8009c20:	0edb      	lsrs	r3, r3, #27
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8009c22:	f106 0601 	add.w	r6, r6, #1
 8009c26:	fbb0 f0f6 	udiv	r0, r0, r6
            if(pllp == 0U)
 8009c2a:	d105      	bne.n	8009c38 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8009c2c:	68eb      	ldr	r3, [r5, #12]
                pllp = 7U;
 8009c2e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8009c32:	bf14      	ite	ne
 8009c34:	2311      	movne	r3, #17
 8009c36:	2307      	moveq	r3, #7
            frequency = (pllvco / pllp);
 8009c38:	fbb0 f0f3 	udiv	r0, r0, r3
 8009c3c:	e7ce      	b.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8009c3e:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 8009c42:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
        switch(srcclk)
 8009c46:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009c4a:	d024      	beq.n	8009c96 <HAL_RCCEx_GetPeriphCLKFreq+0x326>
 8009c4c:	d81e      	bhi.n	8009c8c <HAL_RCCEx_GetPeriphCLKFreq+0x31c>
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d03b      	beq.n	8009cca <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
 8009c52:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009c56:	d1c1      	bne.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8009c58:	6828      	ldr	r0, [r5, #0]
 8009c5a:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8009c5e:	d0bd      	beq.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8009c60:	6928      	ldr	r0, [r5, #16]
 8009c62:	f410 1080 	ands.w	r0, r0, #1048576	; 0x100000
 8009c66:	d0b9      	beq.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8009c68:	692a      	ldr	r2, [r5, #16]
 8009c6a:	f3c2 2206 	ubfx	r2, r2, #8, #7
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8009c6e:	434a      	muls	r2, r1
 8009c70:	6929      	ldr	r1, [r5, #16]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8009c72:	6928      	ldr	r0, [r5, #16]
 8009c74:	f3c0 5041 	ubfx	r0, r0, #21, #2
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8009c78:	f3c1 1103 	ubfx	r1, r1, #4, #4
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8009c7c:	3001      	adds	r0, #1
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8009c7e:	3101      	adds	r1, #1
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8009c80:	0040      	lsls	r0, r0, #1
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8009c82:	fbb2 f2f1 	udiv	r2, r2, r1
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8009c86:	fbb2 f0f0 	udiv	r0, r2, r0
 8009c8a:	e7a7      	b.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
 8009c8c:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8009c90:	f43f af79 	beq.w	8009b86 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
 8009c94:	e7a2      	b.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8009c96:	6828      	ldr	r0, [r5, #0]
 8009c98:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8009c9c:	d09e      	beq.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8009c9e:	68e8      	ldr	r0, [r5, #12]
 8009ca0:	f410 1080 	ands.w	r0, r0, #1048576	; 0x100000
 8009ca4:	d09a      	beq.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8009ca6:	68ec      	ldr	r4, [r5, #12]
 8009ca8:	f3c4 2406 	ubfx	r4, r4, #8, #7
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8009cac:	434c      	muls	r4, r1
 8009cae:	68e9      	ldr	r1, [r5, #12]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8009cb0:	68e8      	ldr	r0, [r5, #12]
 8009cb2:	f3c0 5041 	ubfx	r0, r0, #21, #2
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8009cb6:	f3c1 1103 	ubfx	r1, r1, #4, #4
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8009cba:	3001      	adds	r0, #1
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8009cbc:	3101      	adds	r1, #1
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8009cbe:	0040      	lsls	r0, r0, #1
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8009cc0:	fbb4 f4f1 	udiv	r4, r4, r1
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8009cc4:	fbb4 f0f0 	udiv	r0, r4, r0
 8009cc8:	e788      	b.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8009cca:	f8d5 0098 	ldr.w	r0, [r5, #152]	; 0x98
            frequency = HSI48_VALUE;
 8009cce:	4b6f      	ldr	r3, [pc, #444]	; (8009e8c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8009cd0:	f010 0002 	ands.w	r0, r0, #2
 8009cd4:	e66b      	b.n	80099ae <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8009cd6:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 8009cda:	f003 0303 	and.w	r3, r3, #3
        switch(srcclk)
 8009cde:	2b02      	cmp	r3, #2
 8009ce0:	d007      	beq.n	8009cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x382>
 8009ce2:	2b03      	cmp	r3, #3
 8009ce4:	f43f ae57 	beq.w	8009996 <HAL_RCCEx_GetPeriphCLKFreq+0x26>
 8009ce8:	2b01      	cmp	r3, #1
 8009cea:	d014      	beq.n	8009d16 <HAL_RCCEx_GetPeriphCLKFreq+0x3a6>
}
 8009cec:	bcf0      	pop	{r4, r5, r6, r7}
          frequency = HAL_RCC_GetPCLK2Freq();
 8009cee:	f7ff b95b 	b.w	8008fa8 <HAL_RCC_GetPCLK2Freq>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009cf2:	6828      	ldr	r0, [r5, #0]
            frequency = HSI_VALUE;
 8009cf4:	4b66      	ldr	r3, [pc, #408]	; (8009e90 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8009cf6:	f410 6080 	ands.w	r0, r0, #1024	; 0x400
 8009cfa:	e658      	b.n	80099ae <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8009cfc:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 8009d00:	f003 030c 	and.w	r3, r3, #12
        switch(srcclk)
 8009d04:	2b08      	cmp	r3, #8
 8009d06:	d0f4      	beq.n	8009cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x382>
 8009d08:	d808      	bhi.n	8009d1c <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	f000 8085 	beq.w	8009e1a <HAL_RCCEx_GetPeriphCLKFreq+0x4aa>
 8009d10:	2b04      	cmp	r3, #4
 8009d12:	f47f ae95 	bne.w	8009a40 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
}
 8009d16:	bcf0      	pop	{r4, r5, r6, r7}
          frequency = HAL_RCC_GetSysClockFreq();
 8009d18:	f7fe bd38 	b.w	800878c <HAL_RCC_GetSysClockFreq>
 8009d1c:	2b0c      	cmp	r3, #12
 8009d1e:	e639      	b.n	8009994 <HAL_RCCEx_GetPeriphCLKFreq+0x24>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8009d20:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 8009d24:	f003 0330 	and.w	r3, r3, #48	; 0x30
        switch(srcclk)
 8009d28:	2b20      	cmp	r3, #32
 8009d2a:	d0e2      	beq.n	8009cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x382>
 8009d2c:	d803      	bhi.n	8009d36 <HAL_RCCEx_GetPeriphCLKFreq+0x3c6>
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d073      	beq.n	8009e1a <HAL_RCCEx_GetPeriphCLKFreq+0x4aa>
 8009d32:	2b10      	cmp	r3, #16
 8009d34:	e7ed      	b.n	8009d12 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8009d36:	2b30      	cmp	r3, #48	; 0x30
 8009d38:	e62c      	b.n	8009994 <HAL_RCCEx_GetPeriphCLKFreq+0x24>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8009d3a:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 8009d3e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
        switch(srcclk)
 8009d42:	2b80      	cmp	r3, #128	; 0x80
 8009d44:	d0d5      	beq.n	8009cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x382>
 8009d46:	d803      	bhi.n	8009d50 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d066      	beq.n	8009e1a <HAL_RCCEx_GetPeriphCLKFreq+0x4aa>
 8009d4c:	2b40      	cmp	r3, #64	; 0x40
 8009d4e:	e7e0      	b.n	8009d12 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8009d50:	2bc0      	cmp	r3, #192	; 0xc0
 8009d52:	e61f      	b.n	8009994 <HAL_RCCEx_GetPeriphCLKFreq+0x24>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8009d54:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 8009d58:	f403 7340 	and.w	r3, r3, #768	; 0x300
        switch(srcclk)
 8009d5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009d60:	d0c7      	beq.n	8009cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x382>
 8009d62:	d804      	bhi.n	8009d6e <HAL_RCCEx_GetPeriphCLKFreq+0x3fe>
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d058      	beq.n	8009e1a <HAL_RCCEx_GetPeriphCLKFreq+0x4aa>
 8009d68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009d6c:	e7d1      	b.n	8009d12 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8009d6e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009d72:	e60f      	b.n	8009994 <HAL_RCCEx_GetPeriphCLKFreq+0x24>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8009d74:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 8009d78:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
        switch(srcclk)
 8009d7c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009d80:	d0b7      	beq.n	8009cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x382>
 8009d82:	d804      	bhi.n	8009d8e <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d048      	beq.n	8009e1a <HAL_RCCEx_GetPeriphCLKFreq+0x4aa>
 8009d88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009d8c:	e7c1      	b.n	8009d12 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8009d8e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009d92:	e5ff      	b.n	8009994 <HAL_RCCEx_GetPeriphCLKFreq+0x24>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8009d94:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 8009d98:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        switch(srcclk)
 8009d9c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009da0:	d002      	beq.n	8009da8 <HAL_RCCEx_GetPeriphCLKFreq+0x438>
 8009da2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009da6:	e7b4      	b.n	8009d12 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8009da8:	6828      	ldr	r0, [r5, #0]
 8009daa:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8009dae:	f43f af15 	beq.w	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
 8009db2:	6928      	ldr	r0, [r5, #16]
 8009db4:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 8009db8:	f43f af10 	beq.w	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8009dbc:	692b      	ldr	r3, [r5, #16]
 8009dbe:	f3c3 2306 	ubfx	r3, r3, #8, #7
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8009dc2:	434b      	muls	r3, r1
 8009dc4:	6929      	ldr	r1, [r5, #16]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8009dc6:	6928      	ldr	r0, [r5, #16]
 8009dc8:	f3c0 6041 	ubfx	r0, r0, #25, #2
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8009dcc:	f3c1 1103 	ubfx	r1, r1, #4, #4
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8009dd0:	3001      	adds	r0, #1
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8009dd2:	3101      	adds	r1, #1
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8009dd4:	0040      	lsls	r0, r0, #1
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8009dd6:	fbb3 f3f1 	udiv	r3, r3, r1
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8009dda:	fbb3 f0f0 	udiv	r0, r3, r0
 8009dde:	e6fd      	b.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 8009de0:	f8d5 309c 	ldr.w	r3, [r5, #156]	; 0x9c
 8009de4:	f003 0318 	and.w	r3, r3, #24
        switch(srcclk)
 8009de8:	2b08      	cmp	r3, #8
 8009dea:	d082      	beq.n	8009cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x382>
 8009dec:	2b10      	cmp	r3, #16
 8009dee:	f43f aeca 	beq.w	8009b86 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	f47f ae24 	bne.w	8009a40 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8009df8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8009dfc:	e660      	b.n	8009ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8009dfe:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 8009e02:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
        switch(srcclk)
 8009e06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e0a:	d084      	beq.n	8009d16 <HAL_RCCEx_GetPeriphCLKFreq+0x3a6>
 8009e0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009e10:	f43f af6f 	beq.w	8009cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x382>
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	f47f ae13 	bne.w	8009a40 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
}
 8009e1a:	bcf0      	pop	{r4, r5, r6, r7}
          frequency = HAL_RCC_GetPCLK1Freq();
 8009e1c:	f7ff b8b2 	b.w	8008f84 <HAL_RCC_GetPCLK1Freq>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8009e20:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 8009e24:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
        switch(srcclk)
 8009e28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009e2c:	f43f af73 	beq.w	8009d16 <HAL_RCCEx_GetPeriphCLKFreq+0x3a6>
 8009e30:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009e34:	e7ec      	b.n	8009e10 <HAL_RCCEx_GetPeriphCLKFreq+0x4a0>
 8009e36:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8009e3a:	e5ab      	b.n	8009994 <HAL_RCCEx_GetPeriphCLKFreq+0x24>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8009e3c:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 8009e40:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
        switch(srcclk)
 8009e44:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009e48:	f43f af53 	beq.w	8009cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x382>
 8009e4c:	d804      	bhi.n	8009e58 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d0e3      	beq.n	8009e1a <HAL_RCCEx_GetPeriphCLKFreq+0x4aa>
 8009e52:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009e56:	e61c      	b.n	8009a92 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8009e58:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009e5c:	e59a      	b.n	8009994 <HAL_RCCEx_GetPeriphCLKFreq+0x24>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8009e5e:	6828      	ldr	r0, [r5, #0]
 8009e60:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8009e64:	f43f aeba 	beq.w	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8009e68:	68e8      	ldr	r0, [r5, #12]
 8009e6a:	f410 1080 	ands.w	r0, r0, #1048576	; 0x100000
 8009e6e:	f43f aeb5 	beq.w	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8009e72:	68e8      	ldr	r0, [r5, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8009e74:	68eb      	ldr	r3, [r5, #12]
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8009e76:	f3c0 2006 	ubfx	r0, r0, #8, #7
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8009e7a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8009e7e:	4341      	muls	r1, r0
 8009e80:	3301      	adds	r3, #1
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8009e82:	68e8      	ldr	r0, [r5, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8009e84:	fbb1 f1f3 	udiv	r1, r1, r3
 8009e88:	e672      	b.n	8009b70 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
 8009e8a:	bf00      	nop
 8009e8c:	02dc6c00 	.word	0x02dc6c00
 8009e90:	00f42400 	.word	0x00f42400

08009e94 <HAL_RCCEx_EnablePLLSAI1>:
{
 8009e94:	b570      	push	{r4, r5, r6, lr}
  __HAL_RCC_PLLSAI1_DISABLE();
 8009e96:	4c20      	ldr	r4, [pc, #128]	; (8009f18 <HAL_RCCEx_EnablePLLSAI1+0x84>)
 8009e98:	6823      	ldr	r3, [r4, #0]
 8009e9a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009e9e:	6023      	str	r3, [r4, #0]
{
 8009ea0:	4605      	mov	r5, r0
  tickstart = HAL_GetTick();
 8009ea2:	f7fd f91f 	bl	80070e4 <HAL_GetTick>
 8009ea6:	4606      	mov	r6, r0
  while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8009ea8:	6823      	ldr	r3, [r4, #0]
 8009eaa:	011a      	lsls	r2, r3, #4
 8009eac:	d423      	bmi.n	8009ef6 <HAL_RCCEx_EnablePLLSAI1+0x62>
    __HAL_RCC_PLLSAI1_CONFIG(PLLSAI1Init->PLLSAI1M, PLLSAI1Init->PLLSAI1N, PLLSAI1Init->PLLSAI1P, PLLSAI1Init->PLLSAI1Q, PLLSAI1Init->PLLSAI1R);
 8009eae:	e9d5 2302 	ldrd	r2, r3, [r5, #8]
 8009eb2:	06db      	lsls	r3, r3, #27
 8009eb4:	6921      	ldr	r1, [r4, #16]
 8009eb6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8009eba:	4a18      	ldr	r2, [pc, #96]	; (8009f1c <HAL_RCCEx_EnablePLLSAI1+0x88>)
 8009ebc:	400a      	ands	r2, r1
 8009ebe:	4313      	orrs	r3, r2
 8009ec0:	686a      	ldr	r2, [r5, #4]
 8009ec2:	3a01      	subs	r2, #1
 8009ec4:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8009ec8:	692a      	ldr	r2, [r5, #16]
 8009eca:	0852      	lsrs	r2, r2, #1
 8009ecc:	3a01      	subs	r2, #1
 8009ece:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8009ed2:	696a      	ldr	r2, [r5, #20]
 8009ed4:	0852      	lsrs	r2, r2, #1
 8009ed6:	3a01      	subs	r2, #1
 8009ed8:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8009edc:	6123      	str	r3, [r4, #16]
    __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1Init->PLLSAI1ClockOut);
 8009ede:	6923      	ldr	r3, [r4, #16]
 8009ee0:	69aa      	ldr	r2, [r5, #24]
 8009ee2:	4313      	orrs	r3, r2
 8009ee4:	6123      	str	r3, [r4, #16]
    __HAL_RCC_PLLSAI1_ENABLE();
 8009ee6:	6823      	ldr	r3, [r4, #0]
 8009ee8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009eec:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8009eee:	f7fd f8f9 	bl	80070e4 <HAL_GetTick>
 8009ef2:	4605      	mov	r5, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8009ef4:	e00b      	b.n	8009f0e <HAL_RCCEx_EnablePLLSAI1+0x7a>
    if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009ef6:	f7fd f8f5 	bl	80070e4 <HAL_GetTick>
 8009efa:	1b80      	subs	r0, r0, r6
 8009efc:	2802      	cmp	r0, #2
 8009efe:	d9d3      	bls.n	8009ea8 <HAL_RCCEx_EnablePLLSAI1+0x14>
      status = HAL_TIMEOUT;
 8009f00:	2003      	movs	r0, #3
}
 8009f02:	bd70      	pop	{r4, r5, r6, pc}
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009f04:	f7fd f8ee 	bl	80070e4 <HAL_GetTick>
 8009f08:	1b40      	subs	r0, r0, r5
 8009f0a:	2802      	cmp	r0, #2
 8009f0c:	d8f8      	bhi.n	8009f00 <HAL_RCCEx_EnablePLLSAI1+0x6c>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8009f0e:	6823      	ldr	r3, [r4, #0]
 8009f10:	011b      	lsls	r3, r3, #4
 8009f12:	d5f7      	bpl.n	8009f04 <HAL_RCCEx_EnablePLLSAI1+0x70>
 8009f14:	2000      	movs	r0, #0
  return status;
 8009f16:	e7f4      	b.n	8009f02 <HAL_RCCEx_EnablePLLSAI1+0x6e>
 8009f18:	40021000 	.word	0x40021000
 8009f1c:	019d800f 	.word	0x019d800f

08009f20 <HAL_RCCEx_DisablePLLSAI1>:
{
 8009f20:	b538      	push	{r3, r4, r5, lr}
  __HAL_RCC_PLLSAI1_DISABLE();
 8009f22:	4c11      	ldr	r4, [pc, #68]	; (8009f68 <HAL_RCCEx_DisablePLLSAI1+0x48>)
 8009f24:	6823      	ldr	r3, [r4, #0]
 8009f26:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009f2a:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8009f2c:	f7fd f8da 	bl	80070e4 <HAL_GetTick>
 8009f30:	4605      	mov	r5, r0
  while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8009f32:	6823      	ldr	r3, [r4, #0]
 8009f34:	f013 6300 	ands.w	r3, r3, #134217728	; 0x8000000
 8009f38:	d10f      	bne.n	8009f5a <HAL_RCCEx_DisablePLLSAI1+0x3a>
  HAL_StatusTypeDef status = HAL_OK;
 8009f3a:	4618      	mov	r0, r3
  __HAL_RCC_PLLSAI1CLKOUT_DISABLE(RCC_PLLSAI1CFGR_PLLSAI1PEN|RCC_PLLSAI1CFGR_PLLSAI1QEN|RCC_PLLSAI1CFGR_PLLSAI1REN);
 8009f3c:	6923      	ldr	r3, [r4, #16]
 8009f3e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8009f42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009f46:	6123      	str	r3, [r4, #16]
  if(READ_BIT(RCC->CR, (RCC_CR_PLLRDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8009f48:	6823      	ldr	r3, [r4, #0]
 8009f4a:	f013 5f08 	tst.w	r3, #570425344	; 0x22000000
    MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8009f4e:	bf02      	ittt	eq
 8009f50:	68e3      	ldreq	r3, [r4, #12]
 8009f52:	f023 0303 	biceq.w	r3, r3, #3
 8009f56:	60e3      	streq	r3, [r4, #12]
}
 8009f58:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009f5a:	f7fd f8c3 	bl	80070e4 <HAL_GetTick>
 8009f5e:	1b40      	subs	r0, r0, r5
 8009f60:	2802      	cmp	r0, #2
 8009f62:	d9e6      	bls.n	8009f32 <HAL_RCCEx_DisablePLLSAI1+0x12>
      status = HAL_TIMEOUT;
 8009f64:	2003      	movs	r0, #3
 8009f66:	e7e9      	b.n	8009f3c <HAL_RCCEx_DisablePLLSAI1+0x1c>
 8009f68:	40021000 	.word	0x40021000

08009f6c <HAL_RCCEx_EnablePLLSAI2>:
{
 8009f6c:	b570      	push	{r4, r5, r6, lr}
  __HAL_RCC_PLLSAI2_DISABLE();
 8009f6e:	4c20      	ldr	r4, [pc, #128]	; (8009ff0 <HAL_RCCEx_EnablePLLSAI2+0x84>)
 8009f70:	6823      	ldr	r3, [r4, #0]
 8009f72:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009f76:	6023      	str	r3, [r4, #0]
{
 8009f78:	4605      	mov	r5, r0
  tickstart = HAL_GetTick();
 8009f7a:	f7fd f8b3 	bl	80070e4 <HAL_GetTick>
 8009f7e:	4606      	mov	r6, r0
  while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8009f80:	6823      	ldr	r3, [r4, #0]
 8009f82:	009a      	lsls	r2, r3, #2
 8009f84:	d423      	bmi.n	8009fce <HAL_RCCEx_EnablePLLSAI2+0x62>
    __HAL_RCC_PLLSAI2_CONFIG(PLLSAI2Init->PLLSAI2M, PLLSAI2Init->PLLSAI2N, PLLSAI2Init->PLLSAI2P, PLLSAI2Init->PLLSAI2Q, PLLSAI2Init->PLLSAI2R);
 8009f86:	e9d5 2302 	ldrd	r2, r3, [r5, #8]
 8009f8a:	06db      	lsls	r3, r3, #27
 8009f8c:	6961      	ldr	r1, [r4, #20]
 8009f8e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8009f92:	4a18      	ldr	r2, [pc, #96]	; (8009ff4 <HAL_RCCEx_EnablePLLSAI2+0x88>)
 8009f94:	400a      	ands	r2, r1
 8009f96:	4313      	orrs	r3, r2
 8009f98:	686a      	ldr	r2, [r5, #4]
 8009f9a:	3a01      	subs	r2, #1
 8009f9c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8009fa0:	692a      	ldr	r2, [r5, #16]
 8009fa2:	0852      	lsrs	r2, r2, #1
 8009fa4:	3a01      	subs	r2, #1
 8009fa6:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8009faa:	696a      	ldr	r2, [r5, #20]
 8009fac:	0852      	lsrs	r2, r2, #1
 8009fae:	3a01      	subs	r2, #1
 8009fb0:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8009fb4:	6163      	str	r3, [r4, #20]
    __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PLLSAI2Init->PLLSAI2ClockOut);
 8009fb6:	6963      	ldr	r3, [r4, #20]
 8009fb8:	69aa      	ldr	r2, [r5, #24]
 8009fba:	4313      	orrs	r3, r2
 8009fbc:	6163      	str	r3, [r4, #20]
    __HAL_RCC_PLLSAI2_ENABLE();
 8009fbe:	6823      	ldr	r3, [r4, #0]
 8009fc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009fc4:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8009fc6:	f7fd f88d 	bl	80070e4 <HAL_GetTick>
 8009fca:	4605      	mov	r5, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8009fcc:	e00b      	b.n	8009fe6 <HAL_RCCEx_EnablePLLSAI2+0x7a>
    if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8009fce:	f7fd f889 	bl	80070e4 <HAL_GetTick>
 8009fd2:	1b80      	subs	r0, r0, r6
 8009fd4:	2802      	cmp	r0, #2
 8009fd6:	d9d3      	bls.n	8009f80 <HAL_RCCEx_EnablePLLSAI2+0x14>
      status = HAL_TIMEOUT;
 8009fd8:	2003      	movs	r0, #3
}
 8009fda:	bd70      	pop	{r4, r5, r6, pc}
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8009fdc:	f7fd f882 	bl	80070e4 <HAL_GetTick>
 8009fe0:	1b40      	subs	r0, r0, r5
 8009fe2:	2802      	cmp	r0, #2
 8009fe4:	d8f8      	bhi.n	8009fd8 <HAL_RCCEx_EnablePLLSAI2+0x6c>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8009fe6:	6823      	ldr	r3, [r4, #0]
 8009fe8:	009b      	lsls	r3, r3, #2
 8009fea:	d5f7      	bpl.n	8009fdc <HAL_RCCEx_EnablePLLSAI2+0x70>
 8009fec:	2000      	movs	r0, #0
  return status;
 8009fee:	e7f4      	b.n	8009fda <HAL_RCCEx_EnablePLLSAI2+0x6e>
 8009ff0:	40021000 	.word	0x40021000
 8009ff4:	019d800f 	.word	0x019d800f

08009ff8 <HAL_RCCEx_DisablePLLSAI2>:
{
 8009ff8:	b538      	push	{r3, r4, r5, lr}
  __HAL_RCC_PLLSAI2_DISABLE();
 8009ffa:	4c11      	ldr	r4, [pc, #68]	; (800a040 <HAL_RCCEx_DisablePLLSAI2+0x48>)
 8009ffc:	6823      	ldr	r3, [r4, #0]
 8009ffe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a002:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800a004:	f7fd f86e 	bl	80070e4 <HAL_GetTick>
 800a008:	4605      	mov	r5, r0
  while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800a00a:	6823      	ldr	r3, [r4, #0]
 800a00c:	f013 5300 	ands.w	r3, r3, #536870912	; 0x20000000
 800a010:	d10f      	bne.n	800a032 <HAL_RCCEx_DisablePLLSAI2+0x3a>
  HAL_StatusTypeDef status = HAL_OK;
 800a012:	4618      	mov	r0, r3
  __HAL_RCC_PLLSAI2CLKOUT_DISABLE(RCC_PLLSAI2CFGR_PLLSAI2PEN|RCC_PLLSAI2CFGR_PLLSAI2QEN|RCC_PLLSAI2CFGR_PLLSAI2REN);
 800a014:	6963      	ldr	r3, [r4, #20]
 800a016:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800a01a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a01e:	6163      	str	r3, [r4, #20]
  if(READ_BIT(RCC->CR, (RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY)) == 0U)
 800a020:	6823      	ldr	r3, [r4, #0]
 800a022:	f013 6f20 	tst.w	r3, #167772160	; 0xa000000
    MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800a026:	bf02      	ittt	eq
 800a028:	68e3      	ldreq	r3, [r4, #12]
 800a02a:	f023 0303 	biceq.w	r3, r3, #3
 800a02e:	60e3      	streq	r3, [r4, #12]
}
 800a030:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800a032:	f7fd f857 	bl	80070e4 <HAL_GetTick>
 800a036:	1b40      	subs	r0, r0, r5
 800a038:	2802      	cmp	r0, #2
 800a03a:	d9e6      	bls.n	800a00a <HAL_RCCEx_DisablePLLSAI2+0x12>
      status = HAL_TIMEOUT;
 800a03c:	2003      	movs	r0, #3
 800a03e:	e7e9      	b.n	800a014 <HAL_RCCEx_DisablePLLSAI2+0x1c>
 800a040:	40021000 	.word	0x40021000

0800a044 <HAL_RCCEx_WakeUpStopCLKConfig>:
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(WakeUpClk);
 800a044:	4a03      	ldr	r2, [pc, #12]	; (800a054 <HAL_RCCEx_WakeUpStopCLKConfig+0x10>)
 800a046:	6893      	ldr	r3, [r2, #8]
 800a048:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a04c:	4318      	orrs	r0, r3
 800a04e:	6090      	str	r0, [r2, #8]
}
 800a050:	4770      	bx	lr
 800a052:	bf00      	nop
 800a054:	40021000 	.word	0x40021000

0800a058 <HAL_RCCEx_StandbyMSIRangeConfig>:
  __HAL_RCC_MSI_STANDBY_RANGE_CONFIG(MSIRange);
 800a058:	4a04      	ldr	r2, [pc, #16]	; (800a06c <HAL_RCCEx_StandbyMSIRangeConfig+0x14>)
 800a05a:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 800a05e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800a062:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
 800a066:	f8c2 0094 	str.w	r0, [r2, #148]	; 0x94
}
 800a06a:	4770      	bx	lr
 800a06c:	40021000 	.word	0x40021000

0800a070 <HAL_RCCEx_EnableLSECSS>:
  SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
 800a070:	4a03      	ldr	r2, [pc, #12]	; (800a080 <HAL_RCCEx_EnableLSECSS+0x10>)
 800a072:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800a076:	f043 0320 	orr.w	r3, r3, #32
 800a07a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800a07e:	4770      	bx	lr
 800a080:	40021000 	.word	0x40021000

0800a084 <HAL_RCCEx_DisableLSECSS>:
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 800a084:	4b05      	ldr	r3, [pc, #20]	; (800a09c <HAL_RCCEx_DisableLSECSS+0x18>)
 800a086:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800a08a:	f022 0220 	bic.w	r2, r2, #32
 800a08e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);
 800a092:	699a      	ldr	r2, [r3, #24]
 800a094:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800a098:	619a      	str	r2, [r3, #24]
}
 800a09a:	4770      	bx	lr
 800a09c:	40021000 	.word	0x40021000

0800a0a0 <HAL_RCCEx_EnableLSECSS_IT>:
  SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 800a0a0:	4b0a      	ldr	r3, [pc, #40]	; (800a0cc <HAL_RCCEx_EnableLSECSS_IT+0x2c>)
 800a0a2:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800a0a6:	f042 0220 	orr.w	r2, r2, #32
 800a0aa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  __HAL_RCC_ENABLE_IT(RCC_IT_LSECSS);
 800a0ae:	699a      	ldr	r2, [r3, #24]
 800a0b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a0b4:	619a      	str	r2, [r3, #24]
  __HAL_RCC_LSECSS_EXTI_ENABLE_IT();
 800a0b6:	f5a3 3386 	sub.w	r3, r3, #68608	; 0x10c00
 800a0ba:	681a      	ldr	r2, [r3, #0]
 800a0bc:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800a0c0:	601a      	str	r2, [r3, #0]
  __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE();
 800a0c2:	689a      	ldr	r2, [r3, #8]
 800a0c4:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800a0c8:	609a      	str	r2, [r3, #8]
}
 800a0ca:	4770      	bx	lr
 800a0cc:	40021000 	.word	0x40021000

0800a0d0 <HAL_RCCEx_LSECSS_Callback>:
}
 800a0d0:	4770      	bx	lr
	...

0800a0d4 <HAL_RCCEx_LSECSS_IRQHandler>:
{
 800a0d4:	b510      	push	{r4, lr}
  if(__HAL_RCC_GET_IT(RCC_IT_LSECSS))
 800a0d6:	4c05      	ldr	r4, [pc, #20]	; (800a0ec <HAL_RCCEx_LSECSS_IRQHandler+0x18>)
 800a0d8:	69e3      	ldr	r3, [r4, #28]
 800a0da:	059b      	lsls	r3, r3, #22
 800a0dc:	d504      	bpl.n	800a0e8 <HAL_RCCEx_LSECSS_IRQHandler+0x14>
    HAL_RCCEx_LSECSS_Callback();
 800a0de:	f7ff fff7 	bl	800a0d0 <HAL_RCCEx_LSECSS_Callback>
    __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
 800a0e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a0e6:	6223      	str	r3, [r4, #32]
}
 800a0e8:	bd10      	pop	{r4, pc}
 800a0ea:	bf00      	nop
 800a0ec:	40021000 	.word	0x40021000

0800a0f0 <HAL_RCCEx_EnableMSIPLLMode>:
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800a0f0:	4a02      	ldr	r2, [pc, #8]	; (800a0fc <HAL_RCCEx_EnableMSIPLLMode+0xc>)
 800a0f2:	6813      	ldr	r3, [r2, #0]
 800a0f4:	f043 0304 	orr.w	r3, r3, #4
 800a0f8:	6013      	str	r3, [r2, #0]
}
 800a0fa:	4770      	bx	lr
 800a0fc:	40021000 	.word	0x40021000

0800a100 <HAL_RCCEx_DisableMSIPLLMode>:
  CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800a100:	4a02      	ldr	r2, [pc, #8]	; (800a10c <HAL_RCCEx_DisableMSIPLLMode+0xc>)
 800a102:	6813      	ldr	r3, [r2, #0]
 800a104:	f023 0304 	bic.w	r3, r3, #4
 800a108:	6013      	str	r3, [r2, #0]
}
 800a10a:	4770      	bx	lr
 800a10c:	40021000 	.word	0x40021000

0800a110 <HAL_RCCEx_OCTOSPIDelayConfig>:
  MODIFY_REG(RCC->DLYCFGR, RCC_DLYCFGR_OCTOSPI1_DLY|RCC_DLYCFGR_OCTOSPI2_DLY, (Delay1 | (Delay2 << RCC_DLYCFGR_OCTOSPI2_DLY_Pos))) ;
 800a110:	4a05      	ldr	r2, [pc, #20]	; (800a128 <HAL_RCCEx_OCTOSPIDelayConfig+0x18>)
 800a112:	f8d2 30a4 	ldr.w	r3, [r2, #164]	; 0xa4
 800a116:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800a11a:	4318      	orrs	r0, r3
 800a11c:	ea40 1101 	orr.w	r1, r0, r1, lsl #4
 800a120:	f8c2 10a4 	str.w	r1, [r2, #164]	; 0xa4
}
 800a124:	4770      	bx	lr
 800a126:	bf00      	nop
 800a128:	40021000 	.word	0x40021000

0800a12c <HAL_RCCEx_CRSConfig>:
  __HAL_RCC_CRS_FORCE_RESET();
 800a12c:	4b10      	ldr	r3, [pc, #64]	; (800a170 <HAL_RCCEx_CRSConfig+0x44>)
 800a12e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a130:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800a134:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_RCC_CRS_RELEASE_RESET();
 800a136:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a138:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800a13c:	639a      	str	r2, [r3, #56]	; 0x38
  value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 800a13e:	e9d0 3200 	ldrd	r3, r2, [r0]
 800a142:	4313      	orrs	r3, r2
 800a144:	6882      	ldr	r2, [r0, #8]
 800a146:	4313      	orrs	r3, r2
  value |= pInit->ReloadValue;
 800a148:	68c2      	ldr	r2, [r0, #12]
 800a14a:	4313      	orrs	r3, r2
  value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 800a14c:	6902      	ldr	r2, [r0, #16]
 800a14e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  WRITE_REG(CRS->CFGR, value);
 800a152:	4a08      	ldr	r2, [pc, #32]	; (800a174 <HAL_RCCEx_CRSConfig+0x48>)
 800a154:	6053      	str	r3, [r2, #4]
  MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 800a156:	6813      	ldr	r3, [r2, #0]
 800a158:	6941      	ldr	r1, [r0, #20]
 800a15a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800a15e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800a162:	6013      	str	r3, [r2, #0]
  SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 800a164:	6813      	ldr	r3, [r2, #0]
 800a166:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800a16a:	6013      	str	r3, [r2, #0]
}
 800a16c:	4770      	bx	lr
 800a16e:	bf00      	nop
 800a170:	40021000 	.word	0x40021000
 800a174:	40006000 	.word	0x40006000

0800a178 <HAL_RCCEx_CRSSoftwareSynchronizationGenerate>:
  SET_BIT(CRS->CR, CRS_CR_SWSYNC);
 800a178:	4a02      	ldr	r2, [pc, #8]	; (800a184 <HAL_RCCEx_CRSSoftwareSynchronizationGenerate+0xc>)
 800a17a:	6813      	ldr	r3, [r2, #0]
 800a17c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a180:	6013      	str	r3, [r2, #0]
}
 800a182:	4770      	bx	lr
 800a184:	40006000 	.word	0x40006000

0800a188 <HAL_RCCEx_CRSGetSynchronizationInfo>:
  pSynchroInfo->ReloadValue = (READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD));
 800a188:	4b07      	ldr	r3, [pc, #28]	; (800a1a8 <HAL_RCCEx_CRSGetSynchronizationInfo+0x20>)
 800a18a:	685a      	ldr	r2, [r3, #4]
 800a18c:	b292      	uxth	r2, r2
 800a18e:	6002      	str	r2, [r0, #0]
  pSynchroInfo->HSI48CalibrationValue = (READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Pos);
 800a190:	681a      	ldr	r2, [r3, #0]
 800a192:	f3c2 2205 	ubfx	r2, r2, #8, #6
 800a196:	6042      	str	r2, [r0, #4]
  pSynchroInfo->FreqErrorCapture = (READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Pos);
 800a198:	689a      	ldr	r2, [r3, #8]
 800a19a:	0c12      	lsrs	r2, r2, #16
 800a19c:	6082      	str	r2, [r0, #8]
  pSynchroInfo->FreqErrorDirection = (READ_BIT(CRS->ISR, CRS_ISR_FEDIR));
 800a19e:	689b      	ldr	r3, [r3, #8]
 800a1a0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a1a4:	60c3      	str	r3, [r0, #12]
}
 800a1a6:	4770      	bx	lr
 800a1a8:	40006000 	.word	0x40006000

0800a1ac <HAL_RCCEx_CRSWaitSynchronization>:
{
 800a1ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1ae:	4605      	mov	r5, r0
  tickstart = HAL_GetTick();
 800a1b0:	f7fc ff98 	bl	80070e4 <HAL_GetTick>
    if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK))
 800a1b4:	4c1e      	ldr	r4, [pc, #120]	; (800a230 <HAL_RCCEx_CRSWaitSynchronization+0x84>)
  tickstart = HAL_GetTick();
 800a1b6:	4606      	mov	r6, r0
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK);
 800a1b8:	2701      	movs	r7, #1
    if(Timeout != HAL_MAX_DELAY)
 800a1ba:	1c68      	adds	r0, r5, #1
 800a1bc:	d12f      	bne.n	800a21e <HAL_RCCEx_CRSWaitSynchronization+0x72>
        crsstatus = RCC_CRS_TIMEOUT;
 800a1be:	2000      	movs	r0, #0
    if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK))
 800a1c0:	68a2      	ldr	r2, [r4, #8]
 800a1c2:	07d1      	lsls	r1, r2, #31
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK);
 800a1c4:	bf48      	it	mi
 800a1c6:	60e7      	strmi	r7, [r4, #12]
    if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN))
 800a1c8:	68a2      	ldr	r2, [r4, #8]
      crsstatus |= RCC_CRS_SYNCOK;
 800a1ca:	bf48      	it	mi
 800a1cc:	f040 0002 	orrmi.w	r0, r0, #2
    if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN))
 800a1d0:	0792      	lsls	r2, r2, #30
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCWARN);
 800a1d2:	bf44      	itt	mi
 800a1d4:	2202      	movmi	r2, #2
 800a1d6:	60e2      	strmi	r2, [r4, #12]
    if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF))
 800a1d8:	68a2      	ldr	r2, [r4, #8]
      crsstatus |= RCC_CRS_SYNCWARN;
 800a1da:	bf48      	it	mi
 800a1dc:	f040 0004 	orrmi.w	r0, r0, #4
    if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF))
 800a1e0:	0553      	lsls	r3, r2, #21
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_TRIMOVF);
 800a1e2:	bf44      	itt	mi
 800a1e4:	2204      	movmi	r2, #4
 800a1e6:	60e2      	strmi	r2, [r4, #12]
    if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR))
 800a1e8:	68a2      	ldr	r2, [r4, #8]
      crsstatus |= RCC_CRS_TRIMOVF;
 800a1ea:	bf48      	it	mi
 800a1ec:	f040 0020 	orrmi.w	r0, r0, #32
    if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR))
 800a1f0:	05d1      	lsls	r1, r2, #23
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCERR);
 800a1f2:	bf44      	itt	mi
 800a1f4:	2204      	movmi	r2, #4
 800a1f6:	60e2      	strmi	r2, [r4, #12]
    if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS))
 800a1f8:	68a2      	ldr	r2, [r4, #8]
      crsstatus |= RCC_CRS_SYNCERR;
 800a1fa:	bf48      	it	mi
 800a1fc:	f040 0008 	orrmi.w	r0, r0, #8
    if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS))
 800a200:	0592      	lsls	r2, r2, #22
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCMISS);
 800a202:	bf44      	itt	mi
 800a204:	2204      	movmi	r2, #4
 800a206:	60e2      	strmi	r2, [r4, #12]
    if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC))
 800a208:	68a2      	ldr	r2, [r4, #8]
      crsstatus |= RCC_CRS_SYNCMISS;
 800a20a:	bf48      	it	mi
 800a20c:	f040 0010 	orrmi.w	r0, r0, #16
    if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC))
 800a210:	0713      	lsls	r3, r2, #28
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_ESYNC);
 800a212:	bf44      	itt	mi
 800a214:	2208      	movmi	r2, #8
 800a216:	60e2      	strmi	r2, [r4, #12]
  } while(RCC_CRS_NONE == crsstatus);
 800a218:	2800      	cmp	r0, #0
 800a21a:	d0ce      	beq.n	800a1ba <HAL_RCCEx_CRSWaitSynchronization+0xe>
}
 800a21c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a21e:	f7fc ff61 	bl	80070e4 <HAL_GetTick>
 800a222:	1b80      	subs	r0, r0, r6
 800a224:	42a8      	cmp	r0, r5
 800a226:	d801      	bhi.n	800a22c <HAL_RCCEx_CRSWaitSynchronization+0x80>
 800a228:	2d00      	cmp	r5, #0
 800a22a:	d1c8      	bne.n	800a1be <HAL_RCCEx_CRSWaitSynchronization+0x12>
        crsstatus = RCC_CRS_TIMEOUT;
 800a22c:	2001      	movs	r0, #1
 800a22e:	e7c7      	b.n	800a1c0 <HAL_RCCEx_CRSWaitSynchronization+0x14>
 800a230:	40006000 	.word	0x40006000

0800a234 <HAL_RCCEx_CRS_SyncOkCallback>:
 800a234:	4770      	bx	lr

0800a236 <HAL_RCCEx_CRS_SyncWarnCallback>:
 800a236:	4770      	bx	lr

0800a238 <HAL_RCCEx_CRS_ExpectedSyncCallback>:
 800a238:	4770      	bx	lr

0800a23a <HAL_RCCEx_CRS_ErrorCallback>:
}
 800a23a:	4770      	bx	lr

0800a23c <HAL_RCCEx_CRS_IRQHandler>:
  uint32_t itflags = READ_REG(CRS->ISR);
 800a23c:	491b      	ldr	r1, [pc, #108]	; (800a2ac <HAL_RCCEx_CRS_IRQHandler+0x70>)
{
 800a23e:	b508      	push	{r3, lr}
  uint32_t itflags = READ_REG(CRS->ISR);
 800a240:	688b      	ldr	r3, [r1, #8]
  uint32_t itsources = READ_REG(CRS->CR);
 800a242:	680a      	ldr	r2, [r1, #0]
  if(((itflags & RCC_CRS_FLAG_SYNCOK) != 0U) && ((itsources & RCC_CRS_IT_SYNCOK) != 0U))
 800a244:	07d8      	lsls	r0, r3, #31
 800a246:	d506      	bpl.n	800a256 <HAL_RCCEx_CRS_IRQHandler+0x1a>
 800a248:	07d0      	lsls	r0, r2, #31
 800a24a:	d504      	bpl.n	800a256 <HAL_RCCEx_CRS_IRQHandler+0x1a>
    WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC);
 800a24c:	2301      	movs	r3, #1
 800a24e:	60cb      	str	r3, [r1, #12]
    HAL_RCCEx_CRS_SyncOkCallback();
 800a250:	f7ff fff0 	bl	800a234 <HAL_RCCEx_CRS_SyncOkCallback>
}
 800a254:	bd08      	pop	{r3, pc}
  else if(((itflags & RCC_CRS_FLAG_SYNCWARN) != 0U) && ((itsources & RCC_CRS_IT_SYNCWARN) != 0U))
 800a256:	0798      	lsls	r0, r3, #30
 800a258:	d507      	bpl.n	800a26a <HAL_RCCEx_CRS_IRQHandler+0x2e>
 800a25a:	0791      	lsls	r1, r2, #30
 800a25c:	d505      	bpl.n	800a26a <HAL_RCCEx_CRS_IRQHandler+0x2e>
    WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC);
 800a25e:	4b13      	ldr	r3, [pc, #76]	; (800a2ac <HAL_RCCEx_CRS_IRQHandler+0x70>)
 800a260:	2202      	movs	r2, #2
 800a262:	60da      	str	r2, [r3, #12]
    HAL_RCCEx_CRS_SyncWarnCallback();
 800a264:	f7ff ffe7 	bl	800a236 <HAL_RCCEx_CRS_SyncWarnCallback>
 800a268:	e7f4      	b.n	800a254 <HAL_RCCEx_CRS_IRQHandler+0x18>
  else if(((itflags & RCC_CRS_FLAG_ESYNC) != 0U) && ((itsources & RCC_CRS_IT_ESYNC) != 0U))
 800a26a:	0718      	lsls	r0, r3, #28
 800a26c:	d507      	bpl.n	800a27e <HAL_RCCEx_CRS_IRQHandler+0x42>
 800a26e:	0711      	lsls	r1, r2, #28
 800a270:	d505      	bpl.n	800a27e <HAL_RCCEx_CRS_IRQHandler+0x42>
    WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC);
 800a272:	4b0e      	ldr	r3, [pc, #56]	; (800a2ac <HAL_RCCEx_CRS_IRQHandler+0x70>)
 800a274:	2208      	movs	r2, #8
 800a276:	60da      	str	r2, [r3, #12]
    HAL_RCCEx_CRS_ExpectedSyncCallback();
 800a278:	f7ff ffde 	bl	800a238 <HAL_RCCEx_CRS_ExpectedSyncCallback>
 800a27c:	e7ea      	b.n	800a254 <HAL_RCCEx_CRS_IRQHandler+0x18>
    if(((itflags & RCC_CRS_FLAG_ERR) != 0U) && ((itsources & RCC_CRS_IT_ERR) != 0U))
 800a27e:	0758      	lsls	r0, r3, #29
 800a280:	d5e8      	bpl.n	800a254 <HAL_RCCEx_CRS_IRQHandler+0x18>
 800a282:	0751      	lsls	r1, r2, #29
 800a284:	d5e6      	bpl.n	800a254 <HAL_RCCEx_CRS_IRQHandler+0x18>
        crserror |= RCC_CRS_SYNCERR;
 800a286:	f413 7080 	ands.w	r0, r3, #256	; 0x100
 800a28a:	bf18      	it	ne
 800a28c:	2008      	movne	r0, #8
      if((itflags & RCC_CRS_FLAG_SYNCMISS) != 0U)
 800a28e:	059a      	lsls	r2, r3, #22
        crserror |= RCC_CRS_SYNCMISS;
 800a290:	bf48      	it	mi
 800a292:	f040 0010 	orrmi.w	r0, r0, #16
      if((itflags & RCC_CRS_FLAG_TRIMOVF) != 0U)
 800a296:	055b      	lsls	r3, r3, #21
      WRITE_REG(CRS->ICR, CRS_ICR_ERRC);
 800a298:	4b04      	ldr	r3, [pc, #16]	; (800a2ac <HAL_RCCEx_CRS_IRQHandler+0x70>)
 800a29a:	f04f 0204 	mov.w	r2, #4
        crserror |= RCC_CRS_TRIMOVF;
 800a29e:	bf48      	it	mi
 800a2a0:	f040 0020 	orrmi.w	r0, r0, #32
      WRITE_REG(CRS->ICR, CRS_ICR_ERRC);
 800a2a4:	60da      	str	r2, [r3, #12]
      HAL_RCCEx_CRS_ErrorCallback(crserror);
 800a2a6:	f7ff ffc8 	bl	800a23a <HAL_RCCEx_CRS_ErrorCallback>
}
 800a2aa:	e7d3      	b.n	800a254 <HAL_RCCEx_CRS_IRQHandler+0x18>
 800a2ac:	40006000 	.word	0x40006000

0800a2b0 <HASH_WriteData>:
  *         processing is suspended when possible and the Peripheral feeding point reached at
  *         suspension time is stored in the handle for resumption later on.
  * @retval HAL status
  */
static HAL_StatusTypeDef HASH_WriteData(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size)
{
 800a2b0:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t inputaddr = (uint32_t) pInBuffer;

  for(buffercounter = 0U; buffercounter < Size; buffercounter+=4U)
  {
    /* Write input data 4 bytes at a time */
    HASH->DIN = *(uint32_t*)inputaddr;
 800a2b2:	4d1e      	ldr	r5, [pc, #120]	; (800a32c <HASH_WriteData+0x7c>)
  __IO uint32_t inputaddr = (uint32_t) pInBuffer;
 800a2b4:	9101      	str	r1, [sp, #4]
{
 800a2b6:	4604      	mov	r4, r0
  for(buffercounter = 0U; buffercounter < Size; buffercounter+=4U)
 800a2b8:	2100      	movs	r1, #0
 800a2ba:	4291      	cmp	r1, r2
 800a2bc:	d221      	bcs.n	800a302 <HASH_WriteData+0x52>
    HASH->DIN = *(uint32_t*)inputaddr;
 800a2be:	9b01      	ldr	r3, [sp, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	606b      	str	r3, [r5, #4]
    inputaddr+=4U;
 800a2c4:	9b01      	ldr	r3, [sp, #4]

    /* If the suspension flag has been raised and if the processing is not about
    to end, suspend processing */
    if ((hhash->SuspendRequest == HAL_HASH_SUSPEND) && ((buffercounter+4U) < Size))
 800a2c6:	f894 0036 	ldrb.w	r0, [r4, #54]	; 0x36
    inputaddr+=4U;
 800a2ca:	3304      	adds	r3, #4
    if ((hhash->SuspendRequest == HAL_HASH_SUSPEND) && ((buffercounter+4U) < Size))
 800a2cc:	2801      	cmp	r0, #1
    inputaddr+=4U;
 800a2ce:	9301      	str	r3, [sp, #4]
    if ((hhash->SuspendRequest == HAL_HASH_SUSPEND) && ((buffercounter+4U) < Size))
 800a2d0:	f101 0304 	add.w	r3, r1, #4
 800a2d4:	d127      	bne.n	800a326 <HASH_WriteData+0x76>
 800a2d6:	4293      	cmp	r3, r2
 800a2d8:	d225      	bcs.n	800a326 <HASH_WriteData+0x76>
    {
      /* Wait for DINIS = 1, which occurs when 16 32-bit locations are free
      in the input buffer */
      if (__HAL_HASH_GET_FLAG(HASH_FLAG_DINIS))
 800a2da:	6a6e      	ldr	r6, [r5, #36]	; 0x24
 800a2dc:	07f6      	lsls	r6, r6, #31
 800a2de:	d522      	bpl.n	800a326 <HASH_WriteData+0x76>
        /* Reset SuspendRequest */
        hhash->SuspendRequest = HAL_HASH_SUSPEND_NONE;

        /* Depending whether the key or the input data were fed to the Peripheral, the feeding point
        reached at suspension time is not saved in the same handle fields */
        if ((hhash->Phase == HAL_HASH_PHASE_PROCESS) || (hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_2))
 800a2e0:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
        hhash->SuspendRequest = HAL_HASH_SUSPEND_NONE;
 800a2e4:	2500      	movs	r5, #0
        if ((hhash->Phase == HAL_HASH_PHASE_PROCESS) || (hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_2))
 800a2e6:	2b02      	cmp	r3, #2
        hhash->SuspendRequest = HAL_HASH_SUSPEND_NONE;
 800a2e8:	f884 5036 	strb.w	r5, [r4, #54]	; 0x36
        if ((hhash->Phase == HAL_HASH_PHASE_PROCESS) || (hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_2))
 800a2ec:	d001      	beq.n	800a2f2 <HASH_WriteData+0x42>
 800a2ee:	2b04      	cmp	r3, #4
 800a2f0:	d109      	bne.n	800a306 <HASH_WriteData+0x56>
        {
          /* Save current reading and writing locations of Input and Output buffers */
          hhash->pHashInBuffPtr =  (uint8_t *)inputaddr;
          /* Save the number of bytes that remain to be processed at this point */
          hhash->HashInCount    =  Size - (buffercounter + 4U);
 800a2f2:	3a04      	subs	r2, #4
          hhash->pHashInBuffPtr =  (uint8_t *)inputaddr;
 800a2f4:	9b01      	ldr	r3, [sp, #4]
 800a2f6:	60e3      	str	r3, [r4, #12]
          hhash->HashInCount    =  Size - (buffercounter + 4U);
 800a2f8:	1a52      	subs	r2, r2, r1
 800a2fa:	6222      	str	r2, [r4, #32]
          __HAL_UNLOCK(hhash);
          return HAL_ERROR;
        }

        /* Set the HASH state to Suspended and exit to stop entering data */
        hhash->State = HAL_HASH_STATE_SUSPENDED;
 800a2fc:	2308      	movs	r3, #8
 800a2fe:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      } /* if (__HAL_HASH_GET_FLAG(HASH_FLAG_DINIS))  */
    } /* if ((hhash->SuspendRequest == HAL_HASH_SUSPEND) && ((buffercounter+4) < Size)) */
  }   /* for(buffercounter = 0; buffercounter < Size; buffercounter+=4)                 */

  /* At this point, all the data have been entered to the Peripheral: exit */
  return  HAL_OK;
 800a302:	2000      	movs	r0, #0
 800a304:	e00d      	b.n	800a322 <HASH_WriteData+0x72>
        else if ((hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_1) || (hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_3))
 800a306:	2b03      	cmp	r3, #3
 800a308:	d001      	beq.n	800a30e <HASH_WriteData+0x5e>
 800a30a:	2b05      	cmp	r3, #5
 800a30c:	d105      	bne.n	800a31a <HASH_WriteData+0x6a>
          hhash->HashKeyCount  =  Size - (buffercounter + 4U);
 800a30e:	3a04      	subs	r2, #4
          hhash->pHashKeyBuffPtr  =  (uint8_t *)inputaddr;
 800a310:	9b01      	ldr	r3, [sp, #4]
 800a312:	6163      	str	r3, [r4, #20]
          hhash->HashKeyCount  =  Size - (buffercounter + 4U);
 800a314:	1a52      	subs	r2, r2, r1
 800a316:	62a2      	str	r2, [r4, #40]	; 0x28
 800a318:	e7f0      	b.n	800a2fc <HASH_WriteData+0x4c>
          hhash->State = HAL_HASH_STATE_READY;
 800a31a:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
          __HAL_UNLOCK(hhash);
 800a31e:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
}
 800a322:	b002      	add	sp, #8
 800a324:	bd70      	pop	{r4, r5, r6, pc}
 800a326:	4619      	mov	r1, r3
 800a328:	e7c7      	b.n	800a2ba <HASH_WriteData+0xa>
 800a32a:	bf00      	nop
 800a32c:	50060400 	.word	0x50060400

0800a330 <HASH_GetDigest>:
  */
static void HASH_GetDigest(uint8_t *pMsgDigest, uint8_t Size)
{
  uint32_t msgdigest = (uint32_t)pMsgDigest;

  switch(Size)
 800a330:	291c      	cmp	r1, #28
 800a332:	d027      	beq.n	800a384 <HASH_GetDigest+0x54>
 800a334:	d804      	bhi.n	800a340 <HASH_GetDigest+0x10>
 800a336:	2910      	cmp	r1, #16
 800a338:	d005      	beq.n	800a346 <HASH_GetDigest+0x16>
 800a33a:	2914      	cmp	r1, #20
 800a33c:	d011      	beq.n	800a362 <HASH_GetDigest+0x32>
 800a33e:	4770      	bx	lr
 800a340:	2920      	cmp	r1, #32
 800a342:	d037      	beq.n	800a3b4 <HASH_GetDigest+0x84>
 800a344:	4770      	bx	lr
  {
    /* Read the message digest */
    case 16:  /* MD5 */
      *(uint32_t*)(msgdigest) = __REV(HASH->HR[0]);
 800a346:	4b29      	ldr	r3, [pc, #164]	; (800a3ec <HASH_GetDigest+0xbc>)
 800a348:	68da      	ldr	r2, [r3, #12]
  \return               Reversed value
 */
__STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
{
#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
  return __builtin_bswap32(value);
 800a34a:	ba12      	rev	r2, r2
 800a34c:	6002      	str	r2, [r0, #0]
      msgdigest+=4U;
      *(uint32_t*)(msgdigest) = __REV(HASH->HR[1]);
 800a34e:	691a      	ldr	r2, [r3, #16]
 800a350:	ba12      	rev	r2, r2
 800a352:	6042      	str	r2, [r0, #4]
      msgdigest+=4U;
      *(uint32_t*)(msgdigest) = __REV(HASH->HR[2]);
 800a354:	695a      	ldr	r2, [r3, #20]
 800a356:	ba12      	rev	r2, r2
 800a358:	6082      	str	r2, [r0, #8]
      msgdigest+=4U;
      *(uint32_t*)(msgdigest) = __REV(HASH->HR[3]);
 800a35a:	699b      	ldr	r3, [r3, #24]
 800a35c:	ba1b      	rev	r3, r3
 800a35e:	60c3      	str	r3, [r0, #12]
    break;
 800a360:	4770      	bx	lr
    case 20:  /* SHA1 */
      *(uint32_t*)(msgdigest) = __REV(HASH->HR[0]);
 800a362:	4b22      	ldr	r3, [pc, #136]	; (800a3ec <HASH_GetDigest+0xbc>)
 800a364:	68da      	ldr	r2, [r3, #12]
 800a366:	ba12      	rev	r2, r2
 800a368:	6002      	str	r2, [r0, #0]
      msgdigest+=4U;
      *(uint32_t*)(msgdigest) = __REV(HASH->HR[1]);
 800a36a:	691a      	ldr	r2, [r3, #16]
 800a36c:	ba12      	rev	r2, r2
 800a36e:	6042      	str	r2, [r0, #4]
      msgdigest+=4U;
      *(uint32_t*)(msgdigest) = __REV(HASH->HR[2]);
 800a370:	695a      	ldr	r2, [r3, #20]
 800a372:	ba12      	rev	r2, r2
 800a374:	6082      	str	r2, [r0, #8]
      msgdigest+=4U;
      *(uint32_t*)(msgdigest) = __REV(HASH->HR[3]);
 800a376:	699a      	ldr	r2, [r3, #24]
 800a378:	ba12      	rev	r2, r2
 800a37a:	60c2      	str	r2, [r0, #12]
      msgdigest+=4U;
      *(uint32_t*)(msgdigest) = __REV(HASH->HR[4]);
 800a37c:	69db      	ldr	r3, [r3, #28]
 800a37e:	ba1b      	rev	r3, r3
 800a380:	6103      	str	r3, [r0, #16]
    break;
 800a382:	4770      	bx	lr
  case 28:  /* SHA224 */
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[0]);
 800a384:	4b19      	ldr	r3, [pc, #100]	; (800a3ec <HASH_GetDigest+0xbc>)
 800a386:	68da      	ldr	r2, [r3, #12]
 800a388:	ba12      	rev	r2, r2
 800a38a:	6002      	str	r2, [r0, #0]
    msgdigest+=4U;
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[1]);
 800a38c:	691a      	ldr	r2, [r3, #16]
 800a38e:	ba12      	rev	r2, r2
 800a390:	6042      	str	r2, [r0, #4]
    msgdigest+=4U;
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[2]);
 800a392:	695a      	ldr	r2, [r3, #20]
 800a394:	ba12      	rev	r2, r2
 800a396:	6082      	str	r2, [r0, #8]
    msgdigest+=4U;
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[3]);
 800a398:	699a      	ldr	r2, [r3, #24]
 800a39a:	ba12      	rev	r2, r2
 800a39c:	60c2      	str	r2, [r0, #12]
    msgdigest+=4U;
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[4]);
 800a39e:	69db      	ldr	r3, [r3, #28]
    msgdigest+=4U;
    *(uint32_t*)(msgdigest) = __REV(HASH_DIGEST->HR[5]);
 800a3a0:	4a13      	ldr	r2, [pc, #76]	; (800a3f0 <HASH_GetDigest+0xc0>)
 800a3a2:	ba1b      	rev	r3, r3
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[4]);
 800a3a4:	6103      	str	r3, [r0, #16]
    *(uint32_t*)(msgdigest) = __REV(HASH_DIGEST->HR[5]);
 800a3a6:	6a53      	ldr	r3, [r2, #36]	; 0x24
 800a3a8:	ba1b      	rev	r3, r3
 800a3aa:	6143      	str	r3, [r0, #20]
    msgdigest+=4U;
    *(uint32_t*)(msgdigest) = __REV(HASH_DIGEST->HR[6]);
 800a3ac:	6a93      	ldr	r3, [r2, #40]	; 0x28
 800a3ae:	ba1b      	rev	r3, r3
 800a3b0:	6183      	str	r3, [r0, #24]
    break;
 800a3b2:	4770      	bx	lr
  case 32:   /* SHA256 */
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[0]);
 800a3b4:	4b0d      	ldr	r3, [pc, #52]	; (800a3ec <HASH_GetDigest+0xbc>)
 800a3b6:	68da      	ldr	r2, [r3, #12]
 800a3b8:	ba12      	rev	r2, r2
 800a3ba:	6002      	str	r2, [r0, #0]
    msgdigest+=4U;
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[1]);
 800a3bc:	691a      	ldr	r2, [r3, #16]
 800a3be:	ba12      	rev	r2, r2
 800a3c0:	6042      	str	r2, [r0, #4]
    msgdigest+=4U;
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[2]);
 800a3c2:	695a      	ldr	r2, [r3, #20]
 800a3c4:	ba12      	rev	r2, r2
 800a3c6:	6082      	str	r2, [r0, #8]
    msgdigest+=4U;
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[3]);
 800a3c8:	699a      	ldr	r2, [r3, #24]
 800a3ca:	ba12      	rev	r2, r2
 800a3cc:	60c2      	str	r2, [r0, #12]
    msgdigest+=4U;
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[4]);
 800a3ce:	69db      	ldr	r3, [r3, #28]
 800a3d0:	ba1b      	rev	r3, r3
 800a3d2:	6103      	str	r3, [r0, #16]
    msgdigest+=4U;
    *(uint32_t*)(msgdigest) = __REV(HASH_DIGEST->HR[5]);
 800a3d4:	4b06      	ldr	r3, [pc, #24]	; (800a3f0 <HASH_GetDigest+0xc0>)
 800a3d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a3d8:	ba12      	rev	r2, r2
 800a3da:	6142      	str	r2, [r0, #20]
    msgdigest+=4U;
    *(uint32_t*)(msgdigest) = __REV(HASH_DIGEST->HR[6]);
 800a3dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a3de:	ba12      	rev	r2, r2
 800a3e0:	6182      	str	r2, [r0, #24]
    msgdigest+=4U;
    *(uint32_t*)(msgdigest) = __REV(HASH_DIGEST->HR[7]);
 800a3e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3e4:	ba1b      	rev	r3, r3
 800a3e6:	61c3      	str	r3, [r0, #28]
    break;
    default:
    break;
  }
}
 800a3e8:	4770      	bx	lr
 800a3ea:	bf00      	nop
 800a3ec:	50060400 	.word	0x50060400
 800a3f0:	50060700 	.word	0x50060700

0800a3f4 <HASH_WaitOnFlagUntilTimeout>:
  * @param  Status the Flag status (SET or RESET).
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef HASH_WaitOnFlagUntilTimeout(HASH_HandleTypeDef *hhash, uint32_t Flag, FlagStatus Status, uint32_t Timeout)
{
 800a3f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3f8:	4604      	mov	r4, r0
 800a3fa:	460e      	mov	r6, r1
 800a3fc:	4691      	mov	r9, r2
 800a3fe:	461d      	mov	r5, r3
  uint32_t tickstart = HAL_GetTick();
 800a400:	f7fc fe70 	bl	80070e4 <HAL_GetTick>
 800a404:	f8df 805c 	ldr.w	r8, [pc, #92]	; 800a464 <HASH_WaitOnFlagUntilTimeout+0x70>
 800a408:	4607      	mov	r7, r0

  /* Wait until flag is set */
  if(Status == RESET)
 800a40a:	f1b9 0f00 	cmp.w	r9, #0
 800a40e:	d021      	beq.n	800a454 <HASH_WaitOnFlagUntilTimeout+0x60>
      }
    }
  }
  else
  {
    while(__HAL_HASH_GET_FLAG(Flag) != RESET)
 800a410:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 800a414:	ea36 0303 	bics.w	r3, r6, r3
 800a418:	d121      	bne.n	800a45e <HASH_WaitOnFlagUntilTimeout+0x6a>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 800a41a:	1c6b      	adds	r3, r5, #1
 800a41c:	d0f8      	beq.n	800a410 <HASH_WaitOnFlagUntilTimeout+0x1c>
      {
        if(((HAL_GetTick()-tickstart) > Timeout) || (Timeout == 0U))
 800a41e:	f7fc fe61 	bl	80070e4 <HAL_GetTick>
 800a422:	1bc0      	subs	r0, r0, r7
 800a424:	42a8      	cmp	r0, r5
 800a426:	d80a      	bhi.n	800a43e <HASH_WaitOnFlagUntilTimeout+0x4a>
 800a428:	2d00      	cmp	r5, #0
 800a42a:	d1f1      	bne.n	800a410 <HASH_WaitOnFlagUntilTimeout+0x1c>
 800a42c:	e007      	b.n	800a43e <HASH_WaitOnFlagUntilTimeout+0x4a>
      if(Timeout != HAL_MAX_DELAY)
 800a42e:	1c6a      	adds	r2, r5, #1
 800a430:	d010      	beq.n	800a454 <HASH_WaitOnFlagUntilTimeout+0x60>
        if(((HAL_GetTick()-tickstart) > Timeout) || (Timeout == 0U))
 800a432:	f7fc fe57 	bl	80070e4 <HAL_GetTick>
 800a436:	1bc0      	subs	r0, r0, r7
 800a438:	42a8      	cmp	r0, r5
 800a43a:	d800      	bhi.n	800a43e <HASH_WaitOnFlagUntilTimeout+0x4a>
 800a43c:	b955      	cbnz	r5, 800a454 <HASH_WaitOnFlagUntilTimeout+0x60>
        {
          /* Set State to Ready to be able to restart later on */
          hhash->State  = HAL_HASH_STATE_READY;
 800a43e:	2301      	movs	r3, #1
 800a440:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          /* Store time out issue in handle status */
          hhash->Status = HAL_TIMEOUT;

          /* Process Unlocked */
          __HAL_UNLOCK(hhash);
 800a444:	2200      	movs	r2, #0
          hhash->Status = HAL_TIMEOUT;
 800a446:	2303      	movs	r3, #3
 800a448:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
          __HAL_UNLOCK(hhash);
 800a44c:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34

          return HAL_TIMEOUT;
 800a450:	4618      	mov	r0, r3
 800a452:	e005      	b.n	800a460 <HASH_WaitOnFlagUntilTimeout+0x6c>
    while(__HAL_HASH_GET_FLAG(Flag) == RESET)
 800a454:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 800a458:	ea36 0303 	bics.w	r3, r6, r3
 800a45c:	d1e7      	bne.n	800a42e <HASH_WaitOnFlagUntilTimeout+0x3a>
        }
      }
    }
  }
  return HAL_OK;
 800a45e:	2000      	movs	r0, #0
}
 800a460:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a464:	50060400 	.word	0x50060400

0800a468 <HAL_HASH_MspInit>:
}
 800a468:	4770      	bx	lr
	...

0800a46c <HAL_HASH_Init>:
{
 800a46c:	b538      	push	{r3, r4, r5, lr}
  if(hhash == NULL)
 800a46e:	4604      	mov	r4, r0
 800a470:	b328      	cbz	r0, 800a4be <HAL_HASH_Init+0x52>
  if(hhash->State == HAL_HASH_STATE_RESET)
 800a472:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 800a476:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a47a:	b91b      	cbnz	r3, 800a484 <HAL_HASH_Init+0x18>
    hhash->Lock = HAL_UNLOCKED;
 800a47c:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
    HAL_HASH_MspInit(hhash);
 800a480:	f7ff fff2 	bl	800a468 <HAL_HASH_MspInit>
  hhash->HashInCount = 0;
 800a484:	2000      	movs	r0, #0
  MODIFY_REG(HASH->CR, HASH_CR_DATATYPE, hhash->Init.DataType);
 800a486:	4a0f      	ldr	r2, [pc, #60]	; (800a4c4 <HAL_HASH_Init+0x58>)
  hhash->HashBuffSize = 0;
 800a488:	61e0      	str	r0, [r4, #28]
  hhash->State = HAL_HASH_STATE_BUSY;
 800a48a:	2302      	movs	r3, #2
  hhash->Phase = HAL_HASH_PHASE_READY;
 800a48c:	2101      	movs	r1, #1
  hhash->State = HAL_HASH_STATE_BUSY;
 800a48e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  hhash->Phase = HAL_HASH_PHASE_READY;
 800a492:	f884 102d 	strb.w	r1, [r4, #45]	; 0x2d
  hhash->HashInCount = 0;
 800a496:	6220      	str	r0, [r4, #32]
  hhash->SuspendRequest = HAL_HASH_SUSPEND_NONE;
 800a498:	86e0      	strh	r0, [r4, #54]	; 0x36
  hhash->HashITCounter = 0;
 800a49a:	6260      	str	r0, [r4, #36]	; 0x24
  hhash->NbWordsAlreadyPushed = 0;
 800a49c:	63a0      	str	r0, [r4, #56]	; 0x38
  MODIFY_REG(HASH->CR, HASH_CR_DATATYPE, hhash->Init.DataType);
 800a49e:	6813      	ldr	r3, [r2, #0]
 800a4a0:	6825      	ldr	r5, [r4, #0]
 800a4a2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800a4a6:	432b      	orrs	r3, r5
 800a4a8:	6013      	str	r3, [r2, #0]
__HAL_HASH_RESET_MDMAT();
 800a4aa:	6813      	ldr	r3, [r2, #0]
 800a4ac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a4b0:	6013      	str	r3, [r2, #0]
  hhash->State = HAL_HASH_STATE_READY;
 800a4b2:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
  hhash->Status = HAL_OK;
 800a4b6:	f884 002c 	strb.w	r0, [r4, #44]	; 0x2c
  hhash->ErrorCode = HAL_HASH_ERROR_NONE;
 800a4ba:	63e0      	str	r0, [r4, #60]	; 0x3c
}
 800a4bc:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800a4be:	2001      	movs	r0, #1
 800a4c0:	e7fc      	b.n	800a4bc <HAL_HASH_Init+0x50>
 800a4c2:	bf00      	nop
 800a4c4:	50060400 	.word	0x50060400

0800a4c8 <HAL_HASH_MspDeInit>:
 800a4c8:	4770      	bx	lr

0800a4ca <HAL_HASH_InCpltCallback>:
 800a4ca:	4770      	bx	lr

0800a4cc <HAL_HASH_DgstCpltCallback>:
 800a4cc:	4770      	bx	lr

0800a4ce <HAL_HASH_ErrorCallback>:
 800a4ce:	4770      	bx	lr

0800a4d0 <HAL_HASH_IRQHandler>:
{
 800a4d0:	b570      	push	{r4, r5, r6, lr}
  *         suspension time is stored in the handle for resumption later on.
  * @retval HAL status
  */
static HAL_StatusTypeDef HASH_IT(HASH_HandleTypeDef *hhash)
{
  if (hhash->State == HAL_HASH_STATE_BUSY)
 800a4d2:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 800a4d6:	2b02      	cmp	r3, #2
{
 800a4d8:	4604      	mov	r4, r0
  if (hhash->State == HAL_HASH_STATE_BUSY)
 800a4da:	b2da      	uxtb	r2, r3
 800a4dc:	f040 80e7 	bne.w	800a6ae <HAL_HASH_IRQHandler+0x1de>
  {
    /* ITCounter must not be equal to 0 at this point. Report an error if this is the case. */
    if(hhash->HashITCounter == 0U)
 800a4e0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800a4e2:	4d74      	ldr	r5, [pc, #464]	; (800a6b4 <HAL_HASH_IRQHandler+0x1e4>)
 800a4e4:	b94b      	cbnz	r3, 800a4fa <HAL_HASH_IRQHandler+0x2a>
    {
      /* Disable Interrupts */
      __HAL_HASH_DISABLE_IT(HASH_IT_DINI|HASH_IT_DCI);
 800a4e6:	6a2b      	ldr	r3, [r5, #32]
 800a4e8:	f023 0303 	bic.w	r3, r3, #3
 800a4ec:	622b      	str	r3, [r5, #32]
      /* HASH state set back to Ready to prevent any issue in user code
         present in HAL_HASH_ErrorCallback() */
      hhash->State = HAL_HASH_STATE_READY;
 800a4ee:	2301      	movs	r3, #1
 800a4f0:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
  hhash->Status = HASH_IT(hhash);
 800a4f4:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  if (hhash->Status != HAL_OK)
 800a4f8:	e099      	b.n	800a62e <HAL_HASH_IRQHandler+0x15e>
      return HAL_ERROR;
    }
    else if (hhash->HashITCounter == 1U)
 800a4fa:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800a4fc:	2b01      	cmp	r3, #1
    }
    else
    {
      /* Cruise speed reached, HashITCounter remains equal to 3 until the end of
        the HASH processing or the end of the current step for HMAC processing. */
      hhash->HashITCounter = 3U;
 800a4fe:	bf16      	itet	ne
 800a500:	2303      	movne	r3, #3
      hhash->HashITCounter = 2U;
 800a502:	6242      	streq	r2, [r0, #36]	; 0x24
      hhash->HashITCounter = 3U;
 800a504:	6243      	strne	r3, [r0, #36]	; 0x24
    }

    /* If digest is ready */
    if (__HAL_HASH_GET_FLAG(HASH_FLAG_DCIS))
 800a506:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a508:	f013 0302 	ands.w	r3, r3, #2
 800a50c:	d022      	beq.n	800a554 <HAL_HASH_IRQHandler+0x84>
    {
      /* Read the digest */
      HASH_GetDigest(hhash->pHashOutBuffPtr, HASH_DIGEST_LENGTH());
 800a50e:	682a      	ldr	r2, [r5, #0]
 800a510:	4b69      	ldr	r3, [pc, #420]	; (800a6b8 <HAL_HASH_IRQHandler+0x1e8>)
 800a512:	6900      	ldr	r0, [r0, #16]
 800a514:	421a      	tst	r2, r3
 800a516:	d019      	beq.n	800a54c <HAL_HASH_IRQHandler+0x7c>
 800a518:	682a      	ldr	r2, [r5, #0]
 800a51a:	401a      	ands	r2, r3
 800a51c:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 800a520:	d016      	beq.n	800a550 <HAL_HASH_IRQHandler+0x80>
 800a522:	682a      	ldr	r2, [r5, #0]
 800a524:	4393      	bics	r3, r2
 800a526:	bf0c      	ite	eq
 800a528:	2120      	moveq	r1, #32
 800a52a:	2110      	movne	r1, #16
 800a52c:	f7ff ff00 	bl	800a330 <HASH_GetDigest>

      /* Disable Interrupts */
      __HAL_HASH_DISABLE_IT(HASH_IT_DINI|HASH_IT_DCI);
 800a530:	6a2b      	ldr	r3, [r5, #32]
 800a532:	f023 0303 	bic.w	r3, r3, #3
 800a536:	622b      	str	r3, [r5, #32]
      /* Change the HASH state */
      hhash->State = HAL_HASH_STATE_READY;
 800a538:	2301      	movs	r3, #1
 800a53a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      /* Reset HASH state machine */
      hhash->Phase = HAL_HASH_PHASE_READY;
 800a53e:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
      /* Call digest computation complete call back */
#if (USE_HAL_HASH_REGISTER_CALLBACKS == 1)
      hhash->DgstCpltCallback(hhash);
#else
      HAL_HASH_DgstCpltCallback(hhash);
 800a542:	4620      	mov	r0, r4
 800a544:	f7ff ffc2 	bl	800a4cc <HAL_HASH_DgstCpltCallback>
    hhash->Status = HAL_OK;
 800a548:	2300      	movs	r3, #0
 800a54a:	e015      	b.n	800a578 <HAL_HASH_IRQHandler+0xa8>
      HASH_GetDigest(hhash->pHashOutBuffPtr, HASH_DIGEST_LENGTH());
 800a54c:	2114      	movs	r1, #20
 800a54e:	e7ed      	b.n	800a52c <HAL_HASH_IRQHandler+0x5c>
 800a550:	211c      	movs	r1, #28
 800a552:	e7eb      	b.n	800a52c <HAL_HASH_IRQHandler+0x5c>

      return HAL_OK;
    }

    /* If Peripheral ready to accept new data */
    if (__HAL_HASH_GET_FLAG(HASH_FLAG_DINIS))
 800a554:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800a556:	07d2      	lsls	r2, r2, #31
 800a558:	d5f6      	bpl.n	800a548 <HAL_HASH_IRQHandler+0x78>
    {

      /* If the suspension flag has been raised and if the processing is not about
         to end, suspend processing */
      if ( (hhash->HashInCount != 0U) &&  (hhash->SuspendRequest == HAL_HASH_SUSPEND))
 800a55a:	6a02      	ldr	r2, [r0, #32]
 800a55c:	b17a      	cbz	r2, 800a57e <HAL_HASH_IRQHandler+0xae>
 800a55e:	f890 2036 	ldrb.w	r2, [r0, #54]	; 0x36
 800a562:	2a01      	cmp	r2, #1
 800a564:	d10b      	bne.n	800a57e <HAL_HASH_IRQHandler+0xae>
      {
        /* Disable Interrupts */
        __HAL_HASH_DISABLE_IT(HASH_IT_DINI|HASH_IT_DCI);
 800a566:	6a2a      	ldr	r2, [r5, #32]
 800a568:	f022 0203 	bic.w	r2, r2, #3
 800a56c:	622a      	str	r2, [r5, #32]

        /* Reset SuspendRequest */
        hhash->SuspendRequest = HAL_HASH_SUSPEND_NONE;

        /* Change the HASH state */
        hhash->State = HAL_HASH_STATE_SUSPENDED;
 800a56e:	2208      	movs	r2, #8
        hhash->SuspendRequest = HAL_HASH_SUSPEND_NONE;
 800a570:	f880 3036 	strb.w	r3, [r0, #54]	; 0x36
        hhash->State = HAL_HASH_STATE_SUSPENDED;
 800a574:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    hhash->Status = HAL_OK;
 800a578:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
}
 800a57c:	e076      	b.n	800a66c <HAL_HASH_IRQHandler+0x19c>
  uint32_t buffercounter;
  uint32_t inputcounter;
  uint32_t ret = HASH_DIGEST_CALCULATION_NOT_STARTED;

  /* If there are more than 64 bytes remaining to be entered */
  if(hhash->HashInCount > 64U)
 800a57e:	6a21      	ldr	r1, [r4, #32]
  {
    inputaddr = (uint32_t)hhash->pHashInBuffPtr;
 800a580:	68e3      	ldr	r3, [r4, #12]
  if(hhash->HashInCount > 64U)
 800a582:	2940      	cmp	r1, #64	; 0x40
    inputaddr = (uint32_t)hhash->pHashInBuffPtr;
 800a584:	461a      	mov	r2, r3
  if(hhash->HashInCount > 64U)
 800a586:	d91c      	bls.n	800a5c2 <HAL_HASH_IRQHandler+0xf2>
 800a588:	f103 0140 	add.w	r1, r3, #64	; 0x40
    /* Write the Input block in the Data IN register
      (16 32-bit words, or 64 bytes are entered) */
    for(buffercounter = 0U; buffercounter < 64U; buffercounter+=4U)
    {
      HASH->DIN = *(uint32_t*)inputaddr;
 800a58c:	f853 0b04 	ldr.w	r0, [r3], #4
 800a590:	6068      	str	r0, [r5, #4]
    for(buffercounter = 0U; buffercounter < 64U; buffercounter+=4U)
 800a592:	4299      	cmp	r1, r3
 800a594:	d1fa      	bne.n	800a58c <HAL_HASH_IRQHandler+0xbc>
      inputaddr+=4U;
    }
    /* If this is the start of input data entering, an additional word
      must be entered to start up the HASH processing */
    if(hhash->HashITCounter == 2U)
 800a596:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a598:	2b02      	cmp	r3, #2
 800a59a:	d10d      	bne.n	800a5b8 <HAL_HASH_IRQHandler+0xe8>
    {
      HASH->DIN = *(uint32_t*)inputaddr;
 800a59c:	680b      	ldr	r3, [r1, #0]
 800a59e:	606b      	str	r3, [r5, #4]
      if(hhash->HashInCount >= 68U)
 800a5a0:	6a23      	ldr	r3, [r4, #32]
 800a5a2:	2b43      	cmp	r3, #67	; 0x43
 800a5a4:	d905      	bls.n	800a5b2 <HAL_HASH_IRQHandler+0xe2>
      {
        /* There are still data waiting to be entered in the Peripheral.
           Decrement buffer counter and set pointer to the proper
           memory location for the next data entering round. */
        hhash->HashInCount -= 68U;
 800a5a6:	6a23      	ldr	r3, [r4, #32]
 800a5a8:	3b44      	subs	r3, #68	; 0x44
 800a5aa:	6223      	str	r3, [r4, #32]
        hhash->pHashInBuffPtr+= 68U;
 800a5ac:	3244      	adds	r2, #68	; 0x44
    {
      /* 64 bytes have been entered and there are still some remaining:
         Decrement buffer counter and set pointer to the proper
        memory location for the next data entering round.*/
      hhash->HashInCount -= 64U;
      hhash->pHashInBuffPtr+= 64U;
 800a5ae:	60e2      	str	r2, [r4, #12]
    /* Reset buffer counter */
    hhash->HashInCount = 0;
  }

  /* Return whether or digest calculation has started */
  return ret;
 800a5b0:	e7ca      	b.n	800a548 <HAL_HASH_IRQHandler+0x78>
        hhash->HashInCount = 0U;
 800a5b2:	2300      	movs	r3, #0
 800a5b4:	6223      	str	r3, [r4, #32]
  return ret;
 800a5b6:	e7c7      	b.n	800a548 <HAL_HASH_IRQHandler+0x78>
      hhash->HashInCount -= 64U;
 800a5b8:	6a23      	ldr	r3, [r4, #32]
 800a5ba:	3b40      	subs	r3, #64	; 0x40
 800a5bc:	6223      	str	r3, [r4, #32]
      hhash->pHashInBuffPtr+= 64U;
 800a5be:	3240      	adds	r2, #64	; 0x40
 800a5c0:	e7f5      	b.n	800a5ae <HAL_HASH_IRQHandler+0xde>
    inputcounter = hhash->HashInCount;
 800a5c2:	6a22      	ldr	r2, [r4, #32]
    __HAL_HASH_DISABLE_IT(HASH_IT_DINI);
 800a5c4:	6a29      	ldr	r1, [r5, #32]
    for(buffercounter = 0U; buffercounter < ((inputcounter+3U)/4U); buffercounter++)
 800a5c6:	3203      	adds	r2, #3
    __HAL_HASH_DISABLE_IT(HASH_IT_DINI);
 800a5c8:	f021 0101 	bic.w	r1, r1, #1
 800a5cc:	f022 0203 	bic.w	r2, r2, #3
 800a5d0:	6229      	str	r1, [r5, #32]
    for(buffercounter = 0U; buffercounter < ((inputcounter+3U)/4U); buffercounter++)
 800a5d2:	441a      	add	r2, r3
 800a5d4:	4293      	cmp	r3, r2
 800a5d6:	d10b      	bne.n	800a5f0 <HAL_HASH_IRQHandler+0x120>
    if (hhash->Accumulation == 1U)
 800a5d8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a5da:	2b01      	cmp	r3, #1
 800a5dc:	d10c      	bne.n	800a5f8 <HAL_HASH_IRQHandler+0x128>
      hhash->Accumulation = 0U;
 800a5de:	2500      	movs	r5, #0
 800a5e0:	6425      	str	r5, [r4, #64]	; 0x40
        HAL_HASH_InCpltCallback(hhash);
 800a5e2:	4620      	mov	r0, r4
      hhash->State = HAL_HASH_STATE_READY;
 800a5e4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        HAL_HASH_InCpltCallback(hhash);
 800a5e8:	f7ff ff6f 	bl	800a4ca <HAL_HASH_InCpltCallback>
    hhash->HashInCount = 0;
 800a5ec:	6225      	str	r5, [r4, #32]
  return ret;
 800a5ee:	e7ab      	b.n	800a548 <HAL_HASH_IRQHandler+0x78>
      HASH->DIN = *(uint32_t*)inputaddr;
 800a5f0:	f853 1b04 	ldr.w	r1, [r3], #4
 800a5f4:	6069      	str	r1, [r5, #4]
    for(buffercounter = 0U; buffercounter < ((inputcounter+3U)/4U); buffercounter++)
 800a5f6:	e7ed      	b.n	800a5d4 <HAL_HASH_IRQHandler+0x104>
      __HAL_HASH_START_DIGEST();
 800a5f8:	68ab      	ldr	r3, [r5, #8]
 800a5fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a5fe:	60ab      	str	r3, [r5, #8]
    hhash->HashInCount = 0;
 800a600:	2300      	movs	r3, #0
 800a602:	6223      	str	r3, [r4, #32]
        HAL_HASH_InCpltCallback(hhash);
 800a604:	4620      	mov	r0, r4
 800a606:	f7ff ff60 	bl	800a4ca <HAL_HASH_InCpltCallback>
        if (hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_1)
 800a60a:	f894 602d 	ldrb.w	r6, [r4, #45]	; 0x2d
 800a60e:	2e03      	cmp	r6, #3
 800a610:	d12d      	bne.n	800a66e <HAL_HASH_IRQHandler+0x19e>
          if (HASH_WaitOnFlagUntilTimeout(hhash, HASH_FLAG_BUSY, SET, HASH_TIMEOUTVALUE) != HAL_OK)
 800a612:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a616:	2201      	movs	r2, #1
 800a618:	2108      	movs	r1, #8
 800a61a:	4620      	mov	r0, r4
 800a61c:	f7ff feea 	bl	800a3f4 <HASH_WaitOnFlagUntilTimeout>
 800a620:	b168      	cbz	r0, 800a63e <HAL_HASH_IRQHandler+0x16e>
            __HAL_HASH_DISABLE_IT(HASH_IT_DINI|HASH_IT_DCI);
 800a622:	6a2b      	ldr	r3, [r5, #32]
 800a624:	f023 0303 	bic.w	r3, r3, #3
 800a628:	622b      	str	r3, [r5, #32]
  hhash->Status = HASH_IT(hhash);
 800a62a:	f884 602c 	strb.w	r6, [r4, #44]	; 0x2c
    hhash->ErrorCode |= HAL_HASH_ERROR_IT;
 800a62e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a630:	f043 0301 	orr.w	r3, r3, #1
 800a634:	63e3      	str	r3, [r4, #60]	; 0x3c
    HAL_HASH_ErrorCallback(hhash);
 800a636:	4620      	mov	r0, r4
 800a638:	f7ff ff49 	bl	800a4ce <HAL_HASH_ErrorCallback>
 800a63c:	e784      	b.n	800a548 <HAL_HASH_IRQHandler+0x78>
          hhash->Phase = HAL_HASH_PHASE_HMAC_STEP_2;        /* Move phase from Step 1 to Step 2 */
 800a63e:	2304      	movs	r3, #4
 800a640:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
          __HAL_HASH_SET_NBVALIDBITS(hhash->HashBuffSize);  /* Set NBLW for the input message */
 800a644:	68ab      	ldr	r3, [r5, #8]
 800a646:	69e2      	ldr	r2, [r4, #28]
 800a648:	f023 031f 	bic.w	r3, r3, #31
 800a64c:	f002 0103 	and.w	r1, r2, #3
 800a650:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800a654:	60ab      	str	r3, [r5, #8]
          hhash->pHashInBuffPtr = hhash->pHashMsgBuffPtr;   /* Set the input data address */
 800a656:	69a3      	ldr	r3, [r4, #24]
          hhash->HashInCount = hhash->HashBuffSize;         /* Set the input data size (in bytes) */
 800a658:	6222      	str	r2, [r4, #32]
          hhash->pHashInBuffPtr = hhash->Init.pKey;          /* Set the key address */
 800a65a:	60e3      	str	r3, [r4, #12]
          hhash->HashITCounter = 1;                          /* Set ITCounter to 1 to indicate the start of a new phase */
 800a65c:	2301      	movs	r3, #1
 800a65e:	6263      	str	r3, [r4, #36]	; 0x24
          __HAL_HASH_ENABLE_IT(HASH_IT_DINI);                /* Enable IT (was disabled in HASH_Write_Block_Data) */
 800a660:	6a2b      	ldr	r3, [r5, #32]
 800a662:	f043 0301 	orr.w	r3, r3, #1
 800a666:	622b      	str	r3, [r5, #32]
  hhash->Status = HASH_IT(hhash);
 800a668:	f884 002c 	strb.w	r0, [r4, #44]	; 0x2c
}
 800a66c:	bd70      	pop	{r4, r5, r6, pc}
        else if (hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_2)
 800a66e:	2e04      	cmp	r6, #4
 800a670:	f47f af6a 	bne.w	800a548 <HAL_HASH_IRQHandler+0x78>
          if (HASH_WaitOnFlagUntilTimeout(hhash, HASH_FLAG_BUSY, SET, HASH_TIMEOUTVALUE) != HAL_OK)
 800a674:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a678:	2201      	movs	r2, #1
 800a67a:	2108      	movs	r1, #8
 800a67c:	4620      	mov	r0, r4
 800a67e:	f7ff feb9 	bl	800a3f4 <HASH_WaitOnFlagUntilTimeout>
 800a682:	b128      	cbz	r0, 800a690 <HAL_HASH_IRQHandler+0x1c0>
            __HAL_HASH_DISABLE_IT(HASH_IT_DINI|HASH_IT_DCI);
 800a684:	6a2b      	ldr	r3, [r5, #32]
 800a686:	f023 0303 	bic.w	r3, r3, #3
 800a68a:	622b      	str	r3, [r5, #32]
  hhash->Status = HASH_IT(hhash);
 800a68c:	2303      	movs	r3, #3
 800a68e:	e731      	b.n	800a4f4 <HAL_HASH_IRQHandler+0x24>
          hhash->Phase = HAL_HASH_PHASE_HMAC_STEP_3;         /* Move phase from Step 2 to Step 3 */
 800a690:	2305      	movs	r3, #5
 800a692:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
          __HAL_HASH_SET_NBVALIDBITS(hhash->Init.KeySize);   /* Set NBLW for the key */
 800a696:	68ab      	ldr	r3, [r5, #8]
 800a698:	6862      	ldr	r2, [r4, #4]
 800a69a:	f023 031f 	bic.w	r3, r3, #31
 800a69e:	f002 0103 	and.w	r1, r2, #3
 800a6a2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800a6a6:	60ab      	str	r3, [r5, #8]
          hhash->pHashInBuffPtr = hhash->Init.pKey;          /* Set the key address */
 800a6a8:	68a3      	ldr	r3, [r4, #8]
          hhash->HashInCount = hhash->Init.KeySize;          /* Set the key size (in bytes) */
 800a6aa:	6222      	str	r2, [r4, #32]
          hhash->pHashInBuffPtr = hhash->Init.pKey;          /* Set the key address */
 800a6ac:	e7d5      	b.n	800a65a <HAL_HASH_IRQHandler+0x18a>
  hhash->Status = HASH_IT(hhash);
 800a6ae:	2302      	movs	r3, #2
 800a6b0:	e720      	b.n	800a4f4 <HAL_HASH_IRQHandler+0x24>
 800a6b2:	bf00      	nop
 800a6b4:	50060400 	.word	0x50060400
 800a6b8:	00040080 	.word	0x00040080

0800a6bc <HAL_HASH_GetState>:
  return hhash->State;
 800a6bc:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
}
 800a6c0:	4770      	bx	lr

0800a6c2 <HAL_HASH_GetStatus>:
}
 800a6c2:	f890 002c 	ldrb.w	r0, [r0, #44]	; 0x2c
 800a6c6:	4770      	bx	lr

0800a6c8 <HAL_HASH_ContextSaving>:
  *(uint32_t*)(mem_ptr) = READ_BIT(HASH->IMR,HASH_IT_DINI|HASH_IT_DCI);
 800a6c8:	4b0e      	ldr	r3, [pc, #56]	; (800a704 <HAL_HASH_ContextSaving+0x3c>)
 800a6ca:	6a1a      	ldr	r2, [r3, #32]
 800a6cc:	f002 0203 	and.w	r2, r2, #3
 800a6d0:	600a      	str	r2, [r1, #0]
  *(uint32_t*)(mem_ptr) = READ_BIT(HASH->STR,HASH_STR_NBLW);
 800a6d2:	689a      	ldr	r2, [r3, #8]
 800a6d4:	f002 021f 	and.w	r2, r2, #31
 800a6d8:	604a      	str	r2, [r1, #4]
  *(uint32_t*)(mem_ptr) = READ_BIT(HASH->CR,HASH_CR_DMAE|HASH_CR_DATATYPE|HASH_CR_MODE|HASH_CR_ALGO|HASH_CR_LKEY|HASH_CR_MDMAT);
 800a6da:	681b      	ldr	r3, [r3, #0]
  for (i = HASH_NUMBER_OF_CSR_REGISTERS; i >0U; i--)
 800a6dc:	4a0a      	ldr	r2, [pc, #40]	; (800a708 <HAL_HASH_ContextSaving+0x40>)
  *(uint32_t*)(mem_ptr) = READ_BIT(HASH->CR,HASH_CR_DMAE|HASH_CR_DATATYPE|HASH_CR_MODE|HASH_CR_ALGO|HASH_CR_LKEY|HASH_CR_MDMAT);
 800a6de:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a6e2:	f423 037a 	bic.w	r3, r3, #16384000	; 0xfa0000
 800a6e6:	f423 435f 	bic.w	r3, r3, #57088	; 0xdf00
 800a6ea:	f023 0307 	bic.w	r3, r3, #7
 800a6ee:	608b      	str	r3, [r1, #8]
  uint32_t csr_ptr = (uint32_t)HASH->CSR;
 800a6f0:	4b06      	ldr	r3, [pc, #24]	; (800a70c <HAL_HASH_ContextSaving+0x44>)
  mem_ptr+=4U;
 800a6f2:	310c      	adds	r1, #12
    *(uint32_t*)(mem_ptr) = *(uint32_t*)(csr_ptr);
 800a6f4:	f853 0b04 	ldr.w	r0, [r3], #4
 800a6f8:	f841 0b04 	str.w	r0, [r1], #4
  for (i = HASH_NUMBER_OF_CSR_REGISTERS; i >0U; i--)
 800a6fc:	4293      	cmp	r3, r2
 800a6fe:	d1f9      	bne.n	800a6f4 <HAL_HASH_ContextSaving+0x2c>
}
 800a700:	4770      	bx	lr
 800a702:	bf00      	nop
 800a704:	50060400 	.word	0x50060400
 800a708:	500605d0 	.word	0x500605d0
 800a70c:	500604f8 	.word	0x500604f8

0800a710 <HAL_HASH_ContextRestoring>:
  WRITE_REG(HASH->IMR, (*(uint32_t*)(mem_ptr)));
 800a710:	4b0a      	ldr	r3, [pc, #40]	; (800a73c <HAL_HASH_ContextRestoring+0x2c>)
 800a712:	680a      	ldr	r2, [r1, #0]
 800a714:	621a      	str	r2, [r3, #32]
  WRITE_REG(HASH->STR, (*(uint32_t*)(mem_ptr)));
 800a716:	684a      	ldr	r2, [r1, #4]
 800a718:	609a      	str	r2, [r3, #8]
  WRITE_REG(HASH->CR, (*(uint32_t*)(mem_ptr)));
 800a71a:	688a      	ldr	r2, [r1, #8]
 800a71c:	601a      	str	r2, [r3, #0]
  __HAL_HASH_INIT();
 800a71e:	681a      	ldr	r2, [r3, #0]
 800a720:	f042 0204 	orr.w	r2, r2, #4
 800a724:	601a      	str	r2, [r3, #0]
  for (i = HASH_NUMBER_OF_CSR_REGISTERS; i >0U; i--)
 800a726:	4a06      	ldr	r2, [pc, #24]	; (800a740 <HAL_HASH_ContextRestoring+0x30>)
  mem_ptr+=4U;
 800a728:	310c      	adds	r1, #12
  uint32_t csr_ptr = (uint32_t)HASH->CSR;
 800a72a:	33f8      	adds	r3, #248	; 0xf8
    WRITE_REG((*(uint32_t*)(csr_ptr)), (*(uint32_t*)(mem_ptr)));
 800a72c:	f851 0b04 	ldr.w	r0, [r1], #4
 800a730:	f843 0b04 	str.w	r0, [r3], #4
  for (i = HASH_NUMBER_OF_CSR_REGISTERS; i >0U; i--)
 800a734:	4293      	cmp	r3, r2
 800a736:	d1f9      	bne.n	800a72c <HAL_HASH_ContextRestoring+0x1c>
}
 800a738:	4770      	bx	lr
 800a73a:	bf00      	nop
 800a73c:	50060400 	.word	0x50060400
 800a740:	500605d0 	.word	0x500605d0

0800a744 <HAL_HASH_SwFeed_ProcessSuspend>:
  hhash->SuspendRequest = HAL_HASH_SUSPEND;
 800a744:	2301      	movs	r3, #1
 800a746:	f880 3036 	strb.w	r3, [r0, #54]	; 0x36
}
 800a74a:	4770      	bx	lr

0800a74c <HAL_HASH_GetError>:
  return hhash->ErrorCode;
 800a74c:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
}
 800a74e:	4770      	bx	lr

0800a750 <HASH_Start>:
  * @param  Timeout Timeout value.
  * @param  Algorithm HASH algorithm.
  * @retval HAL status
  */
HAL_StatusTypeDef HASH_Start(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size, uint8_t* pOutBuffer, uint32_t Timeout, uint32_t Algorithm)
{
 800a750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a752:	461e      	mov	r6, r3
  uint8_t *pInBuffer_tmp;  /* input data address, input parameter of HASH_WriteData()         */
  uint32_t Size_tmp; /* input data size (in bytes), input parameter of HASH_WriteData() */
  HAL_HASH_StateTypeDef State_tmp = hhash->State;
 800a754:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35


  /* Initiate HASH processing in case of start or resumption */
if((State_tmp == HAL_HASH_STATE_READY) || (State_tmp == HAL_HASH_STATE_SUSPENDED))
 800a758:	2b01      	cmp	r3, #1
{
 800a75a:	4604      	mov	r4, r0
  HAL_HASH_StateTypeDef State_tmp = hhash->State;
 800a75c:	b2d8      	uxtb	r0, r3
if((State_tmp == HAL_HASH_STATE_READY) || (State_tmp == HAL_HASH_STATE_SUSPENDED))
 800a75e:	d001      	beq.n	800a764 <HASH_Start+0x14>
 800a760:	2808      	cmp	r0, #8
 800a762:	d17a      	bne.n	800a85a <HASH_Start+0x10a>
  {
    /* Check input parameters */
    if ((pInBuffer == NULL) || (pOutBuffer == NULL))
 800a764:	b101      	cbz	r1, 800a768 <HASH_Start+0x18>
 800a766:	b926      	cbnz	r6, 800a772 <HASH_Start+0x22>
    {
      hhash->State = HAL_HASH_STATE_READY;
 800a768:	2501      	movs	r5, #1
 800a76a:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
  }
  else
  {
    return HAL_BUSY;
  }
}
 800a76e:	4628      	mov	r0, r5
 800a770:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LOCK(hhash);
 800a772:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 800a776:	2b01      	cmp	r3, #1
 800a778:	d06f      	beq.n	800a85a <HASH_Start+0x10a>
    if(hhash->Phase == HAL_HASH_PHASE_READY)
 800a77a:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
    __HAL_LOCK(hhash);
 800a77e:	2501      	movs	r5, #1
    if(hhash->Phase == HAL_HASH_PHASE_READY)
 800a780:	42ab      	cmp	r3, r5
    __HAL_LOCK(hhash);
 800a782:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    if(hhash->Phase == HAL_HASH_PHASE_READY)
 800a786:	d148      	bne.n	800a81a <HASH_Start+0xca>
      MODIFY_REG(HASH->CR, HASH_CR_LKEY|HASH_CR_ALGO|HASH_CR_MODE|HASH_CR_INIT, Algorithm | HASH_CR_INIT);
 800a788:	4f36      	ldr	r7, [pc, #216]	; (800a864 <HASH_Start+0x114>)
 800a78a:	9b07      	ldr	r3, [sp, #28]
      hhash->State = HAL_HASH_STATE_BUSY;
 800a78c:	f04f 0c02 	mov.w	ip, #2
 800a790:	f884 c035 	strb.w	ip, [r4, #53]	; 0x35
      MODIFY_REG(HASH->CR, HASH_CR_LKEY|HASH_CR_ALGO|HASH_CR_MODE|HASH_CR_INIT, Algorithm | HASH_CR_INIT);
 800a794:	683d      	ldr	r5, [r7, #0]
 800a796:	f425 25a0 	bic.w	r5, r5, #327680	; 0x50000
 800a79a:	f025 05c4 	bic.w	r5, r5, #196	; 0xc4
 800a79e:	431d      	orrs	r5, r3
 800a7a0:	f045 0504 	orr.w	r5, r5, #4
 800a7a4:	603d      	str	r5, [r7, #0]
      __HAL_HASH_SET_NBVALIDBITS(Size);
 800a7a6:	68b8      	ldr	r0, [r7, #8]
 800a7a8:	f002 0303 	and.w	r3, r2, #3
 800a7ac:	f020 001f 	bic.w	r0, r0, #31
 800a7b0:	ea40 03c3 	orr.w	r3, r0, r3, lsl #3
 800a7b4:	60bb      	str	r3, [r7, #8]
      hhash->Phase = HAL_HASH_PHASE_PROCESS;
 800a7b6:	f884 c02d 	strb.w	ip, [r4, #45]	; 0x2d
    hhash->Status = HASH_WriteData(hhash, pInBuffer_tmp, Size_tmp);
 800a7ba:	4620      	mov	r0, r4
 800a7bc:	f7ff fd78 	bl	800a2b0 <HASH_WriteData>
 800a7c0:	4605      	mov	r5, r0
 800a7c2:	f884 002c 	strb.w	r0, [r4, #44]	; 0x2c
    if (hhash->Status != HAL_OK)
 800a7c6:	2800      	cmp	r0, #0
 800a7c8:	d1d1      	bne.n	800a76e <HASH_Start+0x1e>
    if (hhash->State != HAL_HASH_STATE_SUSPENDED)
 800a7ca:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800a7ce:	2b08      	cmp	r3, #8
 800a7d0:	d03b      	beq.n	800a84a <HASH_Start+0xfa>
      __HAL_HASH_START_DIGEST();
 800a7d2:	4f24      	ldr	r7, [pc, #144]	; (800a864 <HASH_Start+0x114>)
 800a7d4:	68bb      	ldr	r3, [r7, #8]
 800a7d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a7da:	60bb      	str	r3, [r7, #8]
      if (HASH_WaitOnFlagUntilTimeout(hhash, HASH_FLAG_DCIS, RESET, Timeout) != HAL_OK)
 800a7dc:	4602      	mov	r2, r0
 800a7de:	9b06      	ldr	r3, [sp, #24]
 800a7e0:	2102      	movs	r1, #2
 800a7e2:	4620      	mov	r0, r4
 800a7e4:	f7ff fe06 	bl	800a3f4 <HASH_WaitOnFlagUntilTimeout>
 800a7e8:	2800      	cmp	r0, #0
 800a7ea:	d138      	bne.n	800a85e <HASH_Start+0x10e>
      HASH_GetDigest(pOutBuffer, HASH_DIGEST_LENGTH());
 800a7ec:	683a      	ldr	r2, [r7, #0]
 800a7ee:	4b1e      	ldr	r3, [pc, #120]	; (800a868 <HASH_Start+0x118>)
 800a7f0:	421a      	tst	r2, r3
 800a7f2:	d02e      	beq.n	800a852 <HASH_Start+0x102>
 800a7f4:	683a      	ldr	r2, [r7, #0]
 800a7f6:	401a      	ands	r2, r3
 800a7f8:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 800a7fc:	d02b      	beq.n	800a856 <HASH_Start+0x106>
 800a7fe:	683a      	ldr	r2, [r7, #0]
 800a800:	4393      	bics	r3, r2
 800a802:	bf0c      	ite	eq
 800a804:	2120      	moveq	r1, #32
 800a806:	2110      	movne	r1, #16
 800a808:	4630      	mov	r0, r6
 800a80a:	f7ff fd91 	bl	800a330 <HASH_GetDigest>
      hhash->State = HAL_HASH_STATE_READY;
 800a80e:	2301      	movs	r3, #1
 800a810:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      hhash->Phase = HAL_HASH_PHASE_READY;
 800a814:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 800a818:	e017      	b.n	800a84a <HASH_Start+0xfa>
    else if (hhash->Phase == HAL_HASH_PHASE_PROCESS)
 800a81a:	2b02      	cmp	r3, #2
 800a81c:	d113      	bne.n	800a846 <HASH_Start+0xf6>
      if (hhash->State == HAL_HASH_STATE_SUSPENDED)
 800a81e:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800a822:	2b08      	cmp	r3, #8
        __HAL_HASH_SET_NBVALIDBITS(Size);
 800a824:	bf15      	itete	ne
 800a826:	4d0f      	ldrne	r5, [pc, #60]	; (800a864 <HASH_Start+0x114>)
        Size_tmp = hhash->HashInCount;
 800a828:	6a22      	ldreq	r2, [r4, #32]
        __HAL_HASH_SET_NBVALIDBITS(Size);
 800a82a:	68a8      	ldrne	r0, [r5, #8]
        pInBuffer_tmp = hhash->pHashInBuffPtr;
 800a82c:	68e1      	ldreq	r1, [r4, #12]
        __HAL_HASH_SET_NBVALIDBITS(Size);
 800a82e:	bf1f      	itttt	ne
 800a830:	f002 0303 	andne.w	r3, r2, #3
 800a834:	f020 001f 	bicne.w	r0, r0, #31
 800a838:	ea40 03c3 	orrne.w	r3, r0, r3, lsl #3
 800a83c:	60ab      	strne	r3, [r5, #8]
      hhash->State = HAL_HASH_STATE_BUSY;
 800a83e:	2302      	movs	r3, #2
 800a840:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
 800a844:	e7b9      	b.n	800a7ba <HASH_Start+0x6a>
      hhash->State = HAL_HASH_STATE_READY;
 800a846:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
    __HAL_UNLOCK(hhash);
 800a84a:	2300      	movs	r3, #0
 800a84c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_OK;
 800a850:	e78d      	b.n	800a76e <HASH_Start+0x1e>
      HASH_GetDigest(pOutBuffer, HASH_DIGEST_LENGTH());
 800a852:	2114      	movs	r1, #20
 800a854:	e7d8      	b.n	800a808 <HASH_Start+0xb8>
 800a856:	211c      	movs	r1, #28
 800a858:	e7d6      	b.n	800a808 <HASH_Start+0xb8>
    return HAL_BUSY;
 800a85a:	2502      	movs	r5, #2
 800a85c:	e787      	b.n	800a76e <HASH_Start+0x1e>
        return HAL_TIMEOUT;
 800a85e:	2503      	movs	r5, #3
 800a860:	e785      	b.n	800a76e <HASH_Start+0x1e>
 800a862:	bf00      	nop
 800a864:	50060400 	.word	0x50060400
 800a868:	00040080 	.word	0x00040080

0800a86c <HAL_HASH_MD5_Start>:
{
 800a86c:	b513      	push	{r0, r1, r4, lr}
  return HASH_Start(hhash, pInBuffer, Size, pOutBuffer, Timeout, HASH_ALGOSELECTION_MD5);
 800a86e:	2480      	movs	r4, #128	; 0x80
 800a870:	9401      	str	r4, [sp, #4]
 800a872:	9c04      	ldr	r4, [sp, #16]
 800a874:	9400      	str	r4, [sp, #0]
 800a876:	f7ff ff6b 	bl	800a750 <HASH_Start>
}
 800a87a:	b002      	add	sp, #8
 800a87c:	bd10      	pop	{r4, pc}

0800a87e <HAL_HASH_MD5_Accmlt_End>:
 800a87e:	f7ff bff5 	b.w	800a86c <HAL_HASH_MD5_Start>

0800a882 <HAL_HASH_SHA1_Start>:
{
 800a882:	b513      	push	{r0, r1, r4, lr}
  return HASH_Start(hhash, pInBuffer, Size, pOutBuffer, Timeout, HASH_ALGOSELECTION_SHA1);
 800a884:	2400      	movs	r4, #0
 800a886:	9401      	str	r4, [sp, #4]
 800a888:	9c04      	ldr	r4, [sp, #16]
 800a88a:	9400      	str	r4, [sp, #0]
 800a88c:	f7ff ff60 	bl	800a750 <HASH_Start>
}
 800a890:	b002      	add	sp, #8
 800a892:	bd10      	pop	{r4, pc}

0800a894 <HAL_HASH_SHA1_Accmlt_End>:
 800a894:	f7ff bff5 	b.w	800a882 <HAL_HASH_SHA1_Start>

0800a898 <HASH_Accumulate>:
  * @param  Size length of the input buffer in bytes, must be a multiple of 4.
  * @param  Algorithm HASH algorithm.
  * @retval HAL status
  */
HAL_StatusTypeDef HASH_Accumulate(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size, uint32_t Algorithm)
{
 800a898:	b570      	push	{r4, r5, r6, lr}
  uint8_t *pInBuffer_tmp;   /* input data address, input parameter of HASH_WriteData()         */
  uint32_t Size_tmp;  /* input data size (in bytes), input parameter of HASH_WriteData() */
  HAL_HASH_StateTypeDef State_tmp = hhash->State;
 800a89a:	f890 5035 	ldrb.w	r5, [r0, #53]	; 0x35
{
 800a89e:	4604      	mov	r4, r0

  /* Make sure the input buffer size (in bytes) is a multiple of 4 */
  if ((Size % 4U) != 0U)
 800a8a0:	0790      	lsls	r0, r2, #30
  HAL_HASH_StateTypeDef State_tmp = hhash->State;
 800a8a2:	b2ed      	uxtb	r5, r5
  if ((Size % 4U) != 0U)
 800a8a4:	d13e      	bne.n	800a924 <HASH_Accumulate+0x8c>
  {
    return  HAL_ERROR;
  }

  /* Initiate HASH processing in case of start or resumption */
if((State_tmp == HAL_HASH_STATE_READY) || (State_tmp == HAL_HASH_STATE_SUSPENDED))
 800a8a6:	2d01      	cmp	r5, #1
 800a8a8:	d001      	beq.n	800a8ae <HASH_Accumulate+0x16>
 800a8aa:	2d08      	cmp	r5, #8
 800a8ac:	d13c      	bne.n	800a928 <HASH_Accumulate+0x90>
  {
    /* Check input parameters */
    if ((pInBuffer == NULL) || (Size == 0U))
 800a8ae:	b101      	cbz	r1, 800a8b2 <HASH_Accumulate+0x1a>
 800a8b0:	b91a      	cbnz	r2, 800a8ba <HASH_Accumulate+0x22>
    {
      hhash->State = HAL_HASH_STATE_READY;
 800a8b2:	2001      	movs	r0, #1
 800a8b4:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
  {
    return HAL_BUSY;
  }


}
 800a8b8:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_LOCK(hhash);
 800a8ba:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 800a8be:	2801      	cmp	r0, #1
 800a8c0:	d032      	beq.n	800a928 <HASH_Accumulate+0x90>
 800a8c2:	2001      	movs	r0, #1
 800a8c4:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    if (hhash->State == HAL_HASH_STATE_SUSPENDED)
 800a8c8:	f894 0035 	ldrb.w	r0, [r4, #53]	; 0x35
 800a8cc:	2808      	cmp	r0, #8
 800a8ce:	f04f 0002 	mov.w	r0, #2
      hhash->State = HAL_HASH_STATE_BUSY;
 800a8d2:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
    if (hhash->State == HAL_HASH_STATE_SUSPENDED)
 800a8d6:	d113      	bne.n	800a900 <HASH_Accumulate+0x68>
      pInBuffer_tmp = hhash->pHashInBuffPtr;  /* pInBuffer_tmp is set to the input data address */
 800a8d8:	68e1      	ldr	r1, [r4, #12]
      Size_tmp = hhash->HashInCount;          /* Size_tmp contains the input data size in bytes */
 800a8da:	6a22      	ldr	r2, [r4, #32]
    hhash->Status = HASH_WriteData(hhash, pInBuffer_tmp, Size_tmp);
 800a8dc:	4620      	mov	r0, r4
 800a8de:	f7ff fce7 	bl	800a2b0 <HASH_WriteData>
 800a8e2:	f884 002c 	strb.w	r0, [r4, #44]	; 0x2c
    if (hhash->Status != HAL_OK)
 800a8e6:	2800      	cmp	r0, #0
 800a8e8:	d1e6      	bne.n	800a8b8 <HASH_Accumulate+0x20>
    if (hhash->State != HAL_HASH_STATE_SUSPENDED)
 800a8ea:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800a8ee:	2b08      	cmp	r3, #8
      hhash->State = HAL_HASH_STATE_READY;
 800a8f0:	bf1c      	itt	ne
 800a8f2:	2301      	movne	r3, #1
 800a8f4:	f884 3035 	strbne.w	r3, [r4, #53]	; 0x35
    __HAL_UNLOCK(hhash);
 800a8f8:	2300      	movs	r3, #0
 800a8fa:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_OK;
 800a8fe:	e7db      	b.n	800a8b8 <HASH_Accumulate+0x20>
      if(hhash->Phase == HAL_HASH_PHASE_READY)
 800a900:	f894 002d 	ldrb.w	r0, [r4, #45]	; 0x2d
 800a904:	2801      	cmp	r0, #1
 800a906:	d109      	bne.n	800a91c <HASH_Accumulate+0x84>
        MODIFY_REG(HASH->CR, HASH_CR_LKEY|HASH_CR_ALGO|HASH_CR_MODE|HASH_CR_INIT, Algorithm | HASH_CR_INIT);
 800a908:	4e08      	ldr	r6, [pc, #32]	; (800a92c <HASH_Accumulate+0x94>)
 800a90a:	6830      	ldr	r0, [r6, #0]
 800a90c:	f420 20a0 	bic.w	r0, r0, #327680	; 0x50000
 800a910:	f020 00c4 	bic.w	r0, r0, #196	; 0xc4
 800a914:	4318      	orrs	r0, r3
 800a916:	f040 0004 	orr.w	r0, r0, #4
 800a91a:	6030      	str	r0, [r6, #0]
      hhash->Phase = HAL_HASH_PHASE_PROCESS;
 800a91c:	2302      	movs	r3, #2
 800a91e:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 800a922:	e7db      	b.n	800a8dc <HASH_Accumulate+0x44>
    return  HAL_ERROR;
 800a924:	2001      	movs	r0, #1
 800a926:	e7c7      	b.n	800a8b8 <HASH_Accumulate+0x20>
    return HAL_BUSY;
 800a928:	2002      	movs	r0, #2
 800a92a:	e7c5      	b.n	800a8b8 <HASH_Accumulate+0x20>
 800a92c:	50060400 	.word	0x50060400

0800a930 <HAL_HASH_MD5_Accmlt>:
  return  HASH_Accumulate(hhash, pInBuffer, Size,HASH_ALGOSELECTION_MD5);
 800a930:	2380      	movs	r3, #128	; 0x80
 800a932:	f7ff bfb1 	b.w	800a898 <HASH_Accumulate>

0800a936 <HAL_HASH_SHA1_Accmlt>:
  return  HASH_Accumulate(hhash, pInBuffer, Size,HASH_ALGOSELECTION_SHA1);
 800a936:	2300      	movs	r3, #0
 800a938:	f7ff bfae 	b.w	800a898 <HASH_Accumulate>

0800a93c <HASH_Accumulate_IT>:
  * @param  Size length of the input buffer in bytes, must be a multiple of 4.
  * @param  Algorithm HASH algorithm.
  * @retval HAL status
  */
HAL_StatusTypeDef HASH_Accumulate_IT(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size, uint32_t Algorithm)
{
 800a93c:	b567      	push	{r0, r1, r2, r5, r6, lr}
  HAL_HASH_StateTypeDef State_tmp = hhash->State;
 800a93e:	f890 5035 	ldrb.w	r5, [r0, #53]	; 0x35
  __IO uint32_t inputaddr = (uint32_t) pInBuffer;
 800a942:	9101      	str	r1, [sp, #4]
  uint32_t SizeVar = Size;

  /* Make sure the input buffer size (in bytes) is a multiple of 4 */
  if ((Size % 4U) != 0U)
 800a944:	0796      	lsls	r6, r2, #30
  HAL_HASH_StateTypeDef State_tmp = hhash->State;
 800a946:	b2ed      	uxtb	r5, r5
  if ((Size % 4U) != 0U)
 800a948:	d154      	bne.n	800a9f4 <HASH_Accumulate_IT+0xb8>
  {
    return  HAL_ERROR;
  }

  /* Initiate HASH processing in case of start or resumption */
  if((State_tmp == HAL_HASH_STATE_READY) || (State_tmp == HAL_HASH_STATE_SUSPENDED))
 800a94a:	2d01      	cmp	r5, #1
 800a94c:	d001      	beq.n	800a952 <HASH_Accumulate_IT+0x16>
 800a94e:	2d08      	cmp	r5, #8
 800a950:	d152      	bne.n	800a9f8 <HASH_Accumulate_IT+0xbc>
  {
    /* Check input parameters */
    if ((pInBuffer == NULL) || (Size == 0U))
 800a952:	b101      	cbz	r1, 800a956 <HASH_Accumulate_IT+0x1a>
 800a954:	b92a      	cbnz	r2, 800a962 <HASH_Accumulate_IT+0x26>
    {
      hhash->State = HAL_HASH_STATE_READY;
 800a956:	2301      	movs	r3, #1
 800a958:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
  else
  {
    return HAL_BUSY;
  }

}
 800a95c:	4618      	mov	r0, r3
 800a95e:	b003      	add	sp, #12
 800a960:	bd60      	pop	{r5, r6, pc}
    __HAL_LOCK(hhash);
 800a962:	f890 1034 	ldrb.w	r1, [r0, #52]	; 0x34
 800a966:	2901      	cmp	r1, #1
 800a968:	d046      	beq.n	800a9f8 <HASH_Accumulate_IT+0xbc>
 800a96a:	2101      	movs	r1, #1
 800a96c:	f880 1034 	strb.w	r1, [r0, #52]	; 0x34
    if (hhash->State == HAL_HASH_STATE_SUSPENDED)
 800a970:	f890 1035 	ldrb.w	r1, [r0, #53]	; 0x35
 800a974:	4d21      	ldr	r5, [pc, #132]	; (800a9fc <HASH_Accumulate_IT+0xc0>)
 800a976:	2908      	cmp	r1, #8
 800a978:	f04f 0102 	mov.w	r1, #2
      hhash->State = HAL_HASH_STATE_BUSY;
 800a97c:	f880 1035 	strb.w	r1, [r0, #53]	; 0x35
    if (hhash->State == HAL_HASH_STATE_SUSPENDED)
 800a980:	d109      	bne.n	800a996 <HASH_Accumulate_IT+0x5a>
    hhash->Accumulation = 1U;
 800a982:	2301      	movs	r3, #1
 800a984:	6403      	str	r3, [r0, #64]	; 0x40
    __HAL_UNLOCK(hhash);
 800a986:	2300      	movs	r3, #0
 800a988:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    __HAL_HASH_ENABLE_IT(HASH_IT_DINI);
 800a98c:	6a2a      	ldr	r2, [r5, #32]
 800a98e:	f042 0201 	orr.w	r2, r2, #1
 800a992:	622a      	str	r2, [r5, #32]
    return HAL_OK;
 800a994:	e7e2      	b.n	800a95c <HASH_Accumulate_IT+0x20>
      if(hhash->Phase == HAL_HASH_PHASE_READY)
 800a996:	f890 602d 	ldrb.w	r6, [r0, #45]	; 0x2d
 800a99a:	2e01      	cmp	r6, #1
 800a99c:	d11b      	bne.n	800a9d6 <HASH_Accumulate_IT+0x9a>
        MODIFY_REG(HASH->CR, HASH_CR_LKEY|HASH_CR_ALGO|HASH_CR_MODE|HASH_CR_INIT, Algorithm | HASH_CR_INIT);
 800a99e:	6829      	ldr	r1, [r5, #0]
 800a9a0:	f421 21a0 	bic.w	r1, r1, #327680	; 0x50000
 800a9a4:	f021 01c4 	bic.w	r1, r1, #196	; 0xc4
 800a9a8:	4319      	orrs	r1, r3
 800a9aa:	f041 0104 	orr.w	r1, r1, #4
 800a9ae:	6029      	str	r1, [r5, #0]
        hhash->HashITCounter = 1;
 800a9b0:	6246      	str	r6, [r0, #36]	; 0x24
      hhash->Phase = HAL_HASH_PHASE_PROCESS;
 800a9b2:	2302      	movs	r3, #2
 800a9b4:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
      while((!(__HAL_HASH_GET_FLAG(HASH_FLAG_DINIS))) && (SizeVar > 0U))
 800a9b8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a9ba:	07d9      	lsls	r1, r3, #31
 800a9bc:	d400      	bmi.n	800a9c0 <HASH_Accumulate_IT+0x84>
 800a9be:	b96a      	cbnz	r2, 800a9dc <HASH_Accumulate_IT+0xa0>
      if ((!(__HAL_HASH_GET_FLAG(HASH_FLAG_DINIS))) || (SizeVar == 0U))
 800a9c0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a9c2:	07db      	lsls	r3, r3, #31
 800a9c4:	d500      	bpl.n	800a9c8 <HASH_Accumulate_IT+0x8c>
 800a9c6:	b98a      	cbnz	r2, 800a9ec <HASH_Accumulate_IT+0xb0>
        hhash->State = HAL_HASH_STATE_READY;
 800a9c8:	2301      	movs	r3, #1
 800a9ca:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
        __HAL_UNLOCK(hhash);
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
        return HAL_OK;
 800a9d4:	e7c2      	b.n	800a95c <HASH_Accumulate_IT+0x20>
         hhash->HashITCounter = 3; /* 'cruise-speed' reached during a previous buffer processing */
 800a9d6:	2303      	movs	r3, #3
 800a9d8:	6243      	str	r3, [r0, #36]	; 0x24
 800a9da:	e7ea      	b.n	800a9b2 <HASH_Accumulate_IT+0x76>
        HASH->DIN = *(uint32_t*)inputaddr;
 800a9dc:	9b01      	ldr	r3, [sp, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	606b      	str	r3, [r5, #4]
        inputaddr+=4U;
 800a9e2:	9b01      	ldr	r3, [sp, #4]
 800a9e4:	3304      	adds	r3, #4
 800a9e6:	9301      	str	r3, [sp, #4]
        SizeVar-=4U;
 800a9e8:	3a04      	subs	r2, #4
 800a9ea:	e7e5      	b.n	800a9b8 <HASH_Accumulate_IT+0x7c>
      hhash->HashInCount = SizeVar;               /* Counter used to keep track of number of data
 800a9ec:	6202      	str	r2, [r0, #32]
      hhash->pHashInBuffPtr = (uint8_t *)inputaddr;       /* Points at data which will be fed to the Peripheral at
 800a9ee:	9b01      	ldr	r3, [sp, #4]
 800a9f0:	60c3      	str	r3, [r0, #12]
 800a9f2:	e7c6      	b.n	800a982 <HASH_Accumulate_IT+0x46>
    return  HAL_ERROR;
 800a9f4:	2301      	movs	r3, #1
 800a9f6:	e7b1      	b.n	800a95c <HASH_Accumulate_IT+0x20>
    return HAL_BUSY;
 800a9f8:	2302      	movs	r3, #2
 800a9fa:	e7af      	b.n	800a95c <HASH_Accumulate_IT+0x20>
 800a9fc:	50060400 	.word	0x50060400

0800aa00 <HAL_HASH_MD5_Accmlt_IT>:
  return  HASH_Accumulate_IT(hhash, pInBuffer, Size,HASH_ALGOSELECTION_MD5);
 800aa00:	2380      	movs	r3, #128	; 0x80
 800aa02:	f7ff bf9b 	b.w	800a93c <HASH_Accumulate_IT>

0800aa06 <HAL_HASH_SHA1_Accmlt_IT>:
  return  HASH_Accumulate_IT(hhash, pInBuffer, Size,HASH_ALGOSELECTION_SHA1);
 800aa06:	2300      	movs	r3, #0
 800aa08:	f7ff bf98 	b.w	800a93c <HASH_Accumulate_IT>

0800aa0c <HASH_Start_IT>:
  * @param  pOutBuffer pointer to the computed digest.
  * @param  Algorithm HASH algorithm.
  * @retval HAL status
  */
HAL_StatusTypeDef HASH_Start_IT(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size, uint8_t* pOutBuffer, uint32_t Algorithm)
{
 800aa0c:	b573      	push	{r0, r1, r4, r5, r6, lr}
   HAL_HASH_StateTypeDef State_tmp = hhash->State;
 800aa0e:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  __IO uint32_t inputaddr = (uint32_t) pInBuffer;
 800aa12:	9101      	str	r1, [sp, #4]
  uint32_t polling_step = 0U;
  uint32_t initialization_skipped = 0U;
  uint32_t SizeVar = Size;

  /* If State is ready or suspended, start or resume IT-based HASH processing */
if((State_tmp == HAL_HASH_STATE_READY) || (State_tmp == HAL_HASH_STATE_SUSPENDED))
 800aa14:	2c01      	cmp	r4, #1
   HAL_HASH_StateTypeDef State_tmp = hhash->State;
 800aa16:	b2e5      	uxtb	r5, r4
if((State_tmp == HAL_HASH_STATE_READY) || (State_tmp == HAL_HASH_STATE_SUSPENDED))
 800aa18:	d001      	beq.n	800aa1e <HASH_Start_IT+0x12>
 800aa1a:	2d08      	cmp	r5, #8
 800aa1c:	d17f      	bne.n	800ab1e <HASH_Start_IT+0x112>
  {
    /* Check input parameters */
    if ((pInBuffer == NULL) || (Size == 0U) || (pOutBuffer == NULL))
 800aa1e:	b109      	cbz	r1, 800aa24 <HASH_Start_IT+0x18>
 800aa20:	b102      	cbz	r2, 800aa24 <HASH_Start_IT+0x18>
 800aa22:	b92b      	cbnz	r3, 800aa30 <HASH_Start_IT+0x24>
    {
      hhash->State = HAL_HASH_STATE_READY;
 800aa24:	2201      	movs	r2, #1
 800aa26:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
  else
  {
    return HAL_BUSY;
  }

}
 800aa2a:	4610      	mov	r0, r2
 800aa2c:	b002      	add	sp, #8
 800aa2e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_LOCK(hhash);
 800aa30:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 800aa34:	2c01      	cmp	r4, #1
 800aa36:	f04f 0402 	mov.w	r4, #2
 800aa3a:	d072      	beq.n	800ab22 <HASH_Start_IT+0x116>
    hhash->State = HAL_HASH_STATE_BUSY;
 800aa3c:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
    if(hhash->Phase == HAL_HASH_PHASE_READY)
 800aa40:	f890 402d 	ldrb.w	r4, [r0, #45]	; 0x2d
    __HAL_LOCK(hhash);
 800aa44:	2601      	movs	r6, #1
    if(hhash->Phase == HAL_HASH_PHASE_READY)
 800aa46:	42b4      	cmp	r4, r6
    __HAL_LOCK(hhash);
 800aa48:	f880 6034 	strb.w	r6, [r0, #52]	; 0x34
    hhash->HashITCounter = 1;
 800aa4c:	4c36      	ldr	r4, [pc, #216]	; (800ab28 <HASH_Start_IT+0x11c>)
 800aa4e:	6246      	str	r6, [r0, #36]	; 0x24
    if(hhash->Phase == HAL_HASH_PHASE_READY)
 800aa50:	d115      	bne.n	800aa7e <HASH_Start_IT+0x72>
      MODIFY_REG(HASH->CR, HASH_CR_LKEY|HASH_CR_ALGO|HASH_CR_MODE|HASH_CR_INIT, Algorithm | HASH_CR_INIT);
 800aa52:	6825      	ldr	r5, [r4, #0]
 800aa54:	9e06      	ldr	r6, [sp, #24]
 800aa56:	f425 25a0 	bic.w	r5, r5, #327680	; 0x50000
 800aa5a:	f025 05c4 	bic.w	r5, r5, #196	; 0xc4
 800aa5e:	4335      	orrs	r5, r6
 800aa60:	f045 0504 	orr.w	r5, r5, #4
 800aa64:	6025      	str	r5, [r4, #0]
     __HAL_HASH_SET_NBVALIDBITS(SizeVar);
 800aa66:	68a6      	ldr	r6, [r4, #8]
 800aa68:	f002 0503 	and.w	r5, r2, #3
 800aa6c:	f026 061f 	bic.w	r6, r6, #31
 800aa70:	ea46 05c5 	orr.w	r5, r6, r5, lsl #3
 800aa74:	60a5      	str	r5, [r4, #8]
      hhash->pHashOutBuffPtr = pOutBuffer;     /* Points at the computed digest */
 800aa76:	e9c0 1303 	strd	r1, r3, [r0, #12]
      hhash->HashInCount = SizeVar;            /* Counter used to keep track of number of data
 800aa7a:	6202      	str	r2, [r0, #32]
  uint32_t initialization_skipped = 0U;
 800aa7c:	2600      	movs	r6, #0
    hhash->Phase = HAL_HASH_PHASE_PROCESS;
 800aa7e:	2102      	movs	r1, #2
 800aa80:	f880 102d 	strb.w	r1, [r0, #45]	; 0x2d
  uint32_t polling_step = 0U;
 800aa84:	2100      	movs	r1, #0
    while((!(__HAL_HASH_GET_FLAG(HASH_FLAG_DINIS))) && (SizeVar > 3U))
 800aa86:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800aa88:	07ed      	lsls	r5, r5, #31
 800aa8a:	d401      	bmi.n	800aa90 <HASH_Start_IT+0x84>
 800aa8c:	2a03      	cmp	r2, #3
 800aa8e:	d80d      	bhi.n	800aaac <HASH_Start_IT+0xa0>
    if (polling_step == 1U)
 800aa90:	b349      	cbz	r1, 800aae6 <HASH_Start_IT+0xda>
      if (SizeVar == 0U)
 800aa92:	b9a2      	cbnz	r2, 800aabe <HASH_Start_IT+0xb2>
        hhash->pHashOutBuffPtr = pOutBuffer;     /* Points at the computed digest */
 800aa94:	6103      	str	r3, [r0, #16]
         __HAL_HASH_START_DIGEST();
 800aa96:	68a3      	ldr	r3, [r4, #8]
 800aa98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aa9c:	60a3      	str	r3, [r4, #8]
        __HAL_UNLOCK(hhash);
 800aa9e:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
        __HAL_HASH_ENABLE_IT(HASH_IT_DCI);
 800aaa2:	6a23      	ldr	r3, [r4, #32]
 800aaa4:	f043 0302 	orr.w	r3, r3, #2
    __HAL_HASH_ENABLE_IT(HASH_IT_DINI|HASH_IT_DCI);
 800aaa8:	6223      	str	r3, [r4, #32]
    return HAL_OK;
 800aaaa:	e7be      	b.n	800aa2a <HASH_Start_IT+0x1e>
      HASH->DIN = *(uint32_t*)inputaddr;
 800aaac:	9901      	ldr	r1, [sp, #4]
 800aaae:	6809      	ldr	r1, [r1, #0]
 800aab0:	6061      	str	r1, [r4, #4]
      inputaddr+=4U;
 800aab2:	9901      	ldr	r1, [sp, #4]
 800aab4:	3104      	adds	r1, #4
 800aab6:	9101      	str	r1, [sp, #4]
      SizeVar-=4U;
 800aab8:	3a04      	subs	r2, #4
      polling_step = 1U; /* note that some words are entered before enabling the interrupt */
 800aaba:	2101      	movs	r1, #1
 800aabc:	e7e3      	b.n	800aa86 <HASH_Start_IT+0x7a>
      else if (__HAL_HASH_GET_FLAG(HASH_FLAG_DINIS))
 800aabe:	6a61      	ldr	r1, [r4, #36]	; 0x24
        __HAL_HASH_SET_NBVALIDBITS(SizeVar);  /* Update the configuration of the number of valid bits in last word of the message */
 800aac0:	f002 0503 	and.w	r5, r2, #3
      else if (__HAL_HASH_GET_FLAG(HASH_FLAG_DINIS))
 800aac4:	f011 0101 	ands.w	r1, r1, #1
        __HAL_HASH_SET_NBVALIDBITS(SizeVar);  /* Update the configuration of the number of valid bits in last word of the message */
 800aac8:	ea4f 05c5 	mov.w	r5, r5, lsl #3
      else if (__HAL_HASH_GET_FLAG(HASH_FLAG_DINIS))
 800aacc:	d012      	beq.n	800aaf4 <HASH_Start_IT+0xe8>
        hhash->HashInCount = SizeVar;
 800aace:	6202      	str	r2, [r0, #32]
        hhash->pHashInBuffPtr = (uint8_t *)inputaddr;
 800aad0:	9a01      	ldr	r2, [sp, #4]
 800aad2:	60c2      	str	r2, [r0, #12]
        __HAL_HASH_SET_NBVALIDBITS(SizeVar);  /* Update the configuration of the number of valid bits in last word of the message */
 800aad4:	68a2      	ldr	r2, [r4, #8]
 800aad6:	f022 021f 	bic.w	r2, r2, #31
 800aada:	432a      	orrs	r2, r5
 800aadc:	60a2      	str	r2, [r4, #8]
        hhash->pHashOutBuffPtr = pOutBuffer;  /* Points at the computed digest */
 800aade:	6103      	str	r3, [r0, #16]
        if (initialization_skipped == 1U)
 800aae0:	b10e      	cbz	r6, 800aae6 <HASH_Start_IT+0xda>
          hhash->HashITCounter = 3; /* 'cruise-speed' reached during a previous buffer processing */
 800aae2:	2303      	movs	r3, #3
 800aae4:	6243      	str	r3, [r0, #36]	; 0x24
    __HAL_UNLOCK(hhash);
 800aae6:	2200      	movs	r2, #0
 800aae8:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
    __HAL_HASH_ENABLE_IT(HASH_IT_DINI|HASH_IT_DCI);
 800aaec:	6a23      	ldr	r3, [r4, #32]
 800aaee:	f043 0303 	orr.w	r3, r3, #3
 800aaf2:	e7d9      	b.n	800aaa8 <HASH_Start_IT+0x9c>
        __HAL_HASH_SET_NBVALIDBITS(SizeVar);
 800aaf4:	68a2      	ldr	r2, [r4, #8]
 800aaf6:	f022 021f 	bic.w	r2, r2, #31
 800aafa:	432a      	orrs	r2, r5
 800aafc:	60a2      	str	r2, [r4, #8]
        HASH->DIN = *(uint32_t*)inputaddr;
 800aafe:	9a01      	ldr	r2, [sp, #4]
 800ab00:	6812      	ldr	r2, [r2, #0]
 800ab02:	6062      	str	r2, [r4, #4]
        hhash->pHashOutBuffPtr = pOutBuffer;     /* Points at the computed digest */
 800ab04:	6103      	str	r3, [r0, #16]
         __HAL_HASH_START_DIGEST();
 800ab06:	68a3      	ldr	r3, [r4, #8]
 800ab08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ab0c:	60a3      	str	r3, [r4, #8]
        __HAL_UNLOCK(hhash);
 800ab0e:	f880 1034 	strb.w	r1, [r0, #52]	; 0x34
        __HAL_HASH_ENABLE_IT(HASH_IT_DCI);
 800ab12:	6a23      	ldr	r3, [r4, #32]
 800ab14:	f043 0302 	orr.w	r3, r3, #2
 800ab18:	6223      	str	r3, [r4, #32]
        return HAL_OK;
 800ab1a:	460a      	mov	r2, r1
 800ab1c:	e785      	b.n	800aa2a <HASH_Start_IT+0x1e>
    return HAL_BUSY;
 800ab1e:	2202      	movs	r2, #2
 800ab20:	e783      	b.n	800aa2a <HASH_Start_IT+0x1e>
 800ab22:	4622      	mov	r2, r4
 800ab24:	e781      	b.n	800aa2a <HASH_Start_IT+0x1e>
 800ab26:	bf00      	nop
 800ab28:	50060400 	.word	0x50060400

0800ab2c <HAL_HASH_MD5_Start_IT>:
{
 800ab2c:	b513      	push	{r0, r1, r4, lr}
  return HASH_Start_IT(hhash, pInBuffer, Size, pOutBuffer,HASH_ALGOSELECTION_MD5);
 800ab2e:	2480      	movs	r4, #128	; 0x80
 800ab30:	9400      	str	r4, [sp, #0]
 800ab32:	f7ff ff6b 	bl	800aa0c <HASH_Start_IT>
}
 800ab36:	b002      	add	sp, #8
 800ab38:	bd10      	pop	{r4, pc}

0800ab3a <HAL_HASH_MD5_Accmlt_End_IT>:
 800ab3a:	f7ff bff7 	b.w	800ab2c <HAL_HASH_MD5_Start_IT>

0800ab3e <HAL_HASH_SHA1_Start_IT>:
{
 800ab3e:	b513      	push	{r0, r1, r4, lr}
  return HASH_Start_IT(hhash, pInBuffer, Size, pOutBuffer,HASH_ALGOSELECTION_SHA1);
 800ab40:	2400      	movs	r4, #0
 800ab42:	9400      	str	r4, [sp, #0]
 800ab44:	f7ff ff62 	bl	800aa0c <HASH_Start_IT>
}
 800ab48:	b002      	add	sp, #8
 800ab4a:	bd10      	pop	{r4, pc}

0800ab4c <HAL_HASH_SHA1_Accmlt_End_IT>:
 800ab4c:	f7ff bff7 	b.w	800ab3e <HAL_HASH_SHA1_Start_IT>

0800ab50 <HASH_Finish>:
  * @param  pOutBuffer pointer to the computed digest.
  * @param  Timeout Timeout value.
  * @retval HAL status
  */
HAL_StatusTypeDef HASH_Finish(HASH_HandleTypeDef *hhash, uint8_t* pOutBuffer, uint32_t Timeout)
{
 800ab50:	b570      	push	{r4, r5, r6, lr}
 800ab52:	4613      	mov	r3, r2

  if(hhash->State == HAL_HASH_STATE_READY)
 800ab54:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 800ab58:	2a01      	cmp	r2, #1
{
 800ab5a:	4605      	mov	r5, r0
 800ab5c:	460e      	mov	r6, r1
  if(hhash->State == HAL_HASH_STATE_READY)
 800ab5e:	b2d4      	uxtb	r4, r2
 800ab60:	d12f      	bne.n	800abc2 <HASH_Finish+0x72>
  {
    /* Check parameter */
    if (pOutBuffer == NULL)
 800ab62:	b341      	cbz	r1, 800abb6 <HASH_Finish+0x66>
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(hhash);
 800ab64:	f890 2034 	ldrb.w	r2, [r0, #52]	; 0x34
 800ab68:	2a01      	cmp	r2, #1
 800ab6a:	f04f 0102 	mov.w	r1, #2
 800ab6e:	d028      	beq.n	800abc2 <HASH_Finish+0x72>
 800ab70:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34

    /* Change the HASH state to busy */
    hhash->State = HAL_HASH_STATE_BUSY;
 800ab74:	f880 1035 	strb.w	r1, [r0, #53]	; 0x35

    /* Wait for DCIS flag to be set */
    if (HASH_WaitOnFlagUntilTimeout(hhash, HASH_FLAG_DCIS, RESET, Timeout) != HAL_OK)
 800ab78:	2200      	movs	r2, #0
 800ab7a:	f7ff fc3b 	bl	800a3f4 <HASH_WaitOnFlagUntilTimeout>
 800ab7e:	4604      	mov	r4, r0
 800ab80:	bb08      	cbnz	r0, 800abc6 <HASH_Finish+0x76>
    {
      return HAL_TIMEOUT;
    }

    /* Read the message digest */
    HASH_GetDigest(pOutBuffer, HASH_DIGEST_LENGTH());
 800ab82:	4a12      	ldr	r2, [pc, #72]	; (800abcc <HASH_Finish+0x7c>)
 800ab84:	4b12      	ldr	r3, [pc, #72]	; (800abd0 <HASH_Finish+0x80>)
 800ab86:	6811      	ldr	r1, [r2, #0]
 800ab88:	4219      	tst	r1, r3
 800ab8a:	d016      	beq.n	800abba <HASH_Finish+0x6a>
 800ab8c:	6811      	ldr	r1, [r2, #0]
 800ab8e:	4019      	ands	r1, r3
 800ab90:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 800ab94:	d013      	beq.n	800abbe <HASH_Finish+0x6e>
 800ab96:	6812      	ldr	r2, [r2, #0]
 800ab98:	4393      	bics	r3, r2
 800ab9a:	bf0c      	ite	eq
 800ab9c:	2120      	moveq	r1, #32
 800ab9e:	2110      	movne	r1, #16
 800aba0:	4630      	mov	r0, r6
 800aba2:	f7ff fbc5 	bl	800a330 <HASH_GetDigest>

    /* Change the HASH state to ready */
    hhash->State = HAL_HASH_STATE_READY;
 800aba6:	2301      	movs	r3, #1
 800aba8:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35

    /* Reset HASH state machine */
    hhash->Phase = HAL_HASH_PHASE_READY;
 800abac:	f885 302d 	strb.w	r3, [r5, #45]	; 0x2d

    /* Process UnLock */
    __HAL_UNLOCK(hhash);
 800abb0:	2300      	movs	r3, #0
 800abb2:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
  else
  {
    return HAL_BUSY;
  }

}
 800abb6:	4620      	mov	r0, r4
 800abb8:	bd70      	pop	{r4, r5, r6, pc}
    HASH_GetDigest(pOutBuffer, HASH_DIGEST_LENGTH());
 800abba:	2114      	movs	r1, #20
 800abbc:	e7f0      	b.n	800aba0 <HASH_Finish+0x50>
 800abbe:	211c      	movs	r1, #28
 800abc0:	e7ee      	b.n	800aba0 <HASH_Finish+0x50>
    return HAL_BUSY;
 800abc2:	2402      	movs	r4, #2
 800abc4:	e7f7      	b.n	800abb6 <HASH_Finish+0x66>
      return HAL_TIMEOUT;
 800abc6:	2403      	movs	r4, #3
 800abc8:	e7f5      	b.n	800abb6 <HASH_Finish+0x66>
 800abca:	bf00      	nop
 800abcc:	50060400 	.word	0x50060400
 800abd0:	00040080 	.word	0x00040080

0800abd4 <HMAC_Start>:
  * @param  Timeout Timeout value.
  * @param  Algorithm HASH algorithm.
  * @retval HAL status
  */
HAL_StatusTypeDef HMAC_Start(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size, uint8_t* pOutBuffer, uint32_t Timeout, uint32_t Algorithm)
{
 800abd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abd8:	4604      	mov	r4, r0
    HAL_HASH_StateTypeDef State_tmp = hhash->State;
 800abda:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35

   /* If State is ready or suspended, start or resume polling-based HASH processing */
if((State_tmp == HAL_HASH_STATE_READY) || (State_tmp == HAL_HASH_STATE_SUSPENDED))
 800abde:	2801      	cmp	r0, #1
{
 800abe0:	e9dd 7e06 	ldrd	r7, lr, [sp, #24]
    HAL_HASH_StateTypeDef State_tmp = hhash->State;
 800abe4:	b2c5      	uxtb	r5, r0
if((State_tmp == HAL_HASH_STATE_READY) || (State_tmp == HAL_HASH_STATE_SUSPENDED))
 800abe6:	d002      	beq.n	800abee <HMAC_Start+0x1a>
 800abe8:	2d08      	cmp	r5, #8
 800abea:	f040 80df 	bne.w	800adac <HMAC_Start+0x1d8>
  {
    /* Check input parameters */
    if ((pInBuffer == NULL) || /*(Size == 0U) ||*/ (hhash->Init.pKey == NULL) || (hhash->Init.KeySize == 0U) || (pOutBuffer == NULL))
 800abee:	b139      	cbz	r1, 800ac00 <HMAC_Start+0x2c>
 800abf0:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800abf4:	f1bc 0f00 	cmp.w	ip, #0
 800abf8:	d002      	beq.n	800ac00 <HMAC_Start+0x2c>
 800abfa:	6865      	ldr	r5, [r4, #4]
 800abfc:	b105      	cbz	r5, 800ac00 <HMAC_Start+0x2c>
 800abfe:	b923      	cbnz	r3, 800ac0a <HMAC_Start+0x36>
    {
      hhash->State = HAL_HASH_STATE_READY;
 800ac00:	2001      	movs	r0, #1
 800ac02:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
    return HMAC_Processing(hhash, Timeout);

  }
  else
  {
    return HAL_BUSY;
 800ac06:	4605      	mov	r5, r0
 800ac08:	e05b      	b.n	800acc2 <HMAC_Start+0xee>
    __HAL_LOCK(hhash);
 800ac0a:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 800ac0e:	2801      	cmp	r0, #1
 800ac10:	f04f 0002 	mov.w	r0, #2
 800ac14:	d0f7      	beq.n	800ac06 <HMAC_Start+0x32>
    hhash->State = HAL_HASH_STATE_BUSY;
 800ac16:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
    if(hhash->Phase == HAL_HASH_PHASE_READY)
 800ac1a:	f894 002d 	ldrb.w	r0, [r4, #45]	; 0x2d
    __HAL_LOCK(hhash);
 800ac1e:	2601      	movs	r6, #1
    if(hhash->Phase == HAL_HASH_PHASE_READY)
 800ac20:	42b0      	cmp	r0, r6
    __HAL_LOCK(hhash);
 800ac22:	f884 6034 	strb.w	r6, [r4, #52]	; 0x34
    if(hhash->Phase == HAL_HASH_PHASE_READY)
 800ac26:	d118      	bne.n	800ac5a <HMAC_Start+0x86>
      if(hhash->Init.KeySize > 64U)
 800ac28:	4e61      	ldr	r6, [pc, #388]	; (800adb0 <HMAC_Start+0x1dc>)
 800ac2a:	f8df 818c 	ldr.w	r8, [pc, #396]	; 800adb8 <HMAC_Start+0x1e4>
        MODIFY_REG(HASH->CR, HASH_CR_LKEY|HASH_CR_ALGO|HASH_CR_MODE|HASH_CR_INIT, Algorithm | HASH_ALGOMODE_HMAC | HASH_HMAC_KEYTYPE_LONGKEY | HASH_CR_INIT);
 800ac2e:	6830      	ldr	r0, [r6, #0]
 800ac30:	ea00 0008 	and.w	r0, r0, r8
 800ac34:	ea40 000e 	orr.w	r0, r0, lr
      if(hhash->Init.KeySize > 64U)
 800ac38:	2d40      	cmp	r5, #64	; 0x40
        MODIFY_REG(HASH->CR, HASH_CR_LKEY|HASH_CR_ALGO|HASH_CR_MODE|HASH_CR_INIT, Algorithm | HASH_ALGOMODE_HMAC | HASH_HMAC_KEYTYPE_LONGKEY | HASH_CR_INIT);
 800ac3a:	bf88      	it	hi
 800ac3c:	f440 3080 	orrhi.w	r0, r0, #65536	; 0x10000
        MODIFY_REG(HASH->CR, HASH_CR_LKEY|HASH_CR_ALGO|HASH_CR_MODE|HASH_CR_INIT, Algorithm | HASH_ALGOMODE_HMAC | HASH_CR_INIT);
 800ac40:	f040 0044 	orr.w	r0, r0, #68	; 0x44
 800ac44:	6030      	str	r0, [r6, #0]
      hhash->pHashInBuffPtr   = pInBuffer;             /* Input data address, HMAC_Processing input parameter for Step 2     */
 800ac46:	e9c4 1303 	strd	r1, r3, [r4, #12]
      hhash->Phase = HAL_HASH_PHASE_HMAC_STEP_1;
 800ac4a:	2003      	movs	r0, #3
      hhash->HashInCount      = Size;                  /* Input data size, HMAC_Processing input parameter for Step 2        */
 800ac4c:	6222      	str	r2, [r4, #32]
      hhash->Phase = HAL_HASH_PHASE_HMAC_STEP_1;
 800ac4e:	f884 002d 	strb.w	r0, [r4, #45]	; 0x2d
      hhash->HashBuffSize     = Size;                  /* Store the input buffer size for the whole HMAC process             */
 800ac52:	61e2      	str	r2, [r4, #28]
      hhash->pHashKeyBuffPtr  = hhash->Init.pKey;      /* Key address, HMAC_Processing input parameter for Step 1 and Step 3 */
 800ac54:	f8c4 c014 	str.w	ip, [r4, #20]
      hhash->HashKeyCount     = hhash->Init.KeySize;   /* Key size, HMAC_Processing input parameter for Step 1 and Step 3    */
 800ac58:	62a5      	str	r5, [r4, #40]	; 0x28
  if ((hhash->Phase != HAL_HASH_PHASE_HMAC_STEP_1) && (hhash->Phase != HAL_HASH_PHASE_HMAC_STEP_2) && (hhash->Phase != HAL_HASH_PHASE_HMAC_STEP_3))
 800ac5a:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 800ac5e:	1eda      	subs	r2, r3, #3
 800ac60:	2a02      	cmp	r2, #2
 800ac62:	d906      	bls.n	800ac72 <HMAC_Start+0x9e>
    hhash->State = HAL_HASH_STATE_READY;
 800ac64:	2001      	movs	r0, #1
    __HAL_UNLOCK(hhash);
 800ac66:	2300      	movs	r3, #0
    hhash->State = HAL_HASH_STATE_READY;
 800ac68:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
    __HAL_UNLOCK(hhash);
 800ac6c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_ERROR;
 800ac70:	e7c9      	b.n	800ac06 <HMAC_Start+0x32>
  if (hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_1)
 800ac72:	2b03      	cmp	r3, #3
 800ac74:	4e4e      	ldr	r6, [pc, #312]	; (800adb0 <HMAC_Start+0x1dc>)
 800ac76:	d155      	bne.n	800ad24 <HMAC_Start+0x150>
    __HAL_HASH_SET_NBVALIDBITS(hhash->Init.KeySize);
 800ac78:	68b3      	ldr	r3, [r6, #8]
    hhash->Status = HASH_WriteData(hhash, hhash->pHashKeyBuffPtr, hhash->HashKeyCount);
 800ac7a:	6961      	ldr	r1, [r4, #20]
    __HAL_HASH_SET_NBVALIDBITS(hhash->Init.KeySize);
 800ac7c:	f023 031f 	bic.w	r3, r3, #31
 800ac80:	f005 0503 	and.w	r5, r5, #3
 800ac84:	ea43 05c5 	orr.w	r5, r3, r5, lsl #3
 800ac88:	60b5      	str	r5, [r6, #8]
    hhash->Status = HASH_WriteData(hhash, hhash->pHashKeyBuffPtr, hhash->HashKeyCount);
 800ac8a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800ac8c:	4620      	mov	r0, r4
 800ac8e:	f7ff fb0f 	bl	800a2b0 <HASH_WriteData>
 800ac92:	4605      	mov	r5, r0
 800ac94:	f884 002c 	strb.w	r0, [r4, #44]	; 0x2c
    if (hhash->Status != HAL_OK)
 800ac98:	b998      	cbnz	r0, 800acc2 <HMAC_Start+0xee>
    if (hhash->State == HAL_HASH_STATE_SUSPENDED)
 800ac9a:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800ac9e:	2b08      	cmp	r3, #8
 800aca0:	d103      	bne.n	800acaa <HMAC_Start+0xd6>
      __HAL_UNLOCK(hhash);
 800aca2:	2000      	movs	r0, #0
 800aca4:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      return HAL_OK;
 800aca8:	e7ad      	b.n	800ac06 <HMAC_Start+0x32>
    __HAL_HASH_START_DIGEST();
 800acaa:	68b3      	ldr	r3, [r6, #8]
 800acac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800acb0:	60b3      	str	r3, [r6, #8]
    if (HASH_WaitOnFlagUntilTimeout(hhash, HASH_FLAG_BUSY, SET, Timeout) != HAL_OK)
 800acb2:	2201      	movs	r2, #1
 800acb4:	463b      	mov	r3, r7
 800acb6:	2108      	movs	r1, #8
 800acb8:	4620      	mov	r0, r4
 800acba:	f7ff fb9b 	bl	800a3f4 <HASH_WaitOnFlagUntilTimeout>
 800acbe:	b118      	cbz	r0, 800acc8 <HMAC_Start+0xf4>
      return HAL_TIMEOUT;
 800acc0:	2503      	movs	r5, #3
  }
}
 800acc2:	4628      	mov	r0, r5
 800acc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hhash->Phase = HAL_HASH_PHASE_HMAC_STEP_2;
 800acc8:	2304      	movs	r3, #4
 800acca:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
    __HAL_HASH_SET_NBVALIDBITS(hhash->HashBuffSize);
 800acce:	68b3      	ldr	r3, [r6, #8]
 800acd0:	69e2      	ldr	r2, [r4, #28]
    hhash->Status = HASH_WriteData(hhash, hhash->pHashInBuffPtr, hhash->HashInCount);
 800acd2:	68e1      	ldr	r1, [r4, #12]
    __HAL_HASH_SET_NBVALIDBITS(hhash->HashBuffSize);
 800acd4:	f002 0203 	and.w	r2, r2, #3
 800acd8:	f023 031f 	bic.w	r3, r3, #31
 800acdc:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800ace0:	60b3      	str	r3, [r6, #8]
    hhash->Status = HASH_WriteData(hhash, hhash->pHashInBuffPtr, hhash->HashInCount);
 800ace2:	6a22      	ldr	r2, [r4, #32]
 800ace4:	4620      	mov	r0, r4
 800ace6:	f7ff fae3 	bl	800a2b0 <HASH_WriteData>
 800acea:	4605      	mov	r5, r0
 800acec:	f884 002c 	strb.w	r0, [r4, #44]	; 0x2c
    if (hhash->Status != HAL_OK)
 800acf0:	2800      	cmp	r0, #0
 800acf2:	d1e6      	bne.n	800acc2 <HMAC_Start+0xee>
    if (hhash->State == HAL_HASH_STATE_SUSPENDED)
 800acf4:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800acf8:	2b08      	cmp	r3, #8
 800acfa:	d0d2      	beq.n	800aca2 <HMAC_Start+0xce>
    __HAL_HASH_START_DIGEST();
 800acfc:	68b3      	ldr	r3, [r6, #8]
 800acfe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ad02:	60b3      	str	r3, [r6, #8]
    if (HASH_WaitOnFlagUntilTimeout(hhash, HASH_FLAG_BUSY, SET, Timeout) != HAL_OK)
 800ad04:	2201      	movs	r2, #1
 800ad06:	463b      	mov	r3, r7
 800ad08:	2108      	movs	r1, #8
 800ad0a:	4620      	mov	r0, r4
 800ad0c:	f7ff fb72 	bl	800a3f4 <HASH_WaitOnFlagUntilTimeout>
 800ad10:	2800      	cmp	r0, #0
 800ad12:	d1d5      	bne.n	800acc0 <HMAC_Start+0xec>
    hhash->Phase = HAL_HASH_PHASE_HMAC_STEP_3;
 800ad14:	2305      	movs	r3, #5
 800ad16:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
    hhash->pHashKeyBuffPtr = hhash->Init.pKey;
 800ad1a:	68a3      	ldr	r3, [r4, #8]
 800ad1c:	6163      	str	r3, [r4, #20]
    hhash->HashKeyCount    = hhash->Init.KeySize;
 800ad1e:	6863      	ldr	r3, [r4, #4]
 800ad20:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_3)
 800ad22:	e001      	b.n	800ad28 <HMAC_Start+0x154>
  if (hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_2)
 800ad24:	2b04      	cmp	r3, #4
 800ad26:	d0d2      	beq.n	800acce <HMAC_Start+0xfa>
    __HAL_HASH_SET_NBVALIDBITS(hhash->Init.KeySize);
 800ad28:	68b3      	ldr	r3, [r6, #8]
 800ad2a:	6862      	ldr	r2, [r4, #4]
    hhash->Status = HASH_WriteData(hhash, hhash->pHashKeyBuffPtr, hhash->HashKeyCount);
 800ad2c:	6961      	ldr	r1, [r4, #20]
    __HAL_HASH_SET_NBVALIDBITS(hhash->Init.KeySize);
 800ad2e:	f002 0203 	and.w	r2, r2, #3
 800ad32:	f023 031f 	bic.w	r3, r3, #31
 800ad36:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800ad3a:	60b3      	str	r3, [r6, #8]
    hhash->Status = HASH_WriteData(hhash, hhash->pHashKeyBuffPtr, hhash->HashKeyCount);
 800ad3c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800ad3e:	4620      	mov	r0, r4
 800ad40:	f7ff fab6 	bl	800a2b0 <HASH_WriteData>
 800ad44:	4605      	mov	r5, r0
 800ad46:	f884 002c 	strb.w	r0, [r4, #44]	; 0x2c
    if (hhash->Status != HAL_OK)
 800ad4a:	2800      	cmp	r0, #0
 800ad4c:	d1b9      	bne.n	800acc2 <HMAC_Start+0xee>
    if (hhash->State == HAL_HASH_STATE_SUSPENDED)
 800ad4e:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800ad52:	2b08      	cmp	r3, #8
 800ad54:	d0a5      	beq.n	800aca2 <HMAC_Start+0xce>
    __HAL_HASH_START_DIGEST();
 800ad56:	68b3      	ldr	r3, [r6, #8]
 800ad58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ad5c:	60b3      	str	r3, [r6, #8]
     if (HASH_WaitOnFlagUntilTimeout(hhash, HASH_FLAG_DCIS, RESET, Timeout) != HAL_OK)
 800ad5e:	4602      	mov	r2, r0
 800ad60:	463b      	mov	r3, r7
 800ad62:	2102      	movs	r1, #2
 800ad64:	4620      	mov	r0, r4
 800ad66:	f7ff fb45 	bl	800a3f4 <HASH_WaitOnFlagUntilTimeout>
 800ad6a:	4605      	mov	r5, r0
 800ad6c:	2800      	cmp	r0, #0
 800ad6e:	d1a7      	bne.n	800acc0 <HMAC_Start+0xec>
    HASH_GetDigest(hhash->pHashOutBuffPtr, HASH_DIGEST_LENGTH());
 800ad70:	6832      	ldr	r2, [r6, #0]
 800ad72:	4b10      	ldr	r3, [pc, #64]	; (800adb4 <HMAC_Start+0x1e0>)
 800ad74:	6920      	ldr	r0, [r4, #16]
 800ad76:	421a      	tst	r2, r3
 800ad78:	d014      	beq.n	800ada4 <HMAC_Start+0x1d0>
 800ad7a:	6832      	ldr	r2, [r6, #0]
 800ad7c:	401a      	ands	r2, r3
 800ad7e:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 800ad82:	d011      	beq.n	800ada8 <HMAC_Start+0x1d4>
 800ad84:	6832      	ldr	r2, [r6, #0]
 800ad86:	4393      	bics	r3, r2
 800ad88:	bf0c      	ite	eq
 800ad8a:	2120      	moveq	r1, #32
 800ad8c:	2110      	movne	r1, #16
 800ad8e:	f7ff facf 	bl	800a330 <HASH_GetDigest>
    hhash->Phase = HAL_HASH_PHASE_READY;
 800ad92:	2301      	movs	r3, #1
 800ad94:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
   hhash->State = HAL_HASH_STATE_READY;
 800ad98:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
   __HAL_UNLOCK(hhash);
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
   return HAL_OK;
 800ada2:	e78e      	b.n	800acc2 <HMAC_Start+0xee>
    HASH_GetDigest(hhash->pHashOutBuffPtr, HASH_DIGEST_LENGTH());
 800ada4:	2114      	movs	r1, #20
 800ada6:	e7f2      	b.n	800ad8e <HMAC_Start+0x1ba>
 800ada8:	211c      	movs	r1, #28
 800adaa:	e7f0      	b.n	800ad8e <HMAC_Start+0x1ba>
    return HAL_BUSY;
 800adac:	2502      	movs	r5, #2
 800adae:	e788      	b.n	800acc2 <HMAC_Start+0xee>
 800adb0:	50060400 	.word	0x50060400
 800adb4:	00040080 	.word	0x00040080
 800adb8:	fffaff3b 	.word	0xfffaff3b

0800adbc <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800adbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adc0:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800adc4:	4604      	mov	r4, r0
 800adc6:	460e      	mov	r6, r1
 800adc8:	4615      	mov	r5, r2
 800adca:	461f      	mov	r7, r3
  /* Wait until flag is in expected state */
  while((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 800adcc:	6822      	ldr	r2, [r4, #0]
 800adce:	6a13      	ldr	r3, [r2, #32]
 800add0:	4233      	tst	r3, r6
 800add2:	bf14      	ite	ne
 800add4:	2301      	movne	r3, #1
 800add6:	2300      	moveq	r3, #0
 800add8:	42ab      	cmp	r3, r5
 800adda:	d101      	bne.n	800ade0 <OSPI_WaitFlagStateUntilTimeout+0x24>

        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 800addc:	2000      	movs	r0, #0
 800adde:	e012      	b.n	800ae06 <OSPI_WaitFlagStateUntilTimeout+0x4a>
    if (Timeout != HAL_MAX_DELAY)
 800ade0:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 800ade4:	d0f3      	beq.n	800adce <OSPI_WaitFlagStateUntilTimeout+0x12>
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ade6:	f7fc f97d 	bl	80070e4 <HAL_GetTick>
 800adea:	1bc0      	subs	r0, r0, r7
 800adec:	4540      	cmp	r0, r8
 800adee:	d802      	bhi.n	800adf6 <OSPI_WaitFlagStateUntilTimeout+0x3a>
 800adf0:	f1b8 0f00 	cmp.w	r8, #0
 800adf4:	d1ea      	bne.n	800adcc <OSPI_WaitFlagStateUntilTimeout+0x10>
        hospi->State     = HAL_OSPI_STATE_ERROR;
 800adf6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800adfa:	6463      	str	r3, [r4, #68]	; 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 800adfc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800adfe:	f043 0301 	orr.w	r3, r3, #1
 800ae02:	64a3      	str	r3, [r4, #72]	; 0x48
 800ae04:	2001      	movs	r0, #1
}
 800ae06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ae0a <HAL_OSPI_MspInit>:
}
 800ae0a:	4770      	bx	lr

0800ae0c <HAL_OSPI_Init>:
{
 800ae0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae0e:	b085      	sub	sp, #20
 800ae10:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800ae12:	f7fc f967 	bl	80070e4 <HAL_GetTick>
 800ae16:	4603      	mov	r3, r0
  if (hospi == NULL)
 800ae18:	2c00      	cmp	r4, #0
 800ae1a:	d05d      	beq.n	800aed8 <HAL_OSPI_Init+0xcc>
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 800ae1c:	2000      	movs	r0, #0
 800ae1e:	64a0      	str	r0, [r4, #72]	; 0x48
    if (hospi->State == HAL_OSPI_STATE_RESET)
 800ae20:	6c66      	ldr	r6, [r4, #68]	; 0x44
 800ae22:	2e00      	cmp	r6, #0
 800ae24:	d156      	bne.n	800aed4 <HAL_OSPI_Init+0xc8>
      HAL_OSPI_MspInit(hospi);
 800ae26:	4620      	mov	r0, r4
 800ae28:	9303      	str	r3, [sp, #12]
 800ae2a:	f7ff ffee 	bl	800ae0a <HAL_OSPI_MspInit>
      MODIFY_REG(hospi->Instance->DCR1,
 800ae2e:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800ae30:	68e1      	ldr	r1, [r4, #12]
 800ae32:	6825      	ldr	r5, [r4, #0]
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 800ae34:	9b03      	ldr	r3, [sp, #12]
      MODIFY_REG(hospi->Instance->DCR1,
 800ae36:	68af      	ldr	r7, [r5, #8]
 800ae38:	4301      	orrs	r1, r0
 800ae3a:	69e0      	ldr	r0, [r4, #28]
 800ae3c:	4301      	orrs	r1, r0
 800ae3e:	4827      	ldr	r0, [pc, #156]	; (800aedc <HAL_OSPI_Init+0xd0>)
 800ae40:	4038      	ands	r0, r7
 800ae42:	4301      	orrs	r1, r0
 800ae44:	6920      	ldr	r0, [r4, #16]
 800ae46:	3801      	subs	r0, #1
 800ae48:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ae4c:	6960      	ldr	r0, [r4, #20]
 800ae4e:	3801      	subs	r0, #1
  hospi->Timeout = Timeout;
 800ae50:	f241 3288 	movw	r2, #5000	; 0x1388
      MODIFY_REG(hospi->Instance->DCR1,
 800ae54:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
  hospi->Timeout = Timeout;
 800ae58:	64e2      	str	r2, [r4, #76]	; 0x4c
      MODIFY_REG(hospi->Instance->DCR1,
 800ae5a:	60a9      	str	r1, [r5, #8]
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 800ae5c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 800ae5e:	6860      	ldr	r0, [r4, #4]
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 800ae60:	0409      	lsls	r1, r1, #16
 800ae62:	6129      	str	r1, [r5, #16]
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 800ae64:	6829      	ldr	r1, [r5, #0]
 800ae66:	3801      	subs	r0, #1
 800ae68:	f421 51f8 	bic.w	r1, r1, #7936	; 0x1f00
 800ae6c:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 800ae70:	6029      	str	r1, [r5, #0]
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 800ae72:	4620      	mov	r0, r4
 800ae74:	9200      	str	r2, [sp, #0]
 800ae76:	2120      	movs	r1, #32
 800ae78:	4632      	mov	r2, r6
 800ae7a:	f7ff ff9f 	bl	800adbc <OSPI_WaitFlagStateUntilTimeout>
      if (status == HAL_OK)
 800ae7e:	bb48      	cbnz	r0, 800aed4 <HAL_OSPI_Init+0xc8>
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER, ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));
 800ae80:	6823      	ldr	r3, [r4, #0]
 800ae82:	6a22      	ldr	r2, [r4, #32]
 800ae84:	68d9      	ldr	r1, [r3, #12]
 800ae86:	3a01      	subs	r2, #1
 800ae88:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800ae8c:	430a      	orrs	r2, r1
 800ae8e:	60da      	str	r2, [r3, #12]
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 800ae90:	681a      	ldr	r2, [r3, #0]
 800ae92:	68a1      	ldr	r1, [r4, #8]
 800ae94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ae98:	430a      	orrs	r2, r1
 800ae9a:	601a      	str	r2, [r3, #0]
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC), (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));
 800ae9c:	e9d4 2509 	ldrd	r2, r5, [r4, #36]	; 0x24
 800aea0:	f8d3 1108 	ldr.w	r1, [r3, #264]	; 0x108
 800aea4:	432a      	orrs	r2, r5
 800aea6:	f021 41a0 	bic.w	r1, r1, #1342177280	; 0x50000000
 800aeaa:	430a      	orrs	r2, r1
 800aeac:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
        __HAL_OSPI_ENABLE(hospi);
 800aeb0:	681a      	ldr	r2, [r3, #0]
 800aeb2:	f042 0201 	orr.w	r2, r2, #1
 800aeb6:	601a      	str	r2, [r3, #0]
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 800aeb8:	69a2      	ldr	r2, [r4, #24]
 800aeba:	2a02      	cmp	r2, #2
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 800aebc:	bf02      	ittt	eq
 800aebe:	689a      	ldreq	r2, [r3, #8]
 800aec0:	f042 0202 	orreq.w	r2, r2, #2
 800aec4:	609a      	streq	r2, [r3, #8]
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800aec6:	68e3      	ldr	r3, [r4, #12]
 800aec8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 800aecc:	bf0c      	ite	eq
 800aece:	2301      	moveq	r3, #1
          hospi->State = HAL_OSPI_STATE_READY;
 800aed0:	2302      	movne	r3, #2
 800aed2:	6463      	str	r3, [r4, #68]	; 0x44
}
 800aed4:	b005      	add	sp, #20
 800aed6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    status = HAL_ERROR;
 800aed8:	2001      	movs	r0, #1
 800aeda:	e7fb      	b.n	800aed4 <HAL_OSPI_Init+0xc8>
 800aedc:	f8e0f8f4 	.word	0xf8e0f8f4

0800aee0 <HAL_OSPI_Command>:
{
 800aee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aee4:	4605      	mov	r5, r0
 800aee6:	b085      	sub	sp, #20
 800aee8:	460c      	mov	r4, r1
 800aeea:	9202      	str	r2, [sp, #8]
  uint32_t tickstart = HAL_GetTick();
 800aeec:	f7fc f8fa 	bl	80070e4 <HAL_GetTick>
  state = hospi->State;
 800aef0:	6c6a      	ldr	r2, [r5, #68]	; 0x44
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 800aef2:	2a02      	cmp	r2, #2
  uint32_t tickstart = HAL_GetTick();
 800aef4:	ee07 0a90 	vmov	s15, r0
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 800aef8:	d105      	bne.n	800af06 <HAL_OSPI_Command+0x26>
 800aefa:	68ea      	ldr	r2, [r5, #12]
 800aefc:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
 800af00:	d107      	bne.n	800af12 <HAL_OSPI_Command+0x32>
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800af02:	2310      	movs	r3, #16
 800af04:	e109      	b.n	800b11a <HAL_OSPI_Command+0x23a>
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 800af06:	2a14      	cmp	r2, #20
 800af08:	f040 8084 	bne.w	800b014 <HAL_OSPI_Command+0x134>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG))     ||
 800af0c:	6822      	ldr	r2, [r4, #0]
 800af0e:	2a02      	cmp	r2, #2
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)))
 800af10:	d1f7      	bne.n	800af02 <HAL_OSPI_Command+0x22>
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 800af12:	9a02      	ldr	r2, [sp, #8]
 800af14:	9200      	str	r2, [sp, #0]
 800af16:	ee17 3a90 	vmov	r3, s15
 800af1a:	2200      	movs	r2, #0
 800af1c:	2120      	movs	r1, #32
 800af1e:	4628      	mov	r0, r5
 800af20:	edcd 7a03 	vstr	s15, [sp, #12]
 800af24:	f7ff ff4a 	bl	800adbc <OSPI_WaitFlagStateUntilTimeout>
    if (status == HAL_OK)
 800af28:	eddd 7a03 	vldr	s15, [sp, #12]
 800af2c:	2800      	cmp	r0, #0
 800af2e:	f040 80b9 	bne.w	800b0a4 <HAL_OSPI_Command+0x1c4>
{
  HAL_StatusTypeDef status = HAL_OK;
  __IO uint32_t *ccr_reg, *tcr_reg, *ir_reg, *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 800af32:	6829      	ldr	r1, [r5, #0]
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 800af34:	64a8      	str	r0, [r5, #72]	; 0x48
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 800af36:	680a      	ldr	r2, [r1, #0]
 800af38:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800af3c:	600a      	str	r2, [r1, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 800af3e:	68aa      	ldr	r2, [r5, #8]
 800af40:	b92a      	cbnz	r2, 800af4e <HAL_OSPI_Command+0x6e>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 800af42:	680a      	ldr	r2, [r1, #0]
 800af44:	6866      	ldr	r6, [r4, #4]
 800af46:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800af4a:	4332      	orrs	r2, r6
 800af4c:	600a      	str	r2, [r1, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 800af4e:	6822      	ldr	r2, [r4, #0]
    ir_reg  = &(hospi->Instance->IR);
    abr_reg = &(hospi->Instance->ABR);
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 800af50:	e9d4 6712 	ldrd	r6, r7, [r4, #72]	; 0x48
  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 800af54:	2a02      	cmp	r2, #2
    ccr_reg = &(hospi->Instance->WCCR);
 800af56:	bf0c      	ite	eq
 800af58:	f501 72c0 	addeq.w	r2, r1, #384	; 0x180
    ccr_reg = &(hospi->Instance->CCR);
 800af5c:	f501 7280 	addne.w	r2, r1, #256	; 0x100
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 800af60:	ea46 0607 	orr.w	r6, r6, r7
 800af64:	6016      	str	r6, [r2, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 800af66:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    tcr_reg = &(hospi->Instance->WTCR);
 800af68:	bf03      	ittte	eq
 800af6a:	f501 7cc4 	addeq.w	ip, r1, #392	; 0x188
    ir_reg  = &(hospi->Instance->WIR);
 800af6e:	f501 7ec8 	addeq.w	lr, r1, #400	; 0x190
    abr_reg = &(hospi->Instance->WABR);
 800af72:	f501 78d0 	addeq.w	r8, r1, #416	; 0x1a0
    tcr_reg = &(hospi->Instance->TCR);
 800af76:	f501 7c84 	addne.w	ip, r1, #264	; 0x108
    ir_reg  = &(hospi->Instance->IR);
 800af7a:	bf1c      	itt	ne
 800af7c:	f501 7e88 	addne.w	lr, r1, #272	; 0x110
    abr_reg = &(hospi->Instance->ABR);
 800af80:	f501 7890 	addne.w	r8, r1, #288	; 0x120
  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 800af84:	b16e      	cbz	r6, 800afa2 <HAL_OSPI_Command+0xc2>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 800af86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800af88:	f8c8 6000 	str.w	r6, [r8]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 800af8c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800af8e:	6b67      	ldr	r7, [r4, #52]	; 0x34
 800af90:	6816      	ldr	r6, [r2, #0]
 800af92:	431f      	orrs	r7, r3
 800af94:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800af96:	f426 187c 	bic.w	r8, r6, #4128768	; 0x3f0000
 800af9a:	431f      	orrs	r7, r3
 800af9c:	ea47 0708 	orr.w	r7, r7, r8
 800afa0:	6017      	str	r7, [r2, #0]
                           (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 800afa2:	f8dc 7000 	ldr.w	r7, [ip]
 800afa6:	6c66      	ldr	r6, [r4, #68]	; 0x44
 800afa8:	f027 071f 	bic.w	r7, r7, #31
 800afac:	433e      	orrs	r6, r7
 800afae:	f8cc 6000 	str.w	r6, [ip]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800afb2:	f8d4 c038 	ldr.w	ip, [r4, #56]	; 0x38
 800afb6:	f1bc 0f00 	cmp.w	ip, #0
 800afba:	d004      	beq.n	800afc6 <HAL_OSPI_Command+0xe6>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 800afbc:	6827      	ldr	r7, [r4, #0]
 800afbe:	b917      	cbnz	r7, 800afc6 <HAL_OSPI_Command+0xe6>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 800afc0:	6be7      	ldr	r7, [r4, #60]	; 0x3c
 800afc2:	3f01      	subs	r7, #1
 800afc4:	640f      	str	r7, [r1, #64]	; 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 800afc6:	68e6      	ldr	r6, [r4, #12]
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 800afc8:	69e7      	ldr	r7, [r4, #28]
  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 800afca:	2e00      	cmp	r6, #0
 800afcc:	f000 8082 	beq.w	800b0d4 <HAL_OSPI_Command+0x1f4>
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 800afd0:	e9d4 8904 	ldrd	r8, r9, [r4, #16]
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 800afd4:	2f00      	cmp	r7, #0
 800afd6:	d040      	beq.n	800b05a <HAL_OSPI_Command+0x17a>
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 800afd8:	e9d4 ab08 	ldrd	sl, fp, [r4, #32]
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800afdc:	f1bc 0f00 	cmp.w	ip, #0
 800afe0:	d01e      	beq.n	800b020 <HAL_OSPI_Command+0x140>
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 800afe2:	ea4c 0606 	orr.w	r6, ip, r6
 800afe6:	433e      	orrs	r6, r7
 800afe8:	ea46 0909 	orr.w	r9, r6, r9
 800afec:	ea49 0808 	orr.w	r8, r9, r8
 800aff0:	6813      	ldr	r3, [r2, #0]
 800aff2:	6c26      	ldr	r6, [r4, #64]	; 0x40
 800aff4:	4f52      	ldr	r7, [pc, #328]	; (800b140 <HAL_OSPI_Command+0x260>)
 800aff6:	ea48 0b0b 	orr.w	fp, r8, fp
 800affa:	ea4b 0b0a 	orr.w	fp, fp, sl
 800affe:	ea4b 0606 	orr.w	r6, fp, r6
 800b002:	401f      	ands	r7, r3
 800b004:	433e      	orrs	r6, r7

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 800b006:	6016      	str	r6, [r2, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 800b008:	68a2      	ldr	r2, [r4, #8]
 800b00a:	f8ce 2000 	str.w	r2, [lr]
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                               (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 800b00e:	69a2      	ldr	r2, [r4, #24]
 800b010:	648a      	str	r2, [r1, #72]	; 0x48
      if (status == HAL_OK)
 800b012:	e038      	b.n	800b086 <HAL_OSPI_Command+0x1a6>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG))     ||
 800b014:	2a24      	cmp	r2, #36	; 0x24
 800b016:	f47f af74 	bne.w	800af02 <HAL_OSPI_Command+0x22>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)))
 800b01a:	6822      	ldr	r2, [r4, #0]
 800b01c:	2a01      	cmp	r2, #1
 800b01e:	e777      	b.n	800af10 <HAL_OSPI_Command+0x30>
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 800b020:	433e      	orrs	r6, r7
 800b022:	f8d2 c000 	ldr.w	ip, [r2]
 800b026:	ea46 0609 	orr.w	r6, r6, r9
 800b02a:	ea46 0608 	orr.w	r6, r6, r8
 800b02e:	ea46 060b 	orr.w	r6, r6, fp
 800b032:	f42c 5c7c 	bic.w	ip, ip, #16128	; 0x3f00
 800b036:	ea46 060a 	orr.w	r6, r6, sl
 800b03a:	f02c 0c3f 	bic.w	ip, ip, #63	; 0x3f
 800b03e:	ea46 060c 	orr.w	r6, r6, ip
 800b042:	6016      	str	r6, [r2, #0]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800b044:	6aae      	ldr	r6, [r5, #40]	; 0x28
 800b046:	f1b6 5f80 	cmp.w	r6, #268435456	; 0x10000000
 800b04a:	d1dd      	bne.n	800b008 <HAL_OSPI_Command+0x128>
 800b04c:	6966      	ldr	r6, [r4, #20]
 800b04e:	2e08      	cmp	r6, #8
 800b050:	d1da      	bne.n	800b008 <HAL_OSPI_Command+0x128>
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 800b052:	6816      	ldr	r6, [r2, #0]
 800b054:	f046 6600 	orr.w	r6, r6, #134217728	; 0x8000000
 800b058:	e7d5      	b.n	800b006 <HAL_OSPI_Command+0x126>
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800b05a:	f1bc 0f00 	cmp.w	ip, #0
 800b05e:	d024      	beq.n	800b0aa <HAL_OSPI_Command+0x1ca>
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 800b060:	ea4c 0106 	orr.w	r1, ip, r6
 800b064:	6817      	ldr	r7, [r2, #0]
 800b066:	6c26      	ldr	r6, [r4, #64]	; 0x40
 800b068:	ea41 0109 	orr.w	r1, r1, r9
 800b06c:	ea41 0108 	orr.w	r1, r1, r8
 800b070:	f027 6a70 	bic.w	sl, r7, #251658240	; 0xf000000
 800b074:	4331      	orrs	r1, r6
 800b076:	f02a 0a3f 	bic.w	sl, sl, #63	; 0x3f
 800b07a:	ea41 010a 	orr.w	r1, r1, sl
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 800b07e:	6011      	str	r1, [r2, #0]
      *ir_reg = cmd->Instruction;
 800b080:	68a2      	ldr	r2, [r4, #8]
 800b082:	f8ce 2000 	str.w	r2, [lr]
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 800b086:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800b088:	2a00      	cmp	r2, #0
 800b08a:	d149      	bne.n	800b120 <HAL_OSPI_Command+0x240>
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800b08c:	9b02      	ldr	r3, [sp, #8]
 800b08e:	9300      	str	r3, [sp, #0]
 800b090:	2201      	movs	r2, #1
 800b092:	ee17 3a90 	vmov	r3, s15
 800b096:	2102      	movs	r1, #2
 800b098:	4628      	mov	r0, r5
 800b09a:	f7ff fe8f 	bl	800adbc <OSPI_WaitFlagStateUntilTimeout>
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800b09e:	682b      	ldr	r3, [r5, #0]
 800b0a0:	2202      	movs	r2, #2
 800b0a2:	625a      	str	r2, [r3, #36]	; 0x24
}
 800b0a4:	b005      	add	sp, #20
 800b0a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 800b0aa:	6811      	ldr	r1, [r2, #0]
 800b0ac:	ea46 0609 	orr.w	r6, r6, r9
 800b0b0:	ea46 0808 	orr.w	r8, r6, r8
 800b0b4:	f021 063f 	bic.w	r6, r1, #63	; 0x3f
 800b0b8:	ea48 0606 	orr.w	r6, r8, r6
 800b0bc:	6016      	str	r6, [r2, #0]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800b0be:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 800b0c0:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 800b0c4:	d1dc      	bne.n	800b080 <HAL_OSPI_Command+0x1a0>
 800b0c6:	6961      	ldr	r1, [r4, #20]
 800b0c8:	2908      	cmp	r1, #8
 800b0ca:	d1d9      	bne.n	800b080 <HAL_OSPI_Command+0x1a0>
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 800b0cc:	6811      	ldr	r1, [r2, #0]
 800b0ce:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 800b0d2:	e7d4      	b.n	800b07e <HAL_OSPI_Command+0x19e>
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 800b0d4:	b307      	cbz	r7, 800b118 <HAL_OSPI_Command+0x238>
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 800b0d6:	e9d4 9808 	ldrd	r9, r8, [r4, #32]
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800b0da:	f1bc 0f00 	cmp.w	ip, #0
 800b0de:	d011      	beq.n	800b104 <HAL_OSPI_Command+0x224>
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 800b0e0:	f8d2 e000 	ldr.w	lr, [r2]
 800b0e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b0e6:	ea4c 0607 	orr.w	r6, ip, r7
 800b0ea:	ea46 0608 	orr.w	r6, r6, r8
 800b0ee:	ea46 0609 	orr.w	r6, r6, r9
 800b0f2:	f02e 6e70 	bic.w	lr, lr, #251658240	; 0xf000000
 800b0f6:	431e      	orrs	r6, r3
 800b0f8:	f42e 5e7c 	bic.w	lr, lr, #16128	; 0x3f00
 800b0fc:	ea46 060e 	orr.w	r6, r6, lr
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 800b100:	6016      	str	r6, [r2, #0]
 800b102:	e784      	b.n	800b00e <HAL_OSPI_Command+0x12e>
 800b104:	f8d2 c000 	ldr.w	ip, [r2]
 800b108:	ea48 0607 	orr.w	r6, r8, r7
 800b10c:	ea46 0609 	orr.w	r6, r6, r9
 800b110:	f42c 577c 	bic.w	r7, ip, #16128	; 0x3f00
 800b114:	433e      	orrs	r6, r7
 800b116:	e7f3      	b.n	800b100 <HAL_OSPI_Command+0x220>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800b118:	2308      	movs	r3, #8
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800b11a:	64ab      	str	r3, [r5, #72]	; 0x48
    status = HAL_ERROR;
 800b11c:	2001      	movs	r0, #1
 800b11e:	e7c1      	b.n	800b0a4 <HAL_OSPI_Command+0x1c4>
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 800b120:	6823      	ldr	r3, [r4, #0]
 800b122:	b90b      	cbnz	r3, 800b128 <HAL_OSPI_Command+0x248>
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800b124:	2304      	movs	r3, #4
 800b126:	e005      	b.n	800b134 <HAL_OSPI_Command+0x254>
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 800b128:	2b01      	cmp	r3, #1
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 800b12a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 800b12c:	d104      	bne.n	800b138 <HAL_OSPI_Command+0x258>
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 800b12e:	2b24      	cmp	r3, #36	; 0x24
 800b130:	d0f8      	beq.n	800b124 <HAL_OSPI_Command+0x244>
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 800b132:	2314      	movs	r3, #20
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 800b134:	646b      	str	r3, [r5, #68]	; 0x44
 800b136:	e7b5      	b.n	800b0a4 <HAL_OSPI_Command+0x1c4>
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 800b138:	2b14      	cmp	r3, #20
 800b13a:	d0f3      	beq.n	800b124 <HAL_OSPI_Command+0x244>
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 800b13c:	2324      	movs	r3, #36	; 0x24
 800b13e:	e7f9      	b.n	800b134 <HAL_OSPI_Command+0x254>
 800b140:	f0ffc0c0 	.word	0xf0ffc0c0

0800b144 <HAL_OSPI_Receive>:
{
 800b144:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b146:	4604      	mov	r4, r0
 800b148:	b085      	sub	sp, #20
 800b14a:	460f      	mov	r7, r1
 800b14c:	4616      	mov	r6, r2
  uint32_t tickstart = HAL_GetTick();
 800b14e:	f7fb ffc9 	bl	80070e4 <HAL_GetTick>
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 800b152:	6825      	ldr	r5, [r4, #0]
  uint32_t tickstart = HAL_GetTick();
 800b154:	4603      	mov	r3, r0
  uint32_t addr_reg = hospi->Instance->AR;
 800b156:	6ca8      	ldr	r0, [r5, #72]	; 0x48
  uint32_t ir_reg = hospi->Instance->IR;
 800b158:	f8d5 c110 	ldr.w	ip, [r5, #272]	; 0x110
  if (pData == NULL)
 800b15c:	b91f      	cbnz	r7, 800b166 <HAL_OSPI_Receive+0x22>
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800b15e:	2308      	movs	r3, #8
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800b160:	64a3      	str	r3, [r4, #72]	; 0x48
      status = HAL_ERROR;
 800b162:	2001      	movs	r0, #1
 800b164:	e034      	b.n	800b1d0 <HAL_OSPI_Receive+0x8c>
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 800b166:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800b168:	2a04      	cmp	r2, #4
 800b16a:	d13b      	bne.n	800b1e4 <HAL_OSPI_Receive+0xa0>
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 800b16c:	6c2a      	ldr	r2, [r5, #64]	; 0x40
      hospi->pBuffPtr  = pData;
 800b16e:	6367      	str	r7, [r4, #52]	; 0x34
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 800b170:	3201      	adds	r2, #1
 800b172:	63e2      	str	r2, [r4, #60]	; 0x3c
      hospi->XferSize  = hospi->XferCount;
 800b174:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800b176:	63a2      	str	r2, [r4, #56]	; 0x38
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 800b178:	6829      	ldr	r1, [r5, #0]
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800b17a:	68e2      	ldr	r2, [r4, #12]
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 800b17c:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 800b180:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800b184:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 800b188:	6029      	str	r1, [r5, #0]
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800b18a:	d123      	bne.n	800b1d4 <HAL_OSPI_Receive+0x90>
          WRITE_REG(hospi->Instance->AR, addr_reg);
 800b18c:	64a8      	str	r0, [r5, #72]	; 0x48
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 800b18e:	9600      	str	r6, [sp, #0]
 800b190:	2201      	movs	r2, #1
 800b192:	2106      	movs	r1, #6
 800b194:	4620      	mov	r0, r4
 800b196:	9303      	str	r3, [sp, #12]
 800b198:	f7ff fe10 	bl	800adbc <OSPI_WaitFlagStateUntilTimeout>
        if (status != HAL_OK)
 800b19c:	b9c0      	cbnz	r0, 800b1d0 <HAL_OSPI_Receive+0x8c>
        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 800b19e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800b1a0:	f895 1050 	ldrb.w	r1, [r5, #80]	; 0x50
 800b1a4:	7011      	strb	r1, [r2, #0]
        hospi->pBuffPtr++;
 800b1a6:	6b62      	ldr	r2, [r4, #52]	; 0x34
      } while(hospi->XferCount > 0U);
 800b1a8:	9b03      	ldr	r3, [sp, #12]
        hospi->pBuffPtr++;
 800b1aa:	3201      	adds	r2, #1
 800b1ac:	6362      	str	r2, [r4, #52]	; 0x34
        hospi->XferCount--;
 800b1ae:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800b1b0:	3a01      	subs	r2, #1
 800b1b2:	63e2      	str	r2, [r4, #60]	; 0x3c
      } while(hospi->XferCount > 0U);
 800b1b4:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800b1b6:	2a00      	cmp	r2, #0
 800b1b8:	d1e9      	bne.n	800b18e <HAL_OSPI_Receive+0x4a>
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800b1ba:	9600      	str	r6, [sp, #0]
 800b1bc:	2201      	movs	r2, #1
 800b1be:	2102      	movs	r1, #2
 800b1c0:	4620      	mov	r0, r4
 800b1c2:	f7ff fdfb 	bl	800adbc <OSPI_WaitFlagStateUntilTimeout>
        if (status == HAL_OK)
 800b1c6:	b918      	cbnz	r0, 800b1d0 <HAL_OSPI_Receive+0x8c>
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800b1c8:	6822      	ldr	r2, [r4, #0]
 800b1ca:	2302      	movs	r3, #2
 800b1cc:	6253      	str	r3, [r2, #36]	; 0x24
          hospi->State = HAL_OSPI_STATE_READY;
 800b1ce:	6463      	str	r3, [r4, #68]	; 0x44
}
 800b1d0:	b005      	add	sp, #20
 800b1d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 800b1d4:	f8d5 2100 	ldr.w	r2, [r5, #256]	; 0x100
 800b1d8:	f412 6fe0 	tst.w	r2, #1792	; 0x700
 800b1dc:	d1d6      	bne.n	800b18c <HAL_OSPI_Receive+0x48>
          WRITE_REG(hospi->Instance->IR, ir_reg);
 800b1de:	f8c5 c110 	str.w	ip, [r5, #272]	; 0x110
 800b1e2:	e7d4      	b.n	800b18e <HAL_OSPI_Receive+0x4a>
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800b1e4:	2310      	movs	r3, #16
 800b1e6:	e7bb      	b.n	800b160 <HAL_OSPI_Receive+0x1c>

0800b1e8 <HAL_OSPI_AutoPolling>:
{
 800b1e8:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 800b1ec:	4604      	mov	r4, r0
 800b1ee:	4616      	mov	r6, r2
 800b1f0:	460d      	mov	r5, r1
  uint32_t tickstart = HAL_GetTick();
 800b1f2:	f7fb ff77 	bl	80070e4 <HAL_GetTick>
  uint32_t addr_reg = hospi->Instance->AR;
 800b1f6:	6822      	ldr	r2, [r4, #0]
 800b1f8:	6c97      	ldr	r7, [r2, #72]	; 0x48
  uint32_t ir_reg = hospi->Instance->IR;
 800b1fa:	f8d2 8110 	ldr.w	r8, [r2, #272]	; 0x110
  if ((hospi->State == HAL_OSPI_STATE_CMD_CFG) && (cfg->AutomaticStop == HAL_OSPI_AUTOMATIC_STOP_ENABLE))
 800b1fe:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800b200:	2a04      	cmp	r2, #4
  uint32_t tickstart = HAL_GetTick();
 800b202:	4603      	mov	r3, r0
  if ((hospi->State == HAL_OSPI_STATE_CMD_CFG) && (cfg->AutomaticStop == HAL_OSPI_AUTOMATIC_STOP_ENABLE))
 800b204:	d13c      	bne.n	800b280 <HAL_OSPI_AutoPolling+0x98>
 800b206:	68ea      	ldr	r2, [r5, #12]
 800b208:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 800b20c:	d138      	bne.n	800b280 <HAL_OSPI_AutoPolling+0x98>
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 800b20e:	9003      	str	r0, [sp, #12]
 800b210:	9600      	str	r6, [sp, #0]
 800b212:	2200      	movs	r2, #0
 800b214:	2120      	movs	r1, #32
 800b216:	4620      	mov	r0, r4
 800b218:	f7ff fdd0 	bl	800adbc <OSPI_WaitFlagStateUntilTimeout>
    if (status == HAL_OK)
 800b21c:	bb28      	cbnz	r0, 800b26a <HAL_OSPI_AutoPolling+0x82>
      WRITE_REG (hospi->Instance->PSMAR, cfg->Match);
 800b21e:	6822      	ldr	r2, [r4, #0]
 800b220:	6829      	ldr	r1, [r5, #0]
 800b222:	f8c2 1088 	str.w	r1, [r2, #136]	; 0x88
      WRITE_REG (hospi->Instance->PSMKR, cfg->Mask);
 800b226:	6869      	ldr	r1, [r5, #4]
 800b228:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
      WRITE_REG (hospi->Instance->PIR,   cfg->Interval);
 800b22c:	6929      	ldr	r1, [r5, #16]
 800b22e:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
      MODIFY_REG(hospi->Instance->CR,    (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
 800b232:	e9d5 1502 	ldrd	r1, r5, [r5, #8]
 800b236:	6810      	ldr	r0, [r2, #0]
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800b238:	9b03      	ldr	r3, [sp, #12]
      MODIFY_REG(hospi->Instance->CR,    (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
 800b23a:	4329      	orrs	r1, r5
 800b23c:	f020 5043 	bic.w	r0, r0, #817889280	; 0x30c00000
 800b240:	4301      	orrs	r1, r0
 800b242:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 800b246:	6011      	str	r1, [r2, #0]
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800b248:	68e1      	ldr	r1, [r4, #12]
 800b24a:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800b24e:	d10f      	bne.n	800b270 <HAL_OSPI_AutoPolling+0x88>
          WRITE_REG(hospi->Instance->AR, addr_reg);
 800b250:	6497      	str	r7, [r2, #72]	; 0x48
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_SM, SET, tickstart, Timeout);
 800b252:	9600      	str	r6, [sp, #0]
 800b254:	2201      	movs	r2, #1
 800b256:	2108      	movs	r1, #8
 800b258:	4620      	mov	r0, r4
 800b25a:	f7ff fdaf 	bl	800adbc <OSPI_WaitFlagStateUntilTimeout>
      if (status == HAL_OK)
 800b25e:	b920      	cbnz	r0, 800b26a <HAL_OSPI_AutoPolling+0x82>
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_SM);
 800b260:	6823      	ldr	r3, [r4, #0]
 800b262:	2208      	movs	r2, #8
 800b264:	625a      	str	r2, [r3, #36]	; 0x24
        hospi->State = HAL_OSPI_STATE_READY;
 800b266:	2302      	movs	r3, #2
 800b268:	6463      	str	r3, [r4, #68]	; 0x44
}
 800b26a:	b004      	add	sp, #16
 800b26c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 800b270:	f8d2 1100 	ldr.w	r1, [r2, #256]	; 0x100
 800b274:	f411 6fe0 	tst.w	r1, #1792	; 0x700
 800b278:	d1ea      	bne.n	800b250 <HAL_OSPI_AutoPolling+0x68>
          WRITE_REG(hospi->Instance->IR, ir_reg);
 800b27a:	f8c2 8110 	str.w	r8, [r2, #272]	; 0x110
 800b27e:	e7e8      	b.n	800b252 <HAL_OSPI_AutoPolling+0x6a>
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800b280:	2310      	movs	r3, #16
 800b282:	64a3      	str	r3, [r4, #72]	; 0x48
    status = HAL_ERROR;
 800b284:	2001      	movs	r0, #1
 800b286:	e7f0      	b.n	800b26a <HAL_OSPI_AutoPolling+0x82>

0800b288 <HAL_OSPI_AutoPolling_IT>:
{
 800b288:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b28a:	4604      	mov	r4, r0
 800b28c:	460f      	mov	r7, r1
  uint32_t tickstart = HAL_GetTick();
 800b28e:	f7fb ff29 	bl	80070e4 <HAL_GetTick>
  uint32_t addr_reg = hospi->Instance->AR;
 800b292:	6822      	ldr	r2, [r4, #0]
 800b294:	6c95      	ldr	r5, [r2, #72]	; 0x48
  uint32_t ir_reg = hospi->Instance->IR;
 800b296:	f8d2 6110 	ldr.w	r6, [r2, #272]	; 0x110
  if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 800b29a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800b29c:	2a04      	cmp	r2, #4
  uint32_t tickstart = HAL_GetTick();
 800b29e:	4603      	mov	r3, r0
  if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 800b2a0:	d132      	bne.n	800b308 <HAL_OSPI_AutoPolling_IT+0x80>
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 800b2a2:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 800b2a4:	9200      	str	r2, [sp, #0]
 800b2a6:	2120      	movs	r1, #32
 800b2a8:	2200      	movs	r2, #0
 800b2aa:	4620      	mov	r0, r4
 800b2ac:	f7ff fd86 	bl	800adbc <OSPI_WaitFlagStateUntilTimeout>
    if (status == HAL_OK)
 800b2b0:	bb00      	cbnz	r0, 800b2f4 <HAL_OSPI_AutoPolling_IT+0x6c>
      WRITE_REG (hospi->Instance->PSMAR, cfg->Match);
 800b2b2:	6823      	ldr	r3, [r4, #0]
 800b2b4:	683a      	ldr	r2, [r7, #0]
 800b2b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      WRITE_REG (hospi->Instance->PSMKR, cfg->Mask);
 800b2ba:	687a      	ldr	r2, [r7, #4]
 800b2bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      WRITE_REG (hospi->Instance->PIR,   cfg->Interval);
 800b2c0:	693a      	ldr	r2, [r7, #16]
 800b2c2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      MODIFY_REG(hospi->Instance->CR,    (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
 800b2c6:	e9d7 2702 	ldrd	r2, r7, [r7, #8]
 800b2ca:	6819      	ldr	r1, [r3, #0]
 800b2cc:	433a      	orrs	r2, r7
 800b2ce:	f021 5143 	bic.w	r1, r1, #817889280	; 0x30c00000
 800b2d2:	430a      	orrs	r2, r1
 800b2d4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800b2d8:	601a      	str	r2, [r3, #0]
      __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TE | HAL_OSPI_FLAG_SM);
 800b2da:	2209      	movs	r2, #9
 800b2dc:	625a      	str	r2, [r3, #36]	; 0x24
      hospi->State = HAL_OSPI_STATE_BUSY_AUTO_POLLING;
 800b2de:	2248      	movs	r2, #72	; 0x48
 800b2e0:	6462      	str	r2, [r4, #68]	; 0x44
      __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_SM | HAL_OSPI_IT_TE);
 800b2e2:	681a      	ldr	r2, [r3, #0]
 800b2e4:	f442 2210 	orr.w	r2, r2, #589824	; 0x90000
 800b2e8:	601a      	str	r2, [r3, #0]
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800b2ea:	68e2      	ldr	r2, [r4, #12]
 800b2ec:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
 800b2f0:	d102      	bne.n	800b2f8 <HAL_OSPI_AutoPolling_IT+0x70>
          WRITE_REG(hospi->Instance->AR, addr_reg);
 800b2f2:	649d      	str	r5, [r3, #72]	; 0x48
}
 800b2f4:	b003      	add	sp, #12
 800b2f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 800b2f8:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 800b2fc:	f412 6fe0 	tst.w	r2, #1792	; 0x700
 800b300:	d1f7      	bne.n	800b2f2 <HAL_OSPI_AutoPolling_IT+0x6a>
          WRITE_REG(hospi->Instance->IR, ir_reg);
 800b302:	f8c3 6110 	str.w	r6, [r3, #272]	; 0x110
 800b306:	e7f5      	b.n	800b2f4 <HAL_OSPI_AutoPolling_IT+0x6c>
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800b308:	2310      	movs	r3, #16
 800b30a:	64a3      	str	r3, [r4, #72]	; 0x48
    status = HAL_ERROR;
 800b30c:	2001      	movs	r0, #1
 800b30e:	e7f1      	b.n	800b2f4 <HAL_OSPI_AutoPolling_IT+0x6c>

0800b310 <HAL_OSPI_MemoryMapped>:
{
 800b310:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b312:	4604      	mov	r4, r0
 800b314:	460d      	mov	r5, r1
  uint32_t tickstart = HAL_GetTick();
 800b316:	f7fb fee5 	bl	80070e4 <HAL_GetTick>
  if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 800b31a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800b31c:	2a04      	cmp	r2, #4
  uint32_t tickstart = HAL_GetTick();
 800b31e:	4603      	mov	r3, r0
  if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 800b320:	d121      	bne.n	800b366 <HAL_OSPI_MemoryMapped+0x56>
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 800b322:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 800b324:	9200      	str	r2, [sp, #0]
 800b326:	2120      	movs	r1, #32
 800b328:	2200      	movs	r2, #0
 800b32a:	4620      	mov	r0, r4
 800b32c:	f7ff fd46 	bl	800adbc <OSPI_WaitFlagStateUntilTimeout>
    if (status == HAL_OK)
 800b330:	b9b8      	cbnz	r0, 800b362 <HAL_OSPI_MemoryMapped+0x52>
      if (cfg->TimeOutActivation == HAL_OSPI_TIMEOUT_COUNTER_ENABLE)
 800b332:	682e      	ldr	r6, [r5, #0]
        WRITE_REG(hospi->Instance->LPTR, cfg->TimeOutPeriod);
 800b334:	6822      	ldr	r2, [r4, #0]
      hospi->State = HAL_OSPI_STATE_BUSY_MEM_MAPPED;
 800b336:	2388      	movs	r3, #136	; 0x88
      if (cfg->TimeOutActivation == HAL_OSPI_TIMEOUT_COUNTER_ENABLE)
 800b338:	2e08      	cmp	r6, #8
      hospi->State = HAL_OSPI_STATE_BUSY_MEM_MAPPED;
 800b33a:	6463      	str	r3, [r4, #68]	; 0x44
      if (cfg->TimeOutActivation == HAL_OSPI_TIMEOUT_COUNTER_ENABLE)
 800b33c:	d108      	bne.n	800b350 <HAL_OSPI_MemoryMapped+0x40>
        WRITE_REG(hospi->Instance->LPTR, cfg->TimeOutPeriod);
 800b33e:	686b      	ldr	r3, [r5, #4]
 800b340:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TO);
 800b344:	2310      	movs	r3, #16
 800b346:	6253      	str	r3, [r2, #36]	; 0x24
        __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TO);
 800b348:	6811      	ldr	r1, [r2, #0]
 800b34a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800b34e:	6011      	str	r1, [r2, #0]
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_TCEN | OCTOSPI_CR_FMODE),
 800b350:	6813      	ldr	r3, [r2, #0]
 800b352:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800b356:	f023 0308 	bic.w	r3, r3, #8
 800b35a:	4333      	orrs	r3, r6
 800b35c:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
 800b360:	6013      	str	r3, [r2, #0]
}
 800b362:	b002      	add	sp, #8
 800b364:	bd70      	pop	{r4, r5, r6, pc}
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800b366:	2310      	movs	r3, #16
 800b368:	64a3      	str	r3, [r4, #72]	; 0x48
    status = HAL_ERROR;
 800b36a:	2001      	movs	r0, #1
 800b36c:	e7f9      	b.n	800b362 <HAL_OSPI_MemoryMapped+0x52>

0800b36e <HAL_OSPI_SetFifoThreshold>:
  if ((hospi->State & OSPI_BUSY_STATE_MASK) == 0U)
 800b36e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800b370:	f013 0308 	ands.w	r3, r3, #8
 800b374:	d10a      	bne.n	800b38c <HAL_OSPI_SetFifoThreshold+0x1e>
    hospi->Init.FifoThreshold = Threshold;
 800b376:	6041      	str	r1, [r0, #4]
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold-1U) << OCTOSPI_CR_FTHRES_Pos));
 800b378:	6800      	ldr	r0, [r0, #0]
 800b37a:	6802      	ldr	r2, [r0, #0]
 800b37c:	3901      	subs	r1, #1
 800b37e:	f422 52f8 	bic.w	r2, r2, #7936	; 0x1f00
 800b382:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
 800b386:	6001      	str	r1, [r0, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b388:	4618      	mov	r0, r3
 800b38a:	4770      	bx	lr
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800b38c:	2310      	movs	r3, #16
 800b38e:	6483      	str	r3, [r0, #72]	; 0x48
    status = HAL_ERROR;
 800b390:	2001      	movs	r0, #1
}
 800b392:	4770      	bx	lr

0800b394 <HAL_OSPI_GetFifoThreshold>:
  return ((READ_BIT(hospi->Instance->CR, OCTOSPI_CR_FTHRES) >> OCTOSPI_CR_FTHRES_Pos) + 1U);
 800b394:	6803      	ldr	r3, [r0, #0]
 800b396:	6818      	ldr	r0, [r3, #0]
 800b398:	f3c0 2004 	ubfx	r0, r0, #8, #5
}
 800b39c:	3001      	adds	r0, #1
 800b39e:	4770      	bx	lr

0800b3a0 <HAL_OSPI_SetTimeout>:
  hospi->Timeout = Timeout;
 800b3a0:	64c1      	str	r1, [r0, #76]	; 0x4c
}
 800b3a2:	2000      	movs	r0, #0
 800b3a4:	4770      	bx	lr

0800b3a6 <HAL_OSPI_GetError>:
  return hospi->ErrorCode;
 800b3a6:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
 800b3a8:	4770      	bx	lr

0800b3aa <HAL_OSPI_GetState>:
  return hospi->State;
 800b3aa:	6c40      	ldr	r0, [r0, #68]	; 0x44
}
 800b3ac:	4770      	bx	lr
	...

0800b3b0 <HAL_OSPIM_Config>:
{
 800b3b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (hospi->Instance == OCTOSPI1)
 800b3b4:	6802      	ldr	r2, [r0, #0]
    other_instance = 0U;
 800b3b6:	4bbf      	ldr	r3, [pc, #764]	; (800b6b4 <HAL_OSPIM_Config+0x304>)
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t reg, value = 0U;
 800b3b8:	f8df 8304 	ldr.w	r8, [pc, #772]	; 800b6c0 <HAL_OSPIM_Config+0x310>
    other_instance = 0U;
 800b3bc:	429a      	cmp	r2, r3
{
 800b3be:	b08b      	sub	sp, #44	; 0x2c
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
    {
      reg = OCTOSPIM->PCR[index];
 800b3c0:	4bbd      	ldr	r3, [pc, #756]	; (800b6b8 <HAL_OSPIM_Config+0x308>)
    other_instance = 0U;
 800b3c2:	bf0b      	itete	eq
 800b3c4:	f04f 0a01 	moveq.w	sl, #1
 800b3c8:	f04f 0a00 	movne.w	sl, #0
 800b3cc:	2000      	moveq	r0, #0
 800b3ce:	2001      	movne	r0, #1
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 800b3d0:	466a      	mov	r2, sp
    instance = 1U;
 800b3d2:	2501      	movs	r5, #1
    cfg->ClkPort    = 0U;
 800b3d4:	2700      	movs	r7, #0
    cfg->DQSPort    = 0U;
 800b3d6:	e9c2 7700 	strd	r7, r7, [r2]
    cfg->IOLowPort  = 0U;
 800b3da:	e9c2 7702 	strd	r7, r7, [r2, #8]
  uint32_t reg, value = 0U;
 800b3de:	2d02      	cmp	r5, #2
 800b3e0:	bf0c      	ite	eq
 800b3e2:	46c4      	moveq	ip, r8
 800b3e4:	f04f 0c00 	movne.w	ip, #0
    cfg->IOHighPort = 0U;
 800b3e8:	6117      	str	r7, [r2, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 800b3ea:	f04f 0e00 	mov.w	lr, #0
      reg = OCTOSPIM->PCR[index];
 800b3ee:	eb03 048e 	add.w	r4, r3, lr, lsl #2
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index+1U;
 800b3f2:	f10e 0601 	add.w	r6, lr, #1
      reg = OCTOSPIM->PCR[index];
 800b3f6:	6864      	ldr	r4, [r4, #4]
      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 800b3f8:	f014 0f01 	tst.w	r4, #1
 800b3fc:	d005      	beq.n	800b40a <HAL_OSPIM_Config+0x5a>
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 800b3fe:	ea84 0e0c 	eor.w	lr, r4, ip
 800b402:	f01e 0f02 	tst.w	lr, #2
          cfg->ClkPort = index+1U;
 800b406:	bf08      	it	eq
 800b408:	6016      	streq	r6, [r2, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 800b40a:	f014 0f10 	tst.w	r4, #16
 800b40e:	d005      	beq.n	800b41c <HAL_OSPIM_Config+0x6c>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 800b410:	ea84 0e0c 	eor.w	lr, r4, ip
 800b414:	f01e 0f20 	tst.w	lr, #32
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index+1U;
 800b418:	bf08      	it	eq
 800b41a:	6056      	streq	r6, [r2, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 800b41c:	f414 7f80 	tst.w	r4, #256	; 0x100
 800b420:	d005      	beq.n	800b42e <HAL_OSPIM_Config+0x7e>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 800b422:	ea84 0e0c 	eor.w	lr, r4, ip
 800b426:	f41e 7f00 	tst.w	lr, #512	; 0x200
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index+1U;
 800b42a:	bf08      	it	eq
 800b42c:	6096      	streq	r6, [r2, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 800b42e:	f414 3f80 	tst.w	r4, #65536	; 0x10000
 800b432:	d00d      	beq.n	800b450 <HAL_OSPIM_Config+0xa0>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 800b434:	ea84 0e0c 	eor.w	lr, r4, ip
 800b438:	f41e 2f80 	tst.w	lr, #262144	; 0x40000
 800b43c:	d108      	bne.n	800b450 <HAL_OSPIM_Config+0xa0>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 800b43e:	f414 3f00 	tst.w	r4, #131072	; 0x20000
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index+1U));
 800b442:	bf0c      	ite	eq
 800b444:	f446 3e80 	orreq.w	lr, r6, #65536	; 0x10000
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index+1U));
 800b448:	f046 7e80 	orrne.w	lr, r6, #16777216	; 0x1000000
 800b44c:	f8c2 e00c 	str.w	lr, [r2, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 800b450:	f014 7f80 	tst.w	r4, #16777216	; 0x1000000
 800b454:	d00b      	beq.n	800b46e <HAL_OSPIM_Config+0xbe>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 800b456:	ea84 0e0c 	eor.w	lr, r4, ip
 800b45a:	f01e 6f80 	tst.w	lr, #67108864	; 0x4000000
 800b45e:	d106      	bne.n	800b46e <HAL_OSPIM_Config+0xbe>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 800b460:	01a4      	lsls	r4, r4, #6
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index+1U));
 800b462:	bf54      	ite	pl
 800b464:	f446 3480 	orrpl.w	r4, r6, #65536	; 0x10000
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index+1U));
 800b468:	f046 7480 	orrmi.w	r4, r6, #16777216	; 0x1000000
 800b46c:	6114      	str	r4, [r2, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 800b46e:	2e02      	cmp	r6, #2
 800b470:	f04f 0e01 	mov.w	lr, #1
 800b474:	d1bb      	bne.n	800b3ee <HAL_OSPIM_Config+0x3e>
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 800b476:	2d02      	cmp	r5, #2
 800b478:	f102 0214 	add.w	r2, r2, #20
 800b47c:	f040 8117 	bne.w	800b6ae <HAL_OSPIM_Config+0x2fe>
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 800b480:	4c8c      	ldr	r4, [pc, #560]	; (800b6b4 <HAL_OSPIM_Config+0x304>)
 800b482:	6825      	ldr	r5, [r4, #0]
 800b484:	ea15 050e 	ands.w	r5, r5, lr
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 800b488:	bf1e      	ittt	ne
 800b48a:	6822      	ldrne	r2, [r4, #0]
 800b48c:	f022 0201 	bicne.w	r2, r2, #1
 800b490:	6022      	strne	r2, [r4, #0]
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 800b492:	4a8a      	ldr	r2, [pc, #552]	; (800b6bc <HAL_OSPIM_Config+0x30c>)
 800b494:	6814      	ldr	r4, [r2, #0]
      ospi_enabled |= 0x1U;
 800b496:	bf18      	it	ne
 800b498:	4675      	movne	r5, lr
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 800b49a:	07e6      	lsls	r6, r4, #31
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 800b49c:	bf42      	ittt	mi
 800b49e:	6814      	ldrmi	r4, [r2, #0]
 800b4a0:	f024 0401 	bicmi.w	r4, r4, #1
 800b4a4:	6014      	strmi	r4, [r2, #0]
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort-1U)], OCTOSPIM_PCR_NCSEN);
 800b4a6:	aa0a      	add	r2, sp, #40	; 0x28
 800b4a8:	f04f 0414 	mov.w	r4, #20
 800b4ac:	fb04 2400 	mla	r4, r4, r0, r2
      ospi_enabled |= 0x2U;
 800b4b0:	bf48      	it	mi
 800b4b2:	f045 0b02 	orrmi.w	fp, r5, #2
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort-1U)], OCTOSPIM_PCR_NCSEN);
 800b4b6:	f854 2c20 	ldr.w	r2, [r4, #-32]
 800b4ba:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 800b4be:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800b4c2:	bf58      	it	pl
 800b4c4:	46ab      	movpl	fp, r5
 800b4c6:	6856      	ldr	r6, [r2, #4]
 800b4c8:	f426 7680 	bic.w	r6, r6, #256	; 0x100
 800b4cc:	6056      	str	r6, [r2, #4]
      if (IOM_cfg[instance].ClkPort != 0U)
 800b4ce:	f854 2c28 	ldr.w	r2, [r4, #-40]
 800b4d2:	b382      	cbz	r2, 800b536 <HAL_OSPIM_Config+0x186>
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort-1U)], OCTOSPIM_PCR_CLKEN);
 800b4d4:	3a01      	subs	r2, #1
 800b4d6:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800b4da:	6856      	ldr	r6, [r2, #4]
 800b4dc:	f026 0601 	bic.w	r6, r6, #1
 800b4e0:	6056      	str	r6, [r2, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 800b4e2:	f854 2c24 	ldr.w	r2, [r4, #-36]
 800b4e6:	b132      	cbz	r2, 800b4f6 <HAL_OSPIM_Config+0x146>
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort-1U)], OCTOSPIM_PCR_DQSEN);
 800b4e8:	3a01      	subs	r2, #1
 800b4ea:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800b4ee:	6854      	ldr	r4, [r2, #4]
 800b4f0:	f024 0410 	bic.w	r4, r4, #16
 800b4f4:	6054      	str	r4, [r2, #4]
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800b4f6:	2214      	movs	r2, #20
 800b4f8:	ac0a      	add	r4, sp, #40	; 0x28
 800b4fa:	fb02 4200 	mla	r2, r2, r0, r4
 800b4fe:	f852 2c1c 	ldr.w	r2, [r2, #-28]
 800b502:	b142      	cbz	r2, 800b516 <HAL_OSPIM_Config+0x166>
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 800b504:	3a01      	subs	r2, #1
 800b506:	f002 0201 	and.w	r2, r2, #1
 800b50a:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800b50e:	6854      	ldr	r4, [r2, #4]
 800b510:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 800b514:	6054      	str	r4, [r2, #4]
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800b516:	2214      	movs	r2, #20
 800b518:	ac0a      	add	r4, sp, #40	; 0x28
 800b51a:	fb02 4200 	mla	r2, r2, r0, r4
 800b51e:	f852 2c18 	ldr.w	r2, [r2, #-24]
 800b522:	b142      	cbz	r2, 800b536 <HAL_OSPIM_Config+0x186>
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 800b524:	3a01      	subs	r2, #1
 800b526:	f002 0201 	and.w	r2, r2, #1
 800b52a:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800b52e:	6854      	ldr	r4, [r2, #4]
 800b530:	f024 7480 	bic.w	r4, r4, #16777216	; 0x1000000
 800b534:	6054      	str	r4, [r2, #4]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 800b536:	aa0a      	add	r2, sp, #40	; 0x28
 800b538:	f04f 0914 	mov.w	r9, #20
 800b53c:	fb09 290a 	mla	r9, r9, sl, r2
 800b540:	f8d1 c000 	ldr.w	ip, [r1]
 800b544:	f859 8c28 	ldr.w	r8, [r9, #-40]
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 800b548:	f859 4c18 	ldr.w	r4, [r9, #-24]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 800b54c:	45c4      	cmp	ip, r8
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800b54e:	e9d1 6e01 	ldrd	r6, lr, [r1, #4]
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 800b552:	e9d1 2103 	ldrd	r2, r1, [r1, #12]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 800b556:	d00d      	beq.n	800b574 <HAL_OSPIM_Config+0x1c4>
 800b558:	f859 7c24 	ldr.w	r7, [r9, #-36]
 800b55c:	42b7      	cmp	r7, r6
 800b55e:	d009      	beq.n	800b574 <HAL_OSPIM_Config+0x1c4>
 800b560:	f859 7c20 	ldr.w	r7, [r9, #-32]
 800b564:	45be      	cmp	lr, r7
 800b566:	d005      	beq.n	800b574 <HAL_OSPIM_Config+0x1c4>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800b568:	f859 7c1c 	ldr.w	r7, [r9, #-28]
 800b56c:	4297      	cmp	r7, r2
 800b56e:	d001      	beq.n	800b574 <HAL_OSPIM_Config+0x1c4>
 800b570:	428c      	cmp	r4, r1
 800b572:	d142      	bne.n	800b5fa <HAL_OSPIM_Config+0x24a>
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort-1U)], OCTOSPIM_PCR_CLKEN);
 800b574:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800b578:	eb03 0888 	add.w	r8, r3, r8, lsl #2
 800b57c:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b580:	f027 0701 	bic.w	r7, r7, #1
 800b584:	f8c8 7004 	str.w	r7, [r8, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 800b588:	2714      	movs	r7, #20
 800b58a:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 800b58e:	fb07 870a 	mla	r7, r7, sl, r8
 800b592:	f857 7c24 	ldr.w	r7, [r7, #-36]
 800b596:	b147      	cbz	r7, 800b5aa <HAL_OSPIM_Config+0x1fa>
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort-1U)], OCTOSPIM_PCR_DQSEN);
 800b598:	3f01      	subs	r7, #1
 800b59a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b59e:	f8d7 8004 	ldr.w	r8, [r7, #4]
 800b5a2:	f028 0810 	bic.w	r8, r8, #16
 800b5a6:	f8c7 8004 	str.w	r8, [r7, #4]
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort-1U)], OCTOSPIM_PCR_NCSEN);
 800b5aa:	2714      	movs	r7, #20
 800b5ac:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 800b5b0:	fb07 8a0a 	mla	sl, r7, sl, r8
 800b5b4:	f85a 7c20 	ldr.w	r7, [sl, #-32]
 800b5b8:	3f01      	subs	r7, #1
 800b5ba:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b5be:	f8d7 8004 	ldr.w	r8, [r7, #4]
 800b5c2:	f428 7880 	bic.w	r8, r8, #256	; 0x100
 800b5c6:	f8c7 8004 	str.w	r8, [r7, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800b5ca:	f85a 7c1c 	ldr.w	r7, [sl, #-28]
 800b5ce:	b157      	cbz	r7, 800b5e6 <HAL_OSPIM_Config+0x236>
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 800b5d0:	3f01      	subs	r7, #1
 800b5d2:	f007 0701 	and.w	r7, r7, #1
 800b5d6:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b5da:	f8d7 8004 	ldr.w	r8, [r7, #4]
 800b5de:	f428 3880 	bic.w	r8, r8, #65536	; 0x10000
 800b5e2:	f8c7 8004 	str.w	r8, [r7, #4]
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800b5e6:	b144      	cbz	r4, 800b5fa <HAL_OSPIM_Config+0x24a>
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 800b5e8:	3c01      	subs	r4, #1
 800b5ea:	f004 0401 	and.w	r4, r4, #1
 800b5ee:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b5f2:	6867      	ldr	r7, [r4, #4]
 800b5f4:	f027 7780 	bic.w	r7, r7, #16777216	; 0x1000000
 800b5f8:	6067      	str	r7, [r4, #4]
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort-1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC), (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));
 800b5fa:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
 800b5fe:	eb03 0e8e 	add.w	lr, r3, lr, lsl #2
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort-1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
 800b602:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort-1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC), (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));
 800b606:	f8de 4004 	ldr.w	r4, [lr, #4]
 800b60a:	f424 7440 	bic.w	r4, r4, #768	; 0x300
 800b60e:	ea44 2440 	orr.w	r4, r4, r0, lsl #9
 800b612:	f444 7480 	orr.w	r4, r4, #256	; 0x100
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort-1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
 800b616:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort-1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC), (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));
 800b61a:	f8ce 4004 	str.w	r4, [lr, #4]
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort-1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
 800b61e:	f8dc 4004 	ldr.w	r4, [ip, #4]
 800b622:	f024 0403 	bic.w	r4, r4, #3
 800b626:	ea44 0440 	orr.w	r4, r4, r0, lsl #1
 800b62a:	f044 0401 	orr.w	r4, r4, #1
 800b62e:	f8cc 4004 	str.w	r4, [ip, #4]
      if (cfg->DQSPort != 0U)
 800b632:	b156      	cbz	r6, 800b64a <HAL_OSPIM_Config+0x29a>
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort-1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
 800b634:	3e01      	subs	r6, #1
 800b636:	eb03 0686 	add.w	r6, r3, r6, lsl #2
 800b63a:	6874      	ldr	r4, [r6, #4]
 800b63c:	f024 0430 	bic.w	r4, r4, #48	; 0x30
 800b640:	ea44 1440 	orr.w	r4, r4, r0, lsl #5
 800b644:	f044 0410 	orr.w	r4, r4, #16
 800b648:	6074      	str	r4, [r6, #4]
      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800b64a:	03d4      	lsls	r4, r2, #15
 800b64c:	d53a      	bpl.n	800b6c4 <HAL_OSPIM_Config+0x314>
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort-1U)& OSPI_IOM_PORT_MASK)], (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
 800b64e:	3a01      	subs	r2, #1
 800b650:	f002 0201 	and.w	r2, r2, #1
 800b654:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800b658:	6854      	ldr	r4, [r2, #4]
 800b65a:	f424 24e0 	bic.w	r4, r4, #458752	; 0x70000
 800b65e:	ea44 4480 	orr.w	r4, r4, r0, lsl #18
 800b662:	f444 3480 	orr.w	r4, r4, #65536	; 0x10000
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort-1U)& OSPI_IOM_PORT_MASK)], (OCTOSPIM_PCR_IOHEN | OCTOSPIM_PCR_IOHSRC),
 800b666:	6054      	str	r4, [r2, #4]
      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800b668:	03ca      	lsls	r2, r1, #15
 800b66a:	d53a      	bpl.n	800b6e2 <HAL_OSPIM_Config+0x332>
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort-1U)& OSPI_IOM_PORT_MASK)], (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
 800b66c:	3901      	subs	r1, #1
 800b66e:	f001 0101 	and.w	r1, r1, #1
 800b672:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800b676:	685a      	ldr	r2, [r3, #4]
 800b678:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 800b67c:	ea42 4080 	orr.w	r0, r2, r0, lsl #18
 800b680:	f440 3040 	orr.w	r0, r0, #196608	; 0x30000
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort-1U)& OSPI_IOM_PORT_MASK)], (OCTOSPIM_PCR_IOHEN | OCTOSPIM_PCR_IOHSRC),
 800b684:	6058      	str	r0, [r3, #4]
    if ((ospi_enabled & 0x1U) != 0U)
 800b686:	b125      	cbz	r5, 800b692 <HAL_OSPIM_Config+0x2e2>
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 800b688:	4a0a      	ldr	r2, [pc, #40]	; (800b6b4 <HAL_OSPIM_Config+0x304>)
 800b68a:	6813      	ldr	r3, [r2, #0]
 800b68c:	f043 0301 	orr.w	r3, r3, #1
 800b690:	6013      	str	r3, [r2, #0]
    if ((ospi_enabled & 0x2U) != 0U)
 800b692:	f01b 0f02 	tst.w	fp, #2
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 800b696:	bf1c      	itt	ne
 800b698:	4a08      	ldrne	r2, [pc, #32]	; (800b6bc <HAL_OSPIM_Config+0x30c>)
 800b69a:	6813      	ldrne	r3, [r2, #0]
}
 800b69c:	f04f 0000 	mov.w	r0, #0
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 800b6a0:	bf1c      	itt	ne
 800b6a2:	f043 0301 	orrne.w	r3, r3, #1
 800b6a6:	6013      	strne	r3, [r2, #0]
}
 800b6a8:	b00b      	add	sp, #44	; 0x2c
 800b6aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6ae:	4635      	mov	r5, r6
 800b6b0:	e691      	b.n	800b3d6 <HAL_OSPIM_Config+0x26>
 800b6b2:	bf00      	nop
 800b6b4:	a0001000 	.word	0xa0001000
 800b6b8:	50061c00 	.word	0x50061c00
 800b6bc:	a0001400 	.word	0xa0001400
 800b6c0:	04040222 	.word	0x04040222
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800b6c4:	2a00      	cmp	r2, #0
 800b6c6:	d0cf      	beq.n	800b668 <HAL_OSPIM_Config+0x2b8>
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort-1U)& OSPI_IOM_PORT_MASK)], (OCTOSPIM_PCR_IOHEN | OCTOSPIM_PCR_IOHSRC),
 800b6c8:	3a01      	subs	r2, #1
 800b6ca:	f002 0201 	and.w	r2, r2, #1
 800b6ce:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800b6d2:	6854      	ldr	r4, [r2, #4]
 800b6d4:	f024 64e0 	bic.w	r4, r4, #117440512	; 0x7000000
 800b6d8:	ea44 6480 	orr.w	r4, r4, r0, lsl #26
 800b6dc:	f044 7480 	orr.w	r4, r4, #16777216	; 0x1000000
 800b6e0:	e7c1      	b.n	800b666 <HAL_OSPIM_Config+0x2b6>
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800b6e2:	2900      	cmp	r1, #0
 800b6e4:	d0cf      	beq.n	800b686 <HAL_OSPIM_Config+0x2d6>
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort-1U)& OSPI_IOM_PORT_MASK)], (OCTOSPIM_PCR_IOHEN | OCTOSPIM_PCR_IOHSRC),
 800b6e6:	3901      	subs	r1, #1
 800b6e8:	f001 0101 	and.w	r1, r1, #1
 800b6ec:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800b6f0:	685a      	ldr	r2, [r3, #4]
 800b6f2:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 800b6f6:	ea42 6080 	orr.w	r0, r2, r0, lsl #26
 800b6fa:	f040 7040 	orr.w	r0, r0, #50331648	; 0x3000000
 800b6fe:	e7c1      	b.n	800b684 <HAL_OSPIM_Config+0x2d4>

0800b700 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800b700:	b530      	push	{r4, r5, lr}
 800b702:	9d03      	ldr	r5, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800b704:	6804      	ldr	r4, [r0, #0]
 800b706:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
 800b70a:	431a      	orrs	r2, r3
 800b70c:	4b05      	ldr	r3, [pc, #20]	; (800b724 <I2C_TransferConfig+0x24>)
 800b70e:	6860      	ldr	r0, [r4, #4]
 800b710:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800b714:	ea43 5355 	orr.w	r3, r3, r5, lsr #21
 800b718:	430a      	orrs	r2, r1
 800b71a:	ea20 0003 	bic.w	r0, r0, r3
 800b71e:	4302      	orrs	r2, r0
 800b720:	6062      	str	r2, [r4, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800b722:	bd30      	pop	{r4, r5, pc}
 800b724:	03ff63ff 	.word	0x03ff63ff

0800b728 <I2C_IsAcknowledgeFailed>:
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800b728:	6803      	ldr	r3, [r0, #0]
{
 800b72a:	b570      	push	{r4, r5, r6, lr}
 800b72c:	4604      	mov	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800b72e:	6998      	ldr	r0, [r3, #24]
 800b730:	f010 0010 	ands.w	r0, r0, #16
{
 800b734:	460d      	mov	r5, r1
 800b736:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800b738:	d116      	bne.n	800b768 <I2C_IsAcknowledgeFailed+0x40>
}
 800b73a:	bd70      	pop	{r4, r5, r6, pc}
      if (Timeout != HAL_MAX_DELAY)
 800b73c:	1c6a      	adds	r2, r5, #1
 800b73e:	d014      	beq.n	800b76a <I2C_IsAcknowledgeFailed+0x42>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b740:	f7fb fcd0 	bl	80070e4 <HAL_GetTick>
 800b744:	1b80      	subs	r0, r0, r6
 800b746:	4285      	cmp	r5, r0
 800b748:	d300      	bcc.n	800b74c <I2C_IsAcknowledgeFailed+0x24>
 800b74a:	b96d      	cbnz	r5, 800b768 <I2C_IsAcknowledgeFailed+0x40>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b74c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800b74e:	f043 0320 	orr.w	r3, r3, #32
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b752:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800b754:	2320      	movs	r3, #32
 800b756:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b75a:	2300      	movs	r3, #0
 800b75c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 800b760:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 800b764:	2001      	movs	r0, #1
 800b766:	e7e8      	b.n	800b73a <I2C_IsAcknowledgeFailed+0x12>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b768:	6823      	ldr	r3, [r4, #0]
 800b76a:	699a      	ldr	r2, [r3, #24]
 800b76c:	0690      	lsls	r0, r2, #26
 800b76e:	d5e5      	bpl.n	800b73c <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b770:	2210      	movs	r2, #16
 800b772:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b774:	2220      	movs	r2, #32
 800b776:	61da      	str	r2, [r3, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800b778:	699a      	ldr	r2, [r3, #24]
 800b77a:	0791      	lsls	r1, r2, #30
    hi2c->Instance->TXDR = 0x00U;
 800b77c:	bf44      	itt	mi
 800b77e:	2200      	movmi	r2, #0
 800b780:	629a      	strmi	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800b782:	699a      	ldr	r2, [r3, #24]
 800b784:	07d2      	lsls	r2, r2, #31
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800b786:	bf5e      	ittt	pl
 800b788:	699a      	ldrpl	r2, [r3, #24]
 800b78a:	f042 0201 	orrpl.w	r2, r2, #1
 800b78e:	619a      	strpl	r2, [r3, #24]
    I2C_RESET_CR2(hi2c);
 800b790:	685a      	ldr	r2, [r3, #4]
 800b792:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 800b796:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 800b79a:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 800b79e:	f022 0201 	bic.w	r2, r2, #1
 800b7a2:	605a      	str	r2, [r3, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b7a4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800b7a6:	f043 0304 	orr.w	r3, r3, #4
 800b7aa:	e7d2      	b.n	800b752 <I2C_IsAcknowledgeFailed+0x2a>

0800b7ac <I2C_WaitOnFlagUntilTimeout>:
{
 800b7ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7b0:	9f06      	ldr	r7, [sp, #24]
 800b7b2:	4604      	mov	r4, r0
 800b7b4:	4688      	mov	r8, r1
 800b7b6:	4616      	mov	r6, r2
 800b7b8:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b7ba:	6822      	ldr	r2, [r4, #0]
 800b7bc:	6993      	ldr	r3, [r2, #24]
 800b7be:	ea38 0303 	bics.w	r3, r8, r3
 800b7c2:	bf0c      	ite	eq
 800b7c4:	2301      	moveq	r3, #1
 800b7c6:	2300      	movne	r3, #0
 800b7c8:	42b3      	cmp	r3, r6
 800b7ca:	d001      	beq.n	800b7d0 <I2C_WaitOnFlagUntilTimeout+0x24>
  return HAL_OK;
 800b7cc:	2000      	movs	r0, #0
 800b7ce:	e015      	b.n	800b7fc <I2C_WaitOnFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 800b7d0:	1c6b      	adds	r3, r5, #1
 800b7d2:	d0f3      	beq.n	800b7bc <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b7d4:	f7fb fc86 	bl	80070e4 <HAL_GetTick>
 800b7d8:	1bc0      	subs	r0, r0, r7
 800b7da:	42a8      	cmp	r0, r5
 800b7dc:	d801      	bhi.n	800b7e2 <I2C_WaitOnFlagUntilTimeout+0x36>
 800b7de:	2d00      	cmp	r5, #0
 800b7e0:	d1eb      	bne.n	800b7ba <I2C_WaitOnFlagUntilTimeout+0xe>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b7e2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800b7e4:	f043 0320 	orr.w	r3, r3, #32
 800b7e8:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b7ea:	2320      	movs	r3, #32
 800b7ec:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b7f0:	2300      	movs	r3, #0
 800b7f2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 800b7f6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800b7fa:	2001      	movs	r0, #1
}
 800b7fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b800 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 800b800:	b570      	push	{r4, r5, r6, lr}
 800b802:	4604      	mov	r4, r0
 800b804:	460d      	mov	r5, r1
 800b806:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b808:	6823      	ldr	r3, [r4, #0]
 800b80a:	699b      	ldr	r3, [r3, #24]
 800b80c:	069b      	lsls	r3, r3, #26
 800b80e:	d501      	bpl.n	800b814 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 800b810:	2000      	movs	r0, #0
}
 800b812:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800b814:	4632      	mov	r2, r6
 800b816:	4629      	mov	r1, r5
 800b818:	4620      	mov	r0, r4
 800b81a:	f7ff ff85 	bl	800b728 <I2C_IsAcknowledgeFailed>
 800b81e:	b990      	cbnz	r0, 800b846 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b820:	f7fb fc60 	bl	80070e4 <HAL_GetTick>
 800b824:	1b80      	subs	r0, r0, r6
 800b826:	42a8      	cmp	r0, r5
 800b828:	d801      	bhi.n	800b82e <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 800b82a:	2d00      	cmp	r5, #0
 800b82c:	d1ec      	bne.n	800b808 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b82e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800b830:	f043 0320 	orr.w	r3, r3, #32
 800b834:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b836:	2320      	movs	r3, #32
 800b838:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b83c:	2300      	movs	r3, #0
 800b83e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 800b842:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 800b846:	2001      	movs	r0, #1
 800b848:	e7e3      	b.n	800b812 <I2C_WaitOnSTOPFlagUntilTimeout+0x12>

0800b84a <HAL_I2C_MspInit>:
}
 800b84a:	4770      	bx	lr

0800b84c <HAL_I2C_Init>:
{
 800b84c:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 800b84e:	4604      	mov	r4, r0
 800b850:	2800      	cmp	r0, #0
 800b852:	d04a      	beq.n	800b8ea <HAL_I2C_Init+0x9e>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b854:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800b858:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800b85c:	b91b      	cbnz	r3, 800b866 <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 800b85e:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 800b862:	f7ff fff2 	bl	800b84a <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800b866:	2324      	movs	r3, #36	; 0x24
 800b868:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 800b86c:	6823      	ldr	r3, [r4, #0]
 800b86e:	681a      	ldr	r2, [r3, #0]
 800b870:	f022 0201 	bic.w	r2, r2, #1
 800b874:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800b876:	6862      	ldr	r2, [r4, #4]
 800b878:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800b87c:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800b87e:	689a      	ldr	r2, [r3, #8]
 800b880:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b884:	609a      	str	r2, [r3, #8]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800b886:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b88a:	2901      	cmp	r1, #1
 800b88c:	d124      	bne.n	800b8d8 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800b88e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b892:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800b894:	685a      	ldr	r2, [r3, #4]
 800b896:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800b89a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b89e:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800b8a0:	68da      	ldr	r2, [r3, #12]
 800b8a2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b8a6:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800b8a8:	e9d4 2104 	ldrd	r2, r1, [r4, #16]
 800b8ac:	430a      	orrs	r2, r1
 800b8ae:	69a1      	ldr	r1, [r4, #24]
 800b8b0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800b8b4:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800b8b6:	e9d4 2107 	ldrd	r2, r1, [r4, #28]
 800b8ba:	430a      	orrs	r2, r1
 800b8bc:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 800b8be:	681a      	ldr	r2, [r3, #0]
 800b8c0:	f042 0201 	orr.w	r2, r2, #1
 800b8c4:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b8c6:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 800b8c8:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b8ca:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800b8cc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800b8d0:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b8d2:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 800b8d6:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800b8d8:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b8dc:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800b8de:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800b8e0:	bf04      	itt	eq
 800b8e2:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 800b8e6:	605a      	streq	r2, [r3, #4]
 800b8e8:	e7d4      	b.n	800b894 <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 800b8ea:	2001      	movs	r0, #1
 800b8ec:	e7f3      	b.n	800b8d6 <HAL_I2C_Init+0x8a>

0800b8ee <HAL_I2C_MspDeInit>:
 800b8ee:	4770      	bx	lr

0800b8f0 <HAL_I2C_Master_Transmit>:
{
 800b8f0:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 800b8f4:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 800b8f6:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 800b8fa:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 800b8fc:	2b20      	cmp	r3, #32
{
 800b8fe:	4604      	mov	r4, r0
 800b900:	460e      	mov	r6, r1
 800b902:	4691      	mov	r9, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 800b904:	f040 80a3 	bne.w	800ba4e <HAL_I2C_Master_Transmit+0x15e>
    __HAL_LOCK(hi2c);
 800b908:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800b90c:	2b01      	cmp	r3, #1
 800b90e:	f000 809e 	beq.w	800ba4e <HAL_I2C_Master_Transmit+0x15e>
 800b912:	f04f 0a01 	mov.w	sl, #1
 800b916:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 800b91a:	f7fb fbe3 	bl	80070e4 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b91e:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 800b920:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b922:	9000      	str	r0, [sp, #0]
 800b924:	4652      	mov	r2, sl
 800b926:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b92a:	4620      	mov	r0, r4
 800b92c:	f7ff ff3e 	bl	800b7ac <I2C_WaitOnFlagUntilTimeout>
 800b930:	b118      	cbz	r0, 800b93a <HAL_I2C_Master_Transmit+0x4a>
        return HAL_ERROR;
 800b932:	2001      	movs	r0, #1
}
 800b934:	b002      	add	sp, #8
 800b936:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800b93a:	2321      	movs	r3, #33	; 0x21
 800b93c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800b940:	2310      	movs	r3, #16
 800b942:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b946:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 800b948:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b94c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr  = pData;
 800b94e:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b952:	b29b      	uxth	r3, r3
 800b954:	2bff      	cmp	r3, #255	; 0xff
    hi2c->XferISR   = NULL;
 800b956:	6360      	str	r0, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b958:	4b3e      	ldr	r3, [pc, #248]	; (800ba54 <HAL_I2C_Master_Transmit+0x164>)
 800b95a:	d927      	bls.n	800b9ac <HAL_I2C_Master_Transmit+0xbc>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b95c:	22ff      	movs	r2, #255	; 0xff
 800b95e:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800b960:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800b962:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800b966:	4631      	mov	r1, r6
 800b968:	4620      	mov	r0, r4
 800b96a:	f7ff fec9 	bl	800b700 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800b96e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800b970:	b29b      	uxth	r3, r3
 800b972:	2b00      	cmp	r3, #0
 800b974:	d13e      	bne.n	800b9f4 <HAL_I2C_Master_Transmit+0x104>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b976:	462a      	mov	r2, r5
 800b978:	4639      	mov	r1, r7
 800b97a:	4620      	mov	r0, r4
 800b97c:	f7ff ff40 	bl	800b800 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b980:	2800      	cmp	r0, #0
 800b982:	d1d6      	bne.n	800b932 <HAL_I2C_Master_Transmit+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b984:	6823      	ldr	r3, [r4, #0]
 800b986:	2120      	movs	r1, #32
 800b988:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800b98a:	685a      	ldr	r2, [r3, #4]
 800b98c:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 800b990:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 800b994:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 800b998:	f022 0201 	bic.w	r2, r2, #1
 800b99c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800b99e:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800b9a2:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b9a6:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 800b9aa:	e7c3      	b.n	800b934 <HAL_I2C_Master_Transmit+0x44>
      hi2c->XferSize = hi2c->XferCount;
 800b9ac:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 800b9ae:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 800b9b0:	b292      	uxth	r2, r2
 800b9b2:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800b9b4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b9b8:	b2d2      	uxtb	r2, r2
 800b9ba:	e7d4      	b.n	800b966 <HAL_I2C_Master_Transmit+0x76>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800b9bc:	462a      	mov	r2, r5
 800b9be:	4639      	mov	r1, r7
 800b9c0:	4620      	mov	r0, r4
 800b9c2:	f7ff feb1 	bl	800b728 <I2C_IsAcknowledgeFailed>
 800b9c6:	2800      	cmp	r0, #0
 800b9c8:	d1b3      	bne.n	800b932 <HAL_I2C_Master_Transmit+0x42>
    if (Timeout != HAL_MAX_DELAY)
 800b9ca:	1c7a      	adds	r2, r7, #1
 800b9cc:	d012      	beq.n	800b9f4 <HAL_I2C_Master_Transmit+0x104>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b9ce:	f7fb fb89 	bl	80070e4 <HAL_GetTick>
 800b9d2:	1b40      	subs	r0, r0, r5
 800b9d4:	4287      	cmp	r7, r0
 800b9d6:	d300      	bcc.n	800b9da <HAL_I2C_Master_Transmit+0xea>
 800b9d8:	b967      	cbnz	r7, 800b9f4 <HAL_I2C_Master_Transmit+0x104>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b9da:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800b9dc:	f043 0320 	orr.w	r3, r3, #32
 800b9e0:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b9e2:	2320      	movs	r3, #32
 800b9e4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b9e8:	2300      	movs	r3, #0
 800b9ea:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 800b9ee:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800b9f2:	e79e      	b.n	800b932 <HAL_I2C_Master_Transmit+0x42>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b9f4:	6822      	ldr	r2, [r4, #0]
 800b9f6:	6993      	ldr	r3, [r2, #24]
 800b9f8:	079b      	lsls	r3, r3, #30
 800b9fa:	d5df      	bpl.n	800b9bc <HAL_I2C_Master_Transmit+0xcc>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b9fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b9fe:	f813 1b01 	ldrb.w	r1, [r3], #1
 800ba02:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 800ba04:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800ba06:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800ba08:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800ba0a:	3b01      	subs	r3, #1
 800ba0c:	b29b      	uxth	r3, r3
 800ba0e:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800ba10:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800ba12:	3a01      	subs	r2, #1
 800ba14:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800ba16:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 800ba18:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d0a7      	beq.n	800b96e <HAL_I2C_Master_Transmit+0x7e>
 800ba1e:	2a00      	cmp	r2, #0
 800ba20:	d1a5      	bne.n	800b96e <HAL_I2C_Master_Transmit+0x7e>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800ba22:	9500      	str	r5, [sp, #0]
 800ba24:	463b      	mov	r3, r7
 800ba26:	2180      	movs	r1, #128	; 0x80
 800ba28:	4620      	mov	r0, r4
 800ba2a:	f7ff febf 	bl	800b7ac <I2C_WaitOnFlagUntilTimeout>
 800ba2e:	2800      	cmp	r0, #0
 800ba30:	f47f af7f 	bne.w	800b932 <HAL_I2C_Master_Transmit+0x42>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ba34:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800ba36:	b29b      	uxth	r3, r3
 800ba38:	2bff      	cmp	r3, #255	; 0xff
 800ba3a:	d903      	bls.n	800ba44 <HAL_I2C_Master_Transmit+0x154>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800ba3c:	22ff      	movs	r2, #255	; 0xff
 800ba3e:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800ba40:	9000      	str	r0, [sp, #0]
 800ba42:	e78e      	b.n	800b962 <HAL_I2C_Master_Transmit+0x72>
          hi2c->XferSize = hi2c->XferCount;
 800ba44:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800ba46:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 800ba48:	b292      	uxth	r2, r2
 800ba4a:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800ba4c:	e7b2      	b.n	800b9b4 <HAL_I2C_Master_Transmit+0xc4>
    return HAL_BUSY;
 800ba4e:	2002      	movs	r0, #2
 800ba50:	e770      	b.n	800b934 <HAL_I2C_Master_Transmit+0x44>
 800ba52:	bf00      	nop
 800ba54:	80002000 	.word	0x80002000

0800ba58 <HAL_I2C_Master_Receive>:
{
 800ba58:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 800ba5c:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 800ba5e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 800ba62:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 800ba64:	2b20      	cmp	r3, #32
{
 800ba66:	4604      	mov	r4, r0
 800ba68:	460e      	mov	r6, r1
 800ba6a:	4691      	mov	r9, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 800ba6c:	f040 80be 	bne.w	800bbec <HAL_I2C_Master_Receive+0x194>
    __HAL_LOCK(hi2c);
 800ba70:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800ba74:	2b01      	cmp	r3, #1
 800ba76:	f000 80b9 	beq.w	800bbec <HAL_I2C_Master_Receive+0x194>
 800ba7a:	f04f 0a01 	mov.w	sl, #1
 800ba7e:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 800ba82:	f7fb fb2f 	bl	80070e4 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800ba86:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 800ba88:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800ba8a:	9000      	str	r0, [sp, #0]
 800ba8c:	4652      	mov	r2, sl
 800ba8e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800ba92:	4620      	mov	r0, r4
 800ba94:	f7ff fe8a 	bl	800b7ac <I2C_WaitOnFlagUntilTimeout>
 800ba98:	b118      	cbz	r0, 800baa2 <HAL_I2C_Master_Receive+0x4a>
        return HAL_ERROR;
 800ba9a:	2001      	movs	r0, #1
}
 800ba9c:	b002      	add	sp, #8
 800ba9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800baa2:	2322      	movs	r3, #34	; 0x22
 800baa4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800baa8:	2310      	movs	r3, #16
 800baaa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800baae:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 800bab0:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bab4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr  = pData;
 800bab6:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800baba:	b29b      	uxth	r3, r3
 800babc:	2bff      	cmp	r3, #255	; 0xff
    hi2c->XferISR   = NULL;
 800babe:	6360      	str	r0, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bac0:	4b4b      	ldr	r3, [pc, #300]	; (800bbf0 <HAL_I2C_Master_Receive+0x198>)
 800bac2:	d909      	bls.n	800bad8 <HAL_I2C_Master_Receive+0x80>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800bac4:	22ff      	movs	r2, #255	; 0xff
 800bac6:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800bac8:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800baca:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800bace:	4631      	mov	r1, r6
 800bad0:	4620      	mov	r0, r4
 800bad2:	f7ff fe15 	bl	800b700 <I2C_TransferConfig>
 800bad6:	e052      	b.n	800bb7e <HAL_I2C_Master_Receive+0x126>
      hi2c->XferSize = hi2c->XferCount;
 800bad8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800bada:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 800badc:	b292      	uxth	r2, r2
 800bade:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800bae0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bae4:	b2d2      	uxtb	r2, r2
 800bae6:	e7f2      	b.n	800bace <HAL_I2C_Master_Receive+0x76>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bae8:	2120      	movs	r1, #32
 800baea:	61d9      	str	r1, [r3, #28]
        I2C_RESET_CR2(hi2c);
 800baec:	685a      	ldr	r2, [r3, #4]
 800baee:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 800baf2:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 800baf6:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 800bafa:	f022 0201 	bic.w	r2, r2, #1
 800bafe:	605a      	str	r2, [r3, #4]
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bb00:	2300      	movs	r3, #0
 800bb02:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800bb04:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800bb08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800bb0c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800bb10:	e7c3      	b.n	800ba9a <HAL_I2C_Master_Receive+0x42>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bb12:	f7fb fae7 	bl	80070e4 <HAL_GetTick>
 800bb16:	1b40      	subs	r0, r0, r5
 800bb18:	4287      	cmp	r7, r0
 800bb1a:	d300      	bcc.n	800bb1e <HAL_I2C_Master_Receive+0xc6>
 800bb1c:	b947      	cbnz	r7, 800bb30 <HAL_I2C_Master_Receive+0xd8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bb1e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800bb20:	f043 0320 	orr.w	r3, r3, #32
 800bb24:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800bb26:	2320      	movs	r3, #32
 800bb28:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      __HAL_UNLOCK(hi2c);
 800bb2c:	2300      	movs	r3, #0
 800bb2e:	e7ed      	b.n	800bb0c <HAL_I2C_Master_Receive+0xb4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800bb30:	6823      	ldr	r3, [r4, #0]
 800bb32:	699b      	ldr	r3, [r3, #24]
 800bb34:	075b      	lsls	r3, r3, #29
 800bb36:	d410      	bmi.n	800bb5a <HAL_I2C_Master_Receive+0x102>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800bb38:	462a      	mov	r2, r5
 800bb3a:	4639      	mov	r1, r7
 800bb3c:	4620      	mov	r0, r4
 800bb3e:	f7ff fdf3 	bl	800b728 <I2C_IsAcknowledgeFailed>
 800bb42:	2800      	cmp	r0, #0
 800bb44:	d1a9      	bne.n	800ba9a <HAL_I2C_Master_Receive+0x42>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800bb46:	6823      	ldr	r3, [r4, #0]
 800bb48:	699a      	ldr	r2, [r3, #24]
 800bb4a:	0691      	lsls	r1, r2, #26
 800bb4c:	d5e1      	bpl.n	800bb12 <HAL_I2C_Master_Receive+0xba>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800bb4e:	699a      	ldr	r2, [r3, #24]
 800bb50:	0752      	lsls	r2, r2, #29
 800bb52:	d5c9      	bpl.n	800bae8 <HAL_I2C_Master_Receive+0x90>
 800bb54:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800bb56:	2a00      	cmp	r2, #0
 800bb58:	d0c6      	beq.n	800bae8 <HAL_I2C_Master_Receive+0x90>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800bb5a:	6823      	ldr	r3, [r4, #0]
 800bb5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bb5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bb60:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 800bb62:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 800bb64:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 800bb66:	3301      	adds	r3, #1
 800bb68:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800bb6a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800bb6c:	3b01      	subs	r3, #1
 800bb6e:	b29b      	uxth	r3, r3
 800bb70:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800bb72:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800bb74:	3a01      	subs	r2, #1
 800bb76:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800bb78:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 800bb7a:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800bb7c:	b9f3      	cbnz	r3, 800bbbc <HAL_I2C_Master_Receive+0x164>
    while (hi2c->XferCount > 0U)
 800bb7e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800bb80:	b29b      	uxth	r3, r3
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d1d4      	bne.n	800bb30 <HAL_I2C_Master_Receive+0xd8>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bb86:	462a      	mov	r2, r5
 800bb88:	4639      	mov	r1, r7
 800bb8a:	4620      	mov	r0, r4
 800bb8c:	f7ff fe38 	bl	800b800 <I2C_WaitOnSTOPFlagUntilTimeout>
 800bb90:	2800      	cmp	r0, #0
 800bb92:	d182      	bne.n	800ba9a <HAL_I2C_Master_Receive+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bb94:	6823      	ldr	r3, [r4, #0]
 800bb96:	2120      	movs	r1, #32
 800bb98:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800bb9a:	685a      	ldr	r2, [r3, #4]
 800bb9c:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 800bba0:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 800bba4:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 800bba8:	f022 0201 	bic.w	r2, r2, #1
 800bbac:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800bbae:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800bbb2:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800bbb6:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 800bbba:	e76f      	b.n	800ba9c <HAL_I2C_Master_Receive+0x44>
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800bbbc:	2a00      	cmp	r2, #0
 800bbbe:	d1de      	bne.n	800bb7e <HAL_I2C_Master_Receive+0x126>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800bbc0:	9500      	str	r5, [sp, #0]
 800bbc2:	463b      	mov	r3, r7
 800bbc4:	2180      	movs	r1, #128	; 0x80
 800bbc6:	4620      	mov	r0, r4
 800bbc8:	f7ff fdf0 	bl	800b7ac <I2C_WaitOnFlagUntilTimeout>
 800bbcc:	2800      	cmp	r0, #0
 800bbce:	f47f af64 	bne.w	800ba9a <HAL_I2C_Master_Receive+0x42>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bbd2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800bbd4:	b29b      	uxth	r3, r3
 800bbd6:	2bff      	cmp	r3, #255	; 0xff
 800bbd8:	d903      	bls.n	800bbe2 <HAL_I2C_Master_Receive+0x18a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800bbda:	22ff      	movs	r2, #255	; 0xff
 800bbdc:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800bbde:	9000      	str	r0, [sp, #0]
 800bbe0:	e773      	b.n	800baca <HAL_I2C_Master_Receive+0x72>
          hi2c->XferSize = hi2c->XferCount;
 800bbe2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800bbe4:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 800bbe6:	b292      	uxth	r2, r2
 800bbe8:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800bbea:	e779      	b.n	800bae0 <HAL_I2C_Master_Receive+0x88>
    return HAL_BUSY;
 800bbec:	2002      	movs	r0, #2
 800bbee:	e755      	b.n	800ba9c <HAL_I2C_Master_Receive+0x44>
 800bbf0:	80002400 	.word	0x80002400

0800bbf4 <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800bbf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbf8:	b086      	sub	sp, #24
 800bbfa:	4605      	mov	r5, r0
 800bbfc:	4688      	mov	r8, r1
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800bbfe:	f7fb fa71 	bl	80070e4 <HAL_GetTick>
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0UL, 0UL};
  uint32_t *scr = pSCR;

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800bc02:	2108      	movs	r1, #8
  uint32_t tickstart = HAL_GetTick();
 800bc04:	4681      	mov	r9, r0
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800bc06:	6828      	ldr	r0, [r5, #0]
 800bc08:	f001 f996 	bl	800cf38 <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 800bc0c:	4604      	mov	r4, r0
 800bc0e:	bb48      	cbnz	r0, 800bc64 <SD_FindSCR+0x70>
  {
    return errorstate;
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800bc10:	6ca9      	ldr	r1, [r5, #72]	; 0x48
 800bc12:	6828      	ldr	r0, [r5, #0]
 800bc14:	0409      	lsls	r1, r1, #16
 800bc16:	f001 fac8 	bl	800d1aa <SDMMC_CmdAppCommand>
  if(errorstate != HAL_SD_ERROR_NONE)
 800bc1a:	4604      	mov	r4, r0
 800bc1c:	bb10      	cbnz	r0, 800bc64 <SD_FindSCR+0x70>
  {
    return errorstate;
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
  config.DataLength    = 8U;
 800bc1e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bc22:	2308      	movs	r3, #8
 800bc24:	e9cd 0300 	strd	r0, r3, [sp]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800bc28:	2630      	movs	r6, #48	; 0x30
 800bc2a:	2302      	movs	r3, #2
 800bc2c:	e9cd 6302 	strd	r6, r3, [sp, #8]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
  config.DPSM          = SDMMC_DPSM_ENABLE;
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800bc30:	4669      	mov	r1, sp
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800bc32:	2301      	movs	r3, #1
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800bc34:	6828      	ldr	r0, [r5, #0]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800bc36:	9404      	str	r4, [sp, #16]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800bc38:	9305      	str	r3, [sp, #20]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800bc3a:	f001 f8a1 	bl	800cd80 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800bc3e:	6828      	ldr	r0, [r5, #0]
 800bc40:	f001 fae7 	bl	800d212 <SDMMC_CmdSendSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 800bc44:	4604      	mov	r4, r0
 800bc46:	b968      	cbnz	r0, 800bc64 <SD_FindSCR+0x70>
  uint32_t tempscr[2U] = {0UL, 0UL};
 800bc48:	4607      	mov	r7, r0
 800bc4a:	4606      	mov	r6, r0
  {
    return errorstate;
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
 800bc4c:	f240 5a2a 	movw	sl, #1322	; 0x52a
 800bc50:	6828      	ldr	r0, [r5, #0]
 800bc52:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800bc54:	ea12 0f0a 	tst.w	r2, sl
  {
    if((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800bc58:	6b42      	ldr	r2, [r0, #52]	; 0x34
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
 800bc5a:	d007      	beq.n	800bc6c <SD_FindSCR+0x78>
      return HAL_SD_ERROR_TIMEOUT;
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800bc5c:	0712      	lsls	r2, r2, #28
 800bc5e:	d519      	bpl.n	800bc94 <SD_FindSCR+0xa0>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800bc60:	2408      	movs	r4, #8

    return HAL_SD_ERROR_DATA_CRC_FAIL;
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800bc62:	6384      	str	r4, [r0, #56]	; 0x38
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));

  }

  return HAL_SD_ERROR_NONE;
}
 800bc64:	4620      	mov	r0, r4
 800bc66:	b006      	add	sp, #24
 800bc68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800bc6c:	0311      	lsls	r1, r2, #12
 800bc6e:	d408      	bmi.n	800bc82 <SD_FindSCR+0x8e>
 800bc70:	b93c      	cbnz	r4, 800bc82 <SD_FindSCR+0x8e>
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800bc72:	f001 f849 	bl	800cd08 <SDMMC_ReadFIFO>
 800bc76:	4606      	mov	r6, r0
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800bc78:	6828      	ldr	r0, [r5, #0]
 800bc7a:	f001 f845 	bl	800cd08 <SDMMC_ReadFIFO>
      index++;
 800bc7e:	2401      	movs	r4, #1
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800bc80:	4607      	mov	r7, r0
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800bc82:	f7fb fa2f 	bl	80070e4 <HAL_GetTick>
 800bc86:	eba0 0009 	sub.w	r0, r0, r9
 800bc8a:	3001      	adds	r0, #1
 800bc8c:	d1e0      	bne.n	800bc50 <SD_FindSCR+0x5c>
      return HAL_SD_ERROR_TIMEOUT;
 800bc8e:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800bc92:	e7e7      	b.n	800bc64 <SD_FindSCR+0x70>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800bc94:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800bc96:	0793      	lsls	r3, r2, #30
 800bc98:	d501      	bpl.n	800bc9e <SD_FindSCR+0xaa>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800bc9a:	2402      	movs	r4, #2
 800bc9c:	e7e1      	b.n	800bc62 <SD_FindSCR+0x6e>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800bc9e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800bca0:	f014 0420 	ands.w	r4, r4, #32
 800bca4:	d001      	beq.n	800bcaa <SD_FindSCR+0xb6>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800bca6:	2420      	movs	r4, #32
 800bca8:	e7db      	b.n	800bc62 <SD_FindSCR+0x6e>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800bcaa:	4a04      	ldr	r2, [pc, #16]	; (800bcbc <SD_FindSCR+0xc8>)
 800bcac:	6382      	str	r2, [r0, #56]	; 0x38
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800bcae:	ba3f      	rev	r7, r7
 800bcb0:	ba36      	rev	r6, r6
 800bcb2:	f8c8 7000 	str.w	r7, [r8]
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800bcb6:	f8c8 6004 	str.w	r6, [r8, #4]
  return HAL_SD_ERROR_NONE;
 800bcba:	e7d3      	b.n	800bc64 <SD_FindSCR+0x70>
 800bcbc:	18000f3a 	.word	0x18000f3a

0800bcc0 <SD_UltraHighSpeed>:
  *         of PLL to have SDMMCCK clock between 50 and 120 MHz
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SD_UltraHighSpeed(SD_HandleTypeDef *hsd)
{
 800bcc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t errorstate = HAL_SD_ERROR_NONE;
  SDMMC_DataInitTypeDef sdmmc_datainitstructure;
  uint32_t SD_hs[16]  = {0};
 800bcc4:	2640      	movs	r6, #64	; 0x40
{
 800bcc6:	b096      	sub	sp, #88	; 0x58
 800bcc8:	4605      	mov	r5, r0
  uint32_t SD_hs[16]  = {0};
 800bcca:	4632      	mov	r2, r6
 800bccc:	2100      	movs	r1, #0
 800bcce:	a806      	add	r0, sp, #24
 800bcd0:	f001 fcb0 	bl	800d634 <memset>
  uint32_t count, loop = 0 ;
  uint32_t Timeout = HAL_GetTick();
 800bcd4:	f7fb fa06 	bl	80070e4 <HAL_GetTick>

  if(hsd->SdCard.CardSpeed == CARD_NORMAL_SPEED)
 800bcd8:	6deb      	ldr	r3, [r5, #92]	; 0x5c
  uint32_t Timeout = HAL_GetTick();
 800bcda:	4680      	mov	r8, r0
  if(hsd->SdCard.CardSpeed == CARD_NORMAL_SPEED)
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d067      	beq.n	800bdb0 <SD_UltraHighSpeed+0xf0>
  {
     /* Standard Speed Card <= 12.5Mhz  */
     return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
  }

  if((hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED) &&
 800bce0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bce4:	d167      	bne.n	800bdb6 <SD_UltraHighSpeed+0xf6>
 800bce6:	69af      	ldr	r7, [r5, #24]
 800bce8:	2f01      	cmp	r7, #1
 800bcea:	d164      	bne.n	800bdb6 <SD_UltraHighSpeed+0xf6>
     (hsd->Init.Transceiver == SDMMC_TRANSCEIVER_ENABLE))
  {
    /* Initialize the Data control register */
    hsd->Instance->DCTRL = 0;
 800bcec:	6828      	ldr	r0, [r5, #0]
 800bcee:	2300      	movs	r3, #0
 800bcf0:	62c3      	str	r3, [r0, #44]	; 0x2c
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800bcf2:	4631      	mov	r1, r6
 800bcf4:	f001 f920 	bl	800cf38 <SDMMC_CmdBlockLength>

    if (errorstate != HAL_SD_ERROR_NONE)
 800bcf8:	4604      	mov	r4, r0
 800bcfa:	2800      	cmp	r0, #0
 800bcfc:	d13e      	bne.n	800bd7c <SD_UltraHighSpeed+0xbc>
    {
      return errorstate;
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    sdmmc_datainitstructure.DataTimeOut   = SDMMC_DATATIMEOUT;
 800bcfe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    sdmmc_datainitstructure.DataLength    = 64U;
 800bd02:	e9cd 3600 	strd	r3, r6, [sp]
    sdmmc_datainitstructure.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B ;
    sdmmc_datainitstructure.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
    sdmmc_datainitstructure.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
    sdmmc_datainitstructure.DPSM          = SDMMC_DPSM_ENABLE;
 800bd06:	e9cd 0704 	strd	r0, r7, [sp, #16]
    sdmmc_datainitstructure.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800bd0a:	2660      	movs	r6, #96	; 0x60
 800bd0c:	2302      	movs	r3, #2

    if ( SDMMC_ConfigData(hsd->Instance, &sdmmc_datainitstructure) != HAL_OK)
 800bd0e:	6828      	ldr	r0, [r5, #0]
 800bd10:	4669      	mov	r1, sp
    sdmmc_datainitstructure.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800bd12:	e9cd 6302 	strd	r6, r3, [sp, #8]
    if ( SDMMC_ConfigData(hsd->Instance, &sdmmc_datainitstructure) != HAL_OK)
 800bd16:	f001 f833 	bl	800cd80 <SDMMC_ConfigData>
 800bd1a:	2800      	cmp	r0, #0
 800bd1c:	d14d      	bne.n	800bdba <SD_UltraHighSpeed+0xfa>
    {
      return (HAL_SD_ERROR_GENERAL_UNKNOWN_ERR);
    }

    errorstate = SDMMC_CmdSwitch(hsd->Instance, SDMMC_SDR104_SWITCH_PATTERN);
 800bd1e:	492a      	ldr	r1, [pc, #168]	; (800bdc8 <SD_UltraHighSpeed+0x108>)
 800bd20:	6828      	ldr	r0, [r5, #0]
 800bd22:	f001 fa74 	bl	800d20e <SDMMC_CmdSwitch>
    if(errorstate != HAL_SD_ERROR_NONE)
 800bd26:	4604      	mov	r4, r0
 800bd28:	bb40      	cbnz	r0, 800bd7c <SD_UltraHighSpeed+0xbc>
  uint32_t count, loop = 0 ;
 800bd2a:	4607      	mov	r7, r0
    {
      return errorstate;
    }

    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND| SDMMC_FLAG_DATAEND ))
 800bd2c:	f240 592a 	movw	r9, #1322	; 0x52a
 800bd30:	682b      	ldr	r3, [r5, #0]
 800bd32:	6b5e      	ldr	r6, [r3, #52]	; 0x34
 800bd34:	ea16 0609 	ands.w	r6, r6, r9
 800bd38:	d005      	beq.n	800bd46 <SD_UltraHighSpeed+0x86>
        hsd->State= HAL_SD_STATE_READY;
        return HAL_SD_ERROR_TIMEOUT;
      }
    }

    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800bd3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bd3c:	0711      	lsls	r1, r2, #28
 800bd3e:	d521      	bpl.n	800bd84 <SD_UltraHighSpeed+0xc4>
    {
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800bd40:	2208      	movs	r2, #8
 800bd42:	639a      	str	r2, [r3, #56]	; 0x38

      return errorstate;
 800bd44:	e01a      	b.n	800bd7c <SD_UltraHighSpeed+0xbc>
      if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800bd46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bd48:	0418      	lsls	r0, r3, #16
 800bd4a:	d50b      	bpl.n	800bd64 <SD_UltraHighSpeed+0xa4>
 800bd4c:	ab06      	add	r3, sp, #24
 800bd4e:	eb03 1a47 	add.w	sl, r3, r7, lsl #5
          SD_hs[(8U*loop)+count]  = SDMMC_ReadFIFO(hsd->Instance);
 800bd52:	6828      	ldr	r0, [r5, #0]
 800bd54:	f000 ffd8 	bl	800cd08 <SDMMC_ReadFIFO>
        for (count = 0U; count < 8U; count++)
 800bd58:	3601      	adds	r6, #1
 800bd5a:	2e08      	cmp	r6, #8
          SD_hs[(8U*loop)+count]  = SDMMC_ReadFIFO(hsd->Instance);
 800bd5c:	f84a 0b04 	str.w	r0, [sl], #4
        for (count = 0U; count < 8U; count++)
 800bd60:	d1f7      	bne.n	800bd52 <SD_UltraHighSpeed+0x92>
        loop ++;
 800bd62:	3701      	adds	r7, #1
      if((HAL_GetTick()-Timeout) >=  SDMMC_DATATIMEOUT)
 800bd64:	f7fb f9be 	bl	80070e4 <HAL_GetTick>
 800bd68:	eba0 0008 	sub.w	r0, r0, r8
 800bd6c:	3001      	adds	r0, #1
 800bd6e:	d1df      	bne.n	800bd30 <SD_UltraHighSpeed+0x70>
        hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800bd70:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
        hsd->State= HAL_SD_STATE_READY;
 800bd74:	2301      	movs	r3, #1
        hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800bd76:	63ac      	str	r4, [r5, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800bd78:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
#endif /* (DLYB_SDMMC1) || (DLYB_SDMMC2) */
    }
  }

  return errorstate;
}
 800bd7c:	4620      	mov	r0, r4
 800bd7e:	b016      	add	sp, #88	; 0x58
 800bd80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800bd84:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bd86:	0792      	lsls	r2, r2, #30
 800bd88:	d502      	bpl.n	800bd90 <SD_UltraHighSpeed+0xd0>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800bd8a:	2402      	movs	r4, #2
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800bd8c:	639c      	str	r4, [r3, #56]	; 0x38
      return errorstate;
 800bd8e:	e7f5      	b.n	800bd7c <SD_UltraHighSpeed+0xbc>
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800bd90:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 800bd92:	f014 0420 	ands.w	r4, r4, #32
 800bd96:	d001      	beq.n	800bd9c <SD_UltraHighSpeed+0xdc>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800bd98:	2420      	movs	r4, #32
 800bd9a:	e7f7      	b.n	800bd8c <SD_UltraHighSpeed+0xcc>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800bd9c:	4a0b      	ldr	r2, [pc, #44]	; (800bdcc <SD_UltraHighSpeed+0x10c>)
 800bd9e:	639a      	str	r2, [r3, #56]	; 0x38
    if ((((uint8_t*)SD_hs)[13] & 2U) != 2U)
 800bda0:	f89d 3025 	ldrb.w	r3, [sp, #37]	; 0x25
 800bda4:	079b      	lsls	r3, r3, #30
 800bda6:	d50b      	bpl.n	800bdc0 <SD_UltraHighSpeed+0x100>
      HAL_SDEx_DriveTransceiver_1_8V_Callback(SET);
 800bda8:	2001      	movs	r0, #1
 800bdaa:	f7fb fa0b 	bl	80071c4 <HAL_SDEx_DriveTransceiver_1_8V_Callback>
 800bdae:	e7e5      	b.n	800bd7c <SD_UltraHighSpeed+0xbc>
     return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800bdb0:	f04f 6480 	mov.w	r4, #67108864	; 0x4000000
 800bdb4:	e7e2      	b.n	800bd7c <SD_UltraHighSpeed+0xbc>
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 800bdb6:	2400      	movs	r4, #0
 800bdb8:	e7e0      	b.n	800bd7c <SD_UltraHighSpeed+0xbc>
      return (HAL_SD_ERROR_GENERAL_UNKNOWN_ERR);
 800bdba:	f44f 3480 	mov.w	r4, #65536	; 0x10000
 800bdbe:	e7dd      	b.n	800bd7c <SD_UltraHighSpeed+0xbc>
      errorstate = SDMMC_ERROR_UNSUPPORTED_FEATURE;
 800bdc0:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
 800bdc4:	e7da      	b.n	800bd7c <SD_UltraHighSpeed+0xbc>
 800bdc6:	bf00      	nop
 800bdc8:	80ff1f03 	.word	0x80ff1f03
 800bdcc:	18000f3a 	.word	0x18000f3a

0800bdd0 <HAL_SD_MspInit>:
}
 800bdd0:	4770      	bx	lr

0800bdd2 <HAL_SD_MspDeInit>:
 800bdd2:	4770      	bx	lr

0800bdd4 <HAL_SD_DeInit>:
{
 800bdd4:	b510      	push	{r4, lr}
  if(hsd == NULL)
 800bdd6:	4604      	mov	r4, r0
 800bdd8:	b198      	cbz	r0, 800be02 <HAL_SD_DeInit+0x2e>
  hsd->State = HAL_SD_STATE_BUSY;
 800bdda:	2303      	movs	r3, #3
 800bddc:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  if(hsd->Init.Transceiver == SDMMC_TRANSCEIVER_ENABLE)
 800bde0:	6983      	ldr	r3, [r0, #24]
 800bde2:	2b01      	cmp	r3, #1
 800bde4:	d102      	bne.n	800bdec <HAL_SD_DeInit+0x18>
    HAL_SDEx_DriveTransceiver_1_8V_Callback(RESET);
 800bde6:	2000      	movs	r0, #0
 800bde8:	f7fb f9ec 	bl	80071c4 <HAL_SDEx_DriveTransceiver_1_8V_Callback>
  (void)SDMMC_PowerState_OFF(hsd->Instance);
 800bdec:	6820      	ldr	r0, [r4, #0]
 800bdee:	f000 ffa3 	bl	800cd38 <SDMMC_PowerState_OFF>
  HAL_SD_MspDeInit(hsd);
 800bdf2:	4620      	mov	r0, r4
 800bdf4:	f7ff ffed 	bl	800bdd2 <HAL_SD_MspDeInit>
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800bdf8:	2000      	movs	r0, #0
 800bdfa:	63a0      	str	r0, [r4, #56]	; 0x38
  hsd->State = HAL_SD_STATE_RESET;
 800bdfc:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
}
 800be00:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800be02:	2001      	movs	r0, #1
 800be04:	e7fc      	b.n	800be00 <HAL_SD_DeInit+0x2c>
	...

0800be08 <HAL_SD_ReadBlocks>:
{
 800be08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be0c:	b087      	sub	sp, #28
 800be0e:	4604      	mov	r4, r0
 800be10:	460e      	mov	r6, r1
 800be12:	4692      	mov	sl, r2
 800be14:	461f      	mov	r7, r3
  uint32_t tickstart = HAL_GetTick();
 800be16:	f7fb f965 	bl	80070e4 <HAL_GetTick>
 800be1a:	4681      	mov	r9, r0
  if(NULL == pData)
 800be1c:	b936      	cbnz	r6, 800be2c <HAL_SD_ReadBlocks+0x24>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800be1e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800be20:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800be24:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 800be26:	f04f 0801 	mov.w	r8, #1
 800be2a:	e011      	b.n	800be50 <HAL_SD_ReadBlocks+0x48>
  if(hsd->State == HAL_SD_STATE_READY)
 800be2c:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 800be30:	2b01      	cmp	r3, #1
 800be32:	fa5f f883 	uxtb.w	r8, r3
 800be36:	f040 80c3 	bne.w	800bfc0 <HAL_SD_ReadBlocks+0x1b8>
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800be3a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800be3c:	eb0a 0307 	add.w	r3, sl, r7
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800be40:	2100      	movs	r1, #0
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800be42:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800be44:	63a1      	str	r1, [r4, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800be46:	d907      	bls.n	800be58 <HAL_SD_ReadBlocks+0x50>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800be48:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800be4a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800be4e:	63a3      	str	r3, [r4, #56]	; 0x38
}
 800be50:	4640      	mov	r0, r8
 800be52:	b007      	add	sp, #28
 800be54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    hsd->State = HAL_SD_STATE_BUSY;
 800be58:	2303      	movs	r3, #3
 800be5a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800be5e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    hsd->Instance->DCTRL = 0U;
 800be60:	6820      	ldr	r0, [r4, #0]
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800be62:	2b01      	cmp	r3, #1
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800be64:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800be68:	9300      	str	r3, [sp, #0]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800be6a:	ea4f 2347 	mov.w	r3, r7, lsl #9
 800be6e:	9301      	str	r3, [sp, #4]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800be70:	f04f 0502 	mov.w	r5, #2
 800be74:	f04f 0390 	mov.w	r3, #144	; 0x90
 800be78:	e9cd 3502 	strd	r3, r5, [sp, #8]
    hsd->Instance->DCTRL = 0U;
 800be7c:	62c1      	str	r1, [r0, #44]	; 0x2c
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800be7e:	f04f 0300 	mov.w	r3, #0
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800be82:	4669      	mov	r1, sp
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800be84:	e9cd 3304 	strd	r3, r3, [sp, #16]
      add *= 512U;
 800be88:	bf18      	it	ne
 800be8a:	ea4f 2a4a 	movne.w	sl, sl, lsl #9
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800be8e:	f000 ff77 	bl	800cd80 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 800be92:	6820      	ldr	r0, [r4, #0]
 800be94:	68c3      	ldr	r3, [r0, #12]
    if(NumberOfBlocks > 1U)
 800be96:	2f01      	cmp	r7, #1
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 800be98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800be9c:	60c3      	str	r3, [r0, #12]
    if(NumberOfBlocks > 1U)
 800be9e:	d910      	bls.n	800bec2 <HAL_SD_ReadBlocks+0xba>
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 800bea0:	6325      	str	r5, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800bea2:	4651      	mov	r1, sl
 800bea4:	f001 f87a 	bl	800cf9c <SDMMC_CmdReadMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 800bea8:	b188      	cbz	r0, 800bece <HAL_SD_ReadBlocks+0xc6>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800beaa:	6823      	ldr	r3, [r4, #0]
 800beac:	4a46      	ldr	r2, [pc, #280]	; (800bfc8 <HAL_SD_ReadBlocks+0x1c0>)
 800beae:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800beb0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800beb2:	4318      	orrs	r0, r3
 800beb4:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800beb6:	2301      	movs	r3, #1
 800beb8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800bebc:	2300      	movs	r3, #0
 800bebe:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 800bec0:	e7c6      	b.n	800be50 <HAL_SD_ReadBlocks+0x48>
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800bec2:	2301      	movs	r3, #1
 800bec4:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800bec6:	4651      	mov	r1, sl
 800bec8:	f001 f84f 	bl	800cf6a <SDMMC_CmdReadSingleBlock>
 800becc:	e7ec      	b.n	800bea8 <HAL_SD_ReadBlocks+0xa0>
    dataremaining = config.DataLength;
 800bece:	9d01      	ldr	r5, [sp, #4]
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800bed0:	6820      	ldr	r0, [r4, #0]
 800bed2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800bed4:	f413 7f95 	tst.w	r3, #298	; 0x12a
 800bed8:	d01b      	beq.n	800bf12 <HAL_SD_ReadBlocks+0x10a>
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 800beda:	68c3      	ldr	r3, [r0, #12]
 800bedc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bee0:	60c3      	str	r3, [r0, #12]
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800bee2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800bee4:	05db      	lsls	r3, r3, #23
 800bee6:	d508      	bpl.n	800befa <HAL_SD_ReadBlocks+0xf2>
 800bee8:	2f01      	cmp	r7, #1
 800beea:	d906      	bls.n	800befa <HAL_SD_ReadBlocks+0xf2>
      if(hsd->SdCard.CardType != CARD_SECURED)
 800beec:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800beee:	2b03      	cmp	r3, #3
 800bef0:	d003      	beq.n	800befa <HAL_SD_ReadBlocks+0xf2>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800bef2:	f001 f91b 	bl	800d12c <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 800bef6:	2800      	cmp	r0, #0
 800bef8:	d1d7      	bne.n	800beaa <HAL_SD_ReadBlocks+0xa2>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800befa:	6823      	ldr	r3, [r4, #0]
 800befc:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800befe:	f010 0008 	ands.w	r0, r0, #8
 800bf02:	d038      	beq.n	800bf76 <HAL_SD_ReadBlocks+0x16e>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800bf04:	4a30      	ldr	r2, [pc, #192]	; (800bfc8 <HAL_SD_ReadBlocks+0x1c0>)
 800bf06:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800bf08:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800bf0a:	f043 0308 	orr.w	r3, r3, #8
 800bf0e:	63a3      	str	r3, [r4, #56]	; 0x38
 800bf10:	e7d1      	b.n	800beb6 <HAL_SD_ReadBlocks+0xae>
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining > 0U))
 800bf12:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800bf14:	041a      	lsls	r2, r3, #16
 800bf16:	d518      	bpl.n	800bf4a <HAL_SD_ReadBlocks+0x142>
 800bf18:	b1bd      	cbz	r5, 800bf4a <HAL_SD_ReadBlocks+0x142>
 800bf1a:	f106 0a04 	add.w	sl, r6, #4
 800bf1e:	f106 0b24 	add.w	fp, r6, #36	; 0x24
          data = SDMMC_ReadFIFO(hsd->Instance);
 800bf22:	6820      	ldr	r0, [r4, #0]
 800bf24:	f000 fef0 	bl	800cd08 <SDMMC_ReadFIFO>
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800bf28:	0a02      	lsrs	r2, r0, #8
 800bf2a:	f80a 2c03 	strb.w	r2, [sl, #-3]
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800bf2e:	0c02      	lsrs	r2, r0, #16
 800bf30:	f80a 2c02 	strb.w	r2, [sl, #-2]
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800bf34:	0e02      	lsrs	r2, r0, #24
          *tempbuff = (uint8_t)(data & 0xFFU);
 800bf36:	f80a 0c04 	strb.w	r0, [sl, #-4]
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800bf3a:	f80a 2c01 	strb.w	r2, [sl, #-1]
        for(count = 0U; count < 8U; count++)
 800bf3e:	f10a 0a04 	add.w	sl, sl, #4
 800bf42:	45d3      	cmp	fp, sl
 800bf44:	d1ed      	bne.n	800bf22 <HAL_SD_ReadBlocks+0x11a>
          tempbuff++;
 800bf46:	3620      	adds	r6, #32
          dataremaining--;
 800bf48:	3d20      	subs	r5, #32
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800bf4a:	f7fb f8cb 	bl	80070e4 <HAL_GetTick>
 800bf4e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bf50:	eba0 0009 	sub.w	r0, r0, r9
 800bf54:	4298      	cmp	r0, r3
 800bf56:	d3bb      	bcc.n	800bed0 <HAL_SD_ReadBlocks+0xc8>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800bf58:	6823      	ldr	r3, [r4, #0]
 800bf5a:	4a1b      	ldr	r2, [pc, #108]	; (800bfc8 <HAL_SD_ReadBlocks+0x1c0>)
 800bf5c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800bf5e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800bf60:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800bf64:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800bf66:	2301      	movs	r3, #1
 800bf68:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800bf6c:	2300      	movs	r3, #0
 800bf6e:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_TIMEOUT;
 800bf70:	f04f 0803 	mov.w	r8, #3
 800bf74:	e76c      	b.n	800be50 <HAL_SD_ReadBlocks+0x48>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800bf76:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800bf78:	f011 0102 	ands.w	r1, r1, #2
 800bf7c:	d00a      	beq.n	800bf94 <HAL_SD_ReadBlocks+0x18c>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800bf7e:	4a12      	ldr	r2, [pc, #72]	; (800bfc8 <HAL_SD_ReadBlocks+0x1c0>)
 800bf80:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800bf82:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800bf84:	f043 0302 	orr.w	r3, r3, #2
 800bf88:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800bf8a:	2301      	movs	r3, #1
 800bf8c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800bf90:	6320      	str	r0, [r4, #48]	; 0x30
      return HAL_ERROR;
 800bf92:	e75d      	b.n	800be50 <HAL_SD_ReadBlocks+0x48>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800bf94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bf96:	f012 0220 	ands.w	r2, r2, #32
 800bf9a:	d00a      	beq.n	800bfb2 <HAL_SD_ReadBlocks+0x1aa>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800bf9c:	4a0a      	ldr	r2, [pc, #40]	; (800bfc8 <HAL_SD_ReadBlocks+0x1c0>)
 800bf9e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800bfa0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800bfa2:	f043 0320 	orr.w	r3, r3, #32
 800bfa6:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800bfa8:	2301      	movs	r3, #1
 800bfaa:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800bfae:	6321      	str	r1, [r4, #48]	; 0x30
      return HAL_ERROR;
 800bfb0:	e74e      	b.n	800be50 <HAL_SD_ReadBlocks+0x48>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800bfb2:	4906      	ldr	r1, [pc, #24]	; (800bfcc <HAL_SD_ReadBlocks+0x1c4>)
 800bfb4:	6399      	str	r1, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800bfb6:	2301      	movs	r3, #1
 800bfb8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_OK;
 800bfbc:	4690      	mov	r8, r2
 800bfbe:	e747      	b.n	800be50 <HAL_SD_ReadBlocks+0x48>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800bfc0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800bfc2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800bfc6:	e72d      	b.n	800be24 <HAL_SD_ReadBlocks+0x1c>
 800bfc8:	1fe00fff 	.word	0x1fe00fff
 800bfcc:	18000f3a 	.word	0x18000f3a

0800bfd0 <HAL_SD_WriteBlocks>:
{
 800bfd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfd4:	b089      	sub	sp, #36	; 0x24
 800bfd6:	4604      	mov	r4, r0
 800bfd8:	460d      	mov	r5, r1
 800bfda:	4692      	mov	sl, r2
 800bfdc:	461f      	mov	r7, r3
  uint32_t tickstart = HAL_GetTick();
 800bfde:	f7fb f881 	bl	80070e4 <HAL_GetTick>
 800bfe2:	4681      	mov	r9, r0
  if(NULL == pData)
 800bfe4:	b935      	cbnz	r5, 800bff4 <HAL_SD_WriteBlocks+0x24>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800bfe6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800bfe8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800bfec:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 800bfee:	f04f 0801 	mov.w	r8, #1
 800bff2:	e011      	b.n	800c018 <HAL_SD_WriteBlocks+0x48>
  if(hsd->State == HAL_SD_STATE_READY)
 800bff4:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 800bff8:	2b01      	cmp	r3, #1
 800bffa:	fa5f f883 	uxtb.w	r8, r3
 800bffe:	f040 80b4 	bne.w	800c16a <HAL_SD_WriteBlocks+0x19a>
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800c002:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800c004:	eb0a 0307 	add.w	r3, sl, r7
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800c008:	2100      	movs	r1, #0
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800c00a:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800c00c:	63a1      	str	r1, [r4, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800c00e:	d907      	bls.n	800c020 <HAL_SD_WriteBlocks+0x50>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800c010:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c012:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800c016:	63a3      	str	r3, [r4, #56]	; 0x38
}
 800c018:	4640      	mov	r0, r8
 800c01a:	b009      	add	sp, #36	; 0x24
 800c01c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    hsd->State = HAL_SD_STATE_BUSY;
 800c020:	2303      	movs	r3, #3
 800c022:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800c026:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    hsd->Instance->DCTRL = 0U;
 800c028:	6820      	ldr	r0, [r4, #0]
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800c02a:	2b01      	cmp	r3, #1
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800c02c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c030:	9302      	str	r3, [sp, #8]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800c032:	ea4f 2347 	mov.w	r3, r7, lsl #9
    hsd->Instance->DCTRL = 0U;
 800c036:	62c1      	str	r1, [r0, #44]	; 0x2c
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800c038:	9303      	str	r3, [sp, #12]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800c03a:	f04f 0190 	mov.w	r1, #144	; 0x90
 800c03e:	f04f 0300 	mov.w	r3, #0
 800c042:	e9cd 1304 	strd	r1, r3, [sp, #16]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800c046:	a902      	add	r1, sp, #8
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800c048:	e9cd 3306 	strd	r3, r3, [sp, #24]
      add *= 512U;
 800c04c:	bf18      	it	ne
 800c04e:	ea4f 2a4a 	movne.w	sl, sl, lsl #9
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800c052:	f000 fe95 	bl	800cd80 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 800c056:	6820      	ldr	r0, [r4, #0]
 800c058:	68c3      	ldr	r3, [r0, #12]
    if(NumberOfBlocks > 1U)
 800c05a:	2f01      	cmp	r7, #1
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 800c05c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c060:	60c3      	str	r3, [r0, #12]
    if(NumberOfBlocks > 1U)
 800c062:	d911      	bls.n	800c088 <HAL_SD_WriteBlocks+0xb8>
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800c064:	2320      	movs	r3, #32
 800c066:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800c068:	4651      	mov	r1, sl
 800c06a:	f000 ffc9 	bl	800d000 <SDMMC_CmdWriteMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 800c06e:	b188      	cbz	r0, 800c094 <HAL_SD_WriteBlocks+0xc4>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c070:	6823      	ldr	r3, [r4, #0]
 800c072:	4a40      	ldr	r2, [pc, #256]	; (800c174 <HAL_SD_WriteBlocks+0x1a4>)
 800c074:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800c076:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c078:	4318      	orrs	r0, r3
 800c07a:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800c07c:	2301      	movs	r3, #1
 800c07e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800c082:	2300      	movs	r3, #0
 800c084:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 800c086:	e7c7      	b.n	800c018 <HAL_SD_WriteBlocks+0x48>
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 800c088:	2310      	movs	r3, #16
 800c08a:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800c08c:	4651      	mov	r1, sl
 800c08e:	f000 ff9e 	bl	800cfce <SDMMC_CmdWriteSingleBlock>
 800c092:	e7ec      	b.n	800c06e <HAL_SD_WriteBlocks+0x9e>
    dataremaining = config.DataLength;
 800c094:	9e03      	ldr	r6, [sp, #12]
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800c096:	6820      	ldr	r0, [r4, #0]
 800c098:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800c09a:	f413 7f8d 	tst.w	r3, #282	; 0x11a
 800c09e:	d01b      	beq.n	800c0d8 <HAL_SD_WriteBlocks+0x108>
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 800c0a0:	68c3      	ldr	r3, [r0, #12]
 800c0a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c0a6:	60c3      	str	r3, [r0, #12]
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800c0a8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800c0aa:	05db      	lsls	r3, r3, #23
 800c0ac:	d508      	bpl.n	800c0c0 <HAL_SD_WriteBlocks+0xf0>
 800c0ae:	2f01      	cmp	r7, #1
 800c0b0:	d906      	bls.n	800c0c0 <HAL_SD_WriteBlocks+0xf0>
      if(hsd->SdCard.CardType != CARD_SECURED)
 800c0b2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c0b4:	2b03      	cmp	r3, #3
 800c0b6:	d003      	beq.n	800c0c0 <HAL_SD_WriteBlocks+0xf0>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800c0b8:	f001 f838 	bl	800d12c <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 800c0bc:	2800      	cmp	r0, #0
 800c0be:	d1d7      	bne.n	800c070 <HAL_SD_WriteBlocks+0xa0>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800c0c0:	6823      	ldr	r3, [r4, #0]
 800c0c2:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800c0c4:	f010 0008 	ands.w	r0, r0, #8
 800c0c8:	d02a      	beq.n	800c120 <HAL_SD_WriteBlocks+0x150>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c0ca:	4a2a      	ldr	r2, [pc, #168]	; (800c174 <HAL_SD_WriteBlocks+0x1a4>)
 800c0cc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800c0ce:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c0d0:	f043 0308 	orr.w	r3, r3, #8
 800c0d4:	63a3      	str	r3, [r4, #56]	; 0x38
 800c0d6:	e7d1      	b.n	800c07c <HAL_SD_WriteBlocks+0xac>
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining > 0U))
 800c0d8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800c0da:	045a      	lsls	r2, r3, #17
 800c0dc:	d50c      	bpl.n	800c0f8 <HAL_SD_WriteBlocks+0x128>
 800c0de:	b15e      	cbz	r6, 800c0f8 <HAL_SD_WriteBlocks+0x128>
 800c0e0:	f105 0b20 	add.w	fp, r5, #32
          data |= ((uint32_t)(*tempbuff) << 24U);
 800c0e4:	f855 3b04 	ldr.w	r3, [r5], #4
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800c0e8:	6820      	ldr	r0, [r4, #0]
          data |= ((uint32_t)(*tempbuff) << 24U);
 800c0ea:	9301      	str	r3, [sp, #4]
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800c0ec:	a901      	add	r1, sp, #4
 800c0ee:	f000 fe0e 	bl	800cd0e <SDMMC_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 800c0f2:	45ab      	cmp	fp, r5
 800c0f4:	d1f6      	bne.n	800c0e4 <HAL_SD_WriteBlocks+0x114>
          dataremaining--;
 800c0f6:	3e20      	subs	r6, #32
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800c0f8:	f7fa fff4 	bl	80070e4 <HAL_GetTick>
 800c0fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c0fe:	eba0 0009 	sub.w	r0, r0, r9
 800c102:	4298      	cmp	r0, r3
 800c104:	d3c7      	bcc.n	800c096 <HAL_SD_WriteBlocks+0xc6>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c106:	6823      	ldr	r3, [r4, #0]
 800c108:	4a1a      	ldr	r2, [pc, #104]	; (800c174 <HAL_SD_WriteBlocks+0x1a4>)
 800c10a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800c10c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c10e:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800c110:	2301      	movs	r3, #1
 800c112:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800c116:	2300      	movs	r3, #0
 800c118:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_TIMEOUT;
 800c11a:	f04f 0803 	mov.w	r8, #3
 800c11e:	e77b      	b.n	800c018 <HAL_SD_WriteBlocks+0x48>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800c120:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800c122:	f011 0102 	ands.w	r1, r1, #2
 800c126:	d00a      	beq.n	800c13e <HAL_SD_WriteBlocks+0x16e>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c128:	4a12      	ldr	r2, [pc, #72]	; (800c174 <HAL_SD_WriteBlocks+0x1a4>)
 800c12a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800c12c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c12e:	f043 0302 	orr.w	r3, r3, #2
 800c132:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800c134:	2301      	movs	r3, #1
 800c136:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800c13a:	6320      	str	r0, [r4, #48]	; 0x30
      return HAL_ERROR;
 800c13c:	e76c      	b.n	800c018 <HAL_SD_WriteBlocks+0x48>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 800c13e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c140:	f012 0210 	ands.w	r2, r2, #16
 800c144:	d00a      	beq.n	800c15c <HAL_SD_WriteBlocks+0x18c>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c146:	4a0b      	ldr	r2, [pc, #44]	; (800c174 <HAL_SD_WriteBlocks+0x1a4>)
 800c148:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800c14a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c14c:	f043 0310 	orr.w	r3, r3, #16
 800c150:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800c152:	2301      	movs	r3, #1
 800c154:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800c158:	6321      	str	r1, [r4, #48]	; 0x30
      return HAL_ERROR;
 800c15a:	e75d      	b.n	800c018 <HAL_SD_WriteBlocks+0x48>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800c15c:	4906      	ldr	r1, [pc, #24]	; (800c178 <HAL_SD_WriteBlocks+0x1a8>)
 800c15e:	6399      	str	r1, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800c160:	2301      	movs	r3, #1
 800c162:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_OK;
 800c166:	4690      	mov	r8, r2
 800c168:	e756      	b.n	800c018 <HAL_SD_WriteBlocks+0x48>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800c16a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c16c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c170:	e73c      	b.n	800bfec <HAL_SD_WriteBlocks+0x1c>
 800c172:	bf00      	nop
 800c174:	1fe00fff 	.word	0x1fe00fff
 800c178:	18000f3a 	.word	0x18000f3a

0800c17c <HAL_SD_GetState>:
  return hsd->State;
 800c17c:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
}
 800c180:	4770      	bx	lr

0800c182 <HAL_SD_GetError>:
  return hsd->ErrorCode;
 800c182:	6b80      	ldr	r0, [r0, #56]	; 0x38
}
 800c184:	4770      	bx	lr

0800c186 <HAL_SD_TxCpltCallback>:
 800c186:	4770      	bx	lr

0800c188 <HAL_SD_RxCpltCallback>:
 800c188:	4770      	bx	lr

0800c18a <HAL_SD_ErrorCallback>:
 800c18a:	4770      	bx	lr

0800c18c <HAL_SD_AbortCallback>:
 800c18c:	4770      	bx	lr
	...

0800c190 <HAL_SD_GetCardCSD>:
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800c190:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800c192:	0f9a      	lsrs	r2, r3, #30
 800c194:	700a      	strb	r2, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800c196:	f3c3 6283 	ubfx	r2, r3, #26, #4
 800c19a:	704a      	strb	r2, [r1, #1]
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800c19c:	f3c3 6201 	ubfx	r2, r3, #24, #2
 800c1a0:	708a      	strb	r2, [r1, #2]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800c1a2:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800c1a6:	70ca      	strb	r2, [r1, #3]
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800c1a8:	f3c3 2207 	ubfx	r2, r3, #8, #8
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800c1ac:	b2db      	uxtb	r3, r3
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800c1ae:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800c1b0:	714b      	strb	r3, [r1, #5]
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800c1b2:	6e43      	ldr	r3, [r0, #100]	; 0x64
 800c1b4:	0d1a      	lsrs	r2, r3, #20
 800c1b6:	80ca      	strh	r2, [r1, #6]
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800c1b8:	f3c3 4203 	ubfx	r2, r3, #16, #4
 800c1bc:	720a      	strb	r2, [r1, #8]
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800c1be:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 800c1c2:	724a      	strb	r2, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800c1c4:	f3c3 3280 	ubfx	r2, r3, #14, #1
 800c1c8:	728a      	strb	r2, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800c1ca:	f3c3 3240 	ubfx	r2, r3, #13, #1
 800c1ce:	72ca      	strb	r2, [r1, #11]
  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800c1d0:	f3c3 3200 	ubfx	r2, r3, #12, #1
 800c1d4:	730a      	strb	r2, [r1, #12]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 800c1d6:	2200      	movs	r2, #0
 800c1d8:	734a      	strb	r2, [r1, #13]
  if(hsd->SdCard.CardType == CARD_SDSC)
 800c1da:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
{
 800c1dc:	b510      	push	{r4, lr}
  if(hsd->SdCard.CardType == CARD_SDSC)
 800c1de:	2a00      	cmp	r2, #0
 800c1e0:	d16c      	bne.n	800c2bc <HAL_SD_GetCardCSD+0x12c>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800c1e2:	6e82      	ldr	r2, [r0, #104]	; 0x68
 800c1e4:	f640 74fc 	movw	r4, #4092	; 0xffc
 800c1e8:	ea04 0383 	and.w	r3, r4, r3, lsl #2
 800c1ec:	ea43 7392 	orr.w	r3, r3, r2, lsr #30
 800c1f0:	610b      	str	r3, [r1, #16]
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800c1f2:	f3c2 63c2 	ubfx	r3, r2, #27, #3
 800c1f6:	750b      	strb	r3, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800c1f8:	f3c2 6302 	ubfx	r3, r2, #24, #3
 800c1fc:	754b      	strb	r3, [r1, #21]
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800c1fe:	f3c2 5342 	ubfx	r3, r2, #21, #3
 800c202:	758b      	strb	r3, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800c204:	f3c2 4382 	ubfx	r3, r2, #18, #3
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800c208:	f3c2 32c2 	ubfx	r2, r2, #15, #3
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800c20c:	75cb      	strb	r3, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800c20e:	760a      	strb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800c210:	690b      	ldr	r3, [r1, #16]
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800c212:	7e0a      	ldrb	r2, [r1, #24]
 800c214:	f002 0207 	and.w	r2, r2, #7
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800c218:	3301      	adds	r3, #1
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800c21a:	3202      	adds	r2, #2
 800c21c:	fa03 f202 	lsl.w	r2, r3, r2
 800c220:	64c2      	str	r2, [r0, #76]	; 0x4c
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800c222:	7a0b      	ldrb	r3, [r1, #8]
 800c224:	f003 040f 	and.w	r4, r3, #15
 800c228:	2301      	movs	r3, #1
 800c22a:	40a3      	lsls	r3, r4
 800c22c:	6503      	str	r3, [r0, #80]	; 0x50
    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800c22e:	0a5b      	lsrs	r3, r3, #9
 800c230:	4353      	muls	r3, r2
 800c232:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.LogBlockSize = 512U;
 800c234:	f44f 7300 	mov.w	r3, #512	; 0x200
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800c238:	6583      	str	r3, [r0, #88]	; 0x58
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800c23a:	6e83      	ldr	r3, [r0, #104]	; 0x68
 800c23c:	f3c3 3280 	ubfx	r2, r3, #14, #1
 800c240:	764a      	strb	r2, [r1, #25]
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800c242:	f3c3 12c6 	ubfx	r2, r3, #7, #7
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800c246:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800c24a:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800c24c:	76cb      	strb	r3, [r1, #27]
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800c24e:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800c250:	0fda      	lsrs	r2, r3, #31
 800c252:	770a      	strb	r2, [r1, #28]
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800c254:	f3c3 7241 	ubfx	r2, r3, #29, #2
 800c258:	774a      	strb	r2, [r1, #29]
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800c25a:	f3c3 6282 	ubfx	r2, r3, #26, #3
 800c25e:	778a      	strb	r2, [r1, #30]
  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800c260:	f3c3 5283 	ubfx	r2, r3, #22, #4
 800c264:	77ca      	strb	r2, [r1, #31]
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800c266:	f3c3 5240 	ubfx	r2, r3, #21, #1
 800c26a:	f881 2020 	strb.w	r2, [r1, #32]
  pCSD->Reserved3 = 0;
 800c26e:	2000      	movs	r0, #0
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800c270:	f3c3 4200 	ubfx	r2, r3, #16, #1
  pCSD->Reserved3 = 0;
 800c274:	f881 0021 	strb.w	r0, [r1, #33]	; 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800c278:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800c27c:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 800c280:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800c284:	f3c3 3280 	ubfx	r2, r3, #14, #1
 800c288:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800c28c:	f3c3 3240 	ubfx	r2, r3, #13, #1
 800c290:	f881 2025 	strb.w	r2, [r1, #37]	; 0x25
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800c294:	f3c3 3200 	ubfx	r2, r3, #12, #1
 800c298:	f881 2026 	strb.w	r2, [r1, #38]	; 0x26
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800c29c:	f3c3 2281 	ubfx	r2, r3, #10, #2
 800c2a0:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800c2a4:	f3c3 2201 	ubfx	r2, r3, #8, #2
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800c2a8:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800c2ac:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800c2b0:	f881 3029 	strb.w	r3, [r1, #41]	; 0x29
  pCSD->Reserved4 = 1;
 800c2b4:	2301      	movs	r3, #1
 800c2b6:	f881 302a 	strb.w	r3, [r1, #42]	; 0x2a
}
 800c2ba:	bd10      	pop	{r4, pc}
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800c2bc:	2a01      	cmp	r2, #1
 800c2be:	d10f      	bne.n	800c2e0 <HAL_SD_GetCardCSD+0x150>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800c2c0:	f8b0 206a 	ldrh.w	r2, [r0, #106]	; 0x6a
 800c2c4:	041b      	lsls	r3, r3, #16
 800c2c6:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800c2ca:	4313      	orrs	r3, r2
 800c2cc:	610b      	str	r3, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800c2ce:	690b      	ldr	r3, [r1, #16]
 800c2d0:	3301      	adds	r3, #1
 800c2d2:	029b      	lsls	r3, r3, #10
 800c2d4:	64c3      	str	r3, [r0, #76]	; 0x4c
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800c2d6:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.BlockSize = 512U;
 800c2d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c2dc:	6503      	str	r3, [r0, #80]	; 0x50
 800c2de:	e7ab      	b.n	800c238 <HAL_SD_GetCardCSD+0xa8>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c2e0:	6803      	ldr	r3, [r0, #0]
 800c2e2:	4a05      	ldr	r2, [pc, #20]	; (800c2f8 <HAL_SD_GetCardCSD+0x168>)
 800c2e4:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800c2e6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c2e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c2ec:	6383      	str	r3, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800c2ee:	2301      	movs	r3, #1
 800c2f0:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    return HAL_ERROR;
 800c2f4:	4618      	mov	r0, r3
 800c2f6:	e7e0      	b.n	800c2ba <HAL_SD_GetCardCSD+0x12a>
 800c2f8:	1fe00fff 	.word	0x1fe00fff

0800c2fc <HAL_SD_InitCard>:
{
 800c2fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800c300:	2300      	movs	r3, #0
{
 800c302:	b099      	sub	sp, #100	; 0x64
 800c304:	4604      	mov	r4, r0
  sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 800c306:	f44f 2000 	mov.w	r0, #524288	; 0x80000
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800c30a:	e9cd 3307 	strd	r3, r3, [sp, #28]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800c30e:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
  sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 800c312:	f7fd fb2d 	bl	8009970 <HAL_RCCEx_GetPeriphCLKFreq>
  if (sdmmc_clk == 0U)
 800c316:	4605      	mov	r5, r0
 800c318:	b948      	cbnz	r0, 800c32e <HAL_SD_InitCard+0x32>
      hsd->State = HAL_SD_STATE_READY;
 800c31a:	2501      	movs	r5, #1
      hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800c31c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
      hsd->State = HAL_SD_STATE_READY;
 800c320:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
      hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800c324:	63a3      	str	r3, [r4, #56]	; 0x38
}
 800c326:	4628      	mov	r0, r5
 800c328:	b019      	add	sp, #100	; 0x64
 800c32a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  Init.Transceiver = hsd->Init.Transceiver;
 800c32e:	69a3      	ldr	r3, [r4, #24]
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
 800c330:	6827      	ldr	r7, [r4, #0]
  Init.Transceiver = hsd->Init.Transceiver;
 800c332:	930c      	str	r3, [sp, #48]	; 0x30
  if(hsd->Init.Transceiver == SDMMC_TRANSCEIVER_ENABLE)
 800c334:	2b01      	cmp	r3, #1
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
 800c336:	bf08      	it	eq
 800c338:	683b      	ldreq	r3, [r7, #0]
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800c33a:	4e99      	ldr	r6, [pc, #612]	; (800c5a0 <HAL_SD_InitCard+0x2a4>)
 800c33c:	fbb0 f6f6 	udiv	r6, r0, r6
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
 800c340:	bf04      	itt	eq
 800c342:	f043 0310 	orreq.w	r3, r3, #16
 800c346:	603b      	streq	r3, [r7, #0]
  status = SDMMC_Init(hsd->Instance, Init);
 800c348:	960b      	str	r6, [sp, #44]	; 0x2c
 800c34a:	ab0a      	add	r3, sp, #40	; 0x28
 800c34c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c350:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800c354:	ab07      	add	r3, sp, #28
 800c356:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c358:	4638      	mov	r0, r7
 800c35a:	f000 fcbb 	bl	800ccd4 <SDMMC_Init>
  if(status != HAL_OK)
 800c35e:	b108      	cbz	r0, 800c364 <HAL_SD_InitCard+0x68>
    return HAL_ERROR;
 800c360:	2501      	movs	r5, #1
 800c362:	e7e0      	b.n	800c326 <HAL_SD_InitCard+0x2a>
  status = SDMMC_PowerState_ON(hsd->Instance);
 800c364:	6820      	ldr	r0, [r4, #0]
 800c366:	f000 fcd7 	bl	800cd18 <SDMMC_PowerState_ON>
  if(status != HAL_OK)
 800c36a:	4607      	mov	r7, r0
 800c36c:	2800      	cmp	r0, #0
 800c36e:	d1f7      	bne.n	800c360 <HAL_SD_InitCard+0x64>
  sdmmc_clk = sdmmc_clk/(2U*Init.ClockDiv);
 800c370:	0076      	lsls	r6, r6, #1
  HAL_Delay(1U+ (74U*1000U/(sdmmc_clk)));
 800c372:	488c      	ldr	r0, [pc, #560]	; (800c5a4 <HAL_SD_InitCard+0x2a8>)
  sdmmc_clk = sdmmc_clk/(2U*Init.ClockDiv);
 800c374:	fbb5 f5f6 	udiv	r5, r5, r6
  HAL_Delay(1U+ (74U*1000U/(sdmmc_clk)));
 800c378:	fbb0 f0f5 	udiv	r0, r0, r5
 800c37c:	3001      	adds	r0, #1
 800c37e:	f7f7 faca 	bl	8003916 <HAL_Delay>
  __IO uint32_t count = 0U;
 800c382:	9706      	str	r7, [sp, #24]
  uint32_t tickstart = HAL_GetTick();
 800c384:	f7fa feae 	bl	80070e4 <HAL_GetTick>
 800c388:	4606      	mov	r6, r0
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800c38a:	6820      	ldr	r0, [r4, #0]
 800c38c:	f000 fd18 	bl	800cdc0 <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 800c390:	4605      	mov	r5, r0
 800c392:	b940      	cbnz	r0, 800c3a6 <HAL_SD_InitCard+0xaa>
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800c394:	6820      	ldr	r0, [r4, #0]
 800c396:	f001 f8fd 	bl	800d594 <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 800c39a:	b158      	cbz	r0, 800c3b4 <HAL_SD_InitCard+0xb8>
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800c39c:	6820      	ldr	r0, [r4, #0]
    hsd->SdCard.CardVersion = CARD_V1_X;
 800c39e:	6425      	str	r5, [r4, #64]	; 0x40
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800c3a0:	f000 fd0e 	bl	800cdc0 <SDMMC_CmdGoIdleState>
    if(errorstate != HAL_SD_ERROR_NONE)
 800c3a4:	b180      	cbz	r0, 800c3c8 <HAL_SD_InitCard+0xcc>
    hsd->State = HAL_SD_STATE_READY;
 800c3a6:	2501      	movs	r5, #1
 800c3a8:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800c3ac:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c3ae:	4318      	orrs	r0, r3
 800c3b0:	63a0      	str	r0, [r4, #56]	; 0x38
    return HAL_ERROR;
 800c3b2:	e7b8      	b.n	800c326 <HAL_SD_InitCard+0x2a>
    hsd->SdCard.CardVersion = CARD_V2_X;
 800c3b4:	2301      	movs	r3, #1
 800c3b6:	6423      	str	r3, [r4, #64]	; 0x40
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800c3b8:	6820      	ldr	r0, [r4, #0]
 800c3ba:	2100      	movs	r1, #0
 800c3bc:	f000 fef5 	bl	800d1aa <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 800c3c0:	b128      	cbz	r0, 800c3ce <HAL_SD_InitCard+0xd2>
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800c3c2:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800c3c6:	e7ee      	b.n	800c3a6 <HAL_SD_InitCard+0xaa>
  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800c3c8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c3ca:	2b01      	cmp	r3, #1
 800c3cc:	d0f4      	beq.n	800c3b8 <HAL_SD_InitCard+0xbc>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800c3ce:	f8df 91dc 	ldr.w	r9, [pc, #476]	; 800c5ac <HAL_SD_InitCard+0x2b0>
{
 800c3d2:	2700      	movs	r7, #0
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800c3d4:	f64f 78fe 	movw	r8, #65534	; 0xfffe
 800c3d8:	9b06      	ldr	r3, [sp, #24]
 800c3da:	4543      	cmp	r3, r8
 800c3dc:	d800      	bhi.n	800c3e0 <HAL_SD_InitCard+0xe4>
 800c3de:	b12f      	cbz	r7, 800c3ec <HAL_SD_InitCard+0xf0>
  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800c3e0:	9b06      	ldr	r3, [sp, #24]
 800c3e2:	4543      	cmp	r3, r8
 800c3e4:	d918      	bls.n	800c418 <HAL_SD_InitCard+0x11c>
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800c3e6:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 800c3ea:	e7dc      	b.n	800c3a6 <HAL_SD_InitCard+0xaa>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800c3ec:	6820      	ldr	r0, [r4, #0]
 800c3ee:	4639      	mov	r1, r7
 800c3f0:	f000 fedb 	bl	800d1aa <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 800c3f4:	2800      	cmp	r0, #0
 800c3f6:	d1d6      	bne.n	800c3a6 <HAL_SD_InitCard+0xaa>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800c3f8:	6820      	ldr	r0, [r4, #0]
 800c3fa:	4649      	mov	r1, r9
 800c3fc:	f001 f816 	bl	800d42c <SDMMC_CmdAppOperCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 800c400:	2800      	cmp	r0, #0
 800c402:	d1de      	bne.n	800c3c2 <HAL_SD_InitCard+0xc6>
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800c404:	4639      	mov	r1, r7
 800c406:	6820      	ldr	r0, [r4, #0]
 800c408:	f000 fcb7 	bl	800cd7a <SDMMC_GetResponse>
    count++;
 800c40c:	9b06      	ldr	r3, [sp, #24]
 800c40e:	3301      	adds	r3, #1
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800c410:	4605      	mov	r5, r0
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800c412:	0fc7      	lsrs	r7, r0, #31
    count++;
 800c414:	9306      	str	r3, [sp, #24]
 800c416:	e7df      	b.n	800c3d8 <HAL_SD_InitCard+0xdc>
  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800c418:	f015 4380 	ands.w	r3, r5, #1073741824	; 0x40000000
 800c41c:	d04b      	beq.n	800c4b6 <HAL_SD_InitCard+0x1ba>
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800c41e:	2301      	movs	r3, #1
 800c420:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(hsd->Init.Transceiver == SDMMC_TRANSCEIVER_ENABLE)
 800c422:	69a3      	ldr	r3, [r4, #24]
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800c424:	6820      	ldr	r0, [r4, #0]
    if(hsd->Init.Transceiver == SDMMC_TRANSCEIVER_ENABLE)
 800c426:	2b01      	cmp	r3, #1
 800c428:	d12d      	bne.n	800c486 <HAL_SD_InitCard+0x18a>
      if((response & SD_SWITCH_1_8V_CAPACITY) == SD_SWITCH_1_8V_CAPACITY)
 800c42a:	01ef      	lsls	r7, r5, #7
 800c42c:	d52b      	bpl.n	800c486 <HAL_SD_InitCard+0x18a>
        hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800c42e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c432:	65e3      	str	r3, [r4, #92]	; 0x5c
        hsd->Instance->POWER |= SDMMC_POWER_VSWITCHEN;
 800c434:	6803      	ldr	r3, [r0, #0]
 800c436:	f043 0308 	orr.w	r3, r3, #8
 800c43a:	6003      	str	r3, [r0, #0]
        errorstate = SDMMC_CmdVoltageSwitch(hsd->Instance);
 800c43c:	f000 ff4e 	bl	800d2dc <SDMMC_CmdVoltageSwitch>
        if(errorstate != HAL_SD_ERROR_NONE)
 800c440:	2800      	cmp	r0, #0
 800c442:	d1b0      	bne.n	800c3a6 <HAL_SD_InitCard+0xaa>
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
 800c444:	6823      	ldr	r3, [r4, #0]
 800c446:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c448:	0155      	lsls	r5, r2, #5
 800c44a:	d526      	bpl.n	800c49a <HAL_SD_InitCard+0x19e>
        hsd->Instance->ICR = SDMMC_FLAG_CKSTOP;
 800c44c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800c450:	639a      	str	r2, [r3, #56]	; 0x38
        if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) != SDMMC_FLAG_BUSYD0)
 800c452:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c454:	02d8      	lsls	r0, r3, #11
 800c456:	d5b4      	bpl.n	800c3c2 <HAL_SD_InitCard+0xc6>
          HAL_SDEx_DriveTransceiver_1_8V_Callback(SET);
 800c458:	2001      	movs	r0, #1
 800c45a:	f7fa feb3 	bl	80071c4 <HAL_SDEx_DriveTransceiver_1_8V_Callback>
          hsd->Instance->POWER |= SDMMC_POWER_VSWITCH;
 800c45e:	6822      	ldr	r2, [r4, #0]
 800c460:	6813      	ldr	r3, [r2, #0]
 800c462:	f043 0304 	orr.w	r3, r3, #4
 800c466:	6013      	str	r3, [r2, #0]
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 800c468:	6823      	ldr	r3, [r4, #0]
 800c46a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c46c:	0191      	lsls	r1, r2, #6
 800c46e:	d51c      	bpl.n	800c4aa <HAL_SD_InitCard+0x1ae>
          hsd->Instance->ICR = SDMMC_FLAG_VSWEND;
 800c470:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800c474:	639a      	str	r2, [r3, #56]	; 0x38
          if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) == SDMMC_FLAG_BUSYD0)
 800c476:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c478:	02d2      	lsls	r2, r2, #11
 800c47a:	d4b4      	bmi.n	800c3e6 <HAL_SD_InitCard+0xea>
          hsd->Instance->POWER = 0x13U;
 800c47c:	2213      	movs	r2, #19
 800c47e:	601a      	str	r2, [r3, #0]
          hsd->Instance->ICR = 0xFFFFFFFFU;
 800c480:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c484:	639a      	str	r2, [r3, #56]	; 0x38
  uint16_t sd_rca = 1U;
 800c486:	2301      	movs	r3, #1
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800c488:	6820      	ldr	r0, [r4, #0]
  uint16_t sd_rca = 1U;
 800c48a:	f8ad 3016 	strh.w	r3, [sp, #22]
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800c48e:	f000 fc59 	bl	800cd44 <SDMMC_GetPowerState>
 800c492:	b990      	cbnz	r0, 800c4ba <HAL_SD_InitCard+0x1be>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800c494:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 800c498:	e785      	b.n	800c3a6 <HAL_SD_InitCard+0xaa>
          if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800c49a:	f7fa fe23 	bl	80070e4 <HAL_GetTick>
 800c49e:	1b80      	subs	r0, r0, r6
 800c4a0:	3001      	adds	r0, #1
 800c4a2:	d1cf      	bne.n	800c444 <HAL_SD_InitCard+0x148>
            return HAL_SD_ERROR_TIMEOUT;
 800c4a4:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800c4a8:	e77d      	b.n	800c3a6 <HAL_SD_InitCard+0xaa>
            if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800c4aa:	f7fa fe1b 	bl	80070e4 <HAL_GetTick>
 800c4ae:	1b80      	subs	r0, r0, r6
 800c4b0:	3001      	adds	r0, #1
 800c4b2:	d1d9      	bne.n	800c468 <HAL_SD_InitCard+0x16c>
 800c4b4:	e7f6      	b.n	800c4a4 <HAL_SD_InitCard+0x1a8>
    hsd->SdCard.CardType = CARD_SDSC;
 800c4b6:	63e3      	str	r3, [r4, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800c4b8:	e7e5      	b.n	800c486 <HAL_SD_InitCard+0x18a>
  if(hsd->SdCard.CardType != CARD_SECURED)
 800c4ba:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c4bc:	2b03      	cmp	r3, #3
 800c4be:	d045      	beq.n	800c54c <HAL_SD_InitCard+0x250>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800c4c0:	6820      	ldr	r0, [r4, #0]
 800c4c2:	f000 ff65 	bl	800d390 <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 800c4c6:	2800      	cmp	r0, #0
 800c4c8:	f47f af6d 	bne.w	800c3a6 <HAL_SD_InitCard+0xaa>
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800c4cc:	4601      	mov	r1, r0
 800c4ce:	6820      	ldr	r0, [r4, #0]
 800c4d0:	f000 fc53 	bl	800cd7a <SDMMC_GetResponse>
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800c4d4:	2104      	movs	r1, #4
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800c4d6:	6720      	str	r0, [r4, #112]	; 0x70
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800c4d8:	6820      	ldr	r0, [r4, #0]
 800c4da:	f000 fc4e 	bl	800cd7a <SDMMC_GetResponse>
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800c4de:	2108      	movs	r1, #8
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800c4e0:	6760      	str	r0, [r4, #116]	; 0x74
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800c4e2:	6820      	ldr	r0, [r4, #0]
 800c4e4:	f000 fc49 	bl	800cd7a <SDMMC_GetResponse>
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800c4e8:	210c      	movs	r1, #12
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800c4ea:	67a0      	str	r0, [r4, #120]	; 0x78
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800c4ec:	6820      	ldr	r0, [r4, #0]
 800c4ee:	f000 fc44 	bl	800cd7a <SDMMC_GetResponse>
  if(hsd->SdCard.CardType != CARD_SECURED)
 800c4f2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800c4f4:	67e0      	str	r0, [r4, #124]	; 0x7c
  if(hsd->SdCard.CardType != CARD_SECURED)
 800c4f6:	2b03      	cmp	r3, #3
 800c4f8:	d028      	beq.n	800c54c <HAL_SD_InitCard+0x250>
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800c4fa:	6820      	ldr	r0, [r4, #0]
 800c4fc:	f10d 0116 	add.w	r1, sp, #22
 800c500:	f001 f804 	bl	800d50c <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 800c504:	2800      	cmp	r0, #0
 800c506:	f47f af4e 	bne.w	800c3a6 <HAL_SD_InitCard+0xaa>
  if(hsd->SdCard.CardType != CARD_SECURED)
 800c50a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c50c:	6820      	ldr	r0, [r4, #0]
  if(hsd->SdCard.CardType != CARD_SECURED)
 800c50e:	2b03      	cmp	r3, #3
 800c510:	d01c      	beq.n	800c54c <HAL_SD_InitCard+0x250>
    hsd->SdCard.RelCardAdd = sd_rca;
 800c512:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 800c516:	64a1      	str	r1, [r4, #72]	; 0x48
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c518:	0409      	lsls	r1, r1, #16
 800c51a:	f000 ff4f 	bl	800d3bc <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 800c51e:	2800      	cmp	r0, #0
 800c520:	f47f af41 	bne.w	800c3a6 <HAL_SD_InitCard+0xaa>
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800c524:	4601      	mov	r1, r0
 800c526:	6820      	ldr	r0, [r4, #0]
 800c528:	f000 fc27 	bl	800cd7a <SDMMC_GetResponse>
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800c52c:	2104      	movs	r1, #4
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800c52e:	6620      	str	r0, [r4, #96]	; 0x60
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800c530:	6820      	ldr	r0, [r4, #0]
 800c532:	f000 fc22 	bl	800cd7a <SDMMC_GetResponse>
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800c536:	2108      	movs	r1, #8
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800c538:	6660      	str	r0, [r4, #100]	; 0x64
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800c53a:	6820      	ldr	r0, [r4, #0]
 800c53c:	f000 fc1d 	bl	800cd7a <SDMMC_GetResponse>
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800c540:	210c      	movs	r1, #12
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800c542:	66a0      	str	r0, [r4, #104]	; 0x68
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800c544:	6820      	ldr	r0, [r4, #0]
 800c546:	f000 fc18 	bl	800cd7a <SDMMC_GetResponse>
 800c54a:	66e0      	str	r0, [r4, #108]	; 0x6c
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800c54c:	2104      	movs	r1, #4
 800c54e:	6820      	ldr	r0, [r4, #0]
 800c550:	f000 fc13 	bl	800cd7a <SDMMC_GetResponse>
 800c554:	0d00      	lsrs	r0, r0, #20
 800c556:	6460      	str	r0, [r4, #68]	; 0x44
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800c558:	a90d      	add	r1, sp, #52	; 0x34
 800c55a:	4620      	mov	r0, r4
 800c55c:	f7ff fe18 	bl	800c190 <HAL_SD_GetCardCSD>
 800c560:	4605      	mov	r5, r0
 800c562:	2800      	cmp	r0, #0
 800c564:	f47f af2d 	bne.w	800c3c2 <HAL_SD_InitCard+0xc6>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800c568:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800c56a:	4603      	mov	r3, r0
 800c56c:	0412      	lsls	r2, r2, #16
 800c56e:	6820      	ldr	r0, [r4, #0]
 800c570:	f000 fe02 	bl	800d178 <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 800c574:	2800      	cmp	r0, #0
 800c576:	f47f af16 	bne.w	800c3a6 <HAL_SD_InitCard+0xaa>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800c57a:	6820      	ldr	r0, [r4, #0]
 800c57c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c580:	f000 fcda 	bl	800cf38 <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 800c584:	2800      	cmp	r0, #0
 800c586:	f43f aece 	beq.w	800c326 <HAL_SD_InitCard+0x2a>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c58a:	6823      	ldr	r3, [r4, #0]
 800c58c:	4a06      	ldr	r2, [pc, #24]	; (800c5a8 <HAL_SD_InitCard+0x2ac>)
 800c58e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800c590:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800c592:	2501      	movs	r5, #1
    hsd->ErrorCode |= errorstate;
 800c594:	4318      	orrs	r0, r3
 800c596:	63a0      	str	r0, [r4, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800c598:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    return HAL_ERROR;
 800c59c:	e6c3      	b.n	800c326 <HAL_SD_InitCard+0x2a>
 800c59e:	bf00      	nop
 800c5a0:	000c3500 	.word	0x000c3500
 800c5a4:	00012110 	.word	0x00012110
 800c5a8:	1fe00fff 	.word	0x1fe00fff
 800c5ac:	c1100000 	.word	0xc1100000

0800c5b0 <HAL_SD_GetCardStatus>:
{
 800c5b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c5b4:	b096      	sub	sp, #88	; 0x58
 800c5b6:	4604      	mov	r4, r0
 800c5b8:	460d      	mov	r5, r1
  uint32_t tickstart = HAL_GetTick();
 800c5ba:	f7fa fd93 	bl	80070e4 <HAL_GetTick>
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800c5be:	2100      	movs	r1, #0
  uint32_t tickstart = HAL_GetTick();
 800c5c0:	4606      	mov	r6, r0
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800c5c2:	6820      	ldr	r0, [r4, #0]
 800c5c4:	f000 fbd9 	bl	800cd7a <SDMMC_GetResponse>
 800c5c8:	0183      	lsls	r3, r0, #6
 800c5ca:	d50b      	bpl.n	800c5e4 <HAL_SD_GetCardStatus+0x34>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800c5cc:	f44f 6000 	mov.w	r0, #2048	; 0x800
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c5d0:	6823      	ldr	r3, [r4, #0]
 800c5d2:	4a54      	ldr	r2, [pc, #336]	; (800c724 <HAL_SD_GetCardStatus+0x174>)
 800c5d4:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800c5d6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800c5d8:	2501      	movs	r5, #1
    hsd->ErrorCode |= errorstate;
 800c5da:	4318      	orrs	r0, r3
 800c5dc:	63a0      	str	r0, [r4, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800c5de:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    status = HAL_ERROR;
 800c5e2:	e08a      	b.n	800c6fa <HAL_SD_GetCardStatus+0x14a>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800c5e4:	6820      	ldr	r0, [r4, #0]
 800c5e6:	2140      	movs	r1, #64	; 0x40
 800c5e8:	f000 fca6 	bl	800cf38 <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 800c5ec:	b110      	cbz	r0, 800c5f4 <HAL_SD_GetCardStatus+0x44>
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800c5ee:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c5f0:	63a3      	str	r3, [r4, #56]	; 0x38
    return errorstate;
 800c5f2:	e7ed      	b.n	800c5d0 <HAL_SD_GetCardStatus+0x20>
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c5f4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800c5f6:	6820      	ldr	r0, [r4, #0]
 800c5f8:	0409      	lsls	r1, r1, #16
 800c5fa:	f000 fdd6 	bl	800d1aa <SDMMC_CmdAppCommand>
  if(errorstate != HAL_SD_ERROR_NONE)
 800c5fe:	2800      	cmp	r0, #0
 800c600:	d1f5      	bne.n	800c5ee <HAL_SD_GetCardStatus+0x3e>
  config.DataLength    = 64U;
 800c602:	2340      	movs	r3, #64	; 0x40
 800c604:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800c608:	e9cd 7300 	strd	r7, r3, [sp]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800c60c:	f04f 0c60 	mov.w	ip, #96	; 0x60
 800c610:	2302      	movs	r3, #2
 800c612:	e9cd c302 	strd	ip, r3, [sp, #8]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800c616:	9004      	str	r0, [sp, #16]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800c618:	2301      	movs	r3, #1
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800c61a:	6820      	ldr	r0, [r4, #0]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800c61c:	9305      	str	r3, [sp, #20]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800c61e:	4669      	mov	r1, sp
 800c620:	f000 fbae 	bl	800cd80 <SDMMC_ConfigData>
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800c624:	6820      	ldr	r0, [r4, #0]
 800c626:	f000 fe40 	bl	800d2aa <SDMMC_CmdStatusRegister>
  if(errorstate != HAL_SD_ERROR_NONE)
 800c62a:	2800      	cmp	r0, #0
 800c62c:	d1df      	bne.n	800c5ee <HAL_SD_GetCardStatus+0x3e>
  uint32_t *pData = pSDstatus;
 800c62e:	af06      	add	r7, sp, #24
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800c630:	6823      	ldr	r3, [r4, #0]
 800c632:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c634:	f412 7f95 	tst.w	r2, #298	; 0x12a
 800c638:	d00a      	beq.n	800c650 <HAL_SD_GetCardStatus+0xa0>
  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800c63a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c63c:	0711      	lsls	r1, r2, #28
 800c63e:	d46f      	bmi.n	800c720 <HAL_SD_GetCardStatus+0x170>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800c640:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c642:	0792      	lsls	r2, r2, #30
 800c644:	d46a      	bmi.n	800c71c <HAL_SD_GetCardStatus+0x16c>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800c646:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c648:	069b      	lsls	r3, r3, #26
 800c64a:	d51e      	bpl.n	800c68a <HAL_SD_GetCardStatus+0xda>
    return HAL_SD_ERROR_RX_OVERRUN;
 800c64c:	2020      	movs	r0, #32
 800c64e:	e7bf      	b.n	800c5d0 <HAL_SD_GetCardStatus+0x20>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800c650:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c652:	0418      	lsls	r0, r3, #16
 800c654:	d508      	bpl.n	800c668 <HAL_SD_GetCardStatus+0xb8>
 800c656:	f107 0820 	add.w	r8, r7, #32
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800c65a:	6820      	ldr	r0, [r4, #0]
 800c65c:	f000 fb54 	bl	800cd08 <SDMMC_ReadFIFO>
 800c660:	f847 0b04 	str.w	r0, [r7], #4
      for(count = 0U; count < 8U; count++)
 800c664:	45b8      	cmp	r8, r7
 800c666:	d1f8      	bne.n	800c65a <HAL_SD_GetCardStatus+0xaa>
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800c668:	f7fa fd3c 	bl	80070e4 <HAL_GetTick>
 800c66c:	1b80      	subs	r0, r0, r6
 800c66e:	3001      	adds	r0, #1
 800c670:	d1de      	bne.n	800c630 <HAL_SD_GetCardStatus+0x80>
      return HAL_SD_ERROR_TIMEOUT;
 800c672:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  if(errorstate != HAL_SD_ERROR_NONE)
 800c676:	e7ab      	b.n	800c5d0 <HAL_SD_GetCardStatus+0x20>
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800c678:	f000 fb46 	bl	800cd08 <SDMMC_ReadFIFO>
 800c67c:	f847 0b04 	str.w	r0, [r7], #4
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800c680:	f7fa fd30 	bl	80070e4 <HAL_GetTick>
 800c684:	1b80      	subs	r0, r0, r6
 800c686:	3001      	adds	r0, #1
 800c688:	d0f3      	beq.n	800c672 <HAL_SD_GetCardStatus+0xc2>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800c68a:	6820      	ldr	r0, [r4, #0]
 800c68c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800c68e:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
 800c692:	d1f1      	bne.n	800c678 <HAL_SD_GetCardStatus+0xc8>
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800c694:	9906      	ldr	r1, [sp, #24]
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800c696:	4a24      	ldr	r2, [pc, #144]	; (800c728 <HAL_SD_GetCardStatus+0x178>)
 800c698:	6382      	str	r2, [r0, #56]	; 0x38
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800c69a:	f3c1 1281 	ubfx	r2, r1, #6, #2
 800c69e:	702a      	strb	r2, [r5, #0]
    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800c6a0:	f3c1 1240 	ubfx	r2, r1, #5, #1
 800c6a4:	706a      	strb	r2, [r5, #1]
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800c6a6:	0a0a      	lsrs	r2, r1, #8
 800c6a8:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800c6ac:	ea42 6211 	orr.w	r2, r2, r1, lsr #24
 800c6b0:	b292      	uxth	r2, r2
 800c6b2:	806a      	strh	r2, [r5, #2]
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800c6b4:	9a07      	ldr	r2, [sp, #28]
 800c6b6:	ba12      	rev	r2, r2
 800c6b8:	606a      	str	r2, [r5, #4]
    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800c6ba:	9a08      	ldr	r2, [sp, #32]
 800c6bc:	b2d1      	uxtb	r1, r2
 800c6be:	7229      	strb	r1, [r5, #8]
    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800c6c0:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800c6c4:	7269      	strb	r1, [r5, #9]
    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800c6c6:	f3c2 5103 	ubfx	r1, r2, #20, #4
 800c6ca:	72a9      	strb	r1, [r5, #10]
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800c6cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c6ce:	0c12      	lsrs	r2, r2, #16
 800c6d0:	b2c8      	uxtb	r0, r1
 800c6d2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800c6d6:	4302      	orrs	r2, r0
 800c6d8:	81aa      	strh	r2, [r5, #12]
    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800c6da:	f3c1 2285 	ubfx	r2, r1, #10, #6
 800c6de:	73aa      	strb	r2, [r5, #14]
    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800c6e0:	f3c1 2201 	ubfx	r2, r1, #8, #2
 800c6e4:	73ea      	strb	r2, [r5, #15]
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800c6e6:	f3c1 1203 	ubfx	r2, r1, #4, #4
 800c6ea:	742a      	strb	r2, [r5, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800c6ec:	f001 010f 	and.w	r1, r1, #15
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800c6f0:	f89d 202b 	ldrb.w	r2, [sp, #43]	; 0x2b
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800c6f4:	7469      	strb	r1, [r5, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800c6f6:	74aa      	strb	r2, [r5, #18]
  HAL_StatusTypeDef status = HAL_OK;
 800c6f8:	461d      	mov	r5, r3
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800c6fa:	6820      	ldr	r0, [r4, #0]
 800c6fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c700:	f000 fc1a 	bl	800cf38 <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 800c704:	b130      	cbz	r0, 800c714 <HAL_SD_GetCardStatus+0x164>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c706:	6823      	ldr	r3, [r4, #0]
 800c708:	4a06      	ldr	r2, [pc, #24]	; (800c724 <HAL_SD_GetCardStatus+0x174>)
 800c70a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800c70c:	2501      	movs	r5, #1
    hsd->ErrorCode = errorstate;
 800c70e:	63a0      	str	r0, [r4, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800c710:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
}
 800c714:	4628      	mov	r0, r5
 800c716:	b016      	add	sp, #88	; 0x58
 800c718:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800c71c:	2002      	movs	r0, #2
 800c71e:	e757      	b.n	800c5d0 <HAL_SD_GetCardStatus+0x20>
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800c720:	2008      	movs	r0, #8
 800c722:	e755      	b.n	800c5d0 <HAL_SD_GetCardStatus+0x20>
 800c724:	1fe00fff 	.word	0x1fe00fff
 800c728:	18000f3a 	.word	0x18000f3a

0800c72c <HAL_SD_GetCardInfo>:
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800c72c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800c72e:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800c730:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800c732:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800c734:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800c736:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800c738:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800c73a:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800c73c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800c73e:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800c740:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800c742:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800c744:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800c746:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800c748:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800c74a:	61cb      	str	r3, [r1, #28]
}
 800c74c:	2000      	movs	r0, #0
 800c74e:	4770      	bx	lr

0800c750 <HAL_SD_ConfigWideBusOperation>:
{
 800c750:	b530      	push	{r4, r5, lr}
  hsd->State = HAL_SD_STATE_BUSY;
 800c752:	2303      	movs	r3, #3
 800c754:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  if(hsd->SdCard.CardType != CARD_SECURED)
 800c758:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800c75a:	2b03      	cmp	r3, #3
{
 800c75c:	b08b      	sub	sp, #44	; 0x2c
 800c75e:	4604      	mov	r4, r0
 800c760:	460d      	mov	r5, r1
  if(hsd->SdCard.CardType != CARD_SECURED)
 800c762:	d002      	beq.n	800c76a <HAL_SD_ConfigWideBusOperation+0x1a>
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800c764:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800c768:	d103      	bne.n	800c772 <HAL_SD_ConfigWideBusOperation+0x22>
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800c76a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c76c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c770:	e049      	b.n	800c806 <HAL_SD_ConfigWideBusOperation+0xb6>
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800c772:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 800c776:	d123      	bne.n	800c7c0 <HAL_SD_ConfigWideBusOperation+0x70>
  uint32_t scr[2U] = {0UL, 0UL};
 800c778:	2100      	movs	r1, #0
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800c77a:	6800      	ldr	r0, [r0, #0]
  uint32_t scr[2U] = {0UL, 0UL};
 800c77c:	e9cd 1104 	strd	r1, r1, [sp, #16]
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800c780:	f000 fafb 	bl	800cd7a <SDMMC_GetResponse>
 800c784:	0180      	lsls	r0, r0, #6
 800c786:	d435      	bmi.n	800c7f4 <HAL_SD_ConfigWideBusOperation+0xa4>
  errorstate = SD_FindSCR(hsd, scr);
 800c788:	a904      	add	r1, sp, #16
 800c78a:	4620      	mov	r0, r4
 800c78c:	f7ff fa32 	bl	800bbf4 <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 800c790:	b960      	cbnz	r0, 800c7ac <HAL_SD_ConfigWideBusOperation+0x5c>
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800c792:	9b05      	ldr	r3, [sp, #20]
 800c794:	0359      	lsls	r1, r3, #13
 800c796:	d530      	bpl.n	800c7fa <HAL_SD_ConfigWideBusOperation+0xaa>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c798:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800c79a:	6820      	ldr	r0, [r4, #0]
 800c79c:	0409      	lsls	r1, r1, #16
 800c79e:	f000 fd04 	bl	800d1aa <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 800c7a2:	b918      	cbnz	r0, 800c7ac <HAL_SD_ConfigWideBusOperation+0x5c>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800c7a4:	2102      	movs	r1, #2
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800c7a6:	6820      	ldr	r0, [r4, #0]
 800c7a8:	f000 fd18 	bl	800d1dc <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 800c7ac:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c7ae:	4318      	orrs	r0, r3
 800c7b0:	63a0      	str	r0, [r4, #56]	; 0x38
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800c7b2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c7b4:	b34b      	cbz	r3, 800c80a <HAL_SD_ConfigWideBusOperation+0xba>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c7b6:	6823      	ldr	r3, [r4, #0]
 800c7b8:	4a42      	ldr	r2, [pc, #264]	; (800c8c4 <HAL_SD_ConfigWideBusOperation+0x174>)
 800c7ba:	639a      	str	r2, [r3, #56]	; 0x38
      status = HAL_ERROR;
 800c7bc:	2501      	movs	r5, #1
 800c7be:	e054      	b.n	800c86a <HAL_SD_ConfigWideBusOperation+0x11a>
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800c7c0:	b9f1      	cbnz	r1, 800c800 <HAL_SD_ConfigWideBusOperation+0xb0>
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800c7c2:	6800      	ldr	r0, [r0, #0]
  uint32_t scr[2U] = {0UL, 0UL};
 800c7c4:	e9cd 1104 	strd	r1, r1, [sp, #16]
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800c7c8:	f000 fad7 	bl	800cd7a <SDMMC_GetResponse>
 800c7cc:	0182      	lsls	r2, r0, #6
 800c7ce:	d411      	bmi.n	800c7f4 <HAL_SD_ConfigWideBusOperation+0xa4>
  errorstate = SD_FindSCR(hsd, scr);
 800c7d0:	a904      	add	r1, sp, #16
 800c7d2:	4620      	mov	r0, r4
 800c7d4:	f7ff fa0e 	bl	800bbf4 <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 800c7d8:	2800      	cmp	r0, #0
 800c7da:	d1e7      	bne.n	800c7ac <HAL_SD_ConfigWideBusOperation+0x5c>
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800c7dc:	9b05      	ldr	r3, [sp, #20]
 800c7de:	03db      	lsls	r3, r3, #15
 800c7e0:	d50b      	bpl.n	800c7fa <HAL_SD_ConfigWideBusOperation+0xaa>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c7e2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800c7e4:	6820      	ldr	r0, [r4, #0]
 800c7e6:	0409      	lsls	r1, r1, #16
 800c7e8:	f000 fcdf 	bl	800d1aa <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 800c7ec:	2800      	cmp	r0, #0
 800c7ee:	d1dd      	bne.n	800c7ac <HAL_SD_ConfigWideBusOperation+0x5c>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800c7f0:	4601      	mov	r1, r0
 800c7f2:	e7d8      	b.n	800c7a6 <HAL_SD_ConfigWideBusOperation+0x56>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800c7f4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800c7f8:	e7d8      	b.n	800c7ac <HAL_SD_ConfigWideBusOperation+0x5c>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800c7fa:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 800c7fe:	e7d5      	b.n	800c7ac <HAL_SD_ConfigWideBusOperation+0x5c>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800c800:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c802:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800c806:	63a3      	str	r3, [r4, #56]	; 0x38
 800c808:	e7d3      	b.n	800c7b2 <HAL_SD_ConfigWideBusOperation+0x62>
    sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 800c80a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800c80e:	f7fd f8af 	bl	8009970 <HAL_RCCEx_GetPeriphCLKFreq>
    if (sdmmc_clk != 0U)
 800c812:	2800      	cmp	r0, #0
 800c814:	d051      	beq.n	800c8ba <HAL_SD_ConfigWideBusOperation+0x16a>
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800c816:	6863      	ldr	r3, [r4, #4]
 800c818:	9304      	str	r3, [sp, #16]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800c81a:	68a3      	ldr	r3, [r4, #8]
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800c81c:	492a      	ldr	r1, [pc, #168]	; (800c8c8 <HAL_SD_ConfigWideBusOperation+0x178>)
 800c81e:	fbb0 f2f1 	udiv	r2, r0, r1
      Init.BusWide             = WideMode;
 800c822:	e9cd 3505 	strd	r3, r5, [sp, #20]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800c826:	6923      	ldr	r3, [r4, #16]
 800c828:	9307      	str	r3, [sp, #28]
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800c82a:	6963      	ldr	r3, [r4, #20]
 800c82c:	4293      	cmp	r3, r2
 800c82e:	d301      	bcc.n	800c834 <HAL_SD_ConfigWideBusOperation+0xe4>
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800c830:	9308      	str	r3, [sp, #32]
 800c832:	e00d      	b.n	800c850 <HAL_SD_ConfigWideBusOperation+0x100>
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800c834:	6de5      	ldr	r5, [r4, #92]	; 0x5c
 800c836:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800c83a:	d0f9      	beq.n	800c830 <HAL_SD_ConfigWideBusOperation+0xe0>
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800c83c:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800c840:	d12e      	bne.n	800c8a0 <HAL_SD_ConfigWideBusOperation+0x150>
        if (hsd->Init.ClockDiv == 0U)
 800c842:	bb3b      	cbnz	r3, 800c894 <HAL_SD_ConfigWideBusOperation+0x144>
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800c844:	4288      	cmp	r0, r1
 800c846:	d923      	bls.n	800c890 <HAL_SD_ConfigWideBusOperation+0x140>
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800c848:	4b20      	ldr	r3, [pc, #128]	; (800c8cc <HAL_SD_ConfigWideBusOperation+0x17c>)
 800c84a:	fbb0 f0f3 	udiv	r0, r0, r3
 800c84e:	9008      	str	r0, [sp, #32]
      Init.Transceiver = hsd->Init.Transceiver;
 800c850:	69a3      	ldr	r3, [r4, #24]
 800c852:	9309      	str	r3, [sp, #36]	; 0x24
      (void)SDMMC_Init(hsd->Instance, Init);
 800c854:	ab0a      	add	r3, sp, #40	; 0x28
 800c856:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 800c85a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800c85e:	ab04      	add	r3, sp, #16
 800c860:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c862:	6820      	ldr	r0, [r4, #0]
 800c864:	f000 fa36 	bl	800ccd4 <SDMMC_Init>
  HAL_StatusTypeDef status = HAL_OK;
 800c868:	2500      	movs	r5, #0
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800c86a:	6820      	ldr	r0, [r4, #0]
 800c86c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c870:	f000 fb62 	bl	800cf38 <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 800c874:	b130      	cbz	r0, 800c884 <HAL_SD_ConfigWideBusOperation+0x134>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c876:	6823      	ldr	r3, [r4, #0]
 800c878:	4a12      	ldr	r2, [pc, #72]	; (800c8c4 <HAL_SD_ConfigWideBusOperation+0x174>)
 800c87a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800c87c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c87e:	4318      	orrs	r0, r3
 800c880:	63a0      	str	r0, [r4, #56]	; 0x38
    status = HAL_ERROR;
 800c882:	2501      	movs	r5, #1
  hsd->State = HAL_SD_STATE_READY;
 800c884:	2301      	movs	r3, #1
}
 800c886:	4628      	mov	r0, r5
  hsd->State = HAL_SD_STATE_READY;
 800c888:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 800c88c:	b00b      	add	sp, #44	; 0x2c
 800c88e:	bd30      	pop	{r4, r5, pc}
            Init.ClockDiv = hsd->Init.ClockDiv;
 800c890:	2300      	movs	r3, #0
 800c892:	e7cd      	b.n	800c830 <HAL_SD_ConfigWideBusOperation+0xe0>
          if ((sdmmc_clk/(2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800c894:	005a      	lsls	r2, r3, #1
 800c896:	fbb0 f2f2 	udiv	r2, r0, r2
 800c89a:	428a      	cmp	r2, r1
 800c89c:	d9c8      	bls.n	800c830 <HAL_SD_ConfigWideBusOperation+0xe0>
 800c89e:	e7d3      	b.n	800c848 <HAL_SD_ConfigWideBusOperation+0xf8>
        if (hsd->Init.ClockDiv == 0U)
 800c8a0:	490b      	ldr	r1, [pc, #44]	; (800c8d0 <HAL_SD_ConfigWideBusOperation+0x180>)
 800c8a2:	b91b      	cbnz	r3, 800c8ac <HAL_SD_ConfigWideBusOperation+0x15c>
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800c8a4:	4288      	cmp	r0, r1
 800c8a6:	d9f3      	bls.n	800c890 <HAL_SD_ConfigWideBusOperation+0x140>
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800c8a8:	9208      	str	r2, [sp, #32]
 800c8aa:	e7d1      	b.n	800c850 <HAL_SD_ConfigWideBusOperation+0x100>
          if ((sdmmc_clk/(2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800c8ac:	005d      	lsls	r5, r3, #1
 800c8ae:	fbb0 f0f5 	udiv	r0, r0, r5
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800c8b2:	4288      	cmp	r0, r1
 800c8b4:	bf88      	it	hi
 800c8b6:	4613      	movhi	r3, r2
 800c8b8:	e7ba      	b.n	800c830 <HAL_SD_ConfigWideBusOperation+0xe0>
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800c8ba:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c8bc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c8c0:	63a3      	str	r3, [r4, #56]	; 0x38
 800c8c2:	e77b      	b.n	800c7bc <HAL_SD_ConfigWideBusOperation+0x6c>
 800c8c4:	1fe00fff 	.word	0x1fe00fff
 800c8c8:	02faf080 	.word	0x02faf080
 800c8cc:	05f5e100 	.word	0x05f5e100
 800c8d0:	017d7840 	.word	0x017d7840

0800c8d4 <HAL_SD_GetCardState>:
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c8d4:	6c81      	ldr	r1, [r0, #72]	; 0x48
{
 800c8d6:	b510      	push	{r4, lr}
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c8d8:	0409      	lsls	r1, r1, #16
{
 800c8da:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c8dc:	6800      	ldr	r0, [r0, #0]
 800c8de:	f000 fccb 	bl	800d278 <SDMMC_CmdSendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 800c8e2:	4601      	mov	r1, r0
 800c8e4:	b928      	cbnz	r0, 800c8f2 <HAL_SD_GetCardState+0x1e>
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800c8e6:	6820      	ldr	r0, [r4, #0]
 800c8e8:	f000 fa47 	bl	800cd7a <SDMMC_GetResponse>
}
 800c8ec:	f3c0 2043 	ubfx	r0, r0, #9, #4
 800c8f0:	bd10      	pop	{r4, pc}
    hsd->ErrorCode |= errorstate;
 800c8f2:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800c8f4:	4308      	orrs	r0, r1
 800c8f6:	63a0      	str	r0, [r4, #56]	; 0x38
  uint32_t resp1 = 0;
 800c8f8:	2000      	movs	r0, #0
 800c8fa:	e7f7      	b.n	800c8ec <HAL_SD_GetCardState+0x18>

0800c8fc <HAL_SD_Init>:
{
 800c8fc:	b570      	push	{r4, r5, r6, lr}
  if(hsd == NULL)
 800c8fe:	4604      	mov	r4, r0
{
 800c900:	b086      	sub	sp, #24
  if(hsd == NULL)
 800c902:	b918      	cbnz	r0, 800c90c <HAL_SD_Init+0x10>
    return HAL_ERROR;
 800c904:	2501      	movs	r5, #1
}
 800c906:	4628      	mov	r0, r5
 800c908:	b006      	add	sp, #24
 800c90a:	bd70      	pop	{r4, r5, r6, pc}
  if(hsd->State == HAL_SD_STATE_RESET)
 800c90c:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 800c910:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800c914:	b913      	cbnz	r3, 800c91c <HAL_SD_Init+0x20>
    hsd->Lock = HAL_UNLOCKED;
 800c916:	7702      	strb	r2, [r0, #28]
    HAL_SD_MspInit(hsd);
 800c918:	f7ff fa5a 	bl	800bdd0 <HAL_SD_MspInit>
  hsd->State = HAL_SD_STATE_BUSY;
 800c91c:	2303      	movs	r3, #3
 800c91e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800c922:	4620      	mov	r0, r4
 800c924:	f7ff fcea 	bl	800c2fc <HAL_SD_InitCard>
 800c928:	2800      	cmp	r0, #0
 800c92a:	d1eb      	bne.n	800c904 <HAL_SD_Init+0x8>
  if( HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800c92c:	a901      	add	r1, sp, #4
 800c92e:	4620      	mov	r0, r4
 800c930:	f7ff fe3e 	bl	800c5b0 <HAL_SD_GetCardStatus>
 800c934:	2800      	cmp	r0, #0
 800c936:	d1e5      	bne.n	800c904 <HAL_SD_Init+0x8>
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800c938:	6be1      	ldr	r1, [r4, #60]	; 0x3c
  speedgrade = CardStatus.UhsSpeedGrade;
 800c93a:	f89d 2014 	ldrb.w	r2, [sp, #20]
  unitsize = CardStatus.UhsAllocationUnitSize;
 800c93e:	f89d 3015 	ldrb.w	r3, [sp, #21]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800c942:	2901      	cmp	r1, #1
  speedgrade = CardStatus.UhsSpeedGrade;
 800c944:	b2d2      	uxtb	r2, r2
  unitsize = CardStatus.UhsAllocationUnitSize;
 800c946:	b2db      	uxtb	r3, r3
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800c948:	d11c      	bne.n	800c984 <HAL_SD_Init+0x88>
 800c94a:	4313      	orrs	r3, r2
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800c94c:	bf14      	ite	ne
 800c94e:	f44f 7300 	movne.w	r3, #512	; 0x200
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800c952:	f44f 7380 	moveq.w	r3, #256	; 0x100
 800c956:	65e3      	str	r3, [r4, #92]	; 0x5c
  if(HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800c958:	68e1      	ldr	r1, [r4, #12]
 800c95a:	4620      	mov	r0, r4
 800c95c:	f7ff fef8 	bl	800c750 <HAL_SD_ConfigWideBusOperation>
 800c960:	4605      	mov	r5, r0
 800c962:	2800      	cmp	r0, #0
 800c964:	d1ce      	bne.n	800c904 <HAL_SD_Init+0x8>
  tickstart = HAL_GetTick();
 800c966:	f7fa fbbd 	bl	80070e4 <HAL_GetTick>
 800c96a:	4606      	mov	r6, r0
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800c96c:	4620      	mov	r0, r4
 800c96e:	f7ff ffb1 	bl	800c8d4 <HAL_SD_GetCardState>
 800c972:	2804      	cmp	r0, #4
 800c974:	d108      	bne.n	800c988 <HAL_SD_Init+0x8c>
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800c976:	2300      	movs	r3, #0
 800c978:	63a3      	str	r3, [r4, #56]	; 0x38
  hsd->Context = SD_CONTEXT_NONE;
 800c97a:	6323      	str	r3, [r4, #48]	; 0x30
  hsd->State = HAL_SD_STATE_READY;
 800c97c:	2301      	movs	r3, #1
 800c97e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 800c982:	e7c0      	b.n	800c906 <HAL_SD_Init+0xa>
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800c984:	65e0      	str	r0, [r4, #92]	; 0x5c
 800c986:	e7e7      	b.n	800c958 <HAL_SD_Init+0x5c>
    if((HAL_GetTick()-tickstart) >=  SDMMC_DATATIMEOUT)
 800c988:	f7fa fbac 	bl	80070e4 <HAL_GetTick>
 800c98c:	1b80      	subs	r0, r0, r6
 800c98e:	3001      	adds	r0, #1
 800c990:	d1ec      	bne.n	800c96c <HAL_SD_Init+0x70>
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800c992:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800c996:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State= HAL_SD_STATE_READY;
 800c998:	2301      	movs	r3, #1
 800c99a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800c99e:	2300      	movs	r3, #0
 800c9a0:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_TIMEOUT;
 800c9a2:	2503      	movs	r5, #3
 800c9a4:	e7af      	b.n	800c906 <HAL_SD_Init+0xa>
	...

0800c9a8 <SD_HighSpeed>:
{
 800c9a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t SD_hs[16]  = {0};
 800c9ac:	2640      	movs	r6, #64	; 0x40
{
 800c9ae:	b096      	sub	sp, #88	; 0x58
 800c9b0:	4605      	mov	r5, r0
  uint32_t SD_hs[16]  = {0};
 800c9b2:	4632      	mov	r2, r6
 800c9b4:	2100      	movs	r1, #0
 800c9b6:	a806      	add	r0, sp, #24
 800c9b8:	f000 fe3c 	bl	800d634 <memset>
  uint32_t Timeout = HAL_GetTick();
 800c9bc:	f7fa fb92 	bl	80070e4 <HAL_GetTick>
  if(hsd->SdCard.CardSpeed == CARD_NORMAL_SPEED)
 800c9c0:	6deb      	ldr	r3, [r5, #92]	; 0x5c
  uint32_t Timeout = HAL_GetTick();
 800c9c2:	4680      	mov	r8, r0
  if(hsd->SdCard.CardSpeed == CARD_NORMAL_SPEED)
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d066      	beq.n	800ca96 <SD_HighSpeed+0xee>
  if(hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800c9c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c9cc:	d004      	beq.n	800c9d8 <SD_HighSpeed+0x30>
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 800c9ce:	2400      	movs	r4, #0
}
 800c9d0:	4620      	mov	r0, r4
 800c9d2:	b016      	add	sp, #88	; 0x58
 800c9d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hsd->Instance->DCTRL = 0;
 800c9d8:	6828      	ldr	r0, [r5, #0]
 800c9da:	2300      	movs	r3, #0
 800c9dc:	62c3      	str	r3, [r0, #44]	; 0x2c
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800c9de:	4631      	mov	r1, r6
 800c9e0:	f000 faaa 	bl	800cf38 <SDMMC_CmdBlockLength>
    if (errorstate != HAL_SD_ERROR_NONE)
 800c9e4:	4604      	mov	r4, r0
 800c9e6:	2800      	cmp	r0, #0
 800c9e8:	d1f2      	bne.n	800c9d0 <SD_HighSpeed+0x28>
    sdmmc_datainitstructure.DataTimeOut   = SDMMC_DATATIMEOUT;
 800c9ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    sdmmc_datainitstructure.DataLength    = 64U;
 800c9ee:	e9cd 3600 	strd	r3, r6, [sp]
    sdmmc_datainitstructure.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800c9f2:	2260      	movs	r2, #96	; 0x60
 800c9f4:	2302      	movs	r3, #2
 800c9f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
    sdmmc_datainitstructure.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800c9fa:	9004      	str	r0, [sp, #16]
    sdmmc_datainitstructure.DPSM          = SDMMC_DPSM_ENABLE;
 800c9fc:	2301      	movs	r3, #1
    if ( SDMMC_ConfigData(hsd->Instance, &sdmmc_datainitstructure) != HAL_OK)
 800c9fe:	6828      	ldr	r0, [r5, #0]
    sdmmc_datainitstructure.DPSM          = SDMMC_DPSM_ENABLE;
 800ca00:	9305      	str	r3, [sp, #20]
    if ( SDMMC_ConfigData(hsd->Instance, &sdmmc_datainitstructure) != HAL_OK)
 800ca02:	4669      	mov	r1, sp
 800ca04:	f000 f9bc 	bl	800cd80 <SDMMC_ConfigData>
 800ca08:	2800      	cmp	r0, #0
 800ca0a:	d147      	bne.n	800ca9c <SD_HighSpeed+0xf4>
    errorstate = SDMMC_CmdSwitch(hsd->Instance,SDMMC_SDR25_SWITCH_PATTERN);
 800ca0c:	4925      	ldr	r1, [pc, #148]	; (800caa4 <SD_HighSpeed+0xfc>)
 800ca0e:	6828      	ldr	r0, [r5, #0]
 800ca10:	f000 fbfd 	bl	800d20e <SDMMC_CmdSwitch>
    if(errorstate != HAL_SD_ERROR_NONE)
 800ca14:	4604      	mov	r4, r0
 800ca16:	2800      	cmp	r0, #0
 800ca18:	d1da      	bne.n	800c9d0 <SD_HighSpeed+0x28>
  uint32_t count, loop = 0 ;
 800ca1a:	4607      	mov	r7, r0
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND| SDMMC_FLAG_DATAEND ))
 800ca1c:	f240 592a 	movw	r9, #1322	; 0x52a
 800ca20:	682b      	ldr	r3, [r5, #0]
 800ca22:	6b5e      	ldr	r6, [r3, #52]	; 0x34
 800ca24:	ea16 0609 	ands.w	r6, r6, r9
 800ca28:	d005      	beq.n	800ca36 <SD_HighSpeed+0x8e>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800ca2a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ca2c:	0710      	lsls	r0, r2, #28
 800ca2e:	d51e      	bpl.n	800ca6e <SD_HighSpeed+0xc6>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800ca30:	2208      	movs	r2, #8
 800ca32:	639a      	str	r2, [r3, #56]	; 0x38
      return errorstate;
 800ca34:	e7cc      	b.n	800c9d0 <SD_HighSpeed+0x28>
      if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800ca36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ca38:	041b      	lsls	r3, r3, #16
 800ca3a:	d50b      	bpl.n	800ca54 <SD_HighSpeed+0xac>
 800ca3c:	ab06      	add	r3, sp, #24
 800ca3e:	eb03 1a47 	add.w	sl, r3, r7, lsl #5
          SD_hs[(8U*loop)+count]  = SDMMC_ReadFIFO(hsd->Instance);
 800ca42:	6828      	ldr	r0, [r5, #0]
 800ca44:	f000 f960 	bl	800cd08 <SDMMC_ReadFIFO>
        for (count = 0U; count < 8U; count++)
 800ca48:	3601      	adds	r6, #1
 800ca4a:	2e08      	cmp	r6, #8
          SD_hs[(8U*loop)+count]  = SDMMC_ReadFIFO(hsd->Instance);
 800ca4c:	f84a 0b04 	str.w	r0, [sl], #4
        for (count = 0U; count < 8U; count++)
 800ca50:	d1f7      	bne.n	800ca42 <SD_HighSpeed+0x9a>
        loop ++;
 800ca52:	3701      	adds	r7, #1
      if((HAL_GetTick()-Timeout) >=  SDMMC_DATATIMEOUT)
 800ca54:	f7fa fb46 	bl	80070e4 <HAL_GetTick>
 800ca58:	eba0 0008 	sub.w	r0, r0, r8
 800ca5c:	3001      	adds	r0, #1
 800ca5e:	d1df      	bne.n	800ca20 <SD_HighSpeed+0x78>
        hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800ca60:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
        hsd->State= HAL_SD_STATE_READY;
 800ca64:	2301      	movs	r3, #1
        hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800ca66:	63ac      	str	r4, [r5, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800ca68:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
        return HAL_SD_ERROR_TIMEOUT;
 800ca6c:	e7b0      	b.n	800c9d0 <SD_HighSpeed+0x28>
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800ca6e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ca70:	0791      	lsls	r1, r2, #30
 800ca72:	d502      	bpl.n	800ca7a <SD_HighSpeed+0xd2>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800ca74:	2402      	movs	r4, #2
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800ca76:	639c      	str	r4, [r3, #56]	; 0x38
      return errorstate;
 800ca78:	e7aa      	b.n	800c9d0 <SD_HighSpeed+0x28>
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800ca7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ca7c:	0692      	lsls	r2, r2, #26
 800ca7e:	d501      	bpl.n	800ca84 <SD_HighSpeed+0xdc>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800ca80:	2420      	movs	r4, #32
 800ca82:	e7f8      	b.n	800ca76 <SD_HighSpeed+0xce>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800ca84:	4a08      	ldr	r2, [pc, #32]	; (800caa8 <SD_HighSpeed+0x100>)
 800ca86:	639a      	str	r2, [r3, #56]	; 0x38
    if ((((uint8_t*)SD_hs)[13] & 2U) != 2U)
 800ca88:	f89d 3025 	ldrb.w	r3, [sp, #37]	; 0x25
 800ca8c:	079b      	lsls	r3, r3, #30
 800ca8e:	d49e      	bmi.n	800c9ce <SD_HighSpeed+0x26>
      errorstate = SDMMC_ERROR_UNSUPPORTED_FEATURE;
 800ca90:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
 800ca94:	e79c      	b.n	800c9d0 <SD_HighSpeed+0x28>
     return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ca96:	f04f 6480 	mov.w	r4, #67108864	; 0x4000000
 800ca9a:	e799      	b.n	800c9d0 <SD_HighSpeed+0x28>
      return (HAL_SD_ERROR_GENERAL_UNKNOWN_ERR);
 800ca9c:	f44f 3480 	mov.w	r4, #65536	; 0x10000
 800caa0:	e796      	b.n	800c9d0 <SD_HighSpeed+0x28>
 800caa2:	bf00      	nop
 800caa4:	80ffff01 	.word	0x80ffff01
 800caa8:	18000f3a 	.word	0x18000f3a

0800caac <HAL_SD_ConfigSpeedBusOperation>:
{
 800caac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  hsd->State = HAL_SD_STATE_BUSY;
 800cab0:	2303      	movs	r3, #3
 800cab2:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  if(hsd->Init.Transceiver == SDMMC_TRANSCEIVER_ENABLE)
 800cab6:	6983      	ldr	r3, [r0, #24]
 800cab8:	2b01      	cmp	r3, #1
{
 800caba:	b096      	sub	sp, #88	; 0x58
 800cabc:	4604      	mov	r4, r0
  if(hsd->Init.Transceiver == SDMMC_TRANSCEIVER_ENABLE)
 800cabe:	f040 80cf 	bne.w	800cc60 <HAL_SD_ConfigSpeedBusOperation+0x1b4>
    switch (SpeedMode)
 800cac2:	2904      	cmp	r1, #4
 800cac4:	f200 80eb 	bhi.w	800cc9e <HAL_SD_ConfigSpeedBusOperation+0x1f2>
 800cac8:	e8df f011 	tbh	[pc, r1, lsl #1]
 800cacc:	00150005 	.word	0x00150005
 800cad0:	001e00dc 	.word	0x001e00dc
 800cad4:	0031      	.short	0x0031
        if ((hsd->SdCard.CardSpeed  == CARD_ULTRA_HIGH_SPEED) ||
 800cad6:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 800cad8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cadc:	d002      	beq.n	800cae4 <HAL_SD_ConfigSpeedBusOperation+0x38>
 800cade:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800cae0:	2a01      	cmp	r2, #1
 800cae2:	d10a      	bne.n	800cafa <HAL_SD_ConfigSpeedBusOperation+0x4e>
          hsd->Instance->CLKCR |= 0x00100000U;
 800cae4:	6822      	ldr	r2, [r4, #0]
 800cae6:	6853      	ldr	r3, [r2, #4]
 800cae8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800caec:	6053      	str	r3, [r2, #4]
          if (SD_UltraHighSpeed(hsd) != HAL_SD_ERROR_NONE)
 800caee:	4620      	mov	r0, r4
 800caf0:	f7ff f8e6 	bl	800bcc0 <SD_UltraHighSpeed>
 800caf4:	b920      	cbnz	r0, 800cb00 <HAL_SD_ConfigSpeedBusOperation+0x54>
    switch (SpeedMode)
 800caf6:	2500      	movs	r5, #0
 800caf8:	e063      	b.n	800cbc2 <HAL_SD_ConfigSpeedBusOperation+0x116>
        else if (hsd->SdCard.CardSpeed  == CARD_HIGH_SPEED)
 800cafa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
            (hsd->SdCard.CardSpeed  == CARD_HIGH_SPEED) ||
 800cafe:	d1fa      	bne.n	800caf6 <HAL_SD_ConfigSpeedBusOperation+0x4a>
          if (SD_HighSpeed(hsd) != HAL_SD_ERROR_NONE)
 800cb00:	4620      	mov	r0, r4
 800cb02:	f7ff ff51 	bl	800c9a8 <SD_HighSpeed>
 800cb06:	e00f      	b.n	800cb28 <HAL_SD_ConfigSpeedBusOperation+0x7c>
        if ((hsd->SdCard.CardSpeed  == CARD_ULTRA_HIGH_SPEED) ||
 800cb08:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 800cb0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cb0e:	d003      	beq.n	800cb18 <HAL_SD_ConfigSpeedBusOperation+0x6c>
 800cb10:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800cb12:	2b01      	cmp	r3, #1
 800cb14:	f040 8089 	bne.w	800cc2a <HAL_SD_ConfigSpeedBusOperation+0x17e>
          hsd->Instance->CLKCR |= 0x00100000U;
 800cb18:	6822      	ldr	r2, [r4, #0]
 800cb1a:	6853      	ldr	r3, [r2, #4]
 800cb1c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cb20:	6053      	str	r3, [r2, #4]
          if (SD_UltraHighSpeed(hsd) != HAL_SD_ERROR_NONE)
 800cb22:	4620      	mov	r0, r4
 800cb24:	f7ff f8cc 	bl	800bcc0 <SD_UltraHighSpeed>
          if (SD_HighSpeed(hsd) != HAL_SD_ERROR_NONE)
 800cb28:	2800      	cmp	r0, #0
 800cb2a:	d0e4      	beq.n	800caf6 <HAL_SD_ConfigSpeedBusOperation+0x4a>
 800cb2c:	e07d      	b.n	800cc2a <HAL_SD_ConfigSpeedBusOperation+0x17e>
        if ((hsd->SdCard.CardSpeed  == CARD_ULTRA_HIGH_SPEED) ||
 800cb2e:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 800cb30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cb34:	d002      	beq.n	800cb3c <HAL_SD_ConfigSpeedBusOperation+0x90>
 800cb36:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800cb38:	2b01      	cmp	r3, #1
 800cb3a:	d176      	bne.n	800cc2a <HAL_SD_ConfigSpeedBusOperation+0x17e>
          hsd->Instance->CLKCR |= 0x00100000U;
 800cb3c:	6822      	ldr	r2, [r4, #0]
 800cb3e:	6853      	ldr	r3, [r2, #4]
  */
static uint32_t SD_DDR_Mode(SD_HandleTypeDef *hsd)
{
  uint32_t errorstate = HAL_SD_ERROR_NONE;
  SDMMC_DataInitTypeDef sdmmc_datainitstructure;
  uint32_t SD_hs[16]  = {0};
 800cb40:	2540      	movs	r5, #64	; 0x40
          hsd->Instance->CLKCR |= 0x00100000U;
 800cb42:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cb46:	6053      	str	r3, [r2, #4]
  uint32_t SD_hs[16]  = {0};
 800cb48:	2100      	movs	r1, #0
 800cb4a:	462a      	mov	r2, r5
 800cb4c:	a806      	add	r0, sp, #24
 800cb4e:	f000 fd71 	bl	800d634 <memset>
  uint32_t count, loop = 0 ;
  uint32_t Timeout = HAL_GetTick();
 800cb52:	f7fa fac7 	bl	80070e4 <HAL_GetTick>

  if(hsd->SdCard.CardSpeed == CARD_NORMAL_SPEED)
 800cb56:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  uint32_t Timeout = HAL_GetTick();
 800cb58:	4680      	mov	r8, r0
  if(hsd->SdCard.CardSpeed == CARD_NORMAL_SPEED)
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	d065      	beq.n	800cc2a <HAL_SD_ConfigSpeedBusOperation+0x17e>
  {
     /* Standard Speed Card <= 12.5Mhz  */
     return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
  }

  if((hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED) &&
 800cb5e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cb62:	d1c8      	bne.n	800caf6 <HAL_SD_ConfigSpeedBusOperation+0x4a>
 800cb64:	69a6      	ldr	r6, [r4, #24]
 800cb66:	2e01      	cmp	r6, #1
 800cb68:	d1c5      	bne.n	800caf6 <HAL_SD_ConfigSpeedBusOperation+0x4a>
     (hsd->Init.Transceiver == SDMMC_TRANSCEIVER_ENABLE))
  {
    /* Initialize the Data control register */
    hsd->Instance->DCTRL = 0;
 800cb6a:	6820      	ldr	r0, [r4, #0]
 800cb6c:	2300      	movs	r3, #0
 800cb6e:	62c3      	str	r3, [r0, #44]	; 0x2c
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800cb70:	4629      	mov	r1, r5
 800cb72:	f000 f9e1 	bl	800cf38 <SDMMC_CmdBlockLength>

    if (errorstate != HAL_SD_ERROR_NONE)
 800cb76:	2800      	cmp	r0, #0
 800cb78:	d157      	bne.n	800cc2a <HAL_SD_ConfigSpeedBusOperation+0x17e>
    {
      return errorstate;
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    sdmmc_datainitstructure.DataTimeOut   = SDMMC_DATATIMEOUT;
 800cb7a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    sdmmc_datainitstructure.DataLength    = 64U;
 800cb7e:	e9cd 3500 	strd	r3, r5, [sp]
    sdmmc_datainitstructure.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B ;
    sdmmc_datainitstructure.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
    sdmmc_datainitstructure.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
    sdmmc_datainitstructure.DPSM          = SDMMC_DPSM_ENABLE;
 800cb82:	e9cd 0604 	strd	r0, r6, [sp, #16]
    sdmmc_datainitstructure.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800cb86:	2260      	movs	r2, #96	; 0x60
 800cb88:	2302      	movs	r3, #2

    if ( SDMMC_ConfigData(hsd->Instance, &sdmmc_datainitstructure) != HAL_OK)
 800cb8a:	6820      	ldr	r0, [r4, #0]
 800cb8c:	4669      	mov	r1, sp
    sdmmc_datainitstructure.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800cb8e:	e9cd 2302 	strd	r2, r3, [sp, #8]
    if ( SDMMC_ConfigData(hsd->Instance, &sdmmc_datainitstructure) != HAL_OK)
 800cb92:	f000 f8f5 	bl	800cd80 <SDMMC_ConfigData>
 800cb96:	4605      	mov	r5, r0
 800cb98:	2800      	cmp	r0, #0
 800cb9a:	d146      	bne.n	800cc2a <HAL_SD_ConfigSpeedBusOperation+0x17e>
    {
      return (HAL_SD_ERROR_GENERAL_UNKNOWN_ERR);
    }

    errorstate = SDMMC_CmdSwitch(hsd->Instance, SDMMC_DDR50_SWITCH_PATTERN);
 800cb9c:	494a      	ldr	r1, [pc, #296]	; (800ccc8 <HAL_SD_ConfigSpeedBusOperation+0x21c>)
 800cb9e:	6820      	ldr	r0, [r4, #0]
 800cba0:	f000 fb35 	bl	800d20e <SDMMC_CmdSwitch>
    if(errorstate != HAL_SD_ERROR_NONE)
 800cba4:	4607      	mov	r7, r0
 800cba6:	2800      	cmp	r0, #0
 800cba8:	d13f      	bne.n	800cc2a <HAL_SD_ConfigSpeedBusOperation+0x17e>
    {
      return errorstate;
    }

    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND| SDMMC_FLAG_DATAEND ))
 800cbaa:	f240 592a 	movw	r9, #1322	; 0x52a
 800cbae:	6823      	ldr	r3, [r4, #0]
 800cbb0:	6b5e      	ldr	r6, [r3, #52]	; 0x34
 800cbb2:	ea16 0609 	ands.w	r6, r6, r9
 800cbb6:	d01d      	beq.n	800cbf4 <HAL_SD_ConfigSpeedBusOperation+0x148>
        hsd->State= HAL_SD_STATE_READY;
        return HAL_SD_ERROR_TIMEOUT;
      }
    }

    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800cbb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cbba:	0710      	lsls	r0, r2, #28
 800cbbc:	d53b      	bpl.n	800cc36 <HAL_SD_ConfigSpeedBusOperation+0x18a>
    {
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800cbbe:	2208      	movs	r2, #8
 800cbc0:	639a      	str	r2, [r3, #56]	; 0x38
  tickstart = HAL_GetTick();
 800cbc2:	f7fa fa8f 	bl	80070e4 <HAL_GetTick>
 800cbc6:	4606      	mov	r6, r0
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800cbc8:	4620      	mov	r0, r4
 800cbca:	f7ff fe83 	bl	800c8d4 <HAL_SD_GetCardState>
 800cbce:	2804      	cmp	r0, #4
 800cbd0:	d169      	bne.n	800cca6 <HAL_SD_ConfigSpeedBusOperation+0x1fa>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800cbd2:	6820      	ldr	r0, [r4, #0]
 800cbd4:	f44f 7100 	mov.w	r1, #512	; 0x200
 800cbd8:	f000 f9ae 	bl	800cf38 <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 800cbdc:	b130      	cbz	r0, 800cbec <HAL_SD_ConfigSpeedBusOperation+0x140>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cbde:	6823      	ldr	r3, [r4, #0]
 800cbe0:	4a3a      	ldr	r2, [pc, #232]	; (800cccc <HAL_SD_ConfigSpeedBusOperation+0x220>)
 800cbe2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800cbe4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800cbe6:	4318      	orrs	r0, r3
 800cbe8:	63a0      	str	r0, [r4, #56]	; 0x38
    status = HAL_ERROR;
 800cbea:	2501      	movs	r5, #1
  hsd->State = HAL_SD_STATE_READY;
 800cbec:	2301      	movs	r3, #1
 800cbee:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return status;
 800cbf2:	e064      	b.n	800ccbe <HAL_SD_ConfigSpeedBusOperation+0x212>
      if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800cbf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cbf6:	041b      	lsls	r3, r3, #16
 800cbf8:	d50b      	bpl.n	800cc12 <HAL_SD_ConfigSpeedBusOperation+0x166>
 800cbfa:	ab06      	add	r3, sp, #24
 800cbfc:	eb03 1a47 	add.w	sl, r3, r7, lsl #5
          SD_hs[(8U*loop)+count]  = SDMMC_ReadFIFO(hsd->Instance);
 800cc00:	6820      	ldr	r0, [r4, #0]
 800cc02:	f000 f881 	bl	800cd08 <SDMMC_ReadFIFO>
        for (count = 0U; count < 8U; count++)
 800cc06:	3601      	adds	r6, #1
 800cc08:	2e08      	cmp	r6, #8
          SD_hs[(8U*loop)+count]  = SDMMC_ReadFIFO(hsd->Instance);
 800cc0a:	f84a 0b04 	str.w	r0, [sl], #4
        for (count = 0U; count < 8U; count++)
 800cc0e:	d1f7      	bne.n	800cc00 <HAL_SD_ConfigSpeedBusOperation+0x154>
        loop ++;
 800cc10:	3701      	adds	r7, #1
      if((HAL_GetTick()-Timeout) >=  SDMMC_DATATIMEOUT)
 800cc12:	f7fa fa67 	bl	80070e4 <HAL_GetTick>
 800cc16:	eba0 0008 	sub.w	r0, r0, r8
 800cc1a:	3001      	adds	r0, #1
 800cc1c:	d1c7      	bne.n	800cbae <HAL_SD_ConfigSpeedBusOperation+0x102>
        hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800cc1e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800cc22:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800cc24:	2301      	movs	r3, #1
 800cc26:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800cc2a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800cc2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
        hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800cc30:	63a3      	str	r3, [r4, #56]	; 0x38
        status = HAL_ERROR;
 800cc32:	2501      	movs	r5, #1
        break;
 800cc34:	e7c5      	b.n	800cbc2 <HAL_SD_ConfigSpeedBusOperation+0x116>

      return errorstate;
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800cc36:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cc38:	0791      	lsls	r1, r2, #30
 800cc3a:	d502      	bpl.n	800cc42 <HAL_SD_ConfigSpeedBusOperation+0x196>
    {
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800cc3c:	2202      	movs	r2, #2

      return errorstate;
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
    {
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800cc3e:	639a      	str	r2, [r3, #56]	; 0x38

      errorstate = SDMMC_ERROR_RX_OVERRUN;

      return errorstate;
 800cc40:	e7f3      	b.n	800cc2a <HAL_SD_ConfigSpeedBusOperation+0x17e>
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800cc42:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cc44:	0692      	lsls	r2, r2, #26
 800cc46:	d501      	bpl.n	800cc4c <HAL_SD_ConfigSpeedBusOperation+0x1a0>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800cc48:	2220      	movs	r2, #32
 800cc4a:	e7f8      	b.n	800cc3e <HAL_SD_ConfigSpeedBusOperation+0x192>
    {
      /* No error flag set */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800cc4c:	4a20      	ldr	r2, [pc, #128]	; (800ccd0 <HAL_SD_ConfigSpeedBusOperation+0x224>)
 800cc4e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Test if the switch mode  is ok */
    if ((((uint8_t*)SD_hs)[13] & 2U) != 2U)
 800cc50:	f89d 3025 	ldrb.w	r3, [sp, #37]	; 0x25
 800cc54:	079b      	lsls	r3, r3, #30
 800cc56:	d5e8      	bpl.n	800cc2a <HAL_SD_ConfigSpeedBusOperation+0x17e>
    else
    {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
      hsd->DriveTransceiver_1_8V_Callback(SET);
#else
      HAL_SDEx_DriveTransceiver_1_8V_Callback(SET);
 800cc58:	2001      	movs	r0, #1
 800cc5a:	f7fa fab3 	bl	80071c4 <HAL_SDEx_DriveTransceiver_1_8V_Callback>
 800cc5e:	e7b0      	b.n	800cbc2 <HAL_SD_ConfigSpeedBusOperation+0x116>
    switch (SpeedMode)
 800cc60:	2901      	cmp	r1, #1
 800cc62:	f43f af48 	beq.w	800caf6 <HAL_SD_ConfigSpeedBusOperation+0x4a>
 800cc66:	2902      	cmp	r1, #2
 800cc68:	d00c      	beq.n	800cc84 <HAL_SD_ConfigSpeedBusOperation+0x1d8>
 800cc6a:	b9c1      	cbnz	r1, 800cc9e <HAL_SD_ConfigSpeedBusOperation+0x1f2>
        if ((hsd->SdCard.CardSpeed  == CARD_ULTRA_HIGH_SPEED) ||
 800cc6c:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 800cc6e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cc72:	f43f af45 	beq.w	800cb00 <HAL_SD_ConfigSpeedBusOperation+0x54>
 800cc76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cc7a:	f43f af41 	beq.w	800cb00 <HAL_SD_ConfigSpeedBusOperation+0x54>
            (hsd->SdCard.CardSpeed  == CARD_HIGH_SPEED) ||
 800cc7e:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800cc80:	2b01      	cmp	r3, #1
 800cc82:	e73c      	b.n	800cafe <HAL_SD_ConfigSpeedBusOperation+0x52>
        if ((hsd->SdCard.CardSpeed  == CARD_ULTRA_HIGH_SPEED) ||
 800cc84:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800cc86:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cc8a:	f43f af39 	beq.w	800cb00 <HAL_SD_ConfigSpeedBusOperation+0x54>
 800cc8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cc92:	f43f af35 	beq.w	800cb00 <HAL_SD_ConfigSpeedBusOperation+0x54>
            (hsd->SdCard.CardSpeed  == CARD_HIGH_SPEED) ||
 800cc96:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800cc98:	2b01      	cmp	r3, #1
 800cc9a:	d1c6      	bne.n	800cc2a <HAL_SD_ConfigSpeedBusOperation+0x17e>
 800cc9c:	e730      	b.n	800cb00 <HAL_SD_ConfigSpeedBusOperation+0x54>
        hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800cc9e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800cca0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800cca4:	e7c4      	b.n	800cc30 <HAL_SD_ConfigSpeedBusOperation+0x184>
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800cca6:	f7fa fa1d 	bl	80070e4 <HAL_GetTick>
 800ccaa:	1b80      	subs	r0, r0, r6
 800ccac:	3001      	adds	r0, #1
 800ccae:	d18b      	bne.n	800cbc8 <HAL_SD_ConfigSpeedBusOperation+0x11c>
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800ccb0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ccb4:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ccb6:	2301      	movs	r3, #1
 800ccb8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      return HAL_TIMEOUT;
 800ccbc:	2503      	movs	r5, #3
}
 800ccbe:	4628      	mov	r0, r5
 800ccc0:	b016      	add	sp, #88	; 0x58
 800ccc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ccc6:	bf00      	nop
 800ccc8:	80ffff04 	.word	0x80ffff04
 800cccc:	1fe00fff 	.word	0x1fe00fff
 800ccd0:	18000f3a 	.word	0x18000f3a

0800ccd4 <SDMMC_Init>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Init SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800ccd4:	b084      	sub	sp, #16
 800ccd6:	b510      	push	{r4, lr}
 800ccd8:	ac03      	add	r4, sp, #12
 800ccda:	e884 000e 	stmia.w	r4, {r1, r2, r3}

  /* Set SDMMC configuration parameters */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  tmpreg |= Init.ClockBypass;
#endif
  tmpreg |= (Init.ClockEdge           |\
 800ccde:	9b03      	ldr	r3, [sp, #12]
             Init.HardwareFlowControl |\
             Init.ClockDiv
             );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800cce0:	6841      	ldr	r1, [r0, #4]
  tmpreg |= (Init.ClockEdge           |\
 800cce2:	4313      	orrs	r3, r2
             Init.ClockPowerSave      |\
 800cce4:	9a05      	ldr	r2, [sp, #20]
 800cce6:	4313      	orrs	r3, r2
             Init.BusWide             |\
 800cce8:	9a06      	ldr	r2, [sp, #24]
 800ccea:	4313      	orrs	r3, r2
             Init.HardwareFlowControl |\
 800ccec:	9a07      	ldr	r2, [sp, #28]

  return HAL_OK;
}
 800ccee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
             Init.HardwareFlowControl |\
 800ccf2:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800ccf4:	4a03      	ldr	r2, [pc, #12]	; (800cd04 <SDMMC_Init+0x30>)
 800ccf6:	400a      	ands	r2, r1
 800ccf8:	4313      	orrs	r3, r2
 800ccfa:	6043      	str	r3, [r0, #4]
}
 800ccfc:	b004      	add	sp, #16
 800ccfe:	2000      	movs	r0, #0
 800cd00:	4770      	bx	lr
 800cd02:	bf00      	nop
 800cd04:	ffc02c00 	.word	0xffc02c00

0800cd08 <SDMMC_ReadFIFO>:
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800cd08:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
}
 800cd0c:	4770      	bx	lr

0800cd0e <SDMMC_WriteFIFO>:
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 800cd0e:	680b      	ldr	r3, [r1, #0]
 800cd10:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80

  return HAL_OK;
}
 800cd14:	2000      	movs	r0, #0
 800cd16:	4770      	bx	lr

0800cd18 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800cd18:	b508      	push	{r3, lr}
  /* Set power state to ON */
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 800cd1a:	6803      	ldr	r3, [r0, #0]
 800cd1c:	f043 0303 	orr.w	r3, r3, #3
 800cd20:	6003      	str	r3, [r0, #0]
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800cd22:	2002      	movs	r0, #2
 800cd24:	f7f6 fdf7 	bl	8003916 <HAL_Delay>

  return HAL_OK;
}
 800cd28:	2000      	movs	r0, #0
 800cd2a:	bd08      	pop	{r3, pc}

0800cd2c <SDMMC_PowerState_Cycle>:
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_Cycle(SDMMC_TypeDef *SDMMCx)
{
  /* Set power state to Power Cycle*/
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL_1;
 800cd2c:	6803      	ldr	r3, [r0, #0]
 800cd2e:	f043 0302 	orr.w	r3, r3, #2
 800cd32:	6003      	str	r3, [r0, #0]

  return HAL_OK;
}
 800cd34:	2000      	movs	r0, #0
 800cd36:	4770      	bx	lr

0800cd38 <SDMMC_PowerState_OFF>:
  */
HAL_StatusTypeDef SDMMC_PowerState_OFF(SDMMC_TypeDef *SDMMCx)
{
  /* Set power state to OFF */
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  SDMMCx->POWER &= ~(SDMMC_POWER_PWRCTRL);
 800cd38:	6803      	ldr	r3, [r0, #0]
 800cd3a:	f023 0303 	bic.w	r3, r3, #3
 800cd3e:	6003      	str	r3, [r0, #0]
#else
  SDMMCx->POWER = (uint32_t)0x00000000;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  return HAL_OK;
}
 800cd40:	2000      	movs	r0, #0
 800cd42:	4770      	bx	lr

0800cd44 <SDMMC_GetPowerState>:
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800cd44:	6800      	ldr	r0, [r0, #0]
}
 800cd46:	f000 0003 	and.w	r0, r0, #3
 800cd4a:	4770      	bx	lr

0800cd4c <SDMMC_SendCommand>:
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800cd4c:	680b      	ldr	r3, [r1, #0]
{
 800cd4e:	b510      	push	{r4, lr}
  SDMMCx->ARG = Command->Argument;
 800cd50:	6083      	str	r3, [r0, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800cd52:	e9d1 3201 	ldrd	r3, r2, [r1, #4]
 800cd56:	4313      	orrs	r3, r2
                       Command->Response         |\
 800cd58:	68ca      	ldr	r2, [r1, #12]
                       Command->WaitForInterrupt |\
                       Command->CPSM);

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cd5a:	68c4      	ldr	r4, [r0, #12]
                       Command->Response         |\
 800cd5c:	4313      	orrs	r3, r2
                       Command->WaitForInterrupt |\
 800cd5e:	690a      	ldr	r2, [r1, #16]
 800cd60:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cd62:	4a03      	ldr	r2, [pc, #12]	; (800cd70 <SDMMC_SendCommand+0x24>)
 800cd64:	4022      	ands	r2, r4
 800cd66:	4313      	orrs	r3, r2
 800cd68:	60c3      	str	r3, [r0, #12]

  return HAL_OK;
}
 800cd6a:	2000      	movs	r0, #0
 800cd6c:	bd10      	pop	{r4, pc}
 800cd6e:	bf00      	nop
 800cd70:	fffee0c0 	.word	0xfffee0c0

0800cd74 <SDMMC_GetCommandResponse>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
  return (uint8_t)(SDMMCx->RESPCMD);
 800cd74:	6900      	ldr	r0, [r0, #16]
}
 800cd76:	b2c0      	uxtb	r0, r0
 800cd78:	4770      	bx	lr

0800cd7a <SDMMC_GetResponse>:

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800cd7a:	3014      	adds	r0, #20

  return (*(__IO uint32_t *) tmp);
 800cd7c:	5840      	ldr	r0, [r0, r1]
}
 800cd7e:	4770      	bx	lr

0800cd80 <SDMMC_ConfigData>:
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800cd80:	680b      	ldr	r3, [r1, #0]
{
 800cd82:	b510      	push	{r4, lr}
  SDMMCx->DTIMER = Data->DataTimeOut;
 800cd84:	6243      	str	r3, [r0, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800cd86:	684b      	ldr	r3, [r1, #4]
 800cd88:	6283      	str	r3, [r0, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800cd8a:	e9d1 3402 	ldrd	r3, r4, [r1, #8]
 800cd8e:	4323      	orrs	r3, r4
                       Data->TransferDir   |\
 800cd90:	690c      	ldr	r4, [r1, #16]
                       Data->TransferMode  |\
                       Data->DPSM);

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800cd92:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
                       Data->TransferMode  |\
 800cd94:	6949      	ldr	r1, [r1, #20]
                       Data->TransferDir   |\
 800cd96:	4323      	orrs	r3, r4
                       Data->TransferMode  |\
 800cd98:	430b      	orrs	r3, r1
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800cd9a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800cd9e:	4313      	orrs	r3, r2
 800cda0:	62c3      	str	r3, [r0, #44]	; 0x2c

  return HAL_OK;

}
 800cda2:	2000      	movs	r0, #0
 800cda4:	bd10      	pop	{r4, pc}

0800cda6 <SDMMC_GetDataCounter>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval Number of remaining data bytes to be transferred
  */
uint32_t SDMMC_GetDataCounter(SDMMC_TypeDef *SDMMCx)
{
  return (SDMMCx->DCOUNT);
 800cda6:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
 800cda8:	4770      	bx	lr

0800cdaa <SDMMC_GetFIFOCount>:
 800cdaa:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 800cdae:	4770      	bx	lr

0800cdb0 <SDMMC_SetSDMMCReadWaitMode>:
{
  /* Check the parameters */
  assert_param(IS_SDMMC_READWAIT_MODE(SDMMC_ReadWaitMode));

  /* Set SDMMC read wait mode */
  MODIFY_REG(SDMMCx->DCTRL, SDMMC_DCTRL_RWMOD, SDMMC_ReadWaitMode);
 800cdb0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800cdb2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800cdb6:	4319      	orrs	r1, r3
 800cdb8:	62c1      	str	r1, [r0, #44]	; 0x2c

  return HAL_OK;
}
 800cdba:	2000      	movs	r0, #0
 800cdbc:	4770      	bx	lr
	...

0800cdc0 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800cdc0:	b510      	push	{r4, lr}
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800cdc2:	2300      	movs	r3, #0
{
 800cdc4:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800cdc6:	e9cd 3301 	strd	r3, r3, [sp, #4]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800cdca:	e9cd 3303 	strd	r3, r3, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cdce:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cdd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800cdd4:	9305      	str	r3, [sp, #20]
{
 800cdd6:	4604      	mov	r4, r0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cdd8:	f7ff ffb8 	bl	800cd4c <SDMMC_SendCommand>
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800cddc:	4b0a      	ldr	r3, [pc, #40]	; (800ce08 <SDMMC_CmdGoIdleState+0x48>)
 800cdde:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	fbb3 f3f2 	udiv	r3, r3, r2
 800cde8:	f241 3288 	movw	r2, #5000	; 0x1388
 800cdec:	4353      	muls	r3, r2

  do
  {
    if (count-- == 0U)
 800cdee:	3b01      	subs	r3, #1
 800cdf0:	d307      	bcc.n	800ce02 <SDMMC_CmdGoIdleState+0x42>
    {
      return SDMMC_ERROR_TIMEOUT;
    }

  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800cdf2:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800cdf4:	0612      	lsls	r2, r2, #24
 800cdf6:	d5fa      	bpl.n	800cdee <SDMMC_CmdGoIdleState+0x2e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800cdf8:	4b04      	ldr	r3, [pc, #16]	; (800ce0c <SDMMC_CmdGoIdleState+0x4c>)
 800cdfa:	63a3      	str	r3, [r4, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 800cdfc:	2000      	movs	r0, #0
}
 800cdfe:	b006      	add	sp, #24
 800ce00:	bd10      	pop	{r4, pc}
      return SDMMC_ERROR_TIMEOUT;
 800ce02:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  return errorstate;
 800ce06:	e7fa      	b.n	800cdfe <SDMMC_CmdGoIdleState+0x3e>
 800ce08:	2009e2a8 	.word	0x2009e2a8
 800ce0c:	002000c5 	.word	0x002000c5

0800ce10 <SDMMC_GetCmdResp1>:
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800ce10:	4b45      	ldr	r3, [pc, #276]	; (800cf28 <SDMMC_GetCmdResp1+0x118>)
{
 800ce12:	b510      	push	{r4, lr}
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800ce14:	681b      	ldr	r3, [r3, #0]
{
 800ce16:	4604      	mov	r4, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800ce18:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 800ce1c:	fbb3 f3f0 	udiv	r3, r3, r0
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 800ce20:	4842      	ldr	r0, [pc, #264]	; (800cf2c <SDMMC_GetCmdResp1+0x11c>)
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800ce22:	435a      	muls	r2, r3
    if (count-- == 0U)
 800ce24:	2a00      	cmp	r2, #0
 800ce26:	d048      	beq.n	800ceba <SDMMC_GetCmdResp1+0xaa>
    sta_reg = SDMMCx->STA;
 800ce28:	6b63      	ldr	r3, [r4, #52]	; 0x34
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800ce2a:	4203      	tst	r3, r0
 800ce2c:	d007      	beq.n	800ce3e <SDMMC_GetCmdResp1+0x2e>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 800ce2e:	049b      	lsls	r3, r3, #18
 800ce30:	d405      	bmi.n	800ce3e <SDMMC_GetCmdResp1+0x2e>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800ce32:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ce34:	0758      	lsls	r0, r3, #29
 800ce36:	d504      	bpl.n	800ce42 <SDMMC_GetCmdResp1+0x32>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800ce38:	2004      	movs	r0, #4
 800ce3a:	63a0      	str	r0, [r4, #56]	; 0x38
}
 800ce3c:	bd10      	pop	{r4, pc}
 800ce3e:	3a01      	subs	r2, #1
 800ce40:	e7f0      	b.n	800ce24 <SDMMC_GetCmdResp1+0x14>
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800ce42:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800ce44:	f010 0001 	ands.w	r0, r0, #1
 800ce48:	d002      	beq.n	800ce50 <SDMMC_GetCmdResp1+0x40>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800ce4a:	2301      	movs	r3, #1
 800ce4c:	63a3      	str	r3, [r4, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ce4e:	e7f5      	b.n	800ce3c <SDMMC_GetCmdResp1+0x2c>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ce50:	4b37      	ldr	r3, [pc, #220]	; (800cf30 <SDMMC_GetCmdResp1+0x120>)
 800ce52:	63a3      	str	r3, [r4, #56]	; 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800ce54:	6923      	ldr	r3, [r4, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800ce56:	b2db      	uxtb	r3, r3
 800ce58:	4299      	cmp	r1, r3
 800ce5a:	d131      	bne.n	800cec0 <SDMMC_GetCmdResp1+0xb0>
  return (*(__IO uint32_t *) tmp);
 800ce5c:	6963      	ldr	r3, [r4, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800ce5e:	4835      	ldr	r0, [pc, #212]	; (800cf34 <SDMMC_GetCmdResp1+0x124>)
 800ce60:	4018      	ands	r0, r3
 800ce62:	2800      	cmp	r0, #0
 800ce64:	d0ea      	beq.n	800ce3c <SDMMC_GetCmdResp1+0x2c>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	db2c      	blt.n	800cec4 <SDMMC_GetCmdResp1+0xb4>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800ce6a:	005a      	lsls	r2, r3, #1
 800ce6c:	d42d      	bmi.n	800ceca <SDMMC_GetCmdResp1+0xba>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800ce6e:	009c      	lsls	r4, r3, #2
 800ce70:	d42d      	bmi.n	800cece <SDMMC_GetCmdResp1+0xbe>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800ce72:	00d9      	lsls	r1, r3, #3
 800ce74:	d42d      	bmi.n	800ced2 <SDMMC_GetCmdResp1+0xc2>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800ce76:	011a      	lsls	r2, r3, #4
 800ce78:	d42e      	bmi.n	800ced8 <SDMMC_GetCmdResp1+0xc8>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800ce7a:	015c      	lsls	r4, r3, #5
 800ce7c:	d42f      	bmi.n	800cede <SDMMC_GetCmdResp1+0xce>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800ce7e:	01d9      	lsls	r1, r3, #7
 800ce80:	d430      	bmi.n	800cee4 <SDMMC_GetCmdResp1+0xd4>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800ce82:	021a      	lsls	r2, r3, #8
 800ce84:	d431      	bmi.n	800ceea <SDMMC_GetCmdResp1+0xda>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800ce86:	025c      	lsls	r4, r3, #9
 800ce88:	d432      	bmi.n	800cef0 <SDMMC_GetCmdResp1+0xe0>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800ce8a:	0299      	lsls	r1, r3, #10
 800ce8c:	d433      	bmi.n	800cef6 <SDMMC_GetCmdResp1+0xe6>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800ce8e:	02da      	lsls	r2, r3, #11
 800ce90:	d434      	bmi.n	800cefc <SDMMC_GetCmdResp1+0xec>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800ce92:	035c      	lsls	r4, r3, #13
 800ce94:	d435      	bmi.n	800cf02 <SDMMC_GetCmdResp1+0xf2>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800ce96:	0399      	lsls	r1, r3, #14
 800ce98:	d436      	bmi.n	800cf08 <SDMMC_GetCmdResp1+0xf8>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800ce9a:	03da      	lsls	r2, r3, #15
 800ce9c:	d437      	bmi.n	800cf0e <SDMMC_GetCmdResp1+0xfe>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800ce9e:	041c      	lsls	r4, r3, #16
 800cea0:	d438      	bmi.n	800cf14 <SDMMC_GetCmdResp1+0x104>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800cea2:	0459      	lsls	r1, r3, #17
 800cea4:	d439      	bmi.n	800cf1a <SDMMC_GetCmdResp1+0x10a>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800cea6:	049a      	lsls	r2, r3, #18
 800cea8:	d43a      	bmi.n	800cf20 <SDMMC_GetCmdResp1+0x110>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800ceaa:	f013 0f08 	tst.w	r3, #8
 800ceae:	bf14      	ite	ne
 800ceb0:	f44f 0000 	movne.w	r0, #8388608	; 0x800000
 800ceb4:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 800ceb8:	e7c0      	b.n	800ce3c <SDMMC_GetCmdResp1+0x2c>
      return SDMMC_ERROR_TIMEOUT;
 800ceba:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800cebe:	e7bd      	b.n	800ce3c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800cec0:	2001      	movs	r0, #1
 800cec2:	e7bb      	b.n	800ce3c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800cec4:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 800cec8:	e7b8      	b.n	800ce3c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800ceca:	2040      	movs	r0, #64	; 0x40
 800cecc:	e7b6      	b.n	800ce3c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800cece:	2080      	movs	r0, #128	; 0x80
 800ced0:	e7b4      	b.n	800ce3c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800ced2:	f44f 7080 	mov.w	r0, #256	; 0x100
 800ced6:	e7b1      	b.n	800ce3c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800ced8:	f44f 7000 	mov.w	r0, #512	; 0x200
 800cedc:	e7ae      	b.n	800ce3c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800cede:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800cee2:	e7ab      	b.n	800ce3c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800cee4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800cee8:	e7a8      	b.n	800ce3c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_COM_CRC_FAILED;
 800ceea:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800ceee:	e7a5      	b.n	800ce3c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ILLEGAL_CMD;
 800cef0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800cef4:	e7a2      	b.n	800ce3c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800cef6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800cefa:	e79f      	b.n	800ce3c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CC_ERR;
 800cefc:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800cf00:	e79c      	b.n	800ce3c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800cf02:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800cf06:	e799      	b.n	800ce3c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800cf08:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800cf0c:	e796      	b.n	800ce3c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800cf0e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800cf12:	e793      	b.n	800ce3c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800cf14:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800cf18:	e790      	b.n	800ce3c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800cf1a:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800cf1e:	e78d      	b.n	800ce3c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ERASE_RESET;
 800cf20:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 800cf24:	e78a      	b.n	800ce3c <SDMMC_GetCmdResp1+0x2c>
 800cf26:	bf00      	nop
 800cf28:	2009e2a8 	.word	0x2009e2a8
 800cf2c:	00200045 	.word	0x00200045
 800cf30:	002000c5 	.word	0x002000c5
 800cf34:	fdffe008 	.word	0xfdffe008

0800cf38 <SDMMC_CmdBlockLength>:
{
 800cf38:	b530      	push	{r4, r5, lr}
 800cf3a:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800cf3c:	2510      	movs	r5, #16
 800cf3e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800cf42:	e9cd 5302 	strd	r5, r3, [sp, #8]
{
 800cf46:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cf48:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800cf4c:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cf4e:	2200      	movs	r2, #0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cf50:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cf52:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cf56:	f7ff fef9 	bl	800cd4c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800cf5a:	f241 3288 	movw	r2, #5000	; 0x1388
 800cf5e:	4629      	mov	r1, r5
 800cf60:	4620      	mov	r0, r4
 800cf62:	f7ff ff55 	bl	800ce10 <SDMMC_GetCmdResp1>
}
 800cf66:	b007      	add	sp, #28
 800cf68:	bd30      	pop	{r4, r5, pc}

0800cf6a <SDMMC_CmdReadSingleBlock>:
{
 800cf6a:	b530      	push	{r4, r5, lr}
 800cf6c:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800cf6e:	2511      	movs	r5, #17
 800cf70:	f44f 7380 	mov.w	r3, #256	; 0x100
 800cf74:	e9cd 5302 	strd	r5, r3, [sp, #8]
{
 800cf78:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cf7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800cf7e:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cf80:	2200      	movs	r2, #0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cf82:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cf84:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cf88:	f7ff fee0 	bl	800cd4c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800cf8c:	f241 3288 	movw	r2, #5000	; 0x1388
 800cf90:	4629      	mov	r1, r5
 800cf92:	4620      	mov	r0, r4
 800cf94:	f7ff ff3c 	bl	800ce10 <SDMMC_GetCmdResp1>
}
 800cf98:	b007      	add	sp, #28
 800cf9a:	bd30      	pop	{r4, r5, pc}

0800cf9c <SDMMC_CmdReadMultiBlock>:
{
 800cf9c:	b530      	push	{r4, r5, lr}
 800cf9e:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800cfa0:	2512      	movs	r5, #18
 800cfa2:	f44f 7380 	mov.w	r3, #256	; 0x100
 800cfa6:	e9cd 5302 	strd	r5, r3, [sp, #8]
{
 800cfaa:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cfac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800cfb0:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cfb2:	2200      	movs	r2, #0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cfb4:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cfb6:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cfba:	f7ff fec7 	bl	800cd4c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800cfbe:	f241 3288 	movw	r2, #5000	; 0x1388
 800cfc2:	4629      	mov	r1, r5
 800cfc4:	4620      	mov	r0, r4
 800cfc6:	f7ff ff23 	bl	800ce10 <SDMMC_GetCmdResp1>
}
 800cfca:	b007      	add	sp, #28
 800cfcc:	bd30      	pop	{r4, r5, pc}

0800cfce <SDMMC_CmdWriteSingleBlock>:
{
 800cfce:	b530      	push	{r4, r5, lr}
 800cfd0:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800cfd2:	2518      	movs	r5, #24
 800cfd4:	f44f 7380 	mov.w	r3, #256	; 0x100
 800cfd8:	e9cd 5302 	strd	r5, r3, [sp, #8]
{
 800cfdc:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cfde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800cfe2:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cfe4:	2200      	movs	r2, #0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cfe6:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800cfe8:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800cfec:	f7ff feae 	bl	800cd4c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800cff0:	f241 3288 	movw	r2, #5000	; 0x1388
 800cff4:	4629      	mov	r1, r5
 800cff6:	4620      	mov	r0, r4
 800cff8:	f7ff ff0a 	bl	800ce10 <SDMMC_GetCmdResp1>
}
 800cffc:	b007      	add	sp, #28
 800cffe:	bd30      	pop	{r4, r5, pc}

0800d000 <SDMMC_CmdWriteMultiBlock>:
{
 800d000:	b530      	push	{r4, r5, lr}
 800d002:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d004:	2519      	movs	r5, #25
 800d006:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d00a:	e9cd 5302 	strd	r5, r3, [sp, #8]
{
 800d00e:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d010:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800d014:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d016:	2200      	movs	r2, #0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d018:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d01a:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d01e:	f7ff fe95 	bl	800cd4c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800d022:	f241 3288 	movw	r2, #5000	; 0x1388
 800d026:	4629      	mov	r1, r5
 800d028:	4620      	mov	r0, r4
 800d02a:	f7ff fef1 	bl	800ce10 <SDMMC_GetCmdResp1>
}
 800d02e:	b007      	add	sp, #28
 800d030:	bd30      	pop	{r4, r5, pc}

0800d032 <SDMMC_CmdSDEraseStartAdd>:
{
 800d032:	b530      	push	{r4, r5, lr}
 800d034:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d036:	2520      	movs	r5, #32
 800d038:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d03c:	e9cd 5302 	strd	r5, r3, [sp, #8]
{
 800d040:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d042:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.Argument         = (uint32_t)StartAdd;
 800d046:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d048:	2200      	movs	r2, #0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d04a:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d04c:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d050:	f7ff fe7c 	bl	800cd4c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_ERASE_GRP_START, SDMMC_CMDTIMEOUT);
 800d054:	f241 3288 	movw	r2, #5000	; 0x1388
 800d058:	4629      	mov	r1, r5
 800d05a:	4620      	mov	r0, r4
 800d05c:	f7ff fed8 	bl	800ce10 <SDMMC_GetCmdResp1>
}
 800d060:	b007      	add	sp, #28
 800d062:	bd30      	pop	{r4, r5, pc}

0800d064 <SDMMC_CmdSDEraseEndAdd>:
{
 800d064:	b530      	push	{r4, r5, lr}
 800d066:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d068:	2521      	movs	r5, #33	; 0x21
 800d06a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d06e:	e9cd 5302 	strd	r5, r3, [sp, #8]
{
 800d072:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d074:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.Argument         = (uint32_t)EndAdd;
 800d078:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d07a:	2200      	movs	r2, #0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d07c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d07e:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d082:	f7ff fe63 	bl	800cd4c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_ERASE_GRP_END, SDMMC_CMDTIMEOUT);
 800d086:	f241 3288 	movw	r2, #5000	; 0x1388
 800d08a:	4629      	mov	r1, r5
 800d08c:	4620      	mov	r0, r4
 800d08e:	f7ff febf 	bl	800ce10 <SDMMC_GetCmdResp1>
}
 800d092:	b007      	add	sp, #28
 800d094:	bd30      	pop	{r4, r5, pc}

0800d096 <SDMMC_CmdEraseStartAdd>:
{
 800d096:	b530      	push	{r4, r5, lr}
 800d098:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d09a:	2523      	movs	r5, #35	; 0x23
 800d09c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d0a0:	e9cd 5302 	strd	r5, r3, [sp, #8]
{
 800d0a4:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d0a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.Argument         = (uint32_t)StartAdd;
 800d0aa:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d0ac:	2200      	movs	r2, #0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d0ae:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d0b0:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d0b4:	f7ff fe4a 	bl	800cd4c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_ERASE_GRP_START, SDMMC_CMDTIMEOUT);
 800d0b8:	f241 3288 	movw	r2, #5000	; 0x1388
 800d0bc:	4629      	mov	r1, r5
 800d0be:	4620      	mov	r0, r4
 800d0c0:	f7ff fea6 	bl	800ce10 <SDMMC_GetCmdResp1>
}
 800d0c4:	b007      	add	sp, #28
 800d0c6:	bd30      	pop	{r4, r5, pc}

0800d0c8 <SDMMC_CmdEraseEndAdd>:
{
 800d0c8:	b530      	push	{r4, r5, lr}
 800d0ca:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d0cc:	2524      	movs	r5, #36	; 0x24
 800d0ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d0d2:	e9cd 5302 	strd	r5, r3, [sp, #8]
{
 800d0d6:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d0d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.Argument         = (uint32_t)EndAdd;
 800d0dc:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d0de:	2200      	movs	r2, #0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d0e0:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d0e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d0e6:	f7ff fe31 	bl	800cd4c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_ERASE_GRP_END, SDMMC_CMDTIMEOUT);
 800d0ea:	f241 3288 	movw	r2, #5000	; 0x1388
 800d0ee:	4629      	mov	r1, r5
 800d0f0:	4620      	mov	r0, r4
 800d0f2:	f7ff fe8d 	bl	800ce10 <SDMMC_GetCmdResp1>
}
 800d0f6:	b007      	add	sp, #28
 800d0f8:	bd30      	pop	{r4, r5, pc}

0800d0fa <SDMMC_CmdErase>:
{
 800d0fa:	b530      	push	{r4, r5, lr}
 800d0fc:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d0fe:	2526      	movs	r5, #38	; 0x26
 800d100:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d104:	e9cd 5302 	strd	r5, r3, [sp, #8]
{
 800d108:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d10a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.Argument         = EraseType;
 800d10e:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d110:	2200      	movs	r2, #0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d112:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d114:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d118:	f7ff fe18 	bl	800cd4c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_ERASE, SDMMC_MAXERASETIMEOUT);
 800d11c:	f24f 6218 	movw	r2, #63000	; 0xf618
 800d120:	4629      	mov	r1, r5
 800d122:	4620      	mov	r0, r4
 800d124:	f7ff fe74 	bl	800ce10 <SDMMC_GetCmdResp1>
}
 800d128:	b007      	add	sp, #28
 800d12a:	bd30      	pop	{r4, r5, pc}

0800d12c <SDMMC_CmdStopTransfer>:
{
 800d12c:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800d12e:	2300      	movs	r3, #0
{
 800d130:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800d132:	250c      	movs	r5, #12
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d134:	f44f 7280 	mov.w	r2, #256	; 0x100
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d138:	e9cd 2303 	strd	r2, r3, [sp, #12]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800d13c:	e9cd 3501 	strd	r3, r5, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d140:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d144:	9305      	str	r3, [sp, #20]
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800d146:	68c3      	ldr	r3, [r0, #12]
 800d148:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d14c:	60c3      	str	r3, [r0, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800d14e:	68c3      	ldr	r3, [r0, #12]
 800d150:	f023 0340 	bic.w	r3, r3, #64	; 0x40
{
 800d154:	4604      	mov	r4, r0
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800d156:	60c3      	str	r3, [r0, #12]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d158:	a901      	add	r1, sp, #4
 800d15a:	f7ff fdf7 	bl	800cd4c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800d15e:	4a05      	ldr	r2, [pc, #20]	; (800d174 <SDMMC_CmdStopTransfer+0x48>)
 800d160:	4629      	mov	r1, r5
 800d162:	4620      	mov	r0, r4
 800d164:	f7ff fe54 	bl	800ce10 <SDMMC_GetCmdResp1>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800d168:	68e3      	ldr	r3, [r4, #12]
 800d16a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d16e:	60e3      	str	r3, [r4, #12]
}
 800d170:	b007      	add	sp, #28
 800d172:	bd30      	pop	{r4, r5, pc}
 800d174:	05f5e100 	.word	0x05f5e100

0800d178 <SDMMC_CmdSelDesel>:
{
 800d178:	b530      	push	{r4, r5, lr}
 800d17a:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d17c:	2507      	movs	r5, #7
 800d17e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d182:	e9cd 5302 	strd	r5, r3, [sp, #8]
{
 800d186:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d188:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800d18c:	9201      	str	r2, [sp, #4]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d18e:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d190:	2200      	movs	r2, #0
 800d192:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d196:	f7ff fdd9 	bl	800cd4c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800d19a:	f241 3288 	movw	r2, #5000	; 0x1388
 800d19e:	4629      	mov	r1, r5
 800d1a0:	4620      	mov	r0, r4
 800d1a2:	f7ff fe35 	bl	800ce10 <SDMMC_GetCmdResp1>
}
 800d1a6:	b007      	add	sp, #28
 800d1a8:	bd30      	pop	{r4, r5, pc}

0800d1aa <SDMMC_CmdAppCommand>:
{
 800d1aa:	b530      	push	{r4, r5, lr}
 800d1ac:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d1ae:	2537      	movs	r5, #55	; 0x37
 800d1b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d1b4:	e9cd 5302 	strd	r5, r3, [sp, #8]
{
 800d1b8:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d1ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800d1be:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d1c0:	2200      	movs	r2, #0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d1c2:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d1c4:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d1c8:	f7ff fdc0 	bl	800cd4c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800d1cc:	f241 3288 	movw	r2, #5000	; 0x1388
 800d1d0:	4629      	mov	r1, r5
 800d1d2:	4620      	mov	r0, r4
 800d1d4:	f7ff fe1c 	bl	800ce10 <SDMMC_GetCmdResp1>
}
 800d1d8:	b007      	add	sp, #28
 800d1da:	bd30      	pop	{r4, r5, pc}

0800d1dc <SDMMC_CmdBusWidth>:
{
 800d1dc:	b530      	push	{r4, r5, lr}
 800d1de:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d1e0:	2506      	movs	r5, #6
 800d1e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d1e6:	e9cd 5302 	strd	r5, r3, [sp, #8]
{
 800d1ea:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d1ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800d1f0:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d1f2:	2200      	movs	r2, #0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d1f4:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d1f6:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d1fa:	f7ff fda7 	bl	800cd4c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800d1fe:	f241 3288 	movw	r2, #5000	; 0x1388
 800d202:	4629      	mov	r1, r5
 800d204:	4620      	mov	r0, r4
 800d206:	f7ff fe03 	bl	800ce10 <SDMMC_GetCmdResp1>
}
 800d20a:	b007      	add	sp, #28
 800d20c:	bd30      	pop	{r4, r5, pc}

0800d20e <SDMMC_CmdSwitch>:
 800d20e:	f7ff bfe5 	b.w	800d1dc <SDMMC_CmdBusWidth>

0800d212 <SDMMC_CmdSendSCR>:
{
 800d212:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800d214:	2300      	movs	r3, #0
{
 800d216:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800d218:	2533      	movs	r5, #51	; 0x33
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d21a:	f44f 7280 	mov.w	r2, #256	; 0x100
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d21e:	e9cd 2303 	strd	r2, r3, [sp, #12]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800d222:	e9cd 3501 	strd	r3, r5, [sp, #4]
{
 800d226:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d228:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d22c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d22e:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d230:	f7ff fd8c 	bl	800cd4c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800d234:	f241 3288 	movw	r2, #5000	; 0x1388
 800d238:	4629      	mov	r1, r5
 800d23a:	4620      	mov	r0, r4
 800d23c:	f7ff fde8 	bl	800ce10 <SDMMC_GetCmdResp1>
}
 800d240:	b007      	add	sp, #28
 800d242:	bd30      	pop	{r4, r5, pc}

0800d244 <SDMMC_CmdSetRelAddMmc>:
{
 800d244:	b530      	push	{r4, r5, lr}
 800d246:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d248:	2503      	movs	r5, #3
  sdmmc_cmdinit.Argument         = ((uint32_t)RCA << 16U);
 800d24a:	0409      	lsls	r1, r1, #16
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d24c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d250:	e9cd 5302 	strd	r5, r3, [sp, #8]
{
 800d254:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d256:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.Argument         = ((uint32_t)RCA << 16U);
 800d25a:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d25c:	2200      	movs	r2, #0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d25e:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d260:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d264:	f7ff fd72 	bl	800cd4c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_REL_ADDR, SDMMC_CMDTIMEOUT);
 800d268:	f241 3288 	movw	r2, #5000	; 0x1388
 800d26c:	4629      	mov	r1, r5
 800d26e:	4620      	mov	r0, r4
 800d270:	f7ff fdce 	bl	800ce10 <SDMMC_GetCmdResp1>
}
 800d274:	b007      	add	sp, #28
 800d276:	bd30      	pop	{r4, r5, pc}

0800d278 <SDMMC_CmdSendStatus>:
{
 800d278:	b530      	push	{r4, r5, lr}
 800d27a:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d27c:	250d      	movs	r5, #13
 800d27e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d282:	e9cd 5302 	strd	r5, r3, [sp, #8]
{
 800d286:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d288:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.Argument         = Argument;
 800d28c:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d28e:	2200      	movs	r2, #0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d290:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d292:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d296:	f7ff fd59 	bl	800cd4c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800d29a:	f241 3288 	movw	r2, #5000	; 0x1388
 800d29e:	4629      	mov	r1, r5
 800d2a0:	4620      	mov	r0, r4
 800d2a2:	f7ff fdb5 	bl	800ce10 <SDMMC_GetCmdResp1>
}
 800d2a6:	b007      	add	sp, #28
 800d2a8:	bd30      	pop	{r4, r5, pc}

0800d2aa <SDMMC_CmdStatusRegister>:
{
 800d2aa:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800d2ac:	2300      	movs	r3, #0
{
 800d2ae:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800d2b0:	250d      	movs	r5, #13
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d2b2:	f44f 7280 	mov.w	r2, #256	; 0x100
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d2b6:	e9cd 2303 	strd	r2, r3, [sp, #12]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800d2ba:	e9cd 3501 	strd	r3, r5, [sp, #4]
{
 800d2be:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d2c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d2c4:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d2c6:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d2c8:	f7ff fd40 	bl	800cd4c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 800d2cc:	f241 3288 	movw	r2, #5000	; 0x1388
 800d2d0:	4629      	mov	r1, r5
 800d2d2:	4620      	mov	r0, r4
 800d2d4:	f7ff fd9c 	bl	800ce10 <SDMMC_GetCmdResp1>
}
 800d2d8:	b007      	add	sp, #28
 800d2da:	bd30      	pop	{r4, r5, pc}

0800d2dc <SDMMC_CmdVoltageSwitch>:
{
 800d2dc:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_VOLTAGE_SWITCH;
 800d2de:	2300      	movs	r3, #0
{
 800d2e0:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_VOLTAGE_SWITCH;
 800d2e2:	250b      	movs	r5, #11
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d2e4:	f44f 7280 	mov.w	r2, #256	; 0x100
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d2e8:	e9cd 2303 	strd	r2, r3, [sp, #12]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_VOLTAGE_SWITCH;
 800d2ec:	e9cd 3501 	strd	r3, r5, [sp, #4]
{
 800d2f0:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d2f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d2f6:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d2f8:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d2fa:	f7ff fd27 	bl	800cd4c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_VOLTAGE_SWITCH, SDMMC_CMDTIMEOUT);
 800d2fe:	f241 3288 	movw	r2, #5000	; 0x1388
 800d302:	4629      	mov	r1, r5
 800d304:	4620      	mov	r0, r4
 800d306:	f7ff fd83 	bl	800ce10 <SDMMC_GetCmdResp1>
}
 800d30a:	b007      	add	sp, #28
 800d30c:	bd30      	pop	{r4, r5, pc}

0800d30e <SDMMC_CmdSendEXTCSD>:
{
 800d30e:	b530      	push	{r4, r5, lr}
 800d310:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d312:	2508      	movs	r5, #8
 800d314:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d318:	e9cd 5302 	strd	r5, r3, [sp, #8]
{
 800d31c:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d31e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  sdmmc_cmdinit.Argument         = Argument;
 800d322:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d324:	2200      	movs	r2, #0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d326:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d328:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d32c:	f7ff fd0e 	bl	800cd4c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_HS_SEND_EXT_CSD,SDMMC_CMDTIMEOUT);
 800d330:	f241 3288 	movw	r2, #5000	; 0x1388
 800d334:	4629      	mov	r1, r5
 800d336:	4620      	mov	r0, r4
 800d338:	f7ff fd6a 	bl	800ce10 <SDMMC_GetCmdResp1>
}
 800d33c:	b007      	add	sp, #28
 800d33e:	bd30      	pop	{r4, r5, pc}

0800d340 <SDMMC_GetCmdResp2>:
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d340:	4b11      	ldr	r3, [pc, #68]	; (800d388 <SDMMC_GetCmdResp2+0x48>)
 800d342:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	fbb3 f3f1 	udiv	r3, r3, r1
 800d34c:	f241 3188 	movw	r1, #5000	; 0x1388
{
 800d350:	4602      	mov	r2, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d352:	434b      	muls	r3, r1
    if (count-- == 0U)
 800d354:	3b01      	subs	r3, #1
 800d356:	d313      	bcc.n	800d380 <SDMMC_GetCmdResp2+0x40>
    sta_reg = SDMMCx->STA;
 800d358:	6b51      	ldr	r1, [r2, #52]	; 0x34
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800d35a:	f011 0f45 	tst.w	r1, #69	; 0x45
 800d35e:	d0f9      	beq.n	800d354 <SDMMC_GetCmdResp2+0x14>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d360:	0489      	lsls	r1, r1, #18
 800d362:	d4f7      	bmi.n	800d354 <SDMMC_GetCmdResp2+0x14>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d364:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800d366:	075b      	lsls	r3, r3, #29
 800d368:	d502      	bpl.n	800d370 <SDMMC_GetCmdResp2+0x30>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d36a:	2004      	movs	r0, #4
 800d36c:	6390      	str	r0, [r2, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d36e:	4770      	bx	lr
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d370:	6b50      	ldr	r0, [r2, #52]	; 0x34
 800d372:	f010 0001 	ands.w	r0, r0, #1
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d376:	bf0c      	ite	eq
 800d378:	4b04      	ldreq	r3, [pc, #16]	; (800d38c <SDMMC_GetCmdResp2+0x4c>)
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d37a:	2301      	movne	r3, #1
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d37c:	6393      	str	r3, [r2, #56]	; 0x38
  return SDMMC_ERROR_NONE;
 800d37e:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 800d380:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 800d384:	4770      	bx	lr
 800d386:	bf00      	nop
 800d388:	2009e2a8 	.word	0x2009e2a8
 800d38c:	002000c5 	.word	0x002000c5

0800d390 <SDMMC_CmdSendCID>:
{
 800d390:	b510      	push	{r4, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800d392:	2300      	movs	r3, #0
{
 800d394:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800d396:	2202      	movs	r2, #2
 800d398:	e9cd 3201 	strd	r3, r2, [sp, #4]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800d39c:	f44f 7240 	mov.w	r2, #768	; 0x300
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d3a0:	e9cd 2303 	strd	r2, r3, [sp, #12]
{
 800d3a4:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d3a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d3aa:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d3ac:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d3ae:	f7ff fccd 	bl	800cd4c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800d3b2:	4620      	mov	r0, r4
 800d3b4:	f7ff ffc4 	bl	800d340 <SDMMC_GetCmdResp2>
}
 800d3b8:	b006      	add	sp, #24
 800d3ba:	bd10      	pop	{r4, pc}

0800d3bc <SDMMC_CmdSendCSD>:
{
 800d3bc:	b510      	push	{r4, lr}
 800d3be:	b086      	sub	sp, #24
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800d3c0:	2209      	movs	r2, #9
 800d3c2:	f44f 7340 	mov.w	r3, #768	; 0x300
 800d3c6:	e9cd 2302 	strd	r2, r3, [sp, #8]
  sdmmc_cmdinit.Argument         = Argument;
 800d3ca:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d3cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d3d0:	2100      	movs	r1, #0
 800d3d2:	e9cd 1304 	strd	r1, r3, [sp, #16]
{
 800d3d6:	4604      	mov	r4, r0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d3d8:	a901      	add	r1, sp, #4
 800d3da:	f7ff fcb7 	bl	800cd4c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800d3de:	4620      	mov	r0, r4
 800d3e0:	f7ff ffae 	bl	800d340 <SDMMC_GetCmdResp2>
}
 800d3e4:	b006      	add	sp, #24
 800d3e6:	bd10      	pop	{r4, pc}

0800d3e8 <SDMMC_GetCmdResp3>:
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d3e8:	4b0e      	ldr	r3, [pc, #56]	; (800d424 <SDMMC_GetCmdResp3+0x3c>)
 800d3ea:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	fbb3 f3f1 	udiv	r3, r3, r1
 800d3f4:	f241 3188 	movw	r1, #5000	; 0x1388
{
 800d3f8:	4602      	mov	r2, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d3fa:	434b      	muls	r3, r1
    if (count-- == 0U)
 800d3fc:	3b01      	subs	r3, #1
 800d3fe:	d30e      	bcc.n	800d41e <SDMMC_GetCmdResp3+0x36>
    sta_reg = SDMMCx->STA;
 800d400:	6b51      	ldr	r1, [r2, #52]	; 0x34
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800d402:	f011 0f45 	tst.w	r1, #69	; 0x45
 800d406:	d0f9      	beq.n	800d3fc <SDMMC_GetCmdResp3+0x14>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d408:	0489      	lsls	r1, r1, #18
 800d40a:	d4f7      	bmi.n	800d3fc <SDMMC_GetCmdResp3+0x14>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d40c:	6b50      	ldr	r0, [r2, #52]	; 0x34
 800d40e:	f010 0004 	ands.w	r0, r0, #4
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d412:	bf15      	itete	ne
 800d414:	2004      	movne	r0, #4
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d416:	4b04      	ldreq	r3, [pc, #16]	; (800d428 <SDMMC_GetCmdResp3+0x40>)
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d418:	6390      	strne	r0, [r2, #56]	; 0x38
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d41a:	6393      	streq	r3, [r2, #56]	; 0x38
  return SDMMC_ERROR_NONE;
 800d41c:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 800d41e:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 800d422:	4770      	bx	lr
 800d424:	2009e2a8 	.word	0x2009e2a8
 800d428:	002000c5 	.word	0x002000c5

0800d42c <SDMMC_CmdAppOperCommand>:
{
 800d42c:	b510      	push	{r4, lr}
 800d42e:	b086      	sub	sp, #24
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d430:	2229      	movs	r2, #41	; 0x29
 800d432:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d436:	e9cd 2302 	strd	r2, r3, [sp, #8]
  sdmmc_cmdinit.Argument         = Argument;
 800d43a:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d43c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d440:	2100      	movs	r1, #0
 800d442:	e9cd 1304 	strd	r1, r3, [sp, #16]
{
 800d446:	4604      	mov	r4, r0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d448:	a901      	add	r1, sp, #4
 800d44a:	f7ff fc7f 	bl	800cd4c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800d44e:	4620      	mov	r0, r4
 800d450:	f7ff ffca 	bl	800d3e8 <SDMMC_GetCmdResp3>
}
 800d454:	b006      	add	sp, #24
 800d456:	bd10      	pop	{r4, pc}

0800d458 <SDMMC_CmdOpCondition>:
{
 800d458:	b510      	push	{r4, lr}
 800d45a:	b086      	sub	sp, #24
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d45c:	2201      	movs	r2, #1
 800d45e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d462:	e9cd 2302 	strd	r2, r3, [sp, #8]
  sdmmc_cmdinit.Argument         = Argument;
 800d466:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d468:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d46c:	2100      	movs	r1, #0
 800d46e:	e9cd 1304 	strd	r1, r3, [sp, #16]
{
 800d472:	4604      	mov	r4, r0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d474:	a901      	add	r1, sp, #4
 800d476:	f7ff fc69 	bl	800cd4c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800d47a:	4620      	mov	r0, r4
 800d47c:	f7ff ffb4 	bl	800d3e8 <SDMMC_GetCmdResp3>
}
 800d480:	b006      	add	sp, #24
 800d482:	bd10      	pop	{r4, pc}

0800d484 <SDMMC_GetCmdResp6>:
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d484:	4b1f      	ldr	r3, [pc, #124]	; (800d504 <SDMMC_GetCmdResp6+0x80>)
{
 800d486:	b510      	push	{r4, lr}
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d488:	681b      	ldr	r3, [r3, #0]
{
 800d48a:	4604      	mov	r4, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d48c:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 800d490:	fbb3 f3f0 	udiv	r3, r3, r0
 800d494:	f241 3088 	movw	r0, #5000	; 0x1388
 800d498:	4343      	muls	r3, r0
    if (count-- == 0U)
 800d49a:	3b01      	subs	r3, #1
 800d49c:	d329      	bcc.n	800d4f2 <SDMMC_GetCmdResp6+0x6e>
    sta_reg = SDMMCx->STA;
 800d49e:	6b60      	ldr	r0, [r4, #52]	; 0x34
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800d4a0:	f010 0f45 	tst.w	r0, #69	; 0x45
 800d4a4:	d0f9      	beq.n	800d49a <SDMMC_GetCmdResp6+0x16>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d4a6:	0480      	lsls	r0, r0, #18
 800d4a8:	d4f7      	bmi.n	800d49a <SDMMC_GetCmdResp6+0x16>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d4aa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d4ac:	0758      	lsls	r0, r3, #29
 800d4ae:	d502      	bpl.n	800d4b6 <SDMMC_GetCmdResp6+0x32>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d4b0:	2004      	movs	r0, #4
 800d4b2:	63a0      	str	r0, [r4, #56]	; 0x38
}
 800d4b4:	bd10      	pop	{r4, pc}
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d4b6:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800d4b8:	f010 0001 	ands.w	r0, r0, #1
 800d4bc:	d002      	beq.n	800d4c4 <SDMMC_GetCmdResp6+0x40>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d4be:	2301      	movs	r3, #1
 800d4c0:	63a3      	str	r3, [r4, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d4c2:	e7f7      	b.n	800d4b4 <SDMMC_GetCmdResp6+0x30>
  return (uint8_t)(SDMMCx->RESPCMD);
 800d4c4:	6923      	ldr	r3, [r4, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800d4c6:	b2db      	uxtb	r3, r3
 800d4c8:	4299      	cmp	r1, r3
 800d4ca:	d115      	bne.n	800d4f8 <SDMMC_GetCmdResp6+0x74>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d4cc:	4b0e      	ldr	r3, [pc, #56]	; (800d508 <SDMMC_GetCmdResp6+0x84>)
 800d4ce:	63a3      	str	r3, [r4, #56]	; 0x38
  return (*(__IO uint32_t *) tmp);
 800d4d0:	6963      	ldr	r3, [r4, #20]
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800d4d2:	f413 4060 	ands.w	r0, r3, #57344	; 0xe000
 800d4d6:	d102      	bne.n	800d4de <SDMMC_GetCmdResp6+0x5a>
    *pRCA = (uint16_t) (response_r1 >> 16);
 800d4d8:	0c1b      	lsrs	r3, r3, #16
 800d4da:	8013      	strh	r3, [r2, #0]
    return SDMMC_ERROR_NONE;
 800d4dc:	e7ea      	b.n	800d4b4 <SDMMC_GetCmdResp6+0x30>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800d4de:	045a      	lsls	r2, r3, #17
 800d4e0:	d40c      	bmi.n	800d4fc <SDMMC_GetCmdResp6+0x78>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800d4e2:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800d4e6:	bf14      	ite	ne
 800d4e8:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 800d4ec:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 800d4f0:	e7e0      	b.n	800d4b4 <SDMMC_GetCmdResp6+0x30>
      return SDMMC_ERROR_TIMEOUT;
 800d4f2:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800d4f6:	e7dd      	b.n	800d4b4 <SDMMC_GetCmdResp6+0x30>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d4f8:	2001      	movs	r0, #1
 800d4fa:	e7db      	b.n	800d4b4 <SDMMC_GetCmdResp6+0x30>
    return SDMMC_ERROR_ILLEGAL_CMD;
 800d4fc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800d500:	e7d8      	b.n	800d4b4 <SDMMC_GetCmdResp6+0x30>
 800d502:	bf00      	nop
 800d504:	2009e2a8 	.word	0x2009e2a8
 800d508:	002000c5 	.word	0x002000c5

0800d50c <SDMMC_CmdSetRelAdd>:
{
 800d50c:	b530      	push	{r4, r5, lr}
 800d50e:	b089      	sub	sp, #36	; 0x24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800d510:	2300      	movs	r3, #0
{
 800d512:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800d514:	2503      	movs	r5, #3
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d516:	f44f 7180 	mov.w	r1, #256	; 0x100
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d51a:	e9cd 1305 	strd	r1, r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800d51e:	e9cd 3503 	strd	r3, r5, [sp, #12]
{
 800d522:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d524:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d528:	a903      	add	r1, sp, #12
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d52a:	9307      	str	r3, [sp, #28]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d52c:	f7ff fc0e 	bl	800cd4c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800d530:	9a01      	ldr	r2, [sp, #4]
 800d532:	4629      	mov	r1, r5
 800d534:	4620      	mov	r0, r4
 800d536:	f7ff ffa5 	bl	800d484 <SDMMC_GetCmdResp6>
}
 800d53a:	b009      	add	sp, #36	; 0x24
 800d53c:	bd30      	pop	{r4, r5, pc}
	...

0800d540 <SDMMC_GetCmdResp7>:
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d540:	4b13      	ldr	r3, [pc, #76]	; (800d590 <SDMMC_GetCmdResp7+0x50>)
 800d542:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	fbb3 f3f1 	udiv	r3, r3, r1
 800d54c:	f241 3188 	movw	r1, #5000	; 0x1388
{
 800d550:	4602      	mov	r2, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d552:	434b      	muls	r3, r1
    if (count-- == 0U)
 800d554:	3b01      	subs	r3, #1
 800d556:	d317      	bcc.n	800d588 <SDMMC_GetCmdResp7+0x48>
    sta_reg = SDMMCx->STA;
 800d558:	6b51      	ldr	r1, [r2, #52]	; 0x34
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800d55a:	f011 0f45 	tst.w	r1, #69	; 0x45
 800d55e:	d0f9      	beq.n	800d554 <SDMMC_GetCmdResp7+0x14>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d560:	0488      	lsls	r0, r1, #18
 800d562:	d4f7      	bmi.n	800d554 <SDMMC_GetCmdResp7+0x14>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d564:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800d566:	0759      	lsls	r1, r3, #29
 800d568:	d502      	bpl.n	800d570 <SDMMC_GetCmdResp7+0x30>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d56a:	2004      	movs	r0, #4
 800d56c:	6390      	str	r0, [r2, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d56e:	4770      	bx	lr
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d570:	6b50      	ldr	r0, [r2, #52]	; 0x34
 800d572:	f010 0001 	ands.w	r0, r0, #1
 800d576:	d002      	beq.n	800d57e <SDMMC_GetCmdResp7+0x3e>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d578:	2301      	movs	r3, #1
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800d57a:	6393      	str	r3, [r2, #56]	; 0x38
 800d57c:	4770      	bx	lr
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800d57e:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800d580:	065b      	lsls	r3, r3, #25
 800d582:	d503      	bpl.n	800d58c <SDMMC_GetCmdResp7+0x4c>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800d584:	2340      	movs	r3, #64	; 0x40
 800d586:	e7f8      	b.n	800d57a <SDMMC_GetCmdResp7+0x3a>
      return SDMMC_ERROR_TIMEOUT;
 800d588:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 800d58c:	4770      	bx	lr
 800d58e:	bf00      	nop
 800d590:	2009e2a8 	.word	0x2009e2a8

0800d594 <SDMMC_CmdOperCond>:
{
 800d594:	b510      	push	{r4, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800d596:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
{
 800d59a:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800d59c:	2308      	movs	r3, #8
 800d59e:	e9cd 2301 	strd	r2, r3, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d5a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d5a6:	2300      	movs	r3, #0
 800d5a8:	e9cd 1303 	strd	r1, r3, [sp, #12]
{
 800d5ac:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d5ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d5b2:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d5b4:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d5b6:	f7ff fbc9 	bl	800cd4c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800d5ba:	4620      	mov	r0, r4
 800d5bc:	f7ff ffc0 	bl	800d540 <SDMMC_GetCmdResp7>
}
 800d5c0:	b006      	add	sp, #24
 800d5c2:	bd10      	pop	{r4, pc}

0800d5c4 <memcmp>:
 800d5c4:	b510      	push	{r4, lr}
 800d5c6:	3901      	subs	r1, #1
 800d5c8:	4402      	add	r2, r0
 800d5ca:	4290      	cmp	r0, r2
 800d5cc:	d101      	bne.n	800d5d2 <memcmp+0xe>
 800d5ce:	2000      	movs	r0, #0
 800d5d0:	e005      	b.n	800d5de <memcmp+0x1a>
 800d5d2:	7803      	ldrb	r3, [r0, #0]
 800d5d4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800d5d8:	42a3      	cmp	r3, r4
 800d5da:	d001      	beq.n	800d5e0 <memcmp+0x1c>
 800d5dc:	1b18      	subs	r0, r3, r4
 800d5de:	bd10      	pop	{r4, pc}
 800d5e0:	3001      	adds	r0, #1
 800d5e2:	e7f2      	b.n	800d5ca <memcmp+0x6>

0800d5e4 <memcpy>:
 800d5e4:	440a      	add	r2, r1
 800d5e6:	4291      	cmp	r1, r2
 800d5e8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800d5ec:	d100      	bne.n	800d5f0 <memcpy+0xc>
 800d5ee:	4770      	bx	lr
 800d5f0:	b510      	push	{r4, lr}
 800d5f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d5f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d5fa:	4291      	cmp	r1, r2
 800d5fc:	d1f9      	bne.n	800d5f2 <memcpy+0xe>
 800d5fe:	bd10      	pop	{r4, pc}

0800d600 <memmove>:
 800d600:	4288      	cmp	r0, r1
 800d602:	b510      	push	{r4, lr}
 800d604:	eb01 0402 	add.w	r4, r1, r2
 800d608:	d902      	bls.n	800d610 <memmove+0x10>
 800d60a:	4284      	cmp	r4, r0
 800d60c:	4623      	mov	r3, r4
 800d60e:	d807      	bhi.n	800d620 <memmove+0x20>
 800d610:	1e43      	subs	r3, r0, #1
 800d612:	42a1      	cmp	r1, r4
 800d614:	d008      	beq.n	800d628 <memmove+0x28>
 800d616:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d61a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d61e:	e7f8      	b.n	800d612 <memmove+0x12>
 800d620:	4402      	add	r2, r0
 800d622:	4601      	mov	r1, r0
 800d624:	428a      	cmp	r2, r1
 800d626:	d100      	bne.n	800d62a <memmove+0x2a>
 800d628:	bd10      	pop	{r4, pc}
 800d62a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d62e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d632:	e7f7      	b.n	800d624 <memmove+0x24>

0800d634 <memset>:
 800d634:	4402      	add	r2, r0
 800d636:	4603      	mov	r3, r0
 800d638:	4293      	cmp	r3, r2
 800d63a:	d100      	bne.n	800d63e <memset+0xa>
 800d63c:	4770      	bx	lr
 800d63e:	f803 1b01 	strb.w	r1, [r3], #1
 800d642:	e7f9      	b.n	800d638 <memset+0x4>

0800d644 <setjmp>:
 800d644:	46ec      	mov	ip, sp
 800d646:	e8a0 5ff0 	stmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
 800d64a:	f04f 0000 	mov.w	r0, #0
 800d64e:	4770      	bx	lr

0800d650 <longjmp>:
 800d650:	e8b0 5ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
 800d654:	46e5      	mov	sp, ip
 800d656:	0008      	movs	r0, r1
 800d658:	bf08      	it	eq
 800d65a:	2001      	moveq	r0, #1
 800d65c:	4770      	bx	lr
 800d65e:	bf00      	nop

0800d660 <strcpy>:
 800d660:	4603      	mov	r3, r0
 800d662:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d666:	f803 2b01 	strb.w	r2, [r3], #1
 800d66a:	2a00      	cmp	r2, #0
 800d66c:	d1f9      	bne.n	800d662 <strcpy+0x2>
 800d66e:	4770      	bx	lr

0800d670 <strlcpy>:
 800d670:	b510      	push	{r4, lr}
 800d672:	460b      	mov	r3, r1
 800d674:	b162      	cbz	r2, 800d690 <strlcpy+0x20>
 800d676:	3a01      	subs	r2, #1
 800d678:	d008      	beq.n	800d68c <strlcpy+0x1c>
 800d67a:	f813 4b01 	ldrb.w	r4, [r3], #1
 800d67e:	f800 4b01 	strb.w	r4, [r0], #1
 800d682:	2c00      	cmp	r4, #0
 800d684:	d1f7      	bne.n	800d676 <strlcpy+0x6>
 800d686:	1a58      	subs	r0, r3, r1
 800d688:	3801      	subs	r0, #1
 800d68a:	bd10      	pop	{r4, pc}
 800d68c:	2200      	movs	r2, #0
 800d68e:	7002      	strb	r2, [r0, #0]
 800d690:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d694:	2a00      	cmp	r2, #0
 800d696:	d1fb      	bne.n	800d690 <strlcpy+0x20>
 800d698:	e7f5      	b.n	800d686 <strlcpy+0x16>

0800d69a <strlen>:
 800d69a:	4603      	mov	r3, r0
 800d69c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d6a0:	2a00      	cmp	r2, #0
 800d6a2:	d1fb      	bne.n	800d69c <strlen+0x2>
 800d6a4:	1a18      	subs	r0, r3, r0
 800d6a6:	3801      	subs	r0, #1
 800d6a8:	4770      	bx	lr
 800d6aa:	0000      	movs	r0, r0
 800d6ac:	0000      	movs	r0, r0
	...

0800d6b0 <__flash_burn_veneer>:
 800d6b0:	f85f f000 	ldr.w	pc, [pc]	; 800d6b4 <__flash_burn_veneer+0x4>
 800d6b4:	2009e001 	.word	0x2009e001

0800d6b8 <__flash_page_erase_veneer>:
 800d6b8:	f85f f000 	ldr.w	pc, [pc]	; 800d6bc <__flash_page_erase_veneer+0x4>
 800d6bc:	2009e08d 	.word	0x2009e08d
 800d6c0:	6f636e69 	.word	0x6f636e69
 800d6c4:	006e      	.short	0x006e
 800d6c6:	6944      	.short	0x6944
 800d6c8:	44203a65 	.word	0x44203a65
 800d6cc:	44005546 	.word	0x44005546
 800d6d0:	203a6569 	.word	0x203a6569
 800d6d4:	6e776f44 	.word	0x6e776f44
 800d6d8:	64617267 	.word	0x64617267
 800d6dc:	69440065 	.word	0x69440065
 800d6e0:	42203a65 	.word	0x42203a65
 800d6e4:	6b6e616c 	.word	0x6b6e616c
 800d6e8:	00687369 	.word	0x00687369
 800d6ec:	3a656944 	.word	0x3a656944
 800d6f0:	69724220 	.word	0x69724220
 800d6f4:	42006b63 	.word	0x42006b63
 800d6f8:	32746f6f 	.word	0x32746f6f
 800d6fc:	00554644 	.word	0x00554644
 800d700:	43455441 	.word	0x43455441
 800d704:	38303643 	.word	0x38303643
 800d708:	53440a42 	.word	0x53440a42
 800d70c:	33433832 	.word	0x33433832
 800d710:	4c004236 	.word	0x4c004236
 800d714:	0052      	.short	0x0052
 800d716:	6e65      	.short	0x6e65
 800d718:	5f726574 	.word	0x5f726574
 800d71c:	28756664 	.word	0x28756664
 800d720:	0029      	.short	0x0029
 800d722:	0a0d      	.short	0x0a0d
 800d724:	346b4d0a 	.word	0x346b4d0a
 800d728:	6f6f4220 	.word	0x6f6f4220
 800d72c:	616f6c74 	.word	0x616f6c74
 800d730:	3a726564 	.word	0x3a726564
 800d734:	463e0020 	.word	0x463e0020
 800d738:	57455249 	.word	0x57455249
 800d73c:	454c4c41 	.word	0x454c4c41
 800d740:	70003c44 	.word	0x70003c44
 800d744:	2d726961 	.word	0x2d726961
 800d748:	63697262 	.word	0x63697262
 800d74c:	0064656b 	.word	0x0064656b
 800d750:	69726556 	.word	0x69726556
 800d754:	203a7966 	.word	0x203a7966
 800d758:	00000000 	.word	0x00000000
 800d75c:	00000150 	.word	0x00000150
 800d760:	00000001 	.word	0x00000001
 800d764:	00000000 	.word	0x00000000
 800d768:	00000001 	.word	0x00000001
 800d76c:	00000000 	.word	0x00000000

0800d770 <animate.0>:
 800d770:	0700262e ff000707                        .&....../

0800d779 <before_show>:
 800d779:	227f0021                                 !.."..

0800d77f <reset_commands>:
 800d77f:	400020ae c83fa8a1 12da00d3 f1d980d5     . .@..?.........
 800d78f:	ff8130db 148da6a4                        .0.......

0800d798 <setup.1>:
 800d798:	227f0021                                 !.."..

0800d79e <screen_blankish>:
 800d79e:	007f007f 0034007f 000d8081 000d8081     ......4.........
 800d7ae:	00628081 01030183 0183000b 000b0103     ..b.............
 800d7be:	01030183 007f007f 0034007f               ..........4..

0800d7cb <screen_brick>:
 800d7cb:	007f007f 002b007f 8803f881 0000f085     ......+.........
 800d7db:	400380c0 00008086 03d84040 04808100     ...@....@@......
 800d7eb:	00808a40 800000f8 80000040 80834004     @.......@....@..
 800d7fb:	40038000 50f88082 041f8100 000f8310     ...@...P........
 800d80b:	8100091f 8100031f 8a10040f 021f0008     ................
 800d81b:	10080403 12040f00 0f001383 08821003     ................
 800d82b:	7f007f1f 2b007f00                        .......+..

0800d835 <screen_corrupt>:
 800d835:	0037007f 40c08086 03303060 05188190     ..7....@`00.....
 800d845:	08188510 68e0f018 f8808b00 38e1071c     .......h.......8
 800d855:	0103060c 82000b01 006820ff 0e7fc182     ......... h.....
 800d865:	80808700 0e3860c0 85006907 04060301     .....`8..i......
 800d875:	82020406 02030606 01030383 f881005e     ............^...
 800d885:	08868804 40400000 820003d8 400380c0     ......@@.......@
 800d895:	c000808a 40804040 04c00080 00c08300     ....@@.@........
 800d8a5:	84400400 80c00080 80834003 40048000     ..@......@.....@
 800d8b5:	08008087 30488808 1f810043 1f810009     ......H0C.......
 800d8c5:	1f810003 1f8f0006 00070000 100f001f     ................
 800d8d5:	0f100f08 11030e00 001f0984 8100061f     ................
 800d8e5:	8412040f 1b000013 0026007f               ..........&..

0800d8f2 <screen_devmode>:
 800d8f2:	002c007f 00888003 98f09000 1640d0a0     ..,...........@.
 800d902:	80808400 180330e0 18031081 80e03084     .....0.......0..
 800d912:	89004380 0c18f0c0 191373e6 89010519     .C.......s......
 800d922:	07030100 000039ef 92001501 f9ede702     .....9..........
 800d932:	783818c8 78381838 f9c81838 0042e7ed     ..8x8.8x8.....B.
 800d942:	e03d0f85 000a0180 70c08085 0017023f     ..=........p?...
 800d952:	07fcf883 7e870304 640464fc 03047efc     .......~.d.d.~..
 800d962:	f0fc0783 01840043 06020301 03028306     ....C...........
 800d972:	82001b01 06060703 06030781 06060781     ................
 800d982:	2e030782 03f88100 e0108408 40040000     ...............@
 800d992:	c0008084 83400380 03800080 c0808440     ......@.....@...
 800d9a2:	40048000 c0008084 81400380 81000380     ...@......@.....
 800d9b2:	81000bf8 830804f0 04c00030 00c08300     ........0.......
 800d9c2:	84400480 f0400080 00834003 40048000     ..@...@..@.....@
 800d9d2:	c0008088 40804040 81000380 81001bf8     ....@@.@........
 800d9e2:	8410031f 0e000708 09841103 041f001f     ................
 800d9f2:	001f8300 84880347 0f007f84 13831204     ....G...........
 800da02:	00081f00 000b1b81 10040f81 0f000c83     ................
 800da12:	08841003 0409001f 000c8412 10030f00     ................
 800da22:	0f000883 0f881004 00001f00 031f0007     ................
 800da32:	7f1b8100 00001000                       ........

0800da3a <screen_downgrade>:
 800da3a:	0035007f 00f0f095 6060c080 10103030     ..5.......``00..
 800da4a:	10101818 60603030 006b80c0 0c040f04     ....00``..k.....
 800da5a:	ff820003 840007ff e0fc0f03 c083006c     ............l...
 800da6a:	00058080 0603018c 80800006 0f3c70c0     .............p<.
 800da7a:	8e006d01 03030101 06060202 03030202     .m..............
 800da8a:	00570101 0803f881 00e01084 83400480     ..W...........@.
 800da9a:	04c00080 00c08400 400380c0 80008083     ...........@....
 800daaa:	80854003 80c000c0 80834003 40040000     .@.......@.....@
 800daba:	80008083 80844003 048000f8 00808740     .....@......@...
 800daca:	48880808 81003c30 8410031f 0f000708     ...H0<..........
 800dada:	0f8a1004 08100f00 000f100f 8300041f     ................
 800daea:	0347001f 7f848488 00061f00 11030e81     ..G.............
 800dafa:	001f0984 8410030f 0f001f08 13841204     ................
 800db0a:	7f1b0000 00002200                       ....."..

0800db12 <screen_fatal>:
 800db12:	007f007f 0036007f 90fc9089 0090fc90     ......6.........
 800db22:	4203fc40 f000048b 00c00000 fc4000f0     @..B..........@.
 800db32:	04814203 03840066 03030000 05078100     .B..f...........
 800db42:	04038900 03040302 7f070000 7f007f00     ................
 800db52:	00003900                                .9..

0800db56 <screen_logout>:
 800db56:	0035007f c0078081 00064081 6f808082     ..5......@.....o
 800db66:	ffff8200 c0070006 c7c3c189 f0f8dcce     ................
 800db76:	0068c0e0 06ff7f82 068081c0 70608800     ..h...........`p
 800db86:	070e1c38 007f0103 f8810050 80810006     8.......P.......
 800db96:	80834004 40038000 00c08084 83400480     .@.....@......@.
 800dba6:	04c00080 00c08400 4003f040 f8810009     ........@..@....
 800dbb6:	10840803 048000e0 00808440 400380c0     ........@......@
 800dbc6:	80008083 80814004 1f810034 00821005     .....@..4.......
 800dbd6:	8310040f 0347000f 7f848488 10040f00     ......G.........
 800dbe6:	0f000f83 08851003 0f00001f 08811003     ................
 800dbf6:	1f810008 08841003 040f0007 000f8310     ................
 800dc06:	8300041f 040f001f 7f138112 00001b00     ................

0800dc16 <screen_mitm>:
 800dc16:	007f007f 0043007f 0c30c083 01060073     ......C...0.s...
 800dc26:	0c300084 06000403 7f007f01 39007f00     ..0............9
	...

0800dc38 <screen_recovery>:
 800dc38:	0031007f c0e06084 85001080 f030e0e0     ..1..`........0.
 800dc48:	863008f0 6020f0f0 004f80c0 c189c00c     ..0... `..O.....
 800dc58:	dccec7c3 c0e0f0f8 ff8f0009 0f0f00ff     ................
 800dc68:	cc8c0c0c cccc4ccc 00030f8f feff0183     .....L..........
 800dc78:	808a0057 3870e0c0 03070e1c 82000a01     W.....p8........
 800dc88:	0004ffff 301f0689 30302030 0004061f     .......00 00....
 800dc98:	57ffff82 01018200 01820012 82031101     ...W............
 800dca8:	00410101 f8080889 00000808 400380c0     ..A............@
 800dcb8:	80008083 80834004 40048000 c0008084     .....@.....@....
 800dcc8:	84400380 f0400080 00094003 0804f081     ..@...@..@......
 800dcd8:	00003083 80844004 0380c000 00808340     .0...@......@...
 800dce8:	82400380 0034f880 1f101088 00001010     ..@...4.........
 800dcf8:	8300041f 0409001f 000c8312 8312040f     ................
 800dd08:	071f0013 030f8100 08088110 040f8100     ................
 800dd18:	000c8310 8411030e 1f001f09 0f810006     ................
 800dd28:	08821003 1b007f1f                        ..........

0800dd32 <screen_red_light>:
 800dd32:	002c007f 00888003 98f09000 1640d0a0     ..,...........@.
 800dd42:	80808400 180330e0 18031081 80e03084     .....0.......0..
 800dd52:	89004380 0c18f0c0 191373e6 89010519     .C.......s......
 800dd62:	07030100 000039ef 92001501 f9ede702     .....9..........
 800dd72:	783818c8 78381838 f9c81838 0042e7ed     ..8x8.8x8.....B.
 800dd82:	e03d0f85 000a0180 70c08085 0017023f     ..=........p?...
 800dd92:	07fcf883 7e870304 640464fc 03047efc     .......~.d.d.~..
 800dda2:	f0fc0783 01840043 06020301 03028306     ....C...........
 800ddb2:	82001b01 06060703 06030781 06060781     ................
 800ddc2:	2b030782 03f88100 e0108408 40040000     ...+...........@
 800ddd2:	c0008084 83400380 03800080 c0808440     ......@.....@...
 800dde2:	40048000 c0008084 81400380 81000380     ...@......@.....
 800ddf2:	81000bf8 830804f0 04000030 00808340     ........0...@...
 800de02:	840004c0 f04000c0 00034003 d8404083     ......@..@...@@.
 800de12:	80810003 80844004 0380c000 03808140     .....@......@...
 800de22:	14f88100 031f8100 07088410 11030e00     ................
 800de32:	001f0984 8300041f 0347001f 7f848488     ..........G.....
 800de42:	12040f00 1f001383 1b810008 0f81000b     ................
 800de52:	0c831004 11030e00 001f0984 8510030f     ................
 800de62:	00001f08 8110030f 81000408 8100031f     ................
 800de72:	8310040f 041f000f 031f8100 7f1b8100     ................
 800de82:	00000c00                                ....

0800de86 <screen_replug>:
 800de86:	007f007f 002f007f 0804f881 8000f083     ....../.........
 800de96:	80844004 0380c000 00808440 0005f800     .@......@.......
 800dea6:	0004c081 8000c083 80824003 880057c0     .........@...W..
 800deb6:	0503011f 0f001009 13841204 03047f00     ................
 800dec6:	00078408 10030f00 0f000083 08841003     ................
 800ded6:	0347001f 7f848288 007f007f 002e007f     ..G.............
	...

0800dee7 <screen_se1_issue>:
 800dee7:	0035007f 04808082 60c08300 83180530     ..5........`0...
 800def7:	04c07030 6b808100 ff018600 070606fe     0p.....k........
 800df07:	e6810604 07860604 fffe0607 03006901     .............i..
 800df17:	bf078401 000580e0 0005ff81 bfe08084     ................
 800df27:	69010307 07068300 89010303 06060203     ...i............
 800df37:	02020607 83010303 62060703 04f88100     ...........b....
 800df47:	00f88900 0830c000 060000f8 70008980     ......0........p
 800df57:	08088888 04f80010 00088688 f8102040     ............@ ..
 800df67:	0f810059 0f831004 02030300 00021f83     Y...............
 800df77:	00890406 11101008 1f000e11 00041005     ................
 800df87:	007f1f81                                 .......

0800df8e <screen_se2_issue>:
 800df8e:	0035007f 04808082 60c08300 83180530     ..5........`0...
 800df9e:	04c07030 6b808100 ff018600 070606fe     0p.....k........
 800dfae:	e6810604 07860604 fffe0607 03006901     .............i..
 800dfbe:	bf078401 000580e0 0005ff81 bfe08084     ................
 800dfce:	69010307 07068300 89010303 06060203     ...i............
 800dfde:	02020607 83010303 62060703 04f88100     ...........b....
 800dfee:	00f88300 824804f8 80060088 88700089     ......H.......p.
 800dffe:	10080888 8804f800 30000883 88820803     ...........0....
 800e00e:	81005770 8310040f 0408000f 000f8210     pW..............
 800e01e:	00890406 11101008 1f000e11 00871005     ................
 800e02e:	11121418 007f1010                        ........,..

0800e039 <screen_search>:
 800e039:	0028007f 2060c085 18061030 60301085     ..(...` 0.....0`
 800e049:	000f80c0 30e0e085 3008f0f0 20f0f086     .......0...0... 
 800e059:	4c80c060 fffc8300 82000e01 000eff03     `..L............
 800e069:	00ffff8f 0c0c0f0f 4ccccc8c 0f8fcccc     ...........L....
 800e079:	01830003 004bfeff 0c060389 20303018     ......K......00 
 800e089:	20036020 18103089 e0713f1e 000b80c0      `. .0...?q.....
 800e099:	04ffff82 1f068900 30203030 04061f30     ........00 00...
 800e0a9:	ffff8200 0184005e 09060703 01018200     ....^...........
 800e0b9:	01820311 88003c01 08888870 80001008     .....<..p.......
 800e0c9:	80834004 40040000 c0008084 83400380     .@.....@......@.
 800e0d9:	04800080 00808440 400380f8 00008086     ....@......@....
 800e0e9:	03d84040 80c08200 80834003 40038000     @@.......@.....@
 800e0f9:	42c08082 10088800 0e111110 12040f00     ...B............
 800e109:	0e001383 09841103 061f001f 040f8100     ................
 800e119:	00088310 8100041f 8100041f 8100031f     ................
 800e129:	8300041f 0347001f 7f848788 38100000     ......G........8
 800e139:	83000410 04103810 38108300 19007f10     .....8.....8....
	...

0800e14b <screen_upgrading>:
 800e14b:	0035007f 0e80c082 6a800600 ffff8200     ..5........j....
 800e15b:	80900005 603060c0 63c080c0 30181c37     .....`0`...c7..0
 800e16b:	691e3f20 ffff8800 ceccc0c0 c005c1c7      ?.i............
 800e17b:	c009c181 007f8081 f8810056 f8840004     ........V.......
 800e18b:	0380c000 00808340 85400380 c000c080     ....@.....@.....
 800e19b:	83400380 04000080 00808340 87400380     ..@.....@.....@.
 800e1ab:	0000f880 03d84040 80c08200 80834003     ....@@.......@..
 800e1bb:	40038000 42c08082 040f8100 000f8410     ...@...B........
 800e1cb:	0803047f 47000783 84848803 061f007f     .......G........
 800e1db:	030e8100 1f098411 10030f00 041f0882     ................
 800e1eb:	031f8100 041f8100 001f8300 82880347     ............G...
 800e1fb:	007f7f84                                 ...."..

0800e202 <screen_verify>:
 800e202:	0038007f 60c08085 10033020 1018188a     ..8....` 0......
 800e212:	60303010 6b80c060 fce08400 00070107     .00``..k........
 800e222:	07ffff82 0f038400 0068e0fc 380f0187     ..........h....8
 800e232:	8080c060 018c0005 00060703 70c08080     `..............p
 800e242:	6d010f3c 01018e00 02020303 02020606     <..m............
 800e252:	01010303 f881005a f8830004 40048000     ....Z..........@
 800e262:	c0008084 86400380 40000080 0004d840     ......@....@@...
 800e272:	0803f081 c0001083 c0860004 40400000     ..............@@
 800e282:	820003d8 400380c0 80008083 80824003     .......@.....@..
 800e292:	880042c0 18180601 0f000106 13831204     .B..............
 800e2a2:	00091f00 00031f81 031f0182 00008301     ................
 800e2b2:	82880347 00047f84 00031f81 00041f81     G...............
 800e2c2:	47001f83 84828803 22007f7f               ...G......."..

0800e2d0 <screen_wiped>:
 800e2d0:	0038007f 60c08084 82000420 0004f8f8     ..8....` .......
 800e2e0:	c0606084 84006b80 0307fce0 ff820007     .``..k..........
 800e2f0:	840007ff e0fc0f03 01870068 c060380f     ........h....8`.
 800e300:	000a8080 c0808087 010f3c70 018e006d     ........p<..m...
 800e310:	02030301 02060602 01030302 88005701     .............W..
 800e320:	08888870 80001008 80834004 40048000     p........@.....@
 800e330:	80008083 80824003 810008f8 860004f8     .....@..........
 800e340:	400000f8 0003d840 0380c082 00808340     ...@@.......@...
 800e350:	83400480 03800080 f8808240 0888003b     ..@.....@...;...
 800e360:	11111010 040f000e 00138312 8312040f     ................
 800e370:	030f0013 1f088210 07860008 18070718     ................
 800e380:	81000407 8200031f 0803047f 0f000783     ................
 800e390:	13831204 10030f00 7f1f0882 00001e00     ................
 800e3a0:	65737361 64007472 676e776f 65646172     assert.downgrade
 800e3b0:	67697300 69616620 6f6e006c 72696620     .sig fail.no fir
 800e3c0:	7261776d 61460065 726f7463 6f622079     mware.Factory bo
 800e3d0:	5700746f 3a4e5241 64655220 67696c20     ot.WARN: Red lig
 800e3e0:	57007468 3a4e5241 736e5520 656e6769     ht.WARN: Unsigne
 800e3f0:	69662064 61776d72 47006572 20646f6f     d firmware.Good 
 800e400:	6d726966 65726177 726f6300 74707572     firmware.corrupt
 800e410:	72696620 7261776d                         firmware.

0800e41a <approved_pubkeys>:
 800e41a:	2641cbb4 f36ce1f7 71b4f28f 0123fb1d     ..A&..l....q..#.
 800e42a:	66d6760d 6ca38aa7 f6f9539b 0518587b     .v.f...l.S..{X..
 800e43a:	e93b0b58 b89fc431 113c0444 470f0896     X.;.1...D.<....G
 800e44a:	37ed2581 4a9e237a 3818b7af da0438ba     .%.7z#.J...8.8..
 800e45a:	1dc8a2d6 df5e811c 6d290ca6 8d8f57b8     ......^...)m.W..
 800e46a:	9269295e c178d1ce 31d7207b b596a17b     ^)i...x.{ .1{...
 800e47a:	0c1bef3d c31a79aa c8c45845 ffeb2d8a     =....y..EX...-..
 800e48a:	01829bfe bc5e5f87 4fe5a596 9ffe68c7     ....._^....O.h..
 800e49a:	0166ef42 95cfc456 38f0b5f4 c5261164     B.f.V......8d.&.
 800e4aa:	66c13999 14120632 689c254c bad38c35     .9.f2...L%.h5...
 800e4ba:	8cde7824 6cdfab52 7809bfb8 3a63bb03     $x..R..l...x..c:
 800e4ca:	0ed90111 8f737aa4 7f3b18bf c87b0af0     .....zs...;...{.
 800e4da:	56546067 c5ec0c82 0882bc1d ef39c116     g`TV..........9.
 800e4ea:	32babff5 e35fce7c d7621e74 4cc5fce9     ...2|._.t.b....L
 800e4fa:	8d11e88a 13c2adc3 2a4f2992 a4f8d2ea     .........)O*....
 800e50a:	fe7cd5c4 3b450512 07598954 88d7d6da     ..|...E;T.Y.....
 800e51a:	37cfb143 1f897cd2 f3acfe5b 95fc33ba     C..7.|..[....3..
 800e52a:	dde7d981 14ef9525 bb97efdd a7d8f333     ....%.......3...
 800e53a:	977a2b34 73aab3ba 32419de7 17a1fcd8     4+z....s..A2....
 800e54a:	fe0bb566 89214063 8e7b92c9 590bdf72     f...c@!...{.r..Y
	...
 800e59a:	20314553 666e6f63 66206769 006c6961     SE1 config fail.
 800e5aa:	6c706572 72206775 69757165 00646572     replug required.
 800e5ba:	72726f63 20747075 72696170 63657320     corrupt pair sec
 800e5ca:	75636d00 6c756620 7562006c 66206e72     .mcu full.burn f
 800e5da:	3a6c6961 76210020 64696c61 6162003f     ail: .!valid?.ba
 800e5ea:	61762064 66003f6c 20747361 63697262     d val?.fast bric
 800e5fa:	2e2e2e6b 64200020 00656e6f 79706f43     k... . done.Copy
 800e60a:	68676972 30322074 202d3831 43207962     right 2018- by C
 800e61a:	6b6e696f 20657469 2e636e49 206f6e00     oinkite Inc..no 
 800e62a:	00726573 66206b77 0016006c 01410800     ser.wk fl.....A.
	...
 800e646:	000000ee 006100e1 218f0000 438f808f     ......a....!...C
 800e656:	430080af 20834300 43c343c3 43c343c3     ...C.C. .C.C.C.C
 800e666:	43c343c3 0000438f ffffffff 00000000     .C.C.C..........
 800e676:	ffffffff 00000000 00000000 000000f0     ................
	...
 800e68e:	00001502 003c0000 01bc005c 01bc01fc     ......<.\.......
 800e69e:	01dc01dc 03dc03d1 03dc03dc 03dc03dc     ................
 800e6ae:	01dc03dc 0001003c 00120000 00000000     ....<...........
 800e6be:	00010000 00080000 02000000 00020000     ................
 800e6ce:	00000000 00010000 00070000               ..............

0800e6dc <CSWTCH.37>:
 800e6dc:	0d0c0b09                                ....

0800e6e0 <version_string>:
 800e6e0:	2e312e33 69742032 323d656d 30323230     3.1.2 time=20220
 800e6f0:	2e343133 33353331 67203930 6d3d7469     314.135309 git=m
 800e700:	6140346b 33393233 0d006462               k4@a3293bd....

0800e70e <hexmap>:
 800e70e:	33323130 37363534 62613938 66656463     0123456789abcdef
 800e71e:	41525350 6166204d 65006c69 65736172     PSRAM fail.erase
 800e72e:	3d767220 72756200 7672206e 6120003d      rv=.burn rv=. a
 800e73e:	3d726464 52535000 616e203a 50006164     ddr=.PSR: nada.P
 800e74e:	203a5253 65686321 50006b63 203a5253     SR: !check.PSR: 
 800e75e:	73726576 006e6f69 fc000000 00020000     version.........
 800e76e:	00000000 00030000 000a0000 00080000     ................
 800e77e:	00100000 6f6c0000 7220676e 20646165     ......long read 
 800e78e:	6c696166 55464400 72617020 66206573     fail.DFU parse f
 800e79e:	006c6961 646f6f67 72696620 7261776d     ail.good firmwar
 800e7ae:	72770065 20676e6f 6c726f77 44530064     e.wrong world.SD
 800e7be:	64726143 6900203a 2074696e 6c696166     Card: .init fail
 800e7ce:	65707300 77006465 00656469 7a697362     .speed.wide.bsiz
 800e7de:	6f003f65 6166006b 72206c69 00646165     e?.ok.fail read.
 800e7ee:	53756644 6f660065 20646e75 52002040     DfuSe.found @ .R
 800e7fe:	766f6365 20797265 65646f6d 1f00002e     ecovery mode....
 800e80e:	00020000 00010000 00030000 000c0000     ................
 800e81e:	00040000 00020000 00010000 00030000     ................
 800e82e:	000c0000                                 ......

0800e834 <curve_secp256k1>:
 800e834:	01002008 fffffc2f fffffffe ffffffff     . ../...........
 800e844:	ffffffff ffffffff ffffffff ffffffff     ................
 800e854:	ffffffff d0364141 bfd25e8c af48a03b     ....AA6..^..;.H.
 800e864:	baaedce6 fffffffe ffffffff ffffffff     ................
 800e874:	ffffffff 16f81798 59f2815b 2dce28d9     ........[..Y.(.-
 800e884:	029bfcdb ce870b07 55a06295 f9dcbbac     .........b.U....
 800e894:	79be667e fb10d4b8 9c47d08f a6855419     ~f.y......G..T..
 800e8a4:	fd17b448 0e1108a8 5da4fbfc 26a3c465     H..........]e..&
 800e8b4:	483ada77 00000007 00000000 00000000     w.:H............
	...
 800e8d8:	08006635 08005eb9 0800608f 08005ca5     5f...^...`...\..

0800e8e8 <curve_secp256r1>:
 800e8e8:	01002008 ffffffff ffffffff ffffffff     . ..............
	...
 800e904:	00000001 ffffffff fc632551 f3b9cac2     ........Q%c.....
 800e914:	a7179e84 bce6faad ffffffff ffffffff     ................
 800e924:	00000000 ffffffff d898c296 f4a13945     ............E9..
 800e934:	2deb33a0 77037d81 63a440f2 f8bce6e5     .3.-.}.w.@.c....
 800e944:	e12c4247 6b17d1f2 37bf51f5 cbb64068     GB,....k.Q.7h@..
 800e954:	6b315ece 2bce3357 7c0f9e16 8ee7eb4a     .^1kW3.+...|J...
 800e964:	fe1a7f9b 4fe342e2 27d2604b 3bce3c3e     .....B.OK`.'><.;
 800e974:	cc53b0f6 651d06b0 769886bc b3ebbd55     ..S....e...vU...
 800e984:	aa3a93e7 5ac635d8 0800677d 08005eb9     ..:..5.Z}g...^..
 800e994:	08006723 08005d21                       #g..!]..

0800e99c <AHBPrescTable>:
	...
 800e9a4:	04030201 09080706                       ........

0800e9ac <APBPrescTable>:
 800e9ac:	00000000 04030201                       ........

0800e9b4 <MSIRangeTable>:
 800e9b4:	000186a0 00030d40 00061a80 000c3500     ....@........5..
 800e9c4:	000f4240 001e8480 003d0900 007a1200     @B........=...z.
 800e9d4:	00f42400 016e3600 01e84800 02dc6c00     .$...6n..H...l..
 800e9e4:	20727463 3f746573 00702100 00006000     ctr set?.!p..`..
 800e9f4:	00000012 00000000 00000003 00000004     ................

0800ea04 <DEV_MANID>:
 800ea04:	00008000                                ....

Disassembly of section .relocate:

2009e000 <flash_burn>:
{
2009e000:	b530      	push	{r4, r5, lr}
    while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) {
2009e002:	4920      	ldr	r1, [pc, #128]	; (2009e084 <flash_burn+0x84>)
2009e004:	690c      	ldr	r4, [r1, #16]
2009e006:	03e5      	lsls	r5, r4, #15
2009e008:	d4fc      	bmi.n	2009e004 <flash_burn+0x4>
    uint32_t error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
2009e00a:	690d      	ldr	r5, [r1, #16]
    if(error) {
2009e00c:	4c1e      	ldr	r4, [pc, #120]	; (2009e088 <flash_burn+0x88>)
2009e00e:	4225      	tst	r5, r4
2009e010:	d104      	bne.n	2009e01c <flash_burn+0x1c>
    if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP)) {
2009e012:	690c      	ldr	r4, [r1, #16]
2009e014:	07e4      	lsls	r4, r4, #31
        __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
2009e016:	bf44      	itt	mi
2009e018:	2401      	movmi	r4, #1
2009e01a:	610c      	strmi	r4, [r1, #16]
    FLASH->SR = FLASH->SR & FLASH_FLAG_SR_ERRORS;
2009e01c:	4919      	ldr	r1, [pc, #100]	; (2009e084 <flash_burn+0x84>)
2009e01e:	4d1a      	ldr	r5, [pc, #104]	; (2009e088 <flash_burn+0x88>)
2009e020:	690c      	ldr	r4, [r1, #16]
2009e022:	402c      	ands	r4, r5
2009e024:	610c      	str	r4, [r1, #16]
    __HAL_FLASH_DATA_CACHE_DISABLE();
2009e026:	680c      	ldr	r4, [r1, #0]
2009e028:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
2009e02c:	600c      	str	r4, [r1, #0]
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_MER1 | FLASH_CR_PER | FLASH_CR_PNB));      // added
2009e02e:	694c      	ldr	r4, [r1, #20]
2009e030:	f424 64ff 	bic.w	r4, r4, #2040	; 0x7f8
2009e034:	f024 0407 	bic.w	r4, r4, #7
2009e038:	614c      	str	r4, [r1, #20]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
2009e03a:	694c      	ldr	r4, [r1, #20]
2009e03c:	f044 0401 	orr.w	r4, r4, #1
2009e040:	614c      	str	r4, [r1, #20]
    *(__IO uint32_t *)(address) = (uint32_t)val;
2009e042:	6002      	str	r2, [r0, #0]
  __ASM volatile ("isb 0xF":::"memory");
2009e044:	f3bf 8f6f 	isb	sy
    *(__IO uint32_t *)(address+4) = (uint32_t)(val >> 32);
2009e048:	6043      	str	r3, [r0, #4]
    while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) {
2009e04a:	690b      	ldr	r3, [r1, #16]
2009e04c:	03da      	lsls	r2, r3, #15
2009e04e:	d4fc      	bmi.n	2009e04a <flash_burn+0x4a>
    uint32_t error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
2009e050:	6908      	ldr	r0, [r1, #16]
    if(error) {
2009e052:	4028      	ands	r0, r5
2009e054:	d104      	bne.n	2009e060 <flash_burn+0x60>
    if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP)) {
2009e056:	690b      	ldr	r3, [r1, #16]
2009e058:	07db      	lsls	r3, r3, #31
        __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
2009e05a:	bf44      	itt	mi
2009e05c:	2301      	movmi	r3, #1
2009e05e:	610b      	strmi	r3, [r1, #16]
    CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
2009e060:	4b08      	ldr	r3, [pc, #32]	; (2009e084 <flash_burn+0x84>)
2009e062:	695a      	ldr	r2, [r3, #20]
2009e064:	f022 0201 	bic.w	r2, r2, #1
2009e068:	615a      	str	r2, [r3, #20]
    __HAL_FLASH_DATA_CACHE_RESET();
2009e06a:	681a      	ldr	r2, [r3, #0]
2009e06c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
2009e070:	601a      	str	r2, [r3, #0]
2009e072:	681a      	ldr	r2, [r3, #0]
2009e074:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
2009e078:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_DATA_CACHE_ENABLE();
2009e07a:	681a      	ldr	r2, [r3, #0]
2009e07c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
2009e080:	601a      	str	r2, [r3, #0]
}
2009e082:	bd30      	pop	{r4, r5, pc}
2009e084:	40022000 	.word	0x40022000
2009e088:	0002c3fa 	.word	0x0002c3fa

2009e08c <flash_page_erase>:
    if(page_num < ((BL_FLASH_SIZE + BL_NVROM_SIZE) / FLASH_ERASE_SIZE)) {
2009e08c:	4b2d      	ldr	r3, [pc, #180]	; (2009e144 <flash_page_erase+0xb8>)
2009e08e:	4003      	ands	r3, r0
{
2009e090:	b510      	push	{r4, lr}
    if(page_num < ((BL_FLASH_SIZE + BL_NVROM_SIZE) / FLASH_ERASE_SIZE)) {
2009e092:	2b00      	cmp	r3, #0
2009e094:	d054      	beq.n	2009e140 <flash_page_erase+0xb4>
    while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) {
2009e096:	4b2c      	ldr	r3, [pc, #176]	; (2009e148 <flash_page_erase+0xbc>)
    page_num &= 0xff;
2009e098:	f3c0 3207 	ubfx	r2, r0, #12, #8
    while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) {
2009e09c:	6919      	ldr	r1, [r3, #16]
2009e09e:	03c9      	lsls	r1, r1, #15
2009e0a0:	d4fc      	bmi.n	2009e09c <flash_page_erase+0x10>
    uint32_t error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
2009e0a2:	691c      	ldr	r4, [r3, #16]
    if(error) {
2009e0a4:	4929      	ldr	r1, [pc, #164]	; (2009e14c <flash_page_erase+0xc0>)
2009e0a6:	420c      	tst	r4, r1
2009e0a8:	d104      	bne.n	2009e0b4 <flash_page_erase+0x28>
    if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP)) {
2009e0aa:	6919      	ldr	r1, [r3, #16]
2009e0ac:	07cc      	lsls	r4, r1, #31
        __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
2009e0ae:	bf44      	itt	mi
2009e0b0:	2101      	movmi	r1, #1
2009e0b2:	6119      	strmi	r1, [r3, #16]
    FLASH->SR = FLASH->SR & 0xffff;
2009e0b4:	4b24      	ldr	r3, [pc, #144]	; (2009e148 <flash_page_erase+0xbc>)
2009e0b6:	6919      	ldr	r1, [r3, #16]
2009e0b8:	b289      	uxth	r1, r1
2009e0ba:	6119      	str	r1, [r3, #16]
    __HAL_FLASH_DATA_CACHE_DISABLE();
2009e0bc:	6819      	ldr	r1, [r3, #0]
2009e0be:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
2009e0c2:	6019      	str	r1, [r3, #0]
        SET_BIT(FLASH->CR, FLASH_CR_BKER);
2009e0c4:	6959      	ldr	r1, [r3, #20]
    if(bank2) {
2009e0c6:	f010 6ffe 	tst.w	r0, #133169152	; 0x7f00000
        SET_BIT(FLASH->CR, FLASH_CR_BKER);
2009e0ca:	bf14      	ite	ne
2009e0cc:	f441 6100 	orrne.w	r1, r1, #2048	; 0x800
        CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
2009e0d0:	f421 6100 	biceq.w	r1, r1, #2048	; 0x800
2009e0d4:	6159      	str	r1, [r3, #20]
    MODIFY_REG(FLASH->CR, FLASH_CR_PNB, (page_num << POSITION_VAL(FLASH_CR_PNB)));
2009e0d6:	6959      	ldr	r1, [r3, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
2009e0d8:	f44f 63ff 	mov.w	r3, #2040	; 0x7f8
2009e0dc:	f421 61ff 	bic.w	r1, r1, #2040	; 0x7f8
2009e0e0:	fa93 f3a3 	rbit	r3, r3
   */
  if (value == 0U)
  {
    return 32U;
  }
  return __builtin_clz(value);
2009e0e4:	fab3 f383 	clz	r3, r3
2009e0e8:	409a      	lsls	r2, r3
2009e0ea:	4b17      	ldr	r3, [pc, #92]	; (2009e148 <flash_page_erase+0xbc>)
2009e0ec:	430a      	orrs	r2, r1
2009e0ee:	615a      	str	r2, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_PER);
2009e0f0:	695a      	ldr	r2, [r3, #20]
2009e0f2:	f042 0202 	orr.w	r2, r2, #2
2009e0f6:	615a      	str	r2, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
2009e0f8:	695a      	ldr	r2, [r3, #20]
2009e0fa:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
2009e0fe:	615a      	str	r2, [r3, #20]
    while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) {
2009e100:	691a      	ldr	r2, [r3, #16]
2009e102:	03d1      	lsls	r1, r2, #15
2009e104:	d4fc      	bmi.n	2009e100 <flash_page_erase+0x74>
    uint32_t error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
2009e106:	6918      	ldr	r0, [r3, #16]
2009e108:	4a10      	ldr	r2, [pc, #64]	; (2009e14c <flash_page_erase+0xc0>)
    if(error) {
2009e10a:	4010      	ands	r0, r2
2009e10c:	d104      	bne.n	2009e118 <flash_page_erase+0x8c>
    if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP)) {
2009e10e:	691a      	ldr	r2, [r3, #16]
2009e110:	07d2      	lsls	r2, r2, #31
        __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
2009e112:	bf44      	itt	mi
2009e114:	2201      	movmi	r2, #1
2009e116:	611a      	strmi	r2, [r3, #16]
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
2009e118:	4b0b      	ldr	r3, [pc, #44]	; (2009e148 <flash_page_erase+0xbc>)
2009e11a:	695a      	ldr	r2, [r3, #20]
2009e11c:	f422 62ff 	bic.w	r2, r2, #2040	; 0x7f8
2009e120:	f022 0202 	bic.w	r2, r2, #2
2009e124:	615a      	str	r2, [r3, #20]
    __HAL_FLASH_DATA_CACHE_RESET();
2009e126:	681a      	ldr	r2, [r3, #0]
2009e128:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
2009e12c:	601a      	str	r2, [r3, #0]
2009e12e:	681a      	ldr	r2, [r3, #0]
2009e130:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
2009e134:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_DATA_CACHE_ENABLE();
2009e136:	681a      	ldr	r2, [r3, #0]
2009e138:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
2009e13c:	601a      	str	r2, [r3, #0]
}
2009e13e:	bd10      	pop	{r4, pc}
        return 1;
2009e140:	2001      	movs	r0, #1
2009e142:	e7fc      	b.n	2009e13e <flash_page_erase+0xb2>
2009e144:	07fe0000 	.word	0x07fe0000
2009e148:	40022000 	.word	0x40022000
2009e14c:	0002c3fa 	.word	0x0002c3fa
