{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662203249559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662203249559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep  3 07:07:29 2022 " "Processing started: Sat Sep  3 07:07:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662203249559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203249559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_Sound -c FPGA_Sound " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_Sound -c FPGA_Sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203249559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662203250241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "polysound/polysound_sine_scale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file polysound/polysound_sine_scale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PolySound_Sine_Scale-behv " "Found design unit 1: PolySound_Sine_Scale-behv" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263582 ""} { "Info" "ISGN_ENTITY_NAME" "1 PolySound_Sine_Scale " "Found entity 1: PolySound_Sine_Scale" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalesine/scalesinegen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scalesine/scalesinegen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ScaleSineGen-behv " "Found design unit 1: ScaleSineGen-behv" {  } { { "ScaleSine/ScaleSineGen.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/ScaleSineGen.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263585 ""} { "Info" "ISGN_ENTITY_NAME" "1 ScaleSineGen " "Found entity 1: ScaleSineGen" {  } { { "ScaleSine/ScaleSineGen.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/ScaleSineGen.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middlecsine/sinetable_256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file middlecsine/sinetable_256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SineTable_256-behavior " "Found design unit 1: SineTable_256-behavior" {  } { { "MiddleCSine/SineTable_256.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/SineTable_256.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263588 ""} { "Info" "ISGN_ENTITY_NAME" "1 SineTable_256 " "Found entity 1: SineTable_256" {  } { { "MiddleCSine/SineTable_256.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/SineTable_256.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/outreg_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers/outreg_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutReg_Nbits-behv " "Found design unit 1: OutReg_Nbits-behv" {  } { { "Registers/OutReg_Nbits.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Registers/OutReg_Nbits.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263590 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutReg_Nbits " "Found entity 1: OutReg_Nbits" {  } { { "Registers/OutReg_Nbits.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Registers/OutReg_Nbits.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalesquare/soundtable01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scalesquare/soundtable01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SoundTable01-behavior " "Found design unit 1: SoundTable01-behavior" {  } { { "ScaleSquare/SoundTable01.VHD" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSquare/SoundTable01.VHD" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263593 ""} { "Info" "ISGN_ENTITY_NAME" "1 SoundTable01 " "Found entity 1: SoundTable01" {  } { { "ScaleSquare/SoundTable01.VHD" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSquare/SoundTable01.VHD" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalesquare/sound_square_scale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scalesquare/sound_square_scale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound_Square_Scale-behv " "Found design unit 1: Sound_Square_Scale-behv" {  } { { "ScaleSquare/Sound_Square_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSquare/Sound_Square_Scale.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263595 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sound_Square_Scale " "Found entity 1: Sound_Square_Scale" {  } { { "ScaleSquare/Sound_Square_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSquare/Sound_Square_Scale.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middlecsawtooth/sound_sawtooth_middle_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file middlecsawtooth/sound_sawtooth_middle_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound_Sawtooth_Middle_C-behv " "Found design unit 1: Sound_Sawtooth_Middle_C-behv" {  } { { "MiddleCSawtooth/Sound_Sawtooth_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSawtooth/Sound_Sawtooth_Middle_C.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263597 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sound_Sawtooth_Middle_C " "Found entity 1: Sound_Sawtooth_Middle_C" {  } { { "MiddleCSawtooth/Sound_Sawtooth_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSawtooth/Sound_Sawtooth_Middle_C.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middlecsine/sound_pwm_middle_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file middlecsine/sound_pwm_middle_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound_PWM_Middle_C-behv " "Found design unit 1: Sound_PWM_Middle_C-behv" {  } { { "MiddleCSine/Sound_PWM_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/Sound_PWM_Middle_C.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263600 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sound_PWM_Middle_C " "Found entity 1: Sound_PWM_Middle_C" {  } { { "MiddleCSine/Sound_PWM_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/Sound_PWM_Middle_C.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middlecsquare/sound_sqwave_middle_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file middlecsquare/sound_sqwave_middle_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound_SQWave_Middle_C-behv " "Found design unit 1: Sound_SQWave_Middle_C-behv" {  } { { "MiddleCSquare/Sound_SQWave_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSquare/Sound_SQWave_Middle_C.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263602 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sound_SQWave_Middle_C " "Found entity 1: Sound_SQWave_Middle_C" {  } { { "MiddleCSquare/Sound_SQWave_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSquare/Sound_SQWave_Middle_C.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters/counterldcnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counters/counterldcnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterLdInc-behv " "Found design unit 1: counterLdInc-behv" {  } { { "Counters/CounterLdCnt.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Counters/CounterLdCnt.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263605 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterLdInc " "Found entity 1: counterLdInc" {  } { { "Counters/CounterLdCnt.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Counters/CounterLdCnt.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263605 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Debounce.vhd " "Can't analyze file -- file Debounce.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1662203263613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sound.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_sound.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_Sound-struct " "Found design unit 1: FPGA_Sound-struct" {  } { { "FPGA_Sound.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263615 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Sound " "Found entity 1: FPGA_Sound" {  } { { "FPGA_Sound.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middlectriangle/sound_triangle_middle_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file middlectriangle/sound_triangle_middle_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound_Triangle_Middle_C-behv " "Found design unit 1: Sound_Triangle_Middle_C-behv" {  } { { "MiddleCTriangle/Sound_Triangle_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCTriangle/Sound_Triangle_Middle_C.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263618 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sound_Triangle_Middle_C " "Found entity 1: Sound_Triangle_Middle_C" {  } { { "MiddleCTriangle/Sound_Triangle_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCTriangle/Sound_Triangle_Middle_C.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters/counterupdnldcnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counters/counterupdnldcnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterUpDnLdCnt-behv " "Found design unit 1: CounterUpDnLdCnt-behv" {  } { { "Counters/CounterUpDnLdCnt.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Counters/CounterUpDnLdCnt.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263620 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterUpDnLdCnt " "Found entity 1: CounterUpDnLdCnt" {  } { { "Counters/CounterUpDnLdCnt.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Counters/CounterUpDnLdCnt.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notestepper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notestepper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NoteStepper-struct " "Found design unit 1: NoteStepper-struct" {  } { { "NoteStepper.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/NoteStepper.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263623 ""} { "Info" "ISGN_ENTITY_NAME" "1 NoteStepper " "Found entity 1: NoteStepper" {  } { { "NoteStepper.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/NoteStepper.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalesine/notesinecountertable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scalesine/notesinecountertable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NoteSineCounterTable-behavior " "Found design unit 1: NoteSineCounterTable-behavior" {  } { { "ScaleSine/NoteSineCounterTable.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/NoteSineCounterTable.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263625 ""} { "Info" "ISGN_ENTITY_NAME" "1 NoteSineCounterTable " "Found entity 1: NoteSineCounterTable" {  } { { "ScaleSine/NoteSineCounterTable.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/NoteSineCounterTable.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalesine/sound_sine_scale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scalesine/sound_sine_scale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound_Sine_Scale-behv " "Found design unit 1: Sound_Sine_Scale-behv" {  } { { "ScaleSine/Sound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/Sound_Sine_Scale.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263629 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sound_Sine_Scale " "Found entity 1: Sound_Sine_Scale" {  } { { "ScaleSine/Sound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/Sound_Sine_Scale.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_Counter-behv " "Found design unit 1: PWM_Counter-behv" {  } { { "PWM_Counter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PWM_Counter.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263632 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_Counter " "Found entity 1: PWM_Counter" {  } { { "PWM_Counter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PWM_Counter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music/vhdl/jesuslovesme.vhd 2 1 " "Found 2 design units, including 1 entities, in source file music/vhdl/jesuslovesme.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JesusLovesMe-behavior " "Found design unit 1: JesusLovesMe-behavior" {  } { { "Music/VHDL/JesusLovesMe.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Music/VHDL/JesusLovesMe.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263635 ""} { "Info" "ISGN_ENTITY_NAME" "1 JesusLovesMe " "Found entity 1: JesusLovesMe" {  } { { "Music/VHDL/JesusLovesMe.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Music/VHDL/JesusLovesMe.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_player/rom_player.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_player/rom_player.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_Player-struct " "Found design unit 1: ROM_Player-struct" {  } { { "ROM_Player/ROM_Player.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ROM_Player/ROM_Player.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263638 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_Player " "Found entity 1: ROM_Player" {  } { { "ROM_Player/ROM_Player.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ROM_Player/ROM_Player.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203263638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263638 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_Sound " "Elaborating entity \"FPGA_Sound\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662203263793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_SQWave_Middle_C Sound_SQWave_Middle_C:SQWCounter " "Elaborating entity \"Sound_SQWave_Middle_C\" for hierarchy \"Sound_SQWave_Middle_C:SQWCounter\"" {  } { { "FPGA_Sound.vhd" "SQWCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662203263810 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SQWave Sound_SQWave_Middle_C.vhd(54) " "Inferred latch for \"w_SQWave\" at Sound_SQWave_Middle_C.vhd(54)" {  } { { "MiddleCSquare/Sound_SQWave_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSquare/Sound_SQWave_Middle_C.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263811 "|FPGA_Sound|Sound_SQWave_Middle_C:SQWCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterLdInc Sound_SQWave_Middle_C:SQWCounter\|counterLdInc:SquareWaveCounter " "Elaborating entity \"counterLdInc\" for hierarchy \"Sound_SQWave_Middle_C:SQWCounter\|counterLdInc:SquareWaveCounter\"" {  } { { "MiddleCSquare/Sound_SQWave_Middle_C.vhd" "SquareWaveCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSquare/Sound_SQWave_Middle_C.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662203263812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_PWM_Middle_C Sound_PWM_Middle_C:SineWCounter " "Elaborating entity \"Sound_PWM_Middle_C\" for hierarchy \"Sound_PWM_Middle_C:SineWCounter\"" {  } { { "FPGA_Sound.vhd" "SineWCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662203263814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SineTable_256 Sound_PWM_Middle_C:SineWCounter\|SineTable_256:SineWaveROM " "Elaborating entity \"SineTable_256\" for hierarchy \"Sound_PWM_Middle_C:SineWCounter\|SineTable_256:SineWaveROM\"" {  } { { "MiddleCSine/Sound_PWM_Middle_C.vhd" "SineWaveROM" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/Sound_PWM_Middle_C.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662203263815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterLdInc Sound_PWM_Middle_C:SineWCounter\|counterLdInc:PreScale_Counter " "Elaborating entity \"counterLdInc\" for hierarchy \"Sound_PWM_Middle_C:SineWCounter\|counterLdInc:PreScale_Counter\"" {  } { { "MiddleCSine/Sound_PWM_Middle_C.vhd" "PreScale_Counter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/Sound_PWM_Middle_C.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662203263816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterLdInc Sound_PWM_Middle_C:SineWCounter\|counterLdInc:PWMCounter " "Elaborating entity \"counterLdInc\" for hierarchy \"Sound_PWM_Middle_C:SineWCounter\|counterLdInc:PWMCounter\"" {  } { { "MiddleCSine/Sound_PWM_Middle_C.vhd" "PWMCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/Sound_PWM_Middle_C.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662203263818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_Sawtooth_Middle_C Sound_Sawtooth_Middle_C:SawWCounter " "Elaborating entity \"Sound_Sawtooth_Middle_C\" for hierarchy \"Sound_Sawtooth_Middle_C:SawWCounter\"" {  } { { "FPGA_Sound.vhd" "SawWCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662203263821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_Triangle_Middle_C Sound_Triangle_Middle_C:TriangleMiddleC " "Elaborating entity \"Sound_Triangle_Middle_C\" for hierarchy \"Sound_Triangle_Middle_C:TriangleMiddleC\"" {  } { { "FPGA_Sound.vhd" "TriangleMiddleC" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662203263825 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_Up Sound_Triangle_Middle_C.vhd(84) " "Inferred latch for \"w_Up\" at Sound_Triangle_Middle_C.vhd(84)" {  } { { "MiddleCTriangle/Sound_Triangle_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCTriangle/Sound_Triangle_Middle_C.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263827 "|FPGA_Sound|Sound_Triangle_Middle_C:eTriangleWCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterUpDnLdCnt Sound_Triangle_Middle_C:TriangleMiddleC\|CounterUpDnLdCnt:RampCounter " "Elaborating entity \"CounterUpDnLdCnt\" for hierarchy \"Sound_Triangle_Middle_C:TriangleMiddleC\|CounterUpDnLdCnt:RampCounter\"" {  } { { "MiddleCTriangle/Sound_Triangle_Middle_C.vhd" "RampCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCTriangle/Sound_Triangle_Middle_C.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662203263829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_Square_Scale Sound_Square_Scale:SquareScale " "Elaborating entity \"Sound_Square_Scale\" for hierarchy \"Sound_Square_Scale:SquareScale\"" {  } { { "FPGA_Sound.vhd" "SquareScale" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662203263831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoundTable01 Sound_Square_Scale:SquareScale\|SoundTable01:NoteSquareSoundTable " "Elaborating entity \"SoundTable01\" for hierarchy \"Sound_Square_Scale:SquareScale\|SoundTable01:NoteSquareSoundTable\"" {  } { { "ScaleSquare/Sound_Square_Scale.vhd" "NoteSquareSoundTable" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSquare/Sound_Square_Scale.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662203263834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_Sine_Scale Sound_Sine_Scale:SineScale " "Elaborating entity \"Sound_Sine_Scale\" for hierarchy \"Sound_Sine_Scale:SineScale\"" {  } { { "FPGA_Sound.vhd" "SineScale" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662203263839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScaleSineGen Sound_Sine_Scale:SineScale\|ScaleSineGen:sineCounter " "Elaborating entity \"ScaleSineGen\" for hierarchy \"Sound_Sine_Scale:SineScale\|ScaleSineGen:sineCounter\"" {  } { { "ScaleSine/Sound_Sine_Scale.vhd" "sineCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/Sound_Sine_Scale.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662203263841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoteSineCounterTable Sound_Sine_Scale:SineScale\|ScaleSineGen:sineCounter\|NoteSineCounterTable:NoteScalerTable " "Elaborating entity \"NoteSineCounterTable\" for hierarchy \"Sound_Sine_Scale:SineScale\|ScaleSineGen:sineCounter\|NoteSineCounterTable:NoteScalerTable\"" {  } { { "ScaleSine/ScaleSineGen.vhd" "NoteScalerTable" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/ScaleSineGen.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662203263843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterLdInc Sound_Sine_Scale:SineScale\|ScaleSineGen:sineCounter\|counterLdInc:Note_Ctr " "Elaborating entity \"counterLdInc\" for hierarchy \"Sound_Sine_Scale:SineScale\|ScaleSineGen:sineCounter\|counterLdInc:Note_Ctr\"" {  } { { "ScaleSine/ScaleSineGen.vhd" "Note_Ctr" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/ScaleSineGen.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662203263846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutReg_Nbits Sound_Sine_Scale:SineScale\|ScaleSineGen:sineCounter\|OutReg_Nbits:RegHoldTableVal " "Elaborating entity \"OutReg_Nbits\" for hierarchy \"Sound_Sine_Scale:SineScale\|ScaleSineGen:sineCounter\|OutReg_Nbits:RegHoldTableVal\"" {  } { { "ScaleSine/ScaleSineGen.vhd" "RegHoldTableVal" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/ScaleSineGen.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662203263850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_Counter Sound_Sine_Scale:SineScale\|PWM_Counter:PWM " "Elaborating entity \"PWM_Counter\" for hierarchy \"Sound_Sine_Scale:SineScale\|PWM_Counter:PWM\"" {  } { { "ScaleSine/Sound_Sine_Scale.vhd" "PWM" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/Sound_Sine_Scale.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662203263852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterLdInc Sound_Sine_Scale:SineScale\|PWM_Counter:PWM\|counterLdInc:PWM_Ctr " "Elaborating entity \"counterLdInc\" for hierarchy \"Sound_Sine_Scale:SineScale\|PWM_Counter:PWM\|counterLdInc:PWM_Ctr\"" {  } { { "PWM_Counter.vhd" "PWM_Ctr" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PWM_Counter.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662203263853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Player ROM_Player:Player " "Elaborating entity \"ROM_Player\" for hierarchy \"ROM_Player:Player\"" {  } { { "FPGA_Sound.vhd" "Player" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662203263857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterLdInc ROM_Player:Player\|counterLdInc:Note1Hz_Counter " "Elaborating entity \"counterLdInc\" for hierarchy \"ROM_Player:Player\|counterLdInc:Note1Hz_Counter\"" {  } { { "ROM_Player/ROM_Player.vhd" "Note1Hz_Counter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ROM_Player/ROM_Player.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662203263871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterLdInc ROM_Player:Player\|counterLdInc:Note_Counter " "Elaborating entity \"counterLdInc\" for hierarchy \"ROM_Player:Player\|counterLdInc:Note_Counter\"" {  } { { "ROM_Player/ROM_Player.vhd" "Note_Counter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ROM_Player/ROM_Player.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662203263873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JesusLovesMe ROM_Player:Player\|JesusLovesMe:Music_Score " "Elaborating entity \"JesusLovesMe\" for hierarchy \"ROM_Player:Player\|JesusLovesMe:Music_Score\"" {  } { { "ROM_Player/ROM_Player.vhd" "Music_Score" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ROM_Player/ROM_Player.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662203263875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PolySound_Sine_Scale PolySound_Sine_Scale:PolySound " "Elaborating entity \"PolySound_Sine_Scale\" for hierarchy \"PolySound_Sine_Scale:PolySound\"" {  } { { "FPGA_Sound.vhd" "PolySound" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662203263889 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedR\[1\] PolySound_Sine_Scale.vhd(144) " "Inferred latch for \"w_SineSampleLatchedR\[1\]\" at PolySound_Sine_Scale.vhd(144)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263890 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedR\[2\] PolySound_Sine_Scale.vhd(144) " "Inferred latch for \"w_SineSampleLatchedR\[2\]\" at PolySound_Sine_Scale.vhd(144)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263890 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedR\[3\] PolySound_Sine_Scale.vhd(144) " "Inferred latch for \"w_SineSampleLatchedR\[3\]\" at PolySound_Sine_Scale.vhd(144)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263890 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedR\[4\] PolySound_Sine_Scale.vhd(144) " "Inferred latch for \"w_SineSampleLatchedR\[4\]\" at PolySound_Sine_Scale.vhd(144)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263890 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedR\[5\] PolySound_Sine_Scale.vhd(144) " "Inferred latch for \"w_SineSampleLatchedR\[5\]\" at PolySound_Sine_Scale.vhd(144)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263890 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedR\[6\] PolySound_Sine_Scale.vhd(144) " "Inferred latch for \"w_SineSampleLatchedR\[6\]\" at PolySound_Sine_Scale.vhd(144)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263890 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedR\[7\] PolySound_Sine_Scale.vhd(144) " "Inferred latch for \"w_SineSampleLatchedR\[7\]\" at PolySound_Sine_Scale.vhd(144)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263890 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedR\[8\] PolySound_Sine_Scale.vhd(144) " "Inferred latch for \"w_SineSampleLatchedR\[8\]\" at PolySound_Sine_Scale.vhd(144)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263890 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedL\[1\] PolySound_Sine_Scale.vhd(120) " "Inferred latch for \"w_SineSampleLatchedL\[1\]\" at PolySound_Sine_Scale.vhd(120)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263890 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedL\[2\] PolySound_Sine_Scale.vhd(120) " "Inferred latch for \"w_SineSampleLatchedL\[2\]\" at PolySound_Sine_Scale.vhd(120)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263890 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedL\[3\] PolySound_Sine_Scale.vhd(120) " "Inferred latch for \"w_SineSampleLatchedL\[3\]\" at PolySound_Sine_Scale.vhd(120)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263890 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedL\[4\] PolySound_Sine_Scale.vhd(120) " "Inferred latch for \"w_SineSampleLatchedL\[4\]\" at PolySound_Sine_Scale.vhd(120)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263891 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedL\[5\] PolySound_Sine_Scale.vhd(120) " "Inferred latch for \"w_SineSampleLatchedL\[5\]\" at PolySound_Sine_Scale.vhd(120)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263891 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedL\[6\] PolySound_Sine_Scale.vhd(120) " "Inferred latch for \"w_SineSampleLatchedL\[6\]\" at PolySound_Sine_Scale.vhd(120)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263891 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedL\[7\] PolySound_Sine_Scale.vhd(120) " "Inferred latch for \"w_SineSampleLatchedL\[7\]\" at PolySound_Sine_Scale.vhd(120)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263891 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedL\[8\] PolySound_Sine_Scale.vhd(120) " "Inferred latch for \"w_SineSampleLatchedL\[8\]\" at PolySound_Sine_Scale.vhd(120)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203263891 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterL1\|SineTable_256:SineTblROM\|Mux6_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterL1\|SineTable_256:SineTblROM\|Mux6_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662203264746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662203264746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662203264746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662203264746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662203264746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662203264746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE FPGA_Sound.FPGA_Sound0.rtl.mif " "Parameter INIT_FILE set to FPGA_Sound.FPGA_Sound0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662203264746 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1662203264746 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterL2\|SineTable_256:SineTblROM\|Mux6_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterL2\|SineTable_256:SineTblROM\|Mux6_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662203264746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662203264746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662203264746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662203264746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662203264746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662203264746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE FPGA_Sound.FPGA_Sound1.rtl.mif " "Parameter INIT_FILE set to FPGA_Sound.FPGA_Sound1.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662203264746 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1662203264746 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterR1\|SineTable_256:SineTblROM\|Mux6_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterR1\|SineTable_256:SineTblROM\|Mux6_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662203264746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662203264746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662203264746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662203264746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662203264746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662203264746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE FPGA_Sound.FPGA_Sound2.rtl.mif " "Parameter INIT_FILE set to FPGA_Sound.FPGA_Sound2.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662203264746 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1662203264746 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterR2\|SineTable_256:SineTblROM\|Mux6_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterR2\|SineTable_256:SineTblROM\|Mux6_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662203264746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662203264746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662203264746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662203264746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662203264746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662203264746 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE FPGA_Sound.FPGA_Sound3.rtl.mif " "Parameter INIT_FILE set to FPGA_Sound.FPGA_Sound3.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662203264746 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1662203264746 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1662203264746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterL1\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0 " "Elaborated megafunction instantiation \"PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterL1\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662203264843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterL1\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0 " "Instantiated megafunction \"PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterL1\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662203264843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662203264843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662203264843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662203264843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662203264843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662203264843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE FPGA_Sound.FPGA_Sound0.rtl.mif " "Parameter \"INIT_FILE\" = \"FPGA_Sound.FPGA_Sound0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662203264843 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662203264843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b011 " "Found entity 1: altsyncram_b011" {  } { { "db/altsyncram_b011.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/db/altsyncram_b011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203264900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203264900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterL2\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0 " "Elaborated megafunction instantiation \"PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterL2\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662203264915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterL2\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0 " "Instantiated megafunction \"PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterL2\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662203264915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662203264915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662203264915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662203264915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662203264915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662203264915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE FPGA_Sound.FPGA_Sound1.rtl.mif " "Parameter \"INIT_FILE\" = \"FPGA_Sound.FPGA_Sound1.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662203264915 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662203264915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c011 " "Found entity 1: altsyncram_c011" {  } { { "db/altsyncram_c011.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/db/altsyncram_c011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203264985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203264985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterR1\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0 " "Elaborated megafunction instantiation \"PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterR1\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662203265063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterR1\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0 " "Instantiated megafunction \"PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterR1\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662203265063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662203265063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662203265063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662203265063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662203265063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662203265063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE FPGA_Sound.FPGA_Sound2.rtl.mif " "Parameter \"INIT_FILE\" = \"FPGA_Sound.FPGA_Sound2.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662203265063 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662203265063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d011 " "Found entity 1: altsyncram_d011" {  } { { "db/altsyncram_d011.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/db/altsyncram_d011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203265244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203265244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterR2\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0 " "Elaborated megafunction instantiation \"PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterR2\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662203265256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterR2\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0 " "Instantiated megafunction \"PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterR2\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662203265256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662203265256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662203265256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662203265256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662203265256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662203265256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE FPGA_Sound.FPGA_Sound3.rtl.mif " "Parameter \"INIT_FILE\" = \"FPGA_Sound.FPGA_Sound3.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662203265256 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662203265256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e011 " "Found entity 1: altsyncram_e011" {  } { { "db/altsyncram_e011.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/db/altsyncram_e011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662203265331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203265331 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1662203266319 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662203271077 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662203271077 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "793 " "Implemented 793 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662203271176 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662203271176 ""} { "Info" "ICUT_CUT_TM_LCELLS" "751 " "Implemented 751 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662203271176 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1662203271176 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662203271176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662203271213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep  3 07:07:51 2022 " "Processing ended: Sat Sep  3 07:07:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662203271213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662203271213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662203271213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662203271213 ""}
