
****** PlanAhead v13.2
  **** Build 131561 by hdbuild on Thu Jun 16 17:01:57 PDT 2011
    ** Copyright 1986-1999, 2001-2011 Xilinx, Inc. All Rights Reserved.

INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Common-86] Your PlanAhead license expires in -670 day(s)
INFO: [ArchReader-0] Loading parts and site information from C:\Xilinx\13.2\ISE_DS\PlanAhead\parts\arch.xml
Parsing RTL primitives file [C:\Xilinx\13.2\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
Finished parsing RTL primitives file [C:\Xilinx\13.2\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
start_gui
starting gui ...
source {C:/STUDENTEN/Pieter en Gijs/oefening1xor/pa.fromNetlist.tcl}
# create_project -name oefening1xor -dir "C:/STUDENTEN/Pieter en Gijs/oefening1xor/planAhead_run_1" -part xc3s100ecp132-4
Parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/STUDENTEN/Pieter en Gijs/oefening1xor/oefeningxor.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/STUDENTEN/Pieter en Gijs/oefening1xor} }
# set_param project.pinAheadLayout  yes
# set_param project.paUcfFile  "oefeningxor.ucf"
# add_files "oefeningxor.ucf" -fileset [get_property constrset [current_run]]
# open_netlist_design
INFO: Design is defaulting to active srcset 'sources_1'
INFO: Design is defaulting to active constrset 'constrs_1'
INFO: Design is defaulting to constrset part: xc3s100ecp132-4
Release 13.2 - ngc2edif O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Release 13.2 - ngc2edif O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design oefeningxor.ngc ...
WARNING:NetListWriters:298 - No output is written to oefeningxor.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file oefeningxor.edif ...
ngc2edif: Total memory usage is 36552 kilobytes

Parsing EDIF File [.\.Xil-PlanAhead-2168-PC7\ngc2edif\oefeningxor.edif]
exit
stop_gui
INFO: [PlanAhead-261] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
