#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 09:55:01 2020
# Process ID: 9412
# Current directory: E:/FPGA-Projects/EGO1_VGA/EGO1_vga4/EGO1_vga4.runs/synth_1
# Command line: vivado.exe -log vga4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga4.tcl
# Log file: E:/FPGA-Projects/EGO1_VGA/EGO1_vga4/EGO1_vga4.runs/synth_1/vga4.vds
# Journal file: E:/FPGA-Projects/EGO1_VGA/EGO1_vga4/EGO1_vga4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vga4.tcl -notrace
Command: synth_design -top vga4 -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5240 
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [E:/FPGA-Projects/EGO1_VGA/EGO1_vga4/EGO1_vga4.srcs/sources_1/new/vga4.v:163]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 376.730 ; gain = 114.746
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vga4' [E:/FPGA-Projects/EGO1_VGA/EGO1_vga4/EGO1_vga4.srcs/sources_1/new/vga4.v:25]
	Parameter char_line00 bound to: 128'b11111111111111111111111111000000011111111111110000000000000000000001111111111111000000000000000000000000011111000000000000000000 
	Parameter char_line01 bound to: 128'b11111111111111111111111111000000011111111111111000000000000000000011111111111111100000000000000000000000111111100000000000000000 
	Parameter char_line02 bound to: 128'b11111111111111111111111111000000011111111111111100000000000000000111111111111111110000000000000000000001110011110000000000000000 
	Parameter char_line03 bound to: 128'b11111111111111111111111111000000011110000011111110000000000000001111111000001111111000000000000000000001110011110000000000000000 
	Parameter char_line04 bound to: 128'b11111111111111111111111111000000011110000000111111000000000000011111110000000111111100000000000000000011110011111000000000000000 
	Parameter char_line05 bound to: 128'b11111000000000000000000000000000011110000000011111100000000000111111100000000011111100000000000000000011100001111000000000000000 
	Parameter char_line06 bound to: 128'b11111000000000000000000000000000011110000000001111110000000001111111000000000001111100000000000000000111100001111100000000000000 
	Parameter char_line07 bound to: 128'b11111000000000000000000000000000011110000000000111110000000001111111000000000000000000000000000000000111000000111100000000000000 
	Parameter char_line08 bound to: 128'b11111000000000000000000000000000011110000000000011110000000001111110000000000000000000000000000000001111000000111110000000000000 
	Parameter char_line09 bound to: 128'b11111000000000000000000000000000011110000000000011110000000001111100000000000000000000000000000000001110000000011110000000000000 
	Parameter char_line0a bound to: 128'b11111000000000000000000000000000011110000000000011110000000001111000000000000000000000000000000000011110000000011111000000000000 
	Parameter char_line0b bound to: 128'b11111000000000000000000000000000011110000000000111110000000001111000111111111111111111110000000000011100000000001111000000000000 
	Parameter char_line0c bound to: 128'b11111000000000000000000000000000011110000000001111110000000001111000111111111111111111110000000000111100000000001111100000000000 
	Parameter char_line0d bound to: 128'b11111000000000000000000000000000011110000000011111110000000001111000111111111111111111110000000000111000000000000111100000000000 
	Parameter char_line0e bound to: 128'b11111000000000000000000000000000011110000000111111100000000001111000111111111111111111110000000001111000000000000111110000000000 
	Parameter char_line0f bound to: 128'b11111111111111111110000000000000011110000001111111000000000001111000000000000111110000000000000001111111111111111111110000000000 
	Parameter char_line10 bound to: 128'b11111111111111111110000000000000011110000011111110000000000001111000000000000111110000000000000011111111111111111111111000000000 
	Parameter char_line11 bound to: 128'b11111111111111111110000000000000011111111111111100000000000001111000000000000111110000000000000011111111111111111111111000000000 
	Parameter char_line12 bound to: 128'b11111000000000000000000000000000011111111111111000000000000001111000000000000111110000000000000111111000000000000011111100000000 
	Parameter char_line13 bound to: 128'b11111000000000000000000000000000011111111111110000000000000001111000000000000111110000000000000111111000000000000011111100000000 
	Parameter char_line14 bound to: 128'b11111000000000000000000000000000011110000000000000000000000001111000000000000111110000000000001111111000000000000011111110000000 
	Parameter char_line15 bound to: 128'b11111000000000000000000000000000011110000000000000000000000001111000000000000111110000000000001111110000000000000001111110000000 
	Parameter char_line16 bound to: 128'b11111000000000000000000000000000011110000000000000000000000001111100000000001111110000000000001111100000000000000000111110000000 
	Parameter char_line17 bound to: 128'b11111000000000000000000000000000011110000000000000000000000001111110000000011111110000000000001111000000000000000000011110000000 
	Parameter char_line18 bound to: 128'b11111000000000000000000000000000011110000000000000000000000001111111000000111111110000000000001111000000000000000000011110000000 
	Parameter char_line19 bound to: 128'b11111000000000000000000000000000011110000000000000000000000001111111100001111111110000000000001111000000000000000000011110000000 
	Parameter char_line1a bound to: 128'b11111000000000000000000000000000011110000000000000000000000000111111111111111111110000000000001111000000000000000000011110000000 
	Parameter char_line1b bound to: 128'b11111000000000000000000000000000011110000000000000000000000000011111111111111111110000000000001111000000000000000000011110000000 
	Parameter char_line1c bound to: 128'b11111000000000000000000000000000011110000000000000000000000000001111111111111111110000000000001111000000000000000000011110000000 
	Parameter char_line1d bound to: 128'b11111000000000000000000000000000011110000000000000000000000000000111111111111111100000000000001111000000000000000000011110000000 
	Parameter char_line1e bound to: 128'b11111000000000000000000000000000011110000000000000000000000000000011111111111111000000000000001111000000000000000000011110000000 
	Parameter char_line1f bound to: 128'b11111000000000000000000000000000011110000000000000000000000000000001111111111110000000000000011111110000000000000001111011000000 
WARNING: [Synth 8-5788] Register clk_cnt_reg in module vga4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA-Projects/EGO1_VGA/EGO1_vga4/EGO1_vga4.srcs/sources_1/new/vga4.v:41]
INFO: [Synth 8-6155] done synthesizing module 'vga4' (1#1) [E:/FPGA-Projects/EGO1_VGA/EGO1_vga4/EGO1_vga4.srcs/sources_1/new/vga4.v:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 410.281 ; gain = 148.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 410.281 ; gain = 148.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 410.281 ; gain = 148.297
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/FPGA-Projects/EGO1_VGA/EGO1_vga4/EGO1_vga4.srcs/constrs_1/new/vga4.xdc]
Finished Parsing XDC File [E:/FPGA-Projects/EGO1_VGA/EGO1_vga4/EGO1_vga4.srcs/constrs_1/new/vga4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/FPGA-Projects/EGO1_VGA/EGO1_vga4/EGO1_vga4.srcs/constrs_1/new/vga4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 739.078 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 739.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 739.078 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 739.078 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 739.078 ; gain = 477.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 739.078 ; gain = 477.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 739.078 ; gain = 477.094
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hsync_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vsync_r" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 739.078 ; gain = 477.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hsync_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vsync_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'vga_rgb_reg[0]' (FDR) to 'vga_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'vga_rgb_reg[1]' (FDR) to 'vga_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'vga_rgb_reg[2]' (FDR) to 'vga_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'vga_rgb_reg[3]' (FDR) to 'vga_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'vga_rgb_reg[4]' (FDR) to 'vga_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'vga_rgb_reg[5]' (FDR) to 'vga_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'vga_rgb_reg[6]' (FDR) to 'vga_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'vga_rgb_reg[7]' (FDR) to 'vga_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'vga_rgb_reg[8]' (FDR) to 'vga_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'vga_rgb_reg[9]' (FDR) to 'vga_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'vga_rgb_reg[10]' (FDR) to 'vga_rgb_reg[11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 739.078 ; gain = 477.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 739.078 ; gain = 477.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 739.078 ; gain = 477.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 758.527 ; gain = 496.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 758.527 ; gain = 496.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 758.527 ; gain = 496.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 758.527 ; gain = 496.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 758.527 ; gain = 496.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 758.527 ; gain = 496.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 758.527 ; gain = 496.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     2|
|2     |LUT1  |     2|
|3     |LUT2  |     7|
|4     |LUT3  |    11|
|5     |LUT4  |    10|
|6     |LUT5  |    18|
|7     |LUT6  |    89|
|8     |MUXF7 |    10|
|9     |MUXF8 |     5|
|10    |FDCE  |    23|
|11    |FDPE  |     9|
|12    |FDRE  |     2|
|13    |IBUF  |     2|
|14    |OBUF  |    14|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   204|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 758.527 ; gain = 496.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 758.527 ; gain = 167.746
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 758.527 ; gain = 496.543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 758.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 758.527 ; gain = 509.246
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 758.527 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/FPGA-Projects/EGO1_VGA/EGO1_vga4/EGO1_vga4.runs/synth_1/vga4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga4_utilization_synth.rpt -pb vga4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 09:55:34 2020...
