<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <title> Fang Lv's Homepage </title>
</head>

<style>
    .wordWrap {
        word-wrap: break-word;
        /* IE 5.5-7 */
        white-space: -moz-pre-wrap;
        /* Firefox 1.0-2.0 */
        white-space: pre-wrap;
        /* current browsers */
    }

    div.content {
        max-width: 1100px;
        margin: 20px;
    }

    photo {
        position: relative;
        top: 20px;
        left: 50px;
    }

    intro {
        position: absolute;
        top: 50px;
        left: 250px;

        font-family: verdana;
        color: black;
        font-size: 15px;
    }

    photo_logo {
        position: absolute;
        top: 65px;
        left: 600px;
    }

    aboutMe {
        position: relative;
        top: 50px;
        left: 30px;
    }

    projects {
        position: relative;
        top: 50px;
        left: 30px;
    }

    publication {
        position: relative;
        top: 50px;
        left: 30px;
    }

    awards {
        position: relative;
        top: 50px;
        left: 30px;
    }
</style>

<body>

    <photo class="relative">
        <img src="picture/flv.jpg" style="width:160px;height:220px;">
    </photo>

    <intro class="absolute">
        <h2> Fang Lv (吕方)</h2>
        Senior Engineer </br>
        Institute of Computing Technology (ICT) </br>
        State Key Lab of Processors (SKLP) </br>
        Email: flv@ict.ac.cn </br>
    </intro>



    <photo_logo class="absolute">
        <img src="img/ict-cas.jpg" style="width:600px;height:170px;">
    </photo_logo>



    <div class="content">

        <aboutMe class="relative">
            <h1> About Me </h1>
            I'm a senior engineer at the Institute of Computing Technology, Chinese Academy of Sciences. I received my
            Ph.D. degree in computer architecture from the State Key Laboratory of Computer Architecture, Institute of
            Computing Technology, Chinese Academy of Sciences, Beijing, in 2014. My main research interests include
            architecture-oriented performance analysis and optimization, compiler optimizations, etc. I am a member of
            CCF.
            </br>
        </aboutMe>



        <projects class="relative">
            <h1> Projects </h1>
            <ol>
                <li><b>Agile Mid-End Optimization Techniques for Strategic Pilot Science and Technology Project of
                        Chinese Academy of Sciences (Category A)</b>
                    <div style="text-align:right;">2022.11 - Present</div>
                </li>
                <li><b>Agile Compiler Techniques for Strategic Pilot Science and Technology Project of Chinese Academy
                        of Sciences (Category C)</b>
                    <div style="text-align:right;">2020.01 - 2021.12</div>
                </li>
                <li><b>The Compilation System for Heterogeneous Memory in the 863 Project “Parallel Model and
                        Programming Framework for Heterogeneous Memory-Oriented Computing Systems”.</b>
                    <div style="text-align:right;">2015.01 - 2017.01</div>
                </li>
                <li><b>Huawei A Class Project of High Throughput Server Project - Compiler for ARM32, ARM64 Chips.</b>
                    <div style="text-align:right;">2013.01 - 2014.01</div>
                </li>
                <li><b>High Performance Compiler for Loongson Processors for Core Electronic Devices, High-end Generic
                        Chips and Basic Software.</b>
                    <div style="text-align:right;">2011.01 - 2014.01</div>
                </li>
                <li><b>High Performance Compiler for Loongson 3A Processor.</b>
                    <div style="text-align:right;">2008.01 - 2011.01</div>
                </li>
                <li><b>SIMD Optimized Compiler for Sunway Processors.</b>
                    <div style="text-align:right;">2006.12 - 2007.12</div>
                </li>
                <li><b>High Performance Compiler for Loongson 2E Chip Processors.</b>
                    <div style="text-align:right;">2003.07 - 2006.07</div>
                </li>
                <li><b>ORC Open Source Compiler for Intel Itanium Chip Processors.</b>
                    <div style="text-align:right;">2001.09 - 2003.07</div>
                </li>
            </ol>
        </projects>

        <publication class="relative">
            <h1>Publications</h1>

            <ul>

                <li>
                    <a href="https://dl.acm.org/doi/abs/10.1145/3511211">
                        Unified Holistic Memory Management Supporting Multiple Big Data Processing Frameworks over
                        Hybrid Memories.
                    </a> </br>
                    By Chen Lei, Jiacheng Zhao, Chenxi Wang, Ting Cao, John Zigman, Haris Volos, Onur Mutlu, <b>Fang
                        Lv</b>, Xiaobing Feng, Guoqing Harry Xu, Huimin Cui. </br>
                    ACM Transactions on Computer Systems (TOCS), 2022 </br>
                    </br>
                </li>

                <li>
                    <a href="https://jcst.ict.ac.cn/EN/10.1007/s11390-022-1919-x">
                        Automatic Target Description File Generation.
                    </a> </br>
                    By Hongna Geng, <b>Fang Lv</b>, Ming Zhong, Huimin Cui, Jingling Xue, Xiaobing Feng. </br>
                    Journal of Computer Science and Technology. Mar. 2022. DOI 10.1007/s11390-022-1919-x </br>
                    </br>
                </li>

                <li>
                    <a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9054849&tag=1">
                        Referee: A Pattern-Guided Approach for Auto Design in Compiler-Based Analyzers.
                    </a> </br>
                    By <b>Fang Lv</b>, Hao Li, Lei Wang, Ying Liu, Huimin Cui, Jingling Xue, Xiaobing Feng. </br>
                    2020 IEEE 27th International Conference on Software Analysis, Evolution and Reengineering (SANER).
                    IEEE, 2020:1-12 </br>
                    </br>
                </li>

                <li>
                    <a href="https://dl.acm.org/doi/10.1145/3302516.3307350">
                        PPOpenCL: A Performance-Portable OpenCL Compiler with Host and Kernel Thread Code Fusion.
                    </a> </br>
                    By Ying Liu, Lei Huang, Mingchuan Wu, Huimin Cui, <b>Fang Lv</b>, Xiaobing Feng, Jingling Xue. </br>
                    In Proceedings of the 28th International Conference on Compiler Construction (CC '19). CC 2019:
                    2-16</br>
                    </br>
                </li>

                <li>
                    <a href="https://dl.acm.org/doi/10.1145/3314221.3314650">
                        Panthera: Holistic Memory Management for Big Data Processing over Hybrid Memories.
                    </a> </br>
                    By Chenxi Wang, Huimin Cui, Ting Cao, John Zigman, Haris Volos, Onur Mutlu, <b>Fang Lv</b>, Xiaobing
                    Feng,
                    Guoqing Harry Xu. </br>
                    In Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation
                    (PLDI 2019).
                    June 2019 Pages 347-362</br>
                    </br>
                </li>

                <li>
                    <a href="https://dl.acm.org/doi/10.1007/s11227-018-2438-y">
                        NVM Streaker: a Fast and Reconfigurable Performance Simulator for Non-Volatile Memory Based
                        Memory Architecture.
                    </a> </br>
                    By Danqi Hu, <b>Fang Lv</b>, Chenxi Wang, Huimin Cui, Lei Wang, Ying Liu, Xiaobing Feng. </br>
                    The Journal of Supercomputing. Volume 74, Issue 8, August 2018. pp:3875-3903</br>
                    </br>
                </li>

                <li>
                    <a href="http://crad.ict.ac.cn/EN/abstract/abstract3618.shtml">
                        Heterogeneous Memory Programming Framework Based on Spark for Big Data Processing.
                    </a> </br>
                    By Chenxi Wang, <b>Fang Lv</b>, Huimin Cui, Ting Cao, John Zigman, Liangji Zhuang, Xiaobing Feng.
                    </br>
                    Journal of Computer Research and Development, 2018, 55 (2):246-264</br>
                    </br>
                </li>

                <li>
                    <a href="https://link.springer.com/chapter/10.1007%2F978-3-319-47099-3_3">
                        Efficient Management for Hybrid Memory in Managed Language Runtime.
                    </a> </br>
                    By Chenxi Wang, Ting Cao, John Zigman, <b>Fang Lv</b>, Yunquan Zhang, Xiaobing Feng. </br>
                    IFIP International Conference on Network and Parallel Computing (NPC), 2016, (Acceptance rate 17%)
                    </br>
                    </br>
                </li>

                <li>
                    <a href="https://dl.acm.org/doi/10.1145/2851141.2851154">
                        Articulation Points Guided Redundancy Elimination for Betweenness Centrality.
                    </a> </br>
                    By Lei Wang, Fan Yang, Liangji Zhuang, Huimin Cui, <b>Fang Lv</b>, Xiaobing Feng. </br>
                    In Proceedings of the 21st ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming
                    (PPoPP '16).
                    February 2016. Article No.: 7. Pages 1-13 </br>
                    </br>
                </li>

                <li>
                    <a href="https://dl.acm.org/doi/10.1007/s11227-015-1427-7">
                        WiseThrottling: A New Asynchronous Task Scheduler for Mitigating I/O Bottleneck in Large-Scale
                        Datacenter Servers.
                    </a> </br>
                    By <b>Fang Lv</b>, Lei Liu, Huimin Cui, Lei Wang, Ying Liu, Xiaobing Feng, Penchung Yew. </br>
                    The Journal of Supercomputing. Volume 71, Issue 8. August 2015. pp:3054-3093 </br>
                    </br>
                </li>

                <li>
                    <a href="https://link.springer.com/article/10.1007/s11390-013-1409-2">
                        Dynamic I/O-Aware Scheduling for Batch-Mode Applications on Chip Multiprocessor Systems of
                        Cluster Platforms.
                    </a> </br>
                    By <b>Fang Lv</b>, Huimin Cui, Lei Wang, Lei Liu, Chenggang Wu, Xiaobing Feng, Penchung Yew. </br>
                    Journal of Computer Science and Technology. Volume 29, Pages 21-37 (2014) </br>
                    </br>
                </li>

                <li>
                    <a href="http://crad.ict.ac.cn/EN/Y2014/V51/I1/17">
                        Survey of Scheduling Policies for Co-Run Degradation.
                    </a> </br>
                    By <b>Fang Lv</b>, Huimin Cui, Wei Huo, Xiaobing Feng. </br>
                    Journal of Computer Research and Development. 2014, 51(1):17-30. </br>
                    </br>
                </li>

                <li>
                    <a href="http://www.jos.org.cn/josen/article/abstract/4608">
                        Research on Heterogeneous Parallel Programming Model.
                    </a> </br>
                    By Ying Liu, <b>Fang Lv</b>, Lei Wang, Li Chen, Huimin Cui, Xiaobing Feng. </br>
                    Journal of Software,2014, 25(7) </br>
                    </br>
                </li>

                <li>
                    <a href="https://dl.acm.org/doi/10.1145/1375527.1375574">
                        Exploiting Idle Register Classes for Fast Spill Destination.
                    </a> </br>
                    By <b>Fang Lv</b>, Lei Wang, Xiaobing Feng, Zhiyuan Li, Zhaoqing Zhang. </br>
                    In Proceedings of the 22nd Annual International Conference on Supercomputing (ICS '08).
                    June 2008, Pages 319-326 </br>
                    </br>
                </li>

                <li>
                    <a href="https://crad.ict.ac.cn/EN/lexeme/showArticleByLexeme.do?articleID=535">
                        A Register Pressure Sensitive Instruction Speculative Scheduling Technology.
                    </a> </br>
                    By Lei Huang, Xiaobing Feng, <b>Fang Lv</b>. </br>
                    Journal of Computer Research and Development, 2009, 46(3):485-491 </br>
                    </br>
                </li>

                <li>
                    <a href="http://crad.ict.ac.cn/CN/article/downloadArticleFile.do?attachType=PDF&id=547">
                        An Address Register Promotion Method Based on Feedbacks.
                    </a> </br>
                    By Chao Zhang, <b>Fang Lv</b>, Lei Wang, Xiaobing Feng. </br>
                    Journal of Computer Research and Development, 2009, 46(4):698-704 </br>
                    </br>
                </li>

            </ul>

        </publication>

        <awards class="relative">
            <h1> Honors and Awards </h1>
            2007 and 2008 Outstanding Employees of the Institute of Computing Technology, Chinese Academy of Sciences.
            </br>
        </awards>
        </br>
        </br>
        </br>
        </br>
        </br>
        </br>
    </div>

</body>





</html>
