HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:lab7
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||lab7.srr(51);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/51||lab7_tmp_MSS_CCC_0_MSS_CCC.v(62);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\component\work\lab7\MSS_CCC_0\lab7_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/62
Implementation;Synthesis|| CL157 ||@W:*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||lab7.srr(52);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/52||lab7_tmp_MSS_CCC_0_MSS_CCC.v(63);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\component\work\lab7\MSS_CCC_0\lab7_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/63
Implementation;Synthesis|| CL157 ||@W:*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||lab7.srr(53);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/53||lab7_tmp_MSS_CCC_0_MSS_CCC.v(64);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\component\work\lab7\MSS_CCC_0\lab7_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/64
Implementation;Synthesis|| CL159 ||@N: Input CLKA is unused.||lab7.srr(54);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/54||lab7_tmp_MSS_CCC_0_MSS_CCC.v(36);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\component\work\lab7\MSS_CCC_0\lab7_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/36
Implementation;Synthesis|| CL159 ||@N: Input CLKA_PAD is unused.||lab7.srr(55);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/55||lab7_tmp_MSS_CCC_0_MSS_CCC.v(37);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\component\work\lab7\MSS_CCC_0\lab7_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/37
Implementation;Synthesis|| CL159 ||@N: Input CLKA_PADP is unused.||lab7.srr(56);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/56||lab7_tmp_MSS_CCC_0_MSS_CCC.v(38);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\component\work\lab7\MSS_CCC_0\lab7_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/38
Implementation;Synthesis|| CL159 ||@N: Input CLKA_PADN is unused.||lab7.srr(57);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/57||lab7_tmp_MSS_CCC_0_MSS_CCC.v(39);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\component\work\lab7\MSS_CCC_0\lab7_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/39
Implementation;Synthesis|| CL159 ||@N: Input CLKB is unused.||lab7.srr(58);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/58||lab7_tmp_MSS_CCC_0_MSS_CCC.v(40);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\component\work\lab7\MSS_CCC_0\lab7_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/40
Implementation;Synthesis|| CL159 ||@N: Input CLKB_PAD is unused.||lab7.srr(59);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/59||lab7_tmp_MSS_CCC_0_MSS_CCC.v(41);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\component\work\lab7\MSS_CCC_0\lab7_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/41
Implementation;Synthesis|| CL159 ||@N: Input CLKB_PADP is unused.||lab7.srr(60);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/60||lab7_tmp_MSS_CCC_0_MSS_CCC.v(42);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\component\work\lab7\MSS_CCC_0\lab7_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/42
Implementation;Synthesis|| CL159 ||@N: Input CLKB_PADN is unused.||lab7.srr(61);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/61||lab7_tmp_MSS_CCC_0_MSS_CCC.v(43);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\component\work\lab7\MSS_CCC_0\lab7_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/43
Implementation;Synthesis|| CL159 ||@N: Input CLKC is unused.||lab7.srr(62);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/62||lab7_tmp_MSS_CCC_0_MSS_CCC.v(44);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\component\work\lab7\MSS_CCC_0\lab7_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/44
Implementation;Synthesis|| CL159 ||@N: Input CLKC_PAD is unused.||lab7.srr(63);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/63||lab7_tmp_MSS_CCC_0_MSS_CCC.v(45);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\component\work\lab7\MSS_CCC_0\lab7_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/45
Implementation;Synthesis|| CL159 ||@N: Input CLKC_PADP is unused.||lab7.srr(64);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/64||lab7_tmp_MSS_CCC_0_MSS_CCC.v(46);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\component\work\lab7\MSS_CCC_0\lab7_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/46
Implementation;Synthesis|| CL159 ||@N: Input CLKC_PADN is unused.||lab7.srr(65);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/65||lab7_tmp_MSS_CCC_0_MSS_CCC.v(47);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\component\work\lab7\MSS_CCC_0\lab7_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/47
Implementation;Synthesis|| CL159 ||@N: Input MAINXIN is unused.||lab7.srr(66);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/66||lab7_tmp_MSS_CCC_0_MSS_CCC.v(48);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\component\work\lab7\MSS_CCC_0\lab7_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/48
Implementation;Synthesis|| CL159 ||@N: Input LPXIN is unused.||lab7.srr(67);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/67||lab7_tmp_MSS_CCC_0_MSS_CCC.v(49);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\component\work\lab7\MSS_CCC_0\lab7_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/49
Implementation;Synthesis|| CL159 ||@N: Input MAC_CLK is unused.||lab7.srr(68);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/68||lab7_tmp_MSS_CCC_0_MSS_CCC.v(50);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\component\work\lab7\MSS_CCC_0\lab7_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/50
Implementation;Synthesis||null||@N: Running in 64-bit mode||lab7.srr(79);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/79||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||lab7.srr(100);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/100||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||lab7.srr(123);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/123||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||lab7.srr(124);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/124||null;null
Implementation;Synthesis|| MO111 ||@N: Tristate driver LPXIN_CLKOUT (in view: work.lab7_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net LPXIN_CLKOUT (in view: work.lab7_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||lab7.srr(131);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/131||lab7_tmp_mss_ccc_0_mss_ccc.v(64);liberoaction://cross_probe/hdl/file/'e:\github\eecs373_project\lab7\component\work\lab7\mss_ccc_0\lab7_tmp_mss_ccc_0_mss_ccc.v'/linenumber/64
Implementation;Synthesis|| MO111 ||@N: Tristate driver MAINXIN_CLKOUT (in view: work.lab7_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net MAINXIN_CLKOUT (in view: work.lab7_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||lab7.srr(132);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/132||lab7_tmp_mss_ccc_0_mss_ccc.v(63);liberoaction://cross_probe/hdl/file/'e:\github\eecs373_project\lab7\component\work\lab7\mss_ccc_0\lab7_tmp_mss_ccc_0_mss_ccc.v'/linenumber/63
Implementation;Synthesis|| MO111 ||@N: Tristate driver RCOSC_CLKOUT (in view: work.lab7_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net RCOSC_CLKOUT (in view: work.lab7_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||lab7.srr(133);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/133||lab7_tmp_mss_ccc_0_mss_ccc.v(62);liberoaction://cross_probe/hdl/file/'e:\github\eecs373_project\lab7\component\work\lab7\mss_ccc_0\lab7_tmp_mss_ccc_0_mss_ccc.v'/linenumber/62
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file E:\Github\EECS373_Project\lab7\synthesis\lab7.sap.||lab7.srr(148);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/148||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||lab7.srr(175);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/175||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||lab7.srr(176);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/176||null;null
Implementation;Synthesis|| MO111 ||@N: Tristate driver LPXIN_CLKOUT (in view: work.lab7_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net LPXIN_CLKOUT (in view: work.lab7_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||lab7.srr(187);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/187||lab7_tmp_mss_ccc_0_mss_ccc.v(64);liberoaction://cross_probe/hdl/file/'e:\github\eecs373_project\lab7\component\work\lab7\mss_ccc_0\lab7_tmp_mss_ccc_0_mss_ccc.v'/linenumber/64
Implementation;Synthesis|| MO111 ||@N: Tristate driver MAINXIN_CLKOUT (in view: work.lab7_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net MAINXIN_CLKOUT (in view: work.lab7_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||lab7.srr(188);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/188||lab7_tmp_mss_ccc_0_mss_ccc.v(63);liberoaction://cross_probe/hdl/file/'e:\github\eecs373_project\lab7\component\work\lab7\mss_ccc_0\lab7_tmp_mss_ccc_0_mss_ccc.v'/linenumber/63
Implementation;Synthesis|| MO111 ||@N: Tristate driver RCOSC_CLKOUT (in view: work.lab7_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net RCOSC_CLKOUT (in view: work.lab7_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||lab7.srr(189);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/189||lab7_tmp_mss_ccc_0_mss_ccc.v(62);liberoaction://cross_probe/hdl/file/'e:\github\eecs373_project\lab7\component\work\lab7\mss_ccc_0\lab7_tmp_mss_ccc_0_mss_ccc.v'/linenumber/62
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||lab7.srr(284);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/284||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||lab7.srr(286);liberoaction://cross_probe/hdl/file/'E:\Github\EECS373_Project\lab7\synthesis\lab7.srr'/linenumber/286||null;null
Implementation;Compile;RootName:lab7
Implementation;Compile||(null)||Please refer to the log file for details about 334 Warning(s)||lab7_compile_log.rpt;liberoaction://open_report/file/lab7_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:lab7
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||lab7_placeroute_log.rpt;liberoaction://open_report/file/lab7_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:lab7
