

================================================================
== Vitis HLS Report for 'calculate_statistics_Pipeline_read_data'
================================================================
* Date:           Tue Feb 18 03:51:28 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        pack_stream_to_blk
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.698 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        3|        ?|  30.000 ns|         ?|    2|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- read_data  |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.69>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 0, i1 %input_stream_V_last_V, i1 0, i1 0, void @empty_3"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %input_stream_V_last_V, i4 %input_stream_V_strb_V, i4 %input_stream_V_keep_V, i32 %input_stream_V_data_V, void @empty_2, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty"   --->   Operation 8 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln86 = store i31 0, i31 %i" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86]   --->   Operation 9 'store' 'store_ln86' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln86 = br void %for.inc" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86]   --->   Operation 10 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = load i31 %i" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86]   --->   Operation 11 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.52ns)   --->   "%icmp_ln86 = icmp_eq  i31 %i_2, i31 %tmp" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86]   --->   Operation 12 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.52ns)   --->   "%add_ln86 = add i31 %i_2, i31 1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86]   --->   Operation 14 'add' 'add_ln86' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %for.inc.split, void %for.inc10.preheader.exitStub" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86]   --->   Operation 15 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i31 %i_2" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86]   --->   Operation 16 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %i_2, i32 2, i32 9" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86]   --->   Operation 17 'partselect' 'lshr_ln' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.56ns)   --->   "%switch_ln90 = switch i2 %trunc_ln86, void %arrayidx.case.3, i2 0, void %arrayidx.case.0, i2 1, void %arrayidx.case.1, i2 2, void %arrayidx.case.2" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90]   --->   Operation 18 'switch' 'switch_ln90' <Predicate = (!icmp_ln86)> <Delay = 1.56>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln86 = store i31 %add_ln86, i31 %i" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86]   --->   Operation 19 'store' 'store_ln86' <Predicate = (!icmp_ln86)> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln86 = br void %for.inc" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86]   --->   Operation 20 'br' 'br_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln86)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.77>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln87 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:87]   --->   Operation 21 'specpipeline' 'specpipeline_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86]   --->   Operation 22 'specloopname' 'specloopname_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i8 %lshr_ln" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86]   --->   Operation 23 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.51ns)   --->   "%empty_24 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_last_V" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:88]   --->   Operation 24 'read' 'empty_24' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%in_pkt_data = extractvalue i41 %empty_24" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:88]   --->   Operation 25 'extractvalue' 'in_pkt_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%bitcast_ln90 = bitcast i32 %in_pkt_data" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90]   --->   Operation 26 'bitcast' 'bitcast_ln90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln86" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90]   --->   Operation 27 'getelementptr' 'data_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%data_1_addr = getelementptr i32 %data_1, i64 0, i64 %zext_ln86" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90]   --->   Operation 28 'getelementptr' 'data_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%data_2_addr = getelementptr i32 %data_2, i64 0, i64 %zext_ln86" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90]   --->   Operation 29 'getelementptr' 'data_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%data_3_addr = getelementptr i32 %data_3, i64 0, i64 %zext_ln86" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90]   --->   Operation 30 'getelementptr' 'data_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln90 = store i32 %bitcast_ln90, i8 %data_2_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90]   --->   Operation 31 'store' 'store_ln90' <Predicate = (trunc_ln86 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln90 = br void %arrayidx.exit" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90]   --->   Operation 32 'br' 'br_ln90' <Predicate = (trunc_ln86 == 2)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln90 = store i32 %bitcast_ln90, i8 %data_1_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90]   --->   Operation 33 'store' 'store_ln90' <Predicate = (trunc_ln86 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln90 = br void %arrayidx.exit" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90]   --->   Operation 34 'br' 'br_ln90' <Predicate = (trunc_ln86 == 1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln90 = store i32 %bitcast_ln90, i8 %data_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90]   --->   Operation 35 'store' 'store_ln90' <Predicate = (trunc_ln86 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln90 = br void %arrayidx.exit" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90]   --->   Operation 36 'br' 'br_ln90' <Predicate = (trunc_ln86 == 0)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln90 = store i32 %bitcast_ln90, i8 %data_3_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90]   --->   Operation 37 'store' 'store_ln90' <Predicate = (trunc_ln86 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln90 = br void %arrayidx.exit" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90]   --->   Operation 38 'br' 'br_ln90' <Predicate = (trunc_ln86 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.698ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln86', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86) of constant 0 on local variable 'i', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86 [14]  (1.588 ns)
	'load' operation 31 bit ('i', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86) on local variable 'i', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86 [17]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86) [18]  (2.522 ns)
	'store' operation 0 bit ('store_ln86', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86) of variable 'add_ln86', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86 on local variable 'i', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:86 [49]  (1.588 ns)

 <State 2>: 3.772ns
The critical path consists of the following:
	axis read operation ('empty_24', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:88) on port 'input_stream_V_data_V' (/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:88) [28]  (0.518 ns)
	'store' operation 0 bit ('store_ln90', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90) of variable 'bitcast_ln90', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:90 on array 'data_2' [37]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
