Update Components Report
------------------------

Report Written:     Friday, September 11, 2020
Project Path:       C:\Users\Temp\Desktop\BoardDesignForLboroDCMG\ControlBoardExtension\ControlBoard.prj
Design Path:        C:\Users\Temp\Desktop\BoardDesignForLboroDCMG\ControlBoardExtension\ControlBoard.pcb
Design Title:       
Created:            16/12/2019 12:40:18
Last Saved:         11/09/2020 13:35:13
Editing Time:       13605 min
Units:              mm (precision 1)


Library Files:
==============

C:\Users\Temp\Desktop\Converter Design\PowCon_Lib\Complin_PowCon.cml
C:\Users\Temp\Desktop\Converter Design\PowCon_Lib\ZL.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\3m.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\74hc.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\74hct.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\74ls.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\4000.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\actel.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\ad.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\adsp.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\altera.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\alteracyclone.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\amp.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\atmel.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\atmel8051.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\atmelarm.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\atmelatsam7.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\atmelavr.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\avx.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\capacitor.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\coldfire.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\Complin_PowCon.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\connector.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\csm.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\cypress.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\diode.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\discrete.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\dsm.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\fairchild.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\fairchild1.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\fairchildacex.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\fci.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\fuse.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\hamlin.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\hybrid.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\infineontc116x.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\intel8051.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\ir.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\lattice.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\lt.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\ltspice.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\luminarycortex.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\maxim.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\maxim8051.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\maximmp.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\mc68hc.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\microchip.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\microchippic.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\molex.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\msp430.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\murata.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\natsemi.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\nxp-lpc32x0.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\omron.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\onsemi.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\opamps.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\pcb.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\philips80c51.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\philipsarm.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\philipsp89.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\philipsxa.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\picaxe.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\powerpc.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\qbsm.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\qcsm.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\qsm.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\quicklogic.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\relay.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\renesasr8c.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\resistor.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\rfmicro.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\schema.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\sm.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\sonycx.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\st-arm7.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\st.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\testpoint.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\ti.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\tms320.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\tms470.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\toshibatmp86.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\trans.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\transistor.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\vishay.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\xilinx.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\XSpice.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\zilog.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library2\ZL.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library\User\FL.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library\User\User.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library\Default\DesignSpark.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library\Default\ltspice.cml
C:\Users\Public\Documents\DesignSpark PCB 9.0\Library\Default\XSpice.cml

Selected items to be updated:
=============================


Components:
===========

    (None) 

Symbols:
========

    (None) 

Additional items to be updated:
===============================


Components:
===========

    (None) 

Symbols:
========

    (None) 

Selected items not to be updated  (Same version as library)
===========================================================


Components:
===========

BoardConn (DIL)

Symbols:
========

BoardConn C:\Users\Temp\Desktop\Converter Design\PowCon_Lib\PCBlib_PowCon.psl



Update Components Summary
=========================

Updating single component.
Update component values
Update component value positions
(Remove pad style exceptions on updated components)
	Selected for update:			   1  Component 
						   1  Symbol 
	Selected items to be updated:		   0  Components
						   0  Symbols
	Additional items to be updated:		   0  Components
						   0  Symbols
	Selected items NOT to be updated:	   1  Component 
	  (Same version as library)		   1  Symbol 

End Of Report.
