<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1601" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1601{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_1601{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1601{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1601{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1601{left:70px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_1601{left:360px;bottom:466px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_1601{left:70px;bottom:328px;letter-spacing:0.13px;}
#t8_1601{left:70px;bottom:305px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#t9_1601{left:70px;bottom:289px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_1601{left:70px;bottom:272px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tb_1601{left:70px;bottom:249px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_1601{left:70px;bottom:232px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#td_1601{left:70px;bottom:215px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#te_1601{left:70px;bottom:192px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_1601{left:70px;bottom:176px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tg_1601{left:70px;bottom:159px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#th_1601{left:70px;bottom:136px;letter-spacing:-0.15px;word-spacing:-1.26px;}
#ti_1601{left:70px;bottom:119px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_1601{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#tk_1601{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#tl_1601{left:294px;bottom:1065px;letter-spacing:-0.17px;}
#tm_1601{left:341px;bottom:1065px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tn_1601{left:341px;bottom:1050px;letter-spacing:-0.14px;}
#to_1601{left:341px;bottom:1034px;letter-spacing:-0.14px;}
#tp_1601{left:413px;bottom:1065px;letter-spacing:-0.12px;}
#tq_1601{left:413px;bottom:1050px;letter-spacing:-0.11px;}
#tr_1601{left:413px;bottom:1034px;letter-spacing:-0.12px;}
#ts_1601{left:498px;bottom:1065px;letter-spacing:-0.13px;}
#tt_1601{left:75px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tu_1601{left:75px;bottom:995px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tv_1601{left:294px;bottom:1011px;}
#tw_1601{left:341px;bottom:1011px;letter-spacing:-0.15px;}
#tx_1601{left:413px;bottom:1011px;letter-spacing:-0.13px;}
#ty_1601{left:498px;bottom:1011px;letter-spacing:-0.12px;}
#tz_1601{left:498px;bottom:995px;letter-spacing:-0.12px;}
#t10_1601{left:498px;bottom:978px;letter-spacing:-0.15px;}
#t11_1601{left:75px;bottom:955px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t12_1601{left:75px;bottom:938px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t13_1601{left:75px;bottom:921px;letter-spacing:-0.17px;}
#t14_1601{left:294px;bottom:955px;}
#t15_1601{left:341px;bottom:955px;letter-spacing:-0.15px;}
#t16_1601{left:413px;bottom:955px;letter-spacing:-0.18px;}
#t17_1601{left:498px;bottom:955px;letter-spacing:-0.12px;}
#t18_1601{left:498px;bottom:938px;letter-spacing:-0.12px;}
#t19_1601{left:498px;bottom:921px;letter-spacing:-0.15px;}
#t1a_1601{left:75px;bottom:898px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1b_1601{left:75px;bottom:881px;letter-spacing:-0.14px;}
#t1c_1601{left:75px;bottom:865px;letter-spacing:-0.17px;}
#t1d_1601{left:294px;bottom:898px;}
#t1e_1601{left:341px;bottom:898px;letter-spacing:-0.15px;}
#t1f_1601{left:413px;bottom:898px;letter-spacing:-0.16px;}
#t1g_1601{left:498px;bottom:898px;letter-spacing:-0.12px;}
#t1h_1601{left:498px;bottom:881px;letter-spacing:-0.12px;}
#t1i_1601{left:498px;bottom:865px;letter-spacing:-0.15px;}
#t1j_1601{left:75px;bottom:842px;letter-spacing:-0.13px;}
#t1k_1601{left:75px;bottom:825px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1l_1601{left:75px;bottom:808px;letter-spacing:-0.15px;}
#t1m_1601{left:294px;bottom:842px;}
#t1n_1601{left:341px;bottom:842px;letter-spacing:-0.15px;}
#t1o_1601{left:413px;bottom:842px;letter-spacing:-0.16px;}
#t1p_1601{left:413px;bottom:825px;letter-spacing:-0.15px;}
#t1q_1601{left:498px;bottom:842px;letter-spacing:-0.12px;}
#t1r_1601{left:498px;bottom:825px;letter-spacing:-0.12px;}
#t1s_1601{left:498px;bottom:808px;letter-spacing:-0.13px;}
#t1t_1601{left:75px;bottom:785px;letter-spacing:-0.13px;}
#t1u_1601{left:75px;bottom:768px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1v_1601{left:75px;bottom:752px;letter-spacing:-0.15px;}
#t1w_1601{left:294px;bottom:785px;}
#t1x_1601{left:341px;bottom:785px;letter-spacing:-0.15px;}
#t1y_1601{left:413px;bottom:785px;letter-spacing:-0.16px;}
#t1z_1601{left:413px;bottom:768px;letter-spacing:-0.15px;}
#t20_1601{left:498px;bottom:785px;letter-spacing:-0.12px;}
#t21_1601{left:498px;bottom:768px;letter-spacing:-0.12px;}
#t22_1601{left:498px;bottom:752px;letter-spacing:-0.12px;}
#t23_1601{left:75px;bottom:729px;letter-spacing:-0.13px;}
#t24_1601{left:75px;bottom:712px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t25_1601{left:75px;bottom:695px;letter-spacing:-0.15px;}
#t26_1601{left:294px;bottom:729px;}
#t27_1601{left:341px;bottom:729px;letter-spacing:-0.15px;}
#t28_1601{left:413px;bottom:729px;letter-spacing:-0.16px;}
#t29_1601{left:498px;bottom:729px;letter-spacing:-0.12px;}
#t2a_1601{left:498px;bottom:712px;letter-spacing:-0.12px;}
#t2b_1601{left:498px;bottom:695px;letter-spacing:-0.12px;}
#t2c_1601{left:75px;bottom:672px;letter-spacing:-0.13px;}
#t2d_1601{left:75px;bottom:655px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2e_1601{left:75px;bottom:638px;letter-spacing:-0.15px;}
#t2f_1601{left:294px;bottom:672px;}
#t2g_1601{left:341px;bottom:672px;letter-spacing:-0.15px;}
#t2h_1601{left:413px;bottom:672px;letter-spacing:-0.16px;}
#t2i_1601{left:413px;bottom:655px;letter-spacing:-0.16px;}
#t2j_1601{left:498px;bottom:672px;letter-spacing:-0.12px;}
#t2k_1601{left:498px;bottom:655px;letter-spacing:-0.12px;}
#t2l_1601{left:498px;bottom:638px;letter-spacing:-0.13px;}
#t2m_1601{left:75px;bottom:616px;letter-spacing:-0.13px;}
#t2n_1601{left:75px;bottom:599px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2o_1601{left:75px;bottom:582px;letter-spacing:-0.15px;}
#t2p_1601{left:294px;bottom:616px;}
#t2q_1601{left:341px;bottom:616px;letter-spacing:-0.16px;}
#t2r_1601{left:413px;bottom:616px;letter-spacing:-0.16px;}
#t2s_1601{left:413px;bottom:599px;letter-spacing:-0.16px;}
#t2t_1601{left:498px;bottom:616px;letter-spacing:-0.12px;}
#t2u_1601{left:498px;bottom:599px;letter-spacing:-0.12px;}
#t2v_1601{left:498px;bottom:582px;letter-spacing:-0.12px;}
#t2w_1601{left:75px;bottom:559px;letter-spacing:-0.13px;}
#t2x_1601{left:75px;bottom:542px;letter-spacing:-0.13px;}
#t2y_1601{left:75px;bottom:525px;letter-spacing:-0.15px;}
#t2z_1601{left:294px;bottom:559px;}
#t30_1601{left:341px;bottom:559px;letter-spacing:-0.15px;}
#t31_1601{left:413px;bottom:559px;letter-spacing:-0.16px;}
#t32_1601{left:498px;bottom:559px;letter-spacing:-0.12px;}
#t33_1601{left:498px;bottom:542px;letter-spacing:-0.12px;}
#t34_1601{left:498px;bottom:525px;letter-spacing:-0.12px;}
#t35_1601{left:93px;bottom:444px;letter-spacing:-0.14px;}
#t36_1601{left:170px;bottom:444px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t37_1601{left:294px;bottom:444px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t38_1601{left:441px;bottom:444px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t39_1601{left:593px;bottom:444px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t3a_1601{left:743px;bottom:444px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t3b_1601{left:108px;bottom:420px;}
#t3c_1601{left:193px;bottom:420px;letter-spacing:-0.14px;}
#t3d_1601{left:278px;bottom:420px;letter-spacing:-0.12px;}
#t3e_1601{left:432px;bottom:420px;letter-spacing:-0.12px;}
#t3f_1601{left:614px;bottom:420px;letter-spacing:-0.12px;}
#t3g_1601{left:764px;bottom:420px;letter-spacing:-0.18px;}
#t3h_1601{left:108px;bottom:396px;}
#t3i_1601{left:193px;bottom:396px;letter-spacing:-0.12px;}
#t3j_1601{left:283px;bottom:396px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3k_1601{left:437px;bottom:396px;letter-spacing:-0.11px;}
#t3l_1601{left:584px;bottom:396px;letter-spacing:-0.12px;}
#t3m_1601{left:764px;bottom:396px;letter-spacing:-0.17px;}
#t3n_1601{left:109px;bottom:371px;}
#t3o_1601{left:194px;bottom:371px;letter-spacing:-0.11px;}
#t3p_1601{left:283px;bottom:371px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3q_1601{left:434px;bottom:371px;letter-spacing:-0.11px;}
#t3r_1601{left:584px;bottom:371px;letter-spacing:-0.12px;}
#t3s_1601{left:764px;bottom:371px;letter-spacing:-0.17px;}

.s1_1601{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1601{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1601{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1601{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1601{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1601{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_1601{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1601" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1601Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1601" style="-webkit-user-select: none;"><object width="935" height="1210" data="1601/1601.svg" type="image/svg+xml" id="pdf1601" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1601" class="t s1_1601">PMULLD/PMULLQ—Multiply Packed Integers and Store Low Result </span>
<span id="t2_1601" class="t s2_1601">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1601" class="t s1_1601">Vol. 2B </span><span id="t4_1601" class="t s1_1601">4-381 </span>
<span id="t5_1601" class="t s3_1601">PMULLD/PMULLQ—Multiply Packed Integers and Store Low Result </span>
<span id="t6_1601" class="t s4_1601">Instruction Operand Encoding </span>
<span id="t7_1601" class="t s4_1601">Description </span>
<span id="t8_1601" class="t s5_1601">Performs a SIMD signed multiply of the packed signed dword/qword integers from each element of the first source </span>
<span id="t9_1601" class="t s5_1601">operand with the corresponding element in the second source operand. The low 32/64 bits of each 64/128-bit </span>
<span id="ta_1601" class="t s5_1601">intermediate results are stored to the destination operand. </span>
<span id="tb_1601" class="t s5_1601">128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source </span>
<span id="tc_1601" class="t s5_1601">operand is an XMM register or a 128-bit memory location. Bits (MAXVL-1:128) of the corresponding ZMM destina- </span>
<span id="td_1601" class="t s5_1601">tion register remain unchanged. </span>
<span id="te_1601" class="t s5_1601">VEX.128 encoded version: The first source and destination operands are XMM registers. The second source </span>
<span id="tf_1601" class="t s5_1601">operand is an XMM register or a 128-bit memory location. Bits (MAXVL-1:128) of the corresponding ZMM register </span>
<span id="tg_1601" class="t s5_1601">are zeroed. </span>
<span id="th_1601" class="t s5_1601">VEX.256 encoded version: The first source operand is a YMM register; The second source operand is a YMM register </span>
<span id="ti_1601" class="t s5_1601">or 256-bit memory location. Bits (MAXVL-1:256) of the corresponding destination ZMM register are zeroed. </span>
<span id="tj_1601" class="t s6_1601">Opcode/ </span>
<span id="tk_1601" class="t s6_1601">Instruction </span>
<span id="tl_1601" class="t s6_1601">Op/En </span><span id="tm_1601" class="t s6_1601">64/32 bit </span>
<span id="tn_1601" class="t s6_1601">Mode </span>
<span id="to_1601" class="t s6_1601">Support </span>
<span id="tp_1601" class="t s6_1601">CPUID </span>
<span id="tq_1601" class="t s6_1601">Feature </span>
<span id="tr_1601" class="t s6_1601">Flag </span>
<span id="ts_1601" class="t s6_1601">Description </span>
<span id="tt_1601" class="t s7_1601">66 0F 38 40 /r </span>
<span id="tu_1601" class="t s7_1601">PMULLD xmm1, xmm2/m128 </span>
<span id="tv_1601" class="t s7_1601">A </span><span id="tw_1601" class="t s7_1601">V/V </span><span id="tx_1601" class="t s7_1601">SSE4_1 </span><span id="ty_1601" class="t s7_1601">Multiply the packed dword signed integers in xmm1 and </span>
<span id="tz_1601" class="t s7_1601">xmm2/m128 and store the low 32 bits of each product in </span>
<span id="t10_1601" class="t s7_1601">xmm1. </span>
<span id="t11_1601" class="t s7_1601">VEX.128.66.0F38.WIG 40 /r </span>
<span id="t12_1601" class="t s7_1601">VPMULLD xmm1, xmm2, </span>
<span id="t13_1601" class="t s7_1601">xmm3/m128 </span>
<span id="t14_1601" class="t s7_1601">B </span><span id="t15_1601" class="t s7_1601">V/V </span><span id="t16_1601" class="t s7_1601">AVX </span><span id="t17_1601" class="t s7_1601">Multiply the packed dword signed integers in xmm2 and </span>
<span id="t18_1601" class="t s7_1601">xmm3/m128 and store the low 32 bits of each product in </span>
<span id="t19_1601" class="t s7_1601">xmm1. </span>
<span id="t1a_1601" class="t s7_1601">VEX.256.66.0F38.WIG 40 /r </span>
<span id="t1b_1601" class="t s7_1601">VPMULLD ymm1, ymm2, </span>
<span id="t1c_1601" class="t s7_1601">ymm3/m256 </span>
<span id="t1d_1601" class="t s7_1601">B </span><span id="t1e_1601" class="t s7_1601">V/V </span><span id="t1f_1601" class="t s7_1601">AVX2 </span><span id="t1g_1601" class="t s7_1601">Multiply the packed dword signed integers in ymm2 and </span>
<span id="t1h_1601" class="t s7_1601">ymm3/m256 and store the low 32 bits of each product in </span>
<span id="t1i_1601" class="t s7_1601">ymm1. </span>
<span id="t1j_1601" class="t s7_1601">EVEX.128.66.0F38.W0 40 /r </span>
<span id="t1k_1601" class="t s7_1601">VPMULLD xmm1 {k1}{z}, xmm2, </span>
<span id="t1l_1601" class="t s7_1601">xmm3/m128/m32bcst </span>
<span id="t1m_1601" class="t s7_1601">C </span><span id="t1n_1601" class="t s7_1601">V/V </span><span id="t1o_1601" class="t s7_1601">AVX512VL </span>
<span id="t1p_1601" class="t s7_1601">AVX512F </span>
<span id="t1q_1601" class="t s7_1601">Multiply the packed dword signed integers in xmm2 and </span>
<span id="t1r_1601" class="t s7_1601">xmm3/m128/m32bcst and store the low 32 bits of each </span>
<span id="t1s_1601" class="t s7_1601">product in xmm1 under writemask k1. </span>
<span id="t1t_1601" class="t s7_1601">EVEX.256.66.0F38.W0 40 /r </span>
<span id="t1u_1601" class="t s7_1601">VPMULLD ymm1 {k1}{z}, ymm2, </span>
<span id="t1v_1601" class="t s7_1601">ymm3/m256/m32bcst </span>
<span id="t1w_1601" class="t s7_1601">C </span><span id="t1x_1601" class="t s7_1601">V/V </span><span id="t1y_1601" class="t s7_1601">AVX512VL </span>
<span id="t1z_1601" class="t s7_1601">AVX512F </span>
<span id="t20_1601" class="t s7_1601">Multiply the packed dword signed integers in ymm2 and </span>
<span id="t21_1601" class="t s7_1601">ymm3/m256/m32bcst and store the low 32 bits of each </span>
<span id="t22_1601" class="t s7_1601">product in ymm1 under writemask k1. </span>
<span id="t23_1601" class="t s7_1601">EVEX.512.66.0F38.W0 40 /r </span>
<span id="t24_1601" class="t s7_1601">VPMULLD zmm1 {k1}{z}, zmm2, </span>
<span id="t25_1601" class="t s7_1601">zmm3/m512/m32bcst </span>
<span id="t26_1601" class="t s7_1601">C </span><span id="t27_1601" class="t s7_1601">V/V </span><span id="t28_1601" class="t s7_1601">AVX512F </span><span id="t29_1601" class="t s7_1601">Multiply the packed dword signed integers in zmm2 and </span>
<span id="t2a_1601" class="t s7_1601">zmm3/m512/m32bcst and store the low 32 bits of each </span>
<span id="t2b_1601" class="t s7_1601">product in zmm1 under writemask k1. </span>
<span id="t2c_1601" class="t s7_1601">EVEX.128.66.0F38.W1 40 /r </span>
<span id="t2d_1601" class="t s7_1601">VPMULLQ xmm1 {k1}{z}, xmm2, </span>
<span id="t2e_1601" class="t s7_1601">xmm3/m128/m64bcst </span>
<span id="t2f_1601" class="t s7_1601">C </span><span id="t2g_1601" class="t s7_1601">V/V </span><span id="t2h_1601" class="t s7_1601">AVX512VL </span>
<span id="t2i_1601" class="t s7_1601">AVX512DQ </span>
<span id="t2j_1601" class="t s7_1601">Multiply the packed qword signed integers in xmm2 and </span>
<span id="t2k_1601" class="t s7_1601">xmm3/m128/m64bcst and store the low 64 bits of each </span>
<span id="t2l_1601" class="t s7_1601">product in xmm1 under writemask k1. </span>
<span id="t2m_1601" class="t s7_1601">EVEX.256.66.0F38.W1 40 /r </span>
<span id="t2n_1601" class="t s7_1601">VPMULLQ ymm1 {k1}{z}, ymm2, </span>
<span id="t2o_1601" class="t s7_1601">ymm3/m256/m64bcst </span>
<span id="t2p_1601" class="t s7_1601">C </span><span id="t2q_1601" class="t s7_1601">V/V </span><span id="t2r_1601" class="t s7_1601">AVX512VLA </span>
<span id="t2s_1601" class="t s7_1601">VX512DQ </span>
<span id="t2t_1601" class="t s7_1601">Multiply the packed qword signed integers in ymm2 and </span>
<span id="t2u_1601" class="t s7_1601">ymm3/m256/m64bcst and store the low 64 bits of each </span>
<span id="t2v_1601" class="t s7_1601">product in ymm1 under writemask k1. </span>
<span id="t2w_1601" class="t s7_1601">EVEX.512.66.0F38.W1 40 /r </span>
<span id="t2x_1601" class="t s7_1601">VPMULLQ zmm1 {k1}{z}, zmm2, </span>
<span id="t2y_1601" class="t s7_1601">zmm3/m512/m64bcst </span>
<span id="t2z_1601" class="t s7_1601">C </span><span id="t30_1601" class="t s7_1601">V/V </span><span id="t31_1601" class="t s7_1601">AVX512DQ </span><span id="t32_1601" class="t s7_1601">Multiply the packed qword signed integers in zmm2 and </span>
<span id="t33_1601" class="t s7_1601">zmm3/m512/m64bcst and store the low 64 bits of each </span>
<span id="t34_1601" class="t s7_1601">product in zmm1 under writemask k1. </span>
<span id="t35_1601" class="t s6_1601">Op/En </span><span id="t36_1601" class="t s6_1601">Tuple Type </span><span id="t37_1601" class="t s6_1601">Operand 1 </span><span id="t38_1601" class="t s6_1601">Operand 2 </span><span id="t39_1601" class="t s6_1601">Operand 3 </span><span id="t3a_1601" class="t s6_1601">Operand 4 </span>
<span id="t3b_1601" class="t s7_1601">A </span><span id="t3c_1601" class="t s7_1601">N/A </span><span id="t3d_1601" class="t s7_1601">ModRM:reg (r, w) </span><span id="t3e_1601" class="t s7_1601">ModRM:r/m (r) </span><span id="t3f_1601" class="t s7_1601">N/A </span><span id="t3g_1601" class="t s7_1601">N/A </span>
<span id="t3h_1601" class="t s7_1601">B </span><span id="t3i_1601" class="t s7_1601">N/A </span><span id="t3j_1601" class="t s7_1601">ModRM:reg (w) </span><span id="t3k_1601" class="t s7_1601">VEX.vvvv (r) </span><span id="t3l_1601" class="t s7_1601">ModRM:r/m (r) </span><span id="t3m_1601" class="t s7_1601">N/A </span>
<span id="t3n_1601" class="t s7_1601">C </span><span id="t3o_1601" class="t s7_1601">Full </span><span id="t3p_1601" class="t s7_1601">ModRM:reg (w) </span><span id="t3q_1601" class="t s7_1601">EVEX.vvvv (r) </span><span id="t3r_1601" class="t s7_1601">ModRM:r/m (r) </span><span id="t3s_1601" class="t s7_1601">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
