	component finalHardware is
		port (
			accelerometer_I2C_SDAT      : inout std_logic                     := 'X';             -- I2C_SDAT
			accelerometer_I2C_SCLK      : out   std_logic;                                        -- I2C_SCLK
			accelerometer_G_SENSOR_CS_N : out   std_logic;                                        -- G_SENSOR_CS_N
			accelerometer_G_SENSOR_INT  : in    std_logic                     := 'X';             -- G_SENSOR_INT
			clk_clk                     : in    std_logic                     := 'X';             -- clk
			dram_addr                   : out   std_logic_vector(12 downto 0);                    -- addr
			dram_ba                     : out   std_logic_vector(1 downto 0);                     -- ba
			dram_cas_n                  : out   std_logic;                                        -- cas_n
			dram_cke                    : out   std_logic;                                        -- cke
			dram_cs_n                   : out   std_logic;                                        -- cs_n
			dram_dq                     : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			dram_dqm                    : out   std_logic_vector(1 downto 0);                     -- dqm
			dram_ras_n                  : out   std_logic;                                        -- ras_n
			dram_we_n                   : out   std_logic;                                        -- we_n
			esp32_MISO                  : in    std_logic                     := 'X';             -- MISO
			esp32_MOSI                  : out   std_logic;                                        -- MOSI
			esp32_SCLK                  : out   std_logic;                                        -- SCLK
			esp32_SS_n                  : out   std_logic;                                        -- SS_n
			hex_0_export                : out   std_logic_vector(6 downto 0);                     -- export
			hex_1_export                : out   std_logic_vector(6 downto 0);                     -- export
			hex_2_export                : out   std_logic_vector(6 downto 0);                     -- export
			hex_3_export                : out   std_logic_vector(6 downto 0);                     -- export
			hex_4_export                : out   std_logic_vector(6 downto 0);                     -- export
			hex_5_export                : out   std_logic_vector(6 downto 0);                     -- export
			keys_0_export               : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			reset_reset_n               : in    std_logic                     := 'X';             -- reset_n
			sdram_clk                   : out   std_logic                                         -- clk
		);
	end component finalHardware;

