# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DDR_CT_TEST_OV.srcs/sources_1/imports/src/DDR_WRAPPER.vhd" \
"../../../../DDR_CT_TEST_OV.srcs/sources_1/bd/DDR_CT_TEST_OV/ip/DDR_CT_TEST_OV_axi_gpio_0_0/sim/DDR_CT_TEST_OV_axi_gpio_0_0.vhd" \
"../../../../DDR_CT_TEST_OV.srcs/sources_1/bd/DDR_CT_TEST_OV/ip/DDR_CT_TEST_OV_rst_ps7_0_100M_0/sim/DDR_CT_TEST_OV_rst_ps7_0_100M_0.vhd" \
"../../../../DDR_CT_TEST_OV.srcs/sources_1/bd/DDR_CT_TEST_OV/ip/DDR_CT_TEST_OV_DDR_CT_0_0/src/DDR_CT_CTR/sim/DDR_CT_CTR.vhd" \
"../../../../DDR_CT_TEST_OV.srcs/sources_1/bd/DDR_CT_TEST_OV/ipshared/6336/src/DDR_CT.vhd" \
"../../../../DDR_CT_TEST_OV.srcs/sources_1/bd/DDR_CT_TEST_OV/ipshared/6336/src/DDR_WRAPPER.vhd" \
"../../../../DDR_CT_TEST_OV.srcs/sources_1/bd/DDR_CT_TEST_OV/ip/DDR_CT_TEST_OV_DDR_CT_0_0/sim/DDR_CT_TEST_OV_DDR_CT_0_0.vhd" \
"../../../../DDR_CT_TEST_OV.srcs/sources_1/bd/DDR_CT_TEST_OV/ip/DDR_CT_TEST_OV_axi_gpio_1_0/sim/DDR_CT_TEST_OV_axi_gpio_1_0.vhd" \
"../../../../DDR_CT_TEST_OV.srcs/sources_1/bd/DDR_CT_TEST_OV/ip/DDR_CT_TEST_OV_DDR_WRAPPER_0_0/sim/DDR_CT_TEST_OV_DDR_WRAPPER_0_0.vhd" \
"../../../../DDR_CT_TEST_OV.srcs/sources_1/bd/DDR_CT_TEST_OV/ip/DDR_CT_TEST_OV_DDR_WRAPPER_0_1/sim/DDR_CT_TEST_OV_DDR_WRAPPER_0_1.vhd" \
"../../../../DDR_CT_TEST_OV.srcs/sources_1/bd/DDR_CT_TEST_OV/sim/DDR_CT_TEST_OV.vhd" \
"../../../../DDR_CT_TEST_OV.srcs/sources_1/bd/DDR_CT_TEST_OV/hdl/DDR_CT_TEST_OV_wrapper.vhd" \

# Do not sort compile order
nosort
