#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Nov  6 19:34:48 2025
# Process ID: 28364
# Current directory: E:/202511FPGA/Audio_Analyzer_FFT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17116 E:\202511FPGA\Audio_Analyzer_FFT\Audio_Analyzer_FFT.xpr
# Log file: E:/202511FPGA/Audio_Analyzer_FFT/vivado.log
# Journal file: E:/202511FPGA/Audio_Analyzer_FFT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/FPGA/Vivado18.3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 931.586 ; gain = 261.543
update_compile_order -fileset sources_1
close_project
open_project E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/FPGA/Vivado18.3/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/bd/zynq_a9/zynq_a9.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <zynq_a9> from BD file <E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/bd/zynq_a9/zynq_a9.bd>
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: FFT_OUT
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2170.430 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FFT_OUT' [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/FFT_OUT.v:3]
INFO: [Synth 8-6157] synthesizing module 'FIFO_to_FFT' [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/fifo_FFT.v:23]
INFO: [Synth 8-6157] synthesizing module 'ad_fifo' [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/ad_fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_2k' [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/clk_2k.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_2k' (1#1) [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/clk_2k.v:23]
INFO: [Synth 8-6157] synthesizing module 'AD_DA_t' [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'pll_ip' [E:/202511FPGA/Audio_Analyzer_FFT/.Xil/Vivado-28364-Peaceinlife/realtime/pll_ip_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll_ip' (2#1) [E:/202511FPGA/Audio_Analyzer_FFT/.Xil/Vivado-28364-Peaceinlife/realtime/pll_ip_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clock_div' [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/clock_div.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clock_div' (3#1) [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/clock_div.v:1]
INFO: [Synth 8-6157] synthesizing module 'AD_DA_tran' [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/AD_DA_tran.v:23]
INFO: [Synth 8-6157] synthesizing module 'AD' [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/AD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AD' (4#1) [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/AD.v:23]
INFO: [Synth 8-6157] synthesizing module 'DA' [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/DA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DA' (5#1) [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/DA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AD_DA_tran' (6#1) [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/AD_DA_tran.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AD_DA_t' (7#1) [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'fft_fifo' [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/fft_fifo.v:5]
	Parameter FRAME_LEN bound to: 4096 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [E:/202511FPGA/Audio_Analyzer_FFT/.Xil/Vivado-28364-Peaceinlife/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (8#1) [E:/202511FPGA/Audio_Analyzer_FFT/.Xil/Vivado-28364-Peaceinlife/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_fifo' (9#1) [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/fft_fifo.v:5]
WARNING: [Synth 8-350] instance 'u_fft_fifo' of module 'fft_fifo' requires 12 connections, but only 10 given [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/ad_fifo.v:65]
INFO: [Synth 8-6155] done synthesizing module 'ad_fifo' (10#1) [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/ad_fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'fft_t' [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/imports/new/fft_t.v:22]
INFO: [Synth 8-6157] synthesizing module 'xfft_0' [E:/202511FPGA/Audio_Analyzer_FFT/.Xil/Vivado-28364-Peaceinlife/realtime/xfft_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xfft_0' (11#1) [E:/202511FPGA/Audio_Analyzer_FFT/.Xil/Vivado-28364-Peaceinlife/realtime/xfft_0_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 's_axis_config_tdata' does not match port width (8) of module 'xfft_0' [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/imports/new/fft_t.v:56]
WARNING: [Synth 8-689] width (12) of port connection 'm_axis_data_tuser' does not match port width (24) of module 'xfft_0' [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/imports/new/fft_t.v:70]
WARNING: [Synth 8-350] instance 'fft_inst' of module 'xfft_0' requires 23 connections, but only 21 given [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/imports/new/fft_t.v:52]
INFO: [Synth 8-6155] done synthesizing module 'fft_t' (12#1) [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/imports/new/fft_t.v:22]
INFO: [Synth 8-6157] synthesizing module 'multiple_power' [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/multiple_power.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiple_power' (13#1) [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/multiple_power.v:23]
INFO: [Synth 8-6157] synthesizing module 'peak_find' [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/peak_find.v:1]
	Parameter THRESH bound to: 30 - type: integer 
	Parameter SOUND_THRESHOLD bound to: 42 - type: integer 
	Parameter HOLD_FRAMES bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'peak_find' (14#1) [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/peak_find.v:1]
INFO: [Synth 8-6157] synthesizing module 'peak_classify' [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/peak_classify.v:1]
	Parameter NUM_PEAKS bound to: 8 - type: integer 
	Parameter THRESH_DIFF bound to: 3 - type: integer 
	Parameter S_COLLECT bound to: 1'b0 
	Parameter S_HOLD bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'peak_classify' (15#1) [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/peak_classify.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/fifo_FFT.v:156]
INFO: [Synth 8-6157] synthesizing module 'ila_2' [E:/202511FPGA/Audio_Analyzer_FFT/.Xil/Vivado-28364-Peaceinlife/realtime/ila_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_2' (16#1) [E:/202511FPGA/Audio_Analyzer_FFT/.Xil/Vivado-28364-Peaceinlife/realtime/ila_2_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'probe1' does not match port width (8) of module 'ila_2' [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/fifo_FFT.v:159]
WARNING: [Synth 8-689] width (12) of port connection 'probe2' does not match port width (11) of module 'ila_2' [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/fifo_FFT.v:160]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_peak_find'. This will prevent further optimization [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/fifo_FFT.v:132]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ila_2'. This will prevent further optimization [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/fifo_FFT.v:156]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_peak_classify'. This will prevent further optimization [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/fifo_FFT.v:146]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_to_FFT' (17#1) [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/fifo_FFT.v:23]
INFO: [Synth 8-6157] synthesizing module 'zynq_a9_wrapper' [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/bd/zynq_a9/hdl/zynq_a9_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'zynq_a9' [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/bd/zynq_a9/synth/zynq_a9.v:13]
INFO: [Synth 8-6157] synthesizing module 'zynq_a9_processing_system7_0_0' [e:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/bd/zynq_a9/ip/zynq_a9_processing_system7_0_0/synth/zynq_a9_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [e:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/bd/zynq_a9/ip/zynq_a9_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/bd/zynq_a9/ip/zynq_a9_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/bd/zynq_a9/ip/zynq_a9_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [F:/FPGA/Vivado18.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (18#1) [F:/FPGA/Vivado18.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6157] synthesizing module 'PS7' [F:/FPGA/Vivado18.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (19#1) [F:/FPGA/Vivado18.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (20#1) [e:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/bd/zynq_a9/ip/zynq_a9_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [e:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/bd/zynq_a9/ip/zynq_a9_processing_system7_0_0/synth/zynq_a9_processing_system7_0_0.v:195]
INFO: [Synth 8-6155] done synthesizing module 'zynq_a9_processing_system7_0_0' (21#1) [e:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/bd/zynq_a9/ip/zynq_a9_processing_system7_0_0/synth/zynq_a9_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'zynq_a9_processing_system7_0_0' requires 24 connections, but only 22 given [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/bd/zynq_a9/synth/zynq_a9.v:83]
INFO: [Synth 8-6155] done synthesizing module 'zynq_a9' (22#1) [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/bd/zynq_a9/synth/zynq_a9.v:13]
INFO: [Synth 8-6155] done synthesizing module 'zynq_a9_wrapper' (23#1) [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/bd/zynq_a9/hdl/zynq_a9_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FFT_OUT' (24#1) [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/new/FFT_OUT.v:3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG3_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG2_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG1_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG0_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[31]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[30]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[29]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[28]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[27]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[26]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[25]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[24]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[23]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[22]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[21]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[20]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[19]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[18]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[17]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[16]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[15]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[14]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[13]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[12]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[11]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[10]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[9]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[8]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_VALID
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2170.430 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2170.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2170.430 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/ip/ila_2/ila_2.dcp' for cell 'u_FIFO_to_FFT/u_ila_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/ip/pll_ip/pll_ip.dcp' for cell 'u_FIFO_to_FFT/u_ad_fifo/u_ad_da_t/u_pll_ip'
INFO: [Project 1-454] Reading design checkpoint 'e:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_FIFO_to_FFT/u_ad_fifo/u_fft_fifo/u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/ip/xfft_0/xfft_0.dcp' for cell 'u_FIFO_to_FFT/u_fft_t/fft_inst'
INFO: [Netlist 29-17] Analyzing 499 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/bd/zynq_a9/ip/zynq_a9_processing_system7_0_0/zynq_a9_processing_system7_0_0.xdc] for cell 'zynq_a9_wrapper_i/zynq_a9_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/bd/zynq_a9/ip/zynq_a9_processing_system7_0_0/zynq_a9_processing_system7_0_0.xdc] for cell 'zynq_a9_wrapper_i/zynq_a9_i/processing_system7_0/inst'
Parsing XDC File [e:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/ip/pll_ip/pll_ip_board.xdc] for cell 'u_FIFO_to_FFT/u_ad_fifo/u_ad_da_t/u_pll_ip/inst'
Finished Parsing XDC File [e:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/ip/pll_ip/pll_ip_board.xdc] for cell 'u_FIFO_to_FFT/u_ad_fifo/u_ad_da_t/u_pll_ip/inst'
Parsing XDC File [e:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/ip/pll_ip/pll_ip.xdc] for cell 'u_FIFO_to_FFT/u_ad_fifo/u_ad_da_t/u_pll_ip/inst'
Finished Parsing XDC File [e:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/ip/pll_ip/pll_ip.xdc] for cell 'u_FIFO_to_FFT/u_ad_fifo/u_ad_da_t/u_pll_ip/inst'
Parsing XDC File [e:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_FIFO_to_FFT/u_ad_fifo/u_fft_fifo/u_fifo_generator_0/U0'
Finished Parsing XDC File [e:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_FIFO_to_FFT/u_ad_fifo/u_fft_fifo/u_fifo_generator_0/U0'
Parsing XDC File [e:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc] for cell 'u_FIFO_to_FFT/u_ila_2/inst'
Finished Parsing XDC File [e:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc] for cell 'u_FIFO_to_FFT/u_ila_2/inst'
Parsing XDC File [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc]
INFO: [Timing 38-2] Deriving generated clocks [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'fifo_empty'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'rd_en'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'fifo_empty'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'rd_en'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'fifo_full'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'wr_en'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'fifo_full'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'wr_en'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'reading'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'writing'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'reading'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'writing'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'fifo_in_ready'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'fifo_in_ready'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[2]'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[1]'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[0]'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[2]'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[1]'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[0]'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'index[11]'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'index[10]'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'index[9]'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'index[8]'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'index[7]'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'index[6]'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'index[5]'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'index[4]'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'index[3]'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'index[2]'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'index[1]'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'index[0]'. [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc:94]
Finished Parsing XDC File [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/202511FPGA/Audio_Analyzer_FFT/Audio_Analyzer_FFT.srcs/constrs_1/new/adda.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/FFT_OUT_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2170.430 ; gain = 0.000
Sourcing Tcl File [F:/FPGA/Vivado18.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_FIFO_to_FFT/u_ad_fifo/u_fft_fifo/u_fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [F:/FPGA/Vivado18.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_FIFO_to_FFT/u_ad_fifo/u_fft_fifo/u_fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2170.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 108 instances

WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2170.430 ; gain = 0.000
67 Infos, 221 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2170.430 ; gain = 0.000
