digraph "CFG for '_Z28IncrementConnectionAgeKerneliPiS_i' function" {
	label="CFG for '_Z28IncrementConnectionAgeKerneliPiS_i' function";

	Node0x631d650 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = getelementptr inbounds i8, i8 addrspace(4)* %5, i64 12\l  %11 = bitcast i8 addrspace(4)* %10 to i32 addrspace(4)*\l  %12 = load i32, i32 addrspace(4)* %11, align 4, !tbaa !6\l  %13 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %15 = udiv i32 %12, %9\l  %16 = mul i32 %15, %9\l  %17 = icmp ugt i32 %12, %16\l  %18 = zext i1 %17 to i32\l  %19 = add i32 %15, %18\l  %20 = mul i32 %19, %14\l  %21 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %22 = add i32 %20, %13\l  %23 = mul i32 %22, %9\l  %24 = add i32 %23, %21\l  %25 = icmp slt i32 %24, %3\l  br i1 %25, label %26, label %43\l|{<s0>T|<s1>F}}"];
	Node0x631d650:s0 -> Node0x631fee0;
	Node0x631d650:s1 -> Node0x631ff70;
	Node0x631fee0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%26:\l26:                                               \l  %27 = mul nsw i32 %3, %0\l  %28 = add nsw i32 %24, %27\l  %29 = sext i32 %28 to i64\l  %30 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %29\l  %31 = load i32, i32 addrspace(1)* %30, align 4, !tbaa !16, !amdgpu.noclobber\l... !5\l  %32 = icmp eq i32 %31, 1\l  br i1 %32, label %33, label %43\l|{<s0>T|<s1>F}}"];
	Node0x631fee0:s0 -> Node0x631f650;
	Node0x631fee0:s1 -> Node0x631ff70;
	Node0x631f650 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%33:\l33:                                               \l  %34 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %29\l  %35 = load i32, i32 addrspace(1)* %34, align 4, !tbaa !16, !amdgpu.noclobber\l... !5\l  %36 = add nsw i32 %35, 1\l  store i32 %36, i32 addrspace(1)* %34, align 4, !tbaa !16\l  %37 = mul nsw i32 %24, %3\l  %38 = add nsw i32 %37, %0\l  %39 = sext i32 %38 to i64\l  %40 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %39\l  %41 = load i32, i32 addrspace(1)* %40, align 4, !tbaa !16\l  %42 = add nsw i32 %41, 1\l  store i32 %42, i32 addrspace(1)* %40, align 4, !tbaa !16\l  br label %43\l}"];
	Node0x631f650 -> Node0x631ff70;
	Node0x631ff70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%43:\l43:                                               \l  ret void\l}"];
}
