{
  "paper_id": "2203.02550v3",
  "title": "AgileWatts: An Energy-Efficient CPU Core Idle-State Architecture for Latency-Sensitive Server Applications",
  "abstract": "Abstract\nUser-facing applications running in modern datacenters exhibit irregular request patterns and are implemented using a multitude of services with tight latency requirements (303030â€“250â€‹Î¼â€‹s250ğœ‡ğ‘ 250{\\mu}s). These characteristics render existing energy-conserving techniques ineffective when processors are idle due to the long transition time (order of 100â€‹Î¼â€‹s100ğœ‡ğ‘ 100{\\mu}s) from a deep CPU core idle power state (C-state). While prior works propose management techniques to mitigate this inefficiency, we tackle it at its root with AgileWatts (AW): a new deep CPU core C-state architecture optimized for datacenter server processors targeting latency-sensitive applications.\nAW drastically reduces the transition latency from deep CPU core idle power states while retaining most of their power savings\nbased on three key ideas.\nFirst, AW eliminates the latency\n(several microseconds) of saving/restoring the core context\nwhen powering-off/-on the core in a deep idle\nstate by i) implementing medium-grained power-gates, carefully distributed across the CPU core, and ii) retaining context in the power-ungated domain.\nSecond, AW eliminates the flush latency\n(several tens of microseconds) of the L1/L2 caches when entering a deep idle\nstate by keeping L1/L2\ncontent power-ungated. A small control logic also remains ungated to serve cache coherence traffic.\nAW implements cache sleep-mode and leakage reduction for the power-ungated domain by lowering a coreâ€™s voltage to the minimum operational level.\nThird, using a state-of-the-art power efficient all-digital phase-locked loop (ADPLL) clock generator, AW keeps the PLL active and locked during the idle state,\ncutting\nmicroseconds of wake-up latency at negligible power cost.\nOur evaluation with an accurate industrial-grade simulator calibrated against an Intel Skylake server shows that AW reduces the energy consumption of Memcached by up to 71%percent7171\\% (35%percent3535\\% on average) with <1%absentpercent1{<}1\\% end-to-end performance degradation. We observe similar trends for other evaluated services (MySQL and Kafka). AWâ€™s new deep C-states Câ€‹6â€‹Ağ¶6ğ´C6A and Câ€‹6â€‹Aâ€‹Eğ¶6ğ´ğ¸C6AE reduce transition-time by up to 900Ã—900\\times as compared to\nthe deepest existing idle state Câ€‹6ğ¶6C6, while consuming only 7%percent77\\% and 5%percent55\\% of the active state (C0) power, respectively.",
  "reference_labels": [
    {
      "index": 0,
      "title": "â€œAttack of the killer microseconds",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 1,
      "title": "â€œThe Datacenter as a Computer: Designing Warehouse-scale Machines",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 2,
      "title": "â€œZygos: Achieving low tail latency for microsecond-scale networked tasks",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 3,
      "title": "â€œÎ¼ğœ‡\\muDPM: Dynamic Power Management for the Microsecond Era",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 4,
      "title": "â€œTaming the Killer Microsecond",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 5,
      "title": "â€œOn Micro-Services Architecture",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 6,
      "title": "â€œCPU Power Management",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 7,
      "title": "â€œPower Management of Modern Processors",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 8,
      "title": "AgilePkgC: An Agile System Idle State Architecture for Energy Proportional Datacenter Servers",
      "abstract": "",
      "year": "2022",
      "venue": "",
      "authors": "",
      "orig_title": "â€œAgilePkgC: An Agile System Idle State Architecture for Energy Proportional Datacenter Servers",
      "paper_id": "2204.10466v2"
    },
    {
      "index": 9,
      "title": "â€œCPU Idle Time Management.â€ accessed Feb 2022",
      "abstract": "",
      "year": "2022",
      "venue": "",
      "authors": ""
    },
    {
      "index": 10,
      "title": "â€œThe Core-C6 (CC6) Sleep State of the AMD Bobcat x86 Microprocessor",
      "abstract": "",
      "year": "2012",
      "venue": "",
      "authors": ""
    },
    {
      "index": 11,
      "title": "â€œWake-up Latencies for Processor Idle States on Current x86 Processors",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 12,
      "title": "Energy Efficiency Features of the Intel Skylake-SP Processor and Their Impact on Performance",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": "",
      "orig_title": "â€œEnergy Efficiency Features of the Intel Skylake-SP Processor and Their Impact on Performance",
      "paper_id": "1905.12468v2"
    },
    {
      "index": 13,
      "title": "â€œIntel Atom Processors Z5xx Series",
      "abstract": "",
      "year": "2010",
      "venue": "",
      "authors": ""
    },
    {
      "index": 14,
      "title": "â€œIntel Idle driver for Linux.â€ accessed Feb 2022",
      "abstract": "",
      "year": "2022",
      "venue": "",
      "authors": ""
    },
    {
      "index": 15,
      "title": "â€œCARB: A C-state Power Management Arbiter for Latency-critical Workloads",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 16,
      "title": "â€œSkylake (server) - Microarchitectures - Intel",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 17,
      "title": "â€œIntel Xeon Scalable Processor Architecture Deep Dive",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 18,
      "title": "â€œThe Microsoft Surface Pro (2017) Review: Evaluation",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": ""
    },
    {
      "index": 19,
      "title": "â€œMobileMark 2014",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 20,
      "title": "â€œHaswell: A Family of IA 22 nm Processors",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 21,
      "title": "â€œLow-power high-efficiency video decoding using general-purpose processors",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 22,
      "title": "â€œSysScale: Exploiting Multi-domain Dynamic Voltage and Frequency Scaling for Energy Efficient Mobile Processors.â€ ISCA",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": ""
    },
    {
      "index": 23,
      "title": "â€œTechniques for Reducing the Connected-Standby Energy Consumption of Mobile Devices",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": ""
    },
    {
      "index": 24,
      "title": "BurstLink: Techniques for Energy-Efficient Video Display for Conventional and Virtual Reality Systems",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": "",
      "orig_title": "â€œBurstLink: Techniques for Energy-Efficient Video Display for Conventional and Virtual Reality Systems",
      "paper_id": "2104.05119v4"
    },
    {
      "index": 25,
      "title": "â€œ4.1 14nm 6th-generation Core Processor SoC with Low Power Consumption and Improved Performance",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 26,
      "title": "â€œAMD vs Intel Market Share",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": ""
    },
    {
      "index": 27,
      "title": "â€œTowards Energy Proportionality for Large-scale Latency-critical Workloads",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 28,
      "title": "â€œPowernap: Eliminating Server Idle Power",
      "abstract": "",
      "year": "2009",
      "venue": "",
      "authors": ""
    },
    {
      "index": 29,
      "title": "M. Wasi-ur Rahman",
      "abstract": "",
      "year": "2011",
      "venue": "",
      "authors": ""
    },
    {
      "index": 30,
      "title": "â€œDynsleep: Fine-grained Power Management for a Latency-critical Data Center Application",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 31,
      "title": "â€œDiagram for Skylake-SP core",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 32,
      "title": "â€œTechnology Insight: Intelâ€™s Next Generation Microarchitecture Code Name Skylake",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 33,
      "title": "â€œIntel AVX-512 Instructions",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 34,
      "title": "IChannels: Exploiting Current Management Mechanisms to Create Covert Channels in Modern Processors",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": "",
      "orig_title": "â€œIChannels: Exploiting Current Management Mechanisms to Create Covert Channels in Modern Processors",
      "paper_id": "2106.05050v2"
    },
    {
      "index": 35,
      "title": "â€œSkyLake-SP: A 14nm 28-Core XeonÂ® Processor",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 36,
      "title": "K. Radhakrishnan",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 37,
      "title": "â€œBroadwell: A Family of IA 14nm Processors",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 38,
      "title": "10th Generation IntelÂ® Coreâ„¢ Processor Families",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 39,
      "title": "A. Ananthakrishnan",
      "abstract": "",
      "year": "2011",
      "venue": "",
      "authors": ""
    },
    {
      "index": 40,
      "title": "â€œA Comprehensive Evaluation of Power Delivery Schemes for Modern Microprocessors",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 41,
      "title": "â€œ3.2 Zen: A Next-generation High-performanceÃ—\\times 86 Core",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 42,
      "title": "â€œZen: An Energy-Efficient High-Performance âˆ’xâ€‹86ğ‘¥86-x86 Core",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 43,
      "title": "N. Kalyanasundharam",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 44,
      "title": "â€œZeppelin: An SoC for multichip architectures",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 45,
      "title": "â€œ5.2 distributed system of digitally controlled microregulators enabling per-core DVFS for the POWER8 TM microprocessor",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 46,
      "title": "A. Buyuktosunoglu",
      "abstract": "",
      "year": "2004",
      "venue": "",
      "authors": ""
    },
    {
      "index": 47,
      "title": "DarkGates: A Hybrid Power-Gating Architecture to Mitigate the Performance Impact of Dark-Silicon in High Performance Processors",
      "abstract": "",
      "year": "2022",
      "venue": "",
      "authors": "",
      "orig_title": "â€œDarkGates: A Hybrid Power-Gating Architecture to Mitigate the Performance Impact of Dark-Silicon in High Performance Processors",
      "paper_id": "2112.11587v1"
    },
    {
      "index": 48,
      "title": "â€œMany-Core Token-Based Adaptive Power Gating",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 49,
      "title": "â€œArchitectural Techniques for Low Power",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 50,
      "title": "â€œDesign and Implementation of Fine-grain Power Gating with Ground Bounce Suppression",
      "abstract": "",
      "year": "2009",
      "venue": "",
      "authors": ""
    },
    {
      "index": 51,
      "title": "â€œPower Gating With Multiple Sleep Modes",
      "abstract": "",
      "year": "2006",
      "venue": "",
      "authors": ""
    },
    {
      "index": 52,
      "title": "â€œImproved Power Gating Technique for Leakage Power Reduction",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 53,
      "title": "â€œdi/dt Noise in CMOS Integrated Circuits",
      "abstract": "",
      "year": "1997",
      "venue": "",
      "authors": ""
    },
    {
      "index": 54,
      "title": "â€œAn Effective Staggered-Phase Damping Technique for Suppressing Power-Gating Resonance Noise During Mode Transition",
      "abstract": "",
      "year": "2009",
      "venue": "",
      "authors": ""
    },
    {
      "index": 55,
      "title": "â€œTAP: Token-based Adaptive Power Gating",
      "abstract": "",
      "year": "2012",
      "venue": "",
      "authors": ""
    },
    {
      "index": 56,
      "title": "Energy Efficient High Performance Processors: Recent Approaches for Designing Green High Performance Computing. Springer",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 57,
      "title": "â€œIntelÂ® xeonÂ® processor e7-8800/4800/2800 v2 product family",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 58,
      "title": "â€œPower management of the third generation Intel Core micro architecture formerly codenamed Ivy Bridge",
      "abstract": "",
      "year": "2012",
      "venue": "",
      "authors": ""
    },
    {
      "index": 59,
      "title": "â€œTick tock on the rocks: Intel delays 10nm",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 60,
      "title": "â€œA sub-2 W low power IA processor for Mobile Internet Devices in 45 nm High-k Metal Gate CMOS",
      "abstract": "",
      "year": "2008",
      "venue": "",
      "authors": ""
    },
    {
      "index": 61,
      "title": "â€œMethod and Apparatus for a Zero Voltage Processor Sleep State",
      "abstract": "",
      "year": "2012",
      "venue": "",
      "authors": ""
    },
    {
      "index": 62,
      "title": "â€œManaging Power and Performance for System-on-chip Designs Using Voltage Islands",
      "abstract": "",
      "year": "2002",
      "venue": "",
      "authors": ""
    },
    {
      "index": 63,
      "title": "â€œData-retention Flip-flops for Power-down Applications",
      "abstract": "",
      "year": "2004",
      "venue": "",
      "authors": ""
    },
    {
      "index": 64,
      "title": "â€œA New Physical Design Flow for a Selective State Retention Based Approach",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 65,
      "title": "â€œP6 Microcode can be Patched",
      "abstract": "",
      "year": "1997",
      "venue": "",
      "authors": ""
    },
    {
      "index": 66,
      "title": "â€œUndocumented X86 Instructions to Control The CPU at the Microarchitecture Level in Modern Intel Processors",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 67,
      "title": "â€œMemory Performance and Cache Coherency Effects on an Intel Nehalem Multiprocessor System",
      "abstract": "",
      "year": "2009",
      "venue": "",
      "authors": ""
    },
    {
      "index": 68,
      "title": "â€œComparing Cache Architectures and Coherency Protocols on x86-64 Multicore SMP Systems",
      "abstract": "",
      "year": "2009",
      "venue": "",
      "authors": ""
    },
    {
      "index": 69,
      "title": "â€œAn Energy Efficient 32-nm 20-MB Shared on-die L3 cache for IntelÂ® XeonÂ® processor E5 family",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 70,
      "title": "â€œDrowsy Caches: Simple Techniques for Reducing Leakage Power",
      "abstract": "",
      "year": "2002",
      "venue": "",
      "authors": ""
    },
    {
      "index": 71,
      "title": "â€œA 22nm 2.5 MB Slice on-die L3 Cache for the Next Generation XeonÂ® Processor",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 72,
      "title": "â€œ5.4 Ivytown: A 22nm 15-core Enterprise XeonÂ® Processor Family",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 73,
      "title": "â€œA 22 nm 15-core Enterprise XeonÂ® Processor Family",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 74,
      "title": "A. Ananthakrishnan",
      "abstract": "",
      "year": "2012",
      "venue": "",
      "authors": ""
    },
    {
      "index": 75,
      "title": "Low Power Methodology Manual: for System-on-chip Design. Springer Science & Business Media",
      "abstract": "",
      "year": "2007",
      "venue": "",
      "authors": ""
    },
    {
      "index": 76,
      "title": "â€œFlicker: A Dynamically Adaptive Architecture for Power Limited Multicore Systems",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 77,
      "title": "â€œFine-grain Power Breakdown of Modern Out-of-order Cores and its Implications on Skylake-based Systems",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 78,
      "title": "â€œPostsilicon Voltage Guard-band Reduction in a 22 nm Graphics Execution Core using Adaptive Voltage Scaling and Dynamic Power Gating",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 79,
      "title": "â€œVoltage Smoothing: Characterizing and Mitigating Voltage Noise in Production Processors Via Software-guided Thread scheduling",
      "abstract": "",
      "year": "2010",
      "venue": "",
      "authors": ""
    },
    {
      "index": 80,
      "title": "â€œCore Tunneling: Variation-aware Voltage Noise Mitigation in GPUs",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 81,
      "title": "R. Balasubramonian",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 82,
      "title": "â€œMicroarchitectural Simulation and Control of di/dt-induced Power Supply Voltage Variation",
      "abstract": "",
      "year": "2002",
      "venue": "",
      "authors": ""
    },
    {
      "index": 83,
      "title": "â€œDeCoR: A Delayed Commit and Rollback Mechanism for Handling Inductive Noise in Processors",
      "abstract": "",
      "year": "2008",
      "venue": "",
      "authors": ""
    },
    {
      "index": 84,
      "title": "â€œCompiler-directed Power Management for Superscalars",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 85,
      "title": "â€œGPU Voltage Noise: Characterization and Hierarchical Smoothing of Spatial and Temporal Voltage Noise Interference in GPU Architectures",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 86,
      "title": "â€œVoltage Emergency Prediction: Using Signatures to Reduce Operating Margins",
      "abstract": "",
      "year": "2009",
      "venue": "",
      "authors": ""
    },
    {
      "index": 87,
      "title": "â€œVRSync: Characterizing and Eliminating Synchronization-induced Voltage Emergencies in Many-core Processors",
      "abstract": "",
      "year": "2012",
      "venue": "",
      "authors": ""
    },
    {
      "index": 88,
      "title": "â€œDynamic Voltage (IR) Drop Analysis and Design Closure: Issues and Challenges",
      "abstract": "",
      "year": "2010",
      "venue": "",
      "authors": ""
    },
    {
      "index": 89,
      "title": "â€œPower Delivery for High-Performance Microprocessorsâ€”Challenges",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 90,
      "title": "A. Chattopadhyay",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": ""
    },
    {
      "index": 91,
      "title": "â€œPower Delivery Impedance Impact of Power Gating Schemes",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 92,
      "title": "â€œAn x86-64 core implemented in 32nm SOI CMOS",
      "abstract": "",
      "year": "2010",
      "venue": "",
      "authors": ""
    },
    {
      "index": 93,
      "title": "â€œMachine Learning Enabled Power-aware Network-on-chip Design",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 94,
      "title": "â€œDetermination of Power Gating Granularity for FPGA Fabric",
      "abstract": "",
      "year": "2006",
      "venue": "",
      "authors": ""
    },
    {
      "index": 95,
      "title": "â€œReprogrammable Redundancy for SRAM-Based Cache Vmin Reduction in a 28-nm RISC-V Processor",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 96,
      "title": "â€œAllocation of State Retention Registers Boosting Practical Applicability to Power Gated Circuits",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 97,
      "title": "â€œPresentation of: A 22nm 2.5MB slice on-die L3 cache for the next generation XeonÂ® Processor",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 98,
      "title": "â€œChip Power Scaling in Recent CMOS Technology Nodes",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 99,
      "title": "â€œDual-Mode Low-Drop-Out Regulator/Power Gate With Linear and Onâ€“Off Conduction for Microprocessor Core On-Die Supply Voltages in 14 nm",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 100,
      "title": "â€œA Fully Integrated Digital LDO With Coarseâ€“Fine-Tuning and Burst-Mode Operation",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 101,
      "title": "â€œMAPG: Memory Access Power Gating",
      "abstract": "",
      "year": "2012",
      "venue": "",
      "authors": ""
    },
    {
      "index": 102,
      "title": "â€œMOSFET Power Losses and How They Affect Power-supply Efficiency",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 103,
      "title": "â€œPeafowl: In-application CPU Scheduling to Reduce Power Consumption of In-memory Key-value Stores",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": ""
    },
    {
      "index": 104,
      "title": "â€œClocking Design Automation in Intelâ€™s Core i7 and Future Designs",
      "abstract": "",
      "year": "2011",
      "venue": "",
      "authors": ""
    },
    {
      "index": 105,
      "title": "sub-10ps Clock Skew",
      "abstract": "",
      "year": "2010",
      "venue": "",
      "authors": ""
    },
    {
      "index": 106,
      "title": "â€œI-DVFS: Instantaneous Frequency Switch During Dynamic Voltage and Frequency Scaling",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 107,
      "title": "â€œFully-automated Synthesis of Power Management controllers from UPF",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 108,
      "title": "â€œState-retentive Power Gating of Register Files in Multicore Processors Featuring Multithreaded In-order Cores",
      "abstract": "",
      "year": "2010",
      "venue": "",
      "authors": ""
    },
    {
      "index": 109,
      "title": "â€œFlexible Register Management Using Reference Counting",
      "abstract": "",
      "year": "2012",
      "venue": "",
      "authors": ""
    },
    {
      "index": 110,
      "title": "â€œGPU Register File Virtualization",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 111,
      "title": "accessed August 2022",
      "abstract": "",
      "year": "2022",
      "venue": "",
      "authors": ""
    },
    {
      "index": 112,
      "title": "â€œAlder Lake Architecture",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 113,
      "title": "accessed November 2021 https://memcached.org/",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 114,
      "title": "â€œScaling Memcache at Facebook",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 115,
      "title": "â€œA large scale analysis of hundreds of in-memory cache clusters at twitter",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": ""
    },
    {
      "index": 116,
      "title": "â€œPymemcache: A Comprehensive",
      "abstract": "",
      "year": "2022",
      "venue": "",
      "authors": ""
    },
    {
      "index": 117,
      "title": "â€œSage: Practical and Scalable ML-driven Performance Debugging in Microservices",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 118,
      "title": "â€œSystem-level Implications of Disaggregated Memory",
      "abstract": "",
      "year": "2012",
      "venue": "",
      "authors": ""
    },
    {
      "index": 119,
      "title": "â€œThin Servers with Smart Pipes: Designing SoC Accelerators for Memcached",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 120,
      "title": "â€œCharacterizing Facebookâ€™s Memcached Workload",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 121,
      "title": "â€œMutilate: High-performance Memcached Load Generator",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 122,
      "title": "â€œQ-zilla: A Scheduling Framework and Core Microarchitecture for Tail-tolerant Microservices",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": ""
    },
    {
      "index": 123,
      "title": "â€œThe Mystery Machine: End-to-end Performance Analysis of Large-Scale Internet Services",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 124,
      "title": "â€œHipster: Hybrid Task Manager for Latency-Critical Cloud Workloads",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 125,
      "title": "â€œEnergy Proportionality and Workload Consolidation for Latency-Critical Applications",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 126,
      "title": "â€œExpress-lane Scheduling and Multithreading to Minimize the Tail Latency of Microservices",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 127,
      "title": "â€œÎ¼ğœ‡\\muTune: Auto-Tuned Threading for OLDI Microservices",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 128,
      "title": "â€œReining in Long Tails in Warehouse-Scale Computers with Quick Voltage Boosting Using Adrenaline",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 129,
      "title": "â€œAdrenaline: Pinpointing and Reining in Tail Queries with Quick Voltage Boosting",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 130,
      "title": "â€œÎ¼ğœ‡\\muSuite: a Benchmark Suite for Microservices",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 131,
      "title": "â€œTales of the Tail: Hardware",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 132,
      "title": "â€œKafka: A Distributed messaging system for log processing",
      "abstract": "",
      "year": "2011",
      "venue": "",
      "authors": ""
    },
    {
      "index": 133,
      "title": "â€œIntel Xeon Silver 4114 Processor",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 134,
      "title": "â€œWorkload Analysis of a Large-scale Key-value Store",
      "abstract": "",
      "year": "2012",
      "venue": "",
      "authors": ""
    },
    {
      "index": 135,
      "title": "â€œRubik: Fast Analytical Power Management for Latency-critical Systems",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 136,
      "title": "â€œTradeoffs Between Power Management and Tail Latency in Warehouse-scale Applications",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 137,
      "title": "â€œPower Provisioning for a Warehouse-sized Computer",
      "abstract": "",
      "year": "2007",
      "venue": "",
      "authors": ""
    },
    {
      "index": 138,
      "title": "â€œEnhancing Server Efficiency in the Face of Killer Microseconds",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 139,
      "title": "â€œA Review of Power Consumption Models of Servers in Data Centers",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": ""
    },
    {
      "index": 140,
      "title": "â€œA Review on Energy Efficiency and Demand Response with Focus on Small and Medium Data Centers",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 141,
      "title": "â€œ6th Generation IntelÂ® Processor for U/Y-Platforms Datasheet",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": ""
    },
    {
      "index": 142,
      "title": "â€œIntel 64 and IA-32 Architectures Software Developerâ€™s Manual Volume 3A",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 143,
      "title": "â€œPerformance Scalability Prediction",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 144,
      "title": "â€œDOEE: Dynamic Optimization Framework for Better Energy Efficiency",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 145,
      "title": "â€œA Metric-guided Method for Discovering Impactful Features and Architectural Insights for Skylake-based Processors",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 146,
      "title": "â€œIdentifying Shades of Green: The SPECpower Benchmarks",
      "abstract": "",
      "year": "2009",
      "venue": "",
      "authors": ""
    },
    {
      "index": 147,
      "title": "â€œNginx Official Website",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 148,
      "title": "â€œPerformance Tuning Guide for Cisco UCS M5 Servers - White Paper",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 149,
      "title": "â€œBIOS Performance and Power Tuning Guidelines for Dell PowerEdge 12th Generation Servers",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 150,
      "title": "â€œTuning UEFI Settings for Performance and Energy Efficiency on Intel Xeon Scalable Processor-Based ThinkSystem Servers",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 151,
      "title": "â€œPower and Thermal Constraints of Modern System-on-a-Chip Computer",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 152,
      "title": "â€œIntel Architecture",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 153,
      "title": "M. Fontoura et al",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 154,
      "title": "â€œSwan: a two-step power management for distributed search engines",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": ""
    },
    {
      "index": 155,
      "title": "M. Papaefthymiou",
      "abstract": "",
      "year": "2012",
      "venue": "",
      "authors": ""
    },
    {
      "index": 156,
      "title": "M. Papaefthymiou",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 157,
      "title": "M. Papaefthymiou",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 158,
      "title": "M. Papaefthymiou",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 159,
      "title": "â€œNMAP: Power Management Based on Network Packet Processing Mode Transition for Latency-Critical Workloads",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 160,
      "title": "â€œRacing and Pacing to Idle: Theoretical and Empirical Analysis of Energy Optimization Heuristics",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 161,
      "title": "â€œRace to Idle: New Algorithms for Speed Scaling with a Sleep State",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 162,
      "title": "â€œEnhanced Race-to-Halt: A Leakage-aware Energy Management Approach for Dynamic Priority Systems",
      "abstract": "",
      "year": "2011",
      "venue": "",
      "authors": ""
    },
    {
      "index": 163,
      "title": "â€œEnergy Aware Race to Halt: A Down to EARtH Approach for Platform energy management",
      "abstract": "",
      "year": "2012",
      "venue": "",
      "authors": ""
    },
    {
      "index": 164,
      "title": "â€œInside 6th-generation intel core: New microarchitecture code-named skylake",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 165,
      "title": "SleepScale: Runtime Joint Speed Scaling and Sleep States Management for Power Efficient Data Centers",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": "",
      "orig_title": "â€œSleepScale: Runtime Joint Speed Scaling and Sleep States Management for Power Efficient Data Centers",
      "paper_id": "1404.5121v1"
    },
    {
      "index": 166,
      "title": "â€œWASP: Workload Adaptive Energy-latency Optimization in Server Farms Using Server Low-power States",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 167,
      "title": "â€œPower Management of Online Data-Intensive Services",
      "abstract": "",
      "year": "2011",
      "venue": "",
      "authors": ""
    },
    {
      "index": 168,
      "title": "â€œUnderstanding and Abstracting Total Data Center Power",
      "abstract": "",
      "year": "2009",
      "venue": "",
      "authors": ""
    },
    {
      "index": 169,
      "title": "Power",
      "abstract": "",
      "year": "2008",
      "venue": "",
      "authors": ""
    },
    {
      "index": 170,
      "title": "A. Sivasubramaniam",
      "abstract": "",
      "year": "2002",
      "venue": "",
      "authors": ""
    },
    {
      "index": 171,
      "title": "N. Vijaykrishnan",
      "abstract": "",
      "year": "2001",
      "venue": "",
      "authors": ""
    },
    {
      "index": 172,
      "title": "â€œLimiting the Power Consumption of Main Memory",
      "abstract": "",
      "year": "2007",
      "venue": "",
      "authors": ""
    },
    {
      "index": 173,
      "title": "â€œUnderstanding Reduced-voltage Operation in Modern DRAM Devices: Experimental Characterization",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 174,
      "title": "â€œMemory Power Management via Dynamic Voltage/Frequency Scaling",
      "abstract": "",
      "year": "2011",
      "venue": "",
      "authors": ""
    },
    {
      "index": 175,
      "title": "â€œMemScale: Active Low-power Modes for Main Memory",
      "abstract": "",
      "year": "2011",
      "venue": "",
      "authors": ""
    },
    {
      "index": 176,
      "title": "â€œPredictive Coordination of Multiple On-chip Resources for Chip Multiprocessors",
      "abstract": "",
      "year": "2011",
      "venue": "",
      "authors": ""
    },
    {
      "index": 177,
      "title": "A. Bhattacharjee",
      "abstract": "",
      "year": "2012",
      "venue": "",
      "authors": ""
    },
    {
      "index": 178,
      "title": "â€œA Performance Conserving Approach for Reducing Peak Power Consumption in Server Systems",
      "abstract": "",
      "year": "2005",
      "venue": "",
      "authors": ""
    },
    {
      "index": 179,
      "title": "â€œCross-Component Energy Management: Joint Adaptation of Processor and Memory",
      "abstract": "",
      "year": "2007",
      "venue": "",
      "authors": ""
    },
    {
      "index": 180,
      "title": "â€œMaximizing Performance Under a Power Cap: A Comparison of Hardware",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 181,
      "title": "â€œHanding DVFS to hardware: Using Power Capping to Control Software Performance",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 182,
      "title": "A. Bhattacharjee",
      "abstract": "",
      "year": "2012",
      "venue": "",
      "authors": ""
    },
    {
      "index": 183,
      "title": "â€œWeb search for a planet: The Google cluster architecture",
      "abstract": "",
      "year": "2003",
      "venue": "",
      "authors": ""
    },
    {
      "index": 184,
      "title": "Web search for a planet: The Google cluster architecture",
      "abstract": "",
      "year": "2003",
      "venue": "IEEE Micro",
      "authors": "Barroso, Luiz AndrÃ©, Jeffrey Dean, and Urs Holzle"
    },
    {
      "index": 185,
      "title": "Adaptive parallelism for web search",
      "abstract": "",
      "year": "2013",
      "venue": "EuroSys",
      "authors": "Jeon, M., He, Y., Elnikety, S., Cox, A. and Rixner, S."
    },
    {
      "index": 186,
      "title": "Knightshift: Scaling the Energy Proportionality Wall Through Server-level Heterogeneity",
      "abstract": "",
      "year": "2012",
      "venue": "MICRO",
      "authors": "D. Wong and M. Annavaram"
    },
    {
      "index": 187,
      "title": "Characterizing Microservice Dependency and Performance: Alibaba Trace Analysis",
      "abstract": "",
      "year": "2021",
      "venue": "SoCC",
      "authors": "S. Luo, H. Xu, C. Lu, K. Ye, G. Xu, L. Zhang, Y. Ding, J. He, and C. Xu"
    },
    {
      "index": 188,
      "title": "MySQL Workbench",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": "Oracle"
    },
    {
      "index": 189,
      "title": "Spark-Bench",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": "Github"
    },
    {
      "index": 190,
      "title": "Apache Hive",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": "Apache"
    },
    {
      "index": 191,
      "title": "Benefits and Costs of Power-gating Technique.",
      "abstract": "",
      "year": "2005",
      "venue": "ICCD",
      "authors": "Jiang, Hailin, Malgorzata Marek-Sadowska, and Sani R. Nassif"
    },
    {
      "index": 192,
      "title": "Microservices.",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": "James Lewis and Martin Fowler"
    },
    {
      "index": 193,
      "title": "Decomposing Twitter: Adventures in Service Oriented Architecture.",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": "Twitter"
    },
    {
      "index": 194,
      "title": "DevOps at Amazon: A Look at Our Tools and Processes.",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": "Rob Brigham"
    },
    {
      "index": 195,
      "title": "Cost-efficient overclocking in immersion-cooled datacenters.",
      "abstract": "",
      "year": "2021",
      "venue": "ISCA",
      "authors": "Jalili, Majid, et al."
    },
    {
      "index": 196,
      "title": "Electricity prices for households",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": "Global Petrol Prices"
    },
    {
      "index": 197,
      "title": "Energy Efficiency Aspects of the AMD Zen 2 Architecture",
      "abstract": "",
      "year": "2021",
      "venue": "CLUSTER",
      "authors": "SchÃ¶ne, Robert, et al.",
      "orig_title": "Energy efficiency aspects of the AMD Zen 2 architecture.",
      "paper_id": "2108.00808v2"
    },
    {
      "index": 198,
      "title": "AMD EPYC 7313P Energy Consumption Test",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": "AMD EPYC 7313P Energy Consumption Test"
    },
    {
      "index": 199,
      "title": "Tuning UEFI Settings for Performance and Energy Efficiency on AMD Processor-Based ThinkSystem Servers",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": "Tuning UEFI Settings for Performance and Energy Efficiency on AMD Processor-Based ThinkSystem Servers"
    }
  ]
}