rd_err	bus_out_mux	1.0
col_bus	bus_out_mux	1.0
ENABLE	access_permission	1.0
ENABLE	first_block_clear	1.0
ENABLE	start_core	1.0
ENABLE	enable_clear	1.0
ENABLE	first_block_set	1.0
ENABLE	cnt_en	4.0
write_completed	next_state	1.0
CTR	aes_cr	2.0
errc	rd_err	1.0
errc	wr_err	1.0
write_en	col_wr_en	1.0
write_en	key_en	1.0
write_en	aes_cr_wr_en	1.0
write_en	iv_en	1.0
write_en	wr_err_en	1.0
write_en	cnt_en	1.0
first_block_clear	first_block	1.0
PSEL	write_en	1.0
PSEL	read_en	1.0
mode_in	aes_cr	3.0
ccfc	ccf	1.0
ccfc	bus_out_mux	1.0
WAIT	next_state	1.0
ccf	bus_out_mux	2.0
OUTPUT	col_rd_en	1.0
OUTPUT	rd_err_en	1.0
OUTPUT	dma_req_rd	1.0
OUTPUT	next_state	2.0
PRESETn	cnt	3.0
PRESETn	rd_err	2.0
PRESETn	wr_err	3.0
PRESETn	aes_cr	11.0
PRESETn	state	3.0
PRESETn	ccf	2.0
PRESETn	dma_req	2.0
PRESETn	first_block	3.0
dma_in_en	dma_req_wr	1.0
DISABLE	access_permission	1.0
DISABLE	first_block_clear	1.0
DISABLE	start_core	1.0
DISABLE	enable_clear	1.0
DISABLE	first_block_set	1.0
DISABLE	cnt_en	1.0
wr_err_en	int_err	1.0
wr_err_en	wr_err	2.0
cnt_en	cnt	1.0
cnt_en	next_state	2.0
AES_DOUTR	col_rd_en	1.0
AES_DOUTR	cnt_en	1.0
AES_DOUTR	rd_err_en	1.0
AES_DOUTR	bus_out_mux	1.0
KEY_DERIVATION	key_deriv	1.0
cnt	cnt	1.0
cnt	dma_req_rd	1.0
cnt	write_completed	1.0
cnt	dma_req_wr	1.0
cnt	col_addr	1.0
cnt	read_completed	1.0
cnt	dma_req	1.0
START	cnt	2.0
START	next_state	2.0
AES_SR_RESET	wr_err	1.0
key_deriv	cnt_en	1.0
key_deriv	enable_clear	1.0
key_deriv	next_state	2.0
ccf_ie	int_ccf	1.0
wr_err	bus_out_mux	1.0
aes_cr	enable	1.0
aes_cr	data_type	1.0
aes_cr	ccf_ie	1.0
aes_cr	err_ie	1.0
aes_cr	bus_out_mux	1.0
aes_cr	dma_out_en	1.0
aes_cr	chmod	1.0
aes_cr	mode	1.0
aes_cr	dma_in_en	1.0
state	col_rd_en	1.0
state	col_wr_en	1.0
state	dma_req_rd	1.0
state	access_permission	1.0
state	first_block_clear	1.0
state	start_core	1.0
state	cnt	2.0
state	dma_req_wr	1.0
state	enable_clear	1.0
state	rd_err_en	1.0
state	wr_err_en	1.0
state	cnt_en	4.0
state	first_block_set	1.0
state	next_state	6.0
enable_clear	aes_cr	2.0
read_completed	next_state	1.0
AES_DINR	wr_err_en	1.0
AES_DINR	cnt_en	1.0
AES_DINR	col_wr_en	1.0
aes_cr_wr_en	aes_cr	9.0
aes_cr_wr_en	ccf	1.0
aes_cr_wr_en	rd_err	1.0
aes_cr_wr_en	wr_err	1.0
aes_cr_wr_en	bus_out_mux	1.0
iv_bus	bus_out_mux	1.0
chmod_in	aes_cr	2.0
mode	key_deriv	1.0
DECRYPTION	aes_cr	1.0
enable	cnt	2.0
enable	dma_req_rd	1.0
enable	disable_core	1.0
enable	dma_req_wr	1.0
enable	state	2.0
enable	bus_out_mux	2.0
enable	cnt_en	1.0
enable	next_state	1.0
PWDATA	errc	1.0
PWDATA	aes_cr	6.0
PWDATA	chmod_in	1.0
PWDATA	mode_in	1.0
PWDATA	ccfc	1.0
err_ie	int_err	1.0
access_permission	key_en	1.0
access_permission	rd_err	1.0
access_permission	wr_err	1.0
access_permission	aes_cr	8.0
access_permission	iv_sel	1.0
access_permission	key_sel	1.0
dma_out_en	dma_req_rd	1.0
AES_CR	aes_cr_wr_en	1.0
PENABLE	write_en	1.0
PENABLE	cnt_en	1.0
PENABLE	bus_out_mux	1.0
ccf_set	ccf	2.0
ccf_set	enable_clear	1.0
ccf_set	bus_out_mux	2.0
ccf_set	int_ccf	1.0
ccf_set	cnt_en	1.0
ccf_set	next_state	1.0
read_en	bus_out	1.0
read_en	col_rd_en	1.0
read_en	cnt_en	1.0
read_en	rd_err_en	1.0
bus_out_mux	bus_out	1.0
INPUT	wr_err_en	1.0
INPUT	dma_req_wr	1.0
INPUT	col_wr_en	1.0
INPUT	next_state	3.0
next_state	state	1.0
bus_out	PRDATA	1.0
PWRITE	write_en	1.0
PWRITE	read_en	1.0
PWRITE	bus_out_mux	1.0
key_bus	bus_out_mux	1.0
rd_err_en	int_err	1.0
rd_err_en	rd_err	2.0
iv_sel	iv_en	1.0
AES_CR_RESET	aes_cr	1.0
DECRYP_W_DERIV	aes_cr	2.0
PADDR	col_rd_en	1.0
PADDR	col_wr_en	1.0
PADDR	key_en	1.0
PADDR	aes_cr_wr_en	1.0
PADDR	rd_err_en	1.0
PADDR	iv_sel	1.0
PADDR	bus_out_mux	6.0
PADDR	wr_err_en	1.0
PADDR	cnt_en	2.0
PADDR	key_sel	1.0
first_block_set	first_block	2.0
IDLE	rd_err_en	1.0
IDLE	state	2.0
IDLE	dma_req_wr	1.0
IDLE	wr_err_en	1.0
IDLE	next_state	1.0
dma_req	dma_req_rd	1.0
dma_req	dma_req_wr	1.0