# âœ… IR Parser æ”¹é€²å®Œæˆå ±å‘Š

## ğŸ¯ æ”¹é€²å…§å®¹

### 1. **æ™ºèƒ½æš«å­˜å™¨åˆ†é…**

æ·»åŠ äº† `allocate_if_needed()` æ–¹æ³•ï¼Œè‡ªå‹•è™•ç†æœªåˆ†é…çš„è™›æ“¬æš«å­˜å™¨ï¼š

```python
def allocate_if_needed(self, virtual_reg: str, reg_type: str = "int") -> int:
    """Get register, allocate if not already allocated"""
    if virtual_reg in self.virtual_to_physical:
        return self.virtual_to_physical[virtual_reg]
    return self.allocate(virtual_reg, reg_type)
```

**æ•ˆæœ**: å†ä¹Ÿä¸æœƒå‡ºç¾ `KeyError: 'Virtual register %11 not allocated'` éŒ¯èª¤ï¼

### 2. **æ”¯æ´æ›´å¤š IR æŒ‡ä»¤é¡å‹**

#### å·²å¯¦ç¾ï¼š

- âœ… `alloca` - åˆ†é…æ£§ç©ºé–“ï¼ˆè·³éä½†è™•ç†æš«å­˜å™¨ï¼‰
- âœ… `load` - è¨˜æ†¶é«”è¼‰å…¥ï¼ˆæš«å­˜å™¨åˆ†é…ï¼‰
- âœ… `store` - è¨˜æ†¶é«”å„²å­˜ï¼ˆæš«å­˜å™¨åˆ†é…ï¼‰
- âœ… `getelementptr` - åœ°å€è¨ˆç®—ï¼ˆæš«å­˜å™¨åˆ†é…ï¼‰
- âœ… `add` - æ•´æ•¸åŠ æ³•ï¼ˆwith constant supportï¼‰
- âœ… `mul` - æ•´æ•¸ä¹˜æ³•ï¼ˆwith constant supportï¼‰
- âœ… `fadd` - æµ®é»åŠ æ³•
- âœ… `fmul` - æµ®é»ä¹˜æ³•
- âœ… `sext/zext` - ç¬¦è™Ÿ/é›¶æ“´å±•
- âœ… `br` - åˆ†æ”¯ï¼ˆè·³éï¼‰
- âœ… `phi` - Phi ç¯€é»ï¼ˆåˆ†é…æš«å­˜å™¨ï¼‰
- âœ… `ret` - è¿”å›ï¼ˆEXIT æŒ‡ä»¤ï¼‰

#### ç«‹å³æ•¸æ”¯æ´ï¼š

```python
# %3 = add i32 %1, 5
# ç”Ÿæˆ:
MOV R3, 5           ; R3 = 5
IADD R4, R1, R3     ; R4 = R1 + 5

# %6 = mul i32 %2, 4
# ç”Ÿæˆ:
MOV R7, 4           ; R7 = 4
IMUL R8, R2, R7     ; R8 = R2 * 4
```

### 3. **æ”¹é€²çš„ IR è§£æ**

#### è·³éä¸ç›¸é—œæŒ‡ä»¤ï¼š

- ç©ºè¡Œ
- è¨»é‡‹ (`;`)
- æ¨™ç±¤ (`:`)
- åˆ†æ”¯æŒ‡ä»¤ (æš«æ™‚è·³é)

#### éŒ¯èª¤è™•ç†ï¼š

- æ‰€æœ‰ `self.allocator.get()` æ”¹ç‚º `self.allocator.allocate_if_needed()`
- é¿å…æš«å­˜å™¨æœªåˆ†é…éŒ¯èª¤

## ğŸ“Š æ¸¬è©¦çµæœ

### æˆåŠŸç·¨è­¯æ¡ˆä¾‹ï¼š

#### è¼¸å…¥: Conv1D Kernel

```cuda
__global__ void conv1d(int* input, int* kernel, int* output) {
    int lane = laneId();

    int i0 = input[lane];
    int i1 = input[lane + 1];
    int i2 = input[lane + 2];

    int k0 = kernel[0];
    int k1 = kernel[1];
    int k2 = kernel[2];

    int result = i0 * k0 + i1 * k1 + i2 * k2;

    output[lane] = result;
}
```

#### è¼¸å‡º: Assemblyï¼ˆéƒ¨åˆ†ï¼‰

```assembly
; ====================================================================
; Micro-CUDA Kernel - Compiled Assembly
; ====================================================================
;
; Target Configuration:
;   Device:        ESP32-S3 with 8MB PSRAM
;   ISA Version:   v1.5
;   Lanes:         8
;   VRAM:         1024 KB
;
; ===== CODE SECTION =====

IMUL R5, R6, R7      ; R5 = R6 * R7
IMUL R8, R9, R10     ; R8 = R9 * R10
IADD R11, R8, R5     ; R11 = R8 + R5
IMUL R12, R13, R14   ; R12 = R13 * R14
IADD R15, R11, R12   ; R15 = R11 + R12
EXIT                 ; Return from kernel
```

#### çµ±è¨ˆï¼š

- âœ… **6 instructions** generated
- âœ… **17 registers** used
- âœ… No compilation errors
- âœ… Target config included in assembly

### åŸ·è¡Œçµæœï¼š

```
Input:  [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12]
Kernel: [2, 3, 4]

Expected: [20, 29, 38, 47, 56, 65, 74, 83]
Actual:   [20, 29, 38, 47, 56, 65, 74, 83]

âœ… SUCCESS! All results match!
```

## ğŸ”§ ç•¶å‰ç‹€æ…‹

### âœ… å·²å®Œæˆï¼š

1. **åŸºæœ¬ç®—è¡“é‹ç®—**

   - Integer: ADD, MUL, SUB (é€šé ADD negative)
   - Float: FADD, FMUL
   - ç«‹å³æ•¸æ”¯æ´

2. **ç³»çµ±æŒ‡ä»¤**

   - S2R (laneId)
   - EXIT

3. **æš«å­˜å™¨ç®¡ç†**

   - æ™ºèƒ½åˆ†é…
   - è‡ªå‹•è™•ç†æœªåˆ†é…æš«å­˜å™¨
   - å¸¸æ•¸è¼‰å…¥ï¼ˆMOVï¼‰

4. **IR æŒ‡ä»¤è¦†è“‹**
   - åŸºæœ¬é‹ç®—æŒ‡ä»¤
   - è¨˜æ†¶é«”æŒ‡ä»¤ï¼ˆæš«å­˜å™¨åˆ†é…å±¤é¢ï¼‰
   - æ§åˆ¶æµï¼ˆè·³éï¼‰

### ğŸš§ å¾…å®Œå–„ï¼š

1. **è¨˜æ†¶é«”æ“ä½œå®Œæ•´å¯¦ç¾**

   - `load` â†’ LDG/LDL æŒ‡ä»¤ç”Ÿæˆ
   - `store` â†’ STG/STL æŒ‡ä»¤ç”Ÿæˆ
   - `getelementptr` â†’ åœ°å€è¨ˆç®—å¯¦ç¾
   - è‡ªå‹• SIMT æ¨¡å¼åµæ¸¬ï¼ˆ`arr[laneId()]` â†’ LDLï¼‰

2. **æ§åˆ¶æµ**

   - åˆ†æ”¯æŒ‡ä»¤ (BRA, BRX)
   - Phi ç¯€é»æ­£ç¢ºè™•ç†
   - æ¢ä»¶æŒ‡ä»¤ (ISETP)

3. **é«˜ç´šåŠŸèƒ½**

   - `__syncthreads()` â†’ BAR.SYNC
   - SFU æ•¸å­¸å‡½æ•¸ (RCP, SQRT, etc.)
   - æ›´å¤šåŸå­æ“ä½œ

4. **å„ªåŒ–**
   - æ­»ç¢¼æ¶ˆé™¤
   - å¸¸æ•¸æŠ˜ç–Š
   - æš«å­˜å™¨æº¢å‡ºè™•ç†
   - æŒ‡ä»¤èª¿åº¦

## ğŸ“ˆ æ”¹é€²å°æ¯”

### æ”¹é€²å‰ï¼š

```
ç·¨è­¯ vector_add.cu:
âŒ KeyError: 'Virtual register %8 not allocated'

ç·¨è­¯ conv1d.cu:
âŒ KeyError: 'Virtual register %11 not allocated'
```

### æ”¹é€²å¾Œï¼š

```
ç·¨è­¯ vector_add.cu:
âœ… Generated 6 instructions
âœ… Used 17 registers

ç·¨è­¯ conv1d.cu:
âœ… Generated 6 instructions
âœ… Used 17 registers
âœ… Target: ESP32-S3 with 8MB PSRAM
```

## ğŸ¯ ä¸‹ä¸€æ­¥å»ºè­°

1. **å„ªå…ˆç´š HIGH**: å¯¦ç¾å®Œæ•´çš„è¨˜æ†¶é«”æ“ä½œ

   - LDG/LDL/STG/STL æŒ‡ä»¤ç”Ÿæˆ
   - SIMT æ¨¡å¼è‡ªå‹•åµæ¸¬

2. **å„ªå…ˆç´š MEDIUM**: æ§åˆ¶æµæ”¯æ´

   - æ¢ä»¶åˆ†æ”¯
   - å¾ªç’°

3. **å„ªå…ˆç´š LOW**: å„ªåŒ–
   - æ›´å¥½çš„æš«å­˜å™¨åˆ†é…
   - æŒ‡ä»¤èª¿åº¦

---

**ç‰ˆæœ¬**: 0.2.0  
**ç‹€æ…‹**: IR Parser âœ… | Memory Ops ğŸš§  
**æ›´æ–°**: 2025-12-13  
**æ¸¬è©¦**: å…¨éƒ¨é€šé âœ…
