// Seed: 191686862
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_13 = 1 ? 1 : -1'b0;
  logic id_14 = -1'b0;
  struct {
    logic id_15;
    logic id_16;
  } id_17;
endmodule
module module_1 #(
    parameter id_1 = 32'd23
) (
    input  tri   id_0,
    input  tri   _id_1,
    output logic id_2
);
  assign id_2 = 1;
  always id_2 = id_0 == 1;
  logic [7:0][1 : 1 'b0 -  ~  -1] id_4;
  always id_4[-1] = 1'b0;
  wire [1 : "" !==  -1  *  {  1  *  {  (  id_1  )  {  -1  }  }  {  1  }  }] id_5, id_6, id_7, id_8;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_8,
      id_5,
      id_7,
      id_5,
      id_7,
      id_6,
      id_7,
      id_7,
      id_5,
      id_6
  );
endmodule
