/***************************************************************************
 *     Copyright (c) 2007-2009, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *  THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 *  AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 *  EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_4506.h $
 * $brcm_Revision: Hydra_Software_Devel/11 $
 * $brcm_Date: 12/19/09 12:55p $
 *
 * [File Description:]
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/4506/bchp_4506.h $
 * 
 * Hydra_Software_Devel/11   12/19/09 12:55p enavarro
 * SWSATFE-25: added registers
 * 
 * Hydra_Software_Devel/10   4/30/09 5:23p enavarro
 * PR 53392: added some tuner register definitions
 * 
 * Hydra_Software_Devel/9   9/4/08 11:27a enavarro
 * PR 32395: added BCM4506_SH_IND_HOST_JDEC_OVRD register
 * 
 * Hydra_Software_Devel/8   5/29/08 4:35p enavarro
 * PR 32395: updated H_STAT2 bits to include peak scan interrupts
 * 
 * Hydra_Software_Devel/7   10/4/07 9:37a ronchan
 * PR 32395: added ssout bit for h_ctl1 register
 * 
 * Hydra_Software_Devel/6   9/21/07 11:03a enavarro
 * PR 32395: added XMEM registers
 * 
 * Hydra_Software_Devel/5   9/13/07 10:41a ronchan
 * PR 32395: switched addresses for I2C_DLY_CONTROL and SLOW_I2C_OVRD due
 * to RDB error
 * 
 * Hydra_Software_Devel/3   8/5/07 6:13p enavarro
 * PR 32395: added indirect host registers
 * 
 * Hydra_Software_Devel/2   6/20/07 3:52p enavarro
 * PR 32395: added standard Broadcom header
 *
 ***************************************************************************/
#ifndef BCHP_4506_H__
#define BCHP_4506_H__

/* BCM4506 host registers */
#define BCM4506_SH_SFR_H_LOCAL_ADR     0x0082
#define BCM4506_SH_SFR_H_LOCAL_DAT     0x0083
#define BCM4506_SH_SFR_H_ADR_16_15     0x0084
#define BCM4506_SH_SFR_H_ADR_14_7      0x0085
#define BCM4506_SH_SFR_IO_MBOX_STATUS  0x0086
#define BCM4506_SH_SFR_IO_MBOX_A_15_8  0x0087
#define BCM4506_SH_SFR_IO_MBOX_D_31_24 0x0088
#define BCM4506_SH_SFR_IO_MBOX_D_23_16 0x0089
#define BCM4506_SH_SFR_IO_MBOX_D_15_8  0x008a
#define BCM4506_SH_SFR_IO_MBOX_D_7_0   0x008b
#define BCM4506_SH_SFR_IO_MBOX_CMD     0x008c
#define BCM4506_SH_AP_SFR_H_MSG1       0x0093
#define BCM4506_SH_AP_SFR_H_MSG2       0x0094
#define BCM4506_SH_AP_SFR_JDEC         0x0095
#define BCM4506_SH_AP_SFR_H_CTL1       0x009a
#define BCM4506_SH_AP_SFR_H_STAT1      0x009b
#define BCM4506_SH_AP_SFR_H_STAT2      0x009c
#define BCM4506_SH_AP_SFR_H_STAT3      0x009d
#define BCM4506_SH_AP_SFR_H_STAT4      0x009e
#define BCM4506_SH_AP_SFR_H_IE1        0x009f
#define BCM4506_SH_AP_SFR_H_IE2        0x00a0
#define BCM4506_SH_AP_SFR_H_IE3        0x00a1
#define BCM4506_SH_AP_SFR_H_IE4        0x00a2
#define BCM4506_SH_AP_SFR_H_FSTAT1     0x00a3
#define BCM4506_SH_AP_SFR_H_FSTAT2     0x00a4
#define BCM4506_SH_AP_SFR_H_FSTAT3     0x00a5
#define BCM4506_SH_AP_SFR_H_FSTAT4     0x00a6
#define BCM4506_SH_AP_SFR_GPIN_1       0x00a9
#define BCM4506_SH_AP_SFR_GPIN_0       0x00aa
#define BCM4506_SH_AP_SFR_GPOUT_1      0x00ab
#define BCM4506_SH_AP_SFR_GPOUT_0      0x00ac
#define BCM4506_SH_AP_SFR_GPIOENB_1    0x00ad
#define BCM4506_SH_AP_SFR_GPIOENB_0    0x00ae
#define BCM4506_SH_AP_SFR_A_STAT1      0x00b0
#define BCM4506_SH_AP_SFR_A_STAT2      0x00b1
#define BCM4506_SH_AP_SFR_A_IE2        0x00b2
#define BCM4506_SH_AP_SFR_HABADR       0x00b9
#define BCM4506_SH_AP_SFR_HABDATA      0x00ba
#define BCM4506_SH_AP_SFR_GPIO_OW_1    0x00bc
#define BCM4506_SH_AP_SFR_GPIO_OW_0    0x00bd
#define BCM4506_SH_AP_SFR_HCTL_DBG     0x00be
#define BCM4506_SH_AP_SFR_WDTRST       0x00c5
#define BCM4506_SH_AP_SFR_WDTSTAT      0x00c6
#define BCM4506_SH_AP_SFR_TMUX         0x00c9
#define BCM4506_SH_AP_SFR_IRAM_PAGE    0x00ce
#define BCM4506_SH_AP_SFR_XDATA_PAGE   0x00cf
#define BCM4506_SH_AP_SFR_ISB_STATUS   0x00e2
#define BCM4506_SH_AP_SFR_AP_CMD       0x00e4
#define BCM4506_SH_AP_SFR_CP_CFG       0x00ef
#define BCM4506_SH_AP_SFR_XMEM_ADR_1   0x00fd
#define BCM4506_SH_AP_SFR_XMEM_ADR_0   0x00fe
#define BCM4506_SH_AP_SFR_XMEM_DATA    0x00ff

/* ISB registers */
#define BCM4506_TM_SFT_RST             0x0000
#define BCM4506_TM_MISC_FUNC_CTRL      0x0004
#define BCM4506_TM_SDS_XPT_DRIVE_CTRL  0x0008
#define BCM4506_TM_TMODE_CTRL          0x000C
#define BCM4506_TM_TP_CTRL             0x0010
#define BCM4506_TM_TPOUT_REG           0x0014
#define BCM4506_TM_MBIST_CTRL          0x0018
#define BCM4506_TM_SCAN_TRI_ISB        0x001C
#define BCM4506_TM_SCAN_TRI_RBUS       0x0020
#define BCM4506_TM_PIN_STRAP           0x0024
#define BCM4506_TM_GPIO_DRIVE_CTRL     0x0028
#define BCM4506_TM_CHIP_ID             0x002C
#define BCM4506_TM_CHIP_ID_INT         0x0030
#define BCM4506_TM_BOND_OPTION         0x0034
#define BCM4506_TM_SPARE_BOND_OPTION   0x0038
#define BCM4506_TM_AP_TIMER_CTRL       0x003C
#define BCM4506_TM_FTM_IRQ             0x0040
#define BCM4506_TM_GPIO_FUNC_CTRL      0x0044
#define BCM4506_TM_DSEC_AGC_DRIVE_CTRL 0x0048
#define BCM4506_TM_I2C_CTRL            0x004C
#define BCM4506_TM_BISR_STATUS         0x0050
#define BCM4506_TM_SPARE_PAD_CTRL      0x0054
#define BCM4506_TM_SPARE_REGISTER_0    0x0058
#define BCM4506_BB_CFG (0x0400)
#define BCM4506_BB_SER (0x0404)
#define BCM4506_BB_ISR (0x0408)
#define BCM4506_BB_IE (0x040C)
#define BCM4506_BB_T_PTRN (0x0414)
#define BCM4506_BB_LOCK (0x0418)
#define BCM4506_BB_TST (0x041C)
#define BCM4506_BB_ISB_ERR_STAT0 (0x0420)
#define BCM4506_BB_ISB_ERR_STAT1 (0x0424)
#define BCM4506_BB_ISB_ERR_STAT2 (0x0428)
#define BCM4506_BB_ISB_ERR_STAT_CLR (0x042C)
#define BCM4506_BB_FISR (0x0430)
#define BCM4506_FTM_UART_RBR (0x1000)
#define BCM4506_FTM_UART_THR (0x1000)
#define BCM4506_FTM_UART_DLL (0x1000)
#define BCM4506_FTM_UART_DLH (0x1004)
#define BCM4506_FTM_UART_IER (0x1004)
#define BCM4506_FTM_UART_IIR (0x1008)
#define BCM4506_FTM_UART_FCR (0x1008)
#define BCM4506_FTM_UART_LCR (0x100C)
#define BCM4506_FTM_UART_MCR (0x1010)
#define BCM4506_FTM_UART_LSR (0x1014)
#define BCM4506_FTM_UART_MSR (0x1018)
#define BCM4506_FTM_UART_SCR (0x101C)
#define BCM4506_FTM_UART_SRBR (0x1030)
#define BCM4506_FTM_UART_STHR (0x1030)
#define BCM4506_FTM_UART_FAR (0x1070)
#define BCM4506_FTM_UART_TFR (0x1074)
#define BCM4506_FTM_UART_RFW (0x1078)
#define BCM4506_FTM_UART_USR (0x107C)
#define BCM4506_FTM_UART_TFL (0x1080)
#define BCM4506_FTM_UART_RFL (0x1084)
#define BCM4506_FTM_UART_SRR (0x1088)
#define BCM4506_FTM_UART_SRTS (0x108C)
#define BCM4506_FTM_UART_SBCR (0x1090)
#define BCM4506_FTM_UART_SDMAM (0x1094)
#define BCM4506_FTM_UART_SFE (0x1098)
#define BCM4506_FTM_UART_SRT (0x109C)
#define BCM4506_FTM_UART_STET (0x10A0)
#define BCM4506_FTM_UART_HTX (0x10A4)
#define BCM4506_FTM_UART_DMASA (0x10A8)
#define BCM4506_FTM_UART_ASSIST_HBBR (0x10B0)
#define BCM4506_FTM_UART_ASSIST_SPBR (0x10B4)
#define BCM4506_FTM_UART_ASSIST_STBR (0x10B8)
#define BCM4506_FTM_UART_ASSIST_BLVR (0x10BC)
#define BCM4506_FTM_UART_ASSIST_BRR (0x10C0)
#define BCM4506_FTM_UART_ASSIST_PCTL1R (0x10C4)
#define BCM4506_FTM_UART_ASSIST_PCTL2R (0x10C8)
#define BCM4506_FTM_UART_ASSIST_OPR (0x10CC)
#define BCM4506_FTM_UART_ASSIST_RXMGNTR (0x10D0)
#define BCM4506_FTM_UART_ASSIST_RXMGNT2R (0x10D4)
#define BCM4506_FTM_UART_ASSIST_CMDTRR (0x10D8)
#define BCM4506_FTM_UART_ASSIST_SERNR (0x10DC)
#define BCM4506_FTM_UART_ASSIST_SERNMGNTR (0x10E0)
#define BCM4506_FTM_UART_ASSIST_SERNMGNT2R (0x10E4)
#define BCM4506_FTM_UART_ASSIST_DBGR (0x10E8)
#define BCM4506_FTM_UART_CPR (0x10F4)
#define BCM4506_FTM_UART_UCV (0x10F8)
#define BCM4506_FTM_UART_CTR (0x10FC)
#define BCM4506_FTM_PHY_RST (0x1100)
#define BCM4506_FTM_PHY_BYP (0x1104)
#define BCM4506_FTM_PHY_CTL (0x1108)
#define BCM4506_FTM_PHY_TX_CTL (0x110C)
#define BCM4506_FTM_PHY_TX_MAN (0x1110)
#define BCM4506_FTM_PHY_TX_DEV (0x1114)
#define BCM4506_FTM_PHY_TX_FCW (0x1118)
#define BCM4506_FTM_PHY_RX_FCW (0x111C)
#define BCM4506_FTM_PHY_FILT (0x1120)
#define BCM4506_FTM_PHY_ADDR (0x1124)
#define BCM4506_FTM_PHY_COEF (0x1128)
#define BCM4506_FTM_PHY_PHS_CTL (0x112C)
#define BCM4506_FTM_PHY_PHS_INT (0x1130)
#define BCM4506_FTM_PHY_DC_CTL (0x1134)
#define BCM4506_FTM_PHY_DC_INT (0x1138)
#define BCM4506_FTM_PHY_RSSI_CTL (0x113C)
#define BCM4506_FTM_PHY_RSSI_INT (0x1140)
#define BCM4506_FTM_PHY_RSSI_THRES (0x1144)
#define BCM4506_FTM_PHY_SLICE (0x1148)
#define BCM4506_FTM_PHY_CORR_CTL (0x114C)
#define BCM4506_FTM_PHY_CORR_TIMEOUT (0x1150)
#define BCM4506_FTM_PHY_CORR_THRES (0x1154)
#define BCM4506_FTM_PHY_CORR_PEAK_QUAL (0x1158)
#define BCM4506_FTM_PHY_CORR_PREAMBLE (0x115C)
#define BCM4506_FTM_PHY_CORR_IRQ (0x1160)
#define BCM4506_FTM_PHY_CORR_DC_INT (0x1164)
#define BCM4506_FTM_PHY_CORR_DC_FIXED (0x1168)
#define BCM4506_FTM_PHY_CORR_PEAK (0x116C)
#define BCM4506_FTM_PHY_CORR_STATE (0x1170)
#define BCM4506_FTM_PHY_CORR_BYTE_CNT (0x1174)
#define BCM4506_FTM_PHY_UART_CRC_CTL (0x1178)
#define BCM4506_FTM_PHY_UART_CRC_PN (0x117C)
#define BCM4506_FTM_PHY_UART_CRC_TX (0x1180)
#define BCM4506_FTM_PHY_UART_CRC_RX (0x1184)
#define BCM4506_FTM_PHY_IRQ_MSK (0x1188)
#define BCM4506_FTM_PHY_IRQ_STS (0x118C)
#define BCM4506_FTM_PHY_FIRQ_STS (0x1190)
#define BCM4506_FTM_PHY_RSTS (0x1194)
#define BCM4506_FTM_PHY_TP_CTL (0x1198)
#define BCM4506_FTM_PHY_TP_OUT (0x119C)
#define BCM4506_FTM_PHY_LFSR (0x11A0)
#define BCM4506_FTM_PHY_TIMER1 (0x11A4)
#define BCM4506_FTM_PHY_TIMER2 (0x11A8)
#define BCM4506_FTM_PHY_TIMER3 (0x11AC)
#define BCM4506_FTM_PHY_ASSIST_CTL (0x11B0)
#define BCM4506_FTM_PHY_ASSIST_STS (0x11B4)
#define BCM4506_FTM_PHY_ASSIST_CNT1 (0x11B8)
#define BCM4506_FTM_PHY_ASSIST_CNT2 (0x11BC)
#define BCM4506_FTM_PHY_ASSIST_CNT3 (0x11C0)
#define BCM4506_FTM_PHY_ANA_MISC (0x11C4)
#define BCM4506_FTM_PHY_ANA0_0 (0x11C8)
#define BCM4506_FTM_PHY_ANA0_1 (0x11CC)
#define BCM4506_FTM_PHY_ANA1_0 (0x11D0)
#define BCM4506_FTM_PHY_ANA1_1 (0x11D4)
#define BCM4506_FTM_PHY_RESERVED_1 (0x11D8)
#define BCM4506_FTM_PHY_RESERVED_2 (0x11DC)
#define BCM4506_FTM_SKIT_SKITCTL (0x1200)
#define BCM4506_FTM_SKIT_TXCTL (0x1204)
#define BCM4506_FTM_SKIT_TXDATA (0x1208)
#define BCM4506_FTM_SKIT_TXSTATUS (0x120C)
#define BCM4506_FTM_SKIT_RXCTL (0x1210)
#define BCM4506_FTM_SKIT_RXPAR (0x1214)
#define BCM4506_FTM_SKIT_RXMASK (0x1218)
#define BCM4506_FTM_SKIT_RXNCOFCW (0x121C)
#define BCM4506_FTM_SKIT_RXSTATUS (0x1220)
#define BCM4506_FTM_SKIT_RXDATA (0x1224)
#define BCM4506_FTM_SKIT_RXDCOFFSET (0x1228)
#define BCM4506_SDS_GLBCTL (0x4020)
#define BCM4506_SDS_MISCTL (0x4024)
#define BCM4506_SDS_EXTIFDIR (0x4028)
#define BCM4506_SDS_BCKTMR (0x402C)
#define BCM4506_SDS_REVID (0x4030)
#define BCM4506_SDS_AUXID (0x4034)
#define BCM4506_SDS_PUPCFG (0x4038)
#define BCM4506_SDS_PUPCFGB (0x403C)
#define BCM4506_SDS_DSTGCTL (0x4040)
#define BCM4506_SDS_MIXCTL (0x4044)
#define BCM4506_SDS_FILTCTL (0x4048)
#define BCM4506_SDS_DFCTL (0x404C)
#define BCM4506_SDS_NDFCTL (0x4050)
#define BCM4506_SDS_AGFCTL (0x4054)
#define BCM4506_SDS_ADCPCTL (0x4058)
#define BCM4506_SDS_AFECTL1 (0x405C)
#define BCM4506_SDS_ADCPCLP (0x4060)
#define BCM4506_SDS_ADCDBIT (0x4064)
#define BCM4506_SDS_DCOCTL1 (0x4068)
#define BCM4506_SDS_DCOCTL2 (0x406C)
#define BCM4506_SDS_IQAMP (0x4070)
#define BCM4506_SDS_IQPHS (0x4074)
#define BCM4506_SDS_DCOLKCTL (0x4078)
#define BCM4506_SDS_NVCTL (0x407C)
#define BCM4506_SDS_AGICTL (0x4090)
#define BCM4506_SDS_AGTCTL (0x4094)
#define BCM4506_SDS_AGCMISC (0x4098)
#define BCM4506_SDS_BLPCTL1 (0x40A0)
#define BCM4506_SDS_BLPCTL2 (0x40A4)
#define BCM4506_SDS_BLPCTL3 (0x40A8)
#define BCM4506_SDS_BLCPTH (0x40AC)
#define BCM4506_SDS_PFCTL (0x40B0)
#define BCM4506_SDS_CLCTL (0x40C0)
#define BCM4506_SDS_CLPDCTL (0x40C4)
#define BCM4506_SDS_CLQCFD (0x40C8)
#define BCM4506_SDS_CLMISC (0x40CC)
#define BCM4506_SDS_CLMISC2 (0x40D0)
#define BCM4506_SDS_CLSTS (0x40D4)
#define BCM4506_SDS_CLOON (0x40D8)
#define BCM4506_SDS_CLFFCTL (0x40DC)
#define BCM4506_SDS_EQMODE (0x40E0)
#define BCM4506_SDS_EQBLND (0x40E4)
#define BCM4506_SDS_EQFFE1 (0x40E8)
#define BCM4506_SDS_EQFFE2 (0x40EC)
#define BCM4506_SDS_EQFFE3 (0x40F0)
#define BCM4506_SDS_EQMU (0x40F4)
#define BCM4506_SDS_EQMISC (0x40F8)
#define BCM4506_SDS_EQCFAD (0x40FC)
#define BCM4506_SDS_EQFRZ1 (0x4100)
#define BCM4506_SDS_EQFRZ2 (0x4104)
#define BCM4506_SDS_EQFRZ3 (0x4108)
#define BCM4506_SDS_VLCTL1 (0x410C)
#define BCM4506_SDS_VLCTL2 (0x4110)
#define BCM4506_SDS_VLCTL3 (0x4114)
#define BCM4506_SDS_PLDCTL (0x4118)
#define BCM4506_SDS_PILOTCTL (0x411C)
#define BCM4506_SDS_HPCTRL1 (0x4120)
#define BCM4506_SDS_HPCTRL2 (0x4124)
#define BCM4506_SDS_HPCTRL3 (0x4128)
#define BCM4506_SDS_HPCTRL4 (0x412C)
#define BCM4506_SDS_HPCTRL5 (0x4130)
#define BCM4506_SDS_HPCTRL6 (0x4134)
#define BCM4506_SDS_HPCTRL7 (0x4138)
#define BCM4506_SDS_HPCTRL8 (0x413C)
#define BCM4506_SDS_HPPDWN (0x4140)
#define BCM4506_SDS_TFAVG (0x4144)
#define BCM4506_SDS_WSMAX (0x4148)
#define BCM4506_SDS_IFMAX (0x414C)
#define BCM4506_SDS_FMAX (0x4150)
#define BCM4506_SDS_ONFN (0x4154)
#define BCM4506_SDS_BLSCCP (0x4158)
#define BCM4506_SDS_CORMSK (0x415C)
#define BCM4506_SDS_HSTATEBP (0x4160)
#define BCM4506_SDS_TRNLEN (0x4164)
#define BCM4506_SDS_HPMODE (0x4168)
#define BCM4506_SDS_FMMAX (0x416C)
#define BCM4506_SDS_PLHDRCFG (0x4170)

#define BCM4506_SDS_CLFBCTL (0x40B4)
#define BCM4506_SDS_CLFBCTL2 (0x40B8)

#define BCM4506_SDS_OSUBD (0x41CD)
#define BCM4506_SDS_OCOEF (0x41D1)
#define BCM4506_SDS_OFI (0x41D5)
#define BCM4506_SDS_OFFO (0x41D9)

#define BCM4506_SDS_FBLC (0x46B4)
#define BCM4506_SDS_FBLI (0x46B8)
#define BCM4506_SDS_FBPA (0x46BC)

#define BCM4506_SDS_VTCTL1 (0x4180)
#define BCM4506_SDS_VTCTL2 (0x4184)
#define BCM4506_SDS_FECTL (0x4188)
#define BCM4506_SDS_PSCTL (0x4190)
#define BCM4506_SDS_OIFCTL (0x4194)
#define BCM4506_SDS_OIFCTL2 (0x4198)
#define BCM4506_SDS_OIFCTL3 (0x419C)
#define BCM4506_SDS_OIFCTL4 (0x41A0)
#define BCM4506_SDS_OIFCTL5 (0x41A4)
#define BCM4506_SDS_OPLL (0x41A8)
#define BCM4506_SDS_OPLL2 (0x41AC)
#define BCM4506_SDS_FERC (0x41B0)
#define BCM4506_SDS_FRC (0x41B4)
#define BCM4506_SDS_OSIGPN (0x41B8)
#define BCM4506_SDS_OPLL_NDIV_INT (0x41BC)
#define BCM4506_SDS_OPLL_NDIV_FRAC (0x41C0)
#define BCM4506_SDS_OPLL_MPDIV (0x41C4)
#define BCM4506_SDS_OPLL_CTRL1 (0x41C8)
#define BCM4506_SDS_OPLL_CTRL0 (0x41CC)
#define BCM4506_SDS_OPLL_MODE (0x41D0)
#define BCM4506_SDS_OPLL_PWRDN (0x41D4)
#define BCM4506_SDS_OPLL_RST (0x41D8)

#define BCM4506_SDS_SNRCTL (0x41E0)
#define BCM4506_SDS_BERCTLA (0x41E8)
#define BCM4506_SDS_BERCTLB (0x41EC)
#define BCM4506_SDS_IICTL1 (0x41F0)
#define BCM4506_SDS_IICTL2 (0x41F4)
#define BCM4506_SDS_IICCNT (0x41F8)
#define BCM4506_SDS_IICHPA (0x41FC)
#define BCM4506_SDS_DSCTL1 (0x4200)
#define BCM4506_SDS_DSCTL2 (0x4204)
#define BCM4506_SDS_DSCTL3 (0x4208)
#define BCM4506_SDS_DSCTL4 (0x420C)
#define BCM4506_SDS_DSCTL5 (0x4210)
#define BCM4506_SDS_DSCTL6 (0x4214)
#define BCM4506_SDS_DSCTL7 (0x4218)
#define BCM4506_SDS_DSCTL8 (0x421C)
#define BCM4506_SDS_DSCTL9 (0x4220)
#define BCM4506_SDS_DSCTL10 (0x4224)
#define BCM4506_SDS_DSCTL11 (0x4228)
#define BCM4506_SDS_DSCTL12 (0x422C)
#define BCM4506_SDS_DSCTL13 (0x4230)
#define BCM4506_SDS_DSCTL14 (0x4234)
#define BCM4506_SDS_DSCMD (0x4238)
#define BCM4506_SDS_DSRPLY (0x423C)
#define BCM4506_SDS_DSCMEMADR (0x4240)
#define BCM4506_SDS_DSCMEMDAT (0x4244)
#define BCM4506_SDS_DSFIRCTL (0x4248)
#define BCM4506_SDS_DS_SAR_THRSH (0x424C)
#define BCM4506_SDS_DS_SAR_DATA_OUT (0x4250)
#define BCM4506_SDS_DS_SAR_DC_OFFSET (0x4254)
#define BCM4506_SDS_DS_SAR_LPF_INT (0x4258)
#define BCM4506_SDS_DS_SAR_CONTROL (0x425C)
#define BCM4506_SDS_DS_MISC_CONTROL (0x4260)
#define BCM4506_SDS_DS_PARITY (0x4264)
#define BCM4506_SDS_IRQMSK1 (0x4270)
#define BCM4506_SDS_IRQMSK2 (0x4274)
#define BCM4506_SDS_IRQMSK3 (0x4278)
#define BCM4506_SDS_IRQMSK4 (0x427C)
#define BCM4506_SDS_IRQMSK5 (0x4280)
#define BCM4506_SDS_IRQSTS1 (0x4284)
#define BCM4506_SDS_IRQSTS2 (0x4288)
#define BCM4506_SDS_IRQSTS3 (0x428C)
#define BCM4506_SDS_IRQSTS4 (0x4290)
#define BCM4506_SDS_IRQSTS5 (0x4294)
#define BCM4506_SDS_FIRQSTS1 (0x4298)
#define BCM4506_SDS_FIRQSTS2 (0x429C)
#define BCM4506_SDS_FIRQSTS3 (0x42A0)
#define BCM4506_SDS_FIRQSTS4 (0x42A4)
#define BCM4506_SDS_FIRQSTS5 (0x42A8)
#define BCM4506_SDS_MCTRL (0x42AC)
#define BCM4506_SDS_GENCTRL1 (0x42B4)
#define BCM4506_SDS_GENCTRL2 (0x42B8)
#define BCM4506_SDS_SPLL_NDIV_INT (0x42C0)
#define BCM4506_SDS_SPLL_NDIV_FRAC (0x42C4)
#define BCM4506_SDS_SPLL_MPDIV (0x42C8)
#define BCM4506_SDS_SPLL_CTRL1 (0x42CC)
#define BCM4506_SDS_SPLL_CTRL0 (0x42D0)
#define BCM4506_SDS_SPLL_MODE (0x42D4)
#define BCM4506_SDS_SPLL_PWRDN (0x42D8)
#define BCM4506_SDS_SPLL_RST (0x42DC)
#define BCM4506_SDS_ICB_CTL (0x42E0)
#define BCM4506_SDS_MBOX_CSR_P (0x42E4)
#define BCM4506_SDS_MBOX_DATA_P (0x42E8)
#define BCM4506_SDS_HI_HOLE (0x42EC)
#define BCM4506_SDS_HI_TST (0x42F0)
#define BCM4506_SDS_MBOX_CSR_S (0x42F4)
#define BCM4506_SDS_MBOX_DATA_S (0x42F8)
#define BCM4506_SDS_HI_SPARE (0x42FC)
#define BCM4506_SDS_DFT_CTRL0 (0x4300)
#define BCM4506_SDS_DFT_CTRL1 (0x4304)
#define BCM4506_SDS_DFT_RANGE_START (0x4308)
#define BCM4506_SDS_DFT_RANGE_END (0x430C)
#define BCM4506_SDS_DFT_DDFS_FCW (0x4310)
#define BCM4506_SDS_DFT_PEAK_POW (0x4314)
#define BCM4506_SDS_DFT_PEAK_BIN (0x4318)
#define BCM4506_SDS_DFT_TOTAL_POW (0x431C)
#define BCM4506_SDS_DFT_MEM_RADDR (0x4320)
#define BCM4506_SDS_DFT_MEM_RDATA (0x4324)
#define BCM4506_SDS_CGPLLCTL2 (0x4340)
#define BCM4506_SDS_CGPLLCTL3 (0x4344)
#define BCM4506_SDS_CGPLLCTL4 (0x4348)
#define BCM4506_SDS_CGPLLCTL5 (0x434C)
#define BCM4506_SDS_CGPLLCTL6 (0x4350)
#define BCM4506_SDS_CGPLLCTL7 (0x4354)
#define BCM4506_SDS_CGCTRL (0x4358)
#define BCM4506_SDS_CGCTL1 (0x435C)
#define BCM4506_SDS_CGCTL2 (0x4360)
#define BCM4506_SDS_CGPDWN (0x4364)
#define BCM4506_SDS_CGMISC (0x4368)
#define BCM4506_SDS_CGMISC2 (0x436C)
#define BCM4506_SDS_HPLLCTL (0x4370)
#define BCM4506_SDS_CGDIV0 (0x4374)
#define BCM4506_SDS_CGDIV1 (0x4378)
#define BCM4506_SDS_CGDIV2 (0x437C)
#define BCM4506_SDS_CGDIV3 (0x4380)
#define BCM4506_SDS_CGDIV4 (0x4384)
#define BCM4506_SDS_CGDIV5 (0x4388)
#define BCM4506_SDS_CGDIV6 (0x438C)
#define BCM4506_SDS_CGDIV7 (0x4390)
#define BCM4506_SDS_CGDIV8 (0x4394)
#define BCM4506_SDS_CGDIV9 (0x4398)
#define BCM4506_SDS_CGDIV10 (0x439C)
#define BCM4506_SDS_CGDIV11 (0x43A0)
#define BCM4506_SDS_MEMTMR0 (0x43B0)
#define BCM4506_SDS_MEMTMR1 (0x43B4)
#define BCM4506_SDS_NTCH_CTRL (0x43C0)
#define BCM4506_SDS_NTCH_FCWADJ_SCL (0x43C4)
#define BCM4506_SDS_NTCH_FCW0 (0x43C8)
#define BCM4506_SDS_NTCH_FCW1 (0x43CC)
#define BCM4506_SDS_NTCH_FCW2 (0x43D0)
#define BCM4506_SDS_NTCH_FCW3 (0x43D4)
#define BCM4506_SDS_NTCH_DCO0_INT (0x43D8)
#define BCM4506_SDS_NTCH_DCO1_INT (0x43DC)
#define BCM4506_SDS_NTCH_DCO2_INT (0x43E0)
#define BCM4506_SDS_CGSTA (0x4400)
#define BCM4506_SDS_CGSTA1 (0x4404)
#define BCM4506_SDS_CGSTA2 (0x4408)
#define BCM4506_SDS_PLCTL (0x440C)
#define BCM4506_SDS_PHDIV1 (0x4410)
#define BCM4506_SDS_PHDIV2 (0x4414)
#define BCM4506_SDS_FFCNT (0x4418)
#define BCM4506_SDS_FFNORM (0x441C)
#define BCM4506_SDS_MIICTX1 (0x4420)
#define BCM4506_SDS_MIICTX2 (0x4424)
#define BCM4506_SDS_MIICRX1 (0x4428)
#define BCM4506_SDS_MIICRX2 (0x442C)
#define BCM4506_SDS_MI2CSA (0x4430)
#define BCM4506_SDS_XTLTMR (0x4434)
#define BCM4506_SDS_ADC (0x4440)
#define BCM4506_SDS_DCO (0x4448)
#define BCM4506_SDS_DCDSX (0x444C)
#define BCM4506_SDS_AEST (0x4450)
#define BCM4506_SDS_PEST (0x4454)
#define BCM4506_SDS_AGF (0x445C)
#define BCM4506_SDS_AIF (0x4460)
#define BCM4506_SDS_AFECTL (0x4464)
#define BCM4506_SDS_AFECTL2 (0x4468)
#define BCM4506_SDS_IAGCTH (0x4470)
#define BCM4506_SDS_DSGIN (0x4474)
#define BCM4506_SDS_ATHR (0x4480)
#define BCM4506_SDS_ABW (0x4484)
#define BCM4506_SDS_AII (0x4488)
#define BCM4506_SDS_AGI (0x448C)
#define BCM4506_SDS_AIT (0x4490)
#define BCM4506_SDS_AGT (0x4494)
#define BCM4506_SDS_AGCLI (0x4498)
#define BCM4506_SDS_BRSW (0x449C)
#define BCM4506_SDS_BRLC (0x44A0)
#define BCM4506_SDS_BRIC (0x44A4)
#define BCM4506_SDS_BRI (0x44A8)
#define BCM4506_SDS_BFOS (0x44AC)
#define BCM4506_SDS_BRFO (0x44B0)
#define BCM4506_SDS_BNCO (0x44B4)
#define BCM4506_SDS_LUPD (0x44B8)
#define BCM4506_SDS_LUPA (0x44BC)
#define BCM4506_SDS_FLLC (0x44C0)
#define BCM4506_SDS_FLLC1 (0x44C4)
#define BCM4506_SDS_FLIC (0x44C8)
#define BCM4506_SDS_FLIC1 (0x44CC)
#define BCM4506_SDS_FLSW (0x44D0)
#define BCM4506_SDS_FLI (0x44D4)
#define BCM4506_SDS_FLIF (0x44D8)
#define BCM4506_SDS_FLPA (0x44DC)
#define BCM4506_SDS_FLTD (0x44E0)
#define BCM4506_SDS_FLFO (0x44E4)
#define BCM4506_SDS_PLTD (0x44E8)
#define BCM4506_SDS_PLC (0x44EC)
#define BCM4506_SDS_PLC1 (0x44F0)
#define BCM4506_SDS_PLSW (0x44F4)
#define BCM4506_SDS_PLI (0x44F8)
#define BCM4506_SDS_PLPA (0x44FC)
#define BCM4506_SDS_CRBFD (0x4500)
#define BCM4506_SDS_CLHT (0x4504)
#define BCM4506_SDS_CLLT (0x4508)
#define BCM4506_SDS_CLLA (0x450C)
#define BCM4506_SDS_CLCT (0x4510)
#define BCM4506_SDS_FFLPA (0x4514)
#define BCM4506_SDS_GENTMR1 (0x4518)
#define BCM4506_SDS_GENTMR2 (0x451C)
#define BCM4506_SDS_F0B (0x4520)
#define BCM4506_SDS_HD8PSK1 (0x4524)
#define BCM4506_SDS_HD8PSK2 (0x4528)
#define BCM4506_SDS_QPSK (0x452C)
#define BCM4506_SDS_HD16QAM (0x4530)
#define BCM4506_SDS_CMA (0x4534)
#define BCM4506_SDS_CMATH (0x4538)
#define BCM4506_SDS_OFD (0x453C)
#define BCM4506_SDS_VLCI (0x4540)
#define BCM4506_SDS_VLCQ (0x4544)
#define BCM4506_SDS_VCOS (0x4548)
#define BCM4506_SDS_TSFT (0x454C)
#define BCM4506_SDS_EQSFT (0x4550)
#define BCM4506_SDS_XSEED (0x4554)
#define BCM4506_SDS_XTAP1 (0x4558)
#define BCM4506_SDS_XTAP2 (0x455C)
#define BCM4506_SDS_SFTDLY (0x4560)
#define BCM4506_SDS_H8PSK (0x4564)
#define BCM4506_SDS_DPTH (0x4568)
#define BCM4506_SDS_TMTH (0x456C)
#define BCM4506_SDS_MGTH (0x4570)
#define BCM4506_SDS_DELIF (0x4574)
#define BCM4506_SDS_TNRM (0x4578)
#define BCM4506_SDS_FNRM (0x457C)
#define BCM4506_SDS_BLEN (0x4580)
#define BCM4506_SDS_FRF (0x4584)
#define BCM4506_SDS_OFNSEQ (0x4588)
#define BCM4506_SDS_MISC1 (0x458C)
#define BCM4506_SDS_MISC2 (0x4590)
#define BCM4506_SDS_IRQ (0x4594)
#define BCM4506_SDS_HPBP (0x4598)
#define BCM4506_SDS_PSMAX (0x459C)
#define BCM4506_SDS_MSMAX (0x45A0)
#define BCM4506_SDS_PVMAX (0x45A4)
#define BCM4506_SDS_TCMAX (0x45A8)
#define BCM4506_SDS_TLMAX (0x45AC)
#define BCM4506_SDS_RLMAX (0x45B0)
#define BCM4506_SDS_FRF1 (0x45D4)
#define BCM4506_SDS_FRF2 (0x45D8)
#define BCM4506_SDS_FRF3 (0x45DC)
#define BCM4506_SDS_BLP (0x45E0)
#define BCM4506_SDS_STAT (0x45E4)
#define BCM4506_SDS_V0 (0x45E8)
#define BCM4506_SDS_V1 (0x45EC)
#define BCM4506_SDS_V2 (0x45F0)
#define BCM4506_SDS_V3 (0x45F4)
#define BCM4506_SDS_V4 (0x45F8)
#define BCM4506_SDS_V5 (0x45FC)
#define BCM4506_SDS_V6 (0x4600)
#define BCM4506_SDS_V7 (0x4604)
#define BCM4506_SDS_VINT (0x4608)
#define BCM4506_SDS_VCNT (0x460C)
#define BCM4506_SDS_VSTC (0x4610)
#define BCM4506_SDS_VST (0x4614)
#define BCM4506_SDS_VREC (0x4618)
#define BCM4506_SDS_VRCV (0x461C)
#define BCM4506_SDS_FSYN (0x4620)
#define BCM4506_SDS_FRS (0x4624)
#define BCM4506_SDS_FMOD (0x4628)
#define BCM4506_SDS_FERR (0x462C)
#define BCM4506_SDS_FRSV (0x4630)
#define BCM4506_SDS_SNRHT (0x46A8)
#define BCM4506_SDS_SNRLT (0x46AC)
#define BCM4506_SDS_SNRE (0x46B0)
#define BCM4506_SDS_BEIT (0x46C0)
#define BCM4506_SDS_BERC (0x46C4)
#define BCM4506_SDS_BEM1 (0x46C8)
#define BCM4506_SDS_BEM2 (0x46CC)
#define BCM4506_SDS_BEM3 (0x46D0)
#define BCM4506_SDS_BEST (0x46D4)
#define BCM4506_SDS_FNRMR (0x46DC)
#define BCM4506_SDS_ADCTL (0x46E0)
#define BCM4506_SDS_Q15T (0x46E4)
#define BCM4506_SDS_TPWC (0x46E8)
#define BCM4506_SDS_RXBT (0x46EC)
#define BCM4506_SDS_RXRT (0x46F0)
#define BCM4506_SDS_RBDT (0x46F4)
#define BCM4506_SDS_SLEW (0x46F8)
#define BCM4506_SDS_RERT (0x46FC)
#define BCM4506_SDS_DSCT (0x4700)
#define BCM4506_SDS_DTCT (0x4704)
#define BCM4506_SDS_DDIO (0x4708)
#define BCM4506_SDS_RTDC1 (0x470C)
#define BCM4506_SDS_RTDC2 (0x4710)
#define BCM4506_SDS_TCTL (0x4714)
#define BCM4506_SDS_CICC (0x4718)
#define BCM4506_SDS_FCIC (0x471C)
#define BCM4506_SDS_SCIC (0x4720)
#define BCM4506_SDS_TSTM (0x4724)
#define BCM4506_SDS_DST1 (0x4728)
#define BCM4506_SDS_DST2 (0x472C)
#define BCM4506_SDS_PLHDRSCR1 (0x4730)
#define BCM4506_SDS_PLHDRSCR2 (0x4734)
#define BCM4506_SDS_PLHDRSCR3 (0x4738)
#define BCM4506_SDS_FFOFF (0x473C)
#define BCM4506_SDS_TPDIR (0x4740)
#define BCM4506_SDS_TPODS3 (0x474C)
#define BCM4506_SDS_TPDS (0x4750)
#define BCM4506_SDS_TPCTL1 (0x4754)
#define BCM4506_SDS_TPCTL2 (0x4758)
#define BCM4506_SDS_TPCTL3 (0x475C)
#define BCM4506_SDS_TPOUT (0x4764)
#define BCM4506_SDS_IRQRST (0x4768)
#define BCM4506_SDS_IRQMSK (0x476C)
#define BCM4506_SDS_BTMR (0x4770)
#define BCM4506_SDS_BERTMR (0x4774)
#define BCM4506_SDS_HPCC0 (0x4778)
#define BCM4506_SDS_HPCC1 (0x477C)
#define BCM4506_SDS_HPCC2 (0x4780)
#define BCM4506_SDS_HPCC3 (0x4784)
#define BCM4506_SDS_HPCC4 (0x4788)
#define BCM4506_SDS_HPCC5 (0x478C)
#define BCM4506_SDS_HPCC6 (0x4790)
#define BCM4506_SDS_HPCC7 (0x4794)
#define BCM4506_SDS_HPDC0 (0x4798)
#define BCM4506_SDS_HPDC1 (0x479C)
#define BCM4506_SDS_HPDC2 (0x47A0)
#define BCM4506_SDS_HPDC3 (0x47A4)
#define BCM4506_SDS_HPDC4 (0x47A8)
#define BCM4506_SDS_HPDC5 (0x47AC)
#define BCM4506_SDS_HPDC6 (0x47B0)
#define BCM4506_SDS_HPDC7 (0x47B4)
#define BCM4506_SDS_OVRDSEL (0x47B8)
#define BCM4506_SDS_SIMAX (0x47BC)
#define BCM4506_SDS_SITHRSH (0x47C0)
#define BCM4506_SDS_SISTEP (0x47C4)
#define BCM4506_SDS_FFCOEF0 (0x47C8)
#define BCM4506_SDS_FFCOEF1 (0x47CC)
#define BCM4506_SDS_FFCOEF2 (0x47D0)
#define BCM4506_SDS_FFCOEF3 (0x47D4)
#define BCM4506_SDS_FFCOEF4 (0x47D8)
#define BCM4506_SDS_FFCOEF5 (0x47DC)
#define BCM4506_SDS_FFCOEF6 (0x47E0)
#define BCM4506_SDS_HDRD (0x47E4)
#define BCM4506_SDS_HDRA (0x47E8)
#define BCM4506_SDS_FRF4 (0x47EC)
#define BCM4506_SDS_SDSLEN (0x47F0)
#define BCM4506_SDS_SDSIG (0x47F4)
#define BCM4506_TFEC_TFECTL (0x4800)
#define BCM4506_TFEC_MEMTM0 (0x4804)
#define BCM4506_TFEC_MEMTM1 (0x4808)
#define BCM4506_TFEC_MEMTM2 (0x480C)
#define BCM4506_TFEC_MEMTM3 (0x4810)
#define BCM4506_TFEC_TCOR (0x4814)
#define BCM4506_TFEC_TERR (0x4818)
#define BCM4506_TFEC_TFMT (0x481C)
#define BCM4506_TFEC_TPAK (0x4820)
#define BCM4506_TFEC_TSSQ (0x4824)
#define BCM4506_TFEC_TSYN (0x4828)
#define BCM4506_TFEC_TTUR (0x482C)
#define BCM4506_TFEC_TZPK (0x4830)
#define BCM4506_TFEC_TZSY (0x4834)
#define BCM4506_TFEC_TITR (0x4838)
#define BCM4506_TFEC_TCIL (0x483C)
#define BCM4506_TFEC_TRSD (0x4840)
#define BCM4506_TFEC_TPN (0x4844)
#define BCM4506_TUNER_ANACTL0 (0x4A00)
#define BCM4506_TUNER_ANACTL1 (0x4A04)
#define BCM4506_TUNER_ANACTL2 (0x4A08)
#define BCM4506_TUNER_ANACTL3 (0x4A0C)
#define BCM4506_TUNER_ANACTL4 (0x4A10)
#define BCM4506_TUNER_ANACTL5 (0x4A14)
#define BCM4506_TUNER_ANACTL6 (0x4A18)
#define BCM4506_TUNER_ANACTL7 (0x4A1C)
#define BCM4506_TUNER_ANACTL8 (0x4A20)
#define BCM4506_TUNER_ANACTL9 (0x4A24)
#define BCM4506_TUNER_ANACTL10 (0x4A28)
#define BCM4506_TUNER_ANACTL11 (0x4A2C)
#define BCM4506_TUNER_ANACTL12 (0x4A30)
#define BCM4506_TUNER_ANACTL13 (0x4A34)
#define BCM4506_TUNER_ANACTL14 (0x4A38)
#define BCM4506_TUNER_ANACTL15 (0x4A3C)
#define BCM4506_TUNER_ANACTL16 (0x4A40)
#define BCM4506_TUNER_ANACTL17 (0x4A44)
#define BCM4506_TUNER_ANACTL18 (0x4A48)
#define BCM4506_TUNER_ANACTL19 (0x4A4C)
#define BCM4506_TUNER_ANACTL20 (0x4A50)
#define BCM4506_TUNER_ANACTL21 (0x4A54)
#define BCM4506_TUNER_ANACTL22 (0x4A58)
#define BCM4506_TUNER_ANACTL23 (0x4A5C)
#define BCM4506_TUNER_ANACTL24 (0x4A60)
#define BCM4506_TUNER_ANACTL25 (0x4A64)
#define BCM4506_TUNER_ANACTL26 (0x4A68)
#define BCM4506_TUNER_ANACTL27 (0x4A6C)
#define BCM4506_TUNER_ANACTL28 (0x4A70)
#define BCM4506_TUNER_ANACTL29 (0x4A74)
#define BCM4506_TUNER_ANACTL30 (0x4A78)
#define BCM4506_TUNER_ANACTL31 (0x4A7C)
#define BCM4506_TUNER_DIGCTL0 (0x4A80)
#define BCM4506_TUNER_DIGCTL1 (0x4A84)
#define BCM4506_TUNER_DIGCTL2 (0x4A88)
#define BCM4506_TUNER_DIGCTL3 (0x4A8C)
#define BCM4506_TUNER_DIGCTL4 (0x4A90)
#define BCM4506_TUNER_DIGCTL5 (0x4A94)
#define BCM4506_TUNER_DIGCTL6 (0x4A98)
#define BCM4506_TUNER_DIGCTL7 (0x4A9C)
#define BCM4506_TUNER_DIGCTL8 (0x4AA0)
#define BCM4506_TUNER_DIGCTL9 (0x4AA4)
#define BCM4506_TUNER_DIGCTL10 (0x4AA8)
#define BCM4506_TUNER_DIGCTL11 (0x4AAC)
#define BCM4506_TUNER_DIGCTL12 (0x4AB0)
#define BCM4506_TUNER_DIGCTL13 (0x4AB4)
#define BCM4506_TUNER_DIGCTL14 (0x4AB8)
#define BCM4506_TUNER_DIGCTL15 (0x4ABC)
#define BCM4506_TUNER_DIGCTL16 (0x4AC0)
#define BCM4506_TUNER_DIGCTL17 (0x4AC4)
#define BCM4506_TUNER_DIGCTL18 (0x4AC8)
#define BCM4506_TUNER_DIGCTL19 (0x4ACC)
#define BCM4506_TUNER_DIGCTL20 (0x4AD0)
#define BCM4506_TUNER_DIGCTL21 (0x4AD4)
#define BCM4506_TUNER_DIGCTL22 (0x4AD8)
#define BCM4506_TUNER_DIGCTL23 (0x4ADC)
#define BCM4506_TUNER_DIGCTL24 (0x4AE0)
#define BCM4506_TUNER_DIGCTL25 (0x4AE4)
#define BCM4506_TUNER_DIGCTL26 (0x4AE8)
#define BCM4506_TUNER_DIGCTL27 (0x4AEC)
#define BCM4506_TUNER_DIGCTL28 (0x4AF0)
#define BCM4506_TUNER_DIGCTL29 (0x4AF4)
#define BCM4506_TUNER_DIGCTL30 (0x4AF8)
#define BCM4506_TUNER_DIGCTL31 (0x4AFC)
#define BCM4506_TUNER_MB0 (0x4B00)
#define BCM4506_TUNER_MB1 (0x4B04)
#define BCM4506_TUNER_MB2 (0x4B08)
#define BCM4506_TUNER_MB3 (0x4B0C)
#define BCM4506_TUNER_MB4 (0x4B10)
#define BCM4506_TUNER_MB5 (0x4B14)
#define BCM4506_TUNER_MB6 (0x4B18)
#define BCM4506_TUNER_MB7 (0x4B1C)
#define BCM4506_TUNER_AGC_GAIN_CTL (0x4B20)
#define BCM4506_TUNER_DC_OFF_CTL (0x4B24)
#define BCM4506_GRB_REVISION (0x4F00)
#define BCM4506_GRB_CTRL (0x4F04)
#define BCM4506_GRB_SW_RESET_0 (0x4F08)
#define BCM4506_GRB_SW_RESET_1 (0x4F0C)
#define BCM4506_AFEC_LDPC_CONFIG_0 (0x5800)
#define BCM4506_AFEC_LDPC_CONFIG_1 (0x5804)
#define BCM4506_AFEC_LDPC_CONFIG_2 (0x5808)
#define BCM4506_AFEC_LDPC_CONFIG_3 (0x580C)
#define BCM4506_AFEC_LDPC_CONFIG_4 (0x5810)
#define BCM4506_AFEC_LDPC_CONFIG_5 (0x5814)
#define BCM4506_AFEC_LDPC_CONFIG_6 (0x5818)
#define BCM4506_AFEC_LDPC_CONFIG_7 (0x581C)
#define BCM4506_AFEC_LDPC_CONFIG_8 (0x5820)
#define BCM4506_AFEC_LDPC_CONFIG_9 (0x5824)
#define BCM4506_AFEC_LDPC_P_RAM_ADDR (0x5828)
#define BCM4506_AFEC_LDPC_P_RAM_DATA (0x582C)
#define BCM4506_AFEC_LDPC_STATUS (0x5830)
#define BCM4506_AFEC_LDPC_TEST_CONFIG (0x5834)
#define BCM4506_AFEC_LDPC_MET_CRC (0x5840)
#define BCM4506_AFEC_LDPC_EDGE_CRC (0x5844)
#define BCM4506_AFEC_LDPC_PSL_CTL (0x5848)
#define BCM4506_AFEC_LDPC_PSL_INT_THRES (0x584C)
#define BCM4506_AFEC_LDPC_PSL_INT (0x5850)
#define BCM4506_AFEC_LDPC_PSL_AVE (0x5854)
#define BCM4506_AFEC_LDPC_PSL_XCS (0x5858)
#define BCM4506_AFEC_LDPC_FRM_CNT (0x585C)
#define BCM4506_AFEC_LDPC_FAIL_CNT (0x5860)
#define BCM4506_AFEC_LDPC_CONFIG_10 (0x5864)
#define BCM4506_AFEC_BCH_RST (0x5A00)
#define BCM4506_AFEC_BCH_TPCTL (0x5A04)
#define BCM4506_AFEC_BCH_TPSIG (0x5A08)
#define BCM4506_AFEC_BCH_DECCFG0 (0x5A10)
#define BCM4506_AFEC_BCH_DECCFG1 (0x5A14)
#define BCM4506_AFEC_BCH_DECNBLK (0x5A18)
#define BCM4506_AFEC_BCH_DECCBLK (0x5A1C)
#define BCM4506_AFEC_BCH_DECBBLK (0x5A20)
#define BCM4506_AFEC_BCH_DECCBIT (0x5A24)
#define BCM4506_AFEC_BCH_DECMCOR (0x5A28)
#define BCM4506_AFEC_BCH_BBHDR0 (0x5A40)
#define BCM4506_AFEC_BCH_BBHDR1 (0x5A44)
#define BCM4506_AFEC_BCH_BBHDR2 (0x5A48)
#define BCM4506_AFEC_BCH_MPCFG0 (0x5A50)
#define BCM4506_AFEC_BCH_MPCFG1 (0x5A54)
#define BCM4506_AFEC_BCH_MPLCK (0x5A58)
#define BCM4506_AFEC_RST (0x5C00)
#define BCM4506_AFEC_DP_RST (0x5C04)
#define BCM4506_AFEC_PCI_IRQ_STAT (0x5C08)
#define BCM4506_AFEC_uP_IRQ_STAT (0x5C10)
#define BCM4506_AFEC_PCI_IRQ_FSTAT (0x5C14)
#define BCM4506_AFEC_uP_IRQ_FSTAT (0x5C18)
#define BCM4506_AFEC_PCI_IRQ_SET (0x5C1C)
#define BCM4506_AFEC_uP_IRQ_SET (0x5C20)
#define BCM4506_AFEC_PCI_IRQ_MSK (0x5C24)
#define BCM4506_AFEC_uP_IRQ_MSK (0x5C28)
#define BCM4506_AFEC_PCI_IRQ_RESET (0x5C2C)
#define BCM4506_AFEC_uP_IRQ_RESET (0x5C30)
#define BCM4506_AFEC_USE_16K_FECFRAME (0x5C34)
#define BCM4506_AFEC_TM_0 (0x5C38)
#define BCM4506_AFEC_TM_1 (0x5C3C)
#define BCM4506_AFEC_TM_2 (0x5C40)
#define BCM4506_AFEC_TM_3 (0x5C44)
#define BCM4506_AFEC_TM_4 (0x5C48)
#define BCM4506_AFEC_GR_BRIDGE_REVISION (0x5FF0)
#define BCM4506_AFEC_GR_BRIDGE_CTRL (0x5FF4)
#define BCM4506_AFEC_GR_BRIDGE_SW_RESET_0 (0x5FF8)
#define BCM4506_AFEC_GR_BRIDGE_SW_RESET_1 (0x5FFC)

/* H_CTL1 register bits */
#define BCM4506_AP_RUN           0x00
#define BCM4506_AP_RESET         0x01
#define BCM4506_AP_IDLE          0x02
#define BCM4506_AP_MASK          0x03
#define BCM4506_AP_HABR          0x04
#define BCM4506_AP_SOFT_RESET    0x10
#define BCM4506_AP_HAB_MASK      0x27
#define BCM4506_AP_HAB_AVAILABLE 0x20
#define BCM4506_AP_SSOUT         0x40

/* JDEC register bits */
#define BCM4506_JDEC_ROM         0x00
#define BCM4506_JDEC_24K_RAM     0x01
#define BCM4506_JDEC_32K_RAM     0x02
#define BCM4506_JDEC_40K_RAM     0x03
#define BCM4506_JDEC_48K_RAM     0x04
#define BCM4506_JDEC_56K_RAM     0x05
#define BCM4506_JDEC_64K_RAM     0x06

/* H_STAT1 register bits */
#define BCM4506_STAT1_H_ER       0x80
#define BCM4506_STAT1_IOMB_ER    0x40
#define BCM4506_STAT1_MEM_ER     0x20
#define BCM4506_STAT1_H_HAB_ER   0x10
#define BCM4506_STAT1_HAB_DONE   0x04
#define BCM4506_STAT1_IOMB_DONE  0x02
#define BCM4506_STAT1_AP_OP_CHG  0x01
#define BCM4506_STAT1_ERROR_MASK 0xF0

/* H_STAT2 register bits */
#define BCM4506_STAT2_INIT_DONE      0x80
#define BCM4506_STAT2_FSK            0x40
#define BCM4506_STAT2_FSK_ERROR      0x20
#define BCM4506_STAT2_CHECKSUM_ERROR 0x10
#define BCM4506_STAT2_PEAK_SCAN_1    0x08
#define BCM4506_STAT2_PEAK_SCAN_0    0x04
#define BCM4506_STAT2_HAB_ERROR      0x02
#define BCM4506_STAT2_CRIT_ERROR     0x01
#define BCM4506_STAT2_ERROR_MASK     0x33

/* H_STAT3 register bits */
#define BCM4506_STAT3_CH1_RT_LOCK  0x80
#define BCM4506_STAT3_CH1_LOCK     0x40
#define BCM4506_STAT3_CH1_NOT_LOCK 0x20
#define BCM4506_STAT3_CH1_DS_DONE  0x10
#define BCM4506_STAT3_CH0_RT_LOCK  0x08
#define BCM4506_STAT3_CH0_LOCK     0x04
#define BCM4506_STAT3_CH0_NOT_LOCK 0x02
#define BCM4506_STAT3_CH0_DS_DONE  0x01

/* H_STAT4 register bits */
#define BCM4506_STAT4_CH1_SNR_THRESH 0x80
#define BCM4506_STAT4_CH1_FREQ_DRIFT 0x40
#define BCM4506_STAT4_CH1_RAIN_FADE  0x20
#define BCM4506_STAT4_CH0_SNR_THRESH 0x80
#define BCM4506_STAT4_CH0_FREQ_DRIFT 0x40
#define BCM4506_STAT4_CH0_RAIN_FADE  0x20

/* indirect host registers */
#define BCM4506_SH_IND_TEST_EN_OVRD (0x00)
#define BCM4506_SH_IND_XTAL_ADJ_OVRD (0x01)
#define BCM4506_SH_IND_XTAL_HIGHPASS_UP_OVRD (0x02)
#define BCM4506_SH_IND_HOST_JDEC_OVRD (0x04)
#define BCM4506_SH_IND_PLL_MON_OVRD (0x05)
#define BCM4506_SH_IND_XTAL_BYP_OVRD (0x06)
#define BCM4506_SH_IND_SPARE_REG0 (0x07)
#define BCM4506_SH_IND_WATCHDOG_RST_EN_OVRD (0x08)
#define BCM4506_SH_IND_OSC_CNTRL1 (0x09)
#define BCM4506_SH_IND_OSC_CNTRL0 (0x0a)
#define BCM4506_SH_IND_GLOBAL_RESET (0x0b)
#define BCM4506_SH_IND_SPARE_REG1 (0x0c)
#define BCM4506_SH_IND_SPARE_REG2 (0x0d)
#define BCM4506_SH_IND_SPARE_REG3 (0x0e)
#define BCM4506_SH_IND_SPARE_REG4 (0x0f)
#define BCM4506_SH_IND_PLL_NDIV_INT_8 (0x10)
#define BCM4506_SH_IND_PLL_NDIV_INT_7_0 (0x11)
#define BCM4506_SH_IND_PLL_NDIV_FRAC_23_16 (0x12)
#define BCM4506_SH_IND_PLL_NDIV_FRAC_15_8 (0x13)
#define BCM4506_SH_IND_PLL_NDIV_FRAC_7_0 (0x14)
#define BCM4506_SH_IND_PLL_M6DIV (0x15)
#define BCM4506_SH_IND_PLL_M5DIV (0x16)
#define BCM4506_SH_IND_PLL_M4DIV (0x17)
#define BCM4506_SH_IND_PLL_M3DIV (0x18)
#define BCM4506_SH_IND_PLL_M2DIV (0x19)
#define BCM4506_SH_IND_PLL_M1DIV (0x1a)
#define BCM4506_SH_IND_PLL_P1_2DIV (0x1b)
#define BCM4506_SH_IND_PLL_CTRL_37_32 (0x1c)
#define BCM4506_SH_IND_PLL_CTRL_31_24 (0x1d)
#define BCM4506_SH_IND_PLL_CTRL_23_16 (0x1e)
#define BCM4506_SH_IND_PLL_CTRL_15_8 (0x1f)
#define BCM4506_SH_IND_PLL_CTRL_7_0 (0x20)
#define BCM4506_SH_IND_PLL_MODE3 (0x21)
#define BCM4506_SH_IND_PLL_MODE2 (0x22)
#define BCM4506_SH_IND_PLL_MODE1 (0x23)
#define BCM4506_SH_IND_PLL_MODE0 (0x24)
#define BCM4506_SH_IND_PLL_PWRDN1 (0x25)
#define BCM4506_SH_IND_PLL_PWRDN0 (0x26)
#define BCM4506_SH_IND_PLL_RST (0x27)
#define BCM4506_SH_IND_I2C_DLY_CONTROL (0x28)
#define BCM4506_SH_IND_SLOW_I2C_OVRD (0x29)
#define BCM4506_SH_IND_XTAL_PWRDN (0x2a)
#define BCM4506_SH_IND_BB_SER (0x2b)
#define BCM4506_SH_IND_BB_TST (0x2c)

#endif /* BCHP_4506_H__ */
