# stereo
Development of vhdl modules for my thesis
