
;; Function add (add, funcdef_no=0, decl_uid=1421, cgraph_uid=1, symbol_order=2)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 4 8
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Small class reload: reject+=3
            1 Non input pseudo reload: reject++
          alt=1,overall=22,losers=2,rld_nregs=2
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 6:  (0) r  (1) r {*movsi}
      Creating newreg=141 from oldreg=134, assigning class GR_REGS to r141
      Creating newreg=142, assigning class GR_REGS to r142
    6: r141:SI=r142:SI
    Inserting insn reload before:
   20: r142:SI=[`a']
    Inserting insn reload after:
   19: r134:SI=r141:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 19:  (0) r  (1) r {*movsi}
      Creating newreg=143 from oldreg=134, assigning class GR_REGS to r143
   19: r143:SI=r141:SI
    Inserting insn reload after:
   21: r134:SI=r143:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 21:  (0) r  (1) r {*movsi}
      Creating newreg=144 from oldreg=134, assigning class GR_REGS to r144
   21: r144:SI=r143:SI
    Inserting insn reload after:
   22: r134:SI=r144:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 22:  (0) r  (1) r {*movsi}
      Creating newreg=145 from oldreg=134, assigning class GR_REGS to r145
   22: r145:SI=r144:SI
    Inserting insn reload after:
   23: r134:SI=r145:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 23:  (0) r  (1) r {*movsi}
      Creating newreg=146 from oldreg=134, assigning class GR_REGS to r146
   23: r146:SI=r145:SI
    Inserting insn reload after:
   24: r134:SI=r146:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 24:  (0) r  (1) r {*movsi}
      Creating newreg=147 from oldreg=134, assigning class GR_REGS to r147
   24: r147:SI=r146:SI
    Inserting insn reload after:
   25: r134:SI=r147:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 25:  (0) r  (1) r {*movsi}
      Creating newreg=148 from oldreg=134, assigning class GR_REGS to r148
   25: r148:SI=r147:SI
    Inserting insn reload after:
   26: r134:SI=r148:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 26:  (0) r  (1) r {*movsi}
      Creating newreg=149 from oldreg=134, assigning class GR_REGS to r149
   26: r149:SI=r148:SI
    Inserting insn reload after:
   27: r134:SI=r149:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 27:  (0) r  (1) r {*movsi}
      Creating newreg=150 from oldreg=134, assigning class GR_REGS to r150
   27: r150:SI=r149:SI
    Inserting insn reload after:
   28: r134:SI=r150:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 28:  (0) r  (1) r {*movsi}
      Creating newreg=151 from oldreg=134, assigning class GR_REGS to r151
   28: r151:SI=r150:SI
    Inserting insn reload after:
   29: r134:SI=r151:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 29:  (0) r  (1) r {*movsi}
      Creating newreg=152 from oldreg=134, assigning class GR_REGS to r152
   29: r152:SI=r151:SI
    Inserting insn reload after:
   30: r134:SI=r152:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 30:  (0) r  (1) r {*movsi}
      Creating newreg=153 from oldreg=134, assigning class GR_REGS to r153
   30: r153:SI=r152:SI
    Inserting insn reload after:
   31: r134:SI=r153:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 31:  (0) r  (1) r {*movsi}
      Creating newreg=154 from oldreg=134, assigning class GR_REGS to r154
   31: r154:SI=r153:SI
    Inserting insn reload after:
   32: r134:SI=r154:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 32:  (0) r  (1) r {*movsi}
      Creating newreg=155 from oldreg=134, assigning class GR_REGS to r155
   32: r155:SI=r154:SI
    Inserting insn reload after:
   33: r134:SI=r155:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 33:  (0) r  (1) r {*movsi}
      Creating newreg=156 from oldreg=134, assigning class GR_REGS to r156
   33: r156:SI=r155:SI
    Inserting insn reload after:
   34: r134:SI=r156:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 34:  (0) r  (1) r {*movsi}
      Creating newreg=157 from oldreg=134, assigning class GR_REGS to r157
   34: r157:SI=r156:SI
    Inserting insn reload after:
   35: r134:SI=r157:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 35:  (0) r  (1) r {*movsi}
      Creating newreg=158 from oldreg=134, assigning class GR_REGS to r158
   35: r158:SI=r157:SI
    Inserting insn reload after:
   36: r134:SI=r158:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 36:  (0) r  (1) r {*movsi}
      Creating newreg=159 from oldreg=134, assigning class GR_REGS to r159
   36: r159:SI=r158:SI
    Inserting insn reload after:
   37: r134:SI=r159:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 37:  (0) r  (1) r {*movsi}
      Creating newreg=160 from oldreg=134, assigning class GR_REGS to r160
   37: r160:SI=r159:SI
    Inserting insn reload after:
   38: r134:SI=r160:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 38:  (0) r  (1) r {*movsi}
      Creating newreg=161 from oldreg=134, assigning class GR_REGS to r161
   38: r161:SI=r160:SI
    Inserting insn reload after:
   39: r134:SI=r161:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 39:  (0) r  (1) r {*movsi}
      Creating newreg=162 from oldreg=134, assigning class GR_REGS to r162
   39: r162:SI=r161:SI
    Inserting insn reload after:
   40: r134:SI=r162:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 40:  (0) r  (1) r {*movsi}
      Creating newreg=163 from oldreg=134, assigning class GR_REGS to r163
   40: r163:SI=r162:SI
    Inserting insn reload after:
   41: r134:SI=r163:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 41:  (0) r  (1) r {*movsi}
      Creating newreg=164 from oldreg=134, assigning class GR_REGS to r164
   41: r164:SI=r163:SI
    Inserting insn reload after:
   42: r134:SI=r164:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 42:  (0) r  (1) r {*movsi}
      Creating newreg=165 from oldreg=134, assigning class GR_REGS to r165
   42: r165:SI=r164:SI
    Inserting insn reload after:
   43: r134:SI=r165:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 43:  (0) r  (1) r {*movsi}
      Creating newreg=166 from oldreg=134, assigning class GR_REGS to r166
   43: r166:SI=r165:SI
    Inserting insn reload after:
   44: r134:SI=r166:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 44:  (0) r  (1) r {*movsi}
      Creating newreg=167 from oldreg=134, assigning class GR_REGS to r167
   44: r167:SI=r166:SI
    Inserting insn reload after:
   45: r134:SI=r167:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 45:  (0) r  (1) r {*movsi}
      Creating newreg=168 from oldreg=134, assigning class GR_REGS to r168
   45: r168:SI=r167:SI
    Inserting insn reload after:
   46: r134:SI=r168:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 46:  (0) r  (1) r {*movsi}
      Creating newreg=169 from oldreg=134, assigning class GR_REGS to r169
   46: r169:SI=r168:SI
    Inserting insn reload after:
   47: r134:SI=r169:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 47:  (0) r  (1) r {*movsi}
      Creating newreg=170 from oldreg=134, assigning class GR_REGS to r170
   47: r170:SI=r169:SI
    Inserting insn reload after:
   48: r134:SI=r170:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 48:  (0) r  (1) r {*movsi}
      Creating newreg=171 from oldreg=134, assigning class GR_REGS to r171
   48: r171:SI=r170:SI
    Inserting insn reload after:
   49: r134:SI=r171:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 49:  (0) r  (1) r {*movsi}
      Creating newreg=172 from oldreg=134, assigning class GR_REGS to r172
   49: r172:SI=r171:SI
    Inserting insn reload after:
   50: r134:SI=r172:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 50:  (0) r  (1) r {*movsi}
      Creating newreg=173 from oldreg=134, assigning class GR_REGS to r173
   50: r173:SI=r172:SI
    Inserting insn reload after:
   51: r134:SI=r173:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 51:  (0) r  (1) r {*movsi}
      Creating newreg=174 from oldreg=134, assigning class GR_REGS to r174
   51: r174:SI=r173:SI
    Inserting insn reload after:
   52: r134:SI=r174:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 52:  (0) r  (1) r {*movsi}
      Creating newreg=175 from oldreg=134, assigning class GR_REGS to r175
   52: r175:SI=r174:SI
    Inserting insn reload after:
   53: r134:SI=r175:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 53:  (0) r  (1) r {*movsi}
      Creating newreg=176 from oldreg=134, assigning class GR_REGS to r176
   53: r176:SI=r175:SI
    Inserting insn reload after:
   54: r134:SI=r176:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 54:  (0) r  (1) r {*movsi}
      Creating newreg=177 from oldreg=134, assigning class GR_REGS to r177
   54: r177:SI=r176:SI
    Inserting insn reload after:
   55: r134:SI=r177:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 55:  (0) r  (1) r {*movsi}
      Creating newreg=178 from oldreg=134, assigning class GR_REGS to r178
   55: r178:SI=r177:SI
    Inserting insn reload after:
   56: r134:SI=r178:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 56:  (0) r  (1) r {*movsi}
      Creating newreg=179 from oldreg=134, assigning class GR_REGS to r179
   56: r179:SI=r178:SI
    Inserting insn reload after:
   57: r134:SI=r179:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 57:  (0) r  (1) r {*movsi}
      Creating newreg=180 from oldreg=134, assigning class GR_REGS to r180
   57: r180:SI=r179:SI
    Inserting insn reload after:
   58: r134:SI=r180:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 58:  (0) r  (1) r {*movsi}
      Creating newreg=181 from oldreg=134, assigning class GR_REGS to r181
   58: r181:SI=r180:SI
    Inserting insn reload after:
   59: r134:SI=r181:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 59:  (0) r  (1) r {*movsi}
      Creating newreg=182 from oldreg=134, assigning class GR_REGS to r182
   59: r182:SI=r181:SI
    Inserting insn reload after:
   60: r134:SI=r182:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 60:  (0) r  (1) r {*movsi}
      Creating newreg=183 from oldreg=134, assigning class GR_REGS to r183
   60: r183:SI=r182:SI
    Inserting insn reload after:
   61: r134:SI=r183:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 61:  (0) r  (1) r {*movsi}
      Creating newreg=184 from oldreg=134, assigning class GR_REGS to r184
   61: r184:SI=r183:SI
    Inserting insn reload after:
   62: r134:SI=r184:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 62:  (0) r  (1) r {*movsi}
      Creating newreg=185 from oldreg=134, assigning class GR_REGS to r185
   62: r185:SI=r184:SI
    Inserting insn reload after:
   63: r134:SI=r185:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 63:  (0) r  (1) r {*movsi}
      Creating newreg=186 from oldreg=134, assigning class GR_REGS to r186
   63: r186:SI=r185:SI
    Inserting insn reload after:
   64: r134:SI=r186:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 64:  (0) r  (1) r {*movsi}
      Creating newreg=187 from oldreg=134, assigning class GR_REGS to r187
   64: r187:SI=r186:SI
    Inserting insn reload after:
   65: r134:SI=r187:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 65:  (0) r  (1) r {*movsi}
      Creating newreg=188 from oldreg=134, assigning class GR_REGS to r188
   65: r188:SI=r187:SI
    Inserting insn reload after:
   66: r134:SI=r188:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 66:  (0) r  (1) r {*movsi}
      Creating newreg=189 from oldreg=134, assigning class GR_REGS to r189
   66: r189:SI=r188:SI
    Inserting insn reload after:
   67: r134:SI=r189:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 67:  (0) r  (1) r {*movsi}
      Creating newreg=190 from oldreg=134, assigning class GR_REGS to r190
   67: r190:SI=r189:SI
    Inserting insn reload after:
   68: r134:SI=r190:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 68:  (0) r  (1) r {*movsi}
      Creating newreg=191 from oldreg=134, assigning class GR_REGS to r191
   68: r191:SI=r190:SI
    Inserting insn reload after:
   69: r134:SI=r191:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 69:  (0) r  (1) r {*movsi}
      Creating newreg=192 from oldreg=134, assigning class GR_REGS to r192
   69: r192:SI=r191:SI
    Inserting insn reload after:
   70: r134:SI=r192:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 70:  (0) r  (1) r {*movsi}
      Creating newreg=193 from oldreg=134, assigning class GR_REGS to r193
   70: r193:SI=r192:SI
    Inserting insn reload after:
   71: r134:SI=r193:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 71:  (0) r  (1) r {*movsi}
      Creating newreg=194 from oldreg=134, assigning class GR_REGS to r194
   71: r194:SI=r193:SI
    Inserting insn reload after:
   72: r134:SI=r194:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 72:  (0) r  (1) r {*movsi}
      Creating newreg=195 from oldreg=134, assigning class GR_REGS to r195
   72: r195:SI=r194:SI
    Inserting insn reload after:
   73: r134:SI=r195:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 73:  (0) r  (1) r {*movsi}
      Creating newreg=196 from oldreg=134, assigning class GR_REGS to r196
   73: r196:SI=r195:SI
    Inserting insn reload after:
   74: r134:SI=r196:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 74:  (0) r  (1) r {*movsi}
      Creating newreg=197 from oldreg=134, assigning class GR_REGS to r197
   74: r197:SI=r196:SI
    Inserting insn reload after:
   75: r134:SI=r197:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 75:  (0) r  (1) r {*movsi}
      Creating newreg=198 from oldreg=134, assigning class GR_REGS to r198
   75: r198:SI=r197:SI
    Inserting insn reload after:
   76: r134:SI=r198:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 76:  (0) r  (1) r {*movsi}
      Creating newreg=199 from oldreg=134, assigning class GR_REGS to r199
   76: r199:SI=r198:SI
    Inserting insn reload after:
   77: r134:SI=r199:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 77:  (0) r  (1) r {*movsi}
      Creating newreg=200 from oldreg=134, assigning class GR_REGS to r200
   77: r200:SI=r199:SI
    Inserting insn reload after:
   78: r134:SI=r200:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 78:  (0) r  (1) r {*movsi}
      Creating newreg=201 from oldreg=134, assigning class GR_REGS to r201
   78: r201:SI=r200:SI
    Inserting insn reload after:
   79: r134:SI=r201:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 79:  (0) r  (1) r {*movsi}
      Creating newreg=202 from oldreg=134, assigning class GR_REGS to r202
   79: r202:SI=r201:SI
    Inserting insn reload after:
   80: r134:SI=r202:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 80:  (0) r  (1) r {*movsi}
      Creating newreg=203 from oldreg=134, assigning class GR_REGS to r203
   80: r203:SI=r202:SI
    Inserting insn reload after:
   81: r134:SI=r203:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 81:  (0) r  (1) r {*movsi}
      Creating newreg=204 from oldreg=134, assigning class GR_REGS to r204
   81: r204:SI=r203:SI
    Inserting insn reload after:
   82: r134:SI=r204:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 82:  (0) r  (1) r {*movsi}
      Creating newreg=205 from oldreg=134, assigning class GR_REGS to r205
   82: r205:SI=r204:SI
    Inserting insn reload after:
   83: r134:SI=r205:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 83:  (0) r  (1) r {*movsi}
      Creating newreg=206 from oldreg=134, assigning class GR_REGS to r206
   83: r206:SI=r205:SI
    Inserting insn reload after:
   84: r134:SI=r206:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 84:  (0) r  (1) r {*movsi}
      Creating newreg=207 from oldreg=134, assigning class GR_REGS to r207
   84: r207:SI=r206:SI
    Inserting insn reload after:
   85: r134:SI=r207:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 85:  (0) r  (1) r {*movsi}
      Creating newreg=208 from oldreg=134, assigning class GR_REGS to r208
   85: r208:SI=r207:SI
    Inserting insn reload after:
   86: r134:SI=r208:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 86:  (0) r  (1) r {*movsi}
      Creating newreg=209 from oldreg=134, assigning class GR_REGS to r209
   86: r209:SI=r208:SI
    Inserting insn reload after:
   87: r134:SI=r209:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 87:  (0) r  (1) r {*movsi}
      Creating newreg=210 from oldreg=134, assigning class GR_REGS to r210
   87: r210:SI=r209:SI
    Inserting insn reload after:
   88: r134:SI=r210:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 88:  (0) r  (1) r {*movsi}
      Creating newreg=211 from oldreg=134, assigning class GR_REGS to r211
   88: r211:SI=r210:SI
    Inserting insn reload after:
   89: r134:SI=r211:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 89:  (0) r  (1) r {*movsi}
      Creating newreg=212 from oldreg=134, assigning class GR_REGS to r212
   89: r212:SI=r211:SI
    Inserting insn reload after:
   90: r134:SI=r212:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 90:  (0) r  (1) r {*movsi}
      Creating newreg=213 from oldreg=134, assigning class GR_REGS to r213
   90: r213:SI=r212:SI
    Inserting insn reload after:
   91: r134:SI=r213:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 91:  (0) r  (1) r {*movsi}
      Creating newreg=214 from oldreg=134, assigning class GR_REGS to r214
   91: r214:SI=r213:SI
    Inserting insn reload after:
   92: r134:SI=r214:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 92:  (0) r  (1) r {*movsi}
      Creating newreg=215 from oldreg=134, assigning class GR_REGS to r215
   92: r215:SI=r214:SI
    Inserting insn reload after:
   93: r134:SI=r215:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 93:  (0) r  (1) r {*movsi}
      Creating newreg=216 from oldreg=134, assigning class GR_REGS to r216
   93: r216:SI=r215:SI
    Inserting insn reload after:
   94: r134:SI=r216:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 94:  (0) r  (1) r {*movsi}
      Creating newreg=217 from oldreg=134, assigning class GR_REGS to r217
   94: r217:SI=r216:SI
    Inserting insn reload after:
   95: r134:SI=r217:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 95:  (0) r  (1) r {*movsi}
      Creating newreg=218 from oldreg=134, assigning class GR_REGS to r218
   95: r218:SI=r217:SI
    Inserting insn reload after:
   96: r134:SI=r218:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 96:  (0) r  (1) r {*movsi}
      Creating newreg=219 from oldreg=134, assigning class GR_REGS to r219
   96: r219:SI=r218:SI
    Inserting insn reload after:
   97: r134:SI=r219:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 97:  (0) r  (1) r {*movsi}
      Creating newreg=220 from oldreg=134, assigning class GR_REGS to r220
   97: r220:SI=r219:SI
    Inserting insn reload after:
   98: r134:SI=r220:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 98:  (0) r  (1) r {*movsi}
      Creating newreg=221 from oldreg=134, assigning class GR_REGS to r221
   98: r221:SI=r220:SI
    Inserting insn reload after:
   99: r134:SI=r221:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 99:  (0) r  (1) r {*movsi}
      Creating newreg=222 from oldreg=134, assigning class GR_REGS to r222
   99: r222:SI=r221:SI
    Inserting insn reload after:
  100: r134:SI=r222:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 100:  (0) r  (1) r {*movsi}
      Creating newreg=223 from oldreg=134, assigning class GR_REGS to r223
  100: r223:SI=r222:SI
    Inserting insn reload after:
  101: r134:SI=r223:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 101:  (0) r  (1) r {*movsi}
      Creating newreg=224 from oldreg=134, assigning class GR_REGS to r224
  101: r224:SI=r223:SI
    Inserting insn reload after:
  102: r134:SI=r224:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 102:  (0) r  (1) r {*movsi}
      Creating newreg=225 from oldreg=134, assigning class GR_REGS to r225
  102: r225:SI=r224:SI
    Inserting insn reload after:
  103: r134:SI=r225:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 103:  (0) r  (1) r {*movsi}
      Creating newreg=226 from oldreg=134, assigning class GR_REGS to r226
  103: r226:SI=r225:SI
    Inserting insn reload after:
  104: r134:SI=r226:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 104:  (0) r  (1) r {*movsi}
      Creating newreg=227 from oldreg=134, assigning class GR_REGS to r227
  104: r227:SI=r226:SI
    Inserting insn reload after:
  105: r134:SI=r227:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 105:  (0) r  (1) r {*movsi}
      Creating newreg=228 from oldreg=134, assigning class GR_REGS to r228
  105: r228:SI=r227:SI
    Inserting insn reload after:
  106: r134:SI=r228:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 106:  (0) r  (1) r {*movsi}
      Creating newreg=229 from oldreg=134, assigning class GR_REGS to r229
  106: r229:SI=r228:SI
    Inserting insn reload after:
  107: r134:SI=r229:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 107:  (0) r  (1) r {*movsi}
      Creating newreg=230 from oldreg=134, assigning class GR_REGS to r230
  107: r230:SI=r229:SI
    Inserting insn reload after:
  108: r134:SI=r230:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 108:  (0) r  (1) r {*movsi}
      Creating newreg=231 from oldreg=134, assigning class GR_REGS to r231
  108: r231:SI=r230:SI
    Inserting insn reload after:
  109: r134:SI=r231:SI

            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=0: Bad operand -- refuse
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=611,losers=1,rld_nregs=1
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
	 Choosing alt 1 in insn 109:  (0) r  (1) r {*movsi}
      Creating newreg=232 from oldreg=134, assigning class GR_REGS to r232
  109: r232:SI=r231:SI
    Inserting insn reload after:
  110: r134:SI=r232:SI




EMERGENCY DUMP:



add

Dataflow summary:
;;  fully invalidated by EH 	 5 [BC] 6 [R6] 7 [R7] 8 [R8] 9 [R9] 10 [R10] 11 [R11] 12 [R12] 13 [R13] 14 [R14] 15 [R15]
;;  hardware regs used 	 2 [SP] 3 [RA]
;;  regular block artificial uses 	 2 [SP] 3 [RA] 4 [FP]
;;  eh block artificial uses 	 2 [SP] 3 [RA] 4 [FP]
;;  entry block defs 	 2 [SP] 3 [RA] 4 [FP] 5 [BC] 8 [R8] 9 [R9] 10 [R10] 11 [R11] 12 [R12] 13 [R13] 14 [R14] 15 [R15] 16 [R16] 17 [R17] 18 [R18] 19 [R19] 20 [R20] 21 [R21] 22 [R22] 23 [R23] 24 [R24] 25 [R25] 26 [R26] 27 [R27] 28 [R28] 29 [R29] 30 [R30] 31 [R31] 32 [R32] 33 [R34] 34 [R35] 35 [R36] 36 [R37] 37 [R38] 38 [R39] 39 [R40] 40 [R41] 41 [R42] 42 [R43] 43 [R44] 44 [R45] 45 [R46] 46 [R47] 47 [R48] 48 [R49] 49 [R50] 50 [R51] 51 [R52] 52 [R53] 53 [R54] 54 [R55] 55 [R56] 56 [R57] 57 [R58] 58 [R59] 59 [R60] 60 [R61] 61 [R62] 62 [R63] 63 [R64] 64 [R65] 65 [R66] 66 [R67] 67 [R68] 68 [R69] 69 [R70] 70 [R71] 71 [R72] 72 [R73] 73 [R74] 74 [R75] 75 [R76] 76 [R77] 77 [R78] 78 [R79] 79 [R80] 80 [R81] 81 [R82] 82 [R83] 83 [R84] 84 [R85] 85 [R86] 86 [R87] 87 [R88] 88 [R89] 89 [R90] 90 [R91] 91 [R92] 92 [R93] 93 [R94] 94 [R95] 95 [R96] 96 [R97] 97 [R98] 98 [R99] 99 [R100] 100 [R101] 101 [R102] 102 [R103] 103 [R104] 104 [R105] 105 [R106] 106 [R107] 107 [R108] 108 [R109] 109 [R110] 110 [R111] 111 [R112] 112 [R113] 113 [R114] 114 [R115] 115 [R116] 116 [R117] 117 [R118] 118 [R119] 119 [R120] 120 [R121] 121 [R122] 122 [R123] 123 [R124] 124 [R125] 125 [R126] 126 [R127] 127 [R128]
;;  exit block uses 	 2 [SP] 3 [RA] 4 [FP] 8 [R8]
;;  regs ever live 	 4 [FP] 5 [BC] 6 [R6] 8 [R8]
;;  ref usage 	r2={1d,2u} r3={1d,2u} r4={1d,2u} r5={1d} r8={2d,2u} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} 
;;    total ref usage 141{129d,12u,0e} in 98{98 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(2){ }u-1(3){ }u-1(4){ }}
;; lr  in  	 2 [SP] 3 [RA] 4 [FP]
;; lr  use 	 2 [SP] 3 [RA] 4 [FP]
;; lr  def 	 8 [R8] 134 135 136 137
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 20 2 NOTE_INSN_FUNCTION_BEG)
(insn 20 3 6 2 (set (reg:SI 142)
        (mem/c:SI (symbol_ref:SI ("a") [flags 0x2]  <var_decl 0x7f8c17260090 a>) [1 a+0 S4 A32])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 6 20 19 2 (set (reg:SI 141 [orig:134 a.0_1 ] [134])
        (reg:SI 142)) "test.c":3:12 54 {*movsi}
     (nil))
(insn 19 6 21 2 (set (reg:SI 143 [orig:134 a.0_1 ] [134])
        (reg:SI 141 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 21 19 22 2 (set (reg:SI 144 [orig:134 a.0_1 ] [134])
        (reg:SI 143 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 22 21 23 2 (set (reg:SI 145 [orig:134 a.0_1 ] [134])
        (reg:SI 144 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 23 22 24 2 (set (reg:SI 146 [orig:134 a.0_1 ] [134])
        (reg:SI 145 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 24 23 25 2 (set (reg:SI 147 [orig:134 a.0_1 ] [134])
        (reg:SI 146 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 25 24 26 2 (set (reg:SI 148 [orig:134 a.0_1 ] [134])
        (reg:SI 147 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 26 25 27 2 (set (reg:SI 149 [orig:134 a.0_1 ] [134])
        (reg:SI 148 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 27 26 28 2 (set (reg:SI 150 [orig:134 a.0_1 ] [134])
        (reg:SI 149 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 28 27 29 2 (set (reg:SI 151 [orig:134 a.0_1 ] [134])
        (reg:SI 150 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 29 28 30 2 (set (reg:SI 152 [orig:134 a.0_1 ] [134])
        (reg:SI 151 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 30 29 31 2 (set (reg:SI 153 [orig:134 a.0_1 ] [134])
        (reg:SI 152 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 31 30 32 2 (set (reg:SI 154 [orig:134 a.0_1 ] [134])
        (reg:SI 153 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 32 31 33 2 (set (reg:SI 155 [orig:134 a.0_1 ] [134])
        (reg:SI 154 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 33 32 34 2 (set (reg:SI 156 [orig:134 a.0_1 ] [134])
        (reg:SI 155 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 34 33 35 2 (set (reg:SI 157 [orig:134 a.0_1 ] [134])
        (reg:SI 156 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 35 34 36 2 (set (reg:SI 158 [orig:134 a.0_1 ] [134])
        (reg:SI 157 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 36 35 37 2 (set (reg:SI 159 [orig:134 a.0_1 ] [134])
        (reg:SI 158 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 37 36 38 2 (set (reg:SI 160 [orig:134 a.0_1 ] [134])
        (reg:SI 159 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 38 37 39 2 (set (reg:SI 161 [orig:134 a.0_1 ] [134])
        (reg:SI 160 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 39 38 40 2 (set (reg:SI 162 [orig:134 a.0_1 ] [134])
        (reg:SI 161 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 40 39 41 2 (set (reg:SI 163 [orig:134 a.0_1 ] [134])
        (reg:SI 162 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 41 40 42 2 (set (reg:SI 164 [orig:134 a.0_1 ] [134])
        (reg:SI 163 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 42 41 43 2 (set (reg:SI 165 [orig:134 a.0_1 ] [134])
        (reg:SI 164 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 43 42 44 2 (set (reg:SI 166 [orig:134 a.0_1 ] [134])
        (reg:SI 165 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 44 43 45 2 (set (reg:SI 167 [orig:134 a.0_1 ] [134])
        (reg:SI 166 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 45 44 46 2 (set (reg:SI 168 [orig:134 a.0_1 ] [134])
        (reg:SI 167 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 46 45 47 2 (set (reg:SI 169 [orig:134 a.0_1 ] [134])
        (reg:SI 168 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 47 46 48 2 (set (reg:SI 170 [orig:134 a.0_1 ] [134])
        (reg:SI 169 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 48 47 49 2 (set (reg:SI 171 [orig:134 a.0_1 ] [134])
        (reg:SI 170 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 49 48 50 2 (set (reg:SI 172 [orig:134 a.0_1 ] [134])
        (reg:SI 171 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 50 49 51 2 (set (reg:SI 173 [orig:134 a.0_1 ] [134])
        (reg:SI 172 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 51 50 52 2 (set (reg:SI 174 [orig:134 a.0_1 ] [134])
        (reg:SI 173 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 52 51 53 2 (set (reg:SI 175 [orig:134 a.0_1 ] [134])
        (reg:SI 174 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 53 52 54 2 (set (reg:SI 176 [orig:134 a.0_1 ] [134])
        (reg:SI 175 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 54 53 55 2 (set (reg:SI 177 [orig:134 a.0_1 ] [134])
        (reg:SI 176 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 55 54 56 2 (set (reg:SI 178 [orig:134 a.0_1 ] [134])
        (reg:SI 177 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 56 55 57 2 (set (reg:SI 179 [orig:134 a.0_1 ] [134])
        (reg:SI 178 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 57 56 58 2 (set (reg:SI 180 [orig:134 a.0_1 ] [134])
        (reg:SI 179 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 58 57 59 2 (set (reg:SI 181 [orig:134 a.0_1 ] [134])
        (reg:SI 180 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 59 58 60 2 (set (reg:SI 182 [orig:134 a.0_1 ] [134])
        (reg:SI 181 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 60 59 61 2 (set (reg:SI 183 [orig:134 a.0_1 ] [134])
        (reg:SI 182 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 61 60 62 2 (set (reg:SI 184 [orig:134 a.0_1 ] [134])
        (reg:SI 183 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 62 61 63 2 (set (reg:SI 185 [orig:134 a.0_1 ] [134])
        (reg:SI 184 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 63 62 64 2 (set (reg:SI 186 [orig:134 a.0_1 ] [134])
        (reg:SI 185 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 64 63 65 2 (set (reg:SI 187 [orig:134 a.0_1 ] [134])
        (reg:SI 186 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 65 64 66 2 (set (reg:SI 188 [orig:134 a.0_1 ] [134])
        (reg:SI 187 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 66 65 67 2 (set (reg:SI 189 [orig:134 a.0_1 ] [134])
        (reg:SI 188 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 67 66 68 2 (set (reg:SI 190 [orig:134 a.0_1 ] [134])
        (reg:SI 189 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 68 67 69 2 (set (reg:SI 191 [orig:134 a.0_1 ] [134])
        (reg:SI 190 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 69 68 70 2 (set (reg:SI 192 [orig:134 a.0_1 ] [134])
        (reg:SI 191 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 70 69 71 2 (set (reg:SI 193 [orig:134 a.0_1 ] [134])
        (reg:SI 192 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 71 70 72 2 (set (reg:SI 194 [orig:134 a.0_1 ] [134])
        (reg:SI 193 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 72 71 73 2 (set (reg:SI 195 [orig:134 a.0_1 ] [134])
        (reg:SI 194 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 73 72 74 2 (set (reg:SI 196 [orig:134 a.0_1 ] [134])
        (reg:SI 195 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 74 73 75 2 (set (reg:SI 197 [orig:134 a.0_1 ] [134])
        (reg:SI 196 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 75 74 76 2 (set (reg:SI 198 [orig:134 a.0_1 ] [134])
        (reg:SI 197 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 76 75 77 2 (set (reg:SI 199 [orig:134 a.0_1 ] [134])
        (reg:SI 198 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 77 76 78 2 (set (reg:SI 200 [orig:134 a.0_1 ] [134])
        (reg:SI 199 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 78 77 79 2 (set (reg:SI 201 [orig:134 a.0_1 ] [134])
        (reg:SI 200 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 79 78 80 2 (set (reg:SI 202 [orig:134 a.0_1 ] [134])
        (reg:SI 201 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 80 79 81 2 (set (reg:SI 203 [orig:134 a.0_1 ] [134])
        (reg:SI 202 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 81 80 82 2 (set (reg:SI 204 [orig:134 a.0_1 ] [134])
        (reg:SI 203 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 82 81 83 2 (set (reg:SI 205 [orig:134 a.0_1 ] [134])
        (reg:SI 204 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 83 82 84 2 (set (reg:SI 206 [orig:134 a.0_1 ] [134])
        (reg:SI 205 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 84 83 85 2 (set (reg:SI 207 [orig:134 a.0_1 ] [134])
        (reg:SI 206 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 85 84 86 2 (set (reg:SI 208 [orig:134 a.0_1 ] [134])
        (reg:SI 207 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 86 85 87 2 (set (reg:SI 209 [orig:134 a.0_1 ] [134])
        (reg:SI 208 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 87 86 88 2 (set (reg:SI 210 [orig:134 a.0_1 ] [134])
        (reg:SI 209 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 88 87 89 2 (set (reg:SI 211 [orig:134 a.0_1 ] [134])
        (reg:SI 210 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 89 88 90 2 (set (reg:SI 212 [orig:134 a.0_1 ] [134])
        (reg:SI 211 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 90 89 91 2 (set (reg:SI 213 [orig:134 a.0_1 ] [134])
        (reg:SI 212 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 91 90 92 2 (set (reg:SI 214 [orig:134 a.0_1 ] [134])
        (reg:SI 213 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 92 91 93 2 (set (reg:SI 215 [orig:134 a.0_1 ] [134])
        (reg:SI 214 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 93 92 94 2 (set (reg:SI 216 [orig:134 a.0_1 ] [134])
        (reg:SI 215 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 94 93 95 2 (set (reg:SI 217 [orig:134 a.0_1 ] [134])
        (reg:SI 216 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 95 94 96 2 (set (reg:SI 218 [orig:134 a.0_1 ] [134])
        (reg:SI 217 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 96 95 97 2 (set (reg:SI 219 [orig:134 a.0_1 ] [134])
        (reg:SI 218 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 97 96 98 2 (set (reg:SI 220 [orig:134 a.0_1 ] [134])
        (reg:SI 219 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 98 97 99 2 (set (reg:SI 221 [orig:134 a.0_1 ] [134])
        (reg:SI 220 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 99 98 100 2 (set (reg:SI 222 [orig:134 a.0_1 ] [134])
        (reg:SI 221 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 100 99 101 2 (set (reg:SI 223 [orig:134 a.0_1 ] [134])
        (reg:SI 222 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 101 100 102 2 (set (reg:SI 224 [orig:134 a.0_1 ] [134])
        (reg:SI 223 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 102 101 103 2 (set (reg:SI 225 [orig:134 a.0_1 ] [134])
        (reg:SI 224 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 103 102 104 2 (set (reg:SI 226 [orig:134 a.0_1 ] [134])
        (reg:SI 225 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 104 103 105 2 (set (reg:SI 227 [orig:134 a.0_1 ] [134])
        (reg:SI 226 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 105 104 106 2 (set (reg:SI 228 [orig:134 a.0_1 ] [134])
        (reg:SI 227 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 106 105 107 2 (set (reg:SI 229 [orig:134 a.0_1 ] [134])
        (reg:SI 228 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 107 106 108 2 (set (reg:SI 230 [orig:134 a.0_1 ] [134])
        (reg:SI 229 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 108 107 109 2 (set (reg:SI 231 [orig:134 a.0_1 ] [134])
        (reg:SI 230 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 109 108 110 2 (set (reg:SI 232 [orig:134 a.0_1 ] [134])
        (reg:SI 231 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 110 109 7 2 (set (reg:SI 134 [ a.0_1 ])
        (reg:SI 232 [orig:134 a.0_1 ] [134])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 7 110 8 2 (set (reg:SI 135 [ b.1_2 ])
        (mem/c:SI (symbol_ref:SI ("b") [flags 0x2]  <var_decl 0x7f8c17260120 b>) [1 b+0 S4 A32])) "test.c":3:12 54 {*movsi}
     (nil))
(insn 8 7 11 2 (set (reg:SI 136 [ _4 ])
        (plus:SI (reg:SI 134 [ a.0_1 ])
            (reg:SI 135 [ b.1_2 ]))) "test.c":3:12 4 {addsi3}
     (expr_list:REG_DEAD (reg:SI 135 [ b.1_2 ])
        (expr_list:REG_DEAD (reg:SI 134 [ a.0_1 ])
            (nil))))
(insn 11 8 15 2 (set (reg:SI 137 [ <retval> ])
        (reg:SI 136 [ _4 ])) "test.c":3:12 54 {*movsi}
     (expr_list:REG_DEAD (reg:SI 136 [ _4 ])
        (nil)))
(insn 15 11 16 2 (set (reg/f/i:SI 8 R8)
        (reg:SI 137 [ <retval> ])) "test.c":4:1 54 {*movsi}
     (expr_list:REG_DEAD (reg:SI 137 [ <retval> ])
        (nil)))
(insn 16 15 18 2 (use (reg/f/i:SI 8 R8)) "test.c":4:1 -1
     (nil))
;;  succ:       EXIT [always]  (FALLTHRU)
;; lr  out 	 2 [SP] 3 [RA] 4 [FP] 8 [R8]

(note 18 16 0 NOTE_INSN_DELETED)
