library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity generador_prueba is
    port (
        prueba : out std_logic_vector(1 downto 0)  -- Se√±al de salida de 2 bits
    );
end generador_prueba;

architecture Behavioral of generador_prueba is
begin
    process
    begin
       
        prueba <= "10";
        wait;  
    end process;
end Behavioral;
