// Seed: 144668846
module module_0;
  id_1 :
  assert property (@(posedge id_1 or id_1) id_1 * id_1 * id_1)
  else;
  assign module_1.id_22 = 0;
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    output wire id_2,
    input uwire id_3,
    input tri0 id_4,
    output uwire id_5,
    output wor id_6,
    output supply1 id_7,
    output wire id_8,
    input wire id_9,
    inout wire id_10,
    input supply0 id_11,
    input uwire id_12,
    input tri0 id_13,
    input tri id_14,
    input wand id_15,
    input tri id_16,
    input supply0 id_17,
    input wor id_18,
    output tri id_19,
    output wire id_20,
    output supply0 id_21,
    input uwire id_22,
    output supply0 id_23,
    output wor id_24,
    output tri id_25,
    input tri id_26,
    output wor id_27,
    input supply0 id_28,
    input supply0 id_29,
    input wand id_30,
    input tri1 id_31,
    output wire id_32,
    input wire id_33,
    input wor id_34,
    output uwire id_35,
    input supply0 id_36,
    input supply0 id_37,
    input wor id_38
);
  module_0 modCall_1 ();
  assign id_10 = -1'd0;
  and primCall (
      id_0,
      id_1,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_22,
      id_26,
      id_28,
      id_29,
      id_3,
      id_30,
      id_31,
      id_33,
      id_34,
      id_36,
      id_37,
      id_38,
      id_4,
      id_9
  );
  wire [~  -1 : 1] id_40;
endmodule
