-- ==============================================================
-- Generated by Dot2Vhdl ver. 2.0
-- File created: Tue Apr 11 17:25:55 2023

-- ==============================================================
library IEEE; 
use IEEE.std_logic_1164.all; 
use IEEE.numeric_std.all; 
use work.customTypes.all; 
-- ==============================================================
entity kernel_3mm is 
port (
	clk:  in std_logic;
	rst:  in std_logic;
	start_in:  in std_logic_vector (0 downto 0);
	start_valid:  in std_logic;
	start_ready:  out std_logic;
	end_out:  out std_logic_vector (0 downto 0);
	end_valid:  out std_logic;
	end_ready:  in std_logic;
	G_address0 : out std_logic_vector (31 downto 0);
	G_ce0 : out std_logic;
	G_we0 : out std_logic;
	G_dout0 : out std_logic_vector (31 downto 0);
	G_din0 : in std_logic_vector (31 downto 0);
	G_address1 : out std_logic_vector (31 downto 0);
	G_ce1 : out std_logic;
	G_we1 : out std_logic;
	G_dout1 : out std_logic_vector (31 downto 0);
	G_din1 : in std_logic_vector (31 downto 0);
	A_address0 : out std_logic_vector (31 downto 0);
	A_ce0 : out std_logic;
	A_we0 : out std_logic;
	A_dout0 : out std_logic_vector (31 downto 0);
	A_din0 : in std_logic_vector (31 downto 0);
	A_address1 : out std_logic_vector (31 downto 0);
	A_ce1 : out std_logic;
	A_we1 : out std_logic;
	A_dout1 : out std_logic_vector (31 downto 0);
	A_din1 : in std_logic_vector (31 downto 0);
	B_address0 : out std_logic_vector (31 downto 0);
	B_ce0 : out std_logic;
	B_we0 : out std_logic;
	B_dout0 : out std_logic_vector (31 downto 0);
	B_din0 : in std_logic_vector (31 downto 0);
	B_address1 : out std_logic_vector (31 downto 0);
	B_ce1 : out std_logic;
	B_we1 : out std_logic;
	B_dout1 : out std_logic_vector (31 downto 0);
	B_din1 : in std_logic_vector (31 downto 0);
	C_address0 : out std_logic_vector (31 downto 0);
	C_ce0 : out std_logic;
	C_we0 : out std_logic;
	C_dout0 : out std_logic_vector (31 downto 0);
	C_din0 : in std_logic_vector (31 downto 0);
	C_address1 : out std_logic_vector (31 downto 0);
	C_ce1 : out std_logic;
	C_we1 : out std_logic;
	C_dout1 : out std_logic_vector (31 downto 0);
	C_din1 : in std_logic_vector (31 downto 0);
	D_address0 : out std_logic_vector (31 downto 0);
	D_ce0 : out std_logic;
	D_we0 : out std_logic;
	D_dout0 : out std_logic_vector (31 downto 0);
	D_din0 : in std_logic_vector (31 downto 0);
	D_address1 : out std_logic_vector (31 downto 0);
	D_ce1 : out std_logic;
	D_we1 : out std_logic;
	D_dout1 : out std_logic_vector (31 downto 0);
	D_din1 : in std_logic_vector (31 downto 0);
	E_address0 : out std_logic_vector (31 downto 0);
	E_ce0 : out std_logic;
	E_we0 : out std_logic;
	E_dout0 : out std_logic_vector (31 downto 0);
	E_din0 : in std_logic_vector (31 downto 0);
	E_address1 : out std_logic_vector (31 downto 0);
	E_ce1 : out std_logic;
	E_we1 : out std_logic;
	E_dout1 : out std_logic_vector (31 downto 0);
	E_din1 : in std_logic_vector (31 downto 0);
	F_address0 : out std_logic_vector (31 downto 0);
	F_ce0 : out std_logic;
	F_we0 : out std_logic;
	F_dout0 : out std_logic_vector (31 downto 0);
	F_din0 : in std_logic_vector (31 downto 0);
	F_address1 : out std_logic_vector (31 downto 0);
	F_ce1 : out std_logic;
	F_we1 : out std_logic;
	F_dout1 : out std_logic_vector (31 downto 0);
	F_din1 : in std_logic_vector (31 downto 0));
end;

architecture behavioral of kernel_3mm is 

	signal brCst_block1_clk : std_logic;
	signal brCst_block1_rst : std_logic;
	signal brCst_block1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block1_pValidArray_0 : std_logic;
	signal brCst_block1_readyArray_0 : std_logic;
	signal brCst_block1_nReadyArray_0 : std_logic;
	signal brCst_block1_validArray_0 : std_logic;
	signal brCst_block1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_0_clk : std_logic;
	signal cst_0_rst : std_logic;
	signal cst_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_0_pValidArray_0 : std_logic;
	signal cst_0_readyArray_0 : std_logic;
	signal cst_0_nReadyArray_0 : std_logic;
	signal cst_0_validArray_0 : std_logic;
	signal cst_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branch_0_clk : std_logic;
	signal branch_0_rst : std_logic;
	signal branch_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_0_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_0_pValidArray_0 : std_logic;
	signal branch_0_pValidArray_1 : std_logic;
	signal branch_0_readyArray_0 : std_logic;
	signal branch_0_readyArray_1 : std_logic;
	signal branch_0_nReadyArray_0 : std_logic;
	signal branch_0_validArray_0 : std_logic;
	signal branch_0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_0_nReadyArray_1 : std_logic;
	signal branch_0_validArray_1 : std_logic;
	signal branch_0_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal start_0_clk : std_logic;
	signal start_0_rst : std_logic;
	signal start_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal start_0_pValidArray_0 : std_logic;
	signal start_0_readyArray_0 : std_logic;
	signal start_0_nReadyArray_0 : std_logic;
	signal start_0_validArray_0 : std_logic;
	signal start_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_49_clk : std_logic;
	signal forkC_49_rst : std_logic;
	signal forkC_49_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_49_pValidArray_0 : std_logic;
	signal forkC_49_readyArray_0 : std_logic;
	signal forkC_49_nReadyArray_0 : std_logic;
	signal forkC_49_validArray_0 : std_logic;
	signal forkC_49_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_49_nReadyArray_1 : std_logic;
	signal forkC_49_validArray_1 : std_logic;
	signal forkC_49_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_49_nReadyArray_2 : std_logic;
	signal forkC_49_validArray_2 : std_logic;
	signal forkC_49_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal branchC_36_clk : std_logic;
	signal branchC_36_rst : std_logic;
	signal branchC_36_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_36_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_36_pValidArray_0 : std_logic;
	signal branchC_36_pValidArray_1 : std_logic;
	signal branchC_36_readyArray_0 : std_logic;
	signal branchC_36_readyArray_1 : std_logic;
	signal branchC_36_nReadyArray_0 : std_logic;
	signal branchC_36_validArray_0 : std_logic;
	signal branchC_36_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_36_nReadyArray_1 : std_logic;
	signal branchC_36_validArray_1 : std_logic;
	signal branchC_36_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork_50_clk : std_logic;
	signal fork_50_rst : std_logic;
	signal fork_50_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_50_pValidArray_0 : std_logic;
	signal fork_50_readyArray_0 : std_logic;
	signal fork_50_nReadyArray_0 : std_logic;
	signal fork_50_validArray_0 : std_logic;
	signal fork_50_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_50_nReadyArray_1 : std_logic;
	signal fork_50_validArray_1 : std_logic;
	signal fork_50_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal Buffer_24_clk : std_logic;
	signal Buffer_24_rst : std_logic;
	signal Buffer_24_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_24_pValidArray_0 : std_logic;
	signal Buffer_24_readyArray_0 : std_logic;
	signal Buffer_24_nReadyArray_0 : std_logic;
	signal Buffer_24_validArray_0 : std_logic;
	signal Buffer_24_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_40_clk : std_logic;
	signal Buffer_40_rst : std_logic;
	signal Buffer_40_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_40_pValidArray_0 : std_logic;
	signal Buffer_40_readyArray_0 : std_logic;
	signal Buffer_40_nReadyArray_0 : std_logic;
	signal Buffer_40_validArray_0 : std_logic;
	signal Buffer_40_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_1_clk : std_logic;
	signal phi_1_rst : std_logic;
	signal phi_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_1_dataInArray_1 : std_logic_vector(3 downto 0);
	signal phi_1_dataInArray_2 : std_logic_vector(3 downto 0);
	signal phi_1_pValidArray_0 : std_logic;
	signal phi_1_pValidArray_1 : std_logic;
	signal phi_1_pValidArray_2 : std_logic;
	signal phi_1_readyArray_0 : std_logic;
	signal phi_1_readyArray_1 : std_logic;
	signal phi_1_readyArray_2 : std_logic;
	signal phi_1_nReadyArray_0 : std_logic;
	signal phi_1_validArray_0 : std_logic;
	signal phi_1_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal brCst_block2_clk : std_logic;
	signal brCst_block2_rst : std_logic;
	signal brCst_block2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block2_pValidArray_0 : std_logic;
	signal brCst_block2_readyArray_0 : std_logic;
	signal brCst_block2_nReadyArray_0 : std_logic;
	signal brCst_block2_validArray_0 : std_logic;
	signal brCst_block2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_1_clk : std_logic;
	signal cst_1_rst : std_logic;
	signal cst_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_1_pValidArray_0 : std_logic;
	signal cst_1_readyArray_0 : std_logic;
	signal cst_1_nReadyArray_0 : std_logic;
	signal cst_1_validArray_0 : std_logic;
	signal cst_1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branch_1_clk : std_logic;
	signal branch_1_rst : std_logic;
	signal branch_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_1_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_1_pValidArray_0 : std_logic;
	signal branch_1_pValidArray_1 : std_logic;
	signal branch_1_readyArray_0 : std_logic;
	signal branch_1_readyArray_1 : std_logic;
	signal branch_1_nReadyArray_0 : std_logic;
	signal branch_1_validArray_0 : std_logic;
	signal branch_1_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_1_nReadyArray_1 : std_logic;
	signal branch_1_validArray_1 : std_logic;
	signal branch_1_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branch_2_clk : std_logic;
	signal branch_2_rst : std_logic;
	signal branch_2_dataInArray_0 : std_logic_vector(3 downto 0);
	signal branch_2_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_2_pValidArray_0 : std_logic;
	signal branch_2_pValidArray_1 : std_logic;
	signal branch_2_readyArray_0 : std_logic;
	signal branch_2_readyArray_1 : std_logic;
	signal branch_2_nReadyArray_0 : std_logic;
	signal branch_2_validArray_0 : std_logic;
	signal branch_2_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal branch_2_nReadyArray_1 : std_logic;
	signal branch_2_validArray_1 : std_logic;
	signal branch_2_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal fork_31_clk : std_logic;
	signal fork_31_rst : std_logic;
	signal fork_31_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_31_pValidArray_0 : std_logic;
	signal fork_31_readyArray_0 : std_logic;
	signal fork_31_nReadyArray_0 : std_logic;
	signal fork_31_validArray_0 : std_logic;
	signal fork_31_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_31_nReadyArray_1 : std_logic;
	signal fork_31_validArray_1 : std_logic;
	signal fork_31_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_31_nReadyArray_2 : std_logic;
	signal fork_31_validArray_2 : std_logic;
	signal fork_31_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal phiC_18_clk : std_logic;
	signal phiC_18_rst : std_logic;
	signal phiC_18_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_18_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_18_pValidArray_0 : std_logic;
	signal phiC_18_pValidArray_1 : std_logic;
	signal phiC_18_readyArray_0 : std_logic;
	signal phiC_18_readyArray_1 : std_logic;
	signal phiC_18_nReadyArray_0 : std_logic;
	signal phiC_18_validArray_0 : std_logic;
	signal phiC_18_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_18_nReadyArray_1 : std_logic;
	signal phiC_18_validArray_1 : std_logic;
	signal phiC_18_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal forkC_51_clk : std_logic;
	signal forkC_51_rst : std_logic;
	signal forkC_51_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_51_pValidArray_0 : std_logic;
	signal forkC_51_readyArray_0 : std_logic;
	signal forkC_51_nReadyArray_0 : std_logic;
	signal forkC_51_validArray_0 : std_logic;
	signal forkC_51_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_51_nReadyArray_1 : std_logic;
	signal forkC_51_validArray_1 : std_logic;
	signal forkC_51_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_51_nReadyArray_2 : std_logic;
	signal forkC_51_validArray_2 : std_logic;
	signal forkC_51_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal branchC_37_clk : std_logic;
	signal branchC_37_rst : std_logic;
	signal branchC_37_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_37_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_37_pValidArray_0 : std_logic;
	signal branchC_37_pValidArray_1 : std_logic;
	signal branchC_37_readyArray_0 : std_logic;
	signal branchC_37_readyArray_1 : std_logic;
	signal branchC_37_nReadyArray_0 : std_logic;
	signal branchC_37_validArray_0 : std_logic;
	signal branchC_37_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_37_nReadyArray_1 : std_logic;
	signal branchC_37_validArray_1 : std_logic;
	signal branchC_37_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal Buffer_1_clk : std_logic;
	signal Buffer_1_rst : std_logic;
	signal Buffer_1_dataInArray_0 : std_logic_vector(3 downto 0);
	signal Buffer_1_pValidArray_0 : std_logic;
	signal Buffer_1_readyArray_0 : std_logic;
	signal Buffer_1_nReadyArray_0 : std_logic;
	signal Buffer_1_validArray_0 : std_logic;
	signal Buffer_1_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_41_clk : std_logic;
	signal Buffer_41_rst : std_logic;
	signal Buffer_41_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_41_pValidArray_0 : std_logic;
	signal Buffer_41_readyArray_0 : std_logic;
	signal Buffer_41_nReadyArray_0 : std_logic;
	signal Buffer_41_validArray_0 : std_logic;
	signal Buffer_41_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_3_clk : std_logic;
	signal phi_3_rst : std_logic;
	signal phi_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_3_dataInArray_1 : std_logic_vector(3 downto 0);
	signal phi_3_dataInArray_2 : std_logic_vector(3 downto 0);
	signal phi_3_pValidArray_0 : std_logic;
	signal phi_3_pValidArray_1 : std_logic;
	signal phi_3_pValidArray_2 : std_logic;
	signal phi_3_readyArray_0 : std_logic;
	signal phi_3_readyArray_1 : std_logic;
	signal phi_3_readyArray_2 : std_logic;
	signal phi_3_nReadyArray_0 : std_logic;
	signal phi_3_validArray_0 : std_logic;
	signal phi_3_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal zext_4_clk : std_logic;
	signal zext_4_rst : std_logic;
	signal zext_4_dataInArray_0 : std_logic_vector(3 downto 0);
	signal zext_4_pValidArray_0 : std_logic;
	signal zext_4_readyArray_0 : std_logic;
	signal zext_4_nReadyArray_0 : std_logic;
	signal zext_4_validArray_0 : std_logic;
	signal zext_4_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal zext_5_clk : std_logic;
	signal zext_5_rst : std_logic;
	signal zext_5_dataInArray_0 : std_logic_vector(3 downto 0);
	signal zext_5_pValidArray_0 : std_logic;
	signal zext_5_readyArray_0 : std_logic;
	signal zext_5_nReadyArray_0 : std_logic;
	signal zext_5_validArray_0 : std_logic;
	signal zext_5_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal getelementptr_6_clk : std_logic;
	signal getelementptr_6_rst : std_logic;
	signal getelementptr_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal getelementptr_6_dataInArray_1 : std_logic_vector(31 downto 0);
	signal getelementptr_6_dataInArray_2 : std_logic_vector(31 downto 0);
	signal getelementptr_6_pValidArray_0 : std_logic;
	signal getelementptr_6_pValidArray_1 : std_logic;
	signal getelementptr_6_pValidArray_2 : std_logic;
	signal getelementptr_6_readyArray_0 : std_logic;
	signal getelementptr_6_readyArray_1 : std_logic;
	signal getelementptr_6_readyArray_2 : std_logic;
	signal getelementptr_6_nReadyArray_0 : std_logic;
	signal getelementptr_6_validArray_0 : std_logic;
	signal getelementptr_6_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_2_clk : std_logic;
	signal cst_2_rst : std_logic;
	signal cst_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_2_pValidArray_0 : std_logic;
	signal cst_2_readyArray_0 : std_logic;
	signal cst_2_nReadyArray_0 : std_logic;
	signal cst_2_validArray_0 : std_logic;
	signal cst_2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal store_0_clk : std_logic;
	signal store_0_rst : std_logic;
	signal store_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal store_0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal store_0_pValidArray_0 : std_logic;
	signal store_0_pValidArray_1 : std_logic;
	signal store_0_readyArray_0 : std_logic;
	signal store_0_readyArray_1 : std_logic;
	signal store_0_nReadyArray_0 : std_logic;
	signal store_0_validArray_0 : std_logic;
	signal store_0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal store_0_nReadyArray_1 : std_logic;
	signal store_0_validArray_1 : std_logic;
	signal store_0_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal brCst_block3_clk : std_logic;
	signal brCst_block3_rst : std_logic;
	signal brCst_block3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block3_pValidArray_0 : std_logic;
	signal brCst_block3_readyArray_0 : std_logic;
	signal brCst_block3_nReadyArray_0 : std_logic;
	signal brCst_block3_validArray_0 : std_logic;
	signal brCst_block3_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_3_clk : std_logic;
	signal cst_3_rst : std_logic;
	signal cst_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_3_pValidArray_0 : std_logic;
	signal cst_3_readyArray_0 : std_logic;
	signal cst_3_nReadyArray_0 : std_logic;
	signal cst_3_validArray_0 : std_logic;
	signal cst_3_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_30_clk : std_logic;
	signal cst_30_rst : std_logic;
	signal cst_30_dataInArray_0 : std_logic_vector(3 downto 0);
	signal cst_30_pValidArray_0 : std_logic;
	signal cst_30_readyArray_0 : std_logic;
	signal cst_30_nReadyArray_0 : std_logic;
	signal cst_30_validArray_0 : std_logic;
	signal cst_30_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal phi_n1_clk : std_logic;
	signal phi_n1_rst : std_logic;
	signal phi_n1_dataInArray_0 : std_logic_vector(3 downto 0);
	signal phi_n1_dataInArray_1 : std_logic_vector(3 downto 0);
	signal phi_n1_pValidArray_0 : std_logic;
	signal phi_n1_pValidArray_1 : std_logic;
	signal phi_n1_readyArray_0 : std_logic;
	signal phi_n1_readyArray_1 : std_logic;
	signal phi_n1_nReadyArray_0 : std_logic;
	signal phi_n1_validArray_0 : std_logic;
	signal phi_n1_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal fork_0_clk : std_logic;
	signal fork_0_rst : std_logic;
	signal fork_0_dataInArray_0 : std_logic_vector(3 downto 0);
	signal fork_0_pValidArray_0 : std_logic;
	signal fork_0_readyArray_0 : std_logic;
	signal fork_0_nReadyArray_0 : std_logic;
	signal fork_0_validArray_0 : std_logic;
	signal fork_0_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal fork_0_nReadyArray_1 : std_logic;
	signal fork_0_validArray_1 : std_logic;
	signal fork_0_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal fork_18_clk : std_logic;
	signal fork_18_rst : std_logic;
	signal fork_18_dataInArray_0 : std_logic_vector(3 downto 0);
	signal fork_18_pValidArray_0 : std_logic;
	signal fork_18_readyArray_0 : std_logic;
	signal fork_18_nReadyArray_0 : std_logic;
	signal fork_18_validArray_0 : std_logic;
	signal fork_18_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal fork_18_nReadyArray_1 : std_logic;
	signal fork_18_validArray_1 : std_logic;
	signal fork_18_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal branch_3_clk : std_logic;
	signal branch_3_rst : std_logic;
	signal branch_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_3_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_3_pValidArray_0 : std_logic;
	signal branch_3_pValidArray_1 : std_logic;
	signal branch_3_readyArray_0 : std_logic;
	signal branch_3_readyArray_1 : std_logic;
	signal branch_3_nReadyArray_0 : std_logic;
	signal branch_3_validArray_0 : std_logic;
	signal branch_3_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_3_nReadyArray_1 : std_logic;
	signal branch_3_validArray_1 : std_logic;
	signal branch_3_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branch_4_clk : std_logic;
	signal branch_4_rst : std_logic;
	signal branch_4_dataInArray_0 : std_logic_vector(3 downto 0);
	signal branch_4_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_4_pValidArray_0 : std_logic;
	signal branch_4_pValidArray_1 : std_logic;
	signal branch_4_readyArray_0 : std_logic;
	signal branch_4_readyArray_1 : std_logic;
	signal branch_4_nReadyArray_0 : std_logic;
	signal branch_4_validArray_0 : std_logic;
	signal branch_4_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal branch_4_nReadyArray_1 : std_logic;
	signal branch_4_validArray_1 : std_logic;
	signal branch_4_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal branch_5_clk : std_logic;
	signal branch_5_rst : std_logic;
	signal branch_5_dataInArray_0 : std_logic_vector(3 downto 0);
	signal branch_5_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_5_pValidArray_0 : std_logic;
	signal branch_5_pValidArray_1 : std_logic;
	signal branch_5_readyArray_0 : std_logic;
	signal branch_5_readyArray_1 : std_logic;
	signal branch_5_nReadyArray_0 : std_logic;
	signal branch_5_validArray_0 : std_logic;
	signal branch_5_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal branch_5_nReadyArray_1 : std_logic;
	signal branch_5_validArray_1 : std_logic;
	signal branch_5_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal fork_32_clk : std_logic;
	signal fork_32_rst : std_logic;
	signal fork_32_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_32_pValidArray_0 : std_logic;
	signal fork_32_readyArray_0 : std_logic;
	signal fork_32_nReadyArray_0 : std_logic;
	signal fork_32_validArray_0 : std_logic;
	signal fork_32_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_32_nReadyArray_1 : std_logic;
	signal fork_32_validArray_1 : std_logic;
	signal fork_32_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_32_nReadyArray_2 : std_logic;
	signal fork_32_validArray_2 : std_logic;
	signal fork_32_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_32_nReadyArray_3 : std_logic;
	signal fork_32_validArray_3 : std_logic;
	signal fork_32_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal cst_42_clk : std_logic;
	signal cst_42_rst : std_logic;
	signal cst_42_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_42_pValidArray_0 : std_logic;
	signal cst_42_readyArray_0 : std_logic;
	signal cst_42_nReadyArray_0 : std_logic;
	signal cst_42_validArray_0 : std_logic;
	signal cst_42_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phiC_19_clk : std_logic;
	signal phiC_19_rst : std_logic;
	signal phiC_19_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_19_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_19_pValidArray_0 : std_logic;
	signal phiC_19_pValidArray_1 : std_logic;
	signal phiC_19_readyArray_0 : std_logic;
	signal phiC_19_readyArray_1 : std_logic;
	signal phiC_19_nReadyArray_0 : std_logic;
	signal phiC_19_validArray_0 : std_logic;
	signal phiC_19_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_19_nReadyArray_1 : std_logic;
	signal phiC_19_validArray_1 : std_logic;
	signal phiC_19_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal forkC_52_clk : std_logic;
	signal forkC_52_rst : std_logic;
	signal forkC_52_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_52_pValidArray_0 : std_logic;
	signal forkC_52_readyArray_0 : std_logic;
	signal forkC_52_nReadyArray_0 : std_logic;
	signal forkC_52_validArray_0 : std_logic;
	signal forkC_52_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_52_nReadyArray_1 : std_logic;
	signal forkC_52_validArray_1 : std_logic;
	signal forkC_52_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_52_nReadyArray_2 : std_logic;
	signal forkC_52_validArray_2 : std_logic;
	signal forkC_52_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal forkC_52_nReadyArray_3 : std_logic;
	signal forkC_52_validArray_3 : std_logic;
	signal forkC_52_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal forkC_52_nReadyArray_4 : std_logic;
	signal forkC_52_validArray_4 : std_logic;
	signal forkC_52_dataOutArray_4 : std_logic_vector(0 downto 0);
	signal forkC_52_nReadyArray_5 : std_logic;
	signal forkC_52_validArray_5 : std_logic;
	signal forkC_52_dataOutArray_5 : std_logic_vector(0 downto 0);

	signal branchC_38_clk : std_logic;
	signal branchC_38_rst : std_logic;
	signal branchC_38_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_38_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_38_pValidArray_0 : std_logic;
	signal branchC_38_pValidArray_1 : std_logic;
	signal branchC_38_readyArray_0 : std_logic;
	signal branchC_38_readyArray_1 : std_logic;
	signal branchC_38_nReadyArray_0 : std_logic;
	signal branchC_38_validArray_0 : std_logic;
	signal branchC_38_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_38_nReadyArray_1 : std_logic;
	signal branchC_38_validArray_1 : std_logic;
	signal branchC_38_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_18_clk : std_logic;
	signal source_18_rst : std_logic;
	signal source_18_nReadyArray_0 : std_logic;
	signal source_18_validArray_0 : std_logic;
	signal source_18_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_42_clk : std_logic;
	signal Buffer_42_rst : std_logic;
	signal Buffer_42_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_42_pValidArray_0 : std_logic;
	signal Buffer_42_readyArray_0 : std_logic;
	signal Buffer_42_nReadyArray_0 : std_logic;
	signal Buffer_42_validArray_0 : std_logic;
	signal Buffer_42_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_8_clk : std_logic;
	signal phi_8_rst : std_logic;
	signal phi_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_8_dataInArray_1 : std_logic_vector(3 downto 0);
	signal phi_8_dataInArray_2 : std_logic_vector(3 downto 0);
	signal phi_8_pValidArray_0 : std_logic;
	signal phi_8_pValidArray_1 : std_logic;
	signal phi_8_pValidArray_2 : std_logic;
	signal phi_8_readyArray_0 : std_logic;
	signal phi_8_readyArray_1 : std_logic;
	signal phi_8_readyArray_2 : std_logic;
	signal phi_8_nReadyArray_0 : std_logic;
	signal phi_8_validArray_0 : std_logic;
	signal phi_8_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal zext_9_clk : std_logic;
	signal zext_9_rst : std_logic;
	signal zext_9_dataInArray_0 : std_logic_vector(3 downto 0);
	signal zext_9_pValidArray_0 : std_logic;
	signal zext_9_readyArray_0 : std_logic;
	signal zext_9_nReadyArray_0 : std_logic;
	signal zext_9_validArray_0 : std_logic;
	signal zext_9_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal zext_10_clk : std_logic;
	signal zext_10_rst : std_logic;
	signal zext_10_dataInArray_0 : std_logic_vector(3 downto 0);
	signal zext_10_pValidArray_0 : std_logic;
	signal zext_10_readyArray_0 : std_logic;
	signal zext_10_nReadyArray_0 : std_logic;
	signal zext_10_validArray_0 : std_logic;
	signal zext_10_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal getelementptr_11_clk : std_logic;
	signal getelementptr_11_rst : std_logic;
	signal getelementptr_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal getelementptr_11_dataInArray_1 : std_logic_vector(31 downto 0);
	signal getelementptr_11_dataInArray_2 : std_logic_vector(31 downto 0);
	signal getelementptr_11_pValidArray_0 : std_logic;
	signal getelementptr_11_pValidArray_1 : std_logic;
	signal getelementptr_11_pValidArray_2 : std_logic;
	signal getelementptr_11_readyArray_0 : std_logic;
	signal getelementptr_11_readyArray_1 : std_logic;
	signal getelementptr_11_readyArray_2 : std_logic;
	signal getelementptr_11_nReadyArray_0 : std_logic;
	signal getelementptr_11_validArray_0 : std_logic;
	signal getelementptr_11_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_12_clk : std_logic;
	signal load_12_rst : std_logic;
	signal load_12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_12_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_12_pValidArray_0 : std_logic;
	signal load_12_pValidArray_1 : std_logic;
	signal load_12_readyArray_0 : std_logic;
	signal load_12_readyArray_1 : std_logic;
	signal load_12_nReadyArray_0 : std_logic;
	signal load_12_validArray_0 : std_logic;
	signal load_12_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_12_nReadyArray_1 : std_logic;
	signal load_12_validArray_1 : std_logic;
	signal load_12_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal zext_13_clk : std_logic;
	signal zext_13_rst : std_logic;
	signal zext_13_dataInArray_0 : std_logic_vector(3 downto 0);
	signal zext_13_pValidArray_0 : std_logic;
	signal zext_13_readyArray_0 : std_logic;
	signal zext_13_nReadyArray_0 : std_logic;
	signal zext_13_validArray_0 : std_logic;
	signal zext_13_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal zext_14_clk : std_logic;
	signal zext_14_rst : std_logic;
	signal zext_14_dataInArray_0 : std_logic_vector(3 downto 0);
	signal zext_14_pValidArray_0 : std_logic;
	signal zext_14_readyArray_0 : std_logic;
	signal zext_14_nReadyArray_0 : std_logic;
	signal zext_14_validArray_0 : std_logic;
	signal zext_14_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal getelementptr_15_clk : std_logic;
	signal getelementptr_15_rst : std_logic;
	signal getelementptr_15_dataInArray_0 : std_logic_vector(31 downto 0);
	signal getelementptr_15_dataInArray_1 : std_logic_vector(31 downto 0);
	signal getelementptr_15_dataInArray_2 : std_logic_vector(31 downto 0);
	signal getelementptr_15_pValidArray_0 : std_logic;
	signal getelementptr_15_pValidArray_1 : std_logic;
	signal getelementptr_15_pValidArray_2 : std_logic;
	signal getelementptr_15_readyArray_0 : std_logic;
	signal getelementptr_15_readyArray_1 : std_logic;
	signal getelementptr_15_readyArray_2 : std_logic;
	signal getelementptr_15_nReadyArray_0 : std_logic;
	signal getelementptr_15_validArray_0 : std_logic;
	signal getelementptr_15_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_16_clk : std_logic;
	signal load_16_rst : std_logic;
	signal load_16_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_16_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_16_pValidArray_0 : std_logic;
	signal load_16_pValidArray_1 : std_logic;
	signal load_16_readyArray_0 : std_logic;
	signal load_16_readyArray_1 : std_logic;
	signal load_16_nReadyArray_0 : std_logic;
	signal load_16_validArray_0 : std_logic;
	signal load_16_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_16_nReadyArray_1 : std_logic;
	signal load_16_validArray_1 : std_logic;
	signal load_16_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal mul_17_clk : std_logic;
	signal mul_17_rst : std_logic;
	signal mul_17_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mul_17_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mul_17_pValidArray_0 : std_logic;
	signal mul_17_pValidArray_1 : std_logic;
	signal mul_17_readyArray_0 : std_logic;
	signal mul_17_readyArray_1 : std_logic;
	signal mul_17_nReadyArray_0 : std_logic;
	signal mul_17_validArray_0 : std_logic;
	signal mul_17_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal zext_18_clk : std_logic;
	signal zext_18_rst : std_logic;
	signal zext_18_dataInArray_0 : std_logic_vector(3 downto 0);
	signal zext_18_pValidArray_0 : std_logic;
	signal zext_18_readyArray_0 : std_logic;
	signal zext_18_nReadyArray_0 : std_logic;
	signal zext_18_validArray_0 : std_logic;
	signal zext_18_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal zext_19_clk : std_logic;
	signal zext_19_rst : std_logic;
	signal zext_19_dataInArray_0 : std_logic_vector(3 downto 0);
	signal zext_19_pValidArray_0 : std_logic;
	signal zext_19_readyArray_0 : std_logic;
	signal zext_19_nReadyArray_0 : std_logic;
	signal zext_19_validArray_0 : std_logic;
	signal zext_19_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal getelementptr_20_clk : std_logic;
	signal getelementptr_20_rst : std_logic;
	signal getelementptr_20_dataInArray_0 : std_logic_vector(31 downto 0);
	signal getelementptr_20_dataInArray_1 : std_logic_vector(31 downto 0);
	signal getelementptr_20_dataInArray_2 : std_logic_vector(31 downto 0);
	signal getelementptr_20_pValidArray_0 : std_logic;
	signal getelementptr_20_pValidArray_1 : std_logic;
	signal getelementptr_20_pValidArray_2 : std_logic;
	signal getelementptr_20_readyArray_0 : std_logic;
	signal getelementptr_20_readyArray_1 : std_logic;
	signal getelementptr_20_readyArray_2 : std_logic;
	signal getelementptr_20_nReadyArray_0 : std_logic;
	signal getelementptr_20_validArray_0 : std_logic;
	signal getelementptr_20_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_21_clk : std_logic;
	signal load_21_rst : std_logic;
	signal load_21_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_21_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_21_pValidArray_0 : std_logic;
	signal load_21_pValidArray_1 : std_logic;
	signal load_21_readyArray_0 : std_logic;
	signal load_21_readyArray_1 : std_logic;
	signal load_21_nReadyArray_0 : std_logic;
	signal load_21_validArray_0 : std_logic;
	signal load_21_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_21_nReadyArray_1 : std_logic;
	signal load_21_validArray_1 : std_logic;
	signal load_21_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal add_22_clk : std_logic;
	signal add_22_rst : std_logic;
	signal add_22_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_22_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_22_pValidArray_0 : std_logic;
	signal add_22_pValidArray_1 : std_logic;
	signal add_22_readyArray_0 : std_logic;
	signal add_22_readyArray_1 : std_logic;
	signal add_22_nReadyArray_0 : std_logic;
	signal add_22_validArray_0 : std_logic;
	signal add_22_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal store_1_clk : std_logic;
	signal store_1_rst : std_logic;
	signal store_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal store_1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal store_1_pValidArray_0 : std_logic;
	signal store_1_pValidArray_1 : std_logic;
	signal store_1_readyArray_0 : std_logic;
	signal store_1_readyArray_1 : std_logic;
	signal store_1_nReadyArray_0 : std_logic;
	signal store_1_validArray_0 : std_logic;
	signal store_1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal store_1_nReadyArray_1 : std_logic;
	signal store_1_validArray_1 : std_logic;
	signal store_1_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cst_4_clk : std_logic;
	signal cst_4_rst : std_logic;
	signal cst_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_4_pValidArray_0 : std_logic;
	signal cst_4_readyArray_0 : std_logic;
	signal cst_4_nReadyArray_0 : std_logic;
	signal cst_4_validArray_0 : std_logic;
	signal cst_4_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal add_23_clk : std_logic;
	signal add_23_rst : std_logic;
	signal add_23_dataInArray_0 : std_logic_vector(3 downto 0);
	signal add_23_dataInArray_1 : std_logic_vector(3 downto 0);
	signal add_23_pValidArray_0 : std_logic;
	signal add_23_pValidArray_1 : std_logic;
	signal add_23_readyArray_0 : std_logic;
	signal add_23_readyArray_1 : std_logic;
	signal add_23_nReadyArray_0 : std_logic;
	signal add_23_validArray_0 : std_logic;
	signal add_23_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal cst_5_clk : std_logic;
	signal cst_5_rst : std_logic;
	signal cst_5_dataInArray_0 : std_logic_vector(3 downto 0);
	signal cst_5_pValidArray_0 : std_logic;
	signal cst_5_readyArray_0 : std_logic;
	signal cst_5_nReadyArray_0 : std_logic;
	signal cst_5_validArray_0 : std_logic;
	signal cst_5_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal icmp_24_clk : std_logic;
	signal icmp_24_rst : std_logic;
	signal icmp_24_dataInArray_0 : std_logic_vector(3 downto 0);
	signal icmp_24_dataInArray_1 : std_logic_vector(3 downto 0);
	signal icmp_24_pValidArray_0 : std_logic;
	signal icmp_24_pValidArray_1 : std_logic;
	signal icmp_24_readyArray_0 : std_logic;
	signal icmp_24_readyArray_1 : std_logic;
	signal icmp_24_nReadyArray_0 : std_logic;
	signal icmp_24_validArray_0 : std_logic;
	signal icmp_24_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_31_clk : std_logic;
	signal cst_31_rst : std_logic;
	signal cst_31_dataInArray_0 : std_logic_vector(3 downto 0);
	signal cst_31_pValidArray_0 : std_logic;
	signal cst_31_readyArray_0 : std_logic;
	signal cst_31_nReadyArray_0 : std_logic;
	signal cst_31_validArray_0 : std_logic;
	signal cst_31_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal cst_32_clk : std_logic;
	signal cst_32_rst : std_logic;
	signal cst_32_dataInArray_0 : std_logic_vector(3 downto 0);
	signal cst_32_pValidArray_0 : std_logic;
	signal cst_32_readyArray_0 : std_logic;
	signal cst_32_nReadyArray_0 : std_logic;
	signal cst_32_validArray_0 : std_logic;
	signal cst_32_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal cst_33_clk : std_logic;
	signal cst_33_rst : std_logic;
	signal cst_33_dataInArray_0 : std_logic_vector(3 downto 0);
	signal cst_33_pValidArray_0 : std_logic;
	signal cst_33_readyArray_0 : std_logic;
	signal cst_33_nReadyArray_0 : std_logic;
	signal cst_33_validArray_0 : std_logic;
	signal cst_33_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal phi_n4_clk : std_logic;
	signal phi_n4_rst : std_logic;
	signal phi_n4_dataInArray_0 : std_logic_vector(3 downto 0);
	signal phi_n4_dataInArray_1 : std_logic_vector(3 downto 0);
	signal phi_n4_pValidArray_0 : std_logic;
	signal phi_n4_pValidArray_1 : std_logic;
	signal phi_n4_readyArray_0 : std_logic;
	signal phi_n4_readyArray_1 : std_logic;
	signal phi_n4_nReadyArray_0 : std_logic;
	signal phi_n4_validArray_0 : std_logic;
	signal phi_n4_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal phi_n5_clk : std_logic;
	signal phi_n5_rst : std_logic;
	signal phi_n5_dataInArray_0 : std_logic_vector(3 downto 0);
	signal phi_n5_dataInArray_1 : std_logic_vector(3 downto 0);
	signal phi_n5_pValidArray_0 : std_logic;
	signal phi_n5_pValidArray_1 : std_logic;
	signal phi_n5_readyArray_0 : std_logic;
	signal phi_n5_readyArray_1 : std_logic;
	signal phi_n5_nReadyArray_0 : std_logic;
	signal phi_n5_validArray_0 : std_logic;
	signal phi_n5_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal fork_1_clk : std_logic;
	signal fork_1_rst : std_logic;
	signal fork_1_dataInArray_0 : std_logic_vector(3 downto 0);
	signal fork_1_pValidArray_0 : std_logic;
	signal fork_1_readyArray_0 : std_logic;
	signal fork_1_nReadyArray_0 : std_logic;
	signal fork_1_validArray_0 : std_logic;
	signal fork_1_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal fork_1_nReadyArray_1 : std_logic;
	signal fork_1_validArray_1 : std_logic;
	signal fork_1_dataOutArray_1 : std_logic_vector(3 downto 0);
	signal fork_1_nReadyArray_2 : std_logic;
	signal fork_1_validArray_2 : std_logic;
	signal fork_1_dataOutArray_2 : std_logic_vector(3 downto 0);

	signal fork_2_clk : std_logic;
	signal fork_2_rst : std_logic;
	signal fork_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_2_pValidArray_0 : std_logic;
	signal fork_2_readyArray_0 : std_logic;
	signal fork_2_nReadyArray_0 : std_logic;
	signal fork_2_validArray_0 : std_logic;
	signal fork_2_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_2_nReadyArray_1 : std_logic;
	signal fork_2_validArray_1 : std_logic;
	signal fork_2_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_3_clk : std_logic;
	signal fork_3_rst : std_logic;
	signal fork_3_dataInArray_0 : std_logic_vector(3 downto 0);
	signal fork_3_pValidArray_0 : std_logic;
	signal fork_3_readyArray_0 : std_logic;
	signal fork_3_nReadyArray_0 : std_logic;
	signal fork_3_validArray_0 : std_logic;
	signal fork_3_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal fork_3_nReadyArray_1 : std_logic;
	signal fork_3_validArray_1 : std_logic;
	signal fork_3_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal fork_20_clk : std_logic;
	signal fork_20_rst : std_logic;
	signal fork_20_dataInArray_0 : std_logic_vector(3 downto 0);
	signal fork_20_pValidArray_0 : std_logic;
	signal fork_20_readyArray_0 : std_logic;
	signal fork_20_nReadyArray_0 : std_logic;
	signal fork_20_validArray_0 : std_logic;
	signal fork_20_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal fork_20_nReadyArray_1 : std_logic;
	signal fork_20_validArray_1 : std_logic;
	signal fork_20_dataOutArray_1 : std_logic_vector(3 downto 0);
	signal fork_20_nReadyArray_2 : std_logic;
	signal fork_20_validArray_2 : std_logic;
	signal fork_20_dataOutArray_2 : std_logic_vector(3 downto 0);

	signal fork_21_clk : std_logic;
	signal fork_21_rst : std_logic;
	signal fork_21_dataInArray_0 : std_logic_vector(3 downto 0);
	signal fork_21_pValidArray_0 : std_logic;
	signal fork_21_readyArray_0 : std_logic;
	signal fork_21_nReadyArray_0 : std_logic;
	signal fork_21_validArray_0 : std_logic;
	signal fork_21_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal fork_21_nReadyArray_1 : std_logic;
	signal fork_21_validArray_1 : std_logic;
	signal fork_21_dataOutArray_1 : std_logic_vector(3 downto 0);
	signal fork_21_nReadyArray_2 : std_logic;
	signal fork_21_validArray_2 : std_logic;
	signal fork_21_dataOutArray_2 : std_logic_vector(3 downto 0);

	signal branch_6_clk : std_logic;
	signal branch_6_rst : std_logic;
	signal branch_6_dataInArray_0 : std_logic_vector(3 downto 0);
	signal branch_6_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_6_pValidArray_0 : std_logic;
	signal branch_6_pValidArray_1 : std_logic;
	signal branch_6_readyArray_0 : std_logic;
	signal branch_6_readyArray_1 : std_logic;
	signal branch_6_nReadyArray_0 : std_logic;
	signal branch_6_validArray_0 : std_logic;
	signal branch_6_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal branch_6_nReadyArray_1 : std_logic;
	signal branch_6_validArray_1 : std_logic;
	signal branch_6_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal branch_7_clk : std_logic;
	signal branch_7_rst : std_logic;
	signal branch_7_dataInArray_0 : std_logic_vector(3 downto 0);
	signal branch_7_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_7_pValidArray_0 : std_logic;
	signal branch_7_pValidArray_1 : std_logic;
	signal branch_7_readyArray_0 : std_logic;
	signal branch_7_readyArray_1 : std_logic;
	signal branch_7_nReadyArray_0 : std_logic;
	signal branch_7_validArray_0 : std_logic;
	signal branch_7_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal branch_7_nReadyArray_1 : std_logic;
	signal branch_7_validArray_1 : std_logic;
	signal branch_7_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal branch_8_clk : std_logic;
	signal branch_8_rst : std_logic;
	signal branch_8_dataInArray_0 : std_logic_vector(3 downto 0);
	signal branch_8_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_8_pValidArray_0 : std_logic;
	signal branch_8_pValidArray_1 : std_logic;
	signal branch_8_readyArray_0 : std_logic;
	signal branch_8_readyArray_1 : std_logic;
	signal branch_8_nReadyArray_0 : std_logic;
	signal branch_8_validArray_0 : std_logic;
	signal branch_8_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal branch_8_nReadyArray_1 : std_logic;
	signal branch_8_validArray_1 : std_logic;
	signal branch_8_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal fork_33_clk : std_logic;
	signal fork_33_rst : std_logic;
	signal fork_33_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_33_pValidArray_0 : std_logic;
	signal fork_33_readyArray_0 : std_logic;
	signal fork_33_nReadyArray_0 : std_logic;
	signal fork_33_validArray_0 : std_logic;
	signal fork_33_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_33_nReadyArray_1 : std_logic;
	signal fork_33_validArray_1 : std_logic;
	signal fork_33_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_33_nReadyArray_2 : std_logic;
	signal fork_33_validArray_2 : std_logic;
	signal fork_33_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_33_nReadyArray_3 : std_logic;
	signal fork_33_validArray_3 : std_logic;
	signal fork_33_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal cst_43_clk : std_logic;
	signal cst_43_rst : std_logic;
	signal cst_43_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_43_pValidArray_0 : std_logic;
	signal cst_43_readyArray_0 : std_logic;
	signal cst_43_nReadyArray_0 : std_logic;
	signal cst_43_validArray_0 : std_logic;
	signal cst_43_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phiC_20_clk : std_logic;
	signal phiC_20_rst : std_logic;
	signal phiC_20_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_20_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_20_pValidArray_0 : std_logic;
	signal phiC_20_pValidArray_1 : std_logic;
	signal phiC_20_readyArray_0 : std_logic;
	signal phiC_20_readyArray_1 : std_logic;
	signal phiC_20_nReadyArray_0 : std_logic;
	signal phiC_20_validArray_0 : std_logic;
	signal phiC_20_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_20_nReadyArray_1 : std_logic;
	signal phiC_20_validArray_1 : std_logic;
	signal phiC_20_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal forkC_53_clk : std_logic;
	signal forkC_53_rst : std_logic;
	signal forkC_53_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_53_pValidArray_0 : std_logic;
	signal forkC_53_readyArray_0 : std_logic;
	signal forkC_53_nReadyArray_0 : std_logic;
	signal forkC_53_validArray_0 : std_logic;
	signal forkC_53_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_53_nReadyArray_1 : std_logic;
	signal forkC_53_validArray_1 : std_logic;
	signal forkC_53_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_53_nReadyArray_2 : std_logic;
	signal forkC_53_validArray_2 : std_logic;
	signal forkC_53_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal branchC_39_clk : std_logic;
	signal branchC_39_rst : std_logic;
	signal branchC_39_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_39_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_39_pValidArray_0 : std_logic;
	signal branchC_39_pValidArray_1 : std_logic;
	signal branchC_39_readyArray_0 : std_logic;
	signal branchC_39_readyArray_1 : std_logic;
	signal branchC_39_nReadyArray_0 : std_logic;
	signal branchC_39_validArray_0 : std_logic;
	signal branchC_39_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_39_nReadyArray_1 : std_logic;
	signal branchC_39_validArray_1 : std_logic;
	signal branchC_39_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_0_clk : std_logic;
	signal source_0_rst : std_logic;
	signal source_0_nReadyArray_0 : std_logic;
	signal source_0_validArray_0 : std_logic;
	signal source_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_1_clk : std_logic;
	signal source_1_rst : std_logic;
	signal source_1_nReadyArray_0 : std_logic;
	signal source_1_validArray_0 : std_logic;
	signal source_1_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal source_19_clk : std_logic;
	signal source_19_rst : std_logic;
	signal source_19_nReadyArray_0 : std_logic;
	signal source_19_validArray_0 : std_logic;
	signal source_19_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal source_20_clk : std_logic;
	signal source_20_rst : std_logic;
	signal source_20_nReadyArray_0 : std_logic;
	signal source_20_validArray_0 : std_logic;
	signal source_20_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal source_21_clk : std_logic;
	signal source_21_rst : std_logic;
	signal source_21_nReadyArray_0 : std_logic;
	signal source_21_validArray_0 : std_logic;
	signal source_21_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_2_clk : std_logic;
	signal Buffer_2_rst : std_logic;
	signal Buffer_2_dataInArray_0 : std_logic_vector(3 downto 0);
	signal Buffer_2_pValidArray_0 : std_logic;
	signal Buffer_2_readyArray_0 : std_logic;
	signal Buffer_2_nReadyArray_0 : std_logic;
	signal Buffer_2_validArray_0 : std_logic;
	signal Buffer_2_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_7_clk : std_logic;
	signal Buffer_7_rst : std_logic;
	signal Buffer_7_dataInArray_0 : std_logic_vector(3 downto 0);
	signal Buffer_7_pValidArray_0 : std_logic;
	signal Buffer_7_readyArray_0 : std_logic;
	signal Buffer_7_nReadyArray_0 : std_logic;
	signal Buffer_7_validArray_0 : std_logic;
	signal Buffer_7_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_8_clk : std_logic;
	signal Buffer_8_rst : std_logic;
	signal Buffer_8_dataInArray_0 : std_logic_vector(3 downto 0);
	signal Buffer_8_pValidArray_0 : std_logic;
	signal Buffer_8_readyArray_0 : std_logic;
	signal Buffer_8_nReadyArray_0 : std_logic;
	signal Buffer_8_validArray_0 : std_logic;
	signal Buffer_8_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_12_clk : std_logic;
	signal Buffer_12_rst : std_logic;
	signal Buffer_12_dataInArray_0 : std_logic_vector(3 downto 0);
	signal Buffer_12_pValidArray_0 : std_logic;
	signal Buffer_12_readyArray_0 : std_logic;
	signal Buffer_12_nReadyArray_0 : std_logic;
	signal Buffer_12_validArray_0 : std_logic;
	signal Buffer_12_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_13_clk : std_logic;
	signal Buffer_13_rst : std_logic;
	signal Buffer_13_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_13_pValidArray_0 : std_logic;
	signal Buffer_13_readyArray_0 : std_logic;
	signal Buffer_13_nReadyArray_0 : std_logic;
	signal Buffer_13_validArray_0 : std_logic;
	signal Buffer_13_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_18_clk : std_logic;
	signal Buffer_18_rst : std_logic;
	signal Buffer_18_dataInArray_0 : std_logic_vector(3 downto 0);
	signal Buffer_18_pValidArray_0 : std_logic;
	signal Buffer_18_readyArray_0 : std_logic;
	signal Buffer_18_nReadyArray_0 : std_logic;
	signal Buffer_18_validArray_0 : std_logic;
	signal Buffer_18_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_19_clk : std_logic;
	signal Buffer_19_rst : std_logic;
	signal Buffer_19_dataInArray_0 : std_logic_vector(3 downto 0);
	signal Buffer_19_pValidArray_0 : std_logic;
	signal Buffer_19_readyArray_0 : std_logic;
	signal Buffer_19_nReadyArray_0 : std_logic;
	signal Buffer_19_validArray_0 : std_logic;
	signal Buffer_19_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_25_clk : std_logic;
	signal Buffer_25_rst : std_logic;
	signal Buffer_25_dataInArray_0 : std_logic_vector(3 downto 0);
	signal Buffer_25_pValidArray_0 : std_logic;
	signal Buffer_25_readyArray_0 : std_logic;
	signal Buffer_25_nReadyArray_0 : std_logic;
	signal Buffer_25_validArray_0 : std_logic;
	signal Buffer_25_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_26_clk : std_logic;
	signal Buffer_26_rst : std_logic;
	signal Buffer_26_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_26_pValidArray_0 : std_logic;
	signal Buffer_26_readyArray_0 : std_logic;
	signal Buffer_26_nReadyArray_0 : std_logic;
	signal Buffer_26_validArray_0 : std_logic;
	signal Buffer_26_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_27_clk : std_logic;
	signal Buffer_27_rst : std_logic;
	signal Buffer_27_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_27_pValidArray_0 : std_logic;
	signal Buffer_27_readyArray_0 : std_logic;
	signal Buffer_27_nReadyArray_0 : std_logic;
	signal Buffer_27_validArray_0 : std_logic;
	signal Buffer_27_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_28_clk : std_logic;
	signal Buffer_28_rst : std_logic;
	signal Buffer_28_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_28_pValidArray_0 : std_logic;
	signal Buffer_28_readyArray_0 : std_logic;
	signal Buffer_28_nReadyArray_0 : std_logic;
	signal Buffer_28_validArray_0 : std_logic;
	signal Buffer_28_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_43_clk : std_logic;
	signal Buffer_43_rst : std_logic;
	signal Buffer_43_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_43_pValidArray_0 : std_logic;
	signal Buffer_43_readyArray_0 : std_logic;
	signal Buffer_43_nReadyArray_0 : std_logic;
	signal Buffer_43_validArray_0 : std_logic;
	signal Buffer_43_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_6_clk : std_logic;
	signal cst_6_rst : std_logic;
	signal cst_6_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_6_pValidArray_0 : std_logic;
	signal cst_6_readyArray_0 : std_logic;
	signal cst_6_nReadyArray_0 : std_logic;
	signal cst_6_validArray_0 : std_logic;
	signal cst_6_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal add_26_clk : std_logic;
	signal add_26_rst : std_logic;
	signal add_26_dataInArray_0 : std_logic_vector(3 downto 0);
	signal add_26_dataInArray_1 : std_logic_vector(3 downto 0);
	signal add_26_pValidArray_0 : std_logic;
	signal add_26_pValidArray_1 : std_logic;
	signal add_26_readyArray_0 : std_logic;
	signal add_26_readyArray_1 : std_logic;
	signal add_26_nReadyArray_0 : std_logic;
	signal add_26_validArray_0 : std_logic;
	signal add_26_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal cst_7_clk : std_logic;
	signal cst_7_rst : std_logic;
	signal cst_7_dataInArray_0 : std_logic_vector(3 downto 0);
	signal cst_7_pValidArray_0 : std_logic;
	signal cst_7_readyArray_0 : std_logic;
	signal cst_7_nReadyArray_0 : std_logic;
	signal cst_7_validArray_0 : std_logic;
	signal cst_7_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal icmp_27_clk : std_logic;
	signal icmp_27_rst : std_logic;
	signal icmp_27_dataInArray_0 : std_logic_vector(3 downto 0);
	signal icmp_27_dataInArray_1 : std_logic_vector(3 downto 0);
	signal icmp_27_pValidArray_0 : std_logic;
	signal icmp_27_pValidArray_1 : std_logic;
	signal icmp_27_readyArray_0 : std_logic;
	signal icmp_27_readyArray_1 : std_logic;
	signal icmp_27_nReadyArray_0 : std_logic;
	signal icmp_27_validArray_0 : std_logic;
	signal icmp_27_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n2_clk : std_logic;
	signal phi_n2_rst : std_logic;
	signal phi_n2_dataInArray_0 : std_logic_vector(3 downto 0);
	signal phi_n2_pValidArray_0 : std_logic;
	signal phi_n2_readyArray_0 : std_logic;
	signal phi_n2_nReadyArray_0 : std_logic;
	signal phi_n2_validArray_0 : std_logic;
	signal phi_n2_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal phi_n3_clk : std_logic;
	signal phi_n3_rst : std_logic;
	signal phi_n3_dataInArray_0 : std_logic_vector(3 downto 0);
	signal phi_n3_pValidArray_0 : std_logic;
	signal phi_n3_readyArray_0 : std_logic;
	signal phi_n3_nReadyArray_0 : std_logic;
	signal phi_n3_validArray_0 : std_logic;
	signal phi_n3_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal fork_4_clk : std_logic;
	signal fork_4_rst : std_logic;
	signal fork_4_dataInArray_0 : std_logic_vector(3 downto 0);
	signal fork_4_pValidArray_0 : std_logic;
	signal fork_4_readyArray_0 : std_logic;
	signal fork_4_nReadyArray_0 : std_logic;
	signal fork_4_validArray_0 : std_logic;
	signal fork_4_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal fork_4_nReadyArray_1 : std_logic;
	signal fork_4_validArray_1 : std_logic;
	signal fork_4_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal branch_9_clk : std_logic;
	signal branch_9_rst : std_logic;
	signal branch_9_dataInArray_0 : std_logic_vector(3 downto 0);
	signal branch_9_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_9_pValidArray_0 : std_logic;
	signal branch_9_pValidArray_1 : std_logic;
	signal branch_9_readyArray_0 : std_logic;
	signal branch_9_readyArray_1 : std_logic;
	signal branch_9_nReadyArray_0 : std_logic;
	signal branch_9_validArray_0 : std_logic;
	signal branch_9_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal branch_9_nReadyArray_1 : std_logic;
	signal branch_9_validArray_1 : std_logic;
	signal branch_9_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal branch_10_clk : std_logic;
	signal branch_10_rst : std_logic;
	signal branch_10_dataInArray_0 : std_logic_vector(3 downto 0);
	signal branch_10_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_10_pValidArray_0 : std_logic;
	signal branch_10_pValidArray_1 : std_logic;
	signal branch_10_readyArray_0 : std_logic;
	signal branch_10_readyArray_1 : std_logic;
	signal branch_10_nReadyArray_0 : std_logic;
	signal branch_10_validArray_0 : std_logic;
	signal branch_10_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal branch_10_nReadyArray_1 : std_logic;
	signal branch_10_validArray_1 : std_logic;
	signal branch_10_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal fork_34_clk : std_logic;
	signal fork_34_rst : std_logic;
	signal fork_34_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_34_pValidArray_0 : std_logic;
	signal fork_34_readyArray_0 : std_logic;
	signal fork_34_nReadyArray_0 : std_logic;
	signal fork_34_validArray_0 : std_logic;
	signal fork_34_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_34_nReadyArray_1 : std_logic;
	signal fork_34_validArray_1 : std_logic;
	signal fork_34_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_34_nReadyArray_2 : std_logic;
	signal fork_34_validArray_2 : std_logic;
	signal fork_34_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal phiC_21_clk : std_logic;
	signal phiC_21_rst : std_logic;
	signal phiC_21_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_21_pValidArray_0 : std_logic;
	signal phiC_21_readyArray_0 : std_logic;
	signal phiC_21_nReadyArray_0 : std_logic;
	signal phiC_21_validArray_0 : std_logic;
	signal phiC_21_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branchC_40_clk : std_logic;
	signal branchC_40_rst : std_logic;
	signal branchC_40_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_40_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_40_pValidArray_0 : std_logic;
	signal branchC_40_pValidArray_1 : std_logic;
	signal branchC_40_readyArray_0 : std_logic;
	signal branchC_40_readyArray_1 : std_logic;
	signal branchC_40_nReadyArray_0 : std_logic;
	signal branchC_40_validArray_0 : std_logic;
	signal branchC_40_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_40_nReadyArray_1 : std_logic;
	signal branchC_40_validArray_1 : std_logic;
	signal branchC_40_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_2_clk : std_logic;
	signal source_2_rst : std_logic;
	signal source_2_nReadyArray_0 : std_logic;
	signal source_2_validArray_0 : std_logic;
	signal source_2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_3_clk : std_logic;
	signal source_3_rst : std_logic;
	signal source_3_nReadyArray_0 : std_logic;
	signal source_3_validArray_0 : std_logic;
	signal source_3_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_29_clk : std_logic;
	signal Buffer_29_rst : std_logic;
	signal Buffer_29_dataInArray_0 : std_logic_vector(3 downto 0);
	signal Buffer_29_pValidArray_0 : std_logic;
	signal Buffer_29_readyArray_0 : std_logic;
	signal Buffer_29_nReadyArray_0 : std_logic;
	signal Buffer_29_validArray_0 : std_logic;
	signal Buffer_29_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_30_clk : std_logic;
	signal Buffer_30_rst : std_logic;
	signal Buffer_30_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_30_pValidArray_0 : std_logic;
	signal Buffer_30_readyArray_0 : std_logic;
	signal Buffer_30_nReadyArray_0 : std_logic;
	signal Buffer_30_validArray_0 : std_logic;
	signal Buffer_30_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_44_clk : std_logic;
	signal Buffer_44_rst : std_logic;
	signal Buffer_44_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_44_pValidArray_0 : std_logic;
	signal Buffer_44_readyArray_0 : std_logic;
	signal Buffer_44_nReadyArray_0 : std_logic;
	signal Buffer_44_validArray_0 : std_logic;
	signal Buffer_44_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_45_clk : std_logic;
	signal Buffer_45_rst : std_logic;
	signal Buffer_45_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_45_pValidArray_0 : std_logic;
	signal Buffer_45_readyArray_0 : std_logic;
	signal Buffer_45_nReadyArray_0 : std_logic;
	signal Buffer_45_validArray_0 : std_logic;
	signal Buffer_45_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_8_clk : std_logic;
	signal cst_8_rst : std_logic;
	signal cst_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_8_pValidArray_0 : std_logic;
	signal cst_8_readyArray_0 : std_logic;
	signal cst_8_nReadyArray_0 : std_logic;
	signal cst_8_validArray_0 : std_logic;
	signal cst_8_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal add_29_clk : std_logic;
	signal add_29_rst : std_logic;
	signal add_29_dataInArray_0 : std_logic_vector(3 downto 0);
	signal add_29_dataInArray_1 : std_logic_vector(3 downto 0);
	signal add_29_pValidArray_0 : std_logic;
	signal add_29_pValidArray_1 : std_logic;
	signal add_29_readyArray_0 : std_logic;
	signal add_29_readyArray_1 : std_logic;
	signal add_29_nReadyArray_0 : std_logic;
	signal add_29_validArray_0 : std_logic;
	signal add_29_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal cst_9_clk : std_logic;
	signal cst_9_rst : std_logic;
	signal cst_9_dataInArray_0 : std_logic_vector(3 downto 0);
	signal cst_9_pValidArray_0 : std_logic;
	signal cst_9_readyArray_0 : std_logic;
	signal cst_9_nReadyArray_0 : std_logic;
	signal cst_9_validArray_0 : std_logic;
	signal cst_9_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal icmp_30_clk : std_logic;
	signal icmp_30_rst : std_logic;
	signal icmp_30_dataInArray_0 : std_logic_vector(3 downto 0);
	signal icmp_30_dataInArray_1 : std_logic_vector(3 downto 0);
	signal icmp_30_pValidArray_0 : std_logic;
	signal icmp_30_pValidArray_1 : std_logic;
	signal icmp_30_readyArray_0 : std_logic;
	signal icmp_30_readyArray_1 : std_logic;
	signal icmp_30_nReadyArray_0 : std_logic;
	signal icmp_30_validArray_0 : std_logic;
	signal icmp_30_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n0_clk : std_logic;
	signal phi_n0_rst : std_logic;
	signal phi_n0_dataInArray_0 : std_logic_vector(3 downto 0);
	signal phi_n0_pValidArray_0 : std_logic;
	signal phi_n0_readyArray_0 : std_logic;
	signal phi_n0_nReadyArray_0 : std_logic;
	signal phi_n0_validArray_0 : std_logic;
	signal phi_n0_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal fork_5_clk : std_logic;
	signal fork_5_rst : std_logic;
	signal fork_5_dataInArray_0 : std_logic_vector(3 downto 0);
	signal fork_5_pValidArray_0 : std_logic;
	signal fork_5_readyArray_0 : std_logic;
	signal fork_5_nReadyArray_0 : std_logic;
	signal fork_5_validArray_0 : std_logic;
	signal fork_5_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal fork_5_nReadyArray_1 : std_logic;
	signal fork_5_validArray_1 : std_logic;
	signal fork_5_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal branch_11_clk : std_logic;
	signal branch_11_rst : std_logic;
	signal branch_11_dataInArray_0 : std_logic_vector(3 downto 0);
	signal branch_11_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_11_pValidArray_0 : std_logic;
	signal branch_11_pValidArray_1 : std_logic;
	signal branch_11_readyArray_0 : std_logic;
	signal branch_11_readyArray_1 : std_logic;
	signal branch_11_nReadyArray_0 : std_logic;
	signal branch_11_validArray_0 : std_logic;
	signal branch_11_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal branch_11_nReadyArray_1 : std_logic;
	signal branch_11_validArray_1 : std_logic;
	signal branch_11_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal phiC_22_clk : std_logic;
	signal phiC_22_rst : std_logic;
	signal phiC_22_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_22_pValidArray_0 : std_logic;
	signal phiC_22_readyArray_0 : std_logic;
	signal phiC_22_nReadyArray_0 : std_logic;
	signal phiC_22_validArray_0 : std_logic;
	signal phiC_22_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branchC_41_clk : std_logic;
	signal branchC_41_rst : std_logic;
	signal branchC_41_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_41_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_41_pValidArray_0 : std_logic;
	signal branchC_41_pValidArray_1 : std_logic;
	signal branchC_41_readyArray_0 : std_logic;
	signal branchC_41_readyArray_1 : std_logic;
	signal branchC_41_nReadyArray_0 : std_logic;
	signal branchC_41_validArray_0 : std_logic;
	signal branchC_41_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_41_nReadyArray_1 : std_logic;
	signal branchC_41_validArray_1 : std_logic;
	signal branchC_41_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork_56_clk : std_logic;
	signal fork_56_rst : std_logic;
	signal fork_56_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_56_pValidArray_0 : std_logic;
	signal fork_56_readyArray_0 : std_logic;
	signal fork_56_nReadyArray_0 : std_logic;
	signal fork_56_validArray_0 : std_logic;
	signal fork_56_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_56_nReadyArray_1 : std_logic;
	signal fork_56_validArray_1 : std_logic;
	signal fork_56_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_4_clk : std_logic;
	signal source_4_rst : std_logic;
	signal source_4_nReadyArray_0 : std_logic;
	signal source_4_validArray_0 : std_logic;
	signal source_4_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_5_clk : std_logic;
	signal source_5_rst : std_logic;
	signal source_5_nReadyArray_0 : std_logic;
	signal source_5_validArray_0 : std_logic;
	signal source_5_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_46_clk : std_logic;
	signal Buffer_46_rst : std_logic;
	signal Buffer_46_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_46_pValidArray_0 : std_logic;
	signal Buffer_46_readyArray_0 : std_logic;
	signal Buffer_46_nReadyArray_0 : std_logic;
	signal Buffer_46_validArray_0 : std_logic;
	signal Buffer_46_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal brCst_block7_clk : std_logic;
	signal brCst_block7_rst : std_logic;
	signal brCst_block7_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block7_pValidArray_0 : std_logic;
	signal brCst_block7_readyArray_0 : std_logic;
	signal brCst_block7_nReadyArray_0 : std_logic;
	signal brCst_block7_validArray_0 : std_logic;
	signal brCst_block7_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_10_clk : std_logic;
	signal cst_10_rst : std_logic;
	signal cst_10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_10_pValidArray_0 : std_logic;
	signal cst_10_readyArray_0 : std_logic;
	signal cst_10_nReadyArray_0 : std_logic;
	signal cst_10_validArray_0 : std_logic;
	signal cst_10_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branch_12_clk : std_logic;
	signal branch_12_rst : std_logic;
	signal branch_12_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_12_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_12_pValidArray_0 : std_logic;
	signal branch_12_pValidArray_1 : std_logic;
	signal branch_12_readyArray_0 : std_logic;
	signal branch_12_readyArray_1 : std_logic;
	signal branch_12_nReadyArray_0 : std_logic;
	signal branch_12_validArray_0 : std_logic;
	signal branch_12_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_12_nReadyArray_1 : std_logic;
	signal branch_12_validArray_1 : std_logic;
	signal branch_12_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal phiC_23_clk : std_logic;
	signal phiC_23_rst : std_logic;
	signal phiC_23_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_23_pValidArray_0 : std_logic;
	signal phiC_23_readyArray_0 : std_logic;
	signal phiC_23_nReadyArray_0 : std_logic;
	signal phiC_23_validArray_0 : std_logic;
	signal phiC_23_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_57_clk : std_logic;
	signal forkC_57_rst : std_logic;
	signal forkC_57_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_57_pValidArray_0 : std_logic;
	signal forkC_57_readyArray_0 : std_logic;
	signal forkC_57_nReadyArray_0 : std_logic;
	signal forkC_57_validArray_0 : std_logic;
	signal forkC_57_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_57_nReadyArray_1 : std_logic;
	signal forkC_57_validArray_1 : std_logic;
	signal forkC_57_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_57_nReadyArray_2 : std_logic;
	signal forkC_57_validArray_2 : std_logic;
	signal forkC_57_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal branchC_42_clk : std_logic;
	signal branchC_42_rst : std_logic;
	signal branchC_42_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_42_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_42_pValidArray_0 : std_logic;
	signal branchC_42_pValidArray_1 : std_logic;
	signal branchC_42_readyArray_0 : std_logic;
	signal branchC_42_readyArray_1 : std_logic;
	signal branchC_42_nReadyArray_0 : std_logic;
	signal branchC_42_validArray_0 : std_logic;
	signal branchC_42_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_42_nReadyArray_1 : std_logic;
	signal branchC_42_validArray_1 : std_logic;
	signal branchC_42_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork_58_clk : std_logic;
	signal fork_58_rst : std_logic;
	signal fork_58_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_58_pValidArray_0 : std_logic;
	signal fork_58_readyArray_0 : std_logic;
	signal fork_58_nReadyArray_0 : std_logic;
	signal fork_58_validArray_0 : std_logic;
	signal fork_58_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_58_nReadyArray_1 : std_logic;
	signal fork_58_validArray_1 : std_logic;
	signal fork_58_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal Buffer_31_clk : std_logic;
	signal Buffer_31_rst : std_logic;
	signal Buffer_31_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_31_pValidArray_0 : std_logic;
	signal Buffer_31_readyArray_0 : std_logic;
	signal Buffer_31_nReadyArray_0 : std_logic;
	signal Buffer_31_validArray_0 : std_logic;
	signal Buffer_31_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_47_clk : std_logic;
	signal Buffer_47_rst : std_logic;
	signal Buffer_47_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_47_pValidArray_0 : std_logic;
	signal Buffer_47_readyArray_0 : std_logic;
	signal Buffer_47_nReadyArray_0 : std_logic;
	signal Buffer_47_validArray_0 : std_logic;
	signal Buffer_47_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_33_clk : std_logic;
	signal phi_33_rst : std_logic;
	signal phi_33_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_33_dataInArray_1 : std_logic_vector(3 downto 0);
	signal phi_33_dataInArray_2 : std_logic_vector(3 downto 0);
	signal phi_33_pValidArray_0 : std_logic;
	signal phi_33_pValidArray_1 : std_logic;
	signal phi_33_pValidArray_2 : std_logic;
	signal phi_33_readyArray_0 : std_logic;
	signal phi_33_readyArray_1 : std_logic;
	signal phi_33_readyArray_2 : std_logic;
	signal phi_33_nReadyArray_0 : std_logic;
	signal phi_33_validArray_0 : std_logic;
	signal phi_33_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal brCst_block8_clk : std_logic;
	signal brCst_block8_rst : std_logic;
	signal brCst_block8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block8_pValidArray_0 : std_logic;
	signal brCst_block8_readyArray_0 : std_logic;
	signal brCst_block8_nReadyArray_0 : std_logic;
	signal brCst_block8_validArray_0 : std_logic;
	signal brCst_block8_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_11_clk : std_logic;
	signal cst_11_rst : std_logic;
	signal cst_11_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_11_pValidArray_0 : std_logic;
	signal cst_11_readyArray_0 : std_logic;
	signal cst_11_nReadyArray_0 : std_logic;
	signal cst_11_validArray_0 : std_logic;
	signal cst_11_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branch_13_clk : std_logic;
	signal branch_13_rst : std_logic;
	signal branch_13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_13_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_13_pValidArray_0 : std_logic;
	signal branch_13_pValidArray_1 : std_logic;
	signal branch_13_readyArray_0 : std_logic;
	signal branch_13_readyArray_1 : std_logic;
	signal branch_13_nReadyArray_0 : std_logic;
	signal branch_13_validArray_0 : std_logic;
	signal branch_13_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_13_nReadyArray_1 : std_logic;
	signal branch_13_validArray_1 : std_logic;
	signal branch_13_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branch_14_clk : std_logic;
	signal branch_14_rst : std_logic;
	signal branch_14_dataInArray_0 : std_logic_vector(3 downto 0);
	signal branch_14_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_14_pValidArray_0 : std_logic;
	signal branch_14_pValidArray_1 : std_logic;
	signal branch_14_readyArray_0 : std_logic;
	signal branch_14_readyArray_1 : std_logic;
	signal branch_14_nReadyArray_0 : std_logic;
	signal branch_14_validArray_0 : std_logic;
	signal branch_14_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal branch_14_nReadyArray_1 : std_logic;
	signal branch_14_validArray_1 : std_logic;
	signal branch_14_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal fork_37_clk : std_logic;
	signal fork_37_rst : std_logic;
	signal fork_37_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_37_pValidArray_0 : std_logic;
	signal fork_37_readyArray_0 : std_logic;
	signal fork_37_nReadyArray_0 : std_logic;
	signal fork_37_validArray_0 : std_logic;
	signal fork_37_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_37_nReadyArray_1 : std_logic;
	signal fork_37_validArray_1 : std_logic;
	signal fork_37_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_37_nReadyArray_2 : std_logic;
	signal fork_37_validArray_2 : std_logic;
	signal fork_37_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal phiC_24_clk : std_logic;
	signal phiC_24_rst : std_logic;
	signal phiC_24_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_24_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_24_pValidArray_0 : std_logic;
	signal phiC_24_pValidArray_1 : std_logic;
	signal phiC_24_readyArray_0 : std_logic;
	signal phiC_24_readyArray_1 : std_logic;
	signal phiC_24_nReadyArray_0 : std_logic;
	signal phiC_24_validArray_0 : std_logic;
	signal phiC_24_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_24_nReadyArray_1 : std_logic;
	signal phiC_24_validArray_1 : std_logic;
	signal phiC_24_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal forkC_59_clk : std_logic;
	signal forkC_59_rst : std_logic;
	signal forkC_59_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_59_pValidArray_0 : std_logic;
	signal forkC_59_readyArray_0 : std_logic;
	signal forkC_59_nReadyArray_0 : std_logic;
	signal forkC_59_validArray_0 : std_logic;
	signal forkC_59_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_59_nReadyArray_1 : std_logic;
	signal forkC_59_validArray_1 : std_logic;
	signal forkC_59_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_59_nReadyArray_2 : std_logic;
	signal forkC_59_validArray_2 : std_logic;
	signal forkC_59_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal branchC_43_clk : std_logic;
	signal branchC_43_rst : std_logic;
	signal branchC_43_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_43_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_43_pValidArray_0 : std_logic;
	signal branchC_43_pValidArray_1 : std_logic;
	signal branchC_43_readyArray_0 : std_logic;
	signal branchC_43_readyArray_1 : std_logic;
	signal branchC_43_nReadyArray_0 : std_logic;
	signal branchC_43_validArray_0 : std_logic;
	signal branchC_43_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_43_nReadyArray_1 : std_logic;
	signal branchC_43_validArray_1 : std_logic;
	signal branchC_43_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal Buffer_3_clk : std_logic;
	signal Buffer_3_rst : std_logic;
	signal Buffer_3_dataInArray_0 : std_logic_vector(3 downto 0);
	signal Buffer_3_pValidArray_0 : std_logic;
	signal Buffer_3_readyArray_0 : std_logic;
	signal Buffer_3_nReadyArray_0 : std_logic;
	signal Buffer_3_validArray_0 : std_logic;
	signal Buffer_3_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_48_clk : std_logic;
	signal Buffer_48_rst : std_logic;
	signal Buffer_48_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_48_pValidArray_0 : std_logic;
	signal Buffer_48_readyArray_0 : std_logic;
	signal Buffer_48_nReadyArray_0 : std_logic;
	signal Buffer_48_validArray_0 : std_logic;
	signal Buffer_48_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_35_clk : std_logic;
	signal phi_35_rst : std_logic;
	signal phi_35_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_35_dataInArray_1 : std_logic_vector(3 downto 0);
	signal phi_35_dataInArray_2 : std_logic_vector(3 downto 0);
	signal phi_35_pValidArray_0 : std_logic;
	signal phi_35_pValidArray_1 : std_logic;
	signal phi_35_pValidArray_2 : std_logic;
	signal phi_35_readyArray_0 : std_logic;
	signal phi_35_readyArray_1 : std_logic;
	signal phi_35_readyArray_2 : std_logic;
	signal phi_35_nReadyArray_0 : std_logic;
	signal phi_35_validArray_0 : std_logic;
	signal phi_35_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal zext_36_clk : std_logic;
	signal zext_36_rst : std_logic;
	signal zext_36_dataInArray_0 : std_logic_vector(3 downto 0);
	signal zext_36_pValidArray_0 : std_logic;
	signal zext_36_readyArray_0 : std_logic;
	signal zext_36_nReadyArray_0 : std_logic;
	signal zext_36_validArray_0 : std_logic;
	signal zext_36_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal zext_37_clk : std_logic;
	signal zext_37_rst : std_logic;
	signal zext_37_dataInArray_0 : std_logic_vector(3 downto 0);
	signal zext_37_pValidArray_0 : std_logic;
	signal zext_37_readyArray_0 : std_logic;
	signal zext_37_nReadyArray_0 : std_logic;
	signal zext_37_validArray_0 : std_logic;
	signal zext_37_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal getelementptr_38_clk : std_logic;
	signal getelementptr_38_rst : std_logic;
	signal getelementptr_38_dataInArray_0 : std_logic_vector(31 downto 0);
	signal getelementptr_38_dataInArray_1 : std_logic_vector(31 downto 0);
	signal getelementptr_38_dataInArray_2 : std_logic_vector(31 downto 0);
	signal getelementptr_38_pValidArray_0 : std_logic;
	signal getelementptr_38_pValidArray_1 : std_logic;
	signal getelementptr_38_pValidArray_2 : std_logic;
	signal getelementptr_38_readyArray_0 : std_logic;
	signal getelementptr_38_readyArray_1 : std_logic;
	signal getelementptr_38_readyArray_2 : std_logic;
	signal getelementptr_38_nReadyArray_0 : std_logic;
	signal getelementptr_38_validArray_0 : std_logic;
	signal getelementptr_38_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_12_clk : std_logic;
	signal cst_12_rst : std_logic;
	signal cst_12_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_12_pValidArray_0 : std_logic;
	signal cst_12_readyArray_0 : std_logic;
	signal cst_12_nReadyArray_0 : std_logic;
	signal cst_12_validArray_0 : std_logic;
	signal cst_12_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal store_2_clk : std_logic;
	signal store_2_rst : std_logic;
	signal store_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal store_2_dataInArray_1 : std_logic_vector(31 downto 0);
	signal store_2_pValidArray_0 : std_logic;
	signal store_2_pValidArray_1 : std_logic;
	signal store_2_readyArray_0 : std_logic;
	signal store_2_readyArray_1 : std_logic;
	signal store_2_nReadyArray_0 : std_logic;
	signal store_2_validArray_0 : std_logic;
	signal store_2_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal store_2_nReadyArray_1 : std_logic;
	signal store_2_validArray_1 : std_logic;
	signal store_2_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal brCst_block9_clk : std_logic;
	signal brCst_block9_rst : std_logic;
	signal brCst_block9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block9_pValidArray_0 : std_logic;
	signal brCst_block9_readyArray_0 : std_logic;
	signal brCst_block9_nReadyArray_0 : std_logic;
	signal brCst_block9_validArray_0 : std_logic;
	signal brCst_block9_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_13_clk : std_logic;
	signal cst_13_rst : std_logic;
	signal cst_13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_13_pValidArray_0 : std_logic;
	signal cst_13_readyArray_0 : std_logic;
	signal cst_13_nReadyArray_0 : std_logic;
	signal cst_13_validArray_0 : std_logic;
	signal cst_13_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_34_clk : std_logic;
	signal cst_34_rst : std_logic;
	signal cst_34_dataInArray_0 : std_logic_vector(3 downto 0);
	signal cst_34_pValidArray_0 : std_logic;
	signal cst_34_readyArray_0 : std_logic;
	signal cst_34_nReadyArray_0 : std_logic;
	signal cst_34_validArray_0 : std_logic;
	signal cst_34_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal phi_n7_clk : std_logic;
	signal phi_n7_rst : std_logic;
	signal phi_n7_dataInArray_0 : std_logic_vector(3 downto 0);
	signal phi_n7_dataInArray_1 : std_logic_vector(3 downto 0);
	signal phi_n7_pValidArray_0 : std_logic;
	signal phi_n7_pValidArray_1 : std_logic;
	signal phi_n7_readyArray_0 : std_logic;
	signal phi_n7_readyArray_1 : std_logic;
	signal phi_n7_nReadyArray_0 : std_logic;
	signal phi_n7_validArray_0 : std_logic;
	signal phi_n7_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal fork_6_clk : std_logic;
	signal fork_6_rst : std_logic;
	signal fork_6_dataInArray_0 : std_logic_vector(3 downto 0);
	signal fork_6_pValidArray_0 : std_logic;
	signal fork_6_readyArray_0 : std_logic;
	signal fork_6_nReadyArray_0 : std_logic;
	signal fork_6_validArray_0 : std_logic;
	signal fork_6_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal fork_6_nReadyArray_1 : std_logic;
	signal fork_6_validArray_1 : std_logic;
	signal fork_6_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal fork_22_clk : std_logic;
	signal fork_22_rst : std_logic;
	signal fork_22_dataInArray_0 : std_logic_vector(3 downto 0);
	signal fork_22_pValidArray_0 : std_logic;
	signal fork_22_readyArray_0 : std_logic;
	signal fork_22_nReadyArray_0 : std_logic;
	signal fork_22_validArray_0 : std_logic;
	signal fork_22_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal fork_22_nReadyArray_1 : std_logic;
	signal fork_22_validArray_1 : std_logic;
	signal fork_22_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal branch_15_clk : std_logic;
	signal branch_15_rst : std_logic;
	signal branch_15_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_15_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_15_pValidArray_0 : std_logic;
	signal branch_15_pValidArray_1 : std_logic;
	signal branch_15_readyArray_0 : std_logic;
	signal branch_15_readyArray_1 : std_logic;
	signal branch_15_nReadyArray_0 : std_logic;
	signal branch_15_validArray_0 : std_logic;
	signal branch_15_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_15_nReadyArray_1 : std_logic;
	signal branch_15_validArray_1 : std_logic;
	signal branch_15_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branch_16_clk : std_logic;
	signal branch_16_rst : std_logic;
	signal branch_16_dataInArray_0 : std_logic_vector(3 downto 0);
	signal branch_16_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_16_pValidArray_0 : std_logic;
	signal branch_16_pValidArray_1 : std_logic;
	signal branch_16_readyArray_0 : std_logic;
	signal branch_16_readyArray_1 : std_logic;
	signal branch_16_nReadyArray_0 : std_logic;
	signal branch_16_validArray_0 : std_logic;
	signal branch_16_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal branch_16_nReadyArray_1 : std_logic;
	signal branch_16_validArray_1 : std_logic;
	signal branch_16_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal branch_17_clk : std_logic;
	signal branch_17_rst : std_logic;
	signal branch_17_dataInArray_0 : std_logic_vector(3 downto 0);
	signal branch_17_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_17_pValidArray_0 : std_logic;
	signal branch_17_pValidArray_1 : std_logic;
	signal branch_17_readyArray_0 : std_logic;
	signal branch_17_readyArray_1 : std_logic;
	signal branch_17_nReadyArray_0 : std_logic;
	signal branch_17_validArray_0 : std_logic;
	signal branch_17_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal branch_17_nReadyArray_1 : std_logic;
	signal branch_17_validArray_1 : std_logic;
	signal branch_17_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal fork_38_clk : std_logic;
	signal fork_38_rst : std_logic;
	signal fork_38_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_38_pValidArray_0 : std_logic;
	signal fork_38_readyArray_0 : std_logic;
	signal fork_38_nReadyArray_0 : std_logic;
	signal fork_38_validArray_0 : std_logic;
	signal fork_38_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_38_nReadyArray_1 : std_logic;
	signal fork_38_validArray_1 : std_logic;
	signal fork_38_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_38_nReadyArray_2 : std_logic;
	signal fork_38_validArray_2 : std_logic;
	signal fork_38_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_38_nReadyArray_3 : std_logic;
	signal fork_38_validArray_3 : std_logic;
	signal fork_38_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal cst_44_clk : std_logic;
	signal cst_44_rst : std_logic;
	signal cst_44_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_44_pValidArray_0 : std_logic;
	signal cst_44_readyArray_0 : std_logic;
	signal cst_44_nReadyArray_0 : std_logic;
	signal cst_44_validArray_0 : std_logic;
	signal cst_44_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phiC_25_clk : std_logic;
	signal phiC_25_rst : std_logic;
	signal phiC_25_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_25_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_25_pValidArray_0 : std_logic;
	signal phiC_25_pValidArray_1 : std_logic;
	signal phiC_25_readyArray_0 : std_logic;
	signal phiC_25_readyArray_1 : std_logic;
	signal phiC_25_nReadyArray_0 : std_logic;
	signal phiC_25_validArray_0 : std_logic;
	signal phiC_25_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_25_nReadyArray_1 : std_logic;
	signal phiC_25_validArray_1 : std_logic;
	signal phiC_25_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal forkC_60_clk : std_logic;
	signal forkC_60_rst : std_logic;
	signal forkC_60_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_60_pValidArray_0 : std_logic;
	signal forkC_60_readyArray_0 : std_logic;
	signal forkC_60_nReadyArray_0 : std_logic;
	signal forkC_60_validArray_0 : std_logic;
	signal forkC_60_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_60_nReadyArray_1 : std_logic;
	signal forkC_60_validArray_1 : std_logic;
	signal forkC_60_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_60_nReadyArray_2 : std_logic;
	signal forkC_60_validArray_2 : std_logic;
	signal forkC_60_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal forkC_60_nReadyArray_3 : std_logic;
	signal forkC_60_validArray_3 : std_logic;
	signal forkC_60_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal forkC_60_nReadyArray_4 : std_logic;
	signal forkC_60_validArray_4 : std_logic;
	signal forkC_60_dataOutArray_4 : std_logic_vector(0 downto 0);
	signal forkC_60_nReadyArray_5 : std_logic;
	signal forkC_60_validArray_5 : std_logic;
	signal forkC_60_dataOutArray_5 : std_logic_vector(0 downto 0);

	signal branchC_44_clk : std_logic;
	signal branchC_44_rst : std_logic;
	signal branchC_44_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_44_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_44_pValidArray_0 : std_logic;
	signal branchC_44_pValidArray_1 : std_logic;
	signal branchC_44_readyArray_0 : std_logic;
	signal branchC_44_readyArray_1 : std_logic;
	signal branchC_44_nReadyArray_0 : std_logic;
	signal branchC_44_validArray_0 : std_logic;
	signal branchC_44_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_44_nReadyArray_1 : std_logic;
	signal branchC_44_validArray_1 : std_logic;
	signal branchC_44_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_22_clk : std_logic;
	signal source_22_rst : std_logic;
	signal source_22_nReadyArray_0 : std_logic;
	signal source_22_validArray_0 : std_logic;
	signal source_22_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_49_clk : std_logic;
	signal Buffer_49_rst : std_logic;
	signal Buffer_49_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_49_pValidArray_0 : std_logic;
	signal Buffer_49_readyArray_0 : std_logic;
	signal Buffer_49_nReadyArray_0 : std_logic;
	signal Buffer_49_validArray_0 : std_logic;
	signal Buffer_49_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_40_clk : std_logic;
	signal phi_40_rst : std_logic;
	signal phi_40_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_40_dataInArray_1 : std_logic_vector(3 downto 0);
	signal phi_40_dataInArray_2 : std_logic_vector(3 downto 0);
	signal phi_40_pValidArray_0 : std_logic;
	signal phi_40_pValidArray_1 : std_logic;
	signal phi_40_pValidArray_2 : std_logic;
	signal phi_40_readyArray_0 : std_logic;
	signal phi_40_readyArray_1 : std_logic;
	signal phi_40_readyArray_2 : std_logic;
	signal phi_40_nReadyArray_0 : std_logic;
	signal phi_40_validArray_0 : std_logic;
	signal phi_40_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal zext_41_clk : std_logic;
	signal zext_41_rst : std_logic;
	signal zext_41_dataInArray_0 : std_logic_vector(3 downto 0);
	signal zext_41_pValidArray_0 : std_logic;
	signal zext_41_readyArray_0 : std_logic;
	signal zext_41_nReadyArray_0 : std_logic;
	signal zext_41_validArray_0 : std_logic;
	signal zext_41_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal zext_42_clk : std_logic;
	signal zext_42_rst : std_logic;
	signal zext_42_dataInArray_0 : std_logic_vector(3 downto 0);
	signal zext_42_pValidArray_0 : std_logic;
	signal zext_42_readyArray_0 : std_logic;
	signal zext_42_nReadyArray_0 : std_logic;
	signal zext_42_validArray_0 : std_logic;
	signal zext_42_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal getelementptr_43_clk : std_logic;
	signal getelementptr_43_rst : std_logic;
	signal getelementptr_43_dataInArray_0 : std_logic_vector(31 downto 0);
	signal getelementptr_43_dataInArray_1 : std_logic_vector(31 downto 0);
	signal getelementptr_43_dataInArray_2 : std_logic_vector(31 downto 0);
	signal getelementptr_43_pValidArray_0 : std_logic;
	signal getelementptr_43_pValidArray_1 : std_logic;
	signal getelementptr_43_pValidArray_2 : std_logic;
	signal getelementptr_43_readyArray_0 : std_logic;
	signal getelementptr_43_readyArray_1 : std_logic;
	signal getelementptr_43_readyArray_2 : std_logic;
	signal getelementptr_43_nReadyArray_0 : std_logic;
	signal getelementptr_43_validArray_0 : std_logic;
	signal getelementptr_43_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_44_clk : std_logic;
	signal load_44_rst : std_logic;
	signal load_44_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_44_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_44_pValidArray_0 : std_logic;
	signal load_44_pValidArray_1 : std_logic;
	signal load_44_readyArray_0 : std_logic;
	signal load_44_readyArray_1 : std_logic;
	signal load_44_nReadyArray_0 : std_logic;
	signal load_44_validArray_0 : std_logic;
	signal load_44_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_44_nReadyArray_1 : std_logic;
	signal load_44_validArray_1 : std_logic;
	signal load_44_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal zext_45_clk : std_logic;
	signal zext_45_rst : std_logic;
	signal zext_45_dataInArray_0 : std_logic_vector(3 downto 0);
	signal zext_45_pValidArray_0 : std_logic;
	signal zext_45_readyArray_0 : std_logic;
	signal zext_45_nReadyArray_0 : std_logic;
	signal zext_45_validArray_0 : std_logic;
	signal zext_45_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal zext_46_clk : std_logic;
	signal zext_46_rst : std_logic;
	signal zext_46_dataInArray_0 : std_logic_vector(3 downto 0);
	signal zext_46_pValidArray_0 : std_logic;
	signal zext_46_readyArray_0 : std_logic;
	signal zext_46_nReadyArray_0 : std_logic;
	signal zext_46_validArray_0 : std_logic;
	signal zext_46_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal getelementptr_47_clk : std_logic;
	signal getelementptr_47_rst : std_logic;
	signal getelementptr_47_dataInArray_0 : std_logic_vector(31 downto 0);
	signal getelementptr_47_dataInArray_1 : std_logic_vector(31 downto 0);
	signal getelementptr_47_dataInArray_2 : std_logic_vector(31 downto 0);
	signal getelementptr_47_pValidArray_0 : std_logic;
	signal getelementptr_47_pValidArray_1 : std_logic;
	signal getelementptr_47_pValidArray_2 : std_logic;
	signal getelementptr_47_readyArray_0 : std_logic;
	signal getelementptr_47_readyArray_1 : std_logic;
	signal getelementptr_47_readyArray_2 : std_logic;
	signal getelementptr_47_nReadyArray_0 : std_logic;
	signal getelementptr_47_validArray_0 : std_logic;
	signal getelementptr_47_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_48_clk : std_logic;
	signal load_48_rst : std_logic;
	signal load_48_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_48_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_48_pValidArray_0 : std_logic;
	signal load_48_pValidArray_1 : std_logic;
	signal load_48_readyArray_0 : std_logic;
	signal load_48_readyArray_1 : std_logic;
	signal load_48_nReadyArray_0 : std_logic;
	signal load_48_validArray_0 : std_logic;
	signal load_48_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_48_nReadyArray_1 : std_logic;
	signal load_48_validArray_1 : std_logic;
	signal load_48_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal mul_49_clk : std_logic;
	signal mul_49_rst : std_logic;
	signal mul_49_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mul_49_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mul_49_pValidArray_0 : std_logic;
	signal mul_49_pValidArray_1 : std_logic;
	signal mul_49_readyArray_0 : std_logic;
	signal mul_49_readyArray_1 : std_logic;
	signal mul_49_nReadyArray_0 : std_logic;
	signal mul_49_validArray_0 : std_logic;
	signal mul_49_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal zext_50_clk : std_logic;
	signal zext_50_rst : std_logic;
	signal zext_50_dataInArray_0 : std_logic_vector(3 downto 0);
	signal zext_50_pValidArray_0 : std_logic;
	signal zext_50_readyArray_0 : std_logic;
	signal zext_50_nReadyArray_0 : std_logic;
	signal zext_50_validArray_0 : std_logic;
	signal zext_50_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal zext_51_clk : std_logic;
	signal zext_51_rst : std_logic;
	signal zext_51_dataInArray_0 : std_logic_vector(3 downto 0);
	signal zext_51_pValidArray_0 : std_logic;
	signal zext_51_readyArray_0 : std_logic;
	signal zext_51_nReadyArray_0 : std_logic;
	signal zext_51_validArray_0 : std_logic;
	signal zext_51_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal getelementptr_52_clk : std_logic;
	signal getelementptr_52_rst : std_logic;
	signal getelementptr_52_dataInArray_0 : std_logic_vector(31 downto 0);
	signal getelementptr_52_dataInArray_1 : std_logic_vector(31 downto 0);
	signal getelementptr_52_dataInArray_2 : std_logic_vector(31 downto 0);
	signal getelementptr_52_pValidArray_0 : std_logic;
	signal getelementptr_52_pValidArray_1 : std_logic;
	signal getelementptr_52_pValidArray_2 : std_logic;
	signal getelementptr_52_readyArray_0 : std_logic;
	signal getelementptr_52_readyArray_1 : std_logic;
	signal getelementptr_52_readyArray_2 : std_logic;
	signal getelementptr_52_nReadyArray_0 : std_logic;
	signal getelementptr_52_validArray_0 : std_logic;
	signal getelementptr_52_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_53_clk : std_logic;
	signal load_53_rst : std_logic;
	signal load_53_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_53_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_53_pValidArray_0 : std_logic;
	signal load_53_pValidArray_1 : std_logic;
	signal load_53_readyArray_0 : std_logic;
	signal load_53_readyArray_1 : std_logic;
	signal load_53_nReadyArray_0 : std_logic;
	signal load_53_validArray_0 : std_logic;
	signal load_53_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_53_nReadyArray_1 : std_logic;
	signal load_53_validArray_1 : std_logic;
	signal load_53_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal add_54_clk : std_logic;
	signal add_54_rst : std_logic;
	signal add_54_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_54_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_54_pValidArray_0 : std_logic;
	signal add_54_pValidArray_1 : std_logic;
	signal add_54_readyArray_0 : std_logic;
	signal add_54_readyArray_1 : std_logic;
	signal add_54_nReadyArray_0 : std_logic;
	signal add_54_validArray_0 : std_logic;
	signal add_54_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal store_3_clk : std_logic;
	signal store_3_rst : std_logic;
	signal store_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal store_3_dataInArray_1 : std_logic_vector(31 downto 0);
	signal store_3_pValidArray_0 : std_logic;
	signal store_3_pValidArray_1 : std_logic;
	signal store_3_readyArray_0 : std_logic;
	signal store_3_readyArray_1 : std_logic;
	signal store_3_nReadyArray_0 : std_logic;
	signal store_3_validArray_0 : std_logic;
	signal store_3_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal store_3_nReadyArray_1 : std_logic;
	signal store_3_validArray_1 : std_logic;
	signal store_3_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cst_14_clk : std_logic;
	signal cst_14_rst : std_logic;
	signal cst_14_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_14_pValidArray_0 : std_logic;
	signal cst_14_readyArray_0 : std_logic;
	signal cst_14_nReadyArray_0 : std_logic;
	signal cst_14_validArray_0 : std_logic;
	signal cst_14_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal add_55_clk : std_logic;
	signal add_55_rst : std_logic;
	signal add_55_dataInArray_0 : std_logic_vector(3 downto 0);
	signal add_55_dataInArray_1 : std_logic_vector(3 downto 0);
	signal add_55_pValidArray_0 : std_logic;
	signal add_55_pValidArray_1 : std_logic;
	signal add_55_readyArray_0 : std_logic;
	signal add_55_readyArray_1 : std_logic;
	signal add_55_nReadyArray_0 : std_logic;
	signal add_55_validArray_0 : std_logic;
	signal add_55_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal cst_15_clk : std_logic;
	signal cst_15_rst : std_logic;
	signal cst_15_dataInArray_0 : std_logic_vector(3 downto 0);
	signal cst_15_pValidArray_0 : std_logic;
	signal cst_15_readyArray_0 : std_logic;
	signal cst_15_nReadyArray_0 : std_logic;
	signal cst_15_validArray_0 : std_logic;
	signal cst_15_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal icmp_56_clk : std_logic;
	signal icmp_56_rst : std_logic;
	signal icmp_56_dataInArray_0 : std_logic_vector(3 downto 0);
	signal icmp_56_dataInArray_1 : std_logic_vector(3 downto 0);
	signal icmp_56_pValidArray_0 : std_logic;
	signal icmp_56_pValidArray_1 : std_logic;
	signal icmp_56_readyArray_0 : std_logic;
	signal icmp_56_readyArray_1 : std_logic;
	signal icmp_56_nReadyArray_0 : std_logic;
	signal icmp_56_validArray_0 : std_logic;
	signal icmp_56_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_35_clk : std_logic;
	signal cst_35_rst : std_logic;
	signal cst_35_dataInArray_0 : std_logic_vector(3 downto 0);
	signal cst_35_pValidArray_0 : std_logic;
	signal cst_35_readyArray_0 : std_logic;
	signal cst_35_nReadyArray_0 : std_logic;
	signal cst_35_validArray_0 : std_logic;
	signal cst_35_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal cst_36_clk : std_logic;
	signal cst_36_rst : std_logic;
	signal cst_36_dataInArray_0 : std_logic_vector(3 downto 0);
	signal cst_36_pValidArray_0 : std_logic;
	signal cst_36_readyArray_0 : std_logic;
	signal cst_36_nReadyArray_0 : std_logic;
	signal cst_36_validArray_0 : std_logic;
	signal cst_36_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal cst_37_clk : std_logic;
	signal cst_37_rst : std_logic;
	signal cst_37_dataInArray_0 : std_logic_vector(3 downto 0);
	signal cst_37_pValidArray_0 : std_logic;
	signal cst_37_readyArray_0 : std_logic;
	signal cst_37_nReadyArray_0 : std_logic;
	signal cst_37_validArray_0 : std_logic;
	signal cst_37_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal phi_n10_clk : std_logic;
	signal phi_n10_rst : std_logic;
	signal phi_n10_dataInArray_0 : std_logic_vector(3 downto 0);
	signal phi_n10_dataInArray_1 : std_logic_vector(3 downto 0);
	signal phi_n10_pValidArray_0 : std_logic;
	signal phi_n10_pValidArray_1 : std_logic;
	signal phi_n10_readyArray_0 : std_logic;
	signal phi_n10_readyArray_1 : std_logic;
	signal phi_n10_nReadyArray_0 : std_logic;
	signal phi_n10_validArray_0 : std_logic;
	signal phi_n10_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal phi_n11_clk : std_logic;
	signal phi_n11_rst : std_logic;
	signal phi_n11_dataInArray_0 : std_logic_vector(3 downto 0);
	signal phi_n11_dataInArray_1 : std_logic_vector(3 downto 0);
	signal phi_n11_pValidArray_0 : std_logic;
	signal phi_n11_pValidArray_1 : std_logic;
	signal phi_n11_readyArray_0 : std_logic;
	signal phi_n11_readyArray_1 : std_logic;
	signal phi_n11_nReadyArray_0 : std_logic;
	signal phi_n11_validArray_0 : std_logic;
	signal phi_n11_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal fork_7_clk : std_logic;
	signal fork_7_rst : std_logic;
	signal fork_7_dataInArray_0 : std_logic_vector(3 downto 0);
	signal fork_7_pValidArray_0 : std_logic;
	signal fork_7_readyArray_0 : std_logic;
	signal fork_7_nReadyArray_0 : std_logic;
	signal fork_7_validArray_0 : std_logic;
	signal fork_7_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal fork_7_nReadyArray_1 : std_logic;
	signal fork_7_validArray_1 : std_logic;
	signal fork_7_dataOutArray_1 : std_logic_vector(3 downto 0);
	signal fork_7_nReadyArray_2 : std_logic;
	signal fork_7_validArray_2 : std_logic;
	signal fork_7_dataOutArray_2 : std_logic_vector(3 downto 0);

	signal fork_8_clk : std_logic;
	signal fork_8_rst : std_logic;
	signal fork_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_8_pValidArray_0 : std_logic;
	signal fork_8_readyArray_0 : std_logic;
	signal fork_8_nReadyArray_0 : std_logic;
	signal fork_8_validArray_0 : std_logic;
	signal fork_8_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_8_nReadyArray_1 : std_logic;
	signal fork_8_validArray_1 : std_logic;
	signal fork_8_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_9_clk : std_logic;
	signal fork_9_rst : std_logic;
	signal fork_9_dataInArray_0 : std_logic_vector(3 downto 0);
	signal fork_9_pValidArray_0 : std_logic;
	signal fork_9_readyArray_0 : std_logic;
	signal fork_9_nReadyArray_0 : std_logic;
	signal fork_9_validArray_0 : std_logic;
	signal fork_9_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal fork_9_nReadyArray_1 : std_logic;
	signal fork_9_validArray_1 : std_logic;
	signal fork_9_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal fork_24_clk : std_logic;
	signal fork_24_rst : std_logic;
	signal fork_24_dataInArray_0 : std_logic_vector(3 downto 0);
	signal fork_24_pValidArray_0 : std_logic;
	signal fork_24_readyArray_0 : std_logic;
	signal fork_24_nReadyArray_0 : std_logic;
	signal fork_24_validArray_0 : std_logic;
	signal fork_24_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal fork_24_nReadyArray_1 : std_logic;
	signal fork_24_validArray_1 : std_logic;
	signal fork_24_dataOutArray_1 : std_logic_vector(3 downto 0);
	signal fork_24_nReadyArray_2 : std_logic;
	signal fork_24_validArray_2 : std_logic;
	signal fork_24_dataOutArray_2 : std_logic_vector(3 downto 0);

	signal fork_25_clk : std_logic;
	signal fork_25_rst : std_logic;
	signal fork_25_dataInArray_0 : std_logic_vector(3 downto 0);
	signal fork_25_pValidArray_0 : std_logic;
	signal fork_25_readyArray_0 : std_logic;
	signal fork_25_nReadyArray_0 : std_logic;
	signal fork_25_validArray_0 : std_logic;
	signal fork_25_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal fork_25_nReadyArray_1 : std_logic;
	signal fork_25_validArray_1 : std_logic;
	signal fork_25_dataOutArray_1 : std_logic_vector(3 downto 0);
	signal fork_25_nReadyArray_2 : std_logic;
	signal fork_25_validArray_2 : std_logic;
	signal fork_25_dataOutArray_2 : std_logic_vector(3 downto 0);

	signal branch_18_clk : std_logic;
	signal branch_18_rst : std_logic;
	signal branch_18_dataInArray_0 : std_logic_vector(3 downto 0);
	signal branch_18_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_18_pValidArray_0 : std_logic;
	signal branch_18_pValidArray_1 : std_logic;
	signal branch_18_readyArray_0 : std_logic;
	signal branch_18_readyArray_1 : std_logic;
	signal branch_18_nReadyArray_0 : std_logic;
	signal branch_18_validArray_0 : std_logic;
	signal branch_18_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal branch_18_nReadyArray_1 : std_logic;
	signal branch_18_validArray_1 : std_logic;
	signal branch_18_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal branch_19_clk : std_logic;
	signal branch_19_rst : std_logic;
	signal branch_19_dataInArray_0 : std_logic_vector(3 downto 0);
	signal branch_19_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_19_pValidArray_0 : std_logic;
	signal branch_19_pValidArray_1 : std_logic;
	signal branch_19_readyArray_0 : std_logic;
	signal branch_19_readyArray_1 : std_logic;
	signal branch_19_nReadyArray_0 : std_logic;
	signal branch_19_validArray_0 : std_logic;
	signal branch_19_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal branch_19_nReadyArray_1 : std_logic;
	signal branch_19_validArray_1 : std_logic;
	signal branch_19_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal branch_20_clk : std_logic;
	signal branch_20_rst : std_logic;
	signal branch_20_dataInArray_0 : std_logic_vector(3 downto 0);
	signal branch_20_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_20_pValidArray_0 : std_logic;
	signal branch_20_pValidArray_1 : std_logic;
	signal branch_20_readyArray_0 : std_logic;
	signal branch_20_readyArray_1 : std_logic;
	signal branch_20_nReadyArray_0 : std_logic;
	signal branch_20_validArray_0 : std_logic;
	signal branch_20_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal branch_20_nReadyArray_1 : std_logic;
	signal branch_20_validArray_1 : std_logic;
	signal branch_20_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal fork_39_clk : std_logic;
	signal fork_39_rst : std_logic;
	signal fork_39_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_39_pValidArray_0 : std_logic;
	signal fork_39_readyArray_0 : std_logic;
	signal fork_39_nReadyArray_0 : std_logic;
	signal fork_39_validArray_0 : std_logic;
	signal fork_39_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_39_nReadyArray_1 : std_logic;
	signal fork_39_validArray_1 : std_logic;
	signal fork_39_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_39_nReadyArray_2 : std_logic;
	signal fork_39_validArray_2 : std_logic;
	signal fork_39_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_39_nReadyArray_3 : std_logic;
	signal fork_39_validArray_3 : std_logic;
	signal fork_39_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal cst_45_clk : std_logic;
	signal cst_45_rst : std_logic;
	signal cst_45_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_45_pValidArray_0 : std_logic;
	signal cst_45_readyArray_0 : std_logic;
	signal cst_45_nReadyArray_0 : std_logic;
	signal cst_45_validArray_0 : std_logic;
	signal cst_45_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phiC_26_clk : std_logic;
	signal phiC_26_rst : std_logic;
	signal phiC_26_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_26_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_26_pValidArray_0 : std_logic;
	signal phiC_26_pValidArray_1 : std_logic;
	signal phiC_26_readyArray_0 : std_logic;
	signal phiC_26_readyArray_1 : std_logic;
	signal phiC_26_nReadyArray_0 : std_logic;
	signal phiC_26_validArray_0 : std_logic;
	signal phiC_26_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_26_nReadyArray_1 : std_logic;
	signal phiC_26_validArray_1 : std_logic;
	signal phiC_26_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal forkC_61_clk : std_logic;
	signal forkC_61_rst : std_logic;
	signal forkC_61_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_61_pValidArray_0 : std_logic;
	signal forkC_61_readyArray_0 : std_logic;
	signal forkC_61_nReadyArray_0 : std_logic;
	signal forkC_61_validArray_0 : std_logic;
	signal forkC_61_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_61_nReadyArray_1 : std_logic;
	signal forkC_61_validArray_1 : std_logic;
	signal forkC_61_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_61_nReadyArray_2 : std_logic;
	signal forkC_61_validArray_2 : std_logic;
	signal forkC_61_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal branchC_45_clk : std_logic;
	signal branchC_45_rst : std_logic;
	signal branchC_45_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_45_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_45_pValidArray_0 : std_logic;
	signal branchC_45_pValidArray_1 : std_logic;
	signal branchC_45_readyArray_0 : std_logic;
	signal branchC_45_readyArray_1 : std_logic;
	signal branchC_45_nReadyArray_0 : std_logic;
	signal branchC_45_validArray_0 : std_logic;
	signal branchC_45_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_45_nReadyArray_1 : std_logic;
	signal branchC_45_validArray_1 : std_logic;
	signal branchC_45_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_6_clk : std_logic;
	signal source_6_rst : std_logic;
	signal source_6_nReadyArray_0 : std_logic;
	signal source_6_validArray_0 : std_logic;
	signal source_6_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_7_clk : std_logic;
	signal source_7_rst : std_logic;
	signal source_7_nReadyArray_0 : std_logic;
	signal source_7_validArray_0 : std_logic;
	signal source_7_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal source_23_clk : std_logic;
	signal source_23_rst : std_logic;
	signal source_23_nReadyArray_0 : std_logic;
	signal source_23_validArray_0 : std_logic;
	signal source_23_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal source_24_clk : std_logic;
	signal source_24_rst : std_logic;
	signal source_24_nReadyArray_0 : std_logic;
	signal source_24_validArray_0 : std_logic;
	signal source_24_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal source_25_clk : std_logic;
	signal source_25_rst : std_logic;
	signal source_25_nReadyArray_0 : std_logic;
	signal source_25_validArray_0 : std_logic;
	signal source_25_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_4_clk : std_logic;
	signal Buffer_4_rst : std_logic;
	signal Buffer_4_dataInArray_0 : std_logic_vector(3 downto 0);
	signal Buffer_4_pValidArray_0 : std_logic;
	signal Buffer_4_readyArray_0 : std_logic;
	signal Buffer_4_nReadyArray_0 : std_logic;
	signal Buffer_4_validArray_0 : std_logic;
	signal Buffer_4_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_9_clk : std_logic;
	signal Buffer_9_rst : std_logic;
	signal Buffer_9_dataInArray_0 : std_logic_vector(3 downto 0);
	signal Buffer_9_pValidArray_0 : std_logic;
	signal Buffer_9_readyArray_0 : std_logic;
	signal Buffer_9_nReadyArray_0 : std_logic;
	signal Buffer_9_validArray_0 : std_logic;
	signal Buffer_9_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_10_clk : std_logic;
	signal Buffer_10_rst : std_logic;
	signal Buffer_10_dataInArray_0 : std_logic_vector(3 downto 0);
	signal Buffer_10_pValidArray_0 : std_logic;
	signal Buffer_10_readyArray_0 : std_logic;
	signal Buffer_10_nReadyArray_0 : std_logic;
	signal Buffer_10_validArray_0 : std_logic;
	signal Buffer_10_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_14_clk : std_logic;
	signal Buffer_14_rst : std_logic;
	signal Buffer_14_dataInArray_0 : std_logic_vector(3 downto 0);
	signal Buffer_14_pValidArray_0 : std_logic;
	signal Buffer_14_readyArray_0 : std_logic;
	signal Buffer_14_nReadyArray_0 : std_logic;
	signal Buffer_14_validArray_0 : std_logic;
	signal Buffer_14_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_15_clk : std_logic;
	signal Buffer_15_rst : std_logic;
	signal Buffer_15_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_15_pValidArray_0 : std_logic;
	signal Buffer_15_readyArray_0 : std_logic;
	signal Buffer_15_nReadyArray_0 : std_logic;
	signal Buffer_15_validArray_0 : std_logic;
	signal Buffer_15_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_20_clk : std_logic;
	signal Buffer_20_rst : std_logic;
	signal Buffer_20_dataInArray_0 : std_logic_vector(3 downto 0);
	signal Buffer_20_pValidArray_0 : std_logic;
	signal Buffer_20_readyArray_0 : std_logic;
	signal Buffer_20_nReadyArray_0 : std_logic;
	signal Buffer_20_validArray_0 : std_logic;
	signal Buffer_20_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_21_clk : std_logic;
	signal Buffer_21_rst : std_logic;
	signal Buffer_21_dataInArray_0 : std_logic_vector(3 downto 0);
	signal Buffer_21_pValidArray_0 : std_logic;
	signal Buffer_21_readyArray_0 : std_logic;
	signal Buffer_21_nReadyArray_0 : std_logic;
	signal Buffer_21_validArray_0 : std_logic;
	signal Buffer_21_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_32_clk : std_logic;
	signal Buffer_32_rst : std_logic;
	signal Buffer_32_dataInArray_0 : std_logic_vector(3 downto 0);
	signal Buffer_32_pValidArray_0 : std_logic;
	signal Buffer_32_readyArray_0 : std_logic;
	signal Buffer_32_nReadyArray_0 : std_logic;
	signal Buffer_32_validArray_0 : std_logic;
	signal Buffer_32_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_33_clk : std_logic;
	signal Buffer_33_rst : std_logic;
	signal Buffer_33_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_33_pValidArray_0 : std_logic;
	signal Buffer_33_readyArray_0 : std_logic;
	signal Buffer_33_nReadyArray_0 : std_logic;
	signal Buffer_33_validArray_0 : std_logic;
	signal Buffer_33_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_34_clk : std_logic;
	signal Buffer_34_rst : std_logic;
	signal Buffer_34_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_34_pValidArray_0 : std_logic;
	signal Buffer_34_readyArray_0 : std_logic;
	signal Buffer_34_nReadyArray_0 : std_logic;
	signal Buffer_34_validArray_0 : std_logic;
	signal Buffer_34_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_35_clk : std_logic;
	signal Buffer_35_rst : std_logic;
	signal Buffer_35_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_35_pValidArray_0 : std_logic;
	signal Buffer_35_readyArray_0 : std_logic;
	signal Buffer_35_nReadyArray_0 : std_logic;
	signal Buffer_35_validArray_0 : std_logic;
	signal Buffer_35_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_50_clk : std_logic;
	signal Buffer_50_rst : std_logic;
	signal Buffer_50_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_50_pValidArray_0 : std_logic;
	signal Buffer_50_readyArray_0 : std_logic;
	signal Buffer_50_nReadyArray_0 : std_logic;
	signal Buffer_50_validArray_0 : std_logic;
	signal Buffer_50_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_16_clk : std_logic;
	signal cst_16_rst : std_logic;
	signal cst_16_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_16_pValidArray_0 : std_logic;
	signal cst_16_readyArray_0 : std_logic;
	signal cst_16_nReadyArray_0 : std_logic;
	signal cst_16_validArray_0 : std_logic;
	signal cst_16_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal add_58_clk : std_logic;
	signal add_58_rst : std_logic;
	signal add_58_dataInArray_0 : std_logic_vector(3 downto 0);
	signal add_58_dataInArray_1 : std_logic_vector(3 downto 0);
	signal add_58_pValidArray_0 : std_logic;
	signal add_58_pValidArray_1 : std_logic;
	signal add_58_readyArray_0 : std_logic;
	signal add_58_readyArray_1 : std_logic;
	signal add_58_nReadyArray_0 : std_logic;
	signal add_58_validArray_0 : std_logic;
	signal add_58_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal cst_17_clk : std_logic;
	signal cst_17_rst : std_logic;
	signal cst_17_dataInArray_0 : std_logic_vector(3 downto 0);
	signal cst_17_pValidArray_0 : std_logic;
	signal cst_17_readyArray_0 : std_logic;
	signal cst_17_nReadyArray_0 : std_logic;
	signal cst_17_validArray_0 : std_logic;
	signal cst_17_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal icmp_59_clk : std_logic;
	signal icmp_59_rst : std_logic;
	signal icmp_59_dataInArray_0 : std_logic_vector(3 downto 0);
	signal icmp_59_dataInArray_1 : std_logic_vector(3 downto 0);
	signal icmp_59_pValidArray_0 : std_logic;
	signal icmp_59_pValidArray_1 : std_logic;
	signal icmp_59_readyArray_0 : std_logic;
	signal icmp_59_readyArray_1 : std_logic;
	signal icmp_59_nReadyArray_0 : std_logic;
	signal icmp_59_validArray_0 : std_logic;
	signal icmp_59_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n8_clk : std_logic;
	signal phi_n8_rst : std_logic;
	signal phi_n8_dataInArray_0 : std_logic_vector(3 downto 0);
	signal phi_n8_pValidArray_0 : std_logic;
	signal phi_n8_readyArray_0 : std_logic;
	signal phi_n8_nReadyArray_0 : std_logic;
	signal phi_n8_validArray_0 : std_logic;
	signal phi_n8_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal phi_n9_clk : std_logic;
	signal phi_n9_rst : std_logic;
	signal phi_n9_dataInArray_0 : std_logic_vector(3 downto 0);
	signal phi_n9_pValidArray_0 : std_logic;
	signal phi_n9_readyArray_0 : std_logic;
	signal phi_n9_nReadyArray_0 : std_logic;
	signal phi_n9_validArray_0 : std_logic;
	signal phi_n9_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal fork_10_clk : std_logic;
	signal fork_10_rst : std_logic;
	signal fork_10_dataInArray_0 : std_logic_vector(3 downto 0);
	signal fork_10_pValidArray_0 : std_logic;
	signal fork_10_readyArray_0 : std_logic;
	signal fork_10_nReadyArray_0 : std_logic;
	signal fork_10_validArray_0 : std_logic;
	signal fork_10_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal fork_10_nReadyArray_1 : std_logic;
	signal fork_10_validArray_1 : std_logic;
	signal fork_10_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal branch_21_clk : std_logic;
	signal branch_21_rst : std_logic;
	signal branch_21_dataInArray_0 : std_logic_vector(3 downto 0);
	signal branch_21_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_21_pValidArray_0 : std_logic;
	signal branch_21_pValidArray_1 : std_logic;
	signal branch_21_readyArray_0 : std_logic;
	signal branch_21_readyArray_1 : std_logic;
	signal branch_21_nReadyArray_0 : std_logic;
	signal branch_21_validArray_0 : std_logic;
	signal branch_21_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal branch_21_nReadyArray_1 : std_logic;
	signal branch_21_validArray_1 : std_logic;
	signal branch_21_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal branch_22_clk : std_logic;
	signal branch_22_rst : std_logic;
	signal branch_22_dataInArray_0 : std_logic_vector(3 downto 0);
	signal branch_22_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_22_pValidArray_0 : std_logic;
	signal branch_22_pValidArray_1 : std_logic;
	signal branch_22_readyArray_0 : std_logic;
	signal branch_22_readyArray_1 : std_logic;
	signal branch_22_nReadyArray_0 : std_logic;
	signal branch_22_validArray_0 : std_logic;
	signal branch_22_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal branch_22_nReadyArray_1 : std_logic;
	signal branch_22_validArray_1 : std_logic;
	signal branch_22_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal fork_40_clk : std_logic;
	signal fork_40_rst : std_logic;
	signal fork_40_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_40_pValidArray_0 : std_logic;
	signal fork_40_readyArray_0 : std_logic;
	signal fork_40_nReadyArray_0 : std_logic;
	signal fork_40_validArray_0 : std_logic;
	signal fork_40_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_40_nReadyArray_1 : std_logic;
	signal fork_40_validArray_1 : std_logic;
	signal fork_40_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_40_nReadyArray_2 : std_logic;
	signal fork_40_validArray_2 : std_logic;
	signal fork_40_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal phiC_27_clk : std_logic;
	signal phiC_27_rst : std_logic;
	signal phiC_27_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_27_pValidArray_0 : std_logic;
	signal phiC_27_readyArray_0 : std_logic;
	signal phiC_27_nReadyArray_0 : std_logic;
	signal phiC_27_validArray_0 : std_logic;
	signal phiC_27_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branchC_46_clk : std_logic;
	signal branchC_46_rst : std_logic;
	signal branchC_46_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_46_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_46_pValidArray_0 : std_logic;
	signal branchC_46_pValidArray_1 : std_logic;
	signal branchC_46_readyArray_0 : std_logic;
	signal branchC_46_readyArray_1 : std_logic;
	signal branchC_46_nReadyArray_0 : std_logic;
	signal branchC_46_validArray_0 : std_logic;
	signal branchC_46_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_46_nReadyArray_1 : std_logic;
	signal branchC_46_validArray_1 : std_logic;
	signal branchC_46_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_8_clk : std_logic;
	signal source_8_rst : std_logic;
	signal source_8_nReadyArray_0 : std_logic;
	signal source_8_validArray_0 : std_logic;
	signal source_8_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_9_clk : std_logic;
	signal source_9_rst : std_logic;
	signal source_9_nReadyArray_0 : std_logic;
	signal source_9_validArray_0 : std_logic;
	signal source_9_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_36_clk : std_logic;
	signal Buffer_36_rst : std_logic;
	signal Buffer_36_dataInArray_0 : std_logic_vector(3 downto 0);
	signal Buffer_36_pValidArray_0 : std_logic;
	signal Buffer_36_readyArray_0 : std_logic;
	signal Buffer_36_nReadyArray_0 : std_logic;
	signal Buffer_36_validArray_0 : std_logic;
	signal Buffer_36_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_37_clk : std_logic;
	signal Buffer_37_rst : std_logic;
	signal Buffer_37_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_37_pValidArray_0 : std_logic;
	signal Buffer_37_readyArray_0 : std_logic;
	signal Buffer_37_nReadyArray_0 : std_logic;
	signal Buffer_37_validArray_0 : std_logic;
	signal Buffer_37_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_51_clk : std_logic;
	signal Buffer_51_rst : std_logic;
	signal Buffer_51_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_51_pValidArray_0 : std_logic;
	signal Buffer_51_readyArray_0 : std_logic;
	signal Buffer_51_nReadyArray_0 : std_logic;
	signal Buffer_51_validArray_0 : std_logic;
	signal Buffer_51_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_52_clk : std_logic;
	signal Buffer_52_rst : std_logic;
	signal Buffer_52_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_52_pValidArray_0 : std_logic;
	signal Buffer_52_readyArray_0 : std_logic;
	signal Buffer_52_nReadyArray_0 : std_logic;
	signal Buffer_52_validArray_0 : std_logic;
	signal Buffer_52_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_18_clk : std_logic;
	signal cst_18_rst : std_logic;
	signal cst_18_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_18_pValidArray_0 : std_logic;
	signal cst_18_readyArray_0 : std_logic;
	signal cst_18_nReadyArray_0 : std_logic;
	signal cst_18_validArray_0 : std_logic;
	signal cst_18_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal add_61_clk : std_logic;
	signal add_61_rst : std_logic;
	signal add_61_dataInArray_0 : std_logic_vector(3 downto 0);
	signal add_61_dataInArray_1 : std_logic_vector(3 downto 0);
	signal add_61_pValidArray_0 : std_logic;
	signal add_61_pValidArray_1 : std_logic;
	signal add_61_readyArray_0 : std_logic;
	signal add_61_readyArray_1 : std_logic;
	signal add_61_nReadyArray_0 : std_logic;
	signal add_61_validArray_0 : std_logic;
	signal add_61_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal cst_19_clk : std_logic;
	signal cst_19_rst : std_logic;
	signal cst_19_dataInArray_0 : std_logic_vector(3 downto 0);
	signal cst_19_pValidArray_0 : std_logic;
	signal cst_19_readyArray_0 : std_logic;
	signal cst_19_nReadyArray_0 : std_logic;
	signal cst_19_validArray_0 : std_logic;
	signal cst_19_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal icmp_62_clk : std_logic;
	signal icmp_62_rst : std_logic;
	signal icmp_62_dataInArray_0 : std_logic_vector(3 downto 0);
	signal icmp_62_dataInArray_1 : std_logic_vector(3 downto 0);
	signal icmp_62_pValidArray_0 : std_logic;
	signal icmp_62_pValidArray_1 : std_logic;
	signal icmp_62_readyArray_0 : std_logic;
	signal icmp_62_readyArray_1 : std_logic;
	signal icmp_62_nReadyArray_0 : std_logic;
	signal icmp_62_validArray_0 : std_logic;
	signal icmp_62_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n6_clk : std_logic;
	signal phi_n6_rst : std_logic;
	signal phi_n6_dataInArray_0 : std_logic_vector(3 downto 0);
	signal phi_n6_pValidArray_0 : std_logic;
	signal phi_n6_readyArray_0 : std_logic;
	signal phi_n6_nReadyArray_0 : std_logic;
	signal phi_n6_validArray_0 : std_logic;
	signal phi_n6_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal fork_11_clk : std_logic;
	signal fork_11_rst : std_logic;
	signal fork_11_dataInArray_0 : std_logic_vector(3 downto 0);
	signal fork_11_pValidArray_0 : std_logic;
	signal fork_11_readyArray_0 : std_logic;
	signal fork_11_nReadyArray_0 : std_logic;
	signal fork_11_validArray_0 : std_logic;
	signal fork_11_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal fork_11_nReadyArray_1 : std_logic;
	signal fork_11_validArray_1 : std_logic;
	signal fork_11_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal branch_23_clk : std_logic;
	signal branch_23_rst : std_logic;
	signal branch_23_dataInArray_0 : std_logic_vector(3 downto 0);
	signal branch_23_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_23_pValidArray_0 : std_logic;
	signal branch_23_pValidArray_1 : std_logic;
	signal branch_23_readyArray_0 : std_logic;
	signal branch_23_readyArray_1 : std_logic;
	signal branch_23_nReadyArray_0 : std_logic;
	signal branch_23_validArray_0 : std_logic;
	signal branch_23_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal branch_23_nReadyArray_1 : std_logic;
	signal branch_23_validArray_1 : std_logic;
	signal branch_23_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal phiC_28_clk : std_logic;
	signal phiC_28_rst : std_logic;
	signal phiC_28_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_28_pValidArray_0 : std_logic;
	signal phiC_28_readyArray_0 : std_logic;
	signal phiC_28_nReadyArray_0 : std_logic;
	signal phiC_28_validArray_0 : std_logic;
	signal phiC_28_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branchC_47_clk : std_logic;
	signal branchC_47_rst : std_logic;
	signal branchC_47_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_47_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_47_pValidArray_0 : std_logic;
	signal branchC_47_pValidArray_1 : std_logic;
	signal branchC_47_readyArray_0 : std_logic;
	signal branchC_47_readyArray_1 : std_logic;
	signal branchC_47_nReadyArray_0 : std_logic;
	signal branchC_47_validArray_0 : std_logic;
	signal branchC_47_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_47_nReadyArray_1 : std_logic;
	signal branchC_47_validArray_1 : std_logic;
	signal branchC_47_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork_64_clk : std_logic;
	signal fork_64_rst : std_logic;
	signal fork_64_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_64_pValidArray_0 : std_logic;
	signal fork_64_readyArray_0 : std_logic;
	signal fork_64_nReadyArray_0 : std_logic;
	signal fork_64_validArray_0 : std_logic;
	signal fork_64_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_64_nReadyArray_1 : std_logic;
	signal fork_64_validArray_1 : std_logic;
	signal fork_64_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_10_clk : std_logic;
	signal source_10_rst : std_logic;
	signal source_10_nReadyArray_0 : std_logic;
	signal source_10_validArray_0 : std_logic;
	signal source_10_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_11_clk : std_logic;
	signal source_11_rst : std_logic;
	signal source_11_nReadyArray_0 : std_logic;
	signal source_11_validArray_0 : std_logic;
	signal source_11_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_53_clk : std_logic;
	signal Buffer_53_rst : std_logic;
	signal Buffer_53_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_53_pValidArray_0 : std_logic;
	signal Buffer_53_readyArray_0 : std_logic;
	signal Buffer_53_nReadyArray_0 : std_logic;
	signal Buffer_53_validArray_0 : std_logic;
	signal Buffer_53_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal brCst_block13_clk : std_logic;
	signal brCst_block13_rst : std_logic;
	signal brCst_block13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block13_pValidArray_0 : std_logic;
	signal brCst_block13_readyArray_0 : std_logic;
	signal brCst_block13_nReadyArray_0 : std_logic;
	signal brCst_block13_validArray_0 : std_logic;
	signal brCst_block13_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_20_clk : std_logic;
	signal cst_20_rst : std_logic;
	signal cst_20_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_20_pValidArray_0 : std_logic;
	signal cst_20_readyArray_0 : std_logic;
	signal cst_20_nReadyArray_0 : std_logic;
	signal cst_20_validArray_0 : std_logic;
	signal cst_20_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branch_24_clk : std_logic;
	signal branch_24_rst : std_logic;
	signal branch_24_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_24_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_24_pValidArray_0 : std_logic;
	signal branch_24_pValidArray_1 : std_logic;
	signal branch_24_readyArray_0 : std_logic;
	signal branch_24_readyArray_1 : std_logic;
	signal branch_24_nReadyArray_0 : std_logic;
	signal branch_24_validArray_0 : std_logic;
	signal branch_24_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_24_nReadyArray_1 : std_logic;
	signal branch_24_validArray_1 : std_logic;
	signal branch_24_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal phiC_29_clk : std_logic;
	signal phiC_29_rst : std_logic;
	signal phiC_29_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_29_pValidArray_0 : std_logic;
	signal phiC_29_readyArray_0 : std_logic;
	signal phiC_29_nReadyArray_0 : std_logic;
	signal phiC_29_validArray_0 : std_logic;
	signal phiC_29_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_65_clk : std_logic;
	signal forkC_65_rst : std_logic;
	signal forkC_65_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_65_pValidArray_0 : std_logic;
	signal forkC_65_readyArray_0 : std_logic;
	signal forkC_65_nReadyArray_0 : std_logic;
	signal forkC_65_validArray_0 : std_logic;
	signal forkC_65_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_65_nReadyArray_1 : std_logic;
	signal forkC_65_validArray_1 : std_logic;
	signal forkC_65_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_65_nReadyArray_2 : std_logic;
	signal forkC_65_validArray_2 : std_logic;
	signal forkC_65_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal branchC_48_clk : std_logic;
	signal branchC_48_rst : std_logic;
	signal branchC_48_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_48_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_48_pValidArray_0 : std_logic;
	signal branchC_48_pValidArray_1 : std_logic;
	signal branchC_48_readyArray_0 : std_logic;
	signal branchC_48_readyArray_1 : std_logic;
	signal branchC_48_nReadyArray_0 : std_logic;
	signal branchC_48_validArray_0 : std_logic;
	signal branchC_48_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_48_nReadyArray_1 : std_logic;
	signal branchC_48_validArray_1 : std_logic;
	signal branchC_48_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork_66_clk : std_logic;
	signal fork_66_rst : std_logic;
	signal fork_66_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_66_pValidArray_0 : std_logic;
	signal fork_66_readyArray_0 : std_logic;
	signal fork_66_nReadyArray_0 : std_logic;
	signal fork_66_validArray_0 : std_logic;
	signal fork_66_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_66_nReadyArray_1 : std_logic;
	signal fork_66_validArray_1 : std_logic;
	signal fork_66_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal Buffer_38_clk : std_logic;
	signal Buffer_38_rst : std_logic;
	signal Buffer_38_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_38_pValidArray_0 : std_logic;
	signal Buffer_38_readyArray_0 : std_logic;
	signal Buffer_38_nReadyArray_0 : std_logic;
	signal Buffer_38_validArray_0 : std_logic;
	signal Buffer_38_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_54_clk : std_logic;
	signal Buffer_54_rst : std_logic;
	signal Buffer_54_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_54_pValidArray_0 : std_logic;
	signal Buffer_54_readyArray_0 : std_logic;
	signal Buffer_54_nReadyArray_0 : std_logic;
	signal Buffer_54_validArray_0 : std_logic;
	signal Buffer_54_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_65_clk : std_logic;
	signal phi_65_rst : std_logic;
	signal phi_65_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_65_dataInArray_1 : std_logic_vector(3 downto 0);
	signal phi_65_dataInArray_2 : std_logic_vector(3 downto 0);
	signal phi_65_pValidArray_0 : std_logic;
	signal phi_65_pValidArray_1 : std_logic;
	signal phi_65_pValidArray_2 : std_logic;
	signal phi_65_readyArray_0 : std_logic;
	signal phi_65_readyArray_1 : std_logic;
	signal phi_65_readyArray_2 : std_logic;
	signal phi_65_nReadyArray_0 : std_logic;
	signal phi_65_validArray_0 : std_logic;
	signal phi_65_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal brCst_block14_clk : std_logic;
	signal brCst_block14_rst : std_logic;
	signal brCst_block14_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block14_pValidArray_0 : std_logic;
	signal brCst_block14_readyArray_0 : std_logic;
	signal brCst_block14_nReadyArray_0 : std_logic;
	signal brCst_block14_validArray_0 : std_logic;
	signal brCst_block14_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_21_clk : std_logic;
	signal cst_21_rst : std_logic;
	signal cst_21_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_21_pValidArray_0 : std_logic;
	signal cst_21_readyArray_0 : std_logic;
	signal cst_21_nReadyArray_0 : std_logic;
	signal cst_21_validArray_0 : std_logic;
	signal cst_21_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branch_25_clk : std_logic;
	signal branch_25_rst : std_logic;
	signal branch_25_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_25_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_25_pValidArray_0 : std_logic;
	signal branch_25_pValidArray_1 : std_logic;
	signal branch_25_readyArray_0 : std_logic;
	signal branch_25_readyArray_1 : std_logic;
	signal branch_25_nReadyArray_0 : std_logic;
	signal branch_25_validArray_0 : std_logic;
	signal branch_25_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_25_nReadyArray_1 : std_logic;
	signal branch_25_validArray_1 : std_logic;
	signal branch_25_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branch_26_clk : std_logic;
	signal branch_26_rst : std_logic;
	signal branch_26_dataInArray_0 : std_logic_vector(3 downto 0);
	signal branch_26_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_26_pValidArray_0 : std_logic;
	signal branch_26_pValidArray_1 : std_logic;
	signal branch_26_readyArray_0 : std_logic;
	signal branch_26_readyArray_1 : std_logic;
	signal branch_26_nReadyArray_0 : std_logic;
	signal branch_26_validArray_0 : std_logic;
	signal branch_26_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal branch_26_nReadyArray_1 : std_logic;
	signal branch_26_validArray_1 : std_logic;
	signal branch_26_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal fork_43_clk : std_logic;
	signal fork_43_rst : std_logic;
	signal fork_43_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_43_pValidArray_0 : std_logic;
	signal fork_43_readyArray_0 : std_logic;
	signal fork_43_nReadyArray_0 : std_logic;
	signal fork_43_validArray_0 : std_logic;
	signal fork_43_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_43_nReadyArray_1 : std_logic;
	signal fork_43_validArray_1 : std_logic;
	signal fork_43_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_43_nReadyArray_2 : std_logic;
	signal fork_43_validArray_2 : std_logic;
	signal fork_43_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal phiC_30_clk : std_logic;
	signal phiC_30_rst : std_logic;
	signal phiC_30_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_30_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_30_pValidArray_0 : std_logic;
	signal phiC_30_pValidArray_1 : std_logic;
	signal phiC_30_readyArray_0 : std_logic;
	signal phiC_30_readyArray_1 : std_logic;
	signal phiC_30_nReadyArray_0 : std_logic;
	signal phiC_30_validArray_0 : std_logic;
	signal phiC_30_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_30_nReadyArray_1 : std_logic;
	signal phiC_30_validArray_1 : std_logic;
	signal phiC_30_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal forkC_67_clk : std_logic;
	signal forkC_67_rst : std_logic;
	signal forkC_67_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_67_pValidArray_0 : std_logic;
	signal forkC_67_readyArray_0 : std_logic;
	signal forkC_67_nReadyArray_0 : std_logic;
	signal forkC_67_validArray_0 : std_logic;
	signal forkC_67_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_67_nReadyArray_1 : std_logic;
	signal forkC_67_validArray_1 : std_logic;
	signal forkC_67_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_67_nReadyArray_2 : std_logic;
	signal forkC_67_validArray_2 : std_logic;
	signal forkC_67_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal branchC_49_clk : std_logic;
	signal branchC_49_rst : std_logic;
	signal branchC_49_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_49_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_49_pValidArray_0 : std_logic;
	signal branchC_49_pValidArray_1 : std_logic;
	signal branchC_49_readyArray_0 : std_logic;
	signal branchC_49_readyArray_1 : std_logic;
	signal branchC_49_nReadyArray_0 : std_logic;
	signal branchC_49_validArray_0 : std_logic;
	signal branchC_49_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_49_nReadyArray_1 : std_logic;
	signal branchC_49_validArray_1 : std_logic;
	signal branchC_49_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal phi_67_clk : std_logic;
	signal phi_67_rst : std_logic;
	signal phi_67_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_67_dataInArray_1 : std_logic_vector(3 downto 0);
	signal phi_67_dataInArray_2 : std_logic_vector(3 downto 0);
	signal phi_67_pValidArray_0 : std_logic;
	signal phi_67_pValidArray_1 : std_logic;
	signal phi_67_pValidArray_2 : std_logic;
	signal phi_67_readyArray_0 : std_logic;
	signal phi_67_readyArray_1 : std_logic;
	signal phi_67_readyArray_2 : std_logic;
	signal phi_67_nReadyArray_0 : std_logic;
	signal phi_67_validArray_0 : std_logic;
	signal phi_67_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal zext_68_clk : std_logic;
	signal zext_68_rst : std_logic;
	signal zext_68_dataInArray_0 : std_logic_vector(3 downto 0);
	signal zext_68_pValidArray_0 : std_logic;
	signal zext_68_readyArray_0 : std_logic;
	signal zext_68_nReadyArray_0 : std_logic;
	signal zext_68_validArray_0 : std_logic;
	signal zext_68_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal zext_69_clk : std_logic;
	signal zext_69_rst : std_logic;
	signal zext_69_dataInArray_0 : std_logic_vector(3 downto 0);
	signal zext_69_pValidArray_0 : std_logic;
	signal zext_69_readyArray_0 : std_logic;
	signal zext_69_nReadyArray_0 : std_logic;
	signal zext_69_validArray_0 : std_logic;
	signal zext_69_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal getelementptr_70_clk : std_logic;
	signal getelementptr_70_rst : std_logic;
	signal getelementptr_70_dataInArray_0 : std_logic_vector(31 downto 0);
	signal getelementptr_70_dataInArray_1 : std_logic_vector(31 downto 0);
	signal getelementptr_70_dataInArray_2 : std_logic_vector(31 downto 0);
	signal getelementptr_70_pValidArray_0 : std_logic;
	signal getelementptr_70_pValidArray_1 : std_logic;
	signal getelementptr_70_pValidArray_2 : std_logic;
	signal getelementptr_70_readyArray_0 : std_logic;
	signal getelementptr_70_readyArray_1 : std_logic;
	signal getelementptr_70_readyArray_2 : std_logic;
	signal getelementptr_70_nReadyArray_0 : std_logic;
	signal getelementptr_70_validArray_0 : std_logic;
	signal getelementptr_70_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_22_clk : std_logic;
	signal cst_22_rst : std_logic;
	signal cst_22_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_22_pValidArray_0 : std_logic;
	signal cst_22_readyArray_0 : std_logic;
	signal cst_22_nReadyArray_0 : std_logic;
	signal cst_22_validArray_0 : std_logic;
	signal cst_22_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal store_4_clk : std_logic;
	signal store_4_rst : std_logic;
	signal store_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal store_4_dataInArray_1 : std_logic_vector(31 downto 0);
	signal store_4_pValidArray_0 : std_logic;
	signal store_4_pValidArray_1 : std_logic;
	signal store_4_readyArray_0 : std_logic;
	signal store_4_readyArray_1 : std_logic;
	signal store_4_nReadyArray_0 : std_logic;
	signal store_4_validArray_0 : std_logic;
	signal store_4_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal store_4_nReadyArray_1 : std_logic;
	signal store_4_validArray_1 : std_logic;
	signal store_4_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal brCst_block15_clk : std_logic;
	signal brCst_block15_rst : std_logic;
	signal brCst_block15_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block15_pValidArray_0 : std_logic;
	signal brCst_block15_readyArray_0 : std_logic;
	signal brCst_block15_nReadyArray_0 : std_logic;
	signal brCst_block15_validArray_0 : std_logic;
	signal brCst_block15_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_23_clk : std_logic;
	signal cst_23_rst : std_logic;
	signal cst_23_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_23_pValidArray_0 : std_logic;
	signal cst_23_readyArray_0 : std_logic;
	signal cst_23_nReadyArray_0 : std_logic;
	signal cst_23_validArray_0 : std_logic;
	signal cst_23_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_38_clk : std_logic;
	signal cst_38_rst : std_logic;
	signal cst_38_dataInArray_0 : std_logic_vector(3 downto 0);
	signal cst_38_pValidArray_0 : std_logic;
	signal cst_38_readyArray_0 : std_logic;
	signal cst_38_nReadyArray_0 : std_logic;
	signal cst_38_validArray_0 : std_logic;
	signal cst_38_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal phi_n13_clk : std_logic;
	signal phi_n13_rst : std_logic;
	signal phi_n13_dataInArray_0 : std_logic_vector(3 downto 0);
	signal phi_n13_dataInArray_1 : std_logic_vector(3 downto 0);
	signal phi_n13_pValidArray_0 : std_logic;
	signal phi_n13_pValidArray_1 : std_logic;
	signal phi_n13_readyArray_0 : std_logic;
	signal phi_n13_readyArray_1 : std_logic;
	signal phi_n13_nReadyArray_0 : std_logic;
	signal phi_n13_validArray_0 : std_logic;
	signal phi_n13_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal fork_12_clk : std_logic;
	signal fork_12_rst : std_logic;
	signal fork_12_dataInArray_0 : std_logic_vector(3 downto 0);
	signal fork_12_pValidArray_0 : std_logic;
	signal fork_12_readyArray_0 : std_logic;
	signal fork_12_nReadyArray_0 : std_logic;
	signal fork_12_validArray_0 : std_logic;
	signal fork_12_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal fork_12_nReadyArray_1 : std_logic;
	signal fork_12_validArray_1 : std_logic;
	signal fork_12_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal fork_26_clk : std_logic;
	signal fork_26_rst : std_logic;
	signal fork_26_dataInArray_0 : std_logic_vector(3 downto 0);
	signal fork_26_pValidArray_0 : std_logic;
	signal fork_26_readyArray_0 : std_logic;
	signal fork_26_nReadyArray_0 : std_logic;
	signal fork_26_validArray_0 : std_logic;
	signal fork_26_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal fork_26_nReadyArray_1 : std_logic;
	signal fork_26_validArray_1 : std_logic;
	signal fork_26_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal branch_27_clk : std_logic;
	signal branch_27_rst : std_logic;
	signal branch_27_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_27_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_27_pValidArray_0 : std_logic;
	signal branch_27_pValidArray_1 : std_logic;
	signal branch_27_readyArray_0 : std_logic;
	signal branch_27_readyArray_1 : std_logic;
	signal branch_27_nReadyArray_0 : std_logic;
	signal branch_27_validArray_0 : std_logic;
	signal branch_27_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_27_nReadyArray_1 : std_logic;
	signal branch_27_validArray_1 : std_logic;
	signal branch_27_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branch_28_clk : std_logic;
	signal branch_28_rst : std_logic;
	signal branch_28_dataInArray_0 : std_logic_vector(3 downto 0);
	signal branch_28_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_28_pValidArray_0 : std_logic;
	signal branch_28_pValidArray_1 : std_logic;
	signal branch_28_readyArray_0 : std_logic;
	signal branch_28_readyArray_1 : std_logic;
	signal branch_28_nReadyArray_0 : std_logic;
	signal branch_28_validArray_0 : std_logic;
	signal branch_28_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal branch_28_nReadyArray_1 : std_logic;
	signal branch_28_validArray_1 : std_logic;
	signal branch_28_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal branch_29_clk : std_logic;
	signal branch_29_rst : std_logic;
	signal branch_29_dataInArray_0 : std_logic_vector(3 downto 0);
	signal branch_29_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_29_pValidArray_0 : std_logic;
	signal branch_29_pValidArray_1 : std_logic;
	signal branch_29_readyArray_0 : std_logic;
	signal branch_29_readyArray_1 : std_logic;
	signal branch_29_nReadyArray_0 : std_logic;
	signal branch_29_validArray_0 : std_logic;
	signal branch_29_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal branch_29_nReadyArray_1 : std_logic;
	signal branch_29_validArray_1 : std_logic;
	signal branch_29_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal fork_44_clk : std_logic;
	signal fork_44_rst : std_logic;
	signal fork_44_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_44_pValidArray_0 : std_logic;
	signal fork_44_readyArray_0 : std_logic;
	signal fork_44_nReadyArray_0 : std_logic;
	signal fork_44_validArray_0 : std_logic;
	signal fork_44_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_44_nReadyArray_1 : std_logic;
	signal fork_44_validArray_1 : std_logic;
	signal fork_44_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_44_nReadyArray_2 : std_logic;
	signal fork_44_validArray_2 : std_logic;
	signal fork_44_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_44_nReadyArray_3 : std_logic;
	signal fork_44_validArray_3 : std_logic;
	signal fork_44_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal phiC_31_clk : std_logic;
	signal phiC_31_rst : std_logic;
	signal phiC_31_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_31_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_31_pValidArray_0 : std_logic;
	signal phiC_31_pValidArray_1 : std_logic;
	signal phiC_31_readyArray_0 : std_logic;
	signal phiC_31_readyArray_1 : std_logic;
	signal phiC_31_nReadyArray_0 : std_logic;
	signal phiC_31_validArray_0 : std_logic;
	signal phiC_31_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_31_nReadyArray_1 : std_logic;
	signal phiC_31_validArray_1 : std_logic;
	signal phiC_31_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal forkC_68_clk : std_logic;
	signal forkC_68_rst : std_logic;
	signal forkC_68_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_68_pValidArray_0 : std_logic;
	signal forkC_68_readyArray_0 : std_logic;
	signal forkC_68_nReadyArray_0 : std_logic;
	signal forkC_68_validArray_0 : std_logic;
	signal forkC_68_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_68_nReadyArray_1 : std_logic;
	signal forkC_68_validArray_1 : std_logic;
	signal forkC_68_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_68_nReadyArray_2 : std_logic;
	signal forkC_68_validArray_2 : std_logic;
	signal forkC_68_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal forkC_68_nReadyArray_3 : std_logic;
	signal forkC_68_validArray_3 : std_logic;
	signal forkC_68_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal forkC_68_nReadyArray_4 : std_logic;
	signal forkC_68_validArray_4 : std_logic;
	signal forkC_68_dataOutArray_4 : std_logic_vector(0 downto 0);

	signal branchC_50_clk : std_logic;
	signal branchC_50_rst : std_logic;
	signal branchC_50_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_50_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_50_pValidArray_0 : std_logic;
	signal branchC_50_pValidArray_1 : std_logic;
	signal branchC_50_readyArray_0 : std_logic;
	signal branchC_50_readyArray_1 : std_logic;
	signal branchC_50_nReadyArray_0 : std_logic;
	signal branchC_50_validArray_0 : std_logic;
	signal branchC_50_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_50_nReadyArray_1 : std_logic;
	signal branchC_50_validArray_1 : std_logic;
	signal branchC_50_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_26_clk : std_logic;
	signal source_26_rst : std_logic;
	signal source_26_nReadyArray_0 : std_logic;
	signal source_26_validArray_0 : std_logic;
	signal source_26_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_5_clk : std_logic;
	signal Buffer_5_rst : std_logic;
	signal Buffer_5_dataInArray_0 : std_logic_vector(3 downto 0);
	signal Buffer_5_pValidArray_0 : std_logic;
	signal Buffer_5_readyArray_0 : std_logic;
	signal Buffer_5_nReadyArray_0 : std_logic;
	signal Buffer_5_validArray_0 : std_logic;
	signal Buffer_5_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_11_clk : std_logic;
	signal Buffer_11_rst : std_logic;
	signal Buffer_11_dataInArray_0 : std_logic_vector(3 downto 0);
	signal Buffer_11_pValidArray_0 : std_logic;
	signal Buffer_11_readyArray_0 : std_logic;
	signal Buffer_11_nReadyArray_0 : std_logic;
	signal Buffer_11_validArray_0 : std_logic;
	signal Buffer_11_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_55_clk : std_logic;
	signal Buffer_55_rst : std_logic;
	signal Buffer_55_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_55_pValidArray_0 : std_logic;
	signal Buffer_55_readyArray_0 : std_logic;
	signal Buffer_55_nReadyArray_0 : std_logic;
	signal Buffer_55_validArray_0 : std_logic;
	signal Buffer_55_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_56_clk : std_logic;
	signal Buffer_56_rst : std_logic;
	signal Buffer_56_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_56_pValidArray_0 : std_logic;
	signal Buffer_56_readyArray_0 : std_logic;
	signal Buffer_56_nReadyArray_0 : std_logic;
	signal Buffer_56_validArray_0 : std_logic;
	signal Buffer_56_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_72_clk : std_logic;
	signal phi_72_rst : std_logic;
	signal phi_72_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_72_dataInArray_1 : std_logic_vector(3 downto 0);
	signal phi_72_dataInArray_2 : std_logic_vector(3 downto 0);
	signal phi_72_pValidArray_0 : std_logic;
	signal phi_72_pValidArray_1 : std_logic;
	signal phi_72_pValidArray_2 : std_logic;
	signal phi_72_readyArray_0 : std_logic;
	signal phi_72_readyArray_1 : std_logic;
	signal phi_72_readyArray_2 : std_logic;
	signal phi_72_nReadyArray_0 : std_logic;
	signal phi_72_validArray_0 : std_logic;
	signal phi_72_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal zext_73_clk : std_logic;
	signal zext_73_rst : std_logic;
	signal zext_73_dataInArray_0 : std_logic_vector(3 downto 0);
	signal zext_73_pValidArray_0 : std_logic;
	signal zext_73_readyArray_0 : std_logic;
	signal zext_73_nReadyArray_0 : std_logic;
	signal zext_73_validArray_0 : std_logic;
	signal zext_73_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal zext_74_clk : std_logic;
	signal zext_74_rst : std_logic;
	signal zext_74_dataInArray_0 : std_logic_vector(3 downto 0);
	signal zext_74_pValidArray_0 : std_logic;
	signal zext_74_readyArray_0 : std_logic;
	signal zext_74_nReadyArray_0 : std_logic;
	signal zext_74_validArray_0 : std_logic;
	signal zext_74_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal getelementptr_75_clk : std_logic;
	signal getelementptr_75_rst : std_logic;
	signal getelementptr_75_dataInArray_0 : std_logic_vector(31 downto 0);
	signal getelementptr_75_dataInArray_1 : std_logic_vector(31 downto 0);
	signal getelementptr_75_dataInArray_2 : std_logic_vector(31 downto 0);
	signal getelementptr_75_pValidArray_0 : std_logic;
	signal getelementptr_75_pValidArray_1 : std_logic;
	signal getelementptr_75_pValidArray_2 : std_logic;
	signal getelementptr_75_readyArray_0 : std_logic;
	signal getelementptr_75_readyArray_1 : std_logic;
	signal getelementptr_75_readyArray_2 : std_logic;
	signal getelementptr_75_nReadyArray_0 : std_logic;
	signal getelementptr_75_validArray_0 : std_logic;
	signal getelementptr_75_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_76_clk : std_logic;
	signal load_76_rst : std_logic;
	signal load_76_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_76_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_76_pValidArray_0 : std_logic;
	signal load_76_pValidArray_1 : std_logic;
	signal load_76_readyArray_0 : std_logic;
	signal load_76_readyArray_1 : std_logic;
	signal load_76_nReadyArray_0 : std_logic;
	signal load_76_validArray_0 : std_logic;
	signal load_76_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_76_nReadyArray_1 : std_logic;
	signal load_76_validArray_1 : std_logic;
	signal load_76_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal zext_77_clk : std_logic;
	signal zext_77_rst : std_logic;
	signal zext_77_dataInArray_0 : std_logic_vector(3 downto 0);
	signal zext_77_pValidArray_0 : std_logic;
	signal zext_77_readyArray_0 : std_logic;
	signal zext_77_nReadyArray_0 : std_logic;
	signal zext_77_validArray_0 : std_logic;
	signal zext_77_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal zext_78_clk : std_logic;
	signal zext_78_rst : std_logic;
	signal zext_78_dataInArray_0 : std_logic_vector(3 downto 0);
	signal zext_78_pValidArray_0 : std_logic;
	signal zext_78_readyArray_0 : std_logic;
	signal zext_78_nReadyArray_0 : std_logic;
	signal zext_78_validArray_0 : std_logic;
	signal zext_78_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal getelementptr_79_clk : std_logic;
	signal getelementptr_79_rst : std_logic;
	signal getelementptr_79_dataInArray_0 : std_logic_vector(31 downto 0);
	signal getelementptr_79_dataInArray_1 : std_logic_vector(31 downto 0);
	signal getelementptr_79_dataInArray_2 : std_logic_vector(31 downto 0);
	signal getelementptr_79_pValidArray_0 : std_logic;
	signal getelementptr_79_pValidArray_1 : std_logic;
	signal getelementptr_79_pValidArray_2 : std_logic;
	signal getelementptr_79_readyArray_0 : std_logic;
	signal getelementptr_79_readyArray_1 : std_logic;
	signal getelementptr_79_readyArray_2 : std_logic;
	signal getelementptr_79_nReadyArray_0 : std_logic;
	signal getelementptr_79_validArray_0 : std_logic;
	signal getelementptr_79_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_80_clk : std_logic;
	signal load_80_rst : std_logic;
	signal load_80_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_80_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_80_pValidArray_0 : std_logic;
	signal load_80_pValidArray_1 : std_logic;
	signal load_80_readyArray_0 : std_logic;
	signal load_80_readyArray_1 : std_logic;
	signal load_80_nReadyArray_0 : std_logic;
	signal load_80_validArray_0 : std_logic;
	signal load_80_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_80_nReadyArray_1 : std_logic;
	signal load_80_validArray_1 : std_logic;
	signal load_80_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal mul_81_clk : std_logic;
	signal mul_81_rst : std_logic;
	signal mul_81_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mul_81_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mul_81_pValidArray_0 : std_logic;
	signal mul_81_pValidArray_1 : std_logic;
	signal mul_81_readyArray_0 : std_logic;
	signal mul_81_readyArray_1 : std_logic;
	signal mul_81_nReadyArray_0 : std_logic;
	signal mul_81_validArray_0 : std_logic;
	signal mul_81_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal zext_82_clk : std_logic;
	signal zext_82_rst : std_logic;
	signal zext_82_dataInArray_0 : std_logic_vector(3 downto 0);
	signal zext_82_pValidArray_0 : std_logic;
	signal zext_82_readyArray_0 : std_logic;
	signal zext_82_nReadyArray_0 : std_logic;
	signal zext_82_validArray_0 : std_logic;
	signal zext_82_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal zext_83_clk : std_logic;
	signal zext_83_rst : std_logic;
	signal zext_83_dataInArray_0 : std_logic_vector(3 downto 0);
	signal zext_83_pValidArray_0 : std_logic;
	signal zext_83_readyArray_0 : std_logic;
	signal zext_83_nReadyArray_0 : std_logic;
	signal zext_83_validArray_0 : std_logic;
	signal zext_83_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal getelementptr_84_clk : std_logic;
	signal getelementptr_84_rst : std_logic;
	signal getelementptr_84_dataInArray_0 : std_logic_vector(31 downto 0);
	signal getelementptr_84_dataInArray_1 : std_logic_vector(31 downto 0);
	signal getelementptr_84_dataInArray_2 : std_logic_vector(31 downto 0);
	signal getelementptr_84_pValidArray_0 : std_logic;
	signal getelementptr_84_pValidArray_1 : std_logic;
	signal getelementptr_84_pValidArray_2 : std_logic;
	signal getelementptr_84_readyArray_0 : std_logic;
	signal getelementptr_84_readyArray_1 : std_logic;
	signal getelementptr_84_readyArray_2 : std_logic;
	signal getelementptr_84_nReadyArray_0 : std_logic;
	signal getelementptr_84_validArray_0 : std_logic;
	signal getelementptr_84_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_85_clk : std_logic;
	signal load_85_rst : std_logic;
	signal load_85_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_85_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_85_pValidArray_0 : std_logic;
	signal load_85_pValidArray_1 : std_logic;
	signal load_85_readyArray_0 : std_logic;
	signal load_85_readyArray_1 : std_logic;
	signal load_85_nReadyArray_0 : std_logic;
	signal load_85_validArray_0 : std_logic;
	signal load_85_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_85_nReadyArray_1 : std_logic;
	signal load_85_validArray_1 : std_logic;
	signal load_85_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal add_86_clk : std_logic;
	signal add_86_rst : std_logic;
	signal add_86_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_86_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_86_pValidArray_0 : std_logic;
	signal add_86_pValidArray_1 : std_logic;
	signal add_86_readyArray_0 : std_logic;
	signal add_86_readyArray_1 : std_logic;
	signal add_86_nReadyArray_0 : std_logic;
	signal add_86_validArray_0 : std_logic;
	signal add_86_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal store_5_clk : std_logic;
	signal store_5_rst : std_logic;
	signal store_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal store_5_dataInArray_1 : std_logic_vector(31 downto 0);
	signal store_5_pValidArray_0 : std_logic;
	signal store_5_pValidArray_1 : std_logic;
	signal store_5_readyArray_0 : std_logic;
	signal store_5_readyArray_1 : std_logic;
	signal store_5_nReadyArray_0 : std_logic;
	signal store_5_validArray_0 : std_logic;
	signal store_5_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal store_5_nReadyArray_1 : std_logic;
	signal store_5_validArray_1 : std_logic;
	signal store_5_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cst_24_clk : std_logic;
	signal cst_24_rst : std_logic;
	signal cst_24_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_24_pValidArray_0 : std_logic;
	signal cst_24_readyArray_0 : std_logic;
	signal cst_24_nReadyArray_0 : std_logic;
	signal cst_24_validArray_0 : std_logic;
	signal cst_24_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal add_87_clk : std_logic;
	signal add_87_rst : std_logic;
	signal add_87_dataInArray_0 : std_logic_vector(3 downto 0);
	signal add_87_dataInArray_1 : std_logic_vector(3 downto 0);
	signal add_87_pValidArray_0 : std_logic;
	signal add_87_pValidArray_1 : std_logic;
	signal add_87_readyArray_0 : std_logic;
	signal add_87_readyArray_1 : std_logic;
	signal add_87_nReadyArray_0 : std_logic;
	signal add_87_validArray_0 : std_logic;
	signal add_87_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal cst_25_clk : std_logic;
	signal cst_25_rst : std_logic;
	signal cst_25_dataInArray_0 : std_logic_vector(3 downto 0);
	signal cst_25_pValidArray_0 : std_logic;
	signal cst_25_readyArray_0 : std_logic;
	signal cst_25_nReadyArray_0 : std_logic;
	signal cst_25_validArray_0 : std_logic;
	signal cst_25_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal icmp_88_clk : std_logic;
	signal icmp_88_rst : std_logic;
	signal icmp_88_dataInArray_0 : std_logic_vector(3 downto 0);
	signal icmp_88_dataInArray_1 : std_logic_vector(3 downto 0);
	signal icmp_88_pValidArray_0 : std_logic;
	signal icmp_88_pValidArray_1 : std_logic;
	signal icmp_88_readyArray_0 : std_logic;
	signal icmp_88_readyArray_1 : std_logic;
	signal icmp_88_nReadyArray_0 : std_logic;
	signal icmp_88_validArray_0 : std_logic;
	signal icmp_88_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_39_clk : std_logic;
	signal cst_39_rst : std_logic;
	signal cst_39_dataInArray_0 : std_logic_vector(3 downto 0);
	signal cst_39_pValidArray_0 : std_logic;
	signal cst_39_readyArray_0 : std_logic;
	signal cst_39_nReadyArray_0 : std_logic;
	signal cst_39_validArray_0 : std_logic;
	signal cst_39_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal cst_40_clk : std_logic;
	signal cst_40_rst : std_logic;
	signal cst_40_dataInArray_0 : std_logic_vector(3 downto 0);
	signal cst_40_pValidArray_0 : std_logic;
	signal cst_40_readyArray_0 : std_logic;
	signal cst_40_nReadyArray_0 : std_logic;
	signal cst_40_validArray_0 : std_logic;
	signal cst_40_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal cst_41_clk : std_logic;
	signal cst_41_rst : std_logic;
	signal cst_41_dataInArray_0 : std_logic_vector(3 downto 0);
	signal cst_41_pValidArray_0 : std_logic;
	signal cst_41_readyArray_0 : std_logic;
	signal cst_41_nReadyArray_0 : std_logic;
	signal cst_41_validArray_0 : std_logic;
	signal cst_41_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal phi_n16_clk : std_logic;
	signal phi_n16_rst : std_logic;
	signal phi_n16_dataInArray_0 : std_logic_vector(3 downto 0);
	signal phi_n16_dataInArray_1 : std_logic_vector(3 downto 0);
	signal phi_n16_pValidArray_0 : std_logic;
	signal phi_n16_pValidArray_1 : std_logic;
	signal phi_n16_readyArray_0 : std_logic;
	signal phi_n16_readyArray_1 : std_logic;
	signal phi_n16_nReadyArray_0 : std_logic;
	signal phi_n16_validArray_0 : std_logic;
	signal phi_n16_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal phi_n17_clk : std_logic;
	signal phi_n17_rst : std_logic;
	signal phi_n17_dataInArray_0 : std_logic_vector(3 downto 0);
	signal phi_n17_dataInArray_1 : std_logic_vector(3 downto 0);
	signal phi_n17_pValidArray_0 : std_logic;
	signal phi_n17_pValidArray_1 : std_logic;
	signal phi_n17_readyArray_0 : std_logic;
	signal phi_n17_readyArray_1 : std_logic;
	signal phi_n17_nReadyArray_0 : std_logic;
	signal phi_n17_validArray_0 : std_logic;
	signal phi_n17_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal fork_13_clk : std_logic;
	signal fork_13_rst : std_logic;
	signal fork_13_dataInArray_0 : std_logic_vector(3 downto 0);
	signal fork_13_pValidArray_0 : std_logic;
	signal fork_13_readyArray_0 : std_logic;
	signal fork_13_nReadyArray_0 : std_logic;
	signal fork_13_validArray_0 : std_logic;
	signal fork_13_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal fork_13_nReadyArray_1 : std_logic;
	signal fork_13_validArray_1 : std_logic;
	signal fork_13_dataOutArray_1 : std_logic_vector(3 downto 0);
	signal fork_13_nReadyArray_2 : std_logic;
	signal fork_13_validArray_2 : std_logic;
	signal fork_13_dataOutArray_2 : std_logic_vector(3 downto 0);

	signal fork_14_clk : std_logic;
	signal fork_14_rst : std_logic;
	signal fork_14_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_14_pValidArray_0 : std_logic;
	signal fork_14_readyArray_0 : std_logic;
	signal fork_14_nReadyArray_0 : std_logic;
	signal fork_14_validArray_0 : std_logic;
	signal fork_14_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_14_nReadyArray_1 : std_logic;
	signal fork_14_validArray_1 : std_logic;
	signal fork_14_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_15_clk : std_logic;
	signal fork_15_rst : std_logic;
	signal fork_15_dataInArray_0 : std_logic_vector(3 downto 0);
	signal fork_15_pValidArray_0 : std_logic;
	signal fork_15_readyArray_0 : std_logic;
	signal fork_15_nReadyArray_0 : std_logic;
	signal fork_15_validArray_0 : std_logic;
	signal fork_15_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal fork_15_nReadyArray_1 : std_logic;
	signal fork_15_validArray_1 : std_logic;
	signal fork_15_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal fork_28_clk : std_logic;
	signal fork_28_rst : std_logic;
	signal fork_28_dataInArray_0 : std_logic_vector(3 downto 0);
	signal fork_28_pValidArray_0 : std_logic;
	signal fork_28_readyArray_0 : std_logic;
	signal fork_28_nReadyArray_0 : std_logic;
	signal fork_28_validArray_0 : std_logic;
	signal fork_28_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal fork_28_nReadyArray_1 : std_logic;
	signal fork_28_validArray_1 : std_logic;
	signal fork_28_dataOutArray_1 : std_logic_vector(3 downto 0);
	signal fork_28_nReadyArray_2 : std_logic;
	signal fork_28_validArray_2 : std_logic;
	signal fork_28_dataOutArray_2 : std_logic_vector(3 downto 0);

	signal fork_29_clk : std_logic;
	signal fork_29_rst : std_logic;
	signal fork_29_dataInArray_0 : std_logic_vector(3 downto 0);
	signal fork_29_pValidArray_0 : std_logic;
	signal fork_29_readyArray_0 : std_logic;
	signal fork_29_nReadyArray_0 : std_logic;
	signal fork_29_validArray_0 : std_logic;
	signal fork_29_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal fork_29_nReadyArray_1 : std_logic;
	signal fork_29_validArray_1 : std_logic;
	signal fork_29_dataOutArray_1 : std_logic_vector(3 downto 0);
	signal fork_29_nReadyArray_2 : std_logic;
	signal fork_29_validArray_2 : std_logic;
	signal fork_29_dataOutArray_2 : std_logic_vector(3 downto 0);

	signal branch_30_clk : std_logic;
	signal branch_30_rst : std_logic;
	signal branch_30_dataInArray_0 : std_logic_vector(3 downto 0);
	signal branch_30_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_30_pValidArray_0 : std_logic;
	signal branch_30_pValidArray_1 : std_logic;
	signal branch_30_readyArray_0 : std_logic;
	signal branch_30_readyArray_1 : std_logic;
	signal branch_30_nReadyArray_0 : std_logic;
	signal branch_30_validArray_0 : std_logic;
	signal branch_30_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal branch_30_nReadyArray_1 : std_logic;
	signal branch_30_validArray_1 : std_logic;
	signal branch_30_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal branch_31_clk : std_logic;
	signal branch_31_rst : std_logic;
	signal branch_31_dataInArray_0 : std_logic_vector(3 downto 0);
	signal branch_31_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_31_pValidArray_0 : std_logic;
	signal branch_31_pValidArray_1 : std_logic;
	signal branch_31_readyArray_0 : std_logic;
	signal branch_31_readyArray_1 : std_logic;
	signal branch_31_nReadyArray_0 : std_logic;
	signal branch_31_validArray_0 : std_logic;
	signal branch_31_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal branch_31_nReadyArray_1 : std_logic;
	signal branch_31_validArray_1 : std_logic;
	signal branch_31_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal branch_32_clk : std_logic;
	signal branch_32_rst : std_logic;
	signal branch_32_dataInArray_0 : std_logic_vector(3 downto 0);
	signal branch_32_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_32_pValidArray_0 : std_logic;
	signal branch_32_pValidArray_1 : std_logic;
	signal branch_32_readyArray_0 : std_logic;
	signal branch_32_readyArray_1 : std_logic;
	signal branch_32_nReadyArray_0 : std_logic;
	signal branch_32_validArray_0 : std_logic;
	signal branch_32_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal branch_32_nReadyArray_1 : std_logic;
	signal branch_32_validArray_1 : std_logic;
	signal branch_32_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal fork_45_clk : std_logic;
	signal fork_45_rst : std_logic;
	signal fork_45_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_45_pValidArray_0 : std_logic;
	signal fork_45_readyArray_0 : std_logic;
	signal fork_45_nReadyArray_0 : std_logic;
	signal fork_45_validArray_0 : std_logic;
	signal fork_45_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_45_nReadyArray_1 : std_logic;
	signal fork_45_validArray_1 : std_logic;
	signal fork_45_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_45_nReadyArray_2 : std_logic;
	signal fork_45_validArray_2 : std_logic;
	signal fork_45_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_45_nReadyArray_3 : std_logic;
	signal fork_45_validArray_3 : std_logic;
	signal fork_45_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal phiC_32_clk : std_logic;
	signal phiC_32_rst : std_logic;
	signal phiC_32_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_32_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_32_pValidArray_0 : std_logic;
	signal phiC_32_pValidArray_1 : std_logic;
	signal phiC_32_readyArray_0 : std_logic;
	signal phiC_32_readyArray_1 : std_logic;
	signal phiC_32_nReadyArray_0 : std_logic;
	signal phiC_32_validArray_0 : std_logic;
	signal phiC_32_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_32_nReadyArray_1 : std_logic;
	signal phiC_32_validArray_1 : std_logic;
	signal phiC_32_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal forkC_69_clk : std_logic;
	signal forkC_69_rst : std_logic;
	signal forkC_69_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_69_pValidArray_0 : std_logic;
	signal forkC_69_readyArray_0 : std_logic;
	signal forkC_69_nReadyArray_0 : std_logic;
	signal forkC_69_validArray_0 : std_logic;
	signal forkC_69_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_69_nReadyArray_1 : std_logic;
	signal forkC_69_validArray_1 : std_logic;
	signal forkC_69_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_51_clk : std_logic;
	signal branchC_51_rst : std_logic;
	signal branchC_51_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_51_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_51_pValidArray_0 : std_logic;
	signal branchC_51_pValidArray_1 : std_logic;
	signal branchC_51_readyArray_0 : std_logic;
	signal branchC_51_readyArray_1 : std_logic;
	signal branchC_51_nReadyArray_0 : std_logic;
	signal branchC_51_validArray_0 : std_logic;
	signal branchC_51_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_51_nReadyArray_1 : std_logic;
	signal branchC_51_validArray_1 : std_logic;
	signal branchC_51_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_12_clk : std_logic;
	signal source_12_rst : std_logic;
	signal source_12_nReadyArray_0 : std_logic;
	signal source_12_validArray_0 : std_logic;
	signal source_12_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_13_clk : std_logic;
	signal source_13_rst : std_logic;
	signal source_13_nReadyArray_0 : std_logic;
	signal source_13_validArray_0 : std_logic;
	signal source_13_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal source_27_clk : std_logic;
	signal source_27_rst : std_logic;
	signal source_27_nReadyArray_0 : std_logic;
	signal source_27_validArray_0 : std_logic;
	signal source_27_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal source_28_clk : std_logic;
	signal source_28_rst : std_logic;
	signal source_28_nReadyArray_0 : std_logic;
	signal source_28_validArray_0 : std_logic;
	signal source_28_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal source_29_clk : std_logic;
	signal source_29_rst : std_logic;
	signal source_29_nReadyArray_0 : std_logic;
	signal source_29_validArray_0 : std_logic;
	signal source_29_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_6_clk : std_logic;
	signal Buffer_6_rst : std_logic;
	signal Buffer_6_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_6_pValidArray_0 : std_logic;
	signal Buffer_6_readyArray_0 : std_logic;
	signal Buffer_6_nReadyArray_0 : std_logic;
	signal Buffer_6_validArray_0 : std_logic;
	signal Buffer_6_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_16_clk : std_logic;
	signal Buffer_16_rst : std_logic;
	signal Buffer_16_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_16_pValidArray_0 : std_logic;
	signal Buffer_16_readyArray_0 : std_logic;
	signal Buffer_16_nReadyArray_0 : std_logic;
	signal Buffer_16_validArray_0 : std_logic;
	signal Buffer_16_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_17_clk : std_logic;
	signal Buffer_17_rst : std_logic;
	signal Buffer_17_dataInArray_0 : std_logic_vector(3 downto 0);
	signal Buffer_17_pValidArray_0 : std_logic;
	signal Buffer_17_readyArray_0 : std_logic;
	signal Buffer_17_nReadyArray_0 : std_logic;
	signal Buffer_17_validArray_0 : std_logic;
	signal Buffer_17_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_22_clk : std_logic;
	signal Buffer_22_rst : std_logic;
	signal Buffer_22_dataInArray_0 : std_logic_vector(3 downto 0);
	signal Buffer_22_pValidArray_0 : std_logic;
	signal Buffer_22_readyArray_0 : std_logic;
	signal Buffer_22_nReadyArray_0 : std_logic;
	signal Buffer_22_validArray_0 : std_logic;
	signal Buffer_22_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_23_clk : std_logic;
	signal Buffer_23_rst : std_logic;
	signal Buffer_23_dataInArray_0 : std_logic_vector(3 downto 0);
	signal Buffer_23_pValidArray_0 : std_logic;
	signal Buffer_23_readyArray_0 : std_logic;
	signal Buffer_23_nReadyArray_0 : std_logic;
	signal Buffer_23_validArray_0 : std_logic;
	signal Buffer_23_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_57_clk : std_logic;
	signal Buffer_57_rst : std_logic;
	signal Buffer_57_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_57_pValidArray_0 : std_logic;
	signal Buffer_57_readyArray_0 : std_logic;
	signal Buffer_57_nReadyArray_0 : std_logic;
	signal Buffer_57_validArray_0 : std_logic;
	signal Buffer_57_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_26_clk : std_logic;
	signal cst_26_rst : std_logic;
	signal cst_26_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_26_pValidArray_0 : std_logic;
	signal cst_26_readyArray_0 : std_logic;
	signal cst_26_nReadyArray_0 : std_logic;
	signal cst_26_validArray_0 : std_logic;
	signal cst_26_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal add_90_clk : std_logic;
	signal add_90_rst : std_logic;
	signal add_90_dataInArray_0 : std_logic_vector(3 downto 0);
	signal add_90_dataInArray_1 : std_logic_vector(3 downto 0);
	signal add_90_pValidArray_0 : std_logic;
	signal add_90_pValidArray_1 : std_logic;
	signal add_90_readyArray_0 : std_logic;
	signal add_90_readyArray_1 : std_logic;
	signal add_90_nReadyArray_0 : std_logic;
	signal add_90_validArray_0 : std_logic;
	signal add_90_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal cst_27_clk : std_logic;
	signal cst_27_rst : std_logic;
	signal cst_27_dataInArray_0 : std_logic_vector(3 downto 0);
	signal cst_27_pValidArray_0 : std_logic;
	signal cst_27_readyArray_0 : std_logic;
	signal cst_27_nReadyArray_0 : std_logic;
	signal cst_27_validArray_0 : std_logic;
	signal cst_27_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal icmp_91_clk : std_logic;
	signal icmp_91_rst : std_logic;
	signal icmp_91_dataInArray_0 : std_logic_vector(3 downto 0);
	signal icmp_91_dataInArray_1 : std_logic_vector(3 downto 0);
	signal icmp_91_pValidArray_0 : std_logic;
	signal icmp_91_pValidArray_1 : std_logic;
	signal icmp_91_readyArray_0 : std_logic;
	signal icmp_91_readyArray_1 : std_logic;
	signal icmp_91_nReadyArray_0 : std_logic;
	signal icmp_91_validArray_0 : std_logic;
	signal icmp_91_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n14_clk : std_logic;
	signal phi_n14_rst : std_logic;
	signal phi_n14_dataInArray_0 : std_logic_vector(3 downto 0);
	signal phi_n14_pValidArray_0 : std_logic;
	signal phi_n14_readyArray_0 : std_logic;
	signal phi_n14_nReadyArray_0 : std_logic;
	signal phi_n14_validArray_0 : std_logic;
	signal phi_n14_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal phi_n15_clk : std_logic;
	signal phi_n15_rst : std_logic;
	signal phi_n15_dataInArray_0 : std_logic_vector(3 downto 0);
	signal phi_n15_pValidArray_0 : std_logic;
	signal phi_n15_readyArray_0 : std_logic;
	signal phi_n15_nReadyArray_0 : std_logic;
	signal phi_n15_validArray_0 : std_logic;
	signal phi_n15_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal fork_16_clk : std_logic;
	signal fork_16_rst : std_logic;
	signal fork_16_dataInArray_0 : std_logic_vector(3 downto 0);
	signal fork_16_pValidArray_0 : std_logic;
	signal fork_16_readyArray_0 : std_logic;
	signal fork_16_nReadyArray_0 : std_logic;
	signal fork_16_validArray_0 : std_logic;
	signal fork_16_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal fork_16_nReadyArray_1 : std_logic;
	signal fork_16_validArray_1 : std_logic;
	signal fork_16_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal branch_33_clk : std_logic;
	signal branch_33_rst : std_logic;
	signal branch_33_dataInArray_0 : std_logic_vector(3 downto 0);
	signal branch_33_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_33_pValidArray_0 : std_logic;
	signal branch_33_pValidArray_1 : std_logic;
	signal branch_33_readyArray_0 : std_logic;
	signal branch_33_readyArray_1 : std_logic;
	signal branch_33_nReadyArray_0 : std_logic;
	signal branch_33_validArray_0 : std_logic;
	signal branch_33_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal branch_33_nReadyArray_1 : std_logic;
	signal branch_33_validArray_1 : std_logic;
	signal branch_33_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal branch_34_clk : std_logic;
	signal branch_34_rst : std_logic;
	signal branch_34_dataInArray_0 : std_logic_vector(3 downto 0);
	signal branch_34_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_34_pValidArray_0 : std_logic;
	signal branch_34_pValidArray_1 : std_logic;
	signal branch_34_readyArray_0 : std_logic;
	signal branch_34_readyArray_1 : std_logic;
	signal branch_34_nReadyArray_0 : std_logic;
	signal branch_34_validArray_0 : std_logic;
	signal branch_34_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal branch_34_nReadyArray_1 : std_logic;
	signal branch_34_validArray_1 : std_logic;
	signal branch_34_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal fork_46_clk : std_logic;
	signal fork_46_rst : std_logic;
	signal fork_46_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_46_pValidArray_0 : std_logic;
	signal fork_46_readyArray_0 : std_logic;
	signal fork_46_nReadyArray_0 : std_logic;
	signal fork_46_validArray_0 : std_logic;
	signal fork_46_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_46_nReadyArray_1 : std_logic;
	signal fork_46_validArray_1 : std_logic;
	signal fork_46_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_46_nReadyArray_2 : std_logic;
	signal fork_46_validArray_2 : std_logic;
	signal fork_46_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal phiC_33_clk : std_logic;
	signal phiC_33_rst : std_logic;
	signal phiC_33_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_33_pValidArray_0 : std_logic;
	signal phiC_33_readyArray_0 : std_logic;
	signal phiC_33_nReadyArray_0 : std_logic;
	signal phiC_33_validArray_0 : std_logic;
	signal phiC_33_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branchC_52_clk : std_logic;
	signal branchC_52_rst : std_logic;
	signal branchC_52_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_52_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_52_pValidArray_0 : std_logic;
	signal branchC_52_pValidArray_1 : std_logic;
	signal branchC_52_readyArray_0 : std_logic;
	signal branchC_52_readyArray_1 : std_logic;
	signal branchC_52_nReadyArray_0 : std_logic;
	signal branchC_52_validArray_0 : std_logic;
	signal branchC_52_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_52_nReadyArray_1 : std_logic;
	signal branchC_52_validArray_1 : std_logic;
	signal branchC_52_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_14_clk : std_logic;
	signal source_14_rst : std_logic;
	signal source_14_nReadyArray_0 : std_logic;
	signal source_14_validArray_0 : std_logic;
	signal source_14_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_15_clk : std_logic;
	signal source_15_rst : std_logic;
	signal source_15_nReadyArray_0 : std_logic;
	signal source_15_validArray_0 : std_logic;
	signal source_15_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_39_clk : std_logic;
	signal Buffer_39_rst : std_logic;
	signal Buffer_39_dataInArray_0 : std_logic_vector(3 downto 0);
	signal Buffer_39_pValidArray_0 : std_logic;
	signal Buffer_39_readyArray_0 : std_logic;
	signal Buffer_39_nReadyArray_0 : std_logic;
	signal Buffer_39_validArray_0 : std_logic;
	signal Buffer_39_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_58_clk : std_logic;
	signal Buffer_58_rst : std_logic;
	signal Buffer_58_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_58_pValidArray_0 : std_logic;
	signal Buffer_58_readyArray_0 : std_logic;
	signal Buffer_58_nReadyArray_0 : std_logic;
	signal Buffer_58_validArray_0 : std_logic;
	signal Buffer_58_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_28_clk : std_logic;
	signal cst_28_rst : std_logic;
	signal cst_28_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_28_pValidArray_0 : std_logic;
	signal cst_28_readyArray_0 : std_logic;
	signal cst_28_nReadyArray_0 : std_logic;
	signal cst_28_validArray_0 : std_logic;
	signal cst_28_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal add_93_clk : std_logic;
	signal add_93_rst : std_logic;
	signal add_93_dataInArray_0 : std_logic_vector(3 downto 0);
	signal add_93_dataInArray_1 : std_logic_vector(3 downto 0);
	signal add_93_pValidArray_0 : std_logic;
	signal add_93_pValidArray_1 : std_logic;
	signal add_93_readyArray_0 : std_logic;
	signal add_93_readyArray_1 : std_logic;
	signal add_93_nReadyArray_0 : std_logic;
	signal add_93_validArray_0 : std_logic;
	signal add_93_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal cst_29_clk : std_logic;
	signal cst_29_rst : std_logic;
	signal cst_29_dataInArray_0 : std_logic_vector(3 downto 0);
	signal cst_29_pValidArray_0 : std_logic;
	signal cst_29_readyArray_0 : std_logic;
	signal cst_29_nReadyArray_0 : std_logic;
	signal cst_29_validArray_0 : std_logic;
	signal cst_29_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal icmp_94_clk : std_logic;
	signal icmp_94_rst : std_logic;
	signal icmp_94_dataInArray_0 : std_logic_vector(3 downto 0);
	signal icmp_94_dataInArray_1 : std_logic_vector(3 downto 0);
	signal icmp_94_pValidArray_0 : std_logic;
	signal icmp_94_pValidArray_1 : std_logic;
	signal icmp_94_readyArray_0 : std_logic;
	signal icmp_94_readyArray_1 : std_logic;
	signal icmp_94_nReadyArray_0 : std_logic;
	signal icmp_94_validArray_0 : std_logic;
	signal icmp_94_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n12_clk : std_logic;
	signal phi_n12_rst : std_logic;
	signal phi_n12_dataInArray_0 : std_logic_vector(3 downto 0);
	signal phi_n12_pValidArray_0 : std_logic;
	signal phi_n12_readyArray_0 : std_logic;
	signal phi_n12_nReadyArray_0 : std_logic;
	signal phi_n12_validArray_0 : std_logic;
	signal phi_n12_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal fork_17_clk : std_logic;
	signal fork_17_rst : std_logic;
	signal fork_17_dataInArray_0 : std_logic_vector(3 downto 0);
	signal fork_17_pValidArray_0 : std_logic;
	signal fork_17_readyArray_0 : std_logic;
	signal fork_17_nReadyArray_0 : std_logic;
	signal fork_17_validArray_0 : std_logic;
	signal fork_17_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal fork_17_nReadyArray_1 : std_logic;
	signal fork_17_validArray_1 : std_logic;
	signal fork_17_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal branch_35_clk : std_logic;
	signal branch_35_rst : std_logic;
	signal branch_35_dataInArray_0 : std_logic_vector(3 downto 0);
	signal branch_35_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_35_pValidArray_0 : std_logic;
	signal branch_35_pValidArray_1 : std_logic;
	signal branch_35_readyArray_0 : std_logic;
	signal branch_35_readyArray_1 : std_logic;
	signal branch_35_nReadyArray_0 : std_logic;
	signal branch_35_validArray_0 : std_logic;
	signal branch_35_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal branch_35_nReadyArray_1 : std_logic;
	signal branch_35_validArray_1 : std_logic;
	signal branch_35_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal phiC_34_clk : std_logic;
	signal phiC_34_rst : std_logic;
	signal phiC_34_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_34_pValidArray_0 : std_logic;
	signal phiC_34_readyArray_0 : std_logic;
	signal phiC_34_nReadyArray_0 : std_logic;
	signal phiC_34_validArray_0 : std_logic;
	signal phiC_34_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branchC_53_clk : std_logic;
	signal branchC_53_rst : std_logic;
	signal branchC_53_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_53_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_53_pValidArray_0 : std_logic;
	signal branchC_53_pValidArray_1 : std_logic;
	signal branchC_53_readyArray_0 : std_logic;
	signal branchC_53_readyArray_1 : std_logic;
	signal branchC_53_nReadyArray_0 : std_logic;
	signal branchC_53_validArray_0 : std_logic;
	signal branchC_53_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_53_nReadyArray_1 : std_logic;
	signal branchC_53_validArray_1 : std_logic;
	signal branchC_53_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork_72_clk : std_logic;
	signal fork_72_rst : std_logic;
	signal fork_72_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_72_pValidArray_0 : std_logic;
	signal fork_72_readyArray_0 : std_logic;
	signal fork_72_nReadyArray_0 : std_logic;
	signal fork_72_validArray_0 : std_logic;
	signal fork_72_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_72_nReadyArray_1 : std_logic;
	signal fork_72_validArray_1 : std_logic;
	signal fork_72_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_16_clk : std_logic;
	signal source_16_rst : std_logic;
	signal source_16_nReadyArray_0 : std_logic;
	signal source_16_validArray_0 : std_logic;
	signal source_16_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_17_clk : std_logic;
	signal source_17_rst : std_logic;
	signal source_17_nReadyArray_0 : std_logic;
	signal source_17_validArray_0 : std_logic;
	signal source_17_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal Buffer_59_clk : std_logic;
	signal Buffer_59_rst : std_logic;
	signal Buffer_59_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_59_pValidArray_0 : std_logic;
	signal Buffer_59_readyArray_0 : std_logic;
	signal Buffer_59_nReadyArray_0 : std_logic;
	signal Buffer_59_validArray_0 : std_logic;
	signal Buffer_59_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_60_clk : std_logic;
	signal Buffer_60_rst : std_logic;
	signal Buffer_60_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_60_pValidArray_0 : std_logic;
	signal Buffer_60_readyArray_0 : std_logic;
	signal Buffer_60_nReadyArray_0 : std_logic;
	signal Buffer_60_validArray_0 : std_logic;
	signal Buffer_60_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal ret_0_clk : std_logic;
	signal ret_0_rst : std_logic;
	signal ret_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal ret_0_pValidArray_0 : std_logic;
	signal ret_0_readyArray_0 : std_logic;
	signal ret_0_nReadyArray_0 : std_logic;
	signal ret_0_validArray_0 : std_logic;
	signal ret_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phiC_35_clk : std_logic;
	signal phiC_35_rst : std_logic;
	signal phiC_35_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_35_pValidArray_0 : std_logic;
	signal phiC_35_readyArray_0 : std_logic;
	signal phiC_35_nReadyArray_0 : std_logic;
	signal phiC_35_validArray_0 : std_logic;
	signal phiC_35_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal LSQ_E_clk : std_logic;
	signal LSQ_E_rst : std_logic;
	signal LSQ_E_dataInArray_0 : std_logic_vector(0 downto 0);
	signal LSQ_E_dataInArray_1 : std_logic_vector(0 downto 0);
	signal LSQ_E_dataInArray_2 : std_logic_vector(31 downto 0);
	signal LSQ_E_dataInArray_3 : std_logic_vector(31 downto 0);
	signal LSQ_E_dataInArray_4 : std_logic_vector(31 downto 0);
	signal LSQ_E_dataInArray_5 : std_logic_vector(31 downto 0);
	signal LSQ_E_dataInArray_6 : std_logic_vector(31 downto 0);
	signal LSQ_E_dataInArray_7 : std_logic_vector(31 downto 0);
	signal LSQ_E_pValidArray_0 : std_logic;
	signal LSQ_E_pValidArray_1 : std_logic;
	signal LSQ_E_pValidArray_2 : std_logic;
	signal LSQ_E_pValidArray_3 : std_logic;
	signal LSQ_E_pValidArray_4 : std_logic;
	signal LSQ_E_pValidArray_5 : std_logic;
	signal LSQ_E_pValidArray_6 : std_logic;
	signal LSQ_E_pValidArray_7 : std_logic;
	signal LSQ_E_readyArray_0 : std_logic;
	signal LSQ_E_readyArray_1 : std_logic;
	signal LSQ_E_readyArray_2 : std_logic;
	signal LSQ_E_readyArray_3 : std_logic;
	signal LSQ_E_readyArray_4 : std_logic;
	signal LSQ_E_readyArray_5 : std_logic;
	signal LSQ_E_readyArray_6 : std_logic;
	signal LSQ_E_readyArray_7 : std_logic;
	signal LSQ_E_nReadyArray_0 : std_logic;
	signal LSQ_E_validArray_0 : std_logic;
	signal LSQ_E_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal LSQ_E_nReadyArray_1 : std_logic;
	signal LSQ_E_validArray_1 : std_logic;
	signal LSQ_E_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal LSQ_E_nReadyArray_2 : std_logic;
	signal LSQ_E_validArray_2 : std_logic;
	signal LSQ_E_dataOutArray_2 : std_logic_vector(31 downto 0);
	signal LSQ_E_nReadyArray_3 : std_logic;
	signal LSQ_E_validArray_3 : std_logic;
	signal LSQ_E_dataOutArray_3 : std_logic_vector(31 downto 0);
	signal LSQ_E_nReadyArray_4 : std_logic;
	signal LSQ_E_validArray_4 : std_logic;
	signal LSQ_E_dataOutArray_4 : std_logic_vector(31 downto 0);
	signal LSQ_E_io_queueEmpty : std_logic;
	signal LSQ_E_we0_ce0 : std_logic;
	signal LSQ_E_address0 : std_logic_vector (31 downto 0);
	signal LSQ_E_ce0 : std_logic;
	signal LSQ_E_we0 : std_logic;
	signal LSQ_E_dout0 : std_logic_vector (31 downto 0);
	signal LSQ_E_din0 : std_logic_vector (31 downto 0);
	signal LSQ_E_address1 : std_logic_vector (31 downto 0);
	signal LSQ_E_ce1 : std_logic;
	signal LSQ_E_we1 : std_logic;
	signal LSQ_E_dout1 : std_logic_vector (31 downto 0);
	signal LSQ_E_din1 : std_logic_vector (31 downto 0);
	signal LSQ_E_load_ready : std_logic;
	signal LSQ_E_store_ready : std_logic;

	signal LSQ_F_clk : std_logic;
	signal LSQ_F_rst : std_logic;
	signal LSQ_F_dataInArray_0 : std_logic_vector(0 downto 0);
	signal LSQ_F_dataInArray_1 : std_logic_vector(0 downto 0);
	signal LSQ_F_dataInArray_2 : std_logic_vector(31 downto 0);
	signal LSQ_F_dataInArray_3 : std_logic_vector(31 downto 0);
	signal LSQ_F_dataInArray_4 : std_logic_vector(31 downto 0);
	signal LSQ_F_dataInArray_5 : std_logic_vector(31 downto 0);
	signal LSQ_F_dataInArray_6 : std_logic_vector(31 downto 0);
	signal LSQ_F_dataInArray_7 : std_logic_vector(31 downto 0);
	signal LSQ_F_pValidArray_0 : std_logic;
	signal LSQ_F_pValidArray_1 : std_logic;
	signal LSQ_F_pValidArray_2 : std_logic;
	signal LSQ_F_pValidArray_3 : std_logic;
	signal LSQ_F_pValidArray_4 : std_logic;
	signal LSQ_F_pValidArray_5 : std_logic;
	signal LSQ_F_pValidArray_6 : std_logic;
	signal LSQ_F_pValidArray_7 : std_logic;
	signal LSQ_F_readyArray_0 : std_logic;
	signal LSQ_F_readyArray_1 : std_logic;
	signal LSQ_F_readyArray_2 : std_logic;
	signal LSQ_F_readyArray_3 : std_logic;
	signal LSQ_F_readyArray_4 : std_logic;
	signal LSQ_F_readyArray_5 : std_logic;
	signal LSQ_F_readyArray_6 : std_logic;
	signal LSQ_F_readyArray_7 : std_logic;
	signal LSQ_F_nReadyArray_0 : std_logic;
	signal LSQ_F_validArray_0 : std_logic;
	signal LSQ_F_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal LSQ_F_nReadyArray_1 : std_logic;
	signal LSQ_F_validArray_1 : std_logic;
	signal LSQ_F_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal LSQ_F_nReadyArray_2 : std_logic;
	signal LSQ_F_validArray_2 : std_logic;
	signal LSQ_F_dataOutArray_2 : std_logic_vector(31 downto 0);
	signal LSQ_F_nReadyArray_3 : std_logic;
	signal LSQ_F_validArray_3 : std_logic;
	signal LSQ_F_dataOutArray_3 : std_logic_vector(31 downto 0);
	signal LSQ_F_nReadyArray_4 : std_logic;
	signal LSQ_F_validArray_4 : std_logic;
	signal LSQ_F_dataOutArray_4 : std_logic_vector(31 downto 0);
	signal LSQ_F_io_queueEmpty : std_logic;
	signal LSQ_F_we0_ce0 : std_logic;
	signal LSQ_F_address0 : std_logic_vector (31 downto 0);
	signal LSQ_F_ce0 : std_logic;
	signal LSQ_F_we0 : std_logic;
	signal LSQ_F_dout0 : std_logic_vector (31 downto 0);
	signal LSQ_F_din0 : std_logic_vector (31 downto 0);
	signal LSQ_F_address1 : std_logic_vector (31 downto 0);
	signal LSQ_F_ce1 : std_logic;
	signal LSQ_F_we1 : std_logic;
	signal LSQ_F_dout1 : std_logic_vector (31 downto 0);
	signal LSQ_F_din1 : std_logic_vector (31 downto 0);
	signal LSQ_F_load_ready : std_logic;
	signal LSQ_F_store_ready : std_logic;

	signal LSQ_G_clk : std_logic;
	signal LSQ_G_rst : std_logic;
	signal LSQ_G_dataInArray_0 : std_logic_vector(0 downto 0);
	signal LSQ_G_dataInArray_1 : std_logic_vector(0 downto 0);
	signal LSQ_G_dataInArray_2 : std_logic_vector(31 downto 0);
	signal LSQ_G_dataInArray_3 : std_logic_vector(31 downto 0);
	signal LSQ_G_dataInArray_4 : std_logic_vector(31 downto 0);
	signal LSQ_G_dataInArray_5 : std_logic_vector(31 downto 0);
	signal LSQ_G_dataInArray_6 : std_logic_vector(31 downto 0);
	signal LSQ_G_pValidArray_0 : std_logic;
	signal LSQ_G_pValidArray_1 : std_logic;
	signal LSQ_G_pValidArray_2 : std_logic;
	signal LSQ_G_pValidArray_3 : std_logic;
	signal LSQ_G_pValidArray_4 : std_logic;
	signal LSQ_G_pValidArray_5 : std_logic;
	signal LSQ_G_pValidArray_6 : std_logic;
	signal LSQ_G_readyArray_0 : std_logic;
	signal LSQ_G_readyArray_1 : std_logic;
	signal LSQ_G_readyArray_2 : std_logic;
	signal LSQ_G_readyArray_3 : std_logic;
	signal LSQ_G_readyArray_4 : std_logic;
	signal LSQ_G_readyArray_5 : std_logic;
	signal LSQ_G_readyArray_6 : std_logic;
	signal LSQ_G_nReadyArray_0 : std_logic;
	signal LSQ_G_validArray_0 : std_logic;
	signal LSQ_G_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal LSQ_G_nReadyArray_1 : std_logic;
	signal LSQ_G_validArray_1 : std_logic;
	signal LSQ_G_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal LSQ_G_io_queueEmpty : std_logic;
	signal LSQ_G_we0_ce0 : std_logic;
	signal LSQ_G_address0 : std_logic_vector (31 downto 0);
	signal LSQ_G_ce0 : std_logic;
	signal LSQ_G_we0 : std_logic;
	signal LSQ_G_dout0 : std_logic_vector (31 downto 0);
	signal LSQ_G_din0 : std_logic_vector (31 downto 0);
	signal LSQ_G_address1 : std_logic_vector (31 downto 0);
	signal LSQ_G_ce1 : std_logic;
	signal LSQ_G_we1 : std_logic;
	signal LSQ_G_dout1 : std_logic_vector (31 downto 0);
	signal LSQ_G_din1 : std_logic_vector (31 downto 0);
	signal LSQ_G_load_ready : std_logic;
	signal LSQ_G_store_ready : std_logic;

	signal MC_A_clk : std_logic;
	signal MC_A_rst : std_logic;
	signal MC_A_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_A_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_A_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_A_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_A_pValidArray_0 : std_logic;
	signal MC_A_pValidArray_1 : std_logic;
	signal MC_A_pValidArray_2 : std_logic;
	signal MC_A_pValidArray_3 : std_logic;
	signal MC_A_readyArray_0 : std_logic;
	signal MC_A_readyArray_1 : std_logic;
	signal MC_A_readyArray_2 : std_logic;
	signal MC_A_readyArray_3 : std_logic;
	signal MC_A_nReadyArray_0 : std_logic;
	signal MC_A_validArray_0 : std_logic;
	signal MC_A_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_A_nReadyArray_1 : std_logic;
	signal MC_A_validArray_1 : std_logic;
	signal MC_A_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_A_we0_ce0 : std_logic;

	signal MC_B_clk : std_logic;
	signal MC_B_rst : std_logic;
	signal MC_B_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_B_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_B_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_B_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_B_pValidArray_0 : std_logic;
	signal MC_B_pValidArray_1 : std_logic;
	signal MC_B_pValidArray_2 : std_logic;
	signal MC_B_pValidArray_3 : std_logic;
	signal MC_B_readyArray_0 : std_logic;
	signal MC_B_readyArray_1 : std_logic;
	signal MC_B_readyArray_2 : std_logic;
	signal MC_B_readyArray_3 : std_logic;
	signal MC_B_nReadyArray_0 : std_logic;
	signal MC_B_validArray_0 : std_logic;
	signal MC_B_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_B_nReadyArray_1 : std_logic;
	signal MC_B_validArray_1 : std_logic;
	signal MC_B_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_B_we0_ce0 : std_logic;

	signal MC_C_clk : std_logic;
	signal MC_C_rst : std_logic;
	signal MC_C_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_C_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_C_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_C_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_C_pValidArray_0 : std_logic;
	signal MC_C_pValidArray_1 : std_logic;
	signal MC_C_pValidArray_2 : std_logic;
	signal MC_C_pValidArray_3 : std_logic;
	signal MC_C_readyArray_0 : std_logic;
	signal MC_C_readyArray_1 : std_logic;
	signal MC_C_readyArray_2 : std_logic;
	signal MC_C_readyArray_3 : std_logic;
	signal MC_C_nReadyArray_0 : std_logic;
	signal MC_C_validArray_0 : std_logic;
	signal MC_C_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_C_nReadyArray_1 : std_logic;
	signal MC_C_validArray_1 : std_logic;
	signal MC_C_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_C_we0_ce0 : std_logic;

	signal MC_D_clk : std_logic;
	signal MC_D_rst : std_logic;
	signal MC_D_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_D_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_D_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_D_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_D_pValidArray_0 : std_logic;
	signal MC_D_pValidArray_1 : std_logic;
	signal MC_D_pValidArray_2 : std_logic;
	signal MC_D_pValidArray_3 : std_logic;
	signal MC_D_readyArray_0 : std_logic;
	signal MC_D_readyArray_1 : std_logic;
	signal MC_D_readyArray_2 : std_logic;
	signal MC_D_readyArray_3 : std_logic;
	signal MC_D_nReadyArray_0 : std_logic;
	signal MC_D_validArray_0 : std_logic;
	signal MC_D_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_D_nReadyArray_1 : std_logic;
	signal MC_D_validArray_1 : std_logic;
	signal MC_D_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_D_we0_ce0 : std_logic;

	signal MC_E_clk : std_logic;
	signal MC_E_rst : std_logic;
	signal MC_E_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_E_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_E_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_E_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_E_dataInArray_4 : std_logic_vector(31 downto 0);
	signal MC_E_dataInArray_5 : std_logic_vector(31 downto 0);
	signal MC_E_pValidArray_0 : std_logic;
	signal MC_E_pValidArray_1 : std_logic;
	signal MC_E_pValidArray_2 : std_logic;
	signal MC_E_pValidArray_3 : std_logic;
	signal MC_E_pValidArray_4 : std_logic;
	signal MC_E_pValidArray_5 : std_logic;
	signal MC_E_readyArray_0 : std_logic;
	signal MC_E_readyArray_1 : std_logic;
	signal MC_E_readyArray_2 : std_logic;
	signal MC_E_readyArray_3 : std_logic;
	signal MC_E_readyArray_4 : std_logic;
	signal MC_E_readyArray_5 : std_logic;
	signal MC_E_nReadyArray_0 : std_logic;
	signal MC_E_validArray_0 : std_logic;
	signal MC_E_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_E_nReadyArray_1 : std_logic;
	signal MC_E_validArray_1 : std_logic;
	signal MC_E_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal MC_E_nReadyArray_2 : std_logic;
	signal MC_E_validArray_2 : std_logic;
	signal MC_E_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal MC_E_we0_ce0 : std_logic;

	signal MC_F_clk : std_logic;
	signal MC_F_rst : std_logic;
	signal MC_F_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_F_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_F_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_F_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_F_dataInArray_4 : std_logic_vector(31 downto 0);
	signal MC_F_dataInArray_5 : std_logic_vector(31 downto 0);
	signal MC_F_pValidArray_0 : std_logic;
	signal MC_F_pValidArray_1 : std_logic;
	signal MC_F_pValidArray_2 : std_logic;
	signal MC_F_pValidArray_3 : std_logic;
	signal MC_F_pValidArray_4 : std_logic;
	signal MC_F_pValidArray_5 : std_logic;
	signal MC_F_readyArray_0 : std_logic;
	signal MC_F_readyArray_1 : std_logic;
	signal MC_F_readyArray_2 : std_logic;
	signal MC_F_readyArray_3 : std_logic;
	signal MC_F_readyArray_4 : std_logic;
	signal MC_F_readyArray_5 : std_logic;
	signal MC_F_nReadyArray_0 : std_logic;
	signal MC_F_validArray_0 : std_logic;
	signal MC_F_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_F_nReadyArray_1 : std_logic;
	signal MC_F_validArray_1 : std_logic;
	signal MC_F_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal MC_F_nReadyArray_2 : std_logic;
	signal MC_F_validArray_2 : std_logic;
	signal MC_F_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal MC_F_we0_ce0 : std_logic;

	signal end_0_clk : std_logic;
	signal end_0_rst : std_logic;
	signal end_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_2 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_3 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_4 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_5 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_6 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_7 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_8 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_9 : std_logic_vector(0 downto 0);
	signal end_0_pValidArray_0 : std_logic;
	signal end_0_pValidArray_1 : std_logic;
	signal end_0_pValidArray_2 : std_logic;
	signal end_0_pValidArray_3 : std_logic;
	signal end_0_pValidArray_4 : std_logic;
	signal end_0_pValidArray_5 : std_logic;
	signal end_0_pValidArray_6 : std_logic;
	signal end_0_pValidArray_7 : std_logic;
	signal end_0_pValidArray_8 : std_logic;
	signal end_0_pValidArray_9 : std_logic;
	signal end_0_readyArray_0 : std_logic;
	signal end_0_readyArray_1 : std_logic;
	signal end_0_readyArray_2 : std_logic;
	signal end_0_readyArray_3 : std_logic;
	signal end_0_readyArray_4 : std_logic;
	signal end_0_readyArray_5 : std_logic;
	signal end_0_readyArray_6 : std_logic;
	signal end_0_readyArray_7 : std_logic;
	signal end_0_readyArray_8 : std_logic;
	signal end_0_readyArray_9 : std_logic;
	signal end_0_nReadyArray_0 : std_logic;
	signal end_0_validArray_0 : std_logic;
	signal end_0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal end_0_validArray_1 :  std_logic;
	signal end_0_dataOutArray_1 :  std_logic_vector (31 downto 0);
	signal end_0_nReadyArray_1 :  std_logic;

	signal sink_0_clk : std_logic;
	signal sink_0_rst : std_logic;
	signal sink_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_0_pValidArray_0 : std_logic;
	signal sink_0_readyArray_0 : std_logic;

	signal sink_1_clk : std_logic;
	signal sink_1_rst : std_logic;
	signal sink_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_1_pValidArray_0 : std_logic;
	signal sink_1_readyArray_0 : std_logic;

	signal sink_2_clk : std_logic;
	signal sink_2_rst : std_logic;
	signal sink_2_dataInArray_0 : std_logic_vector(3 downto 0);
	signal sink_2_pValidArray_0 : std_logic;
	signal sink_2_readyArray_0 : std_logic;

	signal sink_3_clk : std_logic;
	signal sink_3_rst : std_logic;
	signal sink_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_3_pValidArray_0 : std_logic;
	signal sink_3_readyArray_0 : std_logic;

	signal sink_4_clk : std_logic;
	signal sink_4_rst : std_logic;
	signal sink_4_dataInArray_0 : std_logic_vector(3 downto 0);
	signal sink_4_pValidArray_0 : std_logic;
	signal sink_4_readyArray_0 : std_logic;

	signal sink_5_clk : std_logic;
	signal sink_5_rst : std_logic;
	signal sink_5_dataInArray_0 : std_logic_vector(3 downto 0);
	signal sink_5_pValidArray_0 : std_logic;
	signal sink_5_readyArray_0 : std_logic;

	signal sink_6_clk : std_logic;
	signal sink_6_rst : std_logic;
	signal sink_6_dataInArray_0 : std_logic_vector(3 downto 0);
	signal sink_6_pValidArray_0 : std_logic;
	signal sink_6_readyArray_0 : std_logic;

	signal sink_7_clk : std_logic;
	signal sink_7_rst : std_logic;
	signal sink_7_dataInArray_0 : std_logic_vector(3 downto 0);
	signal sink_7_pValidArray_0 : std_logic;
	signal sink_7_readyArray_0 : std_logic;

	signal sink_8_clk : std_logic;
	signal sink_8_rst : std_logic;
	signal sink_8_dataInArray_0 : std_logic_vector(3 downto 0);
	signal sink_8_pValidArray_0 : std_logic;
	signal sink_8_readyArray_0 : std_logic;

	signal sink_9_clk : std_logic;
	signal sink_9_rst : std_logic;
	signal sink_9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_9_pValidArray_0 : std_logic;
	signal sink_9_readyArray_0 : std_logic;

	signal sink_10_clk : std_logic;
	signal sink_10_rst : std_logic;
	signal sink_10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_10_pValidArray_0 : std_logic;
	signal sink_10_readyArray_0 : std_logic;

	signal sink_11_clk : std_logic;
	signal sink_11_rst : std_logic;
	signal sink_11_dataInArray_0 : std_logic_vector(3 downto 0);
	signal sink_11_pValidArray_0 : std_logic;
	signal sink_11_readyArray_0 : std_logic;

	signal sink_12_clk : std_logic;
	signal sink_12_rst : std_logic;
	signal sink_12_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_12_pValidArray_0 : std_logic;
	signal sink_12_readyArray_0 : std_logic;

	signal sink_13_clk : std_logic;
	signal sink_13_rst : std_logic;
	signal sink_13_dataInArray_0 : std_logic_vector(3 downto 0);
	signal sink_13_pValidArray_0 : std_logic;
	signal sink_13_readyArray_0 : std_logic;

	signal sink_14_clk : std_logic;
	signal sink_14_rst : std_logic;
	signal sink_14_dataInArray_0 : std_logic_vector(3 downto 0);
	signal sink_14_pValidArray_0 : std_logic;
	signal sink_14_readyArray_0 : std_logic;

	signal sink_15_clk : std_logic;
	signal sink_15_rst : std_logic;
	signal sink_15_dataInArray_0 : std_logic_vector(3 downto 0);
	signal sink_15_pValidArray_0 : std_logic;
	signal sink_15_readyArray_0 : std_logic;

	signal sink_16_clk : std_logic;
	signal sink_16_rst : std_logic;
	signal sink_16_dataInArray_0 : std_logic_vector(3 downto 0);
	signal sink_16_pValidArray_0 : std_logic;
	signal sink_16_readyArray_0 : std_logic;

	signal sink_17_clk : std_logic;
	signal sink_17_rst : std_logic;
	signal sink_17_dataInArray_0 : std_logic_vector(3 downto 0);
	signal sink_17_pValidArray_0 : std_logic;
	signal sink_17_readyArray_0 : std_logic;

	signal sink_18_clk : std_logic;
	signal sink_18_rst : std_logic;
	signal sink_18_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_18_pValidArray_0 : std_logic;
	signal sink_18_readyArray_0 : std_logic;

	signal sink_19_clk : std_logic;
	signal sink_19_rst : std_logic;
	signal sink_19_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_19_pValidArray_0 : std_logic;
	signal sink_19_readyArray_0 : std_logic;

	signal sink_20_clk : std_logic;
	signal sink_20_rst : std_logic;
	signal sink_20_dataInArray_0 : std_logic_vector(3 downto 0);
	signal sink_20_pValidArray_0 : std_logic;
	signal sink_20_readyArray_0 : std_logic;

	signal sink_21_clk : std_logic;
	signal sink_21_rst : std_logic;
	signal sink_21_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_21_pValidArray_0 : std_logic;
	signal sink_21_readyArray_0 : std_logic;

	signal sink_22_clk : std_logic;
	signal sink_22_rst : std_logic;
	signal sink_22_dataInArray_0 : std_logic_vector(3 downto 0);
	signal sink_22_pValidArray_0 : std_logic;
	signal sink_22_readyArray_0 : std_logic;

	signal sink_23_clk : std_logic;
	signal sink_23_rst : std_logic;
	signal sink_23_dataInArray_0 : std_logic_vector(3 downto 0);
	signal sink_23_pValidArray_0 : std_logic;
	signal sink_23_readyArray_0 : std_logic;

	signal sink_24_clk : std_logic;
	signal sink_24_rst : std_logic;
	signal sink_24_dataInArray_0 : std_logic_vector(3 downto 0);
	signal sink_24_pValidArray_0 : std_logic;
	signal sink_24_readyArray_0 : std_logic;

	signal sink_25_clk : std_logic;
	signal sink_25_rst : std_logic;
	signal sink_25_dataInArray_0 : std_logic_vector(3 downto 0);
	signal sink_25_pValidArray_0 : std_logic;
	signal sink_25_readyArray_0 : std_logic;

	signal sink_26_clk : std_logic;
	signal sink_26_rst : std_logic;
	signal sink_26_dataInArray_0 : std_logic_vector(3 downto 0);
	signal sink_26_pValidArray_0 : std_logic;
	signal sink_26_readyArray_0 : std_logic;

	signal sink_27_clk : std_logic;
	signal sink_27_rst : std_logic;
	signal sink_27_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_27_pValidArray_0 : std_logic;
	signal sink_27_readyArray_0 : std_logic;

	signal sink_28_clk : std_logic;
	signal sink_28_rst : std_logic;
	signal sink_28_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_28_pValidArray_0 : std_logic;
	signal sink_28_readyArray_0 : std_logic;

	signal sink_29_clk : std_logic;
	signal sink_29_rst : std_logic;
	signal sink_29_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_29_pValidArray_0 : std_logic;
	signal sink_29_readyArray_0 : std_logic;

	signal sink_30_clk : std_logic;
	signal sink_30_rst : std_logic;
	signal sink_30_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_30_pValidArray_0 : std_logic;
	signal sink_30_readyArray_0 : std_logic;

	signal sink_31_clk : std_logic;
	signal sink_31_rst : std_logic;
	signal sink_31_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_31_pValidArray_0 : std_logic;
	signal sink_31_readyArray_0 : std_logic;

	signal sink_32_clk : std_logic;
	signal sink_32_rst : std_logic;
	signal sink_32_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_32_pValidArray_0 : std_logic;
	signal sink_32_readyArray_0 : std_logic;

	signal sink_33_clk : std_logic;
	signal sink_33_rst : std_logic;
	signal sink_33_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_33_pValidArray_0 : std_logic;
	signal sink_33_readyArray_0 : std_logic;

	signal sink_34_clk : std_logic;
	signal sink_34_rst : std_logic;
	signal sink_34_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_34_pValidArray_0 : std_logic;
	signal sink_34_readyArray_0 : std_logic;

	signal sink_35_clk : std_logic;
	signal sink_35_rst : std_logic;
	signal sink_35_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_35_pValidArray_0 : std_logic;
	signal sink_35_readyArray_0 : std_logic;

component LSQ_E
port(
	clock : in std_logic;
	reset : in std_logic;
	io_memIsReadyForLoads : in std_logic;
	io_memIsReadyForStores : in std_logic;
	io_storeDataOut : out std_logic_vector(31 downto 0);
	io_storeAddrOut : out std_logic_vector(31 downto 0);
	io_storeEnable : out std_logic;
	io_bbpValids_0 : in std_logic;
	io_bbReadyToPrevs_0 : out std_logic;
	io_bbpValids_1 : in std_logic;
	io_bbReadyToPrevs_1 : out std_logic;
	io_wrAddrPorts_0_valid : in std_logic;
	io_wrAddrPorts_0_ready : out std_logic;
	io_wrAddrPorts_0_bits : in std_logic_vector(31 downto 0);
	io_wrDataPorts_0_valid : in std_logic;
	io_wrDataPorts_0_ready : out std_logic;
	io_wrDataPorts_0_bits : in std_logic_vector(31 downto 0);
	io_rdPortsPrev_0_ready : out std_logic;
	io_rdPortsPrev_0_valid : in std_logic;
	io_rdPortsPrev_0_bits : in std_logic_vector(31 downto 0);
	io_wrAddrPorts_1_valid : in std_logic;
	io_wrAddrPorts_1_ready : out std_logic;
	io_wrAddrPorts_1_bits : in std_logic_vector(31 downto 0);
	io_wrDataPorts_1_valid : in std_logic;
	io_wrDataPorts_1_ready : out std_logic;
	io_wrDataPorts_1_bits : in std_logic_vector(31 downto 0);
	io_rdPortsNext_0_ready : in std_logic;
	io_rdPortsNext_0_valid : out std_logic;
	io_rdPortsNext_0_bits : out std_logic_vector(31 downto 0);
	io_Empty_Valid : out std_logic;
	io_loadDataIn : in std_logic_vector(31  downto 0);
	io_loadAddrOut : out std_logic_vector(31  downto 0);
	io_loadEnable : out std_logic
);
end component;

component LSQ_F
port(
	clock : in std_logic;
	reset : in std_logic;
	io_memIsReadyForLoads : in std_logic;
	io_memIsReadyForStores : in std_logic;
	io_storeDataOut : out std_logic_vector(31 downto 0);
	io_storeAddrOut : out std_logic_vector(31 downto 0);
	io_storeEnable : out std_logic;
	io_bbpValids_0 : in std_logic;
	io_bbReadyToPrevs_0 : out std_logic;
	io_bbpValids_1 : in std_logic;
	io_bbReadyToPrevs_1 : out std_logic;
	io_wrAddrPorts_0_valid : in std_logic;
	io_wrAddrPorts_0_ready : out std_logic;
	io_wrAddrPorts_0_bits : in std_logic_vector(31 downto 0);
	io_wrDataPorts_0_valid : in std_logic;
	io_wrDataPorts_0_ready : out std_logic;
	io_wrDataPorts_0_bits : in std_logic_vector(31 downto 0);
	io_rdPortsPrev_0_ready : out std_logic;
	io_rdPortsPrev_0_valid : in std_logic;
	io_rdPortsPrev_0_bits : in std_logic_vector(31 downto 0);
	io_wrAddrPorts_1_valid : in std_logic;
	io_wrAddrPorts_1_ready : out std_logic;
	io_wrAddrPorts_1_bits : in std_logic_vector(31 downto 0);
	io_wrDataPorts_1_valid : in std_logic;
	io_wrDataPorts_1_ready : out std_logic;
	io_wrDataPorts_1_bits : in std_logic_vector(31 downto 0);
	io_rdPortsNext_0_ready : in std_logic;
	io_rdPortsNext_0_valid : out std_logic;
	io_rdPortsNext_0_bits : out std_logic_vector(31 downto 0);
	io_Empty_Valid : out std_logic;
	io_loadDataIn : in std_logic_vector(31  downto 0);
	io_loadAddrOut : out std_logic_vector(31  downto 0);
	io_loadEnable : out std_logic
);
end component;

component LSQ_G
port(
	clock : in std_logic;
	reset : in std_logic;
	io_memIsReadyForLoads : in std_logic;
	io_memIsReadyForStores : in std_logic;
	io_storeDataOut : out std_logic_vector(31 downto 0);
	io_storeAddrOut : out std_logic_vector(31 downto 0);
	io_storeEnable : out std_logic;
	io_bbpValids_0 : in std_logic;
	io_bbReadyToPrevs_0 : out std_logic;
	io_bbpValids_1 : in std_logic;
	io_bbReadyToPrevs_1 : out std_logic;
	io_wrAddrPorts_0_valid : in std_logic;
	io_wrAddrPorts_0_ready : out std_logic;
	io_wrAddrPorts_0_bits : in std_logic_vector(31 downto 0);
	io_wrDataPorts_0_valid : in std_logic;
	io_wrDataPorts_0_ready : out std_logic;
	io_wrDataPorts_0_bits : in std_logic_vector(31 downto 0);
	io_rdPortsPrev_0_ready : out std_logic;
	io_rdPortsPrev_0_valid : in std_logic;
	io_rdPortsPrev_0_bits : in std_logic_vector(31 downto 0);
	io_wrAddrPorts_1_valid : in std_logic;
	io_wrAddrPorts_1_ready : out std_logic;
	io_wrAddrPorts_1_bits : in std_logic_vector(31 downto 0);
	io_wrDataPorts_1_valid : in std_logic;
	io_wrDataPorts_1_ready : out std_logic;
	io_wrDataPorts_1_bits : in std_logic_vector(31 downto 0);
	io_rdPortsNext_0_ready : in std_logic;
	io_rdPortsNext_0_valid : out std_logic;
	io_rdPortsNext_0_bits : out std_logic_vector(31 downto 0);
	io_Empty_Valid : out std_logic;
	io_loadDataIn : in std_logic_vector(31  downto 0);
	io_loadAddrOut : out std_logic_vector(31  downto 0);
	io_loadEnable : out std_logic
);
end component;

begin


	brCst_block1_clk <= clk;
	brCst_block1_rst <= rst;
	fork_50_pValidArray_0 <= brCst_block1_validArray_0;
	brCst_block1_nReadyArray_0 <= fork_50_readyArray_0;
	fork_50_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block1_dataOutArray_0),fork_50_dataInArray_0'length));

	cst_0_clk <= clk;
	cst_0_rst <= rst;
	branch_0_pValidArray_0 <= cst_0_validArray_0;
	cst_0_nReadyArray_0 <= branch_0_readyArray_0;
	branch_0_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_0_dataOutArray_0),branch_0_dataInArray_0'length));

	branch_0_clk <= clk;
	branch_0_rst <= rst;
	Buffer_24_pValidArray_0 <= branch_0_validArray_0;
	branch_0_nReadyArray_0 <= Buffer_24_readyArray_0;
	Buffer_24_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_0_dataOutArray_0),Buffer_24_dataInArray_0'length));
	sink_0_pValidArray_0 <= branch_0_validArray_1;
	branch_0_nReadyArray_1 <= sink_0_readyArray_0;
	sink_0_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_0_dataOutArray_1),sink_0_dataInArray_0'length));

	start_0_clk <= clk;
	start_0_rst <= rst;
	start_0_pValidArray_0 <= start_valid;
	start_ready <= start_0_readyArray_0;
	forkC_49_pValidArray_0 <= start_0_validArray_0;
	start_0_nReadyArray_0 <= forkC_49_readyArray_0;
	forkC_49_dataInArray_0 <= std_logic_vector (resize(unsigned(start_0_dataOutArray_0),forkC_49_dataInArray_0'length));

	forkC_49_clk <= clk;
	forkC_49_rst <= rst;
	cst_0_pValidArray_0 <= forkC_49_validArray_0;
	forkC_49_nReadyArray_0 <= cst_0_readyArray_0;
	cst_0_dataInArray_0 <= "0";
	branchC_36_pValidArray_0 <= forkC_49_validArray_1;
	forkC_49_nReadyArray_1 <= branchC_36_readyArray_0;
	branchC_36_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_49_dataOutArray_1),branchC_36_dataInArray_0'length));
	brCst_block1_pValidArray_0 <= forkC_49_validArray_2;
	forkC_49_nReadyArray_2 <= brCst_block1_readyArray_0;
	brCst_block1_dataInArray_0 <= "1";

	branchC_36_clk <= clk;
	branchC_36_rst <= rst;
	Buffer_40_pValidArray_0 <= branchC_36_validArray_0;
	branchC_36_nReadyArray_0 <= Buffer_40_readyArray_0;
	Buffer_40_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_36_dataOutArray_0),Buffer_40_dataInArray_0'length));
	sink_27_pValidArray_0 <= branchC_36_validArray_1;
	branchC_36_nReadyArray_1 <= sink_27_readyArray_0;
	sink_27_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_36_dataOutArray_1),sink_27_dataInArray_0'length));

	fork_50_clk <= clk;
	fork_50_rst <= rst;
	branch_0_pValidArray_1 <= fork_50_validArray_0;
	fork_50_nReadyArray_0 <= branch_0_readyArray_1;
	branch_0_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_50_dataOutArray_0),branch_0_dataInArray_1'length));
	branchC_36_pValidArray_1 <= fork_50_validArray_1;
	fork_50_nReadyArray_1 <= branchC_36_readyArray_1;
	branchC_36_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_50_dataOutArray_1),branchC_36_dataInArray_1'length));

	Buffer_24_clk <= clk;
	Buffer_24_rst <= rst;
	phi_1_pValidArray_1 <= Buffer_24_validArray_0;
	Buffer_24_nReadyArray_0 <= phi_1_readyArray_1;
	phi_1_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_24_dataOutArray_0),phi_1_dataInArray_1'length));

	Buffer_40_clk <= clk;
	Buffer_40_rst <= rst;
	phiC_18_pValidArray_0 <= Buffer_40_validArray_0;
	Buffer_40_nReadyArray_0 <= phiC_18_readyArray_0;
	phiC_18_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_40_dataOutArray_0),phiC_18_dataInArray_0'length));

	phi_1_clk <= clk;
	phi_1_rst <= rst;
	Buffer_1_pValidArray_0 <= phi_1_validArray_0;
	phi_1_nReadyArray_0 <= Buffer_1_readyArray_0;
	Buffer_1_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_1_dataOutArray_0),Buffer_1_dataInArray_0'length));

	brCst_block2_clk <= clk;
	brCst_block2_rst <= rst;
	fork_31_pValidArray_0 <= brCst_block2_validArray_0;
	brCst_block2_nReadyArray_0 <= fork_31_readyArray_0;
	fork_31_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block2_dataOutArray_0),fork_31_dataInArray_0'length));

	cst_1_clk <= clk;
	cst_1_rst <= rst;
	branch_1_pValidArray_0 <= cst_1_validArray_0;
	cst_1_nReadyArray_0 <= branch_1_readyArray_0;
	branch_1_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_1_dataOutArray_0),branch_1_dataInArray_0'length));

	branch_1_clk <= clk;
	branch_1_rst <= rst;
	phi_3_pValidArray_1 <= branch_1_validArray_0;
	branch_1_nReadyArray_0 <= phi_3_readyArray_1;
	phi_3_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_1_dataOutArray_0),phi_3_dataInArray_1'length));
	sink_1_pValidArray_0 <= branch_1_validArray_1;
	branch_1_nReadyArray_1 <= sink_1_readyArray_0;
	sink_1_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_1_dataOutArray_1),sink_1_dataInArray_0'length));

	branch_2_clk <= clk;
	branch_2_rst <= rst;
	phi_n1_pValidArray_0 <= branch_2_validArray_0;
	branch_2_nReadyArray_0 <= phi_n1_readyArray_0;
	phi_n1_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_2_dataOutArray_0),phi_n1_dataInArray_0'length));
	sink_2_pValidArray_0 <= branch_2_validArray_1;
	branch_2_nReadyArray_1 <= sink_2_readyArray_0;
	sink_2_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_2_dataOutArray_1),sink_2_dataInArray_0'length));

	fork_31_clk <= clk;
	fork_31_rst <= rst;
	branch_2_pValidArray_1 <= fork_31_validArray_0;
	fork_31_nReadyArray_0 <= branch_2_readyArray_1;
	branch_2_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_31_dataOutArray_0),branch_2_dataInArray_1'length));
	branch_1_pValidArray_1 <= fork_31_validArray_1;
	fork_31_nReadyArray_1 <= branch_1_readyArray_1;
	branch_1_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_31_dataOutArray_1),branch_1_dataInArray_1'length));
	branchC_37_pValidArray_1 <= fork_31_validArray_2;
	fork_31_nReadyArray_2 <= branchC_37_readyArray_1;
	branchC_37_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_31_dataOutArray_2),branchC_37_dataInArray_1'length));

	phiC_18_clk <= clk;
	phiC_18_rst <= rst;
	Buffer_41_pValidArray_0 <= phiC_18_validArray_0;
	phiC_18_nReadyArray_0 <= Buffer_41_readyArray_0;
	Buffer_41_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_18_dataOutArray_0),Buffer_41_dataInArray_0'length));
	phi_1_pValidArray_0 <= phiC_18_validArray_1;
	phiC_18_nReadyArray_1 <= phi_1_readyArray_0;
	phi_1_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_18_dataOutArray_1),phi_1_dataInArray_0'length));

	forkC_51_clk <= clk;
	forkC_51_rst <= rst;
	cst_1_pValidArray_0 <= forkC_51_validArray_0;
	forkC_51_nReadyArray_0 <= cst_1_readyArray_0;
	cst_1_dataInArray_0 <= "0";
	branchC_37_pValidArray_0 <= forkC_51_validArray_1;
	forkC_51_nReadyArray_1 <= branchC_37_readyArray_0;
	branchC_37_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_51_dataOutArray_1),branchC_37_dataInArray_0'length));
	brCst_block2_pValidArray_0 <= forkC_51_validArray_2;
	forkC_51_nReadyArray_2 <= brCst_block2_readyArray_0;
	brCst_block2_dataInArray_0 <= "1";

	branchC_37_clk <= clk;
	branchC_37_rst <= rst;
	phiC_19_pValidArray_0 <= branchC_37_validArray_0;
	branchC_37_nReadyArray_0 <= phiC_19_readyArray_0;
	phiC_19_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_37_dataOutArray_0),phiC_19_dataInArray_0'length));
	sink_28_pValidArray_0 <= branchC_37_validArray_1;
	branchC_37_nReadyArray_1 <= sink_28_readyArray_0;
	sink_28_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_37_dataOutArray_1),sink_28_dataInArray_0'length));

	Buffer_1_clk <= clk;
	Buffer_1_rst <= rst;
	branch_2_pValidArray_0 <= Buffer_1_validArray_0;
	Buffer_1_nReadyArray_0 <= branch_2_readyArray_0;
	branch_2_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_1_dataOutArray_0),branch_2_dataInArray_0'length));

	Buffer_41_clk <= clk;
	Buffer_41_rst <= rst;
	forkC_51_pValidArray_0 <= Buffer_41_validArray_0;
	Buffer_41_nReadyArray_0 <= forkC_51_readyArray_0;
	forkC_51_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_41_dataOutArray_0),forkC_51_dataInArray_0'length));

	phi_3_clk <= clk;
	phi_3_rst <= rst;
	fork_0_pValidArray_0 <= phi_3_validArray_0;
	phi_3_nReadyArray_0 <= fork_0_readyArray_0;
	fork_0_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_3_dataOutArray_0),fork_0_dataInArray_0'length));

	zext_4_clk <= clk;
	zext_4_rst <= rst;
	getelementptr_6_pValidArray_0 <= zext_4_validArray_0;
	zext_4_nReadyArray_0 <= getelementptr_6_readyArray_0;
	getelementptr_6_dataInArray_0 <= std_logic_vector (resize(unsigned(zext_4_dataOutArray_0),getelementptr_6_dataInArray_0'length));

	zext_5_clk <= clk;
	zext_5_rst <= rst;
	getelementptr_6_pValidArray_1 <= zext_5_validArray_0;
	zext_5_nReadyArray_0 <= getelementptr_6_readyArray_1;
	getelementptr_6_dataInArray_1 <= std_logic_vector (resize(unsigned(zext_5_dataOutArray_0),getelementptr_6_dataInArray_1'length));

	getelementptr_6_clk <= clk;
	getelementptr_6_rst <= rst;
	store_0_pValidArray_1 <= getelementptr_6_validArray_0;
	getelementptr_6_nReadyArray_0 <= store_0_readyArray_1;
	store_0_dataInArray_1 <= std_logic_vector (resize(unsigned(getelementptr_6_dataOutArray_0),store_0_dataInArray_1'length));

	cst_2_clk <= clk;
	cst_2_rst <= rst;
	store_0_pValidArray_0 <= cst_2_validArray_0;
	cst_2_nReadyArray_0 <= store_0_readyArray_0;
	store_0_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_2_dataOutArray_0),store_0_dataInArray_0'length));

	store_0_clk <= clk;
	store_0_rst <= rst;
	LSQ_E_pValidArray_3 <= store_0_validArray_0;
	store_0_nReadyArray_0 <= LSQ_E_readyArray_3;
	LSQ_E_dataInArray_3 <= std_logic_vector (resize(unsigned(store_0_dataOutArray_0),LSQ_E_dataInArray_3'length));
	LSQ_E_pValidArray_2 <= store_0_validArray_1;
	store_0_nReadyArray_1 <= LSQ_E_readyArray_2;
	LSQ_E_dataInArray_2 <= std_logic_vector (resize(unsigned(store_0_dataOutArray_1),LSQ_E_dataInArray_2'length));

	brCst_block3_clk <= clk;
	brCst_block3_rst <= rst;
	fork_32_pValidArray_0 <= brCst_block3_validArray_0;
	brCst_block3_nReadyArray_0 <= fork_32_readyArray_0;
	fork_32_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block3_dataOutArray_0),fork_32_dataInArray_0'length));

	cst_3_clk <= clk;
	cst_3_rst <= rst;
	branch_3_pValidArray_0 <= cst_3_validArray_0;
	cst_3_nReadyArray_0 <= branch_3_readyArray_0;
	branch_3_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_3_dataOutArray_0),branch_3_dataInArray_0'length));

	cst_30_clk <= clk;
	cst_30_rst <= rst;
	getelementptr_6_pValidArray_2 <= cst_30_validArray_0;
	cst_30_nReadyArray_0 <= getelementptr_6_readyArray_2;
	getelementptr_6_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_30_dataOutArray_0),getelementptr_6_dataInArray_2'length));

	phi_n1_clk <= clk;
	phi_n1_rst <= rst;
	fork_18_pValidArray_0 <= phi_n1_validArray_0;
	phi_n1_nReadyArray_0 <= fork_18_readyArray_0;
	fork_18_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n1_dataOutArray_0),fork_18_dataInArray_0'length));

	fork_0_clk <= clk;
	fork_0_rst <= rst;
	zext_5_pValidArray_0 <= fork_0_validArray_0;
	fork_0_nReadyArray_0 <= zext_5_readyArray_0;
	zext_5_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_0),zext_5_dataInArray_0'length));
	branch_4_pValidArray_0 <= fork_0_validArray_1;
	fork_0_nReadyArray_1 <= branch_4_readyArray_0;
	branch_4_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_1),branch_4_dataInArray_0'length));

	fork_18_clk <= clk;
	fork_18_rst <= rst;
	zext_4_pValidArray_0 <= fork_18_validArray_0;
	fork_18_nReadyArray_0 <= zext_4_readyArray_0;
	zext_4_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_18_dataOutArray_0),zext_4_dataInArray_0'length));
	branch_5_pValidArray_0 <= fork_18_validArray_1;
	fork_18_nReadyArray_1 <= branch_5_readyArray_0;
	branch_5_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_18_dataOutArray_1),branch_5_dataInArray_0'length));

	branch_3_clk <= clk;
	branch_3_rst <= rst;
	phi_8_pValidArray_1 <= branch_3_validArray_0;
	branch_3_nReadyArray_0 <= phi_8_readyArray_1;
	phi_8_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_3_dataOutArray_0),phi_8_dataInArray_1'length));
	sink_3_pValidArray_0 <= branch_3_validArray_1;
	branch_3_nReadyArray_1 <= sink_3_readyArray_0;
	sink_3_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_3_dataOutArray_1),sink_3_dataInArray_0'length));

	branch_4_clk <= clk;
	branch_4_rst <= rst;
	phi_n5_pValidArray_0 <= branch_4_validArray_0;
	branch_4_nReadyArray_0 <= phi_n5_readyArray_0;
	phi_n5_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_4_dataOutArray_0),phi_n5_dataInArray_0'length));
	sink_4_pValidArray_0 <= branch_4_validArray_1;
	branch_4_nReadyArray_1 <= sink_4_readyArray_0;
	sink_4_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_4_dataOutArray_1),sink_4_dataInArray_0'length));

	branch_5_clk <= clk;
	branch_5_rst <= rst;
	phi_n4_pValidArray_0 <= branch_5_validArray_0;
	branch_5_nReadyArray_0 <= phi_n4_readyArray_0;
	phi_n4_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_5_dataOutArray_0),phi_n4_dataInArray_0'length));
	sink_5_pValidArray_0 <= branch_5_validArray_1;
	branch_5_nReadyArray_1 <= sink_5_readyArray_0;
	sink_5_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_5_dataOutArray_1),sink_5_dataInArray_0'length));

	fork_32_clk <= clk;
	fork_32_rst <= rst;
	branch_5_pValidArray_1 <= fork_32_validArray_0;
	fork_32_nReadyArray_0 <= branch_5_readyArray_1;
	branch_5_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_32_dataOutArray_0),branch_5_dataInArray_1'length));
	branch_4_pValidArray_1 <= fork_32_validArray_1;
	fork_32_nReadyArray_1 <= branch_4_readyArray_1;
	branch_4_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_32_dataOutArray_1),branch_4_dataInArray_1'length));
	branch_3_pValidArray_1 <= fork_32_validArray_2;
	fork_32_nReadyArray_2 <= branch_3_readyArray_1;
	branch_3_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_32_dataOutArray_2),branch_3_dataInArray_1'length));
	branchC_38_pValidArray_1 <= fork_32_validArray_3;
	fork_32_nReadyArray_3 <= branchC_38_readyArray_1;
	branchC_38_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_32_dataOutArray_3),branchC_38_dataInArray_1'length));

	cst_42_clk <= clk;
	cst_42_rst <= rst;
	MC_E_pValidArray_0 <= cst_42_validArray_0;
	cst_42_nReadyArray_0 <= MC_E_readyArray_0;
	MC_E_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_42_dataOutArray_0),MC_E_dataInArray_0'length));

	phiC_19_clk <= clk;
	phiC_19_rst <= rst;
	forkC_52_pValidArray_0 <= phiC_19_validArray_0;
	phiC_19_nReadyArray_0 <= forkC_52_readyArray_0;
	forkC_52_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_19_dataOutArray_0),forkC_52_dataInArray_0'length));
	phi_3_pValidArray_0 <= phiC_19_validArray_1;
	phiC_19_nReadyArray_1 <= phi_3_readyArray_0;
	phi_3_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_19_dataOutArray_1),phi_3_dataInArray_0'length));

	forkC_52_clk <= clk;
	forkC_52_rst <= rst;
	cst_2_pValidArray_0 <= forkC_52_validArray_0;
	forkC_52_nReadyArray_0 <= cst_2_readyArray_0;
	cst_2_dataInArray_0 <= "0";
	cst_3_pValidArray_0 <= forkC_52_validArray_1;
	forkC_52_nReadyArray_1 <= cst_3_readyArray_0;
	cst_3_dataInArray_0 <= "0";
	LSQ_E_pValidArray_0 <= forkC_52_validArray_2;
	forkC_52_nReadyArray_2 <= LSQ_E_readyArray_0;
	LSQ_E_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_52_dataOutArray_2),LSQ_E_dataInArray_0'length));
	cst_42_pValidArray_0 <= forkC_52_validArray_3;
	forkC_52_nReadyArray_3 <= cst_42_readyArray_0;
	cst_42_dataInArray_0 <= "1";
	Buffer_42_pValidArray_0 <= forkC_52_validArray_4;
	forkC_52_nReadyArray_4 <= Buffer_42_readyArray_0;
	Buffer_42_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_52_dataOutArray_4),Buffer_42_dataInArray_0'length));
	brCst_block3_pValidArray_0 <= forkC_52_validArray_5;
	forkC_52_nReadyArray_5 <= brCst_block3_readyArray_0;
	brCst_block3_dataInArray_0 <= "1";

	branchC_38_clk <= clk;
	branchC_38_rst <= rst;
	phiC_20_pValidArray_0 <= branchC_38_validArray_0;
	branchC_38_nReadyArray_0 <= phiC_20_readyArray_0;
	phiC_20_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_38_dataOutArray_0),phiC_20_dataInArray_0'length));
	sink_29_pValidArray_0 <= branchC_38_validArray_1;
	branchC_38_nReadyArray_1 <= sink_29_readyArray_0;
	sink_29_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_38_dataOutArray_1),sink_29_dataInArray_0'length));

	source_18_clk <= clk;
	source_18_rst <= rst;
	cst_30_pValidArray_0 <= source_18_validArray_0;
	source_18_nReadyArray_0 <= cst_30_readyArray_0;
	cst_30_dataInArray_0 <= "1010";

	Buffer_42_clk <= clk;
	Buffer_42_rst <= rst;
	branchC_38_pValidArray_0 <= Buffer_42_validArray_0;
	Buffer_42_nReadyArray_0 <= branchC_38_readyArray_0;
	branchC_38_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_42_dataOutArray_0),branchC_38_dataInArray_0'length));

	phi_8_clk <= clk;
	phi_8_rst <= rst;
	fork_1_pValidArray_0 <= phi_8_validArray_0;
	phi_8_nReadyArray_0 <= fork_1_readyArray_0;
	fork_1_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_8_dataOutArray_0),fork_1_dataInArray_0'length));

	zext_9_clk <= clk;
	zext_9_rst <= rst;
	getelementptr_11_pValidArray_0 <= zext_9_validArray_0;
	zext_9_nReadyArray_0 <= getelementptr_11_readyArray_0;
	getelementptr_11_dataInArray_0 <= std_logic_vector (resize(unsigned(zext_9_dataOutArray_0),getelementptr_11_dataInArray_0'length));

	zext_10_clk <= clk;
	zext_10_rst <= rst;
	getelementptr_11_pValidArray_1 <= zext_10_validArray_0;
	zext_10_nReadyArray_0 <= getelementptr_11_readyArray_1;
	getelementptr_11_dataInArray_1 <= std_logic_vector (resize(unsigned(zext_10_dataOutArray_0),getelementptr_11_dataInArray_1'length));

	getelementptr_11_clk <= clk;
	getelementptr_11_rst <= rst;
	load_12_pValidArray_1 <= getelementptr_11_validArray_0;
	getelementptr_11_nReadyArray_0 <= load_12_readyArray_1;
	load_12_dataInArray_1 <= std_logic_vector (resize(unsigned(getelementptr_11_dataOutArray_0),load_12_dataInArray_1'length));

	load_12_clk <= clk;
	load_12_rst <= rst;
	mul_17_pValidArray_0 <= load_12_validArray_0;
	load_12_nReadyArray_0 <= mul_17_readyArray_0;
	mul_17_dataInArray_0 <= std_logic_vector (resize(unsigned(load_12_dataOutArray_0),mul_17_dataInArray_0'length));
	MC_A_pValidArray_0 <= load_12_validArray_1;
	load_12_nReadyArray_1 <= MC_A_readyArray_0;
	MC_A_dataInArray_0 <= std_logic_vector (resize(unsigned(load_12_dataOutArray_1),MC_A_dataInArray_0'length));

	zext_13_clk <= clk;
	zext_13_rst <= rst;
	Buffer_2_pValidArray_0 <= zext_13_validArray_0;
	zext_13_nReadyArray_0 <= Buffer_2_readyArray_0;
	Buffer_2_dataInArray_0 <= std_logic_vector (resize(unsigned(zext_13_dataOutArray_0),Buffer_2_dataInArray_0'length));

	zext_14_clk <= clk;
	zext_14_rst <= rst;
	getelementptr_15_pValidArray_1 <= zext_14_validArray_0;
	zext_14_nReadyArray_0 <= getelementptr_15_readyArray_1;
	getelementptr_15_dataInArray_1 <= std_logic_vector (resize(unsigned(zext_14_dataOutArray_0),getelementptr_15_dataInArray_1'length));

	getelementptr_15_clk <= clk;
	getelementptr_15_rst <= rst;
	load_16_pValidArray_1 <= getelementptr_15_validArray_0;
	getelementptr_15_nReadyArray_0 <= load_16_readyArray_1;
	load_16_dataInArray_1 <= std_logic_vector (resize(unsigned(getelementptr_15_dataOutArray_0),load_16_dataInArray_1'length));

	load_16_clk <= clk;
	load_16_rst <= rst;
	mul_17_pValidArray_1 <= load_16_validArray_0;
	load_16_nReadyArray_0 <= mul_17_readyArray_1;
	mul_17_dataInArray_1 <= std_logic_vector (resize(unsigned(load_16_dataOutArray_0),mul_17_dataInArray_1'length));
	MC_B_pValidArray_0 <= load_16_validArray_1;
	load_16_nReadyArray_1 <= MC_B_readyArray_0;
	MC_B_dataInArray_0 <= std_logic_vector (resize(unsigned(load_16_dataOutArray_1),MC_B_dataInArray_0'length));

	mul_17_clk <= clk;
	mul_17_rst <= rst;
	add_22_pValidArray_1 <= mul_17_validArray_0;
	mul_17_nReadyArray_0 <= add_22_readyArray_1;
	add_22_dataInArray_1 <= std_logic_vector (resize(unsigned(mul_17_dataOutArray_0),add_22_dataInArray_1'length));

	zext_18_clk <= clk;
	zext_18_rst <= rst;
	getelementptr_20_pValidArray_0 <= zext_18_validArray_0;
	zext_18_nReadyArray_0 <= getelementptr_20_readyArray_0;
	getelementptr_20_dataInArray_0 <= std_logic_vector (resize(unsigned(zext_18_dataOutArray_0),getelementptr_20_dataInArray_0'length));

	zext_19_clk <= clk;
	zext_19_rst <= rst;
	getelementptr_20_pValidArray_1 <= zext_19_validArray_0;
	zext_19_nReadyArray_0 <= getelementptr_20_readyArray_1;
	getelementptr_20_dataInArray_1 <= std_logic_vector (resize(unsigned(zext_19_dataOutArray_0),getelementptr_20_dataInArray_1'length));

	getelementptr_20_clk <= clk;
	getelementptr_20_rst <= rst;
	fork_2_pValidArray_0 <= getelementptr_20_validArray_0;
	getelementptr_20_nReadyArray_0 <= fork_2_readyArray_0;
	fork_2_dataInArray_0 <= std_logic_vector (resize(unsigned(getelementptr_20_dataOutArray_0),fork_2_dataInArray_0'length));

	load_21_clk <= clk;
	load_21_rst <= rst;
	add_22_pValidArray_0 <= load_21_validArray_0;
	load_21_nReadyArray_0 <= add_22_readyArray_0;
	add_22_dataInArray_0 <= std_logic_vector (resize(unsigned(load_21_dataOutArray_0),add_22_dataInArray_0'length));
	LSQ_E_pValidArray_4 <= load_21_validArray_1;
	load_21_nReadyArray_1 <= LSQ_E_readyArray_4;
	LSQ_E_dataInArray_4 <= std_logic_vector (resize(unsigned(load_21_dataOutArray_1),LSQ_E_dataInArray_4'length));

	add_22_clk <= clk;
	add_22_rst <= rst;
	store_1_pValidArray_0 <= add_22_validArray_0;
	add_22_nReadyArray_0 <= store_1_readyArray_0;
	store_1_dataInArray_0 <= std_logic_vector (resize(unsigned(add_22_dataOutArray_0),store_1_dataInArray_0'length));

	store_1_clk <= clk;
	store_1_rst <= rst;
	LSQ_E_pValidArray_6 <= store_1_validArray_0;
	store_1_nReadyArray_0 <= LSQ_E_readyArray_6;
	LSQ_E_dataInArray_6 <= std_logic_vector (resize(unsigned(store_1_dataOutArray_0),LSQ_E_dataInArray_6'length));
	LSQ_E_pValidArray_5 <= store_1_validArray_1;
	store_1_nReadyArray_1 <= LSQ_E_readyArray_5;
	LSQ_E_dataInArray_5 <= std_logic_vector (resize(unsigned(store_1_dataOutArray_1),LSQ_E_dataInArray_5'length));

	cst_4_clk <= clk;
	cst_4_rst <= rst;
	add_23_pValidArray_1 <= cst_4_validArray_0;
	cst_4_nReadyArray_0 <= add_23_readyArray_1;
	add_23_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_4_dataOutArray_0),add_23_dataInArray_1'length));

	add_23_clk <= clk;
	add_23_rst <= rst;
	fork_3_pValidArray_0 <= add_23_validArray_0;
	add_23_nReadyArray_0 <= fork_3_readyArray_0;
	fork_3_dataInArray_0 <= std_logic_vector (resize(unsigned(add_23_dataOutArray_0),fork_3_dataInArray_0'length));

	cst_5_clk <= clk;
	cst_5_rst <= rst;
	icmp_24_pValidArray_1 <= cst_5_validArray_0;
	cst_5_nReadyArray_0 <= icmp_24_readyArray_1;
	icmp_24_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_5_dataOutArray_0),icmp_24_dataInArray_1'length));

	icmp_24_clk <= clk;
	icmp_24_rst <= rst;
	fork_33_pValidArray_0 <= icmp_24_validArray_0;
	icmp_24_nReadyArray_0 <= fork_33_readyArray_0;
	fork_33_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_24_dataOutArray_0),fork_33_dataInArray_0'length));

	cst_31_clk <= clk;
	cst_31_rst <= rst;
	getelementptr_11_pValidArray_2 <= cst_31_validArray_0;
	cst_31_nReadyArray_0 <= getelementptr_11_readyArray_2;
	getelementptr_11_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_31_dataOutArray_0),getelementptr_11_dataInArray_2'length));

	cst_32_clk <= clk;
	cst_32_rst <= rst;
	getelementptr_15_pValidArray_2 <= cst_32_validArray_0;
	cst_32_nReadyArray_0 <= getelementptr_15_readyArray_2;
	getelementptr_15_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_32_dataOutArray_0),getelementptr_15_dataInArray_2'length));

	cst_33_clk <= clk;
	cst_33_rst <= rst;
	getelementptr_20_pValidArray_2 <= cst_33_validArray_0;
	cst_33_nReadyArray_0 <= getelementptr_20_readyArray_2;
	getelementptr_20_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_33_dataOutArray_0),getelementptr_20_dataInArray_2'length));

	phi_n4_clk <= clk;
	phi_n4_rst <= rst;
	Buffer_7_pValidArray_0 <= phi_n4_validArray_0;
	phi_n4_nReadyArray_0 <= Buffer_7_readyArray_0;
	Buffer_7_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n4_dataOutArray_0),Buffer_7_dataInArray_0'length));

	phi_n5_clk <= clk;
	phi_n5_rst <= rst;
	Buffer_8_pValidArray_0 <= phi_n5_validArray_0;
	phi_n5_nReadyArray_0 <= Buffer_8_readyArray_0;
	Buffer_8_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n5_dataOutArray_0),Buffer_8_dataInArray_0'length));

	fork_1_clk <= clk;
	fork_1_rst <= rst;
	Buffer_12_pValidArray_0 <= fork_1_validArray_0;
	fork_1_nReadyArray_0 <= Buffer_12_readyArray_0;
	Buffer_12_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_1_dataOutArray_0),Buffer_12_dataInArray_0'length));
	zext_13_pValidArray_0 <= fork_1_validArray_1;
	fork_1_nReadyArray_1 <= zext_13_readyArray_0;
	zext_13_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_1_dataOutArray_1),zext_13_dataInArray_0'length));
	add_23_pValidArray_0 <= fork_1_validArray_2;
	fork_1_nReadyArray_2 <= add_23_readyArray_0;
	add_23_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_1_dataOutArray_2),add_23_dataInArray_0'length));

	fork_2_clk <= clk;
	fork_2_rst <= rst;
	Buffer_13_pValidArray_0 <= fork_2_validArray_0;
	fork_2_nReadyArray_0 <= Buffer_13_readyArray_0;
	Buffer_13_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_0),Buffer_13_dataInArray_0'length));
	store_1_pValidArray_1 <= fork_2_validArray_1;
	fork_2_nReadyArray_1 <= store_1_readyArray_1;
	store_1_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_1),store_1_dataInArray_1'length));

	fork_3_clk <= clk;
	fork_3_rst <= rst;
	icmp_24_pValidArray_0 <= fork_3_validArray_0;
	fork_3_nReadyArray_0 <= icmp_24_readyArray_0;
	icmp_24_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_3_dataOutArray_0),icmp_24_dataInArray_0'length));
	branch_6_pValidArray_0 <= fork_3_validArray_1;
	fork_3_nReadyArray_1 <= branch_6_readyArray_0;
	branch_6_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_3_dataOutArray_1),branch_6_dataInArray_0'length));

	fork_20_clk <= clk;
	fork_20_rst <= rst;
	zext_9_pValidArray_0 <= fork_20_validArray_0;
	fork_20_nReadyArray_0 <= zext_9_readyArray_0;
	zext_9_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_20_dataOutArray_0),zext_9_dataInArray_0'length));
	zext_18_pValidArray_0 <= fork_20_validArray_1;
	fork_20_nReadyArray_1 <= zext_18_readyArray_0;
	zext_18_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_20_dataOutArray_1),zext_18_dataInArray_0'length));
	branch_7_pValidArray_0 <= fork_20_validArray_2;
	fork_20_nReadyArray_2 <= branch_7_readyArray_0;
	branch_7_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_20_dataOutArray_2),branch_7_dataInArray_0'length));

	fork_21_clk <= clk;
	fork_21_rst <= rst;
	Buffer_18_pValidArray_0 <= fork_21_validArray_0;
	fork_21_nReadyArray_0 <= Buffer_18_readyArray_0;
	Buffer_18_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_21_dataOutArray_0),Buffer_18_dataInArray_0'length));
	Buffer_19_pValidArray_0 <= fork_21_validArray_1;
	fork_21_nReadyArray_1 <= Buffer_19_readyArray_0;
	Buffer_19_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_21_dataOutArray_1),Buffer_19_dataInArray_0'length));
	branch_8_pValidArray_0 <= fork_21_validArray_2;
	fork_21_nReadyArray_2 <= branch_8_readyArray_0;
	branch_8_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_21_dataOutArray_2),branch_8_dataInArray_0'length));

	branch_6_clk <= clk;
	branch_6_rst <= rst;
	Buffer_25_pValidArray_0 <= branch_6_validArray_0;
	branch_6_nReadyArray_0 <= Buffer_25_readyArray_0;
	Buffer_25_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_6_dataOutArray_0),Buffer_25_dataInArray_0'length));
	sink_6_pValidArray_0 <= branch_6_validArray_1;
	branch_6_nReadyArray_1 <= sink_6_readyArray_0;
	sink_6_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_6_dataOutArray_1),sink_6_dataInArray_0'length));

	branch_7_clk <= clk;
	branch_7_rst <= rst;
	phi_n4_pValidArray_1 <= branch_7_validArray_0;
	branch_7_nReadyArray_0 <= phi_n4_readyArray_1;
	phi_n4_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_7_dataOutArray_0),phi_n4_dataInArray_1'length));
	phi_n3_pValidArray_0 <= branch_7_validArray_1;
	branch_7_nReadyArray_1 <= phi_n3_readyArray_0;
	phi_n3_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_7_dataOutArray_1),phi_n3_dataInArray_0'length));

	branch_8_clk <= clk;
	branch_8_rst <= rst;
	phi_n5_pValidArray_1 <= branch_8_validArray_0;
	branch_8_nReadyArray_0 <= phi_n5_readyArray_1;
	phi_n5_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_8_dataOutArray_0),phi_n5_dataInArray_1'length));
	phi_n2_pValidArray_0 <= branch_8_validArray_1;
	branch_8_nReadyArray_1 <= phi_n2_readyArray_0;
	phi_n2_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_8_dataOutArray_1),phi_n2_dataInArray_0'length));

	fork_33_clk <= clk;
	fork_33_rst <= rst;
	Buffer_27_pValidArray_0 <= fork_33_validArray_0;
	fork_33_nReadyArray_0 <= Buffer_27_readyArray_0;
	Buffer_27_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_33_dataOutArray_0),Buffer_27_dataInArray_0'length));
	Buffer_26_pValidArray_0 <= fork_33_validArray_1;
	fork_33_nReadyArray_1 <= Buffer_26_readyArray_0;
	Buffer_26_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_33_dataOutArray_1),Buffer_26_dataInArray_0'length));
	branch_6_pValidArray_1 <= fork_33_validArray_2;
	fork_33_nReadyArray_2 <= branch_6_readyArray_1;
	branch_6_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_33_dataOutArray_2),branch_6_dataInArray_1'length));
	Buffer_28_pValidArray_0 <= fork_33_validArray_3;
	fork_33_nReadyArray_3 <= Buffer_28_readyArray_0;
	Buffer_28_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_33_dataOutArray_3),Buffer_28_dataInArray_0'length));

	cst_43_clk <= clk;
	cst_43_rst <= rst;
	MC_E_pValidArray_1 <= cst_43_validArray_0;
	cst_43_nReadyArray_0 <= MC_E_readyArray_1;
	MC_E_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_43_dataOutArray_0),MC_E_dataInArray_1'length));

	phiC_20_clk <= clk;
	phiC_20_rst <= rst;
	forkC_53_pValidArray_0 <= phiC_20_validArray_0;
	phiC_20_nReadyArray_0 <= forkC_53_readyArray_0;
	forkC_53_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_20_dataOutArray_0),forkC_53_dataInArray_0'length));
	phi_8_pValidArray_0 <= phiC_20_validArray_1;
	phiC_20_nReadyArray_1 <= phi_8_readyArray_0;
	phi_8_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_20_dataOutArray_1),phi_8_dataInArray_0'length));

	forkC_53_clk <= clk;
	forkC_53_rst <= rst;
	LSQ_E_pValidArray_1 <= forkC_53_validArray_0;
	forkC_53_nReadyArray_0 <= LSQ_E_readyArray_1;
	LSQ_E_dataInArray_1 <= std_logic_vector (resize(unsigned(forkC_53_dataOutArray_0),LSQ_E_dataInArray_1'length));
	cst_43_pValidArray_0 <= forkC_53_validArray_1;
	forkC_53_nReadyArray_1 <= cst_43_readyArray_0;
	cst_43_dataInArray_0 <= "1";
	Buffer_43_pValidArray_0 <= forkC_53_validArray_2;
	forkC_53_nReadyArray_2 <= Buffer_43_readyArray_0;
	Buffer_43_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_53_dataOutArray_2),Buffer_43_dataInArray_0'length));

	branchC_39_clk <= clk;
	branchC_39_rst <= rst;
	phiC_20_pValidArray_1 <= branchC_39_validArray_0;
	branchC_39_nReadyArray_0 <= phiC_20_readyArray_1;
	phiC_20_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_39_dataOutArray_0),phiC_20_dataInArray_1'length));
	phiC_21_pValidArray_0 <= branchC_39_validArray_1;
	branchC_39_nReadyArray_1 <= phiC_21_readyArray_0;
	phiC_21_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_39_dataOutArray_1),phiC_21_dataInArray_0'length));

	source_0_clk <= clk;
	source_0_rst <= rst;
	cst_4_pValidArray_0 <= source_0_validArray_0;
	source_0_nReadyArray_0 <= cst_4_readyArray_0;
	cst_4_dataInArray_0 <= "1";

	source_1_clk <= clk;
	source_1_rst <= rst;
	cst_5_pValidArray_0 <= source_1_validArray_0;
	source_1_nReadyArray_0 <= cst_5_readyArray_0;
	cst_5_dataInArray_0 <= "1010";

	source_19_clk <= clk;
	source_19_rst <= rst;
	cst_31_pValidArray_0 <= source_19_validArray_0;
	source_19_nReadyArray_0 <= cst_31_readyArray_0;
	cst_31_dataInArray_0 <= "1010";

	source_20_clk <= clk;
	source_20_rst <= rst;
	cst_32_pValidArray_0 <= source_20_validArray_0;
	source_20_nReadyArray_0 <= cst_32_readyArray_0;
	cst_32_dataInArray_0 <= "1010";

	source_21_clk <= clk;
	source_21_rst <= rst;
	cst_33_pValidArray_0 <= source_21_validArray_0;
	source_21_nReadyArray_0 <= cst_33_readyArray_0;
	cst_33_dataInArray_0 <= "1010";

	Buffer_2_clk <= clk;
	Buffer_2_rst <= rst;
	getelementptr_15_pValidArray_0 <= Buffer_2_validArray_0;
	Buffer_2_nReadyArray_0 <= getelementptr_15_readyArray_0;
	getelementptr_15_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_2_dataOutArray_0),getelementptr_15_dataInArray_0'length));

	Buffer_7_clk <= clk;
	Buffer_7_rst <= rst;
	fork_20_pValidArray_0 <= Buffer_7_validArray_0;
	Buffer_7_nReadyArray_0 <= fork_20_readyArray_0;
	fork_20_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_7_dataOutArray_0),fork_20_dataInArray_0'length));

	Buffer_8_clk <= clk;
	Buffer_8_rst <= rst;
	fork_21_pValidArray_0 <= Buffer_8_validArray_0;
	Buffer_8_nReadyArray_0 <= fork_21_readyArray_0;
	fork_21_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_8_dataOutArray_0),fork_21_dataInArray_0'length));

	Buffer_12_clk <= clk;
	Buffer_12_rst <= rst;
	zext_10_pValidArray_0 <= Buffer_12_validArray_0;
	Buffer_12_nReadyArray_0 <= zext_10_readyArray_0;
	zext_10_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_12_dataOutArray_0),zext_10_dataInArray_0'length));

	Buffer_13_clk <= clk;
	Buffer_13_rst <= rst;
	load_21_pValidArray_1 <= Buffer_13_validArray_0;
	Buffer_13_nReadyArray_0 <= load_21_readyArray_1;
	load_21_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_13_dataOutArray_0),load_21_dataInArray_1'length));

	Buffer_18_clk <= clk;
	Buffer_18_rst <= rst;
	zext_14_pValidArray_0 <= Buffer_18_validArray_0;
	Buffer_18_nReadyArray_0 <= zext_14_readyArray_0;
	zext_14_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_18_dataOutArray_0),zext_14_dataInArray_0'length));

	Buffer_19_clk <= clk;
	Buffer_19_rst <= rst;
	zext_19_pValidArray_0 <= Buffer_19_validArray_0;
	Buffer_19_nReadyArray_0 <= zext_19_readyArray_0;
	zext_19_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_19_dataOutArray_0),zext_19_dataInArray_0'length));

	Buffer_25_clk <= clk;
	Buffer_25_rst <= rst;
	phi_8_pValidArray_2 <= Buffer_25_validArray_0;
	Buffer_25_nReadyArray_0 <= phi_8_readyArray_2;
	phi_8_dataInArray_2 <= std_logic_vector (resize(unsigned(Buffer_25_dataOutArray_0),phi_8_dataInArray_2'length));

	Buffer_26_clk <= clk;
	Buffer_26_rst <= rst;
	branch_7_pValidArray_1 <= Buffer_26_validArray_0;
	Buffer_26_nReadyArray_0 <= branch_7_readyArray_1;
	branch_7_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_26_dataOutArray_0),branch_7_dataInArray_1'length));

	Buffer_27_clk <= clk;
	Buffer_27_rst <= rst;
	branch_8_pValidArray_1 <= Buffer_27_validArray_0;
	Buffer_27_nReadyArray_0 <= branch_8_readyArray_1;
	branch_8_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_27_dataOutArray_0),branch_8_dataInArray_1'length));

	Buffer_28_clk <= clk;
	Buffer_28_rst <= rst;
	branchC_39_pValidArray_1 <= Buffer_28_validArray_0;
	Buffer_28_nReadyArray_0 <= branchC_39_readyArray_1;
	branchC_39_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_28_dataOutArray_0),branchC_39_dataInArray_1'length));

	Buffer_43_clk <= clk;
	Buffer_43_rst <= rst;
	branchC_39_pValidArray_0 <= Buffer_43_validArray_0;
	Buffer_43_nReadyArray_0 <= branchC_39_readyArray_0;
	branchC_39_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_43_dataOutArray_0),branchC_39_dataInArray_0'length));

	cst_6_clk <= clk;
	cst_6_rst <= rst;
	add_26_pValidArray_1 <= cst_6_validArray_0;
	cst_6_nReadyArray_0 <= add_26_readyArray_1;
	add_26_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_6_dataOutArray_0),add_26_dataInArray_1'length));

	add_26_clk <= clk;
	add_26_rst <= rst;
	fork_4_pValidArray_0 <= add_26_validArray_0;
	add_26_nReadyArray_0 <= fork_4_readyArray_0;
	fork_4_dataInArray_0 <= std_logic_vector (resize(unsigned(add_26_dataOutArray_0),fork_4_dataInArray_0'length));

	cst_7_clk <= clk;
	cst_7_rst <= rst;
	icmp_27_pValidArray_1 <= cst_7_validArray_0;
	cst_7_nReadyArray_0 <= icmp_27_readyArray_1;
	icmp_27_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_7_dataOutArray_0),icmp_27_dataInArray_1'length));

	icmp_27_clk <= clk;
	icmp_27_rst <= rst;
	fork_34_pValidArray_0 <= icmp_27_validArray_0;
	icmp_27_nReadyArray_0 <= fork_34_readyArray_0;
	fork_34_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_27_dataOutArray_0),fork_34_dataInArray_0'length));

	phi_n2_clk <= clk;
	phi_n2_rst <= rst;
	add_26_pValidArray_0 <= phi_n2_validArray_0;
	phi_n2_nReadyArray_0 <= add_26_readyArray_0;
	add_26_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n2_dataOutArray_0),add_26_dataInArray_0'length));

	phi_n3_clk <= clk;
	phi_n3_rst <= rst;
	branch_10_pValidArray_0 <= phi_n3_validArray_0;
	phi_n3_nReadyArray_0 <= branch_10_readyArray_0;
	branch_10_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n3_dataOutArray_0),branch_10_dataInArray_0'length));

	fork_4_clk <= clk;
	fork_4_rst <= rst;
	icmp_27_pValidArray_0 <= fork_4_validArray_0;
	fork_4_nReadyArray_0 <= icmp_27_readyArray_0;
	icmp_27_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_4_dataOutArray_0),icmp_27_dataInArray_0'length));
	branch_9_pValidArray_0 <= fork_4_validArray_1;
	fork_4_nReadyArray_1 <= branch_9_readyArray_0;
	branch_9_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_4_dataOutArray_1),branch_9_dataInArray_0'length));

	branch_9_clk <= clk;
	branch_9_rst <= rst;
	Buffer_29_pValidArray_0 <= branch_9_validArray_0;
	branch_9_nReadyArray_0 <= Buffer_29_readyArray_0;
	Buffer_29_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_9_dataOutArray_0),Buffer_29_dataInArray_0'length));
	sink_7_pValidArray_0 <= branch_9_validArray_1;
	branch_9_nReadyArray_1 <= sink_7_readyArray_0;
	sink_7_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_9_dataOutArray_1),sink_7_dataInArray_0'length));

	branch_10_clk <= clk;
	branch_10_rst <= rst;
	phi_n1_pValidArray_1 <= branch_10_validArray_0;
	branch_10_nReadyArray_0 <= phi_n1_readyArray_1;
	phi_n1_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_10_dataOutArray_0),phi_n1_dataInArray_1'length));
	phi_n0_pValidArray_0 <= branch_10_validArray_1;
	branch_10_nReadyArray_1 <= phi_n0_readyArray_0;
	phi_n0_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_10_dataOutArray_1),phi_n0_dataInArray_0'length));

	fork_34_clk <= clk;
	fork_34_rst <= rst;
	Buffer_30_pValidArray_0 <= fork_34_validArray_0;
	fork_34_nReadyArray_0 <= Buffer_30_readyArray_0;
	Buffer_30_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_34_dataOutArray_0),Buffer_30_dataInArray_0'length));
	branch_9_pValidArray_1 <= fork_34_validArray_1;
	fork_34_nReadyArray_1 <= branch_9_readyArray_1;
	branch_9_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_34_dataOutArray_1),branch_9_dataInArray_1'length));
	branchC_40_pValidArray_1 <= fork_34_validArray_2;
	fork_34_nReadyArray_2 <= branchC_40_readyArray_1;
	branchC_40_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_34_dataOutArray_2),branchC_40_dataInArray_1'length));

	phiC_21_clk <= clk;
	phiC_21_rst <= rst;
	branchC_40_pValidArray_0 <= phiC_21_validArray_0;
	phiC_21_nReadyArray_0 <= branchC_40_readyArray_0;
	branchC_40_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_21_dataOutArray_0),branchC_40_dataInArray_0'length));

	branchC_40_clk <= clk;
	branchC_40_rst <= rst;
	Buffer_44_pValidArray_0 <= branchC_40_validArray_0;
	branchC_40_nReadyArray_0 <= Buffer_44_readyArray_0;
	Buffer_44_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_40_dataOutArray_0),Buffer_44_dataInArray_0'length));
	Buffer_45_pValidArray_0 <= branchC_40_validArray_1;
	branchC_40_nReadyArray_1 <= Buffer_45_readyArray_0;
	Buffer_45_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_40_dataOutArray_1),Buffer_45_dataInArray_0'length));

	source_2_clk <= clk;
	source_2_rst <= rst;
	cst_6_pValidArray_0 <= source_2_validArray_0;
	source_2_nReadyArray_0 <= cst_6_readyArray_0;
	cst_6_dataInArray_0 <= "1";

	source_3_clk <= clk;
	source_3_rst <= rst;
	cst_7_pValidArray_0 <= source_3_validArray_0;
	source_3_nReadyArray_0 <= cst_7_readyArray_0;
	cst_7_dataInArray_0 <= "1010";

	Buffer_29_clk <= clk;
	Buffer_29_rst <= rst;
	phi_3_pValidArray_2 <= Buffer_29_validArray_0;
	Buffer_29_nReadyArray_0 <= phi_3_readyArray_2;
	phi_3_dataInArray_2 <= std_logic_vector (resize(unsigned(Buffer_29_dataOutArray_0),phi_3_dataInArray_2'length));

	Buffer_30_clk <= clk;
	Buffer_30_rst <= rst;
	branch_10_pValidArray_1 <= Buffer_30_validArray_0;
	Buffer_30_nReadyArray_0 <= branch_10_readyArray_1;
	branch_10_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_30_dataOutArray_0),branch_10_dataInArray_1'length));

	Buffer_44_clk <= clk;
	Buffer_44_rst <= rst;
	phiC_19_pValidArray_1 <= Buffer_44_validArray_0;
	Buffer_44_nReadyArray_0 <= phiC_19_readyArray_1;
	phiC_19_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_44_dataOutArray_0),phiC_19_dataInArray_1'length));

	Buffer_45_clk <= clk;
	Buffer_45_rst <= rst;
	phiC_22_pValidArray_0 <= Buffer_45_validArray_0;
	Buffer_45_nReadyArray_0 <= phiC_22_readyArray_0;
	phiC_22_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_45_dataOutArray_0),phiC_22_dataInArray_0'length));

	cst_8_clk <= clk;
	cst_8_rst <= rst;
	add_29_pValidArray_1 <= cst_8_validArray_0;
	cst_8_nReadyArray_0 <= add_29_readyArray_1;
	add_29_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_8_dataOutArray_0),add_29_dataInArray_1'length));

	add_29_clk <= clk;
	add_29_rst <= rst;
	fork_5_pValidArray_0 <= add_29_validArray_0;
	add_29_nReadyArray_0 <= fork_5_readyArray_0;
	fork_5_dataInArray_0 <= std_logic_vector (resize(unsigned(add_29_dataOutArray_0),fork_5_dataInArray_0'length));

	cst_9_clk <= clk;
	cst_9_rst <= rst;
	icmp_30_pValidArray_1 <= cst_9_validArray_0;
	cst_9_nReadyArray_0 <= icmp_30_readyArray_1;
	icmp_30_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_9_dataOutArray_0),icmp_30_dataInArray_1'length));

	icmp_30_clk <= clk;
	icmp_30_rst <= rst;
	fork_56_pValidArray_0 <= icmp_30_validArray_0;
	icmp_30_nReadyArray_0 <= fork_56_readyArray_0;
	fork_56_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_30_dataOutArray_0),fork_56_dataInArray_0'length));

	phi_n0_clk <= clk;
	phi_n0_rst <= rst;
	add_29_pValidArray_0 <= phi_n0_validArray_0;
	phi_n0_nReadyArray_0 <= add_29_readyArray_0;
	add_29_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n0_dataOutArray_0),add_29_dataInArray_0'length));

	fork_5_clk <= clk;
	fork_5_rst <= rst;
	icmp_30_pValidArray_0 <= fork_5_validArray_0;
	fork_5_nReadyArray_0 <= icmp_30_readyArray_0;
	icmp_30_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_0),icmp_30_dataInArray_0'length));
	branch_11_pValidArray_0 <= fork_5_validArray_1;
	fork_5_nReadyArray_1 <= branch_11_readyArray_0;
	branch_11_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_1),branch_11_dataInArray_0'length));

	branch_11_clk <= clk;
	branch_11_rst <= rst;
	phi_1_pValidArray_2 <= branch_11_validArray_0;
	branch_11_nReadyArray_0 <= phi_1_readyArray_2;
	phi_1_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_11_dataOutArray_0),phi_1_dataInArray_2'length));
	sink_8_pValidArray_0 <= branch_11_validArray_1;
	branch_11_nReadyArray_1 <= sink_8_readyArray_0;
	sink_8_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_11_dataOutArray_1),sink_8_dataInArray_0'length));

	phiC_22_clk <= clk;
	phiC_22_rst <= rst;
	branchC_41_pValidArray_0 <= phiC_22_validArray_0;
	phiC_22_nReadyArray_0 <= branchC_41_readyArray_0;
	branchC_41_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_22_dataOutArray_0),branchC_41_dataInArray_0'length));

	branchC_41_clk <= clk;
	branchC_41_rst <= rst;
	phiC_18_pValidArray_1 <= branchC_41_validArray_0;
	branchC_41_nReadyArray_0 <= phiC_18_readyArray_1;
	phiC_18_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_41_dataOutArray_0),phiC_18_dataInArray_1'length));
	Buffer_46_pValidArray_0 <= branchC_41_validArray_1;
	branchC_41_nReadyArray_1 <= Buffer_46_readyArray_0;
	Buffer_46_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_41_dataOutArray_1),Buffer_46_dataInArray_0'length));

	fork_56_clk <= clk;
	fork_56_rst <= rst;
	branch_11_pValidArray_1 <= fork_56_validArray_0;
	fork_56_nReadyArray_0 <= branch_11_readyArray_1;
	branch_11_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_56_dataOutArray_0),branch_11_dataInArray_1'length));
	branchC_41_pValidArray_1 <= fork_56_validArray_1;
	fork_56_nReadyArray_1 <= branchC_41_readyArray_1;
	branchC_41_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_56_dataOutArray_1),branchC_41_dataInArray_1'length));

	source_4_clk <= clk;
	source_4_rst <= rst;
	cst_8_pValidArray_0 <= source_4_validArray_0;
	source_4_nReadyArray_0 <= cst_8_readyArray_0;
	cst_8_dataInArray_0 <= "1";

	source_5_clk <= clk;
	source_5_rst <= rst;
	cst_9_pValidArray_0 <= source_5_validArray_0;
	source_5_nReadyArray_0 <= cst_9_readyArray_0;
	cst_9_dataInArray_0 <= "1010";

	Buffer_46_clk <= clk;
	Buffer_46_rst <= rst;
	phiC_23_pValidArray_0 <= Buffer_46_validArray_0;
	Buffer_46_nReadyArray_0 <= phiC_23_readyArray_0;
	phiC_23_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_46_dataOutArray_0),phiC_23_dataInArray_0'length));

	brCst_block7_clk <= clk;
	brCst_block7_rst <= rst;
	fork_58_pValidArray_0 <= brCst_block7_validArray_0;
	brCst_block7_nReadyArray_0 <= fork_58_readyArray_0;
	fork_58_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block7_dataOutArray_0),fork_58_dataInArray_0'length));

	cst_10_clk <= clk;
	cst_10_rst <= rst;
	branch_12_pValidArray_0 <= cst_10_validArray_0;
	cst_10_nReadyArray_0 <= branch_12_readyArray_0;
	branch_12_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_10_dataOutArray_0),branch_12_dataInArray_0'length));

	branch_12_clk <= clk;
	branch_12_rst <= rst;
	Buffer_31_pValidArray_0 <= branch_12_validArray_0;
	branch_12_nReadyArray_0 <= Buffer_31_readyArray_0;
	Buffer_31_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_12_dataOutArray_0),Buffer_31_dataInArray_0'length));
	sink_9_pValidArray_0 <= branch_12_validArray_1;
	branch_12_nReadyArray_1 <= sink_9_readyArray_0;
	sink_9_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_12_dataOutArray_1),sink_9_dataInArray_0'length));

	phiC_23_clk <= clk;
	phiC_23_rst <= rst;
	forkC_57_pValidArray_0 <= phiC_23_validArray_0;
	phiC_23_nReadyArray_0 <= forkC_57_readyArray_0;
	forkC_57_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_23_dataOutArray_0),forkC_57_dataInArray_0'length));

	forkC_57_clk <= clk;
	forkC_57_rst <= rst;
	cst_10_pValidArray_0 <= forkC_57_validArray_0;
	forkC_57_nReadyArray_0 <= cst_10_readyArray_0;
	cst_10_dataInArray_0 <= "0";
	branchC_42_pValidArray_0 <= forkC_57_validArray_1;
	forkC_57_nReadyArray_1 <= branchC_42_readyArray_0;
	branchC_42_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_57_dataOutArray_1),branchC_42_dataInArray_0'length));
	brCst_block7_pValidArray_0 <= forkC_57_validArray_2;
	forkC_57_nReadyArray_2 <= brCst_block7_readyArray_0;
	brCst_block7_dataInArray_0 <= "1";

	branchC_42_clk <= clk;
	branchC_42_rst <= rst;
	Buffer_47_pValidArray_0 <= branchC_42_validArray_0;
	branchC_42_nReadyArray_0 <= Buffer_47_readyArray_0;
	Buffer_47_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_42_dataOutArray_0),Buffer_47_dataInArray_0'length));
	sink_30_pValidArray_0 <= branchC_42_validArray_1;
	branchC_42_nReadyArray_1 <= sink_30_readyArray_0;
	sink_30_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_42_dataOutArray_1),sink_30_dataInArray_0'length));

	fork_58_clk <= clk;
	fork_58_rst <= rst;
	branch_12_pValidArray_1 <= fork_58_validArray_0;
	fork_58_nReadyArray_0 <= branch_12_readyArray_1;
	branch_12_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_58_dataOutArray_0),branch_12_dataInArray_1'length));
	branchC_42_pValidArray_1 <= fork_58_validArray_1;
	fork_58_nReadyArray_1 <= branchC_42_readyArray_1;
	branchC_42_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_58_dataOutArray_1),branchC_42_dataInArray_1'length));

	Buffer_31_clk <= clk;
	Buffer_31_rst <= rst;
	phi_33_pValidArray_1 <= Buffer_31_validArray_0;
	Buffer_31_nReadyArray_0 <= phi_33_readyArray_1;
	phi_33_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_31_dataOutArray_0),phi_33_dataInArray_1'length));

	Buffer_47_clk <= clk;
	Buffer_47_rst <= rst;
	phiC_24_pValidArray_0 <= Buffer_47_validArray_0;
	Buffer_47_nReadyArray_0 <= phiC_24_readyArray_0;
	phiC_24_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_47_dataOutArray_0),phiC_24_dataInArray_0'length));

	phi_33_clk <= clk;
	phi_33_rst <= rst;
	Buffer_3_pValidArray_0 <= phi_33_validArray_0;
	phi_33_nReadyArray_0 <= Buffer_3_readyArray_0;
	Buffer_3_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_33_dataOutArray_0),Buffer_3_dataInArray_0'length));

	brCst_block8_clk <= clk;
	brCst_block8_rst <= rst;
	fork_37_pValidArray_0 <= brCst_block8_validArray_0;
	brCst_block8_nReadyArray_0 <= fork_37_readyArray_0;
	fork_37_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block8_dataOutArray_0),fork_37_dataInArray_0'length));

	cst_11_clk <= clk;
	cst_11_rst <= rst;
	branch_13_pValidArray_0 <= cst_11_validArray_0;
	cst_11_nReadyArray_0 <= branch_13_readyArray_0;
	branch_13_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_11_dataOutArray_0),branch_13_dataInArray_0'length));

	branch_13_clk <= clk;
	branch_13_rst <= rst;
	phi_35_pValidArray_1 <= branch_13_validArray_0;
	branch_13_nReadyArray_0 <= phi_35_readyArray_1;
	phi_35_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_13_dataOutArray_0),phi_35_dataInArray_1'length));
	sink_10_pValidArray_0 <= branch_13_validArray_1;
	branch_13_nReadyArray_1 <= sink_10_readyArray_0;
	sink_10_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_13_dataOutArray_1),sink_10_dataInArray_0'length));

	branch_14_clk <= clk;
	branch_14_rst <= rst;
	phi_n7_pValidArray_0 <= branch_14_validArray_0;
	branch_14_nReadyArray_0 <= phi_n7_readyArray_0;
	phi_n7_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_14_dataOutArray_0),phi_n7_dataInArray_0'length));
	sink_11_pValidArray_0 <= branch_14_validArray_1;
	branch_14_nReadyArray_1 <= sink_11_readyArray_0;
	sink_11_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_14_dataOutArray_1),sink_11_dataInArray_0'length));

	fork_37_clk <= clk;
	fork_37_rst <= rst;
	branch_14_pValidArray_1 <= fork_37_validArray_0;
	fork_37_nReadyArray_0 <= branch_14_readyArray_1;
	branch_14_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_37_dataOutArray_0),branch_14_dataInArray_1'length));
	branch_13_pValidArray_1 <= fork_37_validArray_1;
	fork_37_nReadyArray_1 <= branch_13_readyArray_1;
	branch_13_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_37_dataOutArray_1),branch_13_dataInArray_1'length));
	branchC_43_pValidArray_1 <= fork_37_validArray_2;
	fork_37_nReadyArray_2 <= branchC_43_readyArray_1;
	branchC_43_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_37_dataOutArray_2),branchC_43_dataInArray_1'length));

	phiC_24_clk <= clk;
	phiC_24_rst <= rst;
	Buffer_48_pValidArray_0 <= phiC_24_validArray_0;
	phiC_24_nReadyArray_0 <= Buffer_48_readyArray_0;
	Buffer_48_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_24_dataOutArray_0),Buffer_48_dataInArray_0'length));
	phi_33_pValidArray_0 <= phiC_24_validArray_1;
	phiC_24_nReadyArray_1 <= phi_33_readyArray_0;
	phi_33_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_24_dataOutArray_1),phi_33_dataInArray_0'length));

	forkC_59_clk <= clk;
	forkC_59_rst <= rst;
	cst_11_pValidArray_0 <= forkC_59_validArray_0;
	forkC_59_nReadyArray_0 <= cst_11_readyArray_0;
	cst_11_dataInArray_0 <= "0";
	branchC_43_pValidArray_0 <= forkC_59_validArray_1;
	forkC_59_nReadyArray_1 <= branchC_43_readyArray_0;
	branchC_43_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_59_dataOutArray_1),branchC_43_dataInArray_0'length));
	brCst_block8_pValidArray_0 <= forkC_59_validArray_2;
	forkC_59_nReadyArray_2 <= brCst_block8_readyArray_0;
	brCst_block8_dataInArray_0 <= "1";

	branchC_43_clk <= clk;
	branchC_43_rst <= rst;
	phiC_25_pValidArray_0 <= branchC_43_validArray_0;
	branchC_43_nReadyArray_0 <= phiC_25_readyArray_0;
	phiC_25_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_43_dataOutArray_0),phiC_25_dataInArray_0'length));
	sink_31_pValidArray_0 <= branchC_43_validArray_1;
	branchC_43_nReadyArray_1 <= sink_31_readyArray_0;
	sink_31_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_43_dataOutArray_1),sink_31_dataInArray_0'length));

	Buffer_3_clk <= clk;
	Buffer_3_rst <= rst;
	branch_14_pValidArray_0 <= Buffer_3_validArray_0;
	Buffer_3_nReadyArray_0 <= branch_14_readyArray_0;
	branch_14_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_3_dataOutArray_0),branch_14_dataInArray_0'length));

	Buffer_48_clk <= clk;
	Buffer_48_rst <= rst;
	forkC_59_pValidArray_0 <= Buffer_48_validArray_0;
	Buffer_48_nReadyArray_0 <= forkC_59_readyArray_0;
	forkC_59_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_48_dataOutArray_0),forkC_59_dataInArray_0'length));

	phi_35_clk <= clk;
	phi_35_rst <= rst;
	fork_6_pValidArray_0 <= phi_35_validArray_0;
	phi_35_nReadyArray_0 <= fork_6_readyArray_0;
	fork_6_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_35_dataOutArray_0),fork_6_dataInArray_0'length));

	zext_36_clk <= clk;
	zext_36_rst <= rst;
	getelementptr_38_pValidArray_0 <= zext_36_validArray_0;
	zext_36_nReadyArray_0 <= getelementptr_38_readyArray_0;
	getelementptr_38_dataInArray_0 <= std_logic_vector (resize(unsigned(zext_36_dataOutArray_0),getelementptr_38_dataInArray_0'length));

	zext_37_clk <= clk;
	zext_37_rst <= rst;
	getelementptr_38_pValidArray_1 <= zext_37_validArray_0;
	zext_37_nReadyArray_0 <= getelementptr_38_readyArray_1;
	getelementptr_38_dataInArray_1 <= std_logic_vector (resize(unsigned(zext_37_dataOutArray_0),getelementptr_38_dataInArray_1'length));

	getelementptr_38_clk <= clk;
	getelementptr_38_rst <= rst;
	store_2_pValidArray_1 <= getelementptr_38_validArray_0;
	getelementptr_38_nReadyArray_0 <= store_2_readyArray_1;
	store_2_dataInArray_1 <= std_logic_vector (resize(unsigned(getelementptr_38_dataOutArray_0),store_2_dataInArray_1'length));

	cst_12_clk <= clk;
	cst_12_rst <= rst;
	store_2_pValidArray_0 <= cst_12_validArray_0;
	cst_12_nReadyArray_0 <= store_2_readyArray_0;
	store_2_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_12_dataOutArray_0),store_2_dataInArray_0'length));

	store_2_clk <= clk;
	store_2_rst <= rst;
	LSQ_F_pValidArray_3 <= store_2_validArray_0;
	store_2_nReadyArray_0 <= LSQ_F_readyArray_3;
	LSQ_F_dataInArray_3 <= std_logic_vector (resize(unsigned(store_2_dataOutArray_0),LSQ_F_dataInArray_3'length));
	LSQ_F_pValidArray_2 <= store_2_validArray_1;
	store_2_nReadyArray_1 <= LSQ_F_readyArray_2;
	LSQ_F_dataInArray_2 <= std_logic_vector (resize(unsigned(store_2_dataOutArray_1),LSQ_F_dataInArray_2'length));

	brCst_block9_clk <= clk;
	brCst_block9_rst <= rst;
	fork_38_pValidArray_0 <= brCst_block9_validArray_0;
	brCst_block9_nReadyArray_0 <= fork_38_readyArray_0;
	fork_38_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block9_dataOutArray_0),fork_38_dataInArray_0'length));

	cst_13_clk <= clk;
	cst_13_rst <= rst;
	branch_15_pValidArray_0 <= cst_13_validArray_0;
	cst_13_nReadyArray_0 <= branch_15_readyArray_0;
	branch_15_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_13_dataOutArray_0),branch_15_dataInArray_0'length));

	cst_34_clk <= clk;
	cst_34_rst <= rst;
	getelementptr_38_pValidArray_2 <= cst_34_validArray_0;
	cst_34_nReadyArray_0 <= getelementptr_38_readyArray_2;
	getelementptr_38_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_34_dataOutArray_0),getelementptr_38_dataInArray_2'length));

	phi_n7_clk <= clk;
	phi_n7_rst <= rst;
	fork_22_pValidArray_0 <= phi_n7_validArray_0;
	phi_n7_nReadyArray_0 <= fork_22_readyArray_0;
	fork_22_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n7_dataOutArray_0),fork_22_dataInArray_0'length));

	fork_6_clk <= clk;
	fork_6_rst <= rst;
	zext_37_pValidArray_0 <= fork_6_validArray_0;
	fork_6_nReadyArray_0 <= zext_37_readyArray_0;
	zext_37_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_6_dataOutArray_0),zext_37_dataInArray_0'length));
	branch_16_pValidArray_0 <= fork_6_validArray_1;
	fork_6_nReadyArray_1 <= branch_16_readyArray_0;
	branch_16_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_6_dataOutArray_1),branch_16_dataInArray_0'length));

	fork_22_clk <= clk;
	fork_22_rst <= rst;
	zext_36_pValidArray_0 <= fork_22_validArray_0;
	fork_22_nReadyArray_0 <= zext_36_readyArray_0;
	zext_36_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_22_dataOutArray_0),zext_36_dataInArray_0'length));
	branch_17_pValidArray_0 <= fork_22_validArray_1;
	fork_22_nReadyArray_1 <= branch_17_readyArray_0;
	branch_17_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_22_dataOutArray_1),branch_17_dataInArray_0'length));

	branch_15_clk <= clk;
	branch_15_rst <= rst;
	phi_40_pValidArray_1 <= branch_15_validArray_0;
	branch_15_nReadyArray_0 <= phi_40_readyArray_1;
	phi_40_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_15_dataOutArray_0),phi_40_dataInArray_1'length));
	sink_12_pValidArray_0 <= branch_15_validArray_1;
	branch_15_nReadyArray_1 <= sink_12_readyArray_0;
	sink_12_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_15_dataOutArray_1),sink_12_dataInArray_0'length));

	branch_16_clk <= clk;
	branch_16_rst <= rst;
	phi_n11_pValidArray_0 <= branch_16_validArray_0;
	branch_16_nReadyArray_0 <= phi_n11_readyArray_0;
	phi_n11_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_16_dataOutArray_0),phi_n11_dataInArray_0'length));
	sink_13_pValidArray_0 <= branch_16_validArray_1;
	branch_16_nReadyArray_1 <= sink_13_readyArray_0;
	sink_13_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_16_dataOutArray_1),sink_13_dataInArray_0'length));

	branch_17_clk <= clk;
	branch_17_rst <= rst;
	phi_n10_pValidArray_0 <= branch_17_validArray_0;
	branch_17_nReadyArray_0 <= phi_n10_readyArray_0;
	phi_n10_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_17_dataOutArray_0),phi_n10_dataInArray_0'length));
	sink_14_pValidArray_0 <= branch_17_validArray_1;
	branch_17_nReadyArray_1 <= sink_14_readyArray_0;
	sink_14_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_17_dataOutArray_1),sink_14_dataInArray_0'length));

	fork_38_clk <= clk;
	fork_38_rst <= rst;
	branch_17_pValidArray_1 <= fork_38_validArray_0;
	fork_38_nReadyArray_0 <= branch_17_readyArray_1;
	branch_17_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_38_dataOutArray_0),branch_17_dataInArray_1'length));
	branch_16_pValidArray_1 <= fork_38_validArray_1;
	fork_38_nReadyArray_1 <= branch_16_readyArray_1;
	branch_16_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_38_dataOutArray_1),branch_16_dataInArray_1'length));
	branch_15_pValidArray_1 <= fork_38_validArray_2;
	fork_38_nReadyArray_2 <= branch_15_readyArray_1;
	branch_15_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_38_dataOutArray_2),branch_15_dataInArray_1'length));
	branchC_44_pValidArray_1 <= fork_38_validArray_3;
	fork_38_nReadyArray_3 <= branchC_44_readyArray_1;
	branchC_44_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_38_dataOutArray_3),branchC_44_dataInArray_1'length));

	cst_44_clk <= clk;
	cst_44_rst <= rst;
	MC_F_pValidArray_0 <= cst_44_validArray_0;
	cst_44_nReadyArray_0 <= MC_F_readyArray_0;
	MC_F_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_44_dataOutArray_0),MC_F_dataInArray_0'length));

	phiC_25_clk <= clk;
	phiC_25_rst <= rst;
	forkC_60_pValidArray_0 <= phiC_25_validArray_0;
	phiC_25_nReadyArray_0 <= forkC_60_readyArray_0;
	forkC_60_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_25_dataOutArray_0),forkC_60_dataInArray_0'length));
	phi_35_pValidArray_0 <= phiC_25_validArray_1;
	phiC_25_nReadyArray_1 <= phi_35_readyArray_0;
	phi_35_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_25_dataOutArray_1),phi_35_dataInArray_0'length));

	forkC_60_clk <= clk;
	forkC_60_rst <= rst;
	cst_12_pValidArray_0 <= forkC_60_validArray_0;
	forkC_60_nReadyArray_0 <= cst_12_readyArray_0;
	cst_12_dataInArray_0 <= "0";
	cst_13_pValidArray_0 <= forkC_60_validArray_1;
	forkC_60_nReadyArray_1 <= cst_13_readyArray_0;
	cst_13_dataInArray_0 <= "0";
	LSQ_F_pValidArray_0 <= forkC_60_validArray_2;
	forkC_60_nReadyArray_2 <= LSQ_F_readyArray_0;
	LSQ_F_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_60_dataOutArray_2),LSQ_F_dataInArray_0'length));
	cst_44_pValidArray_0 <= forkC_60_validArray_3;
	forkC_60_nReadyArray_3 <= cst_44_readyArray_0;
	cst_44_dataInArray_0 <= "1";
	Buffer_49_pValidArray_0 <= forkC_60_validArray_4;
	forkC_60_nReadyArray_4 <= Buffer_49_readyArray_0;
	Buffer_49_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_60_dataOutArray_4),Buffer_49_dataInArray_0'length));
	brCst_block9_pValidArray_0 <= forkC_60_validArray_5;
	forkC_60_nReadyArray_5 <= brCst_block9_readyArray_0;
	brCst_block9_dataInArray_0 <= "1";

	branchC_44_clk <= clk;
	branchC_44_rst <= rst;
	phiC_26_pValidArray_0 <= branchC_44_validArray_0;
	branchC_44_nReadyArray_0 <= phiC_26_readyArray_0;
	phiC_26_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_44_dataOutArray_0),phiC_26_dataInArray_0'length));
	sink_32_pValidArray_0 <= branchC_44_validArray_1;
	branchC_44_nReadyArray_1 <= sink_32_readyArray_0;
	sink_32_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_44_dataOutArray_1),sink_32_dataInArray_0'length));

	source_22_clk <= clk;
	source_22_rst <= rst;
	cst_34_pValidArray_0 <= source_22_validArray_0;
	source_22_nReadyArray_0 <= cst_34_readyArray_0;
	cst_34_dataInArray_0 <= "1010";

	Buffer_49_clk <= clk;
	Buffer_49_rst <= rst;
	branchC_44_pValidArray_0 <= Buffer_49_validArray_0;
	Buffer_49_nReadyArray_0 <= branchC_44_readyArray_0;
	branchC_44_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_49_dataOutArray_0),branchC_44_dataInArray_0'length));

	phi_40_clk <= clk;
	phi_40_rst <= rst;
	fork_7_pValidArray_0 <= phi_40_validArray_0;
	phi_40_nReadyArray_0 <= fork_7_readyArray_0;
	fork_7_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_40_dataOutArray_0),fork_7_dataInArray_0'length));

	zext_41_clk <= clk;
	zext_41_rst <= rst;
	getelementptr_43_pValidArray_0 <= zext_41_validArray_0;
	zext_41_nReadyArray_0 <= getelementptr_43_readyArray_0;
	getelementptr_43_dataInArray_0 <= std_logic_vector (resize(unsigned(zext_41_dataOutArray_0),getelementptr_43_dataInArray_0'length));

	zext_42_clk <= clk;
	zext_42_rst <= rst;
	getelementptr_43_pValidArray_1 <= zext_42_validArray_0;
	zext_42_nReadyArray_0 <= getelementptr_43_readyArray_1;
	getelementptr_43_dataInArray_1 <= std_logic_vector (resize(unsigned(zext_42_dataOutArray_0),getelementptr_43_dataInArray_1'length));

	getelementptr_43_clk <= clk;
	getelementptr_43_rst <= rst;
	load_44_pValidArray_1 <= getelementptr_43_validArray_0;
	getelementptr_43_nReadyArray_0 <= load_44_readyArray_1;
	load_44_dataInArray_1 <= std_logic_vector (resize(unsigned(getelementptr_43_dataOutArray_0),load_44_dataInArray_1'length));

	load_44_clk <= clk;
	load_44_rst <= rst;
	mul_49_pValidArray_0 <= load_44_validArray_0;
	load_44_nReadyArray_0 <= mul_49_readyArray_0;
	mul_49_dataInArray_0 <= std_logic_vector (resize(unsigned(load_44_dataOutArray_0),mul_49_dataInArray_0'length));
	MC_C_pValidArray_0 <= load_44_validArray_1;
	load_44_nReadyArray_1 <= MC_C_readyArray_0;
	MC_C_dataInArray_0 <= std_logic_vector (resize(unsigned(load_44_dataOutArray_1),MC_C_dataInArray_0'length));

	zext_45_clk <= clk;
	zext_45_rst <= rst;
	Buffer_4_pValidArray_0 <= zext_45_validArray_0;
	zext_45_nReadyArray_0 <= Buffer_4_readyArray_0;
	Buffer_4_dataInArray_0 <= std_logic_vector (resize(unsigned(zext_45_dataOutArray_0),Buffer_4_dataInArray_0'length));

	zext_46_clk <= clk;
	zext_46_rst <= rst;
	getelementptr_47_pValidArray_1 <= zext_46_validArray_0;
	zext_46_nReadyArray_0 <= getelementptr_47_readyArray_1;
	getelementptr_47_dataInArray_1 <= std_logic_vector (resize(unsigned(zext_46_dataOutArray_0),getelementptr_47_dataInArray_1'length));

	getelementptr_47_clk <= clk;
	getelementptr_47_rst <= rst;
	load_48_pValidArray_1 <= getelementptr_47_validArray_0;
	getelementptr_47_nReadyArray_0 <= load_48_readyArray_1;
	load_48_dataInArray_1 <= std_logic_vector (resize(unsigned(getelementptr_47_dataOutArray_0),load_48_dataInArray_1'length));

	load_48_clk <= clk;
	load_48_rst <= rst;
	mul_49_pValidArray_1 <= load_48_validArray_0;
	load_48_nReadyArray_0 <= mul_49_readyArray_1;
	mul_49_dataInArray_1 <= std_logic_vector (resize(unsigned(load_48_dataOutArray_0),mul_49_dataInArray_1'length));
	MC_D_pValidArray_0 <= load_48_validArray_1;
	load_48_nReadyArray_1 <= MC_D_readyArray_0;
	MC_D_dataInArray_0 <= std_logic_vector (resize(unsigned(load_48_dataOutArray_1),MC_D_dataInArray_0'length));

	mul_49_clk <= clk;
	mul_49_rst <= rst;
	add_54_pValidArray_1 <= mul_49_validArray_0;
	mul_49_nReadyArray_0 <= add_54_readyArray_1;
	add_54_dataInArray_1 <= std_logic_vector (resize(unsigned(mul_49_dataOutArray_0),add_54_dataInArray_1'length));

	zext_50_clk <= clk;
	zext_50_rst <= rst;
	getelementptr_52_pValidArray_0 <= zext_50_validArray_0;
	zext_50_nReadyArray_0 <= getelementptr_52_readyArray_0;
	getelementptr_52_dataInArray_0 <= std_logic_vector (resize(unsigned(zext_50_dataOutArray_0),getelementptr_52_dataInArray_0'length));

	zext_51_clk <= clk;
	zext_51_rst <= rst;
	getelementptr_52_pValidArray_1 <= zext_51_validArray_0;
	zext_51_nReadyArray_0 <= getelementptr_52_readyArray_1;
	getelementptr_52_dataInArray_1 <= std_logic_vector (resize(unsigned(zext_51_dataOutArray_0),getelementptr_52_dataInArray_1'length));

	getelementptr_52_clk <= clk;
	getelementptr_52_rst <= rst;
	fork_8_pValidArray_0 <= getelementptr_52_validArray_0;
	getelementptr_52_nReadyArray_0 <= fork_8_readyArray_0;
	fork_8_dataInArray_0 <= std_logic_vector (resize(unsigned(getelementptr_52_dataOutArray_0),fork_8_dataInArray_0'length));

	load_53_clk <= clk;
	load_53_rst <= rst;
	add_54_pValidArray_0 <= load_53_validArray_0;
	load_53_nReadyArray_0 <= add_54_readyArray_0;
	add_54_dataInArray_0 <= std_logic_vector (resize(unsigned(load_53_dataOutArray_0),add_54_dataInArray_0'length));
	LSQ_F_pValidArray_4 <= load_53_validArray_1;
	load_53_nReadyArray_1 <= LSQ_F_readyArray_4;
	LSQ_F_dataInArray_4 <= std_logic_vector (resize(unsigned(load_53_dataOutArray_1),LSQ_F_dataInArray_4'length));

	add_54_clk <= clk;
	add_54_rst <= rst;
	store_3_pValidArray_0 <= add_54_validArray_0;
	add_54_nReadyArray_0 <= store_3_readyArray_0;
	store_3_dataInArray_0 <= std_logic_vector (resize(unsigned(add_54_dataOutArray_0),store_3_dataInArray_0'length));

	store_3_clk <= clk;
	store_3_rst <= rst;
	LSQ_F_pValidArray_6 <= store_3_validArray_0;
	store_3_nReadyArray_0 <= LSQ_F_readyArray_6;
	LSQ_F_dataInArray_6 <= std_logic_vector (resize(unsigned(store_3_dataOutArray_0),LSQ_F_dataInArray_6'length));
	LSQ_F_pValidArray_5 <= store_3_validArray_1;
	store_3_nReadyArray_1 <= LSQ_F_readyArray_5;
	LSQ_F_dataInArray_5 <= std_logic_vector (resize(unsigned(store_3_dataOutArray_1),LSQ_F_dataInArray_5'length));

	cst_14_clk <= clk;
	cst_14_rst <= rst;
	add_55_pValidArray_1 <= cst_14_validArray_0;
	cst_14_nReadyArray_0 <= add_55_readyArray_1;
	add_55_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_14_dataOutArray_0),add_55_dataInArray_1'length));

	add_55_clk <= clk;
	add_55_rst <= rst;
	fork_9_pValidArray_0 <= add_55_validArray_0;
	add_55_nReadyArray_0 <= fork_9_readyArray_0;
	fork_9_dataInArray_0 <= std_logic_vector (resize(unsigned(add_55_dataOutArray_0),fork_9_dataInArray_0'length));

	cst_15_clk <= clk;
	cst_15_rst <= rst;
	icmp_56_pValidArray_1 <= cst_15_validArray_0;
	cst_15_nReadyArray_0 <= icmp_56_readyArray_1;
	icmp_56_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_15_dataOutArray_0),icmp_56_dataInArray_1'length));

	icmp_56_clk <= clk;
	icmp_56_rst <= rst;
	fork_39_pValidArray_0 <= icmp_56_validArray_0;
	icmp_56_nReadyArray_0 <= fork_39_readyArray_0;
	fork_39_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_56_dataOutArray_0),fork_39_dataInArray_0'length));

	cst_35_clk <= clk;
	cst_35_rst <= rst;
	getelementptr_43_pValidArray_2 <= cst_35_validArray_0;
	cst_35_nReadyArray_0 <= getelementptr_43_readyArray_2;
	getelementptr_43_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_35_dataOutArray_0),getelementptr_43_dataInArray_2'length));

	cst_36_clk <= clk;
	cst_36_rst <= rst;
	getelementptr_47_pValidArray_2 <= cst_36_validArray_0;
	cst_36_nReadyArray_0 <= getelementptr_47_readyArray_2;
	getelementptr_47_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_36_dataOutArray_0),getelementptr_47_dataInArray_2'length));

	cst_37_clk <= clk;
	cst_37_rst <= rst;
	getelementptr_52_pValidArray_2 <= cst_37_validArray_0;
	cst_37_nReadyArray_0 <= getelementptr_52_readyArray_2;
	getelementptr_52_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_37_dataOutArray_0),getelementptr_52_dataInArray_2'length));

	phi_n10_clk <= clk;
	phi_n10_rst <= rst;
	Buffer_9_pValidArray_0 <= phi_n10_validArray_0;
	phi_n10_nReadyArray_0 <= Buffer_9_readyArray_0;
	Buffer_9_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n10_dataOutArray_0),Buffer_9_dataInArray_0'length));

	phi_n11_clk <= clk;
	phi_n11_rst <= rst;
	Buffer_10_pValidArray_0 <= phi_n11_validArray_0;
	phi_n11_nReadyArray_0 <= Buffer_10_readyArray_0;
	Buffer_10_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n11_dataOutArray_0),Buffer_10_dataInArray_0'length));

	fork_7_clk <= clk;
	fork_7_rst <= rst;
	Buffer_14_pValidArray_0 <= fork_7_validArray_0;
	fork_7_nReadyArray_0 <= Buffer_14_readyArray_0;
	Buffer_14_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_0),Buffer_14_dataInArray_0'length));
	zext_45_pValidArray_0 <= fork_7_validArray_1;
	fork_7_nReadyArray_1 <= zext_45_readyArray_0;
	zext_45_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_1),zext_45_dataInArray_0'length));
	add_55_pValidArray_0 <= fork_7_validArray_2;
	fork_7_nReadyArray_2 <= add_55_readyArray_0;
	add_55_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_2),add_55_dataInArray_0'length));

	fork_8_clk <= clk;
	fork_8_rst <= rst;
	Buffer_15_pValidArray_0 <= fork_8_validArray_0;
	fork_8_nReadyArray_0 <= Buffer_15_readyArray_0;
	Buffer_15_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_0),Buffer_15_dataInArray_0'length));
	store_3_pValidArray_1 <= fork_8_validArray_1;
	fork_8_nReadyArray_1 <= store_3_readyArray_1;
	store_3_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_1),store_3_dataInArray_1'length));

	fork_9_clk <= clk;
	fork_9_rst <= rst;
	icmp_56_pValidArray_0 <= fork_9_validArray_0;
	fork_9_nReadyArray_0 <= icmp_56_readyArray_0;
	icmp_56_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_9_dataOutArray_0),icmp_56_dataInArray_0'length));
	branch_18_pValidArray_0 <= fork_9_validArray_1;
	fork_9_nReadyArray_1 <= branch_18_readyArray_0;
	branch_18_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_9_dataOutArray_1),branch_18_dataInArray_0'length));

	fork_24_clk <= clk;
	fork_24_rst <= rst;
	zext_41_pValidArray_0 <= fork_24_validArray_0;
	fork_24_nReadyArray_0 <= zext_41_readyArray_0;
	zext_41_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_24_dataOutArray_0),zext_41_dataInArray_0'length));
	zext_50_pValidArray_0 <= fork_24_validArray_1;
	fork_24_nReadyArray_1 <= zext_50_readyArray_0;
	zext_50_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_24_dataOutArray_1),zext_50_dataInArray_0'length));
	branch_19_pValidArray_0 <= fork_24_validArray_2;
	fork_24_nReadyArray_2 <= branch_19_readyArray_0;
	branch_19_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_24_dataOutArray_2),branch_19_dataInArray_0'length));

	fork_25_clk <= clk;
	fork_25_rst <= rst;
	Buffer_20_pValidArray_0 <= fork_25_validArray_0;
	fork_25_nReadyArray_0 <= Buffer_20_readyArray_0;
	Buffer_20_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_25_dataOutArray_0),Buffer_20_dataInArray_0'length));
	Buffer_21_pValidArray_0 <= fork_25_validArray_1;
	fork_25_nReadyArray_1 <= Buffer_21_readyArray_0;
	Buffer_21_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_25_dataOutArray_1),Buffer_21_dataInArray_0'length));
	branch_20_pValidArray_0 <= fork_25_validArray_2;
	fork_25_nReadyArray_2 <= branch_20_readyArray_0;
	branch_20_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_25_dataOutArray_2),branch_20_dataInArray_0'length));

	branch_18_clk <= clk;
	branch_18_rst <= rst;
	Buffer_32_pValidArray_0 <= branch_18_validArray_0;
	branch_18_nReadyArray_0 <= Buffer_32_readyArray_0;
	Buffer_32_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_18_dataOutArray_0),Buffer_32_dataInArray_0'length));
	sink_15_pValidArray_0 <= branch_18_validArray_1;
	branch_18_nReadyArray_1 <= sink_15_readyArray_0;
	sink_15_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_18_dataOutArray_1),sink_15_dataInArray_0'length));

	branch_19_clk <= clk;
	branch_19_rst <= rst;
	phi_n10_pValidArray_1 <= branch_19_validArray_0;
	branch_19_nReadyArray_0 <= phi_n10_readyArray_1;
	phi_n10_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_19_dataOutArray_0),phi_n10_dataInArray_1'length));
	phi_n9_pValidArray_0 <= branch_19_validArray_1;
	branch_19_nReadyArray_1 <= phi_n9_readyArray_0;
	phi_n9_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_19_dataOutArray_1),phi_n9_dataInArray_0'length));

	branch_20_clk <= clk;
	branch_20_rst <= rst;
	phi_n11_pValidArray_1 <= branch_20_validArray_0;
	branch_20_nReadyArray_0 <= phi_n11_readyArray_1;
	phi_n11_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_20_dataOutArray_0),phi_n11_dataInArray_1'length));
	phi_n8_pValidArray_0 <= branch_20_validArray_1;
	branch_20_nReadyArray_1 <= phi_n8_readyArray_0;
	phi_n8_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_20_dataOutArray_1),phi_n8_dataInArray_0'length));

	fork_39_clk <= clk;
	fork_39_rst <= rst;
	Buffer_34_pValidArray_0 <= fork_39_validArray_0;
	fork_39_nReadyArray_0 <= Buffer_34_readyArray_0;
	Buffer_34_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_39_dataOutArray_0),Buffer_34_dataInArray_0'length));
	Buffer_33_pValidArray_0 <= fork_39_validArray_1;
	fork_39_nReadyArray_1 <= Buffer_33_readyArray_0;
	Buffer_33_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_39_dataOutArray_1),Buffer_33_dataInArray_0'length));
	branch_18_pValidArray_1 <= fork_39_validArray_2;
	fork_39_nReadyArray_2 <= branch_18_readyArray_1;
	branch_18_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_39_dataOutArray_2),branch_18_dataInArray_1'length));
	Buffer_35_pValidArray_0 <= fork_39_validArray_3;
	fork_39_nReadyArray_3 <= Buffer_35_readyArray_0;
	Buffer_35_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_39_dataOutArray_3),Buffer_35_dataInArray_0'length));

	cst_45_clk <= clk;
	cst_45_rst <= rst;
	MC_F_pValidArray_1 <= cst_45_validArray_0;
	cst_45_nReadyArray_0 <= MC_F_readyArray_1;
	MC_F_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_45_dataOutArray_0),MC_F_dataInArray_1'length));

	phiC_26_clk <= clk;
	phiC_26_rst <= rst;
	forkC_61_pValidArray_0 <= phiC_26_validArray_0;
	phiC_26_nReadyArray_0 <= forkC_61_readyArray_0;
	forkC_61_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_26_dataOutArray_0),forkC_61_dataInArray_0'length));
	phi_40_pValidArray_0 <= phiC_26_validArray_1;
	phiC_26_nReadyArray_1 <= phi_40_readyArray_0;
	phi_40_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_26_dataOutArray_1),phi_40_dataInArray_0'length));

	forkC_61_clk <= clk;
	forkC_61_rst <= rst;
	LSQ_F_pValidArray_1 <= forkC_61_validArray_0;
	forkC_61_nReadyArray_0 <= LSQ_F_readyArray_1;
	LSQ_F_dataInArray_1 <= std_logic_vector (resize(unsigned(forkC_61_dataOutArray_0),LSQ_F_dataInArray_1'length));
	cst_45_pValidArray_0 <= forkC_61_validArray_1;
	forkC_61_nReadyArray_1 <= cst_45_readyArray_0;
	cst_45_dataInArray_0 <= "1";
	Buffer_50_pValidArray_0 <= forkC_61_validArray_2;
	forkC_61_nReadyArray_2 <= Buffer_50_readyArray_0;
	Buffer_50_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_61_dataOutArray_2),Buffer_50_dataInArray_0'length));

	branchC_45_clk <= clk;
	branchC_45_rst <= rst;
	phiC_26_pValidArray_1 <= branchC_45_validArray_0;
	branchC_45_nReadyArray_0 <= phiC_26_readyArray_1;
	phiC_26_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_45_dataOutArray_0),phiC_26_dataInArray_1'length));
	phiC_27_pValidArray_0 <= branchC_45_validArray_1;
	branchC_45_nReadyArray_1 <= phiC_27_readyArray_0;
	phiC_27_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_45_dataOutArray_1),phiC_27_dataInArray_0'length));

	source_6_clk <= clk;
	source_6_rst <= rst;
	cst_14_pValidArray_0 <= source_6_validArray_0;
	source_6_nReadyArray_0 <= cst_14_readyArray_0;
	cst_14_dataInArray_0 <= "1";

	source_7_clk <= clk;
	source_7_rst <= rst;
	cst_15_pValidArray_0 <= source_7_validArray_0;
	source_7_nReadyArray_0 <= cst_15_readyArray_0;
	cst_15_dataInArray_0 <= "1010";

	source_23_clk <= clk;
	source_23_rst <= rst;
	cst_35_pValidArray_0 <= source_23_validArray_0;
	source_23_nReadyArray_0 <= cst_35_readyArray_0;
	cst_35_dataInArray_0 <= "1010";

	source_24_clk <= clk;
	source_24_rst <= rst;
	cst_36_pValidArray_0 <= source_24_validArray_0;
	source_24_nReadyArray_0 <= cst_36_readyArray_0;
	cst_36_dataInArray_0 <= "1010";

	source_25_clk <= clk;
	source_25_rst <= rst;
	cst_37_pValidArray_0 <= source_25_validArray_0;
	source_25_nReadyArray_0 <= cst_37_readyArray_0;
	cst_37_dataInArray_0 <= "1010";

	Buffer_4_clk <= clk;
	Buffer_4_rst <= rst;
	getelementptr_47_pValidArray_0 <= Buffer_4_validArray_0;
	Buffer_4_nReadyArray_0 <= getelementptr_47_readyArray_0;
	getelementptr_47_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_4_dataOutArray_0),getelementptr_47_dataInArray_0'length));

	Buffer_9_clk <= clk;
	Buffer_9_rst <= rst;
	fork_24_pValidArray_0 <= Buffer_9_validArray_0;
	Buffer_9_nReadyArray_0 <= fork_24_readyArray_0;
	fork_24_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_9_dataOutArray_0),fork_24_dataInArray_0'length));

	Buffer_10_clk <= clk;
	Buffer_10_rst <= rst;
	fork_25_pValidArray_0 <= Buffer_10_validArray_0;
	Buffer_10_nReadyArray_0 <= fork_25_readyArray_0;
	fork_25_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_10_dataOutArray_0),fork_25_dataInArray_0'length));

	Buffer_14_clk <= clk;
	Buffer_14_rst <= rst;
	zext_42_pValidArray_0 <= Buffer_14_validArray_0;
	Buffer_14_nReadyArray_0 <= zext_42_readyArray_0;
	zext_42_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_14_dataOutArray_0),zext_42_dataInArray_0'length));

	Buffer_15_clk <= clk;
	Buffer_15_rst <= rst;
	load_53_pValidArray_1 <= Buffer_15_validArray_0;
	Buffer_15_nReadyArray_0 <= load_53_readyArray_1;
	load_53_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_15_dataOutArray_0),load_53_dataInArray_1'length));

	Buffer_20_clk <= clk;
	Buffer_20_rst <= rst;
	zext_46_pValidArray_0 <= Buffer_20_validArray_0;
	Buffer_20_nReadyArray_0 <= zext_46_readyArray_0;
	zext_46_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_20_dataOutArray_0),zext_46_dataInArray_0'length));

	Buffer_21_clk <= clk;
	Buffer_21_rst <= rst;
	zext_51_pValidArray_0 <= Buffer_21_validArray_0;
	Buffer_21_nReadyArray_0 <= zext_51_readyArray_0;
	zext_51_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_21_dataOutArray_0),zext_51_dataInArray_0'length));

	Buffer_32_clk <= clk;
	Buffer_32_rst <= rst;
	phi_40_pValidArray_2 <= Buffer_32_validArray_0;
	Buffer_32_nReadyArray_0 <= phi_40_readyArray_2;
	phi_40_dataInArray_2 <= std_logic_vector (resize(unsigned(Buffer_32_dataOutArray_0),phi_40_dataInArray_2'length));

	Buffer_33_clk <= clk;
	Buffer_33_rst <= rst;
	branch_19_pValidArray_1 <= Buffer_33_validArray_0;
	Buffer_33_nReadyArray_0 <= branch_19_readyArray_1;
	branch_19_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_33_dataOutArray_0),branch_19_dataInArray_1'length));

	Buffer_34_clk <= clk;
	Buffer_34_rst <= rst;
	branch_20_pValidArray_1 <= Buffer_34_validArray_0;
	Buffer_34_nReadyArray_0 <= branch_20_readyArray_1;
	branch_20_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_34_dataOutArray_0),branch_20_dataInArray_1'length));

	Buffer_35_clk <= clk;
	Buffer_35_rst <= rst;
	branchC_45_pValidArray_1 <= Buffer_35_validArray_0;
	Buffer_35_nReadyArray_0 <= branchC_45_readyArray_1;
	branchC_45_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_35_dataOutArray_0),branchC_45_dataInArray_1'length));

	Buffer_50_clk <= clk;
	Buffer_50_rst <= rst;
	branchC_45_pValidArray_0 <= Buffer_50_validArray_0;
	Buffer_50_nReadyArray_0 <= branchC_45_readyArray_0;
	branchC_45_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_50_dataOutArray_0),branchC_45_dataInArray_0'length));

	cst_16_clk <= clk;
	cst_16_rst <= rst;
	add_58_pValidArray_1 <= cst_16_validArray_0;
	cst_16_nReadyArray_0 <= add_58_readyArray_1;
	add_58_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_16_dataOutArray_0),add_58_dataInArray_1'length));

	add_58_clk <= clk;
	add_58_rst <= rst;
	fork_10_pValidArray_0 <= add_58_validArray_0;
	add_58_nReadyArray_0 <= fork_10_readyArray_0;
	fork_10_dataInArray_0 <= std_logic_vector (resize(unsigned(add_58_dataOutArray_0),fork_10_dataInArray_0'length));

	cst_17_clk <= clk;
	cst_17_rst <= rst;
	icmp_59_pValidArray_1 <= cst_17_validArray_0;
	cst_17_nReadyArray_0 <= icmp_59_readyArray_1;
	icmp_59_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_17_dataOutArray_0),icmp_59_dataInArray_1'length));

	icmp_59_clk <= clk;
	icmp_59_rst <= rst;
	fork_40_pValidArray_0 <= icmp_59_validArray_0;
	icmp_59_nReadyArray_0 <= fork_40_readyArray_0;
	fork_40_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_59_dataOutArray_0),fork_40_dataInArray_0'length));

	phi_n8_clk <= clk;
	phi_n8_rst <= rst;
	add_58_pValidArray_0 <= phi_n8_validArray_0;
	phi_n8_nReadyArray_0 <= add_58_readyArray_0;
	add_58_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n8_dataOutArray_0),add_58_dataInArray_0'length));

	phi_n9_clk <= clk;
	phi_n9_rst <= rst;
	branch_22_pValidArray_0 <= phi_n9_validArray_0;
	phi_n9_nReadyArray_0 <= branch_22_readyArray_0;
	branch_22_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n9_dataOutArray_0),branch_22_dataInArray_0'length));

	fork_10_clk <= clk;
	fork_10_rst <= rst;
	icmp_59_pValidArray_0 <= fork_10_validArray_0;
	fork_10_nReadyArray_0 <= icmp_59_readyArray_0;
	icmp_59_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_10_dataOutArray_0),icmp_59_dataInArray_0'length));
	branch_21_pValidArray_0 <= fork_10_validArray_1;
	fork_10_nReadyArray_1 <= branch_21_readyArray_0;
	branch_21_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_10_dataOutArray_1),branch_21_dataInArray_0'length));

	branch_21_clk <= clk;
	branch_21_rst <= rst;
	Buffer_36_pValidArray_0 <= branch_21_validArray_0;
	branch_21_nReadyArray_0 <= Buffer_36_readyArray_0;
	Buffer_36_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_21_dataOutArray_0),Buffer_36_dataInArray_0'length));
	sink_16_pValidArray_0 <= branch_21_validArray_1;
	branch_21_nReadyArray_1 <= sink_16_readyArray_0;
	sink_16_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_21_dataOutArray_1),sink_16_dataInArray_0'length));

	branch_22_clk <= clk;
	branch_22_rst <= rst;
	phi_n7_pValidArray_1 <= branch_22_validArray_0;
	branch_22_nReadyArray_0 <= phi_n7_readyArray_1;
	phi_n7_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_22_dataOutArray_0),phi_n7_dataInArray_1'length));
	phi_n6_pValidArray_0 <= branch_22_validArray_1;
	branch_22_nReadyArray_1 <= phi_n6_readyArray_0;
	phi_n6_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_22_dataOutArray_1),phi_n6_dataInArray_0'length));

	fork_40_clk <= clk;
	fork_40_rst <= rst;
	Buffer_37_pValidArray_0 <= fork_40_validArray_0;
	fork_40_nReadyArray_0 <= Buffer_37_readyArray_0;
	Buffer_37_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_40_dataOutArray_0),Buffer_37_dataInArray_0'length));
	branch_21_pValidArray_1 <= fork_40_validArray_1;
	fork_40_nReadyArray_1 <= branch_21_readyArray_1;
	branch_21_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_40_dataOutArray_1),branch_21_dataInArray_1'length));
	branchC_46_pValidArray_1 <= fork_40_validArray_2;
	fork_40_nReadyArray_2 <= branchC_46_readyArray_1;
	branchC_46_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_40_dataOutArray_2),branchC_46_dataInArray_1'length));

	phiC_27_clk <= clk;
	phiC_27_rst <= rst;
	branchC_46_pValidArray_0 <= phiC_27_validArray_0;
	phiC_27_nReadyArray_0 <= branchC_46_readyArray_0;
	branchC_46_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_27_dataOutArray_0),branchC_46_dataInArray_0'length));

	branchC_46_clk <= clk;
	branchC_46_rst <= rst;
	Buffer_51_pValidArray_0 <= branchC_46_validArray_0;
	branchC_46_nReadyArray_0 <= Buffer_51_readyArray_0;
	Buffer_51_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_46_dataOutArray_0),Buffer_51_dataInArray_0'length));
	Buffer_52_pValidArray_0 <= branchC_46_validArray_1;
	branchC_46_nReadyArray_1 <= Buffer_52_readyArray_0;
	Buffer_52_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_46_dataOutArray_1),Buffer_52_dataInArray_0'length));

	source_8_clk <= clk;
	source_8_rst <= rst;
	cst_16_pValidArray_0 <= source_8_validArray_0;
	source_8_nReadyArray_0 <= cst_16_readyArray_0;
	cst_16_dataInArray_0 <= "1";

	source_9_clk <= clk;
	source_9_rst <= rst;
	cst_17_pValidArray_0 <= source_9_validArray_0;
	source_9_nReadyArray_0 <= cst_17_readyArray_0;
	cst_17_dataInArray_0 <= "1010";

	Buffer_36_clk <= clk;
	Buffer_36_rst <= rst;
	phi_35_pValidArray_2 <= Buffer_36_validArray_0;
	Buffer_36_nReadyArray_0 <= phi_35_readyArray_2;
	phi_35_dataInArray_2 <= std_logic_vector (resize(unsigned(Buffer_36_dataOutArray_0),phi_35_dataInArray_2'length));

	Buffer_37_clk <= clk;
	Buffer_37_rst <= rst;
	branch_22_pValidArray_1 <= Buffer_37_validArray_0;
	Buffer_37_nReadyArray_0 <= branch_22_readyArray_1;
	branch_22_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_37_dataOutArray_0),branch_22_dataInArray_1'length));

	Buffer_51_clk <= clk;
	Buffer_51_rst <= rst;
	phiC_25_pValidArray_1 <= Buffer_51_validArray_0;
	Buffer_51_nReadyArray_0 <= phiC_25_readyArray_1;
	phiC_25_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_51_dataOutArray_0),phiC_25_dataInArray_1'length));

	Buffer_52_clk <= clk;
	Buffer_52_rst <= rst;
	phiC_28_pValidArray_0 <= Buffer_52_validArray_0;
	Buffer_52_nReadyArray_0 <= phiC_28_readyArray_0;
	phiC_28_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_52_dataOutArray_0),phiC_28_dataInArray_0'length));

	cst_18_clk <= clk;
	cst_18_rst <= rst;
	add_61_pValidArray_1 <= cst_18_validArray_0;
	cst_18_nReadyArray_0 <= add_61_readyArray_1;
	add_61_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_18_dataOutArray_0),add_61_dataInArray_1'length));

	add_61_clk <= clk;
	add_61_rst <= rst;
	fork_11_pValidArray_0 <= add_61_validArray_0;
	add_61_nReadyArray_0 <= fork_11_readyArray_0;
	fork_11_dataInArray_0 <= std_logic_vector (resize(unsigned(add_61_dataOutArray_0),fork_11_dataInArray_0'length));

	cst_19_clk <= clk;
	cst_19_rst <= rst;
	icmp_62_pValidArray_1 <= cst_19_validArray_0;
	cst_19_nReadyArray_0 <= icmp_62_readyArray_1;
	icmp_62_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_19_dataOutArray_0),icmp_62_dataInArray_1'length));

	icmp_62_clk <= clk;
	icmp_62_rst <= rst;
	fork_64_pValidArray_0 <= icmp_62_validArray_0;
	icmp_62_nReadyArray_0 <= fork_64_readyArray_0;
	fork_64_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_62_dataOutArray_0),fork_64_dataInArray_0'length));

	phi_n6_clk <= clk;
	phi_n6_rst <= rst;
	add_61_pValidArray_0 <= phi_n6_validArray_0;
	phi_n6_nReadyArray_0 <= add_61_readyArray_0;
	add_61_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n6_dataOutArray_0),add_61_dataInArray_0'length));

	fork_11_clk <= clk;
	fork_11_rst <= rst;
	icmp_62_pValidArray_0 <= fork_11_validArray_0;
	fork_11_nReadyArray_0 <= icmp_62_readyArray_0;
	icmp_62_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_11_dataOutArray_0),icmp_62_dataInArray_0'length));
	branch_23_pValidArray_0 <= fork_11_validArray_1;
	fork_11_nReadyArray_1 <= branch_23_readyArray_0;
	branch_23_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_11_dataOutArray_1),branch_23_dataInArray_0'length));

	branch_23_clk <= clk;
	branch_23_rst <= rst;
	phi_33_pValidArray_2 <= branch_23_validArray_0;
	branch_23_nReadyArray_0 <= phi_33_readyArray_2;
	phi_33_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_23_dataOutArray_0),phi_33_dataInArray_2'length));
	sink_17_pValidArray_0 <= branch_23_validArray_1;
	branch_23_nReadyArray_1 <= sink_17_readyArray_0;
	sink_17_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_23_dataOutArray_1),sink_17_dataInArray_0'length));

	phiC_28_clk <= clk;
	phiC_28_rst <= rst;
	branchC_47_pValidArray_0 <= phiC_28_validArray_0;
	phiC_28_nReadyArray_0 <= branchC_47_readyArray_0;
	branchC_47_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_28_dataOutArray_0),branchC_47_dataInArray_0'length));

	branchC_47_clk <= clk;
	branchC_47_rst <= rst;
	phiC_24_pValidArray_1 <= branchC_47_validArray_0;
	branchC_47_nReadyArray_0 <= phiC_24_readyArray_1;
	phiC_24_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_47_dataOutArray_0),phiC_24_dataInArray_1'length));
	Buffer_53_pValidArray_0 <= branchC_47_validArray_1;
	branchC_47_nReadyArray_1 <= Buffer_53_readyArray_0;
	Buffer_53_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_47_dataOutArray_1),Buffer_53_dataInArray_0'length));

	fork_64_clk <= clk;
	fork_64_rst <= rst;
	branch_23_pValidArray_1 <= fork_64_validArray_0;
	fork_64_nReadyArray_0 <= branch_23_readyArray_1;
	branch_23_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_64_dataOutArray_0),branch_23_dataInArray_1'length));
	branchC_47_pValidArray_1 <= fork_64_validArray_1;
	fork_64_nReadyArray_1 <= branchC_47_readyArray_1;
	branchC_47_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_64_dataOutArray_1),branchC_47_dataInArray_1'length));

	source_10_clk <= clk;
	source_10_rst <= rst;
	cst_18_pValidArray_0 <= source_10_validArray_0;
	source_10_nReadyArray_0 <= cst_18_readyArray_0;
	cst_18_dataInArray_0 <= "1";

	source_11_clk <= clk;
	source_11_rst <= rst;
	cst_19_pValidArray_0 <= source_11_validArray_0;
	source_11_nReadyArray_0 <= cst_19_readyArray_0;
	cst_19_dataInArray_0 <= "1010";

	Buffer_53_clk <= clk;
	Buffer_53_rst <= rst;
	phiC_29_pValidArray_0 <= Buffer_53_validArray_0;
	Buffer_53_nReadyArray_0 <= phiC_29_readyArray_0;
	phiC_29_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_53_dataOutArray_0),phiC_29_dataInArray_0'length));

	brCst_block13_clk <= clk;
	brCst_block13_rst <= rst;
	fork_66_pValidArray_0 <= brCst_block13_validArray_0;
	brCst_block13_nReadyArray_0 <= fork_66_readyArray_0;
	fork_66_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block13_dataOutArray_0),fork_66_dataInArray_0'length));

	cst_20_clk <= clk;
	cst_20_rst <= rst;
	branch_24_pValidArray_0 <= cst_20_validArray_0;
	cst_20_nReadyArray_0 <= branch_24_readyArray_0;
	branch_24_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_20_dataOutArray_0),branch_24_dataInArray_0'length));

	branch_24_clk <= clk;
	branch_24_rst <= rst;
	Buffer_38_pValidArray_0 <= branch_24_validArray_0;
	branch_24_nReadyArray_0 <= Buffer_38_readyArray_0;
	Buffer_38_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_24_dataOutArray_0),Buffer_38_dataInArray_0'length));
	sink_18_pValidArray_0 <= branch_24_validArray_1;
	branch_24_nReadyArray_1 <= sink_18_readyArray_0;
	sink_18_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_24_dataOutArray_1),sink_18_dataInArray_0'length));

	phiC_29_clk <= clk;
	phiC_29_rst <= rst;
	forkC_65_pValidArray_0 <= phiC_29_validArray_0;
	phiC_29_nReadyArray_0 <= forkC_65_readyArray_0;
	forkC_65_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_29_dataOutArray_0),forkC_65_dataInArray_0'length));

	forkC_65_clk <= clk;
	forkC_65_rst <= rst;
	cst_20_pValidArray_0 <= forkC_65_validArray_0;
	forkC_65_nReadyArray_0 <= cst_20_readyArray_0;
	cst_20_dataInArray_0 <= "0";
	branchC_48_pValidArray_0 <= forkC_65_validArray_1;
	forkC_65_nReadyArray_1 <= branchC_48_readyArray_0;
	branchC_48_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_65_dataOutArray_1),branchC_48_dataInArray_0'length));
	brCst_block13_pValidArray_0 <= forkC_65_validArray_2;
	forkC_65_nReadyArray_2 <= brCst_block13_readyArray_0;
	brCst_block13_dataInArray_0 <= "1";

	branchC_48_clk <= clk;
	branchC_48_rst <= rst;
	Buffer_54_pValidArray_0 <= branchC_48_validArray_0;
	branchC_48_nReadyArray_0 <= Buffer_54_readyArray_0;
	Buffer_54_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_48_dataOutArray_0),Buffer_54_dataInArray_0'length));
	sink_33_pValidArray_0 <= branchC_48_validArray_1;
	branchC_48_nReadyArray_1 <= sink_33_readyArray_0;
	sink_33_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_48_dataOutArray_1),sink_33_dataInArray_0'length));

	fork_66_clk <= clk;
	fork_66_rst <= rst;
	branch_24_pValidArray_1 <= fork_66_validArray_0;
	fork_66_nReadyArray_0 <= branch_24_readyArray_1;
	branch_24_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_66_dataOutArray_0),branch_24_dataInArray_1'length));
	branchC_48_pValidArray_1 <= fork_66_validArray_1;
	fork_66_nReadyArray_1 <= branchC_48_readyArray_1;
	branchC_48_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_66_dataOutArray_1),branchC_48_dataInArray_1'length));

	Buffer_38_clk <= clk;
	Buffer_38_rst <= rst;
	phi_65_pValidArray_1 <= Buffer_38_validArray_0;
	Buffer_38_nReadyArray_0 <= phi_65_readyArray_1;
	phi_65_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_38_dataOutArray_0),phi_65_dataInArray_1'length));

	Buffer_54_clk <= clk;
	Buffer_54_rst <= rst;
	phiC_30_pValidArray_0 <= Buffer_54_validArray_0;
	Buffer_54_nReadyArray_0 <= phiC_30_readyArray_0;
	phiC_30_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_54_dataOutArray_0),phiC_30_dataInArray_0'length));

	phi_65_clk <= clk;
	phi_65_rst <= rst;
	branch_26_pValidArray_0 <= phi_65_validArray_0;
	phi_65_nReadyArray_0 <= branch_26_readyArray_0;
	branch_26_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_65_dataOutArray_0),branch_26_dataInArray_0'length));

	brCst_block14_clk <= clk;
	brCst_block14_rst <= rst;
	fork_43_pValidArray_0 <= brCst_block14_validArray_0;
	brCst_block14_nReadyArray_0 <= fork_43_readyArray_0;
	fork_43_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block14_dataOutArray_0),fork_43_dataInArray_0'length));

	cst_21_clk <= clk;
	cst_21_rst <= rst;
	branch_25_pValidArray_0 <= cst_21_validArray_0;
	cst_21_nReadyArray_0 <= branch_25_readyArray_0;
	branch_25_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_21_dataOutArray_0),branch_25_dataInArray_0'length));

	branch_25_clk <= clk;
	branch_25_rst <= rst;
	phi_67_pValidArray_1 <= branch_25_validArray_0;
	branch_25_nReadyArray_0 <= phi_67_readyArray_1;
	phi_67_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_25_dataOutArray_0),phi_67_dataInArray_1'length));
	sink_19_pValidArray_0 <= branch_25_validArray_1;
	branch_25_nReadyArray_1 <= sink_19_readyArray_0;
	sink_19_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_25_dataOutArray_1),sink_19_dataInArray_0'length));

	branch_26_clk <= clk;
	branch_26_rst <= rst;
	phi_n13_pValidArray_0 <= branch_26_validArray_0;
	branch_26_nReadyArray_0 <= phi_n13_readyArray_0;
	phi_n13_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_26_dataOutArray_0),phi_n13_dataInArray_0'length));
	sink_20_pValidArray_0 <= branch_26_validArray_1;
	branch_26_nReadyArray_1 <= sink_20_readyArray_0;
	sink_20_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_26_dataOutArray_1),sink_20_dataInArray_0'length));

	fork_43_clk <= clk;
	fork_43_rst <= rst;
	branch_26_pValidArray_1 <= fork_43_validArray_0;
	fork_43_nReadyArray_0 <= branch_26_readyArray_1;
	branch_26_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_43_dataOutArray_0),branch_26_dataInArray_1'length));
	branch_25_pValidArray_1 <= fork_43_validArray_1;
	fork_43_nReadyArray_1 <= branch_25_readyArray_1;
	branch_25_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_43_dataOutArray_1),branch_25_dataInArray_1'length));
	branchC_49_pValidArray_1 <= fork_43_validArray_2;
	fork_43_nReadyArray_2 <= branchC_49_readyArray_1;
	branchC_49_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_43_dataOutArray_2),branchC_49_dataInArray_1'length));

	phiC_30_clk <= clk;
	phiC_30_rst <= rst;
	forkC_67_pValidArray_0 <= phiC_30_validArray_0;
	phiC_30_nReadyArray_0 <= forkC_67_readyArray_0;
	forkC_67_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_30_dataOutArray_0),forkC_67_dataInArray_0'length));
	phi_65_pValidArray_0 <= phiC_30_validArray_1;
	phiC_30_nReadyArray_1 <= phi_65_readyArray_0;
	phi_65_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_30_dataOutArray_1),phi_65_dataInArray_0'length));

	forkC_67_clk <= clk;
	forkC_67_rst <= rst;
	cst_21_pValidArray_0 <= forkC_67_validArray_0;
	forkC_67_nReadyArray_0 <= cst_21_readyArray_0;
	cst_21_dataInArray_0 <= "0";
	branchC_49_pValidArray_0 <= forkC_67_validArray_1;
	forkC_67_nReadyArray_1 <= branchC_49_readyArray_0;
	branchC_49_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_67_dataOutArray_1),branchC_49_dataInArray_0'length));
	brCst_block14_pValidArray_0 <= forkC_67_validArray_2;
	forkC_67_nReadyArray_2 <= brCst_block14_readyArray_0;
	brCst_block14_dataInArray_0 <= "1";

	branchC_49_clk <= clk;
	branchC_49_rst <= rst;
	phiC_31_pValidArray_0 <= branchC_49_validArray_0;
	branchC_49_nReadyArray_0 <= phiC_31_readyArray_0;
	phiC_31_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_49_dataOutArray_0),phiC_31_dataInArray_0'length));
	sink_34_pValidArray_0 <= branchC_49_validArray_1;
	branchC_49_nReadyArray_1 <= sink_34_readyArray_0;
	sink_34_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_49_dataOutArray_1),sink_34_dataInArray_0'length));

	phi_67_clk <= clk;
	phi_67_rst <= rst;
	Buffer_5_pValidArray_0 <= phi_67_validArray_0;
	phi_67_nReadyArray_0 <= Buffer_5_readyArray_0;
	Buffer_5_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_67_dataOutArray_0),Buffer_5_dataInArray_0'length));

	zext_68_clk <= clk;
	zext_68_rst <= rst;
	getelementptr_70_pValidArray_0 <= zext_68_validArray_0;
	zext_68_nReadyArray_0 <= getelementptr_70_readyArray_0;
	getelementptr_70_dataInArray_0 <= std_logic_vector (resize(unsigned(zext_68_dataOutArray_0),getelementptr_70_dataInArray_0'length));

	zext_69_clk <= clk;
	zext_69_rst <= rst;
	getelementptr_70_pValidArray_1 <= zext_69_validArray_0;
	zext_69_nReadyArray_0 <= getelementptr_70_readyArray_1;
	getelementptr_70_dataInArray_1 <= std_logic_vector (resize(unsigned(zext_69_dataOutArray_0),getelementptr_70_dataInArray_1'length));

	getelementptr_70_clk <= clk;
	getelementptr_70_rst <= rst;
	store_4_pValidArray_1 <= getelementptr_70_validArray_0;
	getelementptr_70_nReadyArray_0 <= store_4_readyArray_1;
	store_4_dataInArray_1 <= std_logic_vector (resize(unsigned(getelementptr_70_dataOutArray_0),store_4_dataInArray_1'length));

	cst_22_clk <= clk;
	cst_22_rst <= rst;
	store_4_pValidArray_0 <= cst_22_validArray_0;
	cst_22_nReadyArray_0 <= store_4_readyArray_0;
	store_4_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_22_dataOutArray_0),store_4_dataInArray_0'length));

	store_4_clk <= clk;
	store_4_rst <= rst;
	LSQ_G_pValidArray_3 <= store_4_validArray_0;
	store_4_nReadyArray_0 <= LSQ_G_readyArray_3;
	LSQ_G_dataInArray_3 <= std_logic_vector (resize(unsigned(store_4_dataOutArray_0),LSQ_G_dataInArray_3'length));
	LSQ_G_pValidArray_2 <= store_4_validArray_1;
	store_4_nReadyArray_1 <= LSQ_G_readyArray_2;
	LSQ_G_dataInArray_2 <= std_logic_vector (resize(unsigned(store_4_dataOutArray_1),LSQ_G_dataInArray_2'length));

	brCst_block15_clk <= clk;
	brCst_block15_rst <= rst;
	fork_44_pValidArray_0 <= brCst_block15_validArray_0;
	brCst_block15_nReadyArray_0 <= fork_44_readyArray_0;
	fork_44_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block15_dataOutArray_0),fork_44_dataInArray_0'length));

	cst_23_clk <= clk;
	cst_23_rst <= rst;
	branch_27_pValidArray_0 <= cst_23_validArray_0;
	cst_23_nReadyArray_0 <= branch_27_readyArray_0;
	branch_27_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_23_dataOutArray_0),branch_27_dataInArray_0'length));

	cst_38_clk <= clk;
	cst_38_rst <= rst;
	getelementptr_70_pValidArray_2 <= cst_38_validArray_0;
	cst_38_nReadyArray_0 <= getelementptr_70_readyArray_2;
	getelementptr_70_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_38_dataOutArray_0),getelementptr_70_dataInArray_2'length));

	phi_n13_clk <= clk;
	phi_n13_rst <= rst;
	Buffer_11_pValidArray_0 <= phi_n13_validArray_0;
	phi_n13_nReadyArray_0 <= Buffer_11_readyArray_0;
	Buffer_11_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n13_dataOutArray_0),Buffer_11_dataInArray_0'length));

	fork_12_clk <= clk;
	fork_12_rst <= rst;
	zext_69_pValidArray_0 <= fork_12_validArray_0;
	fork_12_nReadyArray_0 <= zext_69_readyArray_0;
	zext_69_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_12_dataOutArray_0),zext_69_dataInArray_0'length));
	branch_28_pValidArray_0 <= fork_12_validArray_1;
	fork_12_nReadyArray_1 <= branch_28_readyArray_0;
	branch_28_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_12_dataOutArray_1),branch_28_dataInArray_0'length));

	fork_26_clk <= clk;
	fork_26_rst <= rst;
	zext_68_pValidArray_0 <= fork_26_validArray_0;
	fork_26_nReadyArray_0 <= zext_68_readyArray_0;
	zext_68_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_26_dataOutArray_0),zext_68_dataInArray_0'length));
	branch_29_pValidArray_0 <= fork_26_validArray_1;
	fork_26_nReadyArray_1 <= branch_29_readyArray_0;
	branch_29_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_26_dataOutArray_1),branch_29_dataInArray_0'length));

	branch_27_clk <= clk;
	branch_27_rst <= rst;
	phi_72_pValidArray_1 <= branch_27_validArray_0;
	branch_27_nReadyArray_0 <= phi_72_readyArray_1;
	phi_72_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_27_dataOutArray_0),phi_72_dataInArray_1'length));
	sink_21_pValidArray_0 <= branch_27_validArray_1;
	branch_27_nReadyArray_1 <= sink_21_readyArray_0;
	sink_21_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_27_dataOutArray_1),sink_21_dataInArray_0'length));

	branch_28_clk <= clk;
	branch_28_rst <= rst;
	phi_n17_pValidArray_0 <= branch_28_validArray_0;
	branch_28_nReadyArray_0 <= phi_n17_readyArray_0;
	phi_n17_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_28_dataOutArray_0),phi_n17_dataInArray_0'length));
	sink_22_pValidArray_0 <= branch_28_validArray_1;
	branch_28_nReadyArray_1 <= sink_22_readyArray_0;
	sink_22_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_28_dataOutArray_1),sink_22_dataInArray_0'length));

	branch_29_clk <= clk;
	branch_29_rst <= rst;
	phi_n16_pValidArray_0 <= branch_29_validArray_0;
	branch_29_nReadyArray_0 <= phi_n16_readyArray_0;
	phi_n16_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_29_dataOutArray_0),phi_n16_dataInArray_0'length));
	sink_23_pValidArray_0 <= branch_29_validArray_1;
	branch_29_nReadyArray_1 <= sink_23_readyArray_0;
	sink_23_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_29_dataOutArray_1),sink_23_dataInArray_0'length));

	fork_44_clk <= clk;
	fork_44_rst <= rst;
	branch_29_pValidArray_1 <= fork_44_validArray_0;
	fork_44_nReadyArray_0 <= branch_29_readyArray_1;
	branch_29_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_44_dataOutArray_0),branch_29_dataInArray_1'length));
	branch_28_pValidArray_1 <= fork_44_validArray_1;
	fork_44_nReadyArray_1 <= branch_28_readyArray_1;
	branch_28_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_44_dataOutArray_1),branch_28_dataInArray_1'length));
	branch_27_pValidArray_1 <= fork_44_validArray_2;
	fork_44_nReadyArray_2 <= branch_27_readyArray_1;
	branch_27_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_44_dataOutArray_2),branch_27_dataInArray_1'length));
	branchC_50_pValidArray_1 <= fork_44_validArray_3;
	fork_44_nReadyArray_3 <= branchC_50_readyArray_1;
	branchC_50_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_44_dataOutArray_3),branchC_50_dataInArray_1'length));

	phiC_31_clk <= clk;
	phiC_31_rst <= rst;
	Buffer_55_pValidArray_0 <= phiC_31_validArray_0;
	phiC_31_nReadyArray_0 <= Buffer_55_readyArray_0;
	Buffer_55_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_31_dataOutArray_0),Buffer_55_dataInArray_0'length));
	phi_67_pValidArray_0 <= phiC_31_validArray_1;
	phiC_31_nReadyArray_1 <= phi_67_readyArray_0;
	phi_67_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_31_dataOutArray_1),phi_67_dataInArray_0'length));

	forkC_68_clk <= clk;
	forkC_68_rst <= rst;
	cst_22_pValidArray_0 <= forkC_68_validArray_0;
	forkC_68_nReadyArray_0 <= cst_22_readyArray_0;
	cst_22_dataInArray_0 <= "0";
	cst_23_pValidArray_0 <= forkC_68_validArray_1;
	forkC_68_nReadyArray_1 <= cst_23_readyArray_0;
	cst_23_dataInArray_0 <= "0";
	LSQ_G_pValidArray_0 <= forkC_68_validArray_2;
	forkC_68_nReadyArray_2 <= LSQ_G_readyArray_0;
	LSQ_G_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_68_dataOutArray_2),LSQ_G_dataInArray_0'length));
	Buffer_56_pValidArray_0 <= forkC_68_validArray_3;
	forkC_68_nReadyArray_3 <= Buffer_56_readyArray_0;
	Buffer_56_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_68_dataOutArray_3),Buffer_56_dataInArray_0'length));
	brCst_block15_pValidArray_0 <= forkC_68_validArray_4;
	forkC_68_nReadyArray_4 <= brCst_block15_readyArray_0;
	brCst_block15_dataInArray_0 <= "1";

	branchC_50_clk <= clk;
	branchC_50_rst <= rst;
	phiC_32_pValidArray_0 <= branchC_50_validArray_0;
	branchC_50_nReadyArray_0 <= phiC_32_readyArray_0;
	phiC_32_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_50_dataOutArray_0),phiC_32_dataInArray_0'length));
	sink_35_pValidArray_0 <= branchC_50_validArray_1;
	branchC_50_nReadyArray_1 <= sink_35_readyArray_0;
	sink_35_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_50_dataOutArray_1),sink_35_dataInArray_0'length));

	source_26_clk <= clk;
	source_26_rst <= rst;
	cst_38_pValidArray_0 <= source_26_validArray_0;
	source_26_nReadyArray_0 <= cst_38_readyArray_0;
	cst_38_dataInArray_0 <= "1010";

	Buffer_5_clk <= clk;
	Buffer_5_rst <= rst;
	fork_12_pValidArray_0 <= Buffer_5_validArray_0;
	Buffer_5_nReadyArray_0 <= fork_12_readyArray_0;
	fork_12_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_5_dataOutArray_0),fork_12_dataInArray_0'length));

	Buffer_11_clk <= clk;
	Buffer_11_rst <= rst;
	fork_26_pValidArray_0 <= Buffer_11_validArray_0;
	Buffer_11_nReadyArray_0 <= fork_26_readyArray_0;
	fork_26_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_11_dataOutArray_0),fork_26_dataInArray_0'length));

	Buffer_55_clk <= clk;
	Buffer_55_rst <= rst;
	forkC_68_pValidArray_0 <= Buffer_55_validArray_0;
	Buffer_55_nReadyArray_0 <= forkC_68_readyArray_0;
	forkC_68_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_55_dataOutArray_0),forkC_68_dataInArray_0'length));

	Buffer_56_clk <= clk;
	Buffer_56_rst <= rst;
	branchC_50_pValidArray_0 <= Buffer_56_validArray_0;
	Buffer_56_nReadyArray_0 <= branchC_50_readyArray_0;
	branchC_50_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_56_dataOutArray_0),branchC_50_dataInArray_0'length));

	phi_72_clk <= clk;
	phi_72_rst <= rst;
	fork_13_pValidArray_0 <= phi_72_validArray_0;
	phi_72_nReadyArray_0 <= fork_13_readyArray_0;
	fork_13_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_72_dataOutArray_0),fork_13_dataInArray_0'length));

	zext_73_clk <= clk;
	zext_73_rst <= rst;
	getelementptr_75_pValidArray_0 <= zext_73_validArray_0;
	zext_73_nReadyArray_0 <= getelementptr_75_readyArray_0;
	getelementptr_75_dataInArray_0 <= std_logic_vector (resize(unsigned(zext_73_dataOutArray_0),getelementptr_75_dataInArray_0'length));

	zext_74_clk <= clk;
	zext_74_rst <= rst;
	getelementptr_75_pValidArray_1 <= zext_74_validArray_0;
	zext_74_nReadyArray_0 <= getelementptr_75_readyArray_1;
	getelementptr_75_dataInArray_1 <= std_logic_vector (resize(unsigned(zext_74_dataOutArray_0),getelementptr_75_dataInArray_1'length));

	getelementptr_75_clk <= clk;
	getelementptr_75_rst <= rst;
	load_76_pValidArray_1 <= getelementptr_75_validArray_0;
	getelementptr_75_nReadyArray_0 <= load_76_readyArray_1;
	load_76_dataInArray_1 <= std_logic_vector (resize(unsigned(getelementptr_75_dataOutArray_0),load_76_dataInArray_1'length));

	load_76_clk <= clk;
	load_76_rst <= rst;
	mul_81_pValidArray_0 <= load_76_validArray_0;
	load_76_nReadyArray_0 <= mul_81_readyArray_0;
	mul_81_dataInArray_0 <= std_logic_vector (resize(unsigned(load_76_dataOutArray_0),mul_81_dataInArray_0'length));
	MC_E_pValidArray_2 <= load_76_validArray_1;
	load_76_nReadyArray_1 <= MC_E_readyArray_2;
	MC_E_dataInArray_2 <= std_logic_vector (resize(unsigned(load_76_dataOutArray_1),MC_E_dataInArray_2'length));

	zext_77_clk <= clk;
	zext_77_rst <= rst;
	getelementptr_79_pValidArray_0 <= zext_77_validArray_0;
	zext_77_nReadyArray_0 <= getelementptr_79_readyArray_0;
	getelementptr_79_dataInArray_0 <= std_logic_vector (resize(unsigned(zext_77_dataOutArray_0),getelementptr_79_dataInArray_0'length));

	zext_78_clk <= clk;
	zext_78_rst <= rst;
	getelementptr_79_pValidArray_1 <= zext_78_validArray_0;
	zext_78_nReadyArray_0 <= getelementptr_79_readyArray_1;
	getelementptr_79_dataInArray_1 <= std_logic_vector (resize(unsigned(zext_78_dataOutArray_0),getelementptr_79_dataInArray_1'length));

	getelementptr_79_clk <= clk;
	getelementptr_79_rst <= rst;
	load_80_pValidArray_1 <= getelementptr_79_validArray_0;
	getelementptr_79_nReadyArray_0 <= load_80_readyArray_1;
	load_80_dataInArray_1 <= std_logic_vector (resize(unsigned(getelementptr_79_dataOutArray_0),load_80_dataInArray_1'length));

	load_80_clk <= clk;
	load_80_rst <= rst;
	mul_81_pValidArray_1 <= load_80_validArray_0;
	load_80_nReadyArray_0 <= mul_81_readyArray_1;
	mul_81_dataInArray_1 <= std_logic_vector (resize(unsigned(load_80_dataOutArray_0),mul_81_dataInArray_1'length));
	MC_F_pValidArray_2 <= load_80_validArray_1;
	load_80_nReadyArray_1 <= MC_F_readyArray_2;
	MC_F_dataInArray_2 <= std_logic_vector (resize(unsigned(load_80_dataOutArray_1),MC_F_dataInArray_2'length));

	mul_81_clk <= clk;
	mul_81_rst <= rst;
	add_86_pValidArray_1 <= mul_81_validArray_0;
	mul_81_nReadyArray_0 <= add_86_readyArray_1;
	add_86_dataInArray_1 <= std_logic_vector (resize(unsigned(mul_81_dataOutArray_0),add_86_dataInArray_1'length));

	zext_82_clk <= clk;
	zext_82_rst <= rst;
	getelementptr_84_pValidArray_0 <= zext_82_validArray_0;
	zext_82_nReadyArray_0 <= getelementptr_84_readyArray_0;
	getelementptr_84_dataInArray_0 <= std_logic_vector (resize(unsigned(zext_82_dataOutArray_0),getelementptr_84_dataInArray_0'length));

	zext_83_clk <= clk;
	zext_83_rst <= rst;
	getelementptr_84_pValidArray_1 <= zext_83_validArray_0;
	zext_83_nReadyArray_0 <= getelementptr_84_readyArray_1;
	getelementptr_84_dataInArray_1 <= std_logic_vector (resize(unsigned(zext_83_dataOutArray_0),getelementptr_84_dataInArray_1'length));

	getelementptr_84_clk <= clk;
	getelementptr_84_rst <= rst;
	fork_14_pValidArray_0 <= getelementptr_84_validArray_0;
	getelementptr_84_nReadyArray_0 <= fork_14_readyArray_0;
	fork_14_dataInArray_0 <= std_logic_vector (resize(unsigned(getelementptr_84_dataOutArray_0),fork_14_dataInArray_0'length));

	load_85_clk <= clk;
	load_85_rst <= rst;
	add_86_pValidArray_0 <= load_85_validArray_0;
	load_85_nReadyArray_0 <= add_86_readyArray_0;
	add_86_dataInArray_0 <= std_logic_vector (resize(unsigned(load_85_dataOutArray_0),add_86_dataInArray_0'length));
	LSQ_G_pValidArray_4 <= load_85_validArray_1;
	load_85_nReadyArray_1 <= LSQ_G_readyArray_4;
	LSQ_G_dataInArray_4 <= std_logic_vector (resize(unsigned(load_85_dataOutArray_1),LSQ_G_dataInArray_4'length));

	add_86_clk <= clk;
	add_86_rst <= rst;
	store_5_pValidArray_0 <= add_86_validArray_0;
	add_86_nReadyArray_0 <= store_5_readyArray_0;
	store_5_dataInArray_0 <= std_logic_vector (resize(unsigned(add_86_dataOutArray_0),store_5_dataInArray_0'length));

	store_5_clk <= clk;
	store_5_rst <= rst;
	LSQ_G_pValidArray_6 <= store_5_validArray_0;
	store_5_nReadyArray_0 <= LSQ_G_readyArray_6;
	LSQ_G_dataInArray_6 <= std_logic_vector (resize(unsigned(store_5_dataOutArray_0),LSQ_G_dataInArray_6'length));
	LSQ_G_pValidArray_5 <= store_5_validArray_1;
	store_5_nReadyArray_1 <= LSQ_G_readyArray_5;
	LSQ_G_dataInArray_5 <= std_logic_vector (resize(unsigned(store_5_dataOutArray_1),LSQ_G_dataInArray_5'length));

	cst_24_clk <= clk;
	cst_24_rst <= rst;
	add_87_pValidArray_1 <= cst_24_validArray_0;
	cst_24_nReadyArray_0 <= add_87_readyArray_1;
	add_87_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_24_dataOutArray_0),add_87_dataInArray_1'length));

	add_87_clk <= clk;
	add_87_rst <= rst;
	fork_15_pValidArray_0 <= add_87_validArray_0;
	add_87_nReadyArray_0 <= fork_15_readyArray_0;
	fork_15_dataInArray_0 <= std_logic_vector (resize(unsigned(add_87_dataOutArray_0),fork_15_dataInArray_0'length));

	cst_25_clk <= clk;
	cst_25_rst <= rst;
	icmp_88_pValidArray_1 <= cst_25_validArray_0;
	cst_25_nReadyArray_0 <= icmp_88_readyArray_1;
	icmp_88_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_25_dataOutArray_0),icmp_88_dataInArray_1'length));

	icmp_88_clk <= clk;
	icmp_88_rst <= rst;
	Buffer_6_pValidArray_0 <= icmp_88_validArray_0;
	icmp_88_nReadyArray_0 <= Buffer_6_readyArray_0;
	Buffer_6_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_88_dataOutArray_0),Buffer_6_dataInArray_0'length));

	cst_39_clk <= clk;
	cst_39_rst <= rst;
	getelementptr_75_pValidArray_2 <= cst_39_validArray_0;
	cst_39_nReadyArray_0 <= getelementptr_75_readyArray_2;
	getelementptr_75_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_39_dataOutArray_0),getelementptr_75_dataInArray_2'length));

	cst_40_clk <= clk;
	cst_40_rst <= rst;
	getelementptr_79_pValidArray_2 <= cst_40_validArray_0;
	cst_40_nReadyArray_0 <= getelementptr_79_readyArray_2;
	getelementptr_79_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_40_dataOutArray_0),getelementptr_79_dataInArray_2'length));

	cst_41_clk <= clk;
	cst_41_rst <= rst;
	getelementptr_84_pValidArray_2 <= cst_41_validArray_0;
	cst_41_nReadyArray_0 <= getelementptr_84_readyArray_2;
	getelementptr_84_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_41_dataOutArray_0),getelementptr_84_dataInArray_2'length));

	phi_n16_clk <= clk;
	phi_n16_rst <= rst;
	fork_28_pValidArray_0 <= phi_n16_validArray_0;
	phi_n16_nReadyArray_0 <= fork_28_readyArray_0;
	fork_28_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n16_dataOutArray_0),fork_28_dataInArray_0'length));

	phi_n17_clk <= clk;
	phi_n17_rst <= rst;
	fork_29_pValidArray_0 <= phi_n17_validArray_0;
	phi_n17_nReadyArray_0 <= fork_29_readyArray_0;
	fork_29_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n17_dataOutArray_0),fork_29_dataInArray_0'length));

	fork_13_clk <= clk;
	fork_13_rst <= rst;
	zext_74_pValidArray_0 <= fork_13_validArray_0;
	fork_13_nReadyArray_0 <= zext_74_readyArray_0;
	zext_74_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_13_dataOutArray_0),zext_74_dataInArray_0'length));
	zext_77_pValidArray_0 <= fork_13_validArray_1;
	fork_13_nReadyArray_1 <= zext_77_readyArray_0;
	zext_77_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_13_dataOutArray_1),zext_77_dataInArray_0'length));
	add_87_pValidArray_0 <= fork_13_validArray_2;
	fork_13_nReadyArray_2 <= add_87_readyArray_0;
	add_87_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_13_dataOutArray_2),add_87_dataInArray_0'length));

	fork_14_clk <= clk;
	fork_14_rst <= rst;
	Buffer_16_pValidArray_0 <= fork_14_validArray_0;
	fork_14_nReadyArray_0 <= Buffer_16_readyArray_0;
	Buffer_16_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_14_dataOutArray_0),Buffer_16_dataInArray_0'length));
	store_5_pValidArray_1 <= fork_14_validArray_1;
	fork_14_nReadyArray_1 <= store_5_readyArray_1;
	store_5_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_14_dataOutArray_1),store_5_dataInArray_1'length));

	fork_15_clk <= clk;
	fork_15_rst <= rst;
	icmp_88_pValidArray_0 <= fork_15_validArray_0;
	fork_15_nReadyArray_0 <= icmp_88_readyArray_0;
	icmp_88_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_15_dataOutArray_0),icmp_88_dataInArray_0'length));
	Buffer_17_pValidArray_0 <= fork_15_validArray_1;
	fork_15_nReadyArray_1 <= Buffer_17_readyArray_0;
	Buffer_17_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_15_dataOutArray_1),Buffer_17_dataInArray_0'length));

	fork_28_clk <= clk;
	fork_28_rst <= rst;
	zext_73_pValidArray_0 <= fork_28_validArray_0;
	fork_28_nReadyArray_0 <= zext_73_readyArray_0;
	zext_73_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_28_dataOutArray_0),zext_73_dataInArray_0'length));
	zext_82_pValidArray_0 <= fork_28_validArray_1;
	fork_28_nReadyArray_1 <= zext_82_readyArray_0;
	zext_82_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_28_dataOutArray_1),zext_82_dataInArray_0'length));
	Buffer_22_pValidArray_0 <= fork_28_validArray_2;
	fork_28_nReadyArray_2 <= Buffer_22_readyArray_0;
	Buffer_22_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_28_dataOutArray_2),Buffer_22_dataInArray_0'length));

	fork_29_clk <= clk;
	fork_29_rst <= rst;
	zext_78_pValidArray_0 <= fork_29_validArray_0;
	fork_29_nReadyArray_0 <= zext_78_readyArray_0;
	zext_78_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_29_dataOutArray_0),zext_78_dataInArray_0'length));
	zext_83_pValidArray_0 <= fork_29_validArray_1;
	fork_29_nReadyArray_1 <= zext_83_readyArray_0;
	zext_83_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_29_dataOutArray_1),zext_83_dataInArray_0'length));
	Buffer_23_pValidArray_0 <= fork_29_validArray_2;
	fork_29_nReadyArray_2 <= Buffer_23_readyArray_0;
	Buffer_23_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_29_dataOutArray_2),Buffer_23_dataInArray_0'length));

	branch_30_clk <= clk;
	branch_30_rst <= rst;
	phi_72_pValidArray_2 <= branch_30_validArray_0;
	branch_30_nReadyArray_0 <= phi_72_readyArray_2;
	phi_72_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_30_dataOutArray_0),phi_72_dataInArray_2'length));
	sink_24_pValidArray_0 <= branch_30_validArray_1;
	branch_30_nReadyArray_1 <= sink_24_readyArray_0;
	sink_24_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_30_dataOutArray_1),sink_24_dataInArray_0'length));

	branch_31_clk <= clk;
	branch_31_rst <= rst;
	phi_n16_pValidArray_1 <= branch_31_validArray_0;
	branch_31_nReadyArray_0 <= phi_n16_readyArray_1;
	phi_n16_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_31_dataOutArray_0),phi_n16_dataInArray_1'length));
	phi_n15_pValidArray_0 <= branch_31_validArray_1;
	branch_31_nReadyArray_1 <= phi_n15_readyArray_0;
	phi_n15_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_31_dataOutArray_1),phi_n15_dataInArray_0'length));

	branch_32_clk <= clk;
	branch_32_rst <= rst;
	phi_n17_pValidArray_1 <= branch_32_validArray_0;
	branch_32_nReadyArray_0 <= phi_n17_readyArray_1;
	phi_n17_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_32_dataOutArray_0),phi_n17_dataInArray_1'length));
	phi_n14_pValidArray_0 <= branch_32_validArray_1;
	branch_32_nReadyArray_1 <= phi_n14_readyArray_0;
	phi_n14_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_32_dataOutArray_1),phi_n14_dataInArray_0'length));

	fork_45_clk <= clk;
	fork_45_rst <= rst;
	branch_32_pValidArray_1 <= fork_45_validArray_0;
	fork_45_nReadyArray_0 <= branch_32_readyArray_1;
	branch_32_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_45_dataOutArray_0),branch_32_dataInArray_1'length));
	branch_31_pValidArray_1 <= fork_45_validArray_1;
	fork_45_nReadyArray_1 <= branch_31_readyArray_1;
	branch_31_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_45_dataOutArray_1),branch_31_dataInArray_1'length));
	branch_30_pValidArray_1 <= fork_45_validArray_2;
	fork_45_nReadyArray_2 <= branch_30_readyArray_1;
	branch_30_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_45_dataOutArray_2),branch_30_dataInArray_1'length));
	branchC_51_pValidArray_1 <= fork_45_validArray_3;
	fork_45_nReadyArray_3 <= branchC_51_readyArray_1;
	branchC_51_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_45_dataOutArray_3),branchC_51_dataInArray_1'length));

	phiC_32_clk <= clk;
	phiC_32_rst <= rst;
	forkC_69_pValidArray_0 <= phiC_32_validArray_0;
	phiC_32_nReadyArray_0 <= forkC_69_readyArray_0;
	forkC_69_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_32_dataOutArray_0),forkC_69_dataInArray_0'length));
	phi_72_pValidArray_0 <= phiC_32_validArray_1;
	phiC_32_nReadyArray_1 <= phi_72_readyArray_0;
	phi_72_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_32_dataOutArray_1),phi_72_dataInArray_0'length));

	forkC_69_clk <= clk;
	forkC_69_rst <= rst;
	LSQ_G_pValidArray_1 <= forkC_69_validArray_0;
	forkC_69_nReadyArray_0 <= LSQ_G_readyArray_1;
	LSQ_G_dataInArray_1 <= std_logic_vector (resize(unsigned(forkC_69_dataOutArray_0),LSQ_G_dataInArray_1'length));
	Buffer_57_pValidArray_0 <= forkC_69_validArray_1;
	forkC_69_nReadyArray_1 <= Buffer_57_readyArray_0;
	Buffer_57_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_69_dataOutArray_1),Buffer_57_dataInArray_0'length));

	branchC_51_clk <= clk;
	branchC_51_rst <= rst;
	phiC_32_pValidArray_1 <= branchC_51_validArray_0;
	branchC_51_nReadyArray_0 <= phiC_32_readyArray_1;
	phiC_32_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_51_dataOutArray_0),phiC_32_dataInArray_1'length));
	phiC_33_pValidArray_0 <= branchC_51_validArray_1;
	branchC_51_nReadyArray_1 <= phiC_33_readyArray_0;
	phiC_33_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_51_dataOutArray_1),phiC_33_dataInArray_0'length));

	source_12_clk <= clk;
	source_12_rst <= rst;
	cst_24_pValidArray_0 <= source_12_validArray_0;
	source_12_nReadyArray_0 <= cst_24_readyArray_0;
	cst_24_dataInArray_0 <= "1";

	source_13_clk <= clk;
	source_13_rst <= rst;
	cst_25_pValidArray_0 <= source_13_validArray_0;
	source_13_nReadyArray_0 <= cst_25_readyArray_0;
	cst_25_dataInArray_0 <= "1010";

	source_27_clk <= clk;
	source_27_rst <= rst;
	cst_39_pValidArray_0 <= source_27_validArray_0;
	source_27_nReadyArray_0 <= cst_39_readyArray_0;
	cst_39_dataInArray_0 <= "1010";

	source_28_clk <= clk;
	source_28_rst <= rst;
	cst_40_pValidArray_0 <= source_28_validArray_0;
	source_28_nReadyArray_0 <= cst_40_readyArray_0;
	cst_40_dataInArray_0 <= "1010";

	source_29_clk <= clk;
	source_29_rst <= rst;
	cst_41_pValidArray_0 <= source_29_validArray_0;
	source_29_nReadyArray_0 <= cst_41_readyArray_0;
	cst_41_dataInArray_0 <= "1010";

	Buffer_6_clk <= clk;
	Buffer_6_rst <= rst;
	fork_45_pValidArray_0 <= Buffer_6_validArray_0;
	Buffer_6_nReadyArray_0 <= fork_45_readyArray_0;
	fork_45_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_6_dataOutArray_0),fork_45_dataInArray_0'length));

	Buffer_16_clk <= clk;
	Buffer_16_rst <= rst;
	load_85_pValidArray_1 <= Buffer_16_validArray_0;
	Buffer_16_nReadyArray_0 <= load_85_readyArray_1;
	load_85_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_16_dataOutArray_0),load_85_dataInArray_1'length));

	Buffer_17_clk <= clk;
	Buffer_17_rst <= rst;
	branch_30_pValidArray_0 <= Buffer_17_validArray_0;
	Buffer_17_nReadyArray_0 <= branch_30_readyArray_0;
	branch_30_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_17_dataOutArray_0),branch_30_dataInArray_0'length));

	Buffer_22_clk <= clk;
	Buffer_22_rst <= rst;
	branch_31_pValidArray_0 <= Buffer_22_validArray_0;
	Buffer_22_nReadyArray_0 <= branch_31_readyArray_0;
	branch_31_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_22_dataOutArray_0),branch_31_dataInArray_0'length));

	Buffer_23_clk <= clk;
	Buffer_23_rst <= rst;
	branch_32_pValidArray_0 <= Buffer_23_validArray_0;
	Buffer_23_nReadyArray_0 <= branch_32_readyArray_0;
	branch_32_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_23_dataOutArray_0),branch_32_dataInArray_0'length));

	Buffer_57_clk <= clk;
	Buffer_57_rst <= rst;
	branchC_51_pValidArray_0 <= Buffer_57_validArray_0;
	Buffer_57_nReadyArray_0 <= branchC_51_readyArray_0;
	branchC_51_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_57_dataOutArray_0),branchC_51_dataInArray_0'length));

	cst_26_clk <= clk;
	cst_26_rst <= rst;
	add_90_pValidArray_1 <= cst_26_validArray_0;
	cst_26_nReadyArray_0 <= add_90_readyArray_1;
	add_90_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_26_dataOutArray_0),add_90_dataInArray_1'length));

	add_90_clk <= clk;
	add_90_rst <= rst;
	fork_16_pValidArray_0 <= add_90_validArray_0;
	add_90_nReadyArray_0 <= fork_16_readyArray_0;
	fork_16_dataInArray_0 <= std_logic_vector (resize(unsigned(add_90_dataOutArray_0),fork_16_dataInArray_0'length));

	cst_27_clk <= clk;
	cst_27_rst <= rst;
	icmp_91_pValidArray_1 <= cst_27_validArray_0;
	cst_27_nReadyArray_0 <= icmp_91_readyArray_1;
	icmp_91_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_27_dataOutArray_0),icmp_91_dataInArray_1'length));

	icmp_91_clk <= clk;
	icmp_91_rst <= rst;
	fork_46_pValidArray_0 <= icmp_91_validArray_0;
	icmp_91_nReadyArray_0 <= fork_46_readyArray_0;
	fork_46_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_91_dataOutArray_0),fork_46_dataInArray_0'length));

	phi_n14_clk <= clk;
	phi_n14_rst <= rst;
	add_90_pValidArray_0 <= phi_n14_validArray_0;
	phi_n14_nReadyArray_0 <= add_90_readyArray_0;
	add_90_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n14_dataOutArray_0),add_90_dataInArray_0'length));

	phi_n15_clk <= clk;
	phi_n15_rst <= rst;
	branch_34_pValidArray_0 <= phi_n15_validArray_0;
	phi_n15_nReadyArray_0 <= branch_34_readyArray_0;
	branch_34_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n15_dataOutArray_0),branch_34_dataInArray_0'length));

	fork_16_clk <= clk;
	fork_16_rst <= rst;
	icmp_91_pValidArray_0 <= fork_16_validArray_0;
	fork_16_nReadyArray_0 <= icmp_91_readyArray_0;
	icmp_91_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_16_dataOutArray_0),icmp_91_dataInArray_0'length));
	branch_33_pValidArray_0 <= fork_16_validArray_1;
	fork_16_nReadyArray_1 <= branch_33_readyArray_0;
	branch_33_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_16_dataOutArray_1),branch_33_dataInArray_0'length));

	branch_33_clk <= clk;
	branch_33_rst <= rst;
	phi_67_pValidArray_2 <= branch_33_validArray_0;
	branch_33_nReadyArray_0 <= phi_67_readyArray_2;
	phi_67_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_33_dataOutArray_0),phi_67_dataInArray_2'length));
	sink_25_pValidArray_0 <= branch_33_validArray_1;
	branch_33_nReadyArray_1 <= sink_25_readyArray_0;
	sink_25_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_33_dataOutArray_1),sink_25_dataInArray_0'length));

	branch_34_clk <= clk;
	branch_34_rst <= rst;
	phi_n13_pValidArray_1 <= branch_34_validArray_0;
	branch_34_nReadyArray_0 <= phi_n13_readyArray_1;
	phi_n13_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_34_dataOutArray_0),phi_n13_dataInArray_1'length));
	Buffer_39_pValidArray_0 <= branch_34_validArray_1;
	branch_34_nReadyArray_1 <= Buffer_39_readyArray_0;
	Buffer_39_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_34_dataOutArray_1),Buffer_39_dataInArray_0'length));

	fork_46_clk <= clk;
	fork_46_rst <= rst;
	branch_34_pValidArray_1 <= fork_46_validArray_0;
	fork_46_nReadyArray_0 <= branch_34_readyArray_1;
	branch_34_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_46_dataOutArray_0),branch_34_dataInArray_1'length));
	branch_33_pValidArray_1 <= fork_46_validArray_1;
	fork_46_nReadyArray_1 <= branch_33_readyArray_1;
	branch_33_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_46_dataOutArray_1),branch_33_dataInArray_1'length));
	branchC_52_pValidArray_1 <= fork_46_validArray_2;
	fork_46_nReadyArray_2 <= branchC_52_readyArray_1;
	branchC_52_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_46_dataOutArray_2),branchC_52_dataInArray_1'length));

	phiC_33_clk <= clk;
	phiC_33_rst <= rst;
	branchC_52_pValidArray_0 <= phiC_33_validArray_0;
	phiC_33_nReadyArray_0 <= branchC_52_readyArray_0;
	branchC_52_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_33_dataOutArray_0),branchC_52_dataInArray_0'length));

	branchC_52_clk <= clk;
	branchC_52_rst <= rst;
	Buffer_58_pValidArray_0 <= branchC_52_validArray_0;
	branchC_52_nReadyArray_0 <= Buffer_58_readyArray_0;
	Buffer_58_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_52_dataOutArray_0),Buffer_58_dataInArray_0'length));
	phiC_34_pValidArray_0 <= branchC_52_validArray_1;
	branchC_52_nReadyArray_1 <= phiC_34_readyArray_0;
	phiC_34_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_52_dataOutArray_1),phiC_34_dataInArray_0'length));

	source_14_clk <= clk;
	source_14_rst <= rst;
	cst_26_pValidArray_0 <= source_14_validArray_0;
	source_14_nReadyArray_0 <= cst_26_readyArray_0;
	cst_26_dataInArray_0 <= "1";

	source_15_clk <= clk;
	source_15_rst <= rst;
	cst_27_pValidArray_0 <= source_15_validArray_0;
	source_15_nReadyArray_0 <= cst_27_readyArray_0;
	cst_27_dataInArray_0 <= "1010";

	Buffer_39_clk <= clk;
	Buffer_39_rst <= rst;
	phi_n12_pValidArray_0 <= Buffer_39_validArray_0;
	Buffer_39_nReadyArray_0 <= phi_n12_readyArray_0;
	phi_n12_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_39_dataOutArray_0),phi_n12_dataInArray_0'length));

	Buffer_58_clk <= clk;
	Buffer_58_rst <= rst;
	phiC_31_pValidArray_1 <= Buffer_58_validArray_0;
	Buffer_58_nReadyArray_0 <= phiC_31_readyArray_1;
	phiC_31_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_58_dataOutArray_0),phiC_31_dataInArray_1'length));

	cst_28_clk <= clk;
	cst_28_rst <= rst;
	add_93_pValidArray_1 <= cst_28_validArray_0;
	cst_28_nReadyArray_0 <= add_93_readyArray_1;
	add_93_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_28_dataOutArray_0),add_93_dataInArray_1'length));

	add_93_clk <= clk;
	add_93_rst <= rst;
	fork_17_pValidArray_0 <= add_93_validArray_0;
	add_93_nReadyArray_0 <= fork_17_readyArray_0;
	fork_17_dataInArray_0 <= std_logic_vector (resize(unsigned(add_93_dataOutArray_0),fork_17_dataInArray_0'length));

	cst_29_clk <= clk;
	cst_29_rst <= rst;
	icmp_94_pValidArray_1 <= cst_29_validArray_0;
	cst_29_nReadyArray_0 <= icmp_94_readyArray_1;
	icmp_94_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_29_dataOutArray_0),icmp_94_dataInArray_1'length));

	icmp_94_clk <= clk;
	icmp_94_rst <= rst;
	fork_72_pValidArray_0 <= icmp_94_validArray_0;
	icmp_94_nReadyArray_0 <= fork_72_readyArray_0;
	fork_72_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_94_dataOutArray_0),fork_72_dataInArray_0'length));

	phi_n12_clk <= clk;
	phi_n12_rst <= rst;
	add_93_pValidArray_0 <= phi_n12_validArray_0;
	phi_n12_nReadyArray_0 <= add_93_readyArray_0;
	add_93_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n12_dataOutArray_0),add_93_dataInArray_0'length));

	fork_17_clk <= clk;
	fork_17_rst <= rst;
	icmp_94_pValidArray_0 <= fork_17_validArray_0;
	fork_17_nReadyArray_0 <= icmp_94_readyArray_0;
	icmp_94_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_17_dataOutArray_0),icmp_94_dataInArray_0'length));
	branch_35_pValidArray_0 <= fork_17_validArray_1;
	fork_17_nReadyArray_1 <= branch_35_readyArray_0;
	branch_35_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_17_dataOutArray_1),branch_35_dataInArray_0'length));

	branch_35_clk <= clk;
	branch_35_rst <= rst;
	phi_65_pValidArray_2 <= branch_35_validArray_0;
	branch_35_nReadyArray_0 <= phi_65_readyArray_2;
	phi_65_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_35_dataOutArray_0),phi_65_dataInArray_2'length));
	sink_26_pValidArray_0 <= branch_35_validArray_1;
	branch_35_nReadyArray_1 <= sink_26_readyArray_0;
	sink_26_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_35_dataOutArray_1),sink_26_dataInArray_0'length));

	phiC_34_clk <= clk;
	phiC_34_rst <= rst;
	Buffer_59_pValidArray_0 <= phiC_34_validArray_0;
	phiC_34_nReadyArray_0 <= Buffer_59_readyArray_0;
	Buffer_59_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_34_dataOutArray_0),Buffer_59_dataInArray_0'length));

	branchC_53_clk <= clk;
	branchC_53_rst <= rst;
	phiC_30_pValidArray_1 <= branchC_53_validArray_0;
	branchC_53_nReadyArray_0 <= phiC_30_readyArray_1;
	phiC_30_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_53_dataOutArray_0),phiC_30_dataInArray_1'length));
	Buffer_60_pValidArray_0 <= branchC_53_validArray_1;
	branchC_53_nReadyArray_1 <= Buffer_60_readyArray_0;
	Buffer_60_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_53_dataOutArray_1),Buffer_60_dataInArray_0'length));

	fork_72_clk <= clk;
	fork_72_rst <= rst;
	branch_35_pValidArray_1 <= fork_72_validArray_0;
	fork_72_nReadyArray_0 <= branch_35_readyArray_1;
	branch_35_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_72_dataOutArray_0),branch_35_dataInArray_1'length));
	branchC_53_pValidArray_1 <= fork_72_validArray_1;
	fork_72_nReadyArray_1 <= branchC_53_readyArray_1;
	branchC_53_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_72_dataOutArray_1),branchC_53_dataInArray_1'length));

	source_16_clk <= clk;
	source_16_rst <= rst;
	cst_28_pValidArray_0 <= source_16_validArray_0;
	source_16_nReadyArray_0 <= cst_28_readyArray_0;
	cst_28_dataInArray_0 <= "1";

	source_17_clk <= clk;
	source_17_rst <= rst;
	cst_29_pValidArray_0 <= source_17_validArray_0;
	source_17_nReadyArray_0 <= cst_29_readyArray_0;
	cst_29_dataInArray_0 <= "1010";

	Buffer_59_clk <= clk;
	Buffer_59_rst <= rst;
	branchC_53_pValidArray_0 <= Buffer_59_validArray_0;
	Buffer_59_nReadyArray_0 <= branchC_53_readyArray_0;
	branchC_53_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_59_dataOutArray_0),branchC_53_dataInArray_0'length));

	Buffer_60_clk <= clk;
	Buffer_60_rst <= rst;
	phiC_35_pValidArray_0 <= Buffer_60_validArray_0;
	Buffer_60_nReadyArray_0 <= phiC_35_readyArray_0;
	phiC_35_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_60_dataOutArray_0),phiC_35_dataInArray_0'length));

	ret_0_clk <= clk;
	ret_0_rst <= rst;
	end_0_pValidArray_9 <= ret_0_validArray_0;
	ret_0_nReadyArray_0 <= end_0_readyArray_9;
	end_0_dataInArray_9 <= std_logic_vector (resize(unsigned(ret_0_dataOutArray_0),end_0_dataInArray_9'length));

	phiC_35_clk <= clk;
	phiC_35_rst <= rst;
	ret_0_pValidArray_0 <= phiC_35_validArray_0;
	phiC_35_nReadyArray_0 <= ret_0_readyArray_0;
	ret_0_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_35_dataOutArray_0),ret_0_dataInArray_0'length));

	LSQ_E_clk <= clk;
	LSQ_E_rst <= rst;
	LSQ_E_din1 <= LSQ_E_dataInArray_7;
	LSQ_E_readyArray_7 <= '1';
	LSQ_E_load_ready <= LSQ_E_nReadyArray_2;
	LSQ_E_dataOutArray_2 <= LSQ_E_address1;
	LSQ_E_validArray_2 <= LSQ_E_ce1;
	LSQ_E_validArray_3 <= LSQ_E_we0_ce0;
	LSQ_E_store_ready <= LSQ_E_nReadyArray_3;
	LSQ_E_dataOutArray_3 <= LSQ_E_address0;
	LSQ_E_validArray_4 <= LSQ_E_we0_ce0;
	LSQ_E_dataOutArray_4 <= LSQ_E_dout0;
	load_21_pValidArray_0 <= LSQ_E_validArray_0;
	LSQ_E_nReadyArray_0 <= load_21_readyArray_0;
	load_21_dataInArray_0 <= std_logic_vector (resize(unsigned(LSQ_E_dataOutArray_0),load_21_dataInArray_0'length));
	end_0_pValidArray_0 <= LSQ_E_validArray_1;
	LSQ_E_nReadyArray_1 <= end_0_readyArray_0;
	end_0_dataInArray_0 <= std_logic_vector (resize(unsigned(LSQ_E_dataOutArray_1),end_0_dataInArray_0'length));
	MC_E_pValidArray_3 <= LSQ_E_validArray_2;
	LSQ_E_nReadyArray_2 <= MC_E_readyArray_3;
	MC_E_dataInArray_3 <= std_logic_vector (resize(unsigned(LSQ_E_dataOutArray_2),MC_E_dataInArray_3'length));
	MC_E_pValidArray_4 <= LSQ_E_validArray_3;
	LSQ_E_nReadyArray_3 <= MC_E_readyArray_4;
	MC_E_dataInArray_4 <= std_logic_vector (resize(unsigned(LSQ_E_dataOutArray_3),MC_E_dataInArray_4'length));
	MC_E_pValidArray_5 <= LSQ_E_validArray_4;
	LSQ_E_nReadyArray_4 <= MC_E_readyArray_5;
	MC_E_dataInArray_5 <= std_logic_vector (resize(unsigned(LSQ_E_dataOutArray_4),MC_E_dataInArray_5'length));

	LSQ_F_clk <= clk;
	LSQ_F_rst <= rst;
	LSQ_F_din1 <= LSQ_F_dataInArray_7;
	LSQ_F_readyArray_7 <= '1';
	LSQ_F_load_ready <= LSQ_F_nReadyArray_2;
	LSQ_F_dataOutArray_2 <= LSQ_F_address1;
	LSQ_F_validArray_2 <= LSQ_F_ce1;
	LSQ_F_validArray_3 <= LSQ_F_we0_ce0;
	LSQ_F_store_ready <= LSQ_F_nReadyArray_3;
	LSQ_F_dataOutArray_3 <= LSQ_F_address0;
	LSQ_F_validArray_4 <= LSQ_F_we0_ce0;
	LSQ_F_dataOutArray_4 <= LSQ_F_dout0;
	load_53_pValidArray_0 <= LSQ_F_validArray_0;
	LSQ_F_nReadyArray_0 <= load_53_readyArray_0;
	load_53_dataInArray_0 <= std_logic_vector (resize(unsigned(LSQ_F_dataOutArray_0),load_53_dataInArray_0'length));
	end_0_pValidArray_1 <= LSQ_F_validArray_1;
	LSQ_F_nReadyArray_1 <= end_0_readyArray_1;
	end_0_dataInArray_1 <= std_logic_vector (resize(unsigned(LSQ_F_dataOutArray_1),end_0_dataInArray_1'length));
	MC_F_pValidArray_3 <= LSQ_F_validArray_2;
	LSQ_F_nReadyArray_2 <= MC_F_readyArray_3;
	MC_F_dataInArray_3 <= std_logic_vector (resize(unsigned(LSQ_F_dataOutArray_2),MC_F_dataInArray_3'length));
	MC_F_pValidArray_4 <= LSQ_F_validArray_3;
	LSQ_F_nReadyArray_3 <= MC_F_readyArray_4;
	MC_F_dataInArray_4 <= std_logic_vector (resize(unsigned(LSQ_F_dataOutArray_3),MC_F_dataInArray_4'length));
	MC_F_pValidArray_5 <= LSQ_F_validArray_4;
	LSQ_F_nReadyArray_4 <= MC_F_readyArray_5;
	MC_F_dataInArray_5 <= std_logic_vector (resize(unsigned(LSQ_F_dataOutArray_4),MC_F_dataInArray_5'length));

	LSQ_G_clk <= clk;
	LSQ_G_rst <= rst;
	LSQ_G_din1 <= G_din1;
	LSQ_G_store_ready <= '1';
	LSQ_G_load_ready <= '1';
	G_address1 <= std_logic_vector (resize(unsigned(LSQ_G_address1),G_address1'length));
	G_ce1 <= LSQ_G_ce1;
	G_address0 <= std_logic_vector (resize(unsigned(LSQ_G_address0),G_address0'length));
	G_ce0 <= LSQ_G_we0_ce0;
	G_we0 <= LSQ_G_we0_ce0;
	G_dout0 <= LSQ_G_dout0;
	load_85_pValidArray_0 <= LSQ_G_validArray_0;
	LSQ_G_nReadyArray_0 <= load_85_readyArray_0;
	load_85_dataInArray_0 <= std_logic_vector (resize(unsigned(LSQ_G_dataOutArray_0),load_85_dataInArray_0'length));
	end_0_pValidArray_2 <= LSQ_G_validArray_1;
	LSQ_G_nReadyArray_1 <= end_0_readyArray_2;
	end_0_dataInArray_2 <= std_logic_vector (resize(unsigned(LSQ_G_dataOutArray_1),end_0_dataInArray_2'length));

	MC_A_clk <= clk;
	MC_A_rst <= rst;
	A_ce0 <= MC_A_we0_ce0;
	A_we0 <= MC_A_we0_ce0;
	load_12_pValidArray_0 <= MC_A_validArray_0;
	MC_A_nReadyArray_0 <= load_12_readyArray_0;
	load_12_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_A_dataOutArray_0),load_12_dataInArray_0'length));
	end_0_pValidArray_3 <= MC_A_validArray_1;
	MC_A_nReadyArray_1 <= end_0_readyArray_3;
	end_0_dataInArray_3 <= std_logic_vector (resize(unsigned(MC_A_dataOutArray_1),end_0_dataInArray_3'length));

	MC_B_clk <= clk;
	MC_B_rst <= rst;
	B_ce0 <= MC_B_we0_ce0;
	B_we0 <= MC_B_we0_ce0;
	load_16_pValidArray_0 <= MC_B_validArray_0;
	MC_B_nReadyArray_0 <= load_16_readyArray_0;
	load_16_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_B_dataOutArray_0),load_16_dataInArray_0'length));
	end_0_pValidArray_4 <= MC_B_validArray_1;
	MC_B_nReadyArray_1 <= end_0_readyArray_4;
	end_0_dataInArray_4 <= std_logic_vector (resize(unsigned(MC_B_dataOutArray_1),end_0_dataInArray_4'length));

	MC_C_clk <= clk;
	MC_C_rst <= rst;
	C_ce0 <= MC_C_we0_ce0;
	C_we0 <= MC_C_we0_ce0;
	load_44_pValidArray_0 <= MC_C_validArray_0;
	MC_C_nReadyArray_0 <= load_44_readyArray_0;
	load_44_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_C_dataOutArray_0),load_44_dataInArray_0'length));
	end_0_pValidArray_5 <= MC_C_validArray_1;
	MC_C_nReadyArray_1 <= end_0_readyArray_5;
	end_0_dataInArray_5 <= std_logic_vector (resize(unsigned(MC_C_dataOutArray_1),end_0_dataInArray_5'length));

	MC_D_clk <= clk;
	MC_D_rst <= rst;
	D_ce0 <= MC_D_we0_ce0;
	D_we0 <= MC_D_we0_ce0;
	load_48_pValidArray_0 <= MC_D_validArray_0;
	MC_D_nReadyArray_0 <= load_48_readyArray_0;
	load_48_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_D_dataOutArray_0),load_48_dataInArray_0'length));
	end_0_pValidArray_6 <= MC_D_validArray_1;
	MC_D_nReadyArray_1 <= end_0_readyArray_6;
	end_0_dataInArray_6 <= std_logic_vector (resize(unsigned(MC_D_dataOutArray_1),end_0_dataInArray_6'length));

	MC_E_clk <= clk;
	MC_E_rst <= rst;
	E_ce0 <= MC_E_we0_ce0;
	E_we0 <= MC_E_we0_ce0;
	load_76_pValidArray_0 <= MC_E_validArray_0;
	MC_E_nReadyArray_0 <= load_76_readyArray_0;
	load_76_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_E_dataOutArray_0),load_76_dataInArray_0'length));
	LSQ_E_pValidArray_7 <= MC_E_validArray_1;
	MC_E_nReadyArray_1 <= LSQ_E_readyArray_7;
	LSQ_E_dataInArray_7 <= std_logic_vector (resize(unsigned(MC_E_dataOutArray_1),LSQ_E_dataInArray_7'length));
	end_0_pValidArray_7 <= MC_E_validArray_2;
	MC_E_nReadyArray_2 <= end_0_readyArray_7;
	end_0_dataInArray_7 <= std_logic_vector (resize(unsigned(MC_E_dataOutArray_2),end_0_dataInArray_7'length));

	MC_F_clk <= clk;
	MC_F_rst <= rst;
	F_ce0 <= MC_F_we0_ce0;
	F_we0 <= MC_F_we0_ce0;
	load_80_pValidArray_0 <= MC_F_validArray_0;
	MC_F_nReadyArray_0 <= load_80_readyArray_0;
	load_80_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_F_dataOutArray_0),load_80_dataInArray_0'length));
	LSQ_F_pValidArray_7 <= MC_F_validArray_1;
	MC_F_nReadyArray_1 <= LSQ_F_readyArray_7;
	LSQ_F_dataInArray_7 <= std_logic_vector (resize(unsigned(MC_F_dataOutArray_1),LSQ_F_dataInArray_7'length));
	end_0_pValidArray_8 <= MC_F_validArray_2;
	MC_F_nReadyArray_2 <= end_0_readyArray_8;
	end_0_dataInArray_8 <= std_logic_vector (resize(unsigned(MC_F_dataOutArray_2),end_0_dataInArray_8'length));

	end_0_clk <= clk;
	end_0_rst <= rst;
	end_valid <= end_0_validArray_0;
	end_out <= end_0_dataOutArray_0;
	end_0_nReadyArray_0 <= end_ready;

	sink_0_clk <= clk;
	sink_0_rst <= rst;

	sink_1_clk <= clk;
	sink_1_rst <= rst;

	sink_2_clk <= clk;
	sink_2_rst <= rst;

	sink_3_clk <= clk;
	sink_3_rst <= rst;

	sink_4_clk <= clk;
	sink_4_rst <= rst;

	sink_5_clk <= clk;
	sink_5_rst <= rst;

	sink_6_clk <= clk;
	sink_6_rst <= rst;

	sink_7_clk <= clk;
	sink_7_rst <= rst;

	sink_8_clk <= clk;
	sink_8_rst <= rst;

	sink_9_clk <= clk;
	sink_9_rst <= rst;

	sink_10_clk <= clk;
	sink_10_rst <= rst;

	sink_11_clk <= clk;
	sink_11_rst <= rst;

	sink_12_clk <= clk;
	sink_12_rst <= rst;

	sink_13_clk <= clk;
	sink_13_rst <= rst;

	sink_14_clk <= clk;
	sink_14_rst <= rst;

	sink_15_clk <= clk;
	sink_15_rst <= rst;

	sink_16_clk <= clk;
	sink_16_rst <= rst;

	sink_17_clk <= clk;
	sink_17_rst <= rst;

	sink_18_clk <= clk;
	sink_18_rst <= rst;

	sink_19_clk <= clk;
	sink_19_rst <= rst;

	sink_20_clk <= clk;
	sink_20_rst <= rst;

	sink_21_clk <= clk;
	sink_21_rst <= rst;

	sink_22_clk <= clk;
	sink_22_rst <= rst;

	sink_23_clk <= clk;
	sink_23_rst <= rst;

	sink_24_clk <= clk;
	sink_24_rst <= rst;

	sink_25_clk <= clk;
	sink_25_rst <= rst;

	sink_26_clk <= clk;
	sink_26_rst <= rst;

	sink_27_clk <= clk;
	sink_27_rst <= rst;

	sink_28_clk <= clk;
	sink_28_rst <= rst;

	sink_29_clk <= clk;
	sink_29_rst <= rst;

	sink_30_clk <= clk;
	sink_30_rst <= rst;

	sink_31_clk <= clk;
	sink_31_rst <= rst;

	sink_32_clk <= clk;
	sink_32_rst <= rst;

	sink_33_clk <= clk;
	sink_33_rst <= rst;

	sink_34_clk <= clk;
	sink_34_rst <= rst;

	sink_35_clk <= clk;
	sink_35_rst <= rst;

brCst_block1: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block1_clk,
	rst => brCst_block1_rst,
	dataInArray(0) => brCst_block1_dataInArray_0,
	pValidArray(0) => brCst_block1_pValidArray_0,
	readyArray(0) => brCst_block1_readyArray_0,
	nReadyArray(0) => brCst_block1_nReadyArray_0,
	validArray(0) => brCst_block1_validArray_0,
	dataOutArray(0) => brCst_block1_dataOutArray_0
);

cst_0: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_0_clk,
	rst => cst_0_rst,
	dataInArray(0) => cst_0_dataInArray_0,
	pValidArray(0) => cst_0_pValidArray_0,
	readyArray(0) => cst_0_readyArray_0,
	nReadyArray(0) => cst_0_nReadyArray_0,
	validArray(0) => cst_0_validArray_0,
	dataOutArray(0) => cst_0_dataOutArray_0
);

branch_0: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_0_clk,
	rst => branch_0_rst,
	dataInArray(0) => branch_0_dataInArray_0,
	Condition(0) => branch_0_dataInArray_1,
	pValidArray(0) => branch_0_pValidArray_0,
	pValidArray(1) => branch_0_pValidArray_1,
	readyArray(0) => branch_0_readyArray_0,
	readyArray(1) => branch_0_readyArray_1,
	nReadyArray(0) => branch_0_nReadyArray_0,
	nReadyArray(1) => branch_0_nReadyArray_1,
	validArray(0) => branch_0_validArray_0,
	validArray(1) => branch_0_validArray_1,
	dataOutArray(0) => branch_0_dataOutArray_0,
	dataOutArray(1) => branch_0_dataOutArray_1
);

start_0: entity work.start_node(arch) generic map (1,1,1,1)
port map (
	clk => start_0_clk,
	rst => start_0_rst,
	dataInArray(0) => start_0_dataInArray_0,
	pValidArray(0) => start_0_pValidArray_0,
	readyArray(0) => start_0_readyArray_0,
	nReadyArray(0) => start_0_nReadyArray_0,
	validArray(0) => start_0_validArray_0,
	dataOutArray(0) => start_0_dataOutArray_0
);

forkC_49: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => forkC_49_clk,
	rst => forkC_49_rst,
	dataInArray(0) => forkC_49_dataInArray_0,
	pValidArray(0) => forkC_49_pValidArray_0,
	readyArray(0) => forkC_49_readyArray_0,
	nReadyArray(0) => forkC_49_nReadyArray_0,
	nReadyArray(1) => forkC_49_nReadyArray_1,
	nReadyArray(2) => forkC_49_nReadyArray_2,
	validArray(0) => forkC_49_validArray_0,
	validArray(1) => forkC_49_validArray_1,
	validArray(2) => forkC_49_validArray_2,
	dataOutArray(0) => forkC_49_dataOutArray_0,
	dataOutArray(1) => forkC_49_dataOutArray_1,
	dataOutArray(2) => forkC_49_dataOutArray_2
);

branchC_36: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_36_clk,
	rst => branchC_36_rst,
	dataInArray(0) => branchC_36_dataInArray_0,
	Condition(0) => branchC_36_dataInArray_1,
	pValidArray(0) => branchC_36_pValidArray_0,
	pValidArray(1) => branchC_36_pValidArray_1,
	readyArray(0) => branchC_36_readyArray_0,
	readyArray(1) => branchC_36_readyArray_1,
	nReadyArray(0) => branchC_36_nReadyArray_0,
	nReadyArray(1) => branchC_36_nReadyArray_1,
	validArray(0) => branchC_36_validArray_0,
	validArray(1) => branchC_36_validArray_1,
	dataOutArray(0) => branchC_36_dataOutArray_0,
	dataOutArray(1) => branchC_36_dataOutArray_1
);

fork_50: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_50_clk,
	rst => fork_50_rst,
	dataInArray(0) => fork_50_dataInArray_0,
	pValidArray(0) => fork_50_pValidArray_0,
	readyArray(0) => fork_50_readyArray_0,
	nReadyArray(0) => fork_50_nReadyArray_0,
	nReadyArray(1) => fork_50_nReadyArray_1,
	validArray(0) => fork_50_validArray_0,
	validArray(1) => fork_50_validArray_1,
	dataOutArray(0) => fork_50_dataOutArray_0,
	dataOutArray(1) => fork_50_dataOutArray_1
);

Buffer_24: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_24_clk,
	rst => Buffer_24_rst,
	dataInArray(0) => Buffer_24_dataInArray_0,
	pValidArray(0) => Buffer_24_pValidArray_0,
	readyArray(0) => Buffer_24_readyArray_0,
	nReadyArray(0) => Buffer_24_nReadyArray_0,
	validArray(0) => Buffer_24_validArray_0,
	dataOutArray(0) => Buffer_24_dataOutArray_0
);

Buffer_40: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_40_clk,
	rst => Buffer_40_rst,
	dataInArray(0) => Buffer_40_dataInArray_0,
	pValidArray(0) => Buffer_40_pValidArray_0,
	readyArray(0) => Buffer_40_readyArray_0,
	nReadyArray(0) => Buffer_40_nReadyArray_0,
	validArray(0) => Buffer_40_validArray_0,
	dataOutArray(0) => Buffer_40_dataOutArray_0
);

phi_1: entity work.Mux(arch) generic map (3,1,4,4,1)
port map (
	clk => phi_1_clk,
	rst => phi_1_rst,
	Condition(0) => phi_1_dataInArray_0,
	dataInArray(0) => phi_1_dataInArray_1,
	dataInArray(1) => phi_1_dataInArray_2,
	pValidArray(0) => phi_1_pValidArray_0,
	pValidArray(1) => phi_1_pValidArray_1,
	pValidArray(2) => phi_1_pValidArray_2,
	readyArray(0) => phi_1_readyArray_0,
	readyArray(1) => phi_1_readyArray_1,
	readyArray(2) => phi_1_readyArray_2,
	nReadyArray(0) => phi_1_nReadyArray_0,
	validArray(0) => phi_1_validArray_0,
	dataOutArray(0) => phi_1_dataOutArray_0
);

brCst_block2: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block2_clk,
	rst => brCst_block2_rst,
	dataInArray(0) => brCst_block2_dataInArray_0,
	pValidArray(0) => brCst_block2_pValidArray_0,
	readyArray(0) => brCst_block2_readyArray_0,
	nReadyArray(0) => brCst_block2_nReadyArray_0,
	validArray(0) => brCst_block2_validArray_0,
	dataOutArray(0) => brCst_block2_dataOutArray_0
);

cst_1: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_1_clk,
	rst => cst_1_rst,
	dataInArray(0) => cst_1_dataInArray_0,
	pValidArray(0) => cst_1_pValidArray_0,
	readyArray(0) => cst_1_readyArray_0,
	nReadyArray(0) => cst_1_nReadyArray_0,
	validArray(0) => cst_1_validArray_0,
	dataOutArray(0) => cst_1_dataOutArray_0
);

branch_1: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_1_clk,
	rst => branch_1_rst,
	dataInArray(0) => branch_1_dataInArray_0,
	Condition(0) => branch_1_dataInArray_1,
	pValidArray(0) => branch_1_pValidArray_0,
	pValidArray(1) => branch_1_pValidArray_1,
	readyArray(0) => branch_1_readyArray_0,
	readyArray(1) => branch_1_readyArray_1,
	nReadyArray(0) => branch_1_nReadyArray_0,
	nReadyArray(1) => branch_1_nReadyArray_1,
	validArray(0) => branch_1_validArray_0,
	validArray(1) => branch_1_validArray_1,
	dataOutArray(0) => branch_1_dataOutArray_0,
	dataOutArray(1) => branch_1_dataOutArray_1
);

branch_2: entity work.Branch(arch) generic map (2,2,4,4)
port map (
	clk => branch_2_clk,
	rst => branch_2_rst,
	dataInArray(0) => branch_2_dataInArray_0,
	Condition(0) => branch_2_dataInArray_1,
	pValidArray(0) => branch_2_pValidArray_0,
	pValidArray(1) => branch_2_pValidArray_1,
	readyArray(0) => branch_2_readyArray_0,
	readyArray(1) => branch_2_readyArray_1,
	nReadyArray(0) => branch_2_nReadyArray_0,
	nReadyArray(1) => branch_2_nReadyArray_1,
	validArray(0) => branch_2_validArray_0,
	validArray(1) => branch_2_validArray_1,
	dataOutArray(0) => branch_2_dataOutArray_0,
	dataOutArray(1) => branch_2_dataOutArray_1
);

fork_31: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork_31_clk,
	rst => fork_31_rst,
	dataInArray(0) => fork_31_dataInArray_0,
	pValidArray(0) => fork_31_pValidArray_0,
	readyArray(0) => fork_31_readyArray_0,
	nReadyArray(0) => fork_31_nReadyArray_0,
	nReadyArray(1) => fork_31_nReadyArray_1,
	nReadyArray(2) => fork_31_nReadyArray_2,
	validArray(0) => fork_31_validArray_0,
	validArray(1) => fork_31_validArray_1,
	validArray(2) => fork_31_validArray_2,
	dataOutArray(0) => fork_31_dataOutArray_0,
	dataOutArray(1) => fork_31_dataOutArray_1,
	dataOutArray(2) => fork_31_dataOutArray_2
);

phiC_18: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_18_clk,
	rst => phiC_18_rst,
	dataInArray(0) => phiC_18_dataInArray_0,
	dataInArray(1) => phiC_18_dataInArray_1,
	pValidArray(0) => phiC_18_pValidArray_0,
	pValidArray(1) => phiC_18_pValidArray_1,
	readyArray(0) => phiC_18_readyArray_0,
	readyArray(1) => phiC_18_readyArray_1,
	nReadyArray(0) => phiC_18_nReadyArray_0,
	nReadyArray(1) => phiC_18_nReadyArray_1,
	validArray(0) => phiC_18_validArray_0,
	validArray(1) => phiC_18_validArray_1,
	dataOutArray(0) => phiC_18_dataOutArray_0,
	Condition(0) => phiC_18_dataOutArray_1
);

forkC_51: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => forkC_51_clk,
	rst => forkC_51_rst,
	dataInArray(0) => forkC_51_dataInArray_0,
	pValidArray(0) => forkC_51_pValidArray_0,
	readyArray(0) => forkC_51_readyArray_0,
	nReadyArray(0) => forkC_51_nReadyArray_0,
	nReadyArray(1) => forkC_51_nReadyArray_1,
	nReadyArray(2) => forkC_51_nReadyArray_2,
	validArray(0) => forkC_51_validArray_0,
	validArray(1) => forkC_51_validArray_1,
	validArray(2) => forkC_51_validArray_2,
	dataOutArray(0) => forkC_51_dataOutArray_0,
	dataOutArray(1) => forkC_51_dataOutArray_1,
	dataOutArray(2) => forkC_51_dataOutArray_2
);

branchC_37: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_37_clk,
	rst => branchC_37_rst,
	dataInArray(0) => branchC_37_dataInArray_0,
	Condition(0) => branchC_37_dataInArray_1,
	pValidArray(0) => branchC_37_pValidArray_0,
	pValidArray(1) => branchC_37_pValidArray_1,
	readyArray(0) => branchC_37_readyArray_0,
	readyArray(1) => branchC_37_readyArray_1,
	nReadyArray(0) => branchC_37_nReadyArray_0,
	nReadyArray(1) => branchC_37_nReadyArray_1,
	validArray(0) => branchC_37_validArray_0,
	validArray(1) => branchC_37_validArray_1,
	dataOutArray(0) => branchC_37_dataOutArray_0,
	dataOutArray(1) => branchC_37_dataOutArray_1
);

Buffer_1: entity work.elasticBuffer(arch) generic map (1,1,4,4)
port map (
	clk => Buffer_1_clk,
	rst => Buffer_1_rst,
	dataInArray(0) => Buffer_1_dataInArray_0,
	pValidArray(0) => Buffer_1_pValidArray_0,
	readyArray(0) => Buffer_1_readyArray_0,
	nReadyArray(0) => Buffer_1_nReadyArray_0,
	validArray(0) => Buffer_1_validArray_0,
	dataOutArray(0) => Buffer_1_dataOutArray_0
);

Buffer_41: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_41_clk,
	rst => Buffer_41_rst,
	dataInArray(0) => Buffer_41_dataInArray_0,
	pValidArray(0) => Buffer_41_pValidArray_0,
	readyArray(0) => Buffer_41_readyArray_0,
	nReadyArray(0) => Buffer_41_nReadyArray_0,
	validArray(0) => Buffer_41_validArray_0,
	dataOutArray(0) => Buffer_41_dataOutArray_0
);

phi_3: entity work.Mux(arch) generic map (3,1,4,4,1)
port map (
	clk => phi_3_clk,
	rst => phi_3_rst,
	Condition(0) => phi_3_dataInArray_0,
	dataInArray(0) => phi_3_dataInArray_1,
	dataInArray(1) => phi_3_dataInArray_2,
	pValidArray(0) => phi_3_pValidArray_0,
	pValidArray(1) => phi_3_pValidArray_1,
	pValidArray(2) => phi_3_pValidArray_2,
	readyArray(0) => phi_3_readyArray_0,
	readyArray(1) => phi_3_readyArray_1,
	readyArray(2) => phi_3_readyArray_2,
	nReadyArray(0) => phi_3_nReadyArray_0,
	validArray(0) => phi_3_validArray_0,
	dataOutArray(0) => phi_3_dataOutArray_0
);

zext_4: entity work.zext_op(arch) generic map (1,1,4,4)
port map (
	clk => zext_4_clk,
	rst => zext_4_rst,
	dataInArray(0) => zext_4_dataInArray_0,
	pValidArray(0) => zext_4_pValidArray_0,
	readyArray(0) => zext_4_readyArray_0,
	nReadyArray(0) => zext_4_nReadyArray_0,
	validArray(0) => zext_4_validArray_0,
	dataOutArray(0) => zext_4_dataOutArray_0
);

zext_5: entity work.zext_op(arch) generic map (1,1,4,4)
port map (
	clk => zext_5_clk,
	rst => zext_5_rst,
	dataInArray(0) => zext_5_dataInArray_0,
	pValidArray(0) => zext_5_pValidArray_0,
	readyArray(0) => zext_5_readyArray_0,
	nReadyArray(0) => zext_5_nReadyArray_0,
	validArray(0) => zext_5_validArray_0,
	dataOutArray(0) => zext_5_dataOutArray_0
);

getelementptr_6: entity work.getelementptr_op(arch) generic map (3,1,32,32,1)
port map (
	clk => getelementptr_6_clk,
	rst => getelementptr_6_rst,
	dataInArray(0) => getelementptr_6_dataInArray_0,
	dataInArray(1) => getelementptr_6_dataInArray_1,
	dataInArray(2) => getelementptr_6_dataInArray_2,
	pValidArray(0) => getelementptr_6_pValidArray_0,
	pValidArray(1) => getelementptr_6_pValidArray_1,
	pValidArray(2) => getelementptr_6_pValidArray_2,
	readyArray(0) => getelementptr_6_readyArray_0,
	readyArray(1) => getelementptr_6_readyArray_1,
	readyArray(2) => getelementptr_6_readyArray_2,
	nReadyArray(0) => getelementptr_6_nReadyArray_0,
	validArray(0) => getelementptr_6_validArray_0,
	dataOutArray(0) => getelementptr_6_dataOutArray_0
);

cst_2: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_2_clk,
	rst => cst_2_rst,
	dataInArray(0) => cst_2_dataInArray_0,
	pValidArray(0) => cst_2_pValidArray_0,
	readyArray(0) => cst_2_readyArray_0,
	nReadyArray(0) => cst_2_nReadyArray_0,
	validArray(0) => cst_2_validArray_0,
	dataOutArray(0) => cst_2_dataOutArray_0
);

store_0: entity work.lsq_store_op(arch) generic map (2,2,32,1)
port map (
	clk => store_0_clk,
	rst => store_0_rst,
	dataInArray(0) => store_0_dataInArray_0,
	input_addr => store_0_dataInArray_1,
	pValidArray(0) => store_0_pValidArray_0,
	pValidArray(1) => store_0_pValidArray_1,
	readyArray(0) => store_0_readyArray_0,
	readyArray(1) => store_0_readyArray_1,
	nReadyArray(0) => store_0_nReadyArray_0,
	nReadyArray(1) => store_0_nReadyArray_1,
	validArray(0) => store_0_validArray_0,
	validArray(1) => store_0_validArray_1,
	dataOutArray(0) => store_0_dataOutArray_0,
	output_addr => store_0_dataOutArray_1
);

brCst_block3: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block3_clk,
	rst => brCst_block3_rst,
	dataInArray(0) => brCst_block3_dataInArray_0,
	pValidArray(0) => brCst_block3_pValidArray_0,
	readyArray(0) => brCst_block3_readyArray_0,
	nReadyArray(0) => brCst_block3_nReadyArray_0,
	validArray(0) => brCst_block3_validArray_0,
	dataOutArray(0) => brCst_block3_dataOutArray_0
);

cst_3: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_3_clk,
	rst => cst_3_rst,
	dataInArray(0) => cst_3_dataInArray_0,
	pValidArray(0) => cst_3_pValidArray_0,
	readyArray(0) => cst_3_readyArray_0,
	nReadyArray(0) => cst_3_nReadyArray_0,
	validArray(0) => cst_3_validArray_0,
	dataOutArray(0) => cst_3_dataOutArray_0
);

cst_30: entity work.Const(arch) generic map (1,1,4,4)
port map (
	clk => cst_30_clk,
	rst => cst_30_rst,
	dataInArray(0) => cst_30_dataInArray_0,
	pValidArray(0) => cst_30_pValidArray_0,
	readyArray(0) => cst_30_readyArray_0,
	nReadyArray(0) => cst_30_nReadyArray_0,
	validArray(0) => cst_30_validArray_0,
	dataOutArray(0) => cst_30_dataOutArray_0
);

phi_n1: entity work.merge(arch) generic map (2,1,4,4)
port map (
	clk => phi_n1_clk,
	rst => phi_n1_rst,
	dataInArray(0) => phi_n1_dataInArray_0,
	dataInArray(1) => phi_n1_dataInArray_1,
	pValidArray(0) => phi_n1_pValidArray_0,
	pValidArray(1) => phi_n1_pValidArray_1,
	readyArray(0) => phi_n1_readyArray_0,
	readyArray(1) => phi_n1_readyArray_1,
	nReadyArray(0) => phi_n1_nReadyArray_0,
	validArray(0) => phi_n1_validArray_0,
	dataOutArray(0) => phi_n1_dataOutArray_0
);

fork_0: entity work.fork(arch) generic map (1,2,4,4)
port map (
	clk => fork_0_clk,
	rst => fork_0_rst,
	dataInArray(0) => fork_0_dataInArray_0,
	pValidArray(0) => fork_0_pValidArray_0,
	readyArray(0) => fork_0_readyArray_0,
	nReadyArray(0) => fork_0_nReadyArray_0,
	nReadyArray(1) => fork_0_nReadyArray_1,
	validArray(0) => fork_0_validArray_0,
	validArray(1) => fork_0_validArray_1,
	dataOutArray(0) => fork_0_dataOutArray_0,
	dataOutArray(1) => fork_0_dataOutArray_1
);

fork_18: entity work.fork(arch) generic map (1,2,4,4)
port map (
	clk => fork_18_clk,
	rst => fork_18_rst,
	dataInArray(0) => fork_18_dataInArray_0,
	pValidArray(0) => fork_18_pValidArray_0,
	readyArray(0) => fork_18_readyArray_0,
	nReadyArray(0) => fork_18_nReadyArray_0,
	nReadyArray(1) => fork_18_nReadyArray_1,
	validArray(0) => fork_18_validArray_0,
	validArray(1) => fork_18_validArray_1,
	dataOutArray(0) => fork_18_dataOutArray_0,
	dataOutArray(1) => fork_18_dataOutArray_1
);

branch_3: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_3_clk,
	rst => branch_3_rst,
	dataInArray(0) => branch_3_dataInArray_0,
	Condition(0) => branch_3_dataInArray_1,
	pValidArray(0) => branch_3_pValidArray_0,
	pValidArray(1) => branch_3_pValidArray_1,
	readyArray(0) => branch_3_readyArray_0,
	readyArray(1) => branch_3_readyArray_1,
	nReadyArray(0) => branch_3_nReadyArray_0,
	nReadyArray(1) => branch_3_nReadyArray_1,
	validArray(0) => branch_3_validArray_0,
	validArray(1) => branch_3_validArray_1,
	dataOutArray(0) => branch_3_dataOutArray_0,
	dataOutArray(1) => branch_3_dataOutArray_1
);

branch_4: entity work.Branch(arch) generic map (2,2,4,4)
port map (
	clk => branch_4_clk,
	rst => branch_4_rst,
	dataInArray(0) => branch_4_dataInArray_0,
	Condition(0) => branch_4_dataInArray_1,
	pValidArray(0) => branch_4_pValidArray_0,
	pValidArray(1) => branch_4_pValidArray_1,
	readyArray(0) => branch_4_readyArray_0,
	readyArray(1) => branch_4_readyArray_1,
	nReadyArray(0) => branch_4_nReadyArray_0,
	nReadyArray(1) => branch_4_nReadyArray_1,
	validArray(0) => branch_4_validArray_0,
	validArray(1) => branch_4_validArray_1,
	dataOutArray(0) => branch_4_dataOutArray_0,
	dataOutArray(1) => branch_4_dataOutArray_1
);

branch_5: entity work.Branch(arch) generic map (2,2,4,4)
port map (
	clk => branch_5_clk,
	rst => branch_5_rst,
	dataInArray(0) => branch_5_dataInArray_0,
	Condition(0) => branch_5_dataInArray_1,
	pValidArray(0) => branch_5_pValidArray_0,
	pValidArray(1) => branch_5_pValidArray_1,
	readyArray(0) => branch_5_readyArray_0,
	readyArray(1) => branch_5_readyArray_1,
	nReadyArray(0) => branch_5_nReadyArray_0,
	nReadyArray(1) => branch_5_nReadyArray_1,
	validArray(0) => branch_5_validArray_0,
	validArray(1) => branch_5_validArray_1,
	dataOutArray(0) => branch_5_dataOutArray_0,
	dataOutArray(1) => branch_5_dataOutArray_1
);

fork_32: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => fork_32_clk,
	rst => fork_32_rst,
	dataInArray(0) => fork_32_dataInArray_0,
	pValidArray(0) => fork_32_pValidArray_0,
	readyArray(0) => fork_32_readyArray_0,
	nReadyArray(0) => fork_32_nReadyArray_0,
	nReadyArray(1) => fork_32_nReadyArray_1,
	nReadyArray(2) => fork_32_nReadyArray_2,
	nReadyArray(3) => fork_32_nReadyArray_3,
	validArray(0) => fork_32_validArray_0,
	validArray(1) => fork_32_validArray_1,
	validArray(2) => fork_32_validArray_2,
	validArray(3) => fork_32_validArray_3,
	dataOutArray(0) => fork_32_dataOutArray_0,
	dataOutArray(1) => fork_32_dataOutArray_1,
	dataOutArray(2) => fork_32_dataOutArray_2,
	dataOutArray(3) => fork_32_dataOutArray_3
);

cst_42: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_42_clk,
	rst => cst_42_rst,
	dataInArray(0) => cst_42_dataInArray_0,
	pValidArray(0) => cst_42_pValidArray_0,
	readyArray(0) => cst_42_readyArray_0,
	nReadyArray(0) => cst_42_nReadyArray_0,
	validArray(0) => cst_42_validArray_0,
	dataOutArray(0) => cst_42_dataOutArray_0
);

phiC_19: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_19_clk,
	rst => phiC_19_rst,
	dataInArray(0) => phiC_19_dataInArray_0,
	dataInArray(1) => phiC_19_dataInArray_1,
	pValidArray(0) => phiC_19_pValidArray_0,
	pValidArray(1) => phiC_19_pValidArray_1,
	readyArray(0) => phiC_19_readyArray_0,
	readyArray(1) => phiC_19_readyArray_1,
	nReadyArray(0) => phiC_19_nReadyArray_0,
	nReadyArray(1) => phiC_19_nReadyArray_1,
	validArray(0) => phiC_19_validArray_0,
	validArray(1) => phiC_19_validArray_1,
	dataOutArray(0) => phiC_19_dataOutArray_0,
	Condition(0) => phiC_19_dataOutArray_1
);

forkC_52: entity work.fork(arch) generic map (1,6,1,1)
port map (
	clk => forkC_52_clk,
	rst => forkC_52_rst,
	dataInArray(0) => forkC_52_dataInArray_0,
	pValidArray(0) => forkC_52_pValidArray_0,
	readyArray(0) => forkC_52_readyArray_0,
	nReadyArray(0) => forkC_52_nReadyArray_0,
	nReadyArray(1) => forkC_52_nReadyArray_1,
	nReadyArray(2) => forkC_52_nReadyArray_2,
	nReadyArray(3) => forkC_52_nReadyArray_3,
	nReadyArray(4) => forkC_52_nReadyArray_4,
	nReadyArray(5) => forkC_52_nReadyArray_5,
	validArray(0) => forkC_52_validArray_0,
	validArray(1) => forkC_52_validArray_1,
	validArray(2) => forkC_52_validArray_2,
	validArray(3) => forkC_52_validArray_3,
	validArray(4) => forkC_52_validArray_4,
	validArray(5) => forkC_52_validArray_5,
	dataOutArray(0) => forkC_52_dataOutArray_0,
	dataOutArray(1) => forkC_52_dataOutArray_1,
	dataOutArray(2) => forkC_52_dataOutArray_2,
	dataOutArray(3) => forkC_52_dataOutArray_3,
	dataOutArray(4) => forkC_52_dataOutArray_4,
	dataOutArray(5) => forkC_52_dataOutArray_5
);

branchC_38: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_38_clk,
	rst => branchC_38_rst,
	dataInArray(0) => branchC_38_dataInArray_0,
	Condition(0) => branchC_38_dataInArray_1,
	pValidArray(0) => branchC_38_pValidArray_0,
	pValidArray(1) => branchC_38_pValidArray_1,
	readyArray(0) => branchC_38_readyArray_0,
	readyArray(1) => branchC_38_readyArray_1,
	nReadyArray(0) => branchC_38_nReadyArray_0,
	nReadyArray(1) => branchC_38_nReadyArray_1,
	validArray(0) => branchC_38_validArray_0,
	validArray(1) => branchC_38_validArray_1,
	dataOutArray(0) => branchC_38_dataOutArray_0,
	dataOutArray(1) => branchC_38_dataOutArray_1
);

source_18: entity work.source(arch) generic map (0,1,32,4)
port map (
	clk => source_18_clk,
	rst => source_18_rst,
	nReadyArray(0) => source_18_nReadyArray_0,
	validArray(0) => source_18_validArray_0,
	dataOutArray(0) => source_18_dataOutArray_0
);

Buffer_42: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_42_clk,
	rst => Buffer_42_rst,
	dataInArray(0) => Buffer_42_dataInArray_0,
	pValidArray(0) => Buffer_42_pValidArray_0,
	readyArray(0) => Buffer_42_readyArray_0,
	nReadyArray(0) => Buffer_42_nReadyArray_0,
	validArray(0) => Buffer_42_validArray_0,
	dataOutArray(0) => Buffer_42_dataOutArray_0
);

phi_8: entity work.Mux(arch) generic map (3,1,4,4,1)
port map (
	clk => phi_8_clk,
	rst => phi_8_rst,
	Condition(0) => phi_8_dataInArray_0,
	dataInArray(0) => phi_8_dataInArray_1,
	dataInArray(1) => phi_8_dataInArray_2,
	pValidArray(0) => phi_8_pValidArray_0,
	pValidArray(1) => phi_8_pValidArray_1,
	pValidArray(2) => phi_8_pValidArray_2,
	readyArray(0) => phi_8_readyArray_0,
	readyArray(1) => phi_8_readyArray_1,
	readyArray(2) => phi_8_readyArray_2,
	nReadyArray(0) => phi_8_nReadyArray_0,
	validArray(0) => phi_8_validArray_0,
	dataOutArray(0) => phi_8_dataOutArray_0
);

zext_9: entity work.zext_op(arch) generic map (1,1,4,4)
port map (
	clk => zext_9_clk,
	rst => zext_9_rst,
	dataInArray(0) => zext_9_dataInArray_0,
	pValidArray(0) => zext_9_pValidArray_0,
	readyArray(0) => zext_9_readyArray_0,
	nReadyArray(0) => zext_9_nReadyArray_0,
	validArray(0) => zext_9_validArray_0,
	dataOutArray(0) => zext_9_dataOutArray_0
);

zext_10: entity work.zext_op(arch) generic map (1,1,4,4)
port map (
	clk => zext_10_clk,
	rst => zext_10_rst,
	dataInArray(0) => zext_10_dataInArray_0,
	pValidArray(0) => zext_10_pValidArray_0,
	readyArray(0) => zext_10_readyArray_0,
	nReadyArray(0) => zext_10_nReadyArray_0,
	validArray(0) => zext_10_validArray_0,
	dataOutArray(0) => zext_10_dataOutArray_0
);

getelementptr_11: entity work.getelementptr_op(arch) generic map (3,1,32,32,1)
port map (
	clk => getelementptr_11_clk,
	rst => getelementptr_11_rst,
	dataInArray(0) => getelementptr_11_dataInArray_0,
	dataInArray(1) => getelementptr_11_dataInArray_1,
	dataInArray(2) => getelementptr_11_dataInArray_2,
	pValidArray(0) => getelementptr_11_pValidArray_0,
	pValidArray(1) => getelementptr_11_pValidArray_1,
	pValidArray(2) => getelementptr_11_pValidArray_2,
	readyArray(0) => getelementptr_11_readyArray_0,
	readyArray(1) => getelementptr_11_readyArray_1,
	readyArray(2) => getelementptr_11_readyArray_2,
	nReadyArray(0) => getelementptr_11_nReadyArray_0,
	validArray(0) => getelementptr_11_validArray_0,
	dataOutArray(0) => getelementptr_11_dataOutArray_0
);

load_12: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_12_clk,
	rst => load_12_rst,
	dataInArray(0) => load_12_dataInArray_0,
	input_addr => load_12_dataInArray_1,
	pValidArray(0) => load_12_pValidArray_0,
	pValidArray(1) => load_12_pValidArray_1,
	readyArray(0) => load_12_readyArray_0,
	readyArray(1) => load_12_readyArray_1,
	nReadyArray(0) => load_12_nReadyArray_0,
	nReadyArray(1) => load_12_nReadyArray_1,
	validArray(0) => load_12_validArray_0,
	validArray(1) => load_12_validArray_1,
	dataOutArray(0) => load_12_dataOutArray_0,
	output_addr => load_12_dataOutArray_1
);

zext_13: entity work.zext_op(arch) generic map (1,1,4,4)
port map (
	clk => zext_13_clk,
	rst => zext_13_rst,
	dataInArray(0) => zext_13_dataInArray_0,
	pValidArray(0) => zext_13_pValidArray_0,
	readyArray(0) => zext_13_readyArray_0,
	nReadyArray(0) => zext_13_nReadyArray_0,
	validArray(0) => zext_13_validArray_0,
	dataOutArray(0) => zext_13_dataOutArray_0
);

zext_14: entity work.zext_op(arch) generic map (1,1,4,4)
port map (
	clk => zext_14_clk,
	rst => zext_14_rst,
	dataInArray(0) => zext_14_dataInArray_0,
	pValidArray(0) => zext_14_pValidArray_0,
	readyArray(0) => zext_14_readyArray_0,
	nReadyArray(0) => zext_14_nReadyArray_0,
	validArray(0) => zext_14_validArray_0,
	dataOutArray(0) => zext_14_dataOutArray_0
);

getelementptr_15: entity work.getelementptr_op(arch) generic map (3,1,32,32,1)
port map (
	clk => getelementptr_15_clk,
	rst => getelementptr_15_rst,
	dataInArray(0) => getelementptr_15_dataInArray_0,
	dataInArray(1) => getelementptr_15_dataInArray_1,
	dataInArray(2) => getelementptr_15_dataInArray_2,
	pValidArray(0) => getelementptr_15_pValidArray_0,
	pValidArray(1) => getelementptr_15_pValidArray_1,
	pValidArray(2) => getelementptr_15_pValidArray_2,
	readyArray(0) => getelementptr_15_readyArray_0,
	readyArray(1) => getelementptr_15_readyArray_1,
	readyArray(2) => getelementptr_15_readyArray_2,
	nReadyArray(0) => getelementptr_15_nReadyArray_0,
	validArray(0) => getelementptr_15_validArray_0,
	dataOutArray(0) => getelementptr_15_dataOutArray_0
);

load_16: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_16_clk,
	rst => load_16_rst,
	dataInArray(0) => load_16_dataInArray_0,
	input_addr => load_16_dataInArray_1,
	pValidArray(0) => load_16_pValidArray_0,
	pValidArray(1) => load_16_pValidArray_1,
	readyArray(0) => load_16_readyArray_0,
	readyArray(1) => load_16_readyArray_1,
	nReadyArray(0) => load_16_nReadyArray_0,
	nReadyArray(1) => load_16_nReadyArray_1,
	validArray(0) => load_16_validArray_0,
	validArray(1) => load_16_validArray_1,
	dataOutArray(0) => load_16_dataOutArray_0,
	output_addr => load_16_dataOutArray_1
);

mul_17: entity work.mul_op(arch) generic map (2,1,32,32)
port map (
	clk => mul_17_clk,
	rst => mul_17_rst,
	dataInArray(0) => mul_17_dataInArray_0,
	dataInArray(1) => mul_17_dataInArray_1,
	pValidArray(0) => mul_17_pValidArray_0,
	pValidArray(1) => mul_17_pValidArray_1,
	readyArray(0) => mul_17_readyArray_0,
	readyArray(1) => mul_17_readyArray_1,
	nReadyArray(0) => mul_17_nReadyArray_0,
	validArray(0) => mul_17_validArray_0,
	dataOutArray(0) => mul_17_dataOutArray_0
);

zext_18: entity work.zext_op(arch) generic map (1,1,4,4)
port map (
	clk => zext_18_clk,
	rst => zext_18_rst,
	dataInArray(0) => zext_18_dataInArray_0,
	pValidArray(0) => zext_18_pValidArray_0,
	readyArray(0) => zext_18_readyArray_0,
	nReadyArray(0) => zext_18_nReadyArray_0,
	validArray(0) => zext_18_validArray_0,
	dataOutArray(0) => zext_18_dataOutArray_0
);

zext_19: entity work.zext_op(arch) generic map (1,1,4,4)
port map (
	clk => zext_19_clk,
	rst => zext_19_rst,
	dataInArray(0) => zext_19_dataInArray_0,
	pValidArray(0) => zext_19_pValidArray_0,
	readyArray(0) => zext_19_readyArray_0,
	nReadyArray(0) => zext_19_nReadyArray_0,
	validArray(0) => zext_19_validArray_0,
	dataOutArray(0) => zext_19_dataOutArray_0
);

getelementptr_20: entity work.getelementptr_op(arch) generic map (3,1,32,32,1)
port map (
	clk => getelementptr_20_clk,
	rst => getelementptr_20_rst,
	dataInArray(0) => getelementptr_20_dataInArray_0,
	dataInArray(1) => getelementptr_20_dataInArray_1,
	dataInArray(2) => getelementptr_20_dataInArray_2,
	pValidArray(0) => getelementptr_20_pValidArray_0,
	pValidArray(1) => getelementptr_20_pValidArray_1,
	pValidArray(2) => getelementptr_20_pValidArray_2,
	readyArray(0) => getelementptr_20_readyArray_0,
	readyArray(1) => getelementptr_20_readyArray_1,
	readyArray(2) => getelementptr_20_readyArray_2,
	nReadyArray(0) => getelementptr_20_nReadyArray_0,
	validArray(0) => getelementptr_20_validArray_0,
	dataOutArray(0) => getelementptr_20_dataOutArray_0
);

load_21: entity work.lsq_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_21_clk,
	rst => load_21_rst,
	dataInArray(0) => load_21_dataInArray_0,
	input_addr => load_21_dataInArray_1,
	pValidArray(0) => load_21_pValidArray_0,
	pValidArray(1) => load_21_pValidArray_1,
	readyArray(0) => load_21_readyArray_0,
	readyArray(1) => load_21_readyArray_1,
	nReadyArray(0) => load_21_nReadyArray_0,
	nReadyArray(1) => load_21_nReadyArray_1,
	validArray(0) => load_21_validArray_0,
	validArray(1) => load_21_validArray_1,
	dataOutArray(0) => load_21_dataOutArray_0,
	output_addr => load_21_dataOutArray_1
);

add_22: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_22_clk,
	rst => add_22_rst,
	dataInArray(0) => add_22_dataInArray_0,
	dataInArray(1) => add_22_dataInArray_1,
	pValidArray(0) => add_22_pValidArray_0,
	pValidArray(1) => add_22_pValidArray_1,
	readyArray(0) => add_22_readyArray_0,
	readyArray(1) => add_22_readyArray_1,
	nReadyArray(0) => add_22_nReadyArray_0,
	validArray(0) => add_22_validArray_0,
	dataOutArray(0) => add_22_dataOutArray_0
);

store_1: entity work.lsq_store_op(arch) generic map (2,2,32,32)
port map (
	clk => store_1_clk,
	rst => store_1_rst,
	dataInArray(0) => store_1_dataInArray_0,
	input_addr => store_1_dataInArray_1,
	pValidArray(0) => store_1_pValidArray_0,
	pValidArray(1) => store_1_pValidArray_1,
	readyArray(0) => store_1_readyArray_0,
	readyArray(1) => store_1_readyArray_1,
	nReadyArray(0) => store_1_nReadyArray_0,
	nReadyArray(1) => store_1_nReadyArray_1,
	validArray(0) => store_1_validArray_0,
	validArray(1) => store_1_validArray_1,
	dataOutArray(0) => store_1_dataOutArray_0,
	output_addr => store_1_dataOutArray_1
);

cst_4: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_4_clk,
	rst => cst_4_rst,
	dataInArray(0) => cst_4_dataInArray_0,
	pValidArray(0) => cst_4_pValidArray_0,
	readyArray(0) => cst_4_readyArray_0,
	nReadyArray(0) => cst_4_nReadyArray_0,
	validArray(0) => cst_4_validArray_0,
	dataOutArray(0) => cst_4_dataOutArray_0
);

add_23: entity work.add_op(arch) generic map (2,1,4,4)
port map (
	clk => add_23_clk,
	rst => add_23_rst,
	dataInArray(0) => add_23_dataInArray_0,
	dataInArray(1) => add_23_dataInArray_1,
	pValidArray(0) => add_23_pValidArray_0,
	pValidArray(1) => add_23_pValidArray_1,
	readyArray(0) => add_23_readyArray_0,
	readyArray(1) => add_23_readyArray_1,
	nReadyArray(0) => add_23_nReadyArray_0,
	validArray(0) => add_23_validArray_0,
	dataOutArray(0) => add_23_dataOutArray_0
);

cst_5: entity work.Const(arch) generic map (1,1,4,4)
port map (
	clk => cst_5_clk,
	rst => cst_5_rst,
	dataInArray(0) => cst_5_dataInArray_0,
	pValidArray(0) => cst_5_pValidArray_0,
	readyArray(0) => cst_5_readyArray_0,
	nReadyArray(0) => cst_5_nReadyArray_0,
	validArray(0) => cst_5_validArray_0,
	dataOutArray(0) => cst_5_dataOutArray_0
);

icmp_24: entity work.icmp_ult_op(arch) generic map (2,1,4,1)
port map (
	clk => icmp_24_clk,
	rst => icmp_24_rst,
	dataInArray(0) => icmp_24_dataInArray_0,
	dataInArray(1) => icmp_24_dataInArray_1,
	pValidArray(0) => icmp_24_pValidArray_0,
	pValidArray(1) => icmp_24_pValidArray_1,
	readyArray(0) => icmp_24_readyArray_0,
	readyArray(1) => icmp_24_readyArray_1,
	nReadyArray(0) => icmp_24_nReadyArray_0,
	validArray(0) => icmp_24_validArray_0,
	dataOutArray(0) => icmp_24_dataOutArray_0
);

cst_31: entity work.Const(arch) generic map (1,1,4,4)
port map (
	clk => cst_31_clk,
	rst => cst_31_rst,
	dataInArray(0) => cst_31_dataInArray_0,
	pValidArray(0) => cst_31_pValidArray_0,
	readyArray(0) => cst_31_readyArray_0,
	nReadyArray(0) => cst_31_nReadyArray_0,
	validArray(0) => cst_31_validArray_0,
	dataOutArray(0) => cst_31_dataOutArray_0
);

cst_32: entity work.Const(arch) generic map (1,1,4,4)
port map (
	clk => cst_32_clk,
	rst => cst_32_rst,
	dataInArray(0) => cst_32_dataInArray_0,
	pValidArray(0) => cst_32_pValidArray_0,
	readyArray(0) => cst_32_readyArray_0,
	nReadyArray(0) => cst_32_nReadyArray_0,
	validArray(0) => cst_32_validArray_0,
	dataOutArray(0) => cst_32_dataOutArray_0
);

cst_33: entity work.Const(arch) generic map (1,1,4,4)
port map (
	clk => cst_33_clk,
	rst => cst_33_rst,
	dataInArray(0) => cst_33_dataInArray_0,
	pValidArray(0) => cst_33_pValidArray_0,
	readyArray(0) => cst_33_readyArray_0,
	nReadyArray(0) => cst_33_nReadyArray_0,
	validArray(0) => cst_33_validArray_0,
	dataOutArray(0) => cst_33_dataOutArray_0
);

phi_n4: entity work.merge(arch) generic map (2,1,4,4)
port map (
	clk => phi_n4_clk,
	rst => phi_n4_rst,
	dataInArray(0) => phi_n4_dataInArray_0,
	dataInArray(1) => phi_n4_dataInArray_1,
	pValidArray(0) => phi_n4_pValidArray_0,
	pValidArray(1) => phi_n4_pValidArray_1,
	readyArray(0) => phi_n4_readyArray_0,
	readyArray(1) => phi_n4_readyArray_1,
	nReadyArray(0) => phi_n4_nReadyArray_0,
	validArray(0) => phi_n4_validArray_0,
	dataOutArray(0) => phi_n4_dataOutArray_0
);

phi_n5: entity work.merge(arch) generic map (2,1,4,4)
port map (
	clk => phi_n5_clk,
	rst => phi_n5_rst,
	dataInArray(0) => phi_n5_dataInArray_0,
	dataInArray(1) => phi_n5_dataInArray_1,
	pValidArray(0) => phi_n5_pValidArray_0,
	pValidArray(1) => phi_n5_pValidArray_1,
	readyArray(0) => phi_n5_readyArray_0,
	readyArray(1) => phi_n5_readyArray_1,
	nReadyArray(0) => phi_n5_nReadyArray_0,
	validArray(0) => phi_n5_validArray_0,
	dataOutArray(0) => phi_n5_dataOutArray_0
);

fork_1: entity work.fork(arch) generic map (1,3,4,4)
port map (
	clk => fork_1_clk,
	rst => fork_1_rst,
	dataInArray(0) => fork_1_dataInArray_0,
	pValidArray(0) => fork_1_pValidArray_0,
	readyArray(0) => fork_1_readyArray_0,
	nReadyArray(0) => fork_1_nReadyArray_0,
	nReadyArray(1) => fork_1_nReadyArray_1,
	nReadyArray(2) => fork_1_nReadyArray_2,
	validArray(0) => fork_1_validArray_0,
	validArray(1) => fork_1_validArray_1,
	validArray(2) => fork_1_validArray_2,
	dataOutArray(0) => fork_1_dataOutArray_0,
	dataOutArray(1) => fork_1_dataOutArray_1,
	dataOutArray(2) => fork_1_dataOutArray_2
);

fork_2: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_2_clk,
	rst => fork_2_rst,
	dataInArray(0) => fork_2_dataInArray_0,
	pValidArray(0) => fork_2_pValidArray_0,
	readyArray(0) => fork_2_readyArray_0,
	nReadyArray(0) => fork_2_nReadyArray_0,
	nReadyArray(1) => fork_2_nReadyArray_1,
	validArray(0) => fork_2_validArray_0,
	validArray(1) => fork_2_validArray_1,
	dataOutArray(0) => fork_2_dataOutArray_0,
	dataOutArray(1) => fork_2_dataOutArray_1
);

fork_3: entity work.fork(arch) generic map (1,2,4,4)
port map (
	clk => fork_3_clk,
	rst => fork_3_rst,
	dataInArray(0) => fork_3_dataInArray_0,
	pValidArray(0) => fork_3_pValidArray_0,
	readyArray(0) => fork_3_readyArray_0,
	nReadyArray(0) => fork_3_nReadyArray_0,
	nReadyArray(1) => fork_3_nReadyArray_1,
	validArray(0) => fork_3_validArray_0,
	validArray(1) => fork_3_validArray_1,
	dataOutArray(0) => fork_3_dataOutArray_0,
	dataOutArray(1) => fork_3_dataOutArray_1
);

fork_20: entity work.fork(arch) generic map (1,3,4,4)
port map (
	clk => fork_20_clk,
	rst => fork_20_rst,
	dataInArray(0) => fork_20_dataInArray_0,
	pValidArray(0) => fork_20_pValidArray_0,
	readyArray(0) => fork_20_readyArray_0,
	nReadyArray(0) => fork_20_nReadyArray_0,
	nReadyArray(1) => fork_20_nReadyArray_1,
	nReadyArray(2) => fork_20_nReadyArray_2,
	validArray(0) => fork_20_validArray_0,
	validArray(1) => fork_20_validArray_1,
	validArray(2) => fork_20_validArray_2,
	dataOutArray(0) => fork_20_dataOutArray_0,
	dataOutArray(1) => fork_20_dataOutArray_1,
	dataOutArray(2) => fork_20_dataOutArray_2
);

fork_21: entity work.fork(arch) generic map (1,3,4,4)
port map (
	clk => fork_21_clk,
	rst => fork_21_rst,
	dataInArray(0) => fork_21_dataInArray_0,
	pValidArray(0) => fork_21_pValidArray_0,
	readyArray(0) => fork_21_readyArray_0,
	nReadyArray(0) => fork_21_nReadyArray_0,
	nReadyArray(1) => fork_21_nReadyArray_1,
	nReadyArray(2) => fork_21_nReadyArray_2,
	validArray(0) => fork_21_validArray_0,
	validArray(1) => fork_21_validArray_1,
	validArray(2) => fork_21_validArray_2,
	dataOutArray(0) => fork_21_dataOutArray_0,
	dataOutArray(1) => fork_21_dataOutArray_1,
	dataOutArray(2) => fork_21_dataOutArray_2
);

branch_6: entity work.Branch(arch) generic map (2,2,4,4)
port map (
	clk => branch_6_clk,
	rst => branch_6_rst,
	dataInArray(0) => branch_6_dataInArray_0,
	Condition(0) => branch_6_dataInArray_1,
	pValidArray(0) => branch_6_pValidArray_0,
	pValidArray(1) => branch_6_pValidArray_1,
	readyArray(0) => branch_6_readyArray_0,
	readyArray(1) => branch_6_readyArray_1,
	nReadyArray(0) => branch_6_nReadyArray_0,
	nReadyArray(1) => branch_6_nReadyArray_1,
	validArray(0) => branch_6_validArray_0,
	validArray(1) => branch_6_validArray_1,
	dataOutArray(0) => branch_6_dataOutArray_0,
	dataOutArray(1) => branch_6_dataOutArray_1
);

branch_7: entity work.Branch(arch) generic map (2,2,4,4)
port map (
	clk => branch_7_clk,
	rst => branch_7_rst,
	dataInArray(0) => branch_7_dataInArray_0,
	Condition(0) => branch_7_dataInArray_1,
	pValidArray(0) => branch_7_pValidArray_0,
	pValidArray(1) => branch_7_pValidArray_1,
	readyArray(0) => branch_7_readyArray_0,
	readyArray(1) => branch_7_readyArray_1,
	nReadyArray(0) => branch_7_nReadyArray_0,
	nReadyArray(1) => branch_7_nReadyArray_1,
	validArray(0) => branch_7_validArray_0,
	validArray(1) => branch_7_validArray_1,
	dataOutArray(0) => branch_7_dataOutArray_0,
	dataOutArray(1) => branch_7_dataOutArray_1
);

branch_8: entity work.Branch(arch) generic map (2,2,4,4)
port map (
	clk => branch_8_clk,
	rst => branch_8_rst,
	dataInArray(0) => branch_8_dataInArray_0,
	Condition(0) => branch_8_dataInArray_1,
	pValidArray(0) => branch_8_pValidArray_0,
	pValidArray(1) => branch_8_pValidArray_1,
	readyArray(0) => branch_8_readyArray_0,
	readyArray(1) => branch_8_readyArray_1,
	nReadyArray(0) => branch_8_nReadyArray_0,
	nReadyArray(1) => branch_8_nReadyArray_1,
	validArray(0) => branch_8_validArray_0,
	validArray(1) => branch_8_validArray_1,
	dataOutArray(0) => branch_8_dataOutArray_0,
	dataOutArray(1) => branch_8_dataOutArray_1
);

fork_33: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => fork_33_clk,
	rst => fork_33_rst,
	dataInArray(0) => fork_33_dataInArray_0,
	pValidArray(0) => fork_33_pValidArray_0,
	readyArray(0) => fork_33_readyArray_0,
	nReadyArray(0) => fork_33_nReadyArray_0,
	nReadyArray(1) => fork_33_nReadyArray_1,
	nReadyArray(2) => fork_33_nReadyArray_2,
	nReadyArray(3) => fork_33_nReadyArray_3,
	validArray(0) => fork_33_validArray_0,
	validArray(1) => fork_33_validArray_1,
	validArray(2) => fork_33_validArray_2,
	validArray(3) => fork_33_validArray_3,
	dataOutArray(0) => fork_33_dataOutArray_0,
	dataOutArray(1) => fork_33_dataOutArray_1,
	dataOutArray(2) => fork_33_dataOutArray_2,
	dataOutArray(3) => fork_33_dataOutArray_3
);

cst_43: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_43_clk,
	rst => cst_43_rst,
	dataInArray(0) => cst_43_dataInArray_0,
	pValidArray(0) => cst_43_pValidArray_0,
	readyArray(0) => cst_43_readyArray_0,
	nReadyArray(0) => cst_43_nReadyArray_0,
	validArray(0) => cst_43_validArray_0,
	dataOutArray(0) => cst_43_dataOutArray_0
);

phiC_20: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_20_clk,
	rst => phiC_20_rst,
	dataInArray(0) => phiC_20_dataInArray_0,
	dataInArray(1) => phiC_20_dataInArray_1,
	pValidArray(0) => phiC_20_pValidArray_0,
	pValidArray(1) => phiC_20_pValidArray_1,
	readyArray(0) => phiC_20_readyArray_0,
	readyArray(1) => phiC_20_readyArray_1,
	nReadyArray(0) => phiC_20_nReadyArray_0,
	nReadyArray(1) => phiC_20_nReadyArray_1,
	validArray(0) => phiC_20_validArray_0,
	validArray(1) => phiC_20_validArray_1,
	dataOutArray(0) => phiC_20_dataOutArray_0,
	Condition(0) => phiC_20_dataOutArray_1
);

forkC_53: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => forkC_53_clk,
	rst => forkC_53_rst,
	dataInArray(0) => forkC_53_dataInArray_0,
	pValidArray(0) => forkC_53_pValidArray_0,
	readyArray(0) => forkC_53_readyArray_0,
	nReadyArray(0) => forkC_53_nReadyArray_0,
	nReadyArray(1) => forkC_53_nReadyArray_1,
	nReadyArray(2) => forkC_53_nReadyArray_2,
	validArray(0) => forkC_53_validArray_0,
	validArray(1) => forkC_53_validArray_1,
	validArray(2) => forkC_53_validArray_2,
	dataOutArray(0) => forkC_53_dataOutArray_0,
	dataOutArray(1) => forkC_53_dataOutArray_1,
	dataOutArray(2) => forkC_53_dataOutArray_2
);

branchC_39: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_39_clk,
	rst => branchC_39_rst,
	dataInArray(0) => branchC_39_dataInArray_0,
	Condition(0) => branchC_39_dataInArray_1,
	pValidArray(0) => branchC_39_pValidArray_0,
	pValidArray(1) => branchC_39_pValidArray_1,
	readyArray(0) => branchC_39_readyArray_0,
	readyArray(1) => branchC_39_readyArray_1,
	nReadyArray(0) => branchC_39_nReadyArray_0,
	nReadyArray(1) => branchC_39_nReadyArray_1,
	validArray(0) => branchC_39_validArray_0,
	validArray(1) => branchC_39_validArray_1,
	dataOutArray(0) => branchC_39_dataOutArray_0,
	dataOutArray(1) => branchC_39_dataOutArray_1
);

source_0: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_0_clk,
	rst => source_0_rst,
	nReadyArray(0) => source_0_nReadyArray_0,
	validArray(0) => source_0_validArray_0,
	dataOutArray(0) => source_0_dataOutArray_0
);

source_1: entity work.source(arch) generic map (0,1,32,4)
port map (
	clk => source_1_clk,
	rst => source_1_rst,
	nReadyArray(0) => source_1_nReadyArray_0,
	validArray(0) => source_1_validArray_0,
	dataOutArray(0) => source_1_dataOutArray_0
);

source_19: entity work.source(arch) generic map (0,1,32,4)
port map (
	clk => source_19_clk,
	rst => source_19_rst,
	nReadyArray(0) => source_19_nReadyArray_0,
	validArray(0) => source_19_validArray_0,
	dataOutArray(0) => source_19_dataOutArray_0
);

source_20: entity work.source(arch) generic map (0,1,32,4)
port map (
	clk => source_20_clk,
	rst => source_20_rst,
	nReadyArray(0) => source_20_nReadyArray_0,
	validArray(0) => source_20_validArray_0,
	dataOutArray(0) => source_20_dataOutArray_0
);

source_21: entity work.source(arch) generic map (0,1,32,4)
port map (
	clk => source_21_clk,
	rst => source_21_rst,
	nReadyArray(0) => source_21_nReadyArray_0,
	validArray(0) => source_21_validArray_0,
	dataOutArray(0) => source_21_dataOutArray_0
);

Buffer_2: entity work.TEHB(arch) generic map (1,1,4,4)
port map (
	clk => Buffer_2_clk,
	rst => Buffer_2_rst,
	dataInArray(0) => Buffer_2_dataInArray_0,
	pValidArray(0) => Buffer_2_pValidArray_0,
	readyArray(0) => Buffer_2_readyArray_0,
	nReadyArray(0) => Buffer_2_nReadyArray_0,
	validArray(0) => Buffer_2_validArray_0,
	dataOutArray(0) => Buffer_2_dataOutArray_0
);

Buffer_7: entity work.elasticBuffer(arch) generic map (1,1,4,4)
port map (
	clk => Buffer_7_clk,
	rst => Buffer_7_rst,
	dataInArray(0) => Buffer_7_dataInArray_0,
	pValidArray(0) => Buffer_7_pValidArray_0,
	readyArray(0) => Buffer_7_readyArray_0,
	nReadyArray(0) => Buffer_7_nReadyArray_0,
	validArray(0) => Buffer_7_validArray_0,
	dataOutArray(0) => Buffer_7_dataOutArray_0
);

Buffer_8: entity work.elasticBuffer(arch) generic map (1,1,4,4)
port map (
	clk => Buffer_8_clk,
	rst => Buffer_8_rst,
	dataInArray(0) => Buffer_8_dataInArray_0,
	pValidArray(0) => Buffer_8_pValidArray_0,
	readyArray(0) => Buffer_8_readyArray_0,
	nReadyArray(0) => Buffer_8_nReadyArray_0,
	validArray(0) => Buffer_8_validArray_0,
	dataOutArray(0) => Buffer_8_dataOutArray_0
);

Buffer_12: entity work.TEHB(arch) generic map (1,1,4,4)
port map (
	clk => Buffer_12_clk,
	rst => Buffer_12_rst,
	dataInArray(0) => Buffer_12_dataInArray_0,
	pValidArray(0) => Buffer_12_pValidArray_0,
	readyArray(0) => Buffer_12_readyArray_0,
	nReadyArray(0) => Buffer_12_nReadyArray_0,
	validArray(0) => Buffer_12_validArray_0,
	dataOutArray(0) => Buffer_12_dataOutArray_0
);

Buffer_13: entity work.TEHB(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_13_clk,
	rst => Buffer_13_rst,
	dataInArray(0) => Buffer_13_dataInArray_0,
	pValidArray(0) => Buffer_13_pValidArray_0,
	readyArray(0) => Buffer_13_readyArray_0,
	nReadyArray(0) => Buffer_13_nReadyArray_0,
	validArray(0) => Buffer_13_validArray_0,
	dataOutArray(0) => Buffer_13_dataOutArray_0
);

Buffer_18: entity work.TEHB(arch) generic map (1,1,4,4)
port map (
	clk => Buffer_18_clk,
	rst => Buffer_18_rst,
	dataInArray(0) => Buffer_18_dataInArray_0,
	pValidArray(0) => Buffer_18_pValidArray_0,
	readyArray(0) => Buffer_18_readyArray_0,
	nReadyArray(0) => Buffer_18_nReadyArray_0,
	validArray(0) => Buffer_18_validArray_0,
	dataOutArray(0) => Buffer_18_dataOutArray_0
);

Buffer_19: entity work.TEHB(arch) generic map (1,1,4,4)
port map (
	clk => Buffer_19_clk,
	rst => Buffer_19_rst,
	dataInArray(0) => Buffer_19_dataInArray_0,
	pValidArray(0) => Buffer_19_pValidArray_0,
	readyArray(0) => Buffer_19_readyArray_0,
	nReadyArray(0) => Buffer_19_nReadyArray_0,
	validArray(0) => Buffer_19_validArray_0,
	dataOutArray(0) => Buffer_19_dataOutArray_0
);

Buffer_25: entity work.elasticBuffer(arch) generic map (1,1,4,4)
port map (
	clk => Buffer_25_clk,
	rst => Buffer_25_rst,
	dataInArray(0) => Buffer_25_dataInArray_0,
	pValidArray(0) => Buffer_25_pValidArray_0,
	readyArray(0) => Buffer_25_readyArray_0,
	nReadyArray(0) => Buffer_25_nReadyArray_0,
	validArray(0) => Buffer_25_validArray_0,
	dataOutArray(0) => Buffer_25_dataOutArray_0
);

Buffer_26: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_26_clk,
	rst => Buffer_26_rst,
	dataInArray(0) => Buffer_26_dataInArray_0,
	pValidArray(0) => Buffer_26_pValidArray_0,
	readyArray(0) => Buffer_26_readyArray_0,
	nReadyArray(0) => Buffer_26_nReadyArray_0,
	validArray(0) => Buffer_26_validArray_0,
	dataOutArray(0) => Buffer_26_dataOutArray_0
);

Buffer_27: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_27_clk,
	rst => Buffer_27_rst,
	dataInArray(0) => Buffer_27_dataInArray_0,
	pValidArray(0) => Buffer_27_pValidArray_0,
	readyArray(0) => Buffer_27_readyArray_0,
	nReadyArray(0) => Buffer_27_nReadyArray_0,
	validArray(0) => Buffer_27_validArray_0,
	dataOutArray(0) => Buffer_27_dataOutArray_0
);

Buffer_28: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_28_clk,
	rst => Buffer_28_rst,
	dataInArray(0) => Buffer_28_dataInArray_0,
	pValidArray(0) => Buffer_28_pValidArray_0,
	readyArray(0) => Buffer_28_readyArray_0,
	nReadyArray(0) => Buffer_28_nReadyArray_0,
	validArray(0) => Buffer_28_validArray_0,
	dataOutArray(0) => Buffer_28_dataOutArray_0
);

Buffer_43: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_43_clk,
	rst => Buffer_43_rst,
	dataInArray(0) => Buffer_43_dataInArray_0,
	pValidArray(0) => Buffer_43_pValidArray_0,
	readyArray(0) => Buffer_43_readyArray_0,
	nReadyArray(0) => Buffer_43_nReadyArray_0,
	validArray(0) => Buffer_43_validArray_0,
	dataOutArray(0) => Buffer_43_dataOutArray_0
);

cst_6: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_6_clk,
	rst => cst_6_rst,
	dataInArray(0) => cst_6_dataInArray_0,
	pValidArray(0) => cst_6_pValidArray_0,
	readyArray(0) => cst_6_readyArray_0,
	nReadyArray(0) => cst_6_nReadyArray_0,
	validArray(0) => cst_6_validArray_0,
	dataOutArray(0) => cst_6_dataOutArray_0
);

add_26: entity work.add_op(arch) generic map (2,1,4,4)
port map (
	clk => add_26_clk,
	rst => add_26_rst,
	dataInArray(0) => add_26_dataInArray_0,
	dataInArray(1) => add_26_dataInArray_1,
	pValidArray(0) => add_26_pValidArray_0,
	pValidArray(1) => add_26_pValidArray_1,
	readyArray(0) => add_26_readyArray_0,
	readyArray(1) => add_26_readyArray_1,
	nReadyArray(0) => add_26_nReadyArray_0,
	validArray(0) => add_26_validArray_0,
	dataOutArray(0) => add_26_dataOutArray_0
);

cst_7: entity work.Const(arch) generic map (1,1,4,4)
port map (
	clk => cst_7_clk,
	rst => cst_7_rst,
	dataInArray(0) => cst_7_dataInArray_0,
	pValidArray(0) => cst_7_pValidArray_0,
	readyArray(0) => cst_7_readyArray_0,
	nReadyArray(0) => cst_7_nReadyArray_0,
	validArray(0) => cst_7_validArray_0,
	dataOutArray(0) => cst_7_dataOutArray_0
);

icmp_27: entity work.icmp_ult_op(arch) generic map (2,1,4,1)
port map (
	clk => icmp_27_clk,
	rst => icmp_27_rst,
	dataInArray(0) => icmp_27_dataInArray_0,
	dataInArray(1) => icmp_27_dataInArray_1,
	pValidArray(0) => icmp_27_pValidArray_0,
	pValidArray(1) => icmp_27_pValidArray_1,
	readyArray(0) => icmp_27_readyArray_0,
	readyArray(1) => icmp_27_readyArray_1,
	nReadyArray(0) => icmp_27_nReadyArray_0,
	validArray(0) => icmp_27_validArray_0,
	dataOutArray(0) => icmp_27_dataOutArray_0
);

phi_n2: entity work.merge(arch) generic map (1,1,4,4)
port map (
	clk => phi_n2_clk,
	rst => phi_n2_rst,
	dataInArray(0) => phi_n2_dataInArray_0,
	pValidArray(0) => phi_n2_pValidArray_0,
	readyArray(0) => phi_n2_readyArray_0,
	nReadyArray(0) => phi_n2_nReadyArray_0,
	validArray(0) => phi_n2_validArray_0,
	dataOutArray(0) => phi_n2_dataOutArray_0
);

phi_n3: entity work.merge(arch) generic map (1,1,4,4)
port map (
	clk => phi_n3_clk,
	rst => phi_n3_rst,
	dataInArray(0) => phi_n3_dataInArray_0,
	pValidArray(0) => phi_n3_pValidArray_0,
	readyArray(0) => phi_n3_readyArray_0,
	nReadyArray(0) => phi_n3_nReadyArray_0,
	validArray(0) => phi_n3_validArray_0,
	dataOutArray(0) => phi_n3_dataOutArray_0
);

fork_4: entity work.fork(arch) generic map (1,2,4,4)
port map (
	clk => fork_4_clk,
	rst => fork_4_rst,
	dataInArray(0) => fork_4_dataInArray_0,
	pValidArray(0) => fork_4_pValidArray_0,
	readyArray(0) => fork_4_readyArray_0,
	nReadyArray(0) => fork_4_nReadyArray_0,
	nReadyArray(1) => fork_4_nReadyArray_1,
	validArray(0) => fork_4_validArray_0,
	validArray(1) => fork_4_validArray_1,
	dataOutArray(0) => fork_4_dataOutArray_0,
	dataOutArray(1) => fork_4_dataOutArray_1
);

branch_9: entity work.Branch(arch) generic map (2,2,4,4)
port map (
	clk => branch_9_clk,
	rst => branch_9_rst,
	dataInArray(0) => branch_9_dataInArray_0,
	Condition(0) => branch_9_dataInArray_1,
	pValidArray(0) => branch_9_pValidArray_0,
	pValidArray(1) => branch_9_pValidArray_1,
	readyArray(0) => branch_9_readyArray_0,
	readyArray(1) => branch_9_readyArray_1,
	nReadyArray(0) => branch_9_nReadyArray_0,
	nReadyArray(1) => branch_9_nReadyArray_1,
	validArray(0) => branch_9_validArray_0,
	validArray(1) => branch_9_validArray_1,
	dataOutArray(0) => branch_9_dataOutArray_0,
	dataOutArray(1) => branch_9_dataOutArray_1
);

branch_10: entity work.Branch(arch) generic map (2,2,4,4)
port map (
	clk => branch_10_clk,
	rst => branch_10_rst,
	dataInArray(0) => branch_10_dataInArray_0,
	Condition(0) => branch_10_dataInArray_1,
	pValidArray(0) => branch_10_pValidArray_0,
	pValidArray(1) => branch_10_pValidArray_1,
	readyArray(0) => branch_10_readyArray_0,
	readyArray(1) => branch_10_readyArray_1,
	nReadyArray(0) => branch_10_nReadyArray_0,
	nReadyArray(1) => branch_10_nReadyArray_1,
	validArray(0) => branch_10_validArray_0,
	validArray(1) => branch_10_validArray_1,
	dataOutArray(0) => branch_10_dataOutArray_0,
	dataOutArray(1) => branch_10_dataOutArray_1
);

fork_34: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork_34_clk,
	rst => fork_34_rst,
	dataInArray(0) => fork_34_dataInArray_0,
	pValidArray(0) => fork_34_pValidArray_0,
	readyArray(0) => fork_34_readyArray_0,
	nReadyArray(0) => fork_34_nReadyArray_0,
	nReadyArray(1) => fork_34_nReadyArray_1,
	nReadyArray(2) => fork_34_nReadyArray_2,
	validArray(0) => fork_34_validArray_0,
	validArray(1) => fork_34_validArray_1,
	validArray(2) => fork_34_validArray_2,
	dataOutArray(0) => fork_34_dataOutArray_0,
	dataOutArray(1) => fork_34_dataOutArray_1,
	dataOutArray(2) => fork_34_dataOutArray_2
);

phiC_21: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_21_clk,
	rst => phiC_21_rst,
	dataInArray(0) => phiC_21_dataInArray_0,
	pValidArray(0) => phiC_21_pValidArray_0,
	readyArray(0) => phiC_21_readyArray_0,
	nReadyArray(0) => phiC_21_nReadyArray_0,
	validArray(0) => phiC_21_validArray_0,
	dataOutArray(0) => phiC_21_dataOutArray_0
);

branchC_40: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_40_clk,
	rst => branchC_40_rst,
	dataInArray(0) => branchC_40_dataInArray_0,
	Condition(0) => branchC_40_dataInArray_1,
	pValidArray(0) => branchC_40_pValidArray_0,
	pValidArray(1) => branchC_40_pValidArray_1,
	readyArray(0) => branchC_40_readyArray_0,
	readyArray(1) => branchC_40_readyArray_1,
	nReadyArray(0) => branchC_40_nReadyArray_0,
	nReadyArray(1) => branchC_40_nReadyArray_1,
	validArray(0) => branchC_40_validArray_0,
	validArray(1) => branchC_40_validArray_1,
	dataOutArray(0) => branchC_40_dataOutArray_0,
	dataOutArray(1) => branchC_40_dataOutArray_1
);

source_2: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_2_clk,
	rst => source_2_rst,
	nReadyArray(0) => source_2_nReadyArray_0,
	validArray(0) => source_2_validArray_0,
	dataOutArray(0) => source_2_dataOutArray_0
);

source_3: entity work.source(arch) generic map (0,1,32,4)
port map (
	clk => source_3_clk,
	rst => source_3_rst,
	nReadyArray(0) => source_3_nReadyArray_0,
	validArray(0) => source_3_validArray_0,
	dataOutArray(0) => source_3_dataOutArray_0
);

Buffer_29: entity work.elasticBuffer(arch) generic map (1,1,4,4)
port map (
	clk => Buffer_29_clk,
	rst => Buffer_29_rst,
	dataInArray(0) => Buffer_29_dataInArray_0,
	pValidArray(0) => Buffer_29_pValidArray_0,
	readyArray(0) => Buffer_29_readyArray_0,
	nReadyArray(0) => Buffer_29_nReadyArray_0,
	validArray(0) => Buffer_29_validArray_0,
	dataOutArray(0) => Buffer_29_dataOutArray_0
);

Buffer_30: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_30_clk,
	rst => Buffer_30_rst,
	dataInArray(0) => Buffer_30_dataInArray_0,
	pValidArray(0) => Buffer_30_pValidArray_0,
	readyArray(0) => Buffer_30_readyArray_0,
	nReadyArray(0) => Buffer_30_nReadyArray_0,
	validArray(0) => Buffer_30_validArray_0,
	dataOutArray(0) => Buffer_30_dataOutArray_0
);

Buffer_44: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_44_clk,
	rst => Buffer_44_rst,
	dataInArray(0) => Buffer_44_dataInArray_0,
	pValidArray(0) => Buffer_44_pValidArray_0,
	readyArray(0) => Buffer_44_readyArray_0,
	nReadyArray(0) => Buffer_44_nReadyArray_0,
	validArray(0) => Buffer_44_validArray_0,
	dataOutArray(0) => Buffer_44_dataOutArray_0
);

Buffer_45: entity work.TEHB(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_45_clk,
	rst => Buffer_45_rst,
	dataInArray(0) => Buffer_45_dataInArray_0,
	pValidArray(0) => Buffer_45_pValidArray_0,
	readyArray(0) => Buffer_45_readyArray_0,
	nReadyArray(0) => Buffer_45_nReadyArray_0,
	validArray(0) => Buffer_45_validArray_0,
	dataOutArray(0) => Buffer_45_dataOutArray_0
);

cst_8: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_8_clk,
	rst => cst_8_rst,
	dataInArray(0) => cst_8_dataInArray_0,
	pValidArray(0) => cst_8_pValidArray_0,
	readyArray(0) => cst_8_readyArray_0,
	nReadyArray(0) => cst_8_nReadyArray_0,
	validArray(0) => cst_8_validArray_0,
	dataOutArray(0) => cst_8_dataOutArray_0
);

add_29: entity work.add_op(arch) generic map (2,1,4,4)
port map (
	clk => add_29_clk,
	rst => add_29_rst,
	dataInArray(0) => add_29_dataInArray_0,
	dataInArray(1) => add_29_dataInArray_1,
	pValidArray(0) => add_29_pValidArray_0,
	pValidArray(1) => add_29_pValidArray_1,
	readyArray(0) => add_29_readyArray_0,
	readyArray(1) => add_29_readyArray_1,
	nReadyArray(0) => add_29_nReadyArray_0,
	validArray(0) => add_29_validArray_0,
	dataOutArray(0) => add_29_dataOutArray_0
);

cst_9: entity work.Const(arch) generic map (1,1,4,4)
port map (
	clk => cst_9_clk,
	rst => cst_9_rst,
	dataInArray(0) => cst_9_dataInArray_0,
	pValidArray(0) => cst_9_pValidArray_0,
	readyArray(0) => cst_9_readyArray_0,
	nReadyArray(0) => cst_9_nReadyArray_0,
	validArray(0) => cst_9_validArray_0,
	dataOutArray(0) => cst_9_dataOutArray_0
);

icmp_30: entity work.icmp_ult_op(arch) generic map (2,1,4,1)
port map (
	clk => icmp_30_clk,
	rst => icmp_30_rst,
	dataInArray(0) => icmp_30_dataInArray_0,
	dataInArray(1) => icmp_30_dataInArray_1,
	pValidArray(0) => icmp_30_pValidArray_0,
	pValidArray(1) => icmp_30_pValidArray_1,
	readyArray(0) => icmp_30_readyArray_0,
	readyArray(1) => icmp_30_readyArray_1,
	nReadyArray(0) => icmp_30_nReadyArray_0,
	validArray(0) => icmp_30_validArray_0,
	dataOutArray(0) => icmp_30_dataOutArray_0
);

phi_n0: entity work.merge(arch) generic map (1,1,4,4)
port map (
	clk => phi_n0_clk,
	rst => phi_n0_rst,
	dataInArray(0) => phi_n0_dataInArray_0,
	pValidArray(0) => phi_n0_pValidArray_0,
	readyArray(0) => phi_n0_readyArray_0,
	nReadyArray(0) => phi_n0_nReadyArray_0,
	validArray(0) => phi_n0_validArray_0,
	dataOutArray(0) => phi_n0_dataOutArray_0
);

fork_5: entity work.fork(arch) generic map (1,2,4,4)
port map (
	clk => fork_5_clk,
	rst => fork_5_rst,
	dataInArray(0) => fork_5_dataInArray_0,
	pValidArray(0) => fork_5_pValidArray_0,
	readyArray(0) => fork_5_readyArray_0,
	nReadyArray(0) => fork_5_nReadyArray_0,
	nReadyArray(1) => fork_5_nReadyArray_1,
	validArray(0) => fork_5_validArray_0,
	validArray(1) => fork_5_validArray_1,
	dataOutArray(0) => fork_5_dataOutArray_0,
	dataOutArray(1) => fork_5_dataOutArray_1
);

branch_11: entity work.Branch(arch) generic map (2,2,4,4)
port map (
	clk => branch_11_clk,
	rst => branch_11_rst,
	dataInArray(0) => branch_11_dataInArray_0,
	Condition(0) => branch_11_dataInArray_1,
	pValidArray(0) => branch_11_pValidArray_0,
	pValidArray(1) => branch_11_pValidArray_1,
	readyArray(0) => branch_11_readyArray_0,
	readyArray(1) => branch_11_readyArray_1,
	nReadyArray(0) => branch_11_nReadyArray_0,
	nReadyArray(1) => branch_11_nReadyArray_1,
	validArray(0) => branch_11_validArray_0,
	validArray(1) => branch_11_validArray_1,
	dataOutArray(0) => branch_11_dataOutArray_0,
	dataOutArray(1) => branch_11_dataOutArray_1
);

phiC_22: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_22_clk,
	rst => phiC_22_rst,
	dataInArray(0) => phiC_22_dataInArray_0,
	pValidArray(0) => phiC_22_pValidArray_0,
	readyArray(0) => phiC_22_readyArray_0,
	nReadyArray(0) => phiC_22_nReadyArray_0,
	validArray(0) => phiC_22_validArray_0,
	dataOutArray(0) => phiC_22_dataOutArray_0
);

branchC_41: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_41_clk,
	rst => branchC_41_rst,
	dataInArray(0) => branchC_41_dataInArray_0,
	Condition(0) => branchC_41_dataInArray_1,
	pValidArray(0) => branchC_41_pValidArray_0,
	pValidArray(1) => branchC_41_pValidArray_1,
	readyArray(0) => branchC_41_readyArray_0,
	readyArray(1) => branchC_41_readyArray_1,
	nReadyArray(0) => branchC_41_nReadyArray_0,
	nReadyArray(1) => branchC_41_nReadyArray_1,
	validArray(0) => branchC_41_validArray_0,
	validArray(1) => branchC_41_validArray_1,
	dataOutArray(0) => branchC_41_dataOutArray_0,
	dataOutArray(1) => branchC_41_dataOutArray_1
);

fork_56: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_56_clk,
	rst => fork_56_rst,
	dataInArray(0) => fork_56_dataInArray_0,
	pValidArray(0) => fork_56_pValidArray_0,
	readyArray(0) => fork_56_readyArray_0,
	nReadyArray(0) => fork_56_nReadyArray_0,
	nReadyArray(1) => fork_56_nReadyArray_1,
	validArray(0) => fork_56_validArray_0,
	validArray(1) => fork_56_validArray_1,
	dataOutArray(0) => fork_56_dataOutArray_0,
	dataOutArray(1) => fork_56_dataOutArray_1
);

source_4: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_4_clk,
	rst => source_4_rst,
	nReadyArray(0) => source_4_nReadyArray_0,
	validArray(0) => source_4_validArray_0,
	dataOutArray(0) => source_4_dataOutArray_0
);

source_5: entity work.source(arch) generic map (0,1,32,4)
port map (
	clk => source_5_clk,
	rst => source_5_rst,
	nReadyArray(0) => source_5_nReadyArray_0,
	validArray(0) => source_5_validArray_0,
	dataOutArray(0) => source_5_dataOutArray_0
);

Buffer_46: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_46_clk,
	rst => Buffer_46_rst,
	dataInArray(0) => Buffer_46_dataInArray_0,
	pValidArray(0) => Buffer_46_pValidArray_0,
	readyArray(0) => Buffer_46_readyArray_0,
	nReadyArray(0) => Buffer_46_nReadyArray_0,
	validArray(0) => Buffer_46_validArray_0,
	dataOutArray(0) => Buffer_46_dataOutArray_0
);

brCst_block7: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block7_clk,
	rst => brCst_block7_rst,
	dataInArray(0) => brCst_block7_dataInArray_0,
	pValidArray(0) => brCst_block7_pValidArray_0,
	readyArray(0) => brCst_block7_readyArray_0,
	nReadyArray(0) => brCst_block7_nReadyArray_0,
	validArray(0) => brCst_block7_validArray_0,
	dataOutArray(0) => brCst_block7_dataOutArray_0
);

cst_10: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_10_clk,
	rst => cst_10_rst,
	dataInArray(0) => cst_10_dataInArray_0,
	pValidArray(0) => cst_10_pValidArray_0,
	readyArray(0) => cst_10_readyArray_0,
	nReadyArray(0) => cst_10_nReadyArray_0,
	validArray(0) => cst_10_validArray_0,
	dataOutArray(0) => cst_10_dataOutArray_0
);

branch_12: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_12_clk,
	rst => branch_12_rst,
	dataInArray(0) => branch_12_dataInArray_0,
	Condition(0) => branch_12_dataInArray_1,
	pValidArray(0) => branch_12_pValidArray_0,
	pValidArray(1) => branch_12_pValidArray_1,
	readyArray(0) => branch_12_readyArray_0,
	readyArray(1) => branch_12_readyArray_1,
	nReadyArray(0) => branch_12_nReadyArray_0,
	nReadyArray(1) => branch_12_nReadyArray_1,
	validArray(0) => branch_12_validArray_0,
	validArray(1) => branch_12_validArray_1,
	dataOutArray(0) => branch_12_dataOutArray_0,
	dataOutArray(1) => branch_12_dataOutArray_1
);

phiC_23: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_23_clk,
	rst => phiC_23_rst,
	dataInArray(0) => phiC_23_dataInArray_0,
	pValidArray(0) => phiC_23_pValidArray_0,
	readyArray(0) => phiC_23_readyArray_0,
	nReadyArray(0) => phiC_23_nReadyArray_0,
	validArray(0) => phiC_23_validArray_0,
	dataOutArray(0) => phiC_23_dataOutArray_0
);

forkC_57: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => forkC_57_clk,
	rst => forkC_57_rst,
	dataInArray(0) => forkC_57_dataInArray_0,
	pValidArray(0) => forkC_57_pValidArray_0,
	readyArray(0) => forkC_57_readyArray_0,
	nReadyArray(0) => forkC_57_nReadyArray_0,
	nReadyArray(1) => forkC_57_nReadyArray_1,
	nReadyArray(2) => forkC_57_nReadyArray_2,
	validArray(0) => forkC_57_validArray_0,
	validArray(1) => forkC_57_validArray_1,
	validArray(2) => forkC_57_validArray_2,
	dataOutArray(0) => forkC_57_dataOutArray_0,
	dataOutArray(1) => forkC_57_dataOutArray_1,
	dataOutArray(2) => forkC_57_dataOutArray_2
);

branchC_42: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_42_clk,
	rst => branchC_42_rst,
	dataInArray(0) => branchC_42_dataInArray_0,
	Condition(0) => branchC_42_dataInArray_1,
	pValidArray(0) => branchC_42_pValidArray_0,
	pValidArray(1) => branchC_42_pValidArray_1,
	readyArray(0) => branchC_42_readyArray_0,
	readyArray(1) => branchC_42_readyArray_1,
	nReadyArray(0) => branchC_42_nReadyArray_0,
	nReadyArray(1) => branchC_42_nReadyArray_1,
	validArray(0) => branchC_42_validArray_0,
	validArray(1) => branchC_42_validArray_1,
	dataOutArray(0) => branchC_42_dataOutArray_0,
	dataOutArray(1) => branchC_42_dataOutArray_1
);

fork_58: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_58_clk,
	rst => fork_58_rst,
	dataInArray(0) => fork_58_dataInArray_0,
	pValidArray(0) => fork_58_pValidArray_0,
	readyArray(0) => fork_58_readyArray_0,
	nReadyArray(0) => fork_58_nReadyArray_0,
	nReadyArray(1) => fork_58_nReadyArray_1,
	validArray(0) => fork_58_validArray_0,
	validArray(1) => fork_58_validArray_1,
	dataOutArray(0) => fork_58_dataOutArray_0,
	dataOutArray(1) => fork_58_dataOutArray_1
);

Buffer_31: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_31_clk,
	rst => Buffer_31_rst,
	dataInArray(0) => Buffer_31_dataInArray_0,
	pValidArray(0) => Buffer_31_pValidArray_0,
	readyArray(0) => Buffer_31_readyArray_0,
	nReadyArray(0) => Buffer_31_nReadyArray_0,
	validArray(0) => Buffer_31_validArray_0,
	dataOutArray(0) => Buffer_31_dataOutArray_0
);

Buffer_47: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_47_clk,
	rst => Buffer_47_rst,
	dataInArray(0) => Buffer_47_dataInArray_0,
	pValidArray(0) => Buffer_47_pValidArray_0,
	readyArray(0) => Buffer_47_readyArray_0,
	nReadyArray(0) => Buffer_47_nReadyArray_0,
	validArray(0) => Buffer_47_validArray_0,
	dataOutArray(0) => Buffer_47_dataOutArray_0
);

phi_33: entity work.Mux(arch) generic map (3,1,4,4,1)
port map (
	clk => phi_33_clk,
	rst => phi_33_rst,
	Condition(0) => phi_33_dataInArray_0,
	dataInArray(0) => phi_33_dataInArray_1,
	dataInArray(1) => phi_33_dataInArray_2,
	pValidArray(0) => phi_33_pValidArray_0,
	pValidArray(1) => phi_33_pValidArray_1,
	pValidArray(2) => phi_33_pValidArray_2,
	readyArray(0) => phi_33_readyArray_0,
	readyArray(1) => phi_33_readyArray_1,
	readyArray(2) => phi_33_readyArray_2,
	nReadyArray(0) => phi_33_nReadyArray_0,
	validArray(0) => phi_33_validArray_0,
	dataOutArray(0) => phi_33_dataOutArray_0
);

brCst_block8: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block8_clk,
	rst => brCst_block8_rst,
	dataInArray(0) => brCst_block8_dataInArray_0,
	pValidArray(0) => brCst_block8_pValidArray_0,
	readyArray(0) => brCst_block8_readyArray_0,
	nReadyArray(0) => brCst_block8_nReadyArray_0,
	validArray(0) => brCst_block8_validArray_0,
	dataOutArray(0) => brCst_block8_dataOutArray_0
);

cst_11: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_11_clk,
	rst => cst_11_rst,
	dataInArray(0) => cst_11_dataInArray_0,
	pValidArray(0) => cst_11_pValidArray_0,
	readyArray(0) => cst_11_readyArray_0,
	nReadyArray(0) => cst_11_nReadyArray_0,
	validArray(0) => cst_11_validArray_0,
	dataOutArray(0) => cst_11_dataOutArray_0
);

branch_13: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_13_clk,
	rst => branch_13_rst,
	dataInArray(0) => branch_13_dataInArray_0,
	Condition(0) => branch_13_dataInArray_1,
	pValidArray(0) => branch_13_pValidArray_0,
	pValidArray(1) => branch_13_pValidArray_1,
	readyArray(0) => branch_13_readyArray_0,
	readyArray(1) => branch_13_readyArray_1,
	nReadyArray(0) => branch_13_nReadyArray_0,
	nReadyArray(1) => branch_13_nReadyArray_1,
	validArray(0) => branch_13_validArray_0,
	validArray(1) => branch_13_validArray_1,
	dataOutArray(0) => branch_13_dataOutArray_0,
	dataOutArray(1) => branch_13_dataOutArray_1
);

branch_14: entity work.Branch(arch) generic map (2,2,4,4)
port map (
	clk => branch_14_clk,
	rst => branch_14_rst,
	dataInArray(0) => branch_14_dataInArray_0,
	Condition(0) => branch_14_dataInArray_1,
	pValidArray(0) => branch_14_pValidArray_0,
	pValidArray(1) => branch_14_pValidArray_1,
	readyArray(0) => branch_14_readyArray_0,
	readyArray(1) => branch_14_readyArray_1,
	nReadyArray(0) => branch_14_nReadyArray_0,
	nReadyArray(1) => branch_14_nReadyArray_1,
	validArray(0) => branch_14_validArray_0,
	validArray(1) => branch_14_validArray_1,
	dataOutArray(0) => branch_14_dataOutArray_0,
	dataOutArray(1) => branch_14_dataOutArray_1
);

fork_37: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork_37_clk,
	rst => fork_37_rst,
	dataInArray(0) => fork_37_dataInArray_0,
	pValidArray(0) => fork_37_pValidArray_0,
	readyArray(0) => fork_37_readyArray_0,
	nReadyArray(0) => fork_37_nReadyArray_0,
	nReadyArray(1) => fork_37_nReadyArray_1,
	nReadyArray(2) => fork_37_nReadyArray_2,
	validArray(0) => fork_37_validArray_0,
	validArray(1) => fork_37_validArray_1,
	validArray(2) => fork_37_validArray_2,
	dataOutArray(0) => fork_37_dataOutArray_0,
	dataOutArray(1) => fork_37_dataOutArray_1,
	dataOutArray(2) => fork_37_dataOutArray_2
);

phiC_24: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_24_clk,
	rst => phiC_24_rst,
	dataInArray(0) => phiC_24_dataInArray_0,
	dataInArray(1) => phiC_24_dataInArray_1,
	pValidArray(0) => phiC_24_pValidArray_0,
	pValidArray(1) => phiC_24_pValidArray_1,
	readyArray(0) => phiC_24_readyArray_0,
	readyArray(1) => phiC_24_readyArray_1,
	nReadyArray(0) => phiC_24_nReadyArray_0,
	nReadyArray(1) => phiC_24_nReadyArray_1,
	validArray(0) => phiC_24_validArray_0,
	validArray(1) => phiC_24_validArray_1,
	dataOutArray(0) => phiC_24_dataOutArray_0,
	Condition(0) => phiC_24_dataOutArray_1
);

forkC_59: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => forkC_59_clk,
	rst => forkC_59_rst,
	dataInArray(0) => forkC_59_dataInArray_0,
	pValidArray(0) => forkC_59_pValidArray_0,
	readyArray(0) => forkC_59_readyArray_0,
	nReadyArray(0) => forkC_59_nReadyArray_0,
	nReadyArray(1) => forkC_59_nReadyArray_1,
	nReadyArray(2) => forkC_59_nReadyArray_2,
	validArray(0) => forkC_59_validArray_0,
	validArray(1) => forkC_59_validArray_1,
	validArray(2) => forkC_59_validArray_2,
	dataOutArray(0) => forkC_59_dataOutArray_0,
	dataOutArray(1) => forkC_59_dataOutArray_1,
	dataOutArray(2) => forkC_59_dataOutArray_2
);

branchC_43: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_43_clk,
	rst => branchC_43_rst,
	dataInArray(0) => branchC_43_dataInArray_0,
	Condition(0) => branchC_43_dataInArray_1,
	pValidArray(0) => branchC_43_pValidArray_0,
	pValidArray(1) => branchC_43_pValidArray_1,
	readyArray(0) => branchC_43_readyArray_0,
	readyArray(1) => branchC_43_readyArray_1,
	nReadyArray(0) => branchC_43_nReadyArray_0,
	nReadyArray(1) => branchC_43_nReadyArray_1,
	validArray(0) => branchC_43_validArray_0,
	validArray(1) => branchC_43_validArray_1,
	dataOutArray(0) => branchC_43_dataOutArray_0,
	dataOutArray(1) => branchC_43_dataOutArray_1
);

Buffer_3: entity work.elasticBuffer(arch) generic map (1,1,4,4)
port map (
	clk => Buffer_3_clk,
	rst => Buffer_3_rst,
	dataInArray(0) => Buffer_3_dataInArray_0,
	pValidArray(0) => Buffer_3_pValidArray_0,
	readyArray(0) => Buffer_3_readyArray_0,
	nReadyArray(0) => Buffer_3_nReadyArray_0,
	validArray(0) => Buffer_3_validArray_0,
	dataOutArray(0) => Buffer_3_dataOutArray_0
);

Buffer_48: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_48_clk,
	rst => Buffer_48_rst,
	dataInArray(0) => Buffer_48_dataInArray_0,
	pValidArray(0) => Buffer_48_pValidArray_0,
	readyArray(0) => Buffer_48_readyArray_0,
	nReadyArray(0) => Buffer_48_nReadyArray_0,
	validArray(0) => Buffer_48_validArray_0,
	dataOutArray(0) => Buffer_48_dataOutArray_0
);

phi_35: entity work.Mux(arch) generic map (3,1,4,4,1)
port map (
	clk => phi_35_clk,
	rst => phi_35_rst,
	Condition(0) => phi_35_dataInArray_0,
	dataInArray(0) => phi_35_dataInArray_1,
	dataInArray(1) => phi_35_dataInArray_2,
	pValidArray(0) => phi_35_pValidArray_0,
	pValidArray(1) => phi_35_pValidArray_1,
	pValidArray(2) => phi_35_pValidArray_2,
	readyArray(0) => phi_35_readyArray_0,
	readyArray(1) => phi_35_readyArray_1,
	readyArray(2) => phi_35_readyArray_2,
	nReadyArray(0) => phi_35_nReadyArray_0,
	validArray(0) => phi_35_validArray_0,
	dataOutArray(0) => phi_35_dataOutArray_0
);

zext_36: entity work.zext_op(arch) generic map (1,1,4,4)
port map (
	clk => zext_36_clk,
	rst => zext_36_rst,
	dataInArray(0) => zext_36_dataInArray_0,
	pValidArray(0) => zext_36_pValidArray_0,
	readyArray(0) => zext_36_readyArray_0,
	nReadyArray(0) => zext_36_nReadyArray_0,
	validArray(0) => zext_36_validArray_0,
	dataOutArray(0) => zext_36_dataOutArray_0
);

zext_37: entity work.zext_op(arch) generic map (1,1,4,4)
port map (
	clk => zext_37_clk,
	rst => zext_37_rst,
	dataInArray(0) => zext_37_dataInArray_0,
	pValidArray(0) => zext_37_pValidArray_0,
	readyArray(0) => zext_37_readyArray_0,
	nReadyArray(0) => zext_37_nReadyArray_0,
	validArray(0) => zext_37_validArray_0,
	dataOutArray(0) => zext_37_dataOutArray_0
);

getelementptr_38: entity work.getelementptr_op(arch) generic map (3,1,32,32,1)
port map (
	clk => getelementptr_38_clk,
	rst => getelementptr_38_rst,
	dataInArray(0) => getelementptr_38_dataInArray_0,
	dataInArray(1) => getelementptr_38_dataInArray_1,
	dataInArray(2) => getelementptr_38_dataInArray_2,
	pValidArray(0) => getelementptr_38_pValidArray_0,
	pValidArray(1) => getelementptr_38_pValidArray_1,
	pValidArray(2) => getelementptr_38_pValidArray_2,
	readyArray(0) => getelementptr_38_readyArray_0,
	readyArray(1) => getelementptr_38_readyArray_1,
	readyArray(2) => getelementptr_38_readyArray_2,
	nReadyArray(0) => getelementptr_38_nReadyArray_0,
	validArray(0) => getelementptr_38_validArray_0,
	dataOutArray(0) => getelementptr_38_dataOutArray_0
);

cst_12: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_12_clk,
	rst => cst_12_rst,
	dataInArray(0) => cst_12_dataInArray_0,
	pValidArray(0) => cst_12_pValidArray_0,
	readyArray(0) => cst_12_readyArray_0,
	nReadyArray(0) => cst_12_nReadyArray_0,
	validArray(0) => cst_12_validArray_0,
	dataOutArray(0) => cst_12_dataOutArray_0
);

store_2: entity work.lsq_store_op(arch) generic map (2,2,32,1)
port map (
	clk => store_2_clk,
	rst => store_2_rst,
	dataInArray(0) => store_2_dataInArray_0,
	input_addr => store_2_dataInArray_1,
	pValidArray(0) => store_2_pValidArray_0,
	pValidArray(1) => store_2_pValidArray_1,
	readyArray(0) => store_2_readyArray_0,
	readyArray(1) => store_2_readyArray_1,
	nReadyArray(0) => store_2_nReadyArray_0,
	nReadyArray(1) => store_2_nReadyArray_1,
	validArray(0) => store_2_validArray_0,
	validArray(1) => store_2_validArray_1,
	dataOutArray(0) => store_2_dataOutArray_0,
	output_addr => store_2_dataOutArray_1
);

brCst_block9: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block9_clk,
	rst => brCst_block9_rst,
	dataInArray(0) => brCst_block9_dataInArray_0,
	pValidArray(0) => brCst_block9_pValidArray_0,
	readyArray(0) => brCst_block9_readyArray_0,
	nReadyArray(0) => brCst_block9_nReadyArray_0,
	validArray(0) => brCst_block9_validArray_0,
	dataOutArray(0) => brCst_block9_dataOutArray_0
);

cst_13: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_13_clk,
	rst => cst_13_rst,
	dataInArray(0) => cst_13_dataInArray_0,
	pValidArray(0) => cst_13_pValidArray_0,
	readyArray(0) => cst_13_readyArray_0,
	nReadyArray(0) => cst_13_nReadyArray_0,
	validArray(0) => cst_13_validArray_0,
	dataOutArray(0) => cst_13_dataOutArray_0
);

cst_34: entity work.Const(arch) generic map (1,1,4,4)
port map (
	clk => cst_34_clk,
	rst => cst_34_rst,
	dataInArray(0) => cst_34_dataInArray_0,
	pValidArray(0) => cst_34_pValidArray_0,
	readyArray(0) => cst_34_readyArray_0,
	nReadyArray(0) => cst_34_nReadyArray_0,
	validArray(0) => cst_34_validArray_0,
	dataOutArray(0) => cst_34_dataOutArray_0
);

phi_n7: entity work.merge(arch) generic map (2,1,4,4)
port map (
	clk => phi_n7_clk,
	rst => phi_n7_rst,
	dataInArray(0) => phi_n7_dataInArray_0,
	dataInArray(1) => phi_n7_dataInArray_1,
	pValidArray(0) => phi_n7_pValidArray_0,
	pValidArray(1) => phi_n7_pValidArray_1,
	readyArray(0) => phi_n7_readyArray_0,
	readyArray(1) => phi_n7_readyArray_1,
	nReadyArray(0) => phi_n7_nReadyArray_0,
	validArray(0) => phi_n7_validArray_0,
	dataOutArray(0) => phi_n7_dataOutArray_0
);

fork_6: entity work.fork(arch) generic map (1,2,4,4)
port map (
	clk => fork_6_clk,
	rst => fork_6_rst,
	dataInArray(0) => fork_6_dataInArray_0,
	pValidArray(0) => fork_6_pValidArray_0,
	readyArray(0) => fork_6_readyArray_0,
	nReadyArray(0) => fork_6_nReadyArray_0,
	nReadyArray(1) => fork_6_nReadyArray_1,
	validArray(0) => fork_6_validArray_0,
	validArray(1) => fork_6_validArray_1,
	dataOutArray(0) => fork_6_dataOutArray_0,
	dataOutArray(1) => fork_6_dataOutArray_1
);

fork_22: entity work.fork(arch) generic map (1,2,4,4)
port map (
	clk => fork_22_clk,
	rst => fork_22_rst,
	dataInArray(0) => fork_22_dataInArray_0,
	pValidArray(0) => fork_22_pValidArray_0,
	readyArray(0) => fork_22_readyArray_0,
	nReadyArray(0) => fork_22_nReadyArray_0,
	nReadyArray(1) => fork_22_nReadyArray_1,
	validArray(0) => fork_22_validArray_0,
	validArray(1) => fork_22_validArray_1,
	dataOutArray(0) => fork_22_dataOutArray_0,
	dataOutArray(1) => fork_22_dataOutArray_1
);

branch_15: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_15_clk,
	rst => branch_15_rst,
	dataInArray(0) => branch_15_dataInArray_0,
	Condition(0) => branch_15_dataInArray_1,
	pValidArray(0) => branch_15_pValidArray_0,
	pValidArray(1) => branch_15_pValidArray_1,
	readyArray(0) => branch_15_readyArray_0,
	readyArray(1) => branch_15_readyArray_1,
	nReadyArray(0) => branch_15_nReadyArray_0,
	nReadyArray(1) => branch_15_nReadyArray_1,
	validArray(0) => branch_15_validArray_0,
	validArray(1) => branch_15_validArray_1,
	dataOutArray(0) => branch_15_dataOutArray_0,
	dataOutArray(1) => branch_15_dataOutArray_1
);

branch_16: entity work.Branch(arch) generic map (2,2,4,4)
port map (
	clk => branch_16_clk,
	rst => branch_16_rst,
	dataInArray(0) => branch_16_dataInArray_0,
	Condition(0) => branch_16_dataInArray_1,
	pValidArray(0) => branch_16_pValidArray_0,
	pValidArray(1) => branch_16_pValidArray_1,
	readyArray(0) => branch_16_readyArray_0,
	readyArray(1) => branch_16_readyArray_1,
	nReadyArray(0) => branch_16_nReadyArray_0,
	nReadyArray(1) => branch_16_nReadyArray_1,
	validArray(0) => branch_16_validArray_0,
	validArray(1) => branch_16_validArray_1,
	dataOutArray(0) => branch_16_dataOutArray_0,
	dataOutArray(1) => branch_16_dataOutArray_1
);

branch_17: entity work.Branch(arch) generic map (2,2,4,4)
port map (
	clk => branch_17_clk,
	rst => branch_17_rst,
	dataInArray(0) => branch_17_dataInArray_0,
	Condition(0) => branch_17_dataInArray_1,
	pValidArray(0) => branch_17_pValidArray_0,
	pValidArray(1) => branch_17_pValidArray_1,
	readyArray(0) => branch_17_readyArray_0,
	readyArray(1) => branch_17_readyArray_1,
	nReadyArray(0) => branch_17_nReadyArray_0,
	nReadyArray(1) => branch_17_nReadyArray_1,
	validArray(0) => branch_17_validArray_0,
	validArray(1) => branch_17_validArray_1,
	dataOutArray(0) => branch_17_dataOutArray_0,
	dataOutArray(1) => branch_17_dataOutArray_1
);

fork_38: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => fork_38_clk,
	rst => fork_38_rst,
	dataInArray(0) => fork_38_dataInArray_0,
	pValidArray(0) => fork_38_pValidArray_0,
	readyArray(0) => fork_38_readyArray_0,
	nReadyArray(0) => fork_38_nReadyArray_0,
	nReadyArray(1) => fork_38_nReadyArray_1,
	nReadyArray(2) => fork_38_nReadyArray_2,
	nReadyArray(3) => fork_38_nReadyArray_3,
	validArray(0) => fork_38_validArray_0,
	validArray(1) => fork_38_validArray_1,
	validArray(2) => fork_38_validArray_2,
	validArray(3) => fork_38_validArray_3,
	dataOutArray(0) => fork_38_dataOutArray_0,
	dataOutArray(1) => fork_38_dataOutArray_1,
	dataOutArray(2) => fork_38_dataOutArray_2,
	dataOutArray(3) => fork_38_dataOutArray_3
);

cst_44: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_44_clk,
	rst => cst_44_rst,
	dataInArray(0) => cst_44_dataInArray_0,
	pValidArray(0) => cst_44_pValidArray_0,
	readyArray(0) => cst_44_readyArray_0,
	nReadyArray(0) => cst_44_nReadyArray_0,
	validArray(0) => cst_44_validArray_0,
	dataOutArray(0) => cst_44_dataOutArray_0
);

phiC_25: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_25_clk,
	rst => phiC_25_rst,
	dataInArray(0) => phiC_25_dataInArray_0,
	dataInArray(1) => phiC_25_dataInArray_1,
	pValidArray(0) => phiC_25_pValidArray_0,
	pValidArray(1) => phiC_25_pValidArray_1,
	readyArray(0) => phiC_25_readyArray_0,
	readyArray(1) => phiC_25_readyArray_1,
	nReadyArray(0) => phiC_25_nReadyArray_0,
	nReadyArray(1) => phiC_25_nReadyArray_1,
	validArray(0) => phiC_25_validArray_0,
	validArray(1) => phiC_25_validArray_1,
	dataOutArray(0) => phiC_25_dataOutArray_0,
	Condition(0) => phiC_25_dataOutArray_1
);

forkC_60: entity work.fork(arch) generic map (1,6,1,1)
port map (
	clk => forkC_60_clk,
	rst => forkC_60_rst,
	dataInArray(0) => forkC_60_dataInArray_0,
	pValidArray(0) => forkC_60_pValidArray_0,
	readyArray(0) => forkC_60_readyArray_0,
	nReadyArray(0) => forkC_60_nReadyArray_0,
	nReadyArray(1) => forkC_60_nReadyArray_1,
	nReadyArray(2) => forkC_60_nReadyArray_2,
	nReadyArray(3) => forkC_60_nReadyArray_3,
	nReadyArray(4) => forkC_60_nReadyArray_4,
	nReadyArray(5) => forkC_60_nReadyArray_5,
	validArray(0) => forkC_60_validArray_0,
	validArray(1) => forkC_60_validArray_1,
	validArray(2) => forkC_60_validArray_2,
	validArray(3) => forkC_60_validArray_3,
	validArray(4) => forkC_60_validArray_4,
	validArray(5) => forkC_60_validArray_5,
	dataOutArray(0) => forkC_60_dataOutArray_0,
	dataOutArray(1) => forkC_60_dataOutArray_1,
	dataOutArray(2) => forkC_60_dataOutArray_2,
	dataOutArray(3) => forkC_60_dataOutArray_3,
	dataOutArray(4) => forkC_60_dataOutArray_4,
	dataOutArray(5) => forkC_60_dataOutArray_5
);

branchC_44: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_44_clk,
	rst => branchC_44_rst,
	dataInArray(0) => branchC_44_dataInArray_0,
	Condition(0) => branchC_44_dataInArray_1,
	pValidArray(0) => branchC_44_pValidArray_0,
	pValidArray(1) => branchC_44_pValidArray_1,
	readyArray(0) => branchC_44_readyArray_0,
	readyArray(1) => branchC_44_readyArray_1,
	nReadyArray(0) => branchC_44_nReadyArray_0,
	nReadyArray(1) => branchC_44_nReadyArray_1,
	validArray(0) => branchC_44_validArray_0,
	validArray(1) => branchC_44_validArray_1,
	dataOutArray(0) => branchC_44_dataOutArray_0,
	dataOutArray(1) => branchC_44_dataOutArray_1
);

source_22: entity work.source(arch) generic map (0,1,32,4)
port map (
	clk => source_22_clk,
	rst => source_22_rst,
	nReadyArray(0) => source_22_nReadyArray_0,
	validArray(0) => source_22_validArray_0,
	dataOutArray(0) => source_22_dataOutArray_0
);

Buffer_49: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_49_clk,
	rst => Buffer_49_rst,
	dataInArray(0) => Buffer_49_dataInArray_0,
	pValidArray(0) => Buffer_49_pValidArray_0,
	readyArray(0) => Buffer_49_readyArray_0,
	nReadyArray(0) => Buffer_49_nReadyArray_0,
	validArray(0) => Buffer_49_validArray_0,
	dataOutArray(0) => Buffer_49_dataOutArray_0
);

phi_40: entity work.Mux(arch) generic map (3,1,4,4,1)
port map (
	clk => phi_40_clk,
	rst => phi_40_rst,
	Condition(0) => phi_40_dataInArray_0,
	dataInArray(0) => phi_40_dataInArray_1,
	dataInArray(1) => phi_40_dataInArray_2,
	pValidArray(0) => phi_40_pValidArray_0,
	pValidArray(1) => phi_40_pValidArray_1,
	pValidArray(2) => phi_40_pValidArray_2,
	readyArray(0) => phi_40_readyArray_0,
	readyArray(1) => phi_40_readyArray_1,
	readyArray(2) => phi_40_readyArray_2,
	nReadyArray(0) => phi_40_nReadyArray_0,
	validArray(0) => phi_40_validArray_0,
	dataOutArray(0) => phi_40_dataOutArray_0
);

zext_41: entity work.zext_op(arch) generic map (1,1,4,4)
port map (
	clk => zext_41_clk,
	rst => zext_41_rst,
	dataInArray(0) => zext_41_dataInArray_0,
	pValidArray(0) => zext_41_pValidArray_0,
	readyArray(0) => zext_41_readyArray_0,
	nReadyArray(0) => zext_41_nReadyArray_0,
	validArray(0) => zext_41_validArray_0,
	dataOutArray(0) => zext_41_dataOutArray_0
);

zext_42: entity work.zext_op(arch) generic map (1,1,4,4)
port map (
	clk => zext_42_clk,
	rst => zext_42_rst,
	dataInArray(0) => zext_42_dataInArray_0,
	pValidArray(0) => zext_42_pValidArray_0,
	readyArray(0) => zext_42_readyArray_0,
	nReadyArray(0) => zext_42_nReadyArray_0,
	validArray(0) => zext_42_validArray_0,
	dataOutArray(0) => zext_42_dataOutArray_0
);

getelementptr_43: entity work.getelementptr_op(arch) generic map (3,1,32,32,1)
port map (
	clk => getelementptr_43_clk,
	rst => getelementptr_43_rst,
	dataInArray(0) => getelementptr_43_dataInArray_0,
	dataInArray(1) => getelementptr_43_dataInArray_1,
	dataInArray(2) => getelementptr_43_dataInArray_2,
	pValidArray(0) => getelementptr_43_pValidArray_0,
	pValidArray(1) => getelementptr_43_pValidArray_1,
	pValidArray(2) => getelementptr_43_pValidArray_2,
	readyArray(0) => getelementptr_43_readyArray_0,
	readyArray(1) => getelementptr_43_readyArray_1,
	readyArray(2) => getelementptr_43_readyArray_2,
	nReadyArray(0) => getelementptr_43_nReadyArray_0,
	validArray(0) => getelementptr_43_validArray_0,
	dataOutArray(0) => getelementptr_43_dataOutArray_0
);

load_44: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_44_clk,
	rst => load_44_rst,
	dataInArray(0) => load_44_dataInArray_0,
	input_addr => load_44_dataInArray_1,
	pValidArray(0) => load_44_pValidArray_0,
	pValidArray(1) => load_44_pValidArray_1,
	readyArray(0) => load_44_readyArray_0,
	readyArray(1) => load_44_readyArray_1,
	nReadyArray(0) => load_44_nReadyArray_0,
	nReadyArray(1) => load_44_nReadyArray_1,
	validArray(0) => load_44_validArray_0,
	validArray(1) => load_44_validArray_1,
	dataOutArray(0) => load_44_dataOutArray_0,
	output_addr => load_44_dataOutArray_1
);

zext_45: entity work.zext_op(arch) generic map (1,1,4,4)
port map (
	clk => zext_45_clk,
	rst => zext_45_rst,
	dataInArray(0) => zext_45_dataInArray_0,
	pValidArray(0) => zext_45_pValidArray_0,
	readyArray(0) => zext_45_readyArray_0,
	nReadyArray(0) => zext_45_nReadyArray_0,
	validArray(0) => zext_45_validArray_0,
	dataOutArray(0) => zext_45_dataOutArray_0
);

zext_46: entity work.zext_op(arch) generic map (1,1,4,4)
port map (
	clk => zext_46_clk,
	rst => zext_46_rst,
	dataInArray(0) => zext_46_dataInArray_0,
	pValidArray(0) => zext_46_pValidArray_0,
	readyArray(0) => zext_46_readyArray_0,
	nReadyArray(0) => zext_46_nReadyArray_0,
	validArray(0) => zext_46_validArray_0,
	dataOutArray(0) => zext_46_dataOutArray_0
);

getelementptr_47: entity work.getelementptr_op(arch) generic map (3,1,32,32,1)
port map (
	clk => getelementptr_47_clk,
	rst => getelementptr_47_rst,
	dataInArray(0) => getelementptr_47_dataInArray_0,
	dataInArray(1) => getelementptr_47_dataInArray_1,
	dataInArray(2) => getelementptr_47_dataInArray_2,
	pValidArray(0) => getelementptr_47_pValidArray_0,
	pValidArray(1) => getelementptr_47_pValidArray_1,
	pValidArray(2) => getelementptr_47_pValidArray_2,
	readyArray(0) => getelementptr_47_readyArray_0,
	readyArray(1) => getelementptr_47_readyArray_1,
	readyArray(2) => getelementptr_47_readyArray_2,
	nReadyArray(0) => getelementptr_47_nReadyArray_0,
	validArray(0) => getelementptr_47_validArray_0,
	dataOutArray(0) => getelementptr_47_dataOutArray_0
);

load_48: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_48_clk,
	rst => load_48_rst,
	dataInArray(0) => load_48_dataInArray_0,
	input_addr => load_48_dataInArray_1,
	pValidArray(0) => load_48_pValidArray_0,
	pValidArray(1) => load_48_pValidArray_1,
	readyArray(0) => load_48_readyArray_0,
	readyArray(1) => load_48_readyArray_1,
	nReadyArray(0) => load_48_nReadyArray_0,
	nReadyArray(1) => load_48_nReadyArray_1,
	validArray(0) => load_48_validArray_0,
	validArray(1) => load_48_validArray_1,
	dataOutArray(0) => load_48_dataOutArray_0,
	output_addr => load_48_dataOutArray_1
);

mul_49: entity work.mul_op(arch) generic map (2,1,32,32)
port map (
	clk => mul_49_clk,
	rst => mul_49_rst,
	dataInArray(0) => mul_49_dataInArray_0,
	dataInArray(1) => mul_49_dataInArray_1,
	pValidArray(0) => mul_49_pValidArray_0,
	pValidArray(1) => mul_49_pValidArray_1,
	readyArray(0) => mul_49_readyArray_0,
	readyArray(1) => mul_49_readyArray_1,
	nReadyArray(0) => mul_49_nReadyArray_0,
	validArray(0) => mul_49_validArray_0,
	dataOutArray(0) => mul_49_dataOutArray_0
);

zext_50: entity work.zext_op(arch) generic map (1,1,4,4)
port map (
	clk => zext_50_clk,
	rst => zext_50_rst,
	dataInArray(0) => zext_50_dataInArray_0,
	pValidArray(0) => zext_50_pValidArray_0,
	readyArray(0) => zext_50_readyArray_0,
	nReadyArray(0) => zext_50_nReadyArray_0,
	validArray(0) => zext_50_validArray_0,
	dataOutArray(0) => zext_50_dataOutArray_0
);

zext_51: entity work.zext_op(arch) generic map (1,1,4,4)
port map (
	clk => zext_51_clk,
	rst => zext_51_rst,
	dataInArray(0) => zext_51_dataInArray_0,
	pValidArray(0) => zext_51_pValidArray_0,
	readyArray(0) => zext_51_readyArray_0,
	nReadyArray(0) => zext_51_nReadyArray_0,
	validArray(0) => zext_51_validArray_0,
	dataOutArray(0) => zext_51_dataOutArray_0
);

getelementptr_52: entity work.getelementptr_op(arch) generic map (3,1,32,32,1)
port map (
	clk => getelementptr_52_clk,
	rst => getelementptr_52_rst,
	dataInArray(0) => getelementptr_52_dataInArray_0,
	dataInArray(1) => getelementptr_52_dataInArray_1,
	dataInArray(2) => getelementptr_52_dataInArray_2,
	pValidArray(0) => getelementptr_52_pValidArray_0,
	pValidArray(1) => getelementptr_52_pValidArray_1,
	pValidArray(2) => getelementptr_52_pValidArray_2,
	readyArray(0) => getelementptr_52_readyArray_0,
	readyArray(1) => getelementptr_52_readyArray_1,
	readyArray(2) => getelementptr_52_readyArray_2,
	nReadyArray(0) => getelementptr_52_nReadyArray_0,
	validArray(0) => getelementptr_52_validArray_0,
	dataOutArray(0) => getelementptr_52_dataOutArray_0
);

load_53: entity work.lsq_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_53_clk,
	rst => load_53_rst,
	dataInArray(0) => load_53_dataInArray_0,
	input_addr => load_53_dataInArray_1,
	pValidArray(0) => load_53_pValidArray_0,
	pValidArray(1) => load_53_pValidArray_1,
	readyArray(0) => load_53_readyArray_0,
	readyArray(1) => load_53_readyArray_1,
	nReadyArray(0) => load_53_nReadyArray_0,
	nReadyArray(1) => load_53_nReadyArray_1,
	validArray(0) => load_53_validArray_0,
	validArray(1) => load_53_validArray_1,
	dataOutArray(0) => load_53_dataOutArray_0,
	output_addr => load_53_dataOutArray_1
);

add_54: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_54_clk,
	rst => add_54_rst,
	dataInArray(0) => add_54_dataInArray_0,
	dataInArray(1) => add_54_dataInArray_1,
	pValidArray(0) => add_54_pValidArray_0,
	pValidArray(1) => add_54_pValidArray_1,
	readyArray(0) => add_54_readyArray_0,
	readyArray(1) => add_54_readyArray_1,
	nReadyArray(0) => add_54_nReadyArray_0,
	validArray(0) => add_54_validArray_0,
	dataOutArray(0) => add_54_dataOutArray_0
);

store_3: entity work.lsq_store_op(arch) generic map (2,2,32,32)
port map (
	clk => store_3_clk,
	rst => store_3_rst,
	dataInArray(0) => store_3_dataInArray_0,
	input_addr => store_3_dataInArray_1,
	pValidArray(0) => store_3_pValidArray_0,
	pValidArray(1) => store_3_pValidArray_1,
	readyArray(0) => store_3_readyArray_0,
	readyArray(1) => store_3_readyArray_1,
	nReadyArray(0) => store_3_nReadyArray_0,
	nReadyArray(1) => store_3_nReadyArray_1,
	validArray(0) => store_3_validArray_0,
	validArray(1) => store_3_validArray_1,
	dataOutArray(0) => store_3_dataOutArray_0,
	output_addr => store_3_dataOutArray_1
);

cst_14: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_14_clk,
	rst => cst_14_rst,
	dataInArray(0) => cst_14_dataInArray_0,
	pValidArray(0) => cst_14_pValidArray_0,
	readyArray(0) => cst_14_readyArray_0,
	nReadyArray(0) => cst_14_nReadyArray_0,
	validArray(0) => cst_14_validArray_0,
	dataOutArray(0) => cst_14_dataOutArray_0
);

add_55: entity work.add_op(arch) generic map (2,1,4,4)
port map (
	clk => add_55_clk,
	rst => add_55_rst,
	dataInArray(0) => add_55_dataInArray_0,
	dataInArray(1) => add_55_dataInArray_1,
	pValidArray(0) => add_55_pValidArray_0,
	pValidArray(1) => add_55_pValidArray_1,
	readyArray(0) => add_55_readyArray_0,
	readyArray(1) => add_55_readyArray_1,
	nReadyArray(0) => add_55_nReadyArray_0,
	validArray(0) => add_55_validArray_0,
	dataOutArray(0) => add_55_dataOutArray_0
);

cst_15: entity work.Const(arch) generic map (1,1,4,4)
port map (
	clk => cst_15_clk,
	rst => cst_15_rst,
	dataInArray(0) => cst_15_dataInArray_0,
	pValidArray(0) => cst_15_pValidArray_0,
	readyArray(0) => cst_15_readyArray_0,
	nReadyArray(0) => cst_15_nReadyArray_0,
	validArray(0) => cst_15_validArray_0,
	dataOutArray(0) => cst_15_dataOutArray_0
);

icmp_56: entity work.icmp_ult_op(arch) generic map (2,1,4,1)
port map (
	clk => icmp_56_clk,
	rst => icmp_56_rst,
	dataInArray(0) => icmp_56_dataInArray_0,
	dataInArray(1) => icmp_56_dataInArray_1,
	pValidArray(0) => icmp_56_pValidArray_0,
	pValidArray(1) => icmp_56_pValidArray_1,
	readyArray(0) => icmp_56_readyArray_0,
	readyArray(1) => icmp_56_readyArray_1,
	nReadyArray(0) => icmp_56_nReadyArray_0,
	validArray(0) => icmp_56_validArray_0,
	dataOutArray(0) => icmp_56_dataOutArray_0
);

cst_35: entity work.Const(arch) generic map (1,1,4,4)
port map (
	clk => cst_35_clk,
	rst => cst_35_rst,
	dataInArray(0) => cst_35_dataInArray_0,
	pValidArray(0) => cst_35_pValidArray_0,
	readyArray(0) => cst_35_readyArray_0,
	nReadyArray(0) => cst_35_nReadyArray_0,
	validArray(0) => cst_35_validArray_0,
	dataOutArray(0) => cst_35_dataOutArray_0
);

cst_36: entity work.Const(arch) generic map (1,1,4,4)
port map (
	clk => cst_36_clk,
	rst => cst_36_rst,
	dataInArray(0) => cst_36_dataInArray_0,
	pValidArray(0) => cst_36_pValidArray_0,
	readyArray(0) => cst_36_readyArray_0,
	nReadyArray(0) => cst_36_nReadyArray_0,
	validArray(0) => cst_36_validArray_0,
	dataOutArray(0) => cst_36_dataOutArray_0
);

cst_37: entity work.Const(arch) generic map (1,1,4,4)
port map (
	clk => cst_37_clk,
	rst => cst_37_rst,
	dataInArray(0) => cst_37_dataInArray_0,
	pValidArray(0) => cst_37_pValidArray_0,
	readyArray(0) => cst_37_readyArray_0,
	nReadyArray(0) => cst_37_nReadyArray_0,
	validArray(0) => cst_37_validArray_0,
	dataOutArray(0) => cst_37_dataOutArray_0
);

phi_n10: entity work.merge(arch) generic map (2,1,4,4)
port map (
	clk => phi_n10_clk,
	rst => phi_n10_rst,
	dataInArray(0) => phi_n10_dataInArray_0,
	dataInArray(1) => phi_n10_dataInArray_1,
	pValidArray(0) => phi_n10_pValidArray_0,
	pValidArray(1) => phi_n10_pValidArray_1,
	readyArray(0) => phi_n10_readyArray_0,
	readyArray(1) => phi_n10_readyArray_1,
	nReadyArray(0) => phi_n10_nReadyArray_0,
	validArray(0) => phi_n10_validArray_0,
	dataOutArray(0) => phi_n10_dataOutArray_0
);

phi_n11: entity work.merge(arch) generic map (2,1,4,4)
port map (
	clk => phi_n11_clk,
	rst => phi_n11_rst,
	dataInArray(0) => phi_n11_dataInArray_0,
	dataInArray(1) => phi_n11_dataInArray_1,
	pValidArray(0) => phi_n11_pValidArray_0,
	pValidArray(1) => phi_n11_pValidArray_1,
	readyArray(0) => phi_n11_readyArray_0,
	readyArray(1) => phi_n11_readyArray_1,
	nReadyArray(0) => phi_n11_nReadyArray_0,
	validArray(0) => phi_n11_validArray_0,
	dataOutArray(0) => phi_n11_dataOutArray_0
);

fork_7: entity work.fork(arch) generic map (1,3,4,4)
port map (
	clk => fork_7_clk,
	rst => fork_7_rst,
	dataInArray(0) => fork_7_dataInArray_0,
	pValidArray(0) => fork_7_pValidArray_0,
	readyArray(0) => fork_7_readyArray_0,
	nReadyArray(0) => fork_7_nReadyArray_0,
	nReadyArray(1) => fork_7_nReadyArray_1,
	nReadyArray(2) => fork_7_nReadyArray_2,
	validArray(0) => fork_7_validArray_0,
	validArray(1) => fork_7_validArray_1,
	validArray(2) => fork_7_validArray_2,
	dataOutArray(0) => fork_7_dataOutArray_0,
	dataOutArray(1) => fork_7_dataOutArray_1,
	dataOutArray(2) => fork_7_dataOutArray_2
);

fork_8: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_8_clk,
	rst => fork_8_rst,
	dataInArray(0) => fork_8_dataInArray_0,
	pValidArray(0) => fork_8_pValidArray_0,
	readyArray(0) => fork_8_readyArray_0,
	nReadyArray(0) => fork_8_nReadyArray_0,
	nReadyArray(1) => fork_8_nReadyArray_1,
	validArray(0) => fork_8_validArray_0,
	validArray(1) => fork_8_validArray_1,
	dataOutArray(0) => fork_8_dataOutArray_0,
	dataOutArray(1) => fork_8_dataOutArray_1
);

fork_9: entity work.fork(arch) generic map (1,2,4,4)
port map (
	clk => fork_9_clk,
	rst => fork_9_rst,
	dataInArray(0) => fork_9_dataInArray_0,
	pValidArray(0) => fork_9_pValidArray_0,
	readyArray(0) => fork_9_readyArray_0,
	nReadyArray(0) => fork_9_nReadyArray_0,
	nReadyArray(1) => fork_9_nReadyArray_1,
	validArray(0) => fork_9_validArray_0,
	validArray(1) => fork_9_validArray_1,
	dataOutArray(0) => fork_9_dataOutArray_0,
	dataOutArray(1) => fork_9_dataOutArray_1
);

fork_24: entity work.fork(arch) generic map (1,3,4,4)
port map (
	clk => fork_24_clk,
	rst => fork_24_rst,
	dataInArray(0) => fork_24_dataInArray_0,
	pValidArray(0) => fork_24_pValidArray_0,
	readyArray(0) => fork_24_readyArray_0,
	nReadyArray(0) => fork_24_nReadyArray_0,
	nReadyArray(1) => fork_24_nReadyArray_1,
	nReadyArray(2) => fork_24_nReadyArray_2,
	validArray(0) => fork_24_validArray_0,
	validArray(1) => fork_24_validArray_1,
	validArray(2) => fork_24_validArray_2,
	dataOutArray(0) => fork_24_dataOutArray_0,
	dataOutArray(1) => fork_24_dataOutArray_1,
	dataOutArray(2) => fork_24_dataOutArray_2
);

fork_25: entity work.fork(arch) generic map (1,3,4,4)
port map (
	clk => fork_25_clk,
	rst => fork_25_rst,
	dataInArray(0) => fork_25_dataInArray_0,
	pValidArray(0) => fork_25_pValidArray_0,
	readyArray(0) => fork_25_readyArray_0,
	nReadyArray(0) => fork_25_nReadyArray_0,
	nReadyArray(1) => fork_25_nReadyArray_1,
	nReadyArray(2) => fork_25_nReadyArray_2,
	validArray(0) => fork_25_validArray_0,
	validArray(1) => fork_25_validArray_1,
	validArray(2) => fork_25_validArray_2,
	dataOutArray(0) => fork_25_dataOutArray_0,
	dataOutArray(1) => fork_25_dataOutArray_1,
	dataOutArray(2) => fork_25_dataOutArray_2
);

branch_18: entity work.Branch(arch) generic map (2,2,4,4)
port map (
	clk => branch_18_clk,
	rst => branch_18_rst,
	dataInArray(0) => branch_18_dataInArray_0,
	Condition(0) => branch_18_dataInArray_1,
	pValidArray(0) => branch_18_pValidArray_0,
	pValidArray(1) => branch_18_pValidArray_1,
	readyArray(0) => branch_18_readyArray_0,
	readyArray(1) => branch_18_readyArray_1,
	nReadyArray(0) => branch_18_nReadyArray_0,
	nReadyArray(1) => branch_18_nReadyArray_1,
	validArray(0) => branch_18_validArray_0,
	validArray(1) => branch_18_validArray_1,
	dataOutArray(0) => branch_18_dataOutArray_0,
	dataOutArray(1) => branch_18_dataOutArray_1
);

branch_19: entity work.Branch(arch) generic map (2,2,4,4)
port map (
	clk => branch_19_clk,
	rst => branch_19_rst,
	dataInArray(0) => branch_19_dataInArray_0,
	Condition(0) => branch_19_dataInArray_1,
	pValidArray(0) => branch_19_pValidArray_0,
	pValidArray(1) => branch_19_pValidArray_1,
	readyArray(0) => branch_19_readyArray_0,
	readyArray(1) => branch_19_readyArray_1,
	nReadyArray(0) => branch_19_nReadyArray_0,
	nReadyArray(1) => branch_19_nReadyArray_1,
	validArray(0) => branch_19_validArray_0,
	validArray(1) => branch_19_validArray_1,
	dataOutArray(0) => branch_19_dataOutArray_0,
	dataOutArray(1) => branch_19_dataOutArray_1
);

branch_20: entity work.Branch(arch) generic map (2,2,4,4)
port map (
	clk => branch_20_clk,
	rst => branch_20_rst,
	dataInArray(0) => branch_20_dataInArray_0,
	Condition(0) => branch_20_dataInArray_1,
	pValidArray(0) => branch_20_pValidArray_0,
	pValidArray(1) => branch_20_pValidArray_1,
	readyArray(0) => branch_20_readyArray_0,
	readyArray(1) => branch_20_readyArray_1,
	nReadyArray(0) => branch_20_nReadyArray_0,
	nReadyArray(1) => branch_20_nReadyArray_1,
	validArray(0) => branch_20_validArray_0,
	validArray(1) => branch_20_validArray_1,
	dataOutArray(0) => branch_20_dataOutArray_0,
	dataOutArray(1) => branch_20_dataOutArray_1
);

fork_39: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => fork_39_clk,
	rst => fork_39_rst,
	dataInArray(0) => fork_39_dataInArray_0,
	pValidArray(0) => fork_39_pValidArray_0,
	readyArray(0) => fork_39_readyArray_0,
	nReadyArray(0) => fork_39_nReadyArray_0,
	nReadyArray(1) => fork_39_nReadyArray_1,
	nReadyArray(2) => fork_39_nReadyArray_2,
	nReadyArray(3) => fork_39_nReadyArray_3,
	validArray(0) => fork_39_validArray_0,
	validArray(1) => fork_39_validArray_1,
	validArray(2) => fork_39_validArray_2,
	validArray(3) => fork_39_validArray_3,
	dataOutArray(0) => fork_39_dataOutArray_0,
	dataOutArray(1) => fork_39_dataOutArray_1,
	dataOutArray(2) => fork_39_dataOutArray_2,
	dataOutArray(3) => fork_39_dataOutArray_3
);

cst_45: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_45_clk,
	rst => cst_45_rst,
	dataInArray(0) => cst_45_dataInArray_0,
	pValidArray(0) => cst_45_pValidArray_0,
	readyArray(0) => cst_45_readyArray_0,
	nReadyArray(0) => cst_45_nReadyArray_0,
	validArray(0) => cst_45_validArray_0,
	dataOutArray(0) => cst_45_dataOutArray_0
);

phiC_26: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_26_clk,
	rst => phiC_26_rst,
	dataInArray(0) => phiC_26_dataInArray_0,
	dataInArray(1) => phiC_26_dataInArray_1,
	pValidArray(0) => phiC_26_pValidArray_0,
	pValidArray(1) => phiC_26_pValidArray_1,
	readyArray(0) => phiC_26_readyArray_0,
	readyArray(1) => phiC_26_readyArray_1,
	nReadyArray(0) => phiC_26_nReadyArray_0,
	nReadyArray(1) => phiC_26_nReadyArray_1,
	validArray(0) => phiC_26_validArray_0,
	validArray(1) => phiC_26_validArray_1,
	dataOutArray(0) => phiC_26_dataOutArray_0,
	Condition(0) => phiC_26_dataOutArray_1
);

forkC_61: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => forkC_61_clk,
	rst => forkC_61_rst,
	dataInArray(0) => forkC_61_dataInArray_0,
	pValidArray(0) => forkC_61_pValidArray_0,
	readyArray(0) => forkC_61_readyArray_0,
	nReadyArray(0) => forkC_61_nReadyArray_0,
	nReadyArray(1) => forkC_61_nReadyArray_1,
	nReadyArray(2) => forkC_61_nReadyArray_2,
	validArray(0) => forkC_61_validArray_0,
	validArray(1) => forkC_61_validArray_1,
	validArray(2) => forkC_61_validArray_2,
	dataOutArray(0) => forkC_61_dataOutArray_0,
	dataOutArray(1) => forkC_61_dataOutArray_1,
	dataOutArray(2) => forkC_61_dataOutArray_2
);

branchC_45: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_45_clk,
	rst => branchC_45_rst,
	dataInArray(0) => branchC_45_dataInArray_0,
	Condition(0) => branchC_45_dataInArray_1,
	pValidArray(0) => branchC_45_pValidArray_0,
	pValidArray(1) => branchC_45_pValidArray_1,
	readyArray(0) => branchC_45_readyArray_0,
	readyArray(1) => branchC_45_readyArray_1,
	nReadyArray(0) => branchC_45_nReadyArray_0,
	nReadyArray(1) => branchC_45_nReadyArray_1,
	validArray(0) => branchC_45_validArray_0,
	validArray(1) => branchC_45_validArray_1,
	dataOutArray(0) => branchC_45_dataOutArray_0,
	dataOutArray(1) => branchC_45_dataOutArray_1
);

source_6: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_6_clk,
	rst => source_6_rst,
	nReadyArray(0) => source_6_nReadyArray_0,
	validArray(0) => source_6_validArray_0,
	dataOutArray(0) => source_6_dataOutArray_0
);

source_7: entity work.source(arch) generic map (0,1,32,4)
port map (
	clk => source_7_clk,
	rst => source_7_rst,
	nReadyArray(0) => source_7_nReadyArray_0,
	validArray(0) => source_7_validArray_0,
	dataOutArray(0) => source_7_dataOutArray_0
);

source_23: entity work.source(arch) generic map (0,1,32,4)
port map (
	clk => source_23_clk,
	rst => source_23_rst,
	nReadyArray(0) => source_23_nReadyArray_0,
	validArray(0) => source_23_validArray_0,
	dataOutArray(0) => source_23_dataOutArray_0
);

source_24: entity work.source(arch) generic map (0,1,32,4)
port map (
	clk => source_24_clk,
	rst => source_24_rst,
	nReadyArray(0) => source_24_nReadyArray_0,
	validArray(0) => source_24_validArray_0,
	dataOutArray(0) => source_24_dataOutArray_0
);

source_25: entity work.source(arch) generic map (0,1,32,4)
port map (
	clk => source_25_clk,
	rst => source_25_rst,
	nReadyArray(0) => source_25_nReadyArray_0,
	validArray(0) => source_25_validArray_0,
	dataOutArray(0) => source_25_dataOutArray_0
);

Buffer_4: entity work.TEHB(arch) generic map (1,1,4,4)
port map (
	clk => Buffer_4_clk,
	rst => Buffer_4_rst,
	dataInArray(0) => Buffer_4_dataInArray_0,
	pValidArray(0) => Buffer_4_pValidArray_0,
	readyArray(0) => Buffer_4_readyArray_0,
	nReadyArray(0) => Buffer_4_nReadyArray_0,
	validArray(0) => Buffer_4_validArray_0,
	dataOutArray(0) => Buffer_4_dataOutArray_0
);

Buffer_9: entity work.elasticBuffer(arch) generic map (1,1,4,4)
port map (
	clk => Buffer_9_clk,
	rst => Buffer_9_rst,
	dataInArray(0) => Buffer_9_dataInArray_0,
	pValidArray(0) => Buffer_9_pValidArray_0,
	readyArray(0) => Buffer_9_readyArray_0,
	nReadyArray(0) => Buffer_9_nReadyArray_0,
	validArray(0) => Buffer_9_validArray_0,
	dataOutArray(0) => Buffer_9_dataOutArray_0
);

Buffer_10: entity work.elasticBuffer(arch) generic map (1,1,4,4)
port map (
	clk => Buffer_10_clk,
	rst => Buffer_10_rst,
	dataInArray(0) => Buffer_10_dataInArray_0,
	pValidArray(0) => Buffer_10_pValidArray_0,
	readyArray(0) => Buffer_10_readyArray_0,
	nReadyArray(0) => Buffer_10_nReadyArray_0,
	validArray(0) => Buffer_10_validArray_0,
	dataOutArray(0) => Buffer_10_dataOutArray_0
);

Buffer_14: entity work.TEHB(arch) generic map (1,1,4,4)
port map (
	clk => Buffer_14_clk,
	rst => Buffer_14_rst,
	dataInArray(0) => Buffer_14_dataInArray_0,
	pValidArray(0) => Buffer_14_pValidArray_0,
	readyArray(0) => Buffer_14_readyArray_0,
	nReadyArray(0) => Buffer_14_nReadyArray_0,
	validArray(0) => Buffer_14_validArray_0,
	dataOutArray(0) => Buffer_14_dataOutArray_0
);

Buffer_15: entity work.TEHB(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_15_clk,
	rst => Buffer_15_rst,
	dataInArray(0) => Buffer_15_dataInArray_0,
	pValidArray(0) => Buffer_15_pValidArray_0,
	readyArray(0) => Buffer_15_readyArray_0,
	nReadyArray(0) => Buffer_15_nReadyArray_0,
	validArray(0) => Buffer_15_validArray_0,
	dataOutArray(0) => Buffer_15_dataOutArray_0
);

Buffer_20: entity work.TEHB(arch) generic map (1,1,4,4)
port map (
	clk => Buffer_20_clk,
	rst => Buffer_20_rst,
	dataInArray(0) => Buffer_20_dataInArray_0,
	pValidArray(0) => Buffer_20_pValidArray_0,
	readyArray(0) => Buffer_20_readyArray_0,
	nReadyArray(0) => Buffer_20_nReadyArray_0,
	validArray(0) => Buffer_20_validArray_0,
	dataOutArray(0) => Buffer_20_dataOutArray_0
);

Buffer_21: entity work.TEHB(arch) generic map (1,1,4,4)
port map (
	clk => Buffer_21_clk,
	rst => Buffer_21_rst,
	dataInArray(0) => Buffer_21_dataInArray_0,
	pValidArray(0) => Buffer_21_pValidArray_0,
	readyArray(0) => Buffer_21_readyArray_0,
	nReadyArray(0) => Buffer_21_nReadyArray_0,
	validArray(0) => Buffer_21_validArray_0,
	dataOutArray(0) => Buffer_21_dataOutArray_0
);

Buffer_32: entity work.elasticBuffer(arch) generic map (1,1,4,4)
port map (
	clk => Buffer_32_clk,
	rst => Buffer_32_rst,
	dataInArray(0) => Buffer_32_dataInArray_0,
	pValidArray(0) => Buffer_32_pValidArray_0,
	readyArray(0) => Buffer_32_readyArray_0,
	nReadyArray(0) => Buffer_32_nReadyArray_0,
	validArray(0) => Buffer_32_validArray_0,
	dataOutArray(0) => Buffer_32_dataOutArray_0
);

Buffer_33: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_33_clk,
	rst => Buffer_33_rst,
	dataInArray(0) => Buffer_33_dataInArray_0,
	pValidArray(0) => Buffer_33_pValidArray_0,
	readyArray(0) => Buffer_33_readyArray_0,
	nReadyArray(0) => Buffer_33_nReadyArray_0,
	validArray(0) => Buffer_33_validArray_0,
	dataOutArray(0) => Buffer_33_dataOutArray_0
);

Buffer_34: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_34_clk,
	rst => Buffer_34_rst,
	dataInArray(0) => Buffer_34_dataInArray_0,
	pValidArray(0) => Buffer_34_pValidArray_0,
	readyArray(0) => Buffer_34_readyArray_0,
	nReadyArray(0) => Buffer_34_nReadyArray_0,
	validArray(0) => Buffer_34_validArray_0,
	dataOutArray(0) => Buffer_34_dataOutArray_0
);

Buffer_35: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_35_clk,
	rst => Buffer_35_rst,
	dataInArray(0) => Buffer_35_dataInArray_0,
	pValidArray(0) => Buffer_35_pValidArray_0,
	readyArray(0) => Buffer_35_readyArray_0,
	nReadyArray(0) => Buffer_35_nReadyArray_0,
	validArray(0) => Buffer_35_validArray_0,
	dataOutArray(0) => Buffer_35_dataOutArray_0
);

Buffer_50: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_50_clk,
	rst => Buffer_50_rst,
	dataInArray(0) => Buffer_50_dataInArray_0,
	pValidArray(0) => Buffer_50_pValidArray_0,
	readyArray(0) => Buffer_50_readyArray_0,
	nReadyArray(0) => Buffer_50_nReadyArray_0,
	validArray(0) => Buffer_50_validArray_0,
	dataOutArray(0) => Buffer_50_dataOutArray_0
);

cst_16: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_16_clk,
	rst => cst_16_rst,
	dataInArray(0) => cst_16_dataInArray_0,
	pValidArray(0) => cst_16_pValidArray_0,
	readyArray(0) => cst_16_readyArray_0,
	nReadyArray(0) => cst_16_nReadyArray_0,
	validArray(0) => cst_16_validArray_0,
	dataOutArray(0) => cst_16_dataOutArray_0
);

add_58: entity work.add_op(arch) generic map (2,1,4,4)
port map (
	clk => add_58_clk,
	rst => add_58_rst,
	dataInArray(0) => add_58_dataInArray_0,
	dataInArray(1) => add_58_dataInArray_1,
	pValidArray(0) => add_58_pValidArray_0,
	pValidArray(1) => add_58_pValidArray_1,
	readyArray(0) => add_58_readyArray_0,
	readyArray(1) => add_58_readyArray_1,
	nReadyArray(0) => add_58_nReadyArray_0,
	validArray(0) => add_58_validArray_0,
	dataOutArray(0) => add_58_dataOutArray_0
);

cst_17: entity work.Const(arch) generic map (1,1,4,4)
port map (
	clk => cst_17_clk,
	rst => cst_17_rst,
	dataInArray(0) => cst_17_dataInArray_0,
	pValidArray(0) => cst_17_pValidArray_0,
	readyArray(0) => cst_17_readyArray_0,
	nReadyArray(0) => cst_17_nReadyArray_0,
	validArray(0) => cst_17_validArray_0,
	dataOutArray(0) => cst_17_dataOutArray_0
);

icmp_59: entity work.icmp_ult_op(arch) generic map (2,1,4,1)
port map (
	clk => icmp_59_clk,
	rst => icmp_59_rst,
	dataInArray(0) => icmp_59_dataInArray_0,
	dataInArray(1) => icmp_59_dataInArray_1,
	pValidArray(0) => icmp_59_pValidArray_0,
	pValidArray(1) => icmp_59_pValidArray_1,
	readyArray(0) => icmp_59_readyArray_0,
	readyArray(1) => icmp_59_readyArray_1,
	nReadyArray(0) => icmp_59_nReadyArray_0,
	validArray(0) => icmp_59_validArray_0,
	dataOutArray(0) => icmp_59_dataOutArray_0
);

phi_n8: entity work.merge(arch) generic map (1,1,4,4)
port map (
	clk => phi_n8_clk,
	rst => phi_n8_rst,
	dataInArray(0) => phi_n8_dataInArray_0,
	pValidArray(0) => phi_n8_pValidArray_0,
	readyArray(0) => phi_n8_readyArray_0,
	nReadyArray(0) => phi_n8_nReadyArray_0,
	validArray(0) => phi_n8_validArray_0,
	dataOutArray(0) => phi_n8_dataOutArray_0
);

phi_n9: entity work.merge(arch) generic map (1,1,4,4)
port map (
	clk => phi_n9_clk,
	rst => phi_n9_rst,
	dataInArray(0) => phi_n9_dataInArray_0,
	pValidArray(0) => phi_n9_pValidArray_0,
	readyArray(0) => phi_n9_readyArray_0,
	nReadyArray(0) => phi_n9_nReadyArray_0,
	validArray(0) => phi_n9_validArray_0,
	dataOutArray(0) => phi_n9_dataOutArray_0
);

fork_10: entity work.fork(arch) generic map (1,2,4,4)
port map (
	clk => fork_10_clk,
	rst => fork_10_rst,
	dataInArray(0) => fork_10_dataInArray_0,
	pValidArray(0) => fork_10_pValidArray_0,
	readyArray(0) => fork_10_readyArray_0,
	nReadyArray(0) => fork_10_nReadyArray_0,
	nReadyArray(1) => fork_10_nReadyArray_1,
	validArray(0) => fork_10_validArray_0,
	validArray(1) => fork_10_validArray_1,
	dataOutArray(0) => fork_10_dataOutArray_0,
	dataOutArray(1) => fork_10_dataOutArray_1
);

branch_21: entity work.Branch(arch) generic map (2,2,4,4)
port map (
	clk => branch_21_clk,
	rst => branch_21_rst,
	dataInArray(0) => branch_21_dataInArray_0,
	Condition(0) => branch_21_dataInArray_1,
	pValidArray(0) => branch_21_pValidArray_0,
	pValidArray(1) => branch_21_pValidArray_1,
	readyArray(0) => branch_21_readyArray_0,
	readyArray(1) => branch_21_readyArray_1,
	nReadyArray(0) => branch_21_nReadyArray_0,
	nReadyArray(1) => branch_21_nReadyArray_1,
	validArray(0) => branch_21_validArray_0,
	validArray(1) => branch_21_validArray_1,
	dataOutArray(0) => branch_21_dataOutArray_0,
	dataOutArray(1) => branch_21_dataOutArray_1
);

branch_22: entity work.Branch(arch) generic map (2,2,4,4)
port map (
	clk => branch_22_clk,
	rst => branch_22_rst,
	dataInArray(0) => branch_22_dataInArray_0,
	Condition(0) => branch_22_dataInArray_1,
	pValidArray(0) => branch_22_pValidArray_0,
	pValidArray(1) => branch_22_pValidArray_1,
	readyArray(0) => branch_22_readyArray_0,
	readyArray(1) => branch_22_readyArray_1,
	nReadyArray(0) => branch_22_nReadyArray_0,
	nReadyArray(1) => branch_22_nReadyArray_1,
	validArray(0) => branch_22_validArray_0,
	validArray(1) => branch_22_validArray_1,
	dataOutArray(0) => branch_22_dataOutArray_0,
	dataOutArray(1) => branch_22_dataOutArray_1
);

fork_40: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork_40_clk,
	rst => fork_40_rst,
	dataInArray(0) => fork_40_dataInArray_0,
	pValidArray(0) => fork_40_pValidArray_0,
	readyArray(0) => fork_40_readyArray_0,
	nReadyArray(0) => fork_40_nReadyArray_0,
	nReadyArray(1) => fork_40_nReadyArray_1,
	nReadyArray(2) => fork_40_nReadyArray_2,
	validArray(0) => fork_40_validArray_0,
	validArray(1) => fork_40_validArray_1,
	validArray(2) => fork_40_validArray_2,
	dataOutArray(0) => fork_40_dataOutArray_0,
	dataOutArray(1) => fork_40_dataOutArray_1,
	dataOutArray(2) => fork_40_dataOutArray_2
);

phiC_27: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_27_clk,
	rst => phiC_27_rst,
	dataInArray(0) => phiC_27_dataInArray_0,
	pValidArray(0) => phiC_27_pValidArray_0,
	readyArray(0) => phiC_27_readyArray_0,
	nReadyArray(0) => phiC_27_nReadyArray_0,
	validArray(0) => phiC_27_validArray_0,
	dataOutArray(0) => phiC_27_dataOutArray_0
);

branchC_46: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_46_clk,
	rst => branchC_46_rst,
	dataInArray(0) => branchC_46_dataInArray_0,
	Condition(0) => branchC_46_dataInArray_1,
	pValidArray(0) => branchC_46_pValidArray_0,
	pValidArray(1) => branchC_46_pValidArray_1,
	readyArray(0) => branchC_46_readyArray_0,
	readyArray(1) => branchC_46_readyArray_1,
	nReadyArray(0) => branchC_46_nReadyArray_0,
	nReadyArray(1) => branchC_46_nReadyArray_1,
	validArray(0) => branchC_46_validArray_0,
	validArray(1) => branchC_46_validArray_1,
	dataOutArray(0) => branchC_46_dataOutArray_0,
	dataOutArray(1) => branchC_46_dataOutArray_1
);

source_8: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_8_clk,
	rst => source_8_rst,
	nReadyArray(0) => source_8_nReadyArray_0,
	validArray(0) => source_8_validArray_0,
	dataOutArray(0) => source_8_dataOutArray_0
);

source_9: entity work.source(arch) generic map (0,1,32,4)
port map (
	clk => source_9_clk,
	rst => source_9_rst,
	nReadyArray(0) => source_9_nReadyArray_0,
	validArray(0) => source_9_validArray_0,
	dataOutArray(0) => source_9_dataOutArray_0
);

Buffer_36: entity work.elasticBuffer(arch) generic map (1,1,4,4)
port map (
	clk => Buffer_36_clk,
	rst => Buffer_36_rst,
	dataInArray(0) => Buffer_36_dataInArray_0,
	pValidArray(0) => Buffer_36_pValidArray_0,
	readyArray(0) => Buffer_36_readyArray_0,
	nReadyArray(0) => Buffer_36_nReadyArray_0,
	validArray(0) => Buffer_36_validArray_0,
	dataOutArray(0) => Buffer_36_dataOutArray_0
);

Buffer_37: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_37_clk,
	rst => Buffer_37_rst,
	dataInArray(0) => Buffer_37_dataInArray_0,
	pValidArray(0) => Buffer_37_pValidArray_0,
	readyArray(0) => Buffer_37_readyArray_0,
	nReadyArray(0) => Buffer_37_nReadyArray_0,
	validArray(0) => Buffer_37_validArray_0,
	dataOutArray(0) => Buffer_37_dataOutArray_0
);

Buffer_51: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_51_clk,
	rst => Buffer_51_rst,
	dataInArray(0) => Buffer_51_dataInArray_0,
	pValidArray(0) => Buffer_51_pValidArray_0,
	readyArray(0) => Buffer_51_readyArray_0,
	nReadyArray(0) => Buffer_51_nReadyArray_0,
	validArray(0) => Buffer_51_validArray_0,
	dataOutArray(0) => Buffer_51_dataOutArray_0
);

Buffer_52: entity work.TEHB(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_52_clk,
	rst => Buffer_52_rst,
	dataInArray(0) => Buffer_52_dataInArray_0,
	pValidArray(0) => Buffer_52_pValidArray_0,
	readyArray(0) => Buffer_52_readyArray_0,
	nReadyArray(0) => Buffer_52_nReadyArray_0,
	validArray(0) => Buffer_52_validArray_0,
	dataOutArray(0) => Buffer_52_dataOutArray_0
);

cst_18: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_18_clk,
	rst => cst_18_rst,
	dataInArray(0) => cst_18_dataInArray_0,
	pValidArray(0) => cst_18_pValidArray_0,
	readyArray(0) => cst_18_readyArray_0,
	nReadyArray(0) => cst_18_nReadyArray_0,
	validArray(0) => cst_18_validArray_0,
	dataOutArray(0) => cst_18_dataOutArray_0
);

add_61: entity work.add_op(arch) generic map (2,1,4,4)
port map (
	clk => add_61_clk,
	rst => add_61_rst,
	dataInArray(0) => add_61_dataInArray_0,
	dataInArray(1) => add_61_dataInArray_1,
	pValidArray(0) => add_61_pValidArray_0,
	pValidArray(1) => add_61_pValidArray_1,
	readyArray(0) => add_61_readyArray_0,
	readyArray(1) => add_61_readyArray_1,
	nReadyArray(0) => add_61_nReadyArray_0,
	validArray(0) => add_61_validArray_0,
	dataOutArray(0) => add_61_dataOutArray_0
);

cst_19: entity work.Const(arch) generic map (1,1,4,4)
port map (
	clk => cst_19_clk,
	rst => cst_19_rst,
	dataInArray(0) => cst_19_dataInArray_0,
	pValidArray(0) => cst_19_pValidArray_0,
	readyArray(0) => cst_19_readyArray_0,
	nReadyArray(0) => cst_19_nReadyArray_0,
	validArray(0) => cst_19_validArray_0,
	dataOutArray(0) => cst_19_dataOutArray_0
);

icmp_62: entity work.icmp_ult_op(arch) generic map (2,1,4,1)
port map (
	clk => icmp_62_clk,
	rst => icmp_62_rst,
	dataInArray(0) => icmp_62_dataInArray_0,
	dataInArray(1) => icmp_62_dataInArray_1,
	pValidArray(0) => icmp_62_pValidArray_0,
	pValidArray(1) => icmp_62_pValidArray_1,
	readyArray(0) => icmp_62_readyArray_0,
	readyArray(1) => icmp_62_readyArray_1,
	nReadyArray(0) => icmp_62_nReadyArray_0,
	validArray(0) => icmp_62_validArray_0,
	dataOutArray(0) => icmp_62_dataOutArray_0
);

phi_n6: entity work.merge(arch) generic map (1,1,4,4)
port map (
	clk => phi_n6_clk,
	rst => phi_n6_rst,
	dataInArray(0) => phi_n6_dataInArray_0,
	pValidArray(0) => phi_n6_pValidArray_0,
	readyArray(0) => phi_n6_readyArray_0,
	nReadyArray(0) => phi_n6_nReadyArray_0,
	validArray(0) => phi_n6_validArray_0,
	dataOutArray(0) => phi_n6_dataOutArray_0
);

fork_11: entity work.fork(arch) generic map (1,2,4,4)
port map (
	clk => fork_11_clk,
	rst => fork_11_rst,
	dataInArray(0) => fork_11_dataInArray_0,
	pValidArray(0) => fork_11_pValidArray_0,
	readyArray(0) => fork_11_readyArray_0,
	nReadyArray(0) => fork_11_nReadyArray_0,
	nReadyArray(1) => fork_11_nReadyArray_1,
	validArray(0) => fork_11_validArray_0,
	validArray(1) => fork_11_validArray_1,
	dataOutArray(0) => fork_11_dataOutArray_0,
	dataOutArray(1) => fork_11_dataOutArray_1
);

branch_23: entity work.Branch(arch) generic map (2,2,4,4)
port map (
	clk => branch_23_clk,
	rst => branch_23_rst,
	dataInArray(0) => branch_23_dataInArray_0,
	Condition(0) => branch_23_dataInArray_1,
	pValidArray(0) => branch_23_pValidArray_0,
	pValidArray(1) => branch_23_pValidArray_1,
	readyArray(0) => branch_23_readyArray_0,
	readyArray(1) => branch_23_readyArray_1,
	nReadyArray(0) => branch_23_nReadyArray_0,
	nReadyArray(1) => branch_23_nReadyArray_1,
	validArray(0) => branch_23_validArray_0,
	validArray(1) => branch_23_validArray_1,
	dataOutArray(0) => branch_23_dataOutArray_0,
	dataOutArray(1) => branch_23_dataOutArray_1
);

phiC_28: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_28_clk,
	rst => phiC_28_rst,
	dataInArray(0) => phiC_28_dataInArray_0,
	pValidArray(0) => phiC_28_pValidArray_0,
	readyArray(0) => phiC_28_readyArray_0,
	nReadyArray(0) => phiC_28_nReadyArray_0,
	validArray(0) => phiC_28_validArray_0,
	dataOutArray(0) => phiC_28_dataOutArray_0
);

branchC_47: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_47_clk,
	rst => branchC_47_rst,
	dataInArray(0) => branchC_47_dataInArray_0,
	Condition(0) => branchC_47_dataInArray_1,
	pValidArray(0) => branchC_47_pValidArray_0,
	pValidArray(1) => branchC_47_pValidArray_1,
	readyArray(0) => branchC_47_readyArray_0,
	readyArray(1) => branchC_47_readyArray_1,
	nReadyArray(0) => branchC_47_nReadyArray_0,
	nReadyArray(1) => branchC_47_nReadyArray_1,
	validArray(0) => branchC_47_validArray_0,
	validArray(1) => branchC_47_validArray_1,
	dataOutArray(0) => branchC_47_dataOutArray_0,
	dataOutArray(1) => branchC_47_dataOutArray_1
);

fork_64: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_64_clk,
	rst => fork_64_rst,
	dataInArray(0) => fork_64_dataInArray_0,
	pValidArray(0) => fork_64_pValidArray_0,
	readyArray(0) => fork_64_readyArray_0,
	nReadyArray(0) => fork_64_nReadyArray_0,
	nReadyArray(1) => fork_64_nReadyArray_1,
	validArray(0) => fork_64_validArray_0,
	validArray(1) => fork_64_validArray_1,
	dataOutArray(0) => fork_64_dataOutArray_0,
	dataOutArray(1) => fork_64_dataOutArray_1
);

source_10: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_10_clk,
	rst => source_10_rst,
	nReadyArray(0) => source_10_nReadyArray_0,
	validArray(0) => source_10_validArray_0,
	dataOutArray(0) => source_10_dataOutArray_0
);

source_11: entity work.source(arch) generic map (0,1,32,4)
port map (
	clk => source_11_clk,
	rst => source_11_rst,
	nReadyArray(0) => source_11_nReadyArray_0,
	validArray(0) => source_11_validArray_0,
	dataOutArray(0) => source_11_dataOutArray_0
);

Buffer_53: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_53_clk,
	rst => Buffer_53_rst,
	dataInArray(0) => Buffer_53_dataInArray_0,
	pValidArray(0) => Buffer_53_pValidArray_0,
	readyArray(0) => Buffer_53_readyArray_0,
	nReadyArray(0) => Buffer_53_nReadyArray_0,
	validArray(0) => Buffer_53_validArray_0,
	dataOutArray(0) => Buffer_53_dataOutArray_0
);

brCst_block13: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block13_clk,
	rst => brCst_block13_rst,
	dataInArray(0) => brCst_block13_dataInArray_0,
	pValidArray(0) => brCst_block13_pValidArray_0,
	readyArray(0) => brCst_block13_readyArray_0,
	nReadyArray(0) => brCst_block13_nReadyArray_0,
	validArray(0) => brCst_block13_validArray_0,
	dataOutArray(0) => brCst_block13_dataOutArray_0
);

cst_20: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_20_clk,
	rst => cst_20_rst,
	dataInArray(0) => cst_20_dataInArray_0,
	pValidArray(0) => cst_20_pValidArray_0,
	readyArray(0) => cst_20_readyArray_0,
	nReadyArray(0) => cst_20_nReadyArray_0,
	validArray(0) => cst_20_validArray_0,
	dataOutArray(0) => cst_20_dataOutArray_0
);

branch_24: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_24_clk,
	rst => branch_24_rst,
	dataInArray(0) => branch_24_dataInArray_0,
	Condition(0) => branch_24_dataInArray_1,
	pValidArray(0) => branch_24_pValidArray_0,
	pValidArray(1) => branch_24_pValidArray_1,
	readyArray(0) => branch_24_readyArray_0,
	readyArray(1) => branch_24_readyArray_1,
	nReadyArray(0) => branch_24_nReadyArray_0,
	nReadyArray(1) => branch_24_nReadyArray_1,
	validArray(0) => branch_24_validArray_0,
	validArray(1) => branch_24_validArray_1,
	dataOutArray(0) => branch_24_dataOutArray_0,
	dataOutArray(1) => branch_24_dataOutArray_1
);

phiC_29: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_29_clk,
	rst => phiC_29_rst,
	dataInArray(0) => phiC_29_dataInArray_0,
	pValidArray(0) => phiC_29_pValidArray_0,
	readyArray(0) => phiC_29_readyArray_0,
	nReadyArray(0) => phiC_29_nReadyArray_0,
	validArray(0) => phiC_29_validArray_0,
	dataOutArray(0) => phiC_29_dataOutArray_0
);

forkC_65: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => forkC_65_clk,
	rst => forkC_65_rst,
	dataInArray(0) => forkC_65_dataInArray_0,
	pValidArray(0) => forkC_65_pValidArray_0,
	readyArray(0) => forkC_65_readyArray_0,
	nReadyArray(0) => forkC_65_nReadyArray_0,
	nReadyArray(1) => forkC_65_nReadyArray_1,
	nReadyArray(2) => forkC_65_nReadyArray_2,
	validArray(0) => forkC_65_validArray_0,
	validArray(1) => forkC_65_validArray_1,
	validArray(2) => forkC_65_validArray_2,
	dataOutArray(0) => forkC_65_dataOutArray_0,
	dataOutArray(1) => forkC_65_dataOutArray_1,
	dataOutArray(2) => forkC_65_dataOutArray_2
);

branchC_48: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_48_clk,
	rst => branchC_48_rst,
	dataInArray(0) => branchC_48_dataInArray_0,
	Condition(0) => branchC_48_dataInArray_1,
	pValidArray(0) => branchC_48_pValidArray_0,
	pValidArray(1) => branchC_48_pValidArray_1,
	readyArray(0) => branchC_48_readyArray_0,
	readyArray(1) => branchC_48_readyArray_1,
	nReadyArray(0) => branchC_48_nReadyArray_0,
	nReadyArray(1) => branchC_48_nReadyArray_1,
	validArray(0) => branchC_48_validArray_0,
	validArray(1) => branchC_48_validArray_1,
	dataOutArray(0) => branchC_48_dataOutArray_0,
	dataOutArray(1) => branchC_48_dataOutArray_1
);

fork_66: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_66_clk,
	rst => fork_66_rst,
	dataInArray(0) => fork_66_dataInArray_0,
	pValidArray(0) => fork_66_pValidArray_0,
	readyArray(0) => fork_66_readyArray_0,
	nReadyArray(0) => fork_66_nReadyArray_0,
	nReadyArray(1) => fork_66_nReadyArray_1,
	validArray(0) => fork_66_validArray_0,
	validArray(1) => fork_66_validArray_1,
	dataOutArray(0) => fork_66_dataOutArray_0,
	dataOutArray(1) => fork_66_dataOutArray_1
);

Buffer_38: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_38_clk,
	rst => Buffer_38_rst,
	dataInArray(0) => Buffer_38_dataInArray_0,
	pValidArray(0) => Buffer_38_pValidArray_0,
	readyArray(0) => Buffer_38_readyArray_0,
	nReadyArray(0) => Buffer_38_nReadyArray_0,
	validArray(0) => Buffer_38_validArray_0,
	dataOutArray(0) => Buffer_38_dataOutArray_0
);

Buffer_54: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_54_clk,
	rst => Buffer_54_rst,
	dataInArray(0) => Buffer_54_dataInArray_0,
	pValidArray(0) => Buffer_54_pValidArray_0,
	readyArray(0) => Buffer_54_readyArray_0,
	nReadyArray(0) => Buffer_54_nReadyArray_0,
	validArray(0) => Buffer_54_validArray_0,
	dataOutArray(0) => Buffer_54_dataOutArray_0
);

phi_65: entity work.Mux(arch) generic map (3,1,4,4,1)
port map (
	clk => phi_65_clk,
	rst => phi_65_rst,
	Condition(0) => phi_65_dataInArray_0,
	dataInArray(0) => phi_65_dataInArray_1,
	dataInArray(1) => phi_65_dataInArray_2,
	pValidArray(0) => phi_65_pValidArray_0,
	pValidArray(1) => phi_65_pValidArray_1,
	pValidArray(2) => phi_65_pValidArray_2,
	readyArray(0) => phi_65_readyArray_0,
	readyArray(1) => phi_65_readyArray_1,
	readyArray(2) => phi_65_readyArray_2,
	nReadyArray(0) => phi_65_nReadyArray_0,
	validArray(0) => phi_65_validArray_0,
	dataOutArray(0) => phi_65_dataOutArray_0
);

brCst_block14: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block14_clk,
	rst => brCst_block14_rst,
	dataInArray(0) => brCst_block14_dataInArray_0,
	pValidArray(0) => brCst_block14_pValidArray_0,
	readyArray(0) => brCst_block14_readyArray_0,
	nReadyArray(0) => brCst_block14_nReadyArray_0,
	validArray(0) => brCst_block14_validArray_0,
	dataOutArray(0) => brCst_block14_dataOutArray_0
);

cst_21: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_21_clk,
	rst => cst_21_rst,
	dataInArray(0) => cst_21_dataInArray_0,
	pValidArray(0) => cst_21_pValidArray_0,
	readyArray(0) => cst_21_readyArray_0,
	nReadyArray(0) => cst_21_nReadyArray_0,
	validArray(0) => cst_21_validArray_0,
	dataOutArray(0) => cst_21_dataOutArray_0
);

branch_25: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_25_clk,
	rst => branch_25_rst,
	dataInArray(0) => branch_25_dataInArray_0,
	Condition(0) => branch_25_dataInArray_1,
	pValidArray(0) => branch_25_pValidArray_0,
	pValidArray(1) => branch_25_pValidArray_1,
	readyArray(0) => branch_25_readyArray_0,
	readyArray(1) => branch_25_readyArray_1,
	nReadyArray(0) => branch_25_nReadyArray_0,
	nReadyArray(1) => branch_25_nReadyArray_1,
	validArray(0) => branch_25_validArray_0,
	validArray(1) => branch_25_validArray_1,
	dataOutArray(0) => branch_25_dataOutArray_0,
	dataOutArray(1) => branch_25_dataOutArray_1
);

branch_26: entity work.Branch(arch) generic map (2,2,4,4)
port map (
	clk => branch_26_clk,
	rst => branch_26_rst,
	dataInArray(0) => branch_26_dataInArray_0,
	Condition(0) => branch_26_dataInArray_1,
	pValidArray(0) => branch_26_pValidArray_0,
	pValidArray(1) => branch_26_pValidArray_1,
	readyArray(0) => branch_26_readyArray_0,
	readyArray(1) => branch_26_readyArray_1,
	nReadyArray(0) => branch_26_nReadyArray_0,
	nReadyArray(1) => branch_26_nReadyArray_1,
	validArray(0) => branch_26_validArray_0,
	validArray(1) => branch_26_validArray_1,
	dataOutArray(0) => branch_26_dataOutArray_0,
	dataOutArray(1) => branch_26_dataOutArray_1
);

fork_43: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork_43_clk,
	rst => fork_43_rst,
	dataInArray(0) => fork_43_dataInArray_0,
	pValidArray(0) => fork_43_pValidArray_0,
	readyArray(0) => fork_43_readyArray_0,
	nReadyArray(0) => fork_43_nReadyArray_0,
	nReadyArray(1) => fork_43_nReadyArray_1,
	nReadyArray(2) => fork_43_nReadyArray_2,
	validArray(0) => fork_43_validArray_0,
	validArray(1) => fork_43_validArray_1,
	validArray(2) => fork_43_validArray_2,
	dataOutArray(0) => fork_43_dataOutArray_0,
	dataOutArray(1) => fork_43_dataOutArray_1,
	dataOutArray(2) => fork_43_dataOutArray_2
);

phiC_30: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_30_clk,
	rst => phiC_30_rst,
	dataInArray(0) => phiC_30_dataInArray_0,
	dataInArray(1) => phiC_30_dataInArray_1,
	pValidArray(0) => phiC_30_pValidArray_0,
	pValidArray(1) => phiC_30_pValidArray_1,
	readyArray(0) => phiC_30_readyArray_0,
	readyArray(1) => phiC_30_readyArray_1,
	nReadyArray(0) => phiC_30_nReadyArray_0,
	nReadyArray(1) => phiC_30_nReadyArray_1,
	validArray(0) => phiC_30_validArray_0,
	validArray(1) => phiC_30_validArray_1,
	dataOutArray(0) => phiC_30_dataOutArray_0,
	Condition(0) => phiC_30_dataOutArray_1
);

forkC_67: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => forkC_67_clk,
	rst => forkC_67_rst,
	dataInArray(0) => forkC_67_dataInArray_0,
	pValidArray(0) => forkC_67_pValidArray_0,
	readyArray(0) => forkC_67_readyArray_0,
	nReadyArray(0) => forkC_67_nReadyArray_0,
	nReadyArray(1) => forkC_67_nReadyArray_1,
	nReadyArray(2) => forkC_67_nReadyArray_2,
	validArray(0) => forkC_67_validArray_0,
	validArray(1) => forkC_67_validArray_1,
	validArray(2) => forkC_67_validArray_2,
	dataOutArray(0) => forkC_67_dataOutArray_0,
	dataOutArray(1) => forkC_67_dataOutArray_1,
	dataOutArray(2) => forkC_67_dataOutArray_2
);

branchC_49: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_49_clk,
	rst => branchC_49_rst,
	dataInArray(0) => branchC_49_dataInArray_0,
	Condition(0) => branchC_49_dataInArray_1,
	pValidArray(0) => branchC_49_pValidArray_0,
	pValidArray(1) => branchC_49_pValidArray_1,
	readyArray(0) => branchC_49_readyArray_0,
	readyArray(1) => branchC_49_readyArray_1,
	nReadyArray(0) => branchC_49_nReadyArray_0,
	nReadyArray(1) => branchC_49_nReadyArray_1,
	validArray(0) => branchC_49_validArray_0,
	validArray(1) => branchC_49_validArray_1,
	dataOutArray(0) => branchC_49_dataOutArray_0,
	dataOutArray(1) => branchC_49_dataOutArray_1
);

phi_67: entity work.Mux(arch) generic map (3,1,4,4,1)
port map (
	clk => phi_67_clk,
	rst => phi_67_rst,
	Condition(0) => phi_67_dataInArray_0,
	dataInArray(0) => phi_67_dataInArray_1,
	dataInArray(1) => phi_67_dataInArray_2,
	pValidArray(0) => phi_67_pValidArray_0,
	pValidArray(1) => phi_67_pValidArray_1,
	pValidArray(2) => phi_67_pValidArray_2,
	readyArray(0) => phi_67_readyArray_0,
	readyArray(1) => phi_67_readyArray_1,
	readyArray(2) => phi_67_readyArray_2,
	nReadyArray(0) => phi_67_nReadyArray_0,
	validArray(0) => phi_67_validArray_0,
	dataOutArray(0) => phi_67_dataOutArray_0
);

zext_68: entity work.zext_op(arch) generic map (1,1,4,4)
port map (
	clk => zext_68_clk,
	rst => zext_68_rst,
	dataInArray(0) => zext_68_dataInArray_0,
	pValidArray(0) => zext_68_pValidArray_0,
	readyArray(0) => zext_68_readyArray_0,
	nReadyArray(0) => zext_68_nReadyArray_0,
	validArray(0) => zext_68_validArray_0,
	dataOutArray(0) => zext_68_dataOutArray_0
);

zext_69: entity work.zext_op(arch) generic map (1,1,4,4)
port map (
	clk => zext_69_clk,
	rst => zext_69_rst,
	dataInArray(0) => zext_69_dataInArray_0,
	pValidArray(0) => zext_69_pValidArray_0,
	readyArray(0) => zext_69_readyArray_0,
	nReadyArray(0) => zext_69_nReadyArray_0,
	validArray(0) => zext_69_validArray_0,
	dataOutArray(0) => zext_69_dataOutArray_0
);

getelementptr_70: entity work.getelementptr_op(arch) generic map (3,1,32,32,1)
port map (
	clk => getelementptr_70_clk,
	rst => getelementptr_70_rst,
	dataInArray(0) => getelementptr_70_dataInArray_0,
	dataInArray(1) => getelementptr_70_dataInArray_1,
	dataInArray(2) => getelementptr_70_dataInArray_2,
	pValidArray(0) => getelementptr_70_pValidArray_0,
	pValidArray(1) => getelementptr_70_pValidArray_1,
	pValidArray(2) => getelementptr_70_pValidArray_2,
	readyArray(0) => getelementptr_70_readyArray_0,
	readyArray(1) => getelementptr_70_readyArray_1,
	readyArray(2) => getelementptr_70_readyArray_2,
	nReadyArray(0) => getelementptr_70_nReadyArray_0,
	validArray(0) => getelementptr_70_validArray_0,
	dataOutArray(0) => getelementptr_70_dataOutArray_0
);

cst_22: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_22_clk,
	rst => cst_22_rst,
	dataInArray(0) => cst_22_dataInArray_0,
	pValidArray(0) => cst_22_pValidArray_0,
	readyArray(0) => cst_22_readyArray_0,
	nReadyArray(0) => cst_22_nReadyArray_0,
	validArray(0) => cst_22_validArray_0,
	dataOutArray(0) => cst_22_dataOutArray_0
);

store_4: entity work.lsq_store_op(arch) generic map (2,2,32,1)
port map (
	clk => store_4_clk,
	rst => store_4_rst,
	dataInArray(0) => store_4_dataInArray_0,
	input_addr => store_4_dataInArray_1,
	pValidArray(0) => store_4_pValidArray_0,
	pValidArray(1) => store_4_pValidArray_1,
	readyArray(0) => store_4_readyArray_0,
	readyArray(1) => store_4_readyArray_1,
	nReadyArray(0) => store_4_nReadyArray_0,
	nReadyArray(1) => store_4_nReadyArray_1,
	validArray(0) => store_4_validArray_0,
	validArray(1) => store_4_validArray_1,
	dataOutArray(0) => store_4_dataOutArray_0,
	output_addr => store_4_dataOutArray_1
);

brCst_block15: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block15_clk,
	rst => brCst_block15_rst,
	dataInArray(0) => brCst_block15_dataInArray_0,
	pValidArray(0) => brCst_block15_pValidArray_0,
	readyArray(0) => brCst_block15_readyArray_0,
	nReadyArray(0) => brCst_block15_nReadyArray_0,
	validArray(0) => brCst_block15_validArray_0,
	dataOutArray(0) => brCst_block15_dataOutArray_0
);

cst_23: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_23_clk,
	rst => cst_23_rst,
	dataInArray(0) => cst_23_dataInArray_0,
	pValidArray(0) => cst_23_pValidArray_0,
	readyArray(0) => cst_23_readyArray_0,
	nReadyArray(0) => cst_23_nReadyArray_0,
	validArray(0) => cst_23_validArray_0,
	dataOutArray(0) => cst_23_dataOutArray_0
);

cst_38: entity work.Const(arch) generic map (1,1,4,4)
port map (
	clk => cst_38_clk,
	rst => cst_38_rst,
	dataInArray(0) => cst_38_dataInArray_0,
	pValidArray(0) => cst_38_pValidArray_0,
	readyArray(0) => cst_38_readyArray_0,
	nReadyArray(0) => cst_38_nReadyArray_0,
	validArray(0) => cst_38_validArray_0,
	dataOutArray(0) => cst_38_dataOutArray_0
);

phi_n13: entity work.merge(arch) generic map (2,1,4,4)
port map (
	clk => phi_n13_clk,
	rst => phi_n13_rst,
	dataInArray(0) => phi_n13_dataInArray_0,
	dataInArray(1) => phi_n13_dataInArray_1,
	pValidArray(0) => phi_n13_pValidArray_0,
	pValidArray(1) => phi_n13_pValidArray_1,
	readyArray(0) => phi_n13_readyArray_0,
	readyArray(1) => phi_n13_readyArray_1,
	nReadyArray(0) => phi_n13_nReadyArray_0,
	validArray(0) => phi_n13_validArray_0,
	dataOutArray(0) => phi_n13_dataOutArray_0
);

fork_12: entity work.fork(arch) generic map (1,2,4,4)
port map (
	clk => fork_12_clk,
	rst => fork_12_rst,
	dataInArray(0) => fork_12_dataInArray_0,
	pValidArray(0) => fork_12_pValidArray_0,
	readyArray(0) => fork_12_readyArray_0,
	nReadyArray(0) => fork_12_nReadyArray_0,
	nReadyArray(1) => fork_12_nReadyArray_1,
	validArray(0) => fork_12_validArray_0,
	validArray(1) => fork_12_validArray_1,
	dataOutArray(0) => fork_12_dataOutArray_0,
	dataOutArray(1) => fork_12_dataOutArray_1
);

fork_26: entity work.fork(arch) generic map (1,2,4,4)
port map (
	clk => fork_26_clk,
	rst => fork_26_rst,
	dataInArray(0) => fork_26_dataInArray_0,
	pValidArray(0) => fork_26_pValidArray_0,
	readyArray(0) => fork_26_readyArray_0,
	nReadyArray(0) => fork_26_nReadyArray_0,
	nReadyArray(1) => fork_26_nReadyArray_1,
	validArray(0) => fork_26_validArray_0,
	validArray(1) => fork_26_validArray_1,
	dataOutArray(0) => fork_26_dataOutArray_0,
	dataOutArray(1) => fork_26_dataOutArray_1
);

branch_27: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_27_clk,
	rst => branch_27_rst,
	dataInArray(0) => branch_27_dataInArray_0,
	Condition(0) => branch_27_dataInArray_1,
	pValidArray(0) => branch_27_pValidArray_0,
	pValidArray(1) => branch_27_pValidArray_1,
	readyArray(0) => branch_27_readyArray_0,
	readyArray(1) => branch_27_readyArray_1,
	nReadyArray(0) => branch_27_nReadyArray_0,
	nReadyArray(1) => branch_27_nReadyArray_1,
	validArray(0) => branch_27_validArray_0,
	validArray(1) => branch_27_validArray_1,
	dataOutArray(0) => branch_27_dataOutArray_0,
	dataOutArray(1) => branch_27_dataOutArray_1
);

branch_28: entity work.Branch(arch) generic map (2,2,4,4)
port map (
	clk => branch_28_clk,
	rst => branch_28_rst,
	dataInArray(0) => branch_28_dataInArray_0,
	Condition(0) => branch_28_dataInArray_1,
	pValidArray(0) => branch_28_pValidArray_0,
	pValidArray(1) => branch_28_pValidArray_1,
	readyArray(0) => branch_28_readyArray_0,
	readyArray(1) => branch_28_readyArray_1,
	nReadyArray(0) => branch_28_nReadyArray_0,
	nReadyArray(1) => branch_28_nReadyArray_1,
	validArray(0) => branch_28_validArray_0,
	validArray(1) => branch_28_validArray_1,
	dataOutArray(0) => branch_28_dataOutArray_0,
	dataOutArray(1) => branch_28_dataOutArray_1
);

branch_29: entity work.Branch(arch) generic map (2,2,4,4)
port map (
	clk => branch_29_clk,
	rst => branch_29_rst,
	dataInArray(0) => branch_29_dataInArray_0,
	Condition(0) => branch_29_dataInArray_1,
	pValidArray(0) => branch_29_pValidArray_0,
	pValidArray(1) => branch_29_pValidArray_1,
	readyArray(0) => branch_29_readyArray_0,
	readyArray(1) => branch_29_readyArray_1,
	nReadyArray(0) => branch_29_nReadyArray_0,
	nReadyArray(1) => branch_29_nReadyArray_1,
	validArray(0) => branch_29_validArray_0,
	validArray(1) => branch_29_validArray_1,
	dataOutArray(0) => branch_29_dataOutArray_0,
	dataOutArray(1) => branch_29_dataOutArray_1
);

fork_44: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => fork_44_clk,
	rst => fork_44_rst,
	dataInArray(0) => fork_44_dataInArray_0,
	pValidArray(0) => fork_44_pValidArray_0,
	readyArray(0) => fork_44_readyArray_0,
	nReadyArray(0) => fork_44_nReadyArray_0,
	nReadyArray(1) => fork_44_nReadyArray_1,
	nReadyArray(2) => fork_44_nReadyArray_2,
	nReadyArray(3) => fork_44_nReadyArray_3,
	validArray(0) => fork_44_validArray_0,
	validArray(1) => fork_44_validArray_1,
	validArray(2) => fork_44_validArray_2,
	validArray(3) => fork_44_validArray_3,
	dataOutArray(0) => fork_44_dataOutArray_0,
	dataOutArray(1) => fork_44_dataOutArray_1,
	dataOutArray(2) => fork_44_dataOutArray_2,
	dataOutArray(3) => fork_44_dataOutArray_3
);

phiC_31: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_31_clk,
	rst => phiC_31_rst,
	dataInArray(0) => phiC_31_dataInArray_0,
	dataInArray(1) => phiC_31_dataInArray_1,
	pValidArray(0) => phiC_31_pValidArray_0,
	pValidArray(1) => phiC_31_pValidArray_1,
	readyArray(0) => phiC_31_readyArray_0,
	readyArray(1) => phiC_31_readyArray_1,
	nReadyArray(0) => phiC_31_nReadyArray_0,
	nReadyArray(1) => phiC_31_nReadyArray_1,
	validArray(0) => phiC_31_validArray_0,
	validArray(1) => phiC_31_validArray_1,
	dataOutArray(0) => phiC_31_dataOutArray_0,
	Condition(0) => phiC_31_dataOutArray_1
);

forkC_68: entity work.fork(arch) generic map (1,5,1,1)
port map (
	clk => forkC_68_clk,
	rst => forkC_68_rst,
	dataInArray(0) => forkC_68_dataInArray_0,
	pValidArray(0) => forkC_68_pValidArray_0,
	readyArray(0) => forkC_68_readyArray_0,
	nReadyArray(0) => forkC_68_nReadyArray_0,
	nReadyArray(1) => forkC_68_nReadyArray_1,
	nReadyArray(2) => forkC_68_nReadyArray_2,
	nReadyArray(3) => forkC_68_nReadyArray_3,
	nReadyArray(4) => forkC_68_nReadyArray_4,
	validArray(0) => forkC_68_validArray_0,
	validArray(1) => forkC_68_validArray_1,
	validArray(2) => forkC_68_validArray_2,
	validArray(3) => forkC_68_validArray_3,
	validArray(4) => forkC_68_validArray_4,
	dataOutArray(0) => forkC_68_dataOutArray_0,
	dataOutArray(1) => forkC_68_dataOutArray_1,
	dataOutArray(2) => forkC_68_dataOutArray_2,
	dataOutArray(3) => forkC_68_dataOutArray_3,
	dataOutArray(4) => forkC_68_dataOutArray_4
);

branchC_50: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_50_clk,
	rst => branchC_50_rst,
	dataInArray(0) => branchC_50_dataInArray_0,
	Condition(0) => branchC_50_dataInArray_1,
	pValidArray(0) => branchC_50_pValidArray_0,
	pValidArray(1) => branchC_50_pValidArray_1,
	readyArray(0) => branchC_50_readyArray_0,
	readyArray(1) => branchC_50_readyArray_1,
	nReadyArray(0) => branchC_50_nReadyArray_0,
	nReadyArray(1) => branchC_50_nReadyArray_1,
	validArray(0) => branchC_50_validArray_0,
	validArray(1) => branchC_50_validArray_1,
	dataOutArray(0) => branchC_50_dataOutArray_0,
	dataOutArray(1) => branchC_50_dataOutArray_1
);

source_26: entity work.source(arch) generic map (0,1,32,4)
port map (
	clk => source_26_clk,
	rst => source_26_rst,
	nReadyArray(0) => source_26_nReadyArray_0,
	validArray(0) => source_26_validArray_0,
	dataOutArray(0) => source_26_dataOutArray_0
);

Buffer_5: entity work.elasticBuffer(arch) generic map (1,1,4,4)
port map (
	clk => Buffer_5_clk,
	rst => Buffer_5_rst,
	dataInArray(0) => Buffer_5_dataInArray_0,
	pValidArray(0) => Buffer_5_pValidArray_0,
	readyArray(0) => Buffer_5_readyArray_0,
	nReadyArray(0) => Buffer_5_nReadyArray_0,
	validArray(0) => Buffer_5_validArray_0,
	dataOutArray(0) => Buffer_5_dataOutArray_0
);

Buffer_11: entity work.elasticBuffer(arch) generic map (1,1,4,4)
port map (
	clk => Buffer_11_clk,
	rst => Buffer_11_rst,
	dataInArray(0) => Buffer_11_dataInArray_0,
	pValidArray(0) => Buffer_11_pValidArray_0,
	readyArray(0) => Buffer_11_readyArray_0,
	nReadyArray(0) => Buffer_11_nReadyArray_0,
	validArray(0) => Buffer_11_validArray_0,
	dataOutArray(0) => Buffer_11_dataOutArray_0
);

Buffer_55: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_55_clk,
	rst => Buffer_55_rst,
	dataInArray(0) => Buffer_55_dataInArray_0,
	pValidArray(0) => Buffer_55_pValidArray_0,
	readyArray(0) => Buffer_55_readyArray_0,
	nReadyArray(0) => Buffer_55_nReadyArray_0,
	validArray(0) => Buffer_55_validArray_0,
	dataOutArray(0) => Buffer_55_dataOutArray_0
);

Buffer_56: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_56_clk,
	rst => Buffer_56_rst,
	dataInArray(0) => Buffer_56_dataInArray_0,
	pValidArray(0) => Buffer_56_pValidArray_0,
	readyArray(0) => Buffer_56_readyArray_0,
	nReadyArray(0) => Buffer_56_nReadyArray_0,
	validArray(0) => Buffer_56_validArray_0,
	dataOutArray(0) => Buffer_56_dataOutArray_0
);

phi_72: entity work.Mux(arch) generic map (3,1,4,4,1)
port map (
	clk => phi_72_clk,
	rst => phi_72_rst,
	Condition(0) => phi_72_dataInArray_0,
	dataInArray(0) => phi_72_dataInArray_1,
	dataInArray(1) => phi_72_dataInArray_2,
	pValidArray(0) => phi_72_pValidArray_0,
	pValidArray(1) => phi_72_pValidArray_1,
	pValidArray(2) => phi_72_pValidArray_2,
	readyArray(0) => phi_72_readyArray_0,
	readyArray(1) => phi_72_readyArray_1,
	readyArray(2) => phi_72_readyArray_2,
	nReadyArray(0) => phi_72_nReadyArray_0,
	validArray(0) => phi_72_validArray_0,
	dataOutArray(0) => phi_72_dataOutArray_0
);

zext_73: entity work.zext_op(arch) generic map (1,1,4,4)
port map (
	clk => zext_73_clk,
	rst => zext_73_rst,
	dataInArray(0) => zext_73_dataInArray_0,
	pValidArray(0) => zext_73_pValidArray_0,
	readyArray(0) => zext_73_readyArray_0,
	nReadyArray(0) => zext_73_nReadyArray_0,
	validArray(0) => zext_73_validArray_0,
	dataOutArray(0) => zext_73_dataOutArray_0
);

zext_74: entity work.zext_op(arch) generic map (1,1,4,4)
port map (
	clk => zext_74_clk,
	rst => zext_74_rst,
	dataInArray(0) => zext_74_dataInArray_0,
	pValidArray(0) => zext_74_pValidArray_0,
	readyArray(0) => zext_74_readyArray_0,
	nReadyArray(0) => zext_74_nReadyArray_0,
	validArray(0) => zext_74_validArray_0,
	dataOutArray(0) => zext_74_dataOutArray_0
);

getelementptr_75: entity work.getelementptr_op(arch) generic map (3,1,32,32,1)
port map (
	clk => getelementptr_75_clk,
	rst => getelementptr_75_rst,
	dataInArray(0) => getelementptr_75_dataInArray_0,
	dataInArray(1) => getelementptr_75_dataInArray_1,
	dataInArray(2) => getelementptr_75_dataInArray_2,
	pValidArray(0) => getelementptr_75_pValidArray_0,
	pValidArray(1) => getelementptr_75_pValidArray_1,
	pValidArray(2) => getelementptr_75_pValidArray_2,
	readyArray(0) => getelementptr_75_readyArray_0,
	readyArray(1) => getelementptr_75_readyArray_1,
	readyArray(2) => getelementptr_75_readyArray_2,
	nReadyArray(0) => getelementptr_75_nReadyArray_0,
	validArray(0) => getelementptr_75_validArray_0,
	dataOutArray(0) => getelementptr_75_dataOutArray_0
);

load_76: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_76_clk,
	rst => load_76_rst,
	dataInArray(0) => load_76_dataInArray_0,
	input_addr => load_76_dataInArray_1,
	pValidArray(0) => load_76_pValidArray_0,
	pValidArray(1) => load_76_pValidArray_1,
	readyArray(0) => load_76_readyArray_0,
	readyArray(1) => load_76_readyArray_1,
	nReadyArray(0) => load_76_nReadyArray_0,
	nReadyArray(1) => load_76_nReadyArray_1,
	validArray(0) => load_76_validArray_0,
	validArray(1) => load_76_validArray_1,
	dataOutArray(0) => load_76_dataOutArray_0,
	output_addr => load_76_dataOutArray_1
);

zext_77: entity work.zext_op(arch) generic map (1,1,4,4)
port map (
	clk => zext_77_clk,
	rst => zext_77_rst,
	dataInArray(0) => zext_77_dataInArray_0,
	pValidArray(0) => zext_77_pValidArray_0,
	readyArray(0) => zext_77_readyArray_0,
	nReadyArray(0) => zext_77_nReadyArray_0,
	validArray(0) => zext_77_validArray_0,
	dataOutArray(0) => zext_77_dataOutArray_0
);

zext_78: entity work.zext_op(arch) generic map (1,1,4,4)
port map (
	clk => zext_78_clk,
	rst => zext_78_rst,
	dataInArray(0) => zext_78_dataInArray_0,
	pValidArray(0) => zext_78_pValidArray_0,
	readyArray(0) => zext_78_readyArray_0,
	nReadyArray(0) => zext_78_nReadyArray_0,
	validArray(0) => zext_78_validArray_0,
	dataOutArray(0) => zext_78_dataOutArray_0
);

getelementptr_79: entity work.getelementptr_op(arch) generic map (3,1,32,32,1)
port map (
	clk => getelementptr_79_clk,
	rst => getelementptr_79_rst,
	dataInArray(0) => getelementptr_79_dataInArray_0,
	dataInArray(1) => getelementptr_79_dataInArray_1,
	dataInArray(2) => getelementptr_79_dataInArray_2,
	pValidArray(0) => getelementptr_79_pValidArray_0,
	pValidArray(1) => getelementptr_79_pValidArray_1,
	pValidArray(2) => getelementptr_79_pValidArray_2,
	readyArray(0) => getelementptr_79_readyArray_0,
	readyArray(1) => getelementptr_79_readyArray_1,
	readyArray(2) => getelementptr_79_readyArray_2,
	nReadyArray(0) => getelementptr_79_nReadyArray_0,
	validArray(0) => getelementptr_79_validArray_0,
	dataOutArray(0) => getelementptr_79_dataOutArray_0
);

load_80: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_80_clk,
	rst => load_80_rst,
	dataInArray(0) => load_80_dataInArray_0,
	input_addr => load_80_dataInArray_1,
	pValidArray(0) => load_80_pValidArray_0,
	pValidArray(1) => load_80_pValidArray_1,
	readyArray(0) => load_80_readyArray_0,
	readyArray(1) => load_80_readyArray_1,
	nReadyArray(0) => load_80_nReadyArray_0,
	nReadyArray(1) => load_80_nReadyArray_1,
	validArray(0) => load_80_validArray_0,
	validArray(1) => load_80_validArray_1,
	dataOutArray(0) => load_80_dataOutArray_0,
	output_addr => load_80_dataOutArray_1
);

mul_81: entity work.mul_op(arch) generic map (2,1,32,32)
port map (
	clk => mul_81_clk,
	rst => mul_81_rst,
	dataInArray(0) => mul_81_dataInArray_0,
	dataInArray(1) => mul_81_dataInArray_1,
	pValidArray(0) => mul_81_pValidArray_0,
	pValidArray(1) => mul_81_pValidArray_1,
	readyArray(0) => mul_81_readyArray_0,
	readyArray(1) => mul_81_readyArray_1,
	nReadyArray(0) => mul_81_nReadyArray_0,
	validArray(0) => mul_81_validArray_0,
	dataOutArray(0) => mul_81_dataOutArray_0
);

zext_82: entity work.zext_op(arch) generic map (1,1,4,4)
port map (
	clk => zext_82_clk,
	rst => zext_82_rst,
	dataInArray(0) => zext_82_dataInArray_0,
	pValidArray(0) => zext_82_pValidArray_0,
	readyArray(0) => zext_82_readyArray_0,
	nReadyArray(0) => zext_82_nReadyArray_0,
	validArray(0) => zext_82_validArray_0,
	dataOutArray(0) => zext_82_dataOutArray_0
);

zext_83: entity work.zext_op(arch) generic map (1,1,4,4)
port map (
	clk => zext_83_clk,
	rst => zext_83_rst,
	dataInArray(0) => zext_83_dataInArray_0,
	pValidArray(0) => zext_83_pValidArray_0,
	readyArray(0) => zext_83_readyArray_0,
	nReadyArray(0) => zext_83_nReadyArray_0,
	validArray(0) => zext_83_validArray_0,
	dataOutArray(0) => zext_83_dataOutArray_0
);

getelementptr_84: entity work.getelementptr_op(arch) generic map (3,1,32,32,1)
port map (
	clk => getelementptr_84_clk,
	rst => getelementptr_84_rst,
	dataInArray(0) => getelementptr_84_dataInArray_0,
	dataInArray(1) => getelementptr_84_dataInArray_1,
	dataInArray(2) => getelementptr_84_dataInArray_2,
	pValidArray(0) => getelementptr_84_pValidArray_0,
	pValidArray(1) => getelementptr_84_pValidArray_1,
	pValidArray(2) => getelementptr_84_pValidArray_2,
	readyArray(0) => getelementptr_84_readyArray_0,
	readyArray(1) => getelementptr_84_readyArray_1,
	readyArray(2) => getelementptr_84_readyArray_2,
	nReadyArray(0) => getelementptr_84_nReadyArray_0,
	validArray(0) => getelementptr_84_validArray_0,
	dataOutArray(0) => getelementptr_84_dataOutArray_0
);

load_85: entity work.lsq_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_85_clk,
	rst => load_85_rst,
	dataInArray(0) => load_85_dataInArray_0,
	input_addr => load_85_dataInArray_1,
	pValidArray(0) => load_85_pValidArray_0,
	pValidArray(1) => load_85_pValidArray_1,
	readyArray(0) => load_85_readyArray_0,
	readyArray(1) => load_85_readyArray_1,
	nReadyArray(0) => load_85_nReadyArray_0,
	nReadyArray(1) => load_85_nReadyArray_1,
	validArray(0) => load_85_validArray_0,
	validArray(1) => load_85_validArray_1,
	dataOutArray(0) => load_85_dataOutArray_0,
	output_addr => load_85_dataOutArray_1
);

add_86: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_86_clk,
	rst => add_86_rst,
	dataInArray(0) => add_86_dataInArray_0,
	dataInArray(1) => add_86_dataInArray_1,
	pValidArray(0) => add_86_pValidArray_0,
	pValidArray(1) => add_86_pValidArray_1,
	readyArray(0) => add_86_readyArray_0,
	readyArray(1) => add_86_readyArray_1,
	nReadyArray(0) => add_86_nReadyArray_0,
	validArray(0) => add_86_validArray_0,
	dataOutArray(0) => add_86_dataOutArray_0
);

store_5: entity work.lsq_store_op(arch) generic map (2,2,32,32)
port map (
	clk => store_5_clk,
	rst => store_5_rst,
	dataInArray(0) => store_5_dataInArray_0,
	input_addr => store_5_dataInArray_1,
	pValidArray(0) => store_5_pValidArray_0,
	pValidArray(1) => store_5_pValidArray_1,
	readyArray(0) => store_5_readyArray_0,
	readyArray(1) => store_5_readyArray_1,
	nReadyArray(0) => store_5_nReadyArray_0,
	nReadyArray(1) => store_5_nReadyArray_1,
	validArray(0) => store_5_validArray_0,
	validArray(1) => store_5_validArray_1,
	dataOutArray(0) => store_5_dataOutArray_0,
	output_addr => store_5_dataOutArray_1
);

cst_24: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_24_clk,
	rst => cst_24_rst,
	dataInArray(0) => cst_24_dataInArray_0,
	pValidArray(0) => cst_24_pValidArray_0,
	readyArray(0) => cst_24_readyArray_0,
	nReadyArray(0) => cst_24_nReadyArray_0,
	validArray(0) => cst_24_validArray_0,
	dataOutArray(0) => cst_24_dataOutArray_0
);

add_87: entity work.add_op(arch) generic map (2,1,4,4)
port map (
	clk => add_87_clk,
	rst => add_87_rst,
	dataInArray(0) => add_87_dataInArray_0,
	dataInArray(1) => add_87_dataInArray_1,
	pValidArray(0) => add_87_pValidArray_0,
	pValidArray(1) => add_87_pValidArray_1,
	readyArray(0) => add_87_readyArray_0,
	readyArray(1) => add_87_readyArray_1,
	nReadyArray(0) => add_87_nReadyArray_0,
	validArray(0) => add_87_validArray_0,
	dataOutArray(0) => add_87_dataOutArray_0
);

cst_25: entity work.Const(arch) generic map (1,1,4,4)
port map (
	clk => cst_25_clk,
	rst => cst_25_rst,
	dataInArray(0) => cst_25_dataInArray_0,
	pValidArray(0) => cst_25_pValidArray_0,
	readyArray(0) => cst_25_readyArray_0,
	nReadyArray(0) => cst_25_nReadyArray_0,
	validArray(0) => cst_25_validArray_0,
	dataOutArray(0) => cst_25_dataOutArray_0
);

icmp_88: entity work.icmp_ult_op(arch) generic map (2,1,4,1)
port map (
	clk => icmp_88_clk,
	rst => icmp_88_rst,
	dataInArray(0) => icmp_88_dataInArray_0,
	dataInArray(1) => icmp_88_dataInArray_1,
	pValidArray(0) => icmp_88_pValidArray_0,
	pValidArray(1) => icmp_88_pValidArray_1,
	readyArray(0) => icmp_88_readyArray_0,
	readyArray(1) => icmp_88_readyArray_1,
	nReadyArray(0) => icmp_88_nReadyArray_0,
	validArray(0) => icmp_88_validArray_0,
	dataOutArray(0) => icmp_88_dataOutArray_0
);

cst_39: entity work.Const(arch) generic map (1,1,4,4)
port map (
	clk => cst_39_clk,
	rst => cst_39_rst,
	dataInArray(0) => cst_39_dataInArray_0,
	pValidArray(0) => cst_39_pValidArray_0,
	readyArray(0) => cst_39_readyArray_0,
	nReadyArray(0) => cst_39_nReadyArray_0,
	validArray(0) => cst_39_validArray_0,
	dataOutArray(0) => cst_39_dataOutArray_0
);

cst_40: entity work.Const(arch) generic map (1,1,4,4)
port map (
	clk => cst_40_clk,
	rst => cst_40_rst,
	dataInArray(0) => cst_40_dataInArray_0,
	pValidArray(0) => cst_40_pValidArray_0,
	readyArray(0) => cst_40_readyArray_0,
	nReadyArray(0) => cst_40_nReadyArray_0,
	validArray(0) => cst_40_validArray_0,
	dataOutArray(0) => cst_40_dataOutArray_0
);

cst_41: entity work.Const(arch) generic map (1,1,4,4)
port map (
	clk => cst_41_clk,
	rst => cst_41_rst,
	dataInArray(0) => cst_41_dataInArray_0,
	pValidArray(0) => cst_41_pValidArray_0,
	readyArray(0) => cst_41_readyArray_0,
	nReadyArray(0) => cst_41_nReadyArray_0,
	validArray(0) => cst_41_validArray_0,
	dataOutArray(0) => cst_41_dataOutArray_0
);

phi_n16: entity work.merge(arch) generic map (2,1,4,4)
port map (
	clk => phi_n16_clk,
	rst => phi_n16_rst,
	dataInArray(0) => phi_n16_dataInArray_0,
	dataInArray(1) => phi_n16_dataInArray_1,
	pValidArray(0) => phi_n16_pValidArray_0,
	pValidArray(1) => phi_n16_pValidArray_1,
	readyArray(0) => phi_n16_readyArray_0,
	readyArray(1) => phi_n16_readyArray_1,
	nReadyArray(0) => phi_n16_nReadyArray_0,
	validArray(0) => phi_n16_validArray_0,
	dataOutArray(0) => phi_n16_dataOutArray_0
);

phi_n17: entity work.merge(arch) generic map (2,1,4,4)
port map (
	clk => phi_n17_clk,
	rst => phi_n17_rst,
	dataInArray(0) => phi_n17_dataInArray_0,
	dataInArray(1) => phi_n17_dataInArray_1,
	pValidArray(0) => phi_n17_pValidArray_0,
	pValidArray(1) => phi_n17_pValidArray_1,
	readyArray(0) => phi_n17_readyArray_0,
	readyArray(1) => phi_n17_readyArray_1,
	nReadyArray(0) => phi_n17_nReadyArray_0,
	validArray(0) => phi_n17_validArray_0,
	dataOutArray(0) => phi_n17_dataOutArray_0
);

fork_13: entity work.fork(arch) generic map (1,3,4,4)
port map (
	clk => fork_13_clk,
	rst => fork_13_rst,
	dataInArray(0) => fork_13_dataInArray_0,
	pValidArray(0) => fork_13_pValidArray_0,
	readyArray(0) => fork_13_readyArray_0,
	nReadyArray(0) => fork_13_nReadyArray_0,
	nReadyArray(1) => fork_13_nReadyArray_1,
	nReadyArray(2) => fork_13_nReadyArray_2,
	validArray(0) => fork_13_validArray_0,
	validArray(1) => fork_13_validArray_1,
	validArray(2) => fork_13_validArray_2,
	dataOutArray(0) => fork_13_dataOutArray_0,
	dataOutArray(1) => fork_13_dataOutArray_1,
	dataOutArray(2) => fork_13_dataOutArray_2
);

fork_14: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_14_clk,
	rst => fork_14_rst,
	dataInArray(0) => fork_14_dataInArray_0,
	pValidArray(0) => fork_14_pValidArray_0,
	readyArray(0) => fork_14_readyArray_0,
	nReadyArray(0) => fork_14_nReadyArray_0,
	nReadyArray(1) => fork_14_nReadyArray_1,
	validArray(0) => fork_14_validArray_0,
	validArray(1) => fork_14_validArray_1,
	dataOutArray(0) => fork_14_dataOutArray_0,
	dataOutArray(1) => fork_14_dataOutArray_1
);

fork_15: entity work.fork(arch) generic map (1,2,4,4)
port map (
	clk => fork_15_clk,
	rst => fork_15_rst,
	dataInArray(0) => fork_15_dataInArray_0,
	pValidArray(0) => fork_15_pValidArray_0,
	readyArray(0) => fork_15_readyArray_0,
	nReadyArray(0) => fork_15_nReadyArray_0,
	nReadyArray(1) => fork_15_nReadyArray_1,
	validArray(0) => fork_15_validArray_0,
	validArray(1) => fork_15_validArray_1,
	dataOutArray(0) => fork_15_dataOutArray_0,
	dataOutArray(1) => fork_15_dataOutArray_1
);

fork_28: entity work.fork(arch) generic map (1,3,4,4)
port map (
	clk => fork_28_clk,
	rst => fork_28_rst,
	dataInArray(0) => fork_28_dataInArray_0,
	pValidArray(0) => fork_28_pValidArray_0,
	readyArray(0) => fork_28_readyArray_0,
	nReadyArray(0) => fork_28_nReadyArray_0,
	nReadyArray(1) => fork_28_nReadyArray_1,
	nReadyArray(2) => fork_28_nReadyArray_2,
	validArray(0) => fork_28_validArray_0,
	validArray(1) => fork_28_validArray_1,
	validArray(2) => fork_28_validArray_2,
	dataOutArray(0) => fork_28_dataOutArray_0,
	dataOutArray(1) => fork_28_dataOutArray_1,
	dataOutArray(2) => fork_28_dataOutArray_2
);

fork_29: entity work.fork(arch) generic map (1,3,4,4)
port map (
	clk => fork_29_clk,
	rst => fork_29_rst,
	dataInArray(0) => fork_29_dataInArray_0,
	pValidArray(0) => fork_29_pValidArray_0,
	readyArray(0) => fork_29_readyArray_0,
	nReadyArray(0) => fork_29_nReadyArray_0,
	nReadyArray(1) => fork_29_nReadyArray_1,
	nReadyArray(2) => fork_29_nReadyArray_2,
	validArray(0) => fork_29_validArray_0,
	validArray(1) => fork_29_validArray_1,
	validArray(2) => fork_29_validArray_2,
	dataOutArray(0) => fork_29_dataOutArray_0,
	dataOutArray(1) => fork_29_dataOutArray_1,
	dataOutArray(2) => fork_29_dataOutArray_2
);

branch_30: entity work.Branch(arch) generic map (2,2,4,4)
port map (
	clk => branch_30_clk,
	rst => branch_30_rst,
	dataInArray(0) => branch_30_dataInArray_0,
	Condition(0) => branch_30_dataInArray_1,
	pValidArray(0) => branch_30_pValidArray_0,
	pValidArray(1) => branch_30_pValidArray_1,
	readyArray(0) => branch_30_readyArray_0,
	readyArray(1) => branch_30_readyArray_1,
	nReadyArray(0) => branch_30_nReadyArray_0,
	nReadyArray(1) => branch_30_nReadyArray_1,
	validArray(0) => branch_30_validArray_0,
	validArray(1) => branch_30_validArray_1,
	dataOutArray(0) => branch_30_dataOutArray_0,
	dataOutArray(1) => branch_30_dataOutArray_1
);

branch_31: entity work.Branch(arch) generic map (2,2,4,4)
port map (
	clk => branch_31_clk,
	rst => branch_31_rst,
	dataInArray(0) => branch_31_dataInArray_0,
	Condition(0) => branch_31_dataInArray_1,
	pValidArray(0) => branch_31_pValidArray_0,
	pValidArray(1) => branch_31_pValidArray_1,
	readyArray(0) => branch_31_readyArray_0,
	readyArray(1) => branch_31_readyArray_1,
	nReadyArray(0) => branch_31_nReadyArray_0,
	nReadyArray(1) => branch_31_nReadyArray_1,
	validArray(0) => branch_31_validArray_0,
	validArray(1) => branch_31_validArray_1,
	dataOutArray(0) => branch_31_dataOutArray_0,
	dataOutArray(1) => branch_31_dataOutArray_1
);

branch_32: entity work.Branch(arch) generic map (2,2,4,4)
port map (
	clk => branch_32_clk,
	rst => branch_32_rst,
	dataInArray(0) => branch_32_dataInArray_0,
	Condition(0) => branch_32_dataInArray_1,
	pValidArray(0) => branch_32_pValidArray_0,
	pValidArray(1) => branch_32_pValidArray_1,
	readyArray(0) => branch_32_readyArray_0,
	readyArray(1) => branch_32_readyArray_1,
	nReadyArray(0) => branch_32_nReadyArray_0,
	nReadyArray(1) => branch_32_nReadyArray_1,
	validArray(0) => branch_32_validArray_0,
	validArray(1) => branch_32_validArray_1,
	dataOutArray(0) => branch_32_dataOutArray_0,
	dataOutArray(1) => branch_32_dataOutArray_1
);

fork_45: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => fork_45_clk,
	rst => fork_45_rst,
	dataInArray(0) => fork_45_dataInArray_0,
	pValidArray(0) => fork_45_pValidArray_0,
	readyArray(0) => fork_45_readyArray_0,
	nReadyArray(0) => fork_45_nReadyArray_0,
	nReadyArray(1) => fork_45_nReadyArray_1,
	nReadyArray(2) => fork_45_nReadyArray_2,
	nReadyArray(3) => fork_45_nReadyArray_3,
	validArray(0) => fork_45_validArray_0,
	validArray(1) => fork_45_validArray_1,
	validArray(2) => fork_45_validArray_2,
	validArray(3) => fork_45_validArray_3,
	dataOutArray(0) => fork_45_dataOutArray_0,
	dataOutArray(1) => fork_45_dataOutArray_1,
	dataOutArray(2) => fork_45_dataOutArray_2,
	dataOutArray(3) => fork_45_dataOutArray_3
);

phiC_32: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_32_clk,
	rst => phiC_32_rst,
	dataInArray(0) => phiC_32_dataInArray_0,
	dataInArray(1) => phiC_32_dataInArray_1,
	pValidArray(0) => phiC_32_pValidArray_0,
	pValidArray(1) => phiC_32_pValidArray_1,
	readyArray(0) => phiC_32_readyArray_0,
	readyArray(1) => phiC_32_readyArray_1,
	nReadyArray(0) => phiC_32_nReadyArray_0,
	nReadyArray(1) => phiC_32_nReadyArray_1,
	validArray(0) => phiC_32_validArray_0,
	validArray(1) => phiC_32_validArray_1,
	dataOutArray(0) => phiC_32_dataOutArray_0,
	Condition(0) => phiC_32_dataOutArray_1
);

forkC_69: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => forkC_69_clk,
	rst => forkC_69_rst,
	dataInArray(0) => forkC_69_dataInArray_0,
	pValidArray(0) => forkC_69_pValidArray_0,
	readyArray(0) => forkC_69_readyArray_0,
	nReadyArray(0) => forkC_69_nReadyArray_0,
	nReadyArray(1) => forkC_69_nReadyArray_1,
	validArray(0) => forkC_69_validArray_0,
	validArray(1) => forkC_69_validArray_1,
	dataOutArray(0) => forkC_69_dataOutArray_0,
	dataOutArray(1) => forkC_69_dataOutArray_1
);

branchC_51: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_51_clk,
	rst => branchC_51_rst,
	dataInArray(0) => branchC_51_dataInArray_0,
	Condition(0) => branchC_51_dataInArray_1,
	pValidArray(0) => branchC_51_pValidArray_0,
	pValidArray(1) => branchC_51_pValidArray_1,
	readyArray(0) => branchC_51_readyArray_0,
	readyArray(1) => branchC_51_readyArray_1,
	nReadyArray(0) => branchC_51_nReadyArray_0,
	nReadyArray(1) => branchC_51_nReadyArray_1,
	validArray(0) => branchC_51_validArray_0,
	validArray(1) => branchC_51_validArray_1,
	dataOutArray(0) => branchC_51_dataOutArray_0,
	dataOutArray(1) => branchC_51_dataOutArray_1
);

source_12: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_12_clk,
	rst => source_12_rst,
	nReadyArray(0) => source_12_nReadyArray_0,
	validArray(0) => source_12_validArray_0,
	dataOutArray(0) => source_12_dataOutArray_0
);

source_13: entity work.source(arch) generic map (0,1,32,4)
port map (
	clk => source_13_clk,
	rst => source_13_rst,
	nReadyArray(0) => source_13_nReadyArray_0,
	validArray(0) => source_13_validArray_0,
	dataOutArray(0) => source_13_dataOutArray_0
);

source_27: entity work.source(arch) generic map (0,1,32,4)
port map (
	clk => source_27_clk,
	rst => source_27_rst,
	nReadyArray(0) => source_27_nReadyArray_0,
	validArray(0) => source_27_validArray_0,
	dataOutArray(0) => source_27_dataOutArray_0
);

source_28: entity work.source(arch) generic map (0,1,32,4)
port map (
	clk => source_28_clk,
	rst => source_28_rst,
	nReadyArray(0) => source_28_nReadyArray_0,
	validArray(0) => source_28_validArray_0,
	dataOutArray(0) => source_28_dataOutArray_0
);

source_29: entity work.source(arch) generic map (0,1,32,4)
port map (
	clk => source_29_clk,
	rst => source_29_rst,
	nReadyArray(0) => source_29_nReadyArray_0,
	validArray(0) => source_29_validArray_0,
	dataOutArray(0) => source_29_dataOutArray_0
);

Buffer_6: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_6_clk,
	rst => Buffer_6_rst,
	dataInArray(0) => Buffer_6_dataInArray_0,
	pValidArray(0) => Buffer_6_pValidArray_0,
	readyArray(0) => Buffer_6_readyArray_0,
	nReadyArray(0) => Buffer_6_nReadyArray_0,
	validArray(0) => Buffer_6_validArray_0,
	dataOutArray(0) => Buffer_6_dataOutArray_0
);

Buffer_16: entity work.TEHB(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_16_clk,
	rst => Buffer_16_rst,
	dataInArray(0) => Buffer_16_dataInArray_0,
	pValidArray(0) => Buffer_16_pValidArray_0,
	readyArray(0) => Buffer_16_readyArray_0,
	nReadyArray(0) => Buffer_16_nReadyArray_0,
	validArray(0) => Buffer_16_validArray_0,
	dataOutArray(0) => Buffer_16_dataOutArray_0
);

Buffer_17: entity work.elasticBuffer(arch) generic map (1,1,4,4)
port map (
	clk => Buffer_17_clk,
	rst => Buffer_17_rst,
	dataInArray(0) => Buffer_17_dataInArray_0,
	pValidArray(0) => Buffer_17_pValidArray_0,
	readyArray(0) => Buffer_17_readyArray_0,
	nReadyArray(0) => Buffer_17_nReadyArray_0,
	validArray(0) => Buffer_17_validArray_0,
	dataOutArray(0) => Buffer_17_dataOutArray_0
);

Buffer_22: entity work.elasticBuffer(arch) generic map (1,1,4,4)
port map (
	clk => Buffer_22_clk,
	rst => Buffer_22_rst,
	dataInArray(0) => Buffer_22_dataInArray_0,
	pValidArray(0) => Buffer_22_pValidArray_0,
	readyArray(0) => Buffer_22_readyArray_0,
	nReadyArray(0) => Buffer_22_nReadyArray_0,
	validArray(0) => Buffer_22_validArray_0,
	dataOutArray(0) => Buffer_22_dataOutArray_0
);

Buffer_23: entity work.elasticBuffer(arch) generic map (1,1,4,4)
port map (
	clk => Buffer_23_clk,
	rst => Buffer_23_rst,
	dataInArray(0) => Buffer_23_dataInArray_0,
	pValidArray(0) => Buffer_23_pValidArray_0,
	readyArray(0) => Buffer_23_readyArray_0,
	nReadyArray(0) => Buffer_23_nReadyArray_0,
	validArray(0) => Buffer_23_validArray_0,
	dataOutArray(0) => Buffer_23_dataOutArray_0
);

Buffer_57: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_57_clk,
	rst => Buffer_57_rst,
	dataInArray(0) => Buffer_57_dataInArray_0,
	pValidArray(0) => Buffer_57_pValidArray_0,
	readyArray(0) => Buffer_57_readyArray_0,
	nReadyArray(0) => Buffer_57_nReadyArray_0,
	validArray(0) => Buffer_57_validArray_0,
	dataOutArray(0) => Buffer_57_dataOutArray_0
);

cst_26: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_26_clk,
	rst => cst_26_rst,
	dataInArray(0) => cst_26_dataInArray_0,
	pValidArray(0) => cst_26_pValidArray_0,
	readyArray(0) => cst_26_readyArray_0,
	nReadyArray(0) => cst_26_nReadyArray_0,
	validArray(0) => cst_26_validArray_0,
	dataOutArray(0) => cst_26_dataOutArray_0
);

add_90: entity work.add_op(arch) generic map (2,1,4,4)
port map (
	clk => add_90_clk,
	rst => add_90_rst,
	dataInArray(0) => add_90_dataInArray_0,
	dataInArray(1) => add_90_dataInArray_1,
	pValidArray(0) => add_90_pValidArray_0,
	pValidArray(1) => add_90_pValidArray_1,
	readyArray(0) => add_90_readyArray_0,
	readyArray(1) => add_90_readyArray_1,
	nReadyArray(0) => add_90_nReadyArray_0,
	validArray(0) => add_90_validArray_0,
	dataOutArray(0) => add_90_dataOutArray_0
);

cst_27: entity work.Const(arch) generic map (1,1,4,4)
port map (
	clk => cst_27_clk,
	rst => cst_27_rst,
	dataInArray(0) => cst_27_dataInArray_0,
	pValidArray(0) => cst_27_pValidArray_0,
	readyArray(0) => cst_27_readyArray_0,
	nReadyArray(0) => cst_27_nReadyArray_0,
	validArray(0) => cst_27_validArray_0,
	dataOutArray(0) => cst_27_dataOutArray_0
);

icmp_91: entity work.icmp_ult_op(arch) generic map (2,1,4,1)
port map (
	clk => icmp_91_clk,
	rst => icmp_91_rst,
	dataInArray(0) => icmp_91_dataInArray_0,
	dataInArray(1) => icmp_91_dataInArray_1,
	pValidArray(0) => icmp_91_pValidArray_0,
	pValidArray(1) => icmp_91_pValidArray_1,
	readyArray(0) => icmp_91_readyArray_0,
	readyArray(1) => icmp_91_readyArray_1,
	nReadyArray(0) => icmp_91_nReadyArray_0,
	validArray(0) => icmp_91_validArray_0,
	dataOutArray(0) => icmp_91_dataOutArray_0
);

phi_n14: entity work.merge(arch) generic map (1,1,4,4)
port map (
	clk => phi_n14_clk,
	rst => phi_n14_rst,
	dataInArray(0) => phi_n14_dataInArray_0,
	pValidArray(0) => phi_n14_pValidArray_0,
	readyArray(0) => phi_n14_readyArray_0,
	nReadyArray(0) => phi_n14_nReadyArray_0,
	validArray(0) => phi_n14_validArray_0,
	dataOutArray(0) => phi_n14_dataOutArray_0
);

phi_n15: entity work.merge(arch) generic map (1,1,4,4)
port map (
	clk => phi_n15_clk,
	rst => phi_n15_rst,
	dataInArray(0) => phi_n15_dataInArray_0,
	pValidArray(0) => phi_n15_pValidArray_0,
	readyArray(0) => phi_n15_readyArray_0,
	nReadyArray(0) => phi_n15_nReadyArray_0,
	validArray(0) => phi_n15_validArray_0,
	dataOutArray(0) => phi_n15_dataOutArray_0
);

fork_16: entity work.fork(arch) generic map (1,2,4,4)
port map (
	clk => fork_16_clk,
	rst => fork_16_rst,
	dataInArray(0) => fork_16_dataInArray_0,
	pValidArray(0) => fork_16_pValidArray_0,
	readyArray(0) => fork_16_readyArray_0,
	nReadyArray(0) => fork_16_nReadyArray_0,
	nReadyArray(1) => fork_16_nReadyArray_1,
	validArray(0) => fork_16_validArray_0,
	validArray(1) => fork_16_validArray_1,
	dataOutArray(0) => fork_16_dataOutArray_0,
	dataOutArray(1) => fork_16_dataOutArray_1
);

branch_33: entity work.Branch(arch) generic map (2,2,4,4)
port map (
	clk => branch_33_clk,
	rst => branch_33_rst,
	dataInArray(0) => branch_33_dataInArray_0,
	Condition(0) => branch_33_dataInArray_1,
	pValidArray(0) => branch_33_pValidArray_0,
	pValidArray(1) => branch_33_pValidArray_1,
	readyArray(0) => branch_33_readyArray_0,
	readyArray(1) => branch_33_readyArray_1,
	nReadyArray(0) => branch_33_nReadyArray_0,
	nReadyArray(1) => branch_33_nReadyArray_1,
	validArray(0) => branch_33_validArray_0,
	validArray(1) => branch_33_validArray_1,
	dataOutArray(0) => branch_33_dataOutArray_0,
	dataOutArray(1) => branch_33_dataOutArray_1
);

branch_34: entity work.Branch(arch) generic map (2,2,4,4)
port map (
	clk => branch_34_clk,
	rst => branch_34_rst,
	dataInArray(0) => branch_34_dataInArray_0,
	Condition(0) => branch_34_dataInArray_1,
	pValidArray(0) => branch_34_pValidArray_0,
	pValidArray(1) => branch_34_pValidArray_1,
	readyArray(0) => branch_34_readyArray_0,
	readyArray(1) => branch_34_readyArray_1,
	nReadyArray(0) => branch_34_nReadyArray_0,
	nReadyArray(1) => branch_34_nReadyArray_1,
	validArray(0) => branch_34_validArray_0,
	validArray(1) => branch_34_validArray_1,
	dataOutArray(0) => branch_34_dataOutArray_0,
	dataOutArray(1) => branch_34_dataOutArray_1
);

fork_46: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork_46_clk,
	rst => fork_46_rst,
	dataInArray(0) => fork_46_dataInArray_0,
	pValidArray(0) => fork_46_pValidArray_0,
	readyArray(0) => fork_46_readyArray_0,
	nReadyArray(0) => fork_46_nReadyArray_0,
	nReadyArray(1) => fork_46_nReadyArray_1,
	nReadyArray(2) => fork_46_nReadyArray_2,
	validArray(0) => fork_46_validArray_0,
	validArray(1) => fork_46_validArray_1,
	validArray(2) => fork_46_validArray_2,
	dataOutArray(0) => fork_46_dataOutArray_0,
	dataOutArray(1) => fork_46_dataOutArray_1,
	dataOutArray(2) => fork_46_dataOutArray_2
);

phiC_33: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_33_clk,
	rst => phiC_33_rst,
	dataInArray(0) => phiC_33_dataInArray_0,
	pValidArray(0) => phiC_33_pValidArray_0,
	readyArray(0) => phiC_33_readyArray_0,
	nReadyArray(0) => phiC_33_nReadyArray_0,
	validArray(0) => phiC_33_validArray_0,
	dataOutArray(0) => phiC_33_dataOutArray_0
);

branchC_52: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_52_clk,
	rst => branchC_52_rst,
	dataInArray(0) => branchC_52_dataInArray_0,
	Condition(0) => branchC_52_dataInArray_1,
	pValidArray(0) => branchC_52_pValidArray_0,
	pValidArray(1) => branchC_52_pValidArray_1,
	readyArray(0) => branchC_52_readyArray_0,
	readyArray(1) => branchC_52_readyArray_1,
	nReadyArray(0) => branchC_52_nReadyArray_0,
	nReadyArray(1) => branchC_52_nReadyArray_1,
	validArray(0) => branchC_52_validArray_0,
	validArray(1) => branchC_52_validArray_1,
	dataOutArray(0) => branchC_52_dataOutArray_0,
	dataOutArray(1) => branchC_52_dataOutArray_1
);

source_14: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_14_clk,
	rst => source_14_rst,
	nReadyArray(0) => source_14_nReadyArray_0,
	validArray(0) => source_14_validArray_0,
	dataOutArray(0) => source_14_dataOutArray_0
);

source_15: entity work.source(arch) generic map (0,1,32,4)
port map (
	clk => source_15_clk,
	rst => source_15_rst,
	nReadyArray(0) => source_15_nReadyArray_0,
	validArray(0) => source_15_validArray_0,
	dataOutArray(0) => source_15_dataOutArray_0
);

Buffer_39: entity work.elasticBuffer(arch) generic map (1,1,4,4)
port map (
	clk => Buffer_39_clk,
	rst => Buffer_39_rst,
	dataInArray(0) => Buffer_39_dataInArray_0,
	pValidArray(0) => Buffer_39_pValidArray_0,
	readyArray(0) => Buffer_39_readyArray_0,
	nReadyArray(0) => Buffer_39_nReadyArray_0,
	validArray(0) => Buffer_39_validArray_0,
	dataOutArray(0) => Buffer_39_dataOutArray_0
);

Buffer_58: entity work.TEHB(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_58_clk,
	rst => Buffer_58_rst,
	dataInArray(0) => Buffer_58_dataInArray_0,
	pValidArray(0) => Buffer_58_pValidArray_0,
	readyArray(0) => Buffer_58_readyArray_0,
	nReadyArray(0) => Buffer_58_nReadyArray_0,
	validArray(0) => Buffer_58_validArray_0,
	dataOutArray(0) => Buffer_58_dataOutArray_0
);

cst_28: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_28_clk,
	rst => cst_28_rst,
	dataInArray(0) => cst_28_dataInArray_0,
	pValidArray(0) => cst_28_pValidArray_0,
	readyArray(0) => cst_28_readyArray_0,
	nReadyArray(0) => cst_28_nReadyArray_0,
	validArray(0) => cst_28_validArray_0,
	dataOutArray(0) => cst_28_dataOutArray_0
);

add_93: entity work.add_op(arch) generic map (2,1,4,4)
port map (
	clk => add_93_clk,
	rst => add_93_rst,
	dataInArray(0) => add_93_dataInArray_0,
	dataInArray(1) => add_93_dataInArray_1,
	pValidArray(0) => add_93_pValidArray_0,
	pValidArray(1) => add_93_pValidArray_1,
	readyArray(0) => add_93_readyArray_0,
	readyArray(1) => add_93_readyArray_1,
	nReadyArray(0) => add_93_nReadyArray_0,
	validArray(0) => add_93_validArray_0,
	dataOutArray(0) => add_93_dataOutArray_0
);

cst_29: entity work.Const(arch) generic map (1,1,4,4)
port map (
	clk => cst_29_clk,
	rst => cst_29_rst,
	dataInArray(0) => cst_29_dataInArray_0,
	pValidArray(0) => cst_29_pValidArray_0,
	readyArray(0) => cst_29_readyArray_0,
	nReadyArray(0) => cst_29_nReadyArray_0,
	validArray(0) => cst_29_validArray_0,
	dataOutArray(0) => cst_29_dataOutArray_0
);

icmp_94: entity work.icmp_ult_op(arch) generic map (2,1,4,1)
port map (
	clk => icmp_94_clk,
	rst => icmp_94_rst,
	dataInArray(0) => icmp_94_dataInArray_0,
	dataInArray(1) => icmp_94_dataInArray_1,
	pValidArray(0) => icmp_94_pValidArray_0,
	pValidArray(1) => icmp_94_pValidArray_1,
	readyArray(0) => icmp_94_readyArray_0,
	readyArray(1) => icmp_94_readyArray_1,
	nReadyArray(0) => icmp_94_nReadyArray_0,
	validArray(0) => icmp_94_validArray_0,
	dataOutArray(0) => icmp_94_dataOutArray_0
);

phi_n12: entity work.merge(arch) generic map (1,1,4,4)
port map (
	clk => phi_n12_clk,
	rst => phi_n12_rst,
	dataInArray(0) => phi_n12_dataInArray_0,
	pValidArray(0) => phi_n12_pValidArray_0,
	readyArray(0) => phi_n12_readyArray_0,
	nReadyArray(0) => phi_n12_nReadyArray_0,
	validArray(0) => phi_n12_validArray_0,
	dataOutArray(0) => phi_n12_dataOutArray_0
);

fork_17: entity work.fork(arch) generic map (1,2,4,4)
port map (
	clk => fork_17_clk,
	rst => fork_17_rst,
	dataInArray(0) => fork_17_dataInArray_0,
	pValidArray(0) => fork_17_pValidArray_0,
	readyArray(0) => fork_17_readyArray_0,
	nReadyArray(0) => fork_17_nReadyArray_0,
	nReadyArray(1) => fork_17_nReadyArray_1,
	validArray(0) => fork_17_validArray_0,
	validArray(1) => fork_17_validArray_1,
	dataOutArray(0) => fork_17_dataOutArray_0,
	dataOutArray(1) => fork_17_dataOutArray_1
);

branch_35: entity work.Branch(arch) generic map (2,2,4,4)
port map (
	clk => branch_35_clk,
	rst => branch_35_rst,
	dataInArray(0) => branch_35_dataInArray_0,
	Condition(0) => branch_35_dataInArray_1,
	pValidArray(0) => branch_35_pValidArray_0,
	pValidArray(1) => branch_35_pValidArray_1,
	readyArray(0) => branch_35_readyArray_0,
	readyArray(1) => branch_35_readyArray_1,
	nReadyArray(0) => branch_35_nReadyArray_0,
	nReadyArray(1) => branch_35_nReadyArray_1,
	validArray(0) => branch_35_validArray_0,
	validArray(1) => branch_35_validArray_1,
	dataOutArray(0) => branch_35_dataOutArray_0,
	dataOutArray(1) => branch_35_dataOutArray_1
);

phiC_34: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_34_clk,
	rst => phiC_34_rst,
	dataInArray(0) => phiC_34_dataInArray_0,
	pValidArray(0) => phiC_34_pValidArray_0,
	readyArray(0) => phiC_34_readyArray_0,
	nReadyArray(0) => phiC_34_nReadyArray_0,
	validArray(0) => phiC_34_validArray_0,
	dataOutArray(0) => phiC_34_dataOutArray_0
);

branchC_53: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_53_clk,
	rst => branchC_53_rst,
	dataInArray(0) => branchC_53_dataInArray_0,
	Condition(0) => branchC_53_dataInArray_1,
	pValidArray(0) => branchC_53_pValidArray_0,
	pValidArray(1) => branchC_53_pValidArray_1,
	readyArray(0) => branchC_53_readyArray_0,
	readyArray(1) => branchC_53_readyArray_1,
	nReadyArray(0) => branchC_53_nReadyArray_0,
	nReadyArray(1) => branchC_53_nReadyArray_1,
	validArray(0) => branchC_53_validArray_0,
	validArray(1) => branchC_53_validArray_1,
	dataOutArray(0) => branchC_53_dataOutArray_0,
	dataOutArray(1) => branchC_53_dataOutArray_1
);

fork_72: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_72_clk,
	rst => fork_72_rst,
	dataInArray(0) => fork_72_dataInArray_0,
	pValidArray(0) => fork_72_pValidArray_0,
	readyArray(0) => fork_72_readyArray_0,
	nReadyArray(0) => fork_72_nReadyArray_0,
	nReadyArray(1) => fork_72_nReadyArray_1,
	validArray(0) => fork_72_validArray_0,
	validArray(1) => fork_72_validArray_1,
	dataOutArray(0) => fork_72_dataOutArray_0,
	dataOutArray(1) => fork_72_dataOutArray_1
);

source_16: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_16_clk,
	rst => source_16_rst,
	nReadyArray(0) => source_16_nReadyArray_0,
	validArray(0) => source_16_validArray_0,
	dataOutArray(0) => source_16_dataOutArray_0
);

source_17: entity work.source(arch) generic map (0,1,32,4)
port map (
	clk => source_17_clk,
	rst => source_17_rst,
	nReadyArray(0) => source_17_nReadyArray_0,
	validArray(0) => source_17_validArray_0,
	dataOutArray(0) => source_17_dataOutArray_0
);

Buffer_59: entity work.TEHB(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_59_clk,
	rst => Buffer_59_rst,
	dataInArray(0) => Buffer_59_dataInArray_0,
	pValidArray(0) => Buffer_59_pValidArray_0,
	readyArray(0) => Buffer_59_readyArray_0,
	nReadyArray(0) => Buffer_59_nReadyArray_0,
	validArray(0) => Buffer_59_validArray_0,
	dataOutArray(0) => Buffer_59_dataOutArray_0
);

Buffer_60: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_60_clk,
	rst => Buffer_60_rst,
	dataInArray(0) => Buffer_60_dataInArray_0,
	pValidArray(0) => Buffer_60_pValidArray_0,
	readyArray(0) => Buffer_60_readyArray_0,
	nReadyArray(0) => Buffer_60_nReadyArray_0,
	validArray(0) => Buffer_60_validArray_0,
	dataOutArray(0) => Buffer_60_dataOutArray_0
);

ret_0: entity work.ret_op(arch) generic map (1,1,1,1)
port map (
	clk => ret_0_clk,
	rst => ret_0_rst,
	dataInArray(0) => ret_0_dataInArray_0,
	pValidArray(0) => ret_0_pValidArray_0,
	readyArray(0) => ret_0_readyArray_0,
	nReadyArray(0) => ret_0_nReadyArray_0,
	validArray(0) => ret_0_validArray_0,
	dataOutArray(0) => ret_0_dataOutArray_0
);

phiC_35: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_35_clk,
	rst => phiC_35_rst,
	dataInArray(0) => phiC_35_dataInArray_0,
	pValidArray(0) => phiC_35_pValidArray_0,
	readyArray(0) => phiC_35_readyArray_0,
	nReadyArray(0) => phiC_35_nReadyArray_0,
	validArray(0) => phiC_35_validArray_0,
	dataOutArray(0) => phiC_35_dataOutArray_0
);

c_LSQ_E:LSQ_E
port map (
	clock => LSQ_E_clk,
	reset => LSQ_E_rst,
	io_memIsReadyForLoads => LSQ_E_load_ready,
	io_memIsReadyForStores => LSQ_E_store_ready,
	io_storeDataOut => LSQ_E_dout0,
	io_storeAddrOut => LSQ_E_address0,
	io_storeEnable => LSQ_E_we0_ce0,
	io_loadDataIn => LSQ_E_din1,
	io_loadAddrOut => LSQ_E_address1,
	io_loadEnable => LSQ_E_ce1,
	io_bbReadyToPrevs_0 => LSQ_E_readyArray_0,
	io_bbReadyToPrevs_1 => LSQ_E_readyArray_1,
	io_bbpValids_0 => LSQ_E_pValidArray_0,
	io_bbpValids_1 => LSQ_E_pValidArray_1,
	io_rdPortsPrev_0_ready => LSQ_E_readyArray_4,
	io_rdPortsPrev_0_valid => LSQ_E_pValidArray_4,
	io_rdPortsPrev_0_bits => LSQ_E_dataInArray_4,
	io_wrAddrPorts_0_ready => LSQ_E_readyArray_2,
	io_wrAddrPorts_1_ready => LSQ_E_readyArray_5,
	io_wrAddrPorts_0_valid => LSQ_E_pValidArray_2,
	io_wrAddrPorts_1_valid => LSQ_E_pValidArray_5,
	io_wrAddrPorts_0_bits => LSQ_E_dataInArray_2,
	io_wrAddrPorts_1_bits => LSQ_E_dataInArray_5,
	io_wrDataPorts_0_ready => LSQ_E_readyArray_3,
	io_wrDataPorts_1_ready => LSQ_E_readyArray_6,
	io_wrDataPorts_0_valid => LSQ_E_pValidArray_3,
	io_wrDataPorts_1_valid => LSQ_E_pValidArray_6,
	io_wrDataPorts_0_bits => LSQ_E_dataInArray_3,
	io_wrDataPorts_1_bits => LSQ_E_dataInArray_6,
	io_rdPortsNext_0_ready => LSQ_E_nReadyArray_0,
	io_rdPortsNext_0_valid => LSQ_E_validArray_0,
	io_rdPortsNext_0_bits => LSQ_E_dataOutArray_0,
	io_Empty_Valid => LSQ_E_validArray_1

);

c_LSQ_F:LSQ_F
port map (
	clock => LSQ_F_clk,
	reset => LSQ_F_rst,
	io_memIsReadyForLoads => LSQ_F_load_ready,
	io_memIsReadyForStores => LSQ_F_store_ready,
	io_storeDataOut => LSQ_F_dout0,
	io_storeAddrOut => LSQ_F_address0,
	io_storeEnable => LSQ_F_we0_ce0,
	io_loadDataIn => LSQ_F_din1,
	io_loadAddrOut => LSQ_F_address1,
	io_loadEnable => LSQ_F_ce1,
	io_bbReadyToPrevs_0 => LSQ_F_readyArray_0,
	io_bbReadyToPrevs_1 => LSQ_F_readyArray_1,
	io_bbpValids_0 => LSQ_F_pValidArray_0,
	io_bbpValids_1 => LSQ_F_pValidArray_1,
	io_rdPortsPrev_0_ready => LSQ_F_readyArray_4,
	io_rdPortsPrev_0_valid => LSQ_F_pValidArray_4,
	io_rdPortsPrev_0_bits => LSQ_F_dataInArray_4,
	io_wrAddrPorts_0_ready => LSQ_F_readyArray_2,
	io_wrAddrPorts_1_ready => LSQ_F_readyArray_5,
	io_wrAddrPorts_0_valid => LSQ_F_pValidArray_2,
	io_wrAddrPorts_1_valid => LSQ_F_pValidArray_5,
	io_wrAddrPorts_0_bits => LSQ_F_dataInArray_2,
	io_wrAddrPorts_1_bits => LSQ_F_dataInArray_5,
	io_wrDataPorts_0_ready => LSQ_F_readyArray_3,
	io_wrDataPorts_1_ready => LSQ_F_readyArray_6,
	io_wrDataPorts_0_valid => LSQ_F_pValidArray_3,
	io_wrDataPorts_1_valid => LSQ_F_pValidArray_6,
	io_wrDataPorts_0_bits => LSQ_F_dataInArray_3,
	io_wrDataPorts_1_bits => LSQ_F_dataInArray_6,
	io_rdPortsNext_0_ready => LSQ_F_nReadyArray_0,
	io_rdPortsNext_0_valid => LSQ_F_validArray_0,
	io_rdPortsNext_0_bits => LSQ_F_dataOutArray_0,
	io_Empty_Valid => LSQ_F_validArray_1

);

c_LSQ_G:LSQ_G
port map (
	clock => LSQ_G_clk,
	reset => LSQ_G_rst,
	io_memIsReadyForLoads => LSQ_G_load_ready,
	io_memIsReadyForStores => LSQ_G_store_ready,
	io_storeDataOut => LSQ_G_dout0,
	io_storeAddrOut => LSQ_G_address0,
	io_storeEnable => LSQ_G_we0_ce0,
	io_loadDataIn => LSQ_G_din1,
	io_loadAddrOut => LSQ_G_address1,
	io_loadEnable => LSQ_G_ce1,
	io_bbReadyToPrevs_0 => LSQ_G_readyArray_0,
	io_bbReadyToPrevs_1 => LSQ_G_readyArray_1,
	io_bbpValids_0 => LSQ_G_pValidArray_0,
	io_bbpValids_1 => LSQ_G_pValidArray_1,
	io_rdPortsPrev_0_ready => LSQ_G_readyArray_4,
	io_rdPortsPrev_0_valid => LSQ_G_pValidArray_4,
	io_rdPortsPrev_0_bits => LSQ_G_dataInArray_4,
	io_wrAddrPorts_0_ready => LSQ_G_readyArray_2,
	io_wrAddrPorts_1_ready => LSQ_G_readyArray_5,
	io_wrAddrPorts_0_valid => LSQ_G_pValidArray_2,
	io_wrAddrPorts_1_valid => LSQ_G_pValidArray_5,
	io_wrAddrPorts_0_bits => LSQ_G_dataInArray_2,
	io_wrAddrPorts_1_bits => LSQ_G_dataInArray_5,
	io_wrDataPorts_0_ready => LSQ_G_readyArray_3,
	io_wrDataPorts_1_ready => LSQ_G_readyArray_6,
	io_wrDataPorts_0_valid => LSQ_G_pValidArray_3,
	io_wrDataPorts_1_valid => LSQ_G_pValidArray_6,
	io_wrDataPorts_0_bits => LSQ_G_dataInArray_3,
	io_wrDataPorts_1_bits => LSQ_G_dataInArray_6,
	io_rdPortsNext_0_ready => LSQ_G_nReadyArray_0,
	io_rdPortsNext_0_valid => LSQ_G_validArray_0,
	io_rdPortsNext_0_bits => LSQ_G_dataOutArray_0,
	io_Empty_Valid => LSQ_G_validArray_1

);

MC_A: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => MC_A_clk,
	rst => MC_A_rst,
	io_storeDataOut => A_dout0,
	io_storeAddrOut => A_address0,
	io_storeEnable => MC_A_we0_ce0,
	io_loadDataIn => A_din1,
	io_loadAddrOut => A_address1,
	io_loadEnable => A_ce1,
	io_bbReadyToPrevs(0) => MC_A_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_A_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_A_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_A_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_A_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_A_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_A_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_A_readyArray_3,
	io_wrDataPorts_valid(0) => MC_A_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_A_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_A_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_A_validArray_0,
	io_rdPortsNext_bits(0) => MC_A_dataOutArray_0,
	io_Empty_Valid => MC_A_validArray_1,
	io_Empty_Ready => MC_A_nReadyArray_1

);

MC_B: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => MC_B_clk,
	rst => MC_B_rst,
	io_storeDataOut => B_dout0,
	io_storeAddrOut => B_address0,
	io_storeEnable => MC_B_we0_ce0,
	io_loadDataIn => B_din1,
	io_loadAddrOut => B_address1,
	io_loadEnable => B_ce1,
	io_bbReadyToPrevs(0) => MC_B_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_B_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_B_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_B_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_B_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_B_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_B_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_B_readyArray_3,
	io_wrDataPorts_valid(0) => MC_B_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_B_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_B_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_B_validArray_0,
	io_rdPortsNext_bits(0) => MC_B_dataOutArray_0,
	io_Empty_Valid => MC_B_validArray_1,
	io_Empty_Ready => MC_B_nReadyArray_1

);

MC_C: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => MC_C_clk,
	rst => MC_C_rst,
	io_storeDataOut => C_dout0,
	io_storeAddrOut => C_address0,
	io_storeEnable => MC_C_we0_ce0,
	io_loadDataIn => C_din1,
	io_loadAddrOut => C_address1,
	io_loadEnable => C_ce1,
	io_bbReadyToPrevs(0) => MC_C_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_C_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_C_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_C_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_C_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_C_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_C_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_C_readyArray_3,
	io_wrDataPorts_valid(0) => MC_C_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_C_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_C_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_C_validArray_0,
	io_rdPortsNext_bits(0) => MC_C_dataOutArray_0,
	io_Empty_Valid => MC_C_validArray_1,
	io_Empty_Ready => MC_C_nReadyArray_1

);

MC_D: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => MC_D_clk,
	rst => MC_D_rst,
	io_storeDataOut => D_dout0,
	io_storeAddrOut => D_address0,
	io_storeEnable => MC_D_we0_ce0,
	io_loadDataIn => D_din1,
	io_loadAddrOut => D_address1,
	io_loadEnable => D_ce1,
	io_bbReadyToPrevs(0) => MC_D_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_D_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_D_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_D_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_D_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_D_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_D_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_D_readyArray_3,
	io_wrDataPorts_valid(0) => MC_D_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_D_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_D_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_D_validArray_0,
	io_rdPortsNext_bits(0) => MC_D_dataOutArray_0,
	io_Empty_Valid => MC_D_validArray_1,
	io_Empty_Ready => MC_D_nReadyArray_1

);

MC_E: entity work.MemCont(arch) generic map (32,32,2,2,1)
port map (
	clk => MC_E_clk,
	rst => MC_E_rst,
	io_storeDataOut => E_dout0,
	io_storeAddrOut => E_address0,
	io_storeEnable => MC_E_we0_ce0,
	io_loadDataIn => E_din1,
	io_loadAddrOut => E_address1,
	io_loadEnable => E_ce1,
	io_bbReadyToPrevs(0) => MC_E_readyArray_0,
	io_bbReadyToPrevs(1) => MC_E_readyArray_1,
	io_bbpValids(0) => MC_E_pValidArray_0,
	io_bbpValids(1) => MC_E_pValidArray_1,
	io_bb_stCountArray(0) => MC_E_dataInArray_0,
	io_bb_stCountArray(1) => MC_E_dataInArray_1,
	io_rdPortsPrev_ready(0) => MC_E_readyArray_2,
	io_rdPortsPrev_ready(1) => MC_E_readyArray_3,
	io_rdPortsPrev_valid(0) => MC_E_pValidArray_2,
	io_rdPortsPrev_valid(1) => MC_E_pValidArray_3,
	io_rdPortsPrev_bits(0) => MC_E_dataInArray_2,
	io_rdPortsPrev_bits(1) => MC_E_dataInArray_3,
	io_wrAddrPorts_ready(0) => MC_E_readyArray_4,
	io_wrAddrPorts_valid(0) => MC_E_pValidArray_4,
	io_wrAddrPorts_bits(0) => MC_E_dataInArray_4,
	io_wrDataPorts_ready(0) => MC_E_readyArray_5,
	io_wrDataPorts_valid(0) => MC_E_pValidArray_5,
	io_wrDataPorts_bits(0) => MC_E_dataInArray_5,
	io_rdPortsNext_ready(0) => MC_E_nReadyArray_0,
	io_rdPortsNext_ready(1) => MC_E_nReadyArray_1,
	io_rdPortsNext_valid(0) => MC_E_validArray_0,
	io_rdPortsNext_valid(1) => MC_E_validArray_1,
	io_rdPortsNext_bits(0) => MC_E_dataOutArray_0,
	io_rdPortsNext_bits(1) => MC_E_dataOutArray_1,
	io_Empty_Valid => MC_E_validArray_2,
	io_Empty_Ready => MC_E_nReadyArray_2

);

MC_F: entity work.MemCont(arch) generic map (32,32,2,2,1)
port map (
	clk => MC_F_clk,
	rst => MC_F_rst,
	io_storeDataOut => F_dout0,
	io_storeAddrOut => F_address0,
	io_storeEnable => MC_F_we0_ce0,
	io_loadDataIn => F_din1,
	io_loadAddrOut => F_address1,
	io_loadEnable => F_ce1,
	io_bbReadyToPrevs(0) => MC_F_readyArray_0,
	io_bbReadyToPrevs(1) => MC_F_readyArray_1,
	io_bbpValids(0) => MC_F_pValidArray_0,
	io_bbpValids(1) => MC_F_pValidArray_1,
	io_bb_stCountArray(0) => MC_F_dataInArray_0,
	io_bb_stCountArray(1) => MC_F_dataInArray_1,
	io_rdPortsPrev_ready(0) => MC_F_readyArray_2,
	io_rdPortsPrev_ready(1) => MC_F_readyArray_3,
	io_rdPortsPrev_valid(0) => MC_F_pValidArray_2,
	io_rdPortsPrev_valid(1) => MC_F_pValidArray_3,
	io_rdPortsPrev_bits(0) => MC_F_dataInArray_2,
	io_rdPortsPrev_bits(1) => MC_F_dataInArray_3,
	io_wrAddrPorts_ready(0) => MC_F_readyArray_4,
	io_wrAddrPorts_valid(0) => MC_F_pValidArray_4,
	io_wrAddrPorts_bits(0) => MC_F_dataInArray_4,
	io_wrDataPorts_ready(0) => MC_F_readyArray_5,
	io_wrDataPorts_valid(0) => MC_F_pValidArray_5,
	io_wrDataPorts_bits(0) => MC_F_dataInArray_5,
	io_rdPortsNext_ready(0) => MC_F_nReadyArray_0,
	io_rdPortsNext_ready(1) => MC_F_nReadyArray_1,
	io_rdPortsNext_valid(0) => MC_F_validArray_0,
	io_rdPortsNext_valid(1) => MC_F_validArray_1,
	io_rdPortsNext_bits(0) => MC_F_dataOutArray_0,
	io_rdPortsNext_bits(1) => MC_F_dataOutArray_1,
	io_Empty_Valid => MC_F_validArray_2,
	io_Empty_Ready => MC_F_nReadyArray_2

);

end_0: entity work.end_node(arch) generic map (1,9,1,1,1)
port map (
	clk => end_0_clk,
	rst => end_0_rst,
	dataInArray(0) => end_0_dataInArray_9,
	eValidArray(0) => end_0_pValidArray_0,
	eValidArray(1) => end_0_pValidArray_1,
	eValidArray(2) => end_0_pValidArray_2,
	eValidArray(3) => end_0_pValidArray_3,
	eValidArray(4) => end_0_pValidArray_4,
	eValidArray(5) => end_0_pValidArray_5,
	eValidArray(6) => end_0_pValidArray_6,
	eValidArray(7) => end_0_pValidArray_7,
	eValidArray(8) => end_0_pValidArray_8,
	pValidArray(0) => end_0_pValidArray_9,
	eReadyArray(0) => end_0_readyArray_0,
	eReadyArray(1) => end_0_readyArray_1,
	eReadyArray(2) => end_0_readyArray_2,
	eReadyArray(3) => end_0_readyArray_3,
	eReadyArray(4) => end_0_readyArray_4,
	eReadyArray(5) => end_0_readyArray_5,
	eReadyArray(6) => end_0_readyArray_6,
	eReadyArray(7) => end_0_readyArray_7,
	eReadyArray(8) => end_0_readyArray_8,
	readyArray(0) => end_0_readyArray_9,
	dataOutArray(0) => end_0_dataOutArray_0,
	validArray(0) => end_0_validArray_0,
	nReadyArray(0) => end_0_nReadyArray_0
);

sink_0: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_0_clk,
	rst => sink_0_rst,
	dataInArray(0) => sink_0_dataInArray_0,
	pValidArray(0) => sink_0_pValidArray_0,
	readyArray(0) => sink_0_readyArray_0
);

sink_1: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_1_clk,
	rst => sink_1_rst,
	dataInArray(0) => sink_1_dataInArray_0,
	pValidArray(0) => sink_1_pValidArray_0,
	readyArray(0) => sink_1_readyArray_0
);

sink_2: entity work.sink(arch) generic map (1,0,4,32)
port map (
	clk => sink_2_clk,
	rst => sink_2_rst,
	dataInArray(0) => sink_2_dataInArray_0,
	pValidArray(0) => sink_2_pValidArray_0,
	readyArray(0) => sink_2_readyArray_0
);

sink_3: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_3_clk,
	rst => sink_3_rst,
	dataInArray(0) => sink_3_dataInArray_0,
	pValidArray(0) => sink_3_pValidArray_0,
	readyArray(0) => sink_3_readyArray_0
);

sink_4: entity work.sink(arch) generic map (1,0,4,32)
port map (
	clk => sink_4_clk,
	rst => sink_4_rst,
	dataInArray(0) => sink_4_dataInArray_0,
	pValidArray(0) => sink_4_pValidArray_0,
	readyArray(0) => sink_4_readyArray_0
);

sink_5: entity work.sink(arch) generic map (1,0,4,32)
port map (
	clk => sink_5_clk,
	rst => sink_5_rst,
	dataInArray(0) => sink_5_dataInArray_0,
	pValidArray(0) => sink_5_pValidArray_0,
	readyArray(0) => sink_5_readyArray_0
);

sink_6: entity work.sink(arch) generic map (1,0,4,32)
port map (
	clk => sink_6_clk,
	rst => sink_6_rst,
	dataInArray(0) => sink_6_dataInArray_0,
	pValidArray(0) => sink_6_pValidArray_0,
	readyArray(0) => sink_6_readyArray_0
);

sink_7: entity work.sink(arch) generic map (1,0,4,32)
port map (
	clk => sink_7_clk,
	rst => sink_7_rst,
	dataInArray(0) => sink_7_dataInArray_0,
	pValidArray(0) => sink_7_pValidArray_0,
	readyArray(0) => sink_7_readyArray_0
);

sink_8: entity work.sink(arch) generic map (1,0,4,32)
port map (
	clk => sink_8_clk,
	rst => sink_8_rst,
	dataInArray(0) => sink_8_dataInArray_0,
	pValidArray(0) => sink_8_pValidArray_0,
	readyArray(0) => sink_8_readyArray_0
);

sink_9: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_9_clk,
	rst => sink_9_rst,
	dataInArray(0) => sink_9_dataInArray_0,
	pValidArray(0) => sink_9_pValidArray_0,
	readyArray(0) => sink_9_readyArray_0
);

sink_10: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_10_clk,
	rst => sink_10_rst,
	dataInArray(0) => sink_10_dataInArray_0,
	pValidArray(0) => sink_10_pValidArray_0,
	readyArray(0) => sink_10_readyArray_0
);

sink_11: entity work.sink(arch) generic map (1,0,4,32)
port map (
	clk => sink_11_clk,
	rst => sink_11_rst,
	dataInArray(0) => sink_11_dataInArray_0,
	pValidArray(0) => sink_11_pValidArray_0,
	readyArray(0) => sink_11_readyArray_0
);

sink_12: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_12_clk,
	rst => sink_12_rst,
	dataInArray(0) => sink_12_dataInArray_0,
	pValidArray(0) => sink_12_pValidArray_0,
	readyArray(0) => sink_12_readyArray_0
);

sink_13: entity work.sink(arch) generic map (1,0,4,32)
port map (
	clk => sink_13_clk,
	rst => sink_13_rst,
	dataInArray(0) => sink_13_dataInArray_0,
	pValidArray(0) => sink_13_pValidArray_0,
	readyArray(0) => sink_13_readyArray_0
);

sink_14: entity work.sink(arch) generic map (1,0,4,32)
port map (
	clk => sink_14_clk,
	rst => sink_14_rst,
	dataInArray(0) => sink_14_dataInArray_0,
	pValidArray(0) => sink_14_pValidArray_0,
	readyArray(0) => sink_14_readyArray_0
);

sink_15: entity work.sink(arch) generic map (1,0,4,32)
port map (
	clk => sink_15_clk,
	rst => sink_15_rst,
	dataInArray(0) => sink_15_dataInArray_0,
	pValidArray(0) => sink_15_pValidArray_0,
	readyArray(0) => sink_15_readyArray_0
);

sink_16: entity work.sink(arch) generic map (1,0,4,32)
port map (
	clk => sink_16_clk,
	rst => sink_16_rst,
	dataInArray(0) => sink_16_dataInArray_0,
	pValidArray(0) => sink_16_pValidArray_0,
	readyArray(0) => sink_16_readyArray_0
);

sink_17: entity work.sink(arch) generic map (1,0,4,32)
port map (
	clk => sink_17_clk,
	rst => sink_17_rst,
	dataInArray(0) => sink_17_dataInArray_0,
	pValidArray(0) => sink_17_pValidArray_0,
	readyArray(0) => sink_17_readyArray_0
);

sink_18: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_18_clk,
	rst => sink_18_rst,
	dataInArray(0) => sink_18_dataInArray_0,
	pValidArray(0) => sink_18_pValidArray_0,
	readyArray(0) => sink_18_readyArray_0
);

sink_19: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_19_clk,
	rst => sink_19_rst,
	dataInArray(0) => sink_19_dataInArray_0,
	pValidArray(0) => sink_19_pValidArray_0,
	readyArray(0) => sink_19_readyArray_0
);

sink_20: entity work.sink(arch) generic map (1,0,4,32)
port map (
	clk => sink_20_clk,
	rst => sink_20_rst,
	dataInArray(0) => sink_20_dataInArray_0,
	pValidArray(0) => sink_20_pValidArray_0,
	readyArray(0) => sink_20_readyArray_0
);

sink_21: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_21_clk,
	rst => sink_21_rst,
	dataInArray(0) => sink_21_dataInArray_0,
	pValidArray(0) => sink_21_pValidArray_0,
	readyArray(0) => sink_21_readyArray_0
);

sink_22: entity work.sink(arch) generic map (1,0,4,32)
port map (
	clk => sink_22_clk,
	rst => sink_22_rst,
	dataInArray(0) => sink_22_dataInArray_0,
	pValidArray(0) => sink_22_pValidArray_0,
	readyArray(0) => sink_22_readyArray_0
);

sink_23: entity work.sink(arch) generic map (1,0,4,32)
port map (
	clk => sink_23_clk,
	rst => sink_23_rst,
	dataInArray(0) => sink_23_dataInArray_0,
	pValidArray(0) => sink_23_pValidArray_0,
	readyArray(0) => sink_23_readyArray_0
);

sink_24: entity work.sink(arch) generic map (1,0,4,32)
port map (
	clk => sink_24_clk,
	rst => sink_24_rst,
	dataInArray(0) => sink_24_dataInArray_0,
	pValidArray(0) => sink_24_pValidArray_0,
	readyArray(0) => sink_24_readyArray_0
);

sink_25: entity work.sink(arch) generic map (1,0,4,32)
port map (
	clk => sink_25_clk,
	rst => sink_25_rst,
	dataInArray(0) => sink_25_dataInArray_0,
	pValidArray(0) => sink_25_pValidArray_0,
	readyArray(0) => sink_25_readyArray_0
);

sink_26: entity work.sink(arch) generic map (1,0,4,32)
port map (
	clk => sink_26_clk,
	rst => sink_26_rst,
	dataInArray(0) => sink_26_dataInArray_0,
	pValidArray(0) => sink_26_pValidArray_0,
	readyArray(0) => sink_26_readyArray_0
);

sink_27: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_27_clk,
	rst => sink_27_rst,
	dataInArray(0) => sink_27_dataInArray_0,
	pValidArray(0) => sink_27_pValidArray_0,
	readyArray(0) => sink_27_readyArray_0
);

sink_28: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_28_clk,
	rst => sink_28_rst,
	dataInArray(0) => sink_28_dataInArray_0,
	pValidArray(0) => sink_28_pValidArray_0,
	readyArray(0) => sink_28_readyArray_0
);

sink_29: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_29_clk,
	rst => sink_29_rst,
	dataInArray(0) => sink_29_dataInArray_0,
	pValidArray(0) => sink_29_pValidArray_0,
	readyArray(0) => sink_29_readyArray_0
);

sink_30: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_30_clk,
	rst => sink_30_rst,
	dataInArray(0) => sink_30_dataInArray_0,
	pValidArray(0) => sink_30_pValidArray_0,
	readyArray(0) => sink_30_readyArray_0
);

sink_31: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_31_clk,
	rst => sink_31_rst,
	dataInArray(0) => sink_31_dataInArray_0,
	pValidArray(0) => sink_31_pValidArray_0,
	readyArray(0) => sink_31_readyArray_0
);

sink_32: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_32_clk,
	rst => sink_32_rst,
	dataInArray(0) => sink_32_dataInArray_0,
	pValidArray(0) => sink_32_pValidArray_0,
	readyArray(0) => sink_32_readyArray_0
);

sink_33: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_33_clk,
	rst => sink_33_rst,
	dataInArray(0) => sink_33_dataInArray_0,
	pValidArray(0) => sink_33_pValidArray_0,
	readyArray(0) => sink_33_readyArray_0
);

sink_34: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_34_clk,
	rst => sink_34_rst,
	dataInArray(0) => sink_34_dataInArray_0,
	pValidArray(0) => sink_34_pValidArray_0,
	readyArray(0) => sink_34_readyArray_0
);

sink_35: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_35_clk,
	rst => sink_35_rst,
	dataInArray(0) => sink_35_dataInArray_0,
	pValidArray(0) => sink_35_pValidArray_0,
	readyArray(0) => sink_35_readyArray_0
);

end behavioral; 
