#-----------------------------------------------------------
# Vivado v2017.3.1 (64-bit)
# SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
# IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
# Start of session at: Wed Jan 24 20:05:44 2018
# Process ID: 3308
# Current directory: C:/Vivado_Projects/MAS/Projekt
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2700 C:\Vivado_Projects\MAS\Projekt\MAS_projekt.xpr
# Log file: C:/Vivado_Projects/MAS/Projekt/vivado.log
# Journal file: C:/Vivado_Projects/MAS/Projekt\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Vivado_Projects/MAS/Projekt/MAS_projekt.xpr
INFO: [Project 1-313] Project file moved from 'D:/MAS_LRI/Projekt' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Vivado_Projects/MAS/Projekt/MAS_projekt.ip_user_files', nor could it be found using path 'D:/MAS_LRI/Projekt/MAS_projekt.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 798.496 ; gain = 118.027
open_bd_design {C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/block_design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <block_design_1> from BD file <C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/block_design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 820.227 ; gain = 17.938
update_compile_order -fileset sources_1
file mkdir C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/new
close [ open C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/new/ov7670_bram_capture.vhd w ]
add_files C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/new/ov7670_bram_capture.vhd
update_compile_order -fileset sources_1
close [ open C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/new/ov7670_capture.v w ]
add_files C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/new/ov7670_capture.v
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports CAM]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_nets axi_gpio_1_GPIO2] [get_bd_intf_ports btns_4bits]
delete_bd_objs [get_bd_intf_nets axi_gpio_1_GPIO] [get_bd_intf_ports leds_4bits]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells axi_gpio_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
apply_board_connection -board_interface "leds_4bits" -ip_intf "axi_gpio_0/GPIO" -diagram "block_design_1" 
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /axi_gpio_0]
INFO: [board_interface 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE leds_4bits [get_bd_cells -quiet /axi_gpio_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 leds_4bits
INFO: [board_interface 100-100] connect_bd_intf_net /leds_4bits /axi_gpio_0/GPIO
endgroup
apply_board_connection -board_interface "rgb_led" -ip_intf "axi_gpio_0/GPIO2" -diagram "block_design_1" 
INFO: [board_interface 100-100] set_property CONFIG.GPIO2_BOARD_INTERFACE rgb_led [get_bd_cells -quiet /axi_gpio_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 rgb_led
INFO: [board_interface 100-100] connect_bd_intf_net /rgb_led /axi_gpio_0/GPIO2
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
</axi_gpio_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000 [ 64K ]>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
apply_board_connection -board_interface "btns_4bits" -ip_intf "axi_gpio_1/GPIO" -diagram "block_design_1" 
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /axi_gpio_1]
INFO: [board_interface 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE btns_4bits [get_bd_cells -quiet /axi_gpio_1]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 btns_4bits
INFO: [board_interface 100-100] connect_bd_intf_net /btns_4bits /axi_gpio_1/GPIO
endgroup
apply_board_connection -board_interface "sws_2bits" -ip_intf "axi_gpio_1/GPIO2" -diagram "block_design_1" 
INFO: [board_interface 100-100] set_property CONFIG.GPIO2_BOARD_INTERFACE sws_2bits [get_bd_cells -quiet /axi_gpio_1]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 sws_2bits
INFO: [board_interface 100-100] connect_bd_intf_net /sws_2bits /axi_gpio_1/GPIO2
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_1/S_AXI]
</axi_gpio_1/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41210000 [ 64K ]>
regenerate_bd_layout
create_bd_cell -type module -reference ov7670_capture_verilog ov7670_capture_verilog_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
startgroup
make_bd_pins_external  [get_bd_pins ov7670_capture_verilog_0/pclk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins ov7670_capture_verilog_0/vsync]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins ov7670_capture_verilog_0/href]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins ov7670_capture_verilog_0/d]
endgroup
set_property name pclk [get_bd_ports pclk_0]
set_property name vsync [get_bd_ports vsync_0]
set_property name href [get_bd_ports href_0]
set_property name d [get_bd_ports d_0]
set_property name XCLK1 [get_bd_ports XCLK]
set_property name xclk [get_bd_ports XCLK1]
set_property name iic [get_bd_intf_ports IIC_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
INFO: [Device 21-403] Loading part xc7z020clg400-1
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1086.355 ; gain = 134.852
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {153600} CONFIG.Read_Width_A {16} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
delete_bd_objs [get_bd_nets pclk_0_1] [get_bd_nets vsync_0_1] [get_bd_nets href_0_1] [get_bd_nets d_0_1] [get_bd_cells ov7670_capture_verilog_0]
create_bd_cell -type module -reference ov7670_bram_capture ov7670_bram_capture_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {1 192 221} [get_bd_cells ov7670_bram_capture_0]
set_property location {1 132 210} [get_bd_cells ov7670_bram_capture_0]
set_property location {1 136 203} [get_bd_cells ov7670_bram_capture_0]
connect_bd_net [get_bd_ports pclk] [get_bd_pins ov7670_bram_capture_0/pclk]
connect_bd_net [get_bd_ports vsync] [get_bd_pins ov7670_bram_capture_0/vsync]
connect_bd_net [get_bd_ports href] [get_bd_pins ov7670_bram_capture_0/href]
connect_bd_net [get_bd_ports d] [get_bd_pins ov7670_bram_capture_0/d]
connect_bd_net [get_bd_pins ov7670_bram_capture_0/addr] [get_bd_pins blk_mem_gen_0/addra]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins ov7670_bram_capture_0/dout] [get_bd_pins blk_mem_gen_0/dina]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_ports pclk] [get_bd_pins blk_mem_gen_0/clka]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins ov7670_bram_capture_0/we] [get_bd_pins blk_mem_gen_0/wea]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] block_design_1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] block_design_1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells ps7_0_axi_periph]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M02_AXI]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M02_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M02_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_bram_ctrl_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
save_bd_design
Wrote  : <C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/block_design_1.bd> 
Wrote  : <C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ui/bd_b7fc1dc2.ui> 
regenerate_bd_layout
update_compile_order -fileset sources_1
save_bd_design
Wrote  : <C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ui/bd_b7fc1dc2.ui> 
export_ip_user_files -of_objects  [get_files C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/new/ov7670_capture.v] -no_script -reset -force -quiet
remove_files  C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/new/ov7670_capture.v
file delete -force C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/new/ov7670_capture.v
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(125). Command ignored
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1174.777 ; gain = 0.000
reset_property MODE [get_bd_intf_pins BRAM_PORTB]
ERROR: [Common 17-107] Cannot change read-only property 'MODE'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_0/S_AXI/Mem0 }]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </processing_system7_0/Data> at <0x40000000 [ 8K ]>
set_property range 512K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/block_design_1.bd> 
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(125). Command ignored
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property CONFIG.MASTER_TYPE {BRAM_CTRL} [get_bd_intf_ports BRAM_PORTB]
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports BRAM_PORTB'
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_1
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_1'
INFO: [Common 17-17] undo 'startgroup'
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/block_design_1.bd> 
reset_run block_design_1_xbar_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'block_design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(125). Command ignored
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
Wrote  : <C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/block_design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(18) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0/bram_rddata_a'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_DOUT'(16) - Only lower order bits will be connected.
VHDL Output written to : C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/synth/block_design_1.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(18) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0/bram_rddata_a'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_DOUT'(16) - Only lower order bits will be connected.
VHDL Output written to : C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/sim/block_design_1.vhd
VHDL Output written to : C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/hdl/block_design_1_wrapper.vhd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov7670_bram_capture_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ip/block_design_1_auto_pc_1/block_design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ip/block_design_1_auto_pc_0/block_design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ip/block_design_1_auto_pc_2/block_design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/hw_handoff/block_design_1.hwh
Generated Block Design Tcl file C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/hw_handoff/block_design_1_bd.tcl
Generated Hardware Definition File C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/synth/block_design_1.hwdef
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'block_design_1_ps7_0_axi_periph_0' found in library 'xil_defaultlib'
[Wed Jan 24 23:18:43 2018] Launched block_design_1_xbar_0_synth_1, block_design_1_axi_gpio_0_1_synth_1, block_design_1_blk_mem_gen_0_0_synth_1, block_design_1_axi_gpio_1_1_synth_1, block_design_1_ov7670_bram_capture_0_0_synth_1, block_design_1_axi_bram_ctrl_0_0_synth_1, block_design_1_auto_pc_1_synth_1, block_design_1_auto_pc_0_synth_1, block_design_1_auto_pc_2_synth_1...
Run output will be captured here:
block_design_1_xbar_0_synth_1: C:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/block_design_1_xbar_0_synth_1/runme.log
block_design_1_axi_gpio_0_1_synth_1: C:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/block_design_1_axi_gpio_0_1_synth_1/runme.log
block_design_1_blk_mem_gen_0_0_synth_1: C:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/block_design_1_blk_mem_gen_0_0_synth_1/runme.log
block_design_1_axi_gpio_1_1_synth_1: C:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/block_design_1_axi_gpio_1_1_synth_1/runme.log
block_design_1_ov7670_bram_capture_0_0_synth_1: C:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/block_design_1_ov7670_bram_capture_0_0_synth_1/runme.log
block_design_1_axi_bram_ctrl_0_0_synth_1: C:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/block_design_1_axi_bram_ctrl_0_0_synth_1/runme.log
block_design_1_auto_pc_1_synth_1: C:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/block_design_1_auto_pc_1_synth_1/runme.log
block_design_1_auto_pc_0_synth_1: C:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/block_design_1_auto_pc_0_synth_1/runme.log
block_design_1_auto_pc_2_synth_1: C:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/block_design_1_auto_pc_2_synth_1/runme.log
[Wed Jan 24 23:18:45 2018] Launched synth_1...
Run output will be captured here: C:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1296.266 ; gain = 25.508
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_runs impl_1 -jobs 4
[Wed Jan 24 23:28:16 2018] Launched impl_1...
Run output will be captured here: C:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/impl_1/runme.log
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {650} CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {125}] [get_bd_cells processing_system7_0]
endgroup
reset_run block_design_1_processing_system7_0_0_synth_1
save_bd_design
Wrote  : <C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/block_design_1.bd> 
Wrote  : <C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ui/bd_b7fc1dc2.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(125). Command ignored
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
Wrote  : <C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/block_design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(18) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0/bram_rddata_a'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_DOUT'(16) - Only lower order bits will be connected.
VHDL Output written to : C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/synth/block_design_1.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(18) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(19) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0/bram_rddata_a'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_DOUT'(16) - Only lower order bits will be connected.
VHDL Output written to : C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/sim/block_design_1.vhd
VHDL Output written to : C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/hdl/block_design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov7670_bram_capture_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ip/block_design_1_auto_pc_1/block_design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ip/block_design_1_auto_pc_0/block_design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ip/block_design_1_auto_pc_2/block_design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/hw_handoff/block_design_1.hwh
Generated Block Design Tcl file C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/hw_handoff/block_design_1_bd.tcl
Generated Hardware Definition File C:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/synth/block_design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP block_design_1_auto_pc_1, cache-ID = 019f322fe02a152b; cache size = 13.334 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP block_design_1_auto_pc_0, cache-ID = 019f322fe02a152b; cache size = 13.334 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP block_design_1_auto_pc_2, cache-ID = 43c623725b7e1766; cache size = 13.334 MB.
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'block_design_1_ps7_0_axi_periph_0' found in library 'xil_defaultlib'
[Wed Jan 24 23:34:25 2018] Launched block_design_1_processing_system7_0_0_synth_1...
Run output will be captured here: C:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/block_design_1_processing_system7_0_0_synth_1/runme.log
[Wed Jan 24 23:34:25 2018] Launched synth_1...
Run output will be captured here: C:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 1536.707 ; gain = 76.484
launch_runs impl_1 -jobs 4
[Wed Jan 24 23:36:52 2018] Launched impl_1...
Run output will be captured here: C:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jan 24 23:39:55 2018] Launched impl_1...
Run output will be captured here: C:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/impl_1/runme.log
file copy -force C:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/impl_1/block_design_1_wrapper.sysdef C:/Vivado_Projects/MAS/Projekt/MAS_projekt.sdk/block_design_1_wrapper.hdf

launch_sdk -workspace C:/Vivado_Projects/MAS/Projekt/MAS_projekt.sdk -hwspec C:/Vivado_Projects/MAS/Projekt/MAS_projekt.sdk/block_design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Vivado_Projects/MAS/Projekt/MAS_projekt.sdk -hwspec C:/Vivado_Projects/MAS/Projekt/MAS_projekt.sdk/block_design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file mkdir C:/Vivado_Projects/MAS/Projekt/MAS_projekt.sdk
file copy -force C:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/impl_1/block_design_1_wrapper.sysdef C:/Vivado_Projects/MAS/Projekt/MAS_projekt.sdk/block_design_1_wrapper.hdf

launch_sdk -workspace C:/Vivado_Projects/MAS/Projekt/MAS_projekt.sdk -hwspec C:/Vivado_Projects/MAS/Projekt/MAS_projekt.sdk/block_design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Vivado_Projects/MAS/Projekt/MAS_projekt.sdk -hwspec C:/Vivado_Projects/MAS/Projekt/MAS_projekt.sdk/block_design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 24 23:56:46 2018...
