
Selected circuits
===================
 - **Circuit**: 16-bit signed adders (no overflow)
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mre parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add16se_2DN | 0.00031 | 0.0015 | 25.00 | 0.0076 | 0.2 |  [[Verilog](add16se_2DN.v)]  [[C](add16se_2DN.c)] |
| add16se_2KV | 0.0012 | 0.0031 | 62.50 | 0.024 | 1.0 |  [[Verilog](add16se_2KV.v)]  [[C](add16se_2KV.c)] |
| add16se_20J | 0.0015 | 0.0031 | 75.00 | 0.033 | 1.5 |  [[Verilog](add16se_20J.v)]  [[C](add16se_20J.c)] |
| add16se_2JY | 0.0031 | 0.0061 | 87.50 | 0.065 | 5.5 |  [[Verilog](add16se_2JY.v)]  [[C](add16se_2JY.c)] |
| add16se_294 | 0.0063 | 0.015 | 93.75 | 0.13 | 24 |  [[Verilog](add16se_294.v)]  [[C](add16se_294.c)] |
| add16se_2GE | 0.0099 | 0.035 | 95.31 | 0.22 | 64 |  [[Verilog](add16se_2GE.v)]  [[C](add16se_2GE.c)] |
| add16se_25S | 0.02 | 0.058 | 98.15 | 0.38 | 232 |  [[Verilog](add16se_25S.v)]  [[C](add16se_25S.c)] |
| add16se_2JB | 0.023 | 0.058 | 97.95 | 0.48 | 312 |  [[Verilog](add16se_2JB.v)]  [[C](add16se_2JB.c)] |
| add16se_2AS | 0.046 | 0.13 | 99.02 | 0.96 | 1281 |  [[Verilog](add16se_2AS.v)]  [[C](add16se_2AS.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
n/a

             