- ğŸ‘‹ Hi, Iâ€™m @shubham_srivastava.
- I have done a Masters in VLSI Design from NIT Agartala.
- ğŸ‘€ Iâ€™m interested in Verilog, System Verilog, and Perl_scripting.
- ğŸŒ± I work as an FPGA RTL Design Engineer at Tejas Networks.
- ğŸ“« How to reach me shubham22aec@gmail.com.

<!---
shubham/shubham is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
