
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 1358.027 ; gain = 176.086 ; free physical = 6565 ; free virtual = 25459
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24959 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1358.027 ; gain = 0.000 ; free physical = 6458 ; free virtual = 25352
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:39]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:65]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/synth/design_1.vhd:43]
INFO: [Synth 8-3491] module 'design_1_clock_div_25_0_0' declared at '/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.runs/synth_1/.Xil/Vivado-24387-ece07/realtime/design_1_clock_div_25_0_0_stub.vhdl:5' bound to instance 'clock_div_25_0' of component 'design_1_clock_div_25_0_0' [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/synth/design_1.vhd:200]
INFO: [Synth 8-638] synthesizing module 'design_1_clock_div_25_0_0' [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.runs/synth_1/.Xil/Vivado-24387-ece07/realtime/design_1_clock_div_25_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_controller_0_0' declared at '/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.runs/synth_1/.Xil/Vivado-24387-ece07/realtime/design_1_controller_0_0_stub.vhdl:5' bound to instance 'controller_0' of component 'design_1_controller_0_0' [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/synth/design_1.vhd:205]
INFO: [Synth 8-638] synthesizing module 'design_1_controller_0_0' [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.runs/synth_1/.Xil/Vivado-24387-ece07/realtime/design_1_controller_0_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'design_1_debounce_0_0' declared at '/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.runs/synth_1/.Xil/Vivado-24387-ece07/realtime/design_1_debounce_0_0_stub.vhdl:5' bound to instance 'debounce_0' of component 'design_1_debounce_0_0' [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/synth/design_1.vhd:224]
INFO: [Synth 8-638] synthesizing module 'design_1_debounce_0_0' [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.runs/synth_1/.Xil/Vivado-24387-ece07/realtime/design_1_debounce_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_debounce_1_0' declared at '/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.runs/synth_1/.Xil/Vivado-24387-ece07/realtime/design_1_debounce_1_0_stub.vhdl:5' bound to instance 'debounce_1' of component 'design_1_debounce_1_0' [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/synth/design_1.vhd:230]
INFO: [Synth 8-638] synthesizing module 'design_1_debounce_1_0' [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.runs/synth_1/.Xil/Vivado-24387-ece07/realtime/design_1_debounce_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_debounce_2_0' declared at '/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.runs/synth_1/.Xil/Vivado-24387-ece07/realtime/design_1_debounce_2_0_stub.vhdl:5' bound to instance 'debounce_2' of component 'design_1_debounce_2_0' [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/synth/design_1.vhd:236]
INFO: [Synth 8-638] synthesizing module 'design_1_debounce_2_0' [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.runs/synth_1/.Xil/Vivado-24387-ece07/realtime/design_1_debounce_2_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_debounce_3_0' declared at '/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.runs/synth_1/.Xil/Vivado-24387-ece07/realtime/design_1_debounce_3_0_stub.vhdl:5' bound to instance 'debounce_3' of component 'design_1_debounce_3_0' [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/synth/design_1.vhd:242]
INFO: [Synth 8-638] synthesizing module 'design_1_debounce_3_0' [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.runs/synth_1/.Xil/Vivado-24387-ece07/realtime/design_1_debounce_3_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_pixel_pusher_0_0' declared at '/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.runs/synth_1/.Xil/Vivado-24387-ece07/realtime/design_1_pixel_pusher_0_0_stub.vhdl:5' bound to instance 'pixel_pusher_0' of component 'design_1_pixel_pusher_0_0' [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/synth/design_1.vhd:248]
INFO: [Synth 8-638] synthesizing module 'design_1_pixel_pusher_0_0' [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.runs/synth_1/.Xil/Vivado-24387-ece07/realtime/design_1_pixel_pusher_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_ssd_out_0_0' declared at '/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.runs/synth_1/.Xil/Vivado-24387-ece07/realtime/design_1_ssd_out_0_0_stub.vhdl:5' bound to instance 'ssd_out_0' of component 'design_1_ssd_out_0_0' [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/synth/design_1.vhd:261]
INFO: [Synth 8-638] synthesizing module 'design_1_ssd_out_0_0' [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.runs/synth_1/.Xil/Vivado-24387-ece07/realtime/design_1_ssd_out_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'design_1_vga_ctrl_0_0' declared at '/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.runs/synth_1/.Xil/Vivado-24387-ece07/realtime/design_1_vga_ctrl_0_0_stub.vhdl:5' bound to instance 'vga_ctrl_0' of component 'design_1_vga_ctrl_0_0' [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/synth/design_1.vhd:275]
INFO: [Synth 8-638] synthesizing module 'design_1_vga_ctrl_0_0' [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.runs/synth_1/.Xil/Vivado-24387-ece07/realtime/design_1_vga_ctrl_0_0_stub.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/synth/design_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1359.035 ; gain = 1.008 ; free physical = 6469 ; free virtual = 25363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1359.035 ; gain = 1.008 ; free physical = 6469 ; free virtual = 25363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1359.035 ; gain = 1.008 ; free physical = 6469 ; free virtual = 25363
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/ip/design_1_pixel_pusher_0_0/design_1_pixel_pusher_0_0/design_1_pixel_pusher_0_0_in_context.xdc] for cell 'design_1_i/pixel_pusher_0'
Finished Parsing XDC File [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/ip/design_1_pixel_pusher_0_0/design_1_pixel_pusher_0_0/design_1_pixel_pusher_0_0_in_context.xdc] for cell 'design_1_i/pixel_pusher_0'
Parsing XDC File [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/ip/design_1_vga_ctrl_0_0/design_1_vga_ctrl_0_0/design_1_vga_ctrl_0_0_in_context.xdc] for cell 'design_1_i/vga_ctrl_0'
Finished Parsing XDC File [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/ip/design_1_vga_ctrl_0_0/design_1_vga_ctrl_0_0/design_1_vga_ctrl_0_0_in_context.xdc] for cell 'design_1_i/vga_ctrl_0'
Parsing XDC File [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/ip/design_1_clock_div_25_0_0/design_1_clock_div_25_0_0/design_1_clock_div_25_0_0_in_context.xdc] for cell 'design_1_i/clock_div_25_0'
Finished Parsing XDC File [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/ip/design_1_clock_div_25_0_0/design_1_clock_div_25_0_0/design_1_clock_div_25_0_0_in_context.xdc] for cell 'design_1_i/clock_div_25_0'
Parsing XDC File [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/ip/design_1_controller_0_0/design_1_controller_0_0/design_1_controller_0_0_in_context.xdc] for cell 'design_1_i/controller_0'
Finished Parsing XDC File [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/ip/design_1_controller_0_0/design_1_controller_0_0/design_1_controller_0_0_in_context.xdc] for cell 'design_1_i/controller_0'
Parsing XDC File [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/ip/design_1_debounce_0_0/design_1_debounce_0_0/design_1_debounce_0_0_in_context.xdc] for cell 'design_1_i/debounce_0'
Finished Parsing XDC File [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/ip/design_1_debounce_0_0/design_1_debounce_0_0/design_1_debounce_0_0_in_context.xdc] for cell 'design_1_i/debounce_0'
Parsing XDC File [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/ip/design_1_debounce_1_0/design_1_debounce_1_0/design_1_debounce_1_0_in_context.xdc] for cell 'design_1_i/debounce_1'
Finished Parsing XDC File [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/ip/design_1_debounce_1_0/design_1_debounce_1_0/design_1_debounce_1_0_in_context.xdc] for cell 'design_1_i/debounce_1'
Parsing XDC File [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/ip/design_1_debounce_2_0/design_1_debounce_2_0/design_1_debounce_2_0_in_context.xdc] for cell 'design_1_i/debounce_2'
Finished Parsing XDC File [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/ip/design_1_debounce_2_0/design_1_debounce_2_0/design_1_debounce_2_0_in_context.xdc] for cell 'design_1_i/debounce_2'
Parsing XDC File [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/ip/design_1_debounce_3_0/design_1_debounce_3_0/design_1_debounce_3_0_in_context.xdc] for cell 'design_1_i/debounce_3'
Finished Parsing XDC File [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/ip/design_1_debounce_3_0/design_1_debounce_3_0/design_1_debounce_3_0_in_context.xdc] for cell 'design_1_i/debounce_3'
Parsing XDC File [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/ip/design_1_ssd_out_0_0/design_1_ssd_out_0_0/design_1_ssd_out_0_0_in_context.xdc] for cell 'design_1_i/ssd_out_0'
Finished Parsing XDC File [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/bd/design_1/ip/design_1_ssd_out_0_0/design_1_ssd_out_0_0/design_1_ssd_out_0_0_in_context.xdc] for cell 'design_1_i/ssd_out_0'
Parsing XDC File [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/zybo_lab_5.xdc]
Finished Parsing XDC File [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/zybo_lab_5.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.srcs/sources_1/zybo_lab_5.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1618.621 ; gain = 0.000 ; free physical = 6714 ; free virtual = 25582
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1618.621 ; gain = 260.594 ; free physical = 6792 ; free virtual = 25659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1618.621 ; gain = 260.594 ; free physical = 6792 ; free virtual = 25659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/pixel_pusher_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/vga_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clock_div_25_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/debounce_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/debounce_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/debounce_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/debounce_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ssd_out_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1618.621 ; gain = 260.594 ; free physical = 6794 ; free virtual = 25660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1618.621 ; gain = 260.594 ; free physical = 6793 ; free virtual = 25660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1618.621 ; gain = 260.594 ; free physical = 6793 ; free virtual = 25660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 1618.621 ; gain = 260.594 ; free physical = 6671 ; free virtual = 25538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 1618.621 ; gain = 260.594 ; free physical = 6671 ; free virtual = 25538
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 1618.621 ; gain = 260.594 ; free physical = 6671 ; free virtual = 25538
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 1618.621 ; gain = 260.594 ; free physical = 6670 ; free virtual = 25538
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 1618.621 ; gain = 260.594 ; free physical = 6670 ; free virtual = 25538
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 1618.621 ; gain = 260.594 ; free physical = 6670 ; free virtual = 25538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 1618.621 ; gain = 260.594 ; free physical = 6670 ; free virtual = 25538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 1618.621 ; gain = 260.594 ; free physical = 6670 ; free virtual = 25538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 1618.621 ; gain = 260.594 ; free physical = 6670 ; free virtual = 25538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |design_1_clock_div_25_0_0 |         1|
|2     |design_1_controller_0_0   |         1|
|3     |design_1_debounce_0_0     |         1|
|4     |design_1_debounce_1_0     |         1|
|5     |design_1_debounce_2_0     |         1|
|6     |design_1_debounce_3_0     |         1|
|7     |design_1_pixel_pusher_0_0 |         1|
|8     |design_1_ssd_out_0_0      |         1|
|9     |design_1_vga_ctrl_0_0     |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |design_1_clock_div_25_0_0_bbox_0 |     1|
|2     |design_1_controller_0_0_bbox_1   |     1|
|3     |design_1_debounce_0_0_bbox_2     |     1|
|4     |design_1_debounce_1_0_bbox_3     |     1|
|5     |design_1_debounce_2_0_bbox_4     |     1|
|6     |design_1_debounce_3_0_bbox_5     |     1|
|7     |design_1_pixel_pusher_0_0_bbox_6 |     1|
|8     |design_1_ssd_out_0_0_bbox_7      |     1|
|9     |design_1_vga_ctrl_0_0_bbox_8     |     1|
|10    |IBUF                             |     7|
|11    |OBUF                             |    26|
+------+---------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   106|
|2     |  design_1_i |design_1 |    73|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 1618.621 ; gain = 260.594 ; free physical = 6670 ; free virtual = 25538
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1618.621 ; gain = 1.008 ; free physical = 6727 ; free virtual = 25594
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 1618.621 ; gain = 260.594 ; free physical = 6727 ; free virtual = 25594
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 1618.621 ; gain = 260.594 ; free physical = 6714 ; free virtual = 25581
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/user/Documents/FPGA_PONG/embedded_pong/embedded_pong.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1618.621 ; gain = 0.000 ; free physical = 6716 ; free virtual = 25582
INFO: [Common 17-206] Exiting Vivado at Sat Dec 15 23:27:02 2018...
