wb_dma_ch_pri_enc/wire_pri27_out 0.256271 0.053431 0.641513 -0.412886 -0.100099 2.072665 2.564179 -1.173953 -1.088273 -1.249463 -0.042860 1.812394 -0.780367 -1.190355 -0.192160 -0.901537 1.438121 1.197639 1.082391 -0.677942
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 1.619169 0.463644 -1.429853 -0.833621 -1.165136 -0.889334 3.892479 -1.245857 2.498288 0.791360 -1.452294 0.145484 0.976437 -1.037780 -0.940955 -1.121768 -1.171018 -0.011137 0.195634 -3.489589
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.022109 0.555924 -0.921652 0.086993 -0.493833 2.067521 0.006361 -0.730854 -2.489348 -0.549341 -0.134232 1.564163 -0.770967 0.107074 -0.928201 -1.448435 1.160912 -0.136891 1.232716 0.741447
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.013816 0.471723 1.964747 1.553542 2.433031 -1.664415 -1.697729 -0.008494 0.295039 1.124235 1.495894 1.000283 0.315350 -3.051274 2.479327 -0.401125 -1.847400 -1.167432 -2.182700 -1.024325
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond 0.013731 0.541867 -0.899654 0.143563 -0.446960 2.152786 0.036694 -0.738141 -2.547303 -0.594334 -0.106255 1.664580 -0.838304 -0.010649 -0.909127 -1.424033 1.211768 -0.136374 1.289238 0.700088
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -0.607061 -1.712856 0.684155 -2.137835 -2.438829 1.720954 2.864480 -1.731284 -1.252088 -3.178270 -1.516047 2.110551 1.009081 -0.159397 1.841204 -0.586972 2.686048 1.534056 0.661580 2.336959
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.799563 -0.571597 2.138619 -1.095435 -1.398398 -0.558491 2.690121 -1.217924 0.630952 -0.695824 -0.131470 0.007444 1.353303 -1.348524 2.503189 -0.029391 0.119632 1.774804 -0.251447 0.457311
wb_dma_ch_rf/assign_1_ch_adr0 -2.663078 2.767274 3.182531 -0.942044 -0.615947 -0.676804 -5.331925 0.780097 -0.448413 0.969511 1.964725 -0.778628 3.141400 1.386630 3.079416 -3.984388 -0.263338 -0.018020 -2.493204 1.391511
wb_dma_ch_rf/reg_ch_busy -2.087416 1.924116 2.960012 -0.966282 -2.524090 0.535032 -3.012041 -1.869370 -2.041197 0.219671 -4.306896 -0.453899 -2.566636 0.659907 -2.047644 -1.273042 0.093383 -2.825012 -1.855623 3.402638
wb_dma_wb_slv/always_5 3.051095 -2.020724 0.212949 4.830097 4.333353 -3.286268 -0.939898 0.948862 -2.185162 2.148907 1.014619 -0.462967 0.901135 -3.175744 0.181394 -0.521172 -3.709063 -3.050903 1.118917 -0.127679
wb_dma_wb_slv/always_4 4.150330 0.309442 -2.777074 0.727495 0.456845 -5.469049 -4.041200 2.826207 -2.308336 4.702005 -1.735745 -0.667690 3.175470 5.596519 0.618387 -4.071689 -2.815137 -1.399996 1.242867 0.158922
wb_dma_wb_slv/always_3 -1.001997 3.174263 -1.580560 -2.393009 -1.974249 -1.620885 0.961132 0.782557 -0.608452 1.371876 -1.943792 1.215028 3.926890 2.115638 1.216498 -5.660643 2.325561 -2.504246 -2.980253 3.807344
wb_dma_wb_slv/always_1 3.315689 3.304219 -1.986079 0.242569 -2.363253 -0.140630 -4.851250 1.718772 -3.885431 1.242501 -1.026349 -0.375306 1.225480 3.790059 -1.593978 -4.549136 0.861788 -3.760741 0.477172 2.279268
wb_dma_ch_sel/always_44/case_1/cond -0.758468 0.673626 2.808138 -1.487810 -0.898181 -3.077605 -3.334523 0.487846 -0.856308 0.062235 0.594186 -2.290886 6.039939 -1.241969 3.228657 -5.798913 -1.289874 -0.026790 -1.504039 1.934627
wb_dma_rf/wire_ch0_csr 0.909344 5.298572 -0.720777 -2.166538 -1.110690 0.347628 -4.990932 -0.769123 -2.498894 1.616214 -0.190749 -2.233073 -2.229998 1.035275 -1.176441 -2.027921 0.742101 -3.198029 -1.782598 2.702501
wb_dma_de/wire_done 1.868081 2.498368 -0.947814 0.490411 -2.423270 0.721037 1.773463 -1.248222 0.286768 1.893182 -1.816732 3.123484 -3.262979 0.353034 0.061570 1.799081 0.187871 -0.177485 -0.902185 -1.851934
wb_dma_wb_slv/always_3/stmt_1 -1.127798 3.172013 -1.573454 -2.507276 -2.014776 -1.693912 0.712813 0.821819 -0.551150 1.349195 -1.813946 1.078753 3.780228 2.272887 1.521970 -5.408524 2.243721 -2.463264 -2.975922 4.099784
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 1.817224 0.507124 -1.370291 -0.535432 -2.895057 0.999617 1.769705 -0.876891 0.731412 -0.297151 -3.087873 3.456815 -2.639597 1.398102 0.262933 2.596000 1.671821 -0.214896 -1.007356 -0.332446
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.311023 -2.468130 1.066458 -1.840334 -0.171443 0.255302 2.932232 -0.183813 2.162687 -2.972399 -1.230352 0.635919 0.619256 -0.302648 1.103360 1.498318 1.754494 1.442201 -0.413850 -0.082500
wb_dma_de/always_13/stmt_1 1.640320 2.731961 1.976353 -0.156208 -0.607861 1.404203 0.809188 -2.068057 0.755723 0.865725 -0.291605 0.539320 -0.156581 -2.012338 -3.104064 -1.791664 0.353826 -0.990832 -3.267707 -4.299370
wb_dma_de/always_4/if_1 1.859514 1.440274 1.689926 1.932162 -1.373066 1.637651 -0.071229 -1.156819 -1.191137 0.761704 -1.542984 3.724822 -2.914760 -0.593029 0.226176 2.116167 1.054896 -0.492546 -1.774765 -0.602113
wb_dma_ch_arb/input_req 2.019317 0.144936 -1.575092 -6.296737 -1.185936 -1.436549 2.021748 -1.389244 -1.625770 -3.185441 0.150854 0.689839 -1.878600 -2.596505 4.122464 -2.360890 1.093933 -0.782652 -0.201549 3.409426
wb_dma_wb_mast/input_mast_din 1.190723 2.437424 -4.187946 -1.170705 0.524352 -1.463014 3.223222 2.132089 1.813073 1.933397 0.956803 -0.368802 -1.914799 1.751398 0.107227 -0.614977 -0.578278 0.178306 2.463032 -2.432934
wb_dma_ch_pri_enc/wire_pri20_out 0.302141 0.030060 0.726633 -0.404240 0.016229 2.131560 2.716520 -1.222946 -0.972740 -1.340862 0.013238 1.882783 -0.822517 -1.388245 -0.123716 -0.857387 1.454616 1.247086 1.064348 -0.816019
wb_dma_ch_sel/always_5/stmt_1/expr_1 1.855690 0.652494 -1.034928 0.547838 -2.127531 1.862752 -1.323358 -2.942221 -0.304497 0.819242 -1.410427 0.957604 0.419051 -1.373492 -5.031902 -1.177119 -1.049230 -0.399797 -1.565075 -5.177355
wb_dma_ch_rf/always_26/if_1/if_1 1.682120 1.346259 0.121101 -0.742888 -2.783156 0.164634 1.687703 -2.142573 -2.115473 0.418870 -0.359190 -0.957332 1.350015 -0.673921 -3.929963 -2.184256 0.877426 -1.955176 -2.984024 -0.989031
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 0.069738 0.241543 0.488797 -2.792435 -3.309916 -0.157438 -0.628198 -0.237899 0.210815 -0.056027 -0.687763 -1.259967 0.027011 4.148972 -0.887567 0.312936 0.904815 2.378527 0.075726 -0.746663
wb_dma_ch_sel/assign_145_req_p0/expr_1 1.551752 -1.163545 2.798654 2.619680 0.760769 -2.308139 -0.274267 -0.834354 -0.427128 1.653637 -0.790110 0.081066 0.237419 -1.593356 0.437480 1.496216 -2.146915 -1.332625 -2.114217 -0.567091
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.244675 -0.536630 1.596748 -0.452560 0.478654 0.027677 2.640152 -0.422066 1.497814 -0.746470 0.127949 0.236285 0.006846 -1.405910 0.749684 0.606633 0.219466 1.406891 -0.144778 -1.506236
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 0.601802 -0.757480 -0.932111 -1.205218 -1.122980 0.262008 -1.819746 -0.835985 -1.778706 -0.079567 -0.388742 -0.585557 -0.954152 1.550169 -2.379053 -0.220817 -0.386725 1.100659 0.880857 -1.119896
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 1.908242 2.464919 -1.017721 0.523635 -2.398548 0.651316 1.730360 -1.219392 0.174390 1.893711 -1.748798 3.140800 -3.247615 0.331584 0.052459 1.706593 0.184040 -0.282737 -0.883992 -1.776007
wb_dma_rf/inst_u19 2.190769 0.458779 2.638775 1.106100 2.428921 0.445658 0.847172 -1.133065 -0.795844 -0.206400 1.541092 2.675278 -0.311628 -4.203704 2.268019 -1.420841 -0.376259 0.071665 -0.965529 -1.692660
wb_dma_rf/inst_u18 2.117671 0.514790 2.560177 0.982233 2.245161 0.374245 0.689314 -1.181727 -0.889301 -0.175503 1.437879 2.600741 -0.323801 -3.986782 2.151270 -1.490763 -0.380457 0.060815 -1.005471 -1.559938
wb_dma_rf/inst_u17 2.201303 0.466739 2.532651 0.985961 2.252795 0.506034 0.939989 -1.192027 -0.738026 -0.226612 1.407922 2.780470 -0.499659 -4.138921 2.190065 -1.279517 -0.285465 0.154086 -1.015306 -1.698127
wb_dma_rf/inst_u16 2.180747 0.499818 2.629227 0.981758 2.311453 0.434155 0.801319 -1.190612 -0.827434 -0.188424 1.448908 2.665480 -0.354638 -4.126968 2.228769 -1.483560 -0.369947 0.089265 -1.035930 -1.649683
wb_dma_rf/inst_u15 2.234246 0.514072 2.513364 1.060937 2.262100 0.416661 0.776739 -1.143845 -0.854484 -0.138320 1.416317 2.727700 -0.440474 -4.126198 2.250420 -1.374516 -0.387599 -0.012372 -1.034528 -1.590809
wb_dma_rf/inst_u14 2.195728 0.489346 2.530359 1.089599 2.327271 0.389491 0.867232 -1.133409 -0.758523 -0.154458 1.395126 2.649206 -0.396499 -4.098096 2.188560 -1.302403 -0.380896 0.062252 -0.966121 -1.707272
wb_dma_rf/inst_u13 2.189543 0.543230 2.529208 0.963340 2.255506 0.390326 0.816438 -1.209396 -0.771339 -0.156892 1.442846 2.667968 -0.359421 -4.096003 2.300461 -1.374560 -0.392963 0.047322 -1.107951 -1.681221
wb_dma_rf/inst_u12 2.216725 0.463873 2.577021 1.093839 2.287722 0.500276 0.900813 -1.199938 -0.839945 -0.224774 1.382885 2.720185 -0.475546 -4.180031 2.114448 -1.375536 -0.323295 0.086394 -0.947370 -1.710039
wb_dma_rf/inst_u11 2.182004 0.422738 2.584853 1.079491 2.377714 0.461422 0.893035 -1.183680 -0.818298 -0.260983 1.477358 2.715406 -0.378109 -4.188176 2.187366 -1.417415 -0.334746 0.107393 -0.929181 -1.658486
wb_dma_de/always_23/block_1/case_1 1.174176 0.368304 0.105519 -3.859036 1.432467 -0.878559 -3.533496 -0.547256 -1.032150 -0.374446 -1.631302 0.751741 -3.030226 2.484656 -1.484443 -2.303314 -0.107709 -1.399990 -2.372402 -0.748053
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 4.144948 1.512182 0.808339 3.555703 2.078053 0.191133 -2.570242 3.698824 -0.964164 1.109053 0.694697 4.365106 -2.225273 3.614397 2.510817 2.541882 2.650388 -1.814102 -1.995102 0.125424
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 -1.155086 -1.846810 3.864182 -3.534246 2.278889 -3.541940 3.451262 -2.406361 0.702391 1.393093 0.982699 -1.642333 1.004111 1.080739 1.741215 -2.153719 -2.515008 3.556293 -0.999013 -2.601615
wb_dma/input_wb1_ack_i 1.117048 0.887233 -0.779399 -3.028180 -4.196270 -0.719738 0.665628 -2.716138 -4.020442 -0.657615 -1.037939 2.514041 -2.854654 1.376336 0.805740 -0.776179 1.785537 -0.599309 -0.576449 3.461985
wb_dma/wire_slv0_we -1.829086 3.370225 -1.048622 -1.820303 -2.367857 -1.705416 0.335238 0.650879 -0.319053 1.944628 -2.583594 0.771275 3.787705 2.602220 1.032567 -4.860487 1.999864 -3.100254 -3.609313 4.118055
wb_dma_ch_rf/reg_ch_sz_inf -1.507527 0.842882 0.633138 1.012370 -2.172211 0.571933 -1.529575 -0.140577 -0.626814 1.221571 -1.923622 -0.605891 -1.003486 2.268359 -2.324037 1.161035 0.084957 -0.192038 -0.301626 0.512859
wb_dma_ch_rf -0.440351 2.243870 -0.898585 -3.990413 -4.075312 -1.246493 -2.782583 -1.571791 -1.954685 1.511650 -2.240575 -1.224873 1.280966 4.771339 -0.070921 -2.817179 0.769710 -1.404224 -1.860797 2.992177
wb_dma_ch_sel/wire_gnt_p1_d -0.011925 0.573475 -0.929622 0.086873 -0.538988 2.083626 0.028385 -0.725396 -2.507404 -0.589849 -0.122876 1.576744 -0.825066 0.088045 -0.951039 -1.446031 1.196329 -0.133977 1.289986 0.757865
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 3.100701 -0.226433 -0.717068 0.349062 -2.655641 -1.004574 1.798985 -0.886014 3.115804 0.466017 -4.091596 2.343619 -0.525125 0.288946 -0.257503 2.719697 -0.089043 -1.461306 -2.579452 -2.142524
wb_dma_ch_sel/input_ch1_txsz 0.023647 1.623371 -3.676851 -1.332846 -1.582068 1.047362 1.902662 -0.797861 -0.901832 0.677756 -0.453584 0.992575 -1.171290 1.048688 -1.089851 -1.673401 0.237445 0.108866 2.123312 -0.662944
wb_dma/wire_ch3_txsz 0.244965 -0.545194 1.578101 -0.493990 0.427051 0.030415 2.621915 -0.459921 1.476132 -0.708211 0.110253 0.226561 0.007975 -1.366220 0.752695 0.550841 0.250175 1.386880 -0.158516 -1.459040
wb_dma_ch_sel/assign_7_pri2 0.285215 -0.549141 1.601224 -0.489407 0.487141 0.049451 2.691181 -0.429820 1.511046 -0.730873 0.111836 0.226209 0.018278 -1.414763 0.725284 0.576144 0.228515 1.400285 -0.153020 -1.509875
wb_dma_ch_pri_enc/inst_u30 0.265285 -0.004024 0.742553 -0.387420 0.012030 2.114177 2.740683 -1.158875 -0.905427 -1.300817 0.013819 1.823778 -0.791035 -1.390165 -0.133429 -0.799554 1.409489 1.270474 1.123818 -0.828324
wb_dma/assign_3_dma_nd 3.529884 0.151904 2.050901 0.918242 1.369452 -0.964157 1.477655 -0.349041 1.907924 0.107942 0.498105 2.916611 -1.301995 -3.073826 3.492913 2.357537 -0.194643 -0.191430 -2.837491 -1.936156
wb_dma_ch_rf/assign_6_pointer 0.605327 -0.686415 3.293469 -5.677138 -2.368084 -0.238947 2.189788 0.013041 1.297787 -2.476971 -0.890932 -1.806774 -1.039185 4.477532 -0.247149 0.702381 3.088220 3.811865 -0.500398 -0.775668
wb_dma_ch_rf/wire_ch_adr0_dewe -1.120507 -0.262796 1.551187 0.335143 1.678045 -0.667237 -0.513836 -0.098523 -0.145659 0.299138 1.157128 -1.615978 1.594755 -1.490993 -0.257769 -2.126073 -1.423981 0.345051 0.573112 -0.662161
wb_dma_ch_pri_enc/always_2/if_1/cond 0.262961 0.033359 0.653419 -0.394826 -0.086510 2.077766 2.565214 -1.158524 -1.047214 -1.292375 0.008986 1.798146 -0.766939 -1.257091 -0.178582 -0.938250 1.425350 1.165841 1.070699 -0.674875
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 0.232036 0.652847 3.613081 -2.656876 0.784664 -0.142253 3.177710 -0.230113 0.686232 -0.914955 0.884979 -1.003246 -1.535766 -0.118575 0.435982 -0.389217 1.367677 2.132861 -0.485579 -1.212975
wb_dma_ch_sel/input_ch0_txsz 3.105129 1.862371 -0.380337 1.364796 -2.388943 -1.333971 1.144259 -1.249719 2.243637 2.713609 -2.826976 2.004956 -1.135744 -0.398346 -0.380127 1.732093 -1.427778 -1.641248 -2.642164 -3.194844
wb_dma_ch_sel/always_2 3.520438 0.146373 1.945642 0.923393 1.350895 -1.015533 1.343664 -0.251161 1.833100 0.138550 0.509317 2.902218 -1.268153 -2.931710 3.509185 2.376709 -0.221785 -0.227422 -2.809927 -1.795019
wb_dma_ch_sel/always_3 3.375169 -0.759184 -1.153900 -1.723894 -0.357727 -1.626489 3.331899 -0.055977 3.801949 -0.929703 -1.134107 2.551932 -0.946411 -0.991634 3.471118 2.859674 0.401211 0.088634 -2.011955 -1.590619
wb_dma_rf/input_de_txsz_we 1.837868 1.372785 -0.402748 3.075640 -0.060025 -1.532715 2.027417 0.667772 1.852151 3.334198 -1.605746 0.468979 -2.696435 -0.399586 -0.965559 2.853516 -2.180169 -0.478176 0.711817 -2.939153
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.774172 -0.562422 2.140248 -1.075127 -1.365583 -0.531202 2.666244 -1.255919 0.638729 -0.616081 -0.128142 0.043750 1.298596 -1.380186 2.458361 -0.024382 0.100618 1.749570 -0.278147 0.371124
wb_dma_ch_sel/assign_145_req_p0 1.564059 -1.125895 2.618232 2.298966 0.467821 -2.387160 -0.412933 -0.880852 -0.638623 1.601716 -0.864950 0.073262 0.313284 -1.264836 0.459109 1.373735 -2.007733 -1.482436 -2.251888 -0.301834
wb_dma_de/always_3/if_1/if_1/cond 1.084929 -1.958346 -1.449520 0.540594 0.017185 -1.434359 0.310142 -0.291734 -1.741263 0.070242 -0.550378 -0.374542 0.893743 0.439889 -0.360069 0.129929 -0.725165 -1.624455 0.361846 1.511353
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.789193 -0.462785 2.069580 -1.098702 -1.504961 -0.507037 2.605179 -1.235605 0.531087 -0.567451 -0.203609 0.056069 1.241798 -1.215159 2.347446 -0.074600 0.106423 1.716510 -0.269287 0.464476
wb_dma_rf/always_1/case_1 2.173493 3.068823 -0.904473 -2.290536 -6.820312 -0.203176 -7.688581 0.808473 -4.990895 0.127938 -4.700667 -0.014909 0.741103 3.976736 -3.415933 -4.170167 2.050735 0.826749 -1.152765 4.085361
wb_dma_rf/always_2/if_1/if_1/stmt_1 1.332329 0.216956 0.843472 0.136419 -1.509795 -0.902266 -1.801421 0.075318 -3.217074 0.992797 -1.866665 -0.819243 0.216048 0.444507 -3.364981 -2.242693 -0.133997 0.313013 0.287391 0.344013
wb_dma_ch_sel/assign_99_valid/expr_1 0.020309 -1.663483 -0.149270 -0.307544 -1.045408 -2.289774 -4.511898 -1.396655 1.697347 0.781636 -0.825181 1.363789 4.943434 1.869435 3.090579 -0.122611 -1.520759 -2.001541 -5.810318 0.375376
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.038546 0.394814 2.051212 1.633906 2.589817 -1.704878 -1.670593 -0.001442 0.294976 1.146888 1.565886 0.951396 0.381773 -3.140828 2.471702 -0.432919 -1.902504 -1.140240 -2.116368 -1.155480
wb_dma_wb_slv/reg_slv_adr 3.332947 3.223469 -1.912788 0.173908 -2.221550 -0.245738 -4.690390 1.695086 -4.062033 1.255249 -1.100505 -0.404993 1.205683 3.780962 -1.551766 -4.755646 0.823420 -3.751878 0.638224 2.430064
wb_dma_ch_sel/assign_8_pri2 0.295185 -0.564979 1.616289 -0.505760 0.491883 0.035950 2.713646 -0.460776 1.534873 -0.733188 0.134573 0.244405 0.008661 -1.420215 0.777199 0.597332 0.247401 1.419008 -0.142049 -1.514182
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -1.532050 0.816133 0.605673 0.969426 -2.143563 0.542701 -1.556949 -0.178018 -0.597717 1.223144 -1.866725 -0.648507 -0.923107 2.249227 -2.235221 1.181221 0.078642 -0.193374 -0.365554 0.566323
wb_dma_wb_mast/wire_wb_cyc_o -0.057237 0.625837 -0.965916 -0.026788 -0.610733 1.995719 -0.119365 -0.723634 -2.546763 -0.516623 -0.127499 1.497455 -0.703058 0.251733 -0.896321 -1.493514 1.191492 -0.213357 1.227611 0.831480
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -1.687257 0.860308 -0.488180 -1.709610 -2.286036 -0.767487 0.508974 -0.372086 -0.069285 0.677624 -0.518070 -0.509562 1.276527 1.948208 0.414647 -0.993029 0.821344 -0.061488 -0.341052 1.839101
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.248494 0.034880 0.692236 -0.460259 -0.071238 2.049283 2.603323 -1.181790 -1.034690 -1.275118 -0.038821 1.761448 -0.754651 -1.230713 -0.161498 -0.913224 1.428608 1.200523 1.078510 -0.697466
wb_dma/wire_paused 0.554234 -0.746919 -0.994696 -1.151525 -1.081858 0.255033 -1.800718 -0.780794 -1.794770 -0.067696 -0.346880 -0.576857 -0.989219 1.611273 -2.418103 -0.225321 -0.405402 1.140282 0.968033 -1.143392
wb_dma_ch_rf/always_8/stmt_1/expr_1 -1.991686 1.954527 2.854778 -0.866745 -2.439373 0.432208 -3.111344 -1.825989 -2.055425 0.303413 -4.408547 -0.446292 -2.483621 0.580960 -1.985104 -1.322889 -0.047987 -3.010333 -1.892012 3.494314
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 0.000794 0.590829 -0.915333 0.099882 -0.508423 2.095721 0.029081 -0.728994 -2.535882 -0.568546 -0.129982 1.637314 -0.851097 0.073269 -0.923507 -1.433456 1.234859 -0.135660 1.305955 0.734456
wb_dma_de/assign_67_dma_done_all 1.738837 1.906057 -0.145204 0.401242 -2.008950 -1.272981 1.672311 -0.533948 2.680914 2.429816 -1.745552 1.490624 -2.535678 0.410388 0.819814 3.209750 -0.951669 -0.013593 -2.062783 -2.466933
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -0.485274 -0.113874 -1.458129 -4.514235 0.135794 -0.162967 -4.038926 -2.330409 -0.305731 -0.444528 -0.070293 0.381163 -1.532951 3.844276 0.602529 -1.628708 -1.082808 -1.412828 -2.079621 -0.953264
wb_dma_ch_arb/always_2/block_1/case_1/if_3 -0.569953 -2.407623 1.456967 -2.330720 -2.186905 -0.350281 2.877726 -1.027230 1.112824 -2.746859 -1.606236 0.581597 1.741867 -0.129405 2.701611 0.904328 1.549474 1.649024 -0.536929 1.852776
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -0.506738 -1.784421 0.754098 -1.986993 -2.360476 1.746101 2.956417 -1.716387 -1.222944 -3.241819 -1.564012 2.217137 0.923392 -0.291176 1.877227 -0.435305 2.662425 1.575307 0.714748 2.296812
wb_dma_ch_arb/always_2/block_1/case_1/if_1 2.636325 -2.527299 -0.588440 -0.956116 0.859187 -2.473665 0.958199 -0.551776 0.631244 -1.979755 0.688706 0.773211 1.765076 -3.503192 5.704809 1.249762 -0.658350 -1.986764 -1.541916 2.919656
wb_dma_ch_arb/always_2/block_1/case_1/if_4 -0.762635 -0.494306 2.134557 -1.053571 -1.456834 -0.555021 2.608346 -1.253290 0.539803 -0.567676 -0.157937 0.041140 1.306203 -1.309421 2.468343 -0.045539 0.047489 1.708093 -0.314350 0.424553
wb_dma_ch_sel/always_39/case_1/stmt_4 0.270081 -0.550045 1.610203 -0.519910 0.480176 0.019083 2.669869 -0.454373 1.522561 -0.724757 0.095596 0.222868 0.025847 -1.356639 0.733626 0.595105 0.235553 1.398834 -0.142525 -1.475625
wb_dma_wb_slv/always_1/stmt_1 3.263815 3.316698 -2.091820 0.049568 -2.355110 -0.125931 -4.918446 1.613003 -4.129349 1.261480 -0.957838 -0.353621 0.934942 3.773862 -1.605489 -4.640269 0.842827 -3.482898 0.660967 2.334447
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 3.211448 -0.237967 -2.193016 0.996061 2.617086 -2.363930 -2.078702 0.265258 -0.592417 0.712717 2.085369 0.232519 0.209340 -3.093375 3.275647 0.287571 -2.211977 -3.744551 -1.358182 1.444022
wb_dma_ch_pri_enc/wire_pri14_out 0.218027 0.057852 0.648808 -0.432411 -0.075722 2.084408 2.566507 -1.166901 -1.069063 -1.238570 -0.043324 1.814269 -0.756212 -1.206108 -0.181277 -0.935913 1.428622 1.188583 1.067051 -0.709355
wb_dma_ch_sel/always_39/case_1/stmt_1 3.510248 0.148201 2.010655 0.778506 1.305929 -1.025963 1.422579 -0.330664 1.910064 0.077661 0.469358 2.856760 -1.208483 -2.953881 3.518543 2.341137 -0.171763 -0.186138 -2.867600 -1.836292
wb_dma_rf/wire_ch6_csr -0.842655 1.688877 -0.996016 -2.924212 -3.211363 -1.208355 -1.250755 -1.639366 -0.558456 1.840687 0.756461 -0.772531 1.458539 4.661043 1.569012 -0.578283 0.264756 -0.764879 -3.056614 0.983675
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 3.337824 0.030667 0.138211 4.159832 2.920230 -1.301285 -0.680453 1.348314 -0.294631 1.738004 0.533886 1.608788 -1.505577 -2.471989 0.928931 1.592229 -1.740772 -1.956532 0.201416 -0.972183
wb_dma_wb_if/input_wb_we_i 2.462029 0.744417 -1.615117 5.197880 7.114935 -1.327899 -0.085343 2.985152 -3.908124 3.285308 3.399888 1.852219 -3.198206 -0.537259 0.305623 -1.838590 -2.452374 -3.316914 4.052912 -1.183775
wb_dma_ch_sel/assign_141_req_p0 1.687203 -1.155070 2.825383 2.538512 0.690585 -2.335753 -0.218002 -0.879781 -0.450447 1.633049 -0.818318 0.150165 0.180676 -1.571123 0.505083 1.525012 -2.071996 -1.373874 -2.214857 -0.601744
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.503795 1.571374 -0.936467 0.725374 2.849228 -1.127281 -2.423640 0.618638 1.101828 0.670664 2.693735 0.674059 -0.730964 -3.849257 3.779110 0.313899 -1.731708 -2.407769 -1.625289 0.020760
wb_dma_ch_rf/reg_ch_dis 2.494730 1.079438 0.645534 -0.108858 -0.879259 0.196623 1.210157 -2.391042 -0.832994 0.807206 -0.842841 0.195323 0.533464 -1.186170 -3.432211 -1.775646 0.028919 -2.298823 -3.025542 -2.811770
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 0.364185 -1.130825 3.068801 -3.802287 0.189764 0.071516 3.311008 0.034982 1.248886 -3.033118 -0.438150 -0.563297 -1.076465 0.911009 0.745827 0.502622 2.786832 2.040125 -0.757878 0.141696
wb_dma_rf/wire_ch0_am1 -0.314238 0.478233 -0.474284 -0.854273 -2.612178 1.289664 0.118776 -0.959872 -0.004647 -1.192495 0.577581 -0.872180 2.386124 -0.993573 -2.261585 -0.347954 1.768179 -0.578916 -3.252636 -0.105216
wb_dma_ch_rf/wire_pointer_we -1.726330 0.966645 -0.550830 -1.848399 -2.509649 -0.783373 0.432526 -0.426521 -0.174627 0.794988 -0.562051 -0.556259 1.182272 2.248674 0.352267 -0.977017 0.790738 0.003208 -0.336623 1.902890
wb_dma_ch_sel/always_46/case_1/stmt_1 -1.531794 1.100905 0.380447 0.778054 2.493590 0.339646 -0.780627 1.039583 0.385702 1.483104 1.750911 0.762624 -2.142500 1.938805 0.898686 0.525361 -0.407502 -0.304975 0.363224 -0.988651
wb_dma_ch_pri_enc/wire_pri11_out 0.280110 0.015253 0.698981 -0.328048 -0.015541 2.163584 2.704149 -1.202177 -1.070661 -1.319957 0.003388 1.883399 -0.835562 -1.353917 -0.161731 -0.905479 1.445155 1.257889 1.147626 -0.779116
wb_dma_ch_rf/always_2/if_1/if_1 0.362748 -1.224180 3.083618 -3.980521 0.070853 0.137879 3.534421 -0.014965 1.357279 -3.138498 -0.511578 -0.530444 -1.057132 0.949928 0.718832 0.556930 2.918997 2.199779 -0.705446 0.079905
wb_dma_pri_enc_sub/assign_1_pri_out 0.248744 0.076540 0.654008 -0.462374 -0.083903 2.037103 2.529179 -1.188549 -1.053495 -1.250421 -0.000920 1.777597 -0.710225 -1.189878 -0.159763 -0.964657 1.440730 1.175324 1.047552 -0.661179
wb_dma_ch_sel/input_ch0_adr0 0.872938 0.311695 1.983947 1.996026 2.629189 -2.843281 -2.477184 1.870664 0.699560 1.908528 2.076104 -2.334015 6.238569 -0.258651 1.954123 -3.979479 -1.957189 -0.820671 -0.937624 -0.865846
wb_dma_ch_sel/input_ch0_adr1 0.967155 -1.884665 -1.402004 0.498328 -0.051852 -1.393893 0.256450 -0.308136 -1.699201 0.101199 -0.557951 -0.403692 0.861069 0.489680 -0.359198 0.103639 -0.666907 -1.576336 0.311814 1.467281
wb_dma_wb_slv/assign_4 -1.256572 1.365656 -2.990133 -4.725390 -2.565656 -1.903781 -3.487806 -1.664439 -2.723593 -0.880243 -1.836732 -0.133952 -3.424680 1.531026 1.782281 -1.236337 0.155672 -0.804573 0.917437 5.984910
wb_dma_wb_mast/input_wb_data_i -0.088773 2.376412 -0.619470 -3.828756 -4.083664 -3.606961 -0.171864 0.526073 -2.750264 1.299430 0.405252 -2.435244 -0.501205 4.235275 -0.469339 -2.106928 0.531283 -0.403276 -1.951894 1.001265
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 -0.579814 -2.343515 1.463264 -2.297261 -2.105921 -0.279217 2.876355 -0.995436 1.129303 -2.737352 -1.586252 0.586205 1.678993 -0.156786 2.632171 0.893047 1.582662 1.689091 -0.517359 1.779348
wb_dma_de/wire_adr1_cnt_next1 0.793752 -1.124995 -3.112497 -1.375018 0.305019 2.169305 -0.708443 0.433452 3.137526 -3.571800 0.695878 0.316336 1.103494 -1.705435 0.367743 2.340440 2.278911 -1.796709 -2.133833 0.470729
wb_dma_ch_sel/inst_u2 -0.049971 0.556262 -0.935967 0.040965 -0.565112 2.095599 -0.001724 -0.710290 -2.557678 -0.608689 -0.138142 1.596627 -0.823979 0.146619 -0.958128 -1.480705 1.208912 -0.163766 1.259427 0.774582
wb_dma_ch_sel/inst_u1 2.964229 -0.700761 -1.185004 -5.240901 0.555790 -2.882092 1.013589 -0.274351 2.497342 -2.924803 1.859963 -1.688825 2.391995 -3.171852 4.481871 -0.910425 0.591478 -2.624326 -3.955279 1.278920
wb_dma_ch_sel/inst_u0 0.315190 0.008732 0.704607 -0.351276 -0.037479 2.083103 2.611681 -1.180761 -0.951972 -1.279420 0.019645 1.827109 -0.757761 -1.345293 -0.107361 -0.864573 1.389863 1.178329 1.071720 -0.772921
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.294379 0.044497 0.693851 -0.403338 -0.027289 2.112592 2.632774 -1.183880 -1.012775 -1.296005 0.027147 1.866760 -0.791376 -1.345712 -0.118370 -0.895911 1.446090 1.184241 1.094348 -0.740369
wb_dma/wire_adr0 -0.826876 0.599717 2.832181 -1.591609 -0.890706 -2.948498 -3.270004 0.476424 -0.815557 -0.060914 0.567933 -2.261618 6.011015 -1.224136 3.196583 -5.699420 -1.150033 -0.007456 -1.556022 1.973234
wb_dma/wire_adr1 1.130874 -3.735798 -1.786731 -0.675434 -0.585435 -1.108330 0.672555 -0.058432 -0.944845 -2.058235 -1.852564 0.088729 1.347456 1.458754 -0.039131 1.074363 0.831718 -1.477099 0.037426 2.660312
wb_dma_ch_sel/assign_131_req_p0/expr_1 1.119048 -1.905757 0.144437 0.179604 -0.907700 -2.192895 -0.366281 -0.553206 0.011536 -0.691627 -0.981081 -0.067720 0.978244 -1.351843 3.525619 2.282776 -0.805343 -2.117269 -1.622468 3.390973
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.793910 -0.540531 2.066154 -1.118106 -1.378142 -0.445927 2.679945 -1.185917 0.672724 -0.706055 -0.116303 0.008903 1.269534 -1.310712 2.376739 0.004649 0.128473 1.768298 -0.256827 0.386614
wb_dma_ch_rf/assign_18_pointer_we -1.690432 0.854659 -0.408179 -1.642651 -2.283519 -0.721320 0.561615 -0.389680 -0.066589 0.714687 -0.484373 -0.485970 1.146392 1.946176 0.397037 -0.845378 0.766740 0.065922 -0.260037 1.772787
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -1.514383 1.099786 0.374104 0.762365 2.454761 0.367143 -0.852265 1.058890 0.361652 1.489968 1.743475 0.782901 -2.134306 1.937453 0.894304 0.534209 -0.409493 -0.292204 0.323878 -0.986157
wb_dma_ch_sel/wire_req_p0 1.803962 -0.359966 -0.790579 -6.704240 -1.022420 -3.265759 2.077924 -0.826372 0.560129 -2.806258 0.106296 -0.984480 -1.113454 -2.512326 4.664594 -1.221063 0.109043 -0.550151 -1.249632 2.823935
wb_dma_ch_sel/wire_req_p1 -0.049777 0.582091 -0.935781 0.058913 -0.571565 2.104413 -0.004168 -0.706152 -2.514050 -0.575872 -0.174984 1.563875 -0.831211 0.111590 -0.963317 -1.467312 1.216139 -0.144668 1.279016 0.753650
wb_dma/wire_ndnr 3.371283 -0.771044 -1.222629 -1.767076 -0.404155 -1.550217 3.434805 -0.061827 3.871090 -0.970564 -1.148219 2.619748 -1.047569 -0.879233 3.485439 2.990011 0.478641 0.177855 -1.988081 -1.640838
wb_dma_de/reg_mast0_drdy_r -0.811883 0.310599 0.434103 -1.539454 1.066708 -1.568780 3.893968 -0.619096 2.812581 0.774631 0.925957 -1.954948 1.163635 -1.922737 0.266925 -1.833700 -2.142587 1.920685 1.247441 -3.464973
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.223448 0.048078 0.619373 -0.438394 -0.116027 2.056128 2.490972 -1.165201 -1.090418 -1.253553 -0.029965 1.774999 -0.743677 -1.154874 -0.166406 -0.940943 1.413085 1.144475 1.056455 -0.664125
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -2.566453 2.842734 3.188317 -0.996901 -0.702262 -0.564043 -5.301552 0.618903 -0.511843 0.877784 1.894604 -0.603909 2.973445 1.256401 3.014957 -3.966677 -0.205161 -0.017249 -2.646393 1.347666
wb_dma_ch_sel/assign_137_req_p0 1.671423 -1.099329 2.537985 2.184666 0.437744 -2.416877 -0.321681 -0.920199 -0.603467 1.608293 -0.844807 0.135701 0.251241 -1.302662 0.575692 1.343638 -1.977996 -1.516743 -2.277355 -0.288974
wb_dma_rf/wire_pointer3 0.248598 0.641525 3.708539 -2.665723 0.843286 -0.127171 3.279320 -0.175677 0.774816 -1.010463 0.881823 -0.977611 -1.539540 -0.216551 0.449756 -0.351510 1.414920 2.223492 -0.442232 -1.298359
wb_dma_rf/wire_pointer0 0.397595 -1.961082 1.469204 -4.055476 -3.075080 0.016807 1.593298 -0.320090 2.044729 -2.556998 -1.732147 -0.802126 0.310218 3.578882 0.027162 1.729318 2.134505 3.397109 -0.190802 -0.829227
wb_dma_rf/wire_pointer1 0.277152 -0.580386 1.667161 -0.464791 0.509541 0.036946 2.747761 -0.462374 1.548623 -0.746203 0.128484 0.247171 0.015071 -1.456159 0.736883 0.626176 0.244642 1.415020 -0.121521 -1.544716
wb_dma_rf/wire_sw_pointer0 -0.241295 0.840078 -0.352991 -1.054997 -2.894712 0.180434 0.674824 -0.554434 -1.527001 -0.333060 -0.125483 -0.856161 1.005509 0.181427 -1.259809 -1.018370 1.168187 -0.183388 -1.203255 1.374315
wb_dma_de/always_21/stmt_1 -0.787363 0.285929 0.394806 -1.606584 0.984062 -1.588087 4.034507 -0.646090 2.887852 0.775792 0.896131 -1.963064 1.120040 -1.887687 0.235496 -1.742525 -2.116252 2.005918 1.297408 -3.535691
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 4.551038 -0.952695 -1.592153 -0.839967 -0.827583 -1.595360 2.915266 -0.750876 3.440026 -0.703510 -2.371101 2.885387 0.473555 -1.432163 1.960899 1.400781 -0.095715 -1.360038 -2.316112 -2.292792
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 1.658227 0.886379 0.778673 5.014477 0.564781 -0.645344 -2.183434 1.177728 -0.935084 2.949161 -1.425697 0.948897 -2.440949 -0.057776 -1.464619 2.707368 -1.601092 -2.062482 -0.076556 -0.417090
wb_dma_ch_arb/input_advance 3.580161 0.086462 2.069909 0.944086 1.433562 -1.041728 1.614903 -0.316576 1.961700 0.146883 0.497883 2.892055 -1.258762 -3.130716 3.529960 2.415039 -0.215033 -0.133356 -2.814042 -1.981294
wb_dma_de/always_7/stmt_1 1.814107 1.926100 -0.038567 0.429118 -1.970773 -1.292611 1.640047 -0.557653 2.697687 2.411070 -1.681601 1.585161 -2.511739 0.298957 0.980617 3.250831 -0.900629 -0.054194 -2.222245 -2.517632
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 2.201268 0.466458 2.521590 1.128967 2.322578 0.409709 0.900140 -1.131012 -0.772900 -0.134302 1.429978 2.710608 -0.456005 -4.124181 2.159814 -1.243685 -0.382881 0.128638 -0.950584 -1.698150
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 -0.742194 -0.539512 2.167122 -1.011321 -1.413984 -0.573994 2.667209 -1.284197 0.627210 -0.589403 -0.187871 0.067524 1.290132 -1.370197 2.503223 -0.005414 0.047521 1.748361 -0.277988 0.409028
wb_dma_de/always_3/if_1/cond 0.992822 -1.881768 -1.369637 0.606767 0.033340 -1.390302 0.251276 -0.292107 -1.676345 0.107553 -0.485036 -0.382401 0.858430 0.446216 -0.328402 0.109131 -0.696799 -1.573319 0.329028 1.446377
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 2.499681 1.540757 -0.730581 0.914626 3.024858 -1.151449 -2.378506 0.640509 1.105211 0.769990 2.715713 0.652963 -0.692220 -3.995337 3.660687 0.208241 -1.832908 -2.366004 -1.569520 -0.249808
wb_dma_ch_sel/assign_101_valid -0.144027 -1.824006 -0.010241 -0.365105 -0.906967 -2.084624 -4.312853 -1.460564 1.907262 0.627052 -0.580100 1.368973 5.098913 1.771593 3.242501 -0.007244 -1.410421 -1.897425 -5.834359 0.351174
wb_dma_ch_sel/assign_98_valid 0.141837 -1.872922 0.090613 -0.238675 -0.875099 -2.252935 -4.274103 -1.434075 1.799246 0.699968 -0.830119 1.531667 4.827735 1.715258 3.062270 0.036679 -1.448063 -1.768697 -5.849263 0.164480
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.082549 0.430311 1.949497 1.587601 2.488075 -1.655335 -1.656683 -0.008152 0.276253 1.114669 1.476830 1.022916 0.271376 -3.021352 2.458843 -0.334606 -1.785540 -1.110357 -2.142054 -1.060091
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.360095 -0.235539 -2.205712 1.270315 2.851938 -2.469404 -2.131688 0.417409 -0.528444 0.798113 2.203540 0.196526 0.135099 -3.285877 3.355556 0.364779 -2.375962 -3.849020 -1.226467 1.384007
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 0.273581 0.036085 0.695869 -0.352217 -0.029074 2.113013 2.677606 -1.168772 -1.016452 -1.301851 -0.037951 1.827640 -0.809775 -1.329856 -0.206247 -0.832333 1.420704 1.221878 1.125218 -0.748511
wb_dma_rf/wire_ch7_csr -0.433784 1.656312 -1.171385 -2.594103 -2.901440 -1.162428 -1.333144 -1.441649 -0.532797 1.887943 0.666541 -0.506081 1.322952 4.501591 1.402910 -0.606017 0.171729 -0.878456 -2.919743 0.739734
wb_dma_ch_sel/reg_csr 0.002863 6.266420 0.891721 -0.822022 -1.678739 0.416572 -1.325853 1.092489 -1.244567 3.213024 2.942949 -1.829817 -3.260143 3.216018 1.212935 0.309762 1.204696 0.136208 -0.143067 0.854118
wb_dma_de/reg_next_state 1.199417 0.488543 0.135189 -3.732991 1.330591 -0.982413 -3.877950 -0.408614 -1.013958 -0.209276 -1.571744 0.636170 -2.908621 2.640477 -1.409852 -2.260583 -0.078612 -1.445403 -2.554354 -0.633449
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 4.695322 3.112206 3.713745 0.195917 4.359975 -1.140711 -1.089684 4.928611 2.249789 0.485510 3.306694 2.404891 -2.954392 2.637516 4.671647 1.828546 3.092138 0.372264 -3.155804 -1.872324
wb_dma_de/always_11/stmt_1/expr_1 1.014316 -1.857446 -1.297555 0.687494 0.094080 -1.361554 0.281000 -0.272074 -1.639499 0.128251 -0.532575 -0.322232 0.787468 0.378532 -0.336316 0.174516 -0.709746 -1.567008 0.328396 1.381055
wb_dma_ch_rf/input_ptr_set 0.286751 -0.568034 1.653772 -0.515867 0.495795 0.027553 2.771904 -0.469651 1.584169 -0.744655 0.115336 0.253932 0.029686 -1.467004 0.778019 0.584327 0.252478 1.412508 -0.147583 -1.559963
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 1.090336 -3.762877 -1.848735 -0.676332 -0.598460 -1.132209 0.595261 -0.040920 -1.047393 -2.046306 -1.846865 0.057965 1.353470 1.566926 -0.075306 1.041597 0.829956 -1.508909 0.097836 2.759367
wb_dma_ch_sel/assign_12_pri3 0.250413 -0.579022 1.606444 -0.482365 0.496391 0.059083 2.687897 -0.425299 1.503793 -0.743802 0.100364 0.243883 -0.009449 -1.416096 0.738686 0.599494 0.228974 1.411647 -0.118115 -1.518506
wb_dma_de/assign_65_done/expr_1/expr_1 1.825278 1.458379 1.652748 1.736494 -1.416036 1.521004 -0.101695 -1.163849 -1.141506 0.716400 -1.468541 3.606303 -2.843560 -0.504557 0.274565 1.992040 1.076773 -0.422094 -1.789953 -0.518495
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 0.267469 -0.583664 1.652428 -0.434251 0.514229 0.020601 2.707657 -0.434404 1.576236 -0.728405 0.115587 0.218982 -0.005823 -1.454870 0.730770 0.612168 0.200347 1.424961 -0.137521 -1.543599
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.071413 0.575341 -0.902514 0.008325 -0.571756 1.995597 -0.034950 -0.727240 -2.475254 -0.564332 -0.124580 1.517137 -0.745412 0.194883 -0.904913 -1.443233 1.186126 -0.135195 1.219477 0.793542
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.544424 1.599183 -0.779905 0.921909 3.047170 -1.127092 -2.400594 0.655725 1.102654 0.771666 2.741020 0.683863 -0.699964 -4.052140 3.742739 0.270810 -1.836761 -2.417844 -1.601713 -0.175222
assert_wb_dma_ch_sel/input_valid 0.247322 -0.515243 1.625071 -0.518378 0.465069 0.008808 2.684767 -0.437492 1.554631 -0.703564 0.123209 0.208172 0.035502 -1.386806 0.741317 0.572611 0.222283 1.407608 -0.206614 -1.480176
wb_dma/input_wb0_stb_i 3.051355 -2.060095 0.166559 4.682918 4.218257 -3.257397 -0.871999 0.900224 -2.166297 2.043622 0.942724 -0.486070 0.940125 -3.184418 0.166855 -0.568376 -3.695833 -3.063571 1.105692 -0.065277
wb_dma/wire_ch1_csr -0.045226 2.437498 -1.610755 -0.873133 -1.836551 -0.977843 -0.398447 -1.660183 -0.480284 3.903065 2.206515 -1.547383 1.755257 5.038826 0.156122 -0.298162 -0.616002 -1.142252 -2.573931 -0.763980
wb_dma_rf/assign_5_pause_req -0.091183 2.135743 4.779078 -2.711933 -0.761875 0.770785 -2.196771 -2.544096 -4.229257 -0.160493 -2.111211 -0.244404 -4.404184 -0.056279 -2.083059 -2.983114 0.308988 -0.591639 -0.926374 1.207168
wb_dma_de/always_12/stmt_1 1.896651 1.499972 1.620253 1.868728 -1.344994 1.523772 -0.073421 -1.144066 -1.234800 0.789264 -1.463435 3.682638 -2.879444 -0.558860 0.300979 1.979786 1.073107 -0.541284 -1.787885 -0.524968
wb_dma_wb_if/wire_wb_ack_o 0.020810 0.160227 0.021199 -2.371103 -3.081861 -2.173918 0.918802 -1.697072 -2.280257 0.092690 -1.102277 -0.258842 -1.486167 1.582597 -0.309996 -0.890548 0.247895 -0.319204 0.163156 2.356646
wb_dma_ch_rf/always_5/if_1/block_1 -1.666684 0.924708 -0.510989 -1.762184 -2.377049 -0.793323 0.571079 -0.434064 -0.104182 0.753666 -0.546072 -0.463351 1.246963 2.009682 0.450422 -1.033047 0.807719 -0.060745 -0.407726 1.840590
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 2.231371 0.468546 2.538343 1.105028 2.317760 0.393540 0.861566 -1.163114 -0.754570 -0.153468 1.390887 2.710537 -0.410910 -4.166015 2.178461 -1.278945 -0.423860 0.068847 -1.008447 -1.700768
wb_dma_ch_arb/assign_1_gnt 3.021934 -0.324910 -1.983241 -4.993278 0.385074 -1.026155 1.180496 -0.781242 0.597718 -3.440792 2.018109 -0.129096 1.852300 -3.135040 4.084424 -1.934536 1.631850 -2.720424 -2.870396 1.747514
wb_dma_rf/input_dma_err 2.168756 0.418207 2.676563 1.193879 2.444240 0.413582 0.945398 -1.165746 -0.740625 -0.165706 1.483651 2.651305 -0.356253 -4.270637 2.176634 -1.378734 -0.428255 0.120078 -0.905295 -1.743788
wb_dma/wire_wb0_addr_o 0.928462 -1.879443 -1.471584 0.483743 -0.049856 -1.371318 0.281186 -0.280720 -1.727035 0.059991 -0.562960 -0.423720 0.880178 0.528198 -0.375545 0.117904 -0.669509 -1.569587 0.379013 1.507667
wb_dma_de/assign_73_dma_busy/expr_1 -2.162277 1.212609 4.055272 -1.079681 -1.966876 0.500187 -0.644730 -1.903497 -0.764757 -0.374509 -4.275303 -0.625348 -2.337143 -0.364256 -1.536031 -0.757827 0.181993 -1.568471 -1.395448 2.452910
wb_dma/input_dma_nd_i 3.436789 0.138215 1.999812 0.845861 1.287400 -1.009563 1.443624 -0.291343 1.868771 0.150620 0.473032 2.774697 -1.222721 -2.942477 3.404416 2.286191 -0.177581 -0.171543 -2.718342 -1.791499
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -2.665865 0.627270 2.231143 1.299335 -0.517697 -0.055628 -2.036456 -0.253798 -0.676691 1.481661 -0.767631 -2.206023 0.572122 0.776329 -2.504103 -0.881084 -1.333920 0.204901 0.206583 -0.149380
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -2.634915 0.566890 2.243579 1.261788 -0.339756 -0.118968 -1.932274 -0.274358 -0.687523 1.458771 -0.650400 -2.301317 0.676427 0.648952 -2.441942 -1.038840 -1.415784 0.225170 0.270204 -0.225537
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond 0.031781 0.565622 -0.889348 0.168798 -0.448573 2.160942 0.109763 -0.726433 -2.548242 -0.631801 -0.143281 1.669467 -0.851148 -0.040164 -0.959360 -1.408974 1.220901 -0.102351 1.348766 0.668237
wb_dma_de/always_14/stmt_1/expr_1/expr_1 2.180049 0.519249 2.583056 0.992514 2.243992 0.429477 0.845665 -1.224356 -0.789323 -0.199391 1.412840 2.703181 -0.388629 -4.102479 2.184300 -1.397646 -0.368036 0.081980 -1.054657 -1.696642
wb_dma_ch_sel/assign_3_pri0 3.467221 0.103485 2.034935 0.788414 1.265293 -0.982144 1.492747 -0.353405 1.971364 0.078169 0.462802 2.873129 -1.231504 -2.977958 3.502415 2.351653 -0.140055 -0.115183 -2.900171 -1.908848
wb_dma_de/always_23/block_1/stmt_8 0.966037 -1.848600 -1.308586 0.617754 0.080793 -1.331234 0.230025 -0.250552 -1.599224 0.075257 -0.497924 -0.367893 0.849051 0.393438 -0.328012 0.155585 -0.710896 -1.525370 0.336803 1.391891
wb_dma_ch_arb/always_2/block_1/stmt_1 3.197904 -0.355475 -1.986609 -4.831450 0.496625 -1.239747 1.295112 -0.798507 0.589168 -3.316690 2.009735 -0.163291 1.855832 -3.325290 4.024633 -1.913932 1.431979 -2.800066 -2.891272 1.580604
wb_dma_de/always_23/block_1/stmt_1 0.989825 0.346954 -0.091714 -4.092124 1.465677 -0.923531 -3.512501 -0.652497 -0.841146 -0.355545 -1.399926 0.547615 -2.984654 2.661044 -1.391183 -2.202858 -0.208135 -1.448914 -2.469095 -0.809463
wb_dma_de/always_23/block_1/stmt_2 1.918602 1.972588 -0.095273 0.533901 -1.959508 -1.384569 1.505286 -0.517594 2.639996 2.533555 -1.708394 1.600841 -2.539652 0.294772 0.933680 3.187126 -1.011290 -0.212684 -2.205459 -2.508476
wb_dma_de/always_23/block_1/stmt_4 2.002479 2.796665 2.986525 -0.382103 -0.332296 -2.090761 1.275155 -0.968029 1.458774 2.766381 -0.926355 -0.814339 -1.145097 -0.614958 -1.002222 -1.160853 -1.713181 -0.497515 -2.224097 -3.688587
wb_dma_de/always_23/block_1/stmt_5 4.438850 1.403617 0.553864 0.919771 2.708628 -1.475520 2.827163 1.837247 2.103363 0.709674 1.627052 2.877912 -2.675396 -2.116236 3.598929 1.954761 0.234676 -0.142869 -1.149902 -2.765112
wb_dma_de/always_23/block_1/stmt_6 3.214212 0.028759 0.078546 4.096977 2.835593 -1.253963 -0.675289 1.356085 -0.319185 1.702899 0.484847 1.544785 -1.448680 -2.376670 0.845405 1.551369 -1.698227 -1.887218 0.248072 -0.922658
wb_dma_ch_rf/wire_ch_am1_we -0.431155 0.571422 -0.526172 -0.937170 -2.787734 1.394080 0.012050 -0.906035 -0.137410 -1.243846 0.516925 -0.878013 2.321853 -0.807524 -2.270992 -0.398749 1.908066 -0.523965 -3.142568 0.113190
wb_dma_wb_mast/input_mast_go -0.014933 0.561638 -0.879355 0.079116 -0.471020 2.096076 0.019883 -0.747527 -2.530895 -0.594252 -0.110262 1.612965 -0.820827 0.028144 -0.914994 -1.439517 1.228039 -0.152362 1.255814 0.762244
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 0.130625 0.876524 0.778099 3.268996 -0.869884 0.006626 -2.057123 0.625124 -0.936177 2.046149 -1.658324 0.041765 -1.878291 0.840935 -2.006939 2.147010 -0.764989 -1.218649 -0.046008 0.352689
wb_dma_ch_sel/assign_125_de_start/expr_1 2.630654 -1.044882 -2.146015 0.758294 -2.165976 0.568096 -1.250677 -3.217702 -1.660542 0.796052 -1.869778 0.543447 1.189875 -0.837246 -5.227375 -0.997681 -1.594417 -1.829563 -1.541699 -3.803281
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -0.309596 0.642215 1.222799 -2.985449 -2.115681 0.201544 -3.073829 -2.500598 -3.118231 -0.679864 -3.111379 -0.569399 -2.566892 0.617442 -2.335511 -2.371651 -0.375618 -1.631054 -0.765432 1.864964
wb_dma_ch_sel/assign_151_req_p0 1.617212 -1.126191 2.519081 2.377229 0.440550 -2.407790 -0.335865 -0.847836 -0.604682 1.679832 -0.967360 0.083299 0.198603 -1.283408 0.404362 1.489808 -2.028265 -1.509411 -2.170080 -0.303217
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 2.175015 1.470338 -0.122443 -0.166114 1.287247 -0.496650 2.521198 -1.201102 0.654488 1.048509 1.139355 2.145355 -0.761021 -3.242665 1.982894 -1.558983 -1.344363 0.259627 -0.076624 -2.896045
wb_dma_wb_mast/reg_mast_dout -0.176463 2.422939 -0.639393 -3.810142 -4.030143 -3.443516 -0.147020 0.495111 -2.645422 1.298788 0.471870 -2.394747 -0.459677 4.283027 -0.426737 -2.042763 0.585815 -0.405360 -1.988418 0.986611
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -2.518020 2.788059 3.213182 -0.877958 -0.490283 -0.696766 -5.253932 0.747895 -0.389064 1.011751 2.021422 -0.673558 3.114461 1.246550 3.143415 -3.976730 -0.353936 -0.003173 -2.571709 1.256300
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.039713 0.587004 -0.920361 0.066599 -0.513650 2.105798 -0.094918 -0.744716 -2.586738 -0.574788 -0.114675 1.635654 -0.793205 0.089190 -0.901208 -1.500263 1.217447 -0.212048 1.259036 0.809440
wb_dma_ch_sel/assign_100_valid 0.241498 -1.818323 -0.247591 -0.428874 -0.997454 -2.279435 -4.255318 -1.416706 1.902115 0.642549 -0.723346 1.441178 5.099643 1.728537 3.179276 -0.060129 -1.451406 -2.117772 -5.987270 0.237150
wb_dma_ch_sel/assign_131_req_p0 1.109776 -1.839077 -0.072551 0.014986 -0.978537 -1.983443 -0.327463 -0.522479 0.184514 -0.862733 -0.955045 0.017088 0.919893 -1.320240 3.620864 2.306161 -0.616572 -2.031713 -1.623599 3.368233
wb_dma_ch_sel/assign_135_req_p0/expr_1 1.596964 -1.197366 2.709059 2.388959 0.607221 -2.385339 -0.334345 -0.925831 -0.502173 1.635463 -0.801552 0.060285 0.321609 -1.487759 0.504533 1.424085 -2.086888 -1.397166 -2.242975 -0.435741
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.040997 0.458325 1.983461 1.593430 2.453166 -1.685027 -1.715663 -0.013070 0.288555 1.122829 1.514757 0.990798 0.336107 -3.044835 2.493727 -0.374903 -1.873808 -1.145227 -2.168894 -1.053693
wb_dma_ch_rf/input_dma_done_all 2.009483 1.892788 -0.052281 0.535863 -1.870801 -1.334265 1.709020 -0.544824 2.748183 2.438060 -1.671952 1.707335 -2.544276 0.141046 1.054262 3.358271 -0.964710 -0.122347 -2.215635 -2.602042
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 4.135012 3.586041 -0.227400 -2.594552 1.831568 -2.483521 4.743264 1.989537 2.594978 1.631669 2.019591 0.937333 -4.369111 0.196105 2.988302 0.569732 0.492166 0.757593 -0.540884 -3.449961
wb_dma_pri_enc_sub/wire_pri_out 0.270292 0.023555 0.705218 -0.391828 -0.040438 2.080268 2.624696 -1.170440 -0.996178 -1.292917 0.013028 1.825956 -0.780307 -1.341860 -0.149514 -0.888536 1.437437 1.200666 1.100870 -0.739947
wb_dma_ch_rf/input_wb_rf_din 2.386256 0.491375 -3.835586 1.490370 0.209889 -5.153821 -3.844643 2.514112 -0.627153 5.240714 -1.701326 -0.533252 3.182285 6.960633 1.867697 -2.128888 -3.242666 -2.349624 0.768686 0.519817
wb_dma_ch_sel/wire_ch_sel -0.656024 2.551930 2.129824 -1.611007 -1.217652 1.013244 -4.003830 -0.829776 -0.545417 -1.019518 -1.620511 -0.267009 0.116392 -0.106092 -0.153730 -2.705115 1.190041 -4.151537 -3.518463 2.756081
wb_dma_ch_sel/assign_157_req_p0/expr_1 1.590964 -1.167937 2.771906 2.378211 0.602493 -2.422036 -0.261841 -0.921302 -0.559333 1.629500 -0.839281 0.016650 0.336274 -1.461353 0.450217 1.338690 -2.113890 -1.480945 -2.208175 -0.443492
wb_dma_ch_sel/assign_139_req_p0 1.637673 -1.186603 2.626730 2.267802 0.538808 -2.454499 -0.386553 -0.947974 -0.531019 1.610339 -0.814876 0.034706 0.396460 -1.373660 0.566655 1.328267 -2.054865 -1.545562 -2.303528 -0.328678
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.003779 0.562989 -0.921026 0.087580 -0.477999 2.149263 0.056475 -0.747131 -2.528769 -0.582746 -0.100504 1.625091 -0.822994 0.067673 -0.941957 -1.470490 1.216628 -0.118200 1.296986 0.703145
wb_dma_ch_sel/always_38/case_1 2.704836 -1.112036 -2.146591 0.828327 -2.102095 0.596728 -1.070259 -3.230648 -1.750040 0.781328 -1.855151 0.549393 1.156703 -0.923422 -5.317141 -0.970094 -1.566432 -1.789987 -1.441702 -3.841338
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -0.271804 -1.278858 -0.929941 -4.906746 0.508937 0.277842 -4.430831 -3.580302 -0.560758 -1.387525 0.318972 0.935859 -0.526376 2.437482 1.542955 -1.903489 -1.318099 -0.942829 -2.485215 -0.618233
wb_dma/constraint_wb0_cyc_o 0.083462 0.545246 -0.846339 0.206825 -0.392963 2.128681 0.121987 -0.758849 -2.519586 -0.616574 -0.113999 1.671680 -0.862593 -0.078572 -0.915017 -1.404486 1.190951 -0.113579 1.320387 0.667565
wb_dma/input_wb0_addr_i 2.526206 2.496181 -1.381170 -1.102524 -3.278112 -1.574405 -3.241931 0.738852 -4.147779 0.621639 -0.790536 -0.605769 -0.104667 4.072267 -1.141198 -3.779798 1.227702 -3.252506 0.607314 3.538142
wb_dma_de/input_mast1_drdy 1.664184 1.191079 -0.467105 -0.351010 -1.122187 1.698074 -0.977506 -1.206339 -2.055058 -0.641142 0.025486 3.311219 -1.478798 -0.626991 1.269673 -0.175931 1.582162 -0.825209 -1.400507 1.079347
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -1.471600 0.827404 0.653549 0.973978 -2.098000 0.577967 -1.469301 -0.175126 -0.572034 1.151507 -1.833556 -0.568075 -0.926417 2.155584 -2.148932 1.163041 0.108051 -0.213267 -0.342259 0.535378
wb_dma_wb_if/input_wb_ack_i 1.015057 0.675553 -1.112435 -4.698127 -4.792340 -5.451368 1.674217 -2.606921 -5.130164 2.170143 -1.164182 0.609076 -1.467518 5.312628 0.250802 -3.253211 -0.374003 -0.135530 -1.461743 1.750145
wb_dma_ch_sel/wire_pri_out 0.243417 0.023383 0.676522 -0.473513 -0.081396 2.158876 2.689836 -1.214923 -1.064943 -1.330256 -0.015431 1.879402 -0.757924 -1.287001 -0.166212 -0.942187 1.487389 1.267681 1.133068 -0.673968
wb_dma_ch_rf/assign_3_ch_am0 -1.484114 1.094119 0.379895 0.784756 2.468417 0.370066 -0.792119 1.025410 0.337992 1.493350 1.743688 0.816913 -2.200240 1.894064 0.907476 0.531547 -0.420148 -0.320750 0.309532 -1.003351
wb_dma_rf/input_ch_sel -3.077820 3.183754 4.901751 -3.605420 -0.856457 -0.997002 0.977277 -1.649201 -0.122545 0.874412 -2.665042 -3.657877 -2.990895 -0.075331 -2.315010 -3.467185 -0.940914 -0.179810 -0.235029 0.554106
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -4.092991 2.908844 4.021883 -1.267063 -1.864202 0.477716 -5.146163 -0.176041 -1.352338 0.495890 0.699516 -0.110645 1.235816 0.639607 1.306766 -4.018299 -0.221323 1.705654 -1.678677 1.305899
wb_dma_rf/inst_u10 2.113400 0.470566 2.531080 1.002897 2.243306 0.388462 0.784525 -1.139453 -0.734608 -0.162737 1.398271 2.620236 -0.397996 -4.011818 2.211625 -1.277451 -0.394794 0.085532 -1.040680 -1.656617
wb_dma/wire_pause_req -0.200608 2.133648 4.640498 -2.825334 -0.934718 0.901192 -2.364849 -2.692766 -4.326181 -0.216701 -2.174644 -0.162294 -4.435450 0.024957 -2.126189 -3.009848 0.311921 -0.568464 -0.944540 1.251606
wb_dma_wb_if/input_mast_go -0.005715 0.532534 -0.891268 0.083880 -0.486483 2.051502 -0.004985 -0.718594 -2.488735 -0.545631 -0.140416 1.562878 -0.802772 0.056703 -0.905351 -1.382340 1.178710 -0.132709 1.251159 0.718953
wb_dma_ch_rf/input_de_csr 0.325017 1.826334 0.959862 -3.963263 -0.340434 -1.055282 4.661537 -0.261369 1.999692 0.298177 0.547178 -1.451758 -1.986691 0.862215 0.253841 -0.642087 0.555203 2.199988 0.237710 -2.344145
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.260074 -0.005011 0.749769 -0.400551 -0.011600 2.074263 2.675843 -1.201704 -0.968055 -1.286913 -0.016100 1.825927 -0.762152 -1.385925 -0.157507 -0.864357 1.425465 1.246843 1.094193 -0.756252
wb_dma_de/input_mast0_din 0.186234 2.809277 1.004692 -3.470628 2.698337 -2.139706 5.365352 1.746357 2.206856 1.186528 2.745885 -2.963963 -1.796784 0.243852 0.250744 -3.055288 -0.538635 2.469787 2.300099 -3.929016
wb_dma_pri_enc_sub/always_3 0.245810 0.090485 0.621994 -0.447999 -0.130817 2.104209 2.506074 -1.202864 -1.107464 -1.274264 -0.050375 1.805025 -0.744243 -1.216773 -0.177187 -0.968350 1.418175 1.135461 1.062418 -0.669025
wb_dma_pri_enc_sub/always_1 0.251620 0.060274 0.686064 -0.384364 -0.077501 2.012074 2.533328 -1.120476 -1.019126 -1.255055 -0.023757 1.733927 -0.738316 -1.202795 -0.174464 -0.880026 1.393557 1.157529 1.044231 -0.689761
wb_dma_ch_sel/reg_adr0 -0.750221 0.672910 2.802337 -1.676943 -0.946704 -2.996814 -3.286566 0.478413 -0.812522 -0.043360 0.580764 -2.238372 5.932376 -1.234871 3.264472 -5.790492 -1.144150 -0.035970 -1.587286 1.941132
wb_dma_ch_sel/reg_adr1 1.090559 -3.929894 -1.862652 -0.714055 -0.518002 -1.097933 0.834401 -0.015087 -0.913654 -2.266943 -1.795602 0.083085 1.383617 1.395374 0.056572 1.194865 0.883570 -1.461314 0.126427 2.778759
wb_dma_ch_sel/assign_1_pri0 3.427612 0.104698 1.962155 0.882258 1.290936 -0.994177 1.407752 -0.284958 1.845484 0.114315 0.460741 2.817853 -1.253837 -2.913806 3.414574 2.336772 -0.181235 -0.166277 -2.737166 -1.757833
wb_dma_ch_pri_enc/wire_pri26_out 0.288975 0.030969 0.694037 -0.414479 -0.021670 2.015008 2.608845 -1.154520 -0.953900 -1.258088 0.027089 1.750621 -0.703134 -1.308704 -0.114912 -0.858670 1.362547 1.173837 0.993149 -0.741965
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.999184 0.430973 1.939015 1.552369 2.461536 -1.662783 -1.697429 0.017146 0.281917 1.106954 1.501294 0.947496 0.368874 -3.006337 2.454173 -0.375511 -1.849457 -1.133165 -2.117626 -1.016945
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 1.841633 1.554368 1.677023 1.935936 -1.460734 1.618682 -0.244311 -1.133124 -1.266602 0.850707 -1.589172 3.704388 -2.934265 -0.430637 0.172020 2.095339 1.068907 -0.568081 -1.828707 -0.491848
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 4.342161 2.784693 -0.965730 6.420558 6.898192 -4.298287 -3.825490 5.715060 -0.773760 5.538002 3.323350 -0.379353 -1.686417 0.385443 2.444912 0.122658 -3.426553 -4.935800 0.995746 -1.105341
wb_dma/wire_ptr_set 0.285063 -0.592067 1.652043 -0.481419 0.496044 0.022320 2.690431 -0.458965 1.566141 -0.737138 0.131343 0.236630 -0.001180 -1.443015 0.765373 0.603079 0.222297 1.417545 -0.175076 -1.533669
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 0.282416 0.020613 0.672477 -0.380998 -0.060706 2.045885 2.539966 -1.174601 -1.017995 -1.215019 -0.002436 1.826505 -0.735468 -1.255948 -0.126854 -0.901630 1.378253 1.153795 1.033446 -0.705574
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 1.788608 2.464281 -0.867808 0.524422 -2.397272 0.630543 1.501387 -1.193183 0.312532 1.895105 -1.828431 3.052623 -3.187373 0.379751 0.095325 1.840422 0.187310 -0.293254 -1.065862 -1.722175
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.040034 0.402754 1.987043 1.631331 2.523199 -1.716226 -1.753477 -0.005904 0.276954 1.153109 1.526013 0.983200 0.383698 -3.073177 2.465729 -0.398420 -1.888754 -1.163616 -2.170970 -1.073327
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 3.278693 0.634100 0.374097 1.476323 0.926664 -1.052465 -1.295546 0.192166 0.359490 0.874695 0.393216 2.687794 -1.278687 -1.641024 2.776598 1.894461 -0.458967 -1.586771 -2.679016 -0.326821
wb_dma_de/reg_ptr_set -1.053378 0.623673 0.696922 0.852033 -1.260162 0.580648 1.424484 -1.913263 3.448515 1.048520 -1.394234 -2.027456 3.319811 -2.022611 -4.688895 -1.406583 -1.604195 -0.331772 -1.829640 -5.227109
wb_dma/wire_dma_nd 3.454556 0.156378 1.957591 0.851159 1.326888 -1.004583 1.353812 -0.298914 1.851208 0.120200 0.501114 2.849951 -1.244745 -2.919465 3.447937 2.344635 -0.193734 -0.188509 -2.807092 -1.773707
wb_dma_rf/assign_3_csr 0.517715 -0.793247 -0.924493 -1.355523 -1.066547 0.290458 -1.716210 -0.849100 -1.696983 -0.194471 -0.320512 -0.599931 -0.910361 1.537694 -2.278931 -0.262686 -0.366597 1.141626 0.925027 -1.058853
wb_dma_rf/assign_4_dma_abort 2.141125 0.489285 2.566089 0.966621 2.246479 0.369871 0.869555 -1.169161 -0.808200 -0.109745 1.435612 2.604764 -0.347619 -4.024189 2.119684 -1.431692 -0.434686 0.122832 -0.999326 -1.715424
wb_dma_ch_sel/assign_123_valid 0.649267 0.781546 4.083297 1.871225 0.563972 -1.021316 -0.552343 -0.634165 1.066826 1.593750 -0.345104 0.509526 -0.611820 -1.916033 0.802606 1.232029 -1.441165 0.074853 -2.514339 -1.950743
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 3.780725 1.629012 -2.202049 0.842479 1.576691 -0.559181 -1.853069 0.799613 1.198157 0.489729 1.619335 2.380075 -2.208590 -2.701303 4.045200 2.501666 -0.455204 -2.782246 -2.169574 0.433590
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -1.488142 0.779618 0.686838 1.023054 -2.095937 0.556375 -1.510720 -0.171122 -0.525894 1.219113 -1.860093 -0.587825 -0.912129 2.174178 -2.209858 1.220765 0.075575 -0.204319 -0.365584 0.494805
wb_dma_rf/wire_ch4_csr -0.609020 1.409560 -1.150164 -2.726448 -3.165879 -1.193254 -0.964452 -1.632692 -0.650991 1.718530 0.540852 -0.656720 1.647756 4.379070 1.483310 -0.706113 0.177053 -0.638962 -2.697242 0.944918
wb_dma_rf/always_1/case_1/cond 2.115738 3.041703 -1.079315 -2.447251 -6.702232 -0.420537 -7.903391 0.963146 -5.024702 0.130537 -4.611702 -0.144199 1.023290 4.082421 -3.071892 -4.389436 2.026098 0.794211 -1.098697 4.430038
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -2.559258 2.798797 3.243887 -0.936692 -0.659193 -0.740120 -5.257716 0.676244 -0.679352 1.005500 1.807676 -0.764037 2.932820 1.320664 2.965232 -4.111969 -0.296389 -0.027417 -2.371193 1.398198
wb_dma_ch_pri_enc/wire_pri0_out 0.239189 0.050916 0.642422 -0.454513 -0.120387 2.115640 2.539409 -1.188916 -1.102318 -1.304851 -0.051612 1.816223 -0.779717 -1.201453 -0.220817 -0.957874 1.461600 1.157591 1.109180 -0.651126
wb_dma_ch_rf/assign_10_ch_enable -0.418955 -1.299072 -1.278785 -5.184776 0.256062 0.249392 -4.304455 -3.769456 -0.535262 -1.437510 0.185621 0.995359 -0.397006 2.529271 1.562064 -2.103803 -1.385113 -1.019190 -2.443747 -0.556899
wb_dma_wb_slv/reg_slv_we -1.052856 2.947954 -1.402239 -2.163411 -1.765251 -1.647228 0.962967 0.728104 -0.488429 1.431738 -1.880180 1.288945 3.875265 2.095246 1.567933 -5.286121 2.158203 -2.410065 -2.996317 3.793766
wb_dma_de/input_txsz 3.089077 0.308636 -1.680675 0.304735 -3.143917 0.882185 1.631332 -1.504432 0.618602 -0.131371 -4.245756 3.719101 -1.206352 0.642617 -1.065521 1.267815 1.105857 -1.623731 -1.375580 -1.255669
wb_dma_wb_if/wire_mast_dout -0.305005 2.563522 -0.493750 -3.938891 -4.028762 -3.385783 -0.282126 0.650321 -2.542192 1.239154 0.541274 -2.578871 -0.459798 4.351712 -0.499626 -2.143614 0.726866 -0.345538 -1.997325 0.949993
wb_dma_ch_rf/wire_ch_enable -0.257245 -1.452235 -1.199052 -5.093793 0.476752 0.221256 -4.204620 -3.752767 -0.487521 -1.424647 0.180602 0.881532 -0.348157 2.524106 1.413191 -2.105044 -1.465786 -1.025052 -2.311528 -0.755796
wb_dma_rf/wire_csr_we 1.057991 3.075724 6.664059 1.302988 0.169071 -0.220405 0.208333 -0.037375 -3.498965 1.687378 -1.108332 0.357272 -1.770769 -1.652656 -1.568007 -2.812719 1.086748 0.137926 -1.546197 0.615847
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 0.052572 0.587222 -0.869669 0.169873 -0.415498 2.107810 -0.002521 -0.754090 -2.503872 -0.586134 -0.097868 1.663999 -0.813049 -0.014047 -0.879226 -1.467161 1.172327 -0.175811 1.258436 0.697313
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.010864 0.583615 -0.901853 0.059505 -0.531649 2.120886 0.014201 -0.731428 -2.566921 -0.562896 -0.128076 1.601416 -0.787392 0.120055 -0.954069 -1.480821 1.226708 -0.147256 1.290349 0.792600
wb_dma_ch_rf/assign_9_ch_txsz 2.407938 -0.920618 -2.520983 0.684836 -5.097659 0.730585 3.130753 -1.405195 -0.196843 -0.207226 -5.787708 3.726596 0.541223 2.385452 -2.346185 0.346381 1.374162 -2.058089 -0.629207 -0.393356
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.698824 -0.529487 2.154572 -1.059464 -1.371043 -0.450549 2.786649 -1.267019 0.675012 -0.682643 -0.146439 0.130350 1.206747 -1.450044 2.393699 0.039534 0.107596 1.786196 -0.256703 0.261110
wb_dma_de/assign_65_done 1.823254 2.386464 -0.996782 0.630884 -2.308413 0.779815 1.566866 -1.172351 0.158714 1.840657 -1.782420 3.137629 -3.298079 0.287207 0.037231 1.791690 0.236641 -0.229668 -0.798954 -1.691107
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 3.973919 0.402812 -0.019544 -0.689468 1.142387 -0.375536 2.433550 -2.092651 -0.477231 -0.101284 0.747706 0.797560 1.292732 -3.179535 -1.586893 -2.808516 -0.151046 -2.283509 -2.548416 -3.235687
wb_dma_de/always_2/if_1/if_1 -3.224372 1.581958 0.277247 -1.423689 -1.585503 1.988544 -3.736466 -0.764445 1.552288 -0.750978 2.419550 -0.307081 3.378265 1.528700 1.652538 -0.726956 1.472344 -1.832300 -4.484108 0.911765
wb_dma_ch_sel/assign_154_req_p0/expr_1 1.645914 -1.125615 2.618181 2.358306 0.557924 -2.323641 -0.186627 -0.892939 -0.506852 1.572479 -0.879158 0.163939 0.151332 -1.425956 0.486070 1.472657 -2.009551 -1.378422 -2.157299 -0.458939
wb_dma_ch_sel/assign_156_req_p0/expr_1 1.611232 -1.179718 2.663601 2.463593 0.667689 -2.393959 -0.258363 -0.852887 -0.534114 1.580653 -0.789365 0.037927 0.265028 -1.499201 0.484632 1.413891 -2.078460 -1.423681 -2.081171 -0.433161
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.241080 0.033374 0.723732 -0.403654 -0.050260 2.084808 2.636005 -1.191479 -1.002259 -1.300536 -0.034683 1.805573 -0.761554 -1.307651 -0.172314 -0.850784 1.437106 1.236705 1.125257 -0.728444
wb_dma_ch_rf/always_9/stmt_1/expr_1 2.182278 0.464828 2.549788 1.004392 2.269777 0.443114 0.899220 -1.165712 -0.726663 -0.177459 1.422284 2.651070 -0.395711 -4.105824 2.196074 -1.305766 -0.328517 0.124399 -1.010756 -1.680650
wb_dma_ch_sel/assign_112_valid 0.606539 0.701739 4.249450 2.003198 0.624242 -1.015752 -0.533669 -0.666383 1.148790 1.569881 -0.361821 0.452100 -0.575350 -2.035393 0.749734 1.330398 -1.488726 0.148120 -2.553379 -1.992728
wb_dma_de/always_23/block_1/case_1/block_8 0.493935 0.240133 0.293283 -0.513038 0.627240 -1.521264 3.654737 -1.391272 2.424944 1.044466 -0.317626 -1.471597 2.462138 -2.662174 -1.218246 -3.251397 -2.610101 0.519076 0.838451 -4.377738
wb_dma_de/always_23/block_1/case_1/block_9 0.484663 0.246714 0.144126 -0.526986 0.456769 -1.514917 3.344923 -1.316227 2.376224 1.031432 -0.393862 -1.390835 2.448104 -2.443439 -1.161293 -3.114119 -2.517245 0.373069 0.743955 -4.128293
wb_dma_ch_rf/assign_28_this_ptr_set 0.202514 0.807136 3.827111 -2.861461 0.820361 -0.182365 3.257270 -0.186210 0.781124 -0.975645 0.963541 -1.073512 -1.591298 -0.055189 0.504020 -0.506267 1.440603 2.264141 -0.541874 -1.306297
wb_dma_ch_rf/always_22 -1.540326 1.075266 0.363836 0.810979 2.545962 0.373086 -0.812064 1.093447 0.393650 1.511250 1.771538 0.758915 -2.197083 1.944179 0.899311 0.571487 -0.413078 -0.336501 0.347605 -1.018295
wb_dma_de/always_23/block_1/case_1/block_1 2.991897 0.039124 -2.215939 -3.355902 1.249735 -1.041088 -3.541836 0.265649 -0.209766 0.181481 0.562308 1.336814 -1.650418 3.400762 -0.895148 -1.024446 -0.002155 0.027823 -2.542289 -3.277084
wb_dma_de/always_23/block_1/case_1/block_2 -0.326779 0.657296 1.317929 -2.922113 -2.005161 0.206387 -3.228835 -2.344990 -3.099570 -0.656429 -3.102751 -0.590550 -2.595472 0.577074 -2.362624 -2.421156 -0.351841 -1.640221 -0.744754 1.896667
wb_dma_de/always_23/block_1/case_1/block_3 3.119179 2.673676 -3.212995 -0.667968 0.276326 1.154486 -2.774141 2.888283 1.507713 -1.047703 0.929954 3.020390 -2.433974 0.687438 1.447170 1.697318 2.832532 -2.369598 -2.918113 -0.414597
wb_dma_ch_rf/always_26 1.717772 1.282739 0.234361 -0.582909 -2.867387 0.358885 1.950417 -2.247256 -1.898430 0.401417 -0.526134 -0.912893 1.490763 -0.861681 -4.292144 -2.090953 0.948986 -1.933385 -3.168472 -1.380437
wb_dma_de/always_23/block_1/case_1/block_5 0.747656 4.818893 2.169447 -2.765832 -1.073381 2.749655 -2.210033 2.252857 0.949122 -1.161086 -0.145379 3.229360 -5.720109 2.289196 -1.248167 0.531177 4.579967 1.860749 -3.305357 -2.266484
wb_dma_de/always_23/block_1/case_1/block_7 0.143372 -0.619621 1.050935 -4.006265 0.594291 -4.173456 4.461890 -3.055988 1.591677 2.594543 -0.527822 -1.650616 1.808447 1.345601 0.115159 -3.826363 -3.519106 2.108974 -0.709972 -4.291078
wb_dma/assign_4_dma_rest 0.009777 1.223887 2.115103 -2.154160 0.377693 -0.150812 0.636036 0.206385 -0.702757 -0.250403 0.785700 -1.178696 -1.573350 1.162447 -0.221472 -0.909238 1.173842 0.836744 -0.339874 0.142629
wb_dma_ch_rf/always_23/if_1 1.091095 -3.818968 -1.809614 -0.785073 -0.622063 -1.063264 0.825526 -0.075277 -0.984696 -2.203222 -1.910709 0.139418 1.332998 1.468736 -0.029528 1.121471 0.927102 -1.425769 0.111976 2.712873
wb_dma_ch_sel/reg_ndr_r 3.386808 0.088714 1.961400 0.726686 1.211329 -0.945358 1.397117 -0.334192 1.876897 0.071189 0.458467 2.793096 -1.199493 -2.840247 3.468920 2.332042 -0.119814 -0.067315 -2.800285 -1.754804
wb_dma_de/assign_66_dma_done/expr_1 1.783112 2.895834 1.784490 -0.138547 -0.781790 1.323661 0.490330 -2.068194 0.572824 1.045880 -0.414524 0.620957 -0.105829 -1.734233 -3.204169 -1.969913 0.317757 -1.212849 -3.306269 -4.183949
wb_dma_ch_sel/reg_req_r 0.526223 1.522778 2.272175 -2.558203 0.988783 -1.670493 3.817184 -1.019555 1.582597 0.906928 0.426189 -2.622889 0.838327 -1.346706 -1.498071 -4.063019 -1.425231 1.116173 0.427405 -3.987702
wb_dma_ch_rf/reg_pointer_r -1.054759 1.292207 0.000291 -4.139771 -5.189708 -1.184733 -0.762868 -0.581135 -0.063437 0.863957 -1.149630 -1.504986 1.246894 5.660724 -0.214008 -0.897654 1.382393 1.646787 -0.677672 1.042022
wb_dma_ch_sel/assign_105_valid 0.633971 0.765169 4.074506 1.941730 0.538632 -1.019530 -0.722347 -0.633671 1.081634 1.617720 -0.347195 0.485610 -0.582445 -1.878009 0.790480 1.298889 -1.406304 0.013664 -2.578914 -1.865448
wb_dma_ch_pri_enc/wire_pri5_out 0.251119 0.048832 0.651536 -0.441777 -0.083896 2.141304 2.645418 -1.221794 -1.086207 -1.300579 0.003602 1.839751 -0.789077 -1.293382 -0.150732 -0.931814 1.460621 1.238666 1.093798 -0.732282
wb_dma_ch_sel/always_39/case_1 3.482990 0.107082 1.968825 0.996331 1.392111 -0.983758 1.418438 -0.240503 1.856180 0.153934 0.471301 2.857929 -1.301116 -2.992276 3.411909 2.409439 -0.227496 -0.200153 -2.732088 -1.824316
wb_dma_ch_sel/always_6 0.584175 0.258455 0.090713 -0.505361 0.525117 -1.518412 3.424435 -1.377267 2.397565 1.045672 -0.367660 -1.383961 2.464639 -2.606339 -1.141401 -3.208187 -2.602614 0.336332 0.723183 -4.270550
wb_dma_ch_sel/always_7 0.239790 0.558282 -1.285047 -2.031045 -0.800336 -0.977404 4.380264 -0.526421 2.987209 0.520402 -0.255474 -0.385000 -0.364918 -0.208877 0.546930 0.303884 -0.682210 1.596866 0.651254 -2.706878
wb_dma_ch_sel/always_4 2.597929 -0.059195 -1.229087 2.218734 -1.302688 0.220174 0.534196 -2.729219 -0.267443 1.267104 -1.742157 1.436602 2.089995 -2.451285 -3.278100 -0.929949 -1.338551 -3.219203 -2.777185 -3.039587
wb_dma_ch_sel/always_5 1.691392 0.719342 -1.189477 0.254235 -2.298151 1.888609 -1.567066 -2.984680 -0.291191 0.724264 -1.423352 0.895072 0.463559 -1.145726 -5.026134 -1.240827 -0.965817 -0.428542 -1.698722 -5.066744
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -0.372303 2.606504 2.103263 -1.503384 -1.164766 0.816835 -3.940195 -0.790051 -0.786983 -0.801196 -1.535899 -0.177510 0.208512 0.011100 0.078101 -2.881561 1.158574 -4.287322 -3.541904 2.821010
wb_dma_ch_sel/assign_120_valid 0.697793 0.797063 4.061525 1.966335 0.580185 -1.105642 -0.811064 -0.593980 0.988606 1.676931 -0.331416 0.435883 -0.547699 -1.880487 0.794047 1.174051 -1.500803 -0.042779 -2.577393 -1.816432
wb_dma_ch_sel/always_1 0.604474 1.563015 2.084364 -2.671076 0.915385 -1.740495 3.767284 -1.037210 1.657659 0.847444 0.479165 -2.551273 0.882517 -1.294017 -1.290762 -4.084576 -1.414892 1.001241 0.321178 -3.908668
wb_dma_ch_arb/always_2/block_1/case_1/cond 0.256450 -0.565342 1.683416 -0.524787 0.499881 0.043396 2.774522 -0.476997 1.553147 -0.770385 0.133052 0.225985 0.003896 -1.460593 0.753942 0.595156 0.241096 1.457018 -0.165941 -1.515146
wb_dma_ch_sel/always_8 0.228068 0.705721 3.650167 -2.610603 0.822111 -0.133825 3.093266 -0.140177 0.638748 -0.894353 0.892507 -1.001260 -1.626318 -0.093382 0.400007 -0.363500 1.368042 2.142606 -0.462921 -1.200415
wb_dma_ch_sel/always_9 0.263650 -0.537541 1.615994 -0.515320 0.473785 0.061457 2.732423 -0.478007 1.545775 -0.764265 0.100295 0.219092 -0.021506 -1.433679 0.740240 0.597708 0.280087 1.393135 -0.151668 -1.513482
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 0.211881 0.042970 0.686442 -0.450655 -0.110193 1.970779 2.555814 -1.153491 -0.947139 -1.214953 -0.022558 1.705344 -0.745394 -1.200670 -0.203065 -0.854660 1.371028 1.206147 1.041262 -0.714071
wb_dma/wire_ch1_adr1 0.080834 -1.912788 -0.469751 -1.340977 -0.637451 0.275724 0.398698 0.226658 0.690453 -2.258285 -1.351132 0.468303 0.508062 1.112849 0.333828 0.949083 1.523376 0.097352 -0.231955 1.312466
wb_dma_ch_rf/wire_ch_txsz 2.275677 -0.883641 -2.168948 0.715371 -5.062781 0.852742 2.989315 -1.355776 -0.213427 -0.272276 -5.774173 3.723152 0.419045 2.304647 -2.389398 0.382648 1.467396 -1.828774 -0.632032 -0.379001
wb_dma_ch_sel/assign_99_valid -0.086243 -1.690001 0.003826 -0.343235 -0.969959 -2.123719 -4.377775 -1.415022 1.896492 0.711082 -0.704872 1.424088 4.923338 1.891067 2.939641 -0.051500 -1.392103 -1.900330 -5.949789 0.127327
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond 1.043283 -3.769361 -1.769155 -0.736471 -0.549203 -1.081651 0.686437 -0.027037 -0.993535 -2.154506 -1.837495 0.074910 1.360788 1.479869 -0.004255 1.071281 0.907895 -1.417621 0.109398 2.724157
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -0.945204 2.783413 -2.138736 -3.407210 0.858697 -0.944372 -2.656134 -0.881471 1.332861 0.828411 -0.718146 1.250392 1.228623 1.852843 3.488515 -3.371358 0.048006 -2.989749 -3.501211 1.632017
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 1.358248 -0.680511 -0.147378 5.486382 1.520019 -0.554297 -2.065684 -0.015280 -5.223460 2.599210 -0.994972 0.386142 -0.796820 -0.774615 -3.078713 -0.947646 -2.355101 -3.152853 2.266326 1.148978
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 -0.622371 -2.410810 1.584909 -2.249603 -2.060312 -0.290061 3.019018 -1.068151 1.171329 -2.755424 -1.554819 0.545972 1.783613 -0.249464 2.752718 0.900423 1.550667 1.746856 -0.532760 1.722297
wb_dma/wire_ch2_txsz 0.298528 0.504659 -1.115300 -1.882113 -0.637771 -0.937069 4.512893 -0.529970 3.021121 0.484023 -0.220939 -0.324350 -0.347159 -0.463988 0.560733 0.327063 -0.711282 1.614454 0.677782 -2.808069
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 2.576685 4.248938 -2.413064 -0.953759 0.226420 1.997490 -3.201877 3.156327 2.652801 -0.899409 1.249259 3.255713 -3.120999 0.336387 1.806882 1.467470 3.154377 -1.346100 -2.974005 -1.386026
wb_dma_de/always_23/block_1 1.353086 0.423311 -0.128855 -3.907492 1.411483 -0.971333 -3.563295 -0.394661 -0.840722 -0.273694 -1.397218 0.668702 -3.043659 2.768357 -1.333040 -1.981175 -0.063186 -1.344002 -2.479622 -0.913180
wb_dma_ch_rf/always_22/if_1 -1.459344 1.100335 0.376176 0.779284 2.395326 0.386777 -0.775956 1.034713 0.358109 1.439986 1.670656 0.809923 -2.146929 1.865399 0.877531 0.568101 -0.386376 -0.279153 0.277359 -1.004901
wb_dma_de/wire_mast1_dout 1.157567 2.375306 -3.974639 -1.244054 0.506222 -1.428338 3.068547 2.067371 1.679406 1.843300 0.950131 -0.355530 -1.836306 1.668406 0.184405 -0.632251 -0.488128 0.163953 2.276188 -2.295729
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -1.721402 0.947008 -0.534609 -1.852797 -2.420151 -0.803056 0.455036 -0.448675 -0.109729 0.751724 -0.528864 -0.512708 1.277051 2.177887 0.393050 -1.024457 0.792980 -0.017761 -0.422247 1.801342
wb_dma_de/always_8/stmt_1 1.860643 1.522305 1.674236 1.911494 -1.455199 1.546225 -0.167532 -1.150834 -1.185962 0.829022 -1.568284 3.686078 -2.938233 -0.493578 0.213143 2.088813 1.048689 -0.513761 -1.861238 -0.545995
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -1.644214 0.844598 -0.418018 -1.670659 -2.249284 -0.719404 0.538720 -0.373611 -0.111287 0.673810 -0.466228 -0.436464 1.161507 1.938546 0.426041 -0.928201 0.782343 0.023934 -0.316226 1.788812
wb_dma_ch_rf/wire_ch_done_we 0.739675 2.273471 0.522129 0.767846 -0.823809 0.010655 0.930726 -1.314939 0.047840 2.213788 -0.640447 1.560101 -1.707021 -0.971925 -0.083717 -0.341781 -1.204987 0.018786 -0.504747 -2.334584
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.943882 0.423731 1.932058 1.439710 2.404435 -1.608245 -1.696623 -0.018867 0.301024 1.047197 1.505639 0.969866 0.364983 -2.939896 2.470520 -0.366585 -1.741828 -1.073202 -2.151765 -0.982394
wb_dma_wb_slv/wire_wb_ack_o 0.016755 -0.023387 0.249618 -2.354175 -2.981456 -2.186041 1.372629 -1.830224 -2.089299 -0.051136 -0.996178 -0.190182 -1.548243 1.244417 -0.258674 -0.667508 0.269401 -0.146016 0.107014 2.144796
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 -0.643317 -2.242100 1.466536 -2.326344 -2.130224 -0.379608 2.832958 -0.988207 1.091421 -2.616527 -1.527045 0.484150 1.723447 -0.088079 2.683004 0.795140 1.499546 1.673012 -0.523260 1.710503
wb_dma_de/reg_ld_desc_sel -0.687961 1.798569 6.294924 -0.223744 -0.663393 0.822630 -5.181155 0.837610 0.686577 -0.936166 -1.649425 2.754000 -3.182376 -0.353487 0.833773 1.079673 1.340353 1.848400 -4.075330 -0.495701
wb_dma_wb_mast/assign_2_mast_pt_out 0.102527 0.125829 -0.004501 -2.668128 -3.183784 -2.352679 1.292294 -1.846483 -2.224735 0.107292 -1.140961 -0.281956 -1.647090 1.620755 -0.256456 -0.856492 0.227768 -0.234884 0.131878 2.261979
wb_dma_de/assign_83_wr_ack 1.780405 2.538973 -1.115694 0.543020 -2.515965 0.784946 1.598323 -1.274183 0.025327 1.891224 -1.877302 3.110750 -3.351077 0.446717 -0.118271 1.651176 0.215424 -0.275096 -0.732314 -1.646088
wb_dma/wire_dma_done_all 1.964978 1.975700 -0.059788 0.365283 -1.965514 -1.324325 1.767670 -0.587745 2.764225 2.456200 -1.683030 1.671431 -2.555274 0.216672 1.004649 3.259940 -0.939940 -0.076215 -2.272013 -2.594625
assert_wb_dma_rf/input_ch0_am1 -0.219123 0.884175 -0.321932 -1.090779 -2.899488 0.098775 0.560559 -0.630004 -1.444832 -0.267229 -0.115243 -0.865070 1.040776 0.197639 -1.153130 -1.058466 1.088011 -0.241351 -1.321138 1.270674
wb_dma_ch_arb/reg_state 3.276758 -0.396326 -1.933167 -4.729109 0.594844 -1.008671 1.379219 -0.717053 0.620480 -3.410967 1.947191 0.038038 1.692233 -3.234612 3.905123 -1.770649 1.630084 -2.695049 -2.808297 1.491036
wb_dma_ch_sel/input_ch0_csr 2.287394 3.769177 -0.563311 -0.494129 -1.858816 0.933162 -2.848367 -0.286088 -2.098318 2.117286 2.597779 -2.101270 -1.185207 2.775838 -2.691389 0.046006 0.980319 -1.315894 -1.646212 -1.649974
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 0.581506 0.216081 0.066240 -0.434154 0.419821 -1.476794 3.295541 -1.346074 2.300740 1.061646 -0.453383 -1.321128 2.471306 -2.460928 -1.234952 -3.151487 -2.538137 0.294843 0.698853 -4.103542
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 3.282023 2.662019 -3.413670 -0.466435 0.394394 0.950626 -2.799439 3.012053 1.303475 -0.810024 0.907858 3.132889 -2.767934 0.943143 1.595086 1.875495 2.691478 -2.608407 -2.790376 -0.239439
wb_dma_ch_sel/assign_153_req_p0/expr_1 1.561834 -1.256250 2.568853 2.454371 0.672956 -2.420526 -0.286013 -0.794676 -0.515899 1.613922 -0.795363 0.014690 0.285769 -1.403974 0.488026 1.456765 -2.091058 -1.399649 -1.997313 -0.348528
wb_dma_wb_mast 1.612005 0.462340 -1.980301 -5.026392 -4.729336 -5.395653 1.696791 -2.481283 -4.850073 1.522475 -0.232701 -0.614026 -1.483086 4.748379 0.469841 -1.952780 -0.037185 -1.529064 -1.942909 2.747089
wb_dma_ch_sel/assign_124_valid 0.731073 0.692654 4.126300 1.966096 0.761680 -1.075332 -0.577442 -0.576726 1.147179 1.542404 -0.234125 0.491695 -0.516078 -2.051301 0.940671 1.226660 -1.496207 0.061232 -2.571482 -1.925209
wb_dma_de/always_18/stmt_1 0.700758 -4.334980 -2.422416 -1.034070 -0.028698 -4.332084 1.834585 -2.634796 -1.296979 2.084632 -1.450440 0.498376 1.937003 2.944914 1.377060 0.297268 -3.218568 -0.093709 -0.645717 0.338945
wb_dma_ch_rf/wire_ch_csr_dewe 4.194723 3.589267 -0.110355 -2.604728 1.794378 -2.524771 4.647018 1.939034 2.467035 1.678796 1.951590 0.934906 -4.412867 0.261181 2.936082 0.600336 0.501366 0.740000 -0.581397 -3.406384
wb_dma_ch_pri_enc/input_pri2 0.282078 -0.539420 1.640209 -0.480032 0.495202 0.023759 2.726320 -0.436248 1.562871 -0.740655 0.135800 0.247645 -0.017195 -1.412379 0.770152 0.596762 0.265191 1.438633 -0.158600 -1.506342
wb_dma_ch_pri_enc/input_pri3 0.262948 -0.542778 1.640054 -0.479589 0.491734 0.040777 2.694782 -0.466159 1.528353 -0.755286 0.135463 0.216654 -0.021669 -1.416215 0.716481 0.602580 0.227797 1.385552 -0.163810 -1.512030
wb_dma_ch_pri_enc/input_pri0 0.298499 -0.557019 1.586312 -0.485879 0.454619 0.030322 2.656544 -0.431599 1.511009 -0.746699 0.096867 0.238919 -0.021112 -1.428767 0.722781 0.591111 0.251967 1.370192 -0.128752 -1.491767
wb_dma_ch_pri_enc/input_pri1 0.190358 0.069176 0.594303 -0.505896 -0.152931 2.033426 2.509168 -1.185327 -1.077097 -1.252601 -0.041675 1.727468 -0.734388 -1.091657 -0.217961 -0.967267 1.424730 1.202489 1.077363 -0.600287
wb_dma_wb_if/input_slv_pt_in 0.046708 0.151555 -0.034411 -2.701452 -3.320372 -2.416459 1.239103 -1.852401 -2.176508 0.120718 -1.102698 -0.270045 -1.455004 1.718100 -0.190502 -0.877380 0.298896 -0.260873 -0.049923 2.299533
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -1.104338 -0.230000 1.628862 0.284074 1.752134 -0.672727 -0.446587 -0.133675 -0.113818 0.315968 1.141682 -1.620553 1.567398 -1.561979 -0.289616 -2.214078 -1.470203 0.408145 0.562586 -0.743214
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 2.134924 0.513005 2.568206 1.028841 2.341633 0.382133 0.817853 -1.164840 -0.761620 -0.173921 1.465479 2.622298 -0.339870 -4.103854 2.196848 -1.432121 -0.433086 0.088395 -1.020996 -1.689649
wb_dma/wire_de_adr1_we 0.940547 -1.852811 -1.356524 0.560828 0.036229 -1.341473 0.246660 -0.274614 -1.651366 0.108996 -0.511509 -0.407828 0.881827 0.472956 -0.307152 0.114103 -0.666241 -1.547070 0.292756 1.432431
wb_dma_ch_sel/assign_6_pri1 0.274158 0.046693 0.679690 -0.397115 -0.016241 2.065296 2.608692 -1.174049 -0.972404 -1.289567 0.017857 1.791806 -0.791183 -1.284772 -0.147903 -0.870861 1.421898 1.217163 1.072055 -0.752201
wb_dma_ch_rf/input_de_csr_we 4.265645 3.629614 -0.102013 -2.575038 1.880532 -2.607083 4.564405 1.970286 2.513959 1.731300 2.048069 0.949250 -4.445022 0.199102 3.048449 0.590716 0.423766 0.616750 -0.685602 -3.402634
wb_dma_ch_sel/assign_129_req_p0/expr_1 3.170111 0.309953 -1.608296 1.514963 -0.357195 -1.191241 -0.686858 -0.056057 0.367859 1.014261 -0.590899 1.367719 -2.372300 -1.006556 2.058632 4.106554 -0.644675 -3.123517 -2.184159 1.198313
wb_dma_rf/wire_csr 0.589799 -0.776269 -0.880365 -1.026224 -1.002901 0.334234 -1.745976 -0.812470 -1.760055 -0.076512 -0.384503 -0.573761 -1.014033 1.476007 -2.408905 -0.154832 -0.435551 1.102497 0.946010 -1.128844
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -1.154690 -0.227472 1.641463 0.303797 1.788474 -0.655826 -0.465742 -0.096302 -0.118739 0.291968 1.202407 -1.667834 1.622005 -1.615344 -0.268782 -2.234220 -1.484724 0.414664 0.583848 -0.756044
wb_dma_ch_sel/assign_147_req_p0 1.705429 -1.168525 2.700109 2.462234 0.772615 -2.446987 -0.302416 -0.806032 -0.445714 1.642119 -0.732219 0.121665 0.294312 -1.548330 0.644824 1.441021 -2.107004 -1.472187 -2.208528 -0.432945
wb_dma_ch_sel/always_37/if_1 -1.278140 3.793573 2.612308 -1.859957 -1.242283 1.947318 -4.252973 -0.669490 0.528559 -1.015256 -1.209285 -0.149189 -0.205919 -0.475174 0.149193 -2.859915 1.475966 -3.249049 -3.393830 1.959413
wb_dma_de/always_6/if_1/cond 3.257270 1.365080 -0.552329 4.198528 -0.507435 -1.602015 1.630604 -0.109522 1.497354 3.688788 -2.857925 1.042536 -1.415209 -1.232374 -2.390704 1.529342 -2.804453 -2.112752 0.139241 -3.875823
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 3.272520 2.771090 -3.111575 -0.568075 0.423448 0.907532 -2.855445 2.876041 1.451322 -0.740354 1.068900 3.048429 -2.381322 0.746445 1.599683 1.643713 2.629818 -2.433895 -3.015944 -0.578357
wb_dma_ch_rf/always_8/stmt_1 -2.106499 1.924747 2.618491 -0.938165 -2.650891 0.296751 -3.105703 -1.778451 -2.135417 0.459916 -4.493924 -0.529647 -2.371734 0.897292 -2.061759 -1.382001 -0.039531 -3.031042 -1.876941 3.602416
wb_dma_ch_sel/assign_108_valid 0.736718 0.685738 4.073612 1.818183 0.756677 -1.053917 -0.567402 -0.611321 1.105118 1.490777 -0.185990 0.512398 -0.488106 -2.093968 0.935289 1.101032 -1.471710 0.121511 -2.518644 -1.927888
wb_dma_ch_pri_enc/wire_pri9_out 0.287070 0.018054 0.703746 -0.356005 -0.026775 2.148865 2.708043 -1.201580 -1.026471 -1.323583 0.008431 1.882978 -0.811113 -1.337718 -0.151572 -0.873399 1.451017 1.243411 1.133708 -0.780425
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.874116 -0.547017 2.136588 -1.111863 -1.497845 -0.524813 2.771218 -1.287120 0.638850 -0.695232 -0.150446 0.002159 1.348920 -1.366988 2.495542 -0.026936 0.107531 1.842005 -0.202213 0.493323
wb_dma_ch_sel/wire_pri2 0.301330 -0.583362 1.607242 -0.433368 0.517249 0.031524 2.664397 -0.437580 1.512246 -0.712621 0.127829 0.254768 -0.011204 -1.430552 0.729616 0.609811 0.213298 1.368792 -0.114874 -1.506227
wb_dma_ch_sel/wire_pri3 0.249388 -0.522107 1.586803 -0.524001 0.433546 0.040381 2.660676 -0.446640 1.533732 -0.758291 0.108756 0.230939 -0.012870 -1.391107 0.729977 0.588350 0.242578 1.413585 -0.169247 -1.469310
wb_dma_ch_sel/wire_pri0 3.351606 0.089719 1.973435 0.779145 1.275458 -0.931562 1.495691 -0.272670 1.867438 0.044359 0.461763 2.798925 -1.221942 -2.880898 3.398237 2.351805 -0.111888 -0.046061 -2.676525 -1.783301
wb_dma_ch_sel/wire_pri1 0.305537 0.007730 0.656435 -0.365280 -0.027941 2.068805 2.584166 -1.173180 -0.996817 -1.247148 -0.011611 1.803364 -0.784870 -1.302139 -0.192971 -0.887847 1.408136 1.168947 1.084354 -0.714309
wb_dma_de/always_4/if_1/if_1/cond/expr_1 1.904916 0.914113 2.592536 1.782225 -0.871808 -0.418250 -0.087879 -0.472620 1.250213 1.295192 -1.360166 2.193254 -2.128831 -0.698706 1.201044 3.506430 -0.083084 -0.307074 -3.068003 -1.249807
wb_dma_rf/input_ptr_set 0.253594 -0.517398 1.528792 -0.471799 0.461511 0.033780 2.585532 -0.435477 1.449296 -0.734455 0.134570 0.223068 -0.006007 -1.359339 0.707428 0.564748 0.251572 1.358668 -0.120448 -1.442594
wb_dma_rf/always_2/if_1/if_1 1.580865 2.257196 4.944535 0.004437 -0.854409 -0.210147 -1.572656 -0.528287 -4.873143 1.645293 -1.084533 -0.315740 -2.140611 0.193481 -3.303803 -3.059048 0.665389 1.105879 -0.641922 -0.215131
wb_dma_de/assign_77_read_hold 0.018088 0.581342 -0.884036 0.102314 -0.481775 2.148079 0.055580 -0.762847 -2.542251 -0.607980 -0.115111 1.662140 -0.825532 0.045602 -0.936355 -1.448483 1.214240 -0.121931 1.351089 0.709193
wb_dma_wb_slv/always_5/stmt_1 3.021005 -2.067088 0.208210 4.725482 4.308502 -3.289199 -0.856945 0.943697 -2.184684 2.049248 1.018973 -0.515684 0.952398 -3.162086 0.172620 -0.533892 -3.719893 -3.028763 1.140251 -0.088682
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 0.208760 0.076252 0.707278 -0.466076 -0.103353 2.003878 2.538348 -1.190858 -0.988572 -1.276475 -0.013224 1.746017 -0.754460 -1.223146 -0.141375 -0.932356 1.394054 1.196129 1.001606 -0.677410
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 3.772177 1.150681 -0.765458 0.121656 1.759486 -0.494848 0.678263 0.335429 2.587157 -0.323152 1.661554 2.436280 -2.149322 -3.732113 4.643694 2.908133 -0.091830 -1.359381 -2.197022 -0.758679
wb_dma_ch_rf/always_27/stmt_1 2.505133 1.091667 0.835491 0.292142 -0.487411 0.175621 1.017383 -2.190378 -0.843979 0.896530 -0.684918 0.137835 0.553036 -1.438852 -3.434760 -1.792831 -0.140537 -2.361697 -2.856748 -2.888301
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -1.000541 4.309625 -6.774313 -6.916066 -6.594307 -0.917355 -2.792783 -1.948975 -3.069218 0.881895 -1.574402 0.135615 -3.982176 3.779677 2.785177 -1.968308 -0.536931 -1.460868 0.089337 5.694102
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 0.456731 0.298102 -0.012862 -0.605286 0.474773 -1.519072 3.483330 -1.319921 2.438411 1.109915 -0.391448 -1.413543 2.409091 -2.421227 -1.170974 -3.090770 -2.555893 0.424954 0.814609 -4.199513
wb_dma_ch_sel/wire_valid -0.286750 -1.381544 -1.150994 -4.968309 0.379867 0.228144 -4.114451 -3.793572 -0.363752 -1.380869 0.142994 0.969664 -0.284776 2.434618 1.508052 -1.986916 -1.412438 -1.126486 -2.550436 -0.761399
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.034010 0.563991 -0.920599 0.047225 -0.518867 2.079696 -0.025422 -0.741601 -2.557212 -0.561734 -0.141110 1.569030 -0.785254 0.146035 -0.907545 -1.474419 1.228725 -0.182681 1.260142 0.784624
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 0.301546 -0.546871 1.682049 -0.459389 0.526682 0.013926 2.722743 -0.462096 1.578657 -0.763123 0.130797 0.231572 -0.026332 -1.481441 0.771694 0.635765 0.247188 1.410036 -0.146563 -1.542762
wb_dma_de/wire_chunk_cnt_is_0_d 1.837494 1.498464 1.601030 1.842108 -1.377625 1.673840 -0.133490 -1.143765 -1.317366 0.720807 -1.482856 3.758630 -2.921974 -0.523933 0.271564 1.902144 1.139105 -0.475323 -1.748633 -0.480179
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 -0.887997 -0.565219 2.114036 -1.150258 -1.454813 -0.462202 2.707438 -1.267964 0.615631 -0.726755 -0.107250 -0.001089 1.338933 -1.310510 2.477365 -0.045016 0.157258 1.836178 -0.233201 0.478491
wb_dma_ch_sel/assign_109_valid 0.611977 0.740947 4.193286 2.123348 0.691507 -1.023236 -0.681956 -0.535054 1.046596 1.616240 -0.344912 0.415651 -0.613465 -2.015137 0.692937 1.262931 -1.529121 0.047683 -2.396441 -1.918422
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 0.209123 0.051302 0.583260 -0.461208 -0.127396 2.079402 2.512474 -1.164476 -1.090706 -1.254561 -0.015814 1.787230 -0.763459 -1.174696 -0.191064 -0.926072 1.434233 1.182077 1.102456 -0.645302
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 3.384027 -1.173479 2.205647 5.823142 3.286545 -3.948718 -0.485317 1.553339 -3.525212 2.889318 -0.606693 -0.708219 1.680581 -4.027215 -1.126114 -1.915339 -3.085692 -3.255099 0.612776 1.299610
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.426503 -0.238937 -2.052357 1.104205 2.752370 -2.429178 -1.984675 0.258700 -0.506021 0.819883 2.102661 0.361835 0.104177 -3.229041 3.331361 0.368549 -2.317841 -3.746060 -1.419536 1.241501
wb_dma_de/assign_75_mast1_dout 1.177145 2.387084 -3.937544 -1.193474 0.477354 -1.399256 3.030727 2.016193 1.717794 1.833598 0.902076 -0.285530 -1.905531 1.655819 0.178205 -0.570876 -0.504438 0.151504 2.226024 -2.328901
wb_dma/constraint_csr -1.466617 0.746124 0.656467 1.041849 -2.110933 0.552827 -1.486045 -0.135120 -0.543355 1.190661 -1.856387 -0.591170 -0.918647 2.129799 -2.214935 1.185259 0.099245 -0.204184 -0.316466 0.512092
wb_dma_ch_rf/always_5/if_1 -1.621361 0.924239 -0.478932 -1.759279 -2.362182 -0.817255 0.384236 -0.406637 -0.134530 0.730968 -0.512916 -0.511340 1.267242 2.044757 0.418340 -1.038436 0.759327 -0.106800 -0.411446 1.846438
wb_dma_ch_pri_enc/wire_pri21_out 0.250705 0.027971 0.675306 -0.446154 -0.059983 2.070511 2.635168 -1.157138 -0.981819 -1.265844 -0.004155 1.757834 -0.761093 -1.268763 -0.160844 -0.913326 1.403177 1.231252 1.113151 -0.711904
wb_dma_ch_sel/assign_157_req_p0 1.496591 -1.121110 2.797009 2.264669 0.631816 -2.265491 -0.193429 -0.939682 -0.503770 1.544400 -0.739405 0.015006 0.332516 -1.561852 0.428523 1.183659 -2.044500 -1.272981 -2.116032 -0.557976
wb_dma_wb_mast/assign_1/expr_1 2.728379 2.128484 -8.417321 -1.053575 0.784850 -0.297735 2.612695 1.600356 -1.507516 1.060486 1.557413 0.659492 -2.711169 0.879157 0.333097 -1.278417 -0.113690 -2.787685 4.088486 0.573788
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.018073 0.434266 1.993205 1.438996 2.393782 -1.658582 -1.622448 -0.097853 0.291124 1.048372 1.486091 0.973279 0.380502 -3.048987 2.484188 -0.429563 -1.797760 -1.082378 -2.230750 -1.104557
wb_dma_de/reg_mast1_adr -1.210458 0.687661 -0.621085 -3.005744 0.505042 1.378220 -2.283086 -0.758660 1.404945 -2.963330 1.579342 -1.511453 0.828290 -4.937603 -0.549962 -2.159195 0.147707 -0.920641 -1.899292 -0.276358
wb_dma/wire_dma_err 2.185112 0.465919 2.619512 1.162504 2.422262 0.385586 0.763254 -1.119617 -0.823155 -0.122901 1.486622 2.624867 -0.322962 -4.201763 2.231495 -1.431278 -0.461131 0.048238 -1.008070 -1.717544
wb_dma_ch_sel/assign_141_req_p0/expr_1 1.570098 -1.159959 2.662902 2.373809 0.576405 -2.394627 -0.361035 -0.892799 -0.537064 1.641263 -0.813990 0.034455 0.360085 -1.419404 0.486343 1.377614 -2.078472 -1.468114 -2.210071 -0.351164
wb_dma_ch_sel/input_ch2_csr -0.091005 2.665793 -1.623507 -0.786322 -1.872129 -0.838059 -0.499105 -1.513656 -0.448810 3.894270 2.087684 -1.507856 1.616261 5.064610 -0.068005 -0.271613 -0.446844 -1.214601 -2.625517 -0.833189
wb_dma_ch_rf/assign_13_ch_txsz_we 3.088326 -0.085309 -0.903443 0.078059 -2.943623 -1.074514 1.600024 -0.945317 2.928446 0.511699 -4.173271 2.334379 -0.497795 0.699631 -0.229897 2.548499 -0.021184 -1.469229 -2.685234 -1.961414
wb_dma_ch_sel/assign_130_req_p0 3.264477 0.265618 -1.654597 1.369384 -0.401518 -1.271621 -0.609011 -0.154510 0.374645 0.958835 -0.569159 1.404982 -2.234920 -1.125044 2.122092 4.063014 -0.652237 -3.169623 -2.247939 1.175111
wb_dma_ch_arb/always_1/if_1/stmt_2 3.181222 -0.317019 -1.936844 -4.789267 0.565931 -1.136498 1.008209 -0.693537 0.491558 -3.316787 2.012312 -0.087722 1.738053 -3.107803 4.185255 -1.808095 1.578189 -2.797491 -2.950346 1.801326
wb_dma_ch_sel/assign_106_valid 0.641387 0.750202 4.197963 1.858156 0.624302 -1.039694 -0.589783 -0.676374 1.143343 1.559714 -0.302079 0.456408 -0.538675 -1.988316 0.844958 1.191034 -1.461436 0.095509 -2.592032 -1.946833
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 0.108825 0.892766 0.776708 3.269402 -0.923537 -0.019080 -2.006178 0.612213 -0.879571 2.077158 -1.713946 -0.016285 -1.891827 0.914762 -2.067783 2.193451 -0.771971 -1.217519 -0.072553 0.306823
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 0.267912 -0.548066 1.641543 -0.528612 0.480560 -0.001677 2.698060 -0.449629 1.526734 -0.733906 0.119440 0.233656 -0.005966 -1.408645 0.754226 0.582582 0.240936 1.424291 -0.173241 -1.498280
wb_dma_ch_rf/always_10/if_1/if_1/block_1 2.242751 0.455743 2.657111 1.130804 2.436581 0.380337 0.950157 -1.132494 -0.677270 -0.145584 1.463913 2.650831 -0.403159 -4.227283 2.259798 -1.299835 -0.431884 0.124119 -1.000362 -1.786646
wb_dma_ch_rf/always_11/if_1/if_1 3.428804 0.719958 1.037328 0.911228 0.735491 1.030792 1.373327 -0.993917 -0.671028 -0.393595 0.349644 4.390110 -2.016221 -2.772489 2.547245 0.861158 1.013761 -0.354328 -1.513209 -1.035042
wb_dma_wb_if/wire_slv_adr 3.326920 3.303455 -2.036036 -0.164720 -2.372594 -0.171811 -4.986935 1.512517 -4.000244 1.227720 -1.002359 -0.342030 0.999207 3.864422 -1.423976 -4.650181 0.822118 -3.448973 0.487195 2.237271
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -1.413400 1.116566 0.426733 0.773927 2.452064 0.352379 -0.846132 1.076146 0.404385 1.491844 1.718737 0.768482 -2.144892 1.853302 0.901170 0.567841 -0.416248 -0.277622 0.316561 -0.990138
wb_dma_ch_sel/input_ch1_csr -0.132213 2.636439 -1.465486 -0.950940 -1.964830 -0.767284 -0.376449 -1.653459 -0.277563 3.815727 2.220691 -1.513042 1.641519 5.079386 0.059712 -0.155642 -0.402153 -0.999655 -2.770913 -0.945118
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.019683 0.572435 -0.920101 0.051924 -0.534204 2.120856 -0.005055 -0.715474 -2.550147 -0.606339 -0.143040 1.606321 -0.792732 0.146316 -0.963368 -1.473754 1.226976 -0.130250 1.290984 0.783189
wb_dma/wire_pt1_sel_i 1.804095 3.334931 -6.669721 -1.614032 1.358762 -1.079844 2.410688 2.751483 2.621905 1.614807 2.261401 -0.619506 -2.846843 0.470009 1.560968 0.166575 -0.674272 -1.185181 2.803900 -1.545946
wb_dma_ch_sel/always_47/case_1/stmt_1 -0.059926 -0.391805 -0.051853 0.306203 0.033209 1.516193 -0.440396 -0.521872 1.686517 -1.197539 0.640764 0.016944 1.741737 -1.551847 -1.417263 0.711436 0.946316 -0.575774 -2.478116 -1.579687
wb_dma/wire_pt1_sel_o -0.822625 1.670674 -2.243517 -2.903544 -5.168250 2.027426 -0.648917 -2.426781 -2.791437 0.425345 -0.604021 0.968673 -0.344362 2.504522 0.993838 -1.090472 0.009513 -0.153919 -1.377097 1.897415
wb_dma_ch_sel/assign_127_req_p0/expr_1 3.538866 0.125957 1.980266 0.862556 1.284383 -0.998465 1.337422 -0.313549 1.865653 0.130827 0.508562 2.937253 -1.296557 -2.980814 3.541960 2.405874 -0.147383 -0.193321 -2.897610 -1.821485
wb_dma_ch_pri_enc/inst_u16 0.221646 0.033099 0.698856 -0.412588 -0.086044 2.025634 2.552150 -1.170905 -0.954057 -1.254130 -0.038701 1.726244 -0.744386 -1.209027 -0.181755 -0.859366 1.380925 1.213914 1.048908 -0.722199
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 0.245872 0.042013 0.699150 -0.486532 -0.104268 2.009998 2.599809 -1.187896 -0.968064 -1.260384 -0.045904 1.734454 -0.747440 -1.178470 -0.144636 -0.898864 1.396378 1.226232 1.048629 -0.731405
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 1.031090 -3.813432 -1.861517 -0.651080 -0.583575 -1.049616 0.674112 -0.019173 -1.002071 -2.145778 -1.831548 0.079436 1.363855 1.470094 -0.006828 1.088182 0.866283 -1.431367 0.166756 2.743854
wb_dma_ch_sel/assign_116_valid 0.795132 0.810345 3.997165 2.001892 0.593766 -1.090883 -0.716573 -0.561808 1.123009 1.654780 -0.367015 0.591027 -0.679510 -1.908415 0.842337 1.369215 -1.475123 -0.033173 -2.626995 -1.867954
wb_dma_ch_pri_enc/inst_u10 0.284172 0.072480 0.657129 -0.406802 -0.044688 2.034372 2.537176 -1.151198 -1.024367 -1.256893 0.046092 1.802683 -0.718567 -1.296348 -0.115325 -0.868992 1.406773 1.127044 1.028721 -0.707732
assert_wb_dma_rf/input_ch0_txsz 0.049081 -0.933320 -0.758755 0.402795 -2.493999 -0.333763 1.975776 -0.165889 -0.622152 0.182466 -2.152975 0.514306 1.736000 1.774183 -1.323557 -0.805304 0.373351 -0.744995 -0.097385 0.354257
assert_wb_dma_rf -0.044770 0.097314 -0.850913 -0.620752 -4.891679 -0.224136 2.169284 -0.763968 -1.921644 -0.031109 -2.054210 -0.206488 2.440637 1.782266 -2.146728 -1.724000 1.350116 -1.163943 -1.538258 1.536740
wb_dma_ch_rf/reg_ch_am0_r -1.479143 1.100022 0.372169 0.748541 2.425557 0.358698 -0.740196 1.020990 0.369010 1.453049 1.701371 0.798319 -2.167319 1.861563 0.911083 0.569303 -0.396871 -0.338929 0.322021 -0.964859
wb_dma_ch_rf/always_4/if_1 -0.940536 1.291119 0.061316 -4.140951 -5.151635 -1.203184 -0.531535 -0.601675 0.051577 0.830235 -1.087708 -1.404858 1.263302 5.604507 -0.143358 -0.817100 1.428784 1.704921 -0.755958 0.848035
wb_dma_de/always_4/if_1/if_1/stmt_1 1.883142 0.941624 2.504456 1.800588 -0.935923 -0.361758 -0.155261 -0.449984 1.223271 1.340235 -1.383980 2.174467 -2.199159 -0.618925 1.096831 3.495144 -0.054292 -0.370125 -3.029963 -1.247625
wb_dma_de/always_14/stmt_1/expr_1 2.248083 0.479090 2.605296 1.107907 2.355356 0.445691 0.988247 -1.166348 -0.743575 -0.199883 1.447834 2.728048 -0.478589 -4.243051 2.159123 -1.287290 -0.399486 0.121480 -0.976650 -1.768656
wb_dma_de/wire_use_ed 4.814401 4.951311 4.214469 1.246029 4.527907 -1.347459 -1.437567 4.391009 1.662459 2.422673 4.233092 2.245773 -3.372026 1.424754 4.448377 0.996631 1.717494 0.254654 -3.325035 -3.129784
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -0.085396 0.622732 1.309251 -2.807620 -1.943629 0.124145 -3.183245 -2.395951 -3.145265 -0.563247 -2.995089 -0.499824 -2.447584 0.496994 -2.398630 -2.486191 -0.412013 -1.629979 -0.823532 1.727257
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.327244 0.031309 0.707822 -0.366187 0.006654 2.079514 2.654495 -1.187898 -0.998728 -1.286415 0.019481 1.864465 -0.777848 -1.362182 -0.094640 -0.875109 1.437279 1.209740 1.024858 -0.776409
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.051652 0.440025 1.943885 1.417039 2.369704 -1.631377 -1.644213 -0.047263 0.321373 1.063895 1.461171 1.028062 0.303088 -2.989940 2.488307 -0.337023 -1.770810 -1.048411 -2.237519 -1.072254
wb_dma_ch_sel/always_7/stmt_1/expr_1 0.338959 0.544177 -1.135766 -1.929679 -0.687159 -0.903533 4.555038 -0.583162 3.066800 0.478409 -0.215034 -0.293123 -0.403525 -0.461269 0.581239 0.369507 -0.633296 1.666230 0.678174 -2.870144
wb_dma_ch_sel/input_nd_i 3.449384 0.083943 2.065379 0.856649 1.309273 -0.964103 1.496049 -0.343501 1.949859 0.058165 0.473183 2.876374 -1.267726 -3.047190 3.486723 2.386057 -0.183135 -0.109759 -2.809047 -1.845192
assert_wb_dma_ch_sel/input_req_i 0.272854 -0.610522 1.678315 -0.479543 0.526402 0.078076 2.836868 -0.465232 1.559219 -0.810627 0.146153 0.272671 -0.039945 -1.540046 0.763053 0.600287 0.267339 1.472286 -0.094793 -1.552690
wb_dma_ch_rf/reg_ch_rl -2.650785 0.592433 2.189053 1.266575 -0.562507 -0.069691 -1.979655 -0.282017 -0.665802 1.465281 -0.779221 -2.247309 0.564323 0.797408 -2.506667 -0.908404 -1.307106 0.183939 0.198065 -0.132083
wb_dma_de/reg_paused 0.629037 -0.714062 -0.865036 -1.184021 -1.051512 0.275573 -1.858119 -0.844960 -1.729241 -0.070200 -0.415289 -0.533166 -0.989756 1.515815 -2.349474 -0.185834 -0.437252 1.069260 0.791115 -1.179771
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 1.941925 2.419002 -0.855247 0.719743 -2.237213 0.731287 1.586822 -1.218551 0.142267 1.880922 -1.805919 3.208238 -3.327833 0.169692 0.001726 1.778499 0.135778 -0.319222 -0.886355 -1.837348
wb_dma_wb_if/wire_mast_drdy 1.360648 -1.144927 -1.294801 -1.832749 0.791044 -3.042716 3.721127 -3.348877 0.764299 2.653812 -0.001934 2.773740 0.333517 -0.351386 3.338026 -1.200104 -3.493002 1.856234 -0.754501 -3.322142
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -0.849335 -0.807314 3.158990 -0.119730 2.173908 -0.639225 2.089989 -0.557313 1.362753 -0.417962 1.267216 -1.398984 1.575259 -2.878759 0.498778 -1.570119 -1.226483 1.692911 0.389748 -2.127882
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 0.328196 0.491781 -1.071625 -1.854895 -0.624892 -0.948739 4.501457 -0.539792 3.024293 0.454570 -0.205497 -0.340637 -0.387074 -0.464723 0.622671 0.384133 -0.684751 1.620286 0.657124 -2.828690
wb_dma_ch_sel/assign_100_valid/expr_1 -0.039524 -1.775932 0.061517 -0.490304 -0.974785 -2.023028 -4.271436 -1.533904 1.996617 0.560457 -0.632452 1.570341 5.037972 1.708936 3.167731 -0.079118 -1.355227 -1.765326 -6.091290 0.027580
wb_dma_wb_if/inst_u1 -0.167630 1.533669 -2.351134 -4.710601 -4.469009 -0.730789 -1.551883 -1.099080 -2.375103 0.744957 -1.205595 0.025050 0.569168 4.576336 0.825466 -3.363863 0.028399 -0.388859 -1.109252 2.775622
wb_dma_wb_if/inst_u0 1.829347 0.253282 -2.206147 -4.833953 -4.224103 -5.459354 1.667123 -2.587800 -5.039451 1.709694 -0.277608 -0.327048 -1.672878 4.653029 0.515554 -2.141525 -0.393833 -1.555415 -1.571019 2.553391
wb_dma_ch_sel -0.815831 1.165669 0.155672 -3.774881 -2.477381 -0.870651 -2.980243 -2.609105 -1.849069 1.013266 -0.985407 -1.219326 -0.596042 3.719368 0.049911 -1.515068 -0.421970 -1.843354 -2.663345 1.669209
wb_dma_rf/input_de_csr_we 4.121500 3.547551 -0.069359 -2.487438 1.850958 -2.544785 4.546732 1.951728 2.492226 1.658077 1.965194 0.852409 -4.303757 0.156098 2.921450 0.506998 0.375198 0.701241 -0.577319 -3.394460
wb_dma_rf/wire_ch0_adr0 -0.792225 2.631997 2.517511 2.293505 2.434019 -0.587246 -4.201795 1.775079 0.798484 2.818305 3.123656 -0.773095 3.225535 2.247305 1.695231 -2.409400 -0.912270 -0.767576 -1.986826 -1.402450
wb_dma_rf/wire_ch0_adr1 1.023765 -2.529268 -1.912101 0.603257 -2.748842 -1.560703 2.299220 -0.572659 -2.268218 0.276954 -2.651108 0.168447 2.315734 2.373216 -1.670058 -0.640001 -0.088734 -2.089024 0.079601 1.639500
wb_dma_de/always_9/stmt_1/expr_1 1.674989 2.495149 -1.634362 0.803538 -2.409602 -1.295403 -0.815575 -0.151385 1.182391 3.091054 -1.770912 1.445508 -2.596010 1.592036 0.220660 2.570248 -1.107394 -1.384400 -2.018996 -1.117830
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.256610 0.056261 0.654375 -0.349488 -0.013227 2.163329 2.606152 -1.173163 -1.074648 -1.341568 -0.012099 1.902864 -0.800094 -1.360232 -0.195900 -0.903645 1.498995 1.213373 1.136241 -0.669248
wb_dma_wb_slv/input_wb_cyc_i 0.230744 2.446665 -5.321630 -2.090860 -4.298498 -2.683496 -0.958930 -0.233722 -1.871623 2.641681 -0.701169 -1.504983 -1.359550 1.152438 2.155794 -0.271201 -2.855840 -1.802998 0.322899 3.907077
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 -0.829842 -0.516357 2.058799 -1.058147 -1.400408 -0.446253 2.653611 -1.207102 0.593646 -0.657681 -0.129831 0.041680 1.281880 -1.260386 2.341100 -0.050053 0.138785 1.763261 -0.228558 0.413584
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 0.402633 -1.141034 3.097428 -3.811112 0.274158 0.072534 3.573600 0.042051 1.395480 -3.054471 -0.321527 -0.605824 -0.993787 0.818604 0.767111 0.531373 2.820114 2.154194 -0.701543 -0.017940
wb_dma_de/reg_tsz_cnt 3.120672 0.337172 -1.880671 0.301150 -3.248081 0.739515 1.558977 -1.550135 0.607117 0.008701 -4.230268 3.771414 -1.113116 0.690097 -1.000585 1.168508 0.957844 -1.711613 -1.377106 -1.267660
wb_dma_ch_sel/reg_ndr 3.474345 0.152082 1.981886 0.775572 1.256305 -0.987339 1.375028 -0.367573 1.872838 0.065702 0.501779 2.901584 -1.216250 -2.963797 3.507409 2.348611 -0.147678 -0.179492 -2.911790 -1.807086
wb_dma_de/assign_83_wr_ack/expr_1 1.916896 2.497454 -1.011654 0.509105 -2.453092 0.646703 1.619316 -1.267182 0.235131 1.973775 -1.789919 3.175284 -3.269764 0.351047 0.111751 1.751986 0.166701 -0.354492 -1.008762 -1.798158
wb_dma_de/reg_de_txsz_we 1.874969 1.354025 -0.364407 3.026671 -0.085138 -1.633499 2.132914 0.657288 2.005729 3.326286 -1.580177 0.457074 -2.652736 -0.433939 -0.846035 2.928587 -2.229607 -0.506212 0.595113 -3.033071
wb_dma_ch_rf/reg_pointer_sr -1.629722 0.883003 -0.438216 -1.665370 -2.329419 -0.775673 0.428046 -0.405137 -0.058438 0.698366 -0.510894 -0.501396 1.270964 1.988841 0.423512 -0.940831 0.751862 -0.080941 -0.446268 1.795100
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 0.249989 -0.544449 1.606666 -0.503249 0.470123 0.050906 2.660525 -0.434318 1.519155 -0.722553 0.134223 0.227301 0.015381 -1.406746 0.746925 0.593219 0.234979 1.405038 -0.172296 -1.474550
wb_dma_rf/input_de_adr1_we 1.044204 -1.952219 -1.369781 0.536301 -0.028633 -1.401376 0.332097 -0.337944 -1.760552 0.080771 -0.557178 -0.394898 0.865845 0.490429 -0.369089 0.114350 -0.682612 -1.606190 0.300140 1.486377
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 2.532319 4.299920 -2.546076 -0.896223 0.355645 2.029844 -3.132386 3.212028 2.775625 -0.775383 1.332511 3.301670 -3.325235 0.408014 1.759365 1.592641 3.075738 -1.348210 -2.831001 -1.525947
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.262183 0.053772 0.666461 -0.389028 -0.063889 2.126433 2.621517 -1.199288 -1.055697 -1.274007 0.002592 1.865392 -0.763056 -1.279838 -0.152859 -0.899018 1.429482 1.229584 1.110443 -0.727085
wb_dma_ch_sel/always_43/case_1/cond 3.093100 0.448005 -1.795961 0.225408 -3.212177 0.866884 1.456025 -1.557250 0.475331 -0.014583 -4.097917 3.779506 -1.137723 0.649313 -0.976582 0.999518 1.066866 -1.765124 -1.412167 -1.177172
wb_dma_ch_rf/reg_ch_adr0_r -2.648118 2.686203 3.212437 -1.074021 -0.653674 -0.650388 -5.206884 0.563589 -0.406412 0.799486 2.010104 -0.771266 3.143351 1.157370 3.146324 -3.958457 -0.246033 -0.007029 -2.637879 1.403610
wb_dma_ch_pri_enc/input_valid 0.018134 0.517752 -0.833190 0.187422 -0.424633 2.072364 0.128968 -0.729017 -2.422165 -0.587532 -0.098111 1.588559 -0.816096 -0.070527 -0.905785 -1.336659 1.149651 -0.084532 1.291023 0.600326
wb_dma_ch_pri_enc/reg_pri_out1 0.273275 0.032177 0.701335 -0.408478 -0.009826 2.115554 2.672445 -1.197757 -1.044810 -1.301313 -0.007366 1.837410 -0.789888 -1.303210 -0.175947 -0.904093 1.417877 1.210311 1.119351 -0.743798
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -0.336117 -2.354623 -1.117516 -1.656277 -0.130019 -2.975847 1.388267 -2.335036 0.320437 2.074391 -0.977974 0.857718 1.110418 2.673394 1.643028 0.078076 -2.581934 1.422406 -1.045418 -1.045419
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -1.119589 -0.217646 1.623087 0.281805 1.736999 -0.683751 -0.416416 -0.132809 -0.125449 0.303444 1.170840 -1.670455 1.581397 -1.535233 -0.289180 -2.237054 -1.514910 0.395492 0.581645 -0.790135
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 0.019938 1.272105 2.121149 -2.093005 0.439009 -0.174761 0.585724 0.254069 -0.710028 -0.164708 0.809117 -1.213610 -1.548083 1.144773 -0.229826 -0.974270 1.096049 0.805234 -0.368720 0.099746
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.421898 -0.326650 -2.199015 1.207366 2.870131 -2.466655 -2.113312 0.388612 -0.560481 0.740402 2.236873 0.273875 0.163453 -3.292718 3.452184 0.401448 -2.323803 -3.846231 -1.345643 1.412741
wb_dma_ch_sel/input_req_i 0.660893 1.417565 1.813837 -2.511553 0.798231 -1.599521 3.824172 -1.036540 1.680759 0.828687 0.307637 -2.382064 0.989293 -1.211021 -1.430830 -3.947194 -1.355104 0.965790 0.347723 -3.936698
wb_dma_rf/assign_4_dma_abort/expr_1 2.266966 0.535531 2.522079 1.044003 2.278641 0.380052 0.750294 -1.158679 -0.780384 -0.120116 1.449225 2.757313 -0.425053 -4.058444 2.260043 -1.267282 -0.396322 0.018207 -1.098731 -1.675987
wb_dma_rf/always_1/case_1/stmt_8 0.934370 2.502644 2.731844 1.504394 -1.474950 1.213827 -4.317762 1.132331 -0.489925 0.399906 -0.486029 1.586038 -0.290058 0.112247 -0.431426 -0.009111 1.347005 1.605287 -2.180705 -0.170893
wb_dma_ch_rf/wire_ptr_inv 0.300026 -2.384387 1.065200 -1.785631 -0.228696 0.270737 2.894959 -0.194848 2.103251 -2.898164 -1.209224 0.627584 0.533087 -0.227380 1.040377 1.464860 1.710771 1.398119 -0.404297 -0.120534
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 1.599791 0.607899 -1.040956 1.970033 1.028171 1.379395 -0.286190 -0.054859 -2.654828 0.411789 0.152734 2.518668 -1.360087 -0.766048 -0.298291 -0.948084 0.337632 -1.110073 1.290487 0.059692
wb_dma_ch_sel/assign_138_req_p0 1.650874 -1.266946 2.699684 2.431406 0.691559 -2.365896 -0.231319 -0.928073 -0.474980 1.542672 -0.783808 0.130526 0.275881 -1.646371 0.532603 1.440553 -2.075015 -1.407257 -2.188046 -0.429995
wb_dma_rf/always_1/case_1/stmt_1 0.487819 -0.786755 -0.991870 -1.269431 -1.054711 0.249609 -1.730987 -0.754263 -1.664075 -0.156302 -0.278747 -0.656092 -0.832796 1.549549 -2.259432 -0.218243 -0.358579 1.129360 0.958606 -1.025465
wb_dma_rf/always_1/case_1/stmt_6 -1.083170 2.094683 -1.260001 -0.612957 -0.379463 -0.236395 -5.188332 0.823381 -2.839162 0.096955 -2.667087 -0.454566 -1.321918 -0.715371 -0.016784 -2.264289 0.119212 -1.149915 1.050066 5.774484
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.357486 -0.166327 -2.021958 1.191643 2.806185 -2.474898 -2.123640 0.351792 -0.515162 0.798981 2.156661 0.254689 0.153949 -3.303151 3.331218 0.280456 -2.306468 -3.786067 -1.388709 1.260262
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 0.257904 -0.587275 1.612502 -0.519842 0.471685 0.024159 2.737460 -0.475316 1.570030 -0.747454 0.116022 0.227921 0.014044 -1.437405 0.762867 0.597858 0.264715 1.405365 -0.113749 -1.530539
wb_dma_ch_sel/always_43/case_1 3.117596 0.350596 -1.536108 0.341655 -3.157801 0.989233 1.723463 -1.671749 0.621800 -0.058249 -4.254479 3.922138 -1.258332 0.455380 -1.046782 1.188034 1.065725 -1.583714 -1.449267 -1.427332
wb_dma_ch_sel/assign_9_pri2 0.243938 -0.565754 1.654312 -0.522387 0.489569 0.005637 2.671374 -0.466614 1.523490 -0.716864 0.118677 0.210676 0.028805 -1.375004 0.777300 0.604998 0.240931 1.411719 -0.149733 -1.483503
wb_dma_pri_enc_sub/always_1/case_1 0.265669 0.025137 0.706971 -0.411735 -0.048745 2.121561 2.685428 -1.177226 -1.014706 -1.299588 -0.019297 1.839151 -0.819026 -1.296747 -0.188002 -0.893495 1.460161 1.278039 1.136125 -0.765709
wb_dma_rf/always_2/if_1 1.427125 2.115702 4.956244 -0.172946 -0.964576 -0.101915 -1.433357 -0.544781 -4.680622 1.418568 -1.150706 -0.370940 -2.092356 0.203452 -3.297580 -2.891108 0.776129 1.250132 -0.641600 -0.156950
wb_dma/wire_dma_abort 2.155774 0.440321 2.640594 1.081165 2.386861 0.477270 0.982046 -1.189493 -0.801421 -0.209069 1.465262 2.652022 -0.415722 -4.255787 2.112618 -1.361428 -0.379318 0.170553 -0.864700 -1.778387
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 0.487114 0.170864 0.104406 -0.497949 0.578572 -1.547572 3.489416 -1.352599 2.522087 1.104382 -0.347103 -1.454645 2.560092 -2.590616 -1.204606 -3.206750 -2.671411 0.421802 0.785494 -4.335592
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.784307 -0.536501 2.081551 -1.105398 -1.431654 -0.535245 2.651929 -1.227875 0.653954 -0.633583 -0.144082 0.019268 1.308315 -1.284253 2.409732 -0.044548 0.097091 1.726019 -0.284536 0.407394
wb_dma_wb_if/input_wb_stb_i 3.053278 -1.994125 0.225516 4.774438 4.317240 -3.298667 -0.877524 0.951114 -2.174811 2.124972 0.998844 -0.466526 0.924733 -3.168687 0.150807 -0.594511 -3.752472 -3.039500 1.136304 -0.146681
wb_dma_rf/input_de_txsz 1.928634 1.947635 -0.098344 0.437470 -1.912860 -1.285389 1.599335 -0.551053 2.644271 2.418594 -1.680998 1.650313 -2.568558 0.176186 0.960113 3.229309 -0.932732 -0.108660 -2.158296 -2.494557
wb_dma_ch_pri_enc/wire_pri3_out 0.222463 0.030394 0.676018 -0.473482 -0.096182 1.987471 2.608648 -1.173672 -0.964432 -1.248046 -0.014287 1.740744 -0.725218 -1.206816 -0.152445 -0.870125 1.390401 1.238436 1.084705 -0.731153
wb_dma_ch_sel/wire_gnt_p1 -0.037611 0.587252 -0.899368 0.073972 -0.543180 2.117675 0.042301 -0.729836 -2.556165 -0.568022 -0.157234 1.590602 -0.826577 0.066622 -0.953174 -1.473640 1.222069 -0.146517 1.304437 0.739887
wb_dma_ch_sel/wire_gnt_p0 2.942594 -0.762116 -1.284415 -5.268873 0.641704 -2.805005 1.070500 -0.151055 2.612519 -3.013574 1.945530 -1.750133 2.563843 -3.043241 4.509125 -0.910747 0.661389 -2.616590 -3.935831 1.208057
wb_dma_ch_sel/always_42/case_1/cond -0.733162 3.477849 2.667258 -2.806105 -1.738639 0.602598 1.739519 -1.608957 -0.652334 1.115444 -0.082610 -0.458679 -2.778409 0.892414 -1.060976 -1.651399 0.720219 1.611450 -0.721136 -1.565608
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.458121 -0.304479 -1.989851 1.186803 2.717412 -2.563859 -1.946057 0.184871 -0.628766 0.858720 2.026829 0.320540 0.220563 -3.257722 3.269832 0.275660 -2.400635 -3.777816 -1.409521 1.230814
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 0.276988 -0.529772 1.629140 -0.525331 0.465021 0.011424 2.673898 -0.477440 1.533800 -0.749626 0.143583 0.230681 0.010216 -1.404293 0.734979 0.587277 0.215220 1.383815 -0.173137 -1.515581
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 0.489857 -0.706977 -0.931210 -1.159515 -1.107028 0.263515 -1.735106 -0.756070 -1.667068 -0.077624 -0.370206 -0.609767 -0.933217 1.517485 -2.265415 -0.175932 -0.390792 1.040276 0.917719 -1.023190
wb_dma/input_wb0_err_i 2.247159 0.522675 2.589143 1.138583 2.406034 0.380418 0.881054 -1.200606 -0.834822 -0.089667 1.430667 2.720195 -0.420602 -4.196428 2.181433 -1.395660 -0.447206 0.068213 -0.972399 -1.756027
wb_dma_ch_sel/always_44/case_1/stmt_4 -1.840410 0.329752 1.045872 -3.789893 -3.674442 -0.228059 -0.893782 -1.628541 -1.622145 -1.928025 -1.471760 -0.023015 0.100468 -1.014969 1.438254 -2.072474 0.684982 0.858708 -0.854547 2.999112
wb_dma_ch_sel/always_44/case_1/stmt_1 0.824917 0.354315 2.057794 1.938264 2.380872 -2.941025 -2.529997 1.740592 0.469233 1.931189 1.887933 -2.378372 6.260653 -0.235673 1.816358 -4.090757 -1.975750 -0.760928 -0.888217 -0.738661
wb_dma_wb_mast/wire_wb_data_o 1.149457 2.419352 -4.171345 -1.260338 0.442434 -1.455468 3.047627 2.120240 1.737929 1.889575 0.918610 -0.381478 -1.870179 1.757444 0.122506 -0.685951 -0.546517 0.115837 2.340959 -2.286156
wb_dma_de/always_6/if_1/if_1/stmt_1 1.828380 0.372386 -1.408455 -0.457038 -2.840892 0.955479 1.939142 -0.834312 0.951537 -0.378712 -3.115803 3.415719 -2.643559 1.289998 0.272730 2.826982 1.653796 -0.150453 -0.991008 -0.408648
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.056298 0.605081 -0.945635 0.052121 -0.555958 2.064069 -0.071951 -0.710032 -2.550233 -0.585288 -0.153967 1.579267 -0.786550 0.149333 -0.925524 -1.503482 1.218096 -0.191734 1.246305 0.813566
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 0.263429 -0.578283 1.639374 -0.504080 0.477852 0.032551 2.740197 -0.452645 1.561102 -0.781794 0.118285 0.211263 0.023236 -1.437416 0.735428 0.565500 0.244933 1.444143 -0.129327 -1.507807
wb_dma_ch_sel/always_38/case_1/cond 2.471070 -0.104555 -1.421498 2.034547 -1.311736 0.264361 0.539619 -2.719448 -0.156632 1.099948 -1.659954 1.340793 2.180074 -2.350155 -3.198084 -0.919676 -1.207649 -3.213811 -2.761884 -2.937598
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 1.664633 0.474417 -1.368938 -0.895914 -1.133845 -0.920197 4.117900 -1.300250 2.570625 0.801799 -1.471467 0.227104 0.935475 -1.093820 -0.897807 -1.038205 -1.187867 0.103303 0.236399 -3.653110
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 1.926962 1.942477 -0.157893 0.513481 -1.892474 -1.295854 1.708773 -0.460843 2.711055 2.409203 -1.656717 1.608505 -2.609737 0.176147 0.966149 3.283727 -0.955686 -0.069978 -2.084202 -2.514439
wb_dma_de/assign_4_use_ed 4.734552 5.066685 4.207555 1.177683 4.501242 -1.257956 -1.524475 4.516738 1.692701 2.420735 4.367181 2.195195 -3.481866 1.672012 4.501948 1.067911 1.938259 0.351651 -3.308962 -2.990436
assert_wb_dma_wb_if/assert_a_wb_stb -1.194419 1.091621 -1.961371 -2.817495 -4.827582 0.791090 -0.807409 -1.607689 -0.901114 0.673727 -0.678929 -0.545434 -0.008743 2.597454 1.154329 0.263637 -0.911727 0.169288 -1.665069 1.603964
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 1.844182 0.973043 2.623313 1.675512 -0.973197 -0.390073 -0.123944 -0.506641 1.285204 1.287708 -1.435507 2.193389 -2.139986 -0.594474 1.199261 3.489116 -0.021996 -0.328151 -3.165688 -1.273853
wb_dma_ch_sel/assign_132_req_p0 1.106064 -1.787315 0.004802 -0.110014 -1.125982 -2.085139 -0.584023 -0.664150 -0.001207 -0.869053 -0.982061 0.017002 0.992755 -1.381150 3.797937 2.200495 -0.657199 -2.147037 -1.797720 3.608737
wb_dma_ch_rf/always_25/if_1 -0.449966 0.392293 -0.375848 -0.802343 -2.577603 1.440340 0.214182 -0.932398 0.116697 -1.377872 0.627016 -0.875466 2.483965 -1.135801 -2.229534 -0.298298 1.868426 -0.532701 -3.227561 -0.033761
wb_dma_de/wire_rd_ack 1.892149 2.444046 -1.034559 0.551364 -2.351103 0.733347 1.564538 -1.223958 0.110469 1.873744 -1.739122 3.165347 -3.254808 0.310387 0.074354 1.681743 0.217088 -0.294797 -0.899863 -1.703594
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.085881 0.424190 2.014504 1.593159 2.509952 -1.731348 -1.726722 0.000482 0.311320 1.140195 1.511377 0.993652 0.362604 -3.071968 2.551551 -0.363636 -1.895585 -1.149879 -2.229992 -1.062090
wb_dma/wire_slv0_adr 2.679237 3.803057 -1.605885 0.496564 -3.023401 -0.125970 -5.443925 1.532723 -3.788065 1.874763 -1.972448 -0.523173 1.038598 4.500439 -2.129938 -4.257082 0.858522 -4.184779 -0.241182 2.480523
wb_dma_rf/input_dma_busy -2.151999 1.950744 2.662262 -0.975574 -2.630730 0.403325 -3.057081 -1.847485 -2.103014 0.391586 -4.388518 -0.597869 -2.491224 0.943463 -2.064137 -1.348177 -0.022070 -3.016237 -1.835952 3.561663
wb_dma_ch_sel/assign_96_valid/expr_1 1.128235 0.661866 0.472923 1.242450 1.714913 -0.733126 -3.248750 -1.392381 0.193396 3.188970 2.100884 0.983706 3.263300 3.326377 1.054497 -0.760669 -1.043615 -2.097006 -5.088020 -2.010300
wb_dma_ch_sel/always_4/stmt_1 2.629383 -0.177685 -1.245007 2.377275 -1.193027 0.179332 0.738649 -2.698686 -0.229826 1.298984 -1.763995 1.389896 1.964215 -2.553499 -3.385948 -0.773473 -1.421881 -3.166980 -2.627486 -3.195728
wb_dma_rf/wire_pointer2_s -1.717288 0.897068 -0.479696 -1.758168 -2.336826 -0.756214 0.564944 -0.394770 -0.078004 0.695976 -0.508696 -0.533166 1.229943 2.055217 0.372821 -1.004059 0.821315 0.026023 -0.260605 1.793879
wb_dma_de/reg_chunk_dec 1.677705 1.452681 1.610075 1.738350 -1.484246 1.591284 -0.137173 -1.113650 -1.169079 0.749137 -1.553008 3.533897 -2.857000 -0.366310 0.204060 2.062606 1.099896 -0.415235 -1.781184 -0.463020
wb_dma_de/reg_chunk_cnt_is_0_r 2.007156 0.926480 2.582003 1.952125 -0.783977 -0.431439 -0.150284 -0.400437 1.243582 1.365246 -1.393918 2.201931 -2.230864 -0.744168 1.150966 3.519695 -0.145054 -0.426013 -3.053950 -1.300230
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.011136 0.558482 -0.893098 0.094548 -0.539274 2.082089 0.007285 -0.719929 -2.492544 -0.568335 -0.146047 1.571303 -0.802054 0.106082 -0.921648 -1.447669 1.204892 -0.117201 1.289957 0.745312
wb_dma/wire_wb0_cyc_o 0.028432 0.577669 -0.875144 0.128016 -0.490317 2.065342 -0.005547 -0.745635 -2.501625 -0.562021 -0.102063 1.617010 -0.804331 0.017513 -0.863459 -1.449581 1.213998 -0.144710 1.264168 0.731179
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 -0.802612 -0.548564 2.088526 -1.154345 -1.388374 -0.455125 2.764629 -1.205964 0.641641 -0.694435 -0.122663 0.003621 1.253920 -1.316694 2.349609 -0.002143 0.170600 1.779805 -0.223001 0.395412
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -0.610986 0.083594 -1.436057 -4.423454 1.271863 -0.499649 -1.696563 -1.671650 0.491689 -0.988245 0.576379 1.145860 -0.516702 2.420867 2.878482 -2.571393 -0.550371 -1.824822 -1.870124 0.304445
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 1.016849 2.072297 -0.039653 -4.703492 -0.969507 -0.786213 0.411044 -0.248322 0.502682 -1.633051 0.666854 -0.561779 -0.993663 -1.002347 4.110924 -1.487550 1.235669 -1.077243 -1.229699 2.129254
wb_dma_ch_rf/always_23/if_1/block_1/if_1 1.159247 -3.706579 -1.867462 -0.625358 -0.552241 -1.139114 0.617953 -0.051993 -1.049365 -2.020401 -1.780604 0.065247 1.305527 1.422650 0.002897 1.057881 0.770502 -1.511875 0.115800 2.696453
wb_dma_ch_rf/reg_ch_adr1_r 1.092000 -3.802628 -1.736254 -0.556833 -0.492241 -1.033337 0.683758 0.002273 -0.913161 -2.154303 -1.843286 0.124347 1.304819 1.370994 -0.001464 1.163025 0.853539 -1.429727 0.115362 2.640986
wb_dma/input_wb0_cyc_i 2.296896 2.634717 -6.082597 -0.976530 0.419737 -4.938305 0.534659 1.596663 -1.013014 2.318577 0.517607 -1.062853 -3.167718 -1.222873 2.261930 -0.663188 -2.129111 -2.996369 2.831022 3.418583
wb_dma_ch_sel/always_8/stmt_1 0.267053 0.790074 3.626109 -2.670365 0.786426 -0.199318 3.048762 -0.197952 0.606782 -0.895653 0.883387 -0.996570 -1.626374 -0.060030 0.450901 -0.403813 1.380517 2.074162 -0.504969 -1.180103
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 0.345440 1.826246 1.077852 -4.053842 -0.253811 -1.017507 4.860200 -0.263287 2.125891 0.251049 0.602722 -1.500045 -2.065523 0.852499 0.268166 -0.631421 0.594007 2.329789 0.217637 -2.497716
wb_dma_wb_slv -0.405258 1.263270 -2.019574 -4.731106 -4.429530 -0.765432 -1.348671 -1.249677 -2.157876 0.604912 -1.204237 -0.028199 0.607980 4.447110 0.803455 -3.139222 0.068962 -0.378287 -1.345116 2.718736
wb_dma_de/inst_u0 -3.421824 1.632671 0.239697 -1.622820 -1.702952 2.030886 -3.643892 -0.857167 1.423036 -0.681111 2.343207 -0.208605 3.039237 1.804244 1.581530 -0.693825 1.466046 -1.692880 -4.331392 0.924946
wb_dma_de/inst_u1 0.638488 -0.913978 -3.022318 -1.331728 0.215655 2.143931 -0.912019 0.442895 2.985392 -3.387080 0.719161 0.182746 1.112705 -1.571687 0.241547 2.141376 2.200001 -1.754635 -2.114871 0.515322
wb_dma_pri_enc_sub/input_pri_in 0.246465 0.021046 0.674520 -0.383395 -0.045384 2.116797 2.674325 -1.187543 -1.027395 -1.306512 0.010454 1.818277 -0.803692 -1.321227 -0.186412 -0.907133 1.459084 1.254014 1.146445 -0.735758
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 1.945776 1.330096 -0.344540 3.198525 0.061664 -1.553438 2.137192 0.718628 1.936376 3.299701 -1.566945 0.567275 -2.771006 -0.543269 -0.856256 3.020905 -2.183109 -0.507104 0.701036 -3.042458
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 -0.784325 -0.536081 2.152692 -1.040933 -1.394108 -0.534931 2.740882 -1.271133 0.650055 -0.662311 -0.133123 0.072888 1.314374 -1.363150 2.510307 -0.005018 0.087618 1.796925 -0.257264 0.420585
wb_dma_ch_sel/assign_146_req_p0/expr_1 1.573766 -1.113163 2.524477 2.287125 0.520202 -2.313390 -0.322056 -0.879868 -0.601021 1.568084 -0.810223 0.093484 0.245641 -1.333820 0.450737 1.330297 -1.968552 -1.412334 -2.151543 -0.354217
wb_dma_ch_sel/assign_101_valid/expr_1 -0.083689 -1.621070 -0.119858 -0.378164 -1.188923 -2.115505 -4.458523 -1.508745 1.795221 0.834648 -0.724676 1.475334 4.803174 2.021022 3.080918 0.136742 -1.418738 -1.939737 -6.008997 0.308657
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 0.255423 -0.531505 1.625543 -0.533064 0.471475 0.013339 2.653262 -0.440103 1.527434 -0.736864 0.104820 0.213843 0.022796 -1.415047 0.757761 0.595019 0.222365 1.383851 -0.149976 -1.467271
wb_dma_de/reg_de_adr1_we 0.946755 -1.825606 -1.379393 0.451397 -0.098643 -1.345601 0.303916 -0.312173 -1.670269 0.087155 -0.574556 -0.412584 0.861689 0.543339 -0.396395 0.121195 -0.609776 -1.536419 0.355602 1.459663
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 3.732562 0.330635 0.057618 -0.771951 1.102199 -0.306240 2.300314 -2.160965 -0.592792 -0.178222 0.799581 0.769173 1.391509 -3.132177 -1.485530 -2.966642 -0.179410 -2.101177 -2.432944 -3.093432
wb_dma_ch_sel/always_46/case_1 -1.529146 1.092762 0.379704 0.766174 2.466083 0.370288 -0.863540 1.045976 0.371257 1.467572 1.769657 0.779009 -2.154455 1.973053 0.931020 0.549502 -0.406065 -0.314553 0.301369 -0.956446
wb_dma_ch_rf/assign_11_ch_csr_we -0.923481 2.792008 -1.967772 -3.436396 1.022458 -1.135399 -2.885844 -0.592632 1.330586 0.865159 -0.733422 1.179703 0.951361 2.024209 3.463124 -3.323181 -0.029518 -2.850393 -3.386290 1.551689
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 -1.232035 1.360800 -0.414824 -0.785625 -2.825923 -0.286525 2.832104 -0.652653 2.331069 1.706279 -2.163213 -0.940002 -1.403228 1.851653 -1.809920 1.568932 -0.581277 1.368727 0.388065 -2.228582
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.751877 -0.529699 2.156727 -1.044430 -1.398770 -0.551526 2.756383 -1.300636 0.627577 -0.609219 -0.174812 0.095637 1.247452 -1.408676 2.491008 -0.006597 0.062930 1.761397 -0.292853 0.381919
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 3.365829 -0.325305 -2.096483 1.209550 2.834664 -2.522758 -2.139620 0.306590 -0.593117 0.770552 2.123812 0.217589 0.252474 -3.270245 3.352912 0.309173 -2.338038 -3.852874 -1.371968 1.408274
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.071766 0.465514 1.956949 1.481665 2.387315 -1.679461 -1.764529 -0.048670 0.296057 1.109568 1.508178 1.013306 0.342140 -2.997443 2.531732 -0.356074 -1.828251 -1.156474 -2.264839 -1.049262
wb_dma/wire_de_adr0_we -1.090958 -0.233954 1.583140 0.287989 1.704238 -0.681839 -0.486290 -0.098481 -0.121344 0.294301 1.142880 -1.638932 1.573374 -1.496558 -0.235356 -2.189452 -1.445121 0.369954 0.544088 -0.711922
wb_dma_wb_slv/wire_rf_sel 1.061450 -1.674521 1.229279 0.968594 -0.715785 -4.079094 -0.291780 -0.925567 -5.007123 0.867462 -1.745045 -1.164661 -1.951062 -1.241256 -1.148563 -1.030475 -2.182666 -1.788389 1.722170 4.430241
assert_wb_dma_wb_if -1.125385 1.219551 -2.197187 -2.960408 -4.843214 0.793080 -0.705747 -1.587055 -0.738325 0.703382 -0.619766 -0.527044 -0.059939 2.646278 1.274968 0.241659 -0.890872 0.122141 -1.674596 1.523130
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 0.307637 -0.578980 1.640572 -0.482761 0.509102 0.040684 2.761473 -0.446981 1.565571 -0.768885 0.150198 0.248644 -0.017376 -1.451668 0.767528 0.619224 0.256377 1.431519 -0.137832 -1.527571
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 3.353327 -0.298923 -2.124051 1.133616 2.708564 -2.487736 -2.126730 0.272147 -0.565948 0.779265 2.093480 0.237834 0.216117 -3.255784 3.282406 0.318645 -2.326528 -3.834826 -1.410919 1.345052
wb_dma/wire_wb1s_data_o 1.130625 2.312567 -3.929511 -1.235005 0.503612 -1.410771 3.098887 1.982439 1.715630 1.761509 0.887647 -0.371898 -1.774890 1.563944 0.123224 -0.655692 -0.507161 0.147743 2.292191 -2.271821
wb_dma_de/wire_adr0_cnt_next1 -3.210942 1.653207 0.202893 -1.419511 -1.584935 2.077625 -3.560090 -0.858919 1.610594 -0.585284 2.389888 -0.176642 3.302894 1.747807 1.483787 -0.700968 1.485703 -1.834394 -4.526921 0.632059
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 0.239132 -0.528759 1.608705 -0.493387 0.477927 0.005557 2.650696 -0.437001 1.538455 -0.711631 0.107933 0.205521 0.026799 -1.392377 0.754484 0.560504 0.205326 1.395104 -0.189553 -1.466615
wb_dma/wire_pt0_sel_o 1.775266 3.341957 -6.616011 -1.635291 1.262516 -1.135539 2.301709 2.767456 2.508724 1.588761 2.195240 -0.623251 -2.807227 0.574898 1.503152 0.122209 -0.676289 -1.217183 2.758723 -1.441413
wb_dma/wire_pt0_sel_i -0.963051 1.677093 -2.276872 -3.046561 -5.507348 2.050610 -0.786036 -2.608718 -2.751840 0.543772 -0.740672 0.867850 -0.156345 2.696078 0.919556 -1.103410 -0.079665 -0.181604 -1.604913 1.955806
wb_dma_ch_rf/always_11 3.400966 0.663931 1.101438 0.864014 0.725057 1.004947 1.326414 -1.058672 -0.615061 -0.457168 0.312167 4.341626 -1.987881 -2.756353 2.564832 0.927138 0.997862 -0.343818 -1.598121 -0.979829
wb_dma_ch_rf/always_10 2.144038 0.521360 2.493280 1.032763 2.238399 0.392155 0.752608 -1.158079 -0.797906 -0.152734 1.402518 2.613302 -0.374136 -4.044638 2.180573 -1.347136 -0.392182 0.063154 -1.015910 -1.650035
wb_dma_ch_rf/always_17 3.022139 0.330747 -1.827800 0.162879 -3.301464 0.983776 1.676347 -1.618376 0.531469 -0.098989 -4.245596 3.819450 -1.221958 0.718332 -1.116866 1.113582 1.108963 -1.533924 -1.294141 -1.280422
wb_dma_ch_rf/always_19 -1.517647 0.808711 0.683124 1.013258 -2.143800 0.572485 -1.552228 -0.178801 -0.575530 1.201820 -1.879897 -0.587546 -0.921846 2.196371 -2.188425 1.232438 0.079791 -0.235701 -0.370373 0.538494
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 0.233429 -0.527709 1.601544 -0.491569 0.490872 0.027749 2.639457 -0.433352 1.527164 -0.760899 0.114797 0.198192 0.041740 -1.378888 0.755416 0.586855 0.226735 1.389286 -0.185288 -1.506153
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 0.465841 0.762916 -0.705227 -0.364506 0.082501 0.497724 3.271678 -2.008733 -0.106537 0.486443 -0.433404 0.140034 1.738131 -2.441079 -1.996477 -4.580266 -1.419725 0.192844 1.926645 -3.383973
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.543360 -0.322723 -2.138634 1.231219 2.870344 -2.597868 -2.014658 0.304975 -0.584112 0.856775 2.142102 0.306003 0.159426 -3.287326 3.412711 0.342519 -2.440721 -3.901738 -1.396139 1.303854
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 1.725175 0.011584 0.133541 2.377389 1.383754 -0.607706 -0.473028 0.778692 -0.312469 0.843766 0.275179 0.644017 -0.942935 -1.500387 0.283550 1.042664 -0.864638 -1.082939 0.308526 -0.224628
wb_dma_wb_if/wire_slv_dout 4.075922 0.355135 -2.659971 0.658637 0.336556 -5.378766 -3.625370 2.592570 -2.350354 4.687320 -1.902798 -0.509342 3.118156 5.402488 0.497474 -4.180143 -2.757899 -1.254365 1.171929 0.029396
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 2.152539 1.139343 -0.888588 0.310823 -2.206405 0.392346 -1.019205 -2.569793 -1.864980 1.931699 -2.135940 1.203004 -1.335618 -0.174698 -3.584768 -1.756155 -1.941147 -0.080980 0.492406 -3.744669
wb_dma/wire_pointer 0.399466 -1.220447 2.982966 -3.857783 0.153448 0.075909 3.329375 0.067485 1.263156 -3.080212 -0.508949 -0.576232 -1.004223 1.027928 0.680877 0.565802 2.866733 2.036432 -0.707353 0.156087
wb_dma_de/assign_75_mast1_dout/expr_1 1.202069 2.453424 -4.163318 -1.212548 0.516533 -1.533072 3.062143 2.134487 1.813352 1.936018 0.949968 -0.390777 -1.859295 1.669320 0.207551 -0.652089 -0.599907 0.083173 2.298601 -2.346481
wb_dma/wire_ch3_csr 0.038792 2.629008 -1.726283 -0.673766 -1.776070 -0.715491 -0.440987 -1.498385 -0.400672 3.866954 2.221475 -1.331213 1.586132 4.873243 0.028502 -0.132100 -0.436402 -1.163073 -2.504638 -0.874145
wb_dma_ch_rf/assign_27_ptr_inv 0.278545 -2.577653 1.047070 -1.814494 -0.144013 0.322390 3.152115 -0.180322 2.220304 -3.102983 -1.262604 0.602358 0.610807 -0.338617 1.028706 1.540078 1.809847 1.534345 -0.247145 -0.085072
wb_dma_de/reg_adr1_inc 1.008279 -1.921797 -1.343717 0.619139 0.092206 -1.366942 0.294653 -0.269786 -1.658182 0.081354 -0.531640 -0.379560 0.838781 0.368162 -0.298108 0.160508 -0.664716 -1.535436 0.352764 1.402161
wb_dma_ch_sel/input_ch6_csr -0.520662 1.465803 -1.165851 -2.479680 -3.094756 -1.137931 -1.036577 -1.581045 -0.520370 1.827565 0.696073 -0.641825 1.651585 4.329958 1.408276 -0.429449 0.165374 -0.784676 -2.880718 0.799523
wb_dma_de/input_mast0_err 2.205286 0.527821 2.528011 1.095930 2.327071 0.435008 0.839643 -1.157030 -0.904369 -0.166010 1.461978 2.749293 -0.462003 -4.137098 2.194532 -1.394864 -0.334427 0.038706 -0.938485 -1.638344
wb_dma_de/assign_68_de_txsz/expr_1 3.068793 1.923699 -0.434468 1.396963 -2.471797 -1.352507 1.278783 -1.226206 2.331357 2.844076 -2.974920 1.909063 -1.179399 -0.288248 -0.614069 1.743347 -1.533097 -1.563733 -2.497555 -3.346045
wb_dma/wire_ch2_csr -0.088755 2.621474 -1.637577 -1.067420 -1.925966 -0.822477 -0.229592 -1.578726 -0.209093 3.795364 2.220713 -1.484743 1.556703 4.898280 0.036957 -0.171065 -0.447998 -0.879481 -2.606409 -1.022001
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 0.257401 0.023515 0.714387 -0.394104 -0.062180 2.083474 2.641356 -1.186027 -0.977794 -1.251215 -0.012902 1.786061 -0.775345 -1.289222 -0.165058 -0.870630 1.387712 1.211475 1.089756 -0.755276
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 0.260870 -0.579759 1.595654 -0.504766 0.477779 0.024017 2.651930 -0.421482 1.527261 -0.706131 0.110308 0.191392 -0.003325 -1.421365 0.734445 0.604159 0.231786 1.375036 -0.152814 -1.522106
wb_dma_rf/input_ndnr 3.227057 -0.898115 -1.227514 -1.825082 -0.440711 -1.501177 3.441944 -0.050434 3.860041 -1.112997 -1.217085 2.511056 -0.930941 -0.854718 3.381211 2.914111 0.522202 0.265442 -1.894986 -1.500851
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 0.248428 -0.559667 1.645872 -0.504611 0.499544 0.026419 2.753500 -0.465163 1.562357 -0.738735 0.152643 0.214737 0.022329 -1.475416 0.786884 0.623266 0.244870 1.417613 -0.159273 -1.534676
wb_dma_de/always_19/stmt_1 -1.184995 0.726899 -0.783873 -3.050052 0.541023 1.447378 -2.377408 -0.709834 1.457920 -3.009022 1.593673 -1.463081 0.649330 -4.978630 -0.551164 -2.018867 0.176380 -0.911185 -1.824886 -0.241649
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 0.041318 0.836646 0.599246 2.836419 -0.615911 -0.085862 -1.758485 0.465357 -0.638740 2.152655 -1.602795 0.303801 -1.536919 1.299550 -1.691550 1.723708 -0.775309 -1.069700 -0.241120 -0.193992
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 2.683052 1.726875 -0.248810 3.851346 3.599395 0.778827 -2.473746 4.245962 0.073683 1.278096 1.149485 2.788091 -0.620113 2.671966 0.029706 0.446805 2.142256 -2.313141 -1.103685 -1.913719
wb_dma_ch_sel/assign_139_req_p0/expr_1 1.493660 -1.109856 2.692521 2.230810 0.440304 -2.321467 -0.208974 -0.974228 -0.552833 1.577214 -0.916644 0.083868 0.248866 -1.303346 0.358562 1.361332 -1.969589 -1.346116 -2.181595 -0.428703
wb_dma_de/assign_78_mast0_go/expr_1 -0.038923 0.611769 -0.944234 0.073777 -0.559724 2.090173 -0.053664 -0.746250 -2.584514 -0.560325 -0.158163 1.600079 -0.789172 0.129496 -0.924040 -1.516676 1.195898 -0.167926 1.255678 0.812352
wb_dma/assign_6_pt1_sel_i 1.844024 3.437631 -6.628947 -1.603449 1.369698 -1.030704 2.428801 2.794470 2.699445 1.604318 2.306291 -0.537777 -2.871673 0.362224 1.586505 0.148132 -0.686790 -1.197338 2.759574 -1.606469
wb_dma/wire_mast1_adr -1.180234 0.751555 -0.754867 -3.126533 0.482827 1.351496 -2.329438 -0.787669 1.411703 -2.967535 1.592132 -1.528293 0.736227 -4.992771 -0.543336 -2.161648 0.085026 -0.947989 -1.889498 -0.251222
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.004086 0.567001 -0.889338 0.123783 -0.454968 2.002630 0.008753 -0.687631 -2.450734 -0.542200 -0.115736 1.544448 -0.771545 0.065564 -0.910057 -1.400068 1.147143 -0.165675 1.251942 0.715399
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 2.148470 0.399400 2.663920 1.155981 2.444799 0.467353 0.913809 -1.168643 -0.814566 -0.241345 1.498168 2.695347 -0.362637 -4.295909 2.186057 -1.383119 -0.414131 0.136444 -0.897440 -1.724285
wb_dma_wb_slv/input_wb_stb_i 3.014904 -2.098301 0.305800 4.834435 4.427566 -3.320050 -0.897313 0.928488 -2.171253 2.079494 1.055824 -0.530021 0.973115 -3.337267 0.144772 -0.582701 -3.828926 -3.036074 1.186669 -0.142169
wb_dma_de/reg_adr1_cnt 1.755104 -2.788200 -4.199835 -0.795130 0.211904 0.768734 -0.503285 0.140976 1.341943 -3.259722 0.040227 0.032075 1.841875 -1.029958 -0.085792 2.310164 1.647010 -3.227215 -1.901736 1.823875
wb_dma_ch_sel/always_42/case_1/stmt_4 0.321074 1.807867 0.978472 -3.926681 -0.285443 -1.058324 4.702894 -0.268396 2.017305 0.276758 0.537846 -1.480247 -1.982155 0.834241 0.280125 -0.591792 0.496455 2.259050 0.250098 -2.393331
wb_dma_ch_sel/always_42/case_1/stmt_2 0.328480 1.074011 -1.997813 -1.688519 -1.057719 1.182525 4.445478 -1.302912 0.392695 -0.113741 -0.303370 1.358320 -1.161415 -0.429350 -0.349945 -1.112562 0.541032 1.430584 1.968159 -2.012398
wb_dma_ch_sel/always_42/case_1/stmt_3 0.285541 0.508061 -1.195149 -1.810906 -0.616190 -0.923098 4.517208 -0.508933 3.060730 0.468802 -0.211065 -0.325694 -0.384342 -0.486331 0.505652 0.403220 -0.714373 1.646017 0.804872 -2.861290
wb_dma_ch_sel/always_42/case_1/stmt_1 -0.293743 5.009581 0.069434 0.544058 -2.044114 -0.993840 -1.672000 1.396228 1.091703 3.718474 2.083260 -2.102688 -1.714855 2.261287 1.933708 2.046727 -0.569310 -0.171981 -0.658403 0.277320
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -0.960651 1.405031 -0.031885 -4.007545 -5.053058 -1.286773 -0.792601 -0.452985 -0.128409 1.059910 -1.175991 -1.501235 1.396730 5.750155 -0.299926 -1.112893 1.328715 1.498993 -0.638468 1.016635
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 3.518231 -0.255572 -2.266059 5.419874 4.276919 -3.293359 -2.944765 2.286909 -0.629223 3.309865 1.890607 -1.902558 1.102508 -1.468908 1.299015 1.345051 -3.622632 -5.989550 0.203425 0.972212
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.021833 0.545610 -0.902302 0.088760 -0.462066 2.045280 0.023671 -0.735736 -2.472461 -0.563159 -0.121221 1.573918 -0.774000 0.052560 -0.908521 -1.419478 1.207769 -0.155608 1.266747 0.706575
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 3.096311 2.728760 -2.481625 3.147596 4.151612 1.128336 -2.902414 4.692391 0.826573 1.079487 2.247273 2.536758 -1.603769 1.720322 1.251571 0.985832 1.990574 -3.371623 -0.682731 -1.294809
wb_dma_ch_sel/always_3/stmt_1/expr_1 3.426456 -0.830408 -1.332522 -1.852554 -0.415309 -1.578824 3.513298 -0.094242 4.000999 -1.075979 -1.192602 2.658102 -1.005936 -0.889422 3.498545 3.007781 0.492952 0.165385 -2.054890 -1.654625
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.788687 -0.485117 2.076908 -1.098836 -1.438309 -0.546255 2.596318 -1.236904 0.556969 -0.606137 -0.201531 0.002851 1.274197 -1.185609 2.352304 -0.065152 0.100987 1.700517 -0.259171 0.431908
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 3.748340 1.713152 -2.357926 0.727573 1.448449 -0.606039 -2.015530 0.827450 1.177241 0.528655 1.661806 2.301524 -2.200594 -2.507806 4.030721 2.438912 -0.452311 -2.892878 -2.194710 0.562720
wb_dma/wire_txsz 3.161907 0.188739 -1.711954 0.516558 -3.049166 0.818338 1.674287 -1.521761 0.552400 -0.013219 -4.267994 3.827235 -1.242753 0.618051 -1.108786 1.301568 0.968727 -1.620969 -1.230753 -1.336737
wb_dma_de/always_14/stmt_1 2.154546 0.501587 2.563711 1.145803 2.370671 0.472250 0.815628 -1.161304 -0.800638 -0.191086 1.465888 2.708524 -0.419232 -4.176213 2.144773 -1.345259 -0.380337 0.091194 -0.969779 -1.692736
wb_dma_wb_slv/reg_rf_ack 3.090117 -2.088421 0.234093 4.841817 4.366503 -3.361355 -0.863174 0.913422 -2.163849 2.145930 1.017180 -0.521549 0.990198 -3.309208 0.164765 -0.538657 -3.820598 -3.068503 1.104372 -0.140088
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 2.471313 0.109420 -1.301365 2.281978 -1.216871 0.327559 0.424935 -2.582751 -0.193132 1.313104 -1.619196 1.366559 2.106426 -2.434562 -3.330512 -0.948780 -1.276477 -3.176392 -2.696401 -3.155402
wb_dma/wire_de_csr_we 4.137804 3.534170 -0.027017 -2.594795 1.768494 -2.474504 4.533839 1.959587 2.416399 1.601985 2.001307 0.919988 -4.379720 0.243646 2.965779 0.627409 0.538344 0.727504 -0.659032 -3.303148
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.382516 -0.283633 -2.276287 1.103732 2.650988 -2.428313 -1.981395 0.269717 -0.629669 0.809148 1.995612 0.295704 0.108490 -3.091829 3.214802 0.316781 -2.291567 -3.775354 -1.278378 1.347283
wb_dma_wb_slv/assign_1_rf_sel/expr_1 1.086421 -1.704426 1.425096 1.025627 -0.586375 -4.248894 -0.140093 -0.909158 -5.040789 1.007616 -1.613691 -1.257326 -1.772538 -1.325227 -1.150453 -1.196232 -2.283233 -1.726995 1.737036 4.231397
wb_dma/wire_ch1_txsz 0.071379 1.636613 -3.615835 -1.357844 -1.588583 1.132960 1.814637 -0.816328 -1.035856 0.604137 -0.448309 1.047492 -1.200653 1.054538 -1.070712 -1.736733 0.317793 0.101469 2.111994 -0.544775
wb_dma_rf/inst_u9 2.290569 0.422952 2.694481 1.292264 2.558477 0.430135 1.017492 -1.105772 -0.732389 -0.142414 1.505248 2.712696 -0.439052 -4.408169 2.129905 -1.298068 -0.509569 0.108184 -0.849255 -1.851606
wb_dma_rf/inst_u8 2.142098 0.529721 2.459623 1.099094 2.300845 0.450458 0.686929 -1.132974 -0.985686 -0.143080 1.407048 2.625693 -0.367427 -4.059527 2.086548 -1.465456 -0.368819 -0.001557 -0.903413 -1.541756
wb_dma_rf/inst_u7 -0.580398 1.526104 -1.062929 -2.488817 -2.929584 -1.129662 -1.269873 -1.387358 -0.511902 1.852712 0.713751 -0.652582 1.350053 4.361159 1.236109 -0.435754 0.155231 -0.713602 -2.874203 0.692765
wb_dma_rf/inst_u6 -0.603410 1.651407 -1.139596 -2.787740 -3.226314 -1.032878 -1.096069 -1.724111 -0.560159 1.821124 0.590224 -0.523370 1.385762 4.449330 1.372318 -0.598402 0.214628 -0.678935 -2.939186 0.712786
wb_dma_rf/inst_u5 -0.595846 1.469239 -1.172834 -2.638440 -3.220192 -1.190506 -1.165192 -1.662271 -0.476280 1.821301 0.518820 -0.569521 1.583685 4.360798 1.434653 -0.479487 0.112984 -0.832621 -3.016841 0.831373
wb_dma_rf/inst_u4 -0.607824 1.614514 -1.124902 -2.742932 -3.299378 -1.167582 -0.990074 -1.646441 -0.572607 1.842410 0.529966 -0.640065 1.426724 4.499114 1.270573 -0.623456 0.201734 -0.757365 -2.887211 0.786881
wb_dma_rf/inst_u3 -0.538407 1.543395 -0.923669 -2.800913 -2.967322 -1.137745 -1.216047 -1.584990 -0.614514 1.636448 0.781242 -0.679599 1.520674 4.114479 1.555435 -0.709598 0.230582 -0.782845 -2.928232 0.973553
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.097178 0.450414 1.974669 1.566304 2.491886 -1.671899 -1.615328 -0.038949 0.293748 1.120222 1.501051 1.045192 0.295414 -3.068539 2.443290 -0.348790 -1.829525 -1.093004 -2.128963 -1.098753
wb_dma_rf/inst_u1 -0.485188 1.686699 -1.167791 -2.768859 -3.043329 -1.114995 -1.104556 -1.545717 -0.582402 1.826627 0.745798 -0.622878 1.396696 4.614048 1.375672 -0.633287 0.334398 -0.824089 -3.016401 0.766050
wb_dma_rf/inst_u0 0.492274 1.905124 -0.938137 -3.882509 -3.975620 -0.882321 -3.317808 -1.544271 -2.173402 0.843588 -2.310780 -1.300051 0.882892 4.425517 -0.174978 -2.533981 0.579611 -1.512752 -2.077933 2.587010
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 3.380287 2.612597 -3.147659 -0.477235 0.287465 0.880207 -2.877738 2.980370 1.310453 -0.914104 0.921079 3.016769 -2.358513 0.745540 1.613403 1.710582 2.732759 -2.431816 -2.879601 -0.273230
wb_dma_inc30r/assign_2_out 0.288826 0.206052 -2.635817 -0.812705 -1.142660 4.130531 -3.046864 0.330118 3.081971 -3.665532 0.661821 1.061824 0.488062 -0.826352 -0.605389 3.357529 3.468386 -1.363841 -3.414431 0.775020
wb_dma/wire_mast1_din 1.196914 2.402177 -4.079760 -1.256412 0.505984 -1.452584 3.281210 2.047344 1.863687 1.914780 0.927682 -0.334518 -1.907742 1.662748 0.154233 -0.558560 -0.542252 0.218217 2.391744 -2.418894
wb_dma_ch_sel/assign_2_pri0 3.487323 0.104130 2.003846 0.879827 1.331549 -0.945071 1.460902 -0.296221 1.894289 0.113990 0.494393 2.896897 -1.239196 -3.042482 3.501491 2.369937 -0.171670 -0.175489 -2.823049 -1.859318
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.377492 -0.256801 -2.241324 1.189961 2.697862 -2.427211 -1.983986 0.345110 -0.628672 0.788268 2.046018 0.263265 0.093171 -3.158336 3.241685 0.363027 -2.318196 -3.796398 -1.206683 1.367981
wb_dma_rf/input_de_adr0_we -1.166197 -0.230119 1.654723 0.301631 1.802795 -0.678082 -0.470010 -0.118901 -0.119763 0.302155 1.206736 -1.698498 1.669934 -1.604640 -0.250172 -2.256770 -1.535982 0.419639 0.591598 -0.785180
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.799042 -0.574995 2.159863 -1.141288 -1.424572 -0.508686 2.777674 -1.276803 0.682619 -0.715284 -0.130210 0.045746 1.327917 -1.336848 2.475707 -0.022917 0.141594 1.794728 -0.277342 0.403084
wb_dma_wb_mast/always_1/if_1/stmt_1 -0.174959 2.765063 -0.496938 -4.097027 -4.027495 -3.466511 -0.156057 0.605198 -2.577609 1.348655 0.601888 -2.504284 -0.636753 4.509271 -0.427826 -2.295509 0.683345 -0.267737 -1.965641 0.867371
wb_dma_ch_sel/always_48/case_1/cond 0.247229 0.050813 0.701584 -0.406934 -0.058553 2.135648 2.674407 -1.201313 -0.995718 -1.318840 0.030259 1.843401 -0.766347 -1.321677 -0.159351 -0.896672 1.474050 1.212992 1.105094 -0.725614
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.477667 -0.235528 -2.074984 1.205751 2.763674 -2.457717 -2.011184 0.347230 -0.487014 0.802586 2.110073 0.369697 0.077242 -3.310669 3.411869 0.435308 -2.280213 -3.790432 -1.421361 1.279038
wb_dma_rf/input_wb_rf_we -1.717105 3.279047 -1.210020 -1.783875 -2.235082 -1.689308 0.579264 0.713315 -0.240345 1.920154 -2.574357 0.847986 3.690638 2.635220 0.955976 -4.797854 1.985002 -2.865246 -3.297957 3.881312
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.262338 0.039740 0.676581 -0.460845 -0.155340 2.130742 2.650632 -1.205866 -1.076204 -1.292563 -0.027142 1.843147 -0.785541 -1.252157 -0.200677 -0.929585 1.496795 1.213853 1.086658 -0.700200
wb_dma/assign_7_pt0_sel_i -0.858451 1.813697 -2.380938 -3.055183 -5.340022 1.997574 -0.796038 -2.402938 -2.650336 0.535671 -0.716015 0.926245 -0.254723 2.870850 0.866144 -1.165182 0.116061 -0.230984 -1.599961 1.895207
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.313594 -2.408960 1.053207 -1.716619 -0.129960 0.252171 2.893614 -0.146369 2.122545 -2.856313 -1.178872 0.643833 0.547160 -0.278602 1.066491 1.533509 1.709921 1.410005 -0.359883 -0.111150
wb_dma_wb_mast/wire_mast_pt_out 0.098125 0.217464 -0.186334 -2.645465 -3.101288 -2.245420 1.279956 -1.775990 -2.118017 0.124208 -0.949063 -0.180086 -1.560268 1.605121 -0.104607 -0.829193 0.275536 -0.227065 0.098061 2.165636
assert_wb_dma_ch_arb/input_state 3.171529 0.618549 0.373404 1.418782 0.925140 -0.979930 -1.176652 0.174027 0.399690 0.845865 0.411360 2.641831 -1.279877 -1.628530 2.701350 1.814124 -0.402925 -1.511739 -2.564438 -0.376671
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 0.275794 -0.607210 1.654372 -0.474192 0.520771 0.039423 2.757224 -0.462833 1.544420 -0.761140 0.152940 0.240169 -0.008354 -1.502672 0.745674 0.616354 0.262629 1.450664 -0.120486 -1.546190
wb_dma/wire_ch0_csr 1.637632 4.187023 0.261601 -1.510968 -2.085728 1.063644 -1.963941 -1.607376 -1.253272 1.827155 1.691452 -2.084076 -1.609686 2.319301 -2.236079 -0.315299 0.759531 -3.028049 -2.880404 -1.474364
wb_dma_de/assign_69_de_adr0/expr_1 -2.608410 2.672342 3.224050 -0.875370 -0.547009 -0.672519 -5.277102 0.778052 -0.519049 0.805791 1.938092 -0.763196 3.176516 1.139746 3.044370 -3.985434 -0.263568 0.158672 -2.396541 1.433220
wb_dma_wb_slv/wire_pt_sel -1.026639 4.393140 -6.683463 -7.042346 -6.542342 -0.845377 -2.659680 -2.060722 -2.926468 0.711301 -1.582921 0.170770 -4.182795 3.541100 2.936004 -1.882018 -0.448550 -1.465877 0.087232 5.738548
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 1.111820 1.194058 3.641505 -1.254332 -0.262213 0.924693 -1.335220 -1.530991 -3.453334 0.547366 0.297358 -0.012930 -3.479954 0.842509 -2.379949 -1.034701 0.320142 2.007910 -0.078409 -2.033705
wb_dma_ch_sel/wire_de_start 2.769310 -1.115735 -2.267912 0.875229 -2.141509 0.595188 -1.127313 -3.215914 -1.919324 0.771856 -1.916460 0.595312 1.103307 -0.911164 -5.323089 -0.990441 -1.538444 -1.861215 -1.356982 -3.735788
wb_dma_wb_mast/assign_3_mast_drdy 1.337247 -1.074591 -1.282154 -1.744239 0.898721 -2.953255 3.592562 -3.341469 0.665158 2.605264 0.090838 2.868988 0.327293 -0.439299 3.418263 -1.206843 -3.444912 1.824588 -0.789232 -3.270237
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 1.869420 1.861113 0.039721 0.325467 -1.966523 -1.226036 1.783502 -0.636030 2.744670 2.317113 -1.681374 1.666062 -2.516308 0.160650 0.993558 3.234194 -0.870318 0.010544 -2.270879 -2.565834
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.987062 0.392014 1.982960 1.557758 2.526499 -1.661732 -1.598020 -0.011740 0.289213 1.082889 1.499148 0.931911 0.338037 -3.062514 2.396747 -0.397350 -1.813065 -1.081024 -2.054870 -1.083766
wb_dma_de/always_5/stmt_1 1.922265 0.933293 2.486481 1.712169 -0.870822 -0.480435 -0.118989 -0.436341 1.224931 1.296266 -1.347128 2.140640 -2.097149 -0.619424 1.187245 3.380527 -0.112496 -0.367475 -3.056214 -1.224943
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.006483 0.543436 -0.877717 0.064312 -0.499866 2.075927 0.054160 -0.719574 -2.503176 -0.597346 -0.144732 1.599379 -0.798993 0.085366 -0.918333 -1.437652 1.184747 -0.135135 1.287828 0.717691
wb_dma_de/input_mast1_err 2.115655 0.438437 2.673521 1.154435 2.453686 0.453668 0.878329 -1.167838 -0.909596 -0.172298 1.508091 2.606867 -0.337475 -4.295630 2.091048 -1.528306 -0.455011 0.160103 -0.824167 -1.756874
wb_dma_de/reg_mast0_adr 0.731903 -4.123800 -2.367406 -1.062642 -0.070829 -4.289951 1.706409 -2.630985 -1.306846 2.136667 -1.414517 0.540485 1.852670 2.905003 1.426665 0.267833 -3.218751 -0.183882 -0.795005 0.352651
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond -0.808790 0.248940 0.423014 -1.438523 1.071160 -1.544791 3.917526 -0.583761 2.842925 0.743790 0.932688 -1.913052 1.154003 -1.958902 0.268413 -1.733612 -2.101543 1.960136 1.272946 -3.429987
wb_dma_ch_rf/assign_15_ch_am0_we -1.511222 1.149647 0.375472 0.801681 2.575625 0.377334 -0.809079 1.097015 0.384932 1.542828 1.784242 0.838332 -2.272372 1.955857 0.930454 0.613545 -0.445509 -0.304639 0.351990 -1.043753
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 0.240096 -0.553842 1.611029 -0.515140 0.489130 0.055792 2.724230 -0.441649 1.556332 -0.747012 0.110274 0.232987 -0.005358 -1.430208 0.760547 0.616224 0.230327 1.448059 -0.149605 -1.501902
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 0.258549 -0.559414 1.632044 -0.570010 0.458879 0.024385 2.756790 -0.455851 1.544861 -0.774414 0.140631 0.202589 0.044767 -1.418660 0.770863 0.590508 0.235557 1.413990 -0.176136 -1.501661
wb_dma_rf/inst_u2 -1.517976 2.320132 -1.112091 -3.167868 -3.875769 -1.423100 -0.400544 -1.440645 -0.243389 2.425843 0.541495 -0.486860 2.255597 5.148643 1.676290 -1.219693 0.942907 -0.716019 -2.883225 1.598796
wb_dma_ch_rf/wire_ch_adr1_dewe 1.079957 -1.961096 -1.350160 0.718960 0.191006 -1.406392 0.281257 -0.240595 -1.652911 0.116769 -0.476661 -0.336120 0.866794 0.289456 -0.310991 0.214448 -0.773717 -1.619901 0.368122 1.441201
wb_dma_ch_rf/always_17/if_1 3.151192 0.374105 -1.641555 0.287943 -3.112506 0.864569 1.572375 -1.629041 0.496564 -0.054354 -4.075171 3.882911 -1.223725 0.483945 -0.903702 1.117375 1.019145 -1.669205 -1.487124 -1.229153
wb_dma_de/assign_71_de_csr 0.345451 1.837018 0.864958 -4.152982 -0.384573 -1.126786 4.841965 -0.304428 2.177611 0.320650 0.561898 -1.524847 -1.946331 0.943365 0.345055 -0.660845 0.517023 2.279875 0.234891 -2.480201
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.021987 0.552159 -0.940340 0.058686 -0.525367 2.092030 -0.018755 -0.721908 -2.516570 -0.578908 -0.140536 1.605766 -0.811785 0.085405 -0.929556 -1.479941 1.233423 -0.166319 1.279231 0.749800
wb_dma_ch_sel/always_42/case_1 0.106098 6.316881 0.726792 -0.800042 -1.399429 0.302602 -1.246307 1.163722 -1.158986 3.347064 3.053668 -1.958241 -3.308121 3.293005 1.155979 0.221930 1.062973 -0.095947 -0.076631 0.700928
wb_dma_ch_sel/always_1/stmt_1/expr_1 0.581663 1.571353 2.054079 -2.649212 0.797513 -1.595661 3.798179 -0.966632 1.582449 0.838080 0.420740 -2.464543 0.695886 -1.117678 -1.338593 -3.914091 -1.268071 1.116955 0.395546 -3.813574
wb_dma_ch_sel/always_6/stmt_1 0.483215 0.188237 0.150423 -0.475229 0.651987 -1.519305 3.531736 -1.289478 2.479102 1.058452 -0.249879 -1.433107 2.451496 -2.643193 -1.144857 -3.123307 -2.606353 0.473276 0.843489 -4.252209
wb_dma_ch_rf/reg_ch_chk_sz_r 1.816957 1.486716 1.655613 1.845940 -1.407268 1.742522 -0.115120 -1.222104 -1.303594 0.678987 -1.552182 3.755399 -2.945477 -0.566782 0.211959 1.986920 1.155932 -0.439971 -1.746630 -0.518082
wb_dma_ch_sel/always_3/stmt_1 3.416842 -0.860282 -1.397788 -1.756409 -0.410976 -1.601319 3.209289 0.002546 3.790326 -1.025920 -1.241164 2.565876 -0.971498 -0.811389 3.430096 2.949256 0.459873 -0.015936 -1.976929 -1.425775
wb_dma/wire_pointer2_s -1.700934 0.974134 -0.595179 -1.875539 -2.458583 -0.836729 0.382778 -0.434972 -0.165879 0.768636 -0.526483 -0.550187 1.203509 2.220862 0.373042 -1.045585 0.734607 -0.071534 -0.384379 1.889051
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.203781 0.038426 0.644931 -0.455569 -0.122010 2.046044 2.563153 -1.179421 -1.049785 -1.256975 -0.048757 1.771624 -0.753387 -1.182966 -0.185609 -0.892039 1.410056 1.201679 1.089239 -0.665726
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -1.357924 -0.457060 -0.762574 -3.984899 -3.045970 -1.564859 -1.174082 -2.244550 -2.944252 -1.110444 -1.380370 -0.656217 -3.608994 2.424460 -0.239156 -0.354319 -0.107389 0.194620 1.422605 3.742236
wb_dma_ch_rf/input_de_txsz 1.911428 1.970972 -0.110897 0.434177 -1.960672 -1.339121 1.631779 -0.551912 2.663809 2.446223 -1.706318 1.645820 -2.544007 0.253851 0.979913 3.171413 -0.934742 -0.146151 -2.184054 -2.498755
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.870036 -0.585462 2.054662 -1.025386 -1.363109 -0.481574 2.620390 -1.180155 0.622986 -0.639008 -0.121763 -0.025770 1.352959 -1.303582 2.411132 -0.020600 0.105182 1.764016 -0.189294 0.452160
wb_dma_wb_if/input_pt_sel_i -0.296132 3.761909 -5.394515 -3.774598 -5.173970 1.059103 -0.083690 -0.753896 -1.104812 1.580975 0.250206 0.070846 -1.316725 3.046784 1.592483 -1.205566 -0.538528 -0.861372 -0.464507 1.331802
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.114136 0.465655 1.938531 1.553041 2.439863 -1.690546 -1.716453 -0.017419 0.316248 1.130417 1.478964 1.030363 0.301859 -3.032924 2.521774 -0.353154 -1.826646 -1.155979 -2.210726 -1.060562
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 0.279343 -0.537402 1.615703 -0.476966 0.485590 0.047411 2.738347 -0.485397 1.563440 -0.745787 0.118916 0.280886 -0.020593 -1.478832 0.772903 0.601216 0.241856 1.395517 -0.169440 -1.525070
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond -0.118359 -1.761823 -2.075058 -3.034282 -0.714448 -3.590421 5.114062 -2.668487 2.926728 2.477952 -1.180799 0.601814 0.646651 2.179832 2.080171 0.458032 -3.041730 2.739964 -0.354611 -3.379423
wb_dma/wire_mast0_go -0.069306 0.547926 -0.892509 0.020397 -0.556429 2.031785 0.011975 -0.704739 -2.474699 -0.578870 -0.186527 1.517229 -0.747547 0.169771 -0.956533 -1.434379 1.171133 -0.130160 1.255421 0.782028
wb_dma_ch_rf/always_1/stmt_1 -2.596276 0.560193 2.221691 1.292912 -0.341923 -0.122101 -1.933216 -0.236271 -0.681030 1.477252 -0.643332 -2.246042 0.658438 0.644620 -2.411448 -1.025720 -1.409367 0.214089 0.243201 -0.213581
wb_dma_ch_rf/always_10/if_1 2.196808 0.557651 2.467335 1.033490 2.159594 0.458354 0.724267 -1.204590 -0.828900 -0.148489 1.339329 2.721819 -0.467209 -4.012997 2.155980 -1.261568 -0.370657 0.031884 -1.066665 -1.588743
wb_dma_ch_sel/assign_165_req_p1 0.001707 0.547246 -0.871369 0.085450 -0.467574 2.083959 0.033918 -0.695373 -2.492411 -0.570763 -0.087614 1.560689 -0.760789 0.054592 -0.887836 -1.457918 1.189689 -0.150783 1.237800 0.731669
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 1.907804 1.493255 1.682121 1.971963 -1.296884 1.601682 -0.162580 -1.145607 -1.203348 0.767971 -1.463282 3.781977 -2.940864 -0.657771 0.293255 2.082212 1.083005 -0.533028 -1.858607 -0.493452
wb_dma_de/always_23/block_1/case_1/block_8/if_2 0.288314 0.507647 -1.037171 -1.752792 -0.632569 -0.890036 4.246452 -0.496116 2.857648 0.493870 -0.219537 -0.290223 -0.369294 -0.434986 0.528228 0.369141 -0.652415 1.530704 0.631246 -2.654169
wb_dma_de/always_23/block_1/case_1/block_8/if_3 0.527210 0.246802 -0.022036 -0.562406 0.449338 -1.534330 3.589545 -1.369887 2.517373 1.095396 -0.422399 -1.407002 2.414078 -2.527088 -1.223318 -3.115222 -2.573899 0.422530 0.796009 -4.329437
wb_dma_de/always_23/block_1/case_1/block_8/if_1 0.297890 0.550419 -1.142813 -1.852692 -0.690951 -0.963100 4.307350 -0.537847 2.965639 0.523790 -0.202867 -0.306348 -0.410191 -0.381752 0.599241 0.386212 -0.667259 1.560103 0.624040 -2.718134
wb_dma_ch_sel/always_2/stmt_1 3.472999 0.130918 1.976424 0.870719 1.293203 -1.016494 1.402920 -0.282550 1.870043 0.153054 0.479521 2.843441 -1.271117 -2.936511 3.497294 2.360944 -0.180587 -0.203040 -2.816529 -1.817605
wb_dma_ch_sel/assign_115_valid 0.597527 0.704234 4.092929 1.973536 0.709792 -1.099568 -0.763862 -0.569974 1.049200 1.585952 -0.198869 0.431417 -0.459296 -2.029017 0.866041 1.204582 -1.535332 0.029339 -2.519090 -1.840021
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 0.731615 4.708118 2.238975 -2.700636 -1.217536 2.838412 -2.106503 2.152650 0.633177 -1.250997 -0.371690 3.309022 -5.859303 2.041616 -1.483569 0.406009 4.539037 1.991777 -3.031637 -2.213100
wb_dma/wire_de_txsz 3.217549 1.823415 -0.402082 1.487909 -2.254286 -1.346634 1.366975 -1.202570 2.310882 2.760385 -2.796949 2.064168 -1.226716 -0.511960 -0.465612 1.859843 -1.525050 -1.567211 -2.491051 -3.393309
wb_dma_wb_slv/input_slv_pt_in 0.037814 0.044230 0.099180 -2.512236 -3.119306 -2.230541 1.404578 -1.859958 -2.208353 -0.006623 -1.126323 -0.214098 -1.659137 1.405448 -0.270820 -0.728938 0.302750 -0.169790 0.173007 2.291783
assert_wb_dma_ch_sel/input_ch0_csr 0.277077 -0.541690 1.584886 -0.527148 0.457939 0.036666 2.630438 -0.471329 1.521088 -0.746583 0.131868 0.214892 -0.010495 -1.370772 0.761992 0.595632 0.222374 1.372936 -0.139565 -1.456021
wb_dma_de/always_23/block_1/case_1/block_7/if_1 1.170706 -1.705145 -2.445409 -2.296219 -1.269012 -3.527255 4.970459 -3.321429 2.704473 2.664087 -2.342011 0.972813 1.950057 1.450139 0.710872 -0.921728 -3.465088 1.279091 -0.744990 -4.227013
wb_dma_ch_sel/assign_149_req_p0 1.678943 -1.101217 2.697156 2.452965 0.570108 -2.436142 -0.360623 -0.890116 -0.603566 1.651363 -0.869147 0.077086 0.222817 -1.473026 0.476059 1.411952 -2.086630 -1.526704 -2.216684 -0.413540
wb_dma_de/wire_adr0_cnt_next -3.275738 1.539436 0.236671 -1.571685 -1.756044 1.971268 -3.439944 -0.896388 1.463598 -0.754176 2.287919 -0.296818 3.244195 1.659688 1.563264 -0.721504 1.485181 -1.694941 -4.281634 0.954266
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 2.878393 0.033181 -2.107975 -3.656889 1.223400 -1.225507 -3.428702 0.057358 -0.119189 0.252233 0.561292 1.305611 -1.650923 3.429194 -0.806029 -1.150675 -0.117105 0.241479 -2.633837 -3.396186
wb_dma_ch_rf/always_23/if_1/block_1 0.994503 -3.768543 -1.797785 -0.681121 -0.546203 -1.073886 0.681386 -0.057729 -1.005537 -2.119753 -1.764130 0.025829 1.416304 1.436452 -0.026670 0.991449 0.812967 -1.438332 0.114196 2.718165
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.766877 -0.437254 2.111327 -1.140631 -1.496402 -0.520169 2.558089 -1.294164 0.567259 -0.558515 -0.195976 0.046239 1.282007 -1.232885 2.385651 -0.090021 0.117639 1.734909 -0.326105 0.410939
wb_dma_rf/wire_ch0_txsz 2.066968 0.246334 -1.262829 1.984936 -4.596014 -1.133140 2.608806 -0.865858 1.333659 2.293530 -4.856548 1.773612 0.937432 1.675887 -2.413356 0.879839 -0.900512 -1.811767 -1.416616 -2.135201
wb_dma_ch_sel/assign_134_req_p0/expr_1 0.997272 -1.965068 0.261617 0.186456 -0.973547 -1.976250 -0.163417 -0.608774 0.145220 -0.856687 -1.035540 -0.008036 0.994489 -1.422698 3.477535 2.402787 -0.651982 -1.912202 -1.585022 3.277610
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 0.426772 0.414000 4.719798 -1.269376 1.991688 -0.772829 2.130014 -0.924121 0.256185 -0.283938 0.727182 -2.074794 1.240483 -2.142457 -1.261962 -3.767101 -0.562123 0.984685 -0.318950 -2.729098
wb_dma_de/always_6/if_1/if_1 3.015126 0.341516 -1.789048 0.146264 -3.315165 0.931551 1.553949 -1.611490 0.469125 -0.135451 -4.254408 3.790245 -1.157942 0.746902 -1.135843 1.018337 1.134430 -1.647997 -1.343511 -1.159685
wb_dma_ch_sel/assign_128_req_p0 3.299304 0.061820 -1.510027 1.723235 -0.208563 -1.283817 -0.599492 -0.015229 0.435249 0.978949 -0.569579 1.408014 -2.244712 -1.204802 2.145610 4.299580 -0.759856 -3.155185 -2.145103 1.129643
wb_dma_de/assign_77_read_hold/expr_1 -0.041271 0.601893 -0.946087 0.040838 -0.532361 2.103482 -0.011986 -0.764192 -2.547691 -0.547564 -0.138481 1.609945 -0.804260 0.162920 -0.972027 -1.514083 1.199465 -0.144688 1.303006 0.754639
wb_dma_de/wire_de_adr0 -2.634405 2.774747 3.203337 -0.731192 -0.383612 -0.604662 -5.378062 0.751049 -0.530575 1.023480 2.103633 -0.809381 3.122775 1.303424 2.953274 -4.032684 -0.349923 -0.037002 -2.378254 1.310602
wb_dma_de/wire_de_adr1 0.046195 -1.879870 -0.530875 -1.262513 -0.624038 0.303691 0.404937 0.224007 0.669429 -2.228200 -1.292329 0.398228 0.550620 0.974024 0.322015 0.892846 1.480173 0.105681 -0.162989 1.344599
wb_dma_wb_mast/always_4 0.010394 0.526901 -0.896622 0.112782 -0.496396 2.105875 0.077311 -0.744263 -2.492920 -0.565785 -0.106412 1.592339 -0.850882 0.018972 -0.935359 -1.417794 1.194610 -0.111130 1.292594 0.685725
wb_dma_wb_mast/always_1 -0.092376 2.640242 -0.444796 -3.978432 -3.860056 -3.601027 0.093769 0.569829 -2.506124 1.444613 0.556230 -2.583439 -0.671106 4.267672 -0.486419 -2.197158 0.512207 -0.240142 -1.882873 0.726883
wb_dma_rf/wire_ch3_csr -0.148259 2.664659 -1.774823 -0.887822 -2.132470 -0.663951 -0.411900 -1.654422 -0.481692 3.865794 2.012985 -1.289261 1.511551 5.180323 -0.013873 -0.144537 -0.341873 -1.120129 -2.632333 -0.755560
wb_dma_ch_rf/reg_ptr_valid 0.403083 -1.130662 3.056293 -3.701605 0.236817 0.075472 3.394276 0.036987 1.272481 -2.980651 -0.412216 -0.541834 -1.029208 0.857114 0.695698 0.535486 2.766423 2.092354 -0.727428 0.047649
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.302397 0.020227 0.723289 -0.365680 -0.010321 2.106428 2.681085 -1.165780 -1.007808 -1.302935 -0.006468 1.841177 -0.823469 -1.372237 -0.156596 -0.867869 1.441175 1.222197 1.133515 -0.759090
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.482910 -0.182113 -2.030691 1.403096 2.865336 -2.410217 -1.946674 0.314174 -0.503361 0.882801 2.083052 0.358348 -0.003667 -3.407831 3.282273 0.452843 -2.368830 -3.807943 -1.295733 1.158029
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 3.512425 -0.201114 -2.219004 1.243451 2.851267 -2.522091 -2.067251 0.359476 -0.580074 0.895648 2.124924 0.299829 0.040809 -3.231611 3.330380 0.362037 -2.377954 -3.902903 -1.253258 1.278799
wb_dma_ch_sel/always_9/stmt_1 0.232750 -0.546725 1.557108 -0.478653 0.444058 0.031813 2.626515 -0.415703 1.493691 -0.718207 0.134502 0.211676 0.005600 -1.379236 0.728299 0.595401 0.248549 1.394441 -0.160362 -1.437910
wb_dma_rf/assign_6_csr_we/expr_1 0.963410 2.958419 6.762570 1.156540 0.129098 -0.254285 0.249272 -0.092551 -3.426147 1.581049 -1.041034 0.281665 -1.545115 -1.633284 -1.413895 -2.863716 1.150975 0.281156 -1.662207 0.711963
wb_dma_wb_slv/always_5/stmt_1/expr_1 3.044861 -2.071018 0.200849 4.694154 4.229088 -3.289636 -0.812483 0.913059 -2.183939 2.068192 0.943980 -0.503948 0.932190 -3.178860 0.165745 -0.531347 -3.724118 -3.029836 1.098933 -0.079064
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 1.962772 1.302794 -0.276111 3.321236 -0.001307 -1.548191 2.040325 0.718998 1.849585 3.339685 -1.632292 0.537702 -2.813281 -0.544170 -0.972557 3.016556 -2.241782 -0.537746 0.730244 -3.003937
wb_dma/wire_ch5_csr -0.453394 1.709443 -1.261503 -2.616226 -3.204561 -1.179884 -1.058679 -1.590953 -0.685824 1.990482 0.565646 -0.572942 1.428474 4.444002 1.321816 -0.695185 0.118605 -0.855836 -2.831920 0.685787
wb_dma_ch_pri_enc/wire_pri10_out 0.298566 0.021933 0.738759 -0.384065 -0.006336 2.117918 2.717256 -1.208925 -0.971980 -1.312373 -0.018147 1.820352 -0.762436 -1.357637 -0.146369 -0.821486 1.429636 1.261640 1.065390 -0.788996
wb_dma_ch_rf/assign_20_ch_done_we 0.629798 2.273853 0.585267 0.752066 -0.840242 0.036820 0.975073 -1.341527 0.083369 2.177889 -0.707349 1.437316 -1.667621 -1.039549 -0.262700 -0.367161 -1.210734 0.114506 -0.438633 -2.361112
wb_dma_wb_mast/input_wb_ack_i 0.738003 1.096979 -0.848050 -4.822852 -5.060198 -5.114641 1.356622 -2.400360 -4.938143 2.078796 -1.089200 0.188484 -1.208038 5.465241 0.102116 -3.387175 -0.034706 -0.174778 -1.589034 1.955449
wb_dma_ch_rf/always_17/if_1/block_1/if_1 3.121458 0.383640 -1.813925 0.413539 -3.170660 0.933899 1.541625 -1.533952 0.458544 0.020665 -4.219485 3.830035 -1.311714 0.626770 -1.163648 1.180021 1.044434 -1.691907 -1.256687 -1.251431
wb_dma_rf/input_dma_rest 0.034206 1.352037 2.172430 -2.300041 0.422966 -0.188326 0.718312 0.258961 -0.688478 -0.207653 0.857575 -1.246162 -1.690372 1.237892 -0.288860 -1.003460 1.183288 0.876888 -0.316384 0.085197
wb_dma_ch_sel/always_5/stmt_1 1.806305 0.712737 -1.088897 0.433022 -2.054047 1.828575 -1.358163 -2.875055 -0.336234 0.723532 -1.361450 0.979112 0.402002 -1.453459 -4.882278 -1.288555 -1.011619 -0.437783 -1.502225 -5.001019
wb_dma_ch_sel/always_40/case_1 0.415404 -1.103889 2.940762 -3.763752 0.158723 0.067782 3.339457 0.070706 1.249171 -2.983661 -0.490005 -0.495615 -1.088290 1.003460 0.652404 0.574606 2.788468 2.045063 -0.691465 0.067636
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 0.098045 -1.974988 -0.584927 -1.304274 -0.663347 0.251441 0.410181 0.281983 0.718530 -2.304181 -1.387759 0.460457 0.553804 1.087889 0.322467 1.001833 1.560877 0.092555 -0.201650 1.400247
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.082061 0.458086 1.922954 1.465190 2.373189 -1.628412 -1.651716 -0.028840 0.352115 1.068458 1.484591 1.083688 0.302096 -3.004158 2.531706 -0.253522 -1.772712 -1.097957 -2.256028 -1.081596
wb_dma/wire_de_csr 0.341965 1.735681 0.993787 -3.967396 -0.248872 -1.062505 4.894980 -0.303078 2.174141 0.209682 0.582627 -1.446241 -1.908550 0.758754 0.349604 -0.572708 0.541059 2.332342 0.312685 -2.506667
wb_dma_de/assign_82_rd_ack 1.862299 2.513532 -0.992887 0.547171 -2.429702 0.538165 1.514047 -1.179647 0.261187 1.992014 -1.804192 3.039379 -3.201911 0.380953 0.123712 1.780561 0.090241 -0.312972 -1.003933 -1.756391
wb_dma_ch_sel/always_37/if_1/if_1 -1.326665 3.934046 2.596401 -1.910507 -1.086125 1.930312 -4.145569 -0.519792 0.624466 -0.921100 -1.036202 -0.239030 -0.258560 -0.366940 0.161727 -2.967414 1.492650 -3.109634 -3.288193 1.773784
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.004119 0.564318 -0.886939 0.130123 -0.504348 2.108644 0.009356 -0.747085 -2.514822 -0.555565 -0.138855 1.659542 -0.811618 0.048845 -0.924341 -1.471339 1.185950 -0.165924 1.262821 0.726592
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 0.299211 -0.537635 1.659830 -0.500429 0.486178 0.032057 2.701404 -0.476814 1.553797 -0.754427 0.142376 0.239141 0.015912 -1.426563 0.796308 0.593749 0.212283 1.404292 -0.163049 -1.545212
wb_dma_de/always_23/block_1/case_1/block_9/if_2 0.510052 0.158872 0.161509 -0.408935 0.583508 -1.424105 3.379324 -1.296456 2.414381 1.007016 -0.329781 -1.330392 2.455520 -2.628404 -1.129221 -3.051101 -2.520560 0.359062 0.738444 -4.127886
wb_dma_ch_rf/always_10/if_1/if_1 2.200228 0.511350 2.610889 1.019263 2.322158 0.370566 0.872155 -1.178494 -0.715146 -0.151832 1.472414 2.677410 -0.358703 -4.186982 2.245960 -1.330436 -0.415031 0.087727 -1.095221 -1.767215
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 0.309483 0.025363 0.649008 -0.393252 0.006045 2.052676 2.571510 -1.144734 -0.999854 -1.244698 0.030123 1.818908 -0.751508 -1.319640 -0.130082 -0.854257 1.406199 1.182250 1.074037 -0.697441
wb_dma_ch_sel/input_ch3_adr0 -1.919516 0.209648 1.074309 -3.694489 -3.493007 -0.259144 -0.940858 -1.538970 -1.505254 -1.930361 -1.324934 -0.038597 0.224413 -1.107418 1.573477 -2.054587 0.651334 0.888105 -0.853743 2.971149
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 0.552909 1.521097 2.082412 -2.477916 0.853090 -1.615857 3.421033 -0.944386 1.402384 0.882585 0.424952 -2.503927 0.795060 -1.169582 -1.422629 -4.003520 -1.370592 0.924827 0.357634 -3.682929
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 0.267468 -0.562896 1.620368 -0.450154 0.506153 0.033455 2.621782 -0.442411 1.536094 -0.715040 0.116464 0.258914 0.005834 -1.405883 0.755715 0.582667 0.215585 1.375219 -0.176362 -1.491316
wb_dma_de/wire_de_txsz 3.171958 1.812490 -0.360300 1.393394 -2.372279 -1.265871 1.248832 -1.282688 2.219912 2.665213 -2.883997 2.069076 -1.082757 -0.428490 -0.519030 1.676676 -1.421862 -1.664157 -2.568718 -3.257042
wb_dma_rf/input_de_adr1 0.042290 -1.861874 -0.502227 -1.330779 -0.651466 0.277766 0.336029 0.262716 0.641972 -2.238114 -1.284294 0.412597 0.555554 1.052040 0.349237 0.899658 1.531108 0.078038 -0.210550 1.384751
wb_dma_rf/input_de_adr0 -4.232672 2.953260 4.020882 -1.366172 -1.827396 0.501076 -5.282044 -0.094233 -1.374967 0.472603 0.805854 -0.173349 1.178200 0.670575 1.323453 -4.038535 -0.165357 1.718762 -1.639513 1.392654
wb_dma_de/always_2/if_1 -2.561821 2.455810 3.140648 -0.644129 -0.931764 0.480138 -5.370835 -0.047765 0.650508 0.240384 2.138455 -0.714059 4.419579 0.091117 1.448260 -3.463732 0.319535 -0.423394 -4.544805 -0.117957
wb_dma_ch_sel/assign_102_valid 0.649937 0.706664 4.154330 1.912561 0.676751 -0.998691 -0.631340 -0.577942 1.185247 1.518441 -0.224815 0.483680 -0.509498 -2.003307 0.881388 1.265021 -1.407776 0.091535 -2.536933 -1.904639
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -0.043028 2.304971 -2.576944 -3.993764 1.574525 -1.155700 -2.061326 -0.765815 1.261308 0.044751 0.000289 1.694933 1.481014 0.798513 4.339289 -4.014950 0.106033 -2.621575 -2.997484 1.539304
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.757651 -0.544684 2.145139 -0.995470 -1.359507 -0.520447 2.655773 -1.225337 0.649670 -0.591006 -0.103663 0.062203 1.253654 -1.347722 2.446387 0.008255 0.092049 1.791451 -0.268029 0.383109
wb_dma_wb_mast/assign_4_mast_err 2.227174 0.427454 2.580590 1.209088 2.438369 0.426642 0.883963 -1.090896 -0.756851 -0.141270 1.501863 2.708630 -0.436628 -4.245125 2.228987 -1.279467 -0.409636 0.082575 -0.910526 -1.698470
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond -0.846469 0.233263 0.598751 -1.518293 1.122378 -1.546971 3.903433 -0.641385 2.832537 0.676975 0.950900 -1.967849 1.190439 -2.025547 0.296272 -1.818902 -2.097076 1.972690 1.237345 -3.435459
wb_dma_ch_rf/always_2/if_1 0.415592 -1.158751 3.087692 -3.890744 0.167368 0.071397 3.395981 0.072881 1.254444 -3.060460 -0.445922 -0.539732 -1.131695 1.000336 0.717043 0.535398 2.869712 2.098515 -0.742615 0.132198
wb_dma/input_wb1_err_i 2.078339 0.514853 2.532498 0.941005 2.162008 0.456174 0.762481 -1.173400 -0.818936 -0.228723 1.390970 2.655685 -0.394907 -3.996035 2.214215 -1.366183 -0.322132 0.106946 -1.045789 -1.540820
wb_dma_ch_sel/assign_133_req_p0/expr_1 1.193642 -1.768459 0.023141 0.275964 -0.892760 -1.997921 -0.400679 -0.483444 0.103414 -0.754540 -0.956773 0.044935 0.753005 -1.461632 3.534109 2.463957 -0.673662 -2.132387 -1.581783 3.338989
wb_dma_ch_sel/assign_136_req_p0/expr_1 1.485521 -1.182822 2.664646 2.303415 0.503025 -2.365779 -0.328128 -0.926119 -0.525270 1.548025 -0.852259 0.026685 0.349949 -1.388360 0.451932 1.338750 -2.019145 -1.358065 -2.173580 -0.337982
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.986201 0.430649 1.909271 1.521820 2.432078 -1.628532 -1.756443 0.021754 0.265889 1.081981 1.513429 0.962102 0.362686 -2.951308 2.516005 -0.385434 -1.806506 -1.146292 -2.174834 -1.009707
wb_dma_ch_sel/input_dma_busy 0.254598 -0.531303 1.652215 -0.509728 0.465358 0.040491 2.727425 -0.454095 1.560892 -0.755780 0.136610 0.213392 0.007622 -1.413469 0.790089 0.597516 0.245645 1.432148 -0.159057 -1.535089
wb_dma_ch_sel/assign_4_pri1 0.263228 0.077979 0.592815 -0.452844 -0.116964 2.146158 2.529729 -1.203515 -1.174693 -1.284842 0.003472 1.881512 -0.761533 -1.189516 -0.191475 -0.998018 1.481157 1.175066 1.104856 -0.615010
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.109256 0.473221 1.798573 1.478895 2.294989 -1.616717 -1.767138 -0.006197 0.282460 1.065135 1.425567 1.098404 0.248626 -2.852438 2.526170 -0.205218 -1.689434 -1.190533 -2.227117 -0.924222
wb_dma_ch_rf/reg_ch_csr_r 0.197751 -0.631599 -1.794215 -5.265589 1.094898 -0.353371 -3.069402 -2.157263 -0.494802 -1.154759 0.833743 0.790643 -1.219298 3.137240 1.483954 -2.461834 -0.901639 -0.852604 -1.399627 -1.049930
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.259748 0.024263 0.625815 -0.379097 -0.044851 2.068110 2.547002 -1.151204 -1.053090 -1.250471 0.003463 1.802029 -0.781978 -1.241521 -0.194848 -0.867148 1.371842 1.140195 1.077810 -0.701288
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.371863 -0.351292 -2.092949 1.145487 2.742893 -2.437393 -1.959425 0.305162 -0.604710 0.717039 2.048012 0.298990 0.168257 -3.186141 3.256916 0.319792 -2.296439 -3.779667 -1.318376 1.358023
wb_dma_wb_if/wire_slv_we -1.067775 3.049621 -1.362883 -2.222212 -1.852483 -1.541432 0.997329 0.880690 -0.490978 1.249852 -1.874065 1.239796 3.920378 2.053123 1.403110 -5.457238 2.384038 -2.486528 -3.028285 3.811810
wb_dma_de/assign_70_de_adr1 0.025497 -1.955782 -0.526320 -1.337918 -0.671619 0.275249 0.429569 0.253053 0.673860 -2.235641 -1.376801 0.406198 0.567357 1.125349 0.295984 0.934947 1.549421 0.127605 -0.128028 1.389111
wb_dma_ch_sel/always_38/case_1/stmt_4 0.350054 0.514686 -1.040707 -1.900098 -0.593229 -0.923795 4.586916 -0.536504 3.069542 0.456113 -0.202340 -0.290665 -0.405900 -0.517511 0.622795 0.412543 -0.635907 1.661507 0.668969 -2.844879
wb_dma_ch_sel/reg_ch_sel_r -1.337534 3.765651 2.572011 -1.952306 -1.052592 1.919614 -4.377061 -0.462574 0.653529 -1.096936 -1.062614 -0.278746 -0.118421 -0.298496 0.225504 -2.893915 1.576232 -3.260443 -3.450283 1.967181
wb_dma_ch_sel/always_38/case_1/stmt_1 2.541795 -1.514164 -1.278665 0.814016 -1.879630 -1.125614 -1.205524 -2.548524 0.313152 1.292319 -2.011497 -0.923684 1.681493 -0.732025 -4.822538 0.342208 -2.536450 -1.556828 -2.343022 -4.361444
wb_dma_ch_sel/always_38/case_1/stmt_3 0.303622 0.537561 -1.101147 -1.923405 -0.654541 -0.952718 4.381946 -0.545148 2.978177 0.457578 -0.188493 -0.309982 -0.363509 -0.379239 0.636790 0.313585 -0.661688 1.570447 0.624418 -2.719577
wb_dma_ch_sel/always_38/case_1/stmt_2 0.283765 1.074529 -2.136763 -1.719939 -1.144255 1.115727 4.345660 -1.217114 0.411307 -0.022264 -0.335551 1.235902 -1.166225 -0.229713 -0.445305 -1.077635 0.496805 1.415872 2.004701 -1.971696
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.005237 0.555164 -0.881298 0.077366 -0.496711 2.031101 -0.014833 -0.715223 -2.473788 -0.574706 -0.097907 1.585710 -0.783403 0.065683 -0.871942 -1.452334 1.165953 -0.153862 1.228516 0.716067
wb_dma_ch_pri_enc/wire_pri30_out 0.293682 0.055675 0.675298 -0.449770 -0.071201 2.093931 2.615624 -1.219283 -1.076037 -1.302347 -0.031591 1.833402 -0.780115 -1.279780 -0.146617 -0.904945 1.431440 1.220907 1.077190 -0.724059
wb_dma_ch_sel/reg_ch_sel_d 3.178286 -0.450662 -2.107270 -4.889810 0.516257 -1.150214 1.279979 -0.718512 0.583025 -3.440237 1.904900 -0.099456 1.830295 -3.221274 4.099211 -1.924591 1.524136 -2.763873 -2.755104 1.733247
wb_dma_ch_rf/assign_14_ch_adr0_we -2.568361 2.786720 3.208204 -0.867665 -0.575716 -0.594525 -5.211522 0.719952 -0.386410 0.917388 1.985854 -0.704770 3.141504 1.317366 3.013225 -3.869895 -0.215587 0.050887 -2.522841 1.262689
wb_dma_rf/wire_ch1_csr -0.080008 2.681594 -1.466525 -0.501197 -1.742182 -0.708965 -0.766689 -1.413107 -0.272902 3.954592 2.155598 -1.468407 1.797637 4.844810 -0.156039 -0.271837 -0.522214 -1.155264 -2.646127 -1.063583
wb_dma_inc30r/always_1/stmt_1/expr_1 0.380816 -2.699535 -1.903096 -0.027916 0.712856 0.339718 -0.034802 0.436401 3.584887 -2.118576 1.119098 -1.348529 6.606108 1.228872 0.637646 0.632641 1.544729 -2.708754 -3.084441 -0.153741
wb_dma_rf/wire_pause_req -0.175522 2.109727 4.756895 -2.740089 -0.823292 0.847441 -2.233519 -2.647651 -4.323161 -0.161444 -2.146185 -0.220474 -4.292988 -0.046980 -2.182044 -3.125202 0.320656 -0.601040 -0.891286 1.215216
wb_dma_ch_sel/assign_95_valid 1.058283 0.875012 -3.219536 2.044289 0.787867 -1.244121 -2.509020 -1.584706 2.243896 4.386536 1.468295 1.788711 4.094406 2.560977 1.403682 -0.302122 -2.854078 -2.459775 -4.288623 -3.493587
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.299671 -2.463736 1.070029 -1.774200 -0.142775 0.326748 3.013249 -0.197585 2.146514 -2.978880 -1.222395 0.624874 0.545694 -0.332790 1.041561 1.533299 1.753856 1.461049 -0.318835 -0.139477
wb_dma_ch_rf/reg_ch_stop 2.172919 0.472185 2.568715 1.155028 2.370097 0.378719 0.806184 -1.136357 -0.821807 -0.124308 1.417709 2.636093 -0.403652 -4.140118 2.105336 -1.383404 -0.454643 0.047474 -0.919049 -1.683020
wb_dma_ch_sel/assign_146_req_p0 1.612195 -1.144851 2.667578 2.350284 0.591502 -2.415695 -0.268536 -0.861709 -0.530816 1.615587 -0.827707 0.012799 0.317983 -1.464139 0.479374 1.371186 -2.088843 -1.431308 -2.169745 -0.386338
wb_dma_ch_sel/always_45/case_1/stmt_1 1.020812 -1.931192 -1.423998 0.493315 -0.028836 -1.431508 0.337098 -0.326767 -1.719985 0.064646 -0.571447 -0.406968 0.873136 0.464329 -0.358035 0.111232 -0.672921 -1.580215 0.306792 1.476982
wb_dma_de/input_dma_abort 2.186873 0.398146 2.590753 1.204154 2.386635 0.388324 0.901381 -1.100621 -0.771437 -0.169639 1.437893 2.600173 -0.392223 -4.161224 2.142435 -1.315283 -0.422483 0.121986 -0.822964 -1.694127
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.241259 0.039522 0.655858 -0.376083 -0.087559 2.059205 2.543599 -1.173398 -1.036479 -1.219373 -0.052290 1.794083 -0.754023 -1.213606 -0.205587 -0.867643 1.377908 1.168146 1.085669 -0.707358
wb_dma_de/input_adr1 1.037945 -1.881517 -1.347580 0.553827 0.036698 -1.369854 0.305700 -0.274306 -1.680202 0.046688 -0.524955 -0.364148 0.866269 0.395907 -0.314737 0.161483 -0.642282 -1.555922 0.310943 1.437462
wb_dma_de/input_adr0 -0.757161 0.537637 2.716658 -1.546419 -0.881846 -3.001046 -3.169084 0.472076 -0.718214 -0.047722 0.576247 -2.162838 5.948336 -1.240507 3.268723 -5.602040 -1.131847 -0.044687 -1.595418 1.904621
wb_dma_ch_arb/reg_next_state 3.014880 -0.245744 -1.858209 -4.927150 0.413478 -1.072208 1.191528 -0.806279 0.460694 -3.275450 1.888898 -0.243700 1.751862 -3.071509 3.647821 -2.061557 1.538092 -2.669792 -2.886638 1.476570
wb_dma_wb_mast/input_wb_err_i 2.310809 0.405535 2.663182 1.173507 2.452265 0.456129 1.023104 -1.189928 -0.674408 -0.214242 1.465662 2.761551 -0.466048 -4.342181 2.241299 -1.244439 -0.418413 0.160646 -0.969760 -1.820904
wb_dma_wb_if/wire_wbs_data_o 1.101509 2.392241 -3.979968 -1.335224 0.398576 -1.399518 3.060221 2.013520 1.714166 1.791523 0.888743 -0.408975 -1.804209 1.671582 0.093210 -0.682459 -0.489505 0.184425 2.261585 -2.246767
wb_dma_de/assign_73_dma_busy -2.135659 1.235164 3.945158 -0.868668 -1.986392 0.442395 -0.803856 -1.896266 -0.881508 -0.262391 -4.348519 -0.605329 -2.415367 -0.366694 -1.610020 -0.640073 0.107009 -1.730758 -1.339449 2.551472
wb_dma_de/always_22/if_1 1.098063 0.311769 0.194726 -3.968928 1.420111 -0.786169 -3.770756 -0.676635 -0.990603 -0.533781 -1.561817 0.684821 -3.177367 2.312011 -1.461396 -2.159779 -0.145391 -1.292794 -2.476029 -0.776492
wb_dma_rf/wire_ch2_csr -0.108458 2.402254 -1.646634 -0.803733 -1.735845 -0.809432 -0.427867 -1.543341 -0.302228 3.818146 2.142825 -1.451577 1.760232 4.998631 0.015566 -0.176817 -0.483086 -1.030835 -2.586494 -0.946803
wb_dma_de/input_de_start 2.657372 -1.032231 -2.114641 0.781246 -2.032035 0.531907 -0.881459 -3.137136 -1.775900 0.757509 -1.822688 0.598155 1.000541 -0.915066 -5.104240 -0.969414 -1.522166 -1.660353 -1.240467 -3.698126
wb_dma_pri_enc_sub/always_3/if_1 0.206447 0.102184 0.617042 -0.508544 -0.199007 2.049150 2.497347 -1.169749 -1.057738 -1.240415 -0.055194 1.790842 -0.718014 -1.097229 -0.201953 -0.951942 1.470258 1.173955 1.055369 -0.602031
wb_dma_ch_pri_enc/wire_pri28_out 0.245678 0.021434 0.680951 -0.333161 -0.015349 2.137470 2.645400 -1.147663 -1.034003 -1.309176 -0.008468 1.835471 -0.789946 -1.348981 -0.219775 -0.834867 1.447604 1.250636 1.148002 -0.742636
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.472978 -0.145295 -2.151323 1.135046 2.723458 -2.484794 -2.059614 0.317231 -0.534130 0.827923 2.125348 0.326337 0.087167 -3.233629 3.396517 0.392106 -2.323185 -3.887009 -1.409813 1.318505
wb_dma_ch_sel/assign_132_req_p0/expr_1 1.049879 -1.812087 -0.088229 0.098206 -1.082849 -1.965343 -0.506147 -0.524625 0.141040 -0.811516 -1.026406 0.014484 0.830565 -1.269239 3.616727 2.505499 -0.586956 -2.164696 -1.674287 3.542255
wb_dma_ch_rf/always_25/if_1/if_1 -0.343898 0.447160 -0.450161 -0.884518 -2.680802 1.377305 0.202321 -0.970688 0.084379 -1.259874 0.646509 -0.849991 2.355270 -0.974118 -2.268176 -0.245143 1.832017 -0.527349 -3.258990 -0.130009
wb_dma_ch_sel/assign_98_valid/expr_1 -0.171816 -1.716903 0.032714 -0.568403 -1.146213 -2.186858 -4.315544 -1.549957 1.872470 0.711843 -0.756258 1.441895 4.887331 1.886902 3.229507 -0.019172 -1.409021 -1.755273 -5.992080 0.266112
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -0.635942 -0.168421 -1.310425 -4.728571 0.291163 -0.250404 -3.770430 -2.242153 -0.101244 -0.541660 -0.031853 0.310732 -1.469501 3.924531 0.700404 -1.683635 -1.024898 -1.381020 -2.146764 -1.026638
wb_dma_ch_sel/reg_pointer 0.358022 -1.128081 3.113219 -3.977407 0.169131 0.022408 3.360127 0.046645 1.287560 -3.045433 -0.420777 -0.631139 -1.061830 1.068548 0.794884 0.483294 2.869012 2.095356 -0.775696 0.137507
wb_dma_wb_if/input_wb_err_i 2.167692 0.472895 2.563801 1.083415 2.264306 0.445043 0.768354 -1.163437 -0.892423 -0.160988 1.414342 2.727767 -0.428789 -4.086332 2.186056 -1.386008 -0.379619 0.072957 -0.971084 -1.598239
wb_dma_rf/input_de_csr 0.352877 1.803164 1.012663 -4.000503 -0.291673 -1.115554 4.899710 -0.257301 2.190296 0.286304 0.603589 -1.530478 -1.976417 0.810571 0.291536 -0.564769 0.502437 2.347972 0.301844 -2.573052
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 0.028531 0.608427 -0.948228 0.077920 -0.541419 2.205294 0.039889 -0.782679 -2.652372 -0.618457 -0.136060 1.692708 -0.827720 0.073574 -0.992101 -1.559194 1.285527 -0.162032 1.360396 0.759780
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -1.683887 0.969521 -0.492894 -1.798705 -2.448770 -0.814908 0.456940 -0.425190 -0.127674 0.771048 -0.546472 -0.512419 1.298039 2.098116 0.419687 -1.044878 0.791160 -0.108246 -0.450705 1.875103
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.276048 0.024341 0.703072 -0.407438 -0.038749 2.130487 2.587293 -1.188861 -1.092984 -1.297017 -0.012439 1.874942 -0.766323 -1.300573 -0.176181 -0.922779 1.427479 1.186024 1.107891 -0.707869
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.035259 0.571132 -0.945767 0.085037 -0.513303 2.060353 -0.093846 -0.709692 -2.530957 -0.538837 -0.114236 1.571393 -0.786418 0.167889 -0.878013 -1.444750 1.197997 -0.191473 1.243693 0.774301
wb_dma_ch_rf/input_de_adr0_we -1.088938 -0.211321 1.632718 0.335018 1.795873 -0.690841 -0.409036 -0.142300 -0.102523 0.287245 1.205906 -1.630751 1.584872 -1.614216 -0.263883 -2.224475 -1.510629 0.397932 0.574329 -0.792042
wb_dma_ch_sel/assign_161_req_p1 0.004839 0.552817 -0.882790 0.089125 -0.509594 1.997317 -0.068259 -0.713330 -2.471880 -0.528331 -0.127643 1.546161 -0.725496 0.120623 -0.895625 -1.435429 1.174515 -0.170874 1.189393 0.743216
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 0.199184 -0.724739 -1.853294 -5.109757 1.072525 -0.369712 -3.500271 -2.053447 -0.379857 -1.230383 0.803859 0.655447 -0.833886 3.041830 1.574055 -2.478246 -1.003640 -0.945361 -1.497977 -0.890780
wb_dma_ch_sel/assign_129_req_p0 3.256857 0.270159 -1.513889 1.496845 -0.368647 -1.296456 -0.730903 -0.077912 0.364270 1.058630 -0.617965 1.409102 -2.252800 -0.965437 2.075427 4.108261 -0.662367 -3.212072 -2.336658 1.200681
wb_dma_de/wire_de_ack 0.490494 1.586597 2.069202 -2.640920 0.852843 -1.607305 3.558018 -0.960722 1.510657 0.828587 0.477509 -2.594235 0.842641 -1.166668 -1.406979 -4.101241 -1.329202 1.009271 0.387156 -3.747646
wb_dma_ch_arb 1.814424 0.139260 -1.176868 -3.831582 -0.796367 -0.693283 0.110143 -0.787356 0.417586 -2.500474 0.817657 -0.807855 1.105306 -1.784195 2.448950 -0.627615 1.589766 -2.896784 -3.214859 2.003890
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 0.464758 0.227813 0.056765 -0.596520 0.465510 -1.590032 3.366472 -1.366337 2.406307 1.103059 -0.359042 -1.459777 2.529074 -2.415619 -1.183845 -3.208790 -2.608286 0.377318 0.731288 -4.170701
wb_dma_pri_enc_sub/always_3/if_1/cond -0.024160 0.514007 -0.877091 0.085253 -0.479456 2.063511 0.108162 -0.716349 -2.448620 -0.602633 -0.137851 1.553243 -0.782068 0.045498 -0.904586 -1.383560 1.175562 -0.089165 1.278559 0.672176
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.289286 -2.449632 1.015241 -1.789010 -0.241702 0.263544 2.935304 -0.212136 2.112543 -2.947385 -1.274342 0.634704 0.580933 -0.232920 1.045868 1.470005 1.726276 1.400124 -0.358375 -0.067440
wb_dma/wire_de_txsz_we 1.950340 1.308189 -0.304961 3.120587 0.086260 -1.659552 2.271540 0.671587 2.025807 3.328505 -1.546990 0.553982 -2.691862 -0.637717 -0.811795 2.930290 -2.254615 -0.503729 0.638140 -3.135142
wb_dma_ch_pri_enc/wire_pri16_out 0.256101 0.060554 0.597843 -0.393439 -0.049349 2.065130 2.498537 -1.179330 -1.031981 -1.202828 0.000019 1.777347 -0.730860 -1.217809 -0.179741 -0.907570 1.392474 1.114358 1.042445 -0.653514
wb_dma_ch_pri_enc 0.299522 0.078893 0.632493 -0.423822 -0.068543 2.089264 2.505583 -1.169109 -1.085124 -1.283414 0.013214 1.838358 -0.764373 -1.272353 -0.170291 -0.943555 1.421846 1.148810 1.097469 -0.695917
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 0.298916 -0.566221 1.658874 -0.478752 0.509748 0.061739 2.755151 -0.482908 1.544402 -0.760090 0.139111 0.235353 -0.019248 -1.456850 0.782649 0.614576 0.238049 1.400041 -0.137418 -1.519720
wb_dma_ch_rf/always_11/if_1/if_1/cond 3.411781 0.680410 1.065680 0.940578 0.765465 1.088883 1.403479 -0.988348 -0.665313 -0.452341 0.327439 4.347711 -1.985029 -2.791324 2.505023 0.842006 1.012179 -0.320700 -1.462588 -1.034634
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.463479 -0.272943 -2.236997 1.301934 2.871547 -2.488010 -2.091493 0.371441 -0.584467 0.857181 2.150563 0.291368 0.107378 -3.278655 3.365500 0.425001 -2.365968 -3.905844 -1.284504 1.365081
wb_dma_ch_pri_enc/wire_pri7_out 0.251917 0.036005 0.690772 -0.441975 -0.075537 2.029859 2.598674 -1.165519 -0.973363 -1.279944 -0.042969 1.743940 -0.774503 -1.216891 -0.180048 -0.863316 1.417115 1.201562 1.091350 -0.723271
wb_dma_ch_sel/always_6/stmt_1/expr_1 0.530010 0.225807 -0.008473 -0.503813 0.587430 -1.530800 3.424926 -1.317884 2.443653 1.030424 -0.340612 -1.413375 2.528786 -2.531612 -1.106250 -3.151803 -2.600981 0.347003 0.811184 -4.172884
wb_dma_wb_if/wire_mast_err 2.322711 0.425397 2.545403 1.196706 2.405692 0.361477 0.828569 -1.107123 -0.726622 -0.126724 1.459558 2.804721 -0.442208 -4.191308 2.290098 -1.186697 -0.440039 0.057350 -1.080715 -1.737566
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 3.097516 -0.158245 -0.772428 0.426932 -2.696686 -1.032021 1.479514 -0.819510 2.883413 0.503160 -4.121495 2.316235 -0.553291 0.540189 -0.263662 2.676121 -0.086183 -1.521122 -2.518694 -1.937438
wb_dma_wb_if/input_wb_cyc_i 0.572394 2.623014 -5.363163 -2.286760 -4.284325 -3.082020 -0.728173 -0.106082 -1.759907 2.718019 -0.692456 -1.414985 -1.520633 1.223299 2.268838 -0.305392 -2.712600 -1.978232 0.258335 3.870726
wb_dma_ch_sel/assign_97_valid 1.329461 -0.472741 -0.616774 2.926374 1.301842 -2.306857 -3.902020 -1.079374 2.606137 3.908277 1.247852 0.962444 4.984853 2.228627 1.878007 1.039066 -2.958797 -2.700888 -5.984320 -2.652155
wb_dma/wire_mast0_drdy -1.293008 -0.175801 -0.693848 -2.717005 -2.037653 -2.091593 2.695972 -4.082836 0.633540 3.265850 -1.732640 1.670665 0.247619 2.936154 1.186484 -1.040606 -2.747018 2.444882 -1.483432 -2.956157
wb_dma_ch_pri_enc/wire_pri8_out 0.216253 0.051796 0.698678 -0.450566 -0.067686 2.137873 2.702206 -1.172314 -1.015883 -1.335216 -0.022450 1.807610 -0.771223 -1.284111 -0.190510 -0.884278 1.466360 1.236103 1.136121 -0.734201
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.258036 0.023985 0.706280 -0.413985 -0.061463 1.966301 2.566884 -1.150459 -0.919432 -1.183477 -0.004239 1.712357 -0.701397 -1.229370 -0.134052 -0.830227 1.320522 1.202273 1.003722 -0.749852
wb_dma_wb_if/wire_pt_sel_o -0.432359 3.780928 -5.501077 -3.949453 -5.342110 1.043292 -0.142427 -0.880531 -1.213910 1.527922 0.231524 -0.027020 -1.302752 3.012920 1.597873 -1.276813 -0.620694 -0.952274 -0.430755 1.444550
wb_dma_de/assign_77_read_hold/expr_1/expr_1 0.017166 0.574890 -0.901896 0.122470 -0.479227 2.187198 0.084037 -0.768113 -2.557483 -0.596270 -0.075085 1.702192 -0.832638 -0.015513 -0.921598 -1.470125 1.221171 -0.115296 1.312243 0.722335
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.790532 -0.516355 2.113900 -1.090171 -1.424140 -0.477634 2.687912 -1.229376 0.603497 -0.678778 -0.132061 0.034084 1.236207 -1.303384 2.381439 -0.039285 0.135229 1.769674 -0.196910 0.420283
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.239722 0.010100 0.677557 -0.420785 -0.057374 2.046694 2.623585 -1.182080 -0.991991 -1.270477 0.006786 1.758446 -0.781236 -1.211904 -0.159903 -0.888480 1.395748 1.231932 1.085921 -0.711239
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 1.086263 -3.774262 -1.830884 -0.676893 -0.595122 -1.078106 0.732056 -0.046384 -0.997435 -2.120760 -1.874915 0.129304 1.320307 1.502974 -0.073632 1.130412 0.860471 -1.440051 0.133589 2.745551
wb_dma_ch_pri_enc/wire_pri22_out 0.245331 -0.047139 0.769437 -0.375142 0.003577 1.990030 2.649245 -1.145669 -0.842757 -1.306247 0.015204 1.763043 -0.705841 -1.375491 -0.099512 -0.815114 1.366518 1.233649 1.013476 -0.783440
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.798018 -0.594685 2.124881 -1.011348 -1.299745 -0.443445 2.756074 -1.215497 0.718656 -0.719426 -0.081231 0.037570 1.248693 -1.446284 2.421166 0.046260 0.156877 1.817379 -0.205977 0.343250
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.038573 0.459622 1.942543 1.599349 2.483003 -1.654428 -1.683279 0.031853 0.275726 1.112866 1.525341 0.993871 0.355944 -3.026473 2.471066 -0.394762 -1.849994 -1.114609 -2.131003 -1.069529
wb_dma_ch_sel/assign_143_req_p0/expr_1 1.697372 -1.174847 2.678148 2.576023 0.715281 -2.409522 -0.341289 -0.790533 -0.527128 1.656817 -0.825301 0.095681 0.217766 -1.526816 0.496858 1.532804 -2.104425 -1.540081 -2.124782 -0.413053
wb_dma_ch_sel/assign_135_req_p0 1.548234 -1.113422 2.617676 2.230175 0.525763 -2.326561 -0.315550 -0.919543 -0.534661 1.515721 -0.802610 0.142682 0.289384 -1.380805 0.552081 1.360051 -1.926207 -1.407222 -2.253878 -0.313507
wb_dma_ch_sel/wire_gnt_p0_d 3.154764 -0.670558 -1.328170 -5.266558 0.651878 -3.008018 1.299744 -0.182093 2.655322 -2.861191 1.860248 -1.623866 2.244484 -3.143633 4.576419 -0.819687 0.495077 -2.562766 -3.818287 1.020369
wb_dma_de/assign_20_adr0_cnt_next -1.524785 1.110686 0.360537 0.785618 2.450710 0.345247 -0.776469 1.019519 0.328007 1.490640 1.704100 0.804874 -2.197105 1.944465 0.867303 0.525458 -0.417522 -0.307102 0.342987 -0.966786
wb_dma_wb_if/inst_check_wb_dma_wb_if -1.374972 1.085397 -1.865448 -2.971205 -5.109477 0.803452 -0.773234 -1.785241 -0.882470 0.685706 -0.718376 -0.658615 0.132204 2.646070 1.165556 0.219860 -0.921219 0.314331 -1.765439 1.605002
wb_dma_ch_sel/assign_153_req_p0 1.538746 -1.190087 2.576263 2.296997 0.503033 -2.358157 -0.279549 -0.951444 -0.630042 1.576872 -0.848986 0.006263 0.288794 -1.309328 0.408524 1.350593 -2.045228 -1.441941 -2.118126 -0.315787
wb_dma_de/assign_82_rd_ack/expr_1 1.947188 2.497096 -0.970774 0.778800 -2.319262 0.730983 1.493748 -1.164457 0.029138 1.975670 -1.826206 3.245632 -3.400600 0.284158 0.002685 1.770225 0.171784 -0.346756 -0.870163 -1.740361
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 0.684245 2.269278 0.531397 0.950684 -0.699432 -0.050420 0.884999 -1.200253 -0.055921 2.261976 -0.637172 1.376582 -1.654480 -1.003453 -0.282239 -0.486871 -1.348734 0.005279 -0.266358 -2.310334
wb_dma_de/reg_de_csr_we 4.120945 3.467728 0.017101 -2.551370 1.936749 -2.562527 4.734890 1.974169 2.494868 1.595606 2.048372 0.823316 -4.316070 0.148156 2.936413 0.499125 0.419788 0.787417 -0.506228 -3.424824
wb_dma/wire_wb0_ack_o 0.120637 0.127817 -0.075911 -2.494251 -3.054790 -2.279883 1.224731 -1.733131 -2.247565 0.113012 -1.105012 -0.216399 -1.598359 1.543048 -0.277672 -0.908226 0.227088 -0.297058 0.241254 2.257856
wb_dma_ch_sel/always_9/stmt_1/expr_1 0.231440 -0.538602 1.629699 -0.469125 0.507090 0.032889 2.690217 -0.424721 1.529610 -0.758141 0.133112 0.229050 -0.004588 -1.413769 0.716582 0.589163 0.209232 1.423511 -0.111382 -1.480717
wb_dma_ch_pri_enc/wire_pri23_out 0.278462 0.033584 0.653040 -0.348662 -0.008931 2.069466 2.632748 -1.163270 -0.998159 -1.259510 0.000410 1.835889 -0.808277 -1.302569 -0.147710 -0.863774 1.403605 1.211639 1.112361 -0.742088
wb_dma_ch_sel/assign_103_valid 0.731952 0.745309 4.052184 1.832652 0.633317 -1.046969 -0.500863 -0.604071 1.153911 1.531076 -0.296266 0.541979 -0.561406 -2.013798 0.927259 1.222663 -1.412792 0.056266 -2.584375 -1.921730
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -2.654382 0.587466 2.232636 1.238524 -0.383561 -0.170682 -1.983555 -0.255240 -0.688106 1.508043 -0.654350 -2.302537 0.724092 0.706320 -2.504169 -1.113851 -1.443455 0.190998 0.235894 -0.215611
wb_dma_rf/wire_ch1_txsz 0.073401 1.611965 -3.595644 -1.219616 -1.548557 1.011339 1.860703 -0.776323 -0.885961 0.700437 -0.438673 0.968886 -1.157189 0.938756 -1.025357 -1.596893 0.177622 0.106854 2.099644 -0.713510
wb_dma_de/always_23/block_1/stmt_13 -1.252957 1.175891 -0.744473 1.347391 -1.780373 0.522458 -0.924312 -1.543431 2.246766 1.801432 -1.566250 -2.143843 3.168288 -0.758142 -5.376982 -1.740515 -1.854436 -1.626706 -1.825677 -3.990463
wb_dma_de/always_23/block_1/stmt_14 -0.089091 1.929623 4.930452 -0.407621 -1.982377 1.459717 -5.368093 1.148433 0.736438 -1.267816 -2.417283 3.935546 -4.234056 1.258172 1.141603 2.898549 2.666926 1.517911 -4.597442 0.506138
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 1.788612 0.433406 -1.480033 -0.632612 -2.834630 0.979380 1.997757 -0.914057 0.936911 -0.356801 -3.034100 3.400927 -2.551280 1.265915 0.369254 2.636062 1.637448 -0.143451 -0.994225 -0.432901
wb_dma_ch_rf/assign_25_ch_adr0_dewe -1.096202 -0.249775 1.508199 0.257312 1.659715 -0.637223 -0.493439 -0.085319 -0.136450 0.291583 1.096810 -1.621101 1.516986 -1.440714 -0.268996 -2.132174 -1.412639 0.337825 0.535572 -0.686518
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 1.017744 -1.932557 -1.450486 0.530268 0.009748 -1.439005 0.295990 -0.273310 -1.718620 0.071170 -0.568522 -0.407168 0.861077 0.458560 -0.341658 0.130877 -0.695151 -1.620003 0.344242 1.492606
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 1.975827 0.924498 2.642007 1.899775 -0.800442 -0.493823 -0.081821 -0.431012 1.299241 1.380745 -1.368548 2.194963 -2.155369 -0.717064 1.254009 3.503799 -0.114319 -0.383085 -3.145413 -1.308272
wb_dma_ch_rf/input_ch_sel -3.069246 3.172010 4.706398 -3.627064 -0.952541 -1.123842 0.939011 -1.629653 -0.187928 0.973327 -2.729089 -3.628454 -2.941412 0.101991 -2.278647 -3.505945 -1.009154 -0.327458 -0.265683 0.732717
wb_dma_ch_sel/always_45/case_1/stmt_2 0.108139 -1.992394 -0.456800 -1.286288 -0.583475 0.332340 0.488686 0.219370 0.730515 -2.330446 -1.347555 0.488150 0.546658 0.962504 0.383514 0.980285 1.584225 0.138619 -0.248779 1.292746
wb_dma_wb_if/wire_wb_addr_o 1.724844 -0.670452 -4.076898 0.047497 0.743474 -0.985617 -0.494534 0.413475 -0.899949 -0.125423 0.825565 -0.544007 -0.265891 -0.619570 1.060999 0.845969 -0.758732 -2.951542 0.764874 2.282037
wb_dma_ch_rf/wire_ch_txsz_we 2.968215 -0.237406 -0.851465 0.252219 -2.728144 -1.053056 1.501957 -0.802394 2.906415 0.428749 -4.070575 2.189850 -0.536326 0.631132 -0.204078 2.643321 -0.004702 -1.415088 -2.483199 -1.781448
wb_dma_de/assign_70_de_adr1/expr_1 0.121092 -2.075826 -0.586575 -1.353554 -0.628180 0.299336 0.495892 0.228869 0.749322 -2.393678 -1.403055 0.497444 0.538801 1.023712 0.341204 1.077612 1.638583 0.064423 -0.212481 1.399956
wb_dma_ch_sel/always_48/case_1 3.263980 -0.247905 -1.950845 -4.568213 0.805790 -0.992293 1.218089 -0.674077 0.560803 -3.299439 2.151925 0.005414 1.717206 -3.364892 4.027229 -1.849037 1.549356 -2.791573 -2.763472 1.545369
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 0.574345 -0.824271 2.785472 0.864659 1.548538 -0.611597 1.898045 -1.346737 1.024832 -0.064847 -0.126931 -0.782304 2.869372 -3.523318 -1.064326 -2.904042 -1.714912 0.235637 -0.099390 -3.132574
wb_dma_ch_rf/always_22/if_1/if_1/cond -1.516337 1.105516 0.403949 0.743205 2.447285 0.369712 -0.801705 1.051744 0.391758 1.486199 1.764968 0.797670 -2.157019 1.962354 0.877536 0.575201 -0.411830 -0.271455 0.320279 -0.991001
wb_dma_wb_mast/wire_wb_addr_o 1.586788 -0.677256 -3.927754 0.011690 0.736069 -0.845975 -0.513404 0.418827 -0.783691 -0.203494 0.820322 -0.566460 -0.209559 -0.674872 1.090930 0.831941 -0.699580 -2.852150 0.705162 2.270331
wb_dma_ch_rf/reg_ch_csr_r2 3.357879 0.671445 0.959083 1.028649 0.798820 1.096774 1.244049 -0.930555 -0.819692 -0.410266 0.328664 4.308427 -1.991437 -2.775022 2.370744 0.822696 0.989852 -0.384786 -1.342348 -0.943001
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -0.356486 0.480918 -0.398863 -0.935679 -2.694707 1.314962 0.341632 -1.018867 0.081261 -1.269447 0.606999 -0.845667 2.385877 -1.092821 -2.197465 -0.293679 1.826540 -0.500295 -3.304958 -0.109405
wb_dma_ch_sel/assign_11_pri3 0.259423 -0.574909 1.581226 -0.456128 0.523849 0.031466 2.694867 -0.448567 1.498821 -0.749956 0.108876 0.241196 -0.038779 -1.426151 0.718488 0.602923 0.213026 1.366491 -0.127193 -1.531719
wb_dma_de -0.246877 0.399303 -0.165914 -3.538955 -0.001918 -0.923204 -2.988267 -1.360280 -0.794124 0.233500 -1.129210 0.221668 -0.667790 2.880219 0.013180 -2.622269 -0.650411 -1.510855 -2.255404 0.139166
wb_dma_wb_slv/wire_wb_data_o -1.807885 1.060784 -3.184124 -1.829037 0.439792 0.709491 -5.496193 0.158548 -1.507571 -1.123086 -1.151235 -0.196799 -2.353370 0.073237 1.420449 -0.457724 -0.211196 -0.702847 1.781450 4.840860
wb_dma_inc30r/always_1/stmt_1 0.511326 -0.082954 -3.709576 -0.160588 -0.268059 2.533261 -2.743134 0.793196 4.081872 -2.331051 2.242778 -0.778781 4.641484 1.092631 1.068553 2.185902 2.580243 -3.271549 -3.810899 0.915286
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.049753 0.561299 -0.956535 0.014994 -0.608626 2.097944 -0.018937 -0.753857 -2.596447 -0.620860 -0.174033 1.551113 -0.838183 0.174982 -0.977203 -1.493384 1.267904 -0.142936 1.293293 0.824350
wb_dma_ch_sel/assign_127_req_p0 3.387613 0.135530 2.012887 0.644511 1.127518 -0.956655 1.439423 -0.389193 1.922878 0.057070 0.457673 2.789810 -1.189524 -2.841240 3.466998 2.317860 -0.116288 -0.122847 -2.910115 -1.814249
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 0.210659 0.067734 0.621029 -0.424640 -0.083307 2.093928 2.558983 -1.160998 -1.081388 -1.283818 -0.034712 1.831955 -0.762443 -1.250229 -0.216468 -0.941819 1.432246 1.164454 1.113501 -0.673083
wb_dma_ch_sel/assign_94_valid 2.797743 -1.101683 -2.246736 0.807723 -2.169275 0.532782 -1.170719 -3.233665 -1.851127 0.784230 -1.948421 0.649295 1.071157 -0.805195 -5.271591 -0.947516 -1.587937 -1.868906 -1.439509 -3.737378
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 3.076889 0.336541 -1.946927 0.196514 -3.212989 0.920580 1.691108 -1.529765 0.624504 -0.128890 -4.153471 3.814829 -1.191558 0.708422 -0.961329 1.182423 1.125802 -1.637497 -1.271932 -1.238410
wb_dma_ch_pri_enc/wire_pri12_out 0.218550 -0.005272 0.746148 -0.382213 -0.086098 2.083259 2.671494 -1.174406 -0.986688 -1.298065 -0.026003 1.773341 -0.788647 -1.261757 -0.208328 -0.842706 1.433480 1.250298 1.107161 -0.738626
wb_dma_ch_rf/always_20/if_1/block_1 -2.646057 2.737454 3.265461 -1.025377 -0.743951 -0.738567 -5.073059 0.573926 -0.520470 0.982877 1.882931 -0.785960 3.148856 1.341800 2.991149 -4.073697 -0.338555 0.073252 -2.492335 1.341582
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.820976 -0.564078 2.218777 -1.154521 -1.399715 -0.507892 2.770370 -1.255624 0.705143 -0.702742 -0.128332 0.043170 1.313001 -1.375941 2.479623 -0.010536 0.113735 1.800701 -0.293193 0.353782
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 3.456557 0.701170 1.089958 0.928904 0.748491 1.073439 1.407906 -1.047437 -0.645588 -0.445304 0.297785 4.381750 -2.036473 -2.828396 2.491722 0.870418 0.990575 -0.344674 -1.573624 -1.102884
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -1.488132 0.799377 0.648297 1.008157 -2.127617 0.552643 -1.484552 -0.157349 -0.578791 1.172509 -1.836450 -0.613850 -0.950101 2.166196 -2.184675 1.170019 0.076484 -0.224862 -0.299539 0.518118
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 0.229568 0.772503 3.689640 -2.745775 0.788702 -0.184538 3.130345 -0.236054 0.681239 -0.946300 0.907336 -1.057207 -1.553660 -0.048216 0.445564 -0.443122 1.408958 2.134778 -0.526924 -1.219580
wb_dma_wb_if/input_slv_din -1.846461 1.093541 -3.215271 -2.016964 0.389443 0.662549 -5.334352 0.133018 -1.410527 -1.146201 -1.162673 -0.174572 -2.311927 0.056491 1.495137 -0.518299 -0.182951 -0.663265 1.736676 4.786275
wb_dma_ch_sel/assign_94_valid/expr_1 2.749046 -1.056003 -2.380453 0.854907 -2.166620 0.475327 -0.999496 -3.140156 -1.813360 0.852340 -1.934467 0.533840 1.084068 -0.801813 -5.276467 -0.966058 -1.591072 -1.847010 -1.245271 -3.702070
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 1.797573 0.843684 0.735907 5.083176 0.690339 -0.725555 -2.170702 1.189263 -0.926853 2.910438 -1.333210 0.950179 -2.399858 -0.198014 -1.355749 2.728614 -1.595532 -2.104454 -0.072508 -0.412870
wb_dma_de/always_21 -0.824272 0.340341 0.385904 -1.522742 0.969222 -1.638439 3.699339 -0.599848 2.777126 0.837938 0.899716 -1.937754 1.192092 -1.783162 0.284535 -1.804976 -2.160822 1.838232 1.174817 -3.362063
wb_dma_de/always_22 1.150477 0.509704 -0.113249 -4.033598 1.408154 -0.959879 -3.663766 -0.594187 -0.925247 -0.211044 -1.396488 0.610825 -2.936885 2.764976 -1.359030 -2.235630 -0.128778 -1.509071 -2.595912 -0.776436
wb_dma_de/always_23 1.101976 0.577836 0.247713 -3.955537 1.425296 -0.891054 -3.669424 -0.333722 -0.776084 -0.404023 -1.457371 0.580016 -2.936238 2.478209 -1.500177 -2.234159 0.076292 -1.304734 -2.675561 -0.822004
wb_dma_ch_pri_enc/wire_pri1_out 0.263054 0.067904 0.683122 -0.429426 -0.109102 2.139184 2.691410 -1.214166 -1.074816 -1.313969 -0.024219 1.885532 -0.815945 -1.288237 -0.192062 -0.930755 1.492118 1.221280 1.120405 -0.720398
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.035214 0.554349 -0.917614 0.102765 -0.479889 2.115760 0.057098 -0.765573 -2.566877 -0.584832 -0.150016 1.648596 -0.815640 0.032049 -0.910161 -1.472357 1.224343 -0.165653 1.278836 0.745892
wb_dma_de/assign_78_mast0_go 0.030127 0.601306 -0.944599 0.092144 -0.512475 2.135593 -0.023168 -0.753912 -2.625189 -0.571951 -0.156171 1.666982 -0.819175 0.090192 -0.953055 -1.500187 1.237919 -0.152380 1.287240 0.791742
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond 0.971685 -1.929042 -1.415694 0.585691 0.062421 -1.410720 0.252298 -0.260357 -1.687590 0.098843 -0.517010 -0.406704 0.882902 0.448709 -0.313051 0.122712 -0.695258 -1.572281 0.372708 1.509161
wb_dma_de/wire_dma_done 1.751592 2.865403 2.020392 -0.279267 -0.672077 1.343002 0.841584 -2.105268 0.588808 0.962175 -0.349326 0.552886 -0.299121 -1.804452 -3.156496 -1.964736 0.419544 -1.007936 -3.214240 -4.270837
wb_dma_ch_sel/assign_150_req_p0/expr_1 1.613302 -1.218754 2.779052 2.287943 0.695275 -2.448644 -0.302038 -0.948952 -0.494050 1.555896 -0.724175 0.074437 0.402346 -1.535881 0.616511 1.329010 -2.052108 -1.417824 -2.298637 -0.440646
wb_dma_rf/input_wb_rf_adr 2.641073 3.742120 -1.552881 0.412037 -3.065387 -0.062528 -5.480757 1.295969 -4.065636 1.775627 -1.987240 -0.444677 0.750917 4.392880 -2.099788 -4.269455 0.826599 -4.273408 -0.135815 2.668965
wb_dma_wb_if -0.275759 1.674374 -2.400707 -4.916043 -5.078592 -1.906339 -1.544950 -0.494800 -3.140896 0.678174 -0.654648 -0.632868 0.142550 5.118504 0.709777 -2.878334 0.394921 -0.574330 -1.836363 2.842313
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 4.174736 3.521207 -0.051036 -2.588996 1.814380 -2.472668 4.776338 1.932167 2.567032 1.621353 1.994190 0.995497 -4.421498 0.159243 2.967763 0.626119 0.532969 0.770663 -0.613693 -3.510129
wb_dma_ch_pri_enc/wire_pri25_out 0.283194 0.056514 0.665331 -0.467304 -0.048406 2.058229 2.639334 -1.178977 -1.002554 -1.300799 0.010992 1.821207 -0.739894 -1.259560 -0.121872 -0.932053 1.405982 1.234287 1.059519 -0.721020
wb_dma_wb_mast/reg_mast_cyc 0.000437 0.596355 -0.910717 0.057654 -0.548635 2.132225 0.021531 -0.725778 -2.556897 -0.586018 -0.127333 1.641936 -0.815054 0.100544 -0.907237 -1.506325 1.215256 -0.156711 1.300574 0.769874
wb_dma_ch_rf/input_wb_rf_we -2.102602 2.693204 -2.322133 -2.724890 -2.339539 -0.980869 0.400941 -0.189714 0.254214 1.059852 -1.714712 1.114745 3.160429 3.031261 1.733428 -3.970285 1.747850 -2.734437 -3.153406 3.207441
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -2.593369 2.645243 3.264309 -0.954366 -0.659906 -0.677559 -5.203402 0.667605 -0.547528 0.817326 1.910864 -0.797042 3.145183 1.123711 3.025566 -3.975085 -0.311640 0.091826 -2.455688 1.393441
wb_dma_ch_rf/always_20 -2.537697 2.835466 3.138672 -1.039751 -0.897714 -0.627464 -5.218565 0.514892 -0.621660 0.938435 1.790118 -0.687184 2.965432 1.294569 2.907705 -3.973907 -0.240470 -0.024134 -2.557136 1.438257
wb_dma_de/always_6/if_1 3.102249 0.437909 -1.833703 0.236018 -3.306765 0.961654 1.701005 -1.619157 0.500588 -0.055604 -4.226103 3.831618 -1.250763 0.695972 -1.137298 1.096421 1.107934 -1.599388 -1.329438 -1.328874
wb_dma_wb_slv/always_4/stmt_1 4.075079 0.291698 -2.571148 0.844731 0.510397 -5.625375 -3.758879 2.868834 -2.373134 4.892230 -1.838295 -0.548951 3.166114 5.677358 0.583731 -4.181211 -2.837440 -1.208517 1.252837 0.051031
wb_dma_de/assign_3_ptr_valid 0.314467 -1.163383 3.109131 -4.066964 0.133083 0.105777 3.504379 0.019152 1.335673 -3.155345 -0.449619 -0.672699 -1.009575 1.030203 0.674572 0.434637 2.932285 2.178203 -0.700889 0.134293
wb_dma_wb_mast/input_pt_sel 1.776586 3.943067 -7.304477 -1.505784 0.835484 0.901143 2.286072 1.993067 0.139608 1.010226 2.103302 0.988000 -3.559957 0.466135 0.682735 -1.355481 0.487106 -1.336053 3.888094 -0.803525
wb_dma_ch_pri_enc/wire_pri15_out 0.196191 0.064140 0.683934 -0.513136 -0.149185 2.091012 2.609712 -1.171581 -1.025446 -1.316286 -0.022100 1.787531 -0.753528 -1.205274 -0.170772 -0.962918 1.446098 1.234667 1.075119 -0.686300
wb_dma_wb_slv/input_wb_we_i 2.391153 0.953768 -1.644706 5.132841 7.241645 -1.221445 0.072897 3.156235 -3.815276 3.303963 3.516965 1.923702 -3.446329 -0.410637 0.324118 -1.909189 -2.298960 -3.270472 4.182087 -1.345599
wb_dma_de/reg_tsz_cnt_is_0_r 1.909260 1.858754 -0.054687 0.498110 -1.830471 -1.251381 1.856355 -0.533839 2.726706 2.413696 -1.626887 1.627485 -2.525556 0.079559 0.961395 3.217129 -0.998156 -0.034340 -2.068559 -2.656943
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 1.740464 4.225213 0.072840 1.597535 -0.382059 2.993593 -1.891203 2.441936 2.183071 0.875397 0.137986 4.881319 -3.762342 2.235254 -0.472164 2.547941 3.214004 0.750893 -3.024712 -3.619100
wb_dma_ch_sel/assign_97_valid/expr_1 1.309867 -0.222028 -0.455743 2.784181 1.310110 -2.235507 -3.961546 -0.993379 2.527775 3.871889 1.266395 0.942562 4.781229 2.254862 2.031878 0.879120 -2.844480 -2.706793 -5.899868 -2.576348
wb_dma/wire_mast1_drdy 1.555212 1.121677 -0.451047 -0.353961 -1.089542 1.760224 -0.783571 -1.169841 -2.048230 -0.717497 0.013906 3.259091 -1.508648 -0.613209 1.140039 -0.181703 1.619402 -0.704691 -1.232118 1.000364
wb_dma_ch_rf/wire_ch_csr_we -0.902072 2.771148 -2.007312 -3.308327 0.857661 -1.055567 -3.052931 -0.766656 1.197754 0.838643 -0.915042 1.151824 1.176609 1.790208 3.368633 -3.400238 -0.074909 -2.893880 -3.366754 1.681416
wb_dma_ch_pri_enc/inst_u9 0.240689 0.014828 0.697384 -0.438144 -0.076354 2.051029 2.605273 -1.189217 -1.045856 -1.253520 -0.021567 1.789678 -0.722576 -1.222475 -0.185638 -0.939018 1.418798 1.180688 1.088182 -0.679580
wb_dma_ch_rf/assign_8_ch_csr -1.049977 2.590479 -1.419279 -4.029011 -1.165873 -1.156487 -4.179781 -1.875025 -1.573576 1.281278 -1.438275 -0.836309 -0.953244 2.781986 1.400500 -2.319206 -0.401108 -1.850806 -1.994021 3.091517
wb_dma_ch_rf/wire_this_ptr_set 0.281427 0.713089 3.680763 -2.694962 0.839553 -0.145789 3.179453 -0.186162 0.725147 -0.964442 0.898988 -0.970359 -1.622689 -0.162924 0.501699 -0.353070 1.433541 2.142749 -0.487213 -1.251696
wb_dma_ch_pri_enc/inst_u5 0.235063 0.057314 0.660376 -0.490266 -0.135369 2.015852 2.558811 -1.196946 -0.989044 -1.243691 -0.055594 1.738318 -0.697105 -1.159520 -0.147371 -0.930333 1.427231 1.197973 1.019222 -0.642207
wb_dma_ch_pri_enc/inst_u4 0.261306 0.048755 0.686073 -0.431498 -0.091141 2.033406 2.585879 -1.148249 -1.006585 -1.256278 -0.038298 1.780098 -0.739973 -1.241570 -0.169022 -0.890325 1.402427 1.183566 1.043241 -0.706115
wb_dma_ch_pri_enc/inst_u7 0.253570 0.042835 0.642481 -0.393589 -0.042657 2.055907 2.543160 -1.179800 -1.024570 -1.266003 0.028964 1.807934 -0.735291 -1.271707 -0.151590 -0.910419 1.381134 1.166840 1.087699 -0.715196
wb_dma_ch_pri_enc/inst_u6 0.259141 0.057270 0.645086 -0.454065 -0.084311 2.083579 2.614142 -1.156722 -1.011476 -1.259993 0.014003 1.797831 -0.756994 -1.235747 -0.151988 -0.906225 1.403928 1.219595 1.082767 -0.711757
wb_dma_ch_pri_enc/inst_u1 0.293719 0.061132 0.642047 -0.424320 -0.092088 2.023173 2.545250 -1.169714 -1.017764 -1.220101 0.026820 1.808859 -0.701698 -1.229872 -0.124269 -0.904140 1.377902 1.147675 1.024271 -0.674081
wb_dma_ch_pri_enc/inst_u0 0.293898 0.004354 0.732590 -0.445239 -0.004543 2.079074 2.810236 -1.214042 -0.908261 -1.324221 -0.009281 1.803716 -0.783572 -1.370422 -0.157173 -0.829436 1.432983 1.304546 1.112788 -0.838128
wb_dma_ch_pri_enc/inst_u3 0.264582 -0.001829 0.746035 -0.392245 -0.018335 2.100909 2.755282 -1.178419 -0.974556 -1.294790 0.009190 1.823056 -0.789231 -1.362864 -0.134727 -0.875915 1.442353 1.256230 1.105321 -0.796020
wb_dma_ch_pri_enc/inst_u2 0.280402 0.048140 0.624622 -0.397312 -0.079347 2.126559 2.535490 -1.210220 -1.133774 -1.298605 -0.012510 1.842166 -0.792822 -1.250828 -0.206013 -0.964688 1.439298 1.136247 1.071244 -0.651084
wb_dma/wire_de_start 2.649855 -1.051192 -2.251479 0.770755 -2.108249 0.559494 -1.257929 -3.070964 -1.796678 0.749012 -1.833093 0.513668 1.113937 -0.782494 -5.170741 -1.005784 -1.507757 -1.793323 -1.324143 -3.610004
wb_dma_ch_sel/assign_130_req_p0/expr_1 3.113071 0.160950 -1.391746 1.596696 -0.417883 -1.199131 -0.644556 -0.089177 0.355959 1.030248 -0.662857 1.346440 -2.249327 -0.989837 1.941790 4.193166 -0.666053 -3.022394 -2.210405 1.120457
wb_dma_rf/wire_ch_stop 2.333815 0.435340 2.671000 1.203355 2.482413 0.355078 0.862284 -1.170689 -0.705027 -0.124075 1.491506 2.733851 -0.367533 -4.324846 2.276809 -1.241881 -0.473444 0.059609 -1.056045 -1.807888
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 0.243625 -0.544889 1.603279 -0.520460 0.459312 0.009787 2.666350 -0.464227 1.508427 -0.714945 0.126106 0.200354 -0.000944 -1.414843 0.743530 0.558942 0.260410 1.383941 -0.178807 -1.506522
wb_dma_ch_rf/input_de_adr0 -4.124016 2.985830 3.956346 -1.318862 -1.927429 0.515679 -5.223830 -0.178806 -1.298740 0.501926 0.752363 0.018188 1.119262 0.799787 1.440911 -3.864813 -0.158098 1.671856 -1.794321 1.347380
wb_dma_ch_rf/input_de_adr1 0.003206 -1.918416 -0.573605 -1.316841 -0.673400 0.311258 0.410346 0.244510 0.639426 -2.247400 -1.346578 0.405758 0.549048 1.131837 0.292834 0.935807 1.530171 0.089119 -0.144711 1.406315
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.021185 0.601255 -0.959283 0.055206 -0.582228 2.035112 -0.099552 -0.713208 -2.543808 -0.528202 -0.120248 1.574382 -0.738451 0.177866 -0.879445 -1.518908 1.221751 -0.229851 1.234798 0.811732
wb_dma_wb_if/input_wbs_data_i -0.116851 2.376434 -0.373311 -3.676565 -3.691171 -3.390713 0.046237 0.566022 -2.525759 1.223301 0.551991 -2.354502 -0.720926 3.934620 -0.448456 -1.977910 0.557252 -0.227531 -1.801701 0.735759
wb_dma_de/reg_tsz_dec 1.717944 2.493330 -1.687556 0.935207 -2.350585 -1.307971 -0.808800 -0.091474 1.236191 3.146050 -1.763233 1.517816 -2.620961 1.536919 0.264422 2.683285 -1.196225 -1.423201 -2.025823 -1.166783
wb_dma_ch_sel/input_ch0_am0 -1.500071 1.050102 0.414704 0.827671 2.475663 0.420085 -0.750702 1.052221 0.383108 1.416953 1.772483 0.766366 -2.118639 1.890624 0.886866 0.566502 -0.374855 -0.311059 0.321583 -0.987414
wb_dma_ch_sel/input_ch0_am1 -0.059409 -0.360576 -0.075316 0.286430 0.072641 1.535520 -0.519801 -0.479514 1.659660 -1.191677 0.613584 0.000863 1.747565 -1.567569 -1.429831 0.668270 0.945786 -0.578211 -2.460910 -1.560965
wb_dma_ch_sel/assign_162_req_p1 -0.047488 0.607874 -0.977346 0.013164 -0.584240 2.132687 -0.025806 -0.769512 -2.626915 -0.571102 -0.148065 1.612014 -0.773877 0.176698 -0.933166 -1.551086 1.246912 -0.165529 1.312975 0.831367
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 0.297332 0.461522 -1.024252 -1.856708 -0.594764 -0.905504 4.431087 -0.514900 2.977931 0.390190 -0.177131 -0.307516 -0.347137 -0.534712 0.636339 0.342399 -0.681523 1.624436 0.652940 -2.752861
wb_dma_rf/wire_ch5_csr -0.557804 1.410520 -1.168224 -2.697416 -2.908589 -1.157490 -0.996506 -1.519058 -0.672745 1.668980 0.660773 -0.629530 1.478932 4.401189 1.324557 -0.736881 0.271133 -0.785361 -2.772681 0.876807
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.005001 0.570054 -0.897696 0.081519 -0.548875 2.039237 0.006085 -0.708968 -2.454115 -0.548512 -0.144918 1.517841 -0.764835 0.148185 -0.942465 -1.406086 1.159251 -0.119485 1.221328 0.746319
wb_dma_ch_rf/always_2/if_1/if_1/block_1 0.425288 -1.213903 3.062254 -3.836297 0.206217 0.091970 3.483638 0.049404 1.393282 -3.110148 -0.439702 -0.527197 -1.013736 0.915303 0.760015 0.602918 2.836401 2.115774 -0.718414 0.060648
wb_dma_inc30r/wire_out -2.145653 1.227169 -2.601997 -2.669735 -1.153474 2.362489 -3.979332 0.079122 2.553040 -2.265276 2.345653 0.215547 2.180506 1.740544 3.024063 0.736314 2.374665 -3.162474 -4.065813 2.419188
wb_dma_ch_pri_enc/reg_pri_out 0.258623 0.042133 0.664749 -0.349019 -0.017109 2.097728 2.629949 -1.158238 -1.059090 -1.297554 0.030982 1.832931 -0.773569 -1.291441 -0.143994 -0.883245 1.443254 1.216262 1.122595 -0.741748
wb_dma/input_wb0_we_i 2.289648 1.053048 -1.854566 4.940573 6.883520 -1.081211 -0.269009 3.061581 -3.938819 3.254705 3.430490 1.928250 -3.350144 -0.157547 0.277993 -1.956212 -2.182168 -3.299319 4.052251 -1.066568
wb_dma_de/always_2/if_1/if_1/stmt_1 -3.214518 1.561801 0.187230 -1.462913 -1.554451 1.981838 -3.590792 -0.738673 1.571683 -0.666072 2.435966 -0.264549 3.343393 1.689587 1.597276 -0.673208 1.505788 -1.842673 -4.461799 0.769246
wb_dma_ch_rf/wire_ch_txsz_dewe 1.898777 1.367126 -0.485956 3.180678 -0.034280 -1.607892 2.086772 0.680591 1.882373 3.384857 -1.627675 0.511769 -2.756401 -0.500550 -0.960230 2.915349 -2.275617 -0.536840 0.747079 -3.010708
wb_dma_de/always_22/if_1/stmt_2 1.156106 0.387243 -0.193600 -4.033168 1.347749 -0.979645 -3.559682 -0.580297 -0.871749 -0.285947 -1.515608 0.702279 -2.900654 2.863474 -1.340902 -2.248632 -0.161373 -1.405840 -2.487346 -0.861634
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 0.249116 -0.529565 1.573441 -0.539372 0.454658 0.032294 2.667176 -0.486738 1.521752 -0.729102 0.126909 0.244113 -0.001001 -1.385868 0.762769 0.547753 0.263175 1.372906 -0.175711 -1.487990
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.307751 0.035034 0.707839 -0.366838 -0.000096 2.146923 2.618630 -1.184107 -1.063523 -1.330241 0.029229 1.911694 -0.818665 -1.351922 -0.126896 -0.914639 1.443707 1.183565 1.085411 -0.748017
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -0.393459 0.437905 -0.530207 -0.918169 -2.738567 1.394728 0.197727 -0.933442 0.083552 -1.280612 0.620414 -0.910056 2.465224 -0.905247 -2.273872 -0.309831 1.880523 -0.473533 -3.261323 -0.048770
wb_dma_ch_sel/assign_149_req_p0/expr_1 1.660660 -1.201936 2.834364 2.498556 0.705115 -2.289647 -0.179237 -0.893866 -0.400330 1.565060 -0.808338 0.217372 0.162429 -1.623484 0.558273 1.571527 -2.009411 -1.367310 -2.229851 -0.568687
wb_dma/wire_de_ack 0.584247 1.488911 2.102086 -2.525289 0.951622 -1.678344 3.749030 -0.997558 1.624558 0.876666 0.387148 -2.599062 0.904324 -1.291107 -1.463092 -4.068927 -1.422718 1.000950 0.411779 -3.922159
wb_dma_wb_mast/always_1/if_1 -0.125215 2.543725 -0.487117 -3.932640 -4.045849 -3.479681 0.010114 0.475709 -2.596403 1.345280 0.451545 -2.517893 -0.583477 4.313840 -0.560314 -2.128906 0.592070 -0.310142 -1.978679 0.855932
wb_dma_wb_if/wire_wb_cyc_o -0.064127 0.572974 -0.956303 0.047029 -0.600740 2.095400 0.024430 -0.750418 -2.502370 -0.549827 -0.193935 1.557654 -0.778830 0.178832 -0.982181 -1.444512 1.196261 -0.105659 1.303579 0.732785
wb_dma_ch_sel/assign_143_req_p0 1.513204 -1.078125 2.745775 2.373849 0.620077 -2.389157 -0.372926 -0.901697 -0.530605 1.651844 -0.766650 0.047554 0.309943 -1.452806 0.453391 1.302939 -2.108590 -1.341572 -2.183078 -0.489039
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.375091 -0.307044 -2.112201 1.236273 2.843911 -2.605966 -2.115979 0.318069 -0.653528 0.859340 2.145354 0.183395 0.249942 -3.343493 3.331253 0.245619 -2.461521 -3.878634 -1.318686 1.351605
wb_dma_wb_mast/wire_mast_err 2.118427 0.439071 2.578826 1.074666 2.303216 0.430074 0.782164 -1.150043 -0.826184 -0.183070 1.459373 2.575835 -0.315011 -4.083051 2.144569 -1.407100 -0.388855 0.086603 -0.936317 -1.607689
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 0.287588 -0.567387 1.631213 -0.506296 0.457607 0.019053 2.679075 -0.444293 1.540879 -0.751851 0.142419 0.222014 -0.012656 -1.389893 0.751606 0.613739 0.239239 1.376056 -0.169378 -1.503851
wb_dma_ch_sel/reg_am0 -1.541049 1.144049 0.387571 0.739835 2.457841 0.412198 -0.864367 1.073842 0.396971 1.457696 1.777706 0.759325 -2.159586 1.952146 0.871265 0.530242 -0.390383 -0.287135 0.319737 -1.001128
wb_dma_ch_sel/reg_am1 -0.024965 -0.325765 -0.032763 0.323135 0.113510 1.483365 -0.486658 -0.450000 1.607367 -1.112044 0.627245 -0.000765 1.624047 -1.482858 -1.360598 0.685874 0.879989 -0.530749 -2.371959 -1.520487
wb_dma_ch_sel/input_next_ch 1.534577 2.851222 1.943609 -0.114836 -0.698095 1.448491 0.565438 -2.042326 0.497180 0.971332 -0.337308 0.404053 -0.113606 -1.772410 -3.378705 -2.017867 0.359355 -1.007018 -3.091581 -4.196286
wb_dma_de/always_9 1.632802 2.478285 -1.658234 0.969679 -2.435276 -1.354267 -0.898421 -0.098646 1.276028 3.205665 -1.822237 1.462977 -2.587136 1.568000 0.236684 2.756909 -1.222432 -1.473246 -2.094244 -1.102630
wb_dma_de/always_8 1.776269 1.554259 1.599896 1.691236 -1.634277 1.753125 -0.145245 -1.282895 -1.344533 0.694366 -1.603381 3.794695 -2.969460 -0.362337 0.185564 1.948266 1.251609 -0.486566 -1.840080 -0.374540
wb_dma_wb_mast/always_1/if_1/cond -0.184900 2.549655 -0.506180 -3.928978 -3.929415 -3.375374 0.077207 0.549177 -2.462247 1.295553 0.531664 -2.427799 -0.637997 4.209737 -0.468364 -2.082729 0.591916 -0.232587 -1.857451 0.753831
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.451973 -0.311597 -2.172787 1.463970 3.000087 -2.463609 -2.013610 0.440022 -0.575506 0.806879 2.175533 0.300264 0.055801 -3.379755 3.291583 0.478507 -2.417574 -3.838384 -1.136911 1.317924
wb_dma_rf/always_1/case_1/stmt_12 0.119294 0.291979 0.542535 -2.955424 -3.462886 -0.220525 -0.519171 -0.232410 0.283431 -0.101337 -0.798844 -1.249102 0.150830 4.202437 -0.815034 0.241639 1.001732 2.395603 0.012078 -0.693643
wb_dma_rf/always_1/case_1/stmt_13 -0.154882 0.833514 -0.427691 -1.199882 -2.907591 0.119079 0.704458 -0.606072 -1.397181 -0.320509 -0.082039 -0.799044 0.982704 0.269492 -1.070370 -1.001281 1.139949 -0.201992 -1.285066 1.257129
wb_dma_de/always_3 1.657634 -2.598513 -4.107955 -0.839122 0.088024 0.796806 -0.489352 0.155938 1.289215 -3.181647 -0.024894 0.054830 1.680453 -0.887225 -0.103059 2.175671 1.649236 -3.124271 -1.795614 1.776102
wb_dma_de/always_2 -2.322941 2.400623 3.220099 -0.656497 -0.746176 0.351650 -5.191296 0.007805 0.745849 0.132860 2.169923 -0.657951 4.567951 -0.163430 1.594131 -3.532236 0.362443 -0.502911 -4.654454 -0.180232
wb_dma_de/always_5 1.996058 0.928553 2.511949 1.977663 -0.787384 -0.472645 -0.256551 -0.386804 1.167155 1.420478 -1.398435 2.191618 -2.142414 -0.667889 1.094705 3.425058 -0.192603 -0.495371 -3.054415 -1.214679
wb_dma_de/always_4 2.002901 1.494723 1.600906 1.982821 -1.317525 1.544519 -0.195727 -1.138934 -1.296063 0.823457 -1.489259 3.829447 -2.960651 -0.603770 0.340746 2.039864 1.022644 -0.579761 -1.839352 -0.496607
wb_dma_de/always_7 2.010015 1.984417 -0.024855 0.511996 -1.883237 -1.384771 1.690820 -0.573947 2.762752 2.508581 -1.716293 1.649834 -2.548941 0.151418 1.017613 3.274880 -1.029170 -0.171653 -2.267111 -2.610245
wb_dma_de/always_6 3.143963 0.327116 -1.781606 0.208327 -3.112849 0.951168 1.742599 -1.610437 0.551343 -0.206629 -4.120673 3.838390 -1.115283 0.475836 -0.975638 1.045008 1.103752 -1.658919 -1.310395 -1.287361
wb_dma_ch_sel/input_ch3_txsz 0.251218 -0.553578 1.621904 -0.485151 0.448566 0.015260 2.644536 -0.465072 1.486981 -0.731792 0.090520 0.219297 0.000304 -1.352449 0.714804 0.561515 0.237177 1.389953 -0.156300 -1.488544
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -1.465558 0.812715 0.624200 0.974069 -2.134648 0.527150 -1.537654 -0.169521 -0.603270 1.222323 -1.865352 -0.626253 -0.920486 2.203688 -2.209835 1.140906 0.081213 -0.229073 -0.359968 0.566547
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 0.011818 0.568220 -0.868687 0.158657 -0.469747 2.036252 0.044402 -0.744109 -2.465916 -0.555212 -0.082037 1.610354 -0.774105 0.060175 -0.882150 -1.386625 1.179453 -0.145982 1.233774 0.675523
wb_dma_ch_rf/always_11/if_1 3.412731 0.687067 1.037905 0.910579 0.760917 1.061023 1.245230 -0.993542 -0.677375 -0.432693 0.372849 4.446949 -2.005803 -2.779942 2.550730 0.854469 1.034907 -0.344769 -1.550613 -0.992559
wb_dma_ch_sel/assign_147_req_p0/expr_1 1.540981 -1.180345 2.616011 2.374370 0.583184 -2.349586 -0.326142 -0.884198 -0.597330 1.605798 -0.862454 0.046070 0.266982 -1.346747 0.424719 1.374284 -2.049296 -1.445156 -2.140920 -0.368350
wb_dma_ch_sel/always_45/case_1/cond 1.077260 -3.818383 -1.955881 -0.741666 -0.617318 -1.068528 0.616206 0.016662 -0.976373 -2.207000 -1.888219 0.048559 1.362918 1.512021 -0.039025 1.119401 0.912715 -1.500808 0.169770 2.823475
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 1.007902 -1.968372 -1.449632 0.596222 -0.010871 -1.410477 0.285282 -0.283012 -1.757653 0.097425 -0.576843 -0.436823 0.925670 0.463829 -0.370558 0.132068 -0.696806 -1.587720 0.369198 1.542354
wb_dma_de/assign_68_de_txsz 3.295313 1.925854 -0.439246 1.413535 -2.355250 -1.358670 1.315274 -1.263814 2.281116 2.808101 -2.875225 2.095776 -1.238749 -0.522312 -0.439287 1.769183 -1.523810 -1.649330 -2.582083 -3.370744
wb_dma_de/always_23/block_1/case_1/block_10/if_2 0.595020 0.245501 0.131828 -0.512342 0.487702 -1.462900 3.416376 -1.404198 2.321913 1.039187 -0.432041 -1.299262 2.486273 -2.544694 -1.224796 -3.181976 -2.547317 0.338370 0.711634 -4.200665
wb_dma_ch_rf/always_20/if_1 -2.563536 2.749107 3.222394 -0.927131 -0.646154 -0.574689 -5.293517 0.661393 -0.489606 0.908441 1.897020 -0.713491 3.163754 1.269306 2.920513 -4.056252 -0.232892 -0.025084 -2.579838 1.337762
wb_dma/input_wb0s_data_i -0.156229 2.409300 -0.543177 -3.897487 -3.914543 -3.429921 -0.021021 0.538448 -2.550068 1.217376 0.568750 -2.377990 -0.513139 4.149404 -0.373902 -2.109827 0.598995 -0.251168 -1.924634 0.881975
wb_dma_de/reg_dma_done_d 1.908926 3.347337 2.149941 -0.488967 -0.928270 -0.171879 1.383639 -1.782123 -0.863602 2.243048 -1.109584 0.697319 -1.856914 -0.366147 -1.907234 -2.615884 -0.606307 -0.553643 -1.107094 -3.054416
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -1.129388 -0.283553 1.662198 0.328479 1.779551 -0.693693 -0.432162 -0.106097 -0.136930 0.313899 1.201526 -1.700434 1.603917 -1.573931 -0.272341 -2.229991 -1.513957 0.409693 0.618384 -0.772240
wb_dma_wb_slv/assign_1_rf_sel 0.956860 -1.645463 1.543495 0.814742 -1.010733 -4.300427 0.036959 -1.103448 -5.060956 0.968835 -1.846701 -1.256804 -1.978350 -1.127862 -1.251445 -1.050455 -2.116264 -1.591726 1.601780 4.356227
wb_dma_ch_rf/assign_23_ch_csr_dewe 4.150671 3.617781 0.035556 -2.695732 1.841195 -2.454285 4.705431 1.956595 2.511791 1.589716 2.056274 0.960360 -4.425776 0.254301 3.018631 0.590333 0.577424 0.836741 -0.645157 -3.457966
wb_dma_de/always_4/if_1/if_1/cond 1.793968 1.591180 1.671172 1.807375 -1.585785 1.630006 -0.346394 -1.212019 -1.332696 0.842157 -1.632943 3.712472 -2.940510 -0.338308 0.169238 2.014411 1.124295 -0.518159 -1.920915 -0.432463
wb_dma_ch_sel/assign_376_gnt_p1 0.009649 0.554433 -0.875169 0.140060 -0.490525 2.173768 0.098743 -0.726804 -2.573194 -0.605961 -0.132356 1.639144 -0.833277 0.000433 -0.969156 -1.461698 1.264559 -0.078514 1.330602 0.730852
wb_dma_de/wire_wr_ack 1.906312 2.441323 -1.036155 0.491488 -2.362672 0.675773 1.753276 -1.239637 0.300287 1.832459 -1.736499 3.156000 -3.225650 0.222075 0.137136 1.744704 0.177456 -0.203112 -0.924174 -1.800398
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 0.282743 0.532913 -1.127987 -1.829993 -0.624116 -0.951386 4.433905 -0.510589 3.035880 0.501558 -0.175374 -0.315051 -0.387351 -0.446245 0.597915 0.355881 -0.694047 1.606330 0.679056 -2.799953
wb_dma_ch_arb/always_1 3.275406 -0.355515 -2.029139 -4.918768 0.554381 -1.095794 1.276507 -0.744446 0.594857 -3.490604 2.057606 -0.143128 1.851942 -3.212686 4.122831 -1.919767 1.688257 -2.852820 -2.910412 1.711339
wb_dma_ch_arb/always_2 3.190933 -0.199207 -1.992810 -5.060048 0.333952 -1.118276 1.232466 -0.818472 0.594177 -3.375809 1.957873 -0.047202 1.700055 -3.091870 4.080933 -1.932113 1.637619 -2.750414 -3.022440 1.676631
wb_dma/wire_ch0_txsz 3.213523 1.859597 -0.451479 1.322295 -2.379219 -1.387411 1.405827 -1.224601 2.340428 2.725058 -2.830404 2.016375 -1.146902 -0.414090 -0.454409 1.699713 -1.477358 -1.599457 -2.536774 -3.354616
wb_dma_de/always_19 -1.083191 0.672236 -0.678863 -2.792916 0.693736 1.345697 -2.412548 -0.666089 1.443801 -2.900921 1.628045 -1.449621 0.760495 -5.084314 -0.502324 -1.962421 0.054545 -0.989396 -1.891285 -0.305771
wb_dma_de/always_18 0.650586 -4.135179 -2.276471 -1.043357 -0.150513 -4.232522 1.652824 -2.625693 -1.281091 2.087189 -1.399168 0.537128 1.839083 2.957846 1.404377 0.343219 -3.126710 -0.110327 -0.847586 0.430107
wb_dma_de/always_15 1.900240 1.879325 -0.112821 0.490907 -1.926513 -1.278841 1.774214 -0.523762 2.713688 2.418114 -1.692504 1.621518 -2.535332 0.184010 0.917362 3.281251 -0.975541 -0.091253 -2.099306 -2.548350
wb_dma_de/always_14 2.231002 0.505005 2.508490 1.178263 2.335987 0.374480 0.762808 -1.090851 -0.824361 -0.109420 1.436957 2.686378 -0.403851 -4.108222 2.159253 -1.328182 -0.465833 -0.006887 -0.976445 -1.654607
wb_dma_de/always_11 1.056324 -1.917455 -1.355285 0.567572 0.041747 -1.383741 0.344032 -0.298208 -1.664468 0.111663 -0.529185 -0.355385 0.877777 0.413758 -0.346616 0.129618 -0.688156 -1.601912 0.327874 1.419085
wb_dma_de/always_13 1.684782 2.908219 1.932175 -0.143041 -0.710012 1.361398 0.632960 -2.043263 0.653471 0.979306 -0.308672 0.561862 -0.088593 -1.750127 -3.217769 -1.966474 0.368269 -1.147618 -3.319104 -4.268639
wb_dma_de/always_12 1.710815 1.536800 1.576459 1.728890 -1.699212 1.707532 -0.288637 -1.202644 -1.387325 0.739696 -1.656195 3.694189 -2.913135 -0.271017 0.131822 1.971674 1.210920 -0.507503 -1.803216 -0.283285
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 1.072601 2.052049 3.072999 6.271871 0.934719 -0.252462 -2.354627 1.143947 -4.820221 3.446680 -1.889801 0.632239 -0.434997 -2.350450 -3.598139 -2.724223 -1.283141 -2.290356 1.126219 1.222137
wb_dma_ch_sel/assign_155_req_p0/expr_1 1.479830 -1.077253 2.759108 2.197712 0.506431 -2.324864 -0.251835 -0.989267 -0.532737 1.580246 -0.827027 0.045979 0.319985 -1.355146 0.419758 1.245350 -1.989383 -1.340113 -2.215177 -0.446410
wb_dma_ch_pri_enc/wire_pri13_out 0.246540 0.021865 0.684854 -0.452932 -0.069104 2.071435 2.674986 -1.170861 -0.962996 -1.300670 0.007386 1.772354 -0.722028 -1.246162 -0.166337 -0.860799 1.429985 1.230328 1.052938 -0.736646
wb_dma_de/reg_read_r 1.910101 1.902125 -0.056029 0.482924 -1.863367 -1.313073 1.535852 -0.478134 2.681827 2.420083 -1.622957 1.607258 -2.509808 0.253983 1.031197 3.231051 -0.938708 -0.124129 -2.203782 -2.409555
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 3.306657 1.684436 -1.645475 -0.466359 -0.385787 0.111255 2.952222 -1.068810 0.714544 0.711628 0.006496 3.740511 -2.337895 -1.736649 2.267965 0.602144 0.102177 -0.091684 -0.681516 -2.163364
wb_dma/assign_9_slv0_pt_in 0.093676 0.115812 0.132938 -2.458750 -3.182098 -2.302156 1.180033 -1.892054 -2.243480 0.129086 -1.141823 -0.183457 -1.569609 1.538477 -0.311903 -0.790666 0.251126 -0.278084 -0.003320 2.281364
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 0.577013 0.299074 -0.037315 -0.451431 0.558421 -1.531956 3.395517 -1.283005 2.469379 1.122124 -0.358140 -1.363627 2.398426 -2.601744 -1.171808 -3.087083 -2.641521 0.291635 0.779656 -4.266803
wb_dma_ch_rf/always_17/if_1/block_1 3.108499 0.398797 -1.666394 0.356246 -3.186787 0.817838 1.593470 -1.627877 0.520522 0.035260 -4.127173 3.775130 -1.138411 0.599460 -1.024603 1.072688 0.971887 -1.658007 -1.407209 -1.322371
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -0.233848 -1.216927 -0.957526 -4.993189 0.249589 0.372485 -4.083866 -3.873990 -0.568545 -1.397380 0.085147 1.251293 -0.492592 2.458024 1.533024 -2.039615 -1.243040 -1.148589 -2.601352 -0.629528
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 1.845296 0.937030 2.602260 1.733783 -1.003851 -0.419844 -0.188006 -0.518166 1.263674 1.258555 -1.404133 2.173287 -2.094582 -0.604813 1.201173 3.506826 -0.023840 -0.331463 -3.191144 -1.205795
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -1.499580 1.102923 0.365163 0.775484 2.407820 0.340029 -0.758867 1.030331 0.337249 1.503026 1.734471 0.747968 -2.131892 1.953597 0.846339 0.515356 -0.433215 -0.370214 0.312575 -0.979906
wb_dma_ch_pri_enc/wire_pri2_out 0.261596 0.038651 0.623187 -0.378891 -0.068613 2.094400 2.602894 -1.152910 -1.065757 -1.265414 -0.026335 1.831553 -0.775474 -1.251475 -0.208120 -0.915790 1.433886 1.220812 1.148632 -0.701488
wb_dma_de/always_11/stmt_1 0.991814 -1.977758 -1.518324 0.561045 -0.009267 -1.489662 0.253151 -0.280493 -1.737304 0.110804 -0.544438 -0.434118 0.927626 0.524826 -0.357565 0.130750 -0.739728 -1.625151 0.367680 1.576570
wb_dma_ch_rf/wire_ch_adr1_we 0.931431 -3.747074 -1.782358 -0.791617 -0.616715 -1.058782 0.667114 -0.050898 -0.982939 -2.178533 -1.787870 -0.023574 1.408193 1.531630 -0.028744 1.029933 0.922414 -1.413217 0.150065 2.813777
wb_dma_ch_sel/input_ch1_adr1 0.015846 -1.927929 -0.514807 -1.283843 -0.632995 0.249920 0.361089 0.267771 0.675136 -2.252745 -1.335417 0.385282 0.567011 1.117010 0.319982 0.944116 1.535700 0.071089 -0.193102 1.350050
wb_dma/wire_slv0_pt_in 0.115968 0.168924 -0.121683 -2.473399 -3.057127 -2.188078 1.156849 -1.706707 -2.188782 0.086495 -1.040353 -0.186073 -1.540046 1.545016 -0.263394 -0.904315 0.257428 -0.276843 0.181835 2.211112
wb_dma_rf/always_2/if_1/if_1/cond 0.916164 3.015436 6.506325 1.165102 0.003297 -0.335810 -0.016842 0.020699 -3.459074 1.747145 -1.084728 0.137931 -1.504390 -1.348767 -1.569742 -2.864477 1.035593 0.197341 -1.595310 0.786466
wb_dma_pri_enc_sub/reg_pri_out_d 0.247026 0.032505 0.644878 -0.438738 -0.126344 2.128052 2.620407 -1.190696 -1.018739 -1.315502 -0.014737 1.809331 -0.777723 -1.233811 -0.177888 -0.903359 1.460495 1.227401 1.091708 -0.696313
wb_dma_ch_pri_enc/always_4/case_1 0.262568 0.000673 0.743066 -0.382929 0.015412 2.104858 2.644347 -1.167234 -1.000007 -1.319438 0.022420 1.820623 -0.764370 -1.337672 -0.150822 -0.883825 1.428460 1.219309 1.101151 -0.764963
wb_dma_ch_pri_enc/wire_pri29_out 0.242182 0.011197 0.761369 -0.477627 -0.065726 2.111540 2.791882 -1.232632 -0.988816 -1.342799 -0.034630 1.819645 -0.785876 -1.310133 -0.232161 -0.852815 1.489754 1.331690 1.121807 -0.814597
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 0.311687 0.518287 -1.105662 -1.869824 -0.622753 -0.892615 4.436738 -0.507140 2.967968 0.471220 -0.181813 -0.303789 -0.422153 -0.377072 0.534569 0.366722 -0.674443 1.587098 0.702804 -2.751843
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 3.086921 0.394158 -1.692289 0.628458 -3.124751 0.875759 1.508448 -1.561516 0.425218 0.136784 -4.193568 3.757326 -1.252940 0.583478 -1.198004 1.178489 0.882690 -1.706431 -1.239759 -1.335914
wb_dma_de/wire_read_hold -0.028663 0.564143 -0.901243 0.091782 -0.540407 2.050665 -0.010521 -0.734756 -2.532438 -0.536590 -0.152363 1.585123 -0.788823 0.110235 -0.941458 -1.447333 1.174151 -0.146831 1.272420 0.747282
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 1.048330 -3.751667 -1.771555 -0.693465 -0.568254 -1.064022 0.700163 -0.028890 -0.915087 -2.153713 -1.819004 0.130389 1.306793 1.448439 -0.016995 1.082634 0.908302 -1.412647 0.099432 2.729223
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 0.259055 -0.557032 1.568395 -0.495250 0.476873 0.019176 2.595370 -0.408729 1.519891 -0.728130 0.113379 0.209369 0.023744 -1.340485 0.758182 0.600814 0.242838 1.359611 -0.146628 -1.448376
wb_dma_ch_rf/wire_sw_pointer 1.661768 1.502315 0.273960 -0.738511 -2.836877 0.290973 1.586901 -2.198505 -2.109196 0.460978 -0.369642 -1.007012 1.499861 -0.729622 -4.169755 -2.404565 0.939861 -2.035831 -3.225967 -1.212283
wb_dma/wire_slv0_din 1.572714 3.432885 0.160973 -2.819984 -4.139227 -0.057153 -10.259759 1.306064 -3.674114 0.103892 -3.351683 -0.275866 -1.260258 3.358711 -1.497571 -2.831238 1.405202 2.478059 -0.145870 3.733682
wb_dma_ch_rf/input_dma_err 2.232534 0.441337 2.590436 1.203767 2.395356 0.387023 0.845192 -1.080279 -0.789079 -0.141930 1.415991 2.686337 -0.436628 -4.230656 2.148752 -1.245620 -0.434944 0.043445 -0.904482 -1.682294
wb_dma_ch_sel/assign_158_req_p1 -0.059340 0.580386 -0.886733 -0.004342 -0.583952 2.017109 -0.006652 -0.700646 -2.495237 -0.543160 -0.158198 1.528103 -0.789291 0.190020 -0.930928 -1.450737 1.210631 -0.113247 1.234456 0.758193
wb_dma_ch_rf/assign_17_ch_am1_we -0.290813 0.526472 -0.436956 -0.795883 -2.644222 1.328260 0.184592 -0.887955 -0.039919 -1.227267 0.572053 -0.831645 2.353292 -1.023061 -2.227938 -0.354873 1.835886 -0.609290 -3.225147 0.018420
wb_dma_ch_rf/assign_7_pointer_s -1.770744 0.885877 -0.546968 -1.753708 -2.417436 -0.717093 0.533772 -0.377642 -0.150271 0.767357 -0.553900 -0.559567 1.078278 2.173311 0.319973 -0.882777 0.755614 0.105364 -0.209567 1.825680
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 0.255825 0.007071 0.737395 -0.389796 -0.013900 2.048292 2.631839 -1.181937 -0.931736 -1.261101 -0.028966 1.783723 -0.732477 -1.309138 -0.147695 -0.849790 1.387586 1.200601 1.054995 -0.747892
wb_dma_pri_enc_sub/input_valid -0.026104 0.576988 -0.917018 0.060887 -0.547878 2.054487 0.014040 -0.741661 -2.505091 -0.568021 -0.134417 1.537579 -0.766823 0.115990 -0.947321 -1.418831 1.190427 -0.140690 1.276223 0.732727
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.024515 0.557902 -0.897614 0.093258 -0.553085 2.087284 -0.029602 -0.726869 -2.549085 -0.590758 -0.163334 1.599455 -0.785806 0.099233 -0.947310 -1.481987 1.180848 -0.147671 1.229957 0.741476
wb_dma_ch_rf/input_dma_rest 0.006311 1.249345 2.127658 -2.235609 0.357875 -0.187457 0.657926 0.245219 -0.740058 -0.196482 0.802872 -1.242598 -1.556097 1.220345 -0.310047 -1.010329 1.183261 0.829977 -0.292267 0.134929
wb_dma_ch_sel/input_de_ack 0.637780 1.578624 2.121410 -2.605886 0.978169 -1.662753 3.782541 -1.024495 1.601008 0.904040 0.437733 -2.505560 0.711021 -1.298400 -1.359802 -3.997605 -1.375856 1.039730 0.342604 -3.974358
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.428052 -0.218108 -2.100182 1.074006 2.579077 -2.518409 -2.028993 0.217738 -0.600299 0.851730 2.014973 0.300766 0.132453 -3.107816 3.336955 0.286121 -2.319932 -3.811971 -1.442270 1.358961
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 3.519080 0.092798 1.966682 0.939936 1.402546 -1.024014 1.399672 -0.295447 1.848923 0.183267 0.468786 2.865588 -1.243604 -3.016071 3.456824 2.344019 -0.240085 -0.186028 -2.768488 -1.846375
wb_dma_ch_sel/reg_valid_sel 2.866693 -1.158236 -2.180979 0.790923 -2.039135 0.548387 -1.276911 -3.309226 -1.966689 0.705797 -1.888388 0.672974 1.048154 -1.007995 -5.232077 -1.063095 -1.598396 -1.878220 -1.398989 -3.720247
wb_dma_de/assign_63_chunk_cnt_is_0_d 1.897060 1.469156 1.643184 1.860558 -1.382832 1.683019 -0.063635 -1.213370 -1.250871 0.708892 -1.453602 3.824346 -2.926388 -0.609315 0.324201 2.025809 1.163139 -0.459073 -1.845212 -0.539990
wb_dma_de/assign_64_tsz_cnt_is_0_d 1.848780 0.406800 -1.516752 -0.637088 -2.816370 1.004627 2.007222 -0.901688 0.973447 -0.459617 -3.005733 3.481297 -2.613471 1.223451 0.430193 2.704789 1.690304 -0.177542 -1.003918 -0.387196
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -1.698495 0.815865 -0.459004 -1.692277 -2.291777 -0.730971 0.599410 -0.364329 -0.062074 0.690905 -0.497159 -0.487132 1.141885 1.992058 0.343559 -0.889307 0.796107 0.092762 -0.221962 1.727473
wb_dma_wb_mast/always_4/stmt_1 0.032769 0.585528 -0.904350 0.133217 -0.467754 2.137276 0.036677 -0.737337 -2.529008 -0.602711 -0.100402 1.645492 -0.844766 0.003344 -0.923970 -1.452991 1.239004 -0.140796 1.273855 0.726122
wb_dma_ch_sel/assign_375_gnt_p0 3.037205 -0.626265 -1.255281 -5.315164 0.647921 -3.014285 1.049647 -0.215194 2.690088 -2.864881 2.011910 -1.751130 2.432534 -3.095659 4.662203 -0.900466 0.515471 -2.697207 -4.052135 1.130911
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.031115 0.573467 -0.946583 0.056554 -0.528768 2.016737 -0.076203 -0.716620 -2.517446 -0.550181 -0.122136 1.543951 -0.746052 0.163561 -0.920182 -1.494555 1.173869 -0.195804 1.193098 0.758232
wb_dma/inst_u3 -0.406223 1.419433 -2.026515 -4.530415 -4.965790 -1.697210 -1.347945 -0.452797 -2.892995 0.508424 -0.519361 -0.690637 0.263754 4.727892 0.561241 -2.526587 0.328484 -0.248486 -1.935707 2.573833
wb_dma/inst_u2 -0.128986 0.501618 -0.132194 -3.579521 -0.008745 -1.053224 -3.281339 -1.325319 -0.992160 0.350022 -1.088922 0.114361 -0.834489 3.345621 0.012353 -2.540406 -0.611658 -1.698867 -2.418008 0.239145
wb_dma/inst_u1 -0.972184 1.012972 0.308160 -3.574916 -2.244303 -0.722630 -2.920236 -2.730932 -1.731465 0.957023 -0.802648 -1.228195 -0.488772 3.491540 -0.008327 -1.421871 -0.583939 -1.537900 -2.517946 1.395121
wb_dma/inst_u0 -0.372102 2.240094 -0.869563 -4.016178 -3.962835 -1.351781 -2.692419 -1.404295 -1.827041 1.543931 -2.061846 -1.156446 1.398611 5.051717 0.182208 -2.763030 0.899020 -1.431018 -1.993625 3.000792
wb_dma/inst_u4 0.872945 1.564384 -3.730155 -3.306113 -5.100988 -1.371349 1.590488 -1.600485 -2.646541 1.050177 0.568275 -0.087965 -1.732468 1.383245 2.246442 -0.355891 -1.303512 -1.000641 -0.139717 2.691333
wb_dma_ch_rf/assign_2_ch_adr1 1.243995 -4.121955 -2.139836 -0.328474 -3.115475 -1.348468 2.747990 -0.417345 -1.456173 -1.592344 -3.789547 0.787916 2.623175 3.117956 -1.225830 0.312878 1.179658 -2.155775 -0.371531 2.625557
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.799029 -0.544360 2.154588 -1.035605 -1.404243 -0.482532 2.724872 -1.262607 0.665119 -0.647574 -0.109955 0.028813 1.301169 -1.359525 2.444643 -0.033113 0.104804 1.810192 -0.257735 0.381126
wb_dma_de/wire_de_csr 0.295343 1.780641 1.094698 -4.065391 -0.237025 -1.088146 4.944847 -0.295600 2.146653 0.203697 0.604593 -1.563304 -2.024071 0.755412 0.290566 -0.647986 0.546887 2.424571 0.327252 -2.535248
wb_dma_ch_sel/always_40/case_1/stmt_1 0.332068 -2.493938 1.060708 -1.799715 -0.177881 0.319186 3.070335 -0.201081 2.193326 -3.019716 -1.240481 0.683846 0.512380 -0.354887 1.044324 1.520461 1.774108 1.479306 -0.313996 -0.122204
wb_dma_ch_sel/always_40/case_1/stmt_2 0.279022 -0.534461 1.612980 -0.510332 0.469023 0.013891 2.628460 -0.443095 1.556606 -0.741849 0.120486 0.237753 0.030706 -1.382568 0.748010 0.611057 0.214346 1.380438 -0.186362 -1.521508
wb_dma_ch_sel/always_40/case_1/stmt_4 0.248279 0.744485 3.653062 -2.707817 0.855412 -0.229200 3.099914 -0.194821 0.735124 -0.879037 0.955697 -1.061052 -1.529467 -0.104897 0.496525 -0.402029 1.393108 2.119243 -0.537580 -1.202236
wb_dma_pri_enc_sub 0.242758 0.052979 0.667120 -0.464738 -0.088113 2.066282 2.575981 -1.169023 -1.037502 -1.272408 -0.034237 1.769648 -0.724575 -1.207011 -0.160515 -0.939483 1.452693 1.204556 1.096013 -0.682032
wb_dma_ch_rf/reg_ch_am1_r -0.329531 0.528760 -0.428638 -0.807495 -2.648017 1.338764 0.179422 -0.939943 -0.086151 -1.174826 0.570670 -0.869924 2.337989 -0.982842 -2.305023 -0.334074 1.843500 -0.553319 -3.202023 -0.025807
wb_dma_de/assign_72_dma_err 2.292799 0.456798 2.567909 1.109837 2.323848 0.431278 0.882201 -1.147099 -0.747617 -0.206346 1.430647 2.746629 -0.430896 -4.162206 2.272367 -1.252173 -0.346218 0.055643 -1.048466 -1.680402
wb_dma_de/reg_ptr_adr_low -0.428303 -2.315328 -1.143890 -1.578974 -0.267372 -2.901793 1.222251 -2.325684 0.194316 2.082623 -0.971243 0.887325 1.069569 2.774144 1.643816 0.128762 -2.519889 1.361672 -1.041399 -0.858869
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.805214 -0.486638 2.095582 -1.084706 -1.526901 -0.558401 2.590124 -1.289927 0.496411 -0.554520 -0.212870 0.040619 1.299450 -1.257814 2.421130 -0.070161 0.080920 1.704996 -0.307664 0.512670
wb_dma_de/reg_state 1.185095 0.332192 -0.093534 -3.976075 1.491381 -0.981493 -3.553662 -0.395404 -0.703354 -0.452557 -1.418639 0.555090 -2.952171 2.408197 -1.347454 -2.097647 -0.101006 -1.425572 -2.495307 -0.829819
wb_dma_ch_rf/always_26/if_1 1.655561 1.231766 0.239093 -0.385173 -2.781126 0.240992 1.773520 -2.141041 -2.190604 0.500205 -0.485097 -0.987160 1.343330 -0.787874 -4.317758 -2.080070 0.859771 -1.878740 -2.930794 -1.139176
wb_dma_de/always_23/block_1/case_1/block_5/if_1 0.706831 4.808599 2.181973 -2.798802 -1.296396 2.862824 -2.341702 2.149837 0.630913 -1.286466 -0.373203 3.355795 -5.716555 2.235163 -1.423115 0.353721 4.680281 1.718837 -3.310319 -2.076414
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 0.590741 0.252311 0.135590 -0.417440 0.558137 -1.492347 3.392449 -1.301371 2.375361 1.072044 -0.324577 -1.320606 2.354733 -2.569113 -1.144712 -3.008500 -2.532967 0.364028 0.746614 -4.186557
wb_dma_ch_sel/assign_113_valid 0.749859 0.771336 3.984733 2.071856 0.649687 -1.071480 -0.679041 -0.479452 1.054837 1.688880 -0.334772 0.449282 -0.624515 -1.881304 0.775020 1.286591 -1.505789 -0.026819 -2.454943 -1.852043
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -1.105778 -0.240779 1.647409 0.329921 1.747420 -0.657217 -0.476485 -0.133236 -0.131464 0.277581 1.179347 -1.625868 1.591411 -1.599266 -0.271050 -2.186749 -1.503786 0.410945 0.564647 -0.766045
wb_dma_inc30r/always_1 0.578946 -0.151292 -3.730023 -0.121044 -0.407565 2.484678 -2.683129 0.638216 3.832800 -2.199323 2.070570 -0.781766 4.648703 1.129566 0.856656 2.032953 2.457645 -3.426539 -3.777647 0.921670
wb_dma_de/always_23/block_1/case_1/cond 1.388307 0.281071 -0.297698 -3.838578 1.395881 -0.964946 -3.448016 -0.536135 -0.793172 -0.346138 -1.470487 0.787219 -2.823099 2.487389 -1.356121 -2.045063 -0.068720 -1.479441 -2.564087 -0.913238
wb_dma_ch_sel/assign_128_req_p0/expr_1 3.269860 0.250582 -1.579426 1.472224 -0.340783 -1.301733 -0.638031 -0.096032 0.386194 0.978799 -0.569692 1.407656 -2.244760 -1.064036 2.173388 4.088246 -0.661792 -3.174052 -2.271982 1.187535
wb_dma_de/always_8/stmt_1/expr_1/expr_1 1.847459 0.896292 2.554893 1.651922 -0.915522 -0.380817 -0.070574 -0.494568 1.293655 1.236097 -1.374736 2.168779 -2.098673 -0.635985 1.203618 3.410612 0.000367 -0.311590 -3.069870 -1.249371
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 0.269526 -0.547633 1.595730 -0.548149 0.458643 0.022686 2.657992 -0.470842 1.550830 -0.752423 0.123121 0.236328 0.019767 -1.373725 0.756376 0.582817 0.262540 1.414546 -0.145787 -1.464468
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -1.396160 2.390048 -1.734689 -2.916246 -4.978009 -0.156932 0.048343 -1.409126 1.773224 1.539564 -2.223773 -0.043936 -1.178223 3.673357 -0.550070 1.360479 0.356536 0.456334 -2.241252 -0.450278
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 2.610475 -2.612791 -0.653089 -0.756076 0.911888 -2.581195 0.948705 -0.421032 0.497244 -1.911801 0.659421 0.649988 1.828207 -3.412846 5.654577 1.180177 -0.770329 -1.970984 -1.294401 3.019353
wb_dma_ch_sel/assign_148_req_p0 1.502416 -1.114683 2.612070 2.334576 0.461781 -2.369241 -0.450437 -0.881224 -0.616790 1.643963 -0.883196 0.007806 0.258928 -1.240658 0.402206 1.406979 -2.074368 -1.472464 -2.189299 -0.324754
wb_dma/wire_ndr 3.455374 0.095505 2.015522 0.813662 1.279782 -0.958827 1.470528 -0.329873 1.894849 0.075079 0.490954 2.892982 -1.281325 -2.957036 3.476515 2.355615 -0.152156 -0.143839 -2.814367 -1.811007
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 0.290888 -0.563447 1.588654 -0.490538 0.433854 -0.003736 2.617162 -0.425710 1.525288 -0.708068 0.111118 0.234099 0.009784 -1.343703 0.761062 0.599420 0.237187 1.380515 -0.159519 -1.484832
wb_dma_pri_enc_sub/always_3/if_1/if_1 0.262252 0.047718 0.698204 -0.468485 -0.097288 2.060909 2.599778 -1.206949 -0.996714 -1.272963 0.004378 1.790498 -0.732205 -1.244342 -0.126299 -0.905927 1.423274 1.212090 1.028120 -0.720903
wb_dma_ch_sel/always_8/stmt_1/expr_1 0.254964 0.756550 3.623962 -2.683036 0.764167 -0.179236 3.183734 -0.243695 0.719168 -0.875212 0.867471 -0.993196 -1.557217 -0.108818 0.446296 -0.418635 1.366279 2.131984 -0.490784 -1.242650
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 -0.612801 -2.405165 1.590859 -2.365257 -2.136379 -0.250545 3.018162 -1.033637 1.252287 -2.809439 -1.579525 0.600179 1.723290 -0.220573 2.691990 0.924442 1.642042 1.768323 -0.573544 1.696187
wb_dma_rf/input_dma_done_all 1.912502 1.937679 -0.116112 0.471776 -1.916025 -1.329414 1.717240 -0.530874 2.741418 2.486305 -1.665857 1.604392 -2.554837 0.215691 0.942528 3.226225 -0.997697 -0.119135 -2.093225 -2.553448
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -1.707204 0.844047 -0.437383 -1.685213 -2.386243 -0.745959 0.406342 -0.387909 -0.140976 0.721591 -0.560010 -0.529753 1.308453 2.104874 0.332379 -0.981292 0.821942 -0.028472 -0.374235 1.869759
wb_dma_de/assign_66_dma_done 1.708231 2.782950 1.898082 -0.174255 -0.609182 1.407346 0.799480 -2.029601 0.723600 0.920082 -0.267615 0.607783 -0.168039 -1.817196 -3.055835 -1.855833 0.383655 -0.971936 -3.245935 -4.242911
wb_dma/wire_ch4_csr -0.420766 1.555262 -1.109201 -2.605336 -3.004013 -1.226557 -1.391985 -1.488488 -0.653784 1.835333 0.627001 -0.664766 1.520255 4.440761 1.413697 -0.604502 0.201402 -0.918229 -3.006066 0.905585
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.041513 0.581200 -0.874987 0.141652 -0.443872 2.127117 0.056358 -0.750767 -2.559764 -0.576644 -0.079186 1.660031 -0.808666 0.022594 -0.910731 -1.453467 1.206840 -0.140031 1.271860 0.688647
wb_dma_ch_sel/input_ch3_csr 0.039817 2.751311 -1.761142 -0.849319 -2.157461 -0.869930 -0.664146 -1.643693 -0.314529 4.038852 2.009430 -1.409242 1.655494 5.198352 -0.007574 -0.160791 -0.491196 -1.184047 -2.821456 -0.907903
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.768155 -0.485075 2.100060 -1.137828 -1.494782 -0.552218 2.572543 -1.258142 0.562247 -0.603621 -0.198798 0.064205 1.323226 -1.278589 2.507403 -0.058088 0.089443 1.725996 -0.368460 0.461418
wb_dma_de/wire_adr1_cnt_next 0.742414 -1.146761 -2.991519 -1.295195 0.327396 2.094308 -0.847949 0.485790 3.039191 -3.523533 0.626192 0.322289 1.137744 -1.617275 0.362409 2.238024 2.274974 -1.780845 -2.060845 0.543342
wb_dma_ch_arb/always_2/block_1/case_1 3.024524 -0.263341 -1.894605 -4.824679 0.579654 -1.007777 1.093275 -0.765171 0.577746 -3.373678 2.027836 -0.197176 1.703553 -3.270816 3.917976 -1.906504 1.503370 -2.705830 -2.844448 1.599120
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.267363 0.079516 0.672249 -0.420213 -0.098994 2.027535 2.500650 -1.161504 -1.028230 -1.245402 -0.049205 1.774040 -0.737086 -1.181620 -0.170199 -0.890991 1.383772 1.145417 1.043886 -0.672216
wb_dma_de/reg_adr0_cnt -2.364875 2.523776 3.173924 -0.637675 -0.690431 0.538116 -5.192338 0.027651 0.822628 0.184137 2.269637 -0.523504 4.260345 0.017870 1.573568 -3.313765 0.416367 -0.424166 -4.627394 -0.292448
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 0.240992 0.031436 0.629652 -0.316097 -0.015285 2.147847 2.552422 -1.164927 -1.110298 -1.258296 0.012350 1.849131 -0.804276 -1.284739 -0.230930 -0.876455 1.429449 1.143894 1.151691 -0.697587
wb_dma/wire_am0 -1.477254 1.088349 0.374740 0.696897 2.346261 0.343841 -0.641561 0.943801 0.301702 1.493792 1.667476 0.816217 -2.228594 1.913282 0.870741 0.549902 -0.379245 -0.330804 0.328744 -0.961712
wb_dma/wire_am1 0.019270 -0.360279 -0.023294 0.360065 0.128389 1.562605 -0.470311 -0.472392 1.703797 -1.181805 0.609177 0.054936 1.742889 -1.606495 -1.356760 0.653039 0.950112 -0.580290 -2.487330 -1.591380
wb_dma_ch_sel/assign_137_req_p0/expr_1 1.646614 -1.160598 2.706741 2.454114 0.701201 -2.429999 -0.361368 -0.847535 -0.589993 1.624272 -0.757444 0.046624 0.339654 -1.524629 0.522615 1.368457 -2.074635 -1.506246 -2.215357 -0.388326
wb_dma_ch_sel/assign_140_req_p0/expr_1 1.542166 -1.139047 2.703193 2.318892 0.578339 -2.419179 -0.273095 -0.927769 -0.566363 1.639798 -0.799726 0.011573 0.342590 -1.420407 0.458162 1.230104 -2.054417 -1.436144 -2.153576 -0.432618
wb_dma_ch_rf/always_22/if_1/if_1 -1.513507 1.098753 0.382281 0.744243 2.439777 0.393704 -0.741015 1.019554 0.374509 1.462776 1.744500 0.781738 -2.188896 1.938528 0.857660 0.560735 -0.385608 -0.320038 0.321442 -1.007355
wb_dma_de/assign_69_de_adr0 -2.579239 2.684464 3.163291 -1.039672 -0.677368 -0.806336 -5.250570 0.703249 -0.622426 0.919483 1.847797 -0.860086 3.233619 1.270107 2.973569 -4.200860 -0.342262 0.073571 -2.381783 1.457696
wb_dma_de/always_2/if_1/cond -1.147883 -0.577498 1.577866 0.621606 1.818810 0.846753 -0.880657 -0.632095 1.591048 -0.872463 1.778432 -1.590506 3.204093 -3.061821 -1.639773 -1.478089 -0.566373 -0.125388 -1.847711 -2.298416
wb_dma_de/wire_mast0_go 0.013355 0.565975 -0.882698 0.089581 -0.489219 2.118083 0.025962 -0.750953 -2.542114 -0.571975 -0.139518 1.636295 -0.844697 0.016862 -0.913461 -1.456827 1.225172 -0.157183 1.252220 0.770203
wb_dma_wb_slv/input_slv_din -1.986834 1.113310 -3.398888 -2.064697 0.335646 0.696979 -5.635151 0.130517 -1.576400 -1.091649 -1.229479 -0.294494 -2.485721 0.284201 1.435812 -0.530625 -0.226380 -0.727758 1.867443 5.002059
wb_dma_de/always_3/if_1/if_1 1.671232 -2.774290 -4.234310 -1.052794 0.008366 0.772321 -0.452575 0.120101 1.281586 -3.356201 -0.087960 0.014209 1.764976 -0.829882 -0.071813 2.238722 1.746432 -3.167953 -1.868143 1.955473
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.721066 -0.523631 2.052504 -1.076185 -1.383261 -0.485427 2.682136 -1.252897 0.649511 -0.638242 -0.165262 0.077320 1.228307 -1.324905 2.412102 -0.008301 0.121625 1.712465 -0.302440 0.385788
wb_dma_ch_sel/always_47/case_1 -0.082583 -0.342320 -0.098471 0.311468 0.061115 1.542951 -0.535201 -0.512191 1.697371 -1.140846 0.644318 -0.045063 1.782886 -1.525548 -1.469900 0.684319 0.922139 -0.545005 -2.429396 -1.580515
wb_dma_ch_sel/assign_152_req_p0 1.705573 -1.166847 2.773613 2.342651 0.719045 -2.492545 -0.270680 -0.983616 -0.504120 1.640033 -0.744613 0.064340 0.387271 -1.633609 0.604369 1.239369 -2.174375 -1.494493 -2.333190 -0.542932
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 -0.841466 -0.564944 2.086673 -1.138020 -1.411975 -0.467859 2.727716 -1.211868 0.690309 -0.715141 -0.080298 0.035152 1.326259 -1.348669 2.474563 -0.013909 0.137477 1.810591 -0.242681 0.428688
wb_dma_de/reg_de_adr0_we -1.118314 -0.230699 1.603462 0.307458 1.709238 -0.654413 -0.501379 -0.106274 -0.116329 0.274339 1.129887 -1.656543 1.560733 -1.482283 -0.271499 -2.207064 -1.475404 0.363504 0.556193 -0.714245
wb_dma_ch_sel/assign_114_valid 0.647717 0.764272 4.123121 1.840590 0.622983 -1.094365 -0.659344 -0.641816 1.109178 1.597356 -0.308510 0.425010 -0.473479 -1.928184 0.883272 1.197293 -1.481930 0.051217 -2.607495 -1.876183
wb_dma_ch_rf/assign_4_ch_am1 -0.351992 0.530623 -0.533758 -0.965625 -2.734701 1.289856 0.132040 -0.885328 -0.046963 -1.209936 0.562149 -0.874481 2.399430 -0.792408 -2.180389 -0.426529 1.861024 -0.560217 -3.203544 0.077348
wb_dma_de/wire_dma_done_all 1.918918 1.984793 -0.074329 0.440817 -1.934387 -1.441491 1.543116 -0.515633 2.659863 2.578335 -1.690720 1.527428 -2.488784 0.301105 0.957541 3.117667 -1.074205 -0.215258 -2.257957 -2.534060
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.517916 -0.325469 -2.120807 1.312482 2.860808 -2.602908 -2.058334 0.339330 -0.638549 0.894384 2.068347 0.288248 0.161566 -3.242913 3.311196 0.346349 -2.404580 -3.878786 -1.303110 1.345478
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 2.531189 -1.065436 -2.086527 0.873164 -2.187674 0.632497 -1.316231 -3.119730 -1.868953 0.775086 -1.917040 0.543616 1.154783 -0.753524 -5.272038 -0.957817 -1.525384 -1.767631 -1.369450 -3.556240
wb_dma_wb_slv/input_wb_data_i 4.103291 0.340919 -2.692787 0.671863 0.456110 -5.455761 -4.055815 2.799098 -2.356845 4.706622 -1.687192 -0.663456 3.407208 5.707568 0.438202 -4.309187 -2.718281 -1.322675 1.017350 -0.007528
wb_dma_de/input_nd 3.471589 0.064913 1.956028 0.981752 1.412176 -0.930656 1.493449 -0.271994 1.815568 0.115529 0.456302 2.854923 -1.284440 -3.006181 3.320613 2.381615 -0.177557 -0.138056 -2.644171 -1.847730
wb_dma_ch_sel/assign_126_ch_sel -0.695543 2.464197 2.136286 -1.661268 -1.243669 1.060761 -4.026864 -0.924610 -0.478389 -1.057999 -1.541956 -0.157993 0.200729 0.008049 0.066015 -2.507005 1.209804 -4.023485 -3.633153 2.742353
wb_dma/wire_mast1_err 2.277574 0.503210 2.597147 1.185299 2.387988 0.424008 0.822153 -1.151853 -0.869260 -0.156638 1.503098 2.767516 -0.391115 -4.261787 2.266464 -1.380689 -0.393791 0.046939 -1.008142 -1.676901
wb_dma_de/wire_ptr_valid 0.337265 -1.187843 2.899543 -3.888882 0.117857 0.066686 3.352170 0.050387 1.295608 -3.029660 -0.458489 -0.548641 -0.997467 1.048607 0.749025 0.580678 2.844229 2.071359 -0.682601 0.176883
wb_dma/wire_ch_sel -3.071299 3.292403 4.984499 -3.680264 -0.891861 -1.043245 0.978863 -1.633271 -0.159034 0.945079 -2.693290 -3.644346 -3.148903 0.094438 -2.334036 -3.386311 -0.949045 -0.205459 -0.347920 0.608251
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 -0.720871 -2.301606 1.596555 -2.315729 -2.005695 -0.276063 2.833009 -0.981085 1.200531 -2.718266 -1.430549 0.466694 1.747475 -0.222900 2.672616 0.840692 1.580930 1.747051 -0.504401 1.732337
wb_dma_de/always_12/stmt_1/expr_1 1.923694 1.419459 1.668386 1.987811 -1.280371 1.598000 -0.122845 -1.134990 -1.239068 0.748819 -1.459984 3.751741 -2.930725 -0.674332 0.316094 2.074630 1.049738 -0.522787 -1.804714 -0.493359
wb_dma/wire_dma_req 0.576352 1.543284 2.005958 -2.626648 0.791985 -1.659157 3.766383 -1.041415 1.567179 0.809234 0.389608 -2.502795 0.794011 -1.206097 -1.391142 -3.974048 -1.333751 1.021937 0.330773 -3.827950
wb_dma_ch_sel/assign_136_req_p0 1.600474 -1.183989 2.660148 2.407551 0.607558 -2.413465 -0.343556 -0.864861 -0.566679 1.619670 -0.823191 0.015145 0.334884 -1.429793 0.457713 1.360997 -2.108464 -1.460221 -2.148750 -0.377696
wb_dma_ch_rf/assign_5_sw_pointer 1.692037 1.418215 0.206429 -0.713725 -2.962188 0.314565 1.608226 -2.407633 -2.241619 0.428020 -0.419693 -0.883102 1.604180 -0.826561 -4.168671 -2.405113 0.943860 -2.087860 -3.325090 -1.109400
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 0.243296 0.486214 -1.002908 -1.944222 -0.684210 -0.877443 4.422219 -0.595530 2.917133 0.391675 -0.206357 -0.318936 -0.335579 -0.394147 0.543994 0.337290 -0.609553 1.652241 0.656561 -2.738030
wb_dma_ch_rf/always_25/if_1/if_1/cond -0.384220 0.508550 -0.427402 -0.813483 -2.758514 1.413152 0.140084 -0.978569 -0.003832 -1.250119 0.593595 -0.932942 2.520079 -1.110568 -2.397869 -0.399129 1.875739 -0.621607 -3.388337 -0.076403
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 0.257754 0.071275 0.624901 -0.409696 -0.085907 2.021787 2.437725 -1.164723 -1.055512 -1.212743 -0.014884 1.770443 -0.716421 -1.209334 -0.138931 -0.922033 1.399829 1.083849 1.014500 -0.642598
wb_dma_de/always_9/stmt_1 1.703251 2.465822 -1.606023 0.996105 -2.247911 -1.362540 -0.821103 -0.066446 1.262891 3.195437 -1.720621 1.423016 -2.581432 1.489803 0.293493 2.713669 -1.255634 -1.454957 -1.976878 -1.175299
wb_dma_de/input_pause_req -0.032308 2.201935 4.708673 -2.721658 -0.918909 0.677270 -2.298908 -2.558672 -4.309618 -0.066903 -2.157425 -0.187568 -4.287941 0.161579 -2.024054 -3.022925 0.341346 -0.690831 -1.110221 1.295823
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 0.500082 0.249960 0.048213 -0.489918 0.579358 -1.536978 3.443687 -1.315601 2.500876 1.095348 -0.295330 -1.421106 2.412837 -2.581404 -1.170600 -3.098799 -2.614700 0.404096 0.834828 -4.247488
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 0.320982 1.784380 0.876226 -3.909028 -0.280360 -1.133696 4.472714 -0.214004 1.994595 0.330045 0.578950 -1.518907 -1.906706 0.916761 0.302514 -0.625721 0.462456 2.139096 0.238762 -2.299899
wb_dma_de/wire_dma_busy -2.100155 1.312455 3.936877 -1.038397 -2.081429 0.406450 -0.901029 -1.999935 -0.793202 -0.173423 -4.401879 -0.520706 -2.419620 -0.295359 -1.539470 -0.674483 0.083246 -1.787986 -1.617071 2.436021
wb_dma_ch_sel/always_37/if_1/if_1/cond 0.304957 0.484129 -1.121702 -1.820391 -0.553610 -0.924063 4.501661 -0.499225 3.066540 0.470700 -0.160011 -0.333641 -0.384892 -0.534722 0.534155 0.393041 -0.730824 1.625565 0.749059 -2.859616
wb_dma_ch_pri_enc/always_2/if_1 0.228233 0.002093 0.711269 -0.388178 -0.057015 2.117158 2.690148 -1.178154 -1.002218 -1.290189 -0.011845 1.794689 -0.806734 -1.275949 -0.204104 -0.837123 1.437333 1.284251 1.134387 -0.736806
wb_dma_de/always_6/if_1/stmt_1 2.990811 -0.108829 -0.846758 0.165254 -2.787657 -1.084211 1.640473 -0.935536 2.982109 0.563539 -4.136860 2.204990 -0.415359 0.627585 -0.262470 2.459294 -0.120918 -1.453840 -2.573529 -2.063308
wb_dma_ch_rf/input_de_txsz_we 1.938370 1.334455 -0.401661 3.096598 -0.060801 -1.625008 2.089526 0.704161 1.992463 3.386301 -1.560706 0.535439 -2.717654 -0.483377 -0.834636 2.984100 -2.264143 -0.520143 0.626977 -3.007015
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.001611 0.574077 -0.896376 0.082821 -0.477060 2.064591 0.059185 -0.759049 -2.511474 -0.546270 -0.150878 1.610087 -0.831026 0.042008 -0.940365 -1.469519 1.185329 -0.159518 1.272777 0.709380
wb_dma_wb_if/input_wb_addr_i 2.654553 2.688141 -1.463496 -1.083137 -3.385420 -1.398141 -3.178725 0.633029 -4.099042 0.645292 -0.860458 -0.476444 0.140506 3.945757 -1.393241 -3.983522 1.316192 -3.211503 0.407958 3.223093
wb_dma_ch_sel/always_7/stmt_1 0.305388 0.495143 -1.079345 -1.879323 -0.605595 -0.931015 4.561305 -0.536679 3.075078 0.430540 -0.203456 -0.353301 -0.397205 -0.508260 0.562684 0.363421 -0.677544 1.687027 0.690897 -2.849614
wb_dma_rf/inst_u25 2.244042 0.416083 2.669789 1.170487 2.405835 0.435235 0.987933 -1.137830 -0.731562 -0.210692 1.455020 2.735904 -0.474264 -4.247256 2.164250 -1.217575 -0.362218 0.124292 -0.928087 -1.786541
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -0.227149 -1.405028 -1.276013 -5.203930 0.488786 0.224209 -4.045485 -3.791707 -0.296665 -1.392980 0.322280 1.060920 -0.455467 2.593238 1.720324 -1.852111 -1.367745 -1.229154 -2.672475 -0.777326
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 4.266671 4.200259 -1.074444 -2.396392 1.568793 -0.676955 4.675132 1.392168 0.180293 1.268543 2.023490 2.432153 -5.185585 0.315177 2.162108 -0.836257 1.492788 0.532381 0.635248 -2.855999
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.454621 -0.200367 -1.999218 1.333743 2.819620 -2.501329 -2.023456 0.328341 -0.656871 0.945281 2.072338 0.315900 0.109467 -3.214162 3.182940 0.308407 -2.422102 -3.781290 -1.300121 1.201460
wb_dma_ch_rf/always_4/if_1/block_1 -0.955129 1.273417 0.095651 -3.920797 -4.985844 -1.108990 -0.639620 -0.421783 -0.094040 0.827404 -1.129205 -1.437313 1.314167 5.506601 -0.277902 -0.917753 1.444216 1.646856 -0.502990 0.999653
wb_dma_de/reg_dma_abort_r 2.281080 0.449108 2.594804 1.135611 2.333930 0.556343 0.983497 -1.184128 -0.766121 -0.250456 1.421406 2.841017 -0.483051 -4.270112 2.211773 -1.239119 -0.310641 0.137213 -0.965024 -1.745991
wb_dma_ch_sel/input_ch2_txsz 0.322252 0.499155 -1.040541 -1.848262 -0.620011 -0.893490 4.446042 -0.540705 2.992705 0.438390 -0.180277 -0.273830 -0.381085 -0.460533 0.587270 0.392329 -0.664479 1.603112 0.640836 -2.757996
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.026310 0.499755 -0.837897 0.087543 -0.439064 2.023230 0.080599 -0.698967 -2.358868 -0.551837 -0.091529 1.528148 -0.754042 0.070366 -0.900318 -1.355229 1.154000 -0.120107 1.228572 0.652378
wb_dma_ch_sel/input_ch5_csr -0.620848 1.569710 -1.058233 -2.760680 -3.102756 -1.099669 -1.154920 -1.639108 -0.622428 1.812544 0.680167 -0.606286 1.330163 4.392808 1.430568 -0.552285 0.197789 -0.712519 -2.959129 0.812356
wb_dma_ch_sel/assign_150_req_p0 1.652568 -1.231603 2.711745 2.299438 0.633758 -2.393708 -0.157130 -0.951246 -0.429654 1.507077 -0.799272 0.075535 0.357045 -1.581626 0.543606 1.397721 -2.071580 -1.394239 -2.260299 -0.514423
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.028160 0.572489 -0.933019 0.063789 -0.562858 2.039739 -0.073300 -0.748844 -2.554316 -0.579740 -0.165481 1.558857 -0.791216 0.156748 -0.899476 -1.480058 1.226286 -0.199672 1.226631 0.798456
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -1.119670 -0.250136 1.644926 0.358239 1.810253 -0.684057 -0.511607 -0.077172 -0.125030 0.303241 1.195131 -1.687133 1.628120 -1.613920 -0.262537 -2.227329 -1.503632 0.369401 0.567986 -0.762205
wb_dma_ch_sel/assign_155_req_p0 1.534088 -1.132179 2.774122 2.345913 0.472680 -2.349299 -0.301688 -0.953548 -0.478930 1.599975 -0.910045 0.109512 0.272504 -1.376745 0.437463 1.455345 -2.017957 -1.376536 -2.270818 -0.433081
wb_dma_ch_sel/always_43/case_1/stmt_4 0.268988 -0.592011 1.639140 -0.513321 0.448301 0.018617 2.679167 -0.435817 1.540871 -0.724056 0.131755 0.221956 0.032653 -1.390872 0.761304 0.607129 0.225293 1.403457 -0.129625 -1.501790
wb_dma_ch_sel/always_43/case_1/stmt_3 0.279342 0.546702 -1.207123 -1.908393 -0.655202 -0.964764 4.413959 -0.526012 3.006288 0.506130 -0.194257 -0.359669 -0.386990 -0.359649 0.557130 0.333556 -0.675750 1.568511 0.708895 -2.760806
wb_dma_ch_sel/always_43/case_1/stmt_2 -0.009202 1.640551 -3.733142 -1.401149 -1.693683 1.150598 1.804854 -0.808482 -1.069888 0.650414 -0.454771 1.010258 -1.177001 1.165627 -1.132673 -1.712664 0.337098 0.050592 2.141172 -0.484170
wb_dma_ch_sel/always_43/case_1/stmt_1 3.266129 1.865572 -0.444837 1.374648 -2.313626 -1.343971 1.412955 -1.266918 2.373095 2.759050 -2.862851 2.049046 -1.123113 -0.496727 -0.447660 1.760052 -1.514463 -1.610175 -2.543860 -3.443299
wb_dma_de/always_19/stmt_1/expr_1 -1.230081 0.636559 -0.711109 -2.926391 0.562969 1.468793 -2.317011 -0.768687 1.449066 -3.011641 1.686498 -1.571123 0.899824 -5.085315 -0.687988 -2.071966 0.112967 -0.953024 -1.881216 -0.282523
wb_dma_ch_rf/wire_ch_err_we 2.259501 0.450568 2.608867 1.196128 2.413572 0.446946 0.850682 -1.136003 -0.807511 -0.178188 1.457099 2.738654 -0.430296 -4.264188 2.207290 -1.309391 -0.430157 0.097385 -0.941929 -1.692965
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -1.138739 1.125310 2.413539 -1.475591 -1.231441 0.180594 -1.632470 -1.604395 -1.839026 -0.621268 -2.899449 -0.292256 -1.895893 -0.697041 -0.755051 -1.867420 0.058122 -2.247555 -1.119237 3.086174
wb_dma_rf/wire_ch1_adr1 0.032340 -1.906822 -0.542610 -1.340502 -0.685250 0.306198 0.437930 0.207770 0.686811 -2.269144 -1.360056 0.409780 0.555265 1.125723 0.304380 0.883021 1.543187 0.099657 -0.201348 1.336059
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 2.260949 -0.249673 2.521882 0.244214 3.482258 -2.620754 -0.899688 1.567488 -1.212222 2.556372 1.299153 2.396506 -1.160270 6.010484 2.836030 0.330706 0.402106 0.813924 -2.389468 -1.165820
assert_wb_dma_wb_if/input_pt_sel_i -1.220818 1.178541 -2.041357 -3.026533 -5.133823 0.689284 -0.873152 -1.718444 -0.919358 0.781642 -0.791567 -0.588301 0.021449 2.730907 1.193611 0.197338 -0.964894 0.135267 -1.807215 1.658980
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 2.542691 1.444316 -0.776798 1.022128 3.113281 -1.238117 -2.388274 0.689599 1.065605 0.771439 2.764282 0.639341 -0.612208 -3.963909 3.693976 0.234885 -1.892997 -2.396461 -1.526933 -0.169208
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.013572 0.569365 -0.899258 0.092618 -0.513702 2.028926 0.045774 -0.718169 -2.488537 -0.590587 -0.118264 1.604378 -0.792845 0.046201 -0.875218 -1.421940 1.203239 -0.127044 1.230199 0.730485
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 0.268013 -0.549036 1.611325 -0.550018 0.452473 0.024979 2.636273 -0.438129 1.500584 -0.714924 0.091337 0.201018 0.050126 -1.361495 0.732541 0.551780 0.230628 1.385700 -0.173471 -1.489786
wb_dma_rf/input_paused 0.568049 -0.830484 -0.979914 -1.201438 -1.036379 0.291093 -1.735723 -0.809373 -1.737491 -0.091265 -0.315884 -0.601105 -0.936275 1.547563 -2.373059 -0.241629 -0.415936 1.117162 0.964678 -1.169885
wb_dma/wire_mast0_adr 0.640959 -4.172352 -2.312102 -0.969949 -0.064772 -4.233730 1.597921 -2.568391 -1.296246 2.115099 -1.374185 0.532804 1.888232 2.879430 1.348949 0.275932 -3.201219 -0.129567 -0.777637 0.405220
wb_dma_ch_pri_enc/inst_u8 0.268275 -0.008238 0.698445 -0.387382 0.003709 2.026676 2.617292 -1.148082 -0.980901 -1.244590 -0.028370 1.791582 -0.752866 -1.295029 -0.137326 -0.856641 1.375646 1.208378 1.060433 -0.743064
wb_dma_ch_sel/assign_148_req_p0/expr_1 1.660925 -1.228653 2.630372 2.291996 0.584680 -2.414829 -0.265464 -0.950739 -0.542152 1.536821 -0.829717 0.083533 0.374921 -1.516778 0.527947 1.394374 -2.061109 -1.483248 -2.276254 -0.362558
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 0.104894 0.879687 0.743269 3.183330 -0.957286 -0.064843 -2.080806 0.609049 -0.920687 2.053663 -1.684849 -0.003252 -1.887159 0.904482 -1.993251 2.179586 -0.734063 -1.288438 -0.141136 0.411711
wb_dma_ch_arb/always_2/block_1 3.038244 -0.314652 -2.051313 -5.015471 0.376164 -1.072330 1.294693 -0.907136 0.549892 -3.367034 1.982916 -0.239470 1.849538 -3.280552 3.926093 -2.002415 1.491655 -2.744915 -2.817508 1.675080
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 1.876369 1.965437 -0.205939 0.438995 -1.949713 -1.328775 1.497437 -0.497676 2.596555 2.474440 -1.659489 1.579394 -2.520521 0.321727 0.955138 3.125425 -0.978311 -0.180746 -2.103683 -2.389909
wb_dma_ch_sel/always_40/case_1/cond 0.410172 -1.127870 2.946929 -3.786180 0.150690 0.024996 3.207070 0.054947 1.227234 -2.961051 -0.463104 -0.528920 -0.951347 1.057361 0.737185 0.504328 2.783607 1.971570 -0.799006 0.202944
wb_dma_ch_rf/assign_22_ch_err_we 2.405104 0.548590 2.537513 1.135446 2.319354 0.451135 0.931821 -1.152687 -0.801936 -0.113508 1.397609 2.905332 -0.563921 -4.211230 2.241234 -1.202364 -0.373068 0.000791 -1.040610 -1.767709
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.436251 -0.188356 -2.092424 1.221429 2.818536 -2.567623 -2.150367 0.308210 -0.628809 0.920092 2.125764 0.295052 0.179425 -3.223022 3.321741 0.247519 -2.407400 -3.860019 -1.392132 1.271869
wb_dma_ch_rf/wire_pointer 0.542339 -0.930616 3.164469 -5.510349 -2.303374 -0.245748 2.264288 0.010310 1.363336 -2.588794 -0.935792 -1.796620 -0.833638 4.296788 -0.222503 0.777184 3.024176 3.827138 -0.392694 -0.726765
wb_dma_ch_pri_enc/always_2/if_1/if_1 0.221902 0.028620 0.681362 -0.423480 -0.052923 2.017856 2.596863 -1.149090 -0.946324 -1.250622 -0.020076 1.719571 -0.736171 -1.213922 -0.140019 -0.834094 1.410778 1.246330 1.070808 -0.738799
wb_dma_ch_pri_enc/wire_pri19_out 0.285754 0.050542 0.667073 -0.418173 -0.068973 2.165454 2.661766 -1.221199 -1.096157 -1.342417 -0.033743 1.876356 -0.812637 -1.298924 -0.187078 -0.928733 1.476685 1.189419 1.153351 -0.729439
wb_dma_ch_sel/assign_5_pri1 0.204011 0.023315 0.694189 -0.494936 -0.088894 2.111033 2.660077 -1.170666 -0.989590 -1.313276 -0.018509 1.782849 -0.733274 -1.247038 -0.165563 -0.901140 1.472156 1.265088 1.081916 -0.694869
wb_dma_rf/always_2 1.589416 2.120153 5.071872 -0.080970 -0.791129 -0.173890 -1.314874 -0.587318 -4.646235 1.500439 -1.152208 -0.270156 -2.171589 -0.099330 -3.264715 -2.912704 0.643515 1.201230 -0.643116 -0.381893
wb_dma_rf/inst_u27 2.144953 0.503882 2.500056 1.023503 2.249841 0.488140 0.829256 -1.175031 -0.910442 -0.160357 1.428636 2.670852 -0.403332 -4.021175 2.124488 -1.430952 -0.316197 0.076455 -0.870788 -1.585969
wb_dma_rf/inst_u24 2.233439 0.495632 2.424508 1.076457 2.235063 0.431913 0.759266 -1.112890 -0.817999 -0.146712 1.394825 2.739261 -0.459077 -3.999064 2.213140 -1.270011 -0.347451 0.007058 -1.010763 -1.593641
wb_dma_de/always_23/block_1/case_1/block_11 -0.891624 0.218422 0.666008 -1.456370 1.172306 -1.556608 3.740736 -0.602300 2.720059 0.726646 0.976421 -2.005203 1.262367 -2.002254 0.273174 -1.919010 -2.152265 1.982518 1.237068 -3.362603
wb_dma_rf/inst_u22 2.108155 0.485565 2.540883 1.092362 2.275126 0.459075 0.817522 -1.163050 -0.844554 -0.168460 1.410765 2.613414 -0.383097 -4.065957 2.119510 -1.349901 -0.391029 0.122635 -0.912603 -1.637023
wb_dma_rf/inst_u23 2.275959 0.436626 2.598804 1.155148 2.318713 0.468125 0.996201 -1.183387 -0.761132 -0.194926 1.389800 2.767141 -0.529303 -4.243411 2.145486 -1.186720 -0.386713 0.124786 -0.956815 -1.755102
wb_dma_rf/inst_u20 2.042409 0.473551 2.567217 0.899919 2.251227 0.395025 0.851012 -1.162061 -0.686122 -0.198704 1.481774 2.551165 -0.303945 -4.043953 2.248836 -1.375793 -0.382665 0.177862 -1.041517 -1.646286
wb_dma_rf/inst_u21 2.265229 0.485818 2.546451 1.211432 2.411876 0.449582 0.842437 -1.144046 -0.844377 -0.169449 1.455204 2.729265 -0.466650 -4.225357 2.202698 -1.323495 -0.395078 0.022307 -0.947935 -1.678787
wb_dma_rf/inst_u28 2.282019 0.493301 2.605343 1.217973 2.447409 0.451465 0.965558 -1.152602 -0.774237 -0.102294 1.488842 2.749955 -0.455530 -4.317558 2.167282 -1.334285 -0.472352 0.052259 -0.927468 -1.827144
wb_dma_rf/inst_u29 2.268154 0.457964 2.665473 1.038649 2.280852 0.455049 1.091804 -1.235811 -0.650792 -0.222086 1.429278 2.781735 -0.487562 -4.240037 2.257095 -1.148831 -0.308684 0.168296 -1.070837 -1.823605
wb_dma_ch_sel/always_1/stmt_1 0.517994 1.485280 2.161057 -2.634278 0.916852 -1.707867 3.795377 -1.073745 1.565143 0.919312 0.438432 -2.580422 0.908990 -1.225828 -1.399359 -4.130281 -1.483216 1.076581 0.361649 -3.940743
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -1.353968 1.844355 -2.044467 -0.351199 -3.116756 -0.417354 0.325189 -0.232964 0.939909 2.407612 -2.112336 -1.121888 -1.374456 3.048777 -2.329762 1.007071 -0.830748 -0.007998 0.513783 -0.806354
wb_dma_ch_sel/assign_142_req_p0/expr_1 1.619323 -1.095706 2.640561 2.370556 0.541675 -2.382510 -0.388907 -0.882020 -0.605343 1.693477 -0.849874 0.082979 0.239704 -1.373936 0.432543 1.347220 -2.071521 -1.501702 -2.236079 -0.425429
wb_dma_rf/inst_check_wb_dma_rf -0.084336 0.146967 -0.818165 -0.842893 -5.097705 -0.214052 2.167572 -0.763254 -2.022300 -0.170891 -2.163688 -0.168390 2.376850 1.921731 -2.108018 -1.784558 1.433179 -1.044308 -1.493581 1.725806
wb_dma_rf/reg_wb_rf_dout 2.082941 3.005576 -0.772173 -2.225159 -6.748974 -0.323059 -7.869981 0.938859 -5.092019 0.120986 -4.730572 -0.243097 1.058867 4.039282 -3.340148 -4.401962 2.026264 0.900902 -0.951599 4.325294
wb_dma/input_dma_req_i 0.566626 1.471247 2.076543 -2.588002 0.830171 -1.571625 3.742177 -1.027718 1.588499 0.740287 0.418705 -2.427790 0.787814 -1.246673 -1.297318 -3.881740 -1.296123 1.061477 0.313995 -3.743941
wb_dma_de/input_am1 -0.081683 -0.365864 -0.026623 0.325532 0.151569 1.577069 -0.543489 -0.442038 1.692638 -1.164513 0.655293 -0.037933 1.752251 -1.569553 -1.454319 0.661011 0.885230 -0.546182 -2.417628 -1.560560
wb_dma_de/input_am0 -1.469546 1.135749 0.373344 0.733188 2.375358 0.395968 -0.732710 1.028857 0.362165 1.461156 1.685890 0.779480 -2.208122 1.957477 0.840105 0.561137 -0.346431 -0.276080 0.326033 -1.018797
wb_dma_ch_sel/reg_next_start 1.936990 0.665181 -1.148795 0.330001 -2.169067 1.731601 -1.579376 -2.990253 -0.395336 0.822171 -1.394183 0.925666 0.446320 -1.268783 -4.937238 -1.285613 -1.107029 -0.542697 -1.676404 -5.089025
wb_dma_ch_sel/input_ch4_csr -0.515423 1.448120 -1.074226 -2.658739 -2.960779 -1.143799 -0.937452 -1.584075 -0.485654 1.735011 0.692351 -0.687458 1.515419 4.279607 1.435386 -0.549427 0.199266 -0.827309 -2.792120 0.789626
wb_dma/wire_mast0_dout -0.125897 2.252724 -0.582651 -3.599254 -3.816167 -3.394955 -0.007552 0.486953 -2.578592 1.257768 0.483056 -2.349239 -0.538709 3.932352 -0.474158 -1.947575 0.484589 -0.365255 -1.828887 0.848787
wb_dma_ch_sel/assign_107_valid 0.584170 0.719630 4.154337 1.897526 0.539687 -1.031595 -0.603704 -0.598099 1.108442 1.559852 -0.354079 0.442645 -0.533016 -1.873350 0.818532 1.283578 -1.444624 0.115413 -2.553774 -1.847971
wb_dma/wire_next_ch 1.755142 2.938291 1.971801 -0.264482 -0.852209 1.276195 0.729859 -2.136311 0.711399 1.055233 -0.422250 0.570263 -0.118380 -1.744553 -3.202195 -1.913877 0.346193 -1.093651 -3.457692 -4.305012
wb_dma_rf/wire_ch2_txsz 0.300288 0.508243 -1.149112 -1.852712 -0.611350 -0.979862 4.527247 -0.515137 3.092391 0.522184 -0.153731 -0.364825 -0.351506 -0.477517 0.603469 0.361142 -0.750331 1.615639 0.657914 -2.858551
wb_dma_ch_rf/wire_ch_am0 -1.579943 1.107891 0.379483 0.784656 2.496968 0.422278 -0.879579 1.115845 0.428495 1.464552 1.818433 0.748962 -2.153517 1.970873 0.861948 0.569291 -0.389278 -0.266357 0.351247 -1.031020
wb_dma_ch_rf/wire_ch_am1 -0.344525 0.452127 -0.619691 -0.882278 -2.639853 1.207988 -0.104278 -0.809952 -0.163350 -1.159355 0.563239 -0.918368 2.350739 -0.757473 -2.201318 -0.369622 1.779833 -0.580716 -3.097020 0.151583
wb_dma/wire_ch6_csr -0.514217 1.608117 -1.001640 -2.679284 -3.101285 -1.181550 -1.203333 -1.532970 -0.545171 1.807011 0.680916 -0.645450 1.556304 4.413654 1.459266 -0.690805 0.266211 -0.689239 -2.938033 0.761495
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.283251 0.028081 0.663332 -0.379970 -0.007534 2.090324 2.664251 -1.165684 -0.978308 -1.280149 0.013980 1.805694 -0.769460 -1.348291 -0.153898 -0.834436 1.389550 1.196800 1.109486 -0.800865
wb_dma_de/input_csr 3.956771 7.129862 -0.078905 -0.332545 4.828097 -0.175977 -1.122703 4.043163 1.365673 2.691269 5.893470 1.372884 -3.916229 0.128167 4.215694 -1.800921 0.877664 -0.262368 -0.415123 -3.156017
wb_dma_de/reg_read 1.901920 2.426854 -0.960159 0.545731 -2.417704 0.665515 1.711076 -1.246113 0.185914 1.868958 -1.804821 3.088223 -3.252379 0.342932 0.031968 1.763523 0.210340 -0.253149 -0.876755 -1.772251
wb_dma/input_wb1_cyc_i -1.172773 1.165987 -1.934727 -3.009562 -4.993608 0.710665 -0.671014 -1.701512 -0.817459 0.768245 -0.668278 -0.629010 0.102679 2.665527 1.231564 0.212615 -0.921098 0.220834 -1.768352 1.472028
wb_dma_ch_rf/wire_ch_adr0_we -2.545766 2.901524 3.261631 -1.033216 -0.535393 -0.729036 -5.354505 0.651546 -0.477795 1.007183 2.005310 -0.744489 3.060313 1.234635 3.088500 -4.093243 -0.303954 -0.048459 -2.619046 1.266680
wb_dma_ch_sel/assign_140_req_p0 1.512542 -1.182561 2.652612 2.279478 0.561619 -2.359037 -0.285543 -0.908819 -0.560376 1.544768 -0.816694 0.014195 0.319237 -1.419371 0.480751 1.349415 -2.029029 -1.362577 -2.155187 -0.355667
wb_dma_rf/wire_ch3_txsz 0.258115 -0.568129 1.603205 -0.494084 0.436308 0.015996 2.641465 -0.435234 1.507749 -0.713215 0.090536 0.182166 0.019297 -1.346337 0.756430 0.565139 0.218073 1.404006 -0.162716 -1.486752
wb_dma_rf/input_wb_rf_din 3.386801 0.712120 -2.564358 1.139225 -0.015344 -5.614875 -4.853045 2.646531 -2.229317 5.476984 -2.648464 -0.795071 3.072455 6.514687 0.065344 -3.789672 -3.046205 -2.101992 0.449167 0.359412
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -2.531001 2.726189 3.106285 -0.965896 -0.286590 -0.777997 -5.307136 0.796912 -0.369931 0.946615 2.125633 -0.817531 3.106063 1.261318 3.228206 -3.996567 -0.347506 -0.138660 -2.546549 1.308372
wb_dma_de/always_18/stmt_1/expr_1/expr_2 0.995900 -1.870477 -1.344478 0.512630 -0.007440 -1.380111 0.258302 -0.277861 -1.694760 0.110370 -0.548177 -0.377488 0.819801 0.489239 -0.365977 0.117332 -0.679254 -1.522203 0.350732 1.434796
wb_dma_pri_enc_sub/reg_pri_out_d1 0.276733 0.008632 0.706946 -0.397333 0.011321 2.106398 2.697035 -1.205063 -1.009363 -1.325595 0.046794 1.874698 -0.761981 -1.368833 -0.118134 -0.905906 1.432690 1.231447 1.085738 -0.758292
wb_dma_ch_rf/always_19/if_1/block_1 -1.461687 0.827972 0.658955 1.001141 -2.140846 0.552276 -1.512721 -0.185577 -0.593076 1.207755 -1.869089 -0.570890 -0.951445 2.198926 -2.262411 1.153731 0.071706 -0.229820 -0.322697 0.522805
wb_dma_ch_rf/always_2 0.336795 -1.187223 2.969215 -3.921561 0.160924 0.132086 3.331667 0.049716 1.311249 -3.173686 -0.435158 -0.562620 -0.960932 1.017930 0.779336 0.579146 2.938051 2.040350 -0.767733 0.265520
wb_dma_ch_rf/always_1 -2.612808 0.619110 2.159237 1.264552 -0.489384 -0.081243 -2.045620 -0.268776 -0.729069 1.507262 -0.732792 -2.236821 0.602601 0.793464 -2.509885 -0.966265 -1.352528 0.136427 0.237758 -0.128014
wb_dma_de/input_mast0_drdy -1.362552 -0.274352 -0.720517 -2.696703 -1.961963 -2.064442 2.844510 -4.084109 0.617300 3.195576 -1.710607 1.625394 0.315902 2.781516 1.120282 -1.093350 -2.776059 2.452536 -1.348747 -2.927342
wb_dma_ch_rf/always_6 0.191557 -0.675263 -1.720045 -5.304163 1.211360 -0.224047 -3.284667 -2.105978 -0.306903 -1.324500 0.834200 0.796311 -1.240353 3.055721 1.610781 -2.401209 -0.924521 -0.831862 -1.504607 -1.104509
wb_dma_ch_rf/always_5 -1.703320 0.866335 -0.484469 -1.736584 -2.378510 -0.721441 0.545474 -0.397840 -0.078070 0.676793 -0.514534 -0.537347 1.263388 2.052927 0.347654 -0.970307 0.797571 0.010338 -0.320237 1.741962
wb_dma_ch_rf/always_4 -0.886915 1.325225 0.052936 -4.051713 -5.090811 -1.159464 -0.609291 -0.510336 -0.018983 0.822317 -1.125957 -1.377572 1.409591 5.500069 -0.122158 -0.980973 1.472631 1.601958 -0.760699 0.968804
wb_dma_ch_rf/always_9 2.308054 0.416256 2.491137 1.349858 2.475742 0.363514 0.823584 -1.035320 -0.840776 -0.029778 1.446458 2.695016 -0.465618 -4.202526 2.114241 -1.242923 -0.506241 0.010367 -0.849975 -1.731990
wb_dma_ch_rf/always_8 -2.196767 1.964057 2.626102 -0.999297 -2.653828 0.459162 -2.915948 -1.905103 -1.992399 0.344501 -4.369792 -0.499032 -2.497180 0.908584 -2.007270 -1.269553 0.028097 -2.967254 -1.826640 3.494656
assert_wb_dma_rf/input_wb_rf_dout -0.127383 0.124050 -0.878829 -0.797379 -5.140913 -0.194672 2.177318 -0.720903 -2.014115 -0.130376 -2.150822 -0.186618 2.396434 2.013603 -2.132129 -1.753033 1.536909 -1.131166 -1.471047 1.769750
wb_dma/wire_wb1_addr_o 0.716532 1.131328 -2.674004 -0.397406 0.776194 0.410255 -0.772142 0.723777 0.818181 -0.215583 1.326094 -0.181083 -1.113278 -1.103865 1.417116 0.722984 -0.105983 -1.424245 0.449877 0.831345
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.310840 0.046075 0.716501 -0.389963 0.025539 2.155296 2.699609 -1.202514 -1.023459 -1.349064 0.035810 1.923020 -0.783401 -1.425481 -0.117827 -0.892132 1.478356 1.202627 1.077391 -0.770847
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.964245 0.445480 1.979443 1.409873 2.349592 -1.596085 -1.618758 -0.069747 0.261499 1.065751 1.436005 0.972652 0.320886 -2.896511 2.433872 -0.422569 -1.750417 -1.062899 -2.138727 -1.038161
wb_dma_ch_sel/assign_154_req_p0 1.606712 -1.098541 2.720082 2.497468 0.552461 -2.430149 -0.449154 -0.880106 -0.614977 1.720764 -0.935732 0.049001 0.239394 -1.366139 0.333139 1.428264 -2.125776 -1.509482 -2.199770 -0.399939
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -1.080484 3.211521 -1.297644 -2.342541 -1.941425 -1.531737 0.739327 0.842804 -0.563297 1.187939 -1.792686 1.035089 3.731523 1.804434 1.456299 -5.366395 2.350919 -2.402387 -2.976060 4.058599
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 2.944893 -1.394992 -0.628099 4.730831 3.794373 -1.100435 -0.754435 0.175825 -4.656298 1.485221 0.880388 1.112598 0.106555 -3.101652 -0.772534 -2.049697 -2.479397 -3.039714 2.439984 0.555620
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 0.275953 -0.540288 1.559931 -0.521709 0.451799 0.015766 2.656552 -0.436504 1.525352 -0.710518 0.133578 0.231392 0.006396 -1.408321 0.712341 0.594048 0.243349 1.365734 -0.177041 -1.514335
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.016797 0.572440 -0.939925 0.083351 -0.470339 2.084904 0.022651 -0.720305 -2.530076 -0.564589 -0.097562 1.637522 -0.785787 0.084718 -0.869684 -1.479982 1.209557 -0.176935 1.240494 0.731215
assert_wb_dma_ch_arb/input_advance 3.187197 0.675950 0.386299 1.265827 0.798662 -0.975464 -1.174041 0.139335 0.449099 0.786397 0.334538 2.619215 -1.256536 -1.549181 2.756566 1.825685 -0.362704 -1.488848 -2.666572 -0.359846
wb_dma_wb_slv/reg_slv_dout 3.956371 0.335008 -2.618170 0.610491 0.332473 -5.349855 -4.315609 2.625897 -2.400819 4.635635 -1.790717 -0.778475 3.393214 5.628919 0.413103 -4.278330 -2.774745 -1.365067 1.032302 0.152096
wb_dma_ch_pri_enc/always_2 0.268134 0.004710 0.675172 -0.428580 -0.066587 1.995799 2.603659 -1.168727 -0.955931 -1.237757 -0.003799 1.742952 -0.730156 -1.254256 -0.126488 -0.868445 1.411219 1.204645 1.026457 -0.749539
wb_dma_ch_pri_enc/always_4 0.242313 0.047549 0.681583 -0.412709 -0.068142 2.133517 2.724171 -1.225326 -1.057572 -1.295377 0.008195 1.812915 -0.761721 -1.267900 -0.177822 -0.917253 1.440255 1.240891 1.161478 -0.753748
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.257936 0.038854 0.674626 -0.453784 -0.074566 2.099273 2.613351 -1.200555 -1.035713 -1.279927 0.012116 1.874181 -0.779043 -1.292379 -0.164100 -0.957262 1.464862 1.195341 1.062832 -0.710068
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.451998 -0.324832 -2.178438 1.309150 2.991781 -2.482543 -2.087615 0.369391 -0.500048 0.768488 2.227993 0.319409 0.145982 -3.481451 3.417149 0.372566 -2.370056 -3.847129 -1.245502 1.321793
wb_dma_rf/wire_ch0_am0 -1.519094 1.119005 0.358216 0.777755 2.488441 0.395855 -0.753365 1.040996 0.365186 1.502000 1.778828 0.828480 -2.224263 1.999372 0.877814 0.573670 -0.429587 -0.328862 0.325246 -1.024616
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.368681 -0.164740 -2.114308 1.216650 2.721272 -2.384618 -2.013142 0.308337 -0.558654 0.807196 2.065666 0.317991 0.058104 -3.236890 3.215007 0.358779 -2.274896 -3.770668 -1.294314 1.276149
wb_dma_wb_mast/wire_mast_drdy 1.291635 -1.109180 -1.213675 -1.716802 0.864669 -2.966594 3.674194 -3.331928 0.634224 2.602459 0.082734 2.691209 0.324680 -0.384143 3.208909 -1.308049 -3.448726 1.867772 -0.638056 -3.304671
wb_dma_wb_if/wire_mast_pt_out 0.021714 0.073174 -0.124660 -2.590891 -3.133557 -2.311141 1.130814 -1.796269 -2.252219 0.071849 -1.088360 -0.277280 -1.530502 1.601969 -0.179711 -0.865041 0.253850 -0.289871 0.117391 2.403101
wb_dma_ch_sel/assign_95_valid/expr_1 1.037060 0.666325 -2.985184 2.220693 0.593351 -1.208555 -2.557206 -1.631792 2.103299 4.275497 1.304937 1.832960 4.261119 2.505771 1.290649 -0.264506 -2.773293 -2.383014 -4.322350 -3.331614
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.272612 0.005586 0.699084 -0.383179 -0.034137 2.066239 2.636468 -1.174035 -0.952562 -1.292827 -0.003115 1.801647 -0.754565 -1.320047 -0.141704 -0.856539 1.375093 1.191208 1.049536 -0.748095
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 0.158503 0.105648 0.539063 -0.490173 -0.156326 2.056137 2.454500 -1.182865 -1.128514 -1.219205 -0.066731 1.741883 -0.730607 -1.092573 -0.280510 -0.954284 1.437262 1.137773 1.087478 -0.598466
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 2.589310 -2.610155 -0.590396 -0.909798 0.855002 -2.537025 0.937452 -0.496847 0.513789 -1.904472 0.619233 0.693951 1.834521 -3.346825 5.633967 1.163911 -0.690033 -1.917051 -1.464607 2.997351
wb_dma/constraint_slv0_din 1.296066 0.260387 0.890261 0.031808 -1.644784 -0.887544 -1.860263 0.020942 -3.230804 0.948068 -1.913946 -0.835336 0.307573 0.510868 -3.355579 -2.316537 -0.060030 0.184455 0.125823 0.502359
wb_dma_de/always_4/if_1/if_1 1.840351 1.548492 1.646650 1.760125 -1.542262 1.485507 -0.237450 -1.200272 -1.198078 0.846979 -1.564477 3.644638 -2.883662 -0.384419 0.271289 1.990938 1.066878 -0.542931 -1.932278 -0.469414
wb_dma_rf/inst_u26 2.132085 0.476517 2.575824 1.100107 2.358080 0.442895 0.868641 -1.184739 -0.841013 -0.188217 1.491612 2.660349 -0.415421 -4.127841 2.126831 -1.389742 -0.381356 0.138756 -0.924282 -1.730835
wb_dma_de/always_23/block_1/case_1/block_10 0.447080 0.214322 0.100181 -0.528414 0.557065 -1.536844 3.436497 -1.264717 2.450389 1.063750 -0.277364 -1.401643 2.418781 -2.541598 -1.083151 -3.094191 -2.608103 0.411996 0.797802 -4.185942
wb_dma_rf/always_1 2.125008 3.262560 -0.852832 -2.466328 -6.989003 -0.248794 -7.853204 0.851335 -5.028476 0.143024 -4.653483 -0.078602 0.881416 4.145920 -3.272660 -4.376119 2.161235 0.711145 -1.311725 4.208203
wb_dma_ch_sel/always_38 2.750145 -1.006364 -2.185236 0.728589 -2.125458 0.585968 -1.070477 -3.208148 -1.787371 0.739835 -1.864514 0.697923 1.086155 -0.840978 -5.012754 -0.985725 -1.508813 -1.814651 -1.443120 -3.684248
wb_dma_ch_sel/always_39 3.458423 0.093328 1.990632 0.775374 1.252279 -0.972593 1.515909 -0.317566 1.915197 0.071505 0.492105 2.857338 -1.213079 -2.949610 3.426900 2.323348 -0.153548 -0.131313 -2.799911 -1.843267
wb_dma_ch_sel/always_37 -1.425196 3.773590 2.615371 -1.747876 -1.366863 1.985631 -4.481707 -0.613529 0.372184 -1.087105 -1.363147 -0.085348 -0.281011 -0.495855 0.023935 -2.917224 1.495751 -3.261229 -3.395410 2.107202
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.095997 0.417054 1.980672 1.711769 2.576341 -1.654790 -1.629801 0.072420 0.290239 1.131087 1.523483 1.052325 0.266140 -3.113248 2.482031 -0.315839 -1.840431 -1.157931 -2.098353 -1.106103
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 2.448425 4.214927 -2.292627 -0.887193 0.161972 2.033348 -3.212853 3.111441 2.694048 -0.819221 1.189605 3.277958 -3.158390 0.440972 1.763664 1.632914 3.156282 -1.250978 -3.018335 -1.408776
wb_dma/wire_ch0_adr0 -0.372213 1.265447 2.241253 2.395536 4.413428 -2.631635 -2.620462 2.264421 0.783371 3.271440 3.307631 -1.522184 4.009425 1.420943 2.580739 -3.529586 -2.401368 -1.235114 -0.594583 -1.737549
wb_dma_de/assign_86_de_ack 0.436692 1.565188 2.183667 -2.689820 0.911058 -1.649638 3.692203 -0.997700 1.589753 0.823737 0.516145 -2.598373 0.819786 -1.275239 -1.364633 -4.089833 -1.376945 1.103997 0.399435 -3.828043
wb_dma_rf/wire_ch3_adr0 -1.824879 0.173467 1.051566 -3.616764 -3.406951 -0.194322 -0.760859 -1.566205 -1.475477 -1.982072 -1.321131 0.028212 0.170139 -1.186231 1.568694 -1.903821 0.695563 0.930630 -0.817914 2.901141
wb_dma_ch_rf/input_dma_busy -2.125872 1.982342 2.705051 -0.879174 -2.611729 0.505076 -3.096218 -1.848858 -2.169003 0.344946 -4.454216 -0.445403 -2.572556 0.770422 -2.152540 -1.353265 0.005400 -2.976483 -1.817727 3.532407
wb_dma_ch_sel/assign_134_req_p0 1.062518 -1.856470 0.248715 0.222578 -0.979893 -2.011702 -0.459950 -0.616909 0.150462 -0.774015 -1.010314 0.000394 0.914722 -1.488640 3.548097 2.442916 -0.719339 -2.094405 -1.790831 3.349420
wb_dma/wire_wb0m_data_o -1.890155 1.019243 -3.255583 -2.113065 0.371963 0.690650 -5.614747 0.071791 -1.587313 -1.199739 -1.153942 -0.228695 -2.443084 0.190565 1.430983 -0.565554 -0.204494 -0.683010 1.784036 4.896287
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.086497 0.460925 1.977370 1.595098 2.570812 -1.733124 -1.653538 -0.029366 0.257675 1.197718 1.525101 0.930326 0.350680 -3.075238 2.449177 -0.478325 -1.950649 -1.152897 -2.126879 -1.149200
wb_dma_ch_rf/always_6/if_1 0.104839 -0.594560 -1.548419 -5.049630 1.066155 -0.064964 -3.422135 -2.224210 -0.400204 -1.320886 0.882852 0.735153 -1.056833 2.871799 1.540525 -2.376094 -0.862745 -0.968362 -1.576847 -0.948445
wb_dma -0.535542 2.184589 -2.282273 -4.361291 -5.478409 -1.985273 -1.327649 -1.211812 -3.215183 1.561061 -0.703867 -1.537216 0.285018 5.172003 0.973475 -2.168344 -0.031486 -1.236362 -1.807999 3.374670
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 1.854974 0.461697 -1.462804 -0.638854 -2.872525 0.896305 1.993991 -0.904082 0.932005 -0.329531 -3.070693 3.443024 -2.625016 1.316817 0.409271 2.720532 1.599233 -0.196171 -1.042897 -0.458401
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -1.507493 0.805616 0.606172 0.931020 -2.144434 0.561370 -1.510474 -0.183143 -0.606917 1.176610 -1.840691 -0.628900 -0.903927 2.252626 -2.209527 1.115315 0.118888 -0.227861 -0.327940 0.547669
assert_wb_dma_rf/input_wb_rf_adr -0.056962 0.125377 -0.766915 -0.745725 -4.943519 -0.192682 2.373214 -0.802030 -1.891069 -0.081924 -2.090031 -0.166343 2.334466 1.797635 -2.150912 -1.743048 1.399316 -1.078355 -1.476286 1.508346
wb_dma_ch_rf/always_6/if_1/if_1 0.166452 -0.661251 -1.881939 -5.112094 0.989690 -0.149972 -3.221328 -2.197728 -0.373320 -1.258264 0.755448 0.847371 -1.065650 3.028580 1.559906 -2.284486 -0.812561 -1.081536 -1.552638 -0.904597
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.231892 -0.015770 0.723990 -0.359045 -0.052261 2.004357 2.618566 -1.130092 -0.925619 -1.263685 -0.014136 1.724114 -0.740948 -1.263097 -0.199749 -0.817374 1.369419 1.224031 1.063967 -0.747929
wb_dma_ch_arb/wire_gnt 3.105348 -0.484468 -1.849438 -5.039269 0.339779 -1.201553 1.236195 -0.815430 0.555422 -3.507066 1.863123 -0.165240 1.892590 -3.112683 4.121154 -1.860498 1.662045 -2.699410 -2.977948 1.857834
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 2.211537 0.382792 2.674006 1.073454 2.385939 0.456501 0.980425 -1.150472 -0.705181 -0.265897 1.488134 2.734984 -0.362896 -4.261994 2.250337 -1.237317 -0.360170 0.147781 -1.018111 -1.739855
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 0.633751 -0.703716 -0.854943 -1.145640 -1.036701 0.254958 -1.749586 -0.827720 -1.635355 -0.026160 -0.355018 -0.537537 -0.979886 1.444396 -2.254899 -0.204771 -0.404356 1.095384 0.828448 -1.211257
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 3.506699 0.114526 2.012334 0.886690 1.298493 -1.021770 1.354303 -0.340700 1.857730 0.134099 0.458125 2.846959 -1.215917 -2.977869 3.453545 2.345479 -0.204557 -0.214665 -2.885827 -1.855325
wb_dma_ch_rf/always_1/stmt_1/expr_1 -2.585452 0.567772 2.195781 1.240054 -0.298322 -0.154180 -1.898760 -0.258803 -0.688606 1.461325 -0.587678 -2.238374 0.689540 0.634243 -2.368996 -1.093875 -1.391753 0.196342 0.264939 -0.236257
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.206607 0.072967 0.655582 -0.497701 -0.139810 2.038958 2.501284 -1.168052 -1.009954 -1.246284 -0.037492 1.711895 -0.705723 -1.092604 -0.160712 -0.921337 1.419323 1.205794 1.062178 -0.636711
wb_dma_wb_slv/assign_4/expr_1 -1.276810 1.207312 -3.033759 -4.675785 -2.525740 -1.871245 -3.430474 -1.680875 -2.767173 -1.011100 -1.990402 -0.148731 -3.451138 1.446617 1.841017 -1.124223 0.148262 -0.824495 1.009876 6.186347
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 0.271092 0.489820 -1.034010 -1.852227 -0.622316 -0.891148 4.434277 -0.547449 2.979796 0.425486 -0.225565 -0.316196 -0.403680 -0.457912 0.551552 0.359832 -0.621827 1.637624 0.687046 -2.767828
wb_dma_de/always_3/if_1/stmt_1 0.969042 -1.922109 -1.483477 0.429717 -0.111053 -1.408919 0.290634 -0.308040 -1.718581 0.046326 -0.607526 -0.438218 0.895071 0.553841 -0.368955 0.079810 -0.644296 -1.571843 0.344543 1.531170
wb_dma_ch_sel/assign_104_valid 0.816227 0.733093 4.089390 1.925425 0.752704 -1.114639 -0.593709 -0.625823 1.170484 1.550682 -0.185725 0.552083 -0.495115 -2.121620 1.006492 1.243090 -1.512242 -0.006643 -2.646598 -1.942583
wb_dma_ch_rf/always_9/stmt_1 2.212838 0.519073 2.533658 1.061079 2.246813 0.440530 0.803298 -1.219640 -0.814671 -0.179946 1.433966 2.769874 -0.459474 -4.150935 2.221234 -1.363956 -0.334270 0.065483 -1.044898 -1.664310
wb_dma_wb_if/input_mast_adr 1.607926 -0.650172 -3.897471 0.036937 0.740187 -0.901482 -0.489041 0.417643 -0.842048 -0.169220 0.833227 -0.576321 -0.242805 -0.571991 1.089448 0.803284 -0.714709 -2.870056 0.708124 2.262020
assert_wb_dma_ch_arb/input_req 3.251824 0.639815 0.408009 1.482300 0.931264 -1.023473 -1.253718 0.182844 0.387505 0.904363 0.373954 2.643668 -1.281945 -1.665670 2.738226 1.836871 -0.482870 -1.599580 -2.616683 -0.364223
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.766031 -0.506248 2.169565 -1.048821 -1.449412 -0.547314 2.654580 -1.256713 0.576436 -0.600153 -0.170049 0.076166 1.320799 -1.364854 2.502867 -0.022294 0.058348 1.780431 -0.248940 0.463289
wb_dma_wb_if/input_wbm_data_i 4.052184 0.119914 -2.683024 0.403323 0.400572 -5.415289 -3.846080 2.606865 -2.307808 4.463557 -1.733043 -0.651873 3.162338 5.550421 0.655175 -4.044698 -2.655628 -1.123796 1.204352 0.150868
wb_dma_de/wire_tsz_cnt_is_0_d 1.851288 0.460077 -1.406917 -0.374488 -2.819100 0.887820 1.685584 -0.820040 0.796203 -0.227747 -3.071041 3.354745 -2.646598 1.318750 0.278267 2.747191 1.524089 -0.336932 -1.011124 -0.309323
wb_dma_ch_pri_enc/wire_pri17_out 0.280672 -0.013727 0.701137 -0.434544 0.002144 2.093390 2.681904 -1.169906 -1.005883 -1.314659 0.027327 1.833229 -0.803240 -1.332759 -0.151619 -0.905073 1.448584 1.227782 1.115131 -0.731280
wb_dma_ch_sel/assign_119_valid 0.874724 0.722122 4.091132 1.959058 0.787672 -1.114393 -0.544468 -0.655489 1.218517 1.575907 -0.200851 0.614454 -0.548631 -2.186514 1.059183 1.266287 -1.503997 0.025581 -2.662156 -2.020168
wb_dma_inc30r/input_in -1.002321 -2.139585 -0.872047 -3.238774 -2.720598 0.035185 -0.867904 -1.110765 1.933765 -3.504194 -0.432071 -1.009667 6.369541 0.184297 1.925252 -1.362548 1.961982 -2.042568 -3.896134 2.294996
wb_dma_ch_pri_enc/inst_u15 0.247029 -0.015979 0.730083 -0.449122 -0.078903 2.079769 2.724494 -1.178454 -0.914074 -1.298156 -0.041896 1.762753 -0.752674 -1.257691 -0.183054 -0.821748 1.406368 1.309960 1.133567 -0.806093
wb_dma_ch_pri_enc/inst_u14 0.239940 0.072271 0.652216 -0.412669 -0.137822 2.165079 2.568729 -1.187532 -1.108170 -1.308996 -0.057857 1.847234 -0.815695 -1.216219 -0.260007 -0.934179 1.451840 1.187396 1.141199 -0.640837
wb_dma_ch_pri_enc/inst_u17 0.260773 0.028749 0.685298 -0.392287 -0.043122 2.097428 2.680754 -1.165314 -1.005668 -1.309674 -0.036809 1.836788 -0.774268 -1.333506 -0.188215 -0.874031 1.451383 1.264492 1.132409 -0.740119
wb_dma_de/wire_dma_err 2.250043 0.551899 2.523495 1.130176 2.331174 0.432028 0.853604 -1.123346 -0.918746 -0.089714 1.406291 2.698919 -0.488049 -4.062900 2.081990 -1.420492 -0.438353 0.037121 -0.891129 -1.698727
wb_dma_ch_pri_enc/inst_u11 0.305546 0.012674 0.712876 -0.342213 -0.028208 2.093759 2.673210 -1.199666 -1.007043 -1.303863 -0.037609 1.875697 -0.811413 -1.343616 -0.191369 -0.861816 1.444356 1.182384 1.089159 -0.712970
wb_dma_ch_sel/input_ch7_csr -0.680140 1.404268 -0.991679 -2.446249 -2.944354 -1.081971 -1.078365 -1.619720 -0.579926 1.808989 0.673718 -0.598856 1.517433 4.358587 1.391183 -0.440538 0.208060 -0.739786 -2.830417 0.832362
wb_dma_ch_pri_enc/inst_u13 0.226914 0.016426 0.757779 -0.443338 -0.070740 2.101160 2.719880 -1.213047 -0.927820 -1.308698 -0.044835 1.772394 -0.773772 -1.325228 -0.172201 -0.850938 1.421601 1.291165 1.112689 -0.796290
wb_dma_ch_pri_enc/inst_u12 0.219131 0.030304 0.677108 -0.390928 -0.071447 2.150782 2.646003 -1.205061 -1.033051 -1.284780 -0.027535 1.803530 -0.774951 -1.307905 -0.191179 -0.936725 1.473518 1.262297 1.113905 -0.717260
wb_dma_ch_pri_enc/inst_u19 0.219765 0.051398 0.704269 -0.524803 -0.116272 2.116964 2.682598 -1.194933 -1.028615 -1.330007 -0.035338 1.813305 -0.771645 -1.224643 -0.186342 -0.951271 1.495122 1.248956 1.123878 -0.704012
wb_dma_ch_pri_enc/inst_u18 0.268156 0.087237 0.557532 -0.432662 -0.145419 2.128119 2.390645 -1.190471 -1.193330 -1.240014 -0.033803 1.847161 -0.747237 -1.133529 -0.169715 -1.013713 1.447146 1.081241 1.089352 -0.559285
wb_dma_ch_sel/assign_110_valid 0.716204 0.739568 4.090623 2.086000 0.631112 -1.045999 -0.686741 -0.573437 1.102891 1.615315 -0.341518 0.546612 -0.627552 -1.997578 0.791141 1.393826 -1.487513 0.010483 -2.553226 -1.907947
wb_dma_rf/inst_u30 2.142330 0.398317 2.682204 1.206920 2.397175 0.424172 0.914844 -1.129854 -0.763177 -0.200750 1.410485 2.569580 -0.391545 -4.247052 2.070363 -1.285084 -0.429557 0.164433 -0.878556 -1.717131
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 0.473280 -0.781859 2.742913 0.775190 1.600340 -0.616190 1.786192 -1.330545 1.028068 -0.075864 -0.067118 -0.861703 2.847482 -3.472579 -1.017092 -2.930013 -1.719359 0.183292 -0.078227 -3.026348
wb_dma_ch_pri_enc/wire_pri6_out 0.280321 0.010019 0.715573 -0.395781 -0.016514 2.045511 2.600563 -1.176913 -1.002787 -1.269557 0.031792 1.817445 -0.749251 -1.342389 -0.124488 -0.871554 1.397537 1.191075 1.044457 -0.754692
wb_dma_rf/assign_6_csr_we 1.059407 2.981392 6.444196 1.526896 0.219273 -0.328488 -0.001840 0.066383 -3.484520 1.841995 -1.092522 0.307913 -1.586896 -1.586544 -1.585650 -2.776237 0.976792 0.084037 -1.507505 0.660310
wb_dma_de/always_23/block_1/case_1/block_1/if_1 2.829268 -0.154456 -2.033564 -3.729603 1.293106 -1.202722 -3.229259 0.092491 -0.263933 0.120680 0.589887 1.135705 -1.515597 3.453497 -0.935557 -1.312482 -0.072649 0.344348 -2.382178 -3.388074
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 0.210856 0.715992 3.732477 -2.682220 0.848171 -0.147390 3.293587 -0.206322 0.774300 -0.936070 0.946087 -1.022507 -1.583916 -0.209297 0.465533 -0.370966 1.375932 2.250501 -0.457142 -1.335813
wb_dma_ch_sel/assign_96_valid 1.488852 0.583448 0.540996 1.584272 1.928196 -0.553759 -2.936681 -1.278357 0.338272 2.997437 2.140517 1.084083 3.135991 2.821396 0.851634 -0.566581 -0.974541 -2.034484 -4.937799 -2.351767
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.257107 0.055845 0.683959 -0.479861 -0.078733 2.052417 2.634718 -1.201177 -0.976311 -1.278898 -0.027110 1.786753 -0.759186 -1.226378 -0.115092 -0.909187 1.449904 1.183356 1.022255 -0.706148
wb_dma_de/reg_next_ch 1.624131 2.883608 2.073046 -0.269698 -0.599149 1.314482 0.911615 -1.978047 0.750022 0.986409 -0.270771 0.400772 -0.239288 -1.787544 -3.097968 -1.922467 0.343173 -0.938541 -3.102259 -4.255016
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.037133 0.570349 -0.926955 0.029092 -0.578750 2.031610 -0.066619 -0.728381 -2.564704 -0.540476 -0.174920 1.537253 -0.775647 0.208613 -0.932314 -1.479073 1.185314 -0.180400 1.237484 0.833795
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.018631 0.491872 -0.840276 0.127804 -0.383732 2.036533 0.166646 -0.704184 -2.342787 -0.577309 -0.085328 1.582275 -0.799058 -0.016346 -0.872634 -1.331471 1.162553 -0.092971 1.228162 0.618165
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 0.231079 0.750900 3.629959 -2.704650 0.831076 -0.145202 3.082649 -0.148879 0.685298 -0.915680 0.922097 -1.036336 -1.555935 -0.078120 0.494401 -0.412357 1.395214 2.141397 -0.449331 -1.181927
wb_dma_ch_rf/assign_24_ch_txsz_dewe 1.901930 1.385244 -0.485331 3.184407 -0.018927 -1.611334 2.053673 0.715857 1.943725 3.394399 -1.606340 0.502548 -2.753999 -0.441192 -0.964605 3.000242 -2.250153 -0.554797 0.676801 -3.051706
assert_wb_dma_ch_arb 3.243462 0.649292 0.377177 1.517493 0.945624 -1.030737 -1.176675 0.183021 0.366016 0.888150 0.379185 2.643198 -1.268679 -1.611491 2.692334 1.832571 -0.489467 -1.550168 -2.572548 -0.412847
wb_dma/wire_csr -0.028600 6.160356 0.701502 -0.729891 -1.334109 0.425690 -1.187915 1.198655 -1.079605 3.144655 3.139174 -1.961582 -3.146894 2.996028 1.295221 0.313738 1.073146 0.047454 0.018510 0.815254
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.014988 0.553369 -0.884264 0.094773 -0.482693 2.140085 0.038239 -0.773380 -2.543753 -0.580428 -0.096031 1.624812 -0.828939 0.050780 -0.928203 -1.482879 1.197108 -0.178195 1.286083 0.737241
wb_dma_wb_if/input_mast_din 1.161305 2.417775 -3.995431 -1.201671 0.598237 -1.460553 3.137410 2.150498 1.732876 1.885627 0.980827 -0.391713 -1.885991 1.649158 0.130168 -0.710573 -0.549117 0.165239 2.386336 -2.381458
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -1.120839 -0.244541 1.646846 0.355485 1.810686 -0.689821 -0.461742 -0.086384 -0.115404 0.265616 1.204338 -1.705059 1.650291 -1.604911 -0.244692 -2.253376 -1.537250 0.414226 0.599164 -0.759466
wb_dma_ch_rf/reg_sw_pointer_r 1.685323 1.370327 0.288084 -0.516663 -2.777964 0.233521 1.668419 -2.219189 -2.035782 0.543236 -0.456158 -0.983626 1.382038 -0.766496 -4.206573 -2.103444 0.876955 -1.972514 -3.221316 -1.266281
wb_dma_ch_sel/assign_142_req_p0 1.638568 -1.227127 2.731752 2.487179 0.713885 -2.364804 -0.207421 -0.904977 -0.538294 1.597545 -0.790867 0.080637 0.262290 -1.593598 0.461859 1.448186 -2.093055 -1.394128 -2.095233 -0.477849
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.465957 -0.387473 -2.052215 1.291681 2.835365 -2.536976 -1.887890 0.246599 -0.557696 0.800552 2.063938 0.322596 0.192216 -3.376358 3.338698 0.390779 -2.383274 -3.807259 -1.322376 1.302890
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 0.229186 -0.552194 1.584413 -0.501044 0.457774 -0.006219 2.579332 -0.426260 1.507922 -0.709731 0.116370 0.220708 0.009328 -1.366981 0.740305 0.564694 0.192580 1.341792 -0.158243 -1.461783
wb_dma_rf -0.470615 2.031385 -0.796703 -3.899388 -4.109731 -1.177911 -2.590577 -1.568747 -1.918859 1.345046 -2.190902 -1.219594 1.328148 4.727717 0.022881 -2.593358 0.869816 -1.373182 -1.799541 3.108922
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -0.550732 1.400422 0.554907 0.469573 -1.364749 2.189792 -2.162150 -0.087045 0.276871 -0.363737 0.204511 0.757406 -0.615160 0.666285 -0.821088 1.147785 1.362737 0.498171 -1.419444 0.164717
wb_dma_de/reg_chunk_cnt 1.825485 1.486061 1.621445 1.862404 -1.387595 1.733152 -0.122951 -1.206573 -1.325955 0.752340 -1.540521 3.749981 -2.969622 -0.506953 0.140354 1.932896 1.157983 -0.438975 -1.707441 -0.484609
wb_dma_de/always_23/block_1/case_1/block_4/if_1 2.610044 4.220777 -2.463926 -0.958376 0.400758 1.945362 -3.005102 3.100460 2.744814 -0.800639 1.378201 3.260295 -3.072256 0.220651 1.904288 1.451363 3.048310 -1.432142 -2.982142 -1.526173
wb_dma_de/always_23/block_1/case_1/block_3/if_1 3.164803 2.850402 -3.299037 -0.708018 0.153890 1.044326 -2.865063 2.900338 1.344293 -0.898643 0.905158 3.066911 -2.630881 1.011431 1.509456 1.689083 2.801233 -2.392262 -2.876208 -0.313578
wb_dma/input_wb0m_data_i 4.088768 0.314136 -2.590162 0.604613 0.369891 -5.465792 -4.151195 2.711324 -2.483129 4.737457 -1.783515 -0.641212 3.167546 5.653984 0.505970 -4.235566 -2.866455 -1.213434 1.171417 0.070732
wb_dma_de/always_15/stmt_1 1.806540 1.988121 -0.153139 0.405039 -1.996788 -1.272570 1.514933 -0.490890 2.637510 2.451066 -1.679969 1.534871 -2.520131 0.360433 0.881455 3.200402 -0.912967 -0.112090 -2.177717 -2.401918
wb_dma/wire_ch7_csr -0.661096 1.327558 -1.114056 -2.779475 -3.331924 -1.142475 -1.071470 -1.821435 -0.721096 1.645900 0.458198 -0.684693 1.646091 4.258937 1.269510 -0.660470 0.152011 -0.827485 -2.931538 1.008515
wb_dma/input_wb0_ack_i 0.257215 1.251451 -1.358713 -4.927374 -4.262998 -3.409155 0.881845 -2.253098 -3.669227 2.020238 -0.928886 0.570624 -0.157924 5.606528 0.155982 -3.462440 -0.035236 0.537890 -2.443393 0.052412
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.455972 -0.295290 -2.211346 1.167136 2.674020 -2.517645 -1.985181 0.256375 -0.613749 0.832223 1.977954 0.291516 0.211464 -3.158000 3.270267 0.300853 -2.348855 -3.872685 -1.338358 1.331380
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 3.435300 -0.193978 -2.216195 1.096041 2.689848 -2.430474 -2.083789 0.293798 -0.611913 0.781810 2.094314 0.335976 0.090372 -3.248526 3.403805 0.379965 -2.301327 -3.869386 -1.440275 1.372499
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.425554 -0.112782 -2.062955 1.240203 2.785353 -2.434377 -2.113862 0.314311 -0.481975 0.857646 2.127128 0.380110 0.105843 -3.237917 3.349658 0.395793 -2.295208 -3.763122 -1.459765 1.207334
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 3.195701 0.059224 0.054911 4.141852 2.833276 -1.289588 -0.758770 1.401241 -0.387032 1.764236 0.525306 1.514970 -1.485818 -2.319940 0.853794 1.555600 -1.712674 -1.928680 0.301733 -0.885416
wb_dma_ch_sel/assign_125_de_start 2.846553 -1.094794 -2.249707 0.966706 -2.073990 0.499008 -1.151115 -3.180976 -1.855507 0.861014 -1.904185 0.631111 1.216337 -0.882552 -5.249866 -1.011874 -1.620701 -1.935753 -1.404119 -3.748032
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 0.321982 0.838509 3.612828 -2.662873 0.758891 -0.197038 3.060266 -0.166115 0.683110 -0.849075 0.922055 -0.973223 -1.625573 -0.024723 0.432019 -0.373930 1.414553 2.096054 -0.553601 -1.235184
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -1.149312 1.206148 2.385608 -1.576004 -1.304632 0.204982 -1.606098 -1.591132 -1.770419 -0.683452 -2.946237 -0.255834 -1.853233 -0.710237 -0.696927 -1.940835 0.150810 -2.302883 -1.219483 3.201458
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.026035 0.582346 -0.883986 0.098916 -0.496485 2.054810 0.010017 -0.722071 -2.515027 -0.598977 -0.132068 1.591706 -0.788186 0.048662 -0.893644 -1.456488 1.184754 -0.161790 1.228883 0.746251
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 0.549201 0.206362 0.122431 -0.380733 0.642382 -1.429759 3.504307 -1.310309 2.442907 1.065882 -0.338669 -1.340165 2.470520 -2.665224 -1.224882 -3.108271 -2.601330 0.426142 0.831309 -4.292127
wb_dma_ch_sel/assign_121_valid 0.795146 0.707985 4.041254 1.998539 0.752670 -1.069599 -0.639847 -0.573456 1.127672 1.592645 -0.216089 0.577278 -0.533624 -2.101476 0.958108 1.283043 -1.513591 -0.026275 -2.563198 -1.908731
wb_dma_inc30r -2.225135 1.155224 -2.353182 -2.797764 -1.417711 2.318843 -3.816902 -0.044745 2.488610 -2.304669 2.107387 0.255557 2.253377 1.713228 2.990739 0.548393 2.383122 -2.958357 -4.013956 2.418770
wb_dma_ch_sel/always_45/case_1 1.069113 -3.677910 -1.707790 -0.652143 -0.524601 -1.020886 0.731110 0.014055 -0.912489 -2.069989 -1.811517 0.137031 1.265101 1.447712 -0.031034 1.094130 0.856211 -1.379223 0.109164 2.612487
wb_dma_ch_sel/assign_117_valid 0.693907 0.703042 4.166707 2.085768 0.728627 -1.016577 -0.611719 -0.592260 1.120283 1.563511 -0.271877 0.524915 -0.619514 -2.132858 0.887546 1.361551 -1.464513 0.075639 -2.512101 -1.902270
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 0.556437 0.250905 0.065477 -0.468607 0.572910 -1.573454 3.413972 -1.325813 2.445026 1.136991 -0.324191 -1.351055 2.477185 -2.537205 -1.125844 -3.138454 -2.635792 0.365649 0.707986 -4.271440
wb_dma/wire_ch3_adr0 -1.880536 0.186802 1.060623 -3.812828 -3.533337 -0.210679 -0.745148 -1.568886 -1.517038 -2.063649 -1.376645 -0.010755 0.155055 -1.147139 1.556263 -2.007484 0.763886 0.951470 -0.783976 2.993391
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 1.037416 -1.899370 -1.389368 0.563526 0.005140 -1.398362 0.305537 -0.269975 -1.666757 0.078792 -0.529860 -0.388322 0.870395 0.422464 -0.337389 0.144152 -0.663591 -1.602139 0.325476 1.458081
wb_dma_de/always_6/if_1/if_1/cond 1.594632 2.447361 -1.720721 0.779195 -2.384778 -1.364305 -0.867110 -0.130626 1.258246 3.145118 -1.747577 1.375633 -2.541351 1.601847 0.286833 2.611866 -1.187890 -1.404886 -2.002573 -1.095626
wb_dma/wire_mast1_pt_out 0.143030 0.193719 -0.043031 -2.615358 -3.271787 -2.203888 1.319469 -1.801896 -2.140818 0.063143 -1.039987 -0.172900 -1.556714 1.575725 -0.151960 -0.806517 0.359696 -0.196458 0.032143 2.173703
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.969915 0.436794 1.964959 1.503503 2.471205 -1.674917 -1.640752 -0.037139 0.278802 1.138254 1.516149 0.941913 0.308270 -2.959071 2.406792 -0.460397 -1.832411 -1.063723 -2.115252 -1.063811
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -1.129707 -0.252813 1.604872 0.278423 1.749369 -0.695329 -0.536684 -0.074102 -0.151210 0.263358 1.176276 -1.688767 1.640833 -1.497245 -0.279059 -2.211887 -1.462407 0.384127 0.571223 -0.701300
wb_dma_ch_sel/always_48 3.232949 -0.437807 -2.065215 -4.950571 0.444159 -1.294619 1.314018 -0.841684 0.339443 -3.315550 1.910311 -0.242630 1.777727 -3.050455 3.992832 -1.970351 1.474283 -2.841981 -2.723461 1.798909
wb_dma_ch_sel/always_43 3.099342 0.318220 -1.686983 0.349552 -3.164845 1.045585 1.617407 -1.586270 0.464884 -0.149840 -4.181204 3.923430 -1.300527 0.571900 -1.032614 1.184976 1.167431 -1.572908 -1.347443 -1.210900
wb_dma_ch_sel/always_42 0.017136 6.498566 0.872776 -0.729221 -1.490774 0.468321 -1.428891 1.218423 -1.196305 3.359830 3.222085 -1.845533 -3.312372 3.309181 1.340533 0.352483 1.193510 0.018905 -0.227773 0.731993
wb_dma_ch_sel/always_40 0.370675 -1.216880 2.935187 -3.849223 0.109452 0.062580 3.396508 0.033995 1.356573 -3.066571 -0.506643 -0.519372 -0.927753 0.950311 0.743467 0.542387 2.838731 2.037548 -0.745054 0.122695
wb_dma_ch_sel/always_47 -0.032812 -0.375215 -0.054734 0.336006 0.109100 1.524086 -0.444279 -0.495627 1.710729 -1.162541 0.632764 0.029548 1.750693 -1.606620 -1.417721 0.701251 0.880918 -0.555726 -2.494450 -1.605260
wb_dma_ch_sel/always_46 -1.476181 1.091680 0.400363 0.819225 2.486230 0.350131 -0.792239 1.058293 0.387143 1.479874 1.747094 0.798696 -2.135148 1.902472 0.891951 0.582469 -0.398761 -0.296789 0.320729 -1.029639
wb_dma_ch_sel/always_45 1.076033 -3.768841 -1.833824 -0.744754 -0.582605 -1.052222 0.781761 -0.072914 -0.962312 -2.158456 -1.819298 0.126893 1.366029 1.392369 0.010520 1.086016 0.892870 -1.461700 0.095975 2.712512
wb_dma_ch_sel/always_44 -0.669993 0.707383 2.820503 -1.669717 -0.752113 -2.954715 -3.102574 0.556504 -0.672502 -0.112059 0.709048 -2.094909 5.878608 -1.295566 3.338438 -5.683851 -1.064326 0.054969 -1.632035 1.765454
wb_dma_ch_sel/assign_152_req_p0/expr_1 1.627963 -1.145858 2.654090 2.336003 0.517841 -2.383683 -0.318272 -0.922432 -0.554780 1.639404 -0.886130 0.070255 0.291908 -1.362379 0.457417 1.363196 -2.068316 -1.486424 -2.212860 -0.381666
wb_dma_ch_rf/input_ndnr 3.322562 -0.813328 -1.266955 -1.828461 -0.487479 -1.592921 3.161673 -0.072532 3.809529 -1.021476 -1.177646 2.573393 -0.903941 -0.735767 3.486042 2.884565 0.510103 0.093744 -2.127483 -1.415210
wb_dma_de/always_4/if_1/stmt_1 1.883844 0.925049 2.606042 1.750612 -0.904418 -0.382719 -0.121958 -0.502098 1.268731 1.283469 -1.384847 2.245982 -2.174879 -0.647267 1.222733 3.495197 -0.024845 -0.325111 -3.148006 -1.236636
wb_dma_ch_pri_enc/wire_pri4_out 0.220986 0.077076 0.645037 -0.438397 -0.099977 2.041813 2.469399 -1.153148 -1.076295 -1.207610 -0.046640 1.761097 -0.730840 -1.138037 -0.197690 -0.939563 1.378247 1.157580 1.069241 -0.636049
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 1.020987 -1.944092 -1.378928 0.588324 0.029336 -1.396535 0.298542 -0.325100 -1.715635 0.093405 -0.540245 -0.358122 0.872007 0.473106 -0.340799 0.104261 -0.683826 -1.585093 0.321829 1.456288
wb_dma_ch_sel/assign_111_valid 0.650754 0.732085 4.155950 1.962751 0.645978 -1.045839 -0.662993 -0.638273 1.082038 1.556697 -0.293571 0.460299 -0.527166 -1.992837 0.846381 1.251834 -1.486344 0.067982 -2.570337 -1.900002
wb_dma_wb_slv/assign_2_pt_sel -1.006622 4.248116 -6.796014 -6.899005 -6.422085 -1.045861 -2.818553 -1.889999 -2.904055 0.880612 -1.604022 0.143399 -4.163640 3.771639 2.898721 -1.739462 -0.612105 -1.361547 0.098237 5.703601
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 2.574692 -0.509821 -0.476206 2.223972 -0.772835 -1.658621 0.435948 -1.958302 1.940540 1.794728 -1.558295 -0.120243 2.791544 -2.523057 -2.516366 0.314238 -2.438653 -3.102005 -3.721725 -3.665964
wb_dma_ch_sel/assign_144_req_p0 1.566000 -1.169464 2.582496 2.284966 0.544268 -2.359724 -0.154212 -0.900316 -0.597613 1.586717 -0.867983 -0.006475 0.288604 -1.349537 0.351880 1.310180 -2.050825 -1.384286 -2.019844 -0.400274
wb_dma_de/input_pointer 0.390764 -1.226946 3.045183 -3.849635 0.128793 0.020893 3.491585 0.035933 1.375735 -3.049144 -0.553509 -0.544221 -0.972919 1.012181 0.723480 0.568581 2.801161 2.162113 -0.681217 0.071626
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond -0.847413 0.266901 0.412294 -1.570455 1.013699 -1.520288 3.873542 -0.608716 2.805188 0.756202 0.924139 -1.931133 1.184118 -1.925067 0.273446 -1.775303 -2.095956 1.953223 1.251282 -3.402979
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 0.623353 0.535815 4.733163 -1.337913 1.924242 -0.724683 2.240293 -0.964009 0.177297 -0.284701 0.716057 -1.929319 1.055471 -2.130028 -1.245095 -3.764829 -0.455552 0.917467 -0.402684 -2.744536
wb_dma_ch_rf/input_wb_rf_adr 1.576881 1.493732 -2.813548 4.472575 2.134293 -0.926952 1.125714 1.211391 -1.418788 3.606449 0.091146 0.327832 1.901510 2.721755 -0.852011 -3.169151 -1.752313 -8.793203 0.556245 -0.239154
wb_dma_ch_sel/input_pointer0 0.229873 -2.470031 1.054561 -1.852647 -0.231477 0.251431 2.965457 -0.202323 2.129137 -2.944812 -1.233839 0.578168 0.563987 -0.230269 1.045957 1.448005 1.748538 1.472740 -0.298689 -0.039185
wb_dma_ch_sel/input_pointer1 0.252109 -0.529858 1.605685 -0.494116 0.454063 0.033153 2.655190 -0.437895 1.512493 -0.715666 0.118291 0.235659 -0.003624 -1.392367 0.755466 0.577484 0.219853 1.385931 -0.141763 -1.510767
wb_dma_ch_sel/input_pointer3 0.296197 0.824603 3.700685 -2.786642 0.767528 -0.172376 3.170897 -0.251639 0.716285 -0.940873 0.890569 -0.993381 -1.601717 -0.061860 0.477708 -0.412433 1.452616 2.123447 -0.607833 -1.234401
wb_dma_de/reg_chunk_0 1.788430 1.439087 1.636988 1.843584 -1.406189 1.647272 -0.086506 -1.175781 -1.278474 0.727500 -1.500254 3.665913 -2.882100 -0.537884 0.191413 1.952748 1.089785 -0.472650 -1.703969 -0.470498
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 3.287800 0.047323 0.136141 4.162663 2.883595 -1.283315 -0.738142 1.403705 -0.392113 1.761899 0.510360 1.553063 -1.490459 -2.454009 0.844258 1.516258 -1.721112 -1.951314 0.250818 -0.954769
wb_dma_ch_sel/assign_151_req_p0/expr_1 1.484875 -1.130065 2.644064 2.135025 0.334688 -2.367511 -0.424564 -1.017155 -0.614053 1.570612 -0.921535 0.005713 0.350194 -1.190777 0.410948 1.350711 -1.995941 -1.424086 -2.260446 -0.237756
wb_dma_ch_sel/assign_138_req_p0/expr_1 1.713956 -1.207588 2.606449 2.318907 0.657939 -2.386192 -0.224726 -0.928739 -0.490598 1.510339 -0.761129 0.195784 0.302142 -1.541920 0.657235 1.440208 -2.027852 -1.447186 -2.217921 -0.409412
wb_dma/wire_slv0_dout 3.565539 0.720189 -2.258962 1.313943 -0.221596 -5.592054 -4.545588 2.743855 -2.298630 5.424156 -2.721609 -0.826930 3.075464 6.238870 -0.025071 -3.703511 -2.918896 -1.945325 0.548616 0.359326
wb_dma/assign_2_dma_req 0.622549 1.523567 1.985189 -2.565833 0.863610 -1.641415 3.906497 -1.016665 1.691334 0.899860 0.336257 -2.489848 0.814315 -1.194766 -1.453963 -3.936649 -1.391219 1.089138 0.429803 -3.994611
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -0.606736 -1.804189 0.632676 -2.127314 -2.428312 1.726745 2.891406 -1.690068 -1.266336 -3.272758 -1.581758 2.109205 1.051380 -0.093770 1.838796 -0.544965 2.721192 1.531870 0.671952 2.400265
wb_dma_ch_rf/wire_ch_csr -0.942001 2.391196 -1.303370 -4.111005 -1.648585 -1.162703 -4.432799 -2.221986 -1.875482 1.279702 -1.684924 -0.897050 -0.788896 2.847556 1.300373 -2.123662 -0.376057 -1.831591 -2.163014 3.402120
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 0.254140 -0.575376 -1.404765 0.714798 1.247217 -1.298112 -0.102491 0.751004 1.569899 0.874672 1.924610 -1.829120 4.690158 1.607098 1.956473 -0.891653 -0.658333 -2.260104 -0.711995 0.175370
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 0.018421 0.585378 -0.903738 0.076326 -0.510586 2.104573 0.022634 -0.731758 -2.530876 -0.574463 -0.141323 1.627215 -0.769747 0.048034 -0.907579 -1.463549 1.191796 -0.167550 1.227843 0.770767
wb_dma_ch_sel/assign_118_valid 0.648198 0.698215 4.163427 1.971643 0.729282 -1.052042 -0.567824 -0.597048 1.168992 1.534643 -0.244012 0.473258 -0.499039 -2.080111 0.887515 1.277772 -1.462093 0.093476 -2.519453 -1.913663
wb_dma_ch_rf/input_de_adr1_we 1.015809 -1.899853 -1.402810 0.577697 0.018065 -1.413911 0.306421 -0.314776 -1.720563 0.126193 -0.530537 -0.357836 0.842921 0.448209 -0.371976 0.164581 -0.664713 -1.617757 0.344479 1.482689
wb_dma_de/always_8/stmt_1/expr_1 1.880294 1.560435 1.667053 1.819568 -1.468617 1.583683 -0.192191 -1.194462 -1.251642 0.763379 -1.531896 3.718941 -2.906542 -0.491470 0.217158 1.947191 1.097557 -0.572009 -1.863420 -0.522687
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -1.203739 2.882156 -0.992265 -2.571055 -2.090191 -2.746262 0.641434 1.428952 0.498765 1.419865 -2.256188 -0.013572 3.930782 2.376698 1.402106 -4.718591 1.870837 -2.608092 -3.521753 4.035218
wb_dma_de/always_2/if_1/stmt_1 -0.679871 0.724151 2.870105 -1.473175 -0.863958 -3.033137 -3.220107 0.441025 -0.801287 0.157620 0.564525 -2.113390 5.812890 -1.182559 3.118585 -5.680269 -1.202539 -0.024461 -1.582220 1.721961
wb_dma_de/assign_65_done/expr_1 1.838457 2.519656 -1.047064 0.596889 -2.498150 0.678312 1.451192 -1.188059 0.174329 2.001821 -1.890144 3.154368 -3.312176 0.439054 -0.044561 1.816274 0.156771 -0.344036 -0.951312 -1.714334
wb_dma_ch_sel/reg_de_start_r 2.527974 0.029520 -1.343062 2.189675 -1.316126 0.342744 0.572113 -2.728644 -0.157571 1.271056 -1.684633 1.364327 2.177708 -2.425142 -3.423488 -1.068881 -1.284904 -3.182617 -2.763993 -3.227642
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.015764 0.541178 -0.892934 0.074925 -0.505548 1.998170 0.037644 -0.716658 -2.407769 -0.536602 -0.145985 1.535211 -0.780203 0.125006 -0.930568 -1.376360 1.181772 -0.116418 1.267543 0.690140
wb_dma_wb_mast/assign_1 2.634608 2.091048 -8.493001 -1.168924 0.560946 -0.382402 2.525276 1.580100 -1.699855 1.066859 1.411454 0.580514 -2.616268 1.132586 0.194668 -1.399645 -0.064740 -2.798309 4.098166 0.761931
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 0.377771 -1.186310 3.014097 -3.840537 0.133036 0.056591 3.342021 0.019110 1.362633 -3.026778 -0.461746 -0.543498 -0.959543 0.970832 0.817622 0.536899 2.845263 2.066039 -0.774714 0.135392
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 -0.889530 -0.546292 2.158860 -1.126969 -1.504732 -0.527031 2.764106 -1.287251 0.639813 -0.692376 -0.158165 0.017505 1.334484 -1.337048 2.515402 -0.045306 0.156874 1.826262 -0.263027 0.479874
wb_dma_ch_rf/wire_pointer_s -1.684138 0.881880 -0.538886 -1.801952 -2.385337 -0.723900 0.562762 -0.437177 -0.114518 0.726701 -0.524366 -0.476883 1.126996 2.056473 0.376566 -0.966146 0.762559 0.002189 -0.314071 1.768185
wb_dma_ch_sel/reg_ndnr 3.237149 -0.807258 -1.187096 -1.801965 -0.455411 -1.579277 3.396598 -0.089345 3.818813 -1.028369 -1.147296 2.458974 -0.900913 -0.915693 3.419641 2.846810 0.470914 0.188574 -1.943514 -1.536500
wb_dma_ch_rf/assign_26_ch_adr1_dewe 1.065031 -2.000280 -1.437284 0.605169 0.060358 -1.478920 0.246625 -0.270191 -1.713331 0.077517 -0.534575 -0.407749 0.933857 0.395525 -0.293696 0.144910 -0.738592 -1.667300 0.322627 1.562028
wb_dma_ch_sel/reg_txsz 3.030566 0.391534 -1.694795 0.415754 -3.153341 1.020276 1.681744 -1.585401 0.464833 -0.010147 -4.153084 3.825016 -1.233494 0.558766 -1.133799 1.084425 1.051438 -1.580335 -1.225015 -1.288836
wb_dma_rf/always_1/case_1/stmt_10 0.073296 -0.990572 -0.668885 0.506528 -2.481396 -0.225436 2.132505 -0.180800 -0.653297 0.148734 -2.214249 0.635932 1.616895 1.739276 -1.442493 -0.698403 0.470350 -0.673993 0.032126 0.314865
wb_dma_ch_pri_enc/inst_u28 0.237032 0.005866 0.725308 -0.396695 -0.017308 2.016619 2.681178 -1.170745 -0.925574 -1.253851 0.016236 1.773407 -0.740040 -1.276865 -0.169868 -0.819385 1.378063 1.222325 1.082241 -0.793261
wb_dma_ch_pri_enc/inst_u29 0.298800 0.045713 0.767030 -0.435683 -0.049793 2.066499 2.670568 -1.213485 -1.001696 -1.304075 -0.003360 1.828661 -0.758233 -1.344798 -0.106892 -0.878136 1.422595 1.217317 1.034225 -0.739727
wb_dma/wire_de_adr1 0.045738 -1.964119 -0.507363 -1.254151 -0.646625 0.297367 0.500976 0.223937 0.726362 -2.267758 -1.375275 0.436317 0.527094 1.030287 0.285260 0.999178 1.531297 0.131289 -0.144325 1.283841
wb_dma/wire_de_adr0 -2.438118 2.791020 3.192880 -0.823576 -0.530109 -0.785925 -5.196754 0.687554 -0.441664 1.079997 2.069718 -0.767981 3.227704 1.273124 3.141478 -3.978549 -0.358364 -0.022640 -2.555779 1.288944
wb_dma_de/always_18/stmt_1/expr_1 0.604637 -4.044183 -2.283097 -1.107567 -0.199316 -4.153343 1.473185 -2.604092 -1.343429 2.072869 -1.430365 0.592074 1.816505 3.017165 1.372504 0.323703 -3.088227 -0.158583 -0.914344 0.455333
wb_dma_ch_arb/always_1/if_1 3.014553 -0.311691 -1.838428 -4.967311 0.394522 -1.055187 1.363621 -0.835823 0.648078 -3.393363 1.991413 -0.208515 1.840107 -3.126255 3.932692 -1.938185 1.643383 -2.575820 -2.891185 1.559126
wb_dma_ch_pri_enc/inst_u20 0.251780 -0.022778 0.781165 -0.439155 0.003358 2.046774 2.743586 -1.187763 -0.904726 -1.307509 0.012832 1.779981 -0.739428 -1.354699 -0.130977 -0.795844 1.418196 1.283373 1.019920 -0.801450
wb_dma_ch_pri_enc/inst_u21 0.237181 0.013122 0.694352 -0.417571 -0.046223 2.175488 2.708473 -1.193895 -1.043054 -1.353432 -0.025733 1.856247 -0.801080 -1.342508 -0.226238 -0.885423 1.500449 1.248830 1.155378 -0.737880
wb_dma_ch_pri_enc/inst_u22 0.224431 0.060817 0.689786 -0.469045 -0.111575 2.163298 2.598615 -1.233680 -1.096694 -1.336148 -0.030356 1.857830 -0.775045 -1.237503 -0.185773 -0.980069 1.491101 1.212012 1.107780 -0.655233
wb_dma_ch_pri_enc/inst_u23 0.260076 0.052047 0.688273 -0.433942 -0.056877 2.110410 2.623813 -1.207700 -1.042265 -1.289744 0.015431 1.858299 -0.790762 -1.314836 -0.181333 -0.921879 1.442587 1.191630 1.087229 -0.699904
wb_dma_ch_pri_enc/inst_u24 0.241655 0.058310 0.674183 -0.453121 -0.091392 2.007495 2.568641 -1.203338 -0.960770 -1.230441 -0.026488 1.748594 -0.699095 -1.217781 -0.126795 -0.906683 1.407308 1.183056 0.988754 -0.704488
wb_dma_ch_pri_enc/inst_u25 0.261794 0.034828 0.664259 -0.386794 -0.051049 2.074004 2.578586 -1.155809 -1.040326 -1.292842 -0.021574 1.825452 -0.814291 -1.298072 -0.175295 -0.871680 1.402811 1.179685 1.092556 -0.695055
wb_dma_ch_pri_enc/inst_u26 0.233608 0.059555 0.592880 -0.435588 -0.106588 2.071335 2.489424 -1.159902 -1.079248 -1.219324 -0.061001 1.762321 -0.782266 -1.177238 -0.197907 -0.920975 1.408370 1.158940 1.067331 -0.668580
wb_dma_ch_pri_enc/inst_u27 0.251404 0.063309 0.645767 -0.406097 -0.113596 2.146771 2.608343 -1.206917 -1.094706 -1.286264 -0.010763 1.861755 -0.759908 -1.218011 -0.225572 -0.930672 1.474897 1.218163 1.105914 -0.710196
wb_dma/wire_dma_busy -2.079525 1.343603 3.939092 -1.145553 -2.128967 0.509818 -0.722080 -1.963747 -0.734592 -0.305157 -4.396964 -0.476165 -2.320766 -0.388761 -1.475503 -0.796173 0.183129 -1.731892 -1.601811 2.469759
wb_dma_ch_sel/reg_ack_o 0.521275 1.429483 2.195231 -2.630193 1.009144 -1.646195 3.860738 -1.025741 1.740778 0.802229 0.517859 -2.562433 0.933877 -1.381852 -1.316581 -4.030051 -1.373829 1.138829 0.345145 -3.988399
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 0.277151 -0.559670 1.547743 -0.451470 0.475353 -0.005620 2.574305 -0.425752 1.470933 -0.695153 0.140490 0.241262 -0.009505 -1.354267 0.745986 0.568115 0.211738 1.348490 -0.160402 -1.449209
wb_dma_rf/reg_csr_r 1.558721 2.167681 4.980057 -0.143845 -0.945089 -0.096755 -1.368146 -0.564781 -4.767778 1.467086 -1.293406 -0.190774 -2.241439 0.091285 -3.335960 -2.955616 0.783287 1.199827 -0.611458 -0.236585
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.131212 0.442626 2.020718 1.656775 2.575000 -1.668048 -1.741823 0.019762 0.306298 1.179042 1.552613 1.019882 0.339304 -3.160942 2.490540 -0.337677 -1.920432 -1.185631 -2.172977 -1.173997
assert_wb_dma_ch_sel 0.274839 -0.550347 1.608494 -0.517298 0.485148 0.032423 2.690233 -0.447813 1.527384 -0.747827 0.115116 0.232371 0.008245 -1.410076 0.737983 0.582706 0.211029 1.405469 -0.158692 -1.523926
wb_dma_ch_rf/always_27/stmt_1/expr_1 2.487462 1.112392 0.767926 0.225205 -0.685249 0.196966 1.004990 -2.359586 -0.859957 0.961313 -0.783133 0.138225 0.632465 -1.323735 -3.600460 -1.752921 -0.149649 -2.418159 -3.047805 -2.924120
assert_wb_dma_ch_arb/input_grant0 3.244627 0.699297 0.434051 1.333532 0.834463 -1.043766 -1.196788 0.129987 0.401015 0.837247 0.392003 2.691728 -1.266006 -1.596151 2.801625 1.847584 -0.369184 -1.529727 -2.752263 -0.339122
wb_dma_ch_sel/assign_122_valid 0.615237 0.699820 4.058793 1.908327 0.631898 -1.013188 -0.682647 -0.572528 1.151049 1.511898 -0.287497 0.460317 -0.534229 -1.918440 0.923672 1.313241 -1.405581 0.091591 -2.573301 -1.777681
wb_dma_rf/wire_dma_abort 2.240966 0.536380 2.507188 1.080546 2.305286 0.468709 0.790520 -1.163159 -0.883053 -0.153877 1.456381 2.796190 -0.459295 -4.146056 2.228121 -1.389379 -0.348155 0.013553 -1.020538 -1.639951
wb_dma_de/assign_67_dma_done_all/expr_1 1.860721 1.916281 -0.044850 0.575396 -1.856985 -1.364328 1.561242 -0.488147 2.618441 2.532161 -1.647668 1.528826 -2.449858 0.191584 0.928704 3.168761 -1.052302 -0.183937 -2.133874 -2.475415
wb_dma_de/always_4/if_1/cond 1.794389 1.458484 1.658764 1.881367 -1.410004 1.580238 -0.044627 -1.114479 -1.131139 0.770601 -1.519038 3.593606 -2.885277 -0.494448 0.197023 2.078515 1.070123 -0.465271 -1.765810 -0.543464
wb_dma_de/always_3/if_1/if_1/stmt_1 0.737585 -1.108342 -3.194582 -1.408728 0.154313 2.211051 -0.931762 0.464859 3.054269 -3.599327 0.535810 0.301602 1.141823 -1.547482 0.203115 2.245150 2.362876 -1.891025 -2.208678 0.607311
wb_dma_wb_slv/always_3/stmt_1/expr_1 -1.005662 2.961967 -1.369742 -2.345520 -1.846405 -1.559866 1.174482 0.705123 -0.469538 1.223902 -1.940754 1.287107 3.753283 1.893431 1.384585 -5.397536 2.270122 -2.286866 -2.940402 3.725957
wb_dma_ch_sel/assign_156_req_p0 1.608039 -1.155479 2.744696 2.437121 0.628165 -2.434586 -0.393880 -0.863969 -0.518959 1.652236 -0.773521 0.059473 0.363742 -1.445044 0.579754 1.415873 -2.116069 -1.522101 -2.285560 -0.381436
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.796757 -0.478206 2.099405 -1.067641 -1.441127 -0.504030 2.579500 -1.262349 0.548856 -0.629323 -0.130454 0.015776 1.287056 -1.304392 2.413751 -0.069152 0.080123 1.712856 -0.298293 0.451396
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -1.104253 -0.241901 1.684160 0.363991 1.836064 -0.693989 -0.468155 -0.107486 -0.085787 0.308762 1.240077 -1.672256 1.632403 -1.628383 -0.230723 -2.240915 -1.528380 0.416840 0.571666 -0.760635
wb_dma_ch_rf/reg_ch_tot_sz_r 3.066416 -0.142054 -0.889908 0.268052 -2.812769 -1.011447 1.669015 -0.804880 2.868790 0.483971 -4.179453 2.283015 -0.701700 0.706988 -0.364472 2.668550 0.032286 -1.378803 -2.389285 -1.918303
wb_dma_ch_rf/wire_ch_adr0 -2.442312 2.701720 3.195169 -0.900716 -0.411783 -0.668787 -5.045599 0.708957 -0.372439 0.885717 2.018784 -0.702851 3.085486 1.069259 3.065943 -3.967177 -0.314409 -0.014897 -2.487151 1.191604
wb_dma_ch_rf/wire_ch_adr1 1.329504 -4.099655 -2.195585 -0.329044 -3.021460 -1.348393 2.677550 -0.389534 -1.480201 -1.640056 -3.763461 0.841647 2.563770 3.021966 -1.158024 0.390786 1.230866 -2.251837 -0.372351 2.637668
wb_dma_ch_sel/assign_10_pri3 0.262291 -0.555506 1.645216 -0.494617 0.442449 -0.020795 2.671398 -0.428557 1.547739 -0.730645 0.133542 0.217005 0.015866 -1.375066 0.748186 0.578474 0.220038 1.416905 -0.191287 -1.503750
wb_dma/wire_ch0_adr1 0.978836 -1.911544 -1.431764 0.475757 -0.035703 -1.379102 0.304519 -0.326827 -1.690692 0.057910 -0.555145 -0.403995 0.859592 0.490163 -0.361888 0.113042 -0.658413 -1.554072 0.342381 1.455495
wb_dma_ch_pri_enc/wire_pri24_out 0.229210 0.049326 0.671777 -0.436768 -0.098438 2.079905 2.522012 -1.140115 -1.022416 -1.283206 -0.078640 1.791961 -0.802456 -1.238530 -0.186988 -0.884870 1.420047 1.161948 1.048939 -0.663858
wb_dma/input_dma_rest_i 0.064034 1.276566 2.184954 -2.217941 0.454805 -0.128455 0.743250 0.214557 -0.691696 -0.274237 0.816704 -1.205810 -1.633578 1.183238 -0.264147 -0.932114 1.195096 0.871145 -0.343265 0.046343
wb_dma_inc30r/assign_1_out -1.477743 1.076211 0.368575 0.734107 2.433536 0.325051 -0.757242 1.020542 0.357490 1.458418 1.690602 0.768546 -2.123665 1.911645 0.885787 0.505668 -0.410142 -0.327431 0.299787 -0.981445
wb_dma_ch_sel/assign_133_req_p0 1.008883 -1.891195 0.212839 -0.020459 -0.860874 -2.052603 -0.250694 -0.620529 0.169381 -0.904629 -0.822308 -0.137627 1.122477 -1.584714 3.674055 2.148497 -0.697557 -2.000989 -1.615952 3.321592
wb_dma_ch_rf/always_23 1.047109 -3.775232 -1.800340 -0.725156 -0.625198 -1.055950 0.690197 -0.081762 -1.009803 -2.161107 -1.863295 0.054308 1.369141 1.479853 -0.002408 1.048368 0.903682 -1.418072 0.106029 2.773855
wb_dma_inc30r/reg_out_r 0.469995 -0.167705 -3.840649 -0.122449 -0.349318 2.575850 -2.601372 0.681574 3.968849 -2.323831 2.123088 -0.780506 4.641523 1.013774 0.876696 2.094218 2.567055 -3.401267 -3.675321 0.942405
wb_dma/wire_pointer3 0.279692 0.739364 3.669554 -2.690104 0.850597 -0.233509 3.183649 -0.202411 0.756307 -0.900666 0.960915 -1.045195 -1.516489 -0.155082 0.497460 -0.416808 1.368157 2.163988 -0.524918 -1.306023
wb_dma/wire_pointer0 0.290268 -2.501689 1.000999 -1.811661 -0.211079 0.291688 2.952952 -0.174186 2.138075 -3.006236 -1.283609 0.652906 0.583665 -0.234674 1.046040 1.497492 1.792003 1.450711 -0.358955 -0.037540
wb_dma/wire_pointer1 0.271286 -0.570561 1.625604 -0.466729 0.481077 -0.008671 2.657456 -0.469731 1.510630 -0.697378 0.103570 0.240973 0.019087 -1.426625 0.760610 0.571417 0.196171 1.356051 -0.184279 -1.505943
wb_dma/wire_mast0_err 2.241873 0.441400 2.623059 1.184714 2.401142 0.542359 0.937195 -1.170600 -0.807445 -0.260270 1.476927 2.799861 -0.504029 -4.280218 2.210396 -1.270412 -0.338130 0.110093 -0.929172 -1.715977
wb_dma_de/always_23/block_1/case_1/block_4 2.366019 4.276458 -2.404088 -0.884841 0.271655 2.001849 -3.500839 3.259093 2.704278 -0.795150 1.332890 3.228841 -3.053948 0.536545 1.860256 1.489238 3.090684 -1.417304 -3.012226 -1.311651
wb_dma_ch_rf/always_27 2.613140 1.060954 0.723453 0.234417 -0.684918 0.159766 1.150822 -2.270413 -0.733885 0.904509 -0.776840 0.247318 0.518196 -1.380831 -3.392698 -1.546227 -0.078943 -2.370881 -3.052375 -2.911367
wb_dma_ch_sel/assign_144_req_p0/expr_1 1.614757 -1.189868 2.594784 2.396312 0.626363 -2.371051 -0.234761 -0.898937 -0.527771 1.581225 -0.787319 0.087040 0.269224 -1.474746 0.526353 1.446191 -2.070139 -1.459577 -2.157298 -0.388818
wb_dma_ch_rf/wire_ch_am0_we -1.387533 1.087051 0.341968 0.702713 2.375638 0.349001 -0.695519 0.970472 0.340952 1.464688 1.649584 0.821991 -2.143533 1.861341 0.924251 0.526375 -0.392105 -0.345347 0.258298 -0.950290
wb_dma_ch_rf/always_25 -0.400929 0.472948 -0.441573 -0.917140 -2.749116 1.342957 0.118566 -0.857023 -0.129371 -1.256491 0.580347 -0.886216 2.350581 -0.881882 -2.183891 -0.349535 1.913687 -0.508297 -3.140656 0.162124
wb_dma/wire_dma_rest 0.027068 1.234989 2.071291 -2.213708 0.370523 -0.148900 0.675556 0.198397 -0.705237 -0.275341 0.800040 -1.173004 -1.568562 1.180786 -0.260592 -0.949699 1.203118 0.795238 -0.320836 0.120836
wb_dma_wb_mast/input_mast_adr 1.695413 -0.709467 -3.945557 0.119835 0.830733 -0.916346 -0.499895 0.444004 -0.854228 -0.120555 0.866194 -0.511904 -0.268489 -0.697963 1.077274 0.828951 -0.723628 -2.883900 0.734309 2.193845
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.813244 -0.502911 2.073440 -1.104634 -1.427124 -0.485576 2.694902 -1.246153 0.639958 -0.656655 -0.159533 0.038218 1.285796 -1.279545 2.422150 0.018273 0.160377 1.784619 -0.257195 0.399588
wb_dma_ch_sel/always_44/case_1 -0.754919 0.717009 2.837805 -1.543969 -0.710115 -2.932965 -3.298220 0.573328 -0.653122 -0.044366 0.707967 -2.171731 5.825718 -1.256708 3.368540 -5.600063 -1.113904 -0.039875 -1.618130 1.818249
wb_dma/wire_ch0_am0 -1.450977 1.052974 0.370657 0.696645 2.358243 0.347554 -0.707269 0.971852 0.327862 1.465757 1.629274 0.807998 -2.134966 1.875385 0.873127 0.494324 -0.392678 -0.325760 0.274330 -0.988833
wb_dma/wire_ch0_am1 -0.053203 -0.387648 -0.023675 0.316634 0.114362 1.524643 -0.437361 -0.503880 1.695739 -1.149053 0.673047 0.027311 1.707573 -1.578435 -1.356780 0.714837 0.882757 -0.558999 -2.431444 -1.584411
wb_dma_ch_rf/always_19/if_1 -1.564612 0.842574 0.595460 0.889209 -2.281233 0.558037 -1.593188 -0.202819 -0.616010 1.249951 -1.934052 -0.651085 -0.954022 2.387635 -2.318281 1.134563 0.138831 -0.233221 -0.351525 0.617349
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -2.578294 2.816887 3.147953 -0.791486 -0.405955 -0.719578 -5.422405 0.747070 -0.430837 1.079594 2.098115 -0.746307 3.167330 1.443449 3.117359 -3.951898 -0.370530 -0.146378 -2.577263 1.270052
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 2.287210 -0.209102 2.579736 0.287559 3.424879 -2.616723 -0.834382 1.617057 -1.157816 2.451851 1.279743 2.315765 -1.098494 5.914896 2.813373 0.366443 0.505033 0.841667 -2.304113 -1.115332
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -0.483152 -2.373129 -1.103253 -1.559515 -0.158699 -2.835659 1.344944 -2.250076 0.243863 1.964273 -0.947307 0.820731 1.067231 2.664825 1.573587 0.104554 -2.443000 1.418756 -0.868276 -0.849656
wb_dma_de/always_3/if_1 1.631250 -2.734610 -4.463558 -0.949212 -0.002552 0.846286 -0.582385 0.129402 1.378019 -3.309320 0.041616 -0.074141 1.910000 -0.922884 -0.174459 2.249610 1.666974 -3.297590 -1.884359 1.925258
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 0.004671 0.546975 -0.888747 0.114444 -0.490185 2.057991 0.053426 -0.715452 -2.487901 -0.577493 -0.138943 1.617429 -0.816193 0.050246 -0.909287 -1.430699 1.202692 -0.137421 1.261340 0.706637
wb_dma_ch_rf/assign_16_ch_adr1_we 1.082881 -3.820415 -1.831999 -0.706992 -0.607654 -1.108716 0.729186 -0.045089 -1.026974 -2.142101 -1.867472 0.031063 1.362962 1.503140 -0.035367 1.070592 0.868774 -1.467183 0.162471 2.755909
wb_dma_wb_if/wire_wbm_data_o -1.829369 1.050960 -3.324874 -1.906989 0.498827 0.634088 -5.463480 0.161512 -1.449332 -1.128373 -1.133310 -0.181291 -2.285690 0.092130 1.487812 -0.556371 -0.214365 -0.772920 1.769217 4.833669
wb_dma_ch_pri_enc/wire_pri_out_tmp 0.275005 0.048913 0.646732 -0.405114 -0.053427 2.040701 2.539639 -1.153014 -1.005329 -1.244168 -0.016301 1.796409 -0.754912 -1.251654 -0.153719 -0.886931 1.377907 1.170455 1.051112 -0.657185
wb_dma_ch_sel/always_2/stmt_1/expr_1 3.362718 0.069544 1.970780 0.829935 1.232710 -0.893800 1.426541 -0.300529 1.888731 0.044684 0.447464 2.836459 -1.228143 -2.926441 3.429018 2.386349 -0.091611 -0.098587 -2.769283 -1.758471
wb_dma_ch_sel/always_48/case_1/stmt_1 3.144813 -0.764380 -1.445550 -5.337717 0.707819 -3.016736 0.996226 -0.124990 2.792246 -2.969256 2.008116 -1.654827 2.559783 -3.006854 4.776014 -0.740874 0.582520 -2.758271 -4.146843 1.211576
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.010854 0.557193 -0.905963 0.092384 -0.530416 2.081712 0.013090 -0.739241 -2.536982 -0.544626 -0.163276 1.619641 -0.821241 0.103576 -0.958229 -1.463678 1.185456 -0.171394 1.284753 0.726428
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 0.241317 -0.541842 1.576900 -0.454687 0.474897 0.005237 2.602272 -0.408083 1.476821 -0.695667 0.116180 0.209328 -0.017575 -1.383032 0.709134 0.604005 0.223154 1.369926 -0.106119 -1.476616
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond 0.024236 0.601672 -0.905941 0.069101 -0.534956 2.053030 0.024390 -0.719117 -2.514039 -0.561800 -0.130974 1.620652 -0.816435 0.091805 -0.921519 -1.472814 1.202822 -0.138402 1.278881 0.742371
wb_dma_ch_pri_enc/wire_pri18_out 0.309171 0.019625 0.717758 -0.397305 -0.005631 2.078851 2.620574 -1.183791 -0.998565 -1.278568 -0.005716 1.838056 -0.749217 -1.331794 -0.125904 -0.907383 1.399317 1.207926 1.108480 -0.755005
wb_dma_de/assign_6_adr0_cnt_next -0.563435 1.345253 0.518450 0.478082 -1.405832 2.270795 -2.199322 -0.094652 0.270160 -0.417494 0.155605 0.808713 -0.614673 0.687128 -0.896035 1.251789 1.445834 0.545173 -1.368220 0.183677
wb_dma_ch_rf/reg_ch_err 2.190607 0.532977 2.427992 1.041692 2.212505 0.533889 0.772539 -1.126274 -0.960327 -0.194802 1.375488 2.762043 -0.467328 -4.017111 2.085187 -1.404674 -0.275201 0.027817 -0.866781 -1.534809
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 0.266417 -0.559283 1.639597 -0.467063 0.516608 -0.008064 2.681377 -0.430794 1.522912 -0.727597 0.126041 0.249534 -0.004608 -1.466322 0.787455 0.637521 0.233636 1.404700 -0.153113 -1.519567
wb_dma_wb_slv/input_wb_addr_i 2.848713 2.666305 -1.603554 -1.015297 -3.282500 -1.781886 -3.323201 0.684556 -4.214229 0.907455 -0.776155 -0.457997 0.227112 4.077608 -1.227574 -4.098628 1.077126 -3.322161 0.457104 3.222697
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.033995 0.539436 -0.900850 0.111845 -0.517537 2.090982 0.092581 -0.709974 -2.512846 -0.585702 -0.116931 1.616976 -0.833504 0.053662 -0.931623 -1.438386 1.226125 -0.096603 1.314554 0.718654
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.015000 0.567619 -0.941560 0.078129 -0.550305 2.040918 -0.057532 -0.730547 -2.502995 -0.541540 -0.110241 1.544507 -0.772439 0.147652 -0.932891 -1.471634 1.184539 -0.179881 1.224534 0.762341
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.010815 0.574664 -0.892821 0.107936 -0.524469 2.091096 0.023314 -0.721296 -2.512299 -0.572065 -0.133443 1.585478 -0.785998 0.052926 -0.943207 -1.462889 1.197710 -0.128937 1.274236 0.722316
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 1.765526 1.920845 -0.139244 0.314354 -2.058625 -1.284706 1.710181 -0.554648 2.662809 2.393650 -1.718801 1.517834 -2.523512 0.386515 0.844473 3.143601 -0.915055 -0.047942 -2.129585 -2.446758
