# Reading pref.tcl
# do aluop_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/admin/Desktop/Quartus/aluop {C:/Users/admin/Desktop/Quartus/aluop/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:38:58 on May 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/admin/Desktop/Quartus/aluop" C:/Users/admin/Desktop/Quartus/aluop/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:38:58 on May 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/admin/Desktop/Quartus/aluop {C:/Users/admin/Desktop/Quartus/aluop/ALU_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:38:59 on May 08,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/admin/Desktop/Quartus/aluop" C:/Users/admin/Desktop/Quartus/aluop/ALU_TB.v 
# -- Compiling module ALU_TB
# 
# Top level modules:
# 	ALU_TB
# End time: 11:38:59 on May 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.ALU_TB
# vsim work.ALU_TB 
# Start time: 11:39:04 on May 08,2025
# Loading work.ALU_TB
# Loading work.ALU
add wave -position insertpoint sim:/ALU_TB/*
run
# ** Note: $stop    : C:/Users/admin/Desktop/Quartus/aluop/ALU_TB.v(44)
#    Time: 1100 ns  Iteration: 0  Instance: /ALU_TB
# Break in Module ALU_TB at C:/Users/admin/Desktop/Quartus/aluop/ALU_TB.v line 44
# End time: 11:46:47 on May 08,2025, Elapsed time: 0:07:43
# Errors: 0, Warnings: 0
