

================================================================
== Vitis HLS Report for 'rate_encoding'
================================================================
* Date:           Sat Jan 24 12:35:45 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        snn_rate_encoding
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    19620|    19620|  0.196 ms|  0.196 ms|  19600|  19600|  loop auto-rewind stp(delay=11 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- TIME_LOOP_PIXEL_LOOP  |    19618|    19618|        20|          1|          1|  19600|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    435|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    4|    1165|   1378|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    153|    -|
|Register         |        -|    -|     888|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    4|    2053|   2126|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    1|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                   |control_s_axi                  |        0|   0|  198|  328|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U3    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  321|    0|
    |gmem_m_axi_U                      |gmem_m_axi                     |        4|   0|  824|  723|    0|
    |mul_5ns_11ns_15_1_1_U4            |mul_5ns_11ns_15_1_1            |        0|   1|    0|    6|    0|
    |uitofp_32ns_32_6_no_dsp_1_U2      |uitofp_32ns_32_6_no_dsp_1      |        0|   0|    0|    0|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                             |                               |        4|   4| 1165| 1378|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln54_1_fu_291_p2       |         +|   0|  0|  20|          15|           1|
    |add_ln54_fu_478_p2         |         +|   0|  0|  13|           5|           1|
    |add_ln62_1_fu_500_p2       |         +|   0|  0|  64|          64|          64|
    |add_ln62_fu_505_p2         |         +|   0|  0|  64|          64|          64|
    |i_fu_364_p2                |         +|   0|  0|  13|          10|           1|
    |and_ln62_1_fu_549_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln62_fu_543_p2         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io         |       and|   0|  0|   2|           1|           1|
    |ap_condition_361           |       and|   0|  0|   2|           1|           1|
    |ap_condition_535           |       and|   0|  0|   2|           1|           1|
    |ap_condition_856           |       and|   0|  0|   2|           1|           1|
    |ap_condition_862           |       and|   0|  0|   2|           1|           1|
    |first_iter_0_fu_285_p2     |      icmp|   0|  0|  13|          10|           1|
    |icmp_ln54_fu_376_p2        |      icmp|   0|  0|  20|          15|          15|
    |icmp_ln55_fu_370_p2        |      icmp|   0|  0|  13|          10|           9|
    |icmp_ln62_1_fu_472_p2      |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln62_2_fu_411_p2      |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln62_3_fu_416_p2      |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln62_fu_466_p2        |      icmp|   0|  0|  15|           8|           2|
    |ap_block_pp0_stage0_00001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |or_ln62_1_fu_539_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln62_fu_535_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln54_fu_277_p3      |    select|   0|  0|  10|           1|           1|
    |t_fu_427_p3                |    select|   0|  0|   5|           1|           5|
    |shl_ln62_2_fu_578_p2       |       shl|   0|  0|  71|          25|          25|
    |shl_ln62_fu_561_p2         |       shl|   0|  0|   9|           1|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln18_1_fu_344_p2       |       xor|   0|  0|   2|           1|           1|
    |xor_ln18_2_fu_338_p2       |       xor|   0|  0|   2|           1|           1|
    |xor_ln18_fu_350_p2         |       xor|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 435|         298|         213|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |add_ln547_fu_150                       |   9|          2|    5|         10|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter19_reg      |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln556_phi_fu_202_p4    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i5_load               |   9|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten2_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_or_i74_load           |   9|          2|   32|         64|
    |gmem_blk_n_AR                          |   9|          2|    1|          2|
    |gmem_blk_n_AW                          |   9|          2|    1|          2|
    |gmem_blk_n_B                           |   9|          2|    1|          2|
    |gmem_blk_n_R                           |   9|          2|    1|          2|
    |gmem_blk_n_W                           |   9|          2|    1|          2|
    |i5_fu_146                              |   9|          2|   10|         20|
    |icmp_ln556_reg_199                     |   9|          2|    1|          2|
    |indvar_flatten2_fu_134                 |   9|          2|   15|         30|
    |or_i74_fu_142                          |   9|          2|   32|         64|
    |t3_fu_138                              |   9|          2|    5|         10|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 153|         34|  133|        266|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |add_ln547_fu_150                                   |   5|   0|    5|          0|
    |ap_CS_fsm                                          |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter9_reg   |   1|   0|    1|          0|
    |ap_done_reg                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                   |   1|   0|    1|          0|
    |conv_i_reg_657                                     |  32|   0|   32|          0|
    |first_iter_0_reg_639                               |   1|   0|    1|          0|
    |gmem_addr_1_reg_724                                |  64|   0|   64|          0|
    |gmem_addr_read_reg_662                             |  32|   0|   32|          0|
    |gmem_addr_read_reg_662_pp0_iter10_reg              |  32|   0|   32|          0|
    |gmem_addr_reg_628                                  |  64|   0|   64|          0|
    |i5_fu_146                                          |  10|   0|   10|          0|
    |icmp_ln54_reg_653                                  |   1|   0|    1|          0|
    |icmp_ln556_reg_199                                 |   1|   0|    1|          0|
    |icmp_ln55_reg_648                                  |   1|   0|    1|          0|
    |icmp_ln62_1_reg_708                                |   1|   0|    1|          0|
    |icmp_ln62_1_reg_708_pp0_iter12_reg                 |   1|   0|    1|          0|
    |icmp_ln62_2_reg_683                                |   1|   0|    1|          0|
    |icmp_ln62_3_reg_688                                |   1|   0|    1|          0|
    |icmp_ln62_reg_703                                  |   1|   0|    1|          0|
    |icmp_ln62_reg_703_pp0_iter12_reg                   |   1|   0|    1|          0|
    |indvar_flatten2_fu_134                             |  15|   0|   15|          0|
    |mul_ln55_reg_693                                   |  15|   0|   15|          0|
    |or_i74_fu_142                                      |  32|   0|   32|          0|
    |or_ln_reg_643                                      |  32|   0|   32|          0|
    |rand_val_reg_677                                   |  32|   0|   32|          0|
    |select_ln54_reg_634                                |  10|   0|   10|          0|
    |shl_ln62_2_reg_735                                 |  25|   0|   25|          0|
    |shl_ln62_reg_730                                   |   4|   0|    4|          0|
    |spikes_read_reg_623                                |  64|   0|   64|          0|
    |t3_fu_138                                          |   5|   0|    5|          0|
    |tmp_1_reg_667                                      |   8|   0|    8|          0|
    |tmp_2_reg_713                                      |   1|   0|    1|          0|
    |trunc_ln62_2_reg_672                               |  23|   0|   23|          0|
    |trunc_ln62_3_reg_718                               |   2|   0|    2|          0|
    |icmp_ln556_reg_199                                 |  64|  32|    1|          0|
    |icmp_ln62_2_reg_683                                |  64|  32|    1|          0|
    |icmp_ln62_3_reg_688                                |  64|  32|    1|          0|
    |select_ln54_reg_634                                |  64|  32|   10|          0|
    |spikes_read_reg_623                                |  64|  32|   64|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              | 888| 160|  645|          0|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|        control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|        control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|        control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|        control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|        control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  rate_encoding|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  rate_encoding|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  rate_encoding|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|           gmem|       pointer|
+-----------------------+-----+-----+------------+---------------+--------------+

