
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 6.63

==========================================================================
cts final report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 5.60 fmax = 178.56

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.36 source latency state[2]$_SDFF_PP0_/CLK ^
  -0.35 target latency GPR[0][9]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.13    0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.13    0.00    0.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.05    0.07    0.18    0.36 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.07    0.00    0.36 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.08    0.34    0.70 ^ count[0]$_SDFF_PP0_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         count[0] (net)
                  0.08    0.00    0.70 ^ _1725_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.03    0.05    0.75 v _1725_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0162_ (net)
                  0.03    0.00    0.75 v count[0]$_SDFF_PP0_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.75   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.13    0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.13    0.00    0.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.05    0.07    0.18    0.36 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.07    0.00    0.36 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.36   clock reconvergence pessimism
                         -0.04    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sys_rst (input port clocked by core_clock)
Endpoint: GPR[3][8]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.45    2.45 v input external delay
     1    0.00    0.00    0.00    2.45 v sys_rst (in)
                                         sys_rst (net)
                  0.00    0.00    2.45 v input36/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
    20    0.08    0.56    0.81    3.26 v input36/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net35 (net)
                  0.56    0.00    3.26 v _0961_/A (sky130_fd_sc_hd__inv_1)
     6    0.02    0.24    0.35    3.60 ^ _0961_/Y (sky130_fd_sc_hd__inv_1)
                                         _0274_ (net)
                  0.24    0.00    3.60 ^ _0967_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.10    0.11    3.71 v _0967_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0280_ (net)
                  0.10    0.00    3.71 v _0968_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.13    0.14    3.85 ^ _0968_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0281_ (net)
                  0.13    0.00    3.85 ^ _0970_/A (sky130_fd_sc_hd__nand2_1)
    13    0.05    0.37    0.32    4.17 v _0970_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0283_ (net)
                  0.37    0.00    4.17 v _0975_/B (sky130_fd_sc_hd__nand3_1)
     2    0.01    0.16    0.26    4.43 ^ _0975_/Y (sky130_fd_sc_hd__nand3_1)
                                         _0288_ (net)
                  0.16    0.00    4.43 ^ _0976_/B (sky130_fd_sc_hd__nand3b_1)
     2    0.01    0.08    0.11    4.54 v _0976_/Y (sky130_fd_sc_hd__nand3b_1)
                                         _0289_ (net)
                  0.08    0.00    4.54 v _0977_/B (sky130_fd_sc_hd__nor2_1)
     6    0.06    0.95    0.73    5.28 ^ _0977_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0019_ (net)
                  0.95    0.00    5.28 ^ place46/A (sky130_fd_sc_hd__buf_4)
    11    0.07    0.20    0.37    5.65 ^ place46/X (sky130_fd_sc_hd__buf_4)
                                         net45 (net)
                  0.20    0.01    5.65 ^ GPR[3][8]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  5.65   data arrival time

                         12.23   12.23   clock core_clock (rise edge)
                          0.00   12.23   clock source latency
     1    0.03    0.00    0.00   12.23 ^ clk (in)
                                         clk (net)
                  0.00    0.00   12.23 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.13    0.18   12.41 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.13    0.00   12.41 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.17   12.58 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.06    0.00   12.58 ^ GPR[3][8]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00   12.58   clock reconvergence pessimism
                         -0.30   12.28   library setup time
                                 12.28   data required time
-----------------------------------------------------------------------------
                                 12.28   data required time
                                 -5.65   data arrival time
-----------------------------------------------------------------------------
                                  6.63   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sys_rst (input port clocked by core_clock)
Endpoint: GPR[3][8]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.45    2.45 v input external delay
     1    0.00    0.00    0.00    2.45 v sys_rst (in)
                                         sys_rst (net)
                  0.00    0.00    2.45 v input36/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
    20    0.08    0.56    0.81    3.26 v input36/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net35 (net)
                  0.56    0.00    3.26 v _0961_/A (sky130_fd_sc_hd__inv_1)
     6    0.02    0.24    0.35    3.60 ^ _0961_/Y (sky130_fd_sc_hd__inv_1)
                                         _0274_ (net)
                  0.24    0.00    3.60 ^ _0967_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.10    0.11    3.71 v _0967_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0280_ (net)
                  0.10    0.00    3.71 v _0968_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.13    0.14    3.85 ^ _0968_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0281_ (net)
                  0.13    0.00    3.85 ^ _0970_/A (sky130_fd_sc_hd__nand2_1)
    13    0.05    0.37    0.32    4.17 v _0970_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0283_ (net)
                  0.37    0.00    4.17 v _0975_/B (sky130_fd_sc_hd__nand3_1)
     2    0.01    0.16    0.26    4.43 ^ _0975_/Y (sky130_fd_sc_hd__nand3_1)
                                         _0288_ (net)
                  0.16    0.00    4.43 ^ _0976_/B (sky130_fd_sc_hd__nand3b_1)
     2    0.01    0.08    0.11    4.54 v _0976_/Y (sky130_fd_sc_hd__nand3b_1)
                                         _0289_ (net)
                  0.08    0.00    4.54 v _0977_/B (sky130_fd_sc_hd__nor2_1)
     6    0.06    0.95    0.73    5.28 ^ _0977_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0019_ (net)
                  0.95    0.00    5.28 ^ place46/A (sky130_fd_sc_hd__buf_4)
    11    0.07    0.20    0.37    5.65 ^ place46/X (sky130_fd_sc_hd__buf_4)
                                         net45 (net)
                  0.20    0.01    5.65 ^ GPR[3][8]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  5.65   data arrival time

                         12.23   12.23   clock core_clock (rise edge)
                          0.00   12.23   clock source latency
     1    0.03    0.00    0.00   12.23 ^ clk (in)
                                         clk (net)
                  0.00    0.00   12.23 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.13    0.18   12.41 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.13    0.00   12.41 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.17   12.58 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.06    0.00   12.58 ^ GPR[3][8]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00   12.58   clock reconvergence pessimism
                         -0.30   12.28   library setup time
                                 12.28   data required time
-----------------------------------------------------------------------------
                                 12.28   data required time
                                 -5.65   data arrival time
-----------------------------------------------------------------------------
                                  6.63   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.536209225654602

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4944789409637451

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3588

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.01893899403512478

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.021067000925540924

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8990

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: IR[17]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: GPR[0][15]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.36 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.36 ^ IR[17]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.30    0.66 v IR[17]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.27    0.93 v place50/X (sky130_fd_sc_hd__buf_4)
   0.55    1.48 ^ _0991_/Y (sky130_fd_sc_hd__inv_2)
   0.17    1.65 v _1103_/Y (sky130_fd_sc_hd__o21ai_0)
   0.56    2.20 ^ _1104_/Y (sky130_fd_sc_hd__o22ai_1)
   0.41    2.62 v _1829_/SUM (sky130_fd_sc_hd__ha_1)
   0.14    2.76 ^ _1156_/Y (sky130_fd_sc_hd__inv_1)
   0.10    2.86 v _1185_/Y (sky130_fd_sc_hd__nand3_1)
   0.06    2.92 ^ _1191_/Y (sky130_fd_sc_hd__inv_1)
   0.05    2.97 v _1192_/Y (sky130_fd_sc_hd__nor2_1)
   0.19    3.16 ^ _1243_/Y (sky130_fd_sc_hd__nor2_2)
   0.09    3.25 v _1384_/Y (sky130_fd_sc_hd__nand2_1)
   0.19    3.44 ^ _1385_/Y (sky130_fd_sc_hd__nor2_2)
   0.10    3.55 v _1597_/Y (sky130_fd_sc_hd__nand3_1)
   0.07    3.62 ^ _1598_/Y (sky130_fd_sc_hd__nand2_1)
   0.07    3.68 v _1600_/Y (sky130_fd_sc_hd__nand2_1)
   0.32    4.01 ^ _1614_/Y (sky130_fd_sc_hd__a221oi_1)
   0.24    4.25 v _1633_/Y (sky130_fd_sc_hd__nand3_1)
   0.00    4.25 v GPR[0][15]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
           4.25   data arrival time

  12.23   12.23   clock core_clock (rise edge)
   0.00   12.23   clock source latency
   0.00   12.23 ^ clk (in)
   0.18   12.41 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18   12.59 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00   12.59 ^ GPR[0][15]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.00   12.59   clock reconvergence pessimism
  -0.30   12.28   library setup time
          12.28   data required time
---------------------------------------------------------
          12.28   data required time
          -4.25   data arrival time
---------------------------------------------------------
           8.04   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.36 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.36 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.34    0.70 ^ count[0]$_SDFF_PP0_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.05    0.75 v _1725_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    0.75 v count[0]$_SDFF_PP0_/D (sky130_fd_sc_hd__dfxtp_1)
           0.75   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.36 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.36 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.36   clock reconvergence pessimism
  -0.04    0.32   library hold time
           0.32   data required time
---------------------------------------------------------
           0.32   data required time
          -0.75   data arrival time
---------------------------------------------------------
           0.43   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3536

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3593

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
5.6520

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
6.6261

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
117.234607

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.25e-04   6.43e-06   7.45e-10   3.31e-04  46.3%
Combinational          2.97e-05   6.34e-05   2.57e-09   9.30e-05  13.0%
Clock                  1.62e-04   1.29e-04   1.52e-10   2.91e-04  40.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.17e-04   1.99e-04   3.47e-09   7.15e-04 100.0%
                          72.2%      27.8%       0.0%
