// Seed: 917332710
module module_0;
  assign id_1 = 1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign module_1.type_18 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    input  wire  id_1,
    output uwire id_2,
    input  tri0  id_3,
    output tri   id_4,
    input  wire  id_5,
    input  tri   id_6,
    output tri0  id_7,
    output uwire id_8,
    input  tri0  id_9
    , id_14,
    output tri1  id_10,
    output tri0  id_11,
    output uwire id_12
);
  wire id_15;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  assign module_0.id_1 = 0;
endmodule
