<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='potato.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: potato
    <br/>
    Created: Apr  8, 2015
    <br/>
    Updated: Jun  6, 2015
    <br/>
    SVN Updated: Jun  6, 2015
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Processor
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Alpha
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     FPGA proven
    
    <br/>
    WishBone Compliant: Yes
    <br/>
    License: BSD
   </p>
   <div id="d_The Potato Processor">
    <h2>
     
     
     The Potato Processor
    </h2>
    <p id="p_The Potato Processor">
    </p>
    <p>
     The Potato Processor is an implementation of the 32-bit integer subset of the RISC-V ISA.
    </p>
    <p>
     Notable features are:
     <ul>
      <li>
       Supports the full RV32I subset of the RISC-V ISA, version 2.0.
      </li>
      <li>
       Supports the csrr\* and sret instructions from the RISC-V supervisor extensions draft, version 1.0.
      </li>
      <li>
       Includes a simple, direct-mapped instruction cache for high-speed performance.
      </li>
      <li>
       Includes a HTIF interface that can be used with the FROMHOST/TOHOST registers.
      </li>
      <li>
       Includes a Wishbone interface for integration into Wishbone-based systems.
      </li>
     </ul>
    </p>
    <p>
     The processor has been tested on a Nexys 4 board from Digilent. The design used for testing is included in the source distribution, with instructions on how to get it up and running.
    </p>
    <p>
     A rudimentary reference manual is available:
     
      Technical Reference Manual
     
    </p>
   </div>
   <div id="d_Wishbone Details">
    <h2>
     
     
     Wishbone Details
    </h2>
    <p id="p_Wishbone Details">
    </p>
    <p>
     The Wishbone interface for the processor,
     <tt>
      pp_potato
     </tt>
     has the following specifications:
     <dl>
      <dt>
       Wishbone revision
      </dt>
             B4
            <dt>
       Interface type
      </dt>
             Master
            <dt>
       Address port width
      </dt>
             32 bits
            <dt>
       Data port width
      </dt>
             32 bits
            <dt>
       Data port granularity
      </dt>
             8 bits
            <dt>
       Maximum operand size
      </dt>
             32 bits
            <dt>
       Endianess
      </dt>
             Little endian
            <dt>
       Sequence of data transfer
      </dt>
             Undefined
           </dl>
    </p>
   </div>
   <div id="d_Planned Features">
    <h2>
     
     
     Planned Features
    </h2>
    <p id="p_Planned Features">
     Additional features are planned for Potato. These features will be implemented in the future and it will be possible to turn most of them on or off using generic parameters when instantiating the processor.

Planned features include (in prioritized order):
     <ul>
      <li>
       Support for the new supervisor spec, with new CSR names and instructions (in progress)
      </li>
      <li>
       Data memory cache
      </li>
      <li>
       Branch prediction
      </li>
      <li>
       Hardware multiplication and division support (the M extension of the RISC-V ISA)
      </li>
      <li>
       Compressed instructions support (the C extension of the RISC-V ISA)
      </li>
     </ul>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
