Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Jul  4 22:43:29 2020
| Host         : tonny-IdeaPad running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           19 |
| No           | No                    | Yes                    |             904 |          285 |
| No           | Yes                   | No                     |              11 |            3 |
| Yes          | No                    | No                     |             201 |           68 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+------------------------+------------------+------------------+----------------+--------------+
|             Clock Signal             |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------+------------------------+------------------+------------------+----------------+--------------+
| ~top/pipe2/Q[0]                      |                        | top/pipe2/Q[3]   |                2 |              2 |         1.00 |
|  FDD2/ck                             |                        |                  |                2 |              3 |         1.50 |
|  top/graymod/MXN1/MAX_reg[7]_i_2_n_0 |                        |                  |                3 |              7 |         2.33 |
|  top/graymod/MXN1/MIN_reg[7]_i_2_n_0 |                        |                  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                       | r_sec[7]_i_1_n_0       |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                       | g_sec[7]_i_1_n_0       |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                       | b_sec[7]_i_1_n_0       |                  |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                       | RGBo[7]_i_1_n_0        |                  |                7 |              8 |         1.14 |
|  LED_OBUF_BUFG[15]                   | LED_OBUF[12]           | top/hsvmod/S0    |                8 |              8 |         1.00 |
|  LED_OBUF_BUFG[15]                   | LED_OBUF[12]           | top/hsvmod/H0    |                5 |              8 |         1.60 |
|  LED_OBUF_BUFG[15]                   | top/hsvmod/Hb0         |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                       |                        | top/pipe2/BTNC   |                3 |             11 |         3.67 |
|  LED_OBUF_BUFG[15]                   | LED_OBUF[12]           |                  |                9 |             16 |         1.78 |
|  LED_OBUF_BUFG[15]                   |                        |                  |               12 |             25 |         2.08 |
| ~LED_OBUF_BUFG[15]                   | top/pipe2/sto_reg[3]_0 |                  |               44 |            145 |         3.30 |
|  LED_OBUF_BUFG[15]                   |                        | top/pipe2/BTNC   |              117 |            250 |         2.14 |
| ~LED_OBUF_BUFG[15]                   |                        | top/pipe2/Q[3]   |              166 |            652 |         3.93 |
+--------------------------------------+------------------------+------------------+------------------+----------------+--------------+


