;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 06/07/2017 12:04:38 p. m.
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x4FFC2000  	536891388
0x0004	0x04090000  	1033
0x0008	0x02DD0000  	733
0x000C	0x02DD0000  	733
0x0010	0x02DD0000  	733
0x0014	0x02DD0000  	733
0x0018	0x02DD0000  	733
0x001C	0x02DD0000  	733
0x0020	0x02DD0000  	733
0x0024	0x02DD0000  	733
0x0028	0x02DD0000  	733
0x002C	0x02DD0000  	733
0x0030	0x02DD0000  	733
0x0034	0x02DD0000  	733
0x0038	0x02DD0000  	733
0x003C	0x02DD0000  	733
0x0040	0x02DD0000  	733
0x0044	0x02DD0000  	733
0x0048	0x02DD0000  	733
0x004C	0x02DD0000  	733
0x0050	0x02DD0000  	733
0x0054	0x02DD0000  	733
0x0058	0x02DD0000  	733
0x005C	0x02DD0000  	733
0x0060	0x02DD0000  	733
0x0064	0x02DD0000  	733
0x0068	0x02DD0000  	733
0x006C	0x02DD0000  	733
0x0070	0x02DD0000  	733
0x0074	0x02DD0000  	733
0x0078	0x02DD0000  	733
0x007C	0x02DD0000  	733
0x0080	0x02DD0000  	733
0x0084	0x02DD0000  	733
0x0088	0x02DD0000  	733
0x008C	0x02DD0000  	733
0x0090	0x02DD0000  	733
0x0094	0x02DD0000  	733
0x0098	0x02DD0000  	733
0x009C	0x02DD0000  	733
0x00A0	0x02DD0000  	733
0x00A4	0x02DD0000  	733
0x00A8	0x02DD0000  	733
0x00AC	0x02DD0000  	733
0x00B0	0x02DD0000  	733
0x00B4	0x02DD0000  	733
0x00B8	0x02E50000  	741
0x00BC	0x02DD0000  	733
0x00C0	0x02DD0000  	733
0x00C4	0x02DD0000  	733
0x00C8	0x02DD0000  	733
0x00CC	0x02DD0000  	733
0x00D0	0x02DD0000  	733
0x00D4	0x02DD0000  	733
0x00D8	0x02DD0000  	733
0x00DC	0x02DD0000  	733
0x00E0	0x02DD0000  	733
0x00E4	0x02DD0000  	733
0x00E8	0x02DD0000  	733
0x00EC	0x02DD0000  	733
0x00F0	0x02DD0000  	733
0x00F4	0x02DD0000  	733
0x00F8	0x02DD0000  	733
0x00FC	0x02DD0000  	733
0x0100	0x02DD0000  	733
0x0104	0x02DD0000  	733
0x0108	0x02DD0000  	733
0x010C	0x02DD0000  	733
0x0110	0x02DD0000  	733
0x0114	0x02DD0000  	733
0x0118	0x02DD0000  	733
0x011C	0x02DD0000  	733
0x0120	0x02DD0000  	733
0x0124	0x02DD0000  	733
0x0128	0x02DD0000  	733
0x012C	0x02DD0000  	733
; end of ____SysVT
_main:
;Timer.c, 8 :: 		void main() {
0x0408	0xF7FFFF86  BL	792
0x040C	0xF000F808  BL	1056
0x0410	0xF7FFFF78  BL	772
;Timer.c, 9 :: 		Conf_maq();
0x0414	0xF7FFFF20  BL	_Conf_maq+0
;Timer.c, 10 :: 		Ini_var();
0x0418	0xF7FFFEC6  BL	_Ini_var+0
;Timer.c, 11 :: 		while(1)  // Bucle principal
L_main0:
;Timer.c, 14 :: 		}
0x041C	0xE7FE    B	L_main0
;Timer.c, 16 :: 		}
L_end_main:
L__main_end_loop:
0x041E	0xE7FE    B	L__main_end_loop
; end of _main
___FillZeros:
;__Lib_System_101_102_103.c, 69 :: 		
0x021C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 71 :: 		
0x021E	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 72 :: 		
0x0222	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x0226	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 74 :: 		
0x022A	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 75 :: 		
0x022C	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 76 :: 		
0x0230	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 77 :: 		
0x0232	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 78 :: 		
0x0234	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 79 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 80 :: 		
0x0236	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 81 :: 		
0x023A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 82 :: 		
0x023E	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 83 :: 		
0x0240	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 84 :: 		
0x0244	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 85 :: 		
0x0246	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 86 :: 		
0x0248	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 87 :: 		
0x024C	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 88 :: 		
0x0250	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 89 :: 		
L_norep:
;__Lib_System_101_102_103.c, 91 :: 		
L_end___FillZeros:
0x0252	0xB001    ADD	SP, SP, #4
0x0254	0x4770    BX	LR
; end of ___FillZeros
_Conf_maq:
;Timer.c, 17 :: 		void Conf_maq()
0x0258	0xB081    SUB	SP, SP, #4
0x025A	0xF8CDE000  STR	LR, [SP, #0]
;Timer.c, 20 :: 		RCC_APB2ENRbits.IOPAEN=1;
0x025E	0x2201    MOVS	R2, #1
0x0260	0xB252    SXTB	R2, R2
0x0262	0x4816    LDR	R0, [PC, #88]
0x0264	0x6002    STR	R2, [R0, #0]
;Timer.c, 21 :: 		GPIOA_CRL &=~(15<<(5*4));
0x0266	0x4816    LDR	R0, [PC, #88]
0x0268	0x6801    LDR	R1, [R0, #0]
0x026A	0xF46F0070  MVN	R0, #15728640
0x026E	0x4001    ANDS	R1, R0
0x0270	0x4813    LDR	R0, [PC, #76]
0x0272	0x6001    STR	R1, [R0, #0]
;Timer.c, 22 :: 		GPIOA_CRL |= (2<<(5*4));
0x0274	0x4812    LDR	R0, [PC, #72]
0x0276	0x6800    LDR	R0, [R0, #0]
0x0278	0xF4401100  ORR	R1, R0, #2097152
0x027C	0x4810    LDR	R0, [PC, #64]
0x027E	0x6001    STR	R1, [R0, #0]
;Timer.c, 23 :: 		LED=1;
0x0280	0x4810    LDR	R0, [PC, #64]
0x0282	0x6002    STR	R2, [R0, #0]
;Timer.c, 26 :: 		RCC_APB1ENRbits.TIM4EN=1;
0x0284	0x4810    LDR	R0, [PC, #64]
0x0286	0x6002    STR	R2, [R0, #0]
;Timer.c, 27 :: 		TIM4_CR1.CEN=0;//DETIENE EL CONTADOR
0x0288	0x2100    MOVS	R1, #0
0x028A	0xB249    SXTB	R1, R1
0x028C	0x480F    LDR	R0, [PC, #60]
0x028E	0x6001    STR	R1, [R0, #0]
;Timer.c, 28 :: 		TIM4_PSC=7999; //prescalador FrecContador= Frec APB1/(prescalador+1)
0x0290	0xF641713F  MOVW	R1, #7999
0x0294	0x480E    LDR	R0, [PC, #56]
0x0296	0x6001    STR	R1, [R0, #0]
;Timer.c, 29 :: 		TIM4_ARR=500; //ARR=tiempo deseado* FrecContador (500 ms de retardo)
0x0298	0xF24011F4  MOVW	R1, #500
0x029C	0x480D    LDR	R0, [PC, #52]
0x029E	0x6001    STR	R1, [R0, #0]
;Timer.c, 30 :: 		TIM4_DIER.UIF=1; //pedir atención por interrupción la bandera de interrupción
0x02A0	0x480D    LDR	R0, [PC, #52]
0x02A2	0x6002    STR	R2, [R0, #0]
;Timer.c, 31 :: 		NVIC_IntEnable(IVT_INT_TIM4);//Configura la interrupción en el NVIC
0x02A4	0xF240002E  MOVW	R0, #46
0x02A8	0xF7FFFF42  BL	_NVIC_IntEnable+0
;Timer.c, 32 :: 		TIM4_CR1.CEN=1;//Empieza a contar
0x02AC	0x2101    MOVS	R1, #1
0x02AE	0xB249    SXTB	R1, R1
0x02B0	0x4806    LDR	R0, [PC, #24]
0x02B2	0x6001    STR	R1, [R0, #0]
;Timer.c, 34 :: 		}
L_end_Conf_maq:
0x02B4	0xF8DDE000  LDR	LR, [SP, #0]
0x02B8	0xB001    ADD	SP, SP, #4
0x02BA	0x4770    BX	LR
0x02BC	0x03084242  	RCC_APB2ENRbits+0
0x02C0	0x08004001  	GPIOA_CRL+0
0x02C4	0x01944221  	GPIOA_ODR+0
0x02C8	0x03884242  	RCC_APB1ENRbits+0
0x02CC	0x00004201  	TIM4_CR1+0
0x02D0	0x08284000  	TIM4_PSC+0
0x02D4	0x082C4000  	TIM4_ARR+0
0x02D8	0x01804201  	TIM4_DIER+0
; end of _Conf_maq
_NVIC_IntEnable:
;__Lib_System_101_102_103.c, 185 :: 		
; ivt start address is: 0 (R0)
0x0130	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_101_102_103.c, 197 :: 		
0x0132	0x2804    CMP	R0, #4
0x0134	0xD106    BNE	L_NVIC_IntEnable9
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 202 :: 		
0x0136	0x4919    LDR	R1, [PC, #100]
0x0138	0x6809    LDR	R1, [R1, #0]
0x013A	0xF4413280  ORR	R2, R1, #65536
0x013E	0x4917    LDR	R1, [PC, #92]
0x0140	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 203 :: 		
0x0142	0xE028    B	L_NVIC_IntEnable10
L_NVIC_IntEnable9:
;__Lib_System_101_102_103.c, 204 :: 		
; ivt start address is: 0 (R0)
0x0144	0x2805    CMP	R0, #5
0x0146	0xD106    BNE	L_NVIC_IntEnable11
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 209 :: 		
0x0148	0x4914    LDR	R1, [PC, #80]
0x014A	0x6809    LDR	R1, [R1, #0]
0x014C	0xF4413200  ORR	R2, R1, #131072
0x0150	0x4912    LDR	R1, [PC, #72]
0x0152	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 210 :: 		
0x0154	0xE01F    B	L_NVIC_IntEnable12
L_NVIC_IntEnable11:
;__Lib_System_101_102_103.c, 211 :: 		
; ivt start address is: 0 (R0)
0x0156	0x2806    CMP	R0, #6
0x0158	0xD106    BNE	L_NVIC_IntEnable13
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 216 :: 		
0x015A	0x4910    LDR	R1, [PC, #64]
0x015C	0x6809    LDR	R1, [R1, #0]
0x015E	0xF4412280  ORR	R2, R1, #262144
0x0162	0x490E    LDR	R1, [PC, #56]
0x0164	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 217 :: 		
0x0166	0xE016    B	L_NVIC_IntEnable14
L_NVIC_IntEnable13:
;__Lib_System_101_102_103.c, 218 :: 		
; ivt start address is: 0 (R0)
0x0168	0x280F    CMP	R0, #15
0x016A	0xD106    BNE	L_NVIC_IntEnable15
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 223 :: 		
0x016C	0x490C    LDR	R1, [PC, #48]
0x016E	0x6809    LDR	R1, [R1, #0]
0x0170	0xF0410202  ORR	R2, R1, #2
0x0174	0x490A    LDR	R1, [PC, #40]
0x0176	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 224 :: 		
0x0178	0xE00D    B	L_NVIC_IntEnable16
L_NVIC_IntEnable15:
;__Lib_System_101_102_103.c, 225 :: 		
; ivt start address is: 0 (R0)
0x017A	0x2810    CMP	R0, #16
0x017C	0xD30B    BCC	L_NVIC_IntEnable17
;__Lib_System_101_102_103.c, 230 :: 		
0x017E	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x0182	0x0961    LSRS	R1, R4, #5
0x0184	0x008A    LSLS	R2, R1, #2
0x0186	0x4907    LDR	R1, [PC, #28]
0x0188	0x188B    ADDS	R3, R1, R2
;__Lib_System_101_102_103.c, 231 :: 		
0x018A	0xF004021F  AND	R2, R4, #31
0x018E	0xF04F0101  MOV	R1, #1
0x0192	0x4091    LSLS	R1, R2
0x0194	0x6019    STR	R1, [R3, #0]
;__Lib_System_101_102_103.c, 232 :: 		
L_NVIC_IntEnable17:
L_NVIC_IntEnable16:
L_NVIC_IntEnable14:
L_NVIC_IntEnable12:
L_NVIC_IntEnable10:
;__Lib_System_101_102_103.c, 233 :: 		
L_end_NVIC_IntEnable:
0x0196	0xB001    ADD	SP, SP, #4
0x0198	0x4770    BX	LR
0x019A	0xBF00    NOP
0x019C	0xED24E000  	SCB_SHCRS+0
0x01A0	0xE010E000  	STK_CTRL+0
0x01A4	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_Ini_var:
;Timer.c, 35 :: 		void Ini_var()
;Timer.c, 37 :: 		LED = 0;
0x01A8	0x2100    MOVS	R1, #0
0x01AA	0xB249    SXTB	R1, R1
0x01AC	0x4801    LDR	R0, [PC, #4]
0x01AE	0x6001    STR	R1, [R0, #0]
;Timer.c, 38 :: 		}
L_end_Ini_var:
0x01B0	0x4770    BX	LR
0x01B2	0xBF00    NOP
0x01B4	0x01944221  	GPIOA_ODR+0
; end of _Ini_var
___CC2DW:
;__Lib_System_101_102_103.c, 27 :: 		
0x0208	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 29 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 30 :: 		
0x020A	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 31 :: 		
0x020E	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x0212	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 33 :: 		
0x0216	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 35 :: 		
L_end___CC2DW:
0x0218	0xB001    ADD	SP, SP, #4
0x021A	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 368 :: 		
0x0318	0xB082    SUB	SP, SP, #8
0x031A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 371 :: 		
; ulRCC_CR start address is: 8 (R2)
0x031E	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 372 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x0320	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 373 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0322	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 380 :: 		
0x0324	0xF64B3080  MOVW	R0, #48000
0x0328	0x4281    CMP	R1, R0
0x032A	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 381 :: 		
0x032C	0x4832    LDR	R0, [PC, #200]
0x032E	0x6800    LDR	R0, [R0, #0]
0x0330	0xF0400102  ORR	R1, R0, #2
0x0334	0x4830    LDR	R0, [PC, #192]
0x0336	0x6001    STR	R1, [R0, #0]
0x0338	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
L___Lib_System_101_102_103_InitialSetUpRCCRCC231:
;__Lib_System_101_102_103.c, 382 :: 		
; Fosc_kHz start address is: 4 (R1)
0x033A	0xF64550C0  MOVW	R0, #24000
0x033E	0x4281    CMP	R1, R0
0x0340	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 383 :: 		
0x0342	0x482D    LDR	R0, [PC, #180]
0x0344	0x6800    LDR	R0, [R0, #0]
0x0346	0xF0400101  ORR	R1, R0, #1
0x034A	0x482B    LDR	R0, [PC, #172]
0x034C	0x6001    STR	R1, [R0, #0]
0x034E	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 385 :: 		
0x0350	0x4829    LDR	R0, [PC, #164]
0x0352	0x6801    LDR	R1, [R0, #0]
0x0354	0xF06F0007  MVN	R0, #7
0x0358	0x4001    ANDS	R1, R0
0x035A	0x4827    LDR	R0, [PC, #156]
0x035C	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 387 :: 		
0x035E	0xF7FFFF2B  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 389 :: 		
0x0362	0x4826    LDR	R0, [PC, #152]
0x0364	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 390 :: 		
0x0366	0x4826    LDR	R0, [PC, #152]
0x0368	0xEA020100  AND	R1, R2, R0, LSL #0
0x036C	0x4825    LDR	R0, [PC, #148]
0x036E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 392 :: 		
0x0370	0xF0020001  AND	R0, R2, #1
0x0374	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC246
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x0376	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 393 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0378	0x4822    LDR	R0, [PC, #136]
0x037A	0x6800    LDR	R0, [R0, #0]
0x037C	0xF0000002  AND	R0, R0, #2
0x0380	0x2800    CMP	R0, #0
0x0382	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
;__Lib_System_101_102_103.c, 394 :: 		
0x0384	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
;__Lib_System_101_102_103.c, 395 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0386	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 392 :: 		
0x0388	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 395 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 397 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x038A	0xF4023080  AND	R0, R2, #65536
0x038E	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 398 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0390	0x481C    LDR	R0, [PC, #112]
0x0392	0x6800    LDR	R0, [R0, #0]
0x0394	0xF4003000  AND	R0, R0, #131072
0x0398	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 399 :: 		
0x039A	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 400 :: 		
0x039C	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x039E	0x460A    MOV	R2, R1
0x03A0	0x9901    LDR	R1, [SP, #4]
0x03A2	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 397 :: 		
0x03A4	0x9101    STR	R1, [SP, #4]
0x03A6	0x4611    MOV	R1, R2
0x03A8	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 400 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 402 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x03AA	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x03AE	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
;__Lib_System_101_102_103.c, 403 :: 		
0x03B0	0x4814    LDR	R0, [PC, #80]
0x03B2	0x6800    LDR	R0, [R0, #0]
0x03B4	0xF0407180  ORR	R1, R0, #16777216
0x03B8	0x4812    LDR	R0, [PC, #72]
0x03BA	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x03BC	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 404 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 4 (R1)
0x03BE	0x4811    LDR	R0, [PC, #68]
0x03C0	0x6800    LDR	R0, [R0, #0]
0x03C2	0xF0007000  AND	R0, R0, #33554432
0x03C6	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
;__Lib_System_101_102_103.c, 405 :: 		
0x03C8	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 406 :: 		
0x03CA	0x460A    MOV	R2, R1
0x03CC	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 402 :: 		
;__Lib_System_101_102_103.c, 406 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 409 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
; ulRCC_CFGR start address is: 8 (R2)
0x03CE	0x480B    LDR	R0, [PC, #44]
0x03D0	0x6800    LDR	R0, [R0, #0]
0x03D2	0xF000010C  AND	R1, R0, #12
0x03D6	0x0090    LSLS	R0, R2, #2
0x03D8	0xF000000C  AND	R0, R0, #12
0x03DC	0x4281    CMP	R1, R0
0x03DE	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
;__Lib_System_101_102_103.c, 410 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x03E0	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC244
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
;__Lib_System_101_102_103.c, 412 :: 		
L_end_InitialSetUpRCCRCC2:
0x03E2	0xF8DDE000  LDR	LR, [SP, #0]
0x03E6	0xB002    ADD	SP, SP, #8
0x03E8	0x4770    BX	LR
0x03EA	0xBF00    NOP
0x03EC	0x00810000  	#129
0x03F0	0x00000000  	#0
0x03F4	0x1F400000  	#8000
0x03F8	0x20004002  	FLASH_ACR+0
0x03FC	0x10044002  	RCC_CFGR+0
0x0400	0xFFFF000F  	#1048575
0x0404	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 347 :: 		
0x01B8	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 350 :: 		
0x01BA	0x480F    LDR	R0, [PC, #60]
0x01BC	0x6800    LDR	R0, [R0, #0]
0x01BE	0xF0400101  ORR	R1, R0, #1
0x01C2	0x480D    LDR	R0, [PC, #52]
0x01C4	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 353 :: 		
0x01C6	0x490D    LDR	R1, [PC, #52]
0x01C8	0x480D    LDR	R0, [PC, #52]
0x01CA	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 356 :: 		
0x01CC	0x480A    LDR	R0, [PC, #40]
0x01CE	0x6801    LDR	R1, [R0, #0]
0x01D0	0x480C    LDR	R0, [PC, #48]
0x01D2	0x4001    ANDS	R1, R0
0x01D4	0x4808    LDR	R0, [PC, #32]
0x01D6	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 359 :: 		
0x01D8	0x4807    LDR	R0, [PC, #28]
0x01DA	0x6801    LDR	R1, [R0, #0]
0x01DC	0xF46F2080  MVN	R0, #262144
0x01E0	0x4001    ANDS	R1, R0
0x01E2	0x4805    LDR	R0, [PC, #20]
0x01E4	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 362 :: 		
0x01E6	0x4806    LDR	R0, [PC, #24]
0x01E8	0x6801    LDR	R1, [R0, #0]
0x01EA	0xF46F00FE  MVN	R0, #8323072
0x01EE	0x4001    ANDS	R1, R0
0x01F0	0x4803    LDR	R0, [PC, #12]
0x01F2	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 366 :: 		
L_end_SystemClockSetDefault:
0x01F4	0xB001    ADD	SP, SP, #4
0x01F6	0x4770    BX	LR
0x01F8	0x10004002  	RCC_CR+0
0x01FC	0x0000F8FF  	#-117506048
0x0200	0x10044002  	RCC_CFGR+0
0x0204	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 414 :: 		
0x0304	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 415 :: 		
0x0306	0x4902    LDR	R1, [PC, #8]
0x0308	0x4802    LDR	R0, [PC, #8]
0x030A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 416 :: 		
L_end_InitialSetUpFosc:
0x030C	0xB001    ADD	SP, SP, #4
0x030E	0x4770    BX	LR
0x0310	0x1F400000  	#8000
0x0314	0x00002000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 298 :: 		
0x02DC	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 299 :: 		
L___GenExcept27:
0x02DE	0xE7FE    B	L___GenExcept27
;__Lib_System_101_102_103.c, 300 :: 		
L_end___GenExcept:
0x02E0	0xB001    ADD	SP, SP, #4
0x02E2	0x4770    BX	LR
; end of ___GenExcept
0x0420	0xB500    PUSH	(R14)
0x0422	0xF8DFB010  LDR	R11, [PC, #16]
0x0426	0xF8DFA010  LDR	R10, [PC, #16]
0x042A	0xF7FFFEF7  BL	540
0x042E	0xBD00    POP	(R15)
0x0430	0x4770    BX	LR
0x0432	0xBF00    NOP
0x0434	0x00002000  	#536870912
0x0438	0x00042000  	#536870916
_conmutar:
;Timer.c, 39 :: 		void conmutar() iv IVT_INT_TIM4 ics ICS_AUTO {
;Timer.c, 40 :: 		TIM4_SRbits.UIF=0;
0x02E4	0x2100    MOVS	R1, #0
0x02E6	0xB249    SXTB	R1, R1
0x02E8	0x4804    LDR	R0, [PC, #16]
0x02EA	0x6001    STR	R1, [R0, #0]
;Timer.c, 41 :: 		LED=~LED;
0x02EC	0x4904    LDR	R1, [PC, #16]
0x02EE	0x6808    LDR	R0, [R1, #0]
0x02F0	0xF0800101  EOR	R1, R0, #1
0x02F4	0x4802    LDR	R0, [PC, #8]
0x02F6	0x6001    STR	R1, [R0, #0]
;Timer.c, 42 :: 		}
L_end_conmutar:
0x02F8	0x4770    BX	LR
0x02FA	0xBF00    NOP
0x02FC	0x02004201  	TIM4_SRbits+0
0x0300	0x01944221  	GPIOA_ODR+0
; end of _conmutar
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [120]    _NVIC_IntEnable
0x01A8      [16]    _Ini_var
0x01B8      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x0208      [20]    ___CC2DW
0x021C      [58]    ___FillZeros
0x0258     [132]    _Conf_maq
0x02DC       [8]    ___GenExcept
0x02E4      [32]    _conmutar
0x0304      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x0318     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
0x0408      [24]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    ___System_CLOCK_IN_KHZ
