Item(by='KSteffensen', descendants=None, kids=[24916856], score=None, time=1603876210, title=None, item_type='comment', url=None, parent=24916513, text='I disagree. By far the largest part of SystemVerilog deals with verification, both simulation and formal property proving. These parts have nothing to do with the bitstream formats and the tooling in that area is quite as lacking as the synthesis and PnR tools.<p>The limitation here is writing the SystemVerilog parser and compiler.')