# Verilog_Exercises

## Repository content
- hello_word
- and3
- or
- not
- half_adder
- sum_product
