// Seed: 4085925078
module module_0 (
    input wand id_0,
    input wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    output supply1 id_6,
    output wire id_7,
    output tri id_8
);
  assign id_7 = id_2;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    output logic id_2,
    input wor id_3,
    output logic id_4,
    input tri id_5,
    input tri1 id_6,
    input tri0 id_7,
    input uwire id_8,
    input logic id_9,
    input tri1 id_10,
    input wand id_11,
    input supply1 id_12,
    output tri1 id_13,
    input uwire id_14,
    output supply1 id_15
);
  assign id_15 = 1;
  always @(*) begin
    id_4 <= (id_9);
    id_2 <= 1;
  end
  module_0(
      id_6, id_10, id_14, id_5, id_1, id_3, id_13, id_15, id_13
  );
endmodule
