|--------------------------------------------------------------|
|- ispLEVER Classic 2.1.00.02.49.20 Fitter Report File        -|
|- Copyright(C), 1992-2012, Lattice Semiconductor Corporation -|
|- All Rights Reserved.                                       -|
|--------------------------------------------------------------|




The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

Project_Summary
~~~~~~~~~~~~~~~
Project Name         :  untitled
Project Path         :  D:\isp\lab12
Project Fitted on    :  Wed Jun 07 22:25:35 2023

Device               :  M4256_96
Package              :  144
GLB Input Mux Size   :  33
Available Blocks     :  16
Speed                :  -7.5
Part Number          :  LC4256V-75T144I
Source Format        :  Schematic_Verilog_HDL


// Project 'untitled' Fit Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Prefit Time                     0 secs
Load Design Time                0.05 secs
Partition Time                  0.08 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


Design_Summary
~~~~~~~~~~~~~~
Total Input Pins                2
Total Logic Functions           86
  Total Output Pins             16
  Total Bidir I/O Pins          0
  Total Buried Nodes            70
Total Flip-Flops                57
  Total D Flip-Flops            52
  Total T Flip-Flops            5
  Total Latches                 0
Total Product Terms             360

Total Reserved Pins             0
Total Locked Pins               18
Total Locked Nodes              0

Total Unique Output Enables     0
Total Unique Clocks             1
Total Unique Clock Enables      1
Total Unique Resets             1
Total Unique Presets            1

Fmax Logic Levels               3


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
Dedicated Pins
  Clock/Input Pins                  4        1      3    -->    25
  Input-Only Pins                  10        0     10    -->     0
  I/O / Enable Pins                 2        0      2    -->     0
I/O Pins                           94       17     77    -->    18
Logic Functions                   256       86    170    -->    33
  Input Registers                  96        0     96    -->     0

GLB Inputs                        576      229    347    -->    39
Logical Product Terms            1280      238   1042    -->    18
Occupied GLBs                      16       16      0    -->   100
Macrocells                        256       86    170    -->    33

Control Product Terms:
  GLB Clock/Clock Enables          16        2     14    -->    12
  GLB Reset/Presets                16        0     16    -->     0
  Macrocell Clocks                256        0    256    -->     0
  Macrocell Clock Enables         256        0    256    -->     0
  Macrocell Enables               256        0    256    -->     0
  Macrocell Resets                256        0    256    -->     0
  Macrocell Presets               256        0    256    -->     0

Global Routing Pool               356       79    277    -->    22
  GRP from IFB                     ..        1     ..    -->    ..
    (from input signals)           ..        1     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       78     ..    -->    ..
----------------------------------------------------------------------

<Note> 1 : The available PT is the product term that has not been used.
<Note> 2 : IFB is I/O feedback.
<Note> 3 : MFB is macrocell feedback.



GLB_Resource_Summary
~~~~~~~~~~~~~~~~~~~~
                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
-------------------------------------------------------------------------------------------
  GLB    A      0    32    32      0/6      0   14      0              2       22       14
  GLB    B      2     5     7      0/6      0    3      0             13        9        3
  GLB    C      3    28    31      0/6      0    5      0             11       12        5
  GLB    D      4     3     7      0/6      0    3      0             13        8        3
-------------------------------------------------------------------------------------------
  GLB    E      0     6     6      0/6      0    4      0             12        8        4
  GLB    F      4     3     7      0/6      0    3      0             13        7        3
  GLB    G      7     9    16      2/6      0    2      0             14       25        5
  GLB    H      5    20    25      6/6      0    9      0              7       49       12
-------------------------------------------------------------------------------------------
  GLB    I      6    19    25      6/6      0   14      0              2       23       14
  GLB    J      0    31    31      3/6      0    8      0              8       18        8
  GLB    K      3     5     8      0/6      0    3      0             13       11        3
  GLB    L      5     2     7      0/6      0    3      0             13        6        3
-------------------------------------------------------------------------------------------
  GLB    M      3     4     7      0/6      0    3      0             13        9        3
  GLB    N      0     7     7      0/6      0    5      0             11       12        5
  GLB    O      1     5     6      0/6      0    3      0             13        9        3
  GLB    P      1     6     7      0/6      0    4      0             12       10        4
-------------------------------------------------------------------------------------------
TOTALS:        44   185   229     17/96     0   86      0            170      238       92

<Note> 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
<Note> 2 : Four rightmost columns above reflect last status of the placement process.



GLB_Control_Summary
~~~~~~~~~~~~~~~~~~~
           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
  GLB    A   0      0         0      0      0      0      0
  GLB    B   0      0         0      0      0      0      0
  GLB    C   0      0         0      0      0      0      0
  GLB    D   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    E   0      0         0      0      0      0      0
  GLB    F   0      0         0      0      0      0      0
  GLB    G   0      0         0      0      0      0      0
  GLB    H   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    I   1      0         0      0      0      0      0
  GLB    J   1      0         0      0      0      0      0
  GLB    K   0      0         0      0      0      0      0
  GLB    L   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    M   0      0         0      0      0      0      0
  GLB    N   0      0         0      0      0      0      0
  GLB    O   0      0         0      0      0      0      0
  GLB    P   0      0         0      0      0      0      0
------------------------------------------------------------------------------

<Note> 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.



Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                              7F0D (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_UP (2)
@Fast_Bypass                           Default = None (2)
@ORP_Bypass                            Default = None
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.



Pinout_Listing
~~~~~~~~~~~~~~
      | Pin   | Bank |GLB |Assigned|                 | Signal|
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name
--------------------------------------------------------------------------------------
1     | GND   |   -  |    |        |                 |       |
2     | TDI   |   -  |    |        |                 |       |
3     |VCCIO0 |   -  |    |        |                 |       |
4     |  I_O  |   0  |C12 |        |                 |       |
5     |  I_O  |   0  |C10 |        |                 |       |
6     |  I_O  |   0  |C8  |        |                 |       |
7     |  I_O  |   0  |C6  |        |                 |       |
8     |  I_O  |   0  |C4  |        |                 |       |
9     |  I_O  |   0  |C2  |        |                 |       |
10    |GNDIO0 |   -  |    |        |                 |       |
11    |  I_O  |   0  |D14 |        |                 |       |
12    |  I_O  |   0  |D12 |        |                 |       |
13    |  I_O  |   0  |D10 |        |                 |       |
14    |  I_O  |   0  |D8  |        |                 |       |
15    |  I_O  |   0  |D6  |        |                 |       |
16    |  I_O  |   0  |D4  |        |                 |       |
17    | IN0   |   0  |    |        |                 |       |
18    | NC    |   -  |    |        |                 |       |
19    |VCCIO0 |   -  |    |        |                 |       |
20    | IN1   |   0  |    |        |                 |       |
21    |  I_O  |   0  |E2  |        |                 |       |
22    |  I_O  |   0  |E4  |        |                 |       |
23    |  I_O  |   0  |E6  |        |                 |       |
24    |  I_O  |   0  |E8  |        |                 |       |
25    |  I_O  |   0  |E10 |        |                 |       |
26    |  I_O  |   0  |E12 |        |                 |       |
27    |GNDIO0 |   -  |    |        |                 |       |
28    |  I_O  |   0  |F2  |        |                 |       |
29    |  I_O  |   0  |F4  |        |                 |       |
30    |  I_O  |   0  |F6  |        |                 |       |
31    |  I_O  |   0  |F8  |        |                 |       |
32    |  I_O  |   0  |F10 |        |                 |       |
33    |  I_O  |   0  |F12 |        |                 |       |
34    |VCCIO0 |   -  |    |        |                 |       |
35    | TCK   |   -  |    |        |                 |       |
36    | VCC   |   -  |    |        |                 |       |
37    | GND   |   -  |    |        |                 |       |
38    | IN2   |   0  |    |        |                 |       |
39    |  I_O  |   0  |G12 |        |                 |       |
40    |  I_O  |   0  |G10 |        |                 |       |
41    |  I_O  |   0  |G8  |        |                 |       |
42    |  I_O  |   0  |G6  |        |                 |       |
43    |  I_O  |   0  |G4  |    *   |LVCMOS18         | Output|led_col_0_
44    |  I_O  |   0  |G2  |    *   |LVCMOS18         | Output|led_col_1_
45    | IN3   |   0  |    |        |                 |       |
46    |GNDIO0 |   -  |    |        |                 |       |
47    |VCCIO0 |   -  |    |        |                 |       |
48    |  I_O  |   0  |H12 |    *   |LVCMOS18         | Output|led_col_2_
49    |  I_O  |   0  |H10 |    *   |LVCMOS18         | Output|led_col_3_
50    |  I_O  |   0  |H8  |    *   |LVCMOS18         | Output|led_col_4_
51    |  I_O  |   0  |H6  |    *   |LVCMOS18         | Output|led_col_5_
52    |  I_O  |   0  |H4  |    *   |LVCMOS18         | Output|led_col_6_
53    |  I_O  |   0  |H2  |    *   |LVCMOS18         | Output|led_col_7_
54    |INCLK1 |   0  |    |        |                 |       |
55    |GNDIO1 |   -  |    |        |                 |       |
56    |INCLK2 |   1  |    |        |                 |       |
57    | VCC   |   -  |    |        |                 |       |
58    |  I_O  |   1  |I2  |    *   |LVCMOS18         | Output|led_row_7_
59    |  I_O  |   1  |I4  |    *   |LVCMOS18         | Output|led_row_6_
60    |  I_O  |   1  |I6  |    *   |LVCMOS18         | Output|led_row_5_
61    |  I_O  |   1  |I8  |    *   |LVCMOS18         | Output|led_row_4_
62    |  I_O  |   1  |I10 |    *   |LVCMOS18         | Output|led_row_3_
63    |  I_O  |   1  |I12 |    *   |LVCMOS18         | Output|led_row_2_
64    |VCCIO1 |   -  |    |        |                 |       |
65    |GNDIO1 |   -  |    |        |                 |       |
66    |  I_O  |   1  |J2  |    *   |LVCMOS18         | Output|led_row_1_
67    |  I_O  |   1  |J4  |    *   |LVCMOS18         | Output|led_row_0_
68    |  I_O  |   1  |J6  |    *   |LVCMOS18         | Input |reset
69    |  I_O  |   1  |J8  |        |                 |       |
70    |  I_O  |   1  |J10 |        |                 |       |
71    |  I_O  |   1  |J12 |        |                 |       |
72    | IN4   |   0  |    |        |                 |       |
73    | GND   |   -  |    |        |                 |       |
74    | TMS   |   -  |    |        |                 |       |
75    |VCCIO1 |   -  |    |        |                 |       |
76    |  I_O  |   1  |K12 |        |                 |       |
77    |  I_O  |   1  |K10 |        |                 |       |
78    |  I_O  |   1  |K8  |        |                 |       |
79    |  I_O  |   1  |K6  |        |                 |       |
80    |  I_O  |   1  |K4  |        |                 |       |
81    |  I_O  |   1  |K2  |        |                 |       |
82    |GNDIO1 |   -  |    |        |                 |       |
83    |  I_O  |   1  |L14 |        |                 |       |
84    |  I_O  |   1  |L12 |        |                 |       |
85    |  I_O  |   1  |L10 |        |                 |       |
86    |  I_O  |   1  |L8  |        |                 |       |
87    |  I_O  |   1  |L6  |        |                 |       |
88    |  I_O  |   1  |L4  |        |                 |       |
89    | IN5   |   1  |    |        |                 |       |
90    | NC    |   -  |    |        |                 |       |
91    |VCCIO1 |   -  |    |        |                 |       |
92    | IN6   |   1  |    |        |                 |       |
93    |  I_O  |   1  |M2  |        |                 |       |
94    |  I_O  |   1  |M4  |        |                 |       |
95    |  I_O  |   1  |M6  |        |                 |       |
96    |  I_O  |   1  |M8  |        |                 |       |
97    |  I_O  |   1  |M10 |        |                 |       |
98    |  I_O  |   1  |M12 |        |                 |       |
99    |GNDIO1 |   -  |    |        |                 |       |
100   |  I_O  |   1  |N2  |        |                 |       |
101   |  I_O  |   1  |N4  |        |                 |       |
102   |  I_O  |   1  |N6  |        |                 |       |
103   |  I_O  |   1  |N8  |        |                 |       |
104   |  I_O  |   1  |N10 |        |                 |       |
105   |  I_O  |   1  |N12 |        |                 |       |
106   |VCCIO1 |   -  |    |        |                 |       |
107   | TDO   |   -  |    |        |                 |       |
108   | VCC   |   -  |    |        |                 |       |
109   | GND   |   -  |    |        |                 |       |
110   | IN7   |   1  |    |        |                 |       |
111   |  I_O  |   1  |O12 |        |                 |       |
112   |  I_O  |   1  |O10 |        |                 |       |
113   |  I_O  |   1  |O8  |        |                 |       |
114   |  I_O  |   1  |O6  |        |                 |       |
115   |  I_O  |   1  |O4  |        |                 |       |
116   |  I_O  |   1  |O2  |        |                 |       |
117   | IN8   |   1  |    |        |                 |       |
118   |GNDIO1 |   -  |    |        |                 |       |
119   |VCCIO1 |   -  |    |        |                 |       |
120   |  I_O  |   1  |P12 |        |                 |       |
121   |  I_O  |   1  |P10 |        |                 |       |
122   |  I_O  |   1  |P8  |        |                 |       |
123   |  I_O  |   1  |P6  |        |                 |       |
124   |  I_O  |   1  |P4  |        |                 |       |
125   | I_O/OE|   1  |P2  |        |                 |       |
126   |INCLK3 |   1  |    |        |                 |       |
127   |GNDIO0 |   -  |    |        |                 |       |
128   |INCLK0 |   0  |    |    *   |LVCMOS18         | Input |clk
129   | VCC   |   -  |    |        |                 |       |
130   | I_O/OE|   0  |A2  |        |                 |       |
131   |  I_O  |   0  |A4  |        |                 |       |
132   |  I_O  |   0  |A6  |        |                 |       |
133   |  I_O  |   0  |A8  |        |                 |       |
134   |  I_O  |   0  |A10 |        |                 |       |
135   |  I_O  |   0  |A12 |        |                 |       |
136   |VCCIO0 |   -  |    |        |                 |       |
137   |GNDIO0 |   -  |    |        |                 |       |
138   |  I_O  |   0  |B2  |        |                 |       |
139   |  I_O  |   0  |B4  |        |                 |       |
140   |  I_O  |   0  |B6  |        |                 |       |
141   |  I_O  |   0  |B8  |        |                 |       |
142   |  I_O  |   0  |B10 |        |                 |       |
143   |  I_O  |   0  |B12 |        |                 |       |
144   | IN9   |   0  |    |        |                 |       |
--------------------------------------------------------------------------------------

<Note> GLB Pad : This notation refers to the GLB I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                Input
         Pin    Fanout
 Pin GLB Type                       Pullup Signal
-------------------------------------------------
 128  -- INCLK     ----------------      Up clk
  68   J  I/O   14 ABCDEF--IJKLMNOP      Up reset
-------------------------------------------------



Output_Signal_List
~~~~~~~~~~~~~~~~~~
          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
-----------------------------------------------------------------------------------
  43   G 11  -  10  2 COM                   ----------------  Fast     Up led_col_0_
  44   G 14  -  15  3 COM                   ----------------  Fast     Up led_col_1_
  48   H 21  -  16  4 COM                   ----------------  Fast     Up led_col_2_
  49   H 10  -  15  3 COM                   ----------------  Fast     Up led_col_3_
  50   H 20  -  12  3 COM                   ----------------  Fast     Up led_col_4_
  51   H  0  -   1  1 COM                   ----------------  Fast     Up led_col_5_
  52   H  0  -   1  1 COM                   ----------------  Fast     Up led_col_6_
  53   H  0  -   1  1 COM                   ----------------  Fast     Up led_col_7_
  67   J 15  1   1  1 DFF    * R *       2  -------H-J------  Fast     Up led_row_0_
  66   J 15  1   1  1 DFF    * R *       3  -------HIJ------  Fast     Up led_row_1_
  63   I 15  1   1  1 DFF    * R *       4  ------GHIJ------  Fast     Up led_row_2_
  62   I 15  1   1  1 DFF    * R *       4  ------GHIJ------  Fast     Up led_row_3_
  61   I 15  1   1  1 DFF    * R *       3  -------HIJ------  Fast     Up led_row_4_
  60   I 15  1   1  1 DFF    * R *       4  ------GHIJ------  Fast     Up led_row_5_
  59   I 15  1   1  1 DFF    * R *       3  -------HIJ------  Fast     Up led_row_6_
  58   I 15  1   1  1 DFF  *   S *       2  -------H-J------  Fast     Up led_row_7_
-----------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P                     Signal
--------------------------------------------------------------------------------
 0   H 11  -   1  1 COM              3  ------GH-J------  A0_N_132
 9   J 11  -   1  1 COM              4  ------GH-JK-----  A0_N_150
 3   H 11  -   1  1 COM              2  ------GH--------  A0_N_152
 5   H 11  -   1  1 COM              2  ------GH--------  A0_N_154
12   J 11  -   1  1 COM              3  ------GH--K-----  A0_N_155
13   I  9  -   1  1 COM              2  ------------M-O-  A0_N_263
12   I 13  -   1  1 COM              1  --------I-------  A0_N_271
10   A 11  -   1  1 COM              2  --C--------L----  A0_N_301
11   A 14  -   1  1 COM              2  -----------L---P  A0_N_307
 7   J 12  -   3  1 COM              2  ------GH--------  A0_N_30_0
13   A 19  -   1  1 COM              1  -------------N--  A0_N_317
12   A 24  -   1  1 COM              1  -----F----------  A0_N_327
 1   J 16  -   4  1 COM              2  ------GH--------  A0_N_32_i
 6   A 23  -   1  1 COM              1  --C-------------  A0_N_339
 3   J  6  -   3  1 COM              2  ------GH--------  A0_N_37_i
 0   J 16  -   4  1 COM              2  ------GH--------  A0_N_46_i
 5   A  2  1   1  1 DFF    * R       2  A--D------------  A0_cnt_next_0_
10   B  6  2   2  1 DFF    * R       3  ABC-------------  A0_cnt_next_10_
 5   L  4  2   2  1 DFF    * R       3  A-C--------L----  A0_cnt_next_11_
 3   C  5  2   3  1 DFF    * R       2  A-C-------------  A0_cnt_next_12_
 1   C  5  2   4  1 DFF    * R       2  A-C-------------  A0_cnt_next_13_
10   L  4  2   2  1 DFF    * R       4  A-C--------L---P  A0_cnt_next_14_
 3   P  4  2   3  1 DFF    * R       3  A-C------------P  A0_cnt_next_15_
 1   P  5  2   4  1 DFF    * R       3  A-C------------P  A0_cnt_next_16_
 6   P  7  2   2  1 DFF    * R       3  A-C------------P  A0_cnt_next_17_
10   P  6  2   1  1 TFF    * R       2  A-C-------------  A0_cnt_next_18_
 7   N  3  2   2  1 DFF    * R       3  A-C----------N--  A0_cnt_next_19_
 5   D  3  1   2  1 DFF    * R       2  A--D------------  A0_cnt_next_1_
 3   N  4  2   3  1 DFF    * R       3  A-C----------N--  A0_cnt_next_20_
 1   N  6  2   4  1 DFF    * R       3  A-C----------N--  A0_cnt_next_21_
 5   N  7  2   2  1 DFF    * R       3  A-C----------N--  A0_cnt_next_22_
11   N  6  2   1  1 TFF    * R       2  A-C-------------  A0_cnt_next_23_
 5   F  3  2   2  1 DFF    * R       3  A-C--F----------  A0_cnt_next_24_
 2   F  5  2   3  1 DFF    * R       3  A-C--F----------  A0_cnt_next_25_
 1   A  4  1   3  1 DFF    * R       1  A---------------  A0_cnt_next_2_
 0   A  5  1   4  1 DFF    * R       1  A---------------  A0_cnt_next_3_
10   D  3  2   2  1 DFF    * R       2  A--D------------  A0_cnt_next_4_
 2   A  4  2   3  1 DFF    * R       2  A--D------------  A0_cnt_next_5_
 2   D  5  2   4  1 DFF    * R       2  A--D------------  A0_cnt_next_6_
 3   A  6  2   2  1 DFF    * R       3  ABC-------------  A0_cnt_next_7_
 5   B  4  2   3  1 DFF    * R       3  ABC-------------  A0_cnt_next_8_
 2   B  6  2   4  1 DFF    * R       3  ABC-------------  A0_cnt_next_9_
10   I  2  1   1  1 DFF    * R       3  -----F--I---M---  A0_cnt_scan_0_
 5   O  4  2   3  1 DFF    * R       3  --------IJ----O-  A0_cnt_scan_10_
 2   O  5  2   4  1 DFF    * R       3  --------IJ----O-  A0_cnt_scan_11_
10   O  6  2   2  1 DFF    * R       3  --------IJ----O-  A0_cnt_scan_12_
 9   I  3  2   2  1 DFF    * R       2  --------IJ------  A0_cnt_scan_13_
 7   I  4  2   3  1 DFF    * R       2  --------IJ------  A0_cnt_scan_14_
 5   I  5  2   4  1 DFF    * R       2  --------IJ------  A0_cnt_scan_15_
10   F  3  1   2  1 DFF    * R       3  -----F--I---M---  A0_cnt_scan_1_
 5   M  4  1   3  1 DFF    * R       2  --------I---M---  A0_cnt_scan_2_
 2   M  5  1   4  1 DFF    * R       2  --------I---M---  A0_cnt_scan_3_
 6   E  3  2   2  1 DFF    * R       3  ----E---IJ------  A0_cnt_scan_4_
 1   E  4  2   3  1 DFF    * R       3  ----E---IJ------  A0_cnt_scan_5_
 3   I  5  2   4  1 DFF    * R       3  ----E---IJ------  A0_cnt_scan_6_
 3   E  6  2   2  1 DFF    * R       3  ----E---IJ------  A0_cnt_scan_7_
10   E  6  2   1  1 TFF    * R       2  --------IJ------  A0_cnt_scan_8_
10   M  3  2   2  1 DFF    * R       4  --------IJ--M-O-  A0_cnt_scan_9_
 5   K  6  -   4  1 COM              1  -------H--------  A0_col_buf_i_3_4__n
 2   L  3  2   2  1 DFF    * R       7  A-C---GH-JKL----  A0_scan_data_0_
10   K  4  2   3  1 DFF    * R       6  A-C---GH-JK-----  A0_scan_data_1_
 2   K  5  2   4  1 DFF    * R       6  A-C---GH-JK-----  A0_scan_data_2_
 4   A 24  2   1  1 TFF    * R       5  --C---GH-JK-----  A0_scan_data_3_
11   C 25  2   1  1 TFF    * R       3  --C----H-J------  A0_scan_data_4_
 5   C 27  2   2  1 DFF    * R       3  --C----H-J------  A0_scan_data_5_
 7   C  6  3   2  1 DFF    * R       3  --C----H-J------  A0_scan_data_6_
 8   A 26  -   1  1 COM              7  -BC--F----KL-N-P  A0_un1_cnt_next_10
 9   A  4  -   1  1 COM              2  A--D------------  A0_un1_cnt_next_10_14
 7   A  7  -   1  1 COM              3  ABC-------------  A0_un1_cnt_next_10_20_3
11   I  4  -   1  1 COM              3  ----E---IJ------  A0_un1_cnt_scan_9
--------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used



PostFit_Equations
~~~~~~~~~~~~~~~~~
A0_N_132 = !led_row_0_.Q & !led_row_1_.Q & !led_row_2_.Q & !led_row_3_.Q
       & !led_row_4_.Q & led_row_5_.Q & !led_row_6_.Q & !led_row_7_.Q
       & !A0_scan_data_4_.Q & !A0_scan_data_5_.Q & !A0_scan_data_6_.Q ; (1 pterm, 11 signals)

A0_N_150 = !led_row_0_.Q & led_row_1_.Q & !led_row_2_.Q & !led_row_3_.Q
       & !led_row_4_.Q & !led_row_5_.Q & !led_row_6_.Q & !led_row_7_.Q
       & !A0_scan_data_4_.Q & !A0_scan_data_5_.Q & !A0_scan_data_6_.Q ; (1 pterm, 11 signals)

A0_N_152 = !led_row_0_.Q & !led_row_1_.Q & !led_row_2_.Q & led_row_3_.Q
       & !led_row_4_.Q & !led_row_5_.Q & !led_row_6_.Q & !led_row_7_.Q
       & !A0_scan_data_4_.Q & !A0_scan_data_5_.Q & !A0_scan_data_6_.Q ; (1 pterm, 11 signals)

A0_N_154 = !led_row_0_.Q & !led_row_1_.Q & led_row_2_.Q & !led_row_3_.Q
       & !led_row_4_.Q & !led_row_5_.Q & !led_row_6_.Q & !led_row_7_.Q
       & !A0_scan_data_4_.Q & !A0_scan_data_5_.Q & !A0_scan_data_6_.Q ; (1 pterm, 11 signals)

A0_N_155 = !led_row_0_.Q & !led_row_1_.Q & !led_row_2_.Q & !led_row_3_.Q
       & led_row_4_.Q & !led_row_5_.Q & !led_row_6_.Q & !led_row_7_.Q
       & !A0_scan_data_4_.Q & !A0_scan_data_5_.Q & !A0_scan_data_6_.Q ; (1 pterm, 11 signals)

A0_N_263 = A0_cnt_scan_0_.Q & A0_cnt_scan_1_.Q & A0_cnt_scan_2_.Q
       & A0_cnt_scan_3_.Q & A0_cnt_scan_4_.Q & A0_cnt_scan_5_.Q
       & A0_cnt_scan_6_.Q & A0_cnt_scan_7_.Q & A0_cnt_scan_8_.Q ; (1 pterm, 9 signals)

A0_N_271 = A0_cnt_scan_0_.Q & A0_cnt_scan_1_.Q & A0_cnt_scan_2_.Q
       & A0_cnt_scan_3_.Q & A0_cnt_scan_4_.Q & A0_cnt_scan_5_.Q
       & A0_cnt_scan_6_.Q & A0_cnt_scan_7_.Q & A0_cnt_scan_8_.Q
       & A0_cnt_scan_9_.Q & A0_cnt_scan_10_.Q & A0_cnt_scan_11_.Q
       & A0_cnt_scan_12_.Q ; (1 pterm, 13 signals)

A0_N_301 = A0_cnt_next_9_.Q & A0_cnt_next_10_.Q & A0_cnt_next_0_.Q
       & A0_cnt_next_1_.Q & A0_cnt_next_2_.Q & A0_cnt_next_3_.Q
       & A0_cnt_next_4_.Q & A0_cnt_next_5_.Q & A0_cnt_next_6_.Q
       & A0_cnt_next_7_.Q & A0_cnt_next_8_.Q ; (1 pterm, 11 signals)

A0_N_307 = A0_cnt_next_9_.Q & A0_cnt_next_13_.Q & A0_cnt_next_10_.Q
       & A0_cnt_next_0_.Q & A0_cnt_next_1_.Q & A0_cnt_next_2_.Q
       & A0_cnt_next_3_.Q & A0_cnt_next_4_.Q & A0_cnt_next_5_.Q
       & A0_cnt_next_6_.Q & A0_cnt_next_7_.Q & A0_cnt_next_8_.Q
       & A0_cnt_next_11_.Q & A0_cnt_next_12_.Q ; (1 pterm, 14 signals)

A0_N_30_0 = !( !led_row_0_.Q & !led_row_1_.Q & !led_row_4_.Q & led_row_6_.Q
       & !led_row_7_.Q & !A0_scan_data_1_.Q & A0_scan_data_3_.Q
       & !A0_scan_data_4_.Q & !A0_scan_data_5_.Q & !A0_scan_data_6_.Q
       & A0_scan_data_0_.Q & A0_scan_data_2_.Q
    # !led_row_0_.Q & led_row_1_.Q & !led_row_4_.Q & !led_row_6_.Q
       & !led_row_7_.Q & !A0_scan_data_1_.Q & !A0_scan_data_3_.Q
       & !A0_scan_data_4_.Q & !A0_scan_data_5_.Q & !A0_scan_data_6_.Q
       & !A0_scan_data_0_.Q
    # !led_row_0_.Q & led_row_1_.Q & !led_row_4_.Q & !led_row_6_.Q
       & !led_row_7_.Q & A0_scan_data_1_.Q & !A0_scan_data_4_.Q
       & !A0_scan_data_5_.Q & !A0_scan_data_6_.Q & A0_scan_data_0_.Q ) ; (3 pterms, 12 signals)

A0_N_317 = A0_cnt_next_9_.Q & A0_cnt_next_13_.Q & A0_cnt_next_16_.Q
       & A0_cnt_next_18_.Q & A0_cnt_next_15_.Q & A0_cnt_next_10_.Q
       & A0_cnt_next_0_.Q & A0_cnt_next_1_.Q & A0_cnt_next_2_.Q
       & A0_cnt_next_3_.Q & A0_cnt_next_4_.Q & A0_cnt_next_5_.Q
       & A0_cnt_next_6_.Q & A0_cnt_next_7_.Q & A0_cnt_next_8_.Q
       & A0_cnt_next_11_.Q & A0_cnt_next_12_.Q & A0_cnt_next_14_.Q
       & A0_cnt_next_17_.Q ; (1 pterm, 19 signals)

A0_N_327 = A0_cnt_next_9_.Q & A0_cnt_next_20_.Q & A0_cnt_next_13_.Q
       & A0_cnt_next_16_.Q & A0_cnt_next_23_.Q & A0_cnt_next_18_.Q
       & A0_cnt_next_15_.Q & A0_cnt_next_19_.Q & A0_cnt_next_10_.Q
       & A0_cnt_next_0_.Q & A0_cnt_next_1_.Q & A0_cnt_next_2_.Q
       & A0_cnt_next_3_.Q & A0_cnt_next_4_.Q & A0_cnt_next_5_.Q
       & A0_cnt_next_6_.Q & A0_cnt_next_7_.Q & A0_cnt_next_8_.Q
       & A0_cnt_next_11_.Q & A0_cnt_next_12_.Q & A0_cnt_next_14_.Q
       & A0_cnt_next_17_.Q & A0_cnt_next_21_.Q & A0_cnt_next_22_.Q ; (1 pterm, 24 signals)

A0_N_32_i = !( !led_row_0_.Q & !led_row_1_.Q & led_row_2_.Q & !led_row_3_.Q
       & !led_row_4_.Q & !led_row_5_.Q & !led_row_6_.Q & !led_row_7_.Q
       & !A0_scan_data_1_.Q & A0_scan_data_3_.Q & !A0_scan_data_4_.Q
       & !A0_scan_data_5_.Q & !A0_scan_data_6_.Q & !A0_scan_data_2_.Q
    # !led_row_0_.Q & !led_row_1_.Q & !led_row_2_.Q & led_row_3_.Q
       & !led_row_4_.Q & !led_row_5_.Q & !led_row_6_.Q & !led_row_7_.Q
       & !A0_scan_data_1_.Q & A0_scan_data_3_.Q & !A0_scan_data_4_.Q
       & !A0_scan_data_5_.Q & !A0_scan_data_6_.Q & !A0_scan_data_2_.Q
    # A0_scan_data_1_.Q & !A0_scan_data_3_.Q & !A0_scan_data_0_.Q & A0_N_150
    # A0_scan_data_1_.Q & A0_scan_data_3_.Q & A0_scan_data_0_.Q & A0_N_150 ) ; (4 pterms, 16 signals)

A0_N_339 = !A0_cnt_next_24_.Q & !A0_cnt_next_9_.Q & !A0_cnt_next_20_.Q
       & !A0_cnt_next_13_.Q & !A0_cnt_next_16_.Q & !A0_cnt_next_23_.Q
       & !A0_cnt_next_18_.Q & !A0_cnt_next_15_.Q & !A0_cnt_next_19_.Q
       & !A0_cnt_next_10_.Q & A0_scan_data_1_.Q & A0_scan_data_0_.Q
       & A0_scan_data_2_.Q & A0_cnt_next_7_.Q & A0_cnt_next_8_.Q
       & A0_cnt_next_11_.Q & A0_cnt_next_12_.Q & A0_cnt_next_14_.Q
       & A0_cnt_next_17_.Q & A0_cnt_next_21_.Q & A0_cnt_next_22_.Q
       & A0_cnt_next_25_.Q & A0_un1_cnt_next_10_20_3 ; (1 pterm, 23 signals)

A0_N_37_i = !( !A0_scan_data_1_.Q & !A0_scan_data_0_.Q & A0_N_132
    # A0_scan_data_1_.Q & !A0_scan_data_3_.Q & !A0_scan_data_2_.Q & A0_N_150
    # A0_scan_data_1_.Q & A0_scan_data_3_.Q & A0_scan_data_2_.Q & A0_N_150 ) ; (3 pterms, 6 signals)

A0_N_46_i = !( !led_row_0_.Q & !led_row_1_.Q & !led_row_2_.Q & !led_row_3_.Q
       & !led_row_4_.Q & !led_row_5_.Q & led_row_6_.Q & !led_row_7_.Q
       & !A0_scan_data_1_.Q & !A0_scan_data_3_.Q & !A0_scan_data_4_.Q
       & !A0_scan_data_5_.Q & !A0_scan_data_6_.Q & A0_scan_data_0_.Q
       & A0_scan_data_2_.Q
    # !led_row_0_.Q & !led_row_1_.Q & !led_row_2_.Q & !led_row_3_.Q
       & led_row_4_.Q & !led_row_5_.Q & !led_row_6_.Q & !led_row_7_.Q
       & !A0_scan_data_1_.Q & A0_scan_data_3_.Q & !A0_scan_data_4_.Q
       & !A0_scan_data_5_.Q & !A0_scan_data_6_.Q & !A0_scan_data_2_.Q
    # A0_scan_data_1_.Q & !A0_scan_data_3_.Q & !A0_scan_data_0_.Q & A0_N_132
    # A0_scan_data_3_.Q & A0_scan_data_0_.Q & !A0_scan_data_2_.Q & A0_N_132 ) ; (4 pterms, 16 signals)

A0_cnt_next_0_.D = !A0_cnt_next_0_.Q ; (1 pterm, 1 signal)
A0_cnt_next_0_.C = clk ; (1 pterm, 1 signal)
A0_cnt_next_0_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_next_10_.D.X1 = A0_cnt_next_10_.Q ; (1 pterm, 1 signal)
A0_cnt_next_10_.D.X2 = A0_cnt_next_9_.Q & A0_cnt_next_7_.Q & A0_cnt_next_8_.Q
       & A0_un1_cnt_next_10_20_3 ; (1 pterm, 4 signals)
A0_cnt_next_10_.C = clk ; (1 pterm, 1 signal)
A0_cnt_next_10_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_next_11_.D = A0_cnt_next_11_.Q & !A0_un1_cnt_next_10 & !A0_N_301
    # !A0_cnt_next_11_.Q & !A0_un1_cnt_next_10 & A0_N_301 ; (2 pterms, 3 signals)
A0_cnt_next_11_.C = clk ; (1 pterm, 1 signal)
A0_cnt_next_11_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_next_12_.D = A0_cnt_next_11_.Q & !A0_cnt_next_12_.Q
       & !A0_un1_cnt_next_10 & A0_N_301
    # !A0_cnt_next_11_.Q & A0_cnt_next_12_.Q & !A0_un1_cnt_next_10
    # A0_cnt_next_12_.Q & !A0_un1_cnt_next_10 & !A0_N_301 ; (3 pterms, 4 signals)
A0_cnt_next_12_.C = clk ; (1 pterm, 1 signal)
A0_cnt_next_12_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_next_13_.D = !A0_cnt_next_13_.Q & A0_cnt_next_11_.Q & A0_cnt_next_12_.Q
       & A0_N_301
    # A0_cnt_next_13_.Q & !A0_cnt_next_12_.Q
    # A0_cnt_next_13_.Q & !A0_cnt_next_11_.Q
    # A0_cnt_next_13_.Q & !A0_N_301 ; (4 pterms, 4 signals)
A0_cnt_next_13_.C = clk ; (1 pterm, 1 signal)
A0_cnt_next_13_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_next_14_.D = A0_cnt_next_14_.Q & !A0_un1_cnt_next_10 & !A0_N_307
    # !A0_cnt_next_14_.Q & !A0_un1_cnt_next_10 & A0_N_307 ; (2 pterms, 3 signals)
A0_cnt_next_14_.C = clk ; (1 pterm, 1 signal)
A0_cnt_next_14_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_next_15_.D = !A0_cnt_next_15_.Q & A0_cnt_next_14_.Q & A0_N_307
    # A0_cnt_next_15_.Q & !A0_cnt_next_14_.Q
    # A0_cnt_next_15_.Q & !A0_N_307 ; (3 pterms, 3 signals)
A0_cnt_next_15_.C = clk ; (1 pterm, 1 signal)
A0_cnt_next_15_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_next_16_.D = !A0_cnt_next_16_.Q & A0_cnt_next_15_.Q & A0_cnt_next_14_.Q
       & A0_N_307
    # A0_cnt_next_16_.Q & !A0_cnt_next_14_.Q
    # A0_cnt_next_16_.Q & !A0_cnt_next_15_.Q
    # A0_cnt_next_16_.Q & !A0_N_307 ; (4 pterms, 4 signals)
A0_cnt_next_16_.C = clk ; (1 pterm, 1 signal)
A0_cnt_next_16_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_next_17_.D.X1 = A0_cnt_next_16_.Q & A0_cnt_next_15_.Q
       & A0_cnt_next_14_.Q & !A0_un1_cnt_next_10 & A0_N_307 ; (1 pterm, 5 signals)
A0_cnt_next_17_.D.X2 = A0_cnt_next_17_.Q & !A0_un1_cnt_next_10 ; (1 pterm, 2 signals)
A0_cnt_next_17_.C = clk ; (1 pterm, 1 signal)
A0_cnt_next_17_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_next_18_.T = A0_cnt_next_16_.Q & A0_cnt_next_15_.Q & A0_cnt_next_14_.Q
       & A0_cnt_next_17_.Q & A0_N_307 ; (1 pterm, 5 signals)
A0_cnt_next_18_.C = clk ; (1 pterm, 1 signal)
A0_cnt_next_18_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_next_19_.D = A0_cnt_next_19_.Q & !A0_N_317
    # !A0_cnt_next_19_.Q & A0_N_317 ; (2 pterms, 2 signals)
A0_cnt_next_19_.C = clk ; (1 pterm, 1 signal)
A0_cnt_next_19_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_next_1_.D = A0_cnt_next_0_.Q & !A0_cnt_next_1_.Q
    # !A0_cnt_next_0_.Q & A0_cnt_next_1_.Q ; (2 pterms, 2 signals)
A0_cnt_next_1_.C = clk ; (1 pterm, 1 signal)
A0_cnt_next_1_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_next_20_.D = !A0_cnt_next_20_.Q & A0_cnt_next_19_.Q & A0_N_317
    # A0_cnt_next_20_.Q & !A0_cnt_next_19_.Q
    # A0_cnt_next_20_.Q & !A0_N_317 ; (3 pterms, 3 signals)
A0_cnt_next_20_.C = clk ; (1 pterm, 1 signal)
A0_cnt_next_20_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_next_21_.D = A0_cnt_next_20_.Q & A0_cnt_next_19_.Q & !A0_cnt_next_21_.Q
       & !A0_un1_cnt_next_10 & A0_N_317
    # !A0_cnt_next_19_.Q & A0_cnt_next_21_.Q & !A0_un1_cnt_next_10
    # !A0_cnt_next_20_.Q & A0_cnt_next_21_.Q & !A0_un1_cnt_next_10
    # A0_cnt_next_21_.Q & !A0_un1_cnt_next_10 & !A0_N_317 ; (4 pterms, 5 signals)
A0_cnt_next_21_.C = clk ; (1 pterm, 1 signal)
A0_cnt_next_21_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_next_22_.D.X1 = A0_cnt_next_20_.Q & A0_cnt_next_19_.Q
       & A0_cnt_next_21_.Q & !A0_un1_cnt_next_10 & A0_N_317 ; (1 pterm, 5 signals)
A0_cnt_next_22_.D.X2 = A0_cnt_next_22_.Q & !A0_un1_cnt_next_10 ; (1 pterm, 2 signals)
A0_cnt_next_22_.C = clk ; (1 pterm, 1 signal)
A0_cnt_next_22_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_next_23_.T = A0_cnt_next_20_.Q & A0_cnt_next_19_.Q & A0_cnt_next_21_.Q
       & A0_cnt_next_22_.Q & A0_N_317 ; (1 pterm, 5 signals)
A0_cnt_next_23_.C = clk ; (1 pterm, 1 signal)
A0_cnt_next_23_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_next_24_.D = A0_cnt_next_24_.Q & !A0_N_327
    # !A0_cnt_next_24_.Q & A0_N_327 ; (2 pterms, 2 signals)
A0_cnt_next_24_.C = clk ; (1 pterm, 1 signal)
A0_cnt_next_24_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_next_25_.D = A0_cnt_next_24_.Q & !A0_cnt_next_25_.Q
       & !A0_un1_cnt_next_10 & A0_N_327
    # !A0_cnt_next_24_.Q & A0_cnt_next_25_.Q & !A0_un1_cnt_next_10
    # A0_cnt_next_25_.Q & !A0_un1_cnt_next_10 & !A0_N_327 ; (3 pterms, 4 signals)
A0_cnt_next_25_.C = clk ; (1 pterm, 1 signal)
A0_cnt_next_25_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_next_2_.D = A0_cnt_next_0_.Q & A0_cnt_next_1_.Q & !A0_cnt_next_2_.Q
    # !A0_cnt_next_1_.Q & A0_cnt_next_2_.Q
    # !A0_cnt_next_0_.Q & A0_cnt_next_2_.Q ; (3 pterms, 3 signals)
A0_cnt_next_2_.C = clk ; (1 pterm, 1 signal)
A0_cnt_next_2_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_next_3_.D = A0_cnt_next_0_.Q & A0_cnt_next_1_.Q & A0_cnt_next_2_.Q
       & !A0_cnt_next_3_.Q
    # !A0_cnt_next_2_.Q & A0_cnt_next_3_.Q
    # !A0_cnt_next_1_.Q & A0_cnt_next_3_.Q
    # !A0_cnt_next_0_.Q & A0_cnt_next_3_.Q ; (4 pterms, 4 signals)
A0_cnt_next_3_.C = clk ; (1 pterm, 1 signal)
A0_cnt_next_3_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_next_4_.D = A0_cnt_next_4_.Q & !A0_un1_cnt_next_10_14
    # !A0_cnt_next_4_.Q & A0_un1_cnt_next_10_14 ; (2 pterms, 2 signals)
A0_cnt_next_4_.C = clk ; (1 pterm, 1 signal)
A0_cnt_next_4_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_next_5_.D = A0_cnt_next_4_.Q & !A0_cnt_next_5_.Q
       & A0_un1_cnt_next_10_14
    # !A0_cnt_next_4_.Q & A0_cnt_next_5_.Q
    # A0_cnt_next_5_.Q & !A0_un1_cnt_next_10_14 ; (3 pterms, 3 signals)
A0_cnt_next_5_.C = clk ; (1 pterm, 1 signal)
A0_cnt_next_5_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_next_6_.D = A0_cnt_next_4_.Q & A0_cnt_next_5_.Q & !A0_cnt_next_6_.Q
       & A0_un1_cnt_next_10_14
    # !A0_cnt_next_5_.Q & A0_cnt_next_6_.Q
    # !A0_cnt_next_4_.Q & A0_cnt_next_6_.Q
    # A0_cnt_next_6_.Q & !A0_un1_cnt_next_10_14 ; (4 pterms, 4 signals)
A0_cnt_next_6_.C = clk ; (1 pterm, 1 signal)
A0_cnt_next_6_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_next_7_.D.X1 = A0_cnt_next_4_.Q & A0_cnt_next_5_.Q & A0_cnt_next_6_.Q
       & A0_un1_cnt_next_10_14 ; (1 pterm, 4 signals)
A0_cnt_next_7_.D.X2 = A0_cnt_next_7_.Q ; (1 pterm, 1 signal)
A0_cnt_next_7_.C = clk ; (1 pterm, 1 signal)
A0_cnt_next_7_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_next_8_.D = A0_cnt_next_7_.Q & !A0_cnt_next_8_.Q
       & A0_un1_cnt_next_10_20_3
    # !A0_cnt_next_7_.Q & A0_cnt_next_8_.Q
    # A0_cnt_next_8_.Q & !A0_un1_cnt_next_10_20_3 ; (3 pterms, 3 signals)
A0_cnt_next_8_.C = clk ; (1 pterm, 1 signal)
A0_cnt_next_8_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_next_9_.D = !A0_cnt_next_9_.Q & A0_cnt_next_7_.Q & A0_cnt_next_8_.Q
       & A0_un1_cnt_next_10_20_3 & !A0_un1_cnt_next_10
    # A0_cnt_next_9_.Q & !A0_un1_cnt_next_10_20_3 & !A0_un1_cnt_next_10
    # A0_cnt_next_9_.Q & !A0_cnt_next_8_.Q & !A0_un1_cnt_next_10
    # A0_cnt_next_9_.Q & !A0_cnt_next_7_.Q & !A0_un1_cnt_next_10 ; (4 pterms, 5 signals)
A0_cnt_next_9_.C = clk ; (1 pterm, 1 signal)
A0_cnt_next_9_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_scan_0_.D = !A0_cnt_scan_0_.Q ; (1 pterm, 1 signal)
A0_cnt_scan_0_.C = clk ; (1 pterm, 1 signal)
A0_cnt_scan_0_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_scan_10_.D = A0_cnt_scan_9_.Q & !A0_cnt_scan_10_.Q & A0_N_263
    # !A0_cnt_scan_9_.Q & A0_cnt_scan_10_.Q
    # A0_cnt_scan_10_.Q & !A0_N_263 ; (3 pterms, 3 signals)
A0_cnt_scan_10_.C = clk ; (1 pterm, 1 signal)
A0_cnt_scan_10_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_scan_11_.D = A0_cnt_scan_9_.Q & A0_cnt_scan_10_.Q & !A0_cnt_scan_11_.Q
       & A0_N_263
    # !A0_cnt_scan_10_.Q & A0_cnt_scan_11_.Q
    # !A0_cnt_scan_9_.Q & A0_cnt_scan_11_.Q
    # A0_cnt_scan_11_.Q & !A0_N_263 ; (4 pterms, 4 signals)
A0_cnt_scan_11_.C = clk ; (1 pterm, 1 signal)
A0_cnt_scan_11_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_scan_12_.D.X1 = A0_cnt_scan_9_.Q & A0_cnt_scan_10_.Q
       & A0_cnt_scan_11_.Q & A0_N_263 ; (1 pterm, 4 signals)
A0_cnt_scan_12_.D.X2 = A0_cnt_scan_12_.Q ; (1 pterm, 1 signal)
A0_cnt_scan_12_.C = clk ; (1 pterm, 1 signal)
A0_cnt_scan_12_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_scan_13_.D = A0_cnt_scan_13_.Q & !A0_N_271
    # !A0_cnt_scan_13_.Q & A0_N_271 ; (2 pterms, 2 signals)
A0_cnt_scan_13_.C = clk ; (1 pterm, 1 signal)
A0_cnt_scan_13_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_scan_14_.D = A0_cnt_scan_13_.Q & !A0_cnt_scan_14_.Q & A0_N_271
    # !A0_cnt_scan_13_.Q & A0_cnt_scan_14_.Q
    # A0_cnt_scan_14_.Q & !A0_N_271 ; (3 pterms, 3 signals)
A0_cnt_scan_14_.C = clk ; (1 pterm, 1 signal)
A0_cnt_scan_14_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_scan_15_.D = A0_cnt_scan_13_.Q & A0_cnt_scan_14_.Q & !A0_cnt_scan_15_.Q
       & A0_N_271
    # !A0_cnt_scan_14_.Q & A0_cnt_scan_15_.Q
    # !A0_cnt_scan_13_.Q & A0_cnt_scan_15_.Q
    # A0_cnt_scan_15_.Q & !A0_N_271 ; (4 pterms, 4 signals)
A0_cnt_scan_15_.C = clk ; (1 pterm, 1 signal)
A0_cnt_scan_15_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_scan_1_.D = A0_cnt_scan_0_.Q & !A0_cnt_scan_1_.Q
    # !A0_cnt_scan_0_.Q & A0_cnt_scan_1_.Q ; (2 pterms, 2 signals)
A0_cnt_scan_1_.C = clk ; (1 pterm, 1 signal)
A0_cnt_scan_1_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_scan_2_.D = A0_cnt_scan_0_.Q & A0_cnt_scan_1_.Q & !A0_cnt_scan_2_.Q
    # !A0_cnt_scan_1_.Q & A0_cnt_scan_2_.Q
    # !A0_cnt_scan_0_.Q & A0_cnt_scan_2_.Q ; (3 pterms, 3 signals)
A0_cnt_scan_2_.C = clk ; (1 pterm, 1 signal)
A0_cnt_scan_2_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_scan_3_.D = A0_cnt_scan_0_.Q & A0_cnt_scan_1_.Q & A0_cnt_scan_2_.Q
       & !A0_cnt_scan_3_.Q
    # !A0_cnt_scan_2_.Q & A0_cnt_scan_3_.Q
    # !A0_cnt_scan_1_.Q & A0_cnt_scan_3_.Q
    # !A0_cnt_scan_0_.Q & A0_cnt_scan_3_.Q ; (4 pterms, 4 signals)
A0_cnt_scan_3_.C = clk ; (1 pterm, 1 signal)
A0_cnt_scan_3_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_scan_4_.D = A0_cnt_scan_4_.Q & !A0_un1_cnt_scan_9
    # !A0_cnt_scan_4_.Q & A0_un1_cnt_scan_9 ; (2 pterms, 2 signals)
A0_cnt_scan_4_.C = clk ; (1 pterm, 1 signal)
A0_cnt_scan_4_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_scan_5_.D = A0_cnt_scan_4_.Q & !A0_cnt_scan_5_.Q & A0_un1_cnt_scan_9
    # !A0_cnt_scan_4_.Q & A0_cnt_scan_5_.Q
    # A0_cnt_scan_5_.Q & !A0_un1_cnt_scan_9 ; (3 pterms, 3 signals)
A0_cnt_scan_5_.C = clk ; (1 pterm, 1 signal)
A0_cnt_scan_5_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_scan_6_.D = A0_cnt_scan_4_.Q & A0_cnt_scan_5_.Q & !A0_cnt_scan_6_.Q
       & A0_un1_cnt_scan_9
    # !A0_cnt_scan_5_.Q & A0_cnt_scan_6_.Q
    # !A0_cnt_scan_4_.Q & A0_cnt_scan_6_.Q
    # A0_cnt_scan_6_.Q & !A0_un1_cnt_scan_9 ; (4 pterms, 4 signals)
A0_cnt_scan_6_.C = clk ; (1 pterm, 1 signal)
A0_cnt_scan_6_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_scan_7_.D.X1 = A0_cnt_scan_4_.Q & A0_cnt_scan_5_.Q & A0_cnt_scan_6_.Q
       & A0_un1_cnt_scan_9 ; (1 pterm, 4 signals)
A0_cnt_scan_7_.D.X2 = A0_cnt_scan_7_.Q ; (1 pterm, 1 signal)
A0_cnt_scan_7_.C = clk ; (1 pterm, 1 signal)
A0_cnt_scan_7_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_scan_8_.T = A0_cnt_scan_4_.Q & A0_cnt_scan_5_.Q & A0_cnt_scan_6_.Q
       & A0_cnt_scan_7_.Q & A0_un1_cnt_scan_9 ; (1 pterm, 5 signals)
A0_cnt_scan_8_.C = clk ; (1 pterm, 1 signal)
A0_cnt_scan_8_.AR = !reset ; (1 pterm, 1 signal)

A0_cnt_scan_9_.D = A0_cnt_scan_9_.Q & !A0_N_263
    # !A0_cnt_scan_9_.Q & A0_N_263 ; (2 pterms, 2 signals)
A0_cnt_scan_9_.C = clk ; (1 pterm, 1 signal)
A0_cnt_scan_9_.AR = !reset ; (1 pterm, 1 signal)

A0_col_buf_i_3_4__n = !( A0_scan_data_3_.Q & !A0_scan_data_2_.Q & A0_N_150
    # !A0_scan_data_1_.Q & !A0_scan_data_2_.Q & A0_N_150
    # !A0_scan_data_3_.Q & A0_scan_data_0_.Q & A0_N_155
    # A0_scan_data_0_.Q & !A0_scan_data_2_.Q & A0_N_155 ) ; (4 pterms, 6 signals)

A0_scan_data_0_.D = A0_scan_data_0_.Q & !A0_un1_cnt_next_10
    # !A0_scan_data_0_.Q & A0_un1_cnt_next_10 ; (2 pterms, 2 signals)
A0_scan_data_0_.C = clk ; (1 pterm, 1 signal)
A0_scan_data_0_.AR = !reset ; (1 pterm, 1 signal)

A0_scan_data_1_.D = !A0_scan_data_1_.Q & A0_scan_data_0_.Q
       & A0_un1_cnt_next_10
    # A0_scan_data_1_.Q & !A0_scan_data_0_.Q
    # A0_scan_data_1_.Q & !A0_un1_cnt_next_10 ; (3 pterms, 3 signals)
A0_scan_data_1_.C = clk ; (1 pterm, 1 signal)
A0_scan_data_1_.AR = !reset ; (1 pterm, 1 signal)

A0_scan_data_2_.D = A0_scan_data_1_.Q & A0_scan_data_0_.Q & !A0_scan_data_2_.Q
       & A0_un1_cnt_next_10
    # !A0_scan_data_0_.Q & A0_scan_data_2_.Q
    # !A0_scan_data_1_.Q & A0_scan_data_2_.Q
    # A0_scan_data_2_.Q & !A0_un1_cnt_next_10 ; (4 pterms, 4 signals)
A0_scan_data_2_.C = clk ; (1 pterm, 1 signal)
A0_scan_data_2_.AR = !reset ; (1 pterm, 1 signal)

A0_scan_data_3_.T = !A0_cnt_next_24_.Q & !A0_cnt_next_9_.Q
       & !A0_cnt_next_20_.Q & !A0_cnt_next_13_.Q & !A0_cnt_next_16_.Q
       & !A0_cnt_next_23_.Q & !A0_cnt_next_18_.Q & !A0_cnt_next_15_.Q
       & !A0_cnt_next_19_.Q & !A0_cnt_next_10_.Q & A0_scan_data_1_.Q
       & A0_scan_data_0_.Q & A0_scan_data_2_.Q & A0_cnt_next_7_.Q
       & A0_cnt_next_8_.Q & A0_cnt_next_11_.Q & A0_cnt_next_12_.Q
       & A0_cnt_next_14_.Q & A0_cnt_next_17_.Q & A0_cnt_next_21_.Q
       & A0_cnt_next_22_.Q & A0_cnt_next_25_.Q & A0_un1_cnt_next_10_20_3 ; (1 pterm, 23 signals)
A0_scan_data_3_.C = clk ; (1 pterm, 1 signal)
A0_scan_data_3_.AR = !reset ; (1 pterm, 1 signal)

A0_scan_data_4_.T = !A0_cnt_next_24_.Q & !A0_cnt_next_9_.Q
       & !A0_cnt_next_20_.Q & !A0_cnt_next_13_.Q & !A0_cnt_next_16_.Q
       & !A0_cnt_next_23_.Q & !A0_cnt_next_18_.Q & !A0_cnt_next_15_.Q
       & !A0_cnt_next_19_.Q & !A0_cnt_next_10_.Q & A0_scan_data_1_.Q
       & A0_scan_data_3_.Q & A0_scan_data_0_.Q & A0_scan_data_2_.Q
       & A0_cnt_next_7_.Q & A0_cnt_next_8_.Q & A0_cnt_next_11_.Q
       & A0_cnt_next_12_.Q & A0_cnt_next_14_.Q & A0_cnt_next_17_.Q
       & A0_cnt_next_21_.Q & A0_cnt_next_22_.Q & A0_cnt_next_25_.Q
       & A0_un1_cnt_next_10_20_3 ; (1 pterm, 24 signals)
A0_scan_data_4_.C = clk ; (1 pterm, 1 signal)
A0_scan_data_4_.AR = !reset ; (1 pterm, 1 signal)

A0_scan_data_5_.D.X1 = !A0_cnt_next_24_.Q & !A0_cnt_next_9_.Q
       & !A0_cnt_next_20_.Q & !A0_cnt_next_13_.Q & !A0_cnt_next_16_.Q
       & !A0_cnt_next_23_.Q & !A0_cnt_next_18_.Q & !A0_cnt_next_15_.Q
       & !A0_cnt_next_19_.Q & !A0_cnt_next_10_.Q & A0_scan_data_1_.Q
       & A0_scan_data_3_.Q & A0_scan_data_4_.Q & A0_scan_data_0_.Q
       & A0_scan_data_2_.Q & A0_cnt_next_7_.Q & A0_cnt_next_8_.Q
       & A0_cnt_next_11_.Q & A0_cnt_next_12_.Q & A0_cnt_next_14_.Q
       & A0_cnt_next_17_.Q & A0_cnt_next_21_.Q & A0_cnt_next_22_.Q
       & A0_cnt_next_25_.Q & A0_un1_cnt_next_10_20_3 ; (1 pterm, 25 signals)
A0_scan_data_5_.D.X2 = A0_scan_data_5_.Q ; (1 pterm, 1 signal)
A0_scan_data_5_.C = clk ; (1 pterm, 1 signal)
A0_scan_data_5_.AR = !reset ; (1 pterm, 1 signal)

A0_scan_data_6_.D.X1 = A0_scan_data_3_.Q & A0_scan_data_4_.Q
       & A0_scan_data_5_.Q & A0_N_339 ; (1 pterm, 4 signals)
A0_scan_data_6_.D.X2 = A0_scan_data_6_.Q ; (1 pterm, 1 signal)
A0_scan_data_6_.C = clk ; (1 pterm, 1 signal)
A0_scan_data_6_.AR = !reset ; (1 pterm, 1 signal)

A0_un1_cnt_next_10 = !A0_cnt_next_24_.Q & !A0_cnt_next_9_.Q
       & !A0_cnt_next_20_.Q & !A0_cnt_next_13_.Q & !A0_cnt_next_16_.Q
       & !A0_cnt_next_23_.Q & !A0_cnt_next_18_.Q & !A0_cnt_next_15_.Q
       & !A0_cnt_next_19_.Q & !A0_cnt_next_10_.Q & A0_cnt_next_0_.Q
       & A0_cnt_next_1_.Q & A0_cnt_next_2_.Q & A0_cnt_next_3_.Q
       & A0_cnt_next_4_.Q & A0_cnt_next_5_.Q & A0_cnt_next_6_.Q
       & A0_cnt_next_7_.Q & A0_cnt_next_8_.Q & A0_cnt_next_11_.Q
       & A0_cnt_next_12_.Q & A0_cnt_next_14_.Q & A0_cnt_next_17_.Q
       & A0_cnt_next_21_.Q & A0_cnt_next_22_.Q & A0_cnt_next_25_.Q ; (1 pterm, 26 signals)

A0_un1_cnt_next_10_14 = A0_cnt_next_0_.Q & A0_cnt_next_1_.Q & A0_cnt_next_2_.Q
       & A0_cnt_next_3_.Q ; (1 pterm, 4 signals)

A0_un1_cnt_next_10_20_3 = A0_cnt_next_0_.Q & A0_cnt_next_1_.Q
       & A0_cnt_next_2_.Q & A0_cnt_next_3_.Q & A0_cnt_next_4_.Q
       & A0_cnt_next_5_.Q & A0_cnt_next_6_.Q ; (1 pterm, 7 signals)

A0_un1_cnt_scan_9 = A0_cnt_scan_0_.Q & A0_cnt_scan_1_.Q & A0_cnt_scan_2_.Q
       & A0_cnt_scan_3_.Q ; (1 pterm, 4 signals)

led_col_0_.X1 = !A0_scan_data_1_.Q & A0_scan_data_0_.Q & A0_N_46_i & A0_N_32_i
       & A0_N_132
    # !A0_scan_data_2_.Q & A0_N_46_i & A0_N_32_i & A0_N_150
    # !A0_scan_data_1_.Q & A0_scan_data_0_.Q & A0_N_46_i & A0_N_32_i
       & A0_N_154
    # !A0_scan_data_1_.Q & !A0_scan_data_3_.Q & !A0_scan_data_2_.Q & A0_N_46_i
       & A0_N_32_i & A0_N_132
    # !A0_scan_data_1_.Q & !A0_scan_data_3_.Q & A0_scan_data_0_.Q & A0_N_46_i
       & A0_N_32_i & A0_N_152
    # !A0_scan_data_1_.Q & !A0_scan_data_3_.Q & A0_scan_data_0_.Q & A0_N_46_i
       & A0_N_32_i & A0_N_155
    # A0_scan_data_1_.Q & !A0_scan_data_3_.Q & A0_scan_data_2_.Q & A0_N_46_i
       & A0_N_32_i & A0_N_154
    # A0_scan_data_1_.Q & !A0_scan_data_3_.Q & !A0_scan_data_0_.Q
       & A0_scan_data_2_.Q & A0_N_46_i & A0_N_32_i & A0_N_152
    # A0_scan_data_1_.Q & !A0_scan_data_3_.Q & !A0_scan_data_0_.Q
       & A0_scan_data_2_.Q & A0_N_46_i & A0_N_32_i & A0_N_155 ; (9 pterms, 11 signals)
led_col_0_.X2 = A0_N_46_i & A0_N_32_i ; (1 pterm, 2 signals)

led_col_1_ = !( !A0_scan_data_1_.Q & A0_scan_data_3_.Q & !A0_scan_data_0_.Q
       & A0_scan_data_2_.Q & A0_N_154
    # !led_row_2_.Q & !led_row_3_.Q & !led_row_5_.Q & !A0_N_30_0
    # !A0_scan_data_1_.Q & !A0_scan_data_3_.Q & !A0_scan_data_0_.Q
       & !A0_scan_data_2_.Q & A0_N_154
    # A0_scan_data_1_.Q & A0_scan_data_3_.Q & A0_scan_data_0_.Q
       & !A0_scan_data_2_.Q & A0_N_132
    # A0_scan_data_1_.Q & !A0_scan_data_3_.Q & A0_scan_data_0_.Q
       & !A0_scan_data_2_.Q & A0_N_154
    # A0_scan_data_1_.Q & !A0_scan_data_3_.Q & A0_scan_data_0_.Q
       & A0_scan_data_2_.Q & A0_N_132
    # A0_scan_data_3_.Q & !A0_scan_data_0_.Q & A0_scan_data_2_.Q & A0_N_132
    # !A0_scan_data_3_.Q & !A0_scan_data_0_.Q & !A0_scan_data_2_.Q & A0_N_132
    # A0_scan_data_0_.Q & A0_scan_data_2_.Q & A0_N_150
    # A0_scan_data_1_.Q & !A0_scan_data_2_.Q & A0_N_152
    # !A0_scan_data_1_.Q & A0_scan_data_3_.Q & A0_scan_data_0_.Q & A0_N_155
    # !A0_scan_data_3_.Q & A0_scan_data_0_.Q & A0_N_152
    # A0_scan_data_1_.Q & !A0_scan_data_3_.Q & A0_scan_data_2_.Q & A0_N_155
    # A0_scan_data_1_.Q & !A0_scan_data_3_.Q & A0_scan_data_0_.Q & A0_N_155
    # !A0_N_37_i ) ; (15 pterms, 14 signals)

led_col_2_ = !( !A0_scan_data_1_.Q & A0_scan_data_0_.Q & A0_N_152
    # led_row_0_.Q & !led_row_1_.Q & !led_row_2_.Q & !led_row_3_.Q
       & !led_row_4_.Q & !led_row_5_.Q & !led_row_6_.Q & !led_row_7_.Q
       & !A0_scan_data_1_.Q & !A0_scan_data_3_.Q & !A0_scan_data_4_.Q
       & !A0_scan_data_5_.Q & !A0_scan_data_6_.Q & A0_scan_data_0_.Q
       & A0_scan_data_2_.Q
    # !A0_scan_data_1_.Q & !A0_scan_data_3_.Q & !A0_scan_data_0_.Q
       & A0_scan_data_2_.Q & A0_N_154
    # !led_row_2_.Q & !led_row_3_.Q & !led_row_5_.Q & !A0_N_30_0
    # A0_scan_data_1_.Q & !A0_scan_data_3_.Q & !A0_scan_data_2_.Q & A0_N_150
    # A0_scan_data_1_.Q & A0_scan_data_3_.Q & A0_scan_data_2_.Q & A0_N_154
    # !A0_scan_data_1_.Q & !A0_scan_data_3_.Q & !A0_scan_data_0_.Q & A0_N_132
    # !A0_scan_data_0_.Q & !A0_scan_data_2_.Q & A0_N_132
    # A0_scan_data_3_.Q & A0_scan_data_2_.Q & A0_N_150
    # A0_scan_data_3_.Q & A0_scan_data_0_.Q & A0_N_152
    # A0_scan_data_1_.Q & A0_scan_data_0_.Q & A0_N_132
    # A0_scan_data_1_.Q & A0_scan_data_3_.Q & A0_N_132
    # !A0_scan_data_3_.Q & !A0_scan_data_0_.Q & A0_N_152
    # !A0_scan_data_1_.Q & !A0_scan_data_0_.Q & A0_scan_data_2_.Q & A0_N_155
    # A0_scan_data_1_.Q & A0_scan_data_3_.Q & A0_scan_data_2_.Q & A0_N_155
    # A0_scan_data_2_.Q & A0_N_152 ) ; (16 pterms, 21 signals)

led_col_3_ = A0_scan_data_1_.Q & A0_scan_data_0_.Q & A0_N_37_i & !A0_N_132
       & !A0_N_150 & !A0_N_152
    # !A0_scan_data_1_.Q & !A0_scan_data_0_.Q & !A0_scan_data_2_.Q & A0_N_37_i
       & !A0_N_150 & !A0_N_155
    # !A0_scan_data_1_.Q & !A0_scan_data_3_.Q & A0_scan_data_2_.Q & A0_N_37_i
       & !A0_N_150 & !A0_N_152
    # A0_scan_data_1_.Q & !A0_scan_data_3_.Q & !A0_scan_data_0_.Q
       & A0_scan_data_2_.Q & A0_N_37_i & !A0_N_154
    # !A0_scan_data_1_.Q & A0_scan_data_3_.Q & A0_scan_data_0_.Q & A0_N_37_i
       & !A0_N_132 & !A0_N_154
    # !A0_scan_data_1_.Q & !A0_scan_data_3_.Q & A0_scan_data_0_.Q
       & !A0_scan_data_2_.Q & A0_N_37_i & !A0_N_152
    # A0_scan_data_1_.Q & !A0_scan_data_3_.Q & A0_scan_data_0_.Q & A0_N_37_i
       & !A0_N_132 & !A0_N_150
    # A0_scan_data_1_.Q & A0_scan_data_3_.Q & A0_scan_data_0_.Q
       & A0_scan_data_2_.Q & A0_N_37_i & !A0_N_150
    # A0_scan_data_1_.Q & !A0_scan_data_0_.Q & !A0_scan_data_2_.Q & A0_N_37_i
       & !A0_N_132 & !A0_N_152
    # !A0_scan_data_1_.Q & !A0_scan_data_3_.Q & !A0_scan_data_0_.Q
       & A0_scan_data_2_.Q & A0_N_37_i & !A0_N_150
    # A0_scan_data_1_.Q & A0_scan_data_3_.Q & !A0_scan_data_0_.Q
       & A0_scan_data_2_.Q & A0_N_37_i & !A0_N_132
    # A0_N_37_i & !A0_N_132 & !A0_N_150 & !A0_N_152 & !A0_N_154 & !A0_N_155
    # !A0_scan_data_1_.Q & A0_scan_data_3_.Q & !A0_scan_data_2_.Q & A0_N_37_i
       & !A0_N_154
    # A0_scan_data_3_.Q & !A0_scan_data_0_.Q & !A0_scan_data_2_.Q & A0_N_37_i
       & !A0_N_152
    # !A0_scan_data_1_.Q & A0_scan_data_3_.Q & !A0_scan_data_0_.Q
       & !A0_scan_data_2_.Q & A0_N_37_i ; (15 pterms, 10 signals)

led_col_4_.X1 = !A0_scan_data_1_.Q & !A0_scan_data_3_.Q & !A0_scan_data_2_.Q
       & A0_N_46_i & A0_N_32_i & A0_col_buf_i_3_4__n & A0_N_132
    # !led_row_0_.Q & !led_row_1_.Q & !led_row_2_.Q & led_row_3_.Q
       & !led_row_4_.Q & !led_row_5_.Q & !led_row_6_.Q & !led_row_7_.Q
       & !A0_scan_data_1_.Q & !A0_scan_data_3_.Q & !A0_scan_data_4_.Q
       & !A0_scan_data_5_.Q & !A0_scan_data_6_.Q & A0_scan_data_0_.Q
       & A0_N_46_i & A0_N_32_i & A0_col_buf_i_3_4__n
    # !led_row_0_.Q & !led_row_1_.Q & led_row_2_.Q & !led_row_3_.Q
       & !led_row_4_.Q & !led_row_5_.Q & !led_row_6_.Q & !led_row_7_.Q
       & !A0_scan_data_1_.Q & !A0_scan_data_3_.Q & !A0_scan_data_4_.Q
       & !A0_scan_data_5_.Q & !A0_scan_data_6_.Q & A0_scan_data_0_.Q
       & A0_N_46_i & A0_N_32_i & A0_col_buf_i_3_4__n
    # !A0_scan_data_1_.Q & !A0_scan_data_3_.Q & A0_scan_data_0_.Q & A0_N_46_i
       & A0_N_32_i & A0_col_buf_i_3_4__n & A0_N_132
    # A0_scan_data_1_.Q & !A0_scan_data_3_.Q & A0_N_46_i & A0_N_32_i
       & A0_col_buf_i_3_4__n & A0_N_155
    # !led_row_0_.Q & !led_row_1_.Q & !led_row_2_.Q & led_row_3_.Q
       & !led_row_4_.Q & !led_row_5_.Q & !led_row_6_.Q & !led_row_7_.Q
       & A0_scan_data_1_.Q & !A0_scan_data_3_.Q & !A0_scan_data_4_.Q
       & !A0_scan_data_5_.Q & !A0_scan_data_6_.Q & !A0_scan_data_0_.Q
       & A0_N_46_i & A0_N_32_i & A0_col_buf_i_3_4__n
    # !led_row_0_.Q & !led_row_1_.Q & !led_row_2_.Q & led_row_3_.Q
       & !led_row_4_.Q & !led_row_5_.Q & !led_row_6_.Q & !led_row_7_.Q
       & A0_scan_data_1_.Q & !A0_scan_data_3_.Q & !A0_scan_data_4_.Q
       & !A0_scan_data_5_.Q & !A0_scan_data_6_.Q & A0_scan_data_2_.Q
       & A0_N_46_i & A0_N_32_i & A0_col_buf_i_3_4__n
    # !led_row_0_.Q & !led_row_1_.Q & led_row_2_.Q & !led_row_3_.Q
       & !led_row_4_.Q & !led_row_5_.Q & !led_row_6_.Q & !led_row_7_.Q
       & A0_scan_data_1_.Q & !A0_scan_data_3_.Q & !A0_scan_data_4_.Q
       & !A0_scan_data_5_.Q & !A0_scan_data_6_.Q & !A0_scan_data_0_.Q
       & A0_N_46_i & A0_N_32_i & A0_col_buf_i_3_4__n
    # !led_row_0_.Q & !led_row_1_.Q & led_row_2_.Q & !led_row_3_.Q
       & !led_row_4_.Q & !led_row_5_.Q & !led_row_6_.Q & !led_row_7_.Q
       & A0_scan_data_1_.Q & !A0_scan_data_3_.Q & !A0_scan_data_4_.Q
       & !A0_scan_data_5_.Q & !A0_scan_data_6_.Q & A0_scan_data_2_.Q
       & A0_N_46_i & A0_N_32_i & A0_col_buf_i_3_4__n
    # !led_row_0_.Q & !led_row_1_.Q & !led_row_2_.Q & led_row_3_.Q
       & !led_row_4_.Q & !led_row_5_.Q & !led_row_6_.Q & !led_row_7_.Q
       & A0_scan_data_3_.Q & !A0_scan_data_4_.Q & !A0_scan_data_5_.Q
       & !A0_scan_data_6_.Q & A0_scan_data_0_.Q & !A0_scan_data_2_.Q
       & A0_N_46_i & A0_N_32_i & A0_col_buf_i_3_4__n
    # !led_row_0_.Q & !led_row_1_.Q & led_row_2_.Q & !led_row_3_.Q
       & !led_row_4_.Q & !led_row_5_.Q & !led_row_6_.Q & !led_row_7_.Q
       & A0_scan_data_3_.Q & !A0_scan_data_4_.Q & !A0_scan_data_5_.Q
       & !A0_scan_data_6_.Q & A0_scan_data_0_.Q & !A0_scan_data_2_.Q
       & A0_N_46_i & A0_N_32_i & A0_col_buf_i_3_4__n ; (11 pterms, 20 signals)
led_col_4_.X2 = A0_N_46_i & A0_N_32_i & A0_col_buf_i_3_4__n ; (1 pterm, 3 signals)

led_col_5_ = 1 ; (1 pterm, 0 signal)

led_col_6_ = 1 ; (1 pterm, 0 signal)

led_col_7_ = 1 ; (1 pterm, 0 signal)

led_row_0_.D = led_row_7_.Q ; (1 pterm, 1 signal)
led_row_0_.C = clk ; (1 pterm, 1 signal)
led_row_0_.CE = A0_cnt_scan_4_.Q & A0_cnt_scan_5_.Q & A0_cnt_scan_6_.Q
       & A0_cnt_scan_7_.Q & A0_cnt_scan_8_.Q & A0_cnt_scan_9_.Q
       & A0_cnt_scan_10_.Q & A0_cnt_scan_11_.Q & A0_cnt_scan_12_.Q
       & A0_cnt_scan_13_.Q & A0_cnt_scan_14_.Q & A0_cnt_scan_15_.Q
       & A0_un1_cnt_scan_9 ; (1 pterm, 13 signals)
led_row_0_.AR = !reset ; (1 pterm, 1 signal)

led_row_1_.D = led_row_0_.Q ; (1 pterm, 1 signal)
led_row_1_.C = clk ; (1 pterm, 1 signal)
led_row_1_.CE = A0_cnt_scan_4_.Q & A0_cnt_scan_5_.Q & A0_cnt_scan_6_.Q
       & A0_cnt_scan_7_.Q & A0_cnt_scan_8_.Q & A0_cnt_scan_9_.Q
       & A0_cnt_scan_10_.Q & A0_cnt_scan_11_.Q & A0_cnt_scan_12_.Q
       & A0_cnt_scan_13_.Q & A0_cnt_scan_14_.Q & A0_cnt_scan_15_.Q
       & A0_un1_cnt_scan_9 ; (1 pterm, 13 signals)
led_row_1_.AR = !reset ; (1 pterm, 1 signal)

led_row_2_.D = led_row_1_.Q ; (1 pterm, 1 signal)
led_row_2_.C = clk ; (1 pterm, 1 signal)
led_row_2_.CE = A0_cnt_scan_4_.Q & A0_cnt_scan_5_.Q & A0_cnt_scan_6_.Q
       & A0_cnt_scan_7_.Q & A0_cnt_scan_8_.Q & A0_cnt_scan_9_.Q
       & A0_cnt_scan_10_.Q & A0_cnt_scan_11_.Q & A0_cnt_scan_12_.Q
       & A0_cnt_scan_13_.Q & A0_cnt_scan_14_.Q & A0_cnt_scan_15_.Q
       & A0_un1_cnt_scan_9 ; (1 pterm, 13 signals)
led_row_2_.AR = !reset ; (1 pterm, 1 signal)

led_row_3_.D = led_row_2_.Q ; (1 pterm, 1 signal)
led_row_3_.C = clk ; (1 pterm, 1 signal)
led_row_3_.CE = A0_cnt_scan_4_.Q & A0_cnt_scan_5_.Q & A0_cnt_scan_6_.Q
       & A0_cnt_scan_7_.Q & A0_cnt_scan_8_.Q & A0_cnt_scan_9_.Q
       & A0_cnt_scan_10_.Q & A0_cnt_scan_11_.Q & A0_cnt_scan_12_.Q
       & A0_cnt_scan_13_.Q & A0_cnt_scan_14_.Q & A0_cnt_scan_15_.Q
       & A0_un1_cnt_scan_9 ; (1 pterm, 13 signals)
led_row_3_.AR = !reset ; (1 pterm, 1 signal)

led_row_4_.D = led_row_3_.Q ; (1 pterm, 1 signal)
led_row_4_.C = clk ; (1 pterm, 1 signal)
led_row_4_.CE = A0_cnt_scan_4_.Q & A0_cnt_scan_5_.Q & A0_cnt_scan_6_.Q
       & A0_cnt_scan_7_.Q & A0_cnt_scan_8_.Q & A0_cnt_scan_9_.Q
       & A0_cnt_scan_10_.Q & A0_cnt_scan_11_.Q & A0_cnt_scan_12_.Q
       & A0_cnt_scan_13_.Q & A0_cnt_scan_14_.Q & A0_cnt_scan_15_.Q
       & A0_un1_cnt_scan_9 ; (1 pterm, 13 signals)
led_row_4_.AR = !reset ; (1 pterm, 1 signal)

led_row_5_.D = led_row_4_.Q ; (1 pterm, 1 signal)
led_row_5_.C = clk ; (1 pterm, 1 signal)
led_row_5_.CE = A0_cnt_scan_4_.Q & A0_cnt_scan_5_.Q & A0_cnt_scan_6_.Q
       & A0_cnt_scan_7_.Q & A0_cnt_scan_8_.Q & A0_cnt_scan_9_.Q
       & A0_cnt_scan_10_.Q & A0_cnt_scan_11_.Q & A0_cnt_scan_12_.Q
       & A0_cnt_scan_13_.Q & A0_cnt_scan_14_.Q & A0_cnt_scan_15_.Q
       & A0_un1_cnt_scan_9 ; (1 pterm, 13 signals)
led_row_5_.AR = !reset ; (1 pterm, 1 signal)

led_row_6_.D = led_row_5_.Q ; (1 pterm, 1 signal)
led_row_6_.C = clk ; (1 pterm, 1 signal)
led_row_6_.CE = A0_cnt_scan_4_.Q & A0_cnt_scan_5_.Q & A0_cnt_scan_6_.Q
       & A0_cnt_scan_7_.Q & A0_cnt_scan_8_.Q & A0_cnt_scan_9_.Q
       & A0_cnt_scan_10_.Q & A0_cnt_scan_11_.Q & A0_cnt_scan_12_.Q
       & A0_cnt_scan_13_.Q & A0_cnt_scan_14_.Q & A0_cnt_scan_15_.Q
       & A0_un1_cnt_scan_9 ; (1 pterm, 13 signals)
led_row_6_.AR = !reset ; (1 pterm, 1 signal)

led_row_7_.D = led_row_6_.Q ; (1 pterm, 1 signal)
led_row_7_.C = clk ; (1 pterm, 1 signal)
led_row_7_.CE = A0_cnt_scan_4_.Q & A0_cnt_scan_5_.Q & A0_cnt_scan_6_.Q
       & A0_cnt_scan_7_.Q & A0_cnt_scan_8_.Q & A0_cnt_scan_9_.Q
       & A0_cnt_scan_10_.Q & A0_cnt_scan_11_.Q & A0_cnt_scan_12_.Q
       & A0_cnt_scan_13_.Q & A0_cnt_scan_14_.Q & A0_cnt_scan_15_.Q
       & A0_un1_cnt_scan_9 ; (1 pterm, 13 signals)
led_row_7_.AP = !reset ; (1 pterm, 1 signal)




