# Verilog & SystemVerilog with UVM
This repository is a list of all projects done through coursework and personal projects to improve on Verilog and VHDL.
