

================================================================
== Vivado HLS Report for 'SHA1ProcessMessageBlock_SHA1CircularShift'
================================================================
* Date:           Thu Sep  1 01:17:11 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        sha1
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.03|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 7.03ns
ST_1: word_read [1/1] 2.51ns
:0  %word_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %word)

ST_1: bits_read [1/1] 2.51ns
:1  %bits_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %bits)

ST_1: tmp [1/1] 0.00ns (grouped into LUT with out node tmp_65)
:2  %tmp = zext i6 %bits_read to i32

ST_1: tmp_s [1/1] 0.00ns (grouped into LUT with out node tmp_65)
:3  %tmp_s = shl i32 %word_read, %tmp

ST_1: tmp_63 [1/1] 1.72ns
:4  %tmp_63 = sub i6 -32, %bits_read

ST_1: tmp_63_cast [1/1] 0.00ns (grouped into LUT with out node tmp_65)
:5  %tmp_63_cast = zext i6 %tmp_63 to i32

ST_1: tmp_64 [1/1] 0.00ns (grouped into LUT with out node tmp_65)
:6  %tmp_64 = lshr i32 %word_read, %tmp_63_cast

ST_1: tmp_65 [1/1] 2.80ns (out node of the LUT)
:7  %tmp_65 = or i32 %tmp_64, %tmp_s

ST_1: stg_10 [1/1] 0.00ns
:8  ret i32 %tmp_65



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bits]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ word]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
word_read   (read) [ 00]
bits_read   (read) [ 00]
tmp         (zext) [ 00]
tmp_s       (shl ) [ 00]
tmp_63      (sub ) [ 00]
tmp_63_cast (zext) [ 00]
tmp_64      (lshr) [ 00]
tmp_65      (or  ) [ 00]
stg_10      (ret ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bits">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bits"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="word">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="word"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1004" name="word_read_read_fu_10">
<pin_list>
<pin id="11" dir="0" index="0" bw="32" slack="0"/>
<pin id="12" dir="0" index="1" bw="32" slack="0"/>
<pin id="13" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="word_read/1 "/>
</bind>
</comp>

<comp id="16" class="1004" name="bits_read_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="6" slack="0"/>
<pin id="18" dir="0" index="1" bw="6" slack="0"/>
<pin id="19" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bits_read/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="tmp_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="6" slack="0"/>
<pin id="24" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="tmp_s_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="6" slack="0"/>
<pin id="29" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="tmp_63_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="6" slack="0"/>
<pin id="34" dir="0" index="1" bw="6" slack="0"/>
<pin id="35" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_63/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="tmp_63_cast_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="6" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63_cast/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="tmp_64_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="6" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_64/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="tmp_65_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_65/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="14"><net_src comp="4" pin="0"/><net_sink comp="10" pin=0"/></net>

<net id="15"><net_src comp="2" pin="0"/><net_sink comp="10" pin=1"/></net>

<net id="20"><net_src comp="6" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="0" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="25"><net_src comp="16" pin="2"/><net_sink comp="22" pin=0"/></net>

<net id="30"><net_src comp="10" pin="2"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="22" pin="1"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="8" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="16" pin="2"/><net_sink comp="32" pin=1"/></net>

<net id="41"><net_src comp="32" pin="2"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="10" pin="2"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="38" pin="1"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="42" pin="2"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="26" pin="2"/><net_sink comp="48" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: SHA1ProcessMessageBlock_SHA1CircularShift : bits | {1 }
	Port: SHA1ProcessMessageBlock_SHA1CircularShift : word | {1 }
  - Chain level:
	State 1
		tmp_s : 1
		tmp_63_cast : 1
		tmp_64 : 2
		tmp_65 : 3
		stg_10 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|    shl   |      tmp_s_fu_26     |    0    |    88   |
|----------|----------------------|---------|---------|
|   lshr   |     tmp_64_fu_42     |    0    |    88   |
|----------|----------------------|---------|---------|
|    or    |     tmp_65_fu_48     |    0    |    44   |
|----------|----------------------|---------|---------|
|    sub   |     tmp_63_fu_32     |    0    |    6    |
|----------|----------------------|---------|---------|
|   read   | word_read_read_fu_10 |    0    |    0    |
|          | bits_read_read_fu_16 |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |       tmp_fu_22      |    0    |    0    |
|          |   tmp_63_cast_fu_38  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   226   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   226  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   226  |
+-----------+--------+--------+
