Reading /opt/modeltech/tcl/vsim/pref.tcl 

# 10.1b_2

proc start {m} {vsim -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip work.glbl $m}
start ControlTestbench
# vsim -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip work.glbl ControlTestbench 
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE-64 10.1b_2 Jul  3 2012 Linux 2.6.32-279.5.2.el6.centos.plus.x86_64
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.glbl(fast)
# Loading work.ControlTestbench(fast)
# Loading work.Control(fast)
# Loading work.ALUdec(fast)
add wave ControlTestbench/*
add wave ControlTestbench/DUT/*
run 1000us
# Write Back Logic Test
# Instruction Memory Test
# Data Memory Test
# UART I/O Test
# Branch/Jump Test
# ALU Forwarding Test
# All tests passed!
