// Seed: 2944605213
module module_0 (
    output wire id_0
    , id_7,
    input wand id_1,
    output wor id_2,
    output tri0 id_3,
    input supply1 id_4,
    output tri1 id_5
);
  assign id_7 = 1;
  wire id_8;
  assign id_5 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    output wor id_2,
    input logic id_3,
    output wand id_4,
    input wor id_5,
    output supply0 id_6,
    input uwire id_7,
    input wire id_8,
    output uwire id_9,
    input supply0 id_10,
    input wire id_11
    , id_20,
    input wand id_12,
    input supply0 id_13,
    input tri0 id_14,
    input uwire id_15,
    input tri id_16,
    input supply1 id_17,
    input supply0 id_18
);
  initial begin
    id_20 <= id_3;
  end
  module_0(
      id_2, id_1, id_6, id_4, id_18, id_6
  );
endmodule
