{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479440230116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479440230117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 00:37:09 2016 " "Processing started: Fri Nov 18 00:37:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479440230117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479440230117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nibble -c nibble " "Command: quartus_map --read_settings_files=on --write_settings_files=off nibble -c nibble" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479440230118 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1479440230394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479440244751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479440244751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/single_port_ram.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479440244751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479440244751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_pot_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file single_pot_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_rom " "Found entity 1: single_port_rom" {  } { { "single_pot_rom.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/single_pot_rom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479440244752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479440244752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullAdder8.v 1 1 " "Found 1 design units, including 1 entities, in source file fullAdder8.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder8 " "Found entity 1: fullAdder8" {  } { { "fullAdder8.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/fullAdder8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479440244752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479440244752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479440244753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479440244753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum1.sv 1 1 " "Found 1 design units, including 1 entities, in source file sum1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum1 " "Found entity 1: sum1" {  } { { "sum1.sv" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/sum1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479440244753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479440244753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complement2.sv 1 1 " "Found 1 design units, including 1 entities, in source file complement2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complement2 " "Found entity 1: complement2" {  } { { "complement2.sv" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/complement2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479440244754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479440244754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4a.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg4a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg4a " "Found entity 1: reg4a" {  } { { "reg4a.sv" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/reg4a.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479440244754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479440244754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_addr.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_addr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_addr " "Found entity 1: reg_addr" {  } { { "reg_addr.sv" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/reg_addr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479440244755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479440244755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_x.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_x " "Found entity 1: reg_x" {  } { { "reg_x.sv" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/reg_x.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479440244755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479440244755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_y.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_y.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_y " "Found entity 1: reg_y" {  } { { "reg_y.sv" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/reg_y.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479440244756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479440244756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_op " "Found entity 1: reg_op" {  } { { "reg_op.sv" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/reg_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479440244757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479440244757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_inst.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_inst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_inst " "Found entity 1: reg_inst" {  } { { "reg_inst.sv" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/reg_inst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479440244757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479440244757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Central.v 1 1 " "Found 1 design units, including 1 entities, in source file Central.v" { { "Info" "ISGN_ENTITY_NAME" "1 Central " "Found entity 1: Central" {  } { { "Central.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/Central.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479440244758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479440244758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479440244759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479440244759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg5a.v 1 1 " "Found 1 design units, including 1 entities, in source file reg5a.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg5a " "Found entity 1: reg5a" {  } { { "reg5a.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/reg5a.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479440244759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479440244759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mux_X main.v(8) " "Verilog HDL Implicit Net warning at main.v(8): created implicit net for \"mux_X\"" {  } { { "main.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/main.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479440244759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ENA_1 main.v(8) " "Verilog HDL Implicit Net warning at main.v(8): created implicit net for \"ENA_1\"" {  } { { "main.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/main.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479440244759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mux_Y main.v(8) " "Verilog HDL Implicit Net warning at main.v(8): created implicit net for \"mux_Y\"" {  } { { "main.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/main.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479440244760 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ENA_2 main.v(8) " "Verilog HDL Implicit Net warning at main.v(8): created implicit net for \"ENA_2\"" {  } { { "main.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/main.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479440244760 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_we main.v(8) " "Verilog HDL Implicit Net warning at main.v(8): created implicit net for \"out_we\"" {  } { { "main.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/main.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479440244760 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovf1 main.v(13) " "Verilog HDL Implicit Net warning at main.v(13): created implicit net for \"ovf1\"" {  } { { "main.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/main.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479440244760 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovf2 main.v(24) " "Verilog HDL Implicit Net warning at main.v(24): created implicit net for \"ovf2\"" {  } { { "main.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/main.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479440244760 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovf3 main.v(33) " "Verilog HDL Implicit Net warning at main.v(33): created implicit net for \"ovf3\"" {  } { { "main.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/main.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479440244760 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Add8_out main.v(33) " "Verilog HDL Implicit Net warning at main.v(33): created implicit net for \"Add8_out\"" {  } { { "main.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/main.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479440244760 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1479440244829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Central Central:center " "Elaborating entity \"Central\" for hierarchy \"Central:center\"" {  } { { "main.v" "center" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/main.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479440244841 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OP Central.v(56) " "Verilog HDL Always Construct warning at Central.v(56): variable \"OP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Central.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/Central.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1479440244841 "|main|Central:center"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg5a reg5a:PC " "Elaborating entity \"reg5a\" for hierarchy \"reg5a:PC\"" {  } { { "main.v" "PC" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/main.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479440244842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum1 sum1:ADD1 " "Elaborating entity \"sum1\" for hierarchy \"sum1:ADD1\"" {  } { { "main.v" "ADD1" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/main.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479440244843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_rom single_port_rom:rom " "Elaborating entity \"single_port_rom\" for hierarchy \"single_port_rom:rom\"" {  } { { "main.v" "rom" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/main.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479440244843 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "5 0 31 single_pot_rom.v(24) " "Verilog HDL warning at single_pot_rom.v(24): number of words (5) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "single_pot_rom.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/single_pot_rom.v" 24 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1479440244844 "|main|single_port_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 single_pot_rom.v(12) " "Net \"rom.data_a\" at single_pot_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "single_pot_rom.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/single_pot_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1479440244844 "|main|single_port_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 single_pot_rom.v(12) " "Net \"rom.waddr_a\" at single_pot_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "single_pot_rom.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/single_pot_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1479440244844 "|main|single_port_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 single_pot_rom.v(12) " "Net \"rom.we_a\" at single_pot_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "single_pot_rom.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/single_pot_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1479440244844 "|main|single_port_rom:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:DEC " "Elaborating entity \"decoder\" for hierarchy \"decoder:DEC\"" {  } { { "main.v" "DEC" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/main.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479440244845 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 decoder.sv(4) " "Verilog HDL assignment warning at decoder.sv(4): truncated value with size 5 to match size of target (4)" {  } { { "decoder.sv" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/decoder.sv" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479440244845 "|main|decoder:DEC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complement2 complement2:COMP " "Elaborating entity \"complement2\" for hierarchy \"complement2:COMP\"" {  } { { "main.v" "COMP" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/main.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479440244845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:MUX2_X " "Elaborating entity \"mux2\" for hierarchy \"mux2:MUX2_X\"" {  } { { "main.v" "MUX2_X" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/main.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479440244846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder8 fullAdder8:Add8 " "Elaborating entity \"fullAdder8\" for hierarchy \"fullAdder8:Add8\"" {  } { { "main.v" "Add8" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/main.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479440244847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_x reg_x:reg_R " "Elaborating entity \"reg_x\" for hierarchy \"reg_x:reg_R\"" {  } { { "main.v" "reg_R" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/main.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479440244847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram single_port_ram:ram " "Elaborating entity \"single_port_ram\" for hierarchy \"single_port_ram:ram\"" {  } { { "main.v" "ram" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/main.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479440244848 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "single_port_ram:ram\|ram " "RAM logic \"single_port_ram:ram\|ram\" is uninferred due to inappropriate RAM size" {  } { { "single_port_ram.v" "ram" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/single_port_ram.v" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1479440245092 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "single_port_rom:rom\|rom " "RAM logic \"single_port_rom:rom\|rom\" is uninferred due to inappropriate RAM size" {  } { { "single_pot_rom.v" "rom" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/single_pot_rom.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1479440245092 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1479440245092 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/pedro/Verilog/Nibble-VERILOG-master/db/nibble.ram0_single_port_rom_7cbe853a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/pedro/Verilog/Nibble-VERILOG-master/db/nibble.ram0_single_port_rom_7cbe853a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1479440245094 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1479440245223 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out\[1\] GND " "Pin \"out\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/main.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479440245245 "|main|out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[2\] GND " "Pin \"out\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/main.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479440245245 "|main|out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[3\] GND " "Pin \"out\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/main.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479440245245 "|main|out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[4\] GND " "Pin \"out\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/main.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479440245245 "|main|out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[5\] GND " "Pin \"out\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/main.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479440245245 "|main|out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[6\] GND " "Pin \"out\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/main.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479440245245 "|main|out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[7\] GND " "Pin \"out\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/main.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479440245245 "|main|out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1479440245245 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1479440245316 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1479440245487 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1479440245572 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479440245572 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1479440245615 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1479440245615 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1479440245615 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1479440245615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1288 " "Peak virtual memory: 1288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479440245623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 00:37:25 2016 " "Processing ended: Fri Nov 18 00:37:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479440245623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479440245623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479440245623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479440245623 ""}
