<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › rtl8712 › usb_halinit.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>usb_halinit.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/******************************************************************************</span>
<span class="cm"> * usb_halinit.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright(c) 2007 - 2010 Realtek Corporation. All rights reserved.</span>
<span class="cm"> * Linux device driver for RTL8192SU</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of version 2 of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA</span>
<span class="cm"> *</span>
<span class="cm"> * Modifications for inclusion into the Linux staging tree are</span>
<span class="cm"> * Copyright(c) 2010 Larry Finger. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Contact information:</span>
<span class="cm"> * WLAN FAE &lt;wlanfae@realtek.com&gt;</span>
<span class="cm"> * Larry Finger &lt;Larry.Finger@lwfinger.net&gt;</span>
<span class="cm"> *</span>
<span class="cm"> ******************************************************************************/</span>

<span class="cp">#define _HCI_HAL_INIT_C_</span>

<span class="cp">#include &quot;osdep_service.h&quot;</span>
<span class="cp">#include &quot;drv_types.h&quot;</span>
<span class="cp">#include &quot;usb_ops.h&quot;</span>
<span class="cp">#include &quot;usb_osintf.h&quot;</span>

<span class="n">u8</span> <span class="nf">r8712_usb_hal_bus_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">padapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">val8</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ret</span> <span class="o">=</span> <span class="n">_SUCCESS</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">PollingCnt</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">registry_priv</span> <span class="o">*</span><span class="n">pregistrypriv</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">padapter</span><span class="o">-&gt;</span><span class="n">registrypriv</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pregistrypriv</span><span class="o">-&gt;</span><span class="n">chip_version</span> <span class="o">==</span> <span class="n">RTL8712_FPGA</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="mh">0x01</span><span class="p">;</span>
		<span class="cm">/* switch to 80M clock */</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_CLKR</span><span class="p">,</span> <span class="n">val8</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SPS1_CTRL</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">val8</span> <span class="o">|</span> <span class="mh">0x01</span><span class="p">;</span>
		<span class="cm">/* enable VSPS12 LDO Macro block */</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SPS1_CTRL</span><span class="p">,</span> <span class="n">val8</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">AFE_MISC</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">val8</span> <span class="o">|</span> <span class="mh">0x01</span><span class="p">;</span>
		<span class="cm">/* Enable AFE Macro Block&#39;s Bandgap */</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">AFE_MISC</span><span class="p">,</span> <span class="n">val8</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">LDOA15_CTRL</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">val8</span> <span class="o">|</span> <span class="mh">0x01</span><span class="p">;</span>
		<span class="cm">/* enable LDOA15 block */</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">LDOA15_CTRL</span><span class="p">,</span> <span class="n">val8</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SPS1_CTRL</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">val8</span> <span class="o">|</span> <span class="mh">0x02</span><span class="p">;</span>
		<span class="cm">/* Enable VSPS12_SW Macro Block */</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SPS1_CTRL</span><span class="p">,</span> <span class="n">val8</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">AFE_MISC</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">val8</span> <span class="o">|</span> <span class="mh">0x02</span><span class="p">;</span>
		<span class="cm">/* Enable AFE Macro Block&#39;s Mbias */</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">AFE_MISC</span><span class="p">,</span> <span class="n">val8</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_ISO_CTRL</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">val8</span> <span class="o">|</span> <span class="mh">0x08</span><span class="p">;</span>
		<span class="cm">/* isolate PCIe Analog 1.2V to PCIe 3.3V and PCIE Digital */</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_ISO_CTRL</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">val8</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_ISO_CTRL</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">val8</span> <span class="o">&amp;</span> <span class="mh">0xEF</span><span class="p">;</span>
		<span class="cm">/* attatch AFE PLL to MACTOP/BB/PCIe Digital */</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_ISO_CTRL</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">val8</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">AFE_XTAL_CTRL</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">val8</span> <span class="o">&amp;</span> <span class="mh">0xFB</span><span class="p">;</span>
		<span class="cm">/* enable AFE clock */</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">AFE_XTAL_CTRL</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">val8</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">AFE_PLL_CTRL</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">val8</span> <span class="o">|</span> <span class="mh">0x01</span><span class="p">;</span>
		<span class="cm">/* Enable AFE PLL Macro Block */</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">AFE_PLL_CTRL</span><span class="p">,</span> <span class="n">val8</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="mh">0xEE</span><span class="p">;</span>
		<span class="cm">/* release isolation AFE PLL &amp; MD */</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_ISO_CTRL</span><span class="p">,</span> <span class="n">val8</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_CLKR</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">val8</span> <span class="o">|</span> <span class="mh">0x08</span><span class="p">;</span>
		<span class="cm">/* enable MAC clock */</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_CLKR</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">val8</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_FUNC_EN</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">val8</span> <span class="o">|</span> <span class="mh">0x08</span><span class="p">;</span>
		<span class="cm">/* enable Core digital and enable IOREG R/W */</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_FUNC_EN</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">val8</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">val8</span> <span class="o">|</span> <span class="mh">0x80</span><span class="p">;</span>
		<span class="cm">/* enable REG_EN */</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_FUNC_EN</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">val8</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_CLKR</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="p">(</span><span class="n">val8</span> <span class="o">|</span> <span class="mh">0x80</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xBF</span><span class="p">;</span>
		<span class="cm">/* switch the control path */</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_CLKR</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">val8</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="mh">0xFC</span><span class="p">;</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">CR</span><span class="p">,</span> <span class="n">val8</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="mh">0x37</span><span class="p">;</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">CR</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">val8</span><span class="p">);</span>
		<span class="cm">/* reduce EndPoint &amp; init it */</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="mh">0x102500ab</span><span class="p">,</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span>
			     <span class="mh">0x102500ab</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">6</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">7</span><span class="p">));</span>
		<span class="cm">/* consideration of power consumption - init */</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="mh">0x10250008</span><span class="p">,</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span>
			     <span class="mh">0x10250008</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xfffffffb</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pregistrypriv</span><span class="o">-&gt;</span><span class="n">chip_version</span> <span class="o">==</span> <span class="n">RTL8712_1stCUT</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Initialization for power on sequence, */</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SPS0_CTRL</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x53</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SPS0_CTRL</span><span class="p">,</span> <span class="mh">0x57</span><span class="p">);</span>
		<span class="cm">/* Enable AFE Macro Block&#39;s Bandgap and Enable AFE Macro</span>
<span class="cm">		 * Block&#39;s Mbias</span>
<span class="cm">		 */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">AFE_MISC</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">AFE_MISC</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">|</span> <span class="n">AFE_MISC_BGEN</span> <span class="o">|</span>
			     <span class="n">AFE_MISC_MBEN</span><span class="p">));</span>
		<span class="cm">/* Enable LDOA15 block */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">LDOA15_CTRL</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">LDOA15_CTRL</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">|</span> <span class="n">LDA15_EN</span><span class="p">));</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SPS1_CTRL</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SPS1_CTRL</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">|</span> <span class="n">SPS1_LDEN</span><span class="p">));</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>
		<span class="cm">/* Enable Switch Regulator Block */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SPS1_CTRL</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SPS1_CTRL</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">|</span> <span class="n">SPS1_SWEN</span><span class="p">));</span>
		<span class="n">r8712_write32</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SPS1_CTRL</span><span class="p">,</span> <span class="mh">0x00a7b267</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_ISO_CTRL</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_ISO_CTRL</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">|</span> <span class="mh">0x08</span><span class="p">));</span>
		<span class="cm">/* Engineer Packet CP test Enable */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_FUNC_EN</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_FUNC_EN</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">|</span> <span class="mh">0x20</span><span class="p">));</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_ISO_CTRL</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_ISO_CTRL</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">&amp;</span> <span class="mh">0x6F</span><span class="p">));</span>
		<span class="cm">/* Enable AFE clock */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">AFE_XTAL_CTRL</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">AFE_XTAL_CTRL</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">&amp;</span> <span class="mh">0xfb</span><span class="p">));</span>
		<span class="cm">/* Enable AFE PLL Macro Block */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">AFE_PLL_CTRL</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">AFE_PLL_CTRL</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">|</span> <span class="mh">0x11</span><span class="p">));</span>
		<span class="cm">/* Attach AFE PLL to MACTOP/BB/PCIe Digital */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_ISO_CTRL</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_ISO_CTRL</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">&amp;</span> <span class="mh">0xEE</span><span class="p">));</span>
		<span class="cm">/* Switch to 40M clock */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_CLKR</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_CLKR</span><span class="p">,</span> <span class="n">val8</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">SYS_CLKSEL</span><span class="p">));</span>
		<span class="cm">/* SSC Disable */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_CLKR</span><span class="p">);</span>
		<span class="cm">/* Enable MAC clock */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_CLKR</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_CLKR</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">|</span> <span class="mh">0x18</span><span class="p">));</span>
		<span class="cm">/* Revised POS, */</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">PMC_FSM</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">);</span>
		<span class="cm">/* Enable Core digital and enable IOREG R/W */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_FUNC_EN</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_FUNC_EN</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">|</span> <span class="mh">0x08</span><span class="p">));</span>
		<span class="cm">/* Enable REG_EN */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_FUNC_EN</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_FUNC_EN</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">|</span> <span class="mh">0x80</span><span class="p">));</span>
		<span class="cm">/* Switch the control path to FW */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_CLKR</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_CLKR</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">|</span> <span class="mh">0x80</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xBF</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">CR</span><span class="p">,</span> <span class="mh">0xFC</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">CR</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x37</span><span class="p">);</span>
		<span class="cm">/* Fix the RX FIFO issue(usb error), */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="mh">0x1025FE5c</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="mh">0x1025FE5c</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span><span class="o">|</span><span class="n">BIT</span><span class="p">(</span><span class="mi">7</span><span class="p">)));</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="mh">0x102500ab</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="mh">0x102500ab</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span><span class="o">|</span><span class="n">BIT</span><span class="p">(</span><span class="mi">6</span><span class="p">)</span><span class="o">|</span><span class="n">BIT</span><span class="p">(</span><span class="mi">7</span><span class="p">)));</span>
		<span class="cm">/* For power save, used this in the bit file after 970621 */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_CLKR</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_CLKR</span><span class="p">,</span> <span class="n">val8</span><span class="o">&amp;</span><span class="p">(</span><span class="o">~</span><span class="n">CPU_CLKSEL</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pregistrypriv</span><span class="o">-&gt;</span><span class="n">chip_version</span> <span class="o">==</span> <span class="n">RTL8712_2ndCUT</span> <span class="o">||</span>
		  <span class="n">pregistrypriv</span><span class="o">-&gt;</span><span class="n">chip_version</span> <span class="o">==</span> <span class="n">RTL8712_3rdCUT</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Initialization for power on sequence,</span>
<span class="cm">		 * E-Fuse leakage prevention sequence</span>
<span class="cm">		 */</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="mh">0x37</span><span class="p">,</span> <span class="mh">0xb0</span><span class="p">);</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="mh">0x37</span><span class="p">,</span> <span class="mh">0x30</span><span class="p">);</span>
		<span class="cm">/* Set control path switch to HW control and reset Digital Core,</span>
<span class="cm">		 * CPU Core and MAC I/O to solve FW download fail when system</span>
<span class="cm">		 * from resume sate.</span>
<span class="cm">		 */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_CLKR</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">val8</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">val8</span> <span class="o">&amp;=</span> <span class="mh">0x3f</span><span class="p">;</span>
			<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_CLKR</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">val8</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_FUNC_EN</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">&amp;=</span> <span class="mh">0x73</span><span class="p">;</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_FUNC_EN</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">val8</span><span class="p">);</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>
		<span class="cm">/* Revised POS, */</span>
		<span class="cm">/* Enable AFE Macro Block&#39;s Bandgap and Enable AFE Macro</span>
<span class="cm">		 * Block&#39;s Mbias */</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SPS0_CTRL</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x53</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SPS0_CTRL</span><span class="p">,</span> <span class="mh">0x57</span><span class="p">);</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">AFE_MISC</span><span class="p">);</span>
		<span class="cm">/*Bandgap*/</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">AFE_MISC</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">|</span> <span class="n">AFE_MISC_BGEN</span><span class="p">));</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">AFE_MISC</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">|</span> <span class="n">AFE_MISC_BGEN</span> <span class="o">|</span>
			     <span class="n">AFE_MISC_MBEN</span> <span class="o">|</span> <span class="n">AFE_MISC_I32_EN</span><span class="p">));</span>
		<span class="cm">/* Enable PLL Power (LDOA15V) */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">LDOA15_CTRL</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">LDOA15_CTRL</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">|</span> <span class="n">LDA15_EN</span><span class="p">));</span>
		<span class="cm">/* Enable LDOV12D block */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">LDOV12D_CTRL</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">LDOV12D_CTRL</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">|</span> <span class="n">LDV12_EN</span><span class="p">));</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_ISO_CTRL</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_ISO_CTRL</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">|</span> <span class="mh">0x08</span><span class="p">));</span>
		<span class="cm">/* Engineer Packet CP test Enable */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_FUNC_EN</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_FUNC_EN</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">|</span> <span class="mh">0x20</span><span class="p">));</span>
		<span class="cm">/* Support 64k IMEM */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_ISO_CTRL</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_ISO_CTRL</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">&amp;</span> <span class="mh">0x68</span><span class="p">));</span>
		<span class="cm">/* Enable AFE clock */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">AFE_XTAL_CTRL</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">AFE_XTAL_CTRL</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">&amp;</span> <span class="mh">0xfb</span><span class="p">));</span>
		<span class="cm">/* Enable AFE PLL Macro Block */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">AFE_PLL_CTRL</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">AFE_PLL_CTRL</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">|</span> <span class="mh">0x11</span><span class="p">));</span>
		<span class="cm">/* Some sample will download fw failure. The clock will be</span>
<span class="cm">		 * stable with 500 us delay after reset the PLL</span>
<span class="cm">		 * TODO: When usleep is added to kernel, change next 3</span>
<span class="cm">		 * udelay(500) to usleep(500)</span>
<span class="cm">		 */</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">500</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">AFE_PLL_CTRL</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">|</span> <span class="mh">0x51</span><span class="p">));</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">500</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">AFE_PLL_CTRL</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">|</span> <span class="mh">0x11</span><span class="p">));</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">500</span><span class="p">);</span>
		<span class="cm">/* Attach AFE PLL to MACTOP/BB/PCIe Digital */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_ISO_CTRL</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_ISO_CTRL</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">&amp;</span> <span class="mh">0xEE</span><span class="p">));</span>
		<span class="cm">/* Switch to 40M clock */</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_CLKR</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
		<span class="cm">/* CPU Clock and 80M Clock SSC Disable to overcome FW download</span>
<span class="cm">		 * fail timing issue.</span>
<span class="cm">		 */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_CLKR</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_CLKR</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">|</span> <span class="mh">0xa0</span><span class="p">));</span>
		<span class="cm">/* Enable MAC clock */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_CLKR</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_CLKR</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">|</span> <span class="mh">0x18</span><span class="p">));</span>
		<span class="cm">/* Revised POS, */</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">PMC_FSM</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">);</span>
		<span class="cm">/* Enable Core digital and enable IOREG R/W */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_FUNC_EN</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_FUNC_EN</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">|</span> <span class="mh">0x08</span><span class="p">));</span>
		<span class="cm">/* Enable REG_EN */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_FUNC_EN</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_FUNC_EN</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">|</span> <span class="mh">0x80</span><span class="p">));</span>
		<span class="cm">/* Switch the control path to FW */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_CLKR</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_CLKR</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">|</span> <span class="mh">0x80</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xBF</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">CR</span><span class="p">,</span> <span class="mh">0xFC</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">CR</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x37</span><span class="p">);</span>
		<span class="cm">/* Fix the RX FIFO issue(usb error), 970410 */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="mh">0x1025FE5c</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="mh">0x1025FE5c</span><span class="p">,</span> <span class="p">(</span><span class="n">val8</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">7</span><span class="p">)));</span>
		<span class="cm">/* For power save, used this in the bit file after 970621 */</span>
		<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_CLKR</span><span class="p">);</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">SYS_CLKR</span><span class="p">,</span> <span class="n">val8</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">CPU_CLKSEL</span><span class="p">));</span>
		<span class="cm">/* Revised for 8051 ROM code wrong operation. */</span>
		<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="mh">0x1025fe1c</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">);</span>
		<span class="cm">/* To make sure that TxDMA can ready to download FW.</span>
<span class="cm">		 * We should reset TxDMA if IMEM RPT was not ready.</span>
<span class="cm">		 */</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">TCR</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">val8</span> <span class="o">&amp;</span> <span class="n">_TXDMA_INIT_VALUE</span><span class="p">)</span> <span class="o">==</span> <span class="n">_TXDMA_INIT_VALUE</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span> <span class="cm">/* PlatformStallExecution(5); */</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">PollingCnt</span><span class="o">--</span><span class="p">);</span>	<span class="cm">/* Delay 1ms */</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">PollingCnt</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">val8</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">CR</span><span class="p">);</span>
			<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">CR</span><span class="p">,</span> <span class="n">val8</span><span class="o">&amp;</span><span class="p">(</span><span class="o">~</span><span class="n">_TXDMA_EN</span><span class="p">));</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span> <span class="cm">/* PlatformStallExecution(2); */</span>
			<span class="cm">/* Reset TxDMA */</span>
			<span class="n">r8712_write8</span><span class="p">(</span><span class="n">padapter</span><span class="p">,</span> <span class="n">CR</span><span class="p">,</span> <span class="n">val8</span><span class="o">|</span><span class="n">_TXDMA_EN</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">_FAIL</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">r8712_usb_inirp_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">padapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">recv_buf</span> <span class="o">*</span><span class="n">precvbuf</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intf_hdl</span> <span class="o">*</span><span class="n">pintfhdl</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">padapter</span><span class="o">-&gt;</span><span class="n">pio_queue</span><span class="o">-&gt;</span><span class="n">intf</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">recv_priv</span> <span class="o">*</span><span class="n">precvpriv</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">padapter</span><span class="o">-&gt;</span><span class="n">recvpriv</span><span class="p">);</span>

	<span class="n">precvpriv</span><span class="o">-&gt;</span><span class="n">ff_hwaddr</span> <span class="o">=</span> <span class="n">RTL8712_DMA_RX0FF</span><span class="p">;</span> <span class="cm">/* mapping rx fifo address */</span>
	<span class="cm">/* issue Rx irp to receive data */</span>
	<span class="n">precvbuf</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">recv_buf</span> <span class="o">*</span><span class="p">)</span><span class="n">precvpriv</span><span class="o">-&gt;</span><span class="n">precv_buf</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NR_RECVBUFF</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r8712_usb_read_port</span><span class="p">(</span><span class="n">pintfhdl</span><span class="p">,</span> <span class="n">precvpriv</span><span class="o">-&gt;</span><span class="n">ff_hwaddr</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		   <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">precvbuf</span><span class="p">)</span> <span class="o">==</span> <span class="nb">false</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">_FAIL</span><span class="p">;</span>
		<span class="n">precvbuf</span><span class="o">++</span><span class="p">;</span>
		<span class="n">precvpriv</span><span class="o">-&gt;</span><span class="n">free_recv_buf_queue_cnt</span><span class="o">--</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">_SUCCESS</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">r8712_usb_inirp_deinit</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">padapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">r8712_usb_read_port_cancel</span><span class="p">(</span><span class="n">padapter</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">_SUCCESS</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
