
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Vivado/2019.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z007sclg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Netlist 29-17] Analyzing 213 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.srcs/constrs_1/new/m3.xdc]
Finished Parsing XDC File [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.srcs/constrs_1/new/m3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1920.535 ; gain = 0.000 ; free physical = 606 ; free virtual = 4948
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 132 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 132 instances

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1920.535 ; gain = 514.801 ; free physical = 606 ; free virtual = 4948
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1920.535 ; gain = 0.000 ; free physical = 593 ; free virtual = 4938

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11acd9a29

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2316.020 ; gain = 395.484 ; free physical = 208 ; free virtual = 4569

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "17ea66dda799ed1c".
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2488.457 ; gain = 0.000 ; free physical = 442 ; free virtual = 4439
Phase 1 Generate And Synthesize Debug Cores | Checksum: 11d986add

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2488.457 ; gain = 55.531 ; free physical = 442 ; free virtual = 4438

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1d9f5ea17

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2488.457 ; gain = 55.531 ; free physical = 446 ; free virtual = 4443
INFO: [Opt 31-389] Phase Retarget created 9 cells and removed 59 cells
INFO: [Opt 31-1021] In phase Retarget, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 2073964da

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2488.457 ; gain = 55.531 ; free physical = 446 ; free virtual = 4443
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 18 cells
INFO: [Opt 31-1021] In phase Constant propagation, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 176205629

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2488.457 ; gain = 55.531 ; free physical = 446 ; free virtual = 4442
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 305 cells
INFO: [Opt 31-1021] In phase Sweep, 1121 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 176205629

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2488.457 ; gain = 55.531 ; free physical = 446 ; free virtual = 4442
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 176205629

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2488.457 ; gain = 55.531 ; free physical = 444 ; free virtual = 4440
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 176205629

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2488.457 ; gain = 55.531 ; free physical = 444 ; free virtual = 4443
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               9  |              59  |                                             66  |
|  Constant propagation         |               1  |              18  |                                             50  |
|  Sweep                        |               0  |             305  |                                           1121  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2488.457 ; gain = 0.000 ; free physical = 444 ; free virtual = 4442
Ending Logic Optimization Task | Checksum: 1f1fedbf0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2488.457 ; gain = 55.531 ; free physical = 444 ; free virtual = 4443

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=14.413 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 18d63f16b

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2677.215 ; gain = 0.000 ; free physical = 422 ; free virtual = 4423
Ending Power Optimization Task | Checksum: 18d63f16b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2677.215 ; gain = 188.758 ; free physical = 429 ; free virtual = 4429

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18d63f16b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.215 ; gain = 0.000 ; free physical = 429 ; free virtual = 4429

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.215 ; gain = 0.000 ; free physical = 429 ; free virtual = 4429
Ending Netlist Obfuscation Task | Checksum: 1718befc1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.215 ; gain = 0.000 ; free physical = 429 ; free virtual = 4429
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 2677.215 ; gain = 756.680 ; free physical = 429 ; free virtual = 4429
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.215 ; gain = 0.000 ; free physical = 429 ; free virtual = 4429
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2677.215 ; gain = 0.000 ; free physical = 421 ; free virtual = 4424
INFO: [Common 17-1381] The checkpoint '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 1718befc1
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module design_1_wrapper ...
INFO: [Pwropt 34-207] Design is in partially-placed state. Running in partially-placed mode.
INFO: [Pwropt 34-54] Flop output of dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[2] does not fanout to any other flop but itself
Found 438 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 333 ; free virtual = 4339
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=14.363 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 328 ; free virtual = 4334
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 300 ; free virtual = 4306
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 309 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 292 ; free virtual = 4301
Power optimization passes: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 292 ; free virtual = 4300

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 380 ; free virtual = 4388


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design design_1_wrapper ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 6 accepted clusters 6
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 237 accepted clusters 237

Number of Slice Registers augmented: 218 newly gated: 305 Total: 3906
Number of SRLs augmented: 0  newly gated: 0 Total: 479
Number of BRAM Ports augmented: 6 newly gated: 0 Total Ports: 6
Number of Flops added for Enable Generation: 3

Flops dropped: 31/582 RAMS dropped: 0/6 Clusters dropped: 17/243 Enables dropped: 5
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1a1f3e637

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 369 ; free virtual = 4377
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 1a1f3e637
Power optimization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 384 ; free virtual = 4393
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 5330560 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 27 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1edb698fa

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 389 ; free virtual = 4399
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1edb698fa

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 390 ; free virtual = 4400
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1e2b111a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 388 ; free virtual = 4398
INFO: [Opt 31-389] Phase Remap created 34 cells and removed 65 cells
INFO: [Opt 31-1021] In phase Remap, 112 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 181d7527d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 390 ; free virtual = 4399
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               1  |                                             47  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |              34  |              65  |                                            112  |
|  Post Processing Netlist  |               0  |               0  |                                             57  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1a979a874

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 390 ; free virtual = 4399

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 390 ; free virtual = 4399
Ending Netlist Obfuscation Task | Checksum: 1a979a874

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 390 ; free virtual = 4399
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 390 ; free virtual = 4399
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 390 ; free virtual = 4399
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 382 ; free virtual = 4395
INFO: [Common 17-1381] The checkpoint '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.runs/impl_1/design_1_wrapper_pwropt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 382 ; free virtual = 4396
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: aef01b59

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 382 ; free virtual = 4396
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 386 ; free virtual = 4401

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10512bbf4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 383 ; free virtual = 4397

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 25f7c8718

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 371 ; free virtual = 4385

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 25f7c8718

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 371 ; free virtual = 4385
Phase 1 Placer Initialization | Checksum: 25f7c8718

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 370 ; free virtual = 4385

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c5fdaa83

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 356 ; free virtual = 4371

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 341 ; free virtual = 4362

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 2aeab3010

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 340 ; free virtual = 4361
Phase 2.2 Global Placement Core | Checksum: 28915dd19

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 339 ; free virtual = 4361
Phase 2 Global Placement | Checksum: 28915dd19

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 341 ; free virtual = 4363

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2413f8dab

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 341 ; free virtual = 4362

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a0eedcbc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 340 ; free virtual = 4362

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e012924d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 340 ; free virtual = 4362

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1357a4e2e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 340 ; free virtual = 4362

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 244c79488

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 337 ; free virtual = 4361

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1eec09b5e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 337 ; free virtual = 4361

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 253c28e2a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 337 ; free virtual = 4361
Phase 3 Detail Placement | Checksum: 253c28e2a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 337 ; free virtual = 4361

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18e4d442c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 18e4d442c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 337 ; free virtual = 4360
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.548. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 23625481f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 337 ; free virtual = 4361
Phase 4.1 Post Commit Optimization | Checksum: 23625481f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 337 ; free virtual = 4361

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 23625481f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 338 ; free virtual = 4361

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 23625481f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 338 ; free virtual = 4361

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 340 ; free virtual = 4363
Phase 4.4 Final Placement Cleanup | Checksum: 1b9903a5a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 340 ; free virtual = 4363
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b9903a5a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 340 ; free virtual = 4363
Ending Placer Task | Checksum: cfaa7d41

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 340 ; free virtual = 4363
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 344 ; free virtual = 4368
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 344 ; free virtual = 4368
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 322 ; free virtual = 4358
INFO: [Common 17-1381] The checkpoint '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 325 ; free virtual = 4354
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 335 ; free virtual = 4364
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 307 ; free virtual = 4336
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 288 ; free virtual = 4328
INFO: [Common 17-1381] The checkpoint '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a1d5cace ConstDB: 0 ShapeSum: 2dd4b273 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a166a799

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 308 ; free virtual = 4349
Post Restoration Checksum: NetGraph: ef7e3591 NumContArr: b1e87208 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a166a799

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 312 ; free virtual = 4353

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a166a799

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 279 ; free virtual = 4321

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a166a799

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 279 ; free virtual = 4321
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f1b08e0d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 268 ; free virtual = 4310
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.814 | TNS=0.000  | WHS=-0.194 | THS=-127.201|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 25de448c3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 267 ; free virtual = 4310
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.814 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 22bb5bbbb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 267 ; free virtual = 4310
Phase 2 Router Initialization | Checksum: 259ed65de

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 267 ; free virtual = 4310

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5938
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5938
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1bf8c8260

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 267 ; free virtual = 4310

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 487
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.834 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15ea1a65f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 265 ; free virtual = 4310

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.834 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15b353b37

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 265 ; free virtual = 4310
Phase 4 Rip-up And Reroute | Checksum: 15b353b37

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 265 ; free virtual = 4310

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15b353b37

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 265 ; free virtual = 4310

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15b353b37

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 265 ; free virtual = 4310
Phase 5 Delay and Skew Optimization | Checksum: 15b353b37

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 265 ; free virtual = 4310

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c9838642

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 265 ; free virtual = 4310
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.847 | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a4a6712d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 265 ; free virtual = 4310
Phase 6 Post Hold Fix | Checksum: 1a4a6712d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 265 ; free virtual = 4310

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.18018 %
  Global Horizontal Routing Utilization  = 2.90717 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a4a6712d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 265 ; free virtual = 4310

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a4a6712d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 266 ; free virtual = 4309

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 147cfe2fb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 267 ; free virtual = 4310

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.847 | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 147cfe2fb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 267 ; free virtual = 4310
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 301 ; free virtual = 4344

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
134 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 296 ; free virtual = 4339
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 296 ; free virtual = 4339
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2757.254 ; gain = 0.000 ; free physical = 273 ; free virtual = 4328
INFO: [Common 17-1381] The checkpoint '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
146 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
161 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2806.742 ; gain = 0.000 ; free physical = 252 ; free virtual = 4311
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2806.742 ; gain = 0.000 ; free physical = 225 ; free virtual = 4297
INFO: [Common 17-1381] The checkpoint '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.runs/impl_1/design_1_wrapper_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file design_1_wrapper_timing_summary_postroute_physopted.rpt -pb design_1_wrapper_timing_summary_postroute_physopted.pb -rpx design_1_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_postroute_physopted.rpt -pb design_1_wrapper_bus_skew_postroute_physopted.pb -rpx design_1_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/MOD_3/MOD_3.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Sep 15 16:56:47 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
179 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3025.812 ; gain = 219.070 ; free physical = 440 ; free virtual = 4279
INFO: [Common 17-206] Exiting Vivado at Sun Sep 15 16:56:47 2019...
