{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512244068510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512244068514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 17:47:48 2017 " "Processing started: Sat Dec 02 17:47:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512244068514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512244068514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stepper_ctrl -c stepper_ctrl " "Command: quartus_map --read_settings_files=on --write_settings_files=off stepper_ctrl -c stepper_ctrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512244068514 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512244068877 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512244068877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stepper_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stepper_ctrl-Behavioral " "Found design unit 1: stepper_ctrl-Behavioral" {  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512244085249 ""} { "Info" "ISGN_ENTITY_NAME" "1 stepper_ctrl " "Found entity 1: stepper_ctrl" {  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512244085249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512244085249 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stepper_ctrl " "Elaborating entity \"stepper_ctrl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512244085323 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "end_stop stepper_ctrl.vhd(21) " "VHDL Signal Declaration warning at stepper_ctrl.vhd(21): used explicit default value for signal \"end_stop\" because signal was never assigned a value" {  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1512244085333 "|stepper_ctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signal_end_stop stepper_ctrl.vhd(28) " "Verilog HDL or VHDL warning at stepper_ctrl.vhd(28): object \"signal_end_stop\" assigned a value but never read" {  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512244085334 "|stepper_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "distance_in stepper_ctrl.vhd(36) " "VHDL Process Statement warning at stepper_ctrl.vhd(36): signal \"distance_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512244085334 "|stepper_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "distance_in stepper_ctrl.vhd(58) " "VHDL Process Statement warning at stepper_ctrl.vhd(58): signal \"distance_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512244085336 "|stepper_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_stop_p stepper_ctrl.vhd(62) " "VHDL Process Statement warning at stepper_ctrl.vhd(62): signal \"end_stop_p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512244085336 "|stepper_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_stop_m stepper_ctrl.vhd(66) " "VHDL Process Statement warning at stepper_ctrl.vhd(66): signal \"end_stop_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512244085336 "|stepper_ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "signal_dir stepper_ctrl.vhd(31) " "VHDL Process Statement warning at stepper_ctrl.vhd(31): inferring latch(es) for signal or variable \"signal_dir\", which holds its previous value in one or more paths through the process" {  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512244085337 "|stepper_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_dir stepper_ctrl.vhd(31) " "Inferred latch for \"signal_dir\" at stepper_ctrl.vhd(31)" {  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512244085338 "|stepper_ctrl"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "stepper_ctrl.vhd" "Mult0" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512244085903 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "stepper_ctrl.vhd" "Mult1" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512244085903 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1512244085903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512244086151 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512244086152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512244086152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512244086152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512244086152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512244086152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512244086152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512244086152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512244086152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512244086152 ""}  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512244086152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7ms.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7ms.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7ms " "Found entity 1: mult_7ms" {  } { { "db/mult_7ms.tdf" "" { Text "C:/github/Stepper_ctrl-VHDL/db/mult_7ms.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512244086239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512244086239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512244086311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512244086311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512244086311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512244086311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512244086311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512244086311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512244086311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512244086311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512244086311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512244086311 ""}  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512244086311 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512244086428 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512244086477 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512244086568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_arg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_arg " "Found entity 1: add_sub_arg" {  } { { "db/add_sub_arg.tdf" "" { Text "C:/github/Stepper_ctrl-VHDL/db/add_sub_arg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512244086638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512244086638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512244086676 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512244086722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_erg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_erg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_erg " "Found entity 1: add_sub_erg" {  } { { "db/add_sub_erg.tdf" "" { Text "C:/github/Stepper_ctrl-VHDL/db/add_sub_erg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512244086773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512244086773 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|altshift:external_latency_ffs lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512244086830 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_7ms:auto_generated\|le5a\[21\] " "Synthesized away node \"lpm_mult:Mult0\|mult_7ms:auto_generated\|le5a\[21\]\"" {  } { { "db/mult_7ms.tdf" "" { Text "C:/github/Stepper_ctrl-VHDL/db/mult_7ms.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 44 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512244086875 "|stepper_ctrl|lpm_mult:Mult0|mult_7ms:auto_generated|le5a[21]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1512244086875 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1512244086875 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "150 " "Ignored 150 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1512244087159 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "146 " "Ignored 146 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1512244087159 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1512244087159 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "distance\[15\] distance\[15\]~_emulated distance\[15\]~1 " "Register \"distance\[15\]\" is converted into an equivalent circuit using register \"distance\[15\]~_emulated\" and latch \"distance\[15\]~1\"" {  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1512244087164 "|stepper_ctrl|distance[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "distance\[14\] distance\[14\]~_emulated distance\[14\]~6 " "Register \"distance\[14\]\" is converted into an equivalent circuit using register \"distance\[14\]~_emulated\" and latch \"distance\[14\]~6\"" {  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1512244087164 "|stepper_ctrl|distance[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "distance\[13\] distance\[13\]~_emulated distance\[13\]~11 " "Register \"distance\[13\]\" is converted into an equivalent circuit using register \"distance\[13\]~_emulated\" and latch \"distance\[13\]~11\"" {  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1512244087164 "|stepper_ctrl|distance[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "distance\[12\] distance\[12\]~_emulated distance\[12\]~16 " "Register \"distance\[12\]\" is converted into an equivalent circuit using register \"distance\[12\]~_emulated\" and latch \"distance\[12\]~16\"" {  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1512244087164 "|stepper_ctrl|distance[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "distance\[11\] distance\[11\]~_emulated distance\[11\]~21 " "Register \"distance\[11\]\" is converted into an equivalent circuit using register \"distance\[11\]~_emulated\" and latch \"distance\[11\]~21\"" {  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1512244087164 "|stepper_ctrl|distance[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "distance\[10\] distance\[10\]~_emulated distance\[10\]~26 " "Register \"distance\[10\]\" is converted into an equivalent circuit using register \"distance\[10\]~_emulated\" and latch \"distance\[10\]~26\"" {  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1512244087164 "|stepper_ctrl|distance[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "distance\[9\] distance\[9\]~_emulated distance\[9\]~31 " "Register \"distance\[9\]\" is converted into an equivalent circuit using register \"distance\[9\]~_emulated\" and latch \"distance\[9\]~31\"" {  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1512244087164 "|stepper_ctrl|distance[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "distance\[8\] distance\[8\]~_emulated distance\[8\]~36 " "Register \"distance\[8\]\" is converted into an equivalent circuit using register \"distance\[8\]~_emulated\" and latch \"distance\[8\]~36\"" {  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1512244087164 "|stepper_ctrl|distance[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "distance\[7\] distance\[7\]~_emulated distance\[7\]~41 " "Register \"distance\[7\]\" is converted into an equivalent circuit using register \"distance\[7\]~_emulated\" and latch \"distance\[7\]~41\"" {  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1512244087164 "|stepper_ctrl|distance[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "distance\[6\] distance\[6\]~_emulated distance\[6\]~46 " "Register \"distance\[6\]\" is converted into an equivalent circuit using register \"distance\[6\]~_emulated\" and latch \"distance\[6\]~46\"" {  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1512244087164 "|stepper_ctrl|distance[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "distance\[5\] distance\[5\]~_emulated distance\[5\]~51 " "Register \"distance\[5\]\" is converted into an equivalent circuit using register \"distance\[5\]~_emulated\" and latch \"distance\[5\]~51\"" {  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1512244087164 "|stepper_ctrl|distance[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "distance\[4\] distance\[4\]~_emulated distance\[4\]~56 " "Register \"distance\[4\]\" is converted into an equivalent circuit using register \"distance\[4\]~_emulated\" and latch \"distance\[4\]~56\"" {  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1512244087164 "|stepper_ctrl|distance[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "distance\[3\] distance\[3\]~_emulated distance\[3\]~61 " "Register \"distance\[3\]\" is converted into an equivalent circuit using register \"distance\[3\]~_emulated\" and latch \"distance\[3\]~61\"" {  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1512244087164 "|stepper_ctrl|distance[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "distance\[2\] distance\[2\]~_emulated distance\[2\]~66 " "Register \"distance\[2\]\" is converted into an equivalent circuit using register \"distance\[2\]~_emulated\" and latch \"distance\[2\]~66\"" {  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1512244087164 "|stepper_ctrl|distance[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "distance\[1\] distance\[1\]~_emulated distance\[1\]~71 " "Register \"distance\[1\]\" is converted into an equivalent circuit using register \"distance\[1\]~_emulated\" and latch \"distance\[1\]~71\"" {  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1512244087164 "|stepper_ctrl|distance[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1512244087164 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "end_stop GND " "Pin \"end_stop\" is stuck at GND" {  } { { "stepper_ctrl.vhd" "" { Text "C:/github/Stepper_ctrl-VHDL/stepper_ctrl.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512244087322 "|stepper_ctrl|end_stop"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1512244087322 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512244087435 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_7ms:auto_generated\|le3a\[22\] " "Logic cell \"lpm_mult:Mult0\|mult_7ms:auto_generated\|le3a\[22\]\"" {  } { { "db/mult_7ms.tdf" "le3a\[22\]" { Text "C:/github/Stepper_ctrl-VHDL/db/mult_7ms.tdf" 41 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512244088003 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1512244088003 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512244088301 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512244088301 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "399 " "Implemented 399 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512244088566 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512244088566 ""} { "Info" "ICUT_CUT_TM_LCELLS" "378 " "Implemented 378 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512244088566 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512244088566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "736 " "Peak virtual memory: 736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512244088602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 17:48:08 2017 " "Processing ended: Sat Dec 02 17:48:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512244088602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512244088602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512244088602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512244088602 ""}
