Fitter report for Thesis_Project
Mon Dec 09 01:23:36 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Other Routing Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Mon Dec 09 01:23:36 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Thesis_Project                                  ;
; Top-level Entity Name              ; Thesis_Project                                  ;
; Family                             ; Cyclone IV GX                                   ;
; Device                             ; EP4CGX30CF23C6                                  ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 13,037 / 29,440 ( 44 % )                        ;
;     Total combinational functions  ; 12,039 / 29,440 ( 41 % )                        ;
;     Dedicated logic registers      ; 3,764 / 29,440 ( 13 % )                         ;
; Total registers                    ; 3764                                            ;
; Total pins                         ; 220 / 307 ( 72 % )                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0 / 1,105,920 ( 0 % )                           ;
; Embedded Multiplier 9-bit elements ; 0 / 160 ( 0 % )                                 ;
; Total GXB Receiver Channel PCS     ; 0 / 4 ( 0 % )                                   ;
; Total GXB Receiver Channel PMA     ; 0 / 4 ( 0 % )                                   ;
; Total GXB Transmitter Channel PCS  ; 0 / 4 ( 0 % )                                   ;
; Total GXB Transmitter Channel PMA  ; 0 / 4 ( 0 % )                                   ;
; Total PLLs                         ; 0 / 6 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; auto                                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Generate GXB Reconfig MIF                                                  ; Off                                   ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_40MHz                            ; FREQ_40MHz                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------+
; I/O Assignment Warnings                            ;
+--------------------+-------------------------------+
; Pin Name           ; Reason                        ;
+--------------------+-------------------------------+
; pc_debug_o[0]      ; Incomplete set of assignments ;
; pc_debug_o[1]      ; Incomplete set of assignments ;
; pc_debug_o[2]      ; Incomplete set of assignments ;
; pc_debug_o[3]      ; Incomplete set of assignments ;
; pc_debug_o[4]      ; Incomplete set of assignments ;
; pc_debug_o[5]      ; Incomplete set of assignments ;
; pc_debug_o[6]      ; Incomplete set of assignments ;
; pc_debug_o[7]      ; Incomplete set of assignments ;
; pc_debug_o[8]      ; Incomplete set of assignments ;
; pc_debug_o[9]      ; Incomplete set of assignments ;
; pc_debug_o[10]     ; Incomplete set of assignments ;
; pc_debug_o[11]     ; Incomplete set of assignments ;
; pc_debug_o[12]     ; Incomplete set of assignments ;
; pc_debug_o[13]     ; Incomplete set of assignments ;
; pc_debug_o[14]     ; Incomplete set of assignments ;
; pc_debug_o[15]     ; Incomplete set of assignments ;
; pc_debug_o[16]     ; Incomplete set of assignments ;
; pc_debug_o[17]     ; Incomplete set of assignments ;
; pc_debug_o[18]     ; Incomplete set of assignments ;
; pc_debug_o[19]     ; Incomplete set of assignments ;
; pc_debug_o[20]     ; Incomplete set of assignments ;
; pc_debug_o[21]     ; Incomplete set of assignments ;
; pc_debug_o[22]     ; Incomplete set of assignments ;
; pc_debug_o[23]     ; Incomplete set of assignments ;
; pc_debug_o[24]     ; Incomplete set of assignments ;
; pc_debug_o[25]     ; Incomplete set of assignments ;
; pc_debug_o[26]     ; Incomplete set of assignments ;
; pc_debug_o[27]     ; Incomplete set of assignments ;
; pc_debug_o[28]     ; Incomplete set of assignments ;
; pc_debug_o[29]     ; Incomplete set of assignments ;
; pc_debug_o[30]     ; Incomplete set of assignments ;
; pc_debug_o[31]     ; Incomplete set of assignments ;
; data_io_ledr_o[0]  ; Incomplete set of assignments ;
; data_io_ledr_o[1]  ; Incomplete set of assignments ;
; data_io_ledr_o[2]  ; Incomplete set of assignments ;
; data_io_ledr_o[3]  ; Incomplete set of assignments ;
; data_io_ledr_o[4]  ; Incomplete set of assignments ;
; data_io_ledr_o[5]  ; Incomplete set of assignments ;
; data_io_ledr_o[6]  ; Incomplete set of assignments ;
; data_io_ledr_o[7]  ; Incomplete set of assignments ;
; data_io_ledr_o[8]  ; Incomplete set of assignments ;
; data_io_ledr_o[9]  ; Incomplete set of assignments ;
; data_io_ledr_o[10] ; Incomplete set of assignments ;
; data_io_ledr_o[11] ; Incomplete set of assignments ;
; data_io_ledr_o[12] ; Incomplete set of assignments ;
; data_io_ledr_o[13] ; Incomplete set of assignments ;
; data_io_ledr_o[14] ; Incomplete set of assignments ;
; data_io_ledr_o[15] ; Incomplete set of assignments ;
; data_io_ledr_o[16] ; Incomplete set of assignments ;
; data_io_ledr_o[17] ; Incomplete set of assignments ;
; data_io_ledr_o[18] ; Incomplete set of assignments ;
; data_io_ledr_o[19] ; Incomplete set of assignments ;
; data_io_ledr_o[20] ; Incomplete set of assignments ;
; data_io_ledr_o[21] ; Incomplete set of assignments ;
; data_io_ledr_o[22] ; Incomplete set of assignments ;
; data_io_ledr_o[23] ; Incomplete set of assignments ;
; data_io_ledr_o[24] ; Incomplete set of assignments ;
; data_io_ledr_o[25] ; Incomplete set of assignments ;
; data_io_ledr_o[26] ; Incomplete set of assignments ;
; data_io_ledr_o[27] ; Incomplete set of assignments ;
; data_io_ledr_o[28] ; Incomplete set of assignments ;
; data_io_ledr_o[29] ; Incomplete set of assignments ;
; data_io_ledr_o[30] ; Incomplete set of assignments ;
; data_io_ledr_o[31] ; Incomplete set of assignments ;
; data_out[0]        ; Incomplete set of assignments ;
; data_out[1]        ; Incomplete set of assignments ;
; data_out[2]        ; Incomplete set of assignments ;
; data_out[3]        ; Incomplete set of assignments ;
; data_out[4]        ; Incomplete set of assignments ;
; data_out[5]        ; Incomplete set of assignments ;
; data_out[6]        ; Incomplete set of assignments ;
; data_out[7]        ; Incomplete set of assignments ;
; data_out[8]        ; Incomplete set of assignments ;
; data_out[9]        ; Incomplete set of assignments ;
; data_out[10]       ; Incomplete set of assignments ;
; data_out[11]       ; Incomplete set of assignments ;
; data_out[12]       ; Incomplete set of assignments ;
; data_out[13]       ; Incomplete set of assignments ;
; data_out[14]       ; Incomplete set of assignments ;
; data_out[15]       ; Incomplete set of assignments ;
; data_out[16]       ; Incomplete set of assignments ;
; data_out[17]       ; Incomplete set of assignments ;
; data_out[18]       ; Incomplete set of assignments ;
; data_out[19]       ; Incomplete set of assignments ;
; data_out[20]       ; Incomplete set of assignments ;
; data_out[21]       ; Incomplete set of assignments ;
; data_out[22]       ; Incomplete set of assignments ;
; data_out[23]       ; Incomplete set of assignments ;
; data_out[24]       ; Incomplete set of assignments ;
; data_out[25]       ; Incomplete set of assignments ;
; data_out[26]       ; Incomplete set of assignments ;
; data_out[27]       ; Incomplete set of assignments ;
; data_out[28]       ; Incomplete set of assignments ;
; data_out[29]       ; Incomplete set of assignments ;
; data_out[30]       ; Incomplete set of assignments ;
; data_out[31]       ; Incomplete set of assignments ;
; UART_TXD           ; Incomplete set of assignments ;
; HRDATA[0]          ; Incomplete set of assignments ;
; HRDATA[1]          ; Incomplete set of assignments ;
; HRDATA[2]          ; Incomplete set of assignments ;
; HRDATA[3]          ; Incomplete set of assignments ;
; HRDATA[4]          ; Incomplete set of assignments ;
; HRDATA[5]          ; Incomplete set of assignments ;
; HRDATA[6]          ; Incomplete set of assignments ;
; HRDATA[7]          ; Incomplete set of assignments ;
; HRDATA[8]          ; Incomplete set of assignments ;
; HRDATA[9]          ; Incomplete set of assignments ;
; HRDATA[10]         ; Incomplete set of assignments ;
; HRDATA[11]         ; Incomplete set of assignments ;
; HRDATA[12]         ; Incomplete set of assignments ;
; HRDATA[13]         ; Incomplete set of assignments ;
; HRDATA[14]         ; Incomplete set of assignments ;
; HRDATA[15]         ; Incomplete set of assignments ;
; HRDATA[16]         ; Incomplete set of assignments ;
; HRDATA[17]         ; Incomplete set of assignments ;
; HRDATA[18]         ; Incomplete set of assignments ;
; HRDATA[19]         ; Incomplete set of assignments ;
; HRDATA[20]         ; Incomplete set of assignments ;
; HRDATA[21]         ; Incomplete set of assignments ;
; HRDATA[22]         ; Incomplete set of assignments ;
; HRDATA[23]         ; Incomplete set of assignments ;
; HRDATA[24]         ; Incomplete set of assignments ;
; HRDATA[25]         ; Incomplete set of assignments ;
; HRDATA[26]         ; Incomplete set of assignments ;
; HRDATA[27]         ; Incomplete set of assignments ;
; HRDATA[28]         ; Incomplete set of assignments ;
; HRDATA[29]         ; Incomplete set of assignments ;
; HRDATA[30]         ; Incomplete set of assignments ;
; HRDATA[31]         ; Incomplete set of assignments ;
; HADDR[0]           ; Incomplete set of assignments ;
; HADDR[1]           ; Incomplete set of assignments ;
; HADDR[2]           ; Incomplete set of assignments ;
; HADDR[3]           ; Incomplete set of assignments ;
; HADDR[4]           ; Incomplete set of assignments ;
; HADDR[5]           ; Incomplete set of assignments ;
; HADDR[6]           ; Incomplete set of assignments ;
; HADDR[7]           ; Incomplete set of assignments ;
; HADDR[8]           ; Incomplete set of assignments ;
; HADDR[9]           ; Incomplete set of assignments ;
; HADDR[10]          ; Incomplete set of assignments ;
; HADDR[11]          ; Incomplete set of assignments ;
; HADDR[12]          ; Incomplete set of assignments ;
; HADDR[13]          ; Incomplete set of assignments ;
; HADDR[14]          ; Incomplete set of assignments ;
; HADDR[15]          ; Incomplete set of assignments ;
; HADDR[16]          ; Incomplete set of assignments ;
; HADDR[17]          ; Incomplete set of assignments ;
; HADDR[18]          ; Incomplete set of assignments ;
; HADDR[19]          ; Incomplete set of assignments ;
; HADDR[20]          ; Incomplete set of assignments ;
; HADDR[21]          ; Incomplete set of assignments ;
; HADDR[22]          ; Incomplete set of assignments ;
; HADDR[23]          ; Incomplete set of assignments ;
; HADDR[24]          ; Incomplete set of assignments ;
; HADDR[25]          ; Incomplete set of assignments ;
; HADDR[26]          ; Incomplete set of assignments ;
; HADDR[27]          ; Incomplete set of assignments ;
; HADDR[28]          ; Incomplete set of assignments ;
; HADDR[29]          ; Incomplete set of assignments ;
; HADDR[30]          ; Incomplete set of assignments ;
; HADDR[31]          ; Incomplete set of assignments ;
; baud_tick          ; Incomplete set of assignments ;
; data_trans[0]      ; Incomplete set of assignments ;
; data_trans[1]      ; Incomplete set of assignments ;
; data_trans[2]      ; Incomplete set of assignments ;
; data_trans[3]      ; Incomplete set of assignments ;
; data_trans[4]      ; Incomplete set of assignments ;
; data_trans[5]      ; Incomplete set of assignments ;
; data_trans[6]      ; Incomplete set of assignments ;
; data_trans[7]      ; Incomplete set of assignments ;
; data_trans[8]      ; Incomplete set of assignments ;
; data_trans[9]      ; Incomplete set of assignments ;
; data_trans[10]     ; Incomplete set of assignments ;
; data_trans[11]     ; Incomplete set of assignments ;
; data_io_lcd_o[0]   ; Incomplete set of assignments ;
; data_io_lcd_o[1]   ; Incomplete set of assignments ;
; data_io_lcd_o[2]   ; Incomplete set of assignments ;
; data_io_lcd_o[3]   ; Incomplete set of assignments ;
; data_io_lcd_o[4]   ; Incomplete set of assignments ;
; data_io_lcd_o[5]   ; Incomplete set of assignments ;
; data_io_lcd_o[6]   ; Incomplete set of assignments ;
; data_io_lcd_o[7]   ; Incomplete set of assignments ;
; data_io_lcd_o[8]   ; Incomplete set of assignments ;
; data_io_lcd_o[9]   ; Incomplete set of assignments ;
; data_io_lcd_o[10]  ; Incomplete set of assignments ;
; data_io_lcd_o[11]  ; Incomplete set of assignments ;
; data_io_lcd_o[12]  ; Incomplete set of assignments ;
; data_io_lcd_o[13]  ; Incomplete set of assignments ;
; data_io_lcd_o[14]  ; Incomplete set of assignments ;
; data_io_lcd_o[15]  ; Incomplete set of assignments ;
; data_io_lcd_o[16]  ; Incomplete set of assignments ;
; data_io_lcd_o[17]  ; Incomplete set of assignments ;
; data_io_lcd_o[18]  ; Incomplete set of assignments ;
; data_io_lcd_o[19]  ; Incomplete set of assignments ;
; data_io_lcd_o[20]  ; Incomplete set of assignments ;
; data_io_lcd_o[21]  ; Incomplete set of assignments ;
; data_io_lcd_o[22]  ; Incomplete set of assignments ;
; data_io_lcd_o[23]  ; Incomplete set of assignments ;
; data_io_lcd_o[24]  ; Incomplete set of assignments ;
; data_io_lcd_o[25]  ; Incomplete set of assignments ;
; data_io_lcd_o[26]  ; Incomplete set of assignments ;
; data_io_lcd_o[27]  ; Incomplete set of assignments ;
; data_io_lcd_o[28]  ; Incomplete set of assignments ;
; data_io_lcd_o[29]  ; Incomplete set of assignments ;
; data_io_lcd_o[30]  ; Incomplete set of assignments ;
; data_io_lcd_o[31]  ; Incomplete set of assignments ;
; data_input[9]      ; Incomplete set of assignments ;
; UARTCLK            ; Incomplete set of assignments ;
; clk_i              ; Incomplete set of assignments ;
; rst_ni             ; Incomplete set of assignments ;
; data_input[8]      ; Incomplete set of assignments ;
; UART_RXD           ; Incomplete set of assignments ;
; data_input[7]      ; Incomplete set of assignments ;
; data_input[6]      ; Incomplete set of assignments ;
; data_input[5]      ; Incomplete set of assignments ;
; data_input[1]      ; Incomplete set of assignments ;
; data_input[0]      ; Incomplete set of assignments ;
; data_input[2]      ; Incomplete set of assignments ;
; data_input[3]      ; Incomplete set of assignments ;
; data_input[4]      ; Incomplete set of assignments ;
+--------------------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 16264 ( 0.00 % )   ;
;     -- Achieved     ; 0 / 16264 ( 0.00 % )   ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 16254   ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/output_files/Thesis_Project.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 13,037 / 29,440 ( 44 % ) ;
;     -- Combinational with no register       ; 9273                     ;
;     -- Register only                        ; 998                      ;
;     -- Combinational with a register        ; 2766                     ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 9996                     ;
;     -- 3 input functions                    ; 1467                     ;
;     -- <=2 input functions                  ; 576                      ;
;     -- Register only                        ; 998                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 11903                    ;
;     -- arithmetic mode                      ; 136                      ;
;                                             ;                          ;
; Total registers*                            ; 3,764 / 30,876 ( 12 % )  ;
;     -- Dedicated logic registers            ; 3,764 / 29,440 ( 13 % )  ;
;     -- I/O registers                        ; 0 / 1,436 ( 0 % )        ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 923 / 1,840 ( 50 % )     ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 220 / 307 ( 72 % )       ;
;     -- Clock pins                           ; 2 / 8 ( 25 % )           ;
;     -- Dedicated input pins                 ; 0 / 17 ( 0 % )           ;
;                                             ;                          ;
; Global signals                              ; 11                       ;
; M9Ks                                        ; 0 / 120 ( 0 % )          ;
; Total block memory bits                     ; 0 / 1,105,920 ( 0 % )    ;
; Total block memory implementation bits      ; 0 / 1,105,920 ( 0 % )    ;
; Embedded Multiplier 9-bit elements          ; 0 / 160 ( 0 % )          ;
; PLLs                                        ; 0 / 6 ( 0 % )            ;
; Global clocks                               ; 11 / 30 ( 37 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; GXB Receiver channel PCSs                   ; 0 / 4 ( 0 % )            ;
; GXB Receiver channel PMAs                   ; 0 / 4 ( 0 % )            ;
; GXB Transmitter channel PCSs                ; 0 / 4 ( 0 % )            ;
; GXB Transmitter channel PMAs                ; 0 / 4 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 3 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 9% / 9% / 10%            ;
; Peak interconnect usage (total/H/V)         ; 55% / 54% / 57%          ;
; Maximum fan-out                             ; 3408                     ;
; Highest non-global fan-out                  ; 1143                     ;
; Total fan-out                               ; 60580                    ;
; Average fan-out                             ; 3.55                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                           ;
+---------------------------------------------+------------------------+--------------------------------+
; Statistic                                   ; Top                    ; hard_block:auto_generated_inst ;
+---------------------------------------------+------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                    ; Low                            ;
;                                             ;                        ;                                ;
; Total logic elements                        ; 13037 / 29440 ( 44 % ) ; 0 / 29440 ( 0 % )              ;
;     -- Combinational with no register       ; 9273                   ; 0                              ;
;     -- Register only                        ; 998                    ; 0                              ;
;     -- Combinational with a register        ; 2766                   ; 0                              ;
;                                             ;                        ;                                ;
; Logic element usage by number of LUT inputs ;                        ;                                ;
;     -- 4 input functions                    ; 9996                   ; 0                              ;
;     -- 3 input functions                    ; 1467                   ; 0                              ;
;     -- <=2 input functions                  ; 576                    ; 0                              ;
;     -- Register only                        ; 998                    ; 0                              ;
;                                             ;                        ;                                ;
; Logic elements by mode                      ;                        ;                                ;
;     -- normal mode                          ; 11903                  ; 0                              ;
;     -- arithmetic mode                      ; 136                    ; 0                              ;
;                                             ;                        ;                                ;
; Total registers                             ; 3764                   ; 0                              ;
;     -- Dedicated logic registers            ; 3764 / 29440 ( 13 % )  ; 0 / 29440 ( 0 % )              ;
;                                             ;                        ;                                ;
; Total LABs:  partially or completely used   ; 923 / 1840 ( 50 % )    ; 0 / 1840 ( 0 % )               ;
;                                             ;                        ;                                ;
; Virtual pins                                ; 0                      ; 0                              ;
; I/O pins                                    ; 220                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 160 ( 0 % )        ; 0 / 160 ( 0 % )                ;
; Total memory bits                           ; 0                      ; 0                              ;
; Total RAM block bits                        ; 0                      ; 0                              ;
; Clock control block                         ; 11 / 38 ( 28 % )       ; 0 / 38 ( 0 % )                 ;
;                                             ;                        ;                                ;
; Connections                                 ;                        ;                                ;
;     -- Input Connections                    ; 0                      ; 0                              ;
;     -- Registered Input Connections         ; 0                      ; 0                              ;
;     -- Output Connections                   ; 0                      ; 0                              ;
;     -- Registered Output Connections        ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Internal Connections                        ;                        ;                                ;
;     -- Total Connections                    ; 60575                  ; 5                              ;
;     -- Registered Connections               ; 16043                  ; 0                              ;
;                                             ;                        ;                                ;
; External Connections                        ;                        ;                                ;
;     -- Top                                  ; 0                      ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Partition Interface                         ;                        ;                                ;
;     -- Input Ports                          ; 14                     ; 0                              ;
;     -- Output Ports                         ; 206                    ; 0                              ;
;     -- Bidir Ports                          ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Registered Ports                            ;                        ;                                ;
;     -- Registered Input Ports               ; 0                      ; 0                              ;
;     -- Registered Output Ports              ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Port Connectivity                           ;                        ;                                ;
;     -- Input Ports driven by GND            ; 0                      ; 0                              ;
;     -- Output Ports driven by GND           ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                      ; 0                              ;
;     -- Input Ports with no Source           ; 0                      ; 0                              ;
;     -- Output Ports with no Source          ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                      ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                      ; 0                              ;
+---------------------------------------------+------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                       ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; UARTCLK       ; M11   ; 3A       ; 38           ; 0            ; 21           ; 353                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; UART_RXD      ; AB19  ; 4        ; 61           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; clk_i         ; N11   ; 3A       ; 38           ; 0            ; 14           ; 3412                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_input[0] ; A22   ; 6        ; 81           ; 56           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_input[1] ; M20   ; 5        ; 81           ; 25           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_input[2] ; K19   ; 6        ; 81           ; 46           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_input[3] ; K12   ; 7        ; 49           ; 67           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_input[4] ; AA13  ; 4        ; 42           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_input[5] ; C22   ; 6        ; 81           ; 56           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_input[6] ; G15   ; 7        ; 52           ; 67           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_input[7] ; A15   ; 7        ; 58           ; 67           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_input[8] ; W16   ; 4        ; 52           ; 0            ; 7            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; data_input[9] ; T20   ; 5        ; 81           ; 8            ; 7            ; 11                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; rst_ni        ; AB12  ; 4        ; 38           ; 0            ; 0            ; 3365                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name               ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; HADDR[0]           ; W4    ; 3        ; 8            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[10]          ; R13   ; 4        ; 40           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[11]          ; Y13   ; 4        ; 42           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[12]          ; AA9   ; 3        ; 26           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[13]          ; W10   ; 3        ; 22           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[14]          ; W6    ; 3        ; 17           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[15]          ; AB4   ; 3        ; 19           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[16]          ; Y9    ; 3        ; 26           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[17]          ; AB5   ; 3        ; 19           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[18]          ; AA10  ; 3        ; 31           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[19]          ; AB6   ; 3        ; 19           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[1]           ; B1    ; 8        ; 26           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[20]          ; V9    ; 3        ; 15           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[21]          ; Y5    ; 3        ; 15           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[22]          ; AB9   ; 3        ; 29           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[23]          ; AA7   ; 3        ; 22           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[24]          ; W11   ; 3        ; 29           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[25]          ; AB7   ; 3        ; 22           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[26]          ; T11   ; 3        ; 15           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[27]          ; Y8    ; 3        ; 26           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[28]          ; W9    ; 3        ; 24           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[29]          ; Y7    ; 3        ; 17           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[2]           ; AB11  ; 3        ; 33           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[30]          ; AB8   ; 3        ; 29           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[31]          ; W7    ; 3        ; 17           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[3]           ; Y10   ; 3        ; 31           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[4]           ; AA6   ; 3        ; 19           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[5]           ; AB10  ; 3        ; 33           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[6]           ; W13   ; 4        ; 40           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[7]           ; U12   ; 3        ; 31           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[8]           ; Y12   ; 3        ; 33           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HADDR[9]           ; AB14  ; 4        ; 44           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[0]          ; R14   ; 4        ; 47           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[10]         ; B19   ; 6        ; 81           ; 62           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[11]         ; K14   ; 6        ; 81           ; 64           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[12]         ; V6    ; 3        ; 6            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[13]         ; V7    ; 3        ; 6            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[14]         ; U6    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[15]         ; H13   ; 7        ; 44           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[16]         ; R9    ; 3        ; 8            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[17]         ; Y22   ; 5        ; 81           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[18]         ; AB22  ; 4        ; 70           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[19]         ; W8    ; 3        ; 6            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[1]          ; U14   ; 4        ; 49           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[20]         ; G11   ; 8        ; 6            ; 67           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[21]         ; B3    ; 8        ; 29           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[22]         ; G17   ; 6        ; 81           ; 65           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[23]         ; D5    ; 8        ; 17           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[24]         ; G18   ; 6        ; 81           ; 63           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[25]         ; B20   ; 6        ; 81           ; 59           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[26]         ; F18   ; 6        ; 81           ; 65           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[27]         ; K17   ; 6        ; 81           ; 62           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[28]         ; K13   ; 6        ; 81           ; 64           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[29]         ; C1    ; 8        ; 24           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[2]          ; AB21  ; 4        ; 65           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[30]         ; J13   ; 7        ; 44           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[31]         ; C6    ; 8        ; 26           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[3]          ; P14   ; 5        ; 81           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[4]          ; U15   ; 4        ; 52           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[5]          ; T14   ; 4        ; 49           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[6]          ; Y14   ; 4        ; 47           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[7]          ; P13   ; 5        ; 81           ; 6            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[8]          ; J12   ; 7        ; 49           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HRDATA[9]          ; P10   ; 3        ; 10           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; UART_TXD           ; AB13  ; 4        ; 42           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; baud_tick          ; T13   ; 4        ; 40           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[0]   ; V13   ; 4        ; 44           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[10]  ; H22   ; 6        ; 81           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[11]  ; E22   ; 6        ; 81           ; 52           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[12]  ; N15   ; 5        ; 81           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[13]  ; J21   ; 6        ; 81           ; 44           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[14]  ; J22   ; 6        ; 81           ; 44           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[15]  ; L20   ; 6        ; 81           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[16]  ; J19   ; 6        ; 81           ; 42           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[17]  ; A21   ; 6        ; 81           ; 58           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[18]  ; G20   ; 6        ; 81           ; 49           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[19]  ; M15   ; 5        ; 81           ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[1]   ; AB15  ; 4        ; 44           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[20]  ; C15   ; 7        ; 58           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[21]  ; J20   ; 6        ; 81           ; 42           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[22]  ; A17   ; 7        ; 58           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[23]  ; N14   ; 5        ; 81           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[24]  ; E17   ; 7        ; 63           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[25]  ; A16   ; 7        ; 61           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[26]  ; B16   ; 7        ; 63           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[27]  ; C16   ; 7        ; 61           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[28]  ; D19   ; 6        ; 81           ; 59           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[29]  ; E21   ; 6        ; 81           ; 52           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[2]   ; W18   ; 4        ; 68           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[30]  ; H17   ; 6        ; 81           ; 55           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[31]  ; L19   ; 6        ; 81           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[3]   ; AA22  ; 4        ; 68           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[4]   ; R20   ; 5        ; 81           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[5]   ; Y19   ; 4        ; 68           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[6]   ; W14   ; 4        ; 44           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[7]   ; W15   ; 4        ; 49           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[8]   ; B22   ; 6        ; 81           ; 55           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_lcd_o[9]   ; H20   ; 6        ; 81           ; 47           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[0]  ; Y11   ; 3        ; 31           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[10] ; M19   ; 5        ; 81           ; 26           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[11] ; B15   ; 7        ; 56           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[12] ; F22   ; 6        ; 81           ; 50           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[13] ; D13   ; 7        ; 54           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[14] ; R21   ; 5        ; 81           ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[15] ; H14   ; 7        ; 49           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[16] ; A14   ; 7        ; 54           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[17] ; A18   ; 7        ; 65           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[18] ; C12   ; 7        ; 54           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[19] ; G21   ; 6        ; 81           ; 49           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[1]  ; Y6    ; 3        ; 17           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[20] ; B13   ; 7        ; 52           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[21] ; J15   ; 6        ; 81           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[22] ; H21   ; 6        ; 81           ; 47           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[23] ; D20   ; 6        ; 81           ; 58           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[24] ; E20   ; 6        ; 81           ; 49           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[25] ; P20   ; 5        ; 81           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[26] ; D15   ; 7        ; 58           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[27] ; A13   ; 7        ; 56           ; 67           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[28] ; G14   ; 7        ; 52           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[29] ; B12   ; 7        ; 52           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[2]  ; B7    ; 8        ; 33           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[30] ; C13   ; 7        ; 54           ; 67           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[31] ; R16   ; 5        ; 81           ; 2            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[3]  ; D22   ; 6        ; 81           ; 53           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[4]  ; R15   ; 4        ; 58           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[5]  ; K20   ; 6        ; 81           ; 46           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[6]  ; D21   ; 6        ; 81           ; 53           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[7]  ; M18   ; 5        ; 81           ; 26           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[8]  ; G22   ; 6        ; 81           ; 52           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_io_ledr_o[9]  ; C14   ; 7        ; 56           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[0]        ; T22   ; 5        ; 81           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[10]       ; D12   ; 8        ; 31           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[11]       ; B18   ; 7        ; 68           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[12]       ; A3    ; 8        ; 29           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[13]       ; G10   ; 8        ; 8            ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[14]       ; C4    ; 8        ; 19           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[15]       ; R17   ; 5        ; 81           ; 2            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[16]       ; H7    ; 8        ; 10           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[17]       ; H9    ; 8        ; 8            ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[18]       ; G6    ; 8        ; 10           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[19]       ; A12   ; 7        ; 42           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[1]        ; A20   ; 6        ; 81           ; 61           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[20]       ; W19   ; 4        ; 70           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[21]       ; J14   ; 7        ; 49           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[22]       ; T9    ; 3        ; 8            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[23]       ; B10   ; 7        ; 42           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[24]       ; A5    ; 8        ; 31           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[25]       ; A6    ; 8        ; 33           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[26]       ; C2    ; 8        ; 24           ; 67           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[27]       ; W12   ; 3        ; 33           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[28]       ; A2    ; 8        ; 31           ; 67           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[29]       ; C9    ; 8        ; 15           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[2]        ; D16   ; 7        ; 63           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[30]       ; A4    ; 8        ; 31           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[31]       ; H15   ; 6        ; 81           ; 64           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[3]        ; F20   ; 6        ; 81           ; 50           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[4]        ; B21   ; 6        ; 81           ; 59           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[5]        ; K22   ; 6        ; 81           ; 46           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[6]        ; D14   ; 7        ; 56           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[7]        ; C19   ; 6        ; 81           ; 61           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[8]        ; D10   ; 8        ; 15           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[9]        ; D8    ; 8        ; 24           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_trans[0]      ; Y16   ; 4        ; 54           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_trans[10]     ; AB17  ; 4        ; 54           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_trans[11]     ; AB18  ; 4        ; 56           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_trans[1]      ; AA19  ; 4        ; 58           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_trans[2]      ; AA16  ; 4        ; 54           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_trans[3]      ; AA15  ; 4        ; 52           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_trans[4]      ; AB16  ; 4        ; 54           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_trans[5]      ; W17   ; 4        ; 56           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_trans[6]      ; Y18   ; 4        ; 56           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_trans[7]      ; Y17   ; 4        ; 56           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_trans[8]      ; T15   ; 4        ; 58           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_trans[9]      ; AA18  ; 4        ; 58           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[0]      ; Y15   ; 4        ; 49           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[10]     ; P22   ; 5        ; 81           ; 16           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[11]     ; U22   ; 5        ; 81           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[12]     ; W22   ; 5        ; 81           ; 3            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[13]     ; AA20  ; 4        ; 63           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[14]     ; T21   ; 5        ; 81           ; 11           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[15]     ; U20   ; 5        ; 81           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[16]     ; T19   ; 5        ; 81           ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[17]     ; L14   ; 5        ; 81           ; 16           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[18]     ; N13   ; 5        ; 81           ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[19]     ; V20   ; 5        ; 81           ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[1]      ; N21   ; 5        ; 81           ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[20]     ; M14   ; 5        ; 81           ; 14           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[21]     ; N19   ; 5        ; 81           ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[22]     ; M17   ; 5        ; 81           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[23]     ; AB20  ; 4        ; 65           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[24]     ; W21   ; 5        ; 81           ; 4            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[25]     ; W20   ; 5        ; 81           ; 5            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[26]     ; V21   ; 5        ; 81           ; 6            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[27]     ; AA21  ; 4        ; 65           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[28]     ; L16   ; 5        ; 81           ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[29]     ; M16   ; 5        ; 81           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[2]      ; M13   ; 5        ; 81           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[30]     ; V22   ; 5        ; 81           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[31]     ; R19   ; 5        ; 81           ; 8            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[3]      ; N17   ; 5        ; 81           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[4]      ; L13   ; 5        ; 81           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[5]      ; N22   ; 5        ; 81           ; 21           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[6]      ; N20   ; 5        ; 81           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[7]      ; T16   ; 4        ; 63           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[8]      ; R22   ; 5        ; 81           ; 17           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pc_debug_o[9]      ; L15   ; 5        ; 81           ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                               ;
+----------+-----------------------+--------------------------+---------------------+---------------------------+
; Location ; Pin Name              ; Reserved As              ; User Signal Name    ; Pin Type                  ;
+----------+-----------------------+--------------------------+---------------------+---------------------------+
; P4       ; MSEL3                 ; -                        ; -                   ; Dedicated Programming Pin ;
; R5       ; MSEL2                 ; -                        ; -                   ; Dedicated Programming Pin ;
; P5       ; MSEL1                 ; -                        ; -                   ; Dedicated Programming Pin ;
; T6       ; MSEL0                 ; -                        ; -                   ; Dedicated Programming Pin ;
; U5       ; CONF_DONE             ; -                        ; -                   ; Dedicated Programming Pin ;
; R8       ; nSTATUS               ; -                        ; -                   ; Dedicated Programming Pin ;
; W8       ; INIT_DONE             ; Use as regular IO        ; HRDATA[19]          ; Dual Purpose Pin          ;
; W4       ; DIFFIO_B1p, DATA5     ; Use as regular IO        ; HADDR[0]            ; Dual Purpose Pin          ;
; R9       ; DIFFIO_B2p, DATA7     ; Use as regular IO        ; HRDATA[16]          ; Dual Purpose Pin          ;
; AB3      ; DIFFIO_B3n, NCEO      ; Use as programming pin   ; ~ALTERA_NCEO~       ; Dual Purpose Pin          ;
; P14      ; DIFFIO_R44n, DEV_OE   ; Use as regular IO        ; HRDATA[3]           ; Dual Purpose Pin          ;
; P13      ; DIFFIO_R44p, DEV_CLRn ; Use as regular IO        ; HRDATA[7]           ; Dual Purpose Pin          ;
; G6       ; DIFFIO_T2p, DATA3     ; Use as regular IO        ; data_out[18]        ; Dual Purpose Pin          ;
; G11      ; CLKUSR                ; Use as regular IO        ; HRDATA[20]          ; Dual Purpose Pin          ;
; K4       ; DATA0                 ; As input tri-stated      ; ~ALTERA_DATA0~      ; Dual Purpose Pin          ;
; D1       ; DATA1, ASDO           ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~ ; Dual Purpose Pin          ;
; J4       ; NCSO                  ; As input tri-stated      ; ~ALTERA_NCSO~       ; Dual Purpose Pin          ;
; D3       ; DCLK                  ; As output driving ground ; ~ALTERA_DCLK~       ; Dual Purpose Pin          ;
; H4       ; nCONFIG               ; -                        ; -                   ; Dedicated Programming Pin ;
; D2       ; nCE                   ; -                        ; -                   ; Dedicated Programming Pin ;
+----------+-----------------------+--------------------------+---------------------+---------------------------+


+-------------------------------------------------------------------------------+
; I/O Bank Usage                                                                ;
+----------+------------------+---------------+--------------+------------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCCLKIN Voltage ;
+----------+------------------+---------------+--------------+------------------+
; QL1      ; 0 / 0 ( -- )     ; --            ; --           ; --               ;
; QL0      ; 0 / 16 ( 0 % )   ; --            ; --           ; --               ;
; 3        ; 38 / 46 ( 83 % ) ; 2.5V          ; --           ; --               ;
; 3B       ; 0 / 4 ( 0 % )    ; --            ; --           ; 2.5V             ;
; 3A       ; 2 / 2 ( 100 % )  ; --            ; --           ; 2.5V             ;
; 4        ; 43 / 45 ( 96 % ) ; 2.5V          ; --           ; --               ;
; 5        ; 43 / 49 ( 88 % ) ; 2.5V          ; --           ; --               ;
; 6        ; 42 / 49 ( 86 % ) ; 2.5V          ; --           ; --               ;
; 7        ; 31 / 46 ( 67 % ) ; 2.5V          ; --           ; --               ;
; 8A       ; 0 / 2 ( 0 % )    ; --            ; --           ; 2.5V             ;
; 8        ; 22 / 44 ( 50 % ) ; 2.5V          ; --           ; --               ;
; 8B       ; 0 / 0 ( -- )     ; --            ; --           ; --               ;
; 9        ; 4 / 4 ( 100 % )  ; 2.5V          ; --           ; --               ;
+----------+------------------+---------------+--------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                    ;
+----------+------------+----------+-------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                        ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ; 306        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A2       ; 300        ; 8        ; data_out[28]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A3       ; 301        ; 8        ; data_out[12]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A4       ; 297        ; 8        ; data_out[30]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 298        ; 8        ; data_out[24]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 295        ; 8        ; data_out[25]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 296        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 293        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 289        ; 7        ; GND+                                                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 285        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 283        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 284        ; 7        ; data_out[19]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 265        ; 7        ; data_io_ledr_o[27]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 266        ; 7        ; data_io_ledr_o[16]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 261        ; 7        ; data_input[7]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ; 257        ; 7        ; data_io_lcd_o[25]                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A17      ; 258        ; 7        ; data_io_lcd_o[22]                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A18      ; 250        ; 7        ; data_io_ledr_o[17]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A19      ; 251        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 230        ; 6        ; data_out[1]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; A21      ; 223        ; 6        ; data_io_lcd_o[17]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; A22      ; 222        ; 6        ; data_input[0]                                         ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA1      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ;            ;          ; NC                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AA4      ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA5      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA6      ; 68         ; 3        ; HADDR[4]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA7      ; 70         ; 3        ; HADDR[23]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA8      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA9      ; 76         ; 3        ; HADDR[12]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA10     ; 82         ; 3        ; HADDR[18]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA11     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA12     ; 90         ; 4        ; GND+                                                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 96         ; 4        ; data_input[4]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA14     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA15     ; 110        ; 4        ; data_trans[3]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA16     ; 113        ; 4        ; data_trans[2]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA17     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA18     ; 119        ; 4        ; data_trans[9]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA19     ; 122        ; 4        ; data_trans[1]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA20     ; 125        ; 4        ; pc_debug_o[13]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA21     ; 127        ; 4        ; pc_debug_o[27]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA22     ; 131        ; 4        ; data_io_lcd_o[3]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB1      ;            ;          ; RREF                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB3      ; 54         ; 3        ; ~ALTERA_NCEO~ / RESERVED_OUTPUT_OPEN_DRAIN            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB4      ; 66         ; 3        ; HADDR[15]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB5      ; 67         ; 3        ; HADDR[17]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB6      ; 69         ; 3        ; HADDR[19]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB7      ; 71         ; 3        ; HADDR[25]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB8      ; 77         ; 3        ; HADDR[30]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB9      ; 78         ; 3        ; HADDR[22]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB10     ; 86         ; 3        ; HADDR[5]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB11     ; 87         ; 3        ; HADDR[2]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB12     ; 91         ; 4        ; rst_ni                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB13     ; 97         ; 4        ; UART_TXD                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB14     ; 99         ; 4        ; HADDR[9]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB15     ; 100        ; 4        ; data_io_lcd_o[1]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB16     ; 111        ; 4        ; data_trans[4]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB17     ; 114        ; 4        ; data_trans[10]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB18     ; 115        ; 4        ; data_trans[11]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB19     ; 123        ; 4        ; UART_RXD                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB20     ; 126        ; 4        ; pc_debug_o[23]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB21     ; 128        ; 4        ; HRDATA[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB22     ; 132        ; 4        ; HRDATA[18]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B1       ; 307        ; 8        ; HADDR[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 302        ; 8        ; HRDATA[21]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B4       ; 303        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 304        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 294        ; 8        ; data_io_ledr_o[2]                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B9       ; 290        ; 7        ; GND+                                                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 286        ; 7        ; data_out[23]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B12      ; 270        ; 7        ; data_io_ledr_o[29]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 271        ; 7        ; data_io_ledr_o[20]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B15      ; 262        ; 7        ; data_io_ledr_o[11]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 255        ; 7        ; data_io_lcd_o[26]                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B18      ; 249        ; 7        ; data_out[11]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B19      ; 231        ; 6        ; HRDATA[10]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; B20      ; 227        ; 6        ; HRDATA[25]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; B21      ; 226        ; 6        ; data_out[4]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; B22      ; 220        ; 6        ; data_io_lcd_o[8]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C1       ; 311        ; 8        ; HRDATA[29]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C2       ; 312        ; 8        ; data_out[26]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C3       ; 315        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 316        ; 8        ; data_out[14]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C5       ; 319        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 305        ; 8        ; HRDATA[31]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ; 313        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 308        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 324        ; 8        ; data_out[29]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ; 278        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 279        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 268        ; 7        ; data_io_ledr_o[18]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 269        ; 7        ; data_io_ledr_o[30]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ; 263        ; 7        ; data_io_ledr_o[9]                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C15      ; 259        ; 7        ; data_io_lcd_o[20]                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ; 256        ; 7        ; data_io_lcd_o[27]                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C17      ; 247        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 248        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 229        ; 6        ; data_out[7]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C20      ; 228        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C22      ; 221        ; 6        ; data_input[5]                                         ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 346        ; 9        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; D2       ; 350        ; 9        ; ^nCE                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D3       ; 348        ; 9        ; ~ALTERA_DCLK~                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; D4       ; 320        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D5       ; 321        ; 8        ; HRDATA[23]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D6       ; 326        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 314        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 309        ; 8        ; data_out[9]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 325        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 323        ; 8        ; data_out[8]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ; 310        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D12      ; 299        ; 8        ; data_out[10]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ; 267        ; 7        ; data_io_ledr_o[13]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ; 264        ; 7        ; data_out[6]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 260        ; 7        ; data_io_ledr_o[26]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D16      ; 254        ; 7        ; data_out[2]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D17      ; 252        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D19      ; 225        ; 6        ; data_io_lcd_o[28]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D20      ; 224        ; 6        ; data_io_ledr_o[23]                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D21      ; 216        ; 6        ; data_io_ledr_o[6]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D22      ; 215        ; 6        ; data_io_ledr_o[3]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ; 354        ; 9        ; #TDO                                                  ; output ;              ;         ; --         ;                 ; --       ; --           ;
; E4       ; 352        ; 9        ; #TCK                                                  ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 322        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ; 327        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E8       ; 317        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E11      ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E12      ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E13      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E16      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E17      ; 253        ; 7        ; data_io_lcd_o[24]                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E18      ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E19      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E20      ; 209        ; 6        ; data_io_ledr_o[24]                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E21      ; 214        ; 6        ; data_io_lcd_o[29]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E22      ; 213        ; 6        ; data_io_lcd_o[11]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 17         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ; 16         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ; 351        ; 9        ; #TDI                                                  ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ; 330        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 318        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F12      ; 280        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F15      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F16      ; 245        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 246        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F18      ; 244        ; 6        ; HRDATA[26]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F19      ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F20      ; 210        ; 6        ; data_out[3]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F21      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F22      ; 211        ; 6        ; data_io_ledr_o[12]                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G4       ;            ; 9        ; VCCIO9                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G5       ; 353        ; 9        ; #TMS                                                  ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ; 331        ; 8        ; data_out[18]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G7       ; 328        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 332        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ; 334        ; 8        ; data_out[13]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G11      ; 340        ; 8        ; HRDATA[20]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G12      ; 287        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G13      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G14      ; 272        ; 7        ; data_io_ledr_o[28]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G15      ; 273        ; 7        ; data_input[6]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G16      ; 242        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G17      ; 241        ; 6        ; HRDATA[22]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G18      ; 236        ; 6        ; HRDATA[24]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G19      ; 243        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G20      ; 208        ; 6        ; data_io_lcd_o[18]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G21      ; 207        ; 6        ; data_io_ledr_o[19]                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G22      ; 212        ; 6        ; data_io_ledr_o[8]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 19         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H2       ; 18         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ;            ; --       ; VCCH_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H4       ; 349        ; 9        ; ^nCONFIG                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ; 329        ; 8        ; data_out[16]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H8       ; 333        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H9       ; 335        ; 8        ; data_out[17]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ;            ; 8A       ; VCC_CLKIN8A                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H12      ; 288        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 281        ; 7        ; HRDATA[15]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H14      ; 274        ; 7        ; data_io_ledr_o[15]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H15      ; 240        ; 6        ; data_out[31]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H16      ; 239        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ; 219        ; 6        ; data_io_lcd_o[30]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H18      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H19      ;            ; 6        ; VCCIO6                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H20      ; 206        ; 6        ; data_io_lcd_o[9]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H21      ; 205        ; 6        ; data_io_ledr_o[22]                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H22      ; 199        ; 6        ; data_io_lcd_o[10]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCA_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J4       ; 347        ; 9        ; ~ALTERA_NCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; J5       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 291        ; 8A       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ; 276        ; 7        ; HRDATA[8]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J13      ; 282        ; 7        ; HRDATA[30]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J14      ; 275        ; 7        ; data_out[21]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J15      ; 196        ; 6        ; data_io_ledr_o[21]                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ; 233        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J17      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J18      ;            ; 6        ; VCCIO6                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J19      ; 198        ; 6        ; data_io_lcd_o[16]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J20      ; 197        ; 6        ; data_io_lcd_o[21]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J21      ; 200        ; 6        ; data_io_lcd_o[13]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J22      ; 201        ; 6        ; data_io_lcd_o[14]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 21         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ; 20         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K4       ; 345        ; 9        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; K5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K10      ; 292        ; 8A       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ; 277        ; 7        ; data_input[3]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K13      ; 238        ; 6        ; HRDATA[28]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K14      ; 237        ; 6        ; HRDATA[11]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K15      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K17      ; 232        ; 6        ; HRDATA[27]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K18      ;            ; 6        ; VCCIO6                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K19      ; 204        ; 6        ; data_input[2]                                         ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K20      ; 203        ; 6        ; data_io_ledr_o[5]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K21      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K22      ; 202        ; 6        ; data_out[5]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L5       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L7       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L8       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ; 175        ; 5        ; pc_debug_o[4]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L14      ; 170        ; 5        ; pc_debug_o[17]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L15      ; 169        ; 5        ; pc_debug_o[9]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 184        ; 5        ; pc_debug_o[28]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L17      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ; 193        ; 6        ; data_io_lcd_o[31]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L20      ; 192        ; 6        ; data_io_lcd_o[15]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L21      ; 191        ; 6        ; GND+                                                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L22      ; 190        ; 6        ; GND+                                                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M1       ; 23         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 22         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M3       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M7       ; 38         ; 3B       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; M8       ; 40         ; 3B       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; M9       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M11      ; 88         ; 3A       ; UARTCLK                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M12      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ; 176        ; 5        ; pc_debug_o[2]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M14      ; 167        ; 5        ; pc_debug_o[20]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M15      ; 165        ; 5        ; data_io_lcd_o[19]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M16      ; 185        ; 5        ; pc_debug_o[29]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M17      ; 173        ; 5        ; pc_debug_o[22]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M18      ; 187        ; 5        ; data_io_ledr_o[7]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M19      ; 186        ; 5        ; data_io_ledr_o[10]                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M20      ; 183        ; 5        ; data_input[1]                                         ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M21      ; 189        ; 5        ; GND+                                                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 188        ; 5        ; GND+                                                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N5       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 39         ; 3B       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N8       ; 41         ; 3B       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N9       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 89         ; 3A       ; clk_i                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N12      ;            ; 3A       ; VCC_CLKIN3A                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N13      ; 168        ; 5        ; pc_debug_o[18]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N14      ; 166        ; 5        ; data_io_lcd_o[23]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N15      ; 144        ; 5        ; data_io_lcd_o[12]                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ; 174        ; 5        ; pc_debug_o[3]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N18      ;            ; 5        ; VCCIO5                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N19      ; 178        ; 5        ; pc_debug_o[21]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N20      ; 177        ; 5        ; pc_debug_o[6]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N21      ; 180        ; 5        ; pc_debug_o[1]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N22      ; 179        ; 5        ; pc_debug_o[5]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 25         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P2       ; 24         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCCH_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P4       ; 32         ; 3        ; ^MSEL3                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 34         ; 3        ; ^MSEL1                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P7       ;            ; 3B       ; VCC_CLKIN3B                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P10      ; 55         ; 3        ; HRDATA[9]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ; 149        ; 5        ; HRDATA[7]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P14      ; 148        ; 5        ; HRDATA[3]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P15      ; 145        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ; 5        ; VCCIO5                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P20      ; 164        ; 5        ; data_io_ledr_o[25]                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P21      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ; 171        ; 5        ; pc_debug_o[10]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ;            ; --       ; VCCA_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R4       ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R5       ; 33         ; 3        ; ^MSEL2                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R6       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R7       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R8       ; 37         ; 3        ; ^nSTATUS                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ; 51         ; 3        ; HRDATA[16]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R13      ; 92         ; 4        ; HADDR[10]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 103        ; 4        ; HRDATA[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R15      ; 120        ; 4        ; data_io_ledr_o[4]                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R16      ; 138        ; 5        ; data_io_ledr_o[31]                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R17      ; 137        ; 5        ; data_out[15]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R18      ;            ; 5        ; VCCIO5                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R19      ; 155        ; 5        ; pc_debug_o[31]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R20      ; 159        ; 5        ; data_io_lcd_o[4]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R21      ; 158        ; 5        ; data_io_ledr_o[14]                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R22      ; 172        ; 5        ; pc_debug_o[8]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ; 27         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T2       ; 26         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T4       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T5       ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T6       ; 35         ; 3        ; ^MSEL0                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 42         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 43         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 52         ; 3        ; data_out[22]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T10      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T11      ; 61         ; 3        ; HADDR[26]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T13      ; 93         ; 4        ; baud_tick                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T14      ; 104        ; 4        ; HRDATA[5]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T15      ; 121        ; 4        ; data_trans[8]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T16      ; 124        ; 4        ; pc_debug_o[7]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T17      ; 135        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ; 153        ; 5        ; pc_debug_o[16]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T20      ; 154        ; 5        ; data_input[9]                                         ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T21      ; 161        ; 5        ; pc_debug_o[14]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T22      ; 160        ; 5        ; data_out[0]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U5       ; 36         ; 3        ; ^CONF_DONE                                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ; 44         ; 3        ; HRDATA[14]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U7       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U12      ; 83         ; 3        ; HADDR[7]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U13      ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U14      ; 107        ; 4        ; HRDATA[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U15      ; 108        ; 4        ; HRDATA[4]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U16      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U19      ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U20      ; 152        ; 5        ; pc_debug_o[15]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U21      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U22      ; 156        ; 5        ; pc_debug_o[11]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V1       ; 29         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V2       ; 28         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V3       ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V4       ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V6       ; 45         ; 3        ; HRDATA[12]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V7       ; 47         ; 3        ; HRDATA[13]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V8       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V9       ; 59         ; 3        ; HADDR[20]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V10      ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V12      ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V13      ; 98         ; 4        ; data_io_lcd_o[0]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V14      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V16      ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V17      ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V20      ; 151        ; 5        ; pc_debug_o[19]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V21      ; 150        ; 5        ; pc_debug_o[26]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V22      ; 157        ; 5        ; pc_debug_o[30]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; W1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W3       ;            ; --       ; VCCA_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W4       ; 49         ; 3        ; HADDR[0]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W5       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 62         ; 3        ; HADDR[14]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W7       ; 64         ; 3        ; HADDR[31]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W8       ; 48         ; 3        ; HRDATA[19]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W9       ; 73         ; 3        ; HADDR[28]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W10      ; 72         ; 3        ; HADDR[13]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W11      ; 79         ; 3        ; HADDR[24]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W12      ; 84         ; 3        ; data_out[27]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W13      ; 94         ; 4        ; HADDR[6]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W14      ; 101        ; 4        ; data_io_lcd_o[6]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W15      ; 105        ; 4        ; data_io_lcd_o[7]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W16      ; 109        ; 4        ; data_input[8]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W17      ; 116        ; 4        ; data_trans[5]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W18      ; 129        ; 4        ; data_io_lcd_o[2]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W19      ; 133        ; 4        ; data_out[20]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W20      ; 147        ; 5        ; pc_debug_o[25]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; W21      ; 146        ; 5        ; pc_debug_o[24]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; W22      ; 142        ; 5        ; pc_debug_o[12]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y1       ; 31         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y2       ; 30         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y3       ;            ;          ; NC                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y4       ; 50         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ; 58         ; 3        ; HADDR[21]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y6       ; 63         ; 3        ; data_io_ledr_o[1]                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y7       ; 65         ; 3        ; HADDR[29]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y8       ; 74         ; 3        ; HADDR[27]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y9       ; 75         ; 3        ; HADDR[16]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y10      ; 81         ; 3        ; HADDR[3]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y11      ; 80         ; 3        ; data_io_ledr_o[0]                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y12      ; 85         ; 3        ; HADDR[8]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y13      ; 95         ; 4        ; HADDR[11]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y14      ; 102        ; 4        ; HRDATA[6]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y15      ; 106        ; 4        ; pc_debug_o[0]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y16      ; 112        ; 4        ; data_trans[0]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y17      ; 117        ; 4        ; data_trans[7]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y18      ; 118        ; 4        ; data_trans[6]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y19      ; 130        ; 4        ; data_io_lcd_o[5]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y20      ; 134        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y21      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y22      ; 143        ; 5        ; HRDATA[17]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
+----------+------------+----------+-------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                  ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                    ; Library Name ;
+-----------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Thesis_Project                                                             ; 13037 (0)   ; 3764 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 220  ; 0            ; 9273 (0)     ; 998 (0)           ; 2766 (0)         ; |Thesis_Project                                                                                                                                                                                                        ; work         ;
;    |AHB_APB_UART:AHB_APB_UART_BLOCK|                                        ; 1256 (0)    ; 847 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 409 (0)      ; 221 (0)           ; 626 (0)          ; |Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK                                                                                                                                                                        ; work         ;
;       |AHB_SLAVE:AHB_APB_BRIDGE|                                            ; 79 (2)      ; 71 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (1)        ; 8 (0)             ; 63 (1)           ; |Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE                                                                                                                                               ; work         ;
;          |D_FF_1bit:D_FF_PENABLE|                                           ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit:D_FF_PENABLE                                                                                                                        ; work         ;
;          |D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK|                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK                                                                                                           ; work         ;
;          |D_FF_1bit_with_Sel:D_FF_PWRITE|                                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE                                                                                                                ; work         ;
;          |D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 5 (5)            ; |Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK                                                                                                          ; work         ;
;          |DataLengthDecoder:D_FF_PWDATA_BLOCK|                              ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK                                                                                                           ; work         ;
;          |FSM_AHB:State_machine|                                            ; 17 (17)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 2 (2)             ; 9 (9)            ; |Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine                                                                                                                         ; work         ;
;          |encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|                      ; 32 (32)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 30 (30)          ; |Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK                                                                                                   ; work         ;
;          |register_enable_only:RDATA_BLOCK|                                 ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK                                                                                                              ; work         ;
;       |APB_UART:APB_UART_BLOCK|                                             ; 1184 (5)    ; 776 (2)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 401 (3)      ; 213 (0)           ; 570 (2)          ; |Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK                                                                                                                                                ; work         ;
;          |D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|                      ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE                                                                                                    ; work         ;
;          |D_FF_8bit:DFF_TEMPORARY_STORING_READ|                             ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ                                                                                                           ; work         ;
;          |D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|                            ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; |Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE                                                                                                          ; work         ;
;          |apb_interface:APB_INTERFACE_BLOCK|                                ; 28 (28)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)        ; 8 (8)             ; 11 (11)          ; |Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK                                                                                                              ; work         ;
;          |ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK                                                                                              ; work         ;
;          |custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|                          ; 16 (16)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; |Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK                                                                                                        ; work         ;
;          |fifo_read_memory:FIFO_READ_MEMORY_BLOCK|                          ; 512 (512)   ; 396 (396)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 114 (114)    ; 196 (196)         ; 202 (202)        ; |Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK                                                                                                        ; work         ;
;          |receive_FIFO:RECEIVE_FIFO_BLOCK|                                  ; 17 (17)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 14 (14)          ; |Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK                                                                                                                ; work         ;
;          |rx_fsm:RX_FSM_BLOCK|                                              ; 18 (18)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)        ; 1 (1)             ; 8 (8)            ; |Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK                                                                                                                            ; work         ;
;          |shift_register_rd:SHIFT_REGISTER_BLOCK|                           ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 18 (18)          ; |Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK                                                                                                         ; work         ;
;          |shift_register_wr:SHIFT_REGISTER_TX_BLOCK|                        ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 4 (4)            ; |Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_wr:SHIFT_REGISTER_TX_BLOCK                                                                                                      ; work         ;
;          |transfer_validate:TRANSFER_VALID_BLOCK|                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transfer_validate:TRANSFER_VALID_BLOCK                                                                                                         ; work         ;
;          |transmit_FIFO:TX_FIFO_BLOCK|                                      ; 484 (484)   ; 274 (274)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 210 (210)    ; 1 (1)             ; 273 (273)        ; |Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK                                                                                                                    ; work         ;
;          |tx_fsm:TX_FSM_BLOCK|                                              ; 22 (22)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 15 (15)          ; |Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK                                                                                                                            ; work         ;
;          |uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|                ; 47 (47)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 23 (23)      ; 2 (2)             ; 22 (22)          ; |Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK                                                                                              ; work         ;
;    |mux2to1_32bit:MUX_SELECT_HEX_DISPLAYMENT|                               ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|mux2to1_32bit:MUX_SELECT_HEX_DISPLAYMENT                                                                                                                                                               ; work         ;
;    |pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|                                ; 11774 (0)   ; 2917 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8857 (0)     ; 777 (0)           ; 2140 (0)         ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2                                                                                                                                                                ; work         ;
;       |decode_cycle:ID_instance|                                            ; 2094 (206)  ; 1194 (202)                ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 892 (4)      ; 524 (39)          ; 678 (112)        ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance                                                                                                                                       ; work         ;
;          |ctrl_unit:ctr_inst|                                               ; 51 (51)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 31 (31)          ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|ctrl_unit:ctr_inst                                                                                                                    ; work         ;
;          |imm_gen:imm_inst|                                                 ; 50 (31)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 22 (5)       ; 0 (0)             ; 28 (26)          ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst                                                                                                                      ; work         ;
;             |MUX2TO1_1BIT:Comp1|                                            ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_1BIT:Comp1                                                                                                   ; work         ;
;             |MUX2TO1_5BITLOW:Comp2|                                         ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 2 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_5BITLOW:Comp2                                                                                                ; work         ;
;                |MUX2TO1_1BIT:IMM0|                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 2 (2)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_5BITLOW:Comp2|MUX2TO1_1BIT:IMM0                                                                              ; work         ;
;          |mux2to1_32bit:sel_rd_inst1|                                       ; 640 (640)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 385 (385)    ; 0 (0)             ; 255 (255)        ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|mux2to1_32bit:sel_rd_inst1                                                                                                            ; work         ;
;          |mux2to1_32bit:sel_rd_inst2|                                       ; 640 (640)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 391 (391)    ; 0 (0)             ; 249 (249)        ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|mux2to1_32bit:sel_rd_inst2                                                                                                            ; work         ;
;          |regfile:regfile_inst|                                             ; 1062 (1062) ; 992 (992)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 70 (70)      ; 485 (485)         ; 507 (507)        ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst                                                                                                                  ; work         ;
;       |execute_cycle:EX_instance|                                           ; 1211 (147)  ; 115 (115)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1052 (40)    ; 41 (41)           ; 118 (28)         ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance                                                                                                                                      ; work         ;
;          |alu_component:alu_inst|                                           ; 769 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 738 (0)      ; 0 (0)             ; 31 (0)           ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst                                                                                                               ; work         ;
;             |add_comp:add_func|                                             ; 54 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 53 (0)       ; 0 (0)             ; 1 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func                                                                                             ; work         ;
;                |adder_32bit:add_inst|                                       ; 54 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 53 (0)       ; 0 (0)             ; 1 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst                                                                        ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[0].fulladder_inst_0|  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[0].fulladder_inst_0                 ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[10].fulladder_inst_0| ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[10].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[11].fulladder_inst_0| ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[11].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[12].fulladder_inst_0| ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[12].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[13].fulladder_inst_0| ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[13].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[14].fulladder_inst_0| ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[14].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[15].fulladder_inst_0| ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[15].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[16].fulladder_inst_0| ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[16].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[17].fulladder_inst_0| ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[17].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[18].fulladder_inst_0| ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[18].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[19].fulladder_inst_0| ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[19].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[1].fulladder_inst_0|  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[1].fulladder_inst_0                 ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[20].fulladder_inst_0| ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[20].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[21].fulladder_inst_0| ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[21].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[22].fulladder_inst_0| ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[22].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[23].fulladder_inst_0| ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[23].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[24].fulladder_inst_0| ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[24].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[25].fulladder_inst_0| ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[25].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[26].fulladder_inst_0| ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[26].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[27].fulladder_inst_0| ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[27].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[28].fulladder_inst_0| ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[28].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[29].fulladder_inst_0| ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[29].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[3].fulladder_inst_0|  ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[3].fulladder_inst_0                 ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[4].fulladder_inst_0|  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[4].fulladder_inst_0                 ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[5].fulladder_inst_0|  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[5].fulladder_inst_0                 ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[6].fulladder_inst_0|  ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[6].fulladder_inst_0                 ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[7].fulladder_inst_0|  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[7].fulladder_inst_0                 ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[8].fulladder_inst_0|  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[8].fulladder_inst_0                 ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[9].fulladder_inst_0|  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[9].fulladder_inst_0                 ; work         ;
;             |and_comp:and_func|                                             ; 26 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 25 (0)       ; 0 (0)             ; 1 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|and_comp:and_func                                                                                             ; work         ;
;                |and_32bit:and_inst|                                         ; 26 (26)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 1 (1)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|and_comp:and_func|and_32bit:and_inst                                                                          ; work         ;
;             |mux10to1_32bit:select_inst|                                    ; 263 (263)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 239 (239)    ; 0 (0)             ; 24 (24)          ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|mux10to1_32bit:select_inst                                                                                    ; work         ;
;             |or_comp:or_func|                                               ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|or_comp:or_func                                                                                               ; work         ;
;                |or_32bit:or_inst|                                           ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|or_comp:or_func|or_32bit:or_inst                                                                              ; work         ;
;             |shift_comp:shift_comp|                                         ; 288 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 287 (0)      ; 0 (0)             ; 1 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp                                                                                         ; work         ;
;                |shift_left_32bit:sll_inst|                                  ; 126 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 125 (0)      ; 0 (0)             ; 1 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst                                                               ; work         ;
;                   |mux2to1_32bit:shift16_inst|                              ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift16_inst                                    ; work         ;
;                   |mux2to1_32bit:shift1_inst|                               ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift1_inst                                     ; work         ;
;                   |mux2to1_32bit:shift2_inst|                               ; 61 (61)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 60 (60)      ; 0 (0)             ; 1 (1)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift2_inst                                     ; work         ;
;                   |mux2to1_32bit:shift4_inst|                               ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift4_inst                                     ; work         ;
;                   |mux2to1_32bit:shift8_inst|                               ; 28 (28)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift8_inst                                     ; work         ;
;                |shift_overflow:result_inst|                                 ; 16 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (12)      ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst                                                              ; work         ;
;                   |mux2to1_32bit:sll_select|                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst|mux2to1_32bit:sll_select                                     ; work         ;
;                   |mux2to1_32bit:srl_select|                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst|mux2to1_32bit:srl_select                                     ; work         ;
;                |sra_32bit:sra_inst|                                         ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst                                                                      ; work         ;
;                   |mux2to1_32bit:shift4_inst|                               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst|mux2to1_32bit:shift4_inst                                            ; work         ;
;                   |mux2to1_32bit:shift8_inst|                               ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst|mux2to1_32bit:shift8_inst                                            ; work         ;
;                |srl_32bit:srl_inst|                                         ; 125 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 125 (0)      ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst                                                                      ; work         ;
;                   |mux2to1_32bit:shift16_inst|                              ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift16_inst                                           ; work         ;
;                   |mux2to1_32bit:shift1_inst|                               ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift1_inst                                            ; work         ;
;                   |mux2to1_32bit:shift2_inst|                               ; 63 (63)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 63 (63)      ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift2_inst                                            ; work         ;
;                   |mux2to1_32bit:shift4_inst|                               ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift4_inst                                            ; work         ;
;                   |mux2to1_32bit:shift8_inst|                               ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift8_inst                                            ; work         ;
;             |slt_sltu_comp:sl_func|                                         ; 65 (1)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 63 (1)       ; 0 (0)             ; 2 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func                                                                                         ; work         ;
;                |comparator_32bit:comparator_inst|                           ; 64 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 62 (0)       ; 0 (0)             ; 2 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst                                                        ; work         ;
;                   |mag_comparator_4bit_master:master_inst|                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst|mag_comparator_4bit_master:master_inst                 ; work         ;
;                   |mag_comparator_4bit_slave:gen_compare32[10].slave_inst|  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst|mag_comparator_4bit_slave:gen_compare32[10].slave_inst ; work         ;
;                   |mag_comparator_4bit_slave:gen_compare32[11].slave_inst|  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst|mag_comparator_4bit_slave:gen_compare32[11].slave_inst ; work         ;
;                   |mag_comparator_4bit_slave:gen_compare32[13].slave_inst|  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst|mag_comparator_4bit_slave:gen_compare32[13].slave_inst ; work         ;
;                   |mag_comparator_4bit_slave:gen_compare32[14].slave_inst|  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst|mag_comparator_4bit_slave:gen_compare32[14].slave_inst ; work         ;
;                   |mag_comparator_4bit_slave:gen_compare32[15].slave_inst|  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst|mag_comparator_4bit_slave:gen_compare32[15].slave_inst ; work         ;
;                   |mag_comparator_4bit_slave:gen_compare32[16].slave_inst|  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst|mag_comparator_4bit_slave:gen_compare32[16].slave_inst ; work         ;
;                   |mag_comparator_4bit_slave:gen_compare32[17].slave_inst|  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst|mag_comparator_4bit_slave:gen_compare32[17].slave_inst ; work         ;
;                   |mag_comparator_4bit_slave:gen_compare32[19].slave_inst|  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst|mag_comparator_4bit_slave:gen_compare32[19].slave_inst ; work         ;
;                   |mag_comparator_4bit_slave:gen_compare32[1].slave_inst|   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst|mag_comparator_4bit_slave:gen_compare32[1].slave_inst  ; work         ;
;                   |mag_comparator_4bit_slave:gen_compare32[20].slave_inst|  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst|mag_comparator_4bit_slave:gen_compare32[20].slave_inst ; work         ;
;                   |mag_comparator_4bit_slave:gen_compare32[21].slave_inst|  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst|mag_comparator_4bit_slave:gen_compare32[21].slave_inst ; work         ;
;                   |mag_comparator_4bit_slave:gen_compare32[22].slave_inst|  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst|mag_comparator_4bit_slave:gen_compare32[22].slave_inst ; work         ;
;                   |mag_comparator_4bit_slave:gen_compare32[24].slave_inst|  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst|mag_comparator_4bit_slave:gen_compare32[24].slave_inst ; work         ;
;                   |mag_comparator_4bit_slave:gen_compare32[27].slave_inst|  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst|mag_comparator_4bit_slave:gen_compare32[27].slave_inst ; work         ;
;                   |mag_comparator_4bit_slave:gen_compare32[2].slave_inst|   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst|mag_comparator_4bit_slave:gen_compare32[2].slave_inst  ; work         ;
;                   |mag_comparator_4bit_slave:gen_compare32[30].slave_inst|  ; 35 (35)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 35 (35)      ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst|mag_comparator_4bit_slave:gen_compare32[30].slave_inst ; work         ;
;                   |mag_comparator_4bit_slave:gen_compare32[4].slave_inst|   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst|mag_comparator_4bit_slave:gen_compare32[4].slave_inst  ; work         ;
;                   |mag_comparator_4bit_slave:gen_compare32[5].slave_inst|   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst|mag_comparator_4bit_slave:gen_compare32[5].slave_inst  ; work         ;
;                   |mag_comparator_4bit_slave:gen_compare32[6].slave_inst|   ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst|mag_comparator_4bit_slave:gen_compare32[6].slave_inst  ; work         ;
;                   |mag_comparator_4bit_slave:gen_compare32[7].slave_inst|   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst|mag_comparator_4bit_slave:gen_compare32[7].slave_inst  ; work         ;
;                   |mag_comparator_4bit_slave:gen_compare32[8].slave_inst|   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst|mag_comparator_4bit_slave:gen_compare32[8].slave_inst  ; work         ;
;                   |mag_comparator_4bit_slave:gen_compare32[9].slave_inst|   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst|mag_comparator_4bit_slave:gen_compare32[9].slave_inst  ; work         ;
;             |sub_comp:sub_func|                                             ; 67 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 65 (0)       ; 0 (0)             ; 2 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func                                                                                             ; work         ;
;                |adder_32bit:add_inst|                                       ; 67 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 65 (0)       ; 0 (0)             ; 2 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst                                                                        ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[10].fulladder_inst_0| ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[10].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[11].fulladder_inst_0| ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[11].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[12].fulladder_inst_0| ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[12].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[13].fulladder_inst_0| ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[13].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[14].fulladder_inst_0| ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[14].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[15].fulladder_inst_0| ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[15].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[16].fulladder_inst_0| ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[16].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[17].fulladder_inst_0| ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[17].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[18].fulladder_inst_0| ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[18].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[19].fulladder_inst_0| ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[19].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[1].fulladder_inst_0|  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[1].fulladder_inst_0                 ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[20].fulladder_inst_0| ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[20].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[21].fulladder_inst_0| ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[21].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[22].fulladder_inst_0| ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[22].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[23].fulladder_inst_0| ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[23].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[24].fulladder_inst_0| ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[24].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[25].fulladder_inst_0| ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[25].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[26].fulladder_inst_0| ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[26].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[27].fulladder_inst_0| ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[27].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[28].fulladder_inst_0| ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[28].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[29].fulladder_inst_0| ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[29].fulladder_inst_0                ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[2].fulladder_inst_0|  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[2].fulladder_inst_0                 ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[3].fulladder_inst_0|  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[3].fulladder_inst_0                 ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[4].fulladder_inst_0|  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[4].fulladder_inst_0                 ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[5].fulladder_inst_0|  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[5].fulladder_inst_0                 ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[6].fulladder_inst_0|  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[6].fulladder_inst_0                 ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[7].fulladder_inst_0|  ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[7].fulladder_inst_0                 ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[8].fulladder_inst_0|  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[8].fulladder_inst_0                 ; work         ;
;                   |fulladder_1bit:gen_fulladder32_low[9].fulladder_inst_0|  ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[9].fulladder_inst_0                 ; work         ;
;          |branch_comparator:brc_inst|                                       ; 60 (2)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 56 (2)       ; 0 (0)             ; 4 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst                                                                                                           ; work         ;
;             |Comparator_S:Signed|                                           ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 25 (0)       ; 0 (0)             ; 2 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_S:Signed                                                                                       ; work         ;
;                |mag_comparator_4bit_slave:gen_compare32[13].slave_inst|     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_S:Signed|mag_comparator_4bit_slave:gen_compare32[13].slave_inst                                ; work         ;
;                |mag_comparator_4bit_slave:gen_compare32[14].slave_inst|     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_S:Signed|mag_comparator_4bit_slave:gen_compare32[14].slave_inst                                ; work         ;
;                |mag_comparator_4bit_slave:gen_compare32[15].slave_inst|     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_S:Signed|mag_comparator_4bit_slave:gen_compare32[15].slave_inst                                ; work         ;
;                |mag_comparator_4bit_slave:gen_compare32[16].slave_inst|     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_S:Signed|mag_comparator_4bit_slave:gen_compare32[16].slave_inst                                ; work         ;
;                |mag_comparator_4bit_slave:gen_compare32[22].slave_inst|     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_S:Signed|mag_comparator_4bit_slave:gen_compare32[22].slave_inst                                ; work         ;
;                |mag_comparator_4bit_slave:gen_compare32[25].slave_inst|     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_S:Signed|mag_comparator_4bit_slave:gen_compare32[25].slave_inst                                ; work         ;
;                |mag_comparator_4bit_slave:gen_compare32[29].slave_inst|     ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 1 (1)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_S:Signed|mag_comparator_4bit_slave:gen_compare32[29].slave_inst                                ; work         ;
;                |mag_comparator_4bit_slave:gen_compare32[5].slave_inst|      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_S:Signed|mag_comparator_4bit_slave:gen_compare32[5].slave_inst                                 ; work         ;
;             |Comparator_Un:Unsigned|                                        ; 31 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 2 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_Un:Unsigned                                                                                    ; work         ;
;                |mag_comparator_4bit_slave:gen_compare32[30].slave_inst|     ; 30 (30)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 2 (2)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_Un:Unsigned|mag_comparator_4bit_slave:gen_compare32[30].slave_inst                             ; work         ;
;                |mag_comparator_4bit_slave:gen_compare32[6].slave_inst|      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_Un:Unsigned|mag_comparator_4bit_slave:gen_compare32[6].slave_inst                              ; work         ;
;          |mux2to1_32bit:select_b_inst|                                      ; 48 (48)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 41 (41)      ; 0 (0)             ; 7 (7)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux2to1_32bit:select_b_inst                                                                                                          ; work         ;
;          |mux3to1_32bit:sel_forwardA_inst|                                  ; 79 (79)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 64 (64)      ; 0 (0)             ; 15 (15)          ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:sel_forwardA_inst                                                                                                      ; work         ;
;          |mux3to1_32bit:sel_forwardB_inst|                                  ; 74 (74)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 64 (64)      ; 0 (0)             ; 10 (10)          ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:sel_forwardB_inst                                                                                                      ; work         ;
;          |mux3to1_32bit:select_a_inst|                                      ; 72 (72)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 49 (49)      ; 0 (0)             ; 23 (23)          ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:select_a_inst                                                                                                          ; work         ;
;       |fetch_cycle:IF_instance|                                             ; 300 (85)    ; 126 (94)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 172 (0)      ; 51 (48)           ; 77 (18)          ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance                                                                                                                                        ; work         ;
;          |D_FF_32bit:PC_inst|                                               ; 34 (34)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 3 (3)             ; 29 (29)          ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst                                                                                                                     ; work         ;
;          |adder_32bit:FA_inst|                                              ; 37 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 21 (0)           ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst                                                                                                                    ; work         ;
;             |adder_1bit:adder_inst|                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|adder_1bit:adder_inst                                                                                              ; work         ;
;             |fulladder_1bit:gen_fulladder32_low[10].fulladder_inst_0|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[10].fulladder_inst_0                                                            ; work         ;
;             |fulladder_1bit:gen_fulladder32_low[11].fulladder_inst_0|       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[11].fulladder_inst_0                                                            ; work         ;
;             |fulladder_1bit:gen_fulladder32_low[12].fulladder_inst_0|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[12].fulladder_inst_0                                                            ; work         ;
;             |fulladder_1bit:gen_fulladder32_low[13].fulladder_inst_0|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[13].fulladder_inst_0                                                            ; work         ;
;             |fulladder_1bit:gen_fulladder32_low[14].fulladder_inst_0|       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[14].fulladder_inst_0                                                            ; work         ;
;             |fulladder_1bit:gen_fulladder32_low[15].fulladder_inst_0|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[15].fulladder_inst_0                                                            ; work         ;
;             |fulladder_1bit:gen_fulladder32_low[16].fulladder_inst_0|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[16].fulladder_inst_0                                                            ; work         ;
;             |fulladder_1bit:gen_fulladder32_low[17].fulladder_inst_0|       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[17].fulladder_inst_0                                                            ; work         ;
;             |fulladder_1bit:gen_fulladder32_low[18].fulladder_inst_0|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[18].fulladder_inst_0                                                            ; work         ;
;             |fulladder_1bit:gen_fulladder32_low[19].fulladder_inst_0|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[19].fulladder_inst_0                                                            ; work         ;
;             |fulladder_1bit:gen_fulladder32_low[20].fulladder_inst_0|       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[20].fulladder_inst_0                                                            ; work         ;
;             |fulladder_1bit:gen_fulladder32_low[21].fulladder_inst_0|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[21].fulladder_inst_0                                                            ; work         ;
;             |fulladder_1bit:gen_fulladder32_low[22].fulladder_inst_0|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[22].fulladder_inst_0                                                            ; work         ;
;             |fulladder_1bit:gen_fulladder32_low[23].fulladder_inst_0|       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[23].fulladder_inst_0                                                            ; work         ;
;             |fulladder_1bit:gen_fulladder32_low[24].fulladder_inst_0|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[24].fulladder_inst_0                                                            ; work         ;
;             |fulladder_1bit:gen_fulladder32_low[25].fulladder_inst_0|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[25].fulladder_inst_0                                                            ; work         ;
;             |fulladder_1bit:gen_fulladder32_low[26].fulladder_inst_0|       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[26].fulladder_inst_0                                                            ; work         ;
;             |fulladder_1bit:gen_fulladder32_low[27].fulladder_inst_0|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[27].fulladder_inst_0                                                            ; work         ;
;             |fulladder_1bit:gen_fulladder32_low[28].fulladder_inst_0|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[28].fulladder_inst_0                                                            ; work         ;
;             |fulladder_1bit:gen_fulladder32_low[29].fulladder_inst_0|       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[29].fulladder_inst_0                                                            ; work         ;
;             |fulladder_1bit:gen_fulladder32_low[30].fulladder_inst_0|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[30].fulladder_inst_0                                                            ; work         ;
;             |fulladder_1bit:gen_fulladder32_low[3].fulladder_inst_0|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[3].fulladder_inst_0                                                             ; work         ;
;             |fulladder_1bit:gen_fulladder32_low[4].fulladder_inst_0|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[4].fulladder_inst_0                                                             ; work         ;
;             |fulladder_1bit:gen_fulladder32_low[5].fulladder_inst_0|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[5].fulladder_inst_0                                                             ; work         ;
;             |fulladder_1bit:gen_fulladder32_low[6].fulladder_inst_0|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[6].fulladder_inst_0                                                             ; work         ;
;             |fulladder_1bit:gen_fulladder32_low[7].fulladder_inst_0|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[7].fulladder_inst_0                                                             ; work         ;
;             |fulladder_1bit:gen_fulladder32_low[8].fulladder_inst_0|        ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[8].fulladder_inst_0                                                             ; work         ;
;             |fulladder_1bit:gen_fulladder32_low[9].fulladder_inst_0|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[9].fulladder_inst_0                                                             ; work         ;
;          |imem:i_inst|                                                      ; 163 (163)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 152 (152)    ; 0 (0)             ; 11 (11)          ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst                                                                                                                            ; work         ;
;          |mux2to1_32bit:Mux_br_sel|                                         ; 29 (29)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 27 (27)          ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|mux2to1_32bit:Mux_br_sel                                                                                                               ; work         ;
;       |forward_ctr_unit:fwr_inst|                                           ; 38 (38)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 20 (20)          ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|forward_ctr_unit:fwr_inst                                                                                                                                      ; work         ;
;       |mem_cycle:MEM_instance|                                              ; 8195 (107)  ; 1482 (106)                ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6705 (1)     ; 161 (10)          ; 1329 (64)        ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance                                                                                                                                         ; work         ;
;          |dmem:dmem_inst|                                                   ; 8120 (8038) ; 1376 (1376)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6704 (6664)  ; 151 (151)         ; 1265 (1214)      ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst                                                                                                                          ; work         ;
;             |load_inst:LOAD_DAT|                                            ; 59 (59)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 32 (32)          ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|load_inst:LOAD_DAT                                                                                                       ; work         ;
;             |store_inst:STORE_DAT|                                          ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 19 (19)          ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT                                                                                                     ; work         ;
;       |wb_cycle:WB_instance|                                                ; 80 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 62 (0)           ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|wb_cycle:WB_instance                                                                                                                                           ; work         ;
;          |mux3to1_32bit:select_inst|                                        ; 80 (80)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 62 (62)          ; |Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|wb_cycle:WB_instance|mux3to1_32bit:select_inst                                                                                                                 ; work         ;
+-----------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                ;
+--------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name               ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------------+----------+---------------+---------------+-----------------------+-----+------+
; pc_debug_o[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[8]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[9]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[10]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[11]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[12]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[13]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[14]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[15]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[16]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[17]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[18]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[19]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[20]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[21]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[22]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[23]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[24]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[25]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[26]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[27]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[28]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[29]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[30]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pc_debug_o[31]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[24] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[25] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[26] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[27] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[28] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[29] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[30] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_ledr_o[31] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[4]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[5]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[6]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[7]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[8]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[9]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[10]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[11]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[12]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[13]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[14]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[15]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[16]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[17]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[18]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[19]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[20]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[21]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[22]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[23]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[24]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[25]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[26]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[27]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[28]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[29]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[30]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[31]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; UART_TXD           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[0]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[1]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[2]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[3]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[4]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[5]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[6]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[7]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[8]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[9]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[10]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[11]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[12]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[13]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[14]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[15]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[16]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[17]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[18]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[19]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[20]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[21]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[22]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[23]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[24]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[25]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[26]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[27]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[28]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[29]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[30]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HRDATA[31]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[0]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[1]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[2]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[3]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[4]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[5]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[6]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[7]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[8]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[9]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[10]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[11]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[12]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[13]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[14]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[15]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[16]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[17]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[18]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[19]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[20]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[21]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[22]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[23]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[24]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[25]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[26]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[27]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[28]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[29]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[30]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HADDR[31]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; baud_tick          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_trans[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_trans[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_trans[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_trans[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_trans[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_trans[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_trans[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_trans[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_trans[8]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_trans[9]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_trans[10]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_trans[11]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[8]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[9]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[10]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[11]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[12]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[13]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[14]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[15]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[16]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[17]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[18]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[19]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[20]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[21]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[22]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[23]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[24]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[25]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[26]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[27]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[28]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[29]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[30]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_io_lcd_o[31]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_input[9]      ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; UARTCLK            ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; clk_i              ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst_ni             ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; data_input[8]      ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; UART_RXD           ; Input    ; --            ; (6) 1315 ps   ; --                    ; --  ; --   ;
; data_input[7]      ; Input    ; --            ; (6) 1315 ps   ; --                    ; --  ; --   ;
; data_input[6]      ; Input    ; --            ; (6) 1315 ps   ; --                    ; --  ; --   ;
; data_input[5]      ; Input    ; --            ; (6) 1320 ps   ; --                    ; --  ; --   ;
; data_input[1]      ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; data_input[0]      ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; data_input[2]      ; Input    ; --            ; (6) 1320 ps   ; --                    ; --  ; --   ;
; data_input[3]      ; Input    ; --            ; (6) 1315 ps   ; --                    ; --  ; --   ;
; data_input[4]      ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
+--------------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                         ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; data_input[9]                                                                                                               ;                   ;         ;
;      - mux2to1_32bit:MUX_SELECT_HEX_DISPLAYMENT|s[0]~0                                                                      ; 0                 ; 6       ;
;      - mux2to1_32bit:MUX_SELECT_HEX_DISPLAYMENT|s[1]~1                                                                      ; 0                 ; 6       ;
;      - mux2to1_32bit:MUX_SELECT_HEX_DISPLAYMENT|s[2]~2                                                                      ; 0                 ; 6       ;
;      - mux2to1_32bit:MUX_SELECT_HEX_DISPLAYMENT|s[3]~3                                                                      ; 0                 ; 6       ;
;      - mux2to1_32bit:MUX_SELECT_HEX_DISPLAYMENT|s[4]~4                                                                      ; 0                 ; 6       ;
;      - mux2to1_32bit:MUX_SELECT_HEX_DISPLAYMENT|s[5]~5                                                                      ; 0                 ; 6       ;
;      - mux2to1_32bit:MUX_SELECT_HEX_DISPLAYMENT|s[6]~6                                                                      ; 0                 ; 6       ;
;      - mux2to1_32bit:MUX_SELECT_HEX_DISPLAYMENT|s[7]~7                                                                      ; 0                 ; 6       ;
;      - AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                             ; 0                 ; 6       ;
;      - AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|Selector1~1                           ; 0                 ; 6       ;
;      - AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|Selector3~0                           ; 0                 ; 6       ;
; UARTCLK                                                                                                                     ;                   ;         ;
; clk_i                                                                                                                       ;                   ;         ;
; rst_ni                                                                                                                      ;                   ;         ;
; data_input[8]                                                                                                               ;                   ;         ;
;      - AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|Selector1~0                           ; 0                 ; 6       ;
;      - AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|Selector1~1                           ; 0                 ; 6       ;
;      - AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|Selector0~0                           ; 0                 ; 6       ;
;      - AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|Selector5~0                           ; 0                 ; 6       ;
;      - AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|next_state.ST_WENABLE~0               ; 0                 ; 6       ;
;      - AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|Selector3~1                           ; 0                 ; 6       ;
;      - AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|Selector4~0                           ; 0                 ; 6       ;
;      - AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|Selector2~0                           ; 0                 ; 6       ;
; UART_RXD                                                                                                                    ;                   ;         ;
;      - AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx~0  ; 1                 ; 6       ;
;      - AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling~0 ; 1                 ; 6       ;
; data_input[7]                                                                                                               ;                   ;         ;
;      - pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Mux1056~42                             ; 1                 ; 6       ;
; data_input[6]                                                                                                               ;                   ;         ;
;      - pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Mux1057~42                             ; 1                 ; 6       ;
; data_input[5]                                                                                                               ;                   ;         ;
;      - pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Mux1058~42                             ; 1                 ; 6       ;
; data_input[1]                                                                                                               ;                   ;         ;
;      - pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Mux1062~42                             ; 0                 ; 6       ;
; data_input[0]                                                                                                               ;                   ;         ;
;      - pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Mux1063~42                             ; 0                 ; 6       ;
; data_input[2]                                                                                                               ;                   ;         ;
;      - pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Mux1061~42                             ; 1                 ; 6       ;
; data_input[3]                                                                                                               ;                   ;         ;
;      - pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Mux1060~42                             ; 1                 ; 6       ;
; data_input[4]                                                                                                               ;                   ;         ;
;      - pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Mux1059~42                             ; 0                 ; 6       ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; FF_X38_Y1_N29      ; 3       ; Latch enable               ; yes    ; Global Clock         ; GCLK26           ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; FF_X65_Y33_N13     ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; FF_X65_Y33_N13     ; 8       ; Latch enable               ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|WideOr0                              ; LCCOMB_X52_Y8_N28  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|rising_edge    ; LCCOMB_X27_Y1_N30  ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[0]~3               ; LCCOMB_X47_Y8_N24  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[0]~0        ; LCCOMB_X48_Y8_N2   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                ; LCCOMB_X52_Y6_N22  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|Selector13~0        ; LCCOMB_X48_Y8_N22  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|Selector14~0        ; LCCOMB_X48_Y8_N26  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|TXen                ; LCCOMB_X48_Y8_N30  ; 51      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~1          ; LCCOMB_X56_Y4_N8   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~11         ; LCCOMB_X55_Y6_N16  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~13         ; LCCOMB_X54_Y4_N8   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~15         ; LCCOMB_X54_Y2_N14  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~17         ; LCCOMB_X56_Y4_N16  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~19         ; LCCOMB_X57_Y6_N2   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~21         ; LCCOMB_X58_Y2_N30  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~23         ; LCCOMB_X54_Y4_N26  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~25         ; LCCOMB_X57_Y7_N0   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~27         ; LCCOMB_X56_Y7_N14  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~28         ; LCCOMB_X56_Y4_N6   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~29         ; LCCOMB_X55_Y7_N0   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~3          ; LCCOMB_X58_Y3_N18  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~31         ; LCCOMB_X55_Y2_N14  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~33         ; LCCOMB_X57_Y5_N12  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~35         ; LCCOMB_X56_Y4_N12  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~36         ; LCCOMB_X57_Y2_N28  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~38         ; LCCOMB_X55_Y6_N20  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~39         ; LCCOMB_X56_Y4_N10  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~41         ; LCCOMB_X56_Y4_N4   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~43         ; LCCOMB_X57_Y2_N6   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~45         ; LCCOMB_X55_Y7_N30  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~46         ; LCCOMB_X54_Y4_N24  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~47         ; LCCOMB_X55_Y5_N4   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~48         ; LCCOMB_X55_Y2_N20  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~5          ; LCCOMB_X57_Y3_N20  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~50         ; LCCOMB_X56_Y1_N6   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~52         ; LCCOMB_X55_Y4_N10  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~53         ; LCCOMB_X56_Y1_N16  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~54         ; LCCOMB_X58_Y1_N12  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~7          ; LCCOMB_X55_Y3_N22  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~9          ; LCCOMB_X53_Y4_N8   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|always0~1           ; LCCOMB_X56_Y4_N0   ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|temp_read[10]~2     ; LCCOMB_X52_Y6_N12  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|Selector12~0                            ; LCCOMB_X52_Y2_N6   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|ctrl_rx_buffer~0                        ; LCCOMB_X52_Y6_N30  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Decoder1~2           ; LCCOMB_X52_Y2_N0   ; 8       ; Latch enable               ; yes    ; Global Clock         ; GCLK24           ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Selector1~3          ; LCCOMB_X52_Y2_N8   ; 8       ; Latch enable               ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][7]~53                    ; LCCOMB_X41_Y7_N10  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][7]~43                   ; LCCOMB_X40_Y10_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][7]~59                   ; LCCOMB_X47_Y10_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][7]~41                   ; LCCOMB_X43_Y11_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][7]~57                   ; LCCOMB_X40_Y9_N10  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][7]~47                   ; LCCOMB_X42_Y11_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][7]~63                   ; LCCOMB_X47_Y9_N14  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][7]~21                   ; LCCOMB_X41_Y7_N28  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][7]~19                   ; LCCOMB_X44_Y8_N14  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][7]~5                    ; LCCOMB_X45_Y9_N0   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][7]~3                    ; LCCOMB_X40_Y7_N20  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][7]~37                    ; LCCOMB_X43_Y10_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][7]~13                   ; LCCOMB_X42_Y7_N10  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][7]~9                    ; LCCOMB_X41_Y9_N22  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][7]~29                   ; LCCOMB_X45_Y7_N14  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][7]~25                   ; LCCOMB_X45_Y8_N14  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][7]~17                   ; LCCOMB_X44_Y8_N8   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][7]~23                   ; LCCOMB_X42_Y9_N24  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][7]~1                    ; LCCOMB_X40_Y10_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][7]~7                    ; LCCOMB_X47_Y10_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][7]~11                   ; LCCOMB_X42_Y8_N10  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][7]~15                   ; LCCOMB_X40_Y8_N6   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][7]~51                    ; LCCOMB_X45_Y9_N14  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][7]~27                   ; LCCOMB_X41_Y11_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[31][7]~31                   ; LCCOMB_X48_Y9_N12  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][7]~33                    ; LCCOMB_X40_Y7_N22  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][7]~49                    ; LCCOMB_X43_Y7_N14  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][7]~35                    ; LCCOMB_X43_Y7_N12  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][7]~55                    ; LCCOMB_X45_Y7_N20  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][7]~39                    ; LCCOMB_X44_Y11_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][7]~45                    ; LCCOMB_X47_Y7_N30  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][7]~61                    ; LCCOMB_X42_Y9_N2   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o~21                    ; LCCOMB_X43_Y8_N0   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|Selector1~0                             ; LCCOMB_X45_Y9_N6   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; FF_X56_Y4_N3       ; 12      ; Latch enable               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; FF_X56_Y4_N3       ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; UARTCLK                                                                                                             ; PIN_M11            ; 6       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; UARTCLK                                                                                                             ; PIN_M11            ; 348     ; Clock                      ; yes    ; Global Clock         ; GCLK28           ; --                        ;
; clk_i                                                                                                               ; PIN_N11            ; 5       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; clk_i                                                                                                               ; PIN_N11            ; 3408    ; Clock                      ; yes    ; Global Clock         ; GCLK29           ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_imm_value[2]~6                                  ; LCCOMB_X62_Y22_N14 ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|ctrl_unit:ctr_inst|imm_sel[3]~6                    ; LCCOMB_X59_Y22_N0  ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~33                   ; LCCOMB_X54_Y17_N10 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~35                   ; LCCOMB_X52_Y22_N2  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~36                   ; LCCOMB_X52_Y22_N20 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~37                   ; LCCOMB_X52_Y22_N18 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~38                   ; LCCOMB_X57_Y22_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~39                   ; LCCOMB_X52_Y22_N8  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~41                   ; LCCOMB_X54_Y17_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~42                   ; LCCOMB_X52_Y22_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~43                   ; LCCOMB_X54_Y17_N14 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~44                   ; LCCOMB_X54_Y17_N4  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~46                   ; LCCOMB_X57_Y14_N16 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~47                   ; LCCOMB_X54_Y17_N2  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~50                   ; LCCOMB_X57_Y18_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~51                   ; LCCOMB_X54_Y17_N24 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~52                   ; LCCOMB_X57_Y14_N2  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~53                   ; LCCOMB_X54_Y17_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~54                   ; LCCOMB_X52_Y22_N28 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~55                   ; LCCOMB_X52_Y22_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~56                   ; LCCOMB_X52_Y22_N16 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~57                   ; LCCOMB_X54_Y17_N20 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~58                   ; LCCOMB_X54_Y17_N6  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~59                   ; LCCOMB_X52_Y22_N14 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~60                   ; LCCOMB_X53_Y23_N28 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~61                   ; LCCOMB_X52_Y22_N24 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~62                   ; LCCOMB_X53_Y23_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~63                   ; LCCOMB_X57_Y18_N16 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~64                   ; LCCOMB_X52_Y22_N10 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~65                   ; LCCOMB_X52_Y22_N12 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~66                   ; LCCOMB_X57_Y18_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~67                   ; LCCOMB_X52_Y22_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~68                   ; LCCOMB_X52_Y22_N4  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|rst_n                                              ; LCCOMB_X38_Y1_N16  ; 296     ; Async. clear               ; yes    ; Global Clock         ; GCLK25           ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[24]~39                               ; LCCOMB_X63_Y28_N24 ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]~12                                ; LCCOMB_X65_Y27_N0  ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]~26                                ; LCCOMB_X58_Y31_N2  ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; FF_X58_Y24_N29     ; 32      ; Latch enable               ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_br                                         ; FF_X38_Y1_N7       ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|rst_n                                             ; LCCOMB_X58_Y24_N14 ; 115     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]~0                           ; LCCOMB_X54_Y24_N22 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0~0                               ; LCCOMB_X47_Y24_N26 ; 29      ; Latch enable               ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|forward_ctr_unit:fwr_inst|pc_en~2                                           ; LCCOMB_X58_Y24_N22 ; 326     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|forward_ctr_unit:fwr_inst|sel_rs1_wb~3                                      ; LCCOMB_X53_Y23_N26 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|forward_ctr_unit:fwr_inst|sel_rs2_wb~3                                      ; LCCOMB_X59_Y24_N8  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][0]~2                   ; LCCOMB_X61_Y31_N20 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[12][0]~9                  ; LCCOMB_X59_Y33_N14 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[16][0]~11                 ; LCCOMB_X62_Y33_N18 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[20][0]~8                  ; LCCOMB_X59_Y33_N2  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[24][0]~10                 ; LCCOMB_X59_Y32_N14 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[28][0]~7                  ; LCCOMB_X64_Y32_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[32][0]~0                  ; LCCOMB_X59_Y32_N20 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][0]~6                  ; LCCOMB_X59_Y32_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[40][0]~5                  ; LCCOMB_X59_Y32_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[4][0]~4                   ; LCCOMB_X59_Y32_N6  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[8][0]~12                  ; LCCOMB_X59_Y32_N8  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rst_ni                                                                                                              ; PIN_AB12           ; 3327    ; Async. clear, Latch enable ; yes    ; Global Clock         ; GCLK27           ; --                        ;
+---------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; FF_X38_Y1_N29      ; 3       ; 0                                    ; Global Clock         ; GCLK26           ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; FF_X65_Y33_N13     ; 8       ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Decoder1~2           ; LCCOMB_X52_Y2_N0   ; 8       ; 0                                    ; Global Clock         ; GCLK24           ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Selector1~3          ; LCCOMB_X52_Y2_N8   ; 8       ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; FF_X56_Y4_N3       ; 12      ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; UARTCLK                                                                                                             ; PIN_M11            ; 348     ; 0                                    ; Global Clock         ; GCLK28           ; --                        ;
; clk_i                                                                                                               ; PIN_N11            ; 3408    ; 39                                   ; Global Clock         ; GCLK29           ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|rst_n                                              ; LCCOMB_X38_Y1_N16  ; 296     ; 0                                    ; Global Clock         ; GCLK25           ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; FF_X58_Y24_N29     ; 32      ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0~0                               ; LCCOMB_X47_Y24_N26 ; 29      ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; rst_ni                                                                                                              ; PIN_AB12           ; 3327    ; 0                                    ; Global Clock         ; GCLK27           ; --                        ;
+---------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[84][0]~29                                                                    ; 1143    ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]                                                                                   ; 535     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|forward_ctr_unit:fwr_inst|pc_en~2                                                                                           ; 326     ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                                                                ; 289     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_inst[21]                                                                                         ; 261     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_inst[20]                                                                                         ; 261     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_inst[15]                                                                                         ; 259     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_inst[16]                                                                                         ; 259     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_inst[23]                                                                                         ; 245     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_inst[22]                                                                                         ; 245     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_inst[17]                                                                                         ; 243     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_inst[18]                                                                                         ; 243     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Add0~8                                                                                ; 195     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Add2~8                                                                                ; 192     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Add0~2                                                                                ; 187     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Add0~6                                                                                ; 184     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Add0~4                                                                                ; 183     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Add2~4                                                                                ; 182     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Add2~2                                                                                ; 182     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Add0~0                                                                                ; 182     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Add2~0                                                                                ; 181     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Add2~6                                                                                ; 179     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Add2~10                                                                               ; 164     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_ex_en[3]                                                                                        ; 156     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Add0~10                                                                               ; 151     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[31]~31                                               ; 139     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[30]~30                                               ; 139     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[29]~29                                               ; 139     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[28]~28                                               ; 139     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[27]~27                                               ; 139     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[26]~26                                               ; 139     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[25]~25                                               ; 139     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[24]~24                                               ; 139     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[23]~23                                               ; 139     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[22]~22                                               ; 139     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[21]~21                                               ; 139     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[20]~20                                               ; 139     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[19]~19                                               ; 139     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[18]~18                                               ; 139     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[17]~17                                               ; 139     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[16]~16                                               ; 139     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[8]~8                                                 ; 139     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder0~8                                                                            ; 128     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder0~7                                                                            ; 128     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder0~6                                                                            ; 128     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder0~5                                                                            ; 128     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder0~4                                                                            ; 128     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder0~2                                                                            ; 128     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder0~0                                                                            ; 128     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[4]                                                                                   ; 128     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[102][1]~4533                                                                 ; 127     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[102][1]~4532                                                                 ; 127     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[92][2]~4531                                                                  ; 127     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[92][2]~4530                                                                  ; 127     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[83][3]~4529                                                                  ; 127     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[83][3]~4528                                                                  ; 127     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[86][4]~4527                                                                  ; 127     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[86][4]~4526                                                                  ; 127     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[78][5]~4525                                                                  ; 127     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[78][5]~4524                                                                  ; 127     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[92][6]~4523                                                                  ; 127     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[92][6]~4522                                                                  ; 127     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[113][7]~4521                                                                 ; 127     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[113][7]~4520                                                                 ; 127     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[85][0]~3880                                                                  ; 127     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[5]                                                                                   ; 122     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder0~9                                                                            ; 121     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|rst_n                                                                                             ; 115     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]                                                                                   ; 115     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]                                                                                   ; 108     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]                                                                                   ; 105     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]                                                                                   ; 104     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Add1~8                                                                                ; 101     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux2to1_32bit:select_b_inst|s[2]~32                                                               ; 100     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Add1~6                                                                                ; 100     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Add1~4                                                                                ; 100     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux2to1_32bit:select_b_inst|s[0]~30                                                               ; 99      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Add1~2                                                                                ; 97      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Add1~0                                                                                ; 96      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                                                                    ; 92      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                                                                    ; 91      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                                                                    ; 91      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                                                                    ; 91      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Add1~10                                                                               ; 90      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux2to1_32bit:select_b_inst|s[1]~28                                                               ; 89      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_ex_en[4]                                                                                        ; 88      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_wb_en[0]                                                                                          ; 80      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux2to1_32bit:select_b_inst|s[3]~34                                                               ; 79      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_wb_en[1]                                                                                          ; 78      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_ex_en[2]                                                                                        ; 70      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_ex_en[5]                                                                                        ; 70      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]                                                                                  ; 66      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]                                                                             ; 66      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder0~24                                                                           ; 64      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder0~23                                                                           ; 64      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder0~22                                                                           ; 64      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder0~21                                                                           ; 64      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder0~20                                                                           ; 64      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder0~19                                                                           ; 64      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder0~18                                                                           ; 64      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder0~17                                                                           ; 64      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder0~14                                                                           ; 64      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder0~13                                                                           ; 64      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder0~12                                                                           ; 64      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder0~11                                                                           ; 64      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder0~10                                                                           ; 64      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder0~3                                                                            ; 64      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder0~1                                                                            ; 64      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|forward_ctr_unit:fwr_inst|forwardA_en[0]~5                                                                                  ; 64      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                                                                ; 63      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|forward_ctr_unit:fwr_inst|forwardB_en[0]~7                                                                                  ; 63      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]                                                                             ; 63      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]                                                                             ; 63      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]                                                                ; 63      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]                                                                             ; 63      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]                                                                ; 62      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]                                                                ; 62      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_ex_en[6]                                                                                        ; 61      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]                                                                             ; 60      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder0~15                                                                           ; 57      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]                                                                             ; 52      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|TXen                                                                ; 51      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[8]                                                                                   ; 50      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~22                                                                           ; 48      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~20                                                                           ; 48      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~16                                                                           ; 48      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~14                                                                           ; 48      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~10                                                                           ; 48      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~8                                                                            ; 48      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~3                                                                            ; 48      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~0                                                                            ; 48      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[4]                                                                                        ; 48      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|forward_ctr_unit:fwr_inst|forwardA_en[1]~4                                                                                  ; 44      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|always0~1                                                           ; 43      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_ex_en[7]                                                                                        ; 43      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~22                                                                           ; 39      ;
; rst_ni~input                                                                                                                                                        ; 38      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|forward_ctr_unit:fwr_inst|Equal2~1                                                                                          ; 38      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]                                                                                        ; 38      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_inst[24]                                                                                         ; 37      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_inst[19]                                                                                         ; 35      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11]                                              ; 34      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10]                                              ; 34      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]                                               ; 34      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]                                               ; 34      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]                                               ; 34      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]                                               ; 34      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]                                               ; 34      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]                                               ; 34      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]                                               ; 34      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]                                               ; 34      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]                                               ; 34      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]                                               ; 34      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[0]                                                                                                  ; 34      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Equal4~0                                                                              ; 33      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Equal3~0                                                                              ; 33      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Equal7~0                                                                              ; 33      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Equal5~0                                                                              ; 33      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[4]                                                          ; 33      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[1]                                                          ; 33      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[3]                                                          ; 33      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[2]                                                          ; 33      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[6]                                                          ; 33      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[7]                                                          ; 33      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[5]                                                          ; 33      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[0]                                                          ; 33      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|WideNor0~1                                                                            ; 33      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Equal0~10                                                                             ; 33      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~68                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~67                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~66                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~65                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~64                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~63                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~62                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~61                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~60                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~59                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~58                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~57                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~56                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[8][0]~12                                                                  ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[16][0]~11                                                                 ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[24][0]~10                                                                 ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[12][0]~9                                                                  ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[20][0]~8                                                                  ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[28][0]~7                                                                  ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][0]~6                                                                  ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder2~9                                                                            ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~20                                                                           ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder2~8                                                                            ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~16                                                                           ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder2~7                                                                            ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~14                                                                           ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder2~6                                                                            ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~10                                                                           ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder2~5                                                                            ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~8                                                                            ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder2~4                                                                            ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~3                                                                            ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder2~2                                                                            ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~0                                                                            ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder2~0                                                                            ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~55                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~54                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~53                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~52                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~51                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~50                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~47                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~46                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~44                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~43                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~42                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~41                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~39                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~38                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~37                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~36                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~35                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|Decoder0~33                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Equal2~0                                                                              ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Equal6~0                                                                              ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Equal1~0                                                                              ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Equal8~2                                                                              ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Equal9~0                                                                              ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|forward_ctr_unit:fwr_inst|sel_rs2_wb~3                                                                                      ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|forward_ctr_unit:fwr_inst|sel_rs1_wb~3                                                                                      ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[0]                                                                                        ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[40][0]~5                                                                  ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[4][0]~4                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][0]~2                                                                   ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[32][0]~0                                                                  ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[2]                                                                                     ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[3]                                                                                     ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[1]                                                                                     ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                                                                     ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_br                                                                                         ; 32      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]                                                                    ; 32      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~69                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~68                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~67                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~66                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~65                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~64                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~63                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~62                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~61                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~60                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~59                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~58                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~57                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~56                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~55                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~54                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~53                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~52                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~51                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~50                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~49                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~48                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~47                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~46                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~45                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~44                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~43                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~42                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~41                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~40                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~39                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem~38                                                                        ; 31      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Equal10~0                                                                             ; 31      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                                                                 ; 30      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:select_a_inst|Mux0~1                                                                ; 30      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:select_a_inst|Mux0~0                                                                ; 30      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|rising_edge                                                    ; 29      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                                                                           ; 29      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]                                                                    ; 29      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]                                                                    ; 29      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|forward_ctr_unit:fwr_inst|Equal1~2                                                                                          ; 26      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]                                                                    ; 26      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]                                                                                        ; 25      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_ex_en[8]                                                                                        ; 25      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Add0~12                                                                               ; 25      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~136                                                                          ; 24      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~134                                                                          ; 24      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~121                                                                          ; 24      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~116                                                                          ; 24      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~100                                                                          ; 24      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~98                                                                           ; 24      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~85                                                                           ; 24      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~80                                                                           ; 24      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~64                                                                           ; 24      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~62                                                                           ; 24      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~46                                                                           ; 24      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~44                                                                           ; 24      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~28                                                                           ; 24      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~26                                                                           ; 24      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~4                                                                            ; 24      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~1                                                                            ; 24      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Add2~12                                                                               ; 24      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_1BIT:Comp1|Selector0~6                                                    ; 23      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|mem~20                                                                                  ; 23      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[8]                                                                                     ; 23      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_inst[13]                                                                                         ; 23      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_inst[14]                                                                                         ; 23      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19]~28                                                                               ; 23      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19]~10                                                                               ; 23      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|forward_ctr_unit:fwr_inst|always0~3                                                                                         ; 23      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_inst[12]                                                                                         ; 22      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~64                                                                           ; 21      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19]~29                                                                               ; 20      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][0]~1                                                                   ; 20      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]~12                                                                                ; 19      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux2to1_32bit:select_b_inst|s[4]~35                                                               ; 19      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~15                                                                     ; 18      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~14                                                                     ; 18      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~13                                                                     ; 18      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~12                                                                     ; 18      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~11                                                                     ; 18      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~10                                                                     ; 18      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~9                                                                      ; 18      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~8                                                                      ; 18      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~7                                                                      ; 18      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~6                                                                      ; 18      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~5                                                                      ; 18      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~4                                                                      ; 18      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~3                                                                      ; 18      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~2                                                                      ; 18      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~1                                                                      ; 18      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|Decoder0~0                                                                      ; 18      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                                                                ; 18      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|ctrl_unit:ctr_inst|imm_sel[1]~0                                                                    ; 18      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|forward_ctr_unit:fwr_inst|Equal2~0                                                                                          ; 18      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|forward_ctr_unit:fwr_inst|forwardB_en[1]~8                                                                                  ; 17      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]~19                                                                                ; 17      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|forward_ctr_unit:fwr_inst|forwardA_en[1]~6                                                                                  ; 17      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                                                                ; 17      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]                                                                ; 17      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                                                                ; 17      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                                                                ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~136                                                                          ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder2~23                                                                           ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~134                                                                          ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder2~22                                                                           ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~121                                                                          ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder2~21                                                                           ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~116                                                                          ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder2~20                                                                           ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~100                                                                          ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder2~19                                                                           ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~98                                                                           ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder2~18                                                                           ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~85                                                                           ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder2~17                                                                           ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~80                                                                           ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder2~16                                                                           ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder2~15                                                                           ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~62                                                                           ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder2~14                                                                           ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~46                                                                           ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder2~13                                                                           ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~44                                                                           ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder2~12                                                                           ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~28                                                                           ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder2~11                                                                           ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~26                                                                           ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder2~10                                                                           ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~4                                                                            ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder2~3                                                                            ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~1                                                                            ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder2~1                                                                            ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_5BITLOW:Comp2|MUX2TO1_1BIT:IMM0|Selector0~1                               ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|ctrl_unit:ctr_inst|imm_sel[2]~1                                                                    ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|load_inst:LOAD_DAT|Selector0~4                                                        ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|load_inst:LOAD_DAT|Selector15~0                                                       ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|load_inst:LOAD_DAT|Selector0~1                                                        ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[1]                                                                                        ; 16      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst|overflow_signal~9         ; 15      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren                                                                                           ; 15      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][0]~415                                                                  ; 14      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|ctrl_unit:ctr_inst|imm_sel[0]~5                                                                    ; 14      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]~13                                                                                ; 14      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_IDLE                                                                ; 14      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx                                                   ; 13      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]~16                                                                                ; 13      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_inst[4]                                                                                          ; 13      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[15]~15                                               ; 13      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[14]~14                                               ; 13      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[13]~13                                               ; 13      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[12]~12                                               ; 13      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[11]~11                                               ; 13      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[10]~10                                               ; 13      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[9]~9                                                 ; 13      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[7]~7                                                 ; 13      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[6]~6                                                 ; 13      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[5]~5                                                 ; 13      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[4]~4                                                 ; 13      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[3]~3                                                 ; 13      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[2]~2                                                 ; 13      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[1]~1                                                 ; 13      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT|output_data[0]~0                                                 ; 13      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                                                                    ; 13      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~54                                                         ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~53                                                         ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~52                                                         ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~50                                                         ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~48                                                         ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~47                                                         ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~46                                                         ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~45                                                         ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~43                                                         ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~41                                                         ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~39                                                         ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~38                                                         ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~36                                                         ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~35                                                         ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~33                                                         ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~31                                                         ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~29                                                         ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~28                                                         ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~27                                                         ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~25                                                         ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~23                                                         ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~21                                                         ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~19                                                         ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~17                                                         ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~15                                                         ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~13                                                         ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~11                                                         ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~9                                                          ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~7                                                          ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~5                                                          ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~3                                                          ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|Decoder0~1                                                          ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|temp_read[10]~2                                                     ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|ctrl_rx_buffer~0                                                                        ; 12      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|ctrl_unit:ctr_inst|imm_sel[3]~6                                                                    ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|WideOr0                                                                              ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                                            ; 12      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19]~30                                                                               ; 12      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux2to1_32bit:select_b_inst|s[5]~25                                                               ; 12      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_RENABLE                                                             ; 12      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Equal0~9                                                                              ; 12      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]                                                                             ; 12      ;
; data_input[9]~input                                                                                                                                                 ; 11      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1                                                                    ; 11      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|ctrl_unit:ctr_inst|b_type                                                                          ; 11      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19]~32                                                                               ; 11      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|mux10to1_32bit:select_inst|Mux30~7                                         ; 11      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_inst[2]                                                                                          ; 11      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:select_a_inst|Mux5~0                                                                ; 11      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux2to1_32bit:select_b_inst|s[7]~26                                                               ; 11      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux2to1_32bit:select_b_inst|s[13]~24                                                              ; 11      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux2to1_32bit:select_b_inst|s[12]~21                                                              ; 11      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux2to1_32bit:select_b_inst|s[25]~6                                                               ; 11      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux2to1_32bit:select_b_inst|s[27]~4                                                               ; 11      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[4]                                                                ; 11      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|Selector0~1                                                                       ; 10      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19]~31                                                                               ; 10      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:select_a_inst|Mux26~2                                                               ; 10      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:select_a_inst|Mux19~1                                                               ; 10      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:select_a_inst|Mux13~1                                                               ; 10      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:select_a_inst|Mux31~0                                                               ; 10      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:select_a_inst|Mux6~0                                                                ; 10      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux2to1_32bit:select_b_inst|s[28]~3                                                               ; 10      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ                                                                ; 10      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[7]                                                                                   ; 10      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|load_inst:LOAD_DAT|Selector16~0                                                       ; 9       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|ctrl_unit:ctr_inst|j_en~0                                                                          ; 9       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift1_inst|s[30]~0 ; 9       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_inst[3]                                                                                          ; 9       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:select_a_inst|Mux23~1                                                               ; 9       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:select_a_inst|Mux24~2                                                               ; 9       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:select_a_inst|Mux4~1                                                                ; 9       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux2to1_32bit:select_b_inst|s[9]~18                                                               ; 9       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux2to1_32bit:select_b_inst|s[15]~15                                                              ; 9       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15]                                                                                  ; 9       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[13]                                                                                  ; 9       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[27]                                                                                  ; 9       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26]                                                                                  ; 9       ;
; data_input[8]~input                                                                                                                                                 ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[63][0]~798                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~151                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~151                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[63][0]~795                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[51][0]~792                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~150                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~150                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[51][0]~789                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[55][0]~786                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~149                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~149                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[55][0]~783                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[59][0]~780                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~148                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~148                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[59][0]~777                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[60][0]~774                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~147                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~147                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[60][0]~771                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[48][0]~768                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~146                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~146                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[48][0]~765                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[56][0]~762                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~145                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~145                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[56][0]~759                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[52][0]~756                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~144                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~144                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[52][0]~753                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[61][0]~750                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~143                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~143                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[61][0]~747                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[49][0]~744                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~142                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~142                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[49][0]~741                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[53][0]~738                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~141                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~141                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[53][0]~735                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[57][0]~732                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~140                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~140                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[57][0]~729                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[62][0]~726                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~139                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~139                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[62][0]~723                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[50][0]~720                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~138                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~138                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[50][0]~717                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[58][0]~714                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~137                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~137                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[58][0]~711                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[54][0]~708                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~135                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~135                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[54][0]~705                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[15][0]~702                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~133                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~133                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[15][0]~699                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[12][0]~696                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~132                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~132                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[12][0]~693                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[13][0]~690                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~131                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~131                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[13][0]~687                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[14][0]~684                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~130                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~130                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[14][0]~681                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[3][0]~678                                                                    ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~129                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~129                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[3][0]~675                                                                    ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[0][0]~672                                                                    ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~128                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~128                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[0][0]~669                                                                    ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[2][0]~666                                                                    ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~127                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~127                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[2][0]~663                                                                    ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[1][0]~660                                                                    ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~126                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~126                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[1][0]~657                                                                    ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[11][0]~654                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~125                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~125                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[11][0]~651                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[8][0]~648                                                                    ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~124                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~124                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[8][0]~645                                                                    ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[10][0]~642                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~123                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~123                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[10][0]~639                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[9][0]~636                                                                    ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~122                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~122                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[9][0]~633                                                                    ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[7][0]~630                                                                    ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~120                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~120                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[7][0]~627                                                                    ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[4][0]~624                                                                    ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~119                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~119                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[4][0]~621                                                                    ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[5][0]~618                                                                    ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~118                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~118                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[5][0]~615                                                                    ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[6][0]~612                                                                    ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~117                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~117                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[6][0]~609                                                                    ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[31][0]~606                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~115                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~115                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[31][0]~603                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[19][0]~600                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~114                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~114                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[19][0]~597                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[27][0]~594                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~113                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~113                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[27][0]~591                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[23][0]~588                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~112                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~112                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[23][0]~585                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[28][0]~582                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~111                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~111                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[28][0]~579                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[16][0]~576                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~110                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~110                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[16][0]~573                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[20][0]~570                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~109                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~109                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[20][0]~567                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[24][0]~564                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~108                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~108                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[24][0]~561                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[30][0]~558                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~107                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~107                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[30][0]~555                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[18][0]~552                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~106                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~106                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[18][0]~549                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[22][0]~546                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~105                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~105                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[22][0]~543                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[26][0]~540                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~104                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~104                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[26][0]~537                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[29][0]~534                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~103                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~103                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[29][0]~531                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[17][0]~528                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~102                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~102                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[17][0]~525                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[25][0]~522                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~101                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~101                                                                          ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[25][0]~519                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[21][0]~516                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~99                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~99                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[21][0]~513                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[47][0]~510                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~97                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~97                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[47][0]~507                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[44][0]~504                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~96                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~96                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[44][0]~501                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[46][0]~498                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~95                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~95                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[46][0]~495                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[45][0]~492                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~94                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~94                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[45][0]~489                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[35][0]~486                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~93                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~93                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[35][0]~483                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[32][0]~480                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~92                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~92                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[32][0]~477                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[33][0]~474                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~91                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~91                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[33][0]~471                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[34][0]~468                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~90                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~90                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[34][0]~465                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[39][0]~462                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~89                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~89                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[39][0]~459                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[36][0]~456                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~88                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~88                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[36][0]~453                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[38][0]~450                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~87                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~87                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[38][0]~447                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[37][0]~444                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~86                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~86                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[37][0]~441                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[43][0]~438                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~84                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~84                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[43][0]~435                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[40][0]~432                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~83                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~83                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[40][0]~429                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[41][0]~426                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~82                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~82                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[41][0]~423                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[42][0]~420                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~81                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~81                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[42][0]~417                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][0]~413                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~79                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~79                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder0~16                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][0]~407                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[109][0]~404                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~78                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~78                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[109][0]~401                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[111][0]~398                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~77                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~77                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[111][0]~395                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[125][0]~392                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~76                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~76                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[125][0]~389                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[122][0]~386                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~75                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~75                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[122][0]~383                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[104][0]~380                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~74                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~74                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[104][0]~377                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[106][0]~374                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~73                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~73                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[106][0]~371                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[120][0]~368                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~72                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~72                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[120][0]~365                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[126][0]~362                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~71                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~71                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[126][0]~359                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[108][0]~356                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~70                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~70                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[108][0]~353                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[110][0]~350                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~69                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~69                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[110][0]~347                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[124][0]~344                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~68                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~68                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[124][0]~341                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[123][0]~338                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~67                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~67                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[123][0]~335                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[105][0]~332                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~66                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~66                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[105][0]~329                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[121][0]~326                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~65                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~65                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[121][0]~323                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[107][0]~320                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~63                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~63                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[107][0]~317                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[87][0]~314                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~61                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~61                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[87][0]~311                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[69][0]~308                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~60                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~60                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[69][0]~305                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[71][0]~302                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~59                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~59                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[71][0]~299                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[85][0]~296                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~58                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~58                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[85][0]~293                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[66][0]~290                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~57                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~57                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[66][0]~287                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[82][0]~284                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~56                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~56                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[82][0]~281                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[64][0]~278                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~55                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~55                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[64][0]~275                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[80][0]~272                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~54                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~54                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[80][0]~269                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[67][0]~266                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~53                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~53                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[67][0]~263                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[83][0]~260                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~52                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~52                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[83][0]~257                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[65][0]~254                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~51                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~51                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[65][0]~251                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[81][0]~248                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~50                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~50                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[81][0]~245                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[86][0]~242                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~49                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~49                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[86][0]~239                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[68][0]~236                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~48                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~48                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[68][0]~233                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[70][0]~230                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~47                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~47                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[70][0]~227                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[84][0]~224                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~45                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~45                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[84][0]~221                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[95][0]~218                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~43                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~43                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[95][0]~215                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[78][0]~212                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~42                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~42                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[78][0]~209                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[79][0]~206                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~41                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~41                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[79][0]~203                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[94][0]~200                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~40                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~40                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[94][0]~197                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[73][0]~194                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~39                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~39                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[73][0]~191                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[89][0]~188                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~38                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~38                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[89][0]~185                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[72][0]~182                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~37                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~37                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[72][0]~179                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[88][0]~176                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~36                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~36                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[88][0]~173                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[75][0]~170                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~35                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~35                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[75][0]~167                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[91][0]~164                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~34                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~34                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[91][0]~161                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[74][0]~158                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~33                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~33                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[74][0]~155                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[90][0]~152                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~32                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~32                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[90][0]~149                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[93][0]~146                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~31                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~31                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[93][0]~143                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[76][0]~140                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~30                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~30                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[76][0]~137                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[77][0]~134                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~29                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~29                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[77][0]~131                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[92][0]~128                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~27                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~27                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[92][0]~125                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[119][0]~122                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~25                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~25                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[119][0]~119                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[99][0]~116                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~24                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~24                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[99][0]~113                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[103][0]~110                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~23                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~23                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[103][0]~107                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[115][0]~104                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~21                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~21                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[115][0]~101                                                                  ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[116][0]~98                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~19                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~19                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[116][0]~95                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[96][0]~92                                                                    ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~18                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~18                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[96][0]~89                                                                    ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[100][0]~86                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~17                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~17                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[100][0]~83                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[112][0]~80                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~15                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~15                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[112][0]~77                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[118][0]~74                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~13                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~13                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[118][0]~71                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[98][0]~68                                                                    ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~12                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~12                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[98][0]~65                                                                    ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[102][0]~62                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~11                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~11                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[102][0]~59                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[114][0]~56                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~9                                                                            ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~9                                                                            ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[114][0]~53                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[117][0]~50                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~7                                                                            ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~7                                                                            ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[117][0]~47                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[97][0]~44                                                                    ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~6                                                                            ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~6                                                                            ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[97][0]~41                                                                    ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[101][0]~38                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~5                                                                            ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~5                                                                            ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[101][0]~35                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[113][0]~32                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder3~2                                                                            ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Decoder1~2                                                                            ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|LessThan1~7                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|LessThan0~1                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[113][0]~28                                                                   ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|LessThan3~7                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|LessThan2~7                                                                           ; 8       ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|mem~19                                                                                  ; 8       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Other Routing Usage Summary                                   ;
+-----------------------------------+---------------------------+
; Other Routing Resource Type       ; Usage                     ;
+-----------------------------------+---------------------------+
; Block interconnects               ; 22,335 / 232,464 ( 10 % ) ;
; C16 interconnects                 ; 620 / 6,642 ( 9 % )       ;
; C4 interconnects                  ; 13,442 / 136,080 ( 10 % ) ;
; Direct links                      ; 2,026 / 232,464 ( < 1 % ) ;
; GXB block output buffers          ; 0 / 2,640 ( 0 % )         ;
; Global clocks                     ; 11 / 30 ( 37 % )          ;
; Interquad Reference Clock Outputs ; 0 / 2 ( 0 % )             ;
; Interquad TXRX Clocks             ; 0 / 16 ( 0 % )            ;
; Interquad TXRX PCSRX outputs      ; 0 / 8 ( 0 % )             ;
; Interquad TXRX PCSTX outputs      ; 0 / 8 ( 0 % )             ;
; Local interconnects               ; 8,101 / 73,920 ( 11 % )   ;
; R24 interconnects                 ; 702 / 6,930 ( 10 % )      ;
; R4 interconnects                  ; 16,211 / 190,740 ( 8 % )  ;
+-----------------------------------+---------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 14.12) ; Number of LABs  (Total = 923) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 13                            ;
; 2                                           ; 10                            ;
; 3                                           ; 10                            ;
; 4                                           ; 10                            ;
; 5                                           ; 10                            ;
; 6                                           ; 10                            ;
; 7                                           ; 11                            ;
; 8                                           ; 17                            ;
; 9                                           ; 13                            ;
; 10                                          ; 18                            ;
; 11                                          ; 19                            ;
; 12                                          ; 24                            ;
; 13                                          ; 30                            ;
; 14                                          ; 56                            ;
; 15                                          ; 109                           ;
; 16                                          ; 563                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.91) ; Number of LABs  (Total = 923) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 666                           ;
; 1 Clock                            ; 699                           ;
; 1 Clock enable                     ; 136                           ;
; 1 Sync. clear                      ; 1                             ;
; 1 Sync. load                       ; 30                            ;
; 2 Async. clears                    ; 39                            ;
; 2 Clock enables                    ; 186                           ;
; 2 Clocks                           ; 10                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 17.97) ; Number of LABs  (Total = 923) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 3                             ;
; 2                                            ; 15                            ;
; 3                                            ; 1                             ;
; 4                                            ; 9                             ;
; 5                                            ; 7                             ;
; 6                                            ; 10                            ;
; 7                                            ; 6                             ;
; 8                                            ; 10                            ;
; 9                                            ; 6                             ;
; 10                                           ; 19                            ;
; 11                                           ; 9                             ;
; 12                                           ; 18                            ;
; 13                                           ; 14                            ;
; 14                                           ; 33                            ;
; 15                                           ; 44                            ;
; 16                                           ; 159                           ;
; 17                                           ; 61                            ;
; 18                                           ; 58                            ;
; 19                                           ; 111                           ;
; 20                                           ; 149                           ;
; 21                                           ; 28                            ;
; 22                                           ; 16                            ;
; 23                                           ; 13                            ;
; 24                                           ; 15                            ;
; 25                                           ; 15                            ;
; 26                                           ; 14                            ;
; 27                                           ; 9                             ;
; 28                                           ; 14                            ;
; 29                                           ; 12                            ;
; 30                                           ; 16                            ;
; 31                                           ; 6                             ;
; 32                                           ; 23                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.40) ; Number of LABs  (Total = 923) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 35                            ;
; 2                                               ; 55                            ;
; 3                                               ; 37                            ;
; 4                                               ; 107                           ;
; 5                                               ; 103                           ;
; 6                                               ; 108                           ;
; 7                                               ; 112                           ;
; 8                                               ; 62                            ;
; 9                                               ; 61                            ;
; 10                                              ; 54                            ;
; 11                                              ; 36                            ;
; 12                                              ; 31                            ;
; 13                                              ; 24                            ;
; 14                                              ; 27                            ;
; 15                                              ; 15                            ;
; 16                                              ; 39                            ;
; 17                                              ; 12                            ;
; 18                                              ; 2                             ;
; 19                                              ; 1                             ;
; 20                                              ; 1                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 23.10) ; Number of LABs  (Total = 923) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 1                             ;
; 3                                            ; 2                             ;
; 4                                            ; 11                            ;
; 5                                            ; 7                             ;
; 6                                            ; 8                             ;
; 7                                            ; 9                             ;
; 8                                            ; 2                             ;
; 9                                            ; 9                             ;
; 10                                           ; 15                            ;
; 11                                           ; 11                            ;
; 12                                           ; 13                            ;
; 13                                           ; 17                            ;
; 14                                           ; 23                            ;
; 15                                           ; 24                            ;
; 16                                           ; 31                            ;
; 17                                           ; 21                            ;
; 18                                           ; 22                            ;
; 19                                           ; 17                            ;
; 20                                           ; 21                            ;
; 21                                           ; 12                            ;
; 22                                           ; 76                            ;
; 23                                           ; 41                            ;
; 24                                           ; 49                            ;
; 25                                           ; 102                           ;
; 26                                           ; 61                            ;
; 27                                           ; 54                            ;
; 28                                           ; 49                            ;
; 29                                           ; 45                            ;
; 30                                           ; 45                            ;
; 31                                           ; 39                            ;
; 32                                           ; 38                            ;
; 33                                           ; 19                            ;
; 34                                           ; 28                            ;
; 35                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 220       ; 0            ; 0            ; 220       ; 220       ; 0            ; 206          ; 0            ; 0            ; 14           ; 0            ; 206          ; 14           ; 0            ; 0            ; 0            ; 206          ; 0            ; 0            ; 0            ; 0            ; 0            ; 220       ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 220          ; 220          ; 220          ; 220          ; 220          ; 0         ; 220          ; 220          ; 0         ; 0         ; 220          ; 14           ; 220          ; 220          ; 206          ; 220          ; 14           ; 206          ; 220          ; 220          ; 220          ; 14           ; 220          ; 220          ; 220          ; 220          ; 220          ; 0         ; 220          ; 220          ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; pc_debug_o[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pc_debug_o[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[1]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[2]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[3]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[4]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[5]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[6]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[7]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[8]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[9]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[10] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[11] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[12] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[13] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[14] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[15] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[16] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[17] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[18] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[19] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[20] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[21] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[22] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[23] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[24] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[25] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[26] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[27] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[28] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[29] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[30] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_ledr_o[31] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[14]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[15]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[16]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[17]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[18]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[19]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[20]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[21]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[22]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[23]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[24]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[25]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[26]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[27]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[28]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[29]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[30]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[31]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_TXD           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[16]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[17]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[18]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[19]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[20]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[21]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[22]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[23]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[24]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[25]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[26]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[27]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[28]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[29]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[30]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HRDATA[31]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[8]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[9]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[10]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[11]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[13]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[14]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[15]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[16]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[17]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[18]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[19]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[20]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[21]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[22]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[23]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[24]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[25]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[26]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[27]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[28]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[29]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[30]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HADDR[31]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baud_tick          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_trans[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_trans[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_trans[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_trans[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_trans[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_trans[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_trans[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_trans[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_trans[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_trans[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_trans[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_trans[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[4]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[5]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[6]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[7]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[8]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[9]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[10]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[11]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[12]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[13]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[14]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[15]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[16]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[17]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[18]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[19]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[20]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[21]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[22]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[23]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[24]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[25]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[26]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[27]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[28]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[29]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[30]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_io_lcd_o[31]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_input[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UARTCLK            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_i              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_ni             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_input[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_RXD           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_input[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_input[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_input[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_input[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_input[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_input[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_input[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_input[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                         ;
+------------------------------------------------------------------+----------------------------+
; Option                                                           ; Setting                    ;
+------------------------------------------------------------------+----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                        ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                        ;
; Enable device-wide output enable (DEV_OE)                        ; Off                        ;
; Enable INIT_DONE output                                          ; Off                        ;
; Configuration scheme                                             ; Active Serial              ;
; Error detection CRC                                              ; Off                        ;
; Enable input tri-state on active configuration pins in user mode ; Off                        ;
; Active Serial clock source                                       ; 40 MHz Internal Oscillator ;
; Configuration Voltage Level                                      ; Auto                       ;
; Force Configuration Voltage Level                                ; Off                        ;
; nCEO                                                             ; As output driving ground   ;
; Data[0]                                                          ; As input tri-stated        ;
; Data[1]/ASDO                                                     ; As input tri-stated        ;
; Data[7..2]                                                       ; Unreserved                 ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated        ;
; DCLK                                                             ; As output driving ground   ;
; Base pin-out file on sameframe device                            ; Off                        ;
+------------------------------------------------------------------+----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                   ; Destination Clock(s)                                                                    ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------+
; clk_i                                                                                             ; clk_i                                                                                   ; 469.2             ;
; UARTCLK                                                                                           ; clk_i                                                                                   ; 56.2              ;
; clk_i,I/O                                                                                         ; clk_i                                                                                   ; 54.3              ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q         ; UARTCLK                                                                                 ; 27.1              ;
; clk_i                                                                                             ; UARTCLK                                                                                 ; 26.7              ;
; UARTCLK                                                                                           ; UARTCLK                                                                                 ; 24.6              ;
; I/O                                                                                               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 21.9              ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q,UARTCLK ; UARTCLK                                                                                 ; 18.6              ;
; clk_i                                                                                             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 14.1              ;
+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                         ; Destination Register                                                                                               ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------+
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren                                         ; 3.229             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[0]                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]                                 ; 2.751             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[1]                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]                                 ; 2.751             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]                                 ; 2.751             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[3]                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]                                 ; 2.751             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[4]                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]                                 ; 2.751             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren                                               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]                                 ; 2.751             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_en                                                 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]                                 ; 2.751             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren                                              ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]                                 ; 2.751             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[0]                                            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]                                 ; 2.751             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[1]                                            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]                                 ; 2.751             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]                                            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]                                 ; 2.751             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]                                            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]                                 ; 2.751             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[4]                                            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]                                 ; 2.751             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_wren                                           ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]                                 ; 2.751             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1]                                        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]                                 ; 2.751             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2]                                        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]                                 ; 2.751             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3]                                        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]                                 ; 2.751             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_ld_en                                             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]                                 ; 2.751             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0]                                        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]                                 ; 2.751             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4]                                        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]                                 ; 2.751             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rd_rs2_en                                           ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]                                 ; 2.751             ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                     ; 2.651             ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_run_flag            ; 2.498             ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                     ; 2.187             ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][10]     ; 2.183             ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                                ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[2] ; 2.117             ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                    ; 1.887             ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][10]     ; 1.843             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_data[4]                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[4]                                  ; 1.817             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[4]                                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[4]                                  ; 1.817             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_data[8]                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[8]                                  ; 1.804             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[8]                                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[8]                                  ; 1.804             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[21]                                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[21]                                 ; 1.780             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_data[21]                                        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[21]                                 ; 1.780             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25]                                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[25]                                 ; 1.779             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_data[25]                                        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[25]                                 ; 1.779             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4]                                   ; 1.759             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4]                                   ; 1.759             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4]                                   ; 1.759             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[3]                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4]                                   ; 1.759             ;
; rst_ni                                                                                                                  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4]                                   ; 1.759             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[4]                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4]                                   ; 1.759             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                                 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]                                  ; 1.729             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[8]                                           ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[8]                                  ; 1.651             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[8]                                            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[8]                                  ; 1.651             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[8]                                            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[8]                                  ; 1.651             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_wb_en[1]                                              ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[8]                                  ; 1.651             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_wb_en[0]                                              ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[8]                                  ; 1.651             ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][10]     ; 1.586             ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][10]     ; 1.586             ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][10]     ; 1.586             ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][10]     ; 1.586             ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][10]     ; 1.586             ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][10]     ; 1.586             ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][10]     ; 1.586             ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][10]     ; 1.586             ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][10]     ; 1.586             ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][10]     ; 1.586             ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][10]     ; 1.586             ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][10]     ; 1.586             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]                                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[10][3]                   ; 1.442             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[21]                                          ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[21]                                 ; 1.441             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[21]                                           ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[21]                                 ; 1.441             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[21]                                           ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[21]                                 ; 1.441             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[25]                                          ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[25]                                 ; 1.434             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[25]                                           ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[25]                                 ; 1.434             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[25]                                           ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[25]                                 ; 1.434             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_data[18]                                        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[18]                                 ; 1.418             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[18]                                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[18]                                 ; 1.418             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_data[1]                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[1]                                  ; 1.414             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]                                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[1]                                  ; 1.414             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[1]                                           ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[1]                                  ; 1.396             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[1]                                            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[1]                                  ; 1.396             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[1]                                            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[1]                                  ; 1.396             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_data[6]                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[6]                                  ; 1.394             ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                    ; 1.392             ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                    ; 1.392             ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|TXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]               ; 1.360             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_data[13]                                        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[13]                                 ; 1.320             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[13]                                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[13]                                 ; 1.320             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[2]                                           ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[2]                                  ; 1.315             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_data[2]                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[2]                                  ; 1.315             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]                                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[2]                                  ; 1.315             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[2]                                            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[2]                                  ; 1.315             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[2]                                            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[2]                                  ; 1.315             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[27]                                          ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[27]                                 ; 1.309             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_data[27]                                        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[27]                                 ; 1.309             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[27]                                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[27]                                 ; 1.309             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[27]                                           ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[27]                                 ; 1.309             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[27]                                           ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[27]                                 ; 1.309             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_data[0]                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[0]                                  ; 1.307             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]                                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[0]                                  ; 1.307             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[18]                                          ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[18]                                 ; 1.272             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[18]                                           ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[18]                                 ; 1.272             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[18]                                           ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[18]                                 ; 1.272             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_data[12]                                        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[12]                                 ; 1.271             ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[12]                                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[12]                                 ; 1.271             ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[7]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_run_flag            ; 1.249             ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[6]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_run_flag            ; 1.249             ;
+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119004): Automatically selected device EP4CGX30CF23C6 for design Thesis_Project
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CGX75CF23C6 is compatible
    Info (176445): Device EP4CGX50CF23C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_NCEO~ is reserved at location AB3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K4
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_NCSO~ is reserved at location J4
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location D3
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 220 pins of 220 total pins
    Info (169086): Pin pc_debug_o[0] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[1] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[2] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[3] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[4] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[5] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[6] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[7] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[8] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[9] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[10] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[11] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[12] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[13] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[14] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[15] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[16] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[17] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[18] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[19] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[20] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[21] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[22] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[23] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[24] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[25] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[26] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[27] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[28] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[29] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[30] not assigned to an exact location on the device
    Info (169086): Pin pc_debug_o[31] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[0] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[1] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[2] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[3] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[4] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[5] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[6] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[7] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[8] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[9] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[10] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[11] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[12] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[13] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[14] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[15] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[16] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[17] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[18] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[19] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[20] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[21] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[22] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[23] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[24] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[25] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[26] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[27] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[28] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[29] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[30] not assigned to an exact location on the device
    Info (169086): Pin data_io_ledr_o[31] not assigned to an exact location on the device
    Info (169086): Pin data_out[0] not assigned to an exact location on the device
    Info (169086): Pin data_out[1] not assigned to an exact location on the device
    Info (169086): Pin data_out[2] not assigned to an exact location on the device
    Info (169086): Pin data_out[3] not assigned to an exact location on the device
    Info (169086): Pin data_out[4] not assigned to an exact location on the device
    Info (169086): Pin data_out[5] not assigned to an exact location on the device
    Info (169086): Pin data_out[6] not assigned to an exact location on the device
    Info (169086): Pin data_out[7] not assigned to an exact location on the device
    Info (169086): Pin data_out[8] not assigned to an exact location on the device
    Info (169086): Pin data_out[9] not assigned to an exact location on the device
    Info (169086): Pin data_out[10] not assigned to an exact location on the device
    Info (169086): Pin data_out[11] not assigned to an exact location on the device
    Info (169086): Pin data_out[12] not assigned to an exact location on the device
    Info (169086): Pin data_out[13] not assigned to an exact location on the device
    Info (169086): Pin data_out[14] not assigned to an exact location on the device
    Info (169086): Pin data_out[15] not assigned to an exact location on the device
    Info (169086): Pin data_out[16] not assigned to an exact location on the device
    Info (169086): Pin data_out[17] not assigned to an exact location on the device
    Info (169086): Pin data_out[18] not assigned to an exact location on the device
    Info (169086): Pin data_out[19] not assigned to an exact location on the device
    Info (169086): Pin data_out[20] not assigned to an exact location on the device
    Info (169086): Pin data_out[21] not assigned to an exact location on the device
    Info (169086): Pin data_out[22] not assigned to an exact location on the device
    Info (169086): Pin data_out[23] not assigned to an exact location on the device
    Info (169086): Pin data_out[24] not assigned to an exact location on the device
    Info (169086): Pin data_out[25] not assigned to an exact location on the device
    Info (169086): Pin data_out[26] not assigned to an exact location on the device
    Info (169086): Pin data_out[27] not assigned to an exact location on the device
    Info (169086): Pin data_out[28] not assigned to an exact location on the device
    Info (169086): Pin data_out[29] not assigned to an exact location on the device
    Info (169086): Pin data_out[30] not assigned to an exact location on the device
    Info (169086): Pin data_out[31] not assigned to an exact location on the device
    Info (169086): Pin UART_TXD not assigned to an exact location on the device
    Info (169086): Pin HRDATA[0] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[1] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[2] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[3] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[4] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[5] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[6] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[7] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[8] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[9] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[10] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[11] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[12] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[13] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[14] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[15] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[16] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[17] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[18] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[19] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[20] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[21] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[22] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[23] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[24] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[25] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[26] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[27] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[28] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[29] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[30] not assigned to an exact location on the device
    Info (169086): Pin HRDATA[31] not assigned to an exact location on the device
    Info (169086): Pin HADDR[0] not assigned to an exact location on the device
    Info (169086): Pin HADDR[1] not assigned to an exact location on the device
    Info (169086): Pin HADDR[2] not assigned to an exact location on the device
    Info (169086): Pin HADDR[3] not assigned to an exact location on the device
    Info (169086): Pin HADDR[4] not assigned to an exact location on the device
    Info (169086): Pin HADDR[5] not assigned to an exact location on the device
    Info (169086): Pin HADDR[6] not assigned to an exact location on the device
    Info (169086): Pin HADDR[7] not assigned to an exact location on the device
    Info (169086): Pin HADDR[8] not assigned to an exact location on the device
    Info (169086): Pin HADDR[9] not assigned to an exact location on the device
    Info (169086): Pin HADDR[10] not assigned to an exact location on the device
    Info (169086): Pin HADDR[11] not assigned to an exact location on the device
    Info (169086): Pin HADDR[12] not assigned to an exact location on the device
    Info (169086): Pin HADDR[13] not assigned to an exact location on the device
    Info (169086): Pin HADDR[14] not assigned to an exact location on the device
    Info (169086): Pin HADDR[15] not assigned to an exact location on the device
    Info (169086): Pin HADDR[16] not assigned to an exact location on the device
    Info (169086): Pin HADDR[17] not assigned to an exact location on the device
    Info (169086): Pin HADDR[18] not assigned to an exact location on the device
    Info (169086): Pin HADDR[19] not assigned to an exact location on the device
    Info (169086): Pin HADDR[20] not assigned to an exact location on the device
    Info (169086): Pin HADDR[21] not assigned to an exact location on the device
    Info (169086): Pin HADDR[22] not assigned to an exact location on the device
    Info (169086): Pin HADDR[23] not assigned to an exact location on the device
    Info (169086): Pin HADDR[24] not assigned to an exact location on the device
    Info (169086): Pin HADDR[25] not assigned to an exact location on the device
    Info (169086): Pin HADDR[26] not assigned to an exact location on the device
    Info (169086): Pin HADDR[27] not assigned to an exact location on the device
    Info (169086): Pin HADDR[28] not assigned to an exact location on the device
    Info (169086): Pin HADDR[29] not assigned to an exact location on the device
    Info (169086): Pin HADDR[30] not assigned to an exact location on the device
    Info (169086): Pin HADDR[31] not assigned to an exact location on the device
    Info (169086): Pin baud_tick not assigned to an exact location on the device
    Info (169086): Pin data_trans[0] not assigned to an exact location on the device
    Info (169086): Pin data_trans[1] not assigned to an exact location on the device
    Info (169086): Pin data_trans[2] not assigned to an exact location on the device
    Info (169086): Pin data_trans[3] not assigned to an exact location on the device
    Info (169086): Pin data_trans[4] not assigned to an exact location on the device
    Info (169086): Pin data_trans[5] not assigned to an exact location on the device
    Info (169086): Pin data_trans[6] not assigned to an exact location on the device
    Info (169086): Pin data_trans[7] not assigned to an exact location on the device
    Info (169086): Pin data_trans[8] not assigned to an exact location on the device
    Info (169086): Pin data_trans[9] not assigned to an exact location on the device
    Info (169086): Pin data_trans[10] not assigned to an exact location on the device
    Info (169086): Pin data_trans[11] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[0] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[1] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[2] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[3] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[4] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[5] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[6] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[7] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[8] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[9] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[10] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[11] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[12] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[13] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[14] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[15] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[16] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[17] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[18] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[19] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[20] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[21] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[22] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[23] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[24] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[25] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[26] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[27] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[28] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[29] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[30] not assigned to an exact location on the device
    Info (169086): Pin data_io_lcd_o[31] not assigned to an exact location on the device
    Info (169086): Pin data_input[9] not assigned to an exact location on the device
    Info (169086): Pin UARTCLK not assigned to an exact location on the device
    Info (169086): Pin clk_i not assigned to an exact location on the device
    Info (169086): Pin rst_ni not assigned to an exact location on the device
    Info (169086): Pin data_input[8] not assigned to an exact location on the device
    Info (169086): Pin UART_RXD not assigned to an exact location on the device
    Info (169086): Pin data_input[7] not assigned to an exact location on the device
    Info (169086): Pin data_input[6] not assigned to an exact location on the device
    Info (169086): Pin data_input[5] not assigned to an exact location on the device
    Info (169086): Pin data_input[1] not assigned to an exact location on the device
    Info (169086): Pin data_input[0] not assigned to an exact location on the device
    Info (169086): Pin data_input[2] not assigned to an exact location on the device
    Info (169086): Pin data_input[3] not assigned to an exact location on the device
    Info (169086): Pin data_input[4] not assigned to an exact location on the device
Warning (335093): TimeQuest Timing Analyzer is analyzing 104 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Thesis_Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk_i~input (placed in PIN N11 (CLKIO13, DIFFCLK_7n, REFCLK2n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[1]
        Info (176357): Destination node AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE
        Info (176357): Destination node AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS
        Info (176357): Destination node AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ
Info (176353): Automatically promoted node UARTCLK~input (placed in PIN M11 (CLKIO12, DIFFCLK_7p, REFCLK2p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START
        Info (176357): Destination node AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1
        Info (176357): Destination node AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY
        Info (176357): Destination node AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0
        Info (176357): Destination node baud_tick~output
Info (176353): Automatically promoted node rst_ni~input (placed in PIN AB12 (CLKIO15, DIFFCLK_6n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G27
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|rst_n
        Info (176357): Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|rst_n
        Info (176357): Destination node AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[0]~2
        Info (176357): Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][7]~409
        Info (176357): Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][7]~410
        Info (176357): Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][0]~415
        Info (176357): Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][3]~2592
        Info (176357): Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][0]~4195
        Info (176357): Destination node AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|temp_read[10]~2
        Info (176357): Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|forward_ctr_unit:fwr_inst|forwardB_en[1]~2
        Info (176357): Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[32][0]~0
        Info (176357): Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][0]~2
        Info (176357): Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[4][0]~3
        Info (176357): Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[40][0]~5
        Info (176357): Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren
        Info (176357): Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[84][0]~29
        Info (176357): Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][7]~408
        Info (176357): Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][7]~410
        Info (176357): Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][0]~415
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling
        Info (176357): Destination node AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|start_bit_detected~0
        Info (176357): Destination node AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx~0
        Info (176357): Destination node AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|always0~0
Info (176353): Automatically promoted node AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|Selector1~0
        Info (176357): Destination node AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|Selector3~1
        Info (176357): Destination node AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|Selector4~0
        Info (176357): Destination node AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|Selector2~0
        Info (176357): Destination node AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[0]
        Info (176357): Destination node AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[5]
        Info (176357): Destination node AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[7]
        Info (176357): Destination node AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[6]
        Info (176357): Destination node AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[2]
        Info (176357): Destination node AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[3]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Decoder1~2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Selector1~3 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|signal_in_d
        Info (176357): Destination node AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[2]~29
        Info (176357): Destination node AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|rising_edge
        Info (176357): Destination node data_io_ledr_o[0]~output
Info (176353): Automatically promoted node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|rst_n 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 217 (unused VREF, 2.5V VCCIO, 11 input, 206 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  45 pins available
        Info (176213): I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  44 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available
        Info (176213): I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:05
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:26
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 8% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X35_Y34 to location X45_Y44
Info (170194): Fitter routing operations ending: elapsed time is 00:00:30
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 12.55 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Warning (169177): 2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin UARTCLK uses I/O standard 2.5 V at M11
    Info (169178): Pin clk_i uses I/O standard 2.5 V at N11
Info (144001): Generated suppressed messages file C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/output_files/Thesis_Project.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 5166 megabytes
    Info: Processing ended: Mon Dec 09 01:23:38 2024
    Info: Elapsed time: 00:01:19
    Info: Total CPU time (on all processors): 00:01:18


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/output_files/Thesis_Project.fit.smsg.


