

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:25:35 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.326 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       11|       11| 55.000 ns | 55.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |             Instance             |         Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_generic_sincos_10_6_s_fu_245  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_250  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_255  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_260  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_265  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_270  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_275  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_280  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_285  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_290  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_295  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_300  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_305  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_310  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_315  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_320  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_325  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     20|        -|        -|    -|
|Expression           |        -|      1|        0|     1008|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|     34|     6154|    26571|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     1064|      192|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     55|     7218|    27807|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      2|    ~0   |        7|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |        2|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+
    |             Instance             |         Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+
    |grp_generic_sincos_10_6_s_fu_245  |generic_sincos_10_6_s  |        0|      2|  362|  1563|    0|
    |grp_generic_sincos_10_6_s_fu_250  |generic_sincos_10_6_s  |        0|      2|  362|  1563|    0|
    |grp_generic_sincos_10_6_s_fu_255  |generic_sincos_10_6_s  |        0|      2|  362|  1563|    0|
    |grp_generic_sincos_10_6_s_fu_260  |generic_sincos_10_6_s  |        0|      2|  362|  1563|    0|
    |grp_generic_sincos_10_6_s_fu_265  |generic_sincos_10_6_s  |        0|      2|  362|  1563|    0|
    |grp_generic_sincos_10_6_s_fu_270  |generic_sincos_10_6_s  |        0|      2|  362|  1563|    0|
    |grp_generic_sincos_10_6_s_fu_275  |generic_sincos_10_6_s  |        0|      2|  362|  1563|    0|
    |grp_generic_sincos_10_6_s_fu_280  |generic_sincos_10_6_s  |        0|      2|  362|  1563|    0|
    |grp_generic_sincos_10_6_s_fu_285  |generic_sincos_10_6_s  |        0|      2|  362|  1563|    0|
    |grp_generic_sincos_10_6_s_fu_290  |generic_sincos_10_6_s  |        0|      2|  362|  1563|    0|
    |grp_generic_sincos_10_6_s_fu_295  |generic_sincos_10_6_s  |        0|      2|  362|  1563|    0|
    |grp_generic_sincos_10_6_s_fu_300  |generic_sincos_10_6_s  |        0|      2|  362|  1563|    0|
    |grp_generic_sincos_10_6_s_fu_305  |generic_sincos_10_6_s  |        0|      2|  362|  1563|    0|
    |grp_generic_sincos_10_6_s_fu_310  |generic_sincos_10_6_s  |        0|      2|  362|  1563|    0|
    |grp_generic_sincos_10_6_s_fu_315  |generic_sincos_10_6_s  |        0|      2|  362|  1563|    0|
    |grp_generic_sincos_10_6_s_fu_320  |generic_sincos_10_6_s  |        0|      2|  362|  1563|    0|
    |grp_generic_sincos_10_6_s_fu_325  |generic_sincos_10_6_s  |        0|      2|  362|  1563|    0|
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+
    |Total                             |                       |        0|     34| 6154| 26571|    0|
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +---------------------------------------------------+-----------------------------------------------+----------------------------+
    |                      Instance                     |                     Module                    |         Expression         |
    +---------------------------------------------------+-----------------------------------------------+----------------------------+
    |myproject_am_addmul_6s_5s_7s_14_1_1_U18            |myproject_am_addmul_6s_5s_7s_14_1_1            |       (i0 + i1) * i2       |
    |myproject_am_addmul_8s_6s_14s_23_1_1_U22           |myproject_am_addmul_8s_6s_14s_23_1_1           |       i0 * (i1 + i2)       |
    |myproject_ama_addmulsub_10s_5s_12ns_20_1_1_U15     |myproject_ama_addmulsub_10s_5s_12ns_20_1_1     | i0 - (i1 + i2) * (i1 + i2) |
    |myproject_ama_addmulsub_10s_6s_13s_21s_22_1_1_U19  |myproject_ama_addmulsub_10s_6s_13s_21s_22_1_1  |     i0 - (i1 + i2) * i3    |
    |myproject_mac_muladd_10s_10s_9s_14_1_1_U10         |myproject_mac_muladd_10s_10s_9s_14_1_1         |        i0 * i0 + i1        |
    |myproject_mac_muladd_10s_12ns_18s_18_1_1_U13       |myproject_mac_muladd_10s_12ns_18s_18_1_1       |        i0 * i1 + i2        |
    |myproject_mac_muladd_16s_9s_17s_22_1_1_U23         |myproject_mac_muladd_16s_9s_17s_22_1_1         |        i0 * i1 + i2        |
    |myproject_mac_muladd_18s_10s_18ns_18_1_1_U11       |myproject_mac_muladd_18s_10s_18ns_18_1_1       |        i0 + i1 * i2        |
    |myproject_mac_muladd_18s_7ns_18ns_18_1_1_U8        |myproject_mac_muladd_18s_7ns_18ns_18_1_1       |        i0 + i1 * i2        |
    |myproject_mac_muladd_20s_6s_17s_22_1_1_U26         |myproject_mac_muladd_20s_6s_17s_22_1_1         |        i0 * i1 + i2        |
    |myproject_mac_muladd_23s_6s_21s_25_1_1_U25         |myproject_mac_muladd_23s_6s_21s_25_1_1         |        i0 * i1 + i2        |
    |myproject_mac_muladd_6s_6s_11s_12_1_1_U21          |myproject_mac_muladd_6s_6s_11s_12_1_1          |        i0 + i1 * i1        |
    |myproject_mac_muladd_6s_6s_15s_16_1_1_U20          |myproject_mac_muladd_6s_6s_15s_16_1_1          |        i0 + i1 * i1        |
    |myproject_mac_muladd_6s_6s_7s_12_1_1_U16           |myproject_mac_muladd_6s_6s_7s_12_1_1           |        i0 * i0 + i1        |
    |myproject_mul_mul_12s_8s_20_1_1_U24                |myproject_mul_mul_12s_8s_20_1_1                |           i0 * i1          |
    |myproject_mul_mul_15s_15s_26_1_1_U7                |myproject_mul_mul_15s_15s_26_1_1               |           i0 * i0          |
    |myproject_mul_mul_15s_15s_26_1_1_U9                |myproject_mul_mul_15s_15s_26_1_1               |           i0 * i0          |
    |myproject_mul_mul_20s_12s_30_1_1_U17               |myproject_mul_mul_20s_12s_30_1_1               |           i0 * i1          |
    |myproject_mul_mul_26s_7ns_26_1_1_U12               |myproject_mul_mul_26s_7ns_26_1_1               |           i0 * i1          |
    |myproject_mul_mul_26s_8ns_26_1_1_U14               |myproject_mul_mul_26s_8ns_26_1_1               |           i0 * i1          |
    +---------------------------------------------------+-----------------------------------------------+----------------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_1264_p0                         |     *    |      0|  0|  62|          10|          10|
    |grp_fu_1287_p0                         |     *    |      0|  0|  62|          10|          10|
    |mul_ln1192_7_fu_505_p2                 |     *    |      0|  0|  62|          10|          10|
    |mul_ln700_1_fu_1145_p2                 |     *    |      1|  0|  30|          30|          11|
    |mul_ln700_4_fu_692_p2                  |     *    |      0|  0|  62|          10|           6|
    |add_ln1192_14_fu_672_p2                |     +    |      0|  0|  17|          15|           9|
    |add_ln1192_16_fu_962_p2                |     +    |      0|  0|  17|          22|          22|
    |add_ln1192_17_fu_978_p2                |     +    |      0|  0|  17|          22|          22|
    |add_ln1192_18_fu_996_p2                |     +    |      0|  0|  17|          22|          22|
    |add_ln1192_20_fu_1052_p2               |     +    |      0|  0|  16|           9|           9|
    |add_ln1192_22_fu_1042_p2               |     +    |      0|  0|  15|           8|           6|
    |add_ln1192_27_fu_737_p2                |     +    |      0|  0|  17|          14|          14|
    |add_ln1192_29_fu_764_p2                |     +    |      0|  0|  17|          15|           9|
    |add_ln1192_30_fu_731_p2                |     +    |      0|  0|  17|          14|          10|
    |add_ln1192_4_fu_479_p2                 |     +    |      0|  0|  17|          14|          14|
    |add_ln1192_7_fu_565_p2                 |     +    |      0|  0|  21|          14|           8|
    |add_ln1192_9_fu_511_p2                 |     +    |      0|  0|  21|          14|          14|
    |add_ln1192_fu_883_p2                   |     +    |      0|  0|  17|          11|           6|
    |grp_generic_sincos_10_6_s_fu_305_in_V  |     +    |      0|  0|  17|          10|           5|
    |grp_generic_sincos_10_6_s_fu_315_in_V  |     +    |      0|  0|  17|          10|          10|
    |grp_generic_sincos_10_6_s_fu_325_in_V  |     +    |      0|  0|  17|          10|           5|
    |r_V_20_fu_366_p2                       |     +    |      0|  0|  17|          14|          14|
    |r_V_24_fu_634_p2                       |     +    |      0|  0|  21|          14|          14|
    |r_V_25_fu_652_p2                       |     +    |      0|  0|  21|          14|          14|
    |ret_V_20_fu_1099_p2                    |     +    |      0|  0|  17|          16|          11|
    |ret_V_25_fu_1209_p2                    |     +    |      0|  0|  15|           8|           2|
    |ret_V_30_fu_485_p2                     |     +    |      0|  0|  17|          14|           8|
    |ret_V_32_fu_531_p2                     |     +    |      0|  0|  17|          14|          10|
    |ret_V_34_fu_586_p2                     |     +    |      0|  0|  21|          14|          10|
    |ret_V_36_fu_1002_p2                    |     +    |      0|  0|  17|          22|          17|
    |ret_V_38_fu_1061_p2                    |     +    |      0|  0|  18|          11|          11|
    |ret_V_40_fu_1094_p2                    |     +    |      0|  0|  17|          16|          16|
    |ret_V_8_fu_895_p2                      |     +    |      0|  0|  15|           7|           6|
    |r_V_23_fu_919_p2                       |     -    |      0|  0|  20|           1|          13|
    |r_V_30_fu_710_p2                       |     -    |      0|  0|  20|          13|          13|
    |r_V_31_fu_1108_p2                      |     -    |      0|  0|  15|           1|           7|
    |r_V_33_fu_758_p2                       |     -    |      0|  0|  17|          15|          15|
    |ret_V_27_fu_390_p2                     |     -    |      0|  0|  17|          14|          14|
    |ret_V_29_fu_877_p2                     |     -    |      0|  0|  17|          11|          11|
    |ret_V_31_fu_1161_p2                    |     -    |      0|  0|  37|          30|          30|
    |ret_V_35_fu_666_p2                     |     -    |      0|  0|  17|          15|          15|
    |ret_V_43_fu_1136_p2                    |     -    |      0|  0|  15|           7|           7|
    |sub_ln1192_1_fu_473_p2                 |     -    |      0|  0|  21|          14|          14|
    |sub_ln1192_2_fu_525_p2                 |     -    |      0|  0|  17|          14|          14|
    |sub_ln1192_fu_447_p2                   |     -    |      0|  0|  21|          14|          14|
    |ap_block_pp0_stage0_01001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0       |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                          |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      1|  0|1008|         610|         536|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  160|        320|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  163|        326|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |add_ln1192_20_reg_1624                 |    8|   0|    9|          1|
    |add_ln1192_reg_1609                    |   11|   0|   11|          0|
    |add_ln700_reg_1482                     |   18|   0|   18|          0|
    |ap_CS_fsm                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |    1|   0|    1|          0|
    |mul_ln1118_4_reg_1497                  |   26|   0|   26|          0|
    |mul_ln1118_reg_1477                    |   26|   0|   26|          0|
    |mul_ln700_reg_1604                     |   30|   0|   30|          0|
    |outsin_V_13_reg_1557                   |    6|   0|    6|          0|
    |outsin_V_13_reg_1557_pp0_iter8_reg     |    6|   0|    6|          0|
    |outsin_V_16_reg_1664                   |    6|   0|    6|          0|
    |outsin_V_18_reg_1572                   |    6|   0|    6|          0|
    |outsin_V_18_reg_1572_pp0_iter9_reg     |    6|   0|    6|          0|
    |outsin_V_19_reg_1577                   |    6|   0|    6|          0|
    |outsin_V_20_reg_1582                   |    6|   0|    6|          0|
    |outsin_V_22_reg_1552                   |    6|   0|    6|          0|
    |outsin_V_22_reg_1552_pp0_iter8_reg     |    6|   0|    6|          0|
    |outsin_V_24_reg_1599                   |    6|   0|    6|          0|
    |outsin_V_5_reg_1547                    |    6|   0|    6|          0|
    |outsin_V_6_reg_1587                    |    6|   0|    6|          0|
    |outsin_V_7_reg_1594                    |    6|   0|    6|          0|
    |outsin_V_reg_1542                      |    6|   0|    6|          0|
    |p_Val2_14_reg_1423                     |   10|   0|   10|          0|
    |p_Val2_14_reg_1423_pp0_iter1_reg       |   10|   0|   10|          0|
    |p_Val2_1_reg_1430                      |   10|   0|   10|          0|
    |p_Val2_5_reg_1443                      |   10|   0|   10|          0|
    |p_Val2_6_reg_1449                      |   10|   0|   10|          0|
    |p_Val2_s_reg_1415                      |   10|   0|   10|          0|
    |r_V_19_reg_1659                        |   20|   0|   20|          0|
    |r_V_3_reg_1614                         |   14|   0|   14|          0|
    |r_V_4_reg_1649                         |   23|   0|   23|          0|
    |ret_V_1_reg_1562                       |   20|   0|   20|          0|
    |ret_V_20_reg_1629                      |   16|   0|   16|          0|
    |ret_V_22_reg_1634                      |   12|   0|   12|          0|
    |ret_V_3_reg_1567                       |   12|   0|   12|          0|
    |ret_V_43_reg_1639                      |    7|   0|    7|          0|
    |trunc_ln708_12_reg_1522                |   10|   0|   10|          0|
    |trunc_ln708_13_reg_1502                |   10|   0|   10|          0|
    |trunc_ln708_1_reg_1507                 |   10|   0|   10|          0|
    |trunc_ln708_2_reg_1457                 |   10|   0|   10|          0|
    |trunc_ln708_3_reg_1644                 |   10|   0|   10|          0|
    |trunc_ln708_4_reg_1462                 |   10|   0|   10|          0|
    |trunc_ln708_6_reg_1654                 |   10|   0|   10|          0|
    |trunc_ln708_7_reg_1472                 |   10|   0|   10|          0|
    |trunc_ln708_8_reg_1512                 |   10|   0|   10|          0|
    |trunc_ln708_9_reg_1619                 |   10|   0|   10|          0|
    |trunc_ln708_9_reg_1619_pp0_iter10_reg  |   10|   0|   10|          0|
    |trunc_ln708_s_reg_1517                 |   10|   0|   10|          0|
    |x_V_ap_vld_preg                        |    1|   0|    1|          0|
    |x_V_preg                               |  160|   0|  160|          0|
    |outsin_V_5_reg_1547                    |   64|  32|    6|          0|
    |outsin_V_6_reg_1587                    |   64|  32|    6|          0|
    |p_Val2_1_reg_1430                      |   64|  32|   10|          0|
    |p_Val2_5_reg_1443                      |   64|  32|   10|          0|
    |p_Val2_6_reg_1449                      |   64|  32|   10|          0|
    |p_Val2_s_reg_1415                      |   64|  32|   10|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  | 1064| 192|  733|          1|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  160|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   10|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   10|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   10|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   10|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   10|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

