project:
  title:        "Moore 101 Sequence Detector"
  author:       "nasser hadi"
  description:  "Moore FSM: asserts z when input stream contains 101 (overlap allowed)"
  language:     "Verilog"
  clock_hz:     0
  tiles: "1x1"
  top_module:  "tt_um_nasser_hadi_moore_101"
  source_files:
    - "tt_um_yourname_moore_101.v"

pinout:
  ui[0]: "din"
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  uo[0]: "z"
  uo[1]: "state[0] (dbg)"
  uo[2]: "state[1] (dbg)"
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

yaml_version: 6
