{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 1341, "design__instance__area": 35805.9, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 4, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.01962396316230297, "power__switching__total": 0.009523244574666023, "power__leakage__total": 5.055382530372299e-07, "power__total": 0.029147712513804436, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.2800416366952701, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.27915412438428416, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6980232145420568, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.3000322297753164, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.698023, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.300032, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 4, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.2983217923796288, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.29742850690875156, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.1331884640274963, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.380352204941847, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -149.1428249781092, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.380352204941847, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.526312, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 56, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.380352, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 56, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 4, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.2713281065512153, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.2704442024651615, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.3236564996510014, "timing__setup__ws__corner:nom_ff_n40C_5v50": 5.221094815380453, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.323656, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.221095, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 4, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.26944799931699076, "clock__skew__worst_setup": 0.2686431431125259, "timing__hold__ws": 0.31812237078363653, "timing__setup__ws": -4.519480917430602, "timing__hold__tns": 0, "timing__setup__tns": -158.83526765646013, "timing__hold__wns": 0, "timing__setup__wns": -4.519480917430602, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.318122, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 166, "timing__setup_r2r__ws": -4.519481, "timing__setup_r2r_vio__count": 166, "design__die__bbox": "0.0 0.0 294.525 312.445", "design__core__bbox": "6.72 15.68 287.28 294.0", "design__io": 109, "design__die__area": 92022.9, "design__core__area": 78085.5, "design__instance__count__stdcell": 1994, "design__instance__area__stdcell": 38672.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.495263, "design__instance__utilization__stdcell": 0.495263, "design__rows": 71, "design__rows:GF018hv5v_mcu_sc7": 71, "design__sites": 35571, "design__sites:GF018hv5v_mcu_sc7": 35571, "design__instance__count__class:tie_cell": 1, "design__instance__area__class:tie_cell": 8.7808, "design__instance__count__class:buffer": 46, "design__instance__area__class:buffer": 1181.02, "design__instance__count__class:inverter": 137, "design__instance__area__class:inverter": 1290.78, "design__instance__count__class:sequential_cell": 142, "design__instance__area__class:sequential_cell": 9419.6, "design__instance__count__class:multi_input_combinational_cell": 787, "design__instance__area__class:multi_input_combinational_cell": 17961.1, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 19368050, "design__instance__count__class:timing_repair_buffer": 196, "design__instance__area__class:timing_repair_buffer": 4482.6, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 41987.5, "design__violations": 0, "design__instance__count__class:clock_buffer": 17, "design__instance__area__class:clock_buffer": 1022.96, "design__instance__count__class:clock_inverter": 15, "design__instance__area__class:clock_inverter": 439.04, "design__instance__count__setup_buffer": 78, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 1394, "route__net__special": 2, "route__drc_errors__iter:0": 235, "route__wirelength__iter:0": 46123, "route__drc_errors__iter:1": 27, "route__wirelength__iter:1": 45519, "route__drc_errors__iter:2": 16, "route__wirelength__iter:2": 45506, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 45498, "route__drc_errors": 0, "route__wirelength": 45498, "route__vias": 7974, "route__vias__singlecut": 7974, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 566.2, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 4, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.27734207382339393, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.27653427552783055, "timing__hold__ws__corner:min_tt_025C_5v00": 0.690566956497797, "timing__setup__ws__corner:min_tt_025C_5v00": 2.3549358685202804, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.690567, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.354936, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 4, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.2938831206016432, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.2930701042577165, "timing__hold__ws__corner:min_ss_125C_4v50": 1.1249326233382875, "timing__setup__ws__corner:min_ss_125C_4v50": -4.268918672719455, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -142.5330294134725, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -4.268918672719455, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.518659, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 54, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -4.268919, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 54, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 4, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.26944799931699076, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.2686431431125259, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.31812237078363653, "timing__setup__ws__corner:min_ff_n40C_5v50": 5.256273343133643, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.318122, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.256273, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 4, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.283203440936522, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.2822248903349421, "timing__hold__ws__corner:max_tt_025C_5v00": 0.709874401575895, "timing__setup__ws__corner:max_tt_025C_5v00": 2.2327473835095684, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.709874, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.232747, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 4, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.3035356218953306, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.30255052097772017, "timing__hold__ws__corner:max_ss_125C_4v50": 1.117552748640282, "timing__setup__ws__corner:max_ss_125C_4v50": -4.519480917430602, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -158.83526765646013, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -4.519480917430602, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.535655, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 56, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -4.519481, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 56, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 4, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.27352129668723874, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.2725473535113413, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.3316487178755571, "timing__setup__ws__corner:max_ff_n40C_5v50": 5.159170570118413, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.331649, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.159171, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99827, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99965, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00172744, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00105401, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000337176, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00105401, "design_powergrid__voltage__worst": 0.00105401, "design_powergrid__voltage__worst__net:VDD": 4.99827, "design_powergrid__drop__worst": 0.00172744, "design_powergrid__drop__worst__net:VDD": 0.00172744, "design_powergrid__voltage__worst__net:VSS": 0.00105401, "design_powergrid__drop__worst__net:VSS": 0.00105401, "ir__voltage__worst": 5, "ir__drop__avg": 0.000351, "ir__drop__worst": 0.00173, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}