{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748182433842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748182433847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 25 22:13:53 2025 " "Processing started: Sun May 25 22:13:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748182433847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748182433847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off audio_spectrum_analyzer -c audio_spectrum_analyzer " "Command: quartus_map --read_settings_files=on --write_settings_files=off audio_spectrum_analyzer -c audio_spectrum_analyzer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748182433847 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748182434205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748182434205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_spectrum_analyzer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_spectrum_analyzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_spectrum_analyzer " "Found entity 1: audio_spectrum_analyzer" {  } { { "audio_spectrum_analyzer.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748182439961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748182439961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/adc_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/adc_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_driver " "Found entity 1: adc_driver" {  } { { "output_files/adc_driver.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/output_files/adc_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748182439966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748182439966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/audio_level_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/audio_level_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_level_detector " "Found entity 1: audio_level_detector" {  } { { "output_files/audio_level_detector.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/output_files/audio_level_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748182439969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748182439969 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 dac_test_gen.v(51) " "Verilog HDL Expression warning at dac_test_gen.v(51): truncated literal to match 5 bits" {  } { { "output_files/dac_test_gen.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/output_files/dac_test_gen.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1748182439972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dac_test_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/dac_test_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_test_gen " "Found entity 1: dac_test_gen" {  } { { "output_files/dac_test_gen.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/output_files/dac_test_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748182439973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748182439973 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fft_64point.v(102) " "Verilog HDL information at fft_64point.v(102): always construct contains both blocking and non-blocking assignments" {  } { { "fft_64point.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/fft_64point.v" 102 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748182439975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_64point.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_64point.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft_64point " "Found entity 1: fft_64point" {  } { { "fft_64point.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/fft_64point.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748182439976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748182439976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spectrum_display.v 1 1 " "Found 1 design units, including 1 entities, in source file spectrum_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 spectrum_display " "Found entity 1: spectrum_display" {  } { { "spectrum_display.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/spectrum_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748182439980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748182439980 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg7_driver.v(103) " "Verilog HDL information at seg7_driver.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "seg7_driver.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/seg7_driver.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748182439982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_driver " "Found entity 1: seg7_driver" {  } { { "seg7_driver.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/seg7_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748182439983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748182439983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SCAN_ROW scan_row matrix_keypad.v(20) " "Verilog HDL Declaration information at matrix_keypad.v(20): object \"SCAN_ROW\" differs only in case from object \"scan_row\" in the same scope" {  } { { "matrix_keypad.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/matrix_keypad.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748182439986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_keypad.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_keypad.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_keypad " "Found entity 1: matrix_keypad" {  } { { "matrix_keypad.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/matrix_keypad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748182439987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748182439987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_control.v 1 1 " "Found 1 design units, including 1 entities, in source file mode_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 mode_control " "Found entity 1: mode_control" {  } { { "mode_control.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/mode_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748182439991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748182439991 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd_controller.v(45) " "Verilog HDL information at lcd_controller.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "lcd_controller.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/lcd_controller.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748182439993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/lcd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748182439994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748182439994 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "simple_fft.v(27) " "Verilog HDL information at simple_fft.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "simple_fft.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/simple_fft.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748182439997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_fft.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_fft " "Found entity 1: simple_fft" {  } { { "simple_fft.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/simple_fft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748182439997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748182439997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beeper_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file beeper_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 beeper_ctrl " "Found entity 1: beeper_ctrl" {  } { { "beeper_ctrl.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/beeper_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748182440000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748182440000 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "led_bar_display.v(28) " "Verilog HDL information at led_bar_display.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "led_bar_display.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/led_bar_display.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748182440003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_bar_display.v 1 1 " "Found 1 design units, including 1 entities, in source file led_bar_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_bar_display " "Found entity 1: led_bar_display" {  } { { "led_bar_display.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/led_bar_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748182440004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748182440004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/pll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748182440007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748182440007 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "audio_spectrum_analyzer " "Elaborating entity \"audio_spectrum_analyzer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748182440030 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_24mhz audio_spectrum_analyzer.v(51) " "Verilog HDL or VHDL warning at audio_spectrum_analyzer.v(51): object \"clk_24mhz\" assigned a value but never read" {  } { { "audio_spectrum_analyzer.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748182440030 "|audio_spectrum_analyzer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_50mhz audio_spectrum_analyzer.v(52) " "Verilog HDL or VHDL warning at audio_spectrum_analyzer.v(52): object \"clk_50mhz\" assigned a value but never read" {  } { { "audio_spectrum_analyzer.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748182440030 "|audio_spectrum_analyzer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_locked audio_spectrum_analyzer.v(53) " "Verilog HDL or VHDL warning at audio_spectrum_analyzer.v(53): object \"pll_locked\" assigned a value but never read" {  } { { "audio_spectrum_analyzer.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748182440030 "|audio_spectrum_analyzer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_keypad matrix_keypad:u_keypad " "Elaborating entity \"matrix_keypad\" for hierarchy \"matrix_keypad:u_keypad\"" {  } { { "audio_spectrum_analyzer.v" "u_keypad" { Text "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748182440040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_control mode_control:u_mode " "Elaborating entity \"mode_control\" for hierarchy \"mode_control:u_mode\"" {  } { { "audio_spectrum_analyzer.v" "u_mode" { Text "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748182440051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_fft simple_fft:u_fft " "Elaborating entity \"simple_fft\" for hierarchy \"simple_fft:u_fft\"" {  } { { "audio_spectrum_analyzer.v" "u_fft" { Text "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748182440054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_driver seg7_driver:u_seg7 " "Elaborating entity \"seg7_driver\" for hierarchy \"seg7_driver:u_seg7\"" {  } { { "audio_spectrum_analyzer.v" "u_seg7" { Text "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748182440061 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i seg7_driver.v(59) " "Verilog HDL Always Construct warning at seg7_driver.v(59): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7_driver.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/seg7_driver.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748182440062 "|audio_spectrum_analyzer|seg7_driver:u_seg7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_controller:u_lcd " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_controller:u_lcd\"" {  } { { "audio_spectrum_analyzer.v" "u_lcd" { Text "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748182440063 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_controller.v(114) " "Verilog HDL assignment warning at lcd_controller.v(114): truncated value with size 32 to match size of target (8)" {  } { { "lcd_controller.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/lcd_controller.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748182440065 "|audio_spectrum_analyzer|lcd_controller:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lcd_controller.v(115) " "Verilog HDL assignment warning at lcd_controller.v(115): truncated value with size 32 to match size of target (12)" {  } { { "lcd_controller.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/lcd_controller.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748182440065 "|audio_spectrum_analyzer|lcd_controller:u_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 lcd_controller.v(118) " "Verilog HDL assignment warning at lcd_controller.v(118): truncated value with size 8 to match size of target (3)" {  } { { "lcd_controller.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/lcd_controller.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748182440065 "|audio_spectrum_analyzer|lcd_controller:u_lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_bar_display led_bar_display:u_led " "Elaborating entity \"led_bar_display\" for hierarchy \"led_bar_display:u_led\"" {  } { { "audio_spectrum_analyzer.v" "u_led" { Text "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748182440066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beeper_ctrl beeper_ctrl:u_beep " "Elaborating entity \"beeper_ctrl\" for hierarchy \"beeper_ctrl:u_beep\"" {  } { { "audio_spectrum_analyzer.v" "u_beep" { Text "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748182440069 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_controller:u_lcd\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_controller:u_lcd\|Div0\"" {  } { { "lcd_controller.v" "Div0" { Text "D:/Quartus_Project/audio_spectrum_analyzer/lcd_controller.v" 115 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748182441465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_controller:u_lcd\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_controller:u_lcd\|Mod0\"" {  } { { "lcd_controller.v" "Mod0" { Text "D:/Quartus_Project/audio_spectrum_analyzer/lcd_controller.v" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748182441465 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "simple_fft:u_fft\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"simple_fft:u_fft\|Mult7\"" {  } { { "simple_fft.v" "Mult7" { Text "D:/Quartus_Project/audio_spectrum_analyzer/simple_fft.v" 181 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748182441465 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "simple_fft:u_fft\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"simple_fft:u_fft\|Mult6\"" {  } { { "simple_fft.v" "Mult6" { Text "D:/Quartus_Project/audio_spectrum_analyzer/simple_fft.v" 180 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748182441465 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "simple_fft:u_fft\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"simple_fft:u_fft\|Mult5\"" {  } { { "simple_fft.v" "Mult5" { Text "D:/Quartus_Project/audio_spectrum_analyzer/simple_fft.v" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748182441465 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "simple_fft:u_fft\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"simple_fft:u_fft\|Mult4\"" {  } { { "simple_fft.v" "Mult4" { Text "D:/Quartus_Project/audio_spectrum_analyzer/simple_fft.v" 178 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748182441465 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "simple_fft:u_fft\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"simple_fft:u_fft\|Mult3\"" {  } { { "simple_fft.v" "Mult3" { Text "D:/Quartus_Project/audio_spectrum_analyzer/simple_fft.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748182441465 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "simple_fft:u_fft\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"simple_fft:u_fft\|Mult2\"" {  } { { "simple_fft.v" "Mult2" { Text "D:/Quartus_Project/audio_spectrum_analyzer/simple_fft.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748182441465 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "simple_fft:u_fft\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"simple_fft:u_fft\|Mult1\"" {  } { { "simple_fft.v" "Mult1" { Text "D:/Quartus_Project/audio_spectrum_analyzer/simple_fft.v" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748182441465 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "simple_fft:u_fft\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"simple_fft:u_fft\|Mult0\"" {  } { { "simple_fft.v" "Mult0" { Text "D:/Quartus_Project/audio_spectrum_analyzer/simple_fft.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748182441465 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1748182441465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_controller:u_lcd\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lcd_controller:u_lcd\|lpm_divide:Div0\"" {  } { { "lcd_controller.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/lcd_controller.v" 115 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748182441678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_controller:u_lcd\|lpm_divide:Div0 " "Instantiated megafunction \"lcd_controller:u_lcd\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748182441678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748182441678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748182441678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748182441678 ""}  } { { "lcd_controller.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/lcd_controller.v" 115 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748182441678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ntl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ntl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ntl " "Found entity 1: lpm_divide_ntl" {  } { { "db/lpm_divide_ntl.tdf" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/db/lpm_divide_ntl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748182441740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748182441740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748182441755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748182441755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/db/alt_u_div_she.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748182441775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748182441775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748182441836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748182441836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748182441869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748182441869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_controller:u_lcd\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lcd_controller:u_lcd\|lpm_divide:Mod0\"" {  } { { "lcd_controller.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/lcd_controller.v" 114 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748182441894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_controller:u_lcd\|lpm_divide:Mod0 " "Instantiated megafunction \"lcd_controller:u_lcd\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748182441894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748182441894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748182441894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748182441894 ""}  } { { "lcd_controller.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/lcd_controller.v" 114 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748182441894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qll " "Found entity 1: lpm_divide_qll" {  } { { "db/lpm_divide_qll.tdf" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/db/lpm_divide_qll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748182441924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748182441924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "simple_fft:u_fft\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"simple_fft:u_fft\|lpm_mult:Mult7\"" {  } { { "simple_fft.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/simple_fft.v" 181 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748182442075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "simple_fft:u_fft\|lpm_mult:Mult7 " "Instantiated megafunction \"simple_fft:u_fft\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748182442075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748182442075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748182442075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748182442075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748182442075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748182442075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748182442075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748182442075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748182442075 ""}  } { { "simple_fft.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/simple_fft.v" 181 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748182442075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6ms.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6ms.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6ms " "Found entity 1: mult_6ms" {  } { { "db/mult_6ms.tdf" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/db/mult_6ms.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748182442115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748182442115 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "matrix_keypad.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/matrix_keypad.v" 46 -1 0 } } { "lcd_controller.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/lcd_controller.v" 6 -1 0 } } { "audio_spectrum_analyzer.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v" 70 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1748182442448 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1748182442448 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "adc_cs VCC " "Pin \"adc_cs\" is stuck at VCC" {  } { { "audio_spectrum_analyzer.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748182443063 "|audio_spectrum_analyzer|adc_cs"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_clk GND " "Pin \"adc_clk\" is stuck at GND" {  } { { "audio_spectrum_analyzer.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748182443063 "|audio_spectrum_analyzer|adc_clk"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1748182443063 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748182443157 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748182444155 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.map.smsg " "Generated suppressed messages file D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748182444224 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748182444393 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748182444393 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_dat " "No output dependent on input pin \"adc_dat\"" {  } { { "audio_spectrum_analyzer.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748182444530 "|audio_spectrum_analyzer|adc_dat"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1748182444530 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4719 " "Implemented 4719 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748182444530 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748182444530 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4673 " "Implemented 4673 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748182444530 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1748182444530 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748182444530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748182444549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 25 22:14:04 2025 " "Processing ended: Sun May 25 22:14:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748182444549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748182444549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748182444549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748182444549 ""}
