entity fdo_b_l is
   port (
      ck      : in      bit;
      vdd     : in      bit;
      vss     : in      bit;
      word_in : in      bit_vector(7 downto 0);
      reset   : in      bit;
      error_f : out     bit;
      data    : out     bit_vector(7 downto 0);
      address : out     bit_vector(7 downto 0)
 );
end fdo_b_l;

architecture structural of fdo_b_l is
Component inv_x4
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component on12_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nao22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component an12_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component ao22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na4_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa2a22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component sff1_x4
   port (
      ck  : in      bit;
      i   : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a4_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component inv_x2
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no4_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o4_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component buf_x2
   port (
      i   : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

signal fsm_a_a_cs        : bit_vector( 24 downto 0);
signal fsm_b_b_cs        : bit_vector( 24 downto 0);
signal fsm_c_c_cs        : bit_vector( 24 downto 0);
signal fsm_d_d_cs        : bit_vector( 24 downto 0);
signal fsm_e_e_cs        : bit_vector( 24 downto 0);
signal fsm_f_f_cs        : bit_vector( 24 downto 0);
signal fsm_g_g_cs        : bit_vector( 24 downto 0);
signal fsm_h_h_cs        : bit_vector( 24 downto 0);
signal not_fsm_a_a_cs    : bit_vector( 24 downto 0);
signal not_fsm_b_b_cs    : bit_vector( 23 downto 3);
signal not_fsm_c_c_cs    : bit_vector( 23 downto 13);
signal not_fsm_d_d_cs    : bit_vector( 23 downto 10);
signal not_fsm_e_e_cs    : bit_vector( 23 downto 1);
signal not_fsm_f_f_cs    : bit_vector( 23 downto 1);
signal not_fsm_g_g_cs    : bit_vector( 24 downto 0);
signal not_fsm_h_h_cs    : bit_vector( 23 downto 16);
signal not_word_in       : bit_vector( 7 downto 0);
signal on12_x1_sig       : bit;
signal on12_x1_3_sig     : bit;
signal on12_x1_2_sig     : bit;
signal oa22_x2_sig       : bit;
signal o4_x2_sig         : bit;
signal o4_x2_2_sig       : bit;
signal o3_x2_sig         : bit;
signal o3_x2_4_sig       : bit;
signal o3_x2_3_sig       : bit;
signal o3_x2_2_sig       : bit;
signal o2_x2_sig         : bit;
signal o2_x2_3_sig       : bit;
signal o2_x2_2_sig       : bit;
signal not_reset         : bit;
signal not_aux86         : bit;
signal not_aux8          : bit;
signal not_aux77         : bit;
signal not_aux70         : bit;
signal not_aux60         : bit;
signal not_aux59         : bit;
signal not_aux57         : bit;
signal not_aux56         : bit;
signal not_aux55         : bit;
signal not_aux54         : bit;
signal not_aux53         : bit;
signal not_aux52         : bit;
signal not_aux51         : bit;
signal not_aux50         : bit;
signal not_aux49         : bit;
signal not_aux48         : bit;
signal not_aux46         : bit;
signal not_aux45         : bit;
signal not_aux44         : bit;
signal not_aux43         : bit;
signal not_aux42         : bit;
signal not_aux41         : bit;
signal not_aux40         : bit;
signal not_aux39         : bit;
signal not_aux38         : bit;
signal not_aux37         : bit;
signal not_aux36         : bit;
signal not_aux33         : bit;
signal not_aux32         : bit;
signal not_aux31         : bit;
signal not_aux26         : bit;
signal not_aux25         : bit;
signal not_aux24         : bit;
signal not_aux23         : bit;
signal not_aux20         : bit;
signal not_aux2          : bit;
signal not_aux19         : bit;
signal not_aux18         : bit;
signal not_aux15         : bit;
signal not_aux125        : bit;
signal not_aux12         : bit;
signal not_aux115        : bit;
signal not_aux114        : bit;
signal not_aux100        : bit;
signal not_aux1          : bit;
signal noa2a22_x1_sig    : bit;
signal noa22_x1_sig      : bit;
signal noa22_x1_3_sig    : bit;
signal noa22_x1_2_sig    : bit;
signal no4_x1_sig        : bit;
signal no4_x1_9_sig      : bit;
signal no4_x1_8_sig      : bit;
signal no4_x1_7_sig      : bit;
signal no4_x1_6_sig      : bit;
signal no4_x1_5_sig      : bit;
signal no4_x1_4_sig      : bit;
signal no4_x1_3_sig      : bit;
signal no4_x1_2_sig      : bit;
signal no4_x1_25_sig     : bit;
signal no4_x1_24_sig     : bit;
signal no4_x1_23_sig     : bit;
signal no4_x1_22_sig     : bit;
signal no4_x1_21_sig     : bit;
signal no4_x1_20_sig     : bit;
signal no4_x1_19_sig     : bit;
signal no4_x1_18_sig     : bit;
signal no4_x1_17_sig     : bit;
signal no4_x1_16_sig     : bit;
signal no4_x1_15_sig     : bit;
signal no4_x1_14_sig     : bit;
signal no4_x1_13_sig     : bit;
signal no4_x1_12_sig     : bit;
signal no4_x1_11_sig     : bit;
signal no4_x1_10_sig     : bit;
signal no3_x1_sig        : bit;
signal no3_x1_9_sig      : bit;
signal no3_x1_8_sig      : bit;
signal no3_x1_7_sig      : bit;
signal no3_x1_6_sig      : bit;
signal no3_x1_5_sig      : bit;
signal no3_x1_4_sig      : bit;
signal no3_x1_3_sig      : bit;
signal no3_x1_36_sig     : bit;
signal no3_x1_35_sig     : bit;
signal no3_x1_34_sig     : bit;
signal no3_x1_33_sig     : bit;
signal no3_x1_32_sig     : bit;
signal no3_x1_31_sig     : bit;
signal no3_x1_30_sig     : bit;
signal no3_x1_2_sig      : bit;
signal no3_x1_29_sig     : bit;
signal no3_x1_28_sig     : bit;
signal no3_x1_27_sig     : bit;
signal no3_x1_26_sig     : bit;
signal no3_x1_25_sig     : bit;
signal no3_x1_24_sig     : bit;
signal no3_x1_23_sig     : bit;
signal no3_x1_22_sig     : bit;
signal no3_x1_21_sig     : bit;
signal no3_x1_20_sig     : bit;
signal no3_x1_19_sig     : bit;
signal no3_x1_18_sig     : bit;
signal no3_x1_17_sig     : bit;
signal no3_x1_16_sig     : bit;
signal no3_x1_15_sig     : bit;
signal no3_x1_14_sig     : bit;
signal no3_x1_13_sig     : bit;
signal no3_x1_12_sig     : bit;
signal no3_x1_11_sig     : bit;
signal no3_x1_10_sig     : bit;
signal no2_x1_sig        : bit;
signal no2_x1_9_sig      : bit;
signal no2_x1_99_sig     : bit;
signal no2_x1_98_sig     : bit;
signal no2_x1_97_sig     : bit;
signal no2_x1_96_sig     : bit;
signal no2_x1_95_sig     : bit;
signal no2_x1_94_sig     : bit;
signal no2_x1_93_sig     : bit;
signal no2_x1_92_sig     : bit;
signal no2_x1_91_sig     : bit;
signal no2_x1_90_sig     : bit;
signal no2_x1_8_sig      : bit;
signal no2_x1_89_sig     : bit;
signal no2_x1_88_sig     : bit;
signal no2_x1_87_sig     : bit;
signal no2_x1_86_sig     : bit;
signal no2_x1_85_sig     : bit;
signal no2_x1_84_sig     : bit;
signal no2_x1_83_sig     : bit;
signal no2_x1_82_sig     : bit;
signal no2_x1_81_sig     : bit;
signal no2_x1_80_sig     : bit;
signal no2_x1_7_sig      : bit;
signal no2_x1_79_sig     : bit;
signal no2_x1_78_sig     : bit;
signal no2_x1_77_sig     : bit;
signal no2_x1_76_sig     : bit;
signal no2_x1_75_sig     : bit;
signal no2_x1_74_sig     : bit;
signal no2_x1_73_sig     : bit;
signal no2_x1_72_sig     : bit;
signal no2_x1_71_sig     : bit;
signal no2_x1_70_sig     : bit;
signal no2_x1_6_sig      : bit;
signal no2_x1_69_sig     : bit;
signal no2_x1_68_sig     : bit;
signal no2_x1_67_sig     : bit;
signal no2_x1_66_sig     : bit;
signal no2_x1_65_sig     : bit;
signal no2_x1_64_sig     : bit;
signal no2_x1_63_sig     : bit;
signal no2_x1_62_sig     : bit;
signal no2_x1_61_sig     : bit;
signal no2_x1_60_sig     : bit;
signal no2_x1_5_sig      : bit;
signal no2_x1_59_sig     : bit;
signal no2_x1_58_sig     : bit;
signal no2_x1_57_sig     : bit;
signal no2_x1_56_sig     : bit;
signal no2_x1_55_sig     : bit;
signal no2_x1_54_sig     : bit;
signal no2_x1_53_sig     : bit;
signal no2_x1_52_sig     : bit;
signal no2_x1_51_sig     : bit;
signal no2_x1_50_sig     : bit;
signal no2_x1_4_sig      : bit;
signal no2_x1_49_sig     : bit;
signal no2_x1_48_sig     : bit;
signal no2_x1_47_sig     : bit;
signal no2_x1_46_sig     : bit;
signal no2_x1_45_sig     : bit;
signal no2_x1_44_sig     : bit;
signal no2_x1_43_sig     : bit;
signal no2_x1_42_sig     : bit;
signal no2_x1_41_sig     : bit;
signal no2_x1_40_sig     : bit;
signal no2_x1_3_sig      : bit;
signal no2_x1_39_sig     : bit;
signal no2_x1_38_sig     : bit;
signal no2_x1_37_sig     : bit;
signal no2_x1_36_sig     : bit;
signal no2_x1_35_sig     : bit;
signal no2_x1_34_sig     : bit;
signal no2_x1_33_sig     : bit;
signal no2_x1_32_sig     : bit;
signal no2_x1_31_sig     : bit;
signal no2_x1_30_sig     : bit;
signal no2_x1_2_sig      : bit;
signal no2_x1_29_sig     : bit;
signal no2_x1_28_sig     : bit;
signal no2_x1_27_sig     : bit;
signal no2_x1_26_sig     : bit;
signal no2_x1_25_sig     : bit;
signal no2_x1_24_sig     : bit;
signal no2_x1_23_sig     : bit;
signal no2_x1_22_sig     : bit;
signal no2_x1_21_sig     : bit;
signal no2_x1_20_sig     : bit;
signal no2_x1_204_sig    : bit;
signal no2_x1_203_sig    : bit;
signal no2_x1_202_sig    : bit;
signal no2_x1_201_sig    : bit;
signal no2_x1_200_sig    : bit;
signal no2_x1_19_sig     : bit;
signal no2_x1_199_sig    : bit;
signal no2_x1_198_sig    : bit;
signal no2_x1_197_sig    : bit;
signal no2_x1_196_sig    : bit;
signal no2_x1_195_sig    : bit;
signal no2_x1_194_sig    : bit;
signal no2_x1_193_sig    : bit;
signal no2_x1_192_sig    : bit;
signal no2_x1_191_sig    : bit;
signal no2_x1_190_sig    : bit;
signal no2_x1_18_sig     : bit;
signal no2_x1_189_sig    : bit;
signal no2_x1_188_sig    : bit;
signal no2_x1_187_sig    : bit;
signal no2_x1_186_sig    : bit;
signal no2_x1_185_sig    : bit;
signal no2_x1_184_sig    : bit;
signal no2_x1_183_sig    : bit;
signal no2_x1_182_sig    : bit;
signal no2_x1_181_sig    : bit;
signal no2_x1_180_sig    : bit;
signal no2_x1_17_sig     : bit;
signal no2_x1_179_sig    : bit;
signal no2_x1_178_sig    : bit;
signal no2_x1_177_sig    : bit;
signal no2_x1_176_sig    : bit;
signal no2_x1_175_sig    : bit;
signal no2_x1_174_sig    : bit;
signal no2_x1_173_sig    : bit;
signal no2_x1_172_sig    : bit;
signal no2_x1_171_sig    : bit;
signal no2_x1_170_sig    : bit;
signal no2_x1_16_sig     : bit;
signal no2_x1_169_sig    : bit;
signal no2_x1_168_sig    : bit;
signal no2_x1_167_sig    : bit;
signal no2_x1_166_sig    : bit;
signal no2_x1_165_sig    : bit;
signal no2_x1_164_sig    : bit;
signal no2_x1_163_sig    : bit;
signal no2_x1_162_sig    : bit;
signal no2_x1_161_sig    : bit;
signal no2_x1_160_sig    : bit;
signal no2_x1_15_sig     : bit;
signal no2_x1_159_sig    : bit;
signal no2_x1_158_sig    : bit;
signal no2_x1_157_sig    : bit;
signal no2_x1_156_sig    : bit;
signal no2_x1_155_sig    : bit;
signal no2_x1_154_sig    : bit;
signal no2_x1_153_sig    : bit;
signal no2_x1_152_sig    : bit;
signal no2_x1_151_sig    : bit;
signal no2_x1_150_sig    : bit;
signal no2_x1_14_sig     : bit;
signal no2_x1_149_sig    : bit;
signal no2_x1_148_sig    : bit;
signal no2_x1_147_sig    : bit;
signal no2_x1_146_sig    : bit;
signal no2_x1_145_sig    : bit;
signal no2_x1_144_sig    : bit;
signal no2_x1_143_sig    : bit;
signal no2_x1_142_sig    : bit;
signal no2_x1_141_sig    : bit;
signal no2_x1_140_sig    : bit;
signal no2_x1_13_sig     : bit;
signal no2_x1_139_sig    : bit;
signal no2_x1_138_sig    : bit;
signal no2_x1_137_sig    : bit;
signal no2_x1_136_sig    : bit;
signal no2_x1_135_sig    : bit;
signal no2_x1_134_sig    : bit;
signal no2_x1_133_sig    : bit;
signal no2_x1_132_sig    : bit;
signal no2_x1_131_sig    : bit;
signal no2_x1_130_sig    : bit;
signal no2_x1_12_sig     : bit;
signal no2_x1_129_sig    : bit;
signal no2_x1_128_sig    : bit;
signal no2_x1_127_sig    : bit;
signal no2_x1_126_sig    : bit;
signal no2_x1_125_sig    : bit;
signal no2_x1_124_sig    : bit;
signal no2_x1_123_sig    : bit;
signal no2_x1_122_sig    : bit;
signal no2_x1_121_sig    : bit;
signal no2_x1_120_sig    : bit;
signal no2_x1_11_sig     : bit;
signal no2_x1_119_sig    : bit;
signal no2_x1_118_sig    : bit;
signal no2_x1_117_sig    : bit;
signal no2_x1_116_sig    : bit;
signal no2_x1_115_sig    : bit;
signal no2_x1_114_sig    : bit;
signal no2_x1_113_sig    : bit;
signal no2_x1_112_sig    : bit;
signal no2_x1_111_sig    : bit;
signal no2_x1_110_sig    : bit;
signal no2_x1_10_sig     : bit;
signal no2_x1_109_sig    : bit;
signal no2_x1_108_sig    : bit;
signal no2_x1_107_sig    : bit;
signal no2_x1_106_sig    : bit;
signal no2_x1_105_sig    : bit;
signal no2_x1_104_sig    : bit;
signal no2_x1_103_sig    : bit;
signal no2_x1_102_sig    : bit;
signal no2_x1_101_sig    : bit;
signal no2_x1_100_sig    : bit;
signal nao22_x1_sig      : bit;
signal nao22_x1_7_sig    : bit;
signal nao22_x1_6_sig    : bit;
signal nao22_x1_5_sig    : bit;
signal nao22_x1_4_sig    : bit;
signal nao22_x1_3_sig    : bit;
signal nao22_x1_2_sig    : bit;
signal na4_x1_sig        : bit;
signal na4_x1_9_sig      : bit;
signal na4_x1_8_sig      : bit;
signal na4_x1_7_sig      : bit;
signal na4_x1_6_sig      : bit;
signal na4_x1_5_sig      : bit;
signal na4_x1_4_sig      : bit;
signal na4_x1_3_sig      : bit;
signal na4_x1_2_sig      : bit;
signal na4_x1_11_sig     : bit;
signal na4_x1_10_sig     : bit;
signal na3_x1_sig        : bit;
signal na3_x1_8_sig      : bit;
signal na3_x1_7_sig      : bit;
signal na3_x1_6_sig      : bit;
signal na3_x1_5_sig      : bit;
signal na3_x1_4_sig      : bit;
signal na3_x1_3_sig      : bit;
signal na3_x1_2_sig      : bit;
signal na2_x1_sig        : bit;
signal na2_x1_5_sig      : bit;
signal na2_x1_4_sig      : bit;
signal na2_x1_3_sig      : bit;
signal na2_x1_2_sig      : bit;
signal mbk_buf_not_aux15 : bit;
signal mbk_buf_not_aux12 : bit;
signal mbk_buf_aux8      : bit;
signal mbk_buf_aux18     : bit;
signal inv_x2_sig        : bit;
signal inv_x2_9_sig      : bit;
signal inv_x2_8_sig      : bit;
signal inv_x2_7_sig      : bit;
signal inv_x2_6_sig      : bit;
signal inv_x2_5_sig      : bit;
signal inv_x2_4_sig      : bit;
signal inv_x2_3_sig      : bit;
signal inv_x2_2_sig      : bit;
signal inv_x2_23_sig     : bit;
signal inv_x2_22_sig     : bit;
signal inv_x2_21_sig     : bit;
signal inv_x2_20_sig     : bit;
signal inv_x2_19_sig     : bit;
signal inv_x2_18_sig     : bit;
signal inv_x2_17_sig     : bit;
signal inv_x2_16_sig     : bit;
signal inv_x2_15_sig     : bit;
signal inv_x2_14_sig     : bit;
signal inv_x2_13_sig     : bit;
signal inv_x2_12_sig     : bit;
signal inv_x2_11_sig     : bit;
signal inv_x2_10_sig     : bit;
signal aux94             : bit;
signal aux8              : bit;
signal aux69             : bit;
signal aux3              : bit;
signal aux18             : bit;
signal aux125            : bit;
signal aux124            : bit;
signal aux104            : bit;
signal ao22_x2_sig       : bit;
signal ao22_x2_9_sig     : bit;
signal ao22_x2_8_sig     : bit;
signal ao22_x2_7_sig     : bit;
signal ao22_x2_6_sig     : bit;
signal ao22_x2_5_sig     : bit;
signal ao22_x2_4_sig     : bit;
signal ao22_x2_3_sig     : bit;
signal ao22_x2_2_sig     : bit;
signal ao22_x2_11_sig    : bit;
signal ao22_x2_10_sig    : bit;
signal an12_x1_sig       : bit;
signal an12_x1_5_sig     : bit;
signal an12_x1_4_sig     : bit;
signal an12_x1_3_sig     : bit;
signal an12_x1_2_sig     : bit;
signal a4_x2_sig         : bit;
signal a4_x2_3_sig       : bit;
signal a4_x2_2_sig       : bit;
signal a3_x2_sig         : bit;
signal a3_x2_4_sig       : bit;
signal a3_x2_3_sig       : bit;
signal a3_x2_2_sig       : bit;
signal a2_x2_sig         : bit;
signal a2_x2_9_sig       : bit;
signal a2_x2_8_sig       : bit;
signal a2_x2_7_sig       : bit;
signal a2_x2_6_sig       : bit;
signal a2_x2_5_sig       : bit;
signal a2_x2_4_sig       : bit;
signal a2_x2_3_sig       : bit;
signal a2_x2_2_sig       : bit;
signal a2_x2_10_sig      : bit;

begin

not_fsm_h_h_cs_22_ins : inv_x2
   port map (
      i   => fsm_h_h_cs(22),
      nq  => not_fsm_h_h_cs(22),
      vdd => vdd,
      vss => vss
   );

not_aux56_ins : on12_x1
   port map (
      i0  => fsm_h_h_cs(21),
      i1  => reset,
      q   => not_aux56,
      vdd => vdd,
      vss => vss
   );

not_fsm_h_h_cs_18_ins : inv_x2
   port map (
      i   => fsm_h_h_cs(18),
      nq  => not_fsm_h_h_cs(18),
      vdd => vdd,
      vss => vss
   );

not_aux55_ins : on12_x1
   port map (
      i0  => fsm_h_h_cs(17),
      i1  => reset,
      q   => not_aux55,
      vdd => vdd,
      vss => vss
   );

not_fsm_h_h_cs_20_ins : inv_x2
   port map (
      i   => fsm_h_h_cs(20),
      nq  => not_fsm_h_h_cs(20),
      vdd => vdd,
      vss => vss
   );

not_aux54_ins : on12_x1
   port map (
      i0  => fsm_h_h_cs(19),
      i1  => reset,
      q   => not_aux54,
      vdd => vdd,
      vss => vss
   );

not_aux53_ins : o2_x2
   port map (
      i0  => reset,
      i1  => word_in(7),
      q   => not_aux53,
      vdd => vdd,
      vss => vss
   );

not_fsm_h_h_cs_16_ins : inv_x2
   port map (
      i   => fsm_h_h_cs(16),
      nq  => not_fsm_h_h_cs(16),
      vdd => vdd,
      vss => vss
   );

not_aux52_ins : o2_x2
   port map (
      i0  => reset,
      i1  => not_word_in(7),
      q   => not_aux52,
      vdd => vdd,
      vss => vss
   );

not_aux51_ins : on12_x1
   port map (
      i0  => fsm_h_h_cs(15),
      i1  => reset,
      q   => not_aux51,
      vdd => vdd,
      vss => vss
   );

not_aux50_ins : on12_x1
   port map (
      i0  => fsm_h_h_cs(14),
      i1  => reset,
      q   => not_aux50,
      vdd => vdd,
      vss => vss
   );

not_aux49_ins : on12_x1
   port map (
      i0  => fsm_h_h_cs(13),
      i1  => reset,
      q   => not_aux49,
      vdd => vdd,
      vss => vss
   );

not_fsm_h_h_cs_23_ins : inv_x2
   port map (
      i   => fsm_h_h_cs(23),
      nq  => not_fsm_h_h_cs(23),
      vdd => vdd,
      vss => vss
   );

no2_x1_ins : no2_x1
   port map (
      i0  => not_aux23,
      i1  => not_word_in(7),
      nq  => no2_x1_sig,
      vdd => vdd,
      vss => vss
   );

not_aux48_ins : on12_x1
   port map (
      i0  => no2_x1_sig,
      i1  => not_fsm_g_g_cs(23),
      q   => not_aux48,
      vdd => vdd,
      vss => vss
   );

not_fsm_g_g_cs_22_ins : inv_x2
   port map (
      i   => fsm_g_g_cs(22),
      nq  => not_fsm_g_g_cs(22),
      vdd => vdd,
      vss => vss
   );

not_fsm_g_g_cs_21_ins : inv_x2
   port map (
      i   => fsm_g_g_cs(21),
      nq  => not_fsm_g_g_cs(21),
      vdd => vdd,
      vss => vss
   );

not_fsm_g_g_cs_18_ins : inv_x2
   port map (
      i   => fsm_g_g_cs(18),
      nq  => not_fsm_g_g_cs(18),
      vdd => vdd,
      vss => vss
   );

not_fsm_g_g_cs_17_ins : inv_x2
   port map (
      i   => fsm_g_g_cs(17),
      nq  => not_fsm_g_g_cs(17),
      vdd => vdd,
      vss => vss
   );

not_aux115_ins : on12_x1
   port map (
      i0  => fsm_g_g_cs(20),
      i1  => reset,
      q   => not_aux115,
      vdd => vdd,
      vss => vss
   );

not_fsm_g_g_cs_19_ins : inv_x2
   port map (
      i   => fsm_g_g_cs(19),
      nq  => not_fsm_g_g_cs(19),
      vdd => vdd,
      vss => vss
   );

not_fsm_g_g_cs_16_ins : inv_x2
   port map (
      i   => fsm_g_g_cs(16),
      nq  => not_fsm_g_g_cs(16),
      vdd => vdd,
      vss => vss
   );

not_fsm_g_g_cs_15_ins : inv_x2
   port map (
      i   => fsm_g_g_cs(15),
      nq  => not_fsm_g_g_cs(15),
      vdd => vdd,
      vss => vss
   );

not_fsm_g_g_cs_14_ins : inv_x2
   port map (
      i   => fsm_g_g_cs(14),
      nq  => not_fsm_g_g_cs(14),
      vdd => vdd,
      vss => vss
   );

not_aux46_ins : o2_x2
   port map (
      i0  => reset,
      i1  => word_in(6),
      q   => not_aux46,
      vdd => vdd,
      vss => vss
   );

not_fsm_g_g_cs_13_ins : inv_x2
   port map (
      i   => fsm_g_g_cs(13),
      nq  => not_fsm_g_g_cs(13),
      vdd => vdd,
      vss => vss
   );

not_aux45_ins : o2_x2
   port map (
      i0  => reset,
      i1  => not_word_in(6),
      q   => not_aux45,
      vdd => vdd,
      vss => vss
   );

no3_x1_ins : no3_x1
   port map (
      i0  => fsm_g_g_cs(11),
      i1  => fsm_g_g_cs(7),
      i2  => fsm_g_g_cs(10),
      nq  => no3_x1_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_2_ins : no3_x1
   port map (
      i0  => fsm_g_g_cs(4),
      i1  => fsm_g_g_cs(9),
      i2  => fsm_g_g_cs(5),
      nq  => no3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_2_ins : no2_x1
   port map (
      i0  => fsm_g_g_cs(3),
      i1  => fsm_g_g_cs(1),
      nq  => no2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_ins : no4_x1
   port map (
      i0  => fsm_g_g_cs(12),
      i1  => fsm_g_g_cs(6),
      i2  => fsm_g_g_cs(2),
      i3  => fsm_g_g_cs(8),
      nq  => no4_x1_sig,
      vdd => vdd,
      vss => vss
   );

not_aux114_ins : a4_x2
   port map (
      i0  => no4_x1_sig,
      i1  => no2_x1_2_sig,
      i2  => no3_x1_2_sig,
      i3  => no3_x1_sig,
      q   => not_aux114,
      vdd => vdd,
      vss => vss
   );

not_fsm_g_g_cs_23_ins : inv_x2
   port map (
      i   => fsm_g_g_cs(23),
      nq  => not_fsm_g_g_cs(23),
      vdd => vdd,
      vss => vss
   );

not_aux44_ins : a2_x2
   port map (
      i0  => not_fsm_g_g_cs(0),
      i1  => not_fsm_g_g_cs(24),
      q   => not_aux44,
      vdd => vdd,
      vss => vss
   );

not_fsm_g_g_cs_0_ins : inv_x2
   port map (
      i   => fsm_g_g_cs(0),
      nq  => not_fsm_g_g_cs(0),
      vdd => vdd,
      vss => vss
   );

not_fsm_g_g_cs_24_ins : inv_x2
   port map (
      i   => fsm_g_g_cs(24),
      nq  => not_fsm_g_g_cs(24),
      vdd => vdd,
      vss => vss
   );

not_fsm_f_f_cs_22_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(22),
      nq  => not_fsm_f_f_cs(22),
      vdd => vdd,
      vss => vss
   );

not_fsm_f_f_cs_21_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(21),
      nq  => not_fsm_f_f_cs(21),
      vdd => vdd,
      vss => vss
   );

not_fsm_f_f_cs_18_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(18),
      nq  => not_fsm_f_f_cs(18),
      vdd => vdd,
      vss => vss
   );

not_fsm_f_f_cs_17_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(17),
      nq  => not_fsm_f_f_cs(17),
      vdd => vdd,
      vss => vss
   );

not_fsm_f_f_cs_20_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(20),
      nq  => not_fsm_f_f_cs(20),
      vdd => vdd,
      vss => vss
   );

not_fsm_f_f_cs_19_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(19),
      nq  => not_fsm_f_f_cs(19),
      vdd => vdd,
      vss => vss
   );

not_fsm_f_f_cs_16_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(16),
      nq  => not_fsm_f_f_cs(16),
      vdd => vdd,
      vss => vss
   );

not_fsm_f_f_cs_15_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(15),
      nq  => not_fsm_f_f_cs(15),
      vdd => vdd,
      vss => vss
   );

not_fsm_f_f_cs_14_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(14),
      nq  => not_fsm_f_f_cs(14),
      vdd => vdd,
      vss => vss
   );

not_aux43_ins : o2_x2
   port map (
      i0  => reset,
      i1  => word_in(5),
      q   => not_aux43,
      vdd => vdd,
      vss => vss
   );

not_fsm_f_f_cs_13_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(13),
      nq  => not_fsm_f_f_cs(13),
      vdd => vdd,
      vss => vss
   );

not_aux42_ins : on12_x1
   port map (
      i0  => word_in(5),
      i1  => reset,
      q   => not_aux42,
      vdd => vdd,
      vss => vss
   );

not_fsm_f_f_cs_11_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(11),
      nq  => not_fsm_f_f_cs(11),
      vdd => vdd,
      vss => vss
   );

not_fsm_f_f_cs_1_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(1),
      nq  => not_fsm_f_f_cs(1),
      vdd => vdd,
      vss => vss
   );

not_aux60_ins : no2_x1
   port map (
      i0  => fsm_f_f_cs(5),
      i1  => fsm_f_f_cs(3),
      nq  => not_aux60,
      vdd => vdd,
      vss => vss
   );

not_fsm_f_f_cs_7_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(7),
      nq  => not_fsm_f_f_cs(7),
      vdd => vdd,
      vss => vss
   );

not_fsm_f_f_cs_23_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(23),
      nq  => not_fsm_f_f_cs(23),
      vdd => vdd,
      vss => vss
   );

not_aux2_ins : a2_x2
   port map (
      i0  => not_fsm_e_e_cs(3),
      i1  => not_fsm_e_e_cs(9),
      q   => not_aux2,
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_22_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(22),
      nq  => not_fsm_e_e_cs(22),
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_21_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(21),
      nq  => not_fsm_e_e_cs(21),
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_18_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(18),
      nq  => not_fsm_e_e_cs(18),
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_17_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(17),
      nq  => not_fsm_e_e_cs(17),
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_20_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(20),
      nq  => not_fsm_e_e_cs(20),
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_19_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(19),
      nq  => not_fsm_e_e_cs(19),
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_16_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(16),
      nq  => not_fsm_e_e_cs(16),
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_15_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(15),
      nq  => not_fsm_e_e_cs(15),
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_14_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(14),
      nq  => not_fsm_e_e_cs(14),
      vdd => vdd,
      vss => vss
   );

not_aux41_ins : o2_x2
   port map (
      i0  => reset,
      i1  => word_in(4),
      q   => not_aux41,
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_13_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(13),
      nq  => not_fsm_e_e_cs(13),
      vdd => vdd,
      vss => vss
   );

not_aux40_ins : o2_x2
   port map (
      i0  => reset,
      i1  => not_word_in(4),
      q   => not_aux40,
      vdd => vdd,
      vss => vss
   );

no3_x1_3_ins : no3_x1
   port map (
      i0  => fsm_e_e_cs(7),
      i1  => fsm_e_e_cs(11),
      i2  => fsm_e_e_cs(6),
      nq  => no3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_3_ins : no2_x1
   port map (
      i0  => fsm_e_e_cs(4),
      i1  => fsm_e_e_cs(10),
      nq  => no2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_4_ins : no2_x1
   port map (
      i0  => fsm_e_e_cs(5),
      i1  => fsm_e_e_cs(2),
      nq  => no2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

not_aux100_ins : a3_x2
   port map (
      i0  => no2_x1_4_sig,
      i1  => no2_x1_3_sig,
      i2  => no3_x1_3_sig,
      q   => not_aux100,
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_1_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(1),
      nq  => not_fsm_e_e_cs(1),
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_12_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(12),
      nq  => not_fsm_e_e_cs(12),
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_8_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(8),
      nq  => not_fsm_e_e_cs(8),
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_3_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(3),
      nq  => not_fsm_e_e_cs(3),
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_9_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(9),
      nq  => not_fsm_e_e_cs(9),
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_23_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(23),
      nq  => not_fsm_e_e_cs(23),
      vdd => vdd,
      vss => vss
   );

not_fsm_d_d_cs_22_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(22),
      nq  => not_fsm_d_d_cs(22),
      vdd => vdd,
      vss => vss
   );

not_fsm_d_d_cs_21_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(21),
      nq  => not_fsm_d_d_cs(21),
      vdd => vdd,
      vss => vss
   );

not_fsm_d_d_cs_18_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(18),
      nq  => not_fsm_d_d_cs(18),
      vdd => vdd,
      vss => vss
   );

not_fsm_d_d_cs_17_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(17),
      nq  => not_fsm_d_d_cs(17),
      vdd => vdd,
      vss => vss
   );

not_fsm_d_d_cs_20_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(20),
      nq  => not_fsm_d_d_cs(20),
      vdd => vdd,
      vss => vss
   );

not_fsm_d_d_cs_19_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(19),
      nq  => not_fsm_d_d_cs(19),
      vdd => vdd,
      vss => vss
   );

not_fsm_d_d_cs_16_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(16),
      nq  => not_fsm_d_d_cs(16),
      vdd => vdd,
      vss => vss
   );

not_fsm_d_d_cs_15_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(15),
      nq  => not_fsm_d_d_cs(15),
      vdd => vdd,
      vss => vss
   );

not_fsm_d_d_cs_14_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(14),
      nq  => not_fsm_d_d_cs(14),
      vdd => vdd,
      vss => vss
   );

not_aux39_ins : o2_x2
   port map (
      i0  => reset,
      i1  => word_in(3),
      q   => not_aux39,
      vdd => vdd,
      vss => vss
   );

not_fsm_d_d_cs_13_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(13),
      nq  => not_fsm_d_d_cs(13),
      vdd => vdd,
      vss => vss
   );

not_aux38_ins : o2_x2
   port map (
      i0  => reset,
      i1  => not_word_in(3),
      q   => not_aux38,
      vdd => vdd,
      vss => vss
   );

not_aux57_ins : no2_x1
   port map (
      i0  => fsm_d_d_cs(4),
      i1  => fsm_d_d_cs(3),
      nq  => not_aux57,
      vdd => vdd,
      vss => vss
   );

not_fsm_d_d_cs_11_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(11),
      nq  => not_fsm_d_d_cs(11),
      vdd => vdd,
      vss => vss
   );

not_fsm_d_d_cs_10_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(10),
      nq  => not_fsm_d_d_cs(10),
      vdd => vdd,
      vss => vss
   );

not_fsm_d_d_cs_23_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(23),
      nq  => not_fsm_d_d_cs(23),
      vdd => vdd,
      vss => vss
   );

not_fsm_c_c_cs_22_ins : inv_x2
   port map (
      i   => fsm_c_c_cs(22),
      nq  => not_fsm_c_c_cs(22),
      vdd => vdd,
      vss => vss
   );

not_fsm_c_c_cs_21_ins : inv_x2
   port map (
      i   => fsm_c_c_cs(21),
      nq  => not_fsm_c_c_cs(21),
      vdd => vdd,
      vss => vss
   );

not_fsm_c_c_cs_18_ins : inv_x2
   port map (
      i   => fsm_c_c_cs(18),
      nq  => not_fsm_c_c_cs(18),
      vdd => vdd,
      vss => vss
   );

not_fsm_c_c_cs_17_ins : inv_x2
   port map (
      i   => fsm_c_c_cs(17),
      nq  => not_fsm_c_c_cs(17),
      vdd => vdd,
      vss => vss
   );

not_fsm_c_c_cs_20_ins : inv_x2
   port map (
      i   => fsm_c_c_cs(20),
      nq  => not_fsm_c_c_cs(20),
      vdd => vdd,
      vss => vss
   );

not_fsm_c_c_cs_19_ins : inv_x2
   port map (
      i   => fsm_c_c_cs(19),
      nq  => not_fsm_c_c_cs(19),
      vdd => vdd,
      vss => vss
   );

not_fsm_c_c_cs_16_ins : inv_x2
   port map (
      i   => fsm_c_c_cs(16),
      nq  => not_fsm_c_c_cs(16),
      vdd => vdd,
      vss => vss
   );

not_fsm_c_c_cs_15_ins : inv_x2
   port map (
      i   => fsm_c_c_cs(15),
      nq  => not_fsm_c_c_cs(15),
      vdd => vdd,
      vss => vss
   );

not_fsm_c_c_cs_14_ins : inv_x2
   port map (
      i   => fsm_c_c_cs(14),
      nq  => not_fsm_c_c_cs(14),
      vdd => vdd,
      vss => vss
   );

not_aux37_ins : o2_x2
   port map (
      i0  => reset,
      i1  => word_in(2),
      q   => not_aux37,
      vdd => vdd,
      vss => vss
   );

not_fsm_c_c_cs_13_ins : inv_x2
   port map (
      i   => fsm_c_c_cs(13),
      nq  => not_fsm_c_c_cs(13),
      vdd => vdd,
      vss => vss
   );

not_aux36_ins : on12_x1
   port map (
      i0  => word_in(2),
      i1  => reset,
      q   => not_aux36,
      vdd => vdd,
      vss => vss
   );

no3_x1_4_ins : no3_x1
   port map (
      i0  => fsm_c_c_cs(11),
      i1  => fsm_c_c_cs(10),
      i2  => fsm_c_c_cs(7),
      nq  => no3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_5_ins : no3_x1
   port map (
      i0  => fsm_c_c_cs(2),
      i1  => fsm_c_c_cs(9),
      i2  => fsm_c_c_cs(5),
      nq  => no3_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_5_ins : no2_x1
   port map (
      i0  => fsm_c_c_cs(3),
      i1  => fsm_c_c_cs(1),
      nq  => no2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_2_ins : no4_x1
   port map (
      i0  => fsm_c_c_cs(8),
      i1  => fsm_c_c_cs(6),
      i2  => fsm_c_c_cs(4),
      i3  => fsm_c_c_cs(12),
      nq  => no4_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux86_ins : a4_x2
   port map (
      i0  => no4_x1_2_sig,
      i1  => no2_x1_5_sig,
      i2  => no3_x1_5_sig,
      i3  => no3_x1_4_sig,
      q   => not_aux86,
      vdd => vdd,
      vss => vss
   );

not_fsm_c_c_cs_23_ins : inv_x2
   port map (
      i   => fsm_c_c_cs(23),
      nq  => not_fsm_c_c_cs(23),
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_22_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(22),
      nq  => not_fsm_b_b_cs(22),
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_21_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(21),
      nq  => not_fsm_b_b_cs(21),
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_18_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(18),
      nq  => not_fsm_b_b_cs(18),
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_17_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(17),
      nq  => not_fsm_b_b_cs(17),
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_20_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(20),
      nq  => not_fsm_b_b_cs(20),
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_19_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(19),
      nq  => not_fsm_b_b_cs(19),
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_16_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(16),
      nq  => not_fsm_b_b_cs(16),
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_15_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(15),
      nq  => not_fsm_b_b_cs(15),
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_14_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(14),
      nq  => not_fsm_b_b_cs(14),
      vdd => vdd,
      vss => vss
   );

not_aux33_ins : o2_x2
   port map (
      i0  => reset,
      i1  => word_in(1),
      q   => not_aux33,
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_13_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(13),
      nq  => not_fsm_b_b_cs(13),
      vdd => vdd,
      vss => vss
   );

not_aux32_ins : on12_x1
   port map (
      i0  => word_in(1),
      i1  => reset,
      q   => not_aux32,
      vdd => vdd,
      vss => vss
   );

inv_x2_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(12),
      nq  => inv_x2_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_2_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(8),
      nq  => inv_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_ins : na4_x1
   port map (
      i0  => inv_x2_2_sig,
      i1  => not_aux59,
      i2  => not_fsm_b_b_cs(7),
      i3  => inv_x2_sig,
      nq  => na4_x1_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_ins : o3_x2
   port map (
      i0  => fsm_b_b_cs(10),
      i1  => fsm_b_b_cs(4),
      i2  => fsm_b_b_cs(2),
      q   => o3_x2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux77_ins : no3_x1
   port map (
      i0  => o3_x2_sig,
      i1  => na4_x1_sig,
      i2  => fsm_b_b_cs(1),
      nq  => not_aux77,
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_7_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(7),
      nq  => not_fsm_b_b_cs(7),
      vdd => vdd,
      vss => vss
   );

not_aux59_ins : no3_x1
   port map (
      i0  => fsm_b_b_cs(11),
      i1  => fsm_b_b_cs(9),
      i2  => fsm_b_b_cs(5),
      nq  => not_aux59,
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_6_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(6),
      nq  => not_fsm_b_b_cs(6),
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_3_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(3),
      nq  => not_fsm_b_b_cs(3),
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_23_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(23),
      nq  => not_fsm_b_b_cs(23),
      vdd => vdd,
      vss => vss
   );

not_aux1_ins : a2_x2
   port map (
      i0  => not_fsm_a_a_cs(11),
      i1  => not_fsm_a_a_cs(1),
      q   => not_aux1,
      vdd => vdd,
      vss => vss
   );

na3_x1_ins : na3_x1
   port map (
      i0  => not_word_in(0),
      i1  => not_reset,
      i2  => not_word_in(7),
      nq  => na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

not_aux31_ins : o4_x2
   port map (
      i0  => not_word_in(4),
      i1  => not_word_in(3),
      i2  => na3_x1_sig,
      i3  => mbk_buf_aux8,
      q   => not_aux31,
      vdd => vdd,
      vss => vss
   );

not_aux26_ins : o2_x2
   port map (
      i0  => word_in(0),
      i1  => not_aux24,
      q   => not_aux26,
      vdd => vdd,
      vss => vss
   );

not_aux25_ins : o2_x2
   port map (
      i0  => not_word_in(0),
      i1  => not_aux24,
      q   => not_aux25,
      vdd => vdd,
      vss => vss
   );

not_aux24_ins : o2_x2
   port map (
      i0  => not_aux23,
      i1  => not_word_in(7),
      q   => not_aux24,
      vdd => vdd,
      vss => vss
   );

not_aux23_ins : o4_x2
   port map (
      i0  => word_in(3),
      i1  => reset,
      i2  => word_in(4),
      i3  => mbk_buf_not_aux15,
      q   => not_aux23,
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_22_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(22),
      nq  => not_fsm_a_a_cs(22),
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_21_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(21),
      nq  => not_fsm_a_a_cs(21),
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_18_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(18),
      nq  => not_fsm_a_a_cs(18),
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_17_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(17),
      nq  => not_fsm_a_a_cs(17),
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_20_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(20),
      nq  => not_fsm_a_a_cs(20),
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_19_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(19),
      nq  => not_fsm_a_a_cs(19),
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_16_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(16),
      nq  => not_fsm_a_a_cs(16),
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_15_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(15),
      nq  => not_fsm_a_a_cs(15),
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_14_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(14),
      nq  => not_fsm_a_a_cs(14),
      vdd => vdd,
      vss => vss
   );

not_aux20_ins : o2_x2
   port map (
      i0  => word_in(0),
      i1  => reset,
      q   => not_aux20,
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_13_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(13),
      nq  => not_fsm_a_a_cs(13),
      vdd => vdd,
      vss => vss
   );

not_aux19_ins : o2_x2
   port map (
      i0  => reset,
      i1  => not_word_in(0),
      q   => not_aux19,
      vdd => vdd,
      vss => vss
   );

not_aux70_ins : a2_x2
   port map (
      i0  => not_fsm_a_a_cs(24),
      i1  => not_fsm_a_a_cs(0),
      q   => not_aux70,
      vdd => vdd,
      vss => vss
   );

not_aux125_ins : inv_x2
   port map (
      i   => aux125,
      nq  => not_aux125,
      vdd => vdd,
      vss => vss
   );

no4_x1_3_ins : no4_x1
   port map (
      i0  => not_word_in(3),
      i1  => word_in(0),
      i2  => not_word_in(4),
      i3  => word_in(7),
      nq  => no4_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

not_aux12_ins : a2_x2
   port map (
      i0  => no4_x1_3_sig,
      i1  => not_aux8,
      q   => not_aux12,
      vdd => vdd,
      vss => vss
   );

not_aux8_ins : inv_x2
   port map (
      i   => aux8,
      nq  => not_aux8,
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_0_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(0),
      nq  => not_fsm_a_a_cs(0),
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_11_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(11),
      nq  => not_fsm_a_a_cs(11),
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_24_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(24),
      nq  => not_fsm_a_a_cs(24),
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_1_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(1),
      nq  => not_fsm_a_a_cs(1),
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_23_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(23),
      nq  => not_fsm_a_a_cs(23),
      vdd => vdd,
      vss => vss
   );

not_aux18_ins : inv_x4
   port map (
      i   => aux18,
      nq  => not_aux18,
      vdd => vdd,
      vss => vss
   );

not_aux15_ins : o4_x2
   port map (
      i0  => word_in(5),
      i1  => word_in(1),
      i2  => word_in(2),
      i3  => word_in(6),
      q   => not_aux15,
      vdd => vdd,
      vss => vss
   );

not_word_in_7_ins : inv_x2
   port map (
      i   => word_in(7),
      nq  => not_word_in(7),
      vdd => vdd,
      vss => vss
   );

not_word_in_6_ins : inv_x2
   port map (
      i   => word_in(6),
      nq  => not_word_in(6),
      vdd => vdd,
      vss => vss
   );

not_word_in_4_ins : inv_x2
   port map (
      i   => word_in(4),
      nq  => not_word_in(4),
      vdd => vdd,
      vss => vss
   );

not_word_in_3_ins : inv_x2
   port map (
      i   => word_in(3),
      nq  => not_word_in(3),
      vdd => vdd,
      vss => vss
   );

not_word_in_0_ins : inv_x2
   port map (
      i   => word_in(0),
      nq  => not_word_in(0),
      vdd => vdd,
      vss => vss
   );

not_reset_ins : inv_x2
   port map (
      i   => reset,
      nq  => not_reset,
      vdd => vdd,
      vss => vss
   );

aux125_ins : a4_x2
   port map (
      i0  => aux3,
      i1  => word_in(0),
      i2  => not_aux8,
      i3  => word_in(7),
      q   => aux125,
      vdd => vdd,
      vss => vss
   );

no4_x1_4_ins : no4_x1
   port map (
      i0  => fsm_h_h_cs(12),
      i1  => fsm_h_h_cs(6),
      i2  => fsm_h_h_cs(2),
      i3  => fsm_h_h_cs(8),
      nq  => no4_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_6_ins : no3_x1
   port map (
      i0  => fsm_h_h_cs(3),
      i1  => fsm_h_h_cs(9),
      i2  => fsm_h_h_cs(1),
      nq  => no3_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_7_ins : no3_x1
   port map (
      i0  => fsm_h_h_cs(10),
      i1  => fsm_h_h_cs(4),
      i2  => fsm_h_h_cs(5),
      nq  => no3_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

aux124_ins : na3_x1
   port map (
      i0  => no3_x1_7_sig,
      i1  => no3_x1_6_sig,
      i2  => no4_x1_4_sig,
      nq  => aux124,
      vdd => vdd,
      vss => vss
   );

inv_x2_3_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(9),
      nq  => inv_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_4_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(4),
      nq  => inv_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_2_ins : na4_x1
   port map (
      i0  => inv_x2_4_sig,
      i1  => not_aux60,
      i2  => not_fsm_f_f_cs(11),
      i3  => inv_x2_3_sig,
      nq  => na4_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

aux104_ins : on12_x1
   port map (
      i0  => not_fsm_f_f_cs(1),
      i1  => na4_x1_2_sig,
      q   => aux104,
      vdd => vdd,
      vss => vss
   );

inv_x2_5_ins : inv_x2
   port map (
      i   => not_aux57,
      nq  => inv_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_5_ins : no4_x1
   port map (
      i0  => fsm_d_d_cs(6),
      i1  => fsm_d_d_cs(8),
      i2  => fsm_d_d_cs(12),
      i3  => inv_x2_5_sig,
      nq  => no4_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_8_ins : no3_x1
   port map (
      i0  => fsm_d_d_cs(7),
      i1  => fsm_d_d_cs(2),
      i2  => fsm_d_d_cs(5),
      nq  => no3_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_6_ins : no2_x1
   port map (
      i0  => fsm_d_d_cs(1),
      i1  => fsm_d_d_cs(9),
      nq  => no2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

aux94_ins : na3_x1
   port map (
      i0  => no2_x1_6_sig,
      i1  => no3_x1_8_sig,
      i2  => no4_x1_5_sig,
      nq  => aux94,
      vdd => vdd,
      vss => vss
   );

no4_x1_6_ins : no4_x1
   port map (
      i0  => fsm_a_a_cs(6),
      i1  => fsm_a_a_cs(12),
      i2  => fsm_a_a_cs(4),
      i3  => fsm_a_a_cs(8),
      nq  => no4_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_9_ins : no3_x1
   port map (
      i0  => fsm_a_a_cs(9),
      i1  => fsm_a_a_cs(3),
      i2  => fsm_a_a_cs(5),
      nq  => no3_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_10_ins : no3_x1
   port map (
      i0  => fsm_a_a_cs(7),
      i1  => fsm_a_a_cs(2),
      i2  => fsm_a_a_cs(10),
      nq  => no3_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

aux69_ins : na3_x1
   port map (
      i0  => no3_x1_10_sig,
      i1  => no3_x1_9_sig,
      i2  => no4_x1_6_sig,
      nq  => aux69,
      vdd => vdd,
      vss => vss
   );

aux18_ins : o4_x2
   port map (
      i0  => word_in(3),
      i1  => not_word_in(7),
      i2  => word_in(4),
      i3  => not_aux15,
      q   => aux18,
      vdd => vdd,
      vss => vss
   );

aux8_ins : na4_x1
   port map (
      i0  => word_in(5),
      i1  => word_in(1),
      i2  => word_in(2),
      i3  => word_in(6),
      nq  => aux8,
      vdd => vdd,
      vss => vss
   );

aux3_ins : no2_x1
   port map (
      i0  => word_in(3),
      i1  => word_in(4),
      nq  => aux3,
      vdd => vdd,
      vss => vss
   );

na3_x1_2_ins : na3_x1
   port map (
      i0  => not_aux70,
      i1  => not_fsm_a_a_cs(23),
      i2  => aux125,
      nq  => na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_ins : a2_x2
   port map (
      i0  => na3_x1_2_sig,
      i1  => not_reset,
      q   => a2_x2_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_3_ins : na4_x1
   port map (
      i0  => mbk_buf_not_aux12,
      i1  => not_fsm_a_a_cs(11),
      i2  => not_fsm_a_a_cs(1),
      i3  => not_fsm_a_a_cs(23),
      nq  => na4_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_ins : o2_x2
   port map (
      i1  => not_aux18,
      i0  => not_fsm_a_a_cs(23),
      q   => o2_x2_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_3_ins : a2_x2
   port map (
      i0  => not_fsm_a_a_cs(11),
      i1  => not_fsm_a_a_cs(1),
      q   => a2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_4_ins : a2_x2
   port map (
      i0  => not_fsm_a_a_cs(24),
      i1  => not_fsm_a_a_cs(0),
      q   => a2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_3_ins : na3_x1
   port map (
      i0  => a2_x2_4_sig,
      i1  => a2_x2_3_sig,
      i2  => o2_x2_sig,
      nq  => na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_2_ins : a2_x2
   port map (
      i0  => na3_x1_3_sig,
      i1  => na4_x1_3_sig,
      q   => a2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_ins : ao22_x2
   port map (
      i0  => a2_x2_2_sig,
      i1  => aux69,
      i2  => a2_x2_sig,
      q   => ao22_x2_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_sig,
      q   => fsm_a_a_cs(0),
      vdd => vdd,
      vss => vss
   );

no2_x1_7_ins : no2_x1
   port map (
      i0  => not_aux19,
      i1  => not_fsm_a_a_cs(13),
      nq  => no2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_7_sig,
      q   => fsm_a_a_cs(1),
      vdd => vdd,
      vss => vss
   );

no2_x1_8_ins : no2_x1
   port map (
      i0  => not_aux20,
      i1  => not_fsm_a_a_cs(13),
      nq  => no2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_8_sig,
      q   => fsm_a_a_cs(2),
      vdd => vdd,
      vss => vss
   );

no2_x1_9_ins : no2_x1
   port map (
      i0  => not_aux19,
      i1  => not_fsm_a_a_cs(14),
      nq  => no2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_9_sig,
      q   => fsm_a_a_cs(3),
      vdd => vdd,
      vss => vss
   );

no2_x1_10_ins : no2_x1
   port map (
      i0  => not_aux20,
      i1  => not_fsm_a_a_cs(14),
      nq  => no2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_10_sig,
      q   => fsm_a_a_cs(4),
      vdd => vdd,
      vss => vss
   );

no2_x1_11_ins : no2_x1
   port map (
      i0  => not_aux19,
      i1  => not_fsm_a_a_cs(15),
      nq  => no2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_5_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_11_sig,
      q   => fsm_a_a_cs(5),
      vdd => vdd,
      vss => vss
   );

no2_x1_12_ins : no2_x1
   port map (
      i0  => not_aux20,
      i1  => not_fsm_a_a_cs(15),
      nq  => no2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_6_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_12_sig,
      q   => fsm_a_a_cs(6),
      vdd => vdd,
      vss => vss
   );

no2_x1_13_ins : no2_x1
   port map (
      i0  => not_aux19,
      i1  => not_fsm_a_a_cs(16),
      nq  => no2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_7_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_13_sig,
      q   => fsm_a_a_cs(7),
      vdd => vdd,
      vss => vss
   );

no2_x1_14_ins : no2_x1
   port map (
      i0  => not_aux20,
      i1  => not_fsm_a_a_cs(16),
      nq  => no2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_8_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_14_sig,
      q   => fsm_a_a_cs(8),
      vdd => vdd,
      vss => vss
   );

no2_x1_15_ins : no2_x1
   port map (
      i0  => not_aux19,
      i1  => not_fsm_a_a_cs(19),
      nq  => no2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_9_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_15_sig,
      q   => fsm_a_a_cs(9),
      vdd => vdd,
      vss => vss
   );

no2_x1_16_ins : no2_x1
   port map (
      i0  => not_aux20,
      i1  => not_fsm_a_a_cs(19),
      nq  => no2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_10_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_16_sig,
      q   => fsm_a_a_cs(10),
      vdd => vdd,
      vss => vss
   );

no2_x1_17_ins : no2_x1
   port map (
      i0  => not_aux19,
      i1  => not_fsm_a_a_cs(20),
      nq  => no2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_11_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_17_sig,
      q   => fsm_a_a_cs(11),
      vdd => vdd,
      vss => vss
   );

no2_x1_18_ins : no2_x1
   port map (
      i0  => not_aux20,
      i1  => not_fsm_a_a_cs(20),
      nq  => no2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_12_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_18_sig,
      q   => fsm_a_a_cs(12),
      vdd => vdd,
      vss => vss
   );

no2_x1_19_ins : no2_x1
   port map (
      i0  => not_aux19,
      i1  => not_fsm_a_a_cs(17),
      nq  => no2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_13_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_19_sig,
      q   => fsm_a_a_cs(13),
      vdd => vdd,
      vss => vss
   );

no2_x1_20_ins : no2_x1
   port map (
      i0  => not_aux20,
      i1  => not_fsm_a_a_cs(17),
      nq  => no2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_14_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_20_sig,
      q   => fsm_a_a_cs(14),
      vdd => vdd,
      vss => vss
   );

no2_x1_21_ins : no2_x1
   port map (
      i0  => not_aux19,
      i1  => not_fsm_a_a_cs(18),
      nq  => no2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_15_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_21_sig,
      q   => fsm_a_a_cs(15),
      vdd => vdd,
      vss => vss
   );

no2_x1_22_ins : no2_x1
   port map (
      i0  => not_aux20,
      i1  => not_fsm_a_a_cs(18),
      nq  => no2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_16_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_22_sig,
      q   => fsm_a_a_cs(16),
      vdd => vdd,
      vss => vss
   );

no2_x1_23_ins : no2_x1
   port map (
      i0  => not_aux19,
      i1  => not_fsm_a_a_cs(21),
      nq  => no2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_17_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_23_sig,
      q   => fsm_a_a_cs(17),
      vdd => vdd,
      vss => vss
   );

no2_x1_24_ins : no2_x1
   port map (
      i0  => not_aux20,
      i1  => not_fsm_a_a_cs(21),
      nq  => no2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_18_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_24_sig,
      q   => fsm_a_a_cs(18),
      vdd => vdd,
      vss => vss
   );

no2_x1_25_ins : no2_x1
   port map (
      i0  => not_aux19,
      i1  => not_fsm_a_a_cs(22),
      nq  => no2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_19_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_25_sig,
      q   => fsm_a_a_cs(19),
      vdd => vdd,
      vss => vss
   );

no2_x1_26_ins : no2_x1
   port map (
      i0  => not_aux20,
      i1  => not_fsm_a_a_cs(22),
      nq  => no2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_20_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_26_sig,
      q   => fsm_a_a_cs(20),
      vdd => vdd,
      vss => vss
   );

no2_x1_27_ins : no2_x1
   port map (
      i0  => not_aux25,
      i1  => not_fsm_a_a_cs(23),
      nq  => no2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_21_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_27_sig,
      q   => fsm_a_a_cs(21),
      vdd => vdd,
      vss => vss
   );

no2_x1_28_ins : no2_x1
   port map (
      i0  => not_aux26,
      i1  => not_fsm_a_a_cs(23),
      nq  => no2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_22_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_28_sig,
      q   => fsm_a_a_cs(22),
      vdd => vdd,
      vss => vss
   );

no2_x1_29_ins : no2_x1
   port map (
      i0  => not_aux70,
      i1  => not_aux31,
      nq  => no2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_23_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_29_sig,
      q   => fsm_a_a_cs(23),
      vdd => vdd,
      vss => vss
   );

an12_x1_ins : an12_x1
   port map (
      i0  => aux69,
      i1  => not_aux1,
      q   => an12_x1_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_ins : nao22_x1
   port map (
      i0  => not_aux125,
      i1  => an12_x1_sig,
      i2  => not_reset,
      nq  => nao22_x1_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_24_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_sig,
      q   => fsm_a_a_cs(24),
      vdd => vdd,
      vss => vss
   );

no4_x1_7_ins : no4_x1
   port map (
      i0  => fsm_b_b_cs(0),
      i1  => fsm_b_b_cs(24),
      i2  => fsm_b_b_cs(23),
      i3  => not_aux125,
      nq  => no4_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_30_ins : no2_x1
   port map (
      i0  => reset,
      i1  => no4_x1_7_sig,
      nq  => no2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_6_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(0),
      nq  => inv_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_7_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(24),
      nq  => inv_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_4_ins : na4_x1
   port map (
      i0  => not_fsm_b_b_cs(3),
      i1  => not_fsm_b_b_cs(6),
      i2  => inv_x2_7_sig,
      i3  => inv_x2_6_sig,
      nq  => na4_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_5_ins : na3_x1
   port map (
      i0  => mbk_buf_not_aux12,
      i1  => not_fsm_b_b_cs(6),
      i2  => not_fsm_b_b_cs(3),
      nq  => na3_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_ins : na2_x1
   port map (
      i0  => na3_x1_5_sig,
      i1  => na4_x1_4_sig,
      nq  => na2_x1_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_2_ins : na2_x1
   port map (
      i0  => fsm_b_b_cs(23),
      i1  => mbk_buf_aux18,
      nq  => na2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_4_ins : na3_x1
   port map (
      i0  => not_aux77,
      i1  => na2_x1_2_sig,
      i2  => na2_x1_sig,
      nq  => na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_5_ins : a2_x2
   port map (
      i0  => na3_x1_4_sig,
      i1  => no2_x1_30_sig,
      q   => a2_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => a2_x2_5_sig,
      q   => fsm_b_b_cs(0),
      vdd => vdd,
      vss => vss
   );

no2_x1_31_ins : no2_x1
   port map (
      i0  => not_aux32,
      i1  => not_fsm_b_b_cs(13),
      nq  => no2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_31_sig,
      q   => fsm_b_b_cs(1),
      vdd => vdd,
      vss => vss
   );

no2_x1_32_ins : no2_x1
   port map (
      i0  => not_aux33,
      i1  => not_fsm_b_b_cs(13),
      nq  => no2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_32_sig,
      q   => fsm_b_b_cs(2),
      vdd => vdd,
      vss => vss
   );

no2_x1_33_ins : no2_x1
   port map (
      i0  => not_aux32,
      i1  => not_fsm_b_b_cs(14),
      nq  => no2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_33_sig,
      q   => fsm_b_b_cs(3),
      vdd => vdd,
      vss => vss
   );

no2_x1_34_ins : no2_x1
   port map (
      i0  => not_aux33,
      i1  => not_fsm_b_b_cs(14),
      nq  => no2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_34_sig,
      q   => fsm_b_b_cs(4),
      vdd => vdd,
      vss => vss
   );

no2_x1_35_ins : no2_x1
   port map (
      i0  => not_aux32,
      i1  => not_fsm_b_b_cs(15),
      nq  => no2_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_5_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_35_sig,
      q   => fsm_b_b_cs(5),
      vdd => vdd,
      vss => vss
   );

no2_x1_36_ins : no2_x1
   port map (
      i0  => not_aux33,
      i1  => not_fsm_b_b_cs(15),
      nq  => no2_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_6_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_36_sig,
      q   => fsm_b_b_cs(6),
      vdd => vdd,
      vss => vss
   );

no2_x1_37_ins : no2_x1
   port map (
      i0  => not_aux32,
      i1  => not_fsm_b_b_cs(16),
      nq  => no2_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_7_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_37_sig,
      q   => fsm_b_b_cs(7),
      vdd => vdd,
      vss => vss
   );

no2_x1_38_ins : no2_x1
   port map (
      i0  => not_aux33,
      i1  => not_fsm_b_b_cs(16),
      nq  => no2_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_8_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_38_sig,
      q   => fsm_b_b_cs(8),
      vdd => vdd,
      vss => vss
   );

no2_x1_39_ins : no2_x1
   port map (
      i0  => not_aux32,
      i1  => not_fsm_b_b_cs(19),
      nq  => no2_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_9_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_39_sig,
      q   => fsm_b_b_cs(9),
      vdd => vdd,
      vss => vss
   );

no2_x1_40_ins : no2_x1
   port map (
      i0  => not_aux33,
      i1  => not_fsm_b_b_cs(19),
      nq  => no2_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_10_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_40_sig,
      q   => fsm_b_b_cs(10),
      vdd => vdd,
      vss => vss
   );

no2_x1_41_ins : no2_x1
   port map (
      i0  => not_aux32,
      i1  => not_fsm_b_b_cs(20),
      nq  => no2_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_11_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_41_sig,
      q   => fsm_b_b_cs(11),
      vdd => vdd,
      vss => vss
   );

no2_x1_42_ins : no2_x1
   port map (
      i0  => not_aux33,
      i1  => not_fsm_b_b_cs(20),
      nq  => no2_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_12_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_42_sig,
      q   => fsm_b_b_cs(12),
      vdd => vdd,
      vss => vss
   );

no2_x1_43_ins : no2_x1
   port map (
      i0  => not_aux32,
      i1  => not_fsm_b_b_cs(17),
      nq  => no2_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_13_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_43_sig,
      q   => fsm_b_b_cs(13),
      vdd => vdd,
      vss => vss
   );

no2_x1_44_ins : no2_x1
   port map (
      i0  => not_aux33,
      i1  => not_fsm_b_b_cs(17),
      nq  => no2_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_14_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_44_sig,
      q   => fsm_b_b_cs(14),
      vdd => vdd,
      vss => vss
   );

no2_x1_45_ins : no2_x1
   port map (
      i0  => not_aux32,
      i1  => not_fsm_b_b_cs(18),
      nq  => no2_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_15_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_45_sig,
      q   => fsm_b_b_cs(15),
      vdd => vdd,
      vss => vss
   );

no2_x1_46_ins : no2_x1
   port map (
      i0  => not_aux33,
      i1  => not_fsm_b_b_cs(18),
      nq  => no2_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_16_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_46_sig,
      q   => fsm_b_b_cs(16),
      vdd => vdd,
      vss => vss
   );

no2_x1_47_ins : no2_x1
   port map (
      i0  => not_aux32,
      i1  => not_fsm_b_b_cs(21),
      nq  => no2_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_17_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_47_sig,
      q   => fsm_b_b_cs(17),
      vdd => vdd,
      vss => vss
   );

no2_x1_48_ins : no2_x1
   port map (
      i0  => not_aux33,
      i1  => not_fsm_b_b_cs(21),
      nq  => no2_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_18_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_48_sig,
      q   => fsm_b_b_cs(18),
      vdd => vdd,
      vss => vss
   );

no2_x1_49_ins : no2_x1
   port map (
      i0  => not_aux32,
      i1  => not_fsm_b_b_cs(22),
      nq  => no2_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_19_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_49_sig,
      q   => fsm_b_b_cs(19),
      vdd => vdd,
      vss => vss
   );

no2_x1_50_ins : no2_x1
   port map (
      i0  => not_aux33,
      i1  => not_fsm_b_b_cs(22),
      nq  => no2_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_20_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_50_sig,
      q   => fsm_b_b_cs(20),
      vdd => vdd,
      vss => vss
   );

no2_x1_51_ins : no2_x1
   port map (
      i0  => not_aux25,
      i1  => not_fsm_b_b_cs(23),
      nq  => no2_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_21_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_51_sig,
      q   => fsm_b_b_cs(21),
      vdd => vdd,
      vss => vss
   );

no2_x1_52_ins : no2_x1
   port map (
      i0  => not_aux26,
      i1  => not_fsm_b_b_cs(23),
      nq  => no2_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_22_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_52_sig,
      q   => fsm_b_b_cs(22),
      vdd => vdd,
      vss => vss
   );

inv_x2_8_ins : inv_x2
   port map (
      i   => not_aux31,
      nq  => inv_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_2_ins : ao22_x2
   port map (
      i0  => fsm_b_b_cs(0),
      i1  => fsm_b_b_cs(24),
      i2  => inv_x2_8_sig,
      q   => ao22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_23_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_2_sig,
      q   => fsm_b_b_cs(23),
      vdd => vdd,
      vss => vss
   );

a3_x2_ins : a3_x2
   port map (
      i0  => not_fsm_b_b_cs(6),
      i1  => not_aux77,
      i2  => not_fsm_b_b_cs(3),
      q   => a3_x2_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_2_ins : nao22_x1
   port map (
      i0  => not_aux125,
      i1  => a3_x2_sig,
      i2  => not_reset,
      nq  => nao22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_24_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_2_sig,
      q   => fsm_b_b_cs(24),
      vdd => vdd,
      vss => vss
   );

no4_x1_8_ins : no4_x1
   port map (
      i0  => fsm_c_c_cs(24),
      i1  => fsm_c_c_cs(0),
      i2  => fsm_c_c_cs(23),
      i3  => not_aux125,
      nq  => no4_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_53_ins : no2_x1
   port map (
      i0  => reset,
      i1  => no4_x1_8_sig,
      nq  => no2_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_3_ins : na2_x1
   port map (
      i0  => fsm_c_c_cs(23),
      i1  => mbk_buf_aux18,
      nq  => na2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_ins : on12_x1
   port map (
      i0  => fsm_c_c_cs(0),
      i1  => mbk_buf_not_aux12,
      q   => on12_x1_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_2_ins : on12_x1
   port map (
      i0  => fsm_c_c_cs(24),
      i1  => mbk_buf_not_aux12,
      q   => on12_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_5_ins : na4_x1
   port map (
      i0  => on12_x1_2_sig,
      i1  => not_aux86,
      i2  => on12_x1_sig,
      i3  => na2_x1_3_sig,
      nq  => na4_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_6_ins : a2_x2
   port map (
      i0  => na4_x1_5_sig,
      i1  => no2_x1_53_sig,
      q   => a2_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => a2_x2_6_sig,
      q   => fsm_c_c_cs(0),
      vdd => vdd,
      vss => vss
   );

no2_x1_54_ins : no2_x1
   port map (
      i0  => not_aux36,
      i1  => not_fsm_c_c_cs(13),
      nq  => no2_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_54_sig,
      q   => fsm_c_c_cs(1),
      vdd => vdd,
      vss => vss
   );

no2_x1_55_ins : no2_x1
   port map (
      i0  => not_aux37,
      i1  => not_fsm_c_c_cs(13),
      nq  => no2_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_55_sig,
      q   => fsm_c_c_cs(2),
      vdd => vdd,
      vss => vss
   );

no2_x1_56_ins : no2_x1
   port map (
      i0  => not_aux36,
      i1  => not_fsm_c_c_cs(14),
      nq  => no2_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_56_sig,
      q   => fsm_c_c_cs(3),
      vdd => vdd,
      vss => vss
   );

no2_x1_57_ins : no2_x1
   port map (
      i0  => not_aux37,
      i1  => not_fsm_c_c_cs(14),
      nq  => no2_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_57_sig,
      q   => fsm_c_c_cs(4),
      vdd => vdd,
      vss => vss
   );

no2_x1_58_ins : no2_x1
   port map (
      i0  => not_aux36,
      i1  => not_fsm_c_c_cs(15),
      nq  => no2_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_5_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_58_sig,
      q   => fsm_c_c_cs(5),
      vdd => vdd,
      vss => vss
   );

no2_x1_59_ins : no2_x1
   port map (
      i0  => not_aux37,
      i1  => not_fsm_c_c_cs(15),
      nq  => no2_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_6_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_59_sig,
      q   => fsm_c_c_cs(6),
      vdd => vdd,
      vss => vss
   );

no2_x1_60_ins : no2_x1
   port map (
      i0  => not_aux36,
      i1  => not_fsm_c_c_cs(16),
      nq  => no2_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_7_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_60_sig,
      q   => fsm_c_c_cs(7),
      vdd => vdd,
      vss => vss
   );

no2_x1_61_ins : no2_x1
   port map (
      i0  => not_aux37,
      i1  => not_fsm_c_c_cs(16),
      nq  => no2_x1_61_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_8_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_61_sig,
      q   => fsm_c_c_cs(8),
      vdd => vdd,
      vss => vss
   );

no2_x1_62_ins : no2_x1
   port map (
      i0  => not_aux36,
      i1  => not_fsm_c_c_cs(19),
      nq  => no2_x1_62_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_9_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_62_sig,
      q   => fsm_c_c_cs(9),
      vdd => vdd,
      vss => vss
   );

no2_x1_63_ins : no2_x1
   port map (
      i0  => not_aux37,
      i1  => not_fsm_c_c_cs(19),
      nq  => no2_x1_63_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_10_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_63_sig,
      q   => fsm_c_c_cs(10),
      vdd => vdd,
      vss => vss
   );

no2_x1_64_ins : no2_x1
   port map (
      i0  => not_aux36,
      i1  => not_fsm_c_c_cs(20),
      nq  => no2_x1_64_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_11_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_64_sig,
      q   => fsm_c_c_cs(11),
      vdd => vdd,
      vss => vss
   );

no2_x1_65_ins : no2_x1
   port map (
      i0  => not_aux37,
      i1  => not_fsm_c_c_cs(20),
      nq  => no2_x1_65_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_12_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_65_sig,
      q   => fsm_c_c_cs(12),
      vdd => vdd,
      vss => vss
   );

no2_x1_66_ins : no2_x1
   port map (
      i0  => not_aux36,
      i1  => not_fsm_c_c_cs(17),
      nq  => no2_x1_66_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_13_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_66_sig,
      q   => fsm_c_c_cs(13),
      vdd => vdd,
      vss => vss
   );

no2_x1_67_ins : no2_x1
   port map (
      i0  => not_aux37,
      i1  => not_fsm_c_c_cs(17),
      nq  => no2_x1_67_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_14_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_67_sig,
      q   => fsm_c_c_cs(14),
      vdd => vdd,
      vss => vss
   );

no2_x1_68_ins : no2_x1
   port map (
      i0  => not_aux36,
      i1  => not_fsm_c_c_cs(18),
      nq  => no2_x1_68_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_15_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_68_sig,
      q   => fsm_c_c_cs(15),
      vdd => vdd,
      vss => vss
   );

no2_x1_69_ins : no2_x1
   port map (
      i0  => not_aux37,
      i1  => not_fsm_c_c_cs(18),
      nq  => no2_x1_69_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_16_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_69_sig,
      q   => fsm_c_c_cs(16),
      vdd => vdd,
      vss => vss
   );

no2_x1_70_ins : no2_x1
   port map (
      i0  => not_aux36,
      i1  => not_fsm_c_c_cs(21),
      nq  => no2_x1_70_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_17_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_70_sig,
      q   => fsm_c_c_cs(17),
      vdd => vdd,
      vss => vss
   );

no2_x1_71_ins : no2_x1
   port map (
      i0  => not_aux37,
      i1  => not_fsm_c_c_cs(21),
      nq  => no2_x1_71_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_18_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_71_sig,
      q   => fsm_c_c_cs(18),
      vdd => vdd,
      vss => vss
   );

no2_x1_72_ins : no2_x1
   port map (
      i0  => not_aux36,
      i1  => not_fsm_c_c_cs(22),
      nq  => no2_x1_72_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_19_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_72_sig,
      q   => fsm_c_c_cs(19),
      vdd => vdd,
      vss => vss
   );

no2_x1_73_ins : no2_x1
   port map (
      i0  => not_aux37,
      i1  => not_fsm_c_c_cs(22),
      nq  => no2_x1_73_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_20_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_73_sig,
      q   => fsm_c_c_cs(20),
      vdd => vdd,
      vss => vss
   );

no2_x1_74_ins : no2_x1
   port map (
      i0  => not_aux25,
      i1  => not_fsm_c_c_cs(23),
      nq  => no2_x1_74_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_21_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_74_sig,
      q   => fsm_c_c_cs(21),
      vdd => vdd,
      vss => vss
   );

no2_x1_75_ins : no2_x1
   port map (
      i0  => not_aux26,
      i1  => not_fsm_c_c_cs(23),
      nq  => no2_x1_75_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_22_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_75_sig,
      q   => fsm_c_c_cs(22),
      vdd => vdd,
      vss => vss
   );

inv_x2_9_ins : inv_x2
   port map (
      i   => not_aux31,
      nq  => inv_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_3_ins : ao22_x2
   port map (
      i0  => fsm_c_c_cs(24),
      i1  => fsm_c_c_cs(0),
      i2  => inv_x2_9_sig,
      q   => ao22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_23_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_3_sig,
      q   => fsm_c_c_cs(23),
      vdd => vdd,
      vss => vss
   );

nao22_x1_3_ins : nao22_x1
   port map (
      i0  => not_aux86,
      i1  => not_aux125,
      i2  => not_reset,
      nq  => nao22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_24_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_3_sig,
      q   => fsm_c_c_cs(24),
      vdd => vdd,
      vss => vss
   );

no4_x1_9_ins : no4_x1
   port map (
      i0  => fsm_d_d_cs(0),
      i1  => not_aux125,
      i2  => fsm_d_d_cs(23),
      i3  => fsm_d_d_cs(24),
      nq  => no4_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_2_ins : an12_x1
   port map (
      i0  => no4_x1_9_sig,
      i1  => not_reset,
      q   => an12_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_6_ins : na4_x1
   port map (
      i0  => not_fsm_d_d_cs(10),
      i1  => mbk_buf_not_aux12,
      i2  => not_fsm_d_d_cs(11),
      i3  => not_fsm_d_d_cs(23),
      nq  => na4_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_2_ins : o2_x2
   port map (
      i1  => not_aux18,
      i0  => not_fsm_d_d_cs(23),
      q   => o2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_8_ins : a2_x2
   port map (
      i0  => not_fsm_d_d_cs(10),
      i1  => not_fsm_d_d_cs(11),
      q   => a2_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_76_ins : no2_x1
   port map (
      i0  => fsm_d_d_cs(0),
      i1  => fsm_d_d_cs(24),
      nq  => no2_x1_76_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_6_ins : na3_x1
   port map (
      i0  => no2_x1_76_sig,
      i1  => a2_x2_8_sig,
      i2  => o2_x2_2_sig,
      nq  => na3_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_7_ins : a2_x2
   port map (
      i0  => na3_x1_6_sig,
      i1  => na4_x1_6_sig,
      q   => a2_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_4_ins : ao22_x2
   port map (
      i0  => a2_x2_7_sig,
      i1  => aux94,
      i2  => an12_x1_2_sig,
      q   => ao22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_4_sig,
      q   => fsm_d_d_cs(0),
      vdd => vdd,
      vss => vss
   );

no2_x1_77_ins : no2_x1
   port map (
      i0  => not_aux38,
      i1  => not_fsm_d_d_cs(13),
      nq  => no2_x1_77_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_77_sig,
      q   => fsm_d_d_cs(1),
      vdd => vdd,
      vss => vss
   );

no2_x1_78_ins : no2_x1
   port map (
      i0  => not_aux39,
      i1  => not_fsm_d_d_cs(13),
      nq  => no2_x1_78_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_78_sig,
      q   => fsm_d_d_cs(2),
      vdd => vdd,
      vss => vss
   );

no2_x1_79_ins : no2_x1
   port map (
      i0  => not_aux38,
      i1  => not_fsm_d_d_cs(14),
      nq  => no2_x1_79_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_79_sig,
      q   => fsm_d_d_cs(3),
      vdd => vdd,
      vss => vss
   );

no2_x1_80_ins : no2_x1
   port map (
      i0  => not_aux39,
      i1  => not_fsm_d_d_cs(14),
      nq  => no2_x1_80_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_80_sig,
      q   => fsm_d_d_cs(4),
      vdd => vdd,
      vss => vss
   );

no2_x1_81_ins : no2_x1
   port map (
      i0  => not_aux38,
      i1  => not_fsm_d_d_cs(15),
      nq  => no2_x1_81_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_5_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_81_sig,
      q   => fsm_d_d_cs(5),
      vdd => vdd,
      vss => vss
   );

no2_x1_82_ins : no2_x1
   port map (
      i0  => not_aux39,
      i1  => not_fsm_d_d_cs(15),
      nq  => no2_x1_82_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_6_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_82_sig,
      q   => fsm_d_d_cs(6),
      vdd => vdd,
      vss => vss
   );

no2_x1_83_ins : no2_x1
   port map (
      i0  => not_aux38,
      i1  => not_fsm_d_d_cs(16),
      nq  => no2_x1_83_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_7_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_83_sig,
      q   => fsm_d_d_cs(7),
      vdd => vdd,
      vss => vss
   );

no2_x1_84_ins : no2_x1
   port map (
      i0  => not_aux39,
      i1  => not_fsm_d_d_cs(16),
      nq  => no2_x1_84_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_8_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_84_sig,
      q   => fsm_d_d_cs(8),
      vdd => vdd,
      vss => vss
   );

no2_x1_85_ins : no2_x1
   port map (
      i0  => not_aux38,
      i1  => not_fsm_d_d_cs(19),
      nq  => no2_x1_85_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_9_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_85_sig,
      q   => fsm_d_d_cs(9),
      vdd => vdd,
      vss => vss
   );

no2_x1_86_ins : no2_x1
   port map (
      i0  => not_aux39,
      i1  => not_fsm_d_d_cs(19),
      nq  => no2_x1_86_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_10_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_86_sig,
      q   => fsm_d_d_cs(10),
      vdd => vdd,
      vss => vss
   );

no2_x1_87_ins : no2_x1
   port map (
      i0  => not_aux38,
      i1  => not_fsm_d_d_cs(20),
      nq  => no2_x1_87_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_11_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_87_sig,
      q   => fsm_d_d_cs(11),
      vdd => vdd,
      vss => vss
   );

no2_x1_88_ins : no2_x1
   port map (
      i0  => not_aux39,
      i1  => not_fsm_d_d_cs(20),
      nq  => no2_x1_88_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_12_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_88_sig,
      q   => fsm_d_d_cs(12),
      vdd => vdd,
      vss => vss
   );

no2_x1_89_ins : no2_x1
   port map (
      i0  => not_aux38,
      i1  => not_fsm_d_d_cs(17),
      nq  => no2_x1_89_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_13_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_89_sig,
      q   => fsm_d_d_cs(13),
      vdd => vdd,
      vss => vss
   );

no2_x1_90_ins : no2_x1
   port map (
      i0  => not_aux39,
      i1  => not_fsm_d_d_cs(17),
      nq  => no2_x1_90_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_14_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_90_sig,
      q   => fsm_d_d_cs(14),
      vdd => vdd,
      vss => vss
   );

no2_x1_91_ins : no2_x1
   port map (
      i0  => not_aux38,
      i1  => not_fsm_d_d_cs(18),
      nq  => no2_x1_91_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_15_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_91_sig,
      q   => fsm_d_d_cs(15),
      vdd => vdd,
      vss => vss
   );

no2_x1_92_ins : no2_x1
   port map (
      i0  => not_aux39,
      i1  => not_fsm_d_d_cs(18),
      nq  => no2_x1_92_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_16_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_92_sig,
      q   => fsm_d_d_cs(16),
      vdd => vdd,
      vss => vss
   );

no2_x1_93_ins : no2_x1
   port map (
      i0  => not_aux38,
      i1  => not_fsm_d_d_cs(21),
      nq  => no2_x1_93_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_17_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_93_sig,
      q   => fsm_d_d_cs(17),
      vdd => vdd,
      vss => vss
   );

no2_x1_94_ins : no2_x1
   port map (
      i0  => not_aux39,
      i1  => not_fsm_d_d_cs(21),
      nq  => no2_x1_94_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_18_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_94_sig,
      q   => fsm_d_d_cs(18),
      vdd => vdd,
      vss => vss
   );

no2_x1_95_ins : no2_x1
   port map (
      i0  => not_aux38,
      i1  => not_fsm_d_d_cs(22),
      nq  => no2_x1_95_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_19_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_95_sig,
      q   => fsm_d_d_cs(19),
      vdd => vdd,
      vss => vss
   );

no2_x1_96_ins : no2_x1
   port map (
      i0  => not_aux39,
      i1  => not_fsm_d_d_cs(22),
      nq  => no2_x1_96_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_20_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_96_sig,
      q   => fsm_d_d_cs(20),
      vdd => vdd,
      vss => vss
   );

no2_x1_97_ins : no2_x1
   port map (
      i0  => not_aux25,
      i1  => not_fsm_d_d_cs(23),
      nq  => no2_x1_97_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_21_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_97_sig,
      q   => fsm_d_d_cs(21),
      vdd => vdd,
      vss => vss
   );

no2_x1_98_ins : no2_x1
   port map (
      i0  => not_aux26,
      i1  => not_fsm_d_d_cs(23),
      nq  => no2_x1_98_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_22_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_98_sig,
      q   => fsm_d_d_cs(22),
      vdd => vdd,
      vss => vss
   );

inv_x2_10_ins : inv_x2
   port map (
      i   => not_aux31,
      nq  => inv_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_5_ins : ao22_x2
   port map (
      i0  => fsm_d_d_cs(24),
      i1  => fsm_d_d_cs(0),
      i2  => inv_x2_10_sig,
      q   => ao22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_23_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_5_sig,
      q   => fsm_d_d_cs(23),
      vdd => vdd,
      vss => vss
   );

inv_x2_11_ins : inv_x2
   port map (
      i   => aux94,
      nq  => inv_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_2_ins : a3_x2
   port map (
      i0  => not_fsm_d_d_cs(10),
      i1  => not_fsm_d_d_cs(11),
      i2  => inv_x2_11_sig,
      q   => a3_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_4_ins : nao22_x1
   port map (
      i0  => not_aux125,
      i1  => a3_x2_2_sig,
      i2  => not_reset,
      nq  => nao22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_24_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_4_sig,
      q   => fsm_d_d_cs(24),
      vdd => vdd,
      vss => vss
   );

no4_x1_10_ins : no4_x1
   port map (
      i0  => fsm_e_e_cs(0),
      i1  => fsm_e_e_cs(24),
      i2  => fsm_e_e_cs(23),
      i3  => not_aux125,
      nq  => no4_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_3_ins : on12_x1
   port map (
      i0  => not_reset,
      i1  => no4_x1_10_sig,
      q   => on12_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_12_ins : inv_x2
   port map (
      i   => not_aux100,
      nq  => inv_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_2_ins : noa22_x1
   port map (
      i0  => mbk_buf_aux18,
      i1  => fsm_e_e_cs(23),
      i2  => inv_x2_12_sig,
      nq  => noa22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_7_ins : na3_x1
   port map (
      i0  => not_fsm_e_e_cs(12),
      i1  => mbk_buf_not_aux12,
      i2  => not_fsm_e_e_cs(8),
      nq  => na3_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_5_ins : na2_x1
   port map (
      i0  => not_fsm_e_e_cs(3),
      i1  => not_fsm_e_e_cs(9),
      nq  => na2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_2_ins : o3_x2
   port map (
      i0  => fsm_e_e_cs(1),
      i1  => na2_x1_5_sig,
      i2  => na3_x1_7_sig,
      q   => o3_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_9_ins : a2_x2
   port map (
      i0  => not_fsm_e_e_cs(9),
      i1  => not_fsm_e_e_cs(1),
      q   => a2_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_11_ins : no3_x1
   port map (
      i0  => fsm_e_e_cs(24),
      i1  => fsm_e_e_cs(12),
      i2  => fsm_e_e_cs(0),
      nq  => no3_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_10_ins : a2_x2
   port map (
      i0  => not_fsm_e_e_cs(8),
      i1  => not_fsm_e_e_cs(3),
      q   => a2_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_8_ins : na3_x1
   port map (
      i0  => a2_x2_10_sig,
      i1  => no3_x1_11_sig,
      i2  => a2_x2_9_sig,
      nq  => na3_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_4_ins : na2_x1
   port map (
      i0  => na3_x1_8_sig,
      i1  => o3_x2_2_sig,
      nq  => na2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_ins : noa22_x1
   port map (
      i0  => na2_x1_4_sig,
      i1  => noa22_x1_2_sig,
      i2  => on12_x1_3_sig,
      nq  => noa22_x1_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_sig,
      q   => fsm_e_e_cs(0),
      vdd => vdd,
      vss => vss
   );

no2_x1_99_ins : no2_x1
   port map (
      i0  => not_aux40,
      i1  => not_fsm_e_e_cs(13),
      nq  => no2_x1_99_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_99_sig,
      q   => fsm_e_e_cs(1),
      vdd => vdd,
      vss => vss
   );

no2_x1_100_ins : no2_x1
   port map (
      i0  => not_aux41,
      i1  => not_fsm_e_e_cs(13),
      nq  => no2_x1_100_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_100_sig,
      q   => fsm_e_e_cs(2),
      vdd => vdd,
      vss => vss
   );

no2_x1_101_ins : no2_x1
   port map (
      i0  => not_aux40,
      i1  => not_fsm_e_e_cs(14),
      nq  => no2_x1_101_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_101_sig,
      q   => fsm_e_e_cs(3),
      vdd => vdd,
      vss => vss
   );

no2_x1_102_ins : no2_x1
   port map (
      i0  => not_aux41,
      i1  => not_fsm_e_e_cs(14),
      nq  => no2_x1_102_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_102_sig,
      q   => fsm_e_e_cs(4),
      vdd => vdd,
      vss => vss
   );

no2_x1_103_ins : no2_x1
   port map (
      i0  => not_aux40,
      i1  => not_fsm_e_e_cs(15),
      nq  => no2_x1_103_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_5_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_103_sig,
      q   => fsm_e_e_cs(5),
      vdd => vdd,
      vss => vss
   );

no2_x1_104_ins : no2_x1
   port map (
      i0  => not_aux41,
      i1  => not_fsm_e_e_cs(15),
      nq  => no2_x1_104_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_6_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_104_sig,
      q   => fsm_e_e_cs(6),
      vdd => vdd,
      vss => vss
   );

no2_x1_105_ins : no2_x1
   port map (
      i0  => not_aux40,
      i1  => not_fsm_e_e_cs(16),
      nq  => no2_x1_105_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_7_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_105_sig,
      q   => fsm_e_e_cs(7),
      vdd => vdd,
      vss => vss
   );

no2_x1_106_ins : no2_x1
   port map (
      i0  => not_aux41,
      i1  => not_fsm_e_e_cs(16),
      nq  => no2_x1_106_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_8_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_106_sig,
      q   => fsm_e_e_cs(8),
      vdd => vdd,
      vss => vss
   );

no2_x1_107_ins : no2_x1
   port map (
      i0  => not_aux40,
      i1  => not_fsm_e_e_cs(19),
      nq  => no2_x1_107_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_9_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_107_sig,
      q   => fsm_e_e_cs(9),
      vdd => vdd,
      vss => vss
   );

no2_x1_108_ins : no2_x1
   port map (
      i0  => not_aux41,
      i1  => not_fsm_e_e_cs(19),
      nq  => no2_x1_108_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_10_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_108_sig,
      q   => fsm_e_e_cs(10),
      vdd => vdd,
      vss => vss
   );

no2_x1_109_ins : no2_x1
   port map (
      i0  => not_aux40,
      i1  => not_fsm_e_e_cs(20),
      nq  => no2_x1_109_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_11_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_109_sig,
      q   => fsm_e_e_cs(11),
      vdd => vdd,
      vss => vss
   );

no2_x1_110_ins : no2_x1
   port map (
      i0  => not_aux41,
      i1  => not_fsm_e_e_cs(20),
      nq  => no2_x1_110_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_12_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_110_sig,
      q   => fsm_e_e_cs(12),
      vdd => vdd,
      vss => vss
   );

no2_x1_111_ins : no2_x1
   port map (
      i0  => not_aux40,
      i1  => not_fsm_e_e_cs(17),
      nq  => no2_x1_111_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_13_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_111_sig,
      q   => fsm_e_e_cs(13),
      vdd => vdd,
      vss => vss
   );

no2_x1_112_ins : no2_x1
   port map (
      i0  => not_aux41,
      i1  => not_fsm_e_e_cs(17),
      nq  => no2_x1_112_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_14_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_112_sig,
      q   => fsm_e_e_cs(14),
      vdd => vdd,
      vss => vss
   );

no2_x1_113_ins : no2_x1
   port map (
      i0  => not_aux40,
      i1  => not_fsm_e_e_cs(18),
      nq  => no2_x1_113_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_15_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_113_sig,
      q   => fsm_e_e_cs(15),
      vdd => vdd,
      vss => vss
   );

no2_x1_114_ins : no2_x1
   port map (
      i0  => not_aux41,
      i1  => not_fsm_e_e_cs(18),
      nq  => no2_x1_114_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_16_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_114_sig,
      q   => fsm_e_e_cs(16),
      vdd => vdd,
      vss => vss
   );

no2_x1_115_ins : no2_x1
   port map (
      i0  => not_aux40,
      i1  => not_fsm_e_e_cs(21),
      nq  => no2_x1_115_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_17_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_115_sig,
      q   => fsm_e_e_cs(17),
      vdd => vdd,
      vss => vss
   );

no2_x1_116_ins : no2_x1
   port map (
      i0  => not_aux41,
      i1  => not_fsm_e_e_cs(21),
      nq  => no2_x1_116_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_18_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_116_sig,
      q   => fsm_e_e_cs(18),
      vdd => vdd,
      vss => vss
   );

no2_x1_117_ins : no2_x1
   port map (
      i0  => not_aux40,
      i1  => not_fsm_e_e_cs(22),
      nq  => no2_x1_117_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_19_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_117_sig,
      q   => fsm_e_e_cs(19),
      vdd => vdd,
      vss => vss
   );

no2_x1_118_ins : no2_x1
   port map (
      i0  => not_aux41,
      i1  => not_fsm_e_e_cs(22),
      nq  => no2_x1_118_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_20_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_118_sig,
      q   => fsm_e_e_cs(20),
      vdd => vdd,
      vss => vss
   );

no2_x1_119_ins : no2_x1
   port map (
      i0  => not_aux25,
      i1  => not_fsm_e_e_cs(23),
      nq  => no2_x1_119_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_21_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_119_sig,
      q   => fsm_e_e_cs(21),
      vdd => vdd,
      vss => vss
   );

no2_x1_120_ins : no2_x1
   port map (
      i0  => not_aux26,
      i1  => not_fsm_e_e_cs(23),
      nq  => no2_x1_120_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_22_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_120_sig,
      q   => fsm_e_e_cs(22),
      vdd => vdd,
      vss => vss
   );

inv_x2_13_ins : inv_x2
   port map (
      i   => not_aux31,
      nq  => inv_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_6_ins : ao22_x2
   port map (
      i0  => fsm_e_e_cs(0),
      i1  => fsm_e_e_cs(24),
      i2  => inv_x2_13_sig,
      q   => ao22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_23_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_6_sig,
      q   => fsm_e_e_cs(23),
      vdd => vdd,
      vss => vss
   );

na4_x1_7_ins : na4_x1
   port map (
      i0  => not_fsm_e_e_cs(12),
      i1  => not_aux2,
      i2  => not_fsm_e_e_cs(8),
      i3  => not_fsm_e_e_cs(1),
      nq  => na4_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_3_ins : an12_x1
   port map (
      i0  => na4_x1_7_sig,
      i1  => not_aux100,
      q   => an12_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_5_ins : nao22_x1
   port map (
      i0  => not_aux125,
      i1  => an12_x1_3_sig,
      i2  => not_reset,
      nq  => nao22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_24_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_5_sig,
      q   => fsm_e_e_cs(24),
      vdd => vdd,
      vss => vss
   );

no4_x1_11_ins : no4_x1
   port map (
      i0  => fsm_f_f_cs(0),
      i1  => not_aux125,
      i2  => fsm_f_f_cs(23),
      i3  => fsm_f_f_cs(24),
      nq  => no4_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_4_ins : an12_x1
   port map (
      i0  => no4_x1_11_sig,
      i1  => not_reset,
      q   => an12_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_3_ins : o3_x2
   port map (
      i0  => fsm_f_f_cs(2),
      i1  => fsm_f_f_cs(10),
      i2  => fsm_f_f_cs(7),
      q   => o3_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_14_ins : inv_x2
   port map (
      i   => not_aux12,
      nq  => inv_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_ins : o4_x2
   port map (
      i0  => inv_x2_14_sig,
      i1  => fsm_f_f_cs(8),
      i2  => fsm_f_f_cs(12),
      i3  => fsm_f_f_cs(6),
      q   => o4_x2_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_12_ins : no3_x1
   port map (
      i0  => fsm_f_f_cs(23),
      i1  => o4_x2_sig,
      i2  => o3_x2_3_sig,
      nq  => no3_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_3_ins : o2_x2
   port map (
      i0  => not_aux18,
      i1  => not_fsm_f_f_cs(23),
      q   => o2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_121_ins : no2_x1
   port map (
      i0  => fsm_f_f_cs(2),
      i1  => fsm_f_f_cs(7),
      nq  => no2_x1_121_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_122_ins : no2_x1
   port map (
      i0  => fsm_f_f_cs(8),
      i1  => fsm_f_f_cs(12),
      nq  => no2_x1_122_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_123_ins : no2_x1
   port map (
      i0  => fsm_f_f_cs(6),
      i1  => fsm_f_f_cs(0),
      nq  => no2_x1_123_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_124_ins : no2_x1
   port map (
      i0  => fsm_f_f_cs(24),
      i1  => fsm_f_f_cs(10),
      nq  => no2_x1_124_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_ins : a4_x2
   port map (
      i0  => no2_x1_124_sig,
      i1  => no2_x1_123_sig,
      i2  => no2_x1_122_sig,
      i3  => no2_x1_121_sig,
      q   => a4_x2_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_3_ins : noa22_x1
   port map (
      i0  => a4_x2_sig,
      i1  => o2_x2_3_sig,
      i2  => no3_x1_12_sig,
      nq  => noa22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_7_ins : ao22_x2
   port map (
      i0  => noa22_x1_3_sig,
      i1  => aux104,
      i2  => an12_x1_4_sig,
      q   => ao22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_7_sig,
      q   => fsm_f_f_cs(0),
      vdd => vdd,
      vss => vss
   );

no2_x1_125_ins : no2_x1
   port map (
      i0  => not_aux42,
      i1  => not_fsm_f_f_cs(13),
      nq  => no2_x1_125_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_125_sig,
      q   => fsm_f_f_cs(1),
      vdd => vdd,
      vss => vss
   );

no2_x1_126_ins : no2_x1
   port map (
      i0  => not_aux43,
      i1  => not_fsm_f_f_cs(13),
      nq  => no2_x1_126_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_126_sig,
      q   => fsm_f_f_cs(2),
      vdd => vdd,
      vss => vss
   );

no2_x1_127_ins : no2_x1
   port map (
      i0  => not_aux42,
      i1  => not_fsm_f_f_cs(14),
      nq  => no2_x1_127_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_127_sig,
      q   => fsm_f_f_cs(3),
      vdd => vdd,
      vss => vss
   );

no2_x1_128_ins : no2_x1
   port map (
      i0  => not_aux43,
      i1  => not_fsm_f_f_cs(14),
      nq  => no2_x1_128_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_128_sig,
      q   => fsm_f_f_cs(4),
      vdd => vdd,
      vss => vss
   );

no2_x1_129_ins : no2_x1
   port map (
      i0  => not_aux42,
      i1  => not_fsm_f_f_cs(15),
      nq  => no2_x1_129_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_5_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_129_sig,
      q   => fsm_f_f_cs(5),
      vdd => vdd,
      vss => vss
   );

no2_x1_130_ins : no2_x1
   port map (
      i0  => not_aux43,
      i1  => not_fsm_f_f_cs(15),
      nq  => no2_x1_130_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_6_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_130_sig,
      q   => fsm_f_f_cs(6),
      vdd => vdd,
      vss => vss
   );

no2_x1_131_ins : no2_x1
   port map (
      i0  => not_aux42,
      i1  => not_fsm_f_f_cs(16),
      nq  => no2_x1_131_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_7_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_131_sig,
      q   => fsm_f_f_cs(7),
      vdd => vdd,
      vss => vss
   );

no2_x1_132_ins : no2_x1
   port map (
      i0  => not_aux43,
      i1  => not_fsm_f_f_cs(16),
      nq  => no2_x1_132_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_8_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_132_sig,
      q   => fsm_f_f_cs(8),
      vdd => vdd,
      vss => vss
   );

no2_x1_133_ins : no2_x1
   port map (
      i0  => not_aux42,
      i1  => not_fsm_f_f_cs(19),
      nq  => no2_x1_133_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_9_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_133_sig,
      q   => fsm_f_f_cs(9),
      vdd => vdd,
      vss => vss
   );

no2_x1_134_ins : no2_x1
   port map (
      i0  => not_aux43,
      i1  => not_fsm_f_f_cs(19),
      nq  => no2_x1_134_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_10_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_134_sig,
      q   => fsm_f_f_cs(10),
      vdd => vdd,
      vss => vss
   );

no2_x1_135_ins : no2_x1
   port map (
      i0  => not_aux42,
      i1  => not_fsm_f_f_cs(20),
      nq  => no2_x1_135_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_11_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_135_sig,
      q   => fsm_f_f_cs(11),
      vdd => vdd,
      vss => vss
   );

no2_x1_136_ins : no2_x1
   port map (
      i0  => not_aux43,
      i1  => not_fsm_f_f_cs(20),
      nq  => no2_x1_136_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_12_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_136_sig,
      q   => fsm_f_f_cs(12),
      vdd => vdd,
      vss => vss
   );

no2_x1_137_ins : no2_x1
   port map (
      i0  => not_aux42,
      i1  => not_fsm_f_f_cs(17),
      nq  => no2_x1_137_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_13_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_137_sig,
      q   => fsm_f_f_cs(13),
      vdd => vdd,
      vss => vss
   );

no2_x1_138_ins : no2_x1
   port map (
      i0  => not_aux43,
      i1  => not_fsm_f_f_cs(17),
      nq  => no2_x1_138_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_14_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_138_sig,
      q   => fsm_f_f_cs(14),
      vdd => vdd,
      vss => vss
   );

no2_x1_139_ins : no2_x1
   port map (
      i0  => not_aux42,
      i1  => not_fsm_f_f_cs(18),
      nq  => no2_x1_139_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_15_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_139_sig,
      q   => fsm_f_f_cs(15),
      vdd => vdd,
      vss => vss
   );

no2_x1_140_ins : no2_x1
   port map (
      i0  => not_aux43,
      i1  => not_fsm_f_f_cs(18),
      nq  => no2_x1_140_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_16_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_140_sig,
      q   => fsm_f_f_cs(16),
      vdd => vdd,
      vss => vss
   );

no2_x1_141_ins : no2_x1
   port map (
      i0  => not_aux42,
      i1  => not_fsm_f_f_cs(21),
      nq  => no2_x1_141_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_17_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_141_sig,
      q   => fsm_f_f_cs(17),
      vdd => vdd,
      vss => vss
   );

no2_x1_142_ins : no2_x1
   port map (
      i0  => not_aux43,
      i1  => not_fsm_f_f_cs(21),
      nq  => no2_x1_142_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_18_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_142_sig,
      q   => fsm_f_f_cs(18),
      vdd => vdd,
      vss => vss
   );

no2_x1_143_ins : no2_x1
   port map (
      i0  => not_aux42,
      i1  => not_fsm_f_f_cs(22),
      nq  => no2_x1_143_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_19_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_143_sig,
      q   => fsm_f_f_cs(19),
      vdd => vdd,
      vss => vss
   );

no2_x1_144_ins : no2_x1
   port map (
      i0  => not_aux43,
      i1  => not_fsm_f_f_cs(22),
      nq  => no2_x1_144_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_20_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_144_sig,
      q   => fsm_f_f_cs(20),
      vdd => vdd,
      vss => vss
   );

no2_x1_145_ins : no2_x1
   port map (
      i0  => not_aux25,
      i1  => not_fsm_f_f_cs(23),
      nq  => no2_x1_145_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_21_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_145_sig,
      q   => fsm_f_f_cs(21),
      vdd => vdd,
      vss => vss
   );

no2_x1_146_ins : no2_x1
   port map (
      i0  => not_aux26,
      i1  => not_fsm_f_f_cs(23),
      nq  => no2_x1_146_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_22_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_146_sig,
      q   => fsm_f_f_cs(22),
      vdd => vdd,
      vss => vss
   );

inv_x2_15_ins : inv_x2
   port map (
      i   => not_aux31,
      nq  => inv_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_8_ins : ao22_x2
   port map (
      i0  => fsm_f_f_cs(24),
      i1  => fsm_f_f_cs(0),
      i2  => inv_x2_15_sig,
      q   => ao22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_23_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_8_sig,
      q   => fsm_f_f_cs(23),
      vdd => vdd,
      vss => vss
   );

no3_x1_13_ins : no3_x1
   port map (
      i0  => fsm_f_f_cs(12),
      i1  => fsm_f_f_cs(8),
      i2  => fsm_f_f_cs(6),
      nq  => no3_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_147_ins : no2_x1
   port map (
      i0  => fsm_f_f_cs(10),
      i1  => fsm_f_f_cs(2),
      nq  => no2_x1_147_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_16_ins : inv_x2
   port map (
      i   => aux104,
      nq  => inv_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_2_ins : a4_x2
   port map (
      i0  => inv_x2_16_sig,
      i1  => not_fsm_f_f_cs(7),
      i2  => no2_x1_147_sig,
      i3  => no3_x1_13_sig,
      q   => a4_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_6_ins : nao22_x1
   port map (
      i0  => not_aux125,
      i1  => a4_x2_2_sig,
      i2  => not_reset,
      nq  => nao22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_24_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_6_sig,
      q   => fsm_f_f_cs(24),
      vdd => vdd,
      vss => vss
   );

ao22_x2_10_ins : ao22_x2
   port map (
      i0  => not_aux12,
      i1  => not_aux44,
      i2  => not_aux114,
      q   => ao22_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_9_ins : ao22_x2
   port map (
      i0  => not_fsm_g_g_cs(23),
      i1  => not_aux18,
      i2  => ao22_x2_10_sig,
      q   => ao22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_17_ins : inv_x2
   port map (
      i   => aux3,
      nq  => inv_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_15_ins : no3_x1
   port map (
      i0  => not_word_in(0),
      i1  => inv_x2_17_sig,
      i2  => not_word_in(7),
      nq  => no3_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_8_ins : na4_x1
   port map (
      i0  => not_fsm_g_g_cs(0),
      i1  => not_aux8,
      i2  => not_fsm_g_g_cs(24),
      i3  => no3_x1_15_sig,
      nq  => na4_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_148_ins : no2_x1
   port map (
      i0  => fsm_g_g_cs(23),
      i1  => na4_x1_8_sig,
      nq  => no2_x1_148_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_14_ins : no3_x1
   port map (
      i0  => reset,
      i1  => no2_x1_148_sig,
      i2  => ao22_x2_9_sig,
      nq  => no3_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no3_x1_14_sig,
      q   => fsm_g_g_cs(0),
      vdd => vdd,
      vss => vss
   );

no2_x1_149_ins : no2_x1
   port map (
      i0  => not_aux45,
      i1  => not_fsm_g_g_cs(13),
      nq  => no2_x1_149_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_149_sig,
      q   => fsm_g_g_cs(1),
      vdd => vdd,
      vss => vss
   );

no2_x1_150_ins : no2_x1
   port map (
      i0  => not_aux46,
      i1  => not_fsm_g_g_cs(13),
      nq  => no2_x1_150_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_150_sig,
      q   => fsm_g_g_cs(2),
      vdd => vdd,
      vss => vss
   );

no2_x1_151_ins : no2_x1
   port map (
      i0  => not_aux45,
      i1  => not_fsm_g_g_cs(14),
      nq  => no2_x1_151_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_151_sig,
      q   => fsm_g_g_cs(3),
      vdd => vdd,
      vss => vss
   );

no2_x1_152_ins : no2_x1
   port map (
      i0  => not_aux46,
      i1  => not_fsm_g_g_cs(14),
      nq  => no2_x1_152_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_152_sig,
      q   => fsm_g_g_cs(4),
      vdd => vdd,
      vss => vss
   );

no2_x1_153_ins : no2_x1
   port map (
      i0  => not_aux45,
      i1  => not_fsm_g_g_cs(15),
      nq  => no2_x1_153_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_5_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_153_sig,
      q   => fsm_g_g_cs(5),
      vdd => vdd,
      vss => vss
   );

no2_x1_154_ins : no2_x1
   port map (
      i0  => not_aux46,
      i1  => not_fsm_g_g_cs(15),
      nq  => no2_x1_154_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_6_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_154_sig,
      q   => fsm_g_g_cs(6),
      vdd => vdd,
      vss => vss
   );

no2_x1_155_ins : no2_x1
   port map (
      i0  => not_aux45,
      i1  => not_fsm_g_g_cs(16),
      nq  => no2_x1_155_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_7_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_155_sig,
      q   => fsm_g_g_cs(7),
      vdd => vdd,
      vss => vss
   );

no2_x1_156_ins : no2_x1
   port map (
      i0  => not_aux46,
      i1  => not_fsm_g_g_cs(16),
      nq  => no2_x1_156_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_8_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_156_sig,
      q   => fsm_g_g_cs(8),
      vdd => vdd,
      vss => vss
   );

no2_x1_157_ins : no2_x1
   port map (
      i0  => not_aux45,
      i1  => not_fsm_g_g_cs(19),
      nq  => no2_x1_157_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_9_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_157_sig,
      q   => fsm_g_g_cs(9),
      vdd => vdd,
      vss => vss
   );

no2_x1_158_ins : no2_x1
   port map (
      i0  => not_aux46,
      i1  => not_fsm_g_g_cs(19),
      nq  => no2_x1_158_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_10_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_158_sig,
      q   => fsm_g_g_cs(10),
      vdd => vdd,
      vss => vss
   );

no2_x1_159_ins : no2_x1
   port map (
      i0  => not_word_in(6),
      i1  => not_aux115,
      nq  => no2_x1_159_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_11_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_159_sig,
      q   => fsm_g_g_cs(11),
      vdd => vdd,
      vss => vss
   );

no2_x1_160_ins : no2_x1
   port map (
      i0  => word_in(6),
      i1  => not_aux115,
      nq  => no2_x1_160_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_12_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_160_sig,
      q   => fsm_g_g_cs(12),
      vdd => vdd,
      vss => vss
   );

no2_x1_161_ins : no2_x1
   port map (
      i0  => not_aux45,
      i1  => not_fsm_g_g_cs(17),
      nq  => no2_x1_161_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_13_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_161_sig,
      q   => fsm_g_g_cs(13),
      vdd => vdd,
      vss => vss
   );

no2_x1_162_ins : no2_x1
   port map (
      i0  => not_aux46,
      i1  => not_fsm_g_g_cs(17),
      nq  => no2_x1_162_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_14_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_162_sig,
      q   => fsm_g_g_cs(14),
      vdd => vdd,
      vss => vss
   );

no2_x1_163_ins : no2_x1
   port map (
      i0  => not_aux45,
      i1  => not_fsm_g_g_cs(18),
      nq  => no2_x1_163_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_15_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_163_sig,
      q   => fsm_g_g_cs(15),
      vdd => vdd,
      vss => vss
   );

no2_x1_164_ins : no2_x1
   port map (
      i0  => not_aux46,
      i1  => not_fsm_g_g_cs(18),
      nq  => no2_x1_164_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_16_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_164_sig,
      q   => fsm_g_g_cs(16),
      vdd => vdd,
      vss => vss
   );

no2_x1_165_ins : no2_x1
   port map (
      i0  => not_aux45,
      i1  => not_fsm_g_g_cs(21),
      nq  => no2_x1_165_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_17_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_165_sig,
      q   => fsm_g_g_cs(17),
      vdd => vdd,
      vss => vss
   );

no2_x1_166_ins : no2_x1
   port map (
      i0  => not_aux46,
      i1  => not_fsm_g_g_cs(21),
      nq  => no2_x1_166_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_18_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_166_sig,
      q   => fsm_g_g_cs(18),
      vdd => vdd,
      vss => vss
   );

no2_x1_167_ins : no2_x1
   port map (
      i0  => not_aux45,
      i1  => not_fsm_g_g_cs(22),
      nq  => no2_x1_167_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_19_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_167_sig,
      q   => fsm_g_g_cs(19),
      vdd => vdd,
      vss => vss
   );

no2_x1_168_ins : no2_x1
   port map (
      i0  => not_aux46,
      i1  => not_fsm_g_g_cs(22),
      nq  => no2_x1_168_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_20_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_168_sig,
      q   => fsm_g_g_cs(20),
      vdd => vdd,
      vss => vss
   );

no2_x1_169_ins : no2_x1
   port map (
      i0  => not_word_in(0),
      i1  => not_aux48,
      nq  => no2_x1_169_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_21_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_169_sig,
      q   => fsm_g_g_cs(21),
      vdd => vdd,
      vss => vss
   );

no2_x1_170_ins : no2_x1
   port map (
      i0  => word_in(0),
      i1  => not_aux48,
      nq  => no2_x1_170_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_22_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_170_sig,
      q   => fsm_g_g_cs(22),
      vdd => vdd,
      vss => vss
   );

no2_x1_171_ins : no2_x1
   port map (
      i0  => not_aux44,
      i1  => not_aux31,
      nq  => no2_x1_171_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_23_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_171_sig,
      q   => fsm_g_g_cs(23),
      vdd => vdd,
      vss => vss
   );

nao22_x1_7_ins : nao22_x1
   port map (
      i0  => not_aux114,
      i1  => not_aux125,
      i2  => not_reset,
      nq  => nao22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_24_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_7_sig,
      q   => fsm_g_g_cs(24),
      vdd => vdd,
      vss => vss
   );

no2_x1_173_ins : no2_x1
   port map (
      i0  => not_aux18,
      i1  => not_fsm_h_h_cs(23),
      nq  => no2_x1_173_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_9_ins : na4_x1
   port map (
      i0  => word_in(3),
      i1  => not_word_in(0),
      i2  => word_in(4),
      i3  => not_word_in(7),
      nq  => na4_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_13_ins : no4_x1
   port map (
      i0  => fsm_h_h_cs(11),
      i1  => mbk_buf_aux8,
      i2  => fsm_h_h_cs(7),
      i3  => na4_x1_9_sig,
      nq  => no4_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_16_ins : no3_x1
   port map (
      i0  => fsm_h_h_cs(11),
      i1  => fsm_h_h_cs(7),
      i2  => fsm_h_h_cs(24),
      nq  => no3_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_174_ins : no2_x1
   port map (
      i0  => no3_x1_16_sig,
      i1  => no4_x1_13_sig,
      nq  => no2_x1_174_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_5_ins : an12_x1
   port map (
      i0  => mbk_buf_not_aux12,
      i1  => fsm_h_h_cs(0),
      q   => an12_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_12_ins : no4_x1
   port map (
      i0  => an12_x1_5_sig,
      i1  => aux124,
      i2  => no2_x1_174_sig,
      i3  => no2_x1_173_sig,
      nq  => no4_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_10_ins : na4_x1
   port map (
      i0  => word_in(7),
      i1  => word_in(0),
      i2  => not_word_in(3),
      i3  => not_word_in(4),
      nq  => na4_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_14_ins : no4_x1
   port map (
      i0  => fsm_h_h_cs(0),
      i1  => mbk_buf_aux8,
      i2  => fsm_h_h_cs(24),
      i3  => na4_x1_10_sig,
      nq  => no4_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_ins : oa22_x2
   port map (
      i0  => no4_x1_14_sig,
      i1  => not_fsm_h_h_cs(23),
      i2  => reset,
      q   => oa22_x2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_172_ins : no2_x1
   port map (
      i0  => oa22_x2_sig,
      i1  => no4_x1_12_sig,
      nq  => no2_x1_172_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_172_sig,
      q   => fsm_h_h_cs(0),
      vdd => vdd,
      vss => vss
   );

no2_x1_175_ins : no2_x1
   port map (
      i0  => not_aux49,
      i1  => not_word_in(7),
      nq  => no2_x1_175_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_175_sig,
      q   => fsm_h_h_cs(1),
      vdd => vdd,
      vss => vss
   );

no2_x1_176_ins : no2_x1
   port map (
      i0  => word_in(7),
      i1  => not_aux49,
      nq  => no2_x1_176_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_176_sig,
      q   => fsm_h_h_cs(2),
      vdd => vdd,
      vss => vss
   );

no2_x1_177_ins : no2_x1
   port map (
      i0  => not_aux50,
      i1  => not_word_in(7),
      nq  => no2_x1_177_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_177_sig,
      q   => fsm_h_h_cs(3),
      vdd => vdd,
      vss => vss
   );

no2_x1_178_ins : no2_x1
   port map (
      i0  => word_in(7),
      i1  => not_aux50,
      nq  => no2_x1_178_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_178_sig,
      q   => fsm_h_h_cs(4),
      vdd => vdd,
      vss => vss
   );

no2_x1_179_ins : no2_x1
   port map (
      i0  => not_aux51,
      i1  => not_word_in(7),
      nq  => no2_x1_179_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_5_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_179_sig,
      q   => fsm_h_h_cs(5),
      vdd => vdd,
      vss => vss
   );

no2_x1_180_ins : no2_x1
   port map (
      i0  => word_in(7),
      i1  => not_aux51,
      nq  => no2_x1_180_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_6_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_180_sig,
      q   => fsm_h_h_cs(6),
      vdd => vdd,
      vss => vss
   );

no2_x1_181_ins : no2_x1
   port map (
      i0  => not_aux52,
      i1  => not_fsm_h_h_cs(16),
      nq  => no2_x1_181_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_7_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_181_sig,
      q   => fsm_h_h_cs(7),
      vdd => vdd,
      vss => vss
   );

no2_x1_182_ins : no2_x1
   port map (
      i0  => not_aux53,
      i1  => not_fsm_h_h_cs(16),
      nq  => no2_x1_182_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_8_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_182_sig,
      q   => fsm_h_h_cs(8),
      vdd => vdd,
      vss => vss
   );

no2_x1_183_ins : no2_x1
   port map (
      i0  => not_aux54,
      i1  => not_word_in(7),
      nq  => no2_x1_183_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_9_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_183_sig,
      q   => fsm_h_h_cs(9),
      vdd => vdd,
      vss => vss
   );

no2_x1_184_ins : no2_x1
   port map (
      i0  => word_in(7),
      i1  => not_aux54,
      nq  => no2_x1_184_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_10_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_184_sig,
      q   => fsm_h_h_cs(10),
      vdd => vdd,
      vss => vss
   );

no2_x1_185_ins : no2_x1
   port map (
      i0  => not_aux52,
      i1  => not_fsm_h_h_cs(20),
      nq  => no2_x1_185_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_11_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_185_sig,
      q   => fsm_h_h_cs(11),
      vdd => vdd,
      vss => vss
   );

no2_x1_186_ins : no2_x1
   port map (
      i0  => not_aux53,
      i1  => not_fsm_h_h_cs(20),
      nq  => no2_x1_186_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_12_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_186_sig,
      q   => fsm_h_h_cs(12),
      vdd => vdd,
      vss => vss
   );

no2_x1_187_ins : no2_x1
   port map (
      i0  => not_aux55,
      i1  => not_word_in(7),
      nq  => no2_x1_187_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_13_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_187_sig,
      q   => fsm_h_h_cs(13),
      vdd => vdd,
      vss => vss
   );

no2_x1_188_ins : no2_x1
   port map (
      i0  => word_in(7),
      i1  => not_aux55,
      nq  => no2_x1_188_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_14_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_188_sig,
      q   => fsm_h_h_cs(14),
      vdd => vdd,
      vss => vss
   );

no2_x1_189_ins : no2_x1
   port map (
      i0  => not_aux52,
      i1  => not_fsm_h_h_cs(18),
      nq  => no2_x1_189_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_15_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_189_sig,
      q   => fsm_h_h_cs(15),
      vdd => vdd,
      vss => vss
   );

no2_x1_190_ins : no2_x1
   port map (
      i0  => not_aux53,
      i1  => not_fsm_h_h_cs(18),
      nq  => no2_x1_190_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_16_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_190_sig,
      q   => fsm_h_h_cs(16),
      vdd => vdd,
      vss => vss
   );

no2_x1_191_ins : no2_x1
   port map (
      i0  => not_aux56,
      i1  => not_word_in(7),
      nq  => no2_x1_191_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_17_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_191_sig,
      q   => fsm_h_h_cs(17),
      vdd => vdd,
      vss => vss
   );

no2_x1_192_ins : no2_x1
   port map (
      i0  => word_in(7),
      i1  => not_aux56,
      nq  => no2_x1_192_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_18_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_192_sig,
      q   => fsm_h_h_cs(18),
      vdd => vdd,
      vss => vss
   );

no2_x1_193_ins : no2_x1
   port map (
      i0  => not_aux52,
      i1  => not_fsm_h_h_cs(22),
      nq  => no2_x1_193_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_19_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_193_sig,
      q   => fsm_h_h_cs(19),
      vdd => vdd,
      vss => vss
   );

no2_x1_194_ins : no2_x1
   port map (
      i0  => not_aux53,
      i1  => not_fsm_h_h_cs(22),
      nq  => no2_x1_194_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_20_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_194_sig,
      q   => fsm_h_h_cs(20),
      vdd => vdd,
      vss => vss
   );

no2_x1_195_ins : no2_x1
   port map (
      i0  => not_aux25,
      i1  => not_fsm_h_h_cs(23),
      nq  => no2_x1_195_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_21_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_195_sig,
      q   => fsm_h_h_cs(21),
      vdd => vdd,
      vss => vss
   );

no2_x1_196_ins : no2_x1
   port map (
      i0  => not_aux26,
      i1  => not_fsm_h_h_cs(23),
      nq  => no2_x1_196_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_22_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_196_sig,
      q   => fsm_h_h_cs(22),
      vdd => vdd,
      vss => vss
   );

inv_x2_18_ins : inv_x2
   port map (
      i   => not_aux31,
      nq  => inv_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_11_ins : ao22_x2
   port map (
      i0  => fsm_h_h_cs(24),
      i1  => fsm_h_h_cs(0),
      i2  => inv_x2_18_sig,
      q   => ao22_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_23_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_11_sig,
      q   => fsm_h_h_cs(23),
      vdd => vdd,
      vss => vss
   );

na4_x1_11_ins : na4_x1
   port map (
      i0  => not_reset,
      i1  => word_in(0),
      i2  => word_in(7),
      i3  => not_word_in(3),
      nq  => na4_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_15_ins : no4_x1
   port map (
      i0  => fsm_h_h_cs(11),
      i1  => word_in(4),
      i2  => fsm_h_h_cs(7),
      i3  => na4_x1_11_sig,
      nq  => no4_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_19_ins : inv_x2
   port map (
      i   => aux124,
      nq  => inv_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

noa2a22_x1_ins : noa2a22_x1
   port map (
      i0  => inv_x2_19_sig,
      i1  => no4_x1_15_sig,
      i2  => not_aux125,
      i3  => not_reset,
      nq  => noa2a22_x1_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_24_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa2a22_x1_sig,
      q   => fsm_h_h_cs(24),
      vdd => vdd,
      vss => vss
   );

no4_x1_16_ins : no4_x1
   port map (
      i0  => fsm_a_a_cs(2),
      i1  => fsm_a_a_cs(10),
      i2  => fsm_a_a_cs(3),
      i3  => fsm_a_a_cs(4),
      nq  => no4_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_17_ins : no3_x1
   port map (
      i0  => fsm_a_a_cs(13),
      i1  => fsm_a_a_cs(1),
      i2  => fsm_a_a_cs(17),
      nq  => no3_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_18_ins : no3_x1
   port map (
      i0  => fsm_a_a_cs(19),
      i1  => fsm_a_a_cs(9),
      i2  => fsm_a_a_cs(14),
      nq  => no3_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

address_0_ins : na3_x1
   port map (
      i0  => no3_x1_18_sig,
      i1  => no3_x1_17_sig,
      i2  => no4_x1_16_sig,
      nq  => address(0),
      vdd => vdd,
      vss => vss
   );

no4_x1_17_ins : no4_x1
   port map (
      i0  => fsm_b_b_cs(2),
      i1  => fsm_b_b_cs(10),
      i2  => fsm_b_b_cs(9),
      i3  => fsm_b_b_cs(4),
      nq  => no4_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_19_ins : no3_x1
   port map (
      i0  => fsm_b_b_cs(13),
      i1  => fsm_b_b_cs(3),
      i2  => fsm_b_b_cs(1),
      nq  => no3_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_20_ins : no3_x1
   port map (
      i0  => fsm_b_b_cs(19),
      i1  => fsm_b_b_cs(14),
      i2  => fsm_b_b_cs(17),
      nq  => no3_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

address_1_ins : na3_x1
   port map (
      i0  => no3_x1_20_sig,
      i1  => no3_x1_19_sig,
      i2  => no4_x1_17_sig,
      nq  => address(1),
      vdd => vdd,
      vss => vss
   );

no4_x1_18_ins : no4_x1
   port map (
      i0  => fsm_c_c_cs(4),
      i1  => fsm_c_c_cs(2),
      i2  => fsm_c_c_cs(17),
      i3  => fsm_c_c_cs(10),
      nq  => no4_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_21_ins : no3_x1
   port map (
      i0  => fsm_c_c_cs(3),
      i1  => fsm_c_c_cs(1),
      i2  => fsm_c_c_cs(9),
      nq  => no3_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_22_ins : no3_x1
   port map (
      i0  => fsm_c_c_cs(14),
      i1  => fsm_c_c_cs(13),
      i2  => fsm_c_c_cs(19),
      nq  => no3_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

address_2_ins : na3_x1
   port map (
      i0  => no3_x1_22_sig,
      i1  => no3_x1_21_sig,
      i2  => no4_x1_18_sig,
      nq  => address(2),
      vdd => vdd,
      vss => vss
   );

inv_x2_20_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(9),
      nq  => inv_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_21_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(2),
      nq  => inv_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_3_ins : a4_x2
   port map (
      i0  => inv_x2_21_sig,
      i1  => not_aux57,
      i2  => not_fsm_d_d_cs(19),
      i3  => inv_x2_20_sig,
      q   => a4_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_23_ins : no3_x1
   port map (
      i0  => fsm_d_d_cs(14),
      i1  => fsm_d_d_cs(1),
      i2  => fsm_d_d_cs(17),
      nq  => no3_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_197_ins : no2_x1
   port map (
      i0  => fsm_d_d_cs(13),
      i1  => fsm_d_d_cs(10),
      nq  => no2_x1_197_sig,
      vdd => vdd,
      vss => vss
   );

address_3_ins : na3_x1
   port map (
      i0  => no2_x1_197_sig,
      i1  => no3_x1_23_sig,
      i2  => a4_x2_3_sig,
      nq  => address(3),
      vdd => vdd,
      vss => vss
   );

no4_x1_19_ins : no4_x1
   port map (
      i0  => fsm_e_e_cs(10),
      i1  => fsm_e_e_cs(2),
      i2  => fsm_e_e_cs(17),
      i3  => fsm_e_e_cs(4),
      nq  => no4_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_24_ins : no3_x1
   port map (
      i0  => fsm_e_e_cs(3),
      i1  => fsm_e_e_cs(1),
      i2  => fsm_e_e_cs(9),
      nq  => no3_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_25_ins : no3_x1
   port map (
      i0  => fsm_e_e_cs(19),
      i1  => fsm_e_e_cs(13),
      i2  => fsm_e_e_cs(14),
      nq  => no3_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

address_4_ins : na3_x1
   port map (
      i0  => no3_x1_25_sig,
      i1  => no3_x1_24_sig,
      i2  => no4_x1_19_sig,
      nq  => address(4),
      vdd => vdd,
      vss => vss
   );

no4_x1_20_ins : no4_x1
   port map (
      i0  => fsm_f_f_cs(1),
      i1  => fsm_f_f_cs(3),
      i2  => fsm_f_f_cs(9),
      i3  => fsm_f_f_cs(4),
      nq  => no4_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_26_ins : no3_x1
   port map (
      i0  => fsm_f_f_cs(10),
      i1  => fsm_f_f_cs(13),
      i2  => fsm_f_f_cs(2),
      nq  => no3_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_27_ins : no3_x1
   port map (
      i0  => fsm_f_f_cs(17),
      i1  => fsm_f_f_cs(14),
      i2  => fsm_f_f_cs(19),
      nq  => no3_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

address_5_ins : na3_x1
   port map (
      i0  => no3_x1_27_sig,
      i1  => no3_x1_26_sig,
      i2  => no4_x1_20_sig,
      nq  => address(5),
      vdd => vdd,
      vss => vss
   );

no4_x1_21_ins : no4_x1
   port map (
      i0  => fsm_g_g_cs(10),
      i1  => fsm_g_g_cs(4),
      i2  => fsm_g_g_cs(19),
      i3  => fsm_g_g_cs(2),
      nq  => no4_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_28_ins : no3_x1
   port map (
      i0  => fsm_g_g_cs(17),
      i1  => fsm_g_g_cs(1),
      i2  => fsm_g_g_cs(14),
      nq  => no3_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_29_ins : no3_x1
   port map (
      i0  => fsm_g_g_cs(3),
      i1  => fsm_g_g_cs(13),
      i2  => fsm_g_g_cs(9),
      nq  => no3_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

address_6_ins : na3_x1
   port map (
      i0  => no3_x1_29_sig,
      i1  => no3_x1_28_sig,
      i2  => no4_x1_21_sig,
      nq  => address(6),
      vdd => vdd,
      vss => vss
   );

no4_x1_22_ins : no4_x1
   port map (
      i0  => fsm_h_h_cs(4),
      i1  => fsm_h_h_cs(2),
      i2  => fsm_h_h_cs(10),
      i3  => fsm_h_h_cs(19),
      nq  => no4_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_30_ins : no3_x1
   port map (
      i0  => fsm_h_h_cs(9),
      i1  => fsm_h_h_cs(3),
      i2  => fsm_h_h_cs(13),
      nq  => no3_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_31_ins : no3_x1
   port map (
      i0  => fsm_h_h_cs(14),
      i1  => fsm_h_h_cs(1),
      i2  => fsm_h_h_cs(17),
      nq  => no3_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

address_7_ins : na3_x1
   port map (
      i0  => no3_x1_31_sig,
      i1  => no3_x1_30_sig,
      i2  => no4_x1_22_sig,
      nq  => address(7),
      vdd => vdd,
      vss => vss
   );

inv_x2_22_ins : inv_x2
   port map (
      i   => not_aux1,
      nq  => inv_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_32_ins : no3_x1
   port map (
      i0  => fsm_a_a_cs(5),
      i1  => fsm_a_a_cs(7),
      i2  => inv_x2_22_sig,
      nq  => no3_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_198_ins : no2_x1
   port map (
      i0  => fsm_a_a_cs(9),
      i1  => fsm_a_a_cs(13),
      nq  => no2_x1_198_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_199_ins : no2_x1
   port map (
      i0  => fsm_a_a_cs(3),
      i1  => fsm_a_a_cs(15),
      nq  => no2_x1_199_sig,
      vdd => vdd,
      vss => vss
   );

data_0_ins : na3_x1
   port map (
      i0  => no2_x1_199_sig,
      i1  => no2_x1_198_sig,
      i2  => no3_x1_32_sig,
      nq  => data(0),
      vdd => vdd,
      vss => vss
   );

a3_x2_3_ins : a3_x2
   port map (
      i0  => not_aux59,
      i1  => not_fsm_b_b_cs(7),
      i2  => not_fsm_b_b_cs(15),
      q   => a3_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_200_ins : no2_x1
   port map (
      i0  => fsm_b_b_cs(1),
      i1  => fsm_b_b_cs(13),
      nq  => no2_x1_200_sig,
      vdd => vdd,
      vss => vss
   );

data_1_ins : na3_x1
   port map (
      i0  => not_fsm_b_b_cs(3),
      i1  => no2_x1_200_sig,
      i2  => a3_x2_3_sig,
      nq  => data(1),
      vdd => vdd,
      vss => vss
   );

no4_x1_23_ins : no4_x1
   port map (
      i0  => fsm_c_c_cs(7),
      i1  => fsm_c_c_cs(5),
      i2  => fsm_c_c_cs(1),
      i3  => fsm_c_c_cs(11),
      nq  => no4_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_33_ins : no3_x1
   port map (
      i0  => fsm_c_c_cs(9),
      i1  => fsm_c_c_cs(3),
      i2  => fsm_c_c_cs(15),
      nq  => no3_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

data_2_ins : na3_x1
   port map (
      i0  => not_fsm_c_c_cs(13),
      i1  => no3_x1_33_sig,
      i2  => no4_x1_23_sig,
      nq  => data(2),
      vdd => vdd,
      vss => vss
   );

no4_x1_24_ins : no4_x1
   port map (
      i0  => fsm_d_d_cs(3),
      i1  => fsm_d_d_cs(5),
      i2  => fsm_d_d_cs(9),
      i3  => fsm_d_d_cs(7),
      nq  => no4_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_34_ins : no3_x1
   port map (
      i0  => fsm_d_d_cs(1),
      i1  => fsm_d_d_cs(13),
      i2  => fsm_d_d_cs(15),
      nq  => no3_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

data_3_ins : na3_x1
   port map (
      i0  => not_fsm_d_d_cs(11),
      i1  => no3_x1_34_sig,
      i2  => no4_x1_24_sig,
      nq  => data(3),
      vdd => vdd,
      vss => vss
   );

inv_x2_23_ins : inv_x2
   port map (
      i   => not_aux2,
      nq  => inv_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_35_ins : no3_x1
   port map (
      i0  => fsm_e_e_cs(5),
      i1  => fsm_e_e_cs(11),
      i2  => inv_x2_23_sig,
      nq  => no3_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_201_ins : no2_x1
   port map (
      i0  => fsm_e_e_cs(13),
      i1  => fsm_e_e_cs(1),
      nq  => no2_x1_201_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_202_ins : no2_x1
   port map (
      i0  => fsm_e_e_cs(7),
      i1  => fsm_e_e_cs(15),
      nq  => no2_x1_202_sig,
      vdd => vdd,
      vss => vss
   );

data_4_ins : na3_x1
   port map (
      i0  => no2_x1_202_sig,
      i1  => no2_x1_201_sig,
      i2  => no3_x1_35_sig,
      nq  => data(4),
      vdd => vdd,
      vss => vss
   );

a3_x2_4_ins : a3_x2
   port map (
      i0  => not_aux60,
      i1  => not_fsm_f_f_cs(11),
      i2  => not_fsm_f_f_cs(1),
      q   => a3_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_203_ins : no2_x1
   port map (
      i0  => fsm_f_f_cs(13),
      i1  => fsm_f_f_cs(7),
      nq  => no2_x1_203_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_204_ins : no2_x1
   port map (
      i0  => fsm_f_f_cs(9),
      i1  => fsm_f_f_cs(15),
      nq  => no2_x1_204_sig,
      vdd => vdd,
      vss => vss
   );

data_5_ins : na3_x1
   port map (
      i0  => no2_x1_204_sig,
      i1  => no2_x1_203_sig,
      i2  => a3_x2_4_sig,
      nq  => data(5),
      vdd => vdd,
      vss => vss
   );

no4_x1_25_ins : no4_x1
   port map (
      i0  => fsm_g_g_cs(11),
      i1  => fsm_g_g_cs(5),
      i2  => fsm_g_g_cs(1),
      i3  => fsm_g_g_cs(7),
      nq  => no4_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_36_ins : no3_x1
   port map (
      i0  => fsm_g_g_cs(3),
      i1  => fsm_g_g_cs(15),
      i2  => fsm_g_g_cs(9),
      nq  => no3_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

data_6_ins : na3_x1
   port map (
      i0  => not_fsm_g_g_cs(13),
      i1  => no3_x1_36_sig,
      i2  => no4_x1_25_sig,
      nq  => data(6),
      vdd => vdd,
      vss => vss
   );

o4_x2_2_ins : o4_x2
   port map (
      i0  => fsm_h_h_cs(15),
      i1  => fsm_h_h_cs(5),
      i2  => fsm_h_h_cs(1),
      i3  => fsm_h_h_cs(3),
      q   => o4_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_4_ins : o3_x2
   port map (
      i0  => fsm_h_h_cs(9),
      i1  => fsm_h_h_cs(13),
      i2  => fsm_h_h_cs(11),
      q   => o3_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

data_7_ins : o3_x2
   port map (
      i0  => o3_x2_4_sig,
      i1  => fsm_h_h_cs(7),
      i2  => o4_x2_2_sig,
      q   => data(7),
      vdd => vdd,
      vss => vss
   );

error_f_ins : buf_x2
   port map (
      i   => fsm_a_a_cs(0),
      q   => error_f,
      vdd => vdd,
      vss => vss
   );

mbk_buf_not_aux12 : buf_x2
   port map (
      i   => not_aux12,
      q   => mbk_buf_not_aux12,
      vdd => vdd,
      vss => vss
   );

mbk_buf_aux18 : buf_x2
   port map (
      i   => aux18,
      q   => mbk_buf_aux18,
      vdd => vdd,
      vss => vss
   );

mbk_buf_aux8 : buf_x2
   port map (
      i   => aux8,
      q   => mbk_buf_aux8,
      vdd => vdd,
      vss => vss
   );

mbk_buf_not_aux15 : buf_x2
   port map (
      i   => not_aux15,
      q   => mbk_buf_not_aux15,
      vdd => vdd,
      vss => vss
   );


end structural;
