// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Dilate (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        p_src_rows_V,
        p_src_cols_V,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_pp0_stage0 = 5'd8;
parameter    ap_ST_fsm_state7 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] p_src_rows_V;
input  [31:0] p_src_cols_V;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    p_src_data_stream_0_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] or_cond_i498_i_i_reg_2158;
reg   [0:0] icmp_reg_2102;
reg   [0:0] tmp_48_reg_2093;
reg    p_src_data_stream_1_V_blk_n;
reg    p_src_data_stream_2_V_blk_n;
reg    p_dst_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] or_cond_i_i_reg_2206;
reg   [0:0] or_cond_i_i_reg_2206_pp0_iter1_reg;
reg    p_dst_data_stream_1_V_blk_n;
reg    p_dst_data_stream_2_V_blk_n;
reg   [31:0] t_V_6_reg_570;
reg    ap_block_state1;
wire   [1:0] tmp_37_fu_581_p2;
wire    ap_CS_fsm_state2;
wire   [31:0] tmp_45_fu_593_p2;
wire   [0:0] tmp_38_fu_587_p2;
wire   [31:0] tmp_46_fu_598_p2;
wire   [31:0] tmp_47_fu_603_p2;
wire   [31:0] p_neg466_i_i_fu_608_p2;
wire   [0:0] exitcond462_i_i_fu_613_p2;
wire    ap_CS_fsm_state3;
wire   [31:0] i_V_fu_618_p2;
reg   [31:0] i_V_reg_2088;
wire   [0:0] tmp_48_fu_624_p2;
wire   [0:0] tmp_307_not_fu_629_p2;
reg   [0:0] tmp_307_not_reg_2097;
wire   [0:0] icmp_fu_645_p2;
wire   [0:0] tmp_51_fu_651_p2;
reg   [0:0] tmp_51_reg_2107;
wire   [0:0] tmp_338_0_2_fu_657_p2;
reg   [0:0] tmp_338_0_2_reg_2111;
wire   [0:0] tmp_52_fu_663_p2;
reg   [0:0] tmp_52_reg_2115;
wire   [1:0] tmp_107_fu_819_p1;
reg   [1:0] tmp_107_reg_2128;
wire   [1:0] tmp_108_fu_836_p1;
reg   [1:0] tmp_108_reg_2135;
wire   [1:0] tmp_109_fu_853_p1;
reg   [1:0] tmp_109_reg_2142;
wire   [0:0] exitcond461_i_i_fu_857_p2;
reg   [0:0] exitcond461_i_i_reg_2149;
wire    ap_block_state4_pp0_stage0_iter0;
reg    ap_predicate_op189_read_state5;
reg    ap_predicate_op197_read_state5;
reg    ap_predicate_op235_read_state5;
reg    ap_predicate_op243_read_state5;
reg    ap_predicate_op281_read_state5;
reg    ap_predicate_op289_read_state5;
reg    ap_block_state5_pp0_stage0_iter1;
reg    ap_block_state6_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond461_i_i_reg_2149_pp0_iter1_reg;
wire   [31:0] j_V_fu_862_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] or_cond_i498_i_i_fu_909_p2;
wire   [0:0] brmerge_fu_943_p2;
reg   [0:0] brmerge_reg_2162;
reg   [10:0] k_buf_0_val_3_addr_reg_2175;
wire   [1:0] tmp_113_fu_961_p1;
reg   [1:0] tmp_113_reg_2181;
reg   [10:0] k_buf_0_val_4_addr_reg_2194;
reg   [10:0] k_buf_0_val_5_addr_reg_2200;
wire   [0:0] or_cond_i_i_fu_965_p2;
reg   [10:0] k_buf_1_val_3_addr_reg_2210;
reg   [10:0] k_buf_1_val_4_addr_reg_2216;
reg   [10:0] k_buf_1_val_5_addr_reg_2222;
reg   [10:0] k_buf_2_val_3_addr_reg_2228;
reg   [10:0] k_buf_2_val_4_addr_reg_2234;
reg   [10:0] k_buf_2_val_5_addr_reg_2240;
wire   [7:0] src_kernel_win_0_va_37_fu_1059_p3;
reg   [7:0] src_kernel_win_0_va_37_reg_2246;
wire   [7:0] temp_0_i_i_i_0210_i_22_fu_1176_p3;
reg   [7:0] temp_0_i_i_i_0210_i_22_reg_2253;
wire   [7:0] src_kernel_win_1_va_37_fu_1273_p3;
reg   [7:0] src_kernel_win_1_va_37_reg_2259;
wire   [7:0] temp_0_i_i_i_0210_i_29_fu_1390_p3;
reg   [7:0] temp_0_i_i_i_0210_i_29_reg_2266;
wire   [7:0] src_kernel_win_2_va_40_fu_1487_p3;
reg   [7:0] src_kernel_win_2_va_40_reg_2272;
wire   [7:0] temp_0_i_i_i_0210_i_36_fu_1604_p3;
reg   [7:0] temp_0_i_i_i_0210_i_36_reg_2279;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state4;
wire   [10:0] k_buf_0_val_3_address0;
reg    k_buf_0_val_3_ce0;
wire   [7:0] k_buf_0_val_3_q0;
wire   [10:0] k_buf_0_val_3_address1;
reg    k_buf_0_val_3_ce1;
reg    k_buf_0_val_3_we1;
wire   [10:0] k_buf_0_val_4_address0;
reg    k_buf_0_val_4_ce0;
wire   [7:0] k_buf_0_val_4_q0;
wire   [10:0] k_buf_0_val_4_address1;
reg    k_buf_0_val_4_ce1;
reg    k_buf_0_val_4_we1;
reg   [7:0] k_buf_0_val_4_d1;
wire   [10:0] k_buf_0_val_5_address0;
reg    k_buf_0_val_5_ce0;
wire   [7:0] k_buf_0_val_5_q0;
wire   [10:0] k_buf_0_val_5_address1;
reg    k_buf_0_val_5_ce1;
reg    k_buf_0_val_5_we1;
reg   [7:0] k_buf_0_val_5_d1;
wire   [10:0] k_buf_1_val_3_address0;
reg    k_buf_1_val_3_ce0;
wire   [7:0] k_buf_1_val_3_q0;
wire   [10:0] k_buf_1_val_3_address1;
reg    k_buf_1_val_3_ce1;
reg    k_buf_1_val_3_we1;
wire   [10:0] k_buf_1_val_4_address0;
reg    k_buf_1_val_4_ce0;
wire   [7:0] k_buf_1_val_4_q0;
wire   [10:0] k_buf_1_val_4_address1;
reg    k_buf_1_val_4_ce1;
reg    k_buf_1_val_4_we1;
reg   [7:0] k_buf_1_val_4_d1;
wire   [10:0] k_buf_1_val_5_address0;
reg    k_buf_1_val_5_ce0;
wire   [7:0] k_buf_1_val_5_q0;
wire   [10:0] k_buf_1_val_5_address1;
reg    k_buf_1_val_5_ce1;
reg    k_buf_1_val_5_we1;
reg   [7:0] k_buf_1_val_5_d1;
wire   [10:0] k_buf_2_val_3_address0;
reg    k_buf_2_val_3_ce0;
wire   [7:0] k_buf_2_val_3_q0;
wire   [10:0] k_buf_2_val_3_address1;
reg    k_buf_2_val_3_ce1;
reg    k_buf_2_val_3_we1;
wire   [10:0] k_buf_2_val_4_address0;
reg    k_buf_2_val_4_ce0;
wire   [7:0] k_buf_2_val_4_q0;
wire   [10:0] k_buf_2_val_4_address1;
reg    k_buf_2_val_4_ce1;
reg    k_buf_2_val_4_we1;
reg   [7:0] k_buf_2_val_4_d1;
wire   [10:0] k_buf_2_val_5_address0;
reg    k_buf_2_val_5_ce0;
wire   [7:0] k_buf_2_val_5_q0;
wire   [10:0] k_buf_2_val_5_address1;
reg    k_buf_2_val_5_ce1;
reg    k_buf_2_val_5_we1;
reg   [7:0] k_buf_2_val_5_d1;
reg   [1:0] tmp_36_reg_548;
reg   [31:0] t_V_reg_559;
wire    ap_CS_fsm_state7;
wire   [63:0] tmp_63_fu_948_p1;
reg    ap_block_pp0_stage0_01001;
reg   [7:0] src_kernel_win_0_va_fu_230;
reg   [7:0] src_kernel_win_0_va_32_fu_234;
reg   [7:0] src_kernel_win_0_va_33_fu_238;
wire   [7:0] src_kernel_win_0_va_38_fu_1077_p3;
reg   [7:0] src_kernel_win_0_va_34_fu_242;
reg   [7:0] src_kernel_win_0_va_35_fu_246;
wire   [7:0] src_kernel_win_0_va_39_fu_1095_p3;
reg   [7:0] src_kernel_win_0_va_36_fu_250;
reg   [7:0] src_kernel_win_1_va_fu_254;
reg   [7:0] src_kernel_win_1_va_32_fu_258;
reg   [7:0] src_kernel_win_1_va_33_fu_262;
wire   [7:0] src_kernel_win_1_va_38_fu_1291_p3;
reg   [7:0] src_kernel_win_1_va_34_fu_266;
reg   [7:0] src_kernel_win_1_va_35_fu_270;
wire   [7:0] src_kernel_win_1_va_39_fu_1309_p3;
reg   [7:0] src_kernel_win_1_va_36_fu_274;
reg   [7:0] src_kernel_win_2_va_fu_278;
reg   [7:0] src_kernel_win_2_va_32_fu_282;
reg   [7:0] src_kernel_win_2_va_33_fu_286;
wire   [7:0] src_kernel_win_2_va_41_fu_1505_p3;
reg   [7:0] src_kernel_win_2_va_34_fu_290;
reg   [7:0] src_kernel_win_2_va_35_fu_294;
wire   [7:0] src_kernel_win_2_va_42_fu_1523_p3;
reg   [7:0] src_kernel_win_2_va_36_fu_298;
reg   [7:0] right_border_buf_0_s_fu_302;
wire   [7:0] col_buf_0_val_0_0_fu_990_p3;
reg   [7:0] right_border_buf_2_s_fu_306;
wire   [7:0] col_buf_2_val_2_0_fu_1454_p3;
reg   [7:0] right_border_buf_2_17_fu_310;
wire   [7:0] col_buf_2_val_1_0_fu_1436_p3;
reg   [7:0] right_border_buf_0_20_fu_314;
wire   [7:0] col_buf_0_val_1_0_fu_1008_p3;
reg   [7:0] right_border_buf_2_18_fu_318;
wire   [7:0] col_buf_2_val_0_0_fu_1418_p3;
reg   [7:0] right_border_buf_1_s_fu_322;
wire   [7:0] col_buf_1_val_2_0_fu_1240_p3;
reg   [7:0] right_border_buf_0_21_fu_326;
wire   [7:0] col_buf_0_val_2_0_fu_1026_p3;
reg   [7:0] right_border_buf_1_20_fu_330;
wire   [7:0] col_buf_1_val_1_0_fu_1222_p3;
reg   [7:0] right_border_buf_1_21_fu_334;
wire   [7:0] col_buf_1_val_0_0_fu_1204_p3;
wire   [30:0] tmp_100_fu_635_p4;
wire   [31:0] tmp_53_fu_668_p2;
wire   [0:0] tmp_101_fu_674_p3;
wire   [0:0] tmp_55_fu_688_p2;
wire   [0:0] rev_fu_682_p2;
wire   [0:0] tmp_102_fu_699_p3;
wire   [31:0] p_assign_17_0_1_fu_714_p2;
wire   [0:0] tmp_103_fu_720_p3;
wire   [0:0] tmp_365_0_1_fu_734_p2;
wire   [0:0] rev7_fu_728_p2;
wire   [0:0] tmp_104_fu_745_p3;
wire   [31:0] p_assign_17_0_2_fu_760_p2;
wire   [0:0] tmp_105_fu_766_p3;
wire   [0:0] tmp_365_0_2_fu_780_p2;
wire   [0:0] rev8_fu_774_p2;
wire   [0:0] tmp_106_fu_791_p3;
wire   [0:0] or_cond_i_i_i_fu_693_p2;
wire   [31:0] p_assign_1_fu_707_p3;
wire   [31:0] y_fu_806_p3;
wire   [31:0] row_assign_s_fu_814_p2;
wire   [0:0] or_cond_i_i_i_0_1_fu_739_p2;
wire   [31:0] p_assign_18_0_1_fu_753_p3;
wire   [31:0] y_0_1_fu_823_p3;
wire   [31:0] row_assign_19_0_1_fu_831_p2;
wire   [0:0] or_cond_i_i_i_0_2_fu_785_p2;
wire   [31:0] p_assign_18_0_2_fu_799_p3;
wire   [31:0] y_0_2_fu_840_p3;
wire   [31:0] row_assign_19_0_2_fu_848_p2;
wire   [30:0] tmp_110_fu_868_p4;
wire   [31:0] ImagLoc_x_fu_884_p2;
wire   [0:0] tmp_111_fu_890_p3;
wire   [0:0] tmp_59_fu_904_p2;
wire   [0:0] rev9_fu_898_p2;
wire   [0:0] tmp_112_fu_915_p3;
wire   [31:0] p_assign_s_fu_923_p3;
wire   [31:0] x_fu_930_p3;
wire   [31:0] col_assign_6_fu_938_p2;
wire   [0:0] icmp3_fu_878_p2;
wire   [7:0] tmp_74_fu_979_p5;
wire   [7:0] tmp_75_fu_997_p5;
wire   [7:0] tmp_76_fu_1015_p5;
wire   [7:0] tmp_77_fu_1048_p5;
wire   [7:0] tmp_78_fu_1066_p5;
wire   [7:0] tmp_79_fu_1084_p5;
wire   [0:0] tmp_384_0_0_1_fu_1114_p2;
wire   [7:0] temp_0_i_i_i_0210_i_fu_1120_p3;
wire   [0:0] tmp_384_0_0_2_fu_1128_p2;
wire   [7:0] temp_0_i_i_i_0210_i_39_fu_1134_p3;
wire   [0:0] tmp_384_0_1_fu_1142_p2;
wire   [7:0] temp_0_i_i_i_0210_i_20_fu_1148_p3;
wire   [0:0] tmp_384_0_1_1_fu_1156_p2;
wire   [7:0] temp_0_i_i_i_0210_i_21_fu_1162_p3;
wire   [0:0] tmp_384_0_1_2_fu_1170_p2;
wire   [7:0] tmp_80_fu_1193_p5;
wire   [7:0] tmp_81_fu_1211_p5;
wire   [7:0] tmp_82_fu_1229_p5;
wire   [7:0] tmp_83_fu_1262_p5;
wire   [7:0] tmp_84_fu_1280_p5;
wire   [7:0] tmp_85_fu_1298_p5;
wire   [0:0] tmp_384_1_0_1_fu_1328_p2;
wire   [7:0] temp_0_i_i_i_0210_i_25_fu_1334_p3;
wire   [0:0] tmp_384_1_0_2_fu_1342_p2;
wire   [7:0] temp_0_i_i_i_0210_i_26_fu_1348_p3;
wire   [0:0] tmp_384_1_1_fu_1356_p2;
wire   [7:0] temp_0_i_i_i_0210_i_27_fu_1362_p3;
wire   [0:0] tmp_384_1_1_1_fu_1370_p2;
wire   [7:0] temp_0_i_i_i_0210_i_28_fu_1376_p3;
wire   [0:0] tmp_384_1_1_2_fu_1384_p2;
wire   [7:0] tmp_86_fu_1407_p5;
wire   [7:0] tmp_87_fu_1425_p5;
wire   [7:0] tmp_88_fu_1443_p5;
wire   [7:0] tmp_89_fu_1476_p5;
wire   [7:0] tmp_90_fu_1494_p5;
wire   [7:0] tmp_91_fu_1512_p5;
wire   [0:0] tmp_384_2_0_1_fu_1542_p2;
wire   [7:0] temp_0_i_i_i_0210_i_32_fu_1548_p3;
wire   [0:0] tmp_384_2_0_2_fu_1556_p2;
wire   [7:0] temp_0_i_i_i_0210_i_33_fu_1562_p3;
wire   [0:0] tmp_384_2_1_fu_1570_p2;
wire   [7:0] temp_0_i_i_i_0210_i_34_fu_1576_p3;
wire   [0:0] tmp_384_2_1_1_fu_1584_p2;
wire   [7:0] temp_0_i_i_i_0210_i_35_fu_1590_p3;
wire   [0:0] tmp_384_2_1_2_fu_1598_p2;
wire   [0:0] tmp_384_0_2_fu_1696_p2;
wire   [7:0] temp_0_i_i_i_0210_i_23_fu_1701_p3;
wire   [0:0] tmp_384_0_2_1_fu_1708_p2;
wire   [7:0] temp_0_i_i_i_0210_i_24_fu_1714_p3;
wire   [0:0] tmp_384_0_2_2_fu_1722_p2;
wire   [0:0] tmp_384_1_2_fu_1741_p2;
wire   [7:0] temp_0_i_i_i_0210_i_30_fu_1746_p3;
wire   [0:0] tmp_384_1_2_1_fu_1753_p2;
wire   [7:0] temp_0_i_i_i_0210_i_31_fu_1759_p3;
wire   [0:0] tmp_384_1_2_2_fu_1767_p2;
wire   [0:0] tmp_384_2_2_fu_1786_p2;
wire   [7:0] temp_0_i_i_i_0210_i_37_fu_1791_p3;
wire   [0:0] tmp_384_2_2_1_fu_1798_p2;
wire   [7:0] temp_0_i_i_i_0210_i_38_fu_1804_p3;
wire   [0:0] tmp_384_2_2_2_fu_1812_p2;
reg   [4:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_enable_operation_134;
reg    ap_enable_state4_pp0_iter0_stage0;
wire    ap_enable_operation_180;
reg    ap_enable_state5_pp0_iter1_stage0;
reg    ap_predicate_op193_store_state5;
reg    ap_enable_operation_193;
reg    ap_predicate_op198_store_state5;
reg    ap_enable_operation_198;
reg    ap_enable_operation_137;
wire    ap_enable_operation_183;
reg    ap_predicate_op191_store_state5;
reg    ap_enable_operation_191;
reg    ap_predicate_op196_store_state5;
reg    ap_enable_operation_196;
reg    ap_enable_operation_139;
wire    ap_enable_operation_186;
reg    ap_predicate_op190_store_state5;
reg    ap_enable_operation_190;
reg    ap_predicate_op195_store_state5;
reg    ap_enable_operation_195;
reg    ap_enable_operation_149;
wire    ap_enable_operation_226;
reg    ap_predicate_op239_store_state5;
reg    ap_enable_operation_239;
reg    ap_predicate_op244_store_state5;
reg    ap_enable_operation_244;
reg    ap_enable_operation_151;
wire    ap_enable_operation_229;
reg    ap_predicate_op237_store_state5;
reg    ap_enable_operation_237;
reg    ap_predicate_op242_store_state5;
reg    ap_enable_operation_242;
reg    ap_enable_operation_153;
wire    ap_enable_operation_232;
reg    ap_predicate_op236_store_state5;
reg    ap_enable_operation_236;
reg    ap_predicate_op241_store_state5;
reg    ap_enable_operation_241;
reg    ap_enable_operation_162;
wire    ap_enable_operation_272;
reg    ap_predicate_op285_store_state5;
reg    ap_enable_operation_285;
reg    ap_predicate_op290_store_state5;
reg    ap_enable_operation_290;
reg    ap_enable_operation_164;
wire    ap_enable_operation_275;
reg    ap_predicate_op283_store_state5;
reg    ap_enable_operation_283;
reg    ap_predicate_op288_store_state5;
reg    ap_enable_operation_288;
reg    ap_enable_operation_166;
wire    ap_enable_operation_278;
reg    ap_predicate_op282_store_state5;
reg    ap_enable_operation_282;
reg    ap_predicate_op287_store_state5;
reg    ap_enable_operation_287;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1314;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_3_address0),
    .ce0(k_buf_0_val_3_ce0),
    .q0(k_buf_0_val_3_q0),
    .address1(k_buf_0_val_3_address1),
    .ce1(k_buf_0_val_3_ce1),
    .we1(k_buf_0_val_3_we1),
    .d1(p_src_data_stream_0_V_dout)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_4_address0),
    .ce0(k_buf_0_val_4_ce0),
    .q0(k_buf_0_val_4_q0),
    .address1(k_buf_0_val_4_address1),
    .ce1(k_buf_0_val_4_ce1),
    .we1(k_buf_0_val_4_we1),
    .d1(k_buf_0_val_4_d1)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_5_address0),
    .ce0(k_buf_0_val_5_ce0),
    .q0(k_buf_0_val_5_q0),
    .address1(k_buf_0_val_5_address1),
    .ce1(k_buf_0_val_5_ce1),
    .we1(k_buf_0_val_5_we1),
    .d1(k_buf_0_val_5_d1)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_3_address0),
    .ce0(k_buf_1_val_3_ce0),
    .q0(k_buf_1_val_3_q0),
    .address1(k_buf_1_val_3_address1),
    .ce1(k_buf_1_val_3_ce1),
    .we1(k_buf_1_val_3_we1),
    .d1(p_src_data_stream_1_V_dout)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_4_address0),
    .ce0(k_buf_1_val_4_ce0),
    .q0(k_buf_1_val_4_q0),
    .address1(k_buf_1_val_4_address1),
    .ce1(k_buf_1_val_4_ce1),
    .we1(k_buf_1_val_4_we1),
    .d1(k_buf_1_val_4_d1)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_5_address0),
    .ce0(k_buf_1_val_5_ce0),
    .q0(k_buf_1_val_5_q0),
    .address1(k_buf_1_val_5_address1),
    .ce1(k_buf_1_val_5_ce1),
    .we1(k_buf_1_val_5_we1),
    .d1(k_buf_1_val_5_d1)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_3_address0),
    .ce0(k_buf_2_val_3_ce0),
    .q0(k_buf_2_val_3_q0),
    .address1(k_buf_2_val_3_address1),
    .ce1(k_buf_2_val_3_ce1),
    .we1(k_buf_2_val_3_we1),
    .d1(p_src_data_stream_2_V_dout)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_4_address0),
    .ce0(k_buf_2_val_4_ce0),
    .q0(k_buf_2_val_4_q0),
    .address1(k_buf_2_val_4_address1),
    .ce1(k_buf_2_val_4_ce1),
    .we1(k_buf_2_val_4_we1),
    .d1(k_buf_2_val_4_d1)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_5_address0),
    .ce0(k_buf_2_val_5_ce0),
    .q0(k_buf_2_val_5_q0),
    .address1(k_buf_2_val_5_address1),
    .ce1(k_buf_2_val_5_ce1),
    .we1(k_buf_2_val_5_we1),
    .d1(k_buf_2_val_5_d1)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U91(
    .din0(right_border_buf_0_s_fu_302),
    .din1(8'd0),
    .din2(8'd0),
    .din3(tmp_113_reg_2181),
    .dout(tmp_74_fu_979_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U92(
    .din0(right_border_buf_0_20_fu_314),
    .din1(8'd0),
    .din2(8'd0),
    .din3(tmp_113_reg_2181),
    .dout(tmp_75_fu_997_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U93(
    .din0(right_border_buf_0_21_fu_326),
    .din1(8'd0),
    .din2(8'd0),
    .din3(tmp_113_reg_2181),
    .dout(tmp_76_fu_1015_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U94(
    .din0(col_buf_0_val_0_0_fu_990_p3),
    .din1(col_buf_0_val_1_0_fu_1008_p3),
    .din2(col_buf_0_val_2_0_fu_1026_p3),
    .din3(tmp_107_reg_2128),
    .dout(tmp_77_fu_1048_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U95(
    .din0(col_buf_0_val_0_0_fu_990_p3),
    .din1(col_buf_0_val_1_0_fu_1008_p3),
    .din2(col_buf_0_val_2_0_fu_1026_p3),
    .din3(tmp_108_reg_2135),
    .dout(tmp_78_fu_1066_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U96(
    .din0(col_buf_0_val_0_0_fu_990_p3),
    .din1(col_buf_0_val_1_0_fu_1008_p3),
    .din2(col_buf_0_val_2_0_fu_1026_p3),
    .din3(tmp_109_reg_2142),
    .dout(tmp_79_fu_1084_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U97(
    .din0(right_border_buf_1_21_fu_334),
    .din1(8'd0),
    .din2(8'd0),
    .din3(tmp_113_reg_2181),
    .dout(tmp_80_fu_1193_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U98(
    .din0(right_border_buf_1_20_fu_330),
    .din1(8'd0),
    .din2(8'd0),
    .din3(tmp_113_reg_2181),
    .dout(tmp_81_fu_1211_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U99(
    .din0(right_border_buf_1_s_fu_322),
    .din1(8'd0),
    .din2(8'd0),
    .din3(tmp_113_reg_2181),
    .dout(tmp_82_fu_1229_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U100(
    .din0(col_buf_1_val_0_0_fu_1204_p3),
    .din1(col_buf_1_val_1_0_fu_1222_p3),
    .din2(col_buf_1_val_2_0_fu_1240_p3),
    .din3(tmp_107_reg_2128),
    .dout(tmp_83_fu_1262_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U101(
    .din0(col_buf_1_val_0_0_fu_1204_p3),
    .din1(col_buf_1_val_1_0_fu_1222_p3),
    .din2(col_buf_1_val_2_0_fu_1240_p3),
    .din3(tmp_108_reg_2135),
    .dout(tmp_84_fu_1280_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U102(
    .din0(col_buf_1_val_0_0_fu_1204_p3),
    .din1(col_buf_1_val_1_0_fu_1222_p3),
    .din2(col_buf_1_val_2_0_fu_1240_p3),
    .din3(tmp_109_reg_2142),
    .dout(tmp_85_fu_1298_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U103(
    .din0(right_border_buf_2_18_fu_318),
    .din1(8'd0),
    .din2(8'd0),
    .din3(tmp_113_reg_2181),
    .dout(tmp_86_fu_1407_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U104(
    .din0(right_border_buf_2_17_fu_310),
    .din1(8'd0),
    .din2(8'd0),
    .din3(tmp_113_reg_2181),
    .dout(tmp_87_fu_1425_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U105(
    .din0(right_border_buf_2_s_fu_306),
    .din1(8'd0),
    .din2(8'd0),
    .din3(tmp_113_reg_2181),
    .dout(tmp_88_fu_1443_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U106(
    .din0(col_buf_2_val_0_0_fu_1418_p3),
    .din1(col_buf_2_val_1_0_fu_1436_p3),
    .din2(col_buf_2_val_2_0_fu_1454_p3),
    .din3(tmp_107_reg_2128),
    .dout(tmp_89_fu_1476_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U107(
    .din0(col_buf_2_val_0_0_fu_1418_p3),
    .din1(col_buf_2_val_1_0_fu_1436_p3),
    .din2(col_buf_2_val_2_0_fu_1454_p3),
    .din3(tmp_108_reg_2135),
    .dout(tmp_90_fu_1494_p5)
);

hls_sobel_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_32_kbM_U108(
    .din0(col_buf_2_val_0_0_fu_1418_p3),
    .din1(col_buf_2_val_1_0_fu_1436_p3),
    .din2(col_buf_2_val_2_0_fu_1454_p3),
    .din3(tmp_109_reg_2142),
    .dout(tmp_91_fu_1512_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((exitcond462_i_i_fu_613_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((exitcond462_i_i_fu_613_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state4)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state4);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((exitcond462_i_i_fu_613_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond461_i_i_fu_857_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        t_V_6_reg_570 <= j_V_fu_862_p2;
    end else if (((exitcond462_i_i_fu_613_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        t_V_6_reg_570 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        t_V_reg_559 <= i_V_reg_2088;
    end else if (((tmp_38_fu_587_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_reg_559 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_36_reg_548 <= 2'd0;
    end else if (((tmp_38_fu_587_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_36_reg_548 <= tmp_37_fu_581_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond461_i_i_fu_857_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        brmerge_reg_2162 <= brmerge_fu_943_p2;
        k_buf_0_val_3_addr_reg_2175 <= tmp_63_fu_948_p1;
        k_buf_0_val_4_addr_reg_2194 <= tmp_63_fu_948_p1;
        k_buf_0_val_5_addr_reg_2200 <= tmp_63_fu_948_p1;
        k_buf_1_val_3_addr_reg_2210 <= tmp_63_fu_948_p1;
        k_buf_1_val_4_addr_reg_2216 <= tmp_63_fu_948_p1;
        k_buf_1_val_5_addr_reg_2222 <= tmp_63_fu_948_p1;
        k_buf_2_val_3_addr_reg_2228 <= tmp_63_fu_948_p1;
        k_buf_2_val_4_addr_reg_2234 <= tmp_63_fu_948_p1;
        k_buf_2_val_5_addr_reg_2240 <= tmp_63_fu_948_p1;
        or_cond_i498_i_i_reg_2158 <= or_cond_i498_i_i_fu_909_p2;
        or_cond_i_i_reg_2206 <= or_cond_i_i_fu_965_p2;
        tmp_113_reg_2181 <= tmp_113_fu_961_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond461_i_i_reg_2149 <= exitcond461_i_i_fu_857_p2;
        exitcond461_i_i_reg_2149_pp0_iter1_reg <= exitcond461_i_i_reg_2149;
        or_cond_i_i_reg_2206_pp0_iter1_reg <= or_cond_i_i_reg_2206;
        src_kernel_win_0_va_37_reg_2246 <= src_kernel_win_0_va_37_fu_1059_p3;
        src_kernel_win_1_va_37_reg_2259 <= src_kernel_win_1_va_37_fu_1273_p3;
        src_kernel_win_2_va_40_reg_2272 <= src_kernel_win_2_va_40_fu_1487_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_V_reg_2088 <= i_V_fu_618_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond462_i_i_fu_613_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        icmp_reg_2102 <= icmp_fu_645_p2;
        tmp_107_reg_2128 <= tmp_107_fu_819_p1;
        tmp_108_reg_2135 <= tmp_108_fu_836_p1;
        tmp_109_reg_2142 <= tmp_109_fu_853_p1;
        tmp_307_not_reg_2097 <= tmp_307_not_fu_629_p2;
        tmp_338_0_2_reg_2111 <= tmp_338_0_2_fu_657_p2;
        tmp_48_reg_2093 <= tmp_48_fu_624_p2;
        tmp_51_reg_2107 <= tmp_51_fu_651_p2;
        tmp_52_reg_2115 <= tmp_52_fu_663_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        right_border_buf_0_20_fu_314 <= col_buf_0_val_1_0_fu_1008_p3;
        right_border_buf_0_21_fu_326 <= col_buf_0_val_2_0_fu_1026_p3;
        right_border_buf_0_s_fu_302 <= col_buf_0_val_0_0_fu_990_p3;
        right_border_buf_1_20_fu_330 <= col_buf_1_val_1_0_fu_1222_p3;
        right_border_buf_1_21_fu_334 <= col_buf_1_val_0_0_fu_1204_p3;
        right_border_buf_1_s_fu_322 <= col_buf_1_val_2_0_fu_1240_p3;
        right_border_buf_2_17_fu_310 <= col_buf_2_val_1_0_fu_1436_p3;
        right_border_buf_2_18_fu_318 <= col_buf_2_val_0_0_fu_1418_p3;
        right_border_buf_2_s_fu_306 <= col_buf_2_val_2_0_fu_1454_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond461_i_i_reg_2149_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        src_kernel_win_0_va_32_fu_234 <= src_kernel_win_0_va_fu_230;
        src_kernel_win_0_va_fu_230 <= src_kernel_win_0_va_37_reg_2246;
        src_kernel_win_1_va_32_fu_258 <= src_kernel_win_1_va_fu_254;
        src_kernel_win_1_va_fu_254 <= src_kernel_win_1_va_37_reg_2259;
        src_kernel_win_2_va_32_fu_282 <= src_kernel_win_2_va_fu_278;
        src_kernel_win_2_va_fu_278 <= src_kernel_win_2_va_40_reg_2272;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond461_i_i_reg_2149 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        src_kernel_win_0_va_33_fu_238 <= src_kernel_win_0_va_38_fu_1077_p3;
        src_kernel_win_0_va_34_fu_242 <= src_kernel_win_0_va_33_fu_238;
        src_kernel_win_0_va_35_fu_246 <= src_kernel_win_0_va_39_fu_1095_p3;
        src_kernel_win_0_va_36_fu_250 <= src_kernel_win_0_va_35_fu_246;
        src_kernel_win_1_va_33_fu_262 <= src_kernel_win_1_va_38_fu_1291_p3;
        src_kernel_win_1_va_34_fu_266 <= src_kernel_win_1_va_33_fu_262;
        src_kernel_win_1_va_35_fu_270 <= src_kernel_win_1_va_39_fu_1309_p3;
        src_kernel_win_1_va_36_fu_274 <= src_kernel_win_1_va_35_fu_270;
        src_kernel_win_2_va_33_fu_286 <= src_kernel_win_2_va_41_fu_1505_p3;
        src_kernel_win_2_va_34_fu_290 <= src_kernel_win_2_va_33_fu_286;
        src_kernel_win_2_va_35_fu_294 <= src_kernel_win_2_va_42_fu_1523_p3;
        src_kernel_win_2_va_36_fu_298 <= src_kernel_win_2_va_35_fu_294;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_i_reg_2206 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_0_i_i_i_0210_i_22_reg_2253 <= temp_0_i_i_i_0210_i_22_fu_1176_p3;
        temp_0_i_i_i_0210_i_29_reg_2266 <= temp_0_i_i_i_0210_i_29_fu_1390_p3;
        temp_0_i_i_i_0210_i_36_reg_2279 <= temp_0_i_i_i_0210_i_36_fu_1604_p3;
    end
end

always @ (*) begin
    if ((exitcond461_i_i_fu_857_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond462_i_i_fu_613_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond462_i_i_fu_613_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        k_buf_0_val_3_ce0 = 1'b1;
    end else begin
        k_buf_0_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_reg_2102 == 1'd0) & (tmp_338_0_2_reg_2111 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        k_buf_0_val_3_ce1 = 1'b1;
    end else begin
        k_buf_0_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_reg_2102 == 1'd0) & (tmp_338_0_2_reg_2111 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        k_buf_0_val_3_we1 = 1'b1;
    end else begin
        k_buf_0_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        k_buf_0_val_4_ce0 = 1'b1;
    end else begin
        k_buf_0_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_reg_2102 == 1'd0) & (tmp_51_reg_2107 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        k_buf_0_val_4_ce1 = 1'b1;
    end else begin
        k_buf_0_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1314)) begin
        if (((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1))) begin
            k_buf_0_val_4_d1 = k_buf_0_val_3_q0;
        end else if (((icmp_reg_2102 == 1'd0) & (tmp_51_reg_2107 == 1'd1))) begin
            k_buf_0_val_4_d1 = p_src_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_reg_2102 == 1'd0) & (tmp_51_reg_2107 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        k_buf_0_val_4_we1 = 1'b1;
    end else begin
        k_buf_0_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        k_buf_0_val_5_ce0 = 1'b1;
    end else begin
        k_buf_0_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_reg_2102 == 1'd0) & (tmp_51_reg_2107 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        k_buf_0_val_5_ce1 = 1'b1;
    end else begin
        k_buf_0_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1314)) begin
        if (((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1))) begin
            k_buf_0_val_5_d1 = k_buf_0_val_4_q0;
        end else if (((icmp_reg_2102 == 1'd0) & (tmp_51_reg_2107 == 1'd1))) begin
            k_buf_0_val_5_d1 = p_src_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_reg_2102 == 1'd0) & (tmp_51_reg_2107 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        k_buf_0_val_5_we1 = 1'b1;
    end else begin
        k_buf_0_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        k_buf_1_val_3_ce0 = 1'b1;
    end else begin
        k_buf_1_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_reg_2102 == 1'd0) & (tmp_338_0_2_reg_2111 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        k_buf_1_val_3_ce1 = 1'b1;
    end else begin
        k_buf_1_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_reg_2102 == 1'd0) & (tmp_338_0_2_reg_2111 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        k_buf_1_val_3_we1 = 1'b1;
    end else begin
        k_buf_1_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        k_buf_1_val_4_ce0 = 1'b1;
    end else begin
        k_buf_1_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_reg_2102 == 1'd0) & (tmp_51_reg_2107 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        k_buf_1_val_4_ce1 = 1'b1;
    end else begin
        k_buf_1_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1314)) begin
        if (((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1))) begin
            k_buf_1_val_4_d1 = k_buf_1_val_3_q0;
        end else if (((icmp_reg_2102 == 1'd0) & (tmp_51_reg_2107 == 1'd1))) begin
            k_buf_1_val_4_d1 = p_src_data_stream_1_V_dout;
        end else begin
            k_buf_1_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_reg_2102 == 1'd0) & (tmp_51_reg_2107 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        k_buf_1_val_4_we1 = 1'b1;
    end else begin
        k_buf_1_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        k_buf_1_val_5_ce0 = 1'b1;
    end else begin
        k_buf_1_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_reg_2102 == 1'd0) & (tmp_51_reg_2107 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        k_buf_1_val_5_ce1 = 1'b1;
    end else begin
        k_buf_1_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1314)) begin
        if (((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1))) begin
            k_buf_1_val_5_d1 = k_buf_1_val_4_q0;
        end else if (((icmp_reg_2102 == 1'd0) & (tmp_51_reg_2107 == 1'd1))) begin
            k_buf_1_val_5_d1 = p_src_data_stream_1_V_dout;
        end else begin
            k_buf_1_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_reg_2102 == 1'd0) & (tmp_51_reg_2107 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        k_buf_1_val_5_we1 = 1'b1;
    end else begin
        k_buf_1_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        k_buf_2_val_3_ce0 = 1'b1;
    end else begin
        k_buf_2_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_reg_2102 == 1'd0) & (tmp_338_0_2_reg_2111 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        k_buf_2_val_3_ce1 = 1'b1;
    end else begin
        k_buf_2_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_reg_2102 == 1'd0) & (tmp_338_0_2_reg_2111 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        k_buf_2_val_3_we1 = 1'b1;
    end else begin
        k_buf_2_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        k_buf_2_val_4_ce0 = 1'b1;
    end else begin
        k_buf_2_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_reg_2102 == 1'd0) & (tmp_51_reg_2107 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        k_buf_2_val_4_ce1 = 1'b1;
    end else begin
        k_buf_2_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1314)) begin
        if (((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1))) begin
            k_buf_2_val_4_d1 = k_buf_2_val_3_q0;
        end else if (((icmp_reg_2102 == 1'd0) & (tmp_51_reg_2107 == 1'd1))) begin
            k_buf_2_val_4_d1 = p_src_data_stream_2_V_dout;
        end else begin
            k_buf_2_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_2_val_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_reg_2102 == 1'd0) & (tmp_51_reg_2107 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        k_buf_2_val_4_we1 = 1'b1;
    end else begin
        k_buf_2_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        k_buf_2_val_5_ce0 = 1'b1;
    end else begin
        k_buf_2_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_reg_2102 == 1'd0) & (tmp_51_reg_2107 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        k_buf_2_val_5_ce1 = 1'b1;
    end else begin
        k_buf_2_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1314)) begin
        if (((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1))) begin
            k_buf_2_val_5_d1 = k_buf_2_val_4_q0;
        end else if (((icmp_reg_2102 == 1'd0) & (tmp_51_reg_2107 == 1'd1))) begin
            k_buf_2_val_5_d1 = p_src_data_stream_2_V_dout;
        end else begin
            k_buf_2_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_2_val_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_reg_2102 == 1'd0) & (tmp_51_reg_2107 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        k_buf_2_val_5_we1 = 1'b1;
    end else begin
        k_buf_2_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_i_reg_2206_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_dst_data_stream_0_V_blk_n = p_dst_data_stream_0_V_full_n;
    end else begin
        p_dst_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond_i_i_reg_2206_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_dst_data_stream_0_V_write = 1'b1;
    end else begin
        p_dst_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_i_reg_2206_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_dst_data_stream_1_V_blk_n = p_dst_data_stream_1_V_full_n;
    end else begin
        p_dst_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond_i_i_reg_2206_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_dst_data_stream_1_V_write = 1'b1;
    end else begin
        p_dst_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_i_reg_2206_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_dst_data_stream_2_V_blk_n = p_dst_data_stream_2_V_full_n;
    end else begin
        p_dst_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond_i_i_reg_2206_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_dst_data_stream_2_V_write = 1'b1;
    end else begin
        p_dst_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_reg_2102 == 1'd0) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_src_data_stream_0_V_blk_n = p_src_data_stream_0_V_empty_n;
    end else begin
        p_src_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op197_read_state5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op189_read_state5 == 1'b1)))) begin
        p_src_data_stream_0_V_read = 1'b1;
    end else begin
        p_src_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_reg_2102 == 1'd0) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_src_data_stream_1_V_blk_n = p_src_data_stream_1_V_empty_n;
    end else begin
        p_src_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op243_read_state5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op235_read_state5 == 1'b1)))) begin
        p_src_data_stream_1_V_read = 1'b1;
    end else begin
        p_src_data_stream_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_reg_2102 == 1'd0) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_src_data_stream_2_V_blk_n = p_src_data_stream_2_V_empty_n;
    end else begin
        p_src_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op289_read_state5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op281_read_state5 == 1'b1)))) begin
        p_src_data_stream_2_V_read = 1'b1;
    end else begin
        p_src_data_stream_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_38_fu_587_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((exitcond462_i_i_fu_613_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((exitcond461_i_i_fu_857_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((exitcond461_i_i_fu_857_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLoc_x_fu_884_p2 = ($signed(32'd4294967295) + $signed(t_V_6_reg_570));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op289_read_state5 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op281_read_state5 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op243_read_state5 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op235_read_state5 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op197_read_state5 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op189_read_state5 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((or_cond_i_i_reg_2206_pp0_iter1_reg == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((or_cond_i_i_reg_2206_pp0_iter1_reg == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((or_cond_i_i_reg_2206_pp0_iter1_reg == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op289_read_state5 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op281_read_state5 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op243_read_state5 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op235_read_state5 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op197_read_state5 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op189_read_state5 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((or_cond_i_i_reg_2206_pp0_iter1_reg == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((or_cond_i_i_reg_2206_pp0_iter1_reg == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((or_cond_i_i_reg_2206_pp0_iter1_reg == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op289_read_state5 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op281_read_state5 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op243_read_state5 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op235_read_state5 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op197_read_state5 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op189_read_state5 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((or_cond_i_i_reg_2206_pp0_iter1_reg == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((or_cond_i_i_reg_2206_pp0_iter1_reg == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((or_cond_i_i_reg_2206_pp0_iter1_reg == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter1 = (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op289_read_state5 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op281_read_state5 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op243_read_state5 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op235_read_state5 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op197_read_state5 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op189_read_state5 == 1'b1)));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2 = (((or_cond_i_i_reg_2206_pp0_iter1_reg == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((or_cond_i_i_reg_2206_pp0_iter1_reg == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((or_cond_i_i_reg_2206_pp0_iter1_reg == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_1314 = ((or_cond_i498_i_i_reg_2158 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_operation_134 = (exitcond461_i_i_fu_857_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_137 = (exitcond461_i_i_fu_857_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_139 = (exitcond461_i_i_fu_857_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_149 = (exitcond461_i_i_fu_857_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_151 = (exitcond461_i_i_fu_857_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_153 = (exitcond461_i_i_fu_857_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_162 = (exitcond461_i_i_fu_857_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_164 = (exitcond461_i_i_fu_857_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_166 = (exitcond461_i_i_fu_857_p2 == 1'd0);
end

assign ap_enable_operation_180 = (1'b1 == 1'b1);

assign ap_enable_operation_183 = (1'b1 == 1'b1);

assign ap_enable_operation_186 = (1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_190 = (ap_predicate_op190_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_191 = (ap_predicate_op191_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_193 = (ap_predicate_op193_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_195 = (ap_predicate_op195_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_196 = (ap_predicate_op196_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_198 = (ap_predicate_op198_store_state5 == 1'b1);
end

assign ap_enable_operation_226 = (1'b1 == 1'b1);

assign ap_enable_operation_229 = (1'b1 == 1'b1);

assign ap_enable_operation_232 = (1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_236 = (ap_predicate_op236_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_237 = (ap_predicate_op237_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_239 = (ap_predicate_op239_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_241 = (ap_predicate_op241_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_242 = (ap_predicate_op242_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_244 = (ap_predicate_op244_store_state5 == 1'b1);
end

assign ap_enable_operation_272 = (1'b1 == 1'b1);

assign ap_enable_operation_275 = (1'b1 == 1'b1);

assign ap_enable_operation_278 = (1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_282 = (ap_predicate_op282_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_283 = (ap_predicate_op283_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_285 = (ap_predicate_op285_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_287 = (ap_predicate_op287_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_288 = (ap_predicate_op288_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_290 = (ap_predicate_op290_store_state5 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state4_pp0_iter0_stage0 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_enable_state5_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_predicate_op189_read_state5 = ((icmp_reg_2102 == 1'd0) & (or_cond_i498_i_i_reg_2158 == 1'd1));
end

always @ (*) begin
    ap_predicate_op190_store_state5 = ((icmp_reg_2102 == 1'd0) & (tmp_51_reg_2107 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1));
end

always @ (*) begin
    ap_predicate_op191_store_state5 = ((icmp_reg_2102 == 1'd0) & (tmp_51_reg_2107 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1));
end

always @ (*) begin
    ap_predicate_op193_store_state5 = ((icmp_reg_2102 == 1'd0) & (tmp_338_0_2_reg_2111 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1));
end

always @ (*) begin
    ap_predicate_op195_store_state5 = ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1));
end

always @ (*) begin
    ap_predicate_op196_store_state5 = ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1));
end

always @ (*) begin
    ap_predicate_op197_read_state5 = ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1));
end

always @ (*) begin
    ap_predicate_op198_store_state5 = ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1));
end

always @ (*) begin
    ap_predicate_op235_read_state5 = ((icmp_reg_2102 == 1'd0) & (or_cond_i498_i_i_reg_2158 == 1'd1));
end

always @ (*) begin
    ap_predicate_op236_store_state5 = ((icmp_reg_2102 == 1'd0) & (tmp_51_reg_2107 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1));
end

always @ (*) begin
    ap_predicate_op237_store_state5 = ((icmp_reg_2102 == 1'd0) & (tmp_51_reg_2107 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1));
end

always @ (*) begin
    ap_predicate_op239_store_state5 = ((icmp_reg_2102 == 1'd0) & (tmp_338_0_2_reg_2111 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1));
end

always @ (*) begin
    ap_predicate_op241_store_state5 = ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1));
end

always @ (*) begin
    ap_predicate_op242_store_state5 = ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1));
end

always @ (*) begin
    ap_predicate_op243_read_state5 = ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1));
end

always @ (*) begin
    ap_predicate_op244_store_state5 = ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1));
end

always @ (*) begin
    ap_predicate_op281_read_state5 = ((icmp_reg_2102 == 1'd0) & (or_cond_i498_i_i_reg_2158 == 1'd1));
end

always @ (*) begin
    ap_predicate_op282_store_state5 = ((icmp_reg_2102 == 1'd0) & (tmp_51_reg_2107 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1));
end

always @ (*) begin
    ap_predicate_op283_store_state5 = ((icmp_reg_2102 == 1'd0) & (tmp_51_reg_2107 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1));
end

always @ (*) begin
    ap_predicate_op285_store_state5 = ((icmp_reg_2102 == 1'd0) & (tmp_338_0_2_reg_2111 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1));
end

always @ (*) begin
    ap_predicate_op287_store_state5 = ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1));
end

always @ (*) begin
    ap_predicate_op288_store_state5 = ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1));
end

always @ (*) begin
    ap_predicate_op289_read_state5 = ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1));
end

always @ (*) begin
    ap_predicate_op290_store_state5 = ((tmp_48_reg_2093 == 1'd1) & (icmp_reg_2102 == 1'd1) & (or_cond_i498_i_i_reg_2158 == 1'd1));
end

assign ap_ready = internal_ap_ready;

assign brmerge_fu_943_p2 = (tmp_59_fu_904_p2 | tmp_307_not_reg_2097);

assign col_assign_6_fu_938_p2 = (tmp_47_fu_603_p2 - x_fu_930_p3);

assign col_buf_0_val_0_0_fu_990_p3 = ((brmerge_reg_2162[0:0] === 1'b1) ? k_buf_0_val_3_q0 : tmp_74_fu_979_p5);

assign col_buf_0_val_1_0_fu_1008_p3 = ((brmerge_reg_2162[0:0] === 1'b1) ? k_buf_0_val_4_q0 : tmp_75_fu_997_p5);

assign col_buf_0_val_2_0_fu_1026_p3 = ((brmerge_reg_2162[0:0] === 1'b1) ? k_buf_0_val_5_q0 : tmp_76_fu_1015_p5);

assign col_buf_1_val_0_0_fu_1204_p3 = ((brmerge_reg_2162[0:0] === 1'b1) ? k_buf_1_val_3_q0 : tmp_80_fu_1193_p5);

assign col_buf_1_val_1_0_fu_1222_p3 = ((brmerge_reg_2162[0:0] === 1'b1) ? k_buf_1_val_4_q0 : tmp_81_fu_1211_p5);

assign col_buf_1_val_2_0_fu_1240_p3 = ((brmerge_reg_2162[0:0] === 1'b1) ? k_buf_1_val_5_q0 : tmp_82_fu_1229_p5);

assign col_buf_2_val_0_0_fu_1418_p3 = ((brmerge_reg_2162[0:0] === 1'b1) ? k_buf_2_val_3_q0 : tmp_86_fu_1407_p5);

assign col_buf_2_val_1_0_fu_1436_p3 = ((brmerge_reg_2162[0:0] === 1'b1) ? k_buf_2_val_4_q0 : tmp_87_fu_1425_p5);

assign col_buf_2_val_2_0_fu_1454_p3 = ((brmerge_reg_2162[0:0] === 1'b1) ? k_buf_2_val_5_q0 : tmp_88_fu_1443_p5);

assign exitcond461_i_i_fu_857_p2 = ((t_V_6_reg_570 == tmp_45_fu_593_p2) ? 1'b1 : 1'b0);

assign exitcond462_i_i_fu_613_p2 = ((t_V_reg_559 == tmp_46_fu_598_p2) ? 1'b1 : 1'b0);

assign i_V_fu_618_p2 = (t_V_reg_559 + 32'd1);

assign icmp3_fu_878_p2 = ((tmp_110_fu_868_p4 != 31'd0) ? 1'b1 : 1'b0);

assign icmp_fu_645_p2 = ((tmp_100_fu_635_p4 != 31'd0) ? 1'b1 : 1'b0);

assign j_V_fu_862_p2 = (t_V_6_reg_570 + 32'd1);

assign k_buf_0_val_3_address0 = tmp_63_fu_948_p1;

assign k_buf_0_val_3_address1 = k_buf_0_val_3_addr_reg_2175;

assign k_buf_0_val_4_address0 = tmp_63_fu_948_p1;

assign k_buf_0_val_4_address1 = k_buf_0_val_4_addr_reg_2194;

assign k_buf_0_val_5_address0 = tmp_63_fu_948_p1;

assign k_buf_0_val_5_address1 = k_buf_0_val_5_addr_reg_2200;

assign k_buf_1_val_3_address0 = tmp_63_fu_948_p1;

assign k_buf_1_val_3_address1 = k_buf_1_val_3_addr_reg_2210;

assign k_buf_1_val_4_address0 = tmp_63_fu_948_p1;

assign k_buf_1_val_4_address1 = k_buf_1_val_4_addr_reg_2216;

assign k_buf_1_val_5_address0 = tmp_63_fu_948_p1;

assign k_buf_1_val_5_address1 = k_buf_1_val_5_addr_reg_2222;

assign k_buf_2_val_3_address0 = tmp_63_fu_948_p1;

assign k_buf_2_val_3_address1 = k_buf_2_val_3_addr_reg_2228;

assign k_buf_2_val_4_address0 = tmp_63_fu_948_p1;

assign k_buf_2_val_4_address1 = k_buf_2_val_4_addr_reg_2234;

assign k_buf_2_val_5_address0 = tmp_63_fu_948_p1;

assign k_buf_2_val_5_address1 = k_buf_2_val_5_addr_reg_2240;

assign or_cond_i498_i_i_fu_909_p2 = (tmp_59_fu_904_p2 & rev9_fu_898_p2);

assign or_cond_i_i_fu_965_p2 = (icmp_reg_2102 & icmp3_fu_878_p2);

assign or_cond_i_i_i_0_1_fu_739_p2 = (tmp_365_0_1_fu_734_p2 & rev7_fu_728_p2);

assign or_cond_i_i_i_0_2_fu_785_p2 = (tmp_365_0_2_fu_780_p2 & rev8_fu_774_p2);

assign or_cond_i_i_i_fu_693_p2 = (tmp_55_fu_688_p2 & rev_fu_682_p2);

assign p_assign_17_0_1_fu_714_p2 = ($signed(32'd4294967294) + $signed(t_V_reg_559));

assign p_assign_17_0_2_fu_760_p2 = ($signed(32'd4294967293) + $signed(t_V_reg_559));

assign p_assign_18_0_1_fu_753_p3 = ((tmp_104_fu_745_p3[0:0] === 1'b1) ? 32'd0 : p_neg466_i_i_fu_608_p2);

assign p_assign_18_0_2_fu_799_p3 = ((tmp_106_fu_791_p3[0:0] === 1'b1) ? 32'd0 : p_neg466_i_i_fu_608_p2);

assign p_assign_1_fu_707_p3 = ((tmp_102_fu_699_p3[0:0] === 1'b1) ? 32'd0 : p_neg466_i_i_fu_608_p2);

assign p_assign_s_fu_923_p3 = ((tmp_112_fu_915_p3[0:0] === 1'b1) ? 32'd0 : tmp_47_fu_603_p2);

assign p_dst_data_stream_0_V_din = ((tmp_384_0_2_2_fu_1722_p2[0:0] === 1'b1) ? src_kernel_win_0_va_37_reg_2246 : temp_0_i_i_i_0210_i_24_fu_1714_p3);

assign p_dst_data_stream_1_V_din = ((tmp_384_1_2_2_fu_1767_p2[0:0] === 1'b1) ? src_kernel_win_1_va_37_reg_2259 : temp_0_i_i_i_0210_i_31_fu_1759_p3);

assign p_dst_data_stream_2_V_din = ((tmp_384_2_2_2_fu_1812_p2[0:0] === 1'b1) ? src_kernel_win_2_va_40_reg_2272 : temp_0_i_i_i_0210_i_38_fu_1804_p3);

assign p_neg466_i_i_fu_608_p2 = ($signed(p_src_rows_V) + $signed(32'd4294967295));

assign rev7_fu_728_p2 = (tmp_103_fu_720_p3 ^ 1'd1);

assign rev8_fu_774_p2 = (tmp_105_fu_766_p3 ^ 1'd1);

assign rev9_fu_898_p2 = (tmp_111_fu_890_p3 ^ 1'd1);

assign rev_fu_682_p2 = (tmp_101_fu_674_p3 ^ 1'd1);

assign row_assign_19_0_1_fu_831_p2 = (p_neg466_i_i_fu_608_p2 - y_0_1_fu_823_p3);

assign row_assign_19_0_2_fu_848_p2 = (p_neg466_i_i_fu_608_p2 - y_0_2_fu_840_p3);

assign row_assign_s_fu_814_p2 = (p_neg466_i_i_fu_608_p2 - y_fu_806_p3);

assign src_kernel_win_0_va_37_fu_1059_p3 = ((tmp_52_reg_2115[0:0] === 1'b1) ? tmp_77_fu_1048_p5 : col_buf_0_val_0_0_fu_990_p3);

assign src_kernel_win_0_va_38_fu_1077_p3 = ((tmp_52_reg_2115[0:0] === 1'b1) ? tmp_78_fu_1066_p5 : col_buf_0_val_1_0_fu_1008_p3);

assign src_kernel_win_0_va_39_fu_1095_p3 = ((tmp_52_reg_2115[0:0] === 1'b1) ? tmp_79_fu_1084_p5 : col_buf_0_val_2_0_fu_1026_p3);

assign src_kernel_win_1_va_37_fu_1273_p3 = ((tmp_52_reg_2115[0:0] === 1'b1) ? tmp_83_fu_1262_p5 : col_buf_1_val_0_0_fu_1204_p3);

assign src_kernel_win_1_va_38_fu_1291_p3 = ((tmp_52_reg_2115[0:0] === 1'b1) ? tmp_84_fu_1280_p5 : col_buf_1_val_1_0_fu_1222_p3);

assign src_kernel_win_1_va_39_fu_1309_p3 = ((tmp_52_reg_2115[0:0] === 1'b1) ? tmp_85_fu_1298_p5 : col_buf_1_val_2_0_fu_1240_p3);

assign src_kernel_win_2_va_40_fu_1487_p3 = ((tmp_52_reg_2115[0:0] === 1'b1) ? tmp_89_fu_1476_p5 : col_buf_2_val_0_0_fu_1418_p3);

assign src_kernel_win_2_va_41_fu_1505_p3 = ((tmp_52_reg_2115[0:0] === 1'b1) ? tmp_90_fu_1494_p5 : col_buf_2_val_1_0_fu_1436_p3);

assign src_kernel_win_2_va_42_fu_1523_p3 = ((tmp_52_reg_2115[0:0] === 1'b1) ? tmp_91_fu_1512_p5 : col_buf_2_val_2_0_fu_1454_p3);

assign start_out = real_start;

assign temp_0_i_i_i_0210_i_20_fu_1148_p3 = ((tmp_384_0_1_fu_1142_p2[0:0] === 1'b1) ? src_kernel_win_0_va_34_fu_242 : temp_0_i_i_i_0210_i_39_fu_1134_p3);

assign temp_0_i_i_i_0210_i_21_fu_1162_p3 = ((tmp_384_0_1_1_fu_1156_p2[0:0] === 1'b1) ? src_kernel_win_0_va_33_fu_238 : temp_0_i_i_i_0210_i_20_fu_1148_p3);

assign temp_0_i_i_i_0210_i_22_fu_1176_p3 = ((tmp_384_0_1_2_fu_1170_p2[0:0] === 1'b1) ? src_kernel_win_0_va_38_fu_1077_p3 : temp_0_i_i_i_0210_i_21_fu_1162_p3);

assign temp_0_i_i_i_0210_i_23_fu_1701_p3 = ((tmp_384_0_2_fu_1696_p2[0:0] === 1'b1) ? src_kernel_win_0_va_32_fu_234 : temp_0_i_i_i_0210_i_22_reg_2253);

assign temp_0_i_i_i_0210_i_24_fu_1714_p3 = ((tmp_384_0_2_1_fu_1708_p2[0:0] === 1'b1) ? src_kernel_win_0_va_fu_230 : temp_0_i_i_i_0210_i_23_fu_1701_p3);

assign temp_0_i_i_i_0210_i_25_fu_1334_p3 = ((tmp_384_1_0_1_fu_1328_p2[0:0] === 1'b1) ? src_kernel_win_1_va_35_fu_270 : src_kernel_win_1_va_36_fu_274);

assign temp_0_i_i_i_0210_i_26_fu_1348_p3 = ((tmp_384_1_0_2_fu_1342_p2[0:0] === 1'b1) ? src_kernel_win_1_va_39_fu_1309_p3 : temp_0_i_i_i_0210_i_25_fu_1334_p3);

assign temp_0_i_i_i_0210_i_27_fu_1362_p3 = ((tmp_384_1_1_fu_1356_p2[0:0] === 1'b1) ? src_kernel_win_1_va_34_fu_266 : temp_0_i_i_i_0210_i_26_fu_1348_p3);

assign temp_0_i_i_i_0210_i_28_fu_1376_p3 = ((tmp_384_1_1_1_fu_1370_p2[0:0] === 1'b1) ? src_kernel_win_1_va_33_fu_262 : temp_0_i_i_i_0210_i_27_fu_1362_p3);

assign temp_0_i_i_i_0210_i_29_fu_1390_p3 = ((tmp_384_1_1_2_fu_1384_p2[0:0] === 1'b1) ? src_kernel_win_1_va_38_fu_1291_p3 : temp_0_i_i_i_0210_i_28_fu_1376_p3);

assign temp_0_i_i_i_0210_i_30_fu_1746_p3 = ((tmp_384_1_2_fu_1741_p2[0:0] === 1'b1) ? src_kernel_win_1_va_32_fu_258 : temp_0_i_i_i_0210_i_29_reg_2266);

assign temp_0_i_i_i_0210_i_31_fu_1759_p3 = ((tmp_384_1_2_1_fu_1753_p2[0:0] === 1'b1) ? src_kernel_win_1_va_fu_254 : temp_0_i_i_i_0210_i_30_fu_1746_p3);

assign temp_0_i_i_i_0210_i_32_fu_1548_p3 = ((tmp_384_2_0_1_fu_1542_p2[0:0] === 1'b1) ? src_kernel_win_2_va_35_fu_294 : src_kernel_win_2_va_36_fu_298);

assign temp_0_i_i_i_0210_i_33_fu_1562_p3 = ((tmp_384_2_0_2_fu_1556_p2[0:0] === 1'b1) ? src_kernel_win_2_va_42_fu_1523_p3 : temp_0_i_i_i_0210_i_32_fu_1548_p3);

assign temp_0_i_i_i_0210_i_34_fu_1576_p3 = ((tmp_384_2_1_fu_1570_p2[0:0] === 1'b1) ? src_kernel_win_2_va_34_fu_290 : temp_0_i_i_i_0210_i_33_fu_1562_p3);

assign temp_0_i_i_i_0210_i_35_fu_1590_p3 = ((tmp_384_2_1_1_fu_1584_p2[0:0] === 1'b1) ? src_kernel_win_2_va_33_fu_286 : temp_0_i_i_i_0210_i_34_fu_1576_p3);

assign temp_0_i_i_i_0210_i_36_fu_1604_p3 = ((tmp_384_2_1_2_fu_1598_p2[0:0] === 1'b1) ? src_kernel_win_2_va_41_fu_1505_p3 : temp_0_i_i_i_0210_i_35_fu_1590_p3);

assign temp_0_i_i_i_0210_i_37_fu_1791_p3 = ((tmp_384_2_2_fu_1786_p2[0:0] === 1'b1) ? src_kernel_win_2_va_32_fu_282 : temp_0_i_i_i_0210_i_36_reg_2279);

assign temp_0_i_i_i_0210_i_38_fu_1804_p3 = ((tmp_384_2_2_1_fu_1798_p2[0:0] === 1'b1) ? src_kernel_win_2_va_fu_278 : temp_0_i_i_i_0210_i_37_fu_1791_p3);

assign temp_0_i_i_i_0210_i_39_fu_1134_p3 = ((tmp_384_0_0_2_fu_1128_p2[0:0] === 1'b1) ? src_kernel_win_0_va_39_fu_1095_p3 : temp_0_i_i_i_0210_i_fu_1120_p3);

assign temp_0_i_i_i_0210_i_fu_1120_p3 = ((tmp_384_0_0_1_fu_1114_p2[0:0] === 1'b1) ? src_kernel_win_0_va_35_fu_246 : src_kernel_win_0_va_36_fu_250);

assign tmp_100_fu_635_p4 = {{t_V_reg_559[31:1]}};

assign tmp_101_fu_674_p3 = tmp_53_fu_668_p2[32'd31];

assign tmp_102_fu_699_p3 = tmp_53_fu_668_p2[32'd31];

assign tmp_103_fu_720_p3 = p_assign_17_0_1_fu_714_p2[32'd31];

assign tmp_104_fu_745_p3 = p_assign_17_0_1_fu_714_p2[32'd31];

assign tmp_105_fu_766_p3 = p_assign_17_0_2_fu_760_p2[32'd31];

assign tmp_106_fu_791_p3 = p_assign_17_0_2_fu_760_p2[32'd31];

assign tmp_107_fu_819_p1 = row_assign_s_fu_814_p2[1:0];

assign tmp_108_fu_836_p1 = row_assign_19_0_1_fu_831_p2[1:0];

assign tmp_109_fu_853_p1 = row_assign_19_0_2_fu_848_p2[1:0];

assign tmp_110_fu_868_p4 = {{t_V_6_reg_570[31:1]}};

assign tmp_111_fu_890_p3 = ImagLoc_x_fu_884_p2[32'd31];

assign tmp_112_fu_915_p3 = ImagLoc_x_fu_884_p2[32'd31];

assign tmp_113_fu_961_p1 = col_assign_6_fu_938_p2[1:0];

assign tmp_307_not_fu_629_p2 = (tmp_48_fu_624_p2 ^ 1'd1);

assign tmp_338_0_2_fu_657_p2 = ((t_V_reg_559 == 32'd1) ? 1'b1 : 1'b0);

assign tmp_365_0_1_fu_734_p2 = (($signed(p_assign_17_0_1_fu_714_p2) < $signed(p_src_rows_V)) ? 1'b1 : 1'b0);

assign tmp_365_0_2_fu_780_p2 = (($signed(p_assign_17_0_2_fu_760_p2) < $signed(p_src_rows_V)) ? 1'b1 : 1'b0);

assign tmp_37_fu_581_p2 = (tmp_36_reg_548 + 2'd1);

assign tmp_384_0_0_1_fu_1114_p2 = ((src_kernel_win_0_va_35_fu_246 > src_kernel_win_0_va_36_fu_250) ? 1'b1 : 1'b0);

assign tmp_384_0_0_2_fu_1128_p2 = ((src_kernel_win_0_va_39_fu_1095_p3 > temp_0_i_i_i_0210_i_fu_1120_p3) ? 1'b1 : 1'b0);

assign tmp_384_0_1_1_fu_1156_p2 = ((src_kernel_win_0_va_33_fu_238 > temp_0_i_i_i_0210_i_20_fu_1148_p3) ? 1'b1 : 1'b0);

assign tmp_384_0_1_2_fu_1170_p2 = ((src_kernel_win_0_va_38_fu_1077_p3 > temp_0_i_i_i_0210_i_21_fu_1162_p3) ? 1'b1 : 1'b0);

assign tmp_384_0_1_fu_1142_p2 = ((src_kernel_win_0_va_34_fu_242 > temp_0_i_i_i_0210_i_39_fu_1134_p3) ? 1'b1 : 1'b0);

assign tmp_384_0_2_1_fu_1708_p2 = ((src_kernel_win_0_va_fu_230 > temp_0_i_i_i_0210_i_23_fu_1701_p3) ? 1'b1 : 1'b0);

assign tmp_384_0_2_2_fu_1722_p2 = ((src_kernel_win_0_va_37_reg_2246 > temp_0_i_i_i_0210_i_24_fu_1714_p3) ? 1'b1 : 1'b0);

assign tmp_384_0_2_fu_1696_p2 = ((src_kernel_win_0_va_32_fu_234 > temp_0_i_i_i_0210_i_22_reg_2253) ? 1'b1 : 1'b0);

assign tmp_384_1_0_1_fu_1328_p2 = ((src_kernel_win_1_va_35_fu_270 > src_kernel_win_1_va_36_fu_274) ? 1'b1 : 1'b0);

assign tmp_384_1_0_2_fu_1342_p2 = ((src_kernel_win_1_va_39_fu_1309_p3 > temp_0_i_i_i_0210_i_25_fu_1334_p3) ? 1'b1 : 1'b0);

assign tmp_384_1_1_1_fu_1370_p2 = ((src_kernel_win_1_va_33_fu_262 > temp_0_i_i_i_0210_i_27_fu_1362_p3) ? 1'b1 : 1'b0);

assign tmp_384_1_1_2_fu_1384_p2 = ((src_kernel_win_1_va_38_fu_1291_p3 > temp_0_i_i_i_0210_i_28_fu_1376_p3) ? 1'b1 : 1'b0);

assign tmp_384_1_1_fu_1356_p2 = ((src_kernel_win_1_va_34_fu_266 > temp_0_i_i_i_0210_i_26_fu_1348_p3) ? 1'b1 : 1'b0);

assign tmp_384_1_2_1_fu_1753_p2 = ((src_kernel_win_1_va_fu_254 > temp_0_i_i_i_0210_i_30_fu_1746_p3) ? 1'b1 : 1'b0);

assign tmp_384_1_2_2_fu_1767_p2 = ((src_kernel_win_1_va_37_reg_2259 > temp_0_i_i_i_0210_i_31_fu_1759_p3) ? 1'b1 : 1'b0);

assign tmp_384_1_2_fu_1741_p2 = ((src_kernel_win_1_va_32_fu_258 > temp_0_i_i_i_0210_i_29_reg_2266) ? 1'b1 : 1'b0);

assign tmp_384_2_0_1_fu_1542_p2 = ((src_kernel_win_2_va_35_fu_294 > src_kernel_win_2_va_36_fu_298) ? 1'b1 : 1'b0);

assign tmp_384_2_0_2_fu_1556_p2 = ((src_kernel_win_2_va_42_fu_1523_p3 > temp_0_i_i_i_0210_i_32_fu_1548_p3) ? 1'b1 : 1'b0);

assign tmp_384_2_1_1_fu_1584_p2 = ((src_kernel_win_2_va_33_fu_286 > temp_0_i_i_i_0210_i_34_fu_1576_p3) ? 1'b1 : 1'b0);

assign tmp_384_2_1_2_fu_1598_p2 = ((src_kernel_win_2_va_41_fu_1505_p3 > temp_0_i_i_i_0210_i_35_fu_1590_p3) ? 1'b1 : 1'b0);

assign tmp_384_2_1_fu_1570_p2 = ((src_kernel_win_2_va_34_fu_290 > temp_0_i_i_i_0210_i_33_fu_1562_p3) ? 1'b1 : 1'b0);

assign tmp_384_2_2_1_fu_1798_p2 = ((src_kernel_win_2_va_fu_278 > temp_0_i_i_i_0210_i_37_fu_1791_p3) ? 1'b1 : 1'b0);

assign tmp_384_2_2_2_fu_1812_p2 = ((src_kernel_win_2_va_40_reg_2272 > temp_0_i_i_i_0210_i_38_fu_1804_p3) ? 1'b1 : 1'b0);

assign tmp_384_2_2_fu_1786_p2 = ((src_kernel_win_2_va_32_fu_282 > temp_0_i_i_i_0210_i_36_reg_2279) ? 1'b1 : 1'b0);

assign tmp_38_fu_587_p2 = ((tmp_36_reg_548 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_45_fu_593_p2 = (p_src_cols_V + 32'd2);

assign tmp_46_fu_598_p2 = (p_src_rows_V + 32'd2);

assign tmp_47_fu_603_p2 = ($signed(p_src_cols_V) + $signed(32'd4294967295));

assign tmp_48_fu_624_p2 = ((t_V_reg_559 < p_src_rows_V) ? 1'b1 : 1'b0);

assign tmp_51_fu_651_p2 = ((t_V_reg_559 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_52_fu_663_p2 = ((t_V_reg_559 > p_src_rows_V) ? 1'b1 : 1'b0);

assign tmp_53_fu_668_p2 = ($signed(32'd4294967295) + $signed(t_V_reg_559));

assign tmp_55_fu_688_p2 = (($signed(tmp_53_fu_668_p2) < $signed(p_src_rows_V)) ? 1'b1 : 1'b0);

assign tmp_59_fu_904_p2 = (($signed(ImagLoc_x_fu_884_p2) < $signed(p_src_cols_V)) ? 1'b1 : 1'b0);

assign tmp_63_fu_948_p1 = x_fu_930_p3;

assign x_fu_930_p3 = ((or_cond_i498_i_i_fu_909_p2[0:0] === 1'b1) ? ImagLoc_x_fu_884_p2 : p_assign_s_fu_923_p3);

assign y_0_1_fu_823_p3 = ((or_cond_i_i_i_0_1_fu_739_p2[0:0] === 1'b1) ? p_assign_17_0_1_fu_714_p2 : p_assign_18_0_1_fu_753_p3);

assign y_0_2_fu_840_p3 = ((or_cond_i_i_i_0_2_fu_785_p2[0:0] === 1'b1) ? p_assign_17_0_2_fu_760_p2 : p_assign_18_0_2_fu_799_p3);

assign y_fu_806_p3 = ((or_cond_i_i_i_fu_693_p2[0:0] === 1'b1) ? tmp_53_fu_668_p2 : p_assign_1_fu_707_p3);

endmodule //Dilate
