{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 11 19:02:06 2009 " "Info: Processing started: Sat Apr 11 19:02:06 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Janus -c Janus " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Janus -c Janus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_12MHZ " "Info: Assuming node \"CLK_12MHZ\" is an undefined clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 72 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_12MHZ" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ref_in " "Info: Assuming node \"ref_in\" is an undefined clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 118 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ref_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_48MHZ " "Info: Assuming node \"CLK_48MHZ\" is an undefined clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 104 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_48MHZ" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "C9 " "Info: Assuming node \"C9\" is an undefined clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 110 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C9" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "C8 " "Info: Assuming node \"C8\" is an undefined clock" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 109 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C8" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "56 " "Warning: Found 56 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella8~COUTCOUT1_4 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella8~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 98 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella8~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella8~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella8~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 98 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella8~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~1 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~1\" as buffer" {  } { { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella7~COUTCOUT1_4 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella7~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 90 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella7~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella7~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella7~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 90 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella7~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella6~COUTCOUT1_4 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella6~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 82 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella6~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella6~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella6~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 82 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella6~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella4~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella4~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 66 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella4~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~0 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~0\" as buffer" {  } { { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella3~COUTCOUT1_4 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella3~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 58 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella3~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella3~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella3~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 58 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella3~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella2~COUTCOUT1_4 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella2~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 50 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella2~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella2~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella2~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 50 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella2~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella1~COUTCOUT1_4 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella1~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 42 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella1~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella1~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella1~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 42 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella1~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella9~COUT " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella9~COUT\" as buffer" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 106 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|counter_cella9~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2 " "Info: Detected gated clock \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2\" as buffer" {  } { { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella8~COUTCOUT1_4 " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella8~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 98 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella8~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella8~COUT " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella8~COUT\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 98 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella8~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~1 " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~1\" as buffer" {  } { { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella7~COUTCOUT1_4 " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella7~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 90 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella7~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella7~COUT " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella7~COUT\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 90 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella7~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella6~COUTCOUT1_4 " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella6~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 82 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella6~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella6~COUT " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella6~COUT\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 82 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella6~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella4~COUT " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella4~COUT\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 66 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella4~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~0 " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~0\" as buffer" {  } { { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella3~COUTCOUT1_4 " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella3~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 58 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella3~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella3~COUT " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella3~COUT\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 58 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella3~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella2~COUTCOUT1_4 " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella2~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 50 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella2~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella2~COUT " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella2~COUT\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 50 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella2~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella1~COUTCOUT1_4 " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella1~COUTCOUT1_4\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 42 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella1~COUTCOUT1_4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella1~COUT " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella1~COUT\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 42 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella1~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella9~COUT " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella9~COUT\" as buffer" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 106 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|counter_cella9~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2 " "Info: Detected gated clock \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2\" as buffer" {  } { { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ref_8k " "Info: Detected ripple clock \"ref_8k\" as buffer" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 128 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ref_8k" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "osc_8k " "Info: Detected ripple clock \"osc_8k\" as buffer" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 129 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "osc_8k" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_12MHZ register counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\] register counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\] 122.99 MHz 8.131 ns Internal " "Info: Clock \"CLK_12MHZ\" has Internal fmax of 122.99 MHz between source register \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\]\" and destination register \"counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\]\" (period= 8.131 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.422 ns + Longest register register " "Info: + Longest register to register delay is 7.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\] 1 REG LC_X6_Y1_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y1_N5; Fanout = 4; REG Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.914 ns) 1.838 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~0 2 COMB LC_X6_Y1_N0 1 " "Info: 2: + IC(0.924 ns) + CELL(0.914 ns) = 1.838 ns; Loc. = LC_X6_Y1_N0; Fanout = 1; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.838 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.511 ns) 3.125 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2 3 COMB LC_X6_Y1_N2 1 " "Info: 3: + IC(0.776 ns) + CELL(0.511 ns) = 3.125 ns; Loc. = LC_X6_Y1_N2; Fanout = 1; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.200 ns) 4.440 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|modulus_trigger 4 COMB LC_X7_Y1_N5 11 " "Info: 4: + IC(1.115 ns) + CELL(0.200 ns) = 4.440 ns; Loc. = LC_X7_Y1_N5; Fanout = 11; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|modulus_trigger'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 128 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(1.908 ns) 7.422 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\] 5 REG LC_X6_Y1_N5 4 " "Info: 5: + IC(1.074 ns) + CELL(1.908 ns) = 7.422 ns; Loc. = LC_X6_Y1_N5; Fanout = 4; REG Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.982 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.533 ns ( 47.60 % ) " "Info: Total cell delay = 3.533 ns ( 47.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.889 ns ( 52.40 % ) " "Info: Total interconnect delay = 3.889 ns ( 52.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.422 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.422 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] {} } { 0.000ns 0.924ns 0.776ns 1.115ns 1.074ns } { 0.000ns 0.914ns 0.511ns 0.200ns 1.908ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12MHZ destination 5.641 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_12MHZ\" to destination register is 5.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK_12MHZ 1 CLK PIN_4 13 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 13; CLK Node = 'CLK_12MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12MHZ } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.591 ns) + CELL(0.918 ns) 5.641 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\] 2 REG LC_X6_Y1_N5 4 " "Info: 2: + IC(3.591 ns) + CELL(0.918 ns) = 5.641 ns; Loc. = LC_X6_Y1_N5; Fanout = 4; REG Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.509 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 36.34 % ) " "Info: Total cell delay = 2.050 ns ( 36.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.591 ns ( 63.66 % ) " "Info: Total interconnect delay = 3.591 ns ( 63.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.641 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.641 ns" { CLK_12MHZ {} CLK_12MHZ~combout {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 3.591ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12MHZ source 5.641 ns - Longest register " "Info: - Longest clock path from clock \"CLK_12MHZ\" to source register is 5.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK_12MHZ 1 CLK PIN_4 13 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 13; CLK Node = 'CLK_12MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12MHZ } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.591 ns) + CELL(0.918 ns) 5.641 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\] 2 REG LC_X6_Y1_N5 4 " "Info: 2: + IC(3.591 ns) + CELL(0.918 ns) = 5.641 ns; Loc. = LC_X6_Y1_N5; Fanout = 4; REG Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.509 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 36.34 % ) " "Info: Total cell delay = 2.050 ns ( 36.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.591 ns ( 63.66 % ) " "Info: Total interconnect delay = 3.591 ns ( 63.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.641 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.641 ns" { CLK_12MHZ {} CLK_12MHZ~combout {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 3.591ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.641 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.641 ns" { CLK_12MHZ {} CLK_12MHZ~combout {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 3.591ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.641 ns" { CLK_12MHZ {} CLK_12MHZ~combout {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 3.591ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.422 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.422 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] {} } { 0.000ns 0.924ns 0.776ns 1.115ns 1.074ns } { 0.000ns 0.914ns 0.511ns 0.200ns 1.908ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.641 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.641 ns" { CLK_12MHZ {} CLK_12MHZ~combout {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 3.591ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.641 ns" { CLK_12MHZ {} CLK_12MHZ~combout {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 3.591ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ref_in register counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\] register counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\] 121.74 MHz 8.214 ns Internal " "Info: Clock \"ref_in\" has Internal fmax of 121.74 MHz between source register \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\]\" and destination register \"counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\]\" (period= 8.214 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.505 ns + Longest register register " "Info: + Longest register to register delay is 7.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\] 1 REG LC_X6_Y2_N8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y2_N8; Fanout = 4; REG Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.134 ns) + CELL(0.914 ns) 3.048 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~0 2 COMB LC_X7_Y2_N8 1 " "Info: 2: + IC(2.134 ns) + CELL(0.914 ns) = 3.048 ns; Loc. = LC_X7_Y2_N8; Fanout = 1; COMB Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.048 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 3.553 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2 3 COMB LC_X7_Y2_N9 1 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 3.553 ns; Loc. = LC_X7_Y2_N9; Fanout = 1; COMB Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.200 ns) 4.502 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|modulus_trigger 4 COMB LC_X7_Y2_N5 11 " "Info: 4: + IC(0.749 ns) + CELL(0.200 ns) = 4.502 ns; Loc. = LC_X7_Y2_N5; Fanout = 11; COMB Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|modulus_trigger'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.949 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 128 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(1.908 ns) 7.505 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\] 5 REG LC_X6_Y2_N5 4 " "Info: 5: + IC(1.095 ns) + CELL(1.908 ns) = 7.505 ns; Loc. = LC_X6_Y2_N5; Fanout = 4; REG Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.003 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.222 ns ( 42.93 % ) " "Info: Total cell delay = 3.222 ns ( 42.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.283 ns ( 57.07 % ) " "Info: Total interconnect delay = 4.283 ns ( 57.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.505 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.505 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] {} } { 0.000ns 2.134ns 0.305ns 0.749ns 1.095ns } { 0.000ns 0.914ns 0.200ns 0.200ns 1.908ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_in destination 4.144 ns + Shortest register " "Info: + Shortest clock path from clock \"ref_in\" to destination register is 4.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ref_in 1 CLK PIN_50 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_50; Fanout = 11; CLK Node = 'ref_in'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ref_in } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.094 ns) + CELL(0.918 ns) 4.144 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\] 2 REG LC_X6_Y2_N5 4 " "Info: 2: + IC(2.094 ns) + CELL(0.918 ns) = 4.144 ns; Loc. = LC_X6_Y2_N5; Fanout = 4; REG Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 49.47 % ) " "Info: Total cell delay = 2.050 ns ( 49.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.094 ns ( 50.53 % ) " "Info: Total interconnect delay = 2.094 ns ( 50.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.144 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.144 ns" { ref_in {} ref_in~combout {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 2.094ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ref_in source 4.144 ns - Longest register " "Info: - Longest clock path from clock \"ref_in\" to source register is 4.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ref_in 1 CLK PIN_50 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_50; Fanout = 11; CLK Node = 'ref_in'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ref_in } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.094 ns) + CELL(0.918 ns) 4.144 ns counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\] 2 REG LC_X6_Y2_N8 4 " "Info: 2: + IC(2.094 ns) + CELL(0.918 ns) = 4.144 ns; Loc. = LC_X6_Y2_N8; Fanout = 4; REG Node = 'counter1:counter1\|lpm_counter:lpm_counter_component\|cntr_45j:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 49.47 % ) " "Info: Total cell delay = 2.050 ns ( 49.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.094 ns ( 50.53 % ) " "Info: Total interconnect delay = 2.094 ns ( 50.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.144 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.144 ns" { ref_in {} ref_in~combout {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 2.094ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.144 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.144 ns" { ref_in {} ref_in~combout {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 2.094ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.144 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.144 ns" { ref_in {} ref_in~combout {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 2.094ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "db/cntr_45j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf" 129 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.505 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.505 ns" { counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|modulus_trigger {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] {} } { 0.000ns 2.134ns 0.305ns 0.749ns 1.095ns } { 0.000ns 0.914ns 0.200ns 0.200ns 1.908ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.144 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.144 ns" { ref_in {} ref_in~combout {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 2.094ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.144 ns" { ref_in counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.144 ns" { ref_in {} ref_in~combout {} counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 2.094ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_48MHZ register Q_in\[0\] register Q_accumulator\[12\] 167.7 MHz 5.963 ns Internal " "Info: Clock \"CLK_48MHZ\" has Internal fmax of 167.7 MHz between source register \"Q_in\[0\]\" and destination register \"Q_accumulator\[12\]\" (period= 5.963 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.254 ns + Longest register register " "Info: + Longest register to register delay is 5.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q_in\[0\] 1 REG LC_X3_Y1_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y1_N1; Fanout = 3; REG Node = 'Q_in\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[0] } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.917 ns) + CELL(0.978 ns) 2.895 ns Q_accumulator\[0\]~33 2 COMB LC_X3_Y1_N2 2 " "Info: 2: + IC(1.917 ns) + CELL(0.978 ns) = 2.895 ns; Loc. = LC_X3_Y1_N2; Fanout = 2; COMB Node = 'Q_accumulator\[0\]~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { Q_in[0] Q_accumulator[0]~33 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.018 ns Q_accumulator\[1\]~31 3 COMB LC_X3_Y1_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.018 ns; Loc. = LC_X3_Y1_N3; Fanout = 2; COMB Node = 'Q_accumulator\[1\]~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Q_accumulator[0]~33 Q_accumulator[1]~31 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 3.279 ns Q_accumulator\[2\]~29 4 COMB LC_X3_Y1_N4 6 " "Info: 4: + IC(0.000 ns) + CELL(0.261 ns) = 3.279 ns; Loc. = LC_X3_Y1_N4; Fanout = 6; COMB Node = 'Q_accumulator\[2\]~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Q_accumulator[1]~31 Q_accumulator[2]~29 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 3.628 ns Q_accumulator\[7\]~19 5 COMB LC_X3_Y1_N9 6 " "Info: 5: + IC(0.000 ns) + CELL(0.349 ns) = 3.628 ns; Loc. = LC_X3_Y1_N9; Fanout = 6; COMB Node = 'Q_accumulator\[7\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { Q_accumulator[2]~29 Q_accumulator[7]~19 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.626 ns) 5.254 ns Q_accumulator\[12\] 6 REG LC_X4_Y1_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(1.626 ns) = 5.254 ns; Loc. = LC_X4_Y1_N4; Fanout = 2; REG Node = 'Q_accumulator\[12\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { Q_accumulator[7]~19 Q_accumulator[12] } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.337 ns ( 63.51 % ) " "Info: Total cell delay = 3.337 ns ( 63.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.917 ns ( 36.49 % ) " "Info: Total interconnect delay = 1.917 ns ( 36.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.254 ns" { Q_in[0] Q_accumulator[0]~33 Q_accumulator[1]~31 Q_accumulator[2]~29 Q_accumulator[7]~19 Q_accumulator[12] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.254 ns" { Q_in[0] {} Q_accumulator[0]~33 {} Q_accumulator[1]~31 {} Q_accumulator[2]~29 {} Q_accumulator[7]~19 {} Q_accumulator[12] {} } { 0.000ns 1.917ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.261ns 0.349ns 1.626ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_48MHZ destination 6.192 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_48MHZ\" to destination register is 6.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK_48MHZ 1 CLK PIN_82 66 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_82; Fanout = 66; CLK Node = 'CLK_48MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_48MHZ } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.142 ns) + CELL(0.918 ns) 6.192 ns Q_accumulator\[12\] 2 REG LC_X4_Y1_N4 2 " "Info: 2: + IC(4.142 ns) + CELL(0.918 ns) = 6.192 ns; Loc. = LC_X4_Y1_N4; Fanout = 2; REG Node = 'Q_accumulator\[12\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.060 ns" { CLK_48MHZ Q_accumulator[12] } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 33.11 % ) " "Info: Total cell delay = 2.050 ns ( 33.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.142 ns ( 66.89 % ) " "Info: Total interconnect delay = 4.142 ns ( 66.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.192 ns" { CLK_48MHZ Q_accumulator[12] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.192 ns" { CLK_48MHZ {} CLK_48MHZ~combout {} Q_accumulator[12] {} } { 0.000ns 0.000ns 4.142ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_48MHZ source 6.192 ns - Longest register " "Info: - Longest clock path from clock \"CLK_48MHZ\" to source register is 6.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK_48MHZ 1 CLK PIN_82 66 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_82; Fanout = 66; CLK Node = 'CLK_48MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_48MHZ } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.142 ns) + CELL(0.918 ns) 6.192 ns Q_in\[0\] 2 REG LC_X3_Y1_N1 3 " "Info: 2: + IC(4.142 ns) + CELL(0.918 ns) = 6.192 ns; Loc. = LC_X3_Y1_N1; Fanout = 3; REG Node = 'Q_in\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.060 ns" { CLK_48MHZ Q_in[0] } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 33.11 % ) " "Info: Total cell delay = 2.050 ns ( 33.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.142 ns ( 66.89 % ) " "Info: Total interconnect delay = 4.142 ns ( 66.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.192 ns" { CLK_48MHZ Q_in[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.192 ns" { CLK_48MHZ {} CLK_48MHZ~combout {} Q_in[0] {} } { 0.000ns 0.000ns 4.142ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.192 ns" { CLK_48MHZ Q_accumulator[12] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.192 ns" { CLK_48MHZ {} CLK_48MHZ~combout {} Q_accumulator[12] {} } { 0.000ns 0.000ns 4.142ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.192 ns" { CLK_48MHZ Q_in[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.192 ns" { CLK_48MHZ {} CLK_48MHZ~combout {} Q_in[0] {} } { 0.000ns 0.000ns 4.142ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 243 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 243 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.254 ns" { Q_in[0] Q_accumulator[0]~33 Q_accumulator[1]~31 Q_accumulator[2]~29 Q_accumulator[7]~19 Q_accumulator[12] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.254 ns" { Q_in[0] {} Q_accumulator[0]~33 {} Q_accumulator[1]~31 {} Q_accumulator[2]~29 {} Q_accumulator[7]~19 {} Q_accumulator[12] {} } { 0.000ns 1.917ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.261ns 0.349ns 1.626ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.192 ns" { CLK_48MHZ Q_accumulator[12] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.192 ns" { CLK_48MHZ {} CLK_48MHZ~combout {} Q_accumulator[12] {} } { 0.000ns 0.000ns 4.142ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.192 ns" { CLK_48MHZ Q_in[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.192 ns" { CLK_48MHZ {} CLK_48MHZ~combout {} Q_in[0] {} } { 0.000ns 0.000ns 4.142ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "C9 " "Info: No valid register-to-register data paths exist for clock \"C9\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "C8 register bit_count\[2\] register IQ_state.010 140.73 MHz 7.106 ns Internal " "Info: Clock \"C8\" has Internal fmax of 140.73 MHz between source register \"bit_count\[2\]\" and destination register \"IQ_state.010\" (period= 7.106 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.397 ns + Longest register register " "Info: + Longest register to register delay is 6.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bit_count\[2\] 1 REG LC_X4_Y2_N3 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y2_N3; Fanout = 18; REG Node = 'bit_count\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { bit_count[2] } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.446 ns) + CELL(0.914 ns) 3.360 ns Equal0~0 2 COMB LC_X7_Y4_N7 6 " "Info: 2: + IC(2.446 ns) + CELL(0.914 ns) = 3.360 ns; Loc. = LC_X7_Y4_N7; Fanout = 6; COMB Node = 'Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.360 ns" { bit_count[2] Equal0~0 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.446 ns) + CELL(0.591 ns) 6.397 ns IQ_state.010 3 REG LC_X4_Y2_N0 19 " "Info: 3: + IC(2.446 ns) + CELL(0.591 ns) = 6.397 ns; Loc. = LC_X4_Y2_N0; Fanout = 19; REG Node = 'IQ_state.010'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { Equal0~0 IQ_state.010 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 23.53 % ) " "Info: Total cell delay = 1.505 ns ( 23.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.892 ns ( 76.47 % ) " "Info: Total interconnect delay = 4.892 ns ( 76.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.397 ns" { bit_count[2] Equal0~0 IQ_state.010 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.397 ns" { bit_count[2] {} Equal0~0 {} IQ_state.010 {} } { 0.000ns 2.446ns 2.446ns } { 0.000ns 0.914ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C8 destination 6.585 ns + Shortest register " "Info: + Shortest clock path from clock \"C8\" to destination register is 6.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns C8 1 CLK PIN_70 42 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_70; Fanout = 42; CLK Node = 'C8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.535 ns) + CELL(0.918 ns) 6.585 ns IQ_state.010 2 REG LC_X4_Y2_N0 19 " "Info: 2: + IC(4.535 ns) + CELL(0.918 ns) = 6.585 ns; Loc. = LC_X4_Y2_N0; Fanout = 19; REG Node = 'IQ_state.010'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.453 ns" { C8 IQ_state.010 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.13 % ) " "Info: Total cell delay = 2.050 ns ( 31.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.535 ns ( 68.87 % ) " "Info: Total interconnect delay = 4.535 ns ( 68.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.585 ns" { C8 IQ_state.010 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.585 ns" { C8 {} C8~combout {} IQ_state.010 {} } { 0.000ns 0.000ns 4.535ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C8 source 6.585 ns - Longest register " "Info: - Longest clock path from clock \"C8\" to source register is 6.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns C8 1 CLK PIN_70 42 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_70; Fanout = 42; CLK Node = 'C8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.535 ns) + CELL(0.918 ns) 6.585 ns bit_count\[2\] 2 REG LC_X4_Y2_N3 18 " "Info: 2: + IC(4.535 ns) + CELL(0.918 ns) = 6.585 ns; Loc. = LC_X4_Y2_N3; Fanout = 18; REG Node = 'bit_count\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.453 ns" { C8 bit_count[2] } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.13 % ) " "Info: Total cell delay = 2.050 ns ( 31.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.535 ns ( 68.87 % ) " "Info: Total interconnect delay = 4.535 ns ( 68.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.585 ns" { C8 bit_count[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.585 ns" { C8 {} C8~combout {} bit_count[2] {} } { 0.000ns 0.000ns 4.535ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.585 ns" { C8 IQ_state.010 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.585 ns" { C8 {} C8~combout {} IQ_state.010 {} } { 0.000ns 0.000ns 4.535ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.585 ns" { C8 bit_count[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.585 ns" { C8 {} C8~combout {} bit_count[2] {} } { 0.000ns 0.000ns 4.535ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 193 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 186 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.397 ns" { bit_count[2] Equal0~0 IQ_state.010 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.397 ns" { bit_count[2] {} Equal0~0 {} IQ_state.010 {} } { 0.000ns 2.446ns 2.446ns } { 0.000ns 0.914ns 0.591ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.585 ns" { C8 IQ_state.010 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.585 ns" { C8 {} C8~combout {} IQ_state.010 {} } { 0.000ns 0.000ns 4.535ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.585 ns" { C8 bit_count[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.585 ns" { C8 {} C8~combout {} bit_count[2] {} } { 0.000ns 0.000ns 4.535ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Q_data\[15\] IQOUT C8 0.662 ns register " "Info: tsu for register \"Q_data\[15\]\" (data pin = \"IQOUT\", clock pin = \"C8\") is 0.662 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.914 ns + Longest pin register " "Info: + Longest pin to register delay is 6.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns IQOUT 1 PIN PIN_78 32 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_78; Fanout = 32; PIN Node = 'IQOUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IQOUT } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.191 ns) + CELL(0.591 ns) 6.914 ns Q_data\[15\] 2 REG LC_X5_Y2_N9 2 " "Info: 2: + IC(5.191 ns) + CELL(0.591 ns) = 6.914 ns; Loc. = LC_X5_Y2_N9; Fanout = 2; REG Node = 'Q_data\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.782 ns" { IQOUT Q_data[15] } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 24.92 % ) " "Info: Total cell delay = 1.723 ns ( 24.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.191 ns ( 75.08 % ) " "Info: Total interconnect delay = 5.191 ns ( 75.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.914 ns" { IQOUT Q_data[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.914 ns" { IQOUT {} IQOUT~combout {} Q_data[15] {} } { 0.000ns 0.000ns 5.191ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 193 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C8 destination 6.585 ns - Shortest register " "Info: - Shortest clock path from clock \"C8\" to destination register is 6.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns C8 1 CLK PIN_70 42 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_70; Fanout = 42; CLK Node = 'C8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.535 ns) + CELL(0.918 ns) 6.585 ns Q_data\[15\] 2 REG LC_X5_Y2_N9 2 " "Info: 2: + IC(4.535 ns) + CELL(0.918 ns) = 6.585 ns; Loc. = LC_X5_Y2_N9; Fanout = 2; REG Node = 'Q_data\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.453 ns" { C8 Q_data[15] } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.13 % ) " "Info: Total cell delay = 2.050 ns ( 31.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.535 ns ( 68.87 % ) " "Info: Total interconnect delay = 4.535 ns ( 68.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.585 ns" { C8 Q_data[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.585 ns" { C8 {} C8~combout {} Q_data[15] {} } { 0.000ns 0.000ns 4.535ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.914 ns" { IQOUT Q_data[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.914 ns" { IQOUT {} IQOUT~combout {} Q_data[15] {} } { 0.000ns 0.000ns 5.191ns } { 0.000ns 1.132ns 0.591ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.585 ns" { C8 Q_data[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.585 ns" { C8 {} C8~combout {} Q_data[15] {} } { 0.000ns 0.000ns 4.535ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_12MHZ TUNE pfd:Janus_pfd\|inst6 24.629 ns register " "Info: tco from clock \"CLK_12MHZ\" to destination pin \"TUNE\" through register \"pfd:Janus_pfd\|inst6\" is 24.629 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12MHZ source 17.100 ns + Longest register " "Info: + Longest clock path from clock \"CLK_12MHZ\" to source register is 17.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK_12MHZ 1 CLK PIN_4 13 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 13; CLK Node = 'CLK_12MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12MHZ } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.591 ns) + CELL(1.294 ns) 6.017 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\] 2 REG LC_X6_Y1_N5 4 " "Info: 2: + IC(3.591 ns) + CELL(1.294 ns) = 6.017 ns; Loc. = LC_X6_Y1_N5; Fanout = 4; REG Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.885 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 129 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.914 ns) 7.855 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~0 3 COMB LC_X6_Y1_N0 1 " "Info: 3: + IC(0.924 ns) + CELL(0.914 ns) = 7.855 ns; Loc. = LC_X6_Y1_N0; Fanout = 1; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.838 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.511 ns) 9.142 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2 4 COMB LC_X6_Y1_N2 1 " "Info: 4: + IC(0.776 ns) + CELL(0.511 ns) = 9.142 ns; Loc. = LC_X6_Y1_N2; Fanout = 1; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|cmpr_e0c:cmpr1\|result_wire\[0\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_e0c.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.200 ns) 10.457 ns counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|modulus_trigger 5 COMB LC_X7_Y1_N5 11 " "Info: 5: + IC(1.115 ns) + CELL(0.200 ns) = 10.457 ns; Loc. = LC_X7_Y1_N5; Fanout = 11; COMB Node = 'counter2:counter2\|lpm_counter:lpm_counter_component\|cntr_c5j:auto_generated\|modulus_trigger'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_c5j.tdf" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf" 128 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.523 ns) + CELL(1.294 ns) 14.274 ns osc_8k 6 REG LC_X5_Y3_N6 5 " "Info: 6: + IC(2.523 ns) + CELL(1.294 ns) = 14.274 ns; Loc. = LC_X5_Y3_N6; Fanout = 5; REG Node = 'osc_8k'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.817 ns" { counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger osc_8k } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.908 ns) + CELL(0.918 ns) 17.100 ns pfd:Janus_pfd\|inst6 7 REG LC_X6_Y4_N6 4 " "Info: 7: + IC(1.908 ns) + CELL(0.918 ns) = 17.100 ns; Loc. = LC_X6_Y4_N6; Fanout = 4; REG Node = 'pfd:Janus_pfd\|inst6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { osc_8k pfd:Janus_pfd|inst6 } "NODE_NAME" } } { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 360 136 200 440 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.263 ns ( 36.63 % ) " "Info: Total cell delay = 6.263 ns ( 36.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.837 ns ( 63.37 % ) " "Info: Total interconnect delay = 10.837 ns ( 63.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger osc_8k pfd:Janus_pfd|inst6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { CLK_12MHZ {} CLK_12MHZ~combout {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger {} osc_8k {} pfd:Janus_pfd|inst6 {} } { 0.000ns 0.000ns 3.591ns 0.924ns 0.776ns 1.115ns 2.523ns 1.908ns } { 0.000ns 1.132ns 1.294ns 0.914ns 0.511ns 0.200ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 360 136 200 440 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.153 ns + Longest register pin " "Info: + Longest register to pin delay is 7.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pfd:Janus_pfd\|inst6 1 REG LC_X6_Y4_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N6; Fanout = 4; REG Node = 'pfd:Janus_pfd\|inst6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pfd:Janus_pfd|inst6 } "NODE_NAME" } } { "pfd.bdf" "" { Schematic "C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf" { { 360 136 200 440 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.035 ns) + CELL(0.511 ns) 2.546 ns TUNE~1 2 COMB LC_X5_Y3_N7 1 " "Info: 2: + IC(2.035 ns) + CELL(0.511 ns) = 2.546 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'TUNE~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.546 ns" { pfd:Janus_pfd|inst6 TUNE~1 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 3.051 ns TUNE~2 3 COMB LC_X5_Y3_N8 1 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 3.051 ns; Loc. = LC_X5_Y3_N8; Fanout = 1; COMB Node = 'TUNE~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { TUNE~1 TUNE~2 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.780 ns) + CELL(2.322 ns) 7.153 ns TUNE 4 PIN PIN_85 0 " "Info: 4: + IC(1.780 ns) + CELL(2.322 ns) = 7.153 ns; Loc. = PIN_85; Fanout = 0; PIN Node = 'TUNE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.102 ns" { TUNE~2 TUNE } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.033 ns ( 42.40 % ) " "Info: Total cell delay = 3.033 ns ( 42.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.120 ns ( 57.60 % ) " "Info: Total interconnect delay = 4.120 ns ( 57.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.153 ns" { pfd:Janus_pfd|inst6 TUNE~1 TUNE~2 TUNE } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.153 ns" { pfd:Janus_pfd|inst6 {} TUNE~1 {} TUNE~2 {} TUNE {} } { 0.000ns 2.035ns 0.305ns 1.780ns } { 0.000ns 0.511ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { CLK_12MHZ counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger osc_8k pfd:Janus_pfd|inst6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { CLK_12MHZ {} CLK_12MHZ~combout {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|safe_q[0] {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~0 {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1|result_wire[0]~2 {} counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|modulus_trigger {} osc_8k {} pfd:Janus_pfd|inst6 {} } { 0.000ns 0.000ns 3.591ns 0.924ns 0.776ns 1.115ns 2.523ns 1.908ns } { 0.000ns 1.132ns 1.294ns 0.914ns 0.511ns 0.200ns 1.294ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.153 ns" { pfd:Janus_pfd|inst6 TUNE~1 TUNE~2 TUNE } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.153 ns" { pfd:Janus_pfd|inst6 {} TUNE~1 {} TUNE~2 {} TUNE {} } { 0.000ns 2.035ns 0.305ns 1.780ns } { 0.000ns 0.511ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "C6 SCLK 6.815 ns Longest " "Info: Longest tpd from source pin \"C6\" to destination pin \"SCLK\" is 6.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns C6 1 PIN PIN_74 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_74; Fanout = 1; PIN Node = 'C6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C6 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.361 ns) + CELL(2.322 ns) 6.815 ns SCLK 2 PIN PIN_21 0 " "Info: 2: + IC(3.361 ns) + CELL(2.322 ns) = 6.815 ns; Loc. = PIN_21; Fanout = 0; PIN Node = 'SCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.683 ns" { C6 SCLK } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.454 ns ( 50.68 % ) " "Info: Total cell delay = 3.454 ns ( 50.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.361 ns ( 49.32 % ) " "Info: Total interconnect delay = 3.361 ns ( 49.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.815 ns" { C6 SCLK } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.815 ns" { C6 {} C6~combout {} SCLK {} } { 0.000ns 0.000ns 3.361ns } { 0.000ns 1.132ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "IQ_state.001 C9 C8 2.028 ns register " "Info: th for register \"IQ_state.001\" (data pin = \"C9\", clock pin = \"C8\") is 2.028 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C8 destination 6.585 ns + Longest register " "Info: + Longest clock path from clock \"C8\" to destination register is 6.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns C8 1 CLK PIN_70 42 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_70; Fanout = 42; CLK Node = 'C8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.535 ns) + CELL(0.918 ns) 6.585 ns IQ_state.001 2 REG LC_X4_Y3_N2 2 " "Info: 2: + IC(4.535 ns) + CELL(0.918 ns) = 6.585 ns; Loc. = LC_X4_Y3_N2; Fanout = 2; REG Node = 'IQ_state.001'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.453 ns" { C8 IQ_state.001 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.13 % ) " "Info: Total cell delay = 2.050 ns ( 31.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.535 ns ( 68.87 % ) " "Info: Total interconnect delay = 4.535 ns ( 68.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.585 ns" { C8 IQ_state.001 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.585 ns" { C8 {} C8~combout {} IQ_state.001 {} } { 0.000ns 0.000ns 4.535ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 186 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.778 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns C9 1 CLK PIN_68 39 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_68; Fanout = 39; CLK Node = 'C9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C9 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(1.760 ns) 4.778 ns IQ_state.001 2 REG LC_X4_Y3_N2 2 " "Info: 2: + IC(1.886 ns) + CELL(1.760 ns) = 4.778 ns; Loc. = LC_X4_Y3_N2; Fanout = 2; REG Node = 'IQ_state.001'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.646 ns" { C9 IQ_state.001 } "NODE_NAME" } } { "Janus.v" "" { Text "C:/HPSDR/trunk/Janus-CPLDV3/Janus.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.892 ns ( 60.53 % ) " "Info: Total cell delay = 2.892 ns ( 60.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.886 ns ( 39.47 % ) " "Info: Total interconnect delay = 1.886 ns ( 39.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.778 ns" { C9 IQ_state.001 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.778 ns" { C9 {} C9~combout {} IQ_state.001 {} } { 0.000ns 0.000ns 1.886ns } { 0.000ns 1.132ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.585 ns" { C8 IQ_state.001 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.585 ns" { C8 {} C8~combout {} IQ_state.001 {} } { 0.000ns 0.000ns 4.535ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.778 ns" { C9 IQ_state.001 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.778 ns" { C9 {} C9~combout {} IQ_state.001 {} } { 0.000ns 0.000ns 1.886ns } { 0.000ns 1.132ns 1.760ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "132 " "Info: Peak virtual memory: 132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 11 19:02:07 2009 " "Info: Processing ended: Sat Apr 11 19:02:07 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
