

================================================================
== Vitis HLS Report for 'Compute_Dual_Infeasibility_stage2'
================================================================
* Date:           Fri Jan  9 14:26:42 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.509 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%muxLogicCE_to_inverse_pScale_read = muxlogic"   --->   Operation 9 'muxlogic' 'muxLogicCE_to_inverse_pScale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%inverse_pScale_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %inverse_pScale"   --->   Operation 10 'read' 'inverse_pScale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%muxLogicCE_to_p_read18 = muxlogic"   --->   Operation 11 'muxlogic' 'muxLogicCE_to_p_read18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.44ns)   --->   "%p_read18 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 12 'read' 'p_read18' <Predicate = true> <Delay = 0.44> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%muxLogicCE_to_p_read_26 = muxlogic"   --->   Operation 13 'muxlogic' 'muxLogicCE_to_p_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.44ns)   --->   "%p_read_26 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 14 'read' 'p_read_26' <Predicate = true> <Delay = 0.44> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%muxLogicCE_to_ax_read = muxlogic"   --->   Operation 15 'muxlogic' 'muxLogicCE_to_ax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ax_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ax"   --->   Operation 16 'read' 'ax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%muxLogicCE_to_x_read = muxlogic"   --->   Operation 17 'muxlogic' 'muxLogicCE_to_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x"   --->   Operation 18 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%pBoundLbResSq = alloca i64 1" [./Compute_Dual_Infeasibility.hpp:161->Infeasi_Res_S2.cpp:111]   --->   Operation 19 'alloca' 'pBoundLbResSq' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%pBoundUbResSq = alloca i64 1" [./Compute_Dual_Infeasibility.hpp:160->Infeasi_Res_S2.cpp:111]   --->   Operation 20 'alloca' 'pBoundUbResSq' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%pConstrResSq = alloca i64 1" [./Compute_Dual_Infeasibility.hpp:159->Infeasi_Res_S2.cpp:111]   --->   Operation 21 'alloca' 'pConstrResSq' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%inverse_pScale_c1 = alloca i64 1"   --->   Operation 22 'alloca' 'inverse_pScale_c1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.76> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%inverse_pScale_c = alloca i64 1"   --->   Operation 23 'alloca' 'inverse_pScale_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.76> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%nCols_assign_c = alloca i64 1"   --->   Operation 24 'alloca' 'nCols_assign_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%nRows_assign_c = alloca i64 1"   --->   Operation 25 'alloca' 'nRows_assign_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%primalInfeasRay_fifo_i = alloca i64 1"   --->   Operation 26 'alloca' 'primalInfeasRay_fifo_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%primalINfeasConstr_fifo_i = alloca i64 1"   --->   Operation 27 'alloca' 'primalINfeasConstr_fifo_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%primalInfeasRay_SVfifo_lb_i = alloca i64 1"   --->   Operation 28 'alloca' 'primalInfeasRay_SVfifo_lb_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%primalInfeasRay_SVfifo_ub_i = alloca i64 1"   --->   Operation 29 'alloca' 'primalInfeasRay_SVfifo_ub_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%primalInfeasConstr_SVfifo_i = alloca i64 1"   --->   Operation 30 'alloca' 'primalInfeasConstr_SVfifo_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.76ns)   --->   "%call_ln0 = call void @entry_proc31, i64 %inverse_pScale_read, i64 %inverse_pScale_c, i64 %inverse_pScale_c1"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 32 [2/2] (1.40ns)   --->   "%call_ln166 = call void @loadDDR_data.18, i512 %gmem5, i64 %x_read, i512 %primalInfeasRay_fifo_i, i32 %p_read18, i32 %nCols_assign_c" [./Compute_Dual_Infeasibility.hpp:166->Infeasi_Res_S2.cpp:111]   --->   Operation 32 'call' 'call_ln166' <Predicate = true> <Delay = 1.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 33 [2/2] (1.40ns)   --->   "%call_ln167 = call void @loadDDR_data.19, i512 %gmem6, i64 %ax_read, i512 %primalINfeasConstr_fifo_i, i32 %p_read_26, i32 %nRows_assign_c" [./Compute_Dual_Infeasibility.hpp:167->Infeasi_Res_S2.cpp:111]   --->   Operation 33 'call' 'call_ln167' <Predicate = true> <Delay = 1.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln166 = call void @loadDDR_data.18, i512 %gmem5, i64 %x_read, i512 %primalInfeasRay_fifo_i, i32 %p_read18, i32 %nCols_assign_c" [./Compute_Dual_Infeasibility.hpp:166->Infeasi_Res_S2.cpp:111]   --->   Operation 34 'call' 'call_ln166' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln167 = call void @loadDDR_data.19, i512 %gmem6, i64 %ax_read, i512 %primalINfeasConstr_fifo_i, i32 %p_read_26, i32 %nRows_assign_c" [./Compute_Dual_Infeasibility.hpp:167->Infeasi_Res_S2.cpp:111]   --->   Operation 35 'call' 'call_ln167' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln169 = call void @scaleVector_2out, i64 %inverse_pScale_c1, i512 %primalInfeasRay_fifo_i, i512 %primalInfeasRay_SVfifo_lb_i, i512 %primalInfeasRay_SVfifo_ub_i, i32 %nCols_assign_c" [./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 36 'call' 'call_ln169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln170 = call void @scaleVector.1, i64 %inverse_pScale_c, i512 %primalINfeasConstr_fifo_i, i512 %primalInfeasConstr_SVfifo_i, i32 %nRows_assign_c" [./Compute_Dual_Infeasibility.hpp:170->Infeasi_Res_S2.cpp:111]   --->   Operation 37 'call' 'call_ln170' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln169 = call void @scaleVector_2out, i64 %inverse_pScale_c1, i512 %primalInfeasRay_fifo_i, i512 %primalInfeasRay_SVfifo_lb_i, i512 %primalInfeasRay_SVfifo_ub_i, i32 %nCols_assign_c" [./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 38 'call' 'call_ln169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln170 = call void @scaleVector.1, i64 %inverse_pScale_c, i512 %primalINfeasConstr_fifo_i, i512 %primalInfeasConstr_SVfifo_i, i32 %nRows_assign_c" [./Compute_Dual_Infeasibility.hpp:170->Infeasi_Res_S2.cpp:111]   --->   Operation 39 'call' 'call_ln170' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.11>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%muxLogicCE_to_problem_nEqs_read = muxlogic"   --->   Operation 40 'muxlogic' 'muxLogicCE_to_problem_nEqs_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%problem_nEqs_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %problem_nEqs"   --->   Operation 41 'read' 'problem_nEqs_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%muxLogicCE_to_ifScaled_read = muxlogic"   --->   Operation 42 'muxlogic' 'muxLogicCE_to_ifScaled_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%ifScaled_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ifScaled"   --->   Operation 43 'read' 'ifScaled_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%muxLogicCE_to_hasUpper_read = muxlogic"   --->   Operation 44 'muxlogic' 'muxLogicCE_to_hasUpper_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%hasUpper_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %hasUpper"   --->   Operation 45 'read' 'hasUpper_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%muxLogicCE_to_hasLower_read = muxlogic"   --->   Operation 46 'muxlogic' 'muxLogicCE_to_hasLower_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%hasLower_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %hasLower"   --->   Operation 47 'read' 'hasLower_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%muxLogicCE_to_colScale1_read = muxlogic"   --->   Operation 48 'muxlogic' 'muxLogicCE_to_colScale1_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%colScale1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %colScale1"   --->   Operation 49 'read' 'colScale1_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%muxLogicCE_to_rowScale_read = muxlogic"   --->   Operation 50 'muxlogic' 'muxLogicCE_to_rowScale_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%rowScale_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %rowScale"   --->   Operation 51 'read' 'rowScale_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [2/2] (2.11ns)   --->   "%call_ln174 = call void @Primal_Constr, i512 %primalInfeasConstr_SVfifo_i, i512 %gmem8, i64 %rowScale_read, i32 %problem_nEqs_read, i32 %p_read_26, i32 %ifScaled_read, i64 %pConstrResSq" [./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 52 'call' 'call_ln174' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 53 [2/2] (2.11ns)   --->   "%call_ln178 = call void @Primal_Bound, i512 %primalInfeasRay_SVfifo_lb_i, i512 %primalInfeasRay_SVfifo_ub_i, i512 %gmem9, i64 %hasLower_read, i512 %gmem10, i64 %hasUpper_read, i512 %gmem7, i64 %colScale1_read, i32 %p_read18, i64 %pBoundUbResSq, i64 %pBoundLbResSq, i32 %ifScaled_read" [./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 53 'call' 'call_ln178' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln174 = call void @Primal_Constr, i512 %primalInfeasConstr_SVfifo_i, i512 %gmem8, i64 %rowScale_read, i32 %problem_nEqs_read, i32 %p_read_26, i32 %ifScaled_read, i64 %pConstrResSq" [./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 54 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln178 = call void @Primal_Bound, i512 %primalInfeasRay_SVfifo_lb_i, i512 %primalInfeasRay_SVfifo_ub_i, i512 %gmem9, i64 %hasLower_read, i512 %gmem10, i64 %hasUpper_read, i512 %gmem7, i64 %colScale1_read, i32 %p_read18, i64 %pBoundUbResSq, i64 %pBoundLbResSq, i32 %ifScaled_read" [./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 55 'call' 'call_ln178' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.89>
ST_7 : Operation 56 [2/2] (0.89ns)   --->   "%call_ln190 = call void @add3_Sqrt, i64 %pConstrResSq, i64 %pBoundUbResSq, i64 %pBoundLbResSq, i64 %dDualInfeasRes" [./Compute_Dual_Infeasibility.hpp:190->Infeasi_Res_S2.cpp:111]   --->   Operation 56 'call' 'call_ln190' <Predicate = true> <Delay = 0.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @inverse_pScale_c1_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %inverse_pScale_c1, i64 %inverse_pScale_c1"   --->   Operation 57 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inverse_pScale_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%empty_322 = specchannel i32 @_ssdm_op_SpecChannel, void @inverse_pScale_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %inverse_pScale_c, i64 %inverse_pScale_c"   --->   Operation 59 'specchannel' 'empty_322' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inverse_pScale_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%empty_323 = specchannel i32 @_ssdm_op_SpecChannel, void @nCols_OC_assign_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %nCols_assign_c, i32 %nCols_assign_c"   --->   Operation 61 'specchannel' 'empty_323' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nCols_assign_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%empty_324 = specchannel i32 @_ssdm_op_SpecChannel, void @nRows_OC_assign_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %nRows_assign_c, i32 %nRows_assign_c"   --->   Operation 63 'specchannel' 'empty_324' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nRows_assign_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln157 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_3" [./Compute_Dual_Infeasibility.hpp:157->Infeasi_Res_S2.cpp:111]   --->   Operation 65 'specdataflowpipeline' 'specdataflowpipeline_ln157' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dDualInfeasRes, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem10, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_38, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem9, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_39, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem8, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_37, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem7, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_30, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem6, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_42, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem5, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_43, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%empty_325 = specchannel i32 @_ssdm_op_SpecChannel, void @primalInfeasRay_fifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %primalInfeasRay_fifo_i, i512 %primalInfeasRay_fifo_i"   --->   Operation 73 'specchannel' 'empty_325' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasRay_fifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%empty_326 = specchannel i32 @_ssdm_op_SpecChannel, void @primalINfeasConstr_fifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %primalINfeasConstr_fifo_i, i512 %primalINfeasConstr_fifo_i"   --->   Operation 75 'specchannel' 'empty_326' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalINfeasConstr_fifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%empty_327 = specchannel i32 @_ssdm_op_SpecChannel, void @primalInfeasRay_SVfifo_lb_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %primalInfeasRay_SVfifo_lb_i, i512 %primalInfeasRay_SVfifo_lb_i"   --->   Operation 77 'specchannel' 'empty_327' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasRay_SVfifo_lb_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%empty_328 = specchannel i32 @_ssdm_op_SpecChannel, void @primalInfeasRay_SVfifo_ub_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %primalInfeasRay_SVfifo_ub_i, i512 %primalInfeasRay_SVfifo_ub_i"   --->   Operation 79 'specchannel' 'empty_328' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasRay_SVfifo_ub_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%empty_329 = specchannel i32 @_ssdm_op_SpecChannel, void @primalInfeasConstr_SVfifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %primalInfeasConstr_SVfifo_i, i512 %primalInfeasConstr_SVfifo_i"   --->   Operation 81 'specchannel' 'empty_329' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasConstr_SVfifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln190 = call void @add3_Sqrt, i64 %pConstrResSq, i64 %pBoundUbResSq, i64 %pBoundLbResSq, i64 %dDualInfeasRes" [./Compute_Dual_Infeasibility.hpp:190->Infeasi_Res_S2.cpp:111]   --->   Operation 83 'call' 'call_ln190' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln111 = ret" [Infeasi_Res_S2.cpp:111]   --->   Operation 84 'ret' 'ret_ln111' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.842ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicCE_to_p_read18') [25]  (0.000 ns)
	wire read operation ('p_read18') on port 'p_read1' [26]  (0.441 ns)
	'call' operation 0 bit ('call_ln166', ./Compute_Dual_Infeasibility.hpp:166->Infeasi_Res_S2.cpp:111) to 'loadDDR_data.18' [80]  (1.401 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 2.111ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicCE_to_problem_nEqs_read') [21]  (0.000 ns)
	wire read operation ('problem_nEqs_read') on port 'problem_nEqs' [22]  (0.000 ns)
	'call' operation 0 bit ('call_ln174', ./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111) to 'Primal_Constr' [84]  (2.111 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.898ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln190', ./Compute_Dual_Infeasibility.hpp:190->Infeasi_Res_S2.cpp:111) to 'add3_Sqrt' [86]  (0.898 ns)

 <State 8>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
