# ğŸš€ RISC-V Reference SoC Tapeout Program â€” VSD

<div align="center">

[![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv)](https://riscv.org/)
[![VSD](https://img.shields.io/badge/VSD-Program-orange?style=for-the-badge)](https://vsdiat.vlsisystemdesign.com/)
![Participants](https://img.shields.io/badge/Participants-3500+-success?style=for-the-badge)
![India](https://img.shields.io/badge/Made%20in-India-saffron?style=for-the-badge)

</div>

---

## ğŸ“– About the Program
The **RISC-V SoC Tapeout Program** by **VLSI System Design (VSD)** is Indiaâ€™s largest collaborative silicon design initiative.  
In this program, we learn to design a **System-on-Chip (SoC)** from **RTL â†’ GDSII** using only **open-source EDA tools**.  

> ğŸ† More than **3500+ participants** are contributing to building the nationâ€™s semiconductor ecosystem through this program.  

This initiative is organized **in collaboration with IIT Gandhinagar**.  
- ğŸ“ The **Top 50 students** will get an exclusive opportunity to:  
  - Work under **IIT Gandhinagar professors**.  
  - Gain hands-on access to **Synopsys industry-grade tools**. 

---

## ğŸ“… Week 0 â€” Environment Setup & Tools

| Task | Description | Status |
|------|-------------|---------|
| [**Task 0**](Week0/Task0/README.md) | ğŸ›  Installed and verified **Iverilog**, **Yosys**, and **GTKWave** | âœ… Completed |

### âœ… Key Learnings
- Set up **Ubuntu 20.04+ VM** inside **Oracle VirtualBox**.  
- Installed and tested open-source tools for **simulation, synthesis, and waveform analysis**.  
- Gained first exposure to the **EDA flow** required for SoC design.  

---

## ğŸ“‚ Repository Structure

---

## ğŸ“ˆ Weekly Progress Tracker

[![Week 0](https://img.shields.io/badge/Week%200-Completed-brightgreen?style=for-the-badge)](https://github.com/Nirbhay1909/Nirbhay_VSD-Tapeout-Program/tree/main/Week0)  
![Week 1](https://img.shields.io/badge/Week%201-Coming%20Soon-lightgrey?style=flat-square)  
![Week 2](https://img.shields.io/badge/Week%202-Upcoming-lightgrey?style=flat-square)  

---

## ğŸ™ Acknowledgment
I sincerely thank  
- [**Kunal Ghosh**](https://github.com/kunalg123) and the [**VSD team**](https://vsdiat.vlsisystemdesign.com/) for mentoring.  
- **RISC-V International**, **India Semiconductor Mission (ISM)**, **VLSI Society of India (VSI)**, and [**Efabless**](https://github.com/efabless) for enabling this open-source silicon journey.  

---

## ğŸ”— Useful Links

- ğŸŒ [VSD Official Website](https://vsdiat.vlsisystemdesign.com/)  
- ğŸ–¥ [RISC-V International](https://riscv.org/)  
- ğŸ­ [Efabless Platform](https://efabless.com/)  

---

<p align="center">
âœ¨ *Documenting my open-source silicon journey with RISC-V & VSD* âœ¨
</p>
