read_verilog -sv ../top.v
proc
select -assert-count 0 t:$dlatch
