Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 07:42:23 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_writeOutputs_unaligned/post_route_timing.rpt
| Design       : td_fused_top_tdf5_writeOutputs_unaligned
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
outputCount_5_reg[0]/C         outputChanIdx_5_reg[10]/R      5.398         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[11]/R      5.398         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[8]/R       5.398         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[9]/R       5.398         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[12]/R      5.497         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[13]/R      5.497         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[14]/R      5.497         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[15]/R      5.497         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[12]/CE     5.499         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[13]/CE     5.499         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[14]/CE     5.499         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[15]/CE     5.499         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[4]/R       5.589         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[5]/R       5.589         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[6]/R       5.589         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[7]/R       5.589         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[10]/CE     5.598         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[11]/CE     5.598         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[8]/CE      5.598         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[9]/CE      5.598         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[0]/R       5.601         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[1]/R       5.601         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[2]/R       5.601         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[3]/R       5.601         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[4]/CE      5.621         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[5]/CE      5.621         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[6]/CE      5.621         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[7]/CE      5.621         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[0]/CE      5.713         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[1]/CE      5.713         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[2]/CE      5.713         
outputCount_5_reg[0]/C         outputChanIdx_5_reg[3]/CE      5.713         
outputCount_5_reg[0]/C         empty_reg_87_reg[13]/CE        5.884         
outputCount_5_reg[0]/C         empty_reg_87_reg[14]/CE        5.884         
outputCount_5_reg[0]/C         empty_reg_87_reg[15]/CE        5.884         
outputCount_5_reg[0]/C         empty_reg_87_reg[10]/CE        5.983         
outputCount_5_reg[0]/C         empty_reg_87_reg[11]/CE        5.983         
outputCount_5_reg[0]/C         empty_reg_87_reg[12]/CE        5.983         
outputCount_5_reg[0]/C         empty_reg_87_reg[9]/CE         5.983         
outputCount_5_reg[0]/C         empty_reg_87_reg[5]/CE         6.090         
outputCount_5_reg[0]/C         empty_reg_87_reg[6]/CE         6.090         
outputCount_5_reg[0]/C         empty_reg_87_reg[7]/CE         6.090         
outputCount_5_reg[0]/C         empty_reg_87_reg[8]/CE         6.090         
outputCount_5_reg[0]/C         empty_reg_87_reg[0]/CE         6.122         
outputCount_5_reg[0]/C         empty_reg_87_reg[1]/CE         6.197         
outputCount_5_reg[0]/C         empty_reg_87_reg[2]/CE         6.197         
outputCount_5_reg[0]/C         empty_reg_87_reg[3]/CE         6.197         
outputCount_5_reg[0]/C         empty_reg_87_reg[4]/CE         6.197         
outputCount_5_reg[0]/C         icmp_ln88_reg_293_reg[0]/D     6.384         
outputCount_5_reg[0]/C         outputRow_11_1_reg[10]/CE      6.744         
outputCount_5_reg[0]/C         outputRow_11_1_reg[11]/CE      6.744         
outputCount_5_reg[0]/C         outputRow_11_1_reg[14]/CE      6.744         
outputCount_5_reg[0]/C         outputRow_11_1_reg[5]/CE       6.848         
outputCount_5_reg[0]/C         outputRow_11_1_reg[2]/CE       6.917         
outputCount_5_reg[0]/C         outputRow_11_1_reg[3]/CE       6.917         
outputCount_5_reg[0]/C         outputRow_11_1_reg[4]/CE       6.917         
outputCount_5_reg[0]/C         outputRow_11_1_reg[9]/CE       6.917         
outputCount_5_reg[0]/C         outputRow_11_1_reg[0]/CE       7.053         
outputCount_5_reg[0]/C         outputRow_11_1_reg[12]/CE      7.053         
outputCount_5_reg[0]/C         outputRow_11_1_reg[13]/CE      7.053         
outputCount_5_reg[0]/C         outputRow_11_1_reg[1]/CE       7.053         
outputCount_5_reg[0]/C         outputRow_11_1_reg[15]/CE      7.067         
outputCount_5_reg[0]/C         outputRow_11_1_reg[6]/CE       7.067         
outputCount_5_reg[0]/C         outputRow_11_1_reg[7]/CE       7.067         
outputCount_5_reg[0]/C         outputRow_11_1_reg[8]/CE       7.067         
outputCount_5_reg[0]/C         outputRow_11_2_reg[14]/CE      7.130         
outputCount_5_reg[0]/C         outputRow_11_2_reg[7]/CE       7.130         
outputCount_5_reg[0]/C         outputRow_11_2_reg[0]/CE       7.219         
outputCount_5_reg[0]/C         outputRow_11_2_reg[1]/CE       7.219         
outputCount_5_reg[0]/C         outputRow_11_2_reg[3]/CE       7.219         
outputCount_5_reg[0]/C         outputRow_11_2_reg[5]/CE       7.219         
outputCount_5_reg[0]/C         outputRow_11_2_reg[13]/CE      7.321         
outputCount_5_reg[0]/C         outputRow_11_2_reg[4]/CE       7.321         
outputCount_5_reg[0]/C         outputRow_11_2_reg[6]/CE       7.321         
outputCount_5_reg[1]/C         outputRow_11_3_reg[14]/CE      7.361         
outputCount_5_reg[1]/C         outputRow_11_3_reg[1]/CE       7.361         
outputCount_5_reg[0]/C         outputRow_11_0_reg[2]/CE       7.400         
outputCount_5_reg[0]/C         outputRow_11_0_reg[5]/CE       7.400         
outputCount_5_reg[0]/C         outputRow_11_2_reg[11]/CE      7.400         
outputCount_5_reg[0]/C         outputRow_11_2_reg[15]/CE      7.400         
outputCount_5_reg[0]/C         outputRow_11_2_reg[8]/CE       7.400         
outputCount_5_reg[0]/C         outputRow_11_2_reg[10]/CE      7.423         
outputCount_5_reg[0]/C         outputRow_11_2_reg[12]/CE      7.423         
outputCount_5_reg[0]/C         outputRow_11_2_reg[2]/CE       7.423         
outputCount_5_reg[0]/C         outputRow_11_2_reg[9]/CE       7.423         
outputCount_5_reg[1]/C         outputRow_11_3_reg[3]/CE       7.438         
outputCount_5_reg[0]/C         outputRow_11_0_reg[10]/CE      7.456         
outputCount_5_reg[0]/C         outputRow_11_0_reg[12]/CE      7.456         
outputCount_5_reg[0]/C         outputRow_11_0_reg[7]/CE       7.456         
outputCount_5_reg[0]/C         outputRow_11_0_reg[8]/CE       7.456         
outputCount_5_reg[0]/C         outputRow_11_0_reg[0]/CE       7.457         
outputCount_5_reg[0]/C         outputRow_11_0_reg[11]/CE      7.457         
outputCount_5_reg[0]/C         outputRow_11_0_reg[13]/CE      7.457         
outputCount_5_reg[0]/C         outputRow_11_0_reg[9]/CE       7.457         
outputCount_5_reg[0]/C         outputRow_11_0_reg[14]/CE      7.488         
outputCount_5_reg[0]/C         outputRow_11_0_reg[15]/CE      7.488         
outputCount_5_reg[0]/C         outputRow_11_0_reg[1]/CE       7.488         
outputCount_5_reg[0]/C         outputRow_11_0_reg[3]/CE       7.488         
outputCount_5_reg[1]/C         outputRow_11_3_reg[10]/CE      7.538         
outputCount_5_reg[1]/C         outputRow_11_3_reg[2]/CE       7.538         



