{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643551278651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643551278652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 30 17:01:18 2022 " "Processing started: Sun Jan 30 17:01:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643551278652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551278652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project_3 -c project_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project_3 -c project_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551278652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643551278975 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643551278975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643551289073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegment " "Found entity 1: sevensegment" {  } { { "sevensegment.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/sevensegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643551289075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "button BUTTON main.v(3) " "Verilog HDL Declaration information at main.v(3): object \"button\" differs only in case from object \"BUTTON\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643551289076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643551289076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "keypad.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/keypad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643551289078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_extended.v 1 1 " "Found 1 design units, including 1 entities, in source file bird_extended.v" { { "Info" "ISGN_ENTITY_NAME" "1 bird_extended " "Found entity 1: bird_extended" {  } { { "bird_extended.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/bird_extended.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643551289080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289080 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_in main.v(36) " "Verilog HDL Implicit Net warning at main.v(36): created implicit net for \"data_in\"" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643551289080 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_out main.v(36) " "Verilog HDL Implicit Net warning at main.v(36): created implicit net for \"data_out\"" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643551289080 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "address main.v(36) " "Verilog HDL Implicit Net warning at main.v(36): created implicit net for \"address\"" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643551289080 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memld main.v(36) " "Verilog HDL Implicit Net warning at main.v(36): created implicit net for \"memld\"" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643551289080 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643551289126 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory main.v(15) " "Verilog HDL or VHDL warning at main.v(15): object \"memory\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643551289129 "|main"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "3 0 255 main.v(43) " "Verilog HDL warning at main.v(43): number of words (3) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 43 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1643551289132 "|main"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory main.v(39) " "Verilog HDL warning at main.v(39): initial value for variable memory should be constant" {  } { { "main.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 39 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1643551289133 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegment sevensegment:ss1 " "Elaborating entity \"sevensegment\" for hierarchy \"sevensegment:ss1\"" {  } { { "main.v" "ss1" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643551289162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypad:kp1 " "Elaborating entity \"keypad\" for hierarchy \"keypad:kp1\"" {  } { { "main.v" "kp1" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643551289178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:tm1 " "Elaborating entity \"timer\" for hierarchy \"timer:tm1\"" {  } { { "main.v" "tm1" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643551289203 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timee timer.v(12) " "Verilog HDL or VHDL warning at timer.v(12): object \"timee\" assigned a value but never read" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643551289204 "|main|timer:tm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 timer.v(22) " "Verilog HDL assignment warning at timer.v(22): truncated value with size 32 to match size of target (16)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643551289205 "|main|timer:tm1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "time_dat timer.v(20) " "Verilog HDL Always Construct warning at timer.v(20): inferring latch(es) for variable \"time_dat\", which holds its previous value in one or more paths through the always construct" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1643551289206 "|main|timer:tm1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tick timer.v(20) " "Verilog HDL Always Construct warning at timer.v(20): inferring latch(es) for variable \"tick\", which holds its previous value in one or more paths through the always construct" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1643551289206 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[0\] timer.v(20) " "Inferred latch for \"tick\[0\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289209 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[1\] timer.v(20) " "Inferred latch for \"tick\[1\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289209 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[2\] timer.v(20) " "Inferred latch for \"tick\[2\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289209 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[3\] timer.v(20) " "Inferred latch for \"tick\[3\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289209 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[4\] timer.v(20) " "Inferred latch for \"tick\[4\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289210 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[5\] timer.v(20) " "Inferred latch for \"tick\[5\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289210 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[6\] timer.v(20) " "Inferred latch for \"tick\[6\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289210 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[7\] timer.v(20) " "Inferred latch for \"tick\[7\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289210 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[8\] timer.v(20) " "Inferred latch for \"tick\[8\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289210 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[9\] timer.v(20) " "Inferred latch for \"tick\[9\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289210 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[10\] timer.v(20) " "Inferred latch for \"tick\[10\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289210 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[11\] timer.v(20) " "Inferred latch for \"tick\[11\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289210 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[12\] timer.v(20) " "Inferred latch for \"tick\[12\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289211 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[13\] timer.v(20) " "Inferred latch for \"tick\[13\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289211 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[14\] timer.v(20) " "Inferred latch for \"tick\[14\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289211 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[15\] timer.v(20) " "Inferred latch for \"tick\[15\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289211 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[16\] timer.v(20) " "Inferred latch for \"tick\[16\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289211 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[17\] timer.v(20) " "Inferred latch for \"tick\[17\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289212 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[18\] timer.v(20) " "Inferred latch for \"tick\[18\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289212 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[19\] timer.v(20) " "Inferred latch for \"tick\[19\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289212 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[20\] timer.v(20) " "Inferred latch for \"tick\[20\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289212 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[21\] timer.v(20) " "Inferred latch for \"tick\[21\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289212 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[22\] timer.v(20) " "Inferred latch for \"tick\[22\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289212 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[23\] timer.v(20) " "Inferred latch for \"tick\[23\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289212 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[24\] timer.v(20) " "Inferred latch for \"tick\[24\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289213 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[25\] timer.v(20) " "Inferred latch for \"tick\[25\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289213 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[26\] timer.v(20) " "Inferred latch for \"tick\[26\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289213 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[27\] timer.v(20) " "Inferred latch for \"tick\[27\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289213 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[28\] timer.v(20) " "Inferred latch for \"tick\[28\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289213 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[29\] timer.v(20) " "Inferred latch for \"tick\[29\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289214 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[30\] timer.v(20) " "Inferred latch for \"tick\[30\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289214 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[31\] timer.v(20) " "Inferred latch for \"tick\[31\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289214 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick\[32\] timer.v(20) " "Inferred latch for \"tick\[32\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289214 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_dat\[0\] timer.v(20) " "Inferred latch for \"time_dat\[0\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289214 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_dat\[1\] timer.v(20) " "Inferred latch for \"time_dat\[1\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289214 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_dat\[2\] timer.v(20) " "Inferred latch for \"time_dat\[2\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289214 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_dat\[3\] timer.v(20) " "Inferred latch for \"time_dat\[3\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289214 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_dat\[4\] timer.v(20) " "Inferred latch for \"time_dat\[4\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289215 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_dat\[5\] timer.v(20) " "Inferred latch for \"time_dat\[5\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289215 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_dat\[6\] timer.v(20) " "Inferred latch for \"time_dat\[6\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289215 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_dat\[7\] timer.v(20) " "Inferred latch for \"time_dat\[7\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289215 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_dat\[8\] timer.v(20) " "Inferred latch for \"time_dat\[8\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289215 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_dat\[9\] timer.v(20) " "Inferred latch for \"time_dat\[9\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289215 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_dat\[10\] timer.v(20) " "Inferred latch for \"time_dat\[10\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289215 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_dat\[11\] timer.v(20) " "Inferred latch for \"time_dat\[11\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289215 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_dat\[12\] timer.v(20) " "Inferred latch for \"time_dat\[12\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289215 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_dat\[13\] timer.v(20) " "Inferred latch for \"time_dat\[13\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289215 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_dat\[14\] timer.v(20) " "Inferred latch for \"time_dat\[14\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289216 "|main|timer:tm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_dat\[15\] timer.v(20) " "Inferred latch for \"time_dat\[15\]\" at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289216 "|main|timer:tm1"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tick\[32\] timer.v(15) " "Can't resolve multiple constant drivers for net \"tick\[32\]\" at timer.v(15)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289217 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "timer.v(20) " "Constant driver at timer.v(20)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 20 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289217 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tick\[31\] timer.v(15) " "Can't resolve multiple constant drivers for net \"tick\[31\]\" at timer.v(15)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289217 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tick\[30\] timer.v(15) " "Can't resolve multiple constant drivers for net \"tick\[30\]\" at timer.v(15)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289217 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tick\[29\] timer.v(15) " "Can't resolve multiple constant drivers for net \"tick\[29\]\" at timer.v(15)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289217 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tick\[28\] timer.v(15) " "Can't resolve multiple constant drivers for net \"tick\[28\]\" at timer.v(15)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289217 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tick\[27\] timer.v(15) " "Can't resolve multiple constant drivers for net \"tick\[27\]\" at timer.v(15)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289218 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tick\[26\] timer.v(15) " "Can't resolve multiple constant drivers for net \"tick\[26\]\" at timer.v(15)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289218 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tick\[25\] timer.v(15) " "Can't resolve multiple constant drivers for net \"tick\[25\]\" at timer.v(15)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289218 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tick\[24\] timer.v(15) " "Can't resolve multiple constant drivers for net \"tick\[24\]\" at timer.v(15)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289218 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tick\[23\] timer.v(15) " "Can't resolve multiple constant drivers for net \"tick\[23\]\" at timer.v(15)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289218 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tick\[22\] timer.v(15) " "Can't resolve multiple constant drivers for net \"tick\[22\]\" at timer.v(15)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289218 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tick\[21\] timer.v(15) " "Can't resolve multiple constant drivers for net \"tick\[21\]\" at timer.v(15)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289218 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tick\[20\] timer.v(15) " "Can't resolve multiple constant drivers for net \"tick\[20\]\" at timer.v(15)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289218 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tick\[19\] timer.v(15) " "Can't resolve multiple constant drivers for net \"tick\[19\]\" at timer.v(15)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289218 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tick\[18\] timer.v(15) " "Can't resolve multiple constant drivers for net \"tick\[18\]\" at timer.v(15)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289218 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tick\[17\] timer.v(15) " "Can't resolve multiple constant drivers for net \"tick\[17\]\" at timer.v(15)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289218 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tick\[16\] timer.v(15) " "Can't resolve multiple constant drivers for net \"tick\[16\]\" at timer.v(15)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289218 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tick\[15\] timer.v(15) " "Can't resolve multiple constant drivers for net \"tick\[15\]\" at timer.v(15)" {  } { { "timer.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/timer.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289218 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "timer:tm1 " "Can't elaborate user hierarchy \"timer:tm1\"" {  } { { "main.v" "tm1" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/main.v" 34 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643551289219 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/output_files/project_3.map.smsg " "Generated suppressed messages file C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_3/Verilog/output_files/project_3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289259 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643551289315 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 30 17:01:29 2022 " "Processing ended: Sun Jan 30 17:01:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643551289315 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643551289315 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643551289315 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289315 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643551289972 ""}
