Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Dec 14 16:58:14 2023
| Host         : DESKTOP-Q8QIOJU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 391 register/latch pins with no clock driven by root clock pin: dphy_a_hs_clock_clk_p (HIGH)

 There are 391 register/latch pins with no clock driven by root clock pin: dphy_b_hs_clock_clk_p (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2386 pins that are not constrained for maximum delay. (HIGH)

 There are 12 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.390    -1583.239                   1132                69537        0.050        0.000                      0                69486        0.264        0.000                       0                 29827  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
  clk_150_system_clk_wiz_0_0     {0.000 3.333}        6.667           150.000         
  clk_200_system_clk_wiz_0_0     {0.000 2.500}        5.000           200.000         
  clk_50_system_clk_wiz_0_0      {0.000 10.000}       20.000          50.000          
  clkfbout_system_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
system_i/clk_wiz_1/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_74_system_clk_wiz_1_0      {0.000 3.367}        6.734           148.500         
  clkfbout_system_clk_wiz_1_0    {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                         3.000        0.000                       0                     3  
  clk_150_system_clk_wiz_0_0          -2.447     -781.609                    812                62869        0.050        0.000                      0                62869        2.083        0.000                       0                 26749  
  clk_200_system_clk_wiz_0_0           0.845        0.000                      0                  358        0.122        0.000                      0                  358        0.264        0.000                       0                   271  
  clk_50_system_clk_wiz_0_0            8.575        0.000                      0                 4241        0.056        0.000                      0                 4241        9.020        0.000                       0                  2368  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                      8.751        0.000                       0                     2  
system_i/clk_wiz_1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_74_system_clk_wiz_1_0            1.605        0.000                      0                  805        0.117        0.000                      0                  805        2.387        0.000                       0                   430  
  clkfbout_system_clk_wiz_1_0                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                            clk_150_system_clk_wiz_0_0      998.610        0.000                      0                   10                                                                        
clk_50_system_clk_wiz_0_0   clk_150_system_clk_wiz_0_0       -0.885      -83.160                    206                 1677        0.114        0.000                      0                 1677  
clk_74_system_clk_wiz_1_0   clk_150_system_clk_wiz_0_0       -6.390     -724.863                    149                  159        0.647        0.000                      0                  149  
clk_150_system_clk_wiz_0_0  clk_50_system_clk_wiz_0_0         2.136        0.000                      0                  289        0.144        0.000                      0                  289  
clk_150_system_clk_wiz_0_0  clk_74_system_clk_wiz_1_0         5.258        0.000                      0                   21                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  ----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**           clk_150_system_clk_wiz_0_0  clk_150_system_clk_wiz_0_0        3.209        0.000                      0                  174        0.382        0.000                      0                  174  
**async_default**           clk_200_system_clk_wiz_0_0  clk_200_system_clk_wiz_0_0        3.099        0.000                      0                    8        0.435        0.000                      0                    8  
**default**                 clk_150_system_clk_wiz_0_0                                    5.369        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   system_i/clk_wiz_0/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_150_system_clk_wiz_0_0
  To Clock:  clk_150_system_clk_wiz_0_0

Setup :          812  Failing Endpoints,  Worst Slack       -2.447ns,  Total Violation     -781.609ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.447ns  (required time - arrival time)
  Source:                 system_i/incrust_0/U0/bound_reg_465_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_0_6/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.358ns  (logic 3.800ns (45.463%)  route 4.558ns (54.537%))
  Logic Levels:           17  (CARRY4=13 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.485ns = ( 13.151 - 6.667 ) 
    Source Clock Delay      (SCD):    7.212ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.865     7.212    system_i/incrust_0/U0/ap_clk
    DSP48_X3Y27          DSP48E1                                      r  system_i/incrust_0/U0/bound_reg_465_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     7.646 r  system_i/incrust_0/U0/bound_reg_465_reg__0/P[0]
                         net (fo=2, routed)           0.931     8.576    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/P[0]
    SLICE_X94Y63         LUT2 (Prop_lut2_I0_O)        0.124     8.700 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_90/O
                         net (fo=1, routed)           0.000     8.700    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_90_n_1
    SLICE_X94Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.233 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.233    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71_n_1
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.350 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70/CO[3]
                         net (fo=1, routed)           0.000     9.350    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70_n_1
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.467 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.467    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53_n_1
    SLICE_X94Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.584 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.584    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52_n_1
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.701 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.701    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51_n_1
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.818    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33_n_1
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.935 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.935    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32_n_1
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.052 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.052    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31_n_1
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.169 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.169    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21_n_1
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.286 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.286    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20_n_1
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.403 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.403    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_19_n_1
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.726 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_13/O[1]
                         net (fo=1, routed)           0.720    11.446    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/bound_reg_465_reg__1[61]
    SLICE_X95Y72         LUT6 (Prop_lut6_I0_O)        0.306    11.752 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_7/O
                         net (fo=1, routed)           0.000    11.752    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_7_n_1
    SLICE_X95Y72         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    12.209 f  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_3/CO[1]
                         net (fo=20, routed)          0.368    12.577    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[0]_0[0]
    SLICE_X97Y72         LUT6 (Prop_lut6_I4_O)        0.329    12.906 f  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/indvar_flatten_reg_166[0]_i_1/O
                         net (fo=130, routed)         0.854    13.760    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[24]_0
    SLICE_X90Y75         LUT2 (Prop_lut2_I1_O)        0.124    13.884 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/pixel_polytech_1_reg_188_reg_rep_0_0_i_10/O
                         net (fo=16, routed)          1.686    15.570    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U_n_55
    RAMB36_X5Y11         RAMB36E1                                     r  system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_0_6/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.646    13.151    system_i/incrust_0/U0/ap_clk
    RAMB36_X5Y11         RAMB36E1                                     r  system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_0_6/CLKARDCLK
                         clock pessimism              0.623    13.774    
                         clock uncertainty           -0.085    13.689    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    13.123    system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_0_6
  -------------------------------------------------------------------
                         required time                         13.123    
                         arrival time                         -15.570    
  -------------------------------------------------------------------
                         slack                                 -2.447    

Slack (VIOLATED) :        -2.446ns  (required time - arrival time)
  Source:                 system_i/incrust_0/U0/bound_reg_465_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_1_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.326ns  (logic 3.800ns (45.638%)  route 4.526ns (54.363%))
  Logic Levels:           17  (CARRY4=13 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.403ns = ( 13.069 - 6.667 ) 
    Source Clock Delay      (SCD):    7.212ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.865     7.212    system_i/incrust_0/U0/ap_clk
    DSP48_X3Y27          DSP48E1                                      r  system_i/incrust_0/U0/bound_reg_465_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     7.646 r  system_i/incrust_0/U0/bound_reg_465_reg__0/P[0]
                         net (fo=2, routed)           0.931     8.576    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/P[0]
    SLICE_X94Y63         LUT2 (Prop_lut2_I0_O)        0.124     8.700 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_90/O
                         net (fo=1, routed)           0.000     8.700    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_90_n_1
    SLICE_X94Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.233 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.233    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71_n_1
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.350 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70/CO[3]
                         net (fo=1, routed)           0.000     9.350    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70_n_1
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.467 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.467    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53_n_1
    SLICE_X94Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.584 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.584    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52_n_1
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.701 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.701    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51_n_1
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.818    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33_n_1
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.935 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.935    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32_n_1
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.052 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.052    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31_n_1
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.169 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.169    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21_n_1
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.286 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.286    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20_n_1
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.403 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.403    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_19_n_1
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.726 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_13/O[1]
                         net (fo=1, routed)           0.720    11.446    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/bound_reg_465_reg__1[61]
    SLICE_X95Y72         LUT6 (Prop_lut6_I0_O)        0.306    11.752 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_7/O
                         net (fo=1, routed)           0.000    11.752    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_7_n_1
    SLICE_X95Y72         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    12.209 f  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_3/CO[1]
                         net (fo=20, routed)          0.368    12.577    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[0]_0[0]
    SLICE_X97Y72         LUT6 (Prop_lut6_I4_O)        0.329    12.906 f  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/indvar_flatten_reg_166[0]_i_1/O
                         net (fo=130, routed)         0.638    13.544    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[24]_0
    SLICE_X92Y72         LUT2 (Prop_lut2_I1_O)        0.124    13.668 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/pixel_polytech_1_reg_188_reg_rep_0_0_i_3/O
                         net (fo=16, routed)          1.870    15.538    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U_n_48
    RAMB36_X3Y15         RAMB36E1                                     r  system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_1_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.564    13.069    system_i/incrust_0/U0/ap_clk
    RAMB36_X3Y15         RAMB36E1                                     r  system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_1_1/CLKARDCLK
                         clock pessimism              0.623    13.692    
                         clock uncertainty           -0.085    13.607    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    13.092    system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_1_1
  -------------------------------------------------------------------
                         required time                         13.092    
                         arrival time                         -15.538    
  -------------------------------------------------------------------
                         slack                                 -2.446    

Slack (VIOLATED) :        -2.366ns  (required time - arrival time)
  Source:                 system_i/incrust_0/U0/bound_reg_465_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_0_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.276ns  (logic 3.800ns (45.914%)  route 4.476ns (54.086%))
  Logic Levels:           17  (CARRY4=13 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.483ns = ( 13.149 - 6.667 ) 
    Source Clock Delay      (SCD):    7.212ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.865     7.212    system_i/incrust_0/U0/ap_clk
    DSP48_X3Y27          DSP48E1                                      r  system_i/incrust_0/U0/bound_reg_465_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     7.646 r  system_i/incrust_0/U0/bound_reg_465_reg__0/P[0]
                         net (fo=2, routed)           0.931     8.576    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/P[0]
    SLICE_X94Y63         LUT2 (Prop_lut2_I0_O)        0.124     8.700 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_90/O
                         net (fo=1, routed)           0.000     8.700    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_90_n_1
    SLICE_X94Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.233 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.233    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71_n_1
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.350 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70/CO[3]
                         net (fo=1, routed)           0.000     9.350    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70_n_1
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.467 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.467    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53_n_1
    SLICE_X94Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.584 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.584    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52_n_1
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.701 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.701    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51_n_1
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.818    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33_n_1
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.935 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.935    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32_n_1
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.052 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.052    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31_n_1
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.169 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.169    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21_n_1
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.286 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.286    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20_n_1
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.403 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.403    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_19_n_1
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.726 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_13/O[1]
                         net (fo=1, routed)           0.720    11.446    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/bound_reg_465_reg__1[61]
    SLICE_X95Y72         LUT6 (Prop_lut6_I0_O)        0.306    11.752 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_7/O
                         net (fo=1, routed)           0.000    11.752    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_7_n_1
    SLICE_X95Y72         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    12.209 f  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_3/CO[1]
                         net (fo=20, routed)          0.368    12.577    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[0]_0[0]
    SLICE_X97Y72         LUT6 (Prop_lut6_I4_O)        0.329    12.906 f  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/indvar_flatten_reg_166[0]_i_1/O
                         net (fo=130, routed)         0.854    13.760    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[24]_0
    SLICE_X90Y75         LUT2 (Prop_lut2_I1_O)        0.124    13.884 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/pixel_polytech_1_reg_188_reg_rep_0_0_i_10/O
                         net (fo=16, routed)          1.604    15.488    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U_n_55
    RAMB36_X4Y10         RAMB36E1                                     r  system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_0_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.644    13.149    system_i/incrust_0/U0/ap_clk
    RAMB36_X4Y10         RAMB36E1                                     r  system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_0_2/CLKARDCLK
                         clock pessimism              0.623    13.772    
                         clock uncertainty           -0.085    13.687    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    13.121    system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_0_2
  -------------------------------------------------------------------
                         required time                         13.121    
                         arrival time                         -15.488    
  -------------------------------------------------------------------
                         slack                                 -2.366    

Slack (VIOLATED) :        -2.365ns  (required time - arrival time)
  Source:                 system_i/incrust_0/U0/bound_reg_465_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_0_6/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.277ns  (logic 3.800ns (45.909%)  route 4.477ns (54.091%))
  Logic Levels:           17  (CARRY4=13 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.485ns = ( 13.151 - 6.667 ) 
    Source Clock Delay      (SCD):    7.212ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.865     7.212    system_i/incrust_0/U0/ap_clk
    DSP48_X3Y27          DSP48E1                                      r  system_i/incrust_0/U0/bound_reg_465_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     7.646 r  system_i/incrust_0/U0/bound_reg_465_reg__0/P[0]
                         net (fo=2, routed)           0.931     8.576    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/P[0]
    SLICE_X94Y63         LUT2 (Prop_lut2_I0_O)        0.124     8.700 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_90/O
                         net (fo=1, routed)           0.000     8.700    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_90_n_1
    SLICE_X94Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.233 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.233    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71_n_1
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.350 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70/CO[3]
                         net (fo=1, routed)           0.000     9.350    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70_n_1
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.467 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.467    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53_n_1
    SLICE_X94Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.584 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.584    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52_n_1
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.701 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.701    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51_n_1
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.818    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33_n_1
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.935 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.935    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32_n_1
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.052 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.052    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31_n_1
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.169 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.169    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21_n_1
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.286 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.286    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20_n_1
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.403 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.403    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_19_n_1
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.726 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_13/O[1]
                         net (fo=1, routed)           0.720    11.446    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/bound_reg_465_reg__1[61]
    SLICE_X95Y72         LUT6 (Prop_lut6_I0_O)        0.306    11.752 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_7/O
                         net (fo=1, routed)           0.000    11.752    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_7_n_1
    SLICE_X95Y72         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    12.209 f  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_3/CO[1]
                         net (fo=20, routed)          0.368    12.577    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[0]_0[0]
    SLICE_X97Y72         LUT6 (Prop_lut6_I4_O)        0.329    12.906 f  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/indvar_flatten_reg_166[0]_i_1/O
                         net (fo=130, routed)         0.857    13.763    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[24]_0
    SLICE_X90Y75         LUT2 (Prop_lut2_I1_O)        0.124    13.887 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/pixel_polytech_1_reg_188_reg_rep_0_0_i_17/O
                         net (fo=16, routed)          1.602    15.489    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U_n_62
    RAMB36_X5Y11         RAMB36E1                                     r  system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_0_6/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.646    13.151    system_i/incrust_0/U0/ap_clk
    RAMB36_X5Y11         RAMB36E1                                     r  system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_0_6/CLKARDCLK
                         clock pessimism              0.623    13.774    
                         clock uncertainty           -0.085    13.689    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    13.123    system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_0_6
  -------------------------------------------------------------------
                         required time                         13.123    
                         arrival time                         -15.489    
  -------------------------------------------------------------------
                         slack                                 -2.365    

Slack (VIOLATED) :        -2.353ns  (required time - arrival time)
  Source:                 system_i/incrust_0/U0/bound_reg_465_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_0_1/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 3.800ns (46.474%)  route 4.377ns (53.526%))
  Logic Levels:           17  (CARRY4=13 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.397ns = ( 13.063 - 6.667 ) 
    Source Clock Delay      (SCD):    7.212ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.865     7.212    system_i/incrust_0/U0/ap_clk
    DSP48_X3Y27          DSP48E1                                      r  system_i/incrust_0/U0/bound_reg_465_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     7.646 r  system_i/incrust_0/U0/bound_reg_465_reg__0/P[0]
                         net (fo=2, routed)           0.931     8.576    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/P[0]
    SLICE_X94Y63         LUT2 (Prop_lut2_I0_O)        0.124     8.700 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_90/O
                         net (fo=1, routed)           0.000     8.700    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_90_n_1
    SLICE_X94Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.233 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.233    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71_n_1
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.350 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70/CO[3]
                         net (fo=1, routed)           0.000     9.350    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70_n_1
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.467 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.467    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53_n_1
    SLICE_X94Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.584 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.584    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52_n_1
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.701 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.701    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51_n_1
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.818    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33_n_1
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.935 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.935    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32_n_1
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.052 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.052    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31_n_1
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.169 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.169    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21_n_1
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.286 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.286    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20_n_1
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.403 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.403    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_19_n_1
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.726 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_13/O[1]
                         net (fo=1, routed)           0.720    11.446    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/bound_reg_465_reg__1[61]
    SLICE_X95Y72         LUT6 (Prop_lut6_I0_O)        0.306    11.752 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_7/O
                         net (fo=1, routed)           0.000    11.752    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_7_n_1
    SLICE_X95Y72         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    12.209 f  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_3/CO[1]
                         net (fo=20, routed)          0.368    12.577    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[0]_0[0]
    SLICE_X97Y72         LUT6 (Prop_lut6_I4_O)        0.329    12.906 f  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/indvar_flatten_reg_166[0]_i_1/O
                         net (fo=130, routed)         0.857    13.763    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[24]_0
    SLICE_X90Y75         LUT2 (Prop_lut2_I1_O)        0.124    13.887 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/pixel_polytech_1_reg_188_reg_rep_0_0_i_17/O
                         net (fo=16, routed)          1.501    15.388    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U_n_62
    RAMB36_X3Y14         RAMB36E1                                     r  system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_0_1/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.558    13.063    system_i/incrust_0/U0/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_0_1/CLKARDCLK
                         clock pessimism              0.623    13.686    
                         clock uncertainty           -0.085    13.601    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    13.035    system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_0_1
  -------------------------------------------------------------------
                         required time                         13.035    
                         arrival time                         -15.388    
  -------------------------------------------------------------------
                         slack                                 -2.353    

Slack (VIOLATED) :        -2.317ns  (required time - arrival time)
  Source:                 system_i/incrust_0/U0/bound_reg_465_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_1_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 3.800ns (46.641%)  route 4.347ns (53.359%))
  Logic Levels:           17  (CARRY4=13 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.403ns = ( 13.069 - 6.667 ) 
    Source Clock Delay      (SCD):    7.212ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.865     7.212    system_i/incrust_0/U0/ap_clk
    DSP48_X3Y27          DSP48E1                                      r  system_i/incrust_0/U0/bound_reg_465_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     7.646 r  system_i/incrust_0/U0/bound_reg_465_reg__0/P[0]
                         net (fo=2, routed)           0.931     8.576    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/P[0]
    SLICE_X94Y63         LUT2 (Prop_lut2_I0_O)        0.124     8.700 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_90/O
                         net (fo=1, routed)           0.000     8.700    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_90_n_1
    SLICE_X94Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.233 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.233    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71_n_1
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.350 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70/CO[3]
                         net (fo=1, routed)           0.000     9.350    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70_n_1
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.467 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.467    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53_n_1
    SLICE_X94Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.584 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.584    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52_n_1
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.701 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.701    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51_n_1
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.818    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33_n_1
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.935 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.935    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32_n_1
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.052 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.052    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31_n_1
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.169 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.169    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21_n_1
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.286 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.286    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20_n_1
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.403 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.403    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_19_n_1
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.726 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_13/O[1]
                         net (fo=1, routed)           0.720    11.446    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/bound_reg_465_reg__1[61]
    SLICE_X95Y72         LUT6 (Prop_lut6_I0_O)        0.306    11.752 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_7/O
                         net (fo=1, routed)           0.000    11.752    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_7_n_1
    SLICE_X95Y72         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    12.209 f  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_3/CO[1]
                         net (fo=20, routed)          0.368    12.577    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[0]_0[0]
    SLICE_X97Y72         LUT6 (Prop_lut6_I4_O)        0.329    12.906 f  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/indvar_flatten_reg_166[0]_i_1/O
                         net (fo=130, routed)         0.750    13.656    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[24]_0
    SLICE_X91Y73         LUT2 (Prop_lut2_I1_O)        0.124    13.780 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/pixel_polytech_1_reg_188_reg_rep_0_0_i_6/O
                         net (fo=16, routed)          1.579    15.359    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U_n_51
    RAMB36_X3Y15         RAMB36E1                                     r  system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_1_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.564    13.069    system_i/incrust_0/U0/ap_clk
    RAMB36_X3Y15         RAMB36E1                                     r  system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_1_1/CLKARDCLK
                         clock pessimism              0.623    13.692    
                         clock uncertainty           -0.085    13.607    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    13.041    system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_1_1
  -------------------------------------------------------------------
                         required time                         13.041    
                         arrival time                         -15.359    
  -------------------------------------------------------------------
                         slack                                 -2.317    

Slack (VIOLATED) :        -2.316ns  (required time - arrival time)
  Source:                 system_i/incrust_0/U0/bound_reg_465_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_0_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.140ns  (logic 3.800ns (46.683%)  route 4.340ns (53.317%))
  Logic Levels:           17  (CARRY4=13 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.397ns = ( 13.063 - 6.667 ) 
    Source Clock Delay      (SCD):    7.212ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.865     7.212    system_i/incrust_0/U0/ap_clk
    DSP48_X3Y27          DSP48E1                                      r  system_i/incrust_0/U0/bound_reg_465_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     7.646 r  system_i/incrust_0/U0/bound_reg_465_reg__0/P[0]
                         net (fo=2, routed)           0.931     8.576    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/P[0]
    SLICE_X94Y63         LUT2 (Prop_lut2_I0_O)        0.124     8.700 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_90/O
                         net (fo=1, routed)           0.000     8.700    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_90_n_1
    SLICE_X94Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.233 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.233    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71_n_1
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.350 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70/CO[3]
                         net (fo=1, routed)           0.000     9.350    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70_n_1
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.467 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.467    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53_n_1
    SLICE_X94Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.584 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.584    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52_n_1
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.701 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.701    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51_n_1
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.818    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33_n_1
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.935 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.935    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32_n_1
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.052 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.052    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31_n_1
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.169 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.169    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21_n_1
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.286 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.286    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20_n_1
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.403 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.403    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_19_n_1
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.726 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_13/O[1]
                         net (fo=1, routed)           0.720    11.446    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/bound_reg_465_reg__1[61]
    SLICE_X95Y72         LUT6 (Prop_lut6_I0_O)        0.306    11.752 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_7/O
                         net (fo=1, routed)           0.000    11.752    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_7_n_1
    SLICE_X95Y72         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    12.209 f  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_3/CO[1]
                         net (fo=20, routed)          0.368    12.577    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[0]_0[0]
    SLICE_X97Y72         LUT6 (Prop_lut6_I4_O)        0.329    12.906 f  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/indvar_flatten_reg_166[0]_i_1/O
                         net (fo=130, routed)         0.854    13.760    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[24]_0
    SLICE_X90Y75         LUT2 (Prop_lut2_I1_O)        0.124    13.884 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/pixel_polytech_1_reg_188_reg_rep_0_0_i_10/O
                         net (fo=16, routed)          1.468    15.351    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U_n_55
    RAMB36_X3Y14         RAMB36E1                                     r  system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_0_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.558    13.063    system_i/incrust_0/U0/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_0_1/CLKARDCLK
                         clock pessimism              0.623    13.686    
                         clock uncertainty           -0.085    13.601    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    13.035    system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_0_1
  -------------------------------------------------------------------
                         required time                         13.035    
                         arrival time                         -15.351    
  -------------------------------------------------------------------
                         slack                                 -2.316    

Slack (VIOLATED) :        -2.267ns  (required time - arrival time)
  Source:                 system_i/incrust_0/U0/bound_reg_465_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_1_1/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 3.800ns (46.932%)  route 4.297ns (53.068%))
  Logic Levels:           17  (CARRY4=13 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.403ns = ( 13.069 - 6.667 ) 
    Source Clock Delay      (SCD):    7.212ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.865     7.212    system_i/incrust_0/U0/ap_clk
    DSP48_X3Y27          DSP48E1                                      r  system_i/incrust_0/U0/bound_reg_465_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     7.646 r  system_i/incrust_0/U0/bound_reg_465_reg__0/P[0]
                         net (fo=2, routed)           0.931     8.576    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/P[0]
    SLICE_X94Y63         LUT2 (Prop_lut2_I0_O)        0.124     8.700 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_90/O
                         net (fo=1, routed)           0.000     8.700    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_90_n_1
    SLICE_X94Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.233 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.233    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71_n_1
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.350 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70/CO[3]
                         net (fo=1, routed)           0.000     9.350    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70_n_1
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.467 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.467    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53_n_1
    SLICE_X94Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.584 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.584    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52_n_1
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.701 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.701    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51_n_1
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.818    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33_n_1
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.935 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.935    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32_n_1
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.052 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.052    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31_n_1
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.169 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.169    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21_n_1
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.286 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.286    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20_n_1
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.403 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.403    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_19_n_1
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.726 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_13/O[1]
                         net (fo=1, routed)           0.720    11.446    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/bound_reg_465_reg__1[61]
    SLICE_X95Y72         LUT6 (Prop_lut6_I0_O)        0.306    11.752 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_7/O
                         net (fo=1, routed)           0.000    11.752    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_7_n_1
    SLICE_X95Y72         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    12.209 f  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_3/CO[1]
                         net (fo=20, routed)          0.368    12.577    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[0]_0[0]
    SLICE_X97Y72         LUT6 (Prop_lut6_I4_O)        0.329    12.906 f  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/indvar_flatten_reg_166[0]_i_1/O
                         net (fo=130, routed)         0.857    13.763    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[24]_0
    SLICE_X90Y75         LUT2 (Prop_lut2_I1_O)        0.124    13.887 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/pixel_polytech_1_reg_188_reg_rep_0_0_i_17/O
                         net (fo=16, routed)          1.422    15.308    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U_n_62
    RAMB36_X3Y15         RAMB36E1                                     r  system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_1_1/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.564    13.069    system_i/incrust_0/U0/ap_clk
    RAMB36_X3Y15         RAMB36E1                                     r  system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_1_1/CLKARDCLK
                         clock pessimism              0.623    13.692    
                         clock uncertainty           -0.085    13.607    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    13.041    system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_1_1
  -------------------------------------------------------------------
                         required time                         13.041    
                         arrival time                         -15.308    
  -------------------------------------------------------------------
                         slack                                 -2.267    

Slack (VIOLATED) :        -2.260ns  (required time - arrival time)
  Source:                 system_i/incrust_0/U0/bound_reg_465_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_1_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.090ns  (logic 3.800ns (46.970%)  route 4.290ns (53.030%))
  Logic Levels:           17  (CARRY4=13 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.403ns = ( 13.069 - 6.667 ) 
    Source Clock Delay      (SCD):    7.212ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.865     7.212    system_i/incrust_0/U0/ap_clk
    DSP48_X3Y27          DSP48E1                                      r  system_i/incrust_0/U0/bound_reg_465_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     7.646 r  system_i/incrust_0/U0/bound_reg_465_reg__0/P[0]
                         net (fo=2, routed)           0.931     8.576    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/P[0]
    SLICE_X94Y63         LUT2 (Prop_lut2_I0_O)        0.124     8.700 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_90/O
                         net (fo=1, routed)           0.000     8.700    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_90_n_1
    SLICE_X94Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.233 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.233    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71_n_1
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.350 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70/CO[3]
                         net (fo=1, routed)           0.000     9.350    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70_n_1
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.467 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.467    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53_n_1
    SLICE_X94Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.584 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.584    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52_n_1
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.701 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.701    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51_n_1
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.818    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33_n_1
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.935 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.935    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32_n_1
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.052 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.052    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31_n_1
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.169 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.169    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21_n_1
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.286 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.286    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20_n_1
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.403 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.403    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_19_n_1
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.726 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_13/O[1]
                         net (fo=1, routed)           0.720    11.446    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/bound_reg_465_reg__1[61]
    SLICE_X95Y72         LUT6 (Prop_lut6_I0_O)        0.306    11.752 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_7/O
                         net (fo=1, routed)           0.000    11.752    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_7_n_1
    SLICE_X95Y72         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    12.209 f  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_3/CO[1]
                         net (fo=20, routed)          0.368    12.577    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[0]_0[0]
    SLICE_X97Y72         LUT6 (Prop_lut6_I4_O)        0.329    12.906 f  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/indvar_flatten_reg_166[0]_i_1/O
                         net (fo=130, routed)         0.854    13.760    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[24]_0
    SLICE_X90Y75         LUT2 (Prop_lut2_I1_O)        0.124    13.884 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/pixel_polytech_1_reg_188_reg_rep_0_0_i_10/O
                         net (fo=16, routed)          1.418    15.302    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U_n_55
    RAMB36_X3Y15         RAMB36E1                                     r  system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_1_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.564    13.069    system_i/incrust_0/U0/ap_clk
    RAMB36_X3Y15         RAMB36E1                                     r  system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_1_1/CLKARDCLK
                         clock pessimism              0.623    13.692    
                         clock uncertainty           -0.085    13.607    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    13.041    system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_1_1
  -------------------------------------------------------------------
                         required time                         13.041    
                         arrival time                         -15.302    
  -------------------------------------------------------------------
                         slack                                 -2.260    

Slack (VIOLATED) :        -2.250ns  (required time - arrival time)
  Source:                 system_i/incrust_0/U0/bound_reg_465_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_1_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.079ns  (logic 3.800ns (47.033%)  route 4.279ns (52.967%))
  Logic Levels:           17  (CARRY4=13 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.403ns = ( 13.069 - 6.667 ) 
    Source Clock Delay      (SCD):    7.212ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.865     7.212    system_i/incrust_0/U0/ap_clk
    DSP48_X3Y27          DSP48E1                                      r  system_i/incrust_0/U0/bound_reg_465_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     7.646 r  system_i/incrust_0/U0/bound_reg_465_reg__0/P[0]
                         net (fo=2, routed)           0.931     8.576    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/P[0]
    SLICE_X94Y63         LUT2 (Prop_lut2_I0_O)        0.124     8.700 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_90/O
                         net (fo=1, routed)           0.000     8.700    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_90_n_1
    SLICE_X94Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.233 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.233    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71_n_1
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.350 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70/CO[3]
                         net (fo=1, routed)           0.000     9.350    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70_n_1
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.467 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.467    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53_n_1
    SLICE_X94Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.584 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.584    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52_n_1
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.701 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.701    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51_n_1
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.818    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33_n_1
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.935 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.935    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32_n_1
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.052 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.052    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31_n_1
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.169 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.169    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21_n_1
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.286 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.286    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20_n_1
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.403 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.403    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_19_n_1
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.726 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_13/O[1]
                         net (fo=1, routed)           0.720    11.446    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/bound_reg_465_reg__1[61]
    SLICE_X95Y72         LUT6 (Prop_lut6_I0_O)        0.306    11.752 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_7/O
                         net (fo=1, routed)           0.000    11.752    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_7_n_1
    SLICE_X95Y72         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    12.209 f  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_3/CO[1]
                         net (fo=20, routed)          0.368    12.577    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[0]_0[0]
    SLICE_X97Y72         LUT6 (Prop_lut6_I4_O)        0.329    12.906 f  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/indvar_flatten_reg_166[0]_i_1/O
                         net (fo=130, routed)         0.772    13.678    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[24]_0
    SLICE_X91Y73         LUT2 (Prop_lut2_I1_O)        0.124    13.802 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/pixel_polytech_1_reg_188_reg_rep_0_0_i_11/O
                         net (fo=16, routed)          1.489    15.291    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U_n_56
    RAMB36_X3Y15         RAMB36E1                                     r  system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_1_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.564    13.069    system_i/incrust_0/U0/ap_clk
    RAMB36_X3Y15         RAMB36E1                                     r  system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_1_1/CLKARDCLK
                         clock pessimism              0.623    13.692    
                         clock uncertainty           -0.085    13.607    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    13.041    system_i/incrust_0/U0/pixel_polytech_1_reg_188_reg_rep_1_1
  -------------------------------------------------------------------
                         required time                         13.041    
                         arrival time                         -15.291    
  -------------------------------------------------------------------
                         slack                                 -2.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter2_dy_reg_557_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter3_dy_reg_557_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.776%)  route 0.202ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.799ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.611     2.176    system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_clk
    SLICE_X91Y49         FDRE                                         r  system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter2_dy_reg_557_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDRE (Prop_fdre_C_Q)         0.128     2.304 r  system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter2_dy_reg_557_reg[6]/Q
                         net (fo=1, routed)           0.202     2.506    system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter2_dy_reg_557[6]
    SLICE_X91Y50         FDRE                                         r  system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter3_dy_reg_557_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.879     2.799    system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_clk
    SLICE_X91Y50         FDRE                                         r  system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter3_dy_reg_557_reg[6]/C
                         clock pessimism             -0.355     2.444    
    SLICE_X91Y50         FDRE (Hold_fdre_C_D)         0.012     2.456    system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter3_dy_reg_557_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.982%)  route 0.181ns (55.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.611     2.176    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X102Y50        FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y50        FDRE (Prop_fdre_C_Q)         0.148     2.324 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.181     2.505    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_29
    SLICE_X102Y49        FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.883     2.803    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X102Y49        FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism             -0.355     2.448    
    SLICE_X102Y49        FDRE (Hold_fdre_C_D)         0.007     2.455    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/i_op_assign_cast_reg_2845_pp0_iter1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/i_op_assign_cast_reg_2845_pp0_iter33_reg_reg[6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.226%)  route 0.129ns (47.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.586     2.151    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_clk
    SLICE_X29Y39         FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/i_op_assign_cast_reg_2845_pp0_iter1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     2.292 r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/i_op_assign_cast_reg_2845_pp0_iter1_reg_reg[6]/Q
                         net (fo=2, routed)           0.129     2.421    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/i_op_assign_cast_reg_2845_pp0_iter1_reg[6]
    SLICE_X26Y38         SRLC32E                                      r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/i_op_assign_cast_reg_2845_pp0_iter33_reg_reg[6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.855     2.775    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_clk
    SLICE_X26Y38         SRLC32E                                      r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/i_op_assign_cast_reg_2845_pp0_iter33_reg_reg[6]_srl32/CLK
                         clock pessimism             -0.588     2.187    
    SLICE_X26Y38         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.370    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/i_op_assign_cast_reg_2845_pp0_iter33_reg_reg[6]_srl32
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.822%)  route 0.240ns (65.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.809ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.582     2.147    system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X60Y98         FDRE                                         r  system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_fdre_C_Q)         0.128     2.275 r  system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]/Q
                         net (fo=1, routed)           0.240     2.515    system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[39]
    RAMB36_X3Y19         RAMB36E1                                     r  system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.889     2.809    system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y19         RAMB36E1                                     r  system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.589     2.221    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.243     2.464    system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_out_width_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/video_scaler_b/U0/img_out_cols_V_c_U/U_fifo_w32_d3_A_shiftReg/SRL_SIG_reg[2][29]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.670%)  route 0.252ns (66.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.550     2.115    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X53Y65         FDRE                                         r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_out_width_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.128     2.243 r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_out_width_reg[29]/Q
                         net (fo=3, routed)           0.252     2.495    system_i/video_scaler_b/U0/img_out_cols_V_c_U/U_fifo_w32_d3_A_shiftReg/SRL_SIG_reg[0][31][29]
    SLICE_X46Y63         SRL16E                                       r  system_i/video_scaler_b/U0/img_out_cols_V_c_U/U_fifo_w32_d3_A_shiftReg/SRL_SIG_reg[2][29]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.821     2.741    system_i/video_scaler_b/U0/img_out_cols_V_c_U/U_fifo_w32_d3_A_shiftReg/ap_clk
    SLICE_X46Y63         SRL16E                                       r  system_i/video_scaler_b/U0/img_out_cols_V_c_U/U_fifo_w32_d3_A_shiftReg/SRL_SIG_reg[2][29]_srl3/CLK
                         clock pessimism             -0.360     2.381    
    SLICE_X46Y63         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     2.443    system_i/video_scaler_b/U0/img_out_cols_V_c_U/U_fifo_w32_d3_A_shiftReg/SRL_SIG_reg[2][29]_srl3
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter2_dy_reg_557_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter3_dy_reg_557_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.712%)  route 0.203ns (61.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.799ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.611     2.176    system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_clk
    SLICE_X91Y49         FDRE                                         r  system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter2_dy_reg_557_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDRE (Prop_fdre_C_Q)         0.128     2.304 r  system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter2_dy_reg_557_reg[9]/Q
                         net (fo=1, routed)           0.203     2.507    system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter2_dy_reg_557[9]
    SLICE_X90Y50         FDRE                                         r  system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter3_dy_reg_557_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.879     2.799    system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_clk
    SLICE_X90Y50         FDRE                                         r  system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter3_dy_reg_557_reg[9]/C
                         clock pessimism             -0.355     2.444    
    SLICE_X90Y50         FDRE (Hold_fdre_C_D)         0.010     2.454    system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter3_dy_reg_557_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.531%)  route 0.177ns (54.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.611     2.176    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X102Y50        FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y50        FDRE (Prop_fdre_C_Q)         0.148     2.324 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/Q
                         net (fo=1, routed)           0.177     2.501    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_27
    SLICE_X102Y49        FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.883     2.803    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X102Y49        FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/C
                         clock pessimism             -0.355     2.448    
    SLICE_X102Y49        FDRE (Hold_fdre_C_D)         0.000     2.448    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.584%)  route 0.204ns (55.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.634     2.200    system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y111        FDRE                                         r  system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.164     2.364 r  system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[30]/Q
                         net (fo=1, routed)           0.204     2.567    system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[30]
    SLICE_X49Y111        FDRE                                         r  system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.910     2.830    system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y111        FDRE                                         r  system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[30]/C
                         clock pessimism             -0.363     2.467    
    SLICE_X49Y111        FDRE (Hold_fdre_C_D)         0.047     2.514    system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/AXI_GammaCorrection_B/U0/GammaStorageCoefsGeneration[1].StoredGammaCoefsInst/rStoredData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/video_scaler_b/U0/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_B_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.950%)  route 0.251ns (64.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.552     2.117    system_i/AXI_GammaCorrection_B/U0/GammaStorageCoefsGeneration[1].StoredGammaCoefsInst/StreamClk
    SLICE_X53Y36         FDRE                                         r  system_i/AXI_GammaCorrection_B/U0/GammaStorageCoefsGeneration[1].StoredGammaCoefsInst/rStoredData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.141     2.258 r  system_i/AXI_GammaCorrection_B/U0/GammaStorageCoefsGeneration[1].StoredGammaCoefsInst/rStoredData_reg[4]/Q
                         net (fo=2, routed)           0.251     2.509    system_i/video_scaler_b/U0/AXIvideo2Mat_U0/stream_in_TDATA[12]
    SLICE_X47Y38         FDRE                                         r  system_i/video_scaler_b/U0/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_B_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.825     2.745    system_i/video_scaler_b/U0/AXIvideo2Mat_U0/ap_clk
    SLICE_X47Y38         FDRE                                         r  system_i/video_scaler_b/U0/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_B_reg[12]/C
                         clock pessimism             -0.360     2.385    
    SLICE_X47Y38         FDRE (Hold_fdre_C_D)         0.070     2.455    system_i/video_scaler_b/U0/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_B_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/video_scaler_b/U0/img_out_rows_V_c15_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/video_scaler_b/U0/img_out_rows_V_c15_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[1][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.637%)  route 0.191ns (56.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.550     2.115    system_i/video_scaler_b/U0/img_out_rows_V_c15_U/U_fifo_w32_d2_A_shiftReg/ap_clk
    SLICE_X50Y64         FDRE                                         r  system_i/video_scaler_b/U0/img_out_rows_V_c15_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.148     2.263 r  system_i/video_scaler_b/U0/img_out_rows_V_c15_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[0][31]/Q
                         net (fo=2, routed)           0.191     2.454    system_i/video_scaler_b/U0/img_out_rows_V_c15_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[0]_0[31]
    SLICE_X47Y64         FDRE                                         r  system_i/video_scaler_b/U0/img_out_rows_V_c15_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.821     2.741    system_i/video_scaler_b/U0/img_out_rows_V_c15_U/U_fifo_w32_d2_A_shiftReg/ap_clk
    SLICE_X47Y64         FDRE                                         r  system_i/video_scaler_b/U0/img_out_rows_V_c15_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[1][31]/C
                         clock pessimism             -0.360     2.381    
    SLICE_X47Y64         FDRE (Hold_fdre_C_D)         0.018     2.399    system_i/video_scaler_b/U0/img_out_rows_V_c15_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[1][31]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_150_system_clk_wiz_0_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X2Y9       system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_2_reg_3217_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X3Y5       system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_s_reg_3180_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X0Y9       system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_2_reg_3217_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X0Y5       system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_s_reg_3180_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X2Y5       system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_3_1_reg_3185_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X1Y0       system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_3_1_reg_3185_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X2Y2       system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_3_2_reg_3195_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X0Y12      system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_3_2_reg_3195_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X2Y7       system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_3_reg_3175_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X1Y6       system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_3_reg_3175_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.667       206.693    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y65     system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y65     system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y123    system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y123    system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y123    system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y123    system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y123    system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y123    system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y123    system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y123    system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y65     system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y65     system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y88     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y88     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X30Y91     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X30Y91     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X30Y91     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X30Y91     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X30Y91     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X30Y91     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_system_clk_wiz_0_0
  To Clock:  clk_200_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 1.138ns (29.945%)  route 2.662ns (70.055%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.519ns = ( 11.519 - 5.000 ) 
    Source Clock Delay      (SCD):    7.210ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.863     7.210    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/RefClk
    SLICE_X112Y85        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDRE (Prop_fdre_C_Q)         0.518     7.728 f  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[11]/Q
                         net (fo=2, routed)           0.827     8.555    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[11]
    SLICE_X113Y85        LUT4 (Prop_lut4_I0_O)        0.124     8.679 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.263     8.942    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_13_n_0
    SLICE_X113Y85        LUT5 (Prop_lut5_I4_O)        0.124     9.066 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_12/O
                         net (fo=1, routed)           0.299     9.364    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_12_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I5_O)        0.124     9.488 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_9/O
                         net (fo=1, routed)           0.300     9.788    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_9_n_0
    SLICE_X110Y85        LUT6 (Prop_lut6_I4_O)        0.124     9.912 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.433    10.346    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state_reg[0]_1
    SLICE_X110Y85        LUT6 (Prop_lut6_I5_O)        0.124    10.470 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state[1]_i_2/O
                         net (fo=9, routed)           0.541    11.010    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked_n_1
    SLICE_X109Y85        FDSE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.681    11.519    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/RefClk
    SLICE_X109Y85        FDSE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.623    12.142    
                         clock uncertainty           -0.081    12.061    
    SLICE_X109Y85        FDSE (Setup_fdse_C_CE)      -0.205    11.856    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.856    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 1.138ns (29.945%)  route 2.662ns (70.055%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.519ns = ( 11.519 - 5.000 ) 
    Source Clock Delay      (SCD):    7.210ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.863     7.210    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/RefClk
    SLICE_X112Y85        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDRE (Prop_fdre_C_Q)         0.518     7.728 f  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[11]/Q
                         net (fo=2, routed)           0.827     8.555    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[11]
    SLICE_X113Y85        LUT4 (Prop_lut4_I0_O)        0.124     8.679 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.263     8.942    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_13_n_0
    SLICE_X113Y85        LUT5 (Prop_lut5_I4_O)        0.124     9.066 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_12/O
                         net (fo=1, routed)           0.299     9.364    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_12_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I5_O)        0.124     9.488 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_9/O
                         net (fo=1, routed)           0.300     9.788    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_9_n_0
    SLICE_X110Y85        LUT6 (Prop_lut6_I4_O)        0.124     9.912 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.433    10.346    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state_reg[0]_1
    SLICE_X110Y85        LUT6 (Prop_lut6_I5_O)        0.124    10.470 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state[1]_i_2/O
                         net (fo=9, routed)           0.541    11.010    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked_n_1
    SLICE_X109Y85        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.681    11.519    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/RefClk
    SLICE_X109Y85        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.623    12.142    
                         clock uncertainty           -0.081    12.061    
    SLICE_X109Y85        FDRE (Setup_fdre_C_CE)      -0.205    11.856    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.856    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 1.138ns (29.945%)  route 2.662ns (70.055%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.519ns = ( 11.519 - 5.000 ) 
    Source Clock Delay      (SCD):    7.210ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.863     7.210    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/RefClk
    SLICE_X112Y85        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDRE (Prop_fdre_C_Q)         0.518     7.728 f  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[11]/Q
                         net (fo=2, routed)           0.827     8.555    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[11]
    SLICE_X113Y85        LUT4 (Prop_lut4_I0_O)        0.124     8.679 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.263     8.942    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_13_n_0
    SLICE_X113Y85        LUT5 (Prop_lut5_I4_O)        0.124     9.066 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_12/O
                         net (fo=1, routed)           0.299     9.364    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_12_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I5_O)        0.124     9.488 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_9/O
                         net (fo=1, routed)           0.300     9.788    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_9_n_0
    SLICE_X110Y85        LUT6 (Prop_lut6_I4_O)        0.124     9.912 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.433    10.346    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state_reg[0]_1
    SLICE_X110Y85        LUT6 (Prop_lut6_I5_O)        0.124    10.470 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state[1]_i_2/O
                         net (fo=9, routed)           0.541    11.010    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked_n_1
    SLICE_X109Y85        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.681    11.519    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/RefClk
    SLICE_X109Y85        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.623    12.142    
                         clock uncertainty           -0.081    12.061    
    SLICE_X109Y85        FDRE (Setup_fdre_C_CE)      -0.205    11.856    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.856    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 1.138ns (29.945%)  route 2.662ns (70.055%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.519ns = ( 11.519 - 5.000 ) 
    Source Clock Delay      (SCD):    7.210ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.863     7.210    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/RefClk
    SLICE_X112Y85        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDRE (Prop_fdre_C_Q)         0.518     7.728 f  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[11]/Q
                         net (fo=2, routed)           0.827     8.555    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[11]
    SLICE_X113Y85        LUT4 (Prop_lut4_I0_O)        0.124     8.679 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.263     8.942    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_13_n_0
    SLICE_X113Y85        LUT5 (Prop_lut5_I4_O)        0.124     9.066 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_12/O
                         net (fo=1, routed)           0.299     9.364    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_12_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I5_O)        0.124     9.488 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_9/O
                         net (fo=1, routed)           0.300     9.788    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_9_n_0
    SLICE_X110Y85        LUT6 (Prop_lut6_I4_O)        0.124     9.912 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.433    10.346    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state_reg[0]_1
    SLICE_X110Y85        LUT6 (Prop_lut6_I5_O)        0.124    10.470 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state[1]_i_2/O
                         net (fo=9, routed)           0.541    11.010    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked_n_1
    SLICE_X109Y85        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.681    11.519    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/RefClk
    SLICE_X109Y85        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.623    12.142    
                         clock uncertainty           -0.081    12.061    
    SLICE_X109Y85        FDRE (Setup_fdre_C_CE)      -0.205    11.856    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         11.856    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 1.138ns (29.945%)  route 2.662ns (70.055%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.519ns = ( 11.519 - 5.000 ) 
    Source Clock Delay      (SCD):    7.210ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.863     7.210    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/RefClk
    SLICE_X112Y85        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDRE (Prop_fdre_C_Q)         0.518     7.728 f  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[11]/Q
                         net (fo=2, routed)           0.827     8.555    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[11]
    SLICE_X113Y85        LUT4 (Prop_lut4_I0_O)        0.124     8.679 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.263     8.942    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_13_n_0
    SLICE_X113Y85        LUT5 (Prop_lut5_I4_O)        0.124     9.066 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_12/O
                         net (fo=1, routed)           0.299     9.364    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_12_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I5_O)        0.124     9.488 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_9/O
                         net (fo=1, routed)           0.300     9.788    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_9_n_0
    SLICE_X110Y85        LUT6 (Prop_lut6_I4_O)        0.124     9.912 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.433    10.346    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state_reg[0]_1
    SLICE_X110Y85        LUT6 (Prop_lut6_I5_O)        0.124    10.470 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state[1]_i_2/O
                         net (fo=9, routed)           0.541    11.010    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked_n_1
    SLICE_X109Y85        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.681    11.519    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/RefClk
    SLICE_X109Y85        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.623    12.142    
                         clock uncertainty           -0.081    12.061    
    SLICE_X109Y85        FDRE (Setup_fdre_C_CE)      -0.205    11.856    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         11.856    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.828ns (23.402%)  route 2.710ns (76.598%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.527ns = ( 11.527 - 5.000 ) 
    Source Clock Delay      (SCD):    7.215ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.868     7.215    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X111Y53        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y53        FDRE (Prop_fdre_C_Q)         0.456     7.671 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[11]/Q
                         net (fo=4, routed)           1.005     8.676    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[11]
    SLICE_X110Y53        LUT6 (Prop_lut6_I0_O)        0.124     8.800 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt[0]_i_5__0/O
                         net (fo=1, routed)           0.598     9.398    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt[0]_i_5__0_n_0
    SLICE_X112Y52        LUT6 (Prop_lut6_I0_O)        0.124     9.522 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt[0]_i_3__0/O
                         net (fo=3, routed)           0.446     9.968    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].GlitchFilterLPC/cDelayCnt_reg[0]_3
    SLICE_X110Y54        LUT6 (Prop_lut6_I2_O)        0.124    10.092 r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].GlitchFilterLPC/cDelayCnt[0]_i_1__0/O
                         net (fo=15, routed)          0.661    10.753    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].GlitchFilterLPC_n_3
    SLICE_X111Y54        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.689    11.527    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X111Y54        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[12]/C
                         clock pessimism              0.663    12.190    
                         clock uncertainty           -0.081    12.109    
    SLICE_X111Y54        FDRE (Setup_fdre_C_R)       -0.429    11.680    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         11.680    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.828ns (23.402%)  route 2.710ns (76.598%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.527ns = ( 11.527 - 5.000 ) 
    Source Clock Delay      (SCD):    7.215ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.868     7.215    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X111Y53        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y53        FDRE (Prop_fdre_C_Q)         0.456     7.671 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[11]/Q
                         net (fo=4, routed)           1.005     8.676    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[11]
    SLICE_X110Y53        LUT6 (Prop_lut6_I0_O)        0.124     8.800 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt[0]_i_5__0/O
                         net (fo=1, routed)           0.598     9.398    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt[0]_i_5__0_n_0
    SLICE_X112Y52        LUT6 (Prop_lut6_I0_O)        0.124     9.522 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt[0]_i_3__0/O
                         net (fo=3, routed)           0.446     9.968    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].GlitchFilterLPC/cDelayCnt_reg[0]_3
    SLICE_X110Y54        LUT6 (Prop_lut6_I2_O)        0.124    10.092 r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].GlitchFilterLPC/cDelayCnt[0]_i_1__0/O
                         net (fo=15, routed)          0.661    10.753    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].GlitchFilterLPC_n_3
    SLICE_X111Y54        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.689    11.527    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X111Y54        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[13]/C
                         clock pessimism              0.663    12.190    
                         clock uncertainty           -0.081    12.109    
    SLICE_X111Y54        FDRE (Setup_fdre_C_R)       -0.429    11.680    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[13]
  -------------------------------------------------------------------
                         required time                         11.680    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.828ns (23.402%)  route 2.710ns (76.598%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.527ns = ( 11.527 - 5.000 ) 
    Source Clock Delay      (SCD):    7.215ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.868     7.215    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X111Y53        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y53        FDRE (Prop_fdre_C_Q)         0.456     7.671 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[11]/Q
                         net (fo=4, routed)           1.005     8.676    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[11]
    SLICE_X110Y53        LUT6 (Prop_lut6_I0_O)        0.124     8.800 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt[0]_i_5__0/O
                         net (fo=1, routed)           0.598     9.398    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt[0]_i_5__0_n_0
    SLICE_X112Y52        LUT6 (Prop_lut6_I0_O)        0.124     9.522 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt[0]_i_3__0/O
                         net (fo=3, routed)           0.446     9.968    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].GlitchFilterLPC/cDelayCnt_reg[0]_3
    SLICE_X110Y54        LUT6 (Prop_lut6_I2_O)        0.124    10.092 r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].GlitchFilterLPC/cDelayCnt[0]_i_1__0/O
                         net (fo=15, routed)          0.661    10.753    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].GlitchFilterLPC_n_3
    SLICE_X111Y54        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.689    11.527    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X111Y54        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[14]/C
                         clock pessimism              0.663    12.190    
                         clock uncertainty           -0.081    12.109    
    SLICE_X111Y54        FDRE (Setup_fdre_C_R)       -0.429    11.680    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         11.680    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 1.138ns (30.303%)  route 2.617ns (69.697%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.521ns = ( 11.521 - 5.000 ) 
    Source Clock Delay      (SCD):    7.210ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.863     7.210    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/RefClk
    SLICE_X112Y85        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDRE (Prop_fdre_C_Q)         0.518     7.728 f  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[11]/Q
                         net (fo=2, routed)           0.827     8.555    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[11]
    SLICE_X113Y85        LUT4 (Prop_lut4_I0_O)        0.124     8.679 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.263     8.942    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_13_n_0
    SLICE_X113Y85        LUT5 (Prop_lut5_I4_O)        0.124     9.066 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_12/O
                         net (fo=1, routed)           0.299     9.364    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_12_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I5_O)        0.124     9.488 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_9/O
                         net (fo=1, routed)           0.300     9.788    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_9_n_0
    SLICE_X110Y85        LUT6 (Prop_lut6_I4_O)        0.124     9.912 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.433    10.346    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state_reg[0]_1
    SLICE_X110Y85        LUT6 (Prop_lut6_I5_O)        0.124    10.470 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state[1]_i_2/O
                         net (fo=9, routed)           0.496    10.965    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked_n_1
    SLICE_X110Y84        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.683    11.521    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/RefClk
    SLICE_X110Y84        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.663    12.184    
                         clock uncertainty           -0.081    12.103    
    SLICE_X110Y84        FDRE (Setup_fdre_C_CE)      -0.205    11.898    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.898    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 1.138ns (30.303%)  route 2.617ns (69.697%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.521ns = ( 11.521 - 5.000 ) 
    Source Clock Delay      (SCD):    7.210ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.863     7.210    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/RefClk
    SLICE_X112Y85        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDRE (Prop_fdre_C_Q)         0.518     7.728 f  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[11]/Q
                         net (fo=2, routed)           0.827     8.555    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[11]
    SLICE_X113Y85        LUT4 (Prop_lut4_I0_O)        0.124     8.679 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.263     8.942    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_13_n_0
    SLICE_X113Y85        LUT5 (Prop_lut5_I4_O)        0.124     9.066 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_12/O
                         net (fo=1, routed)           0.299     9.364    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_12_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I5_O)        0.124     9.488 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_9/O
                         net (fo=1, routed)           0.300     9.788    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_9_n_0
    SLICE_X110Y85        LUT6 (Prop_lut6_I4_O)        0.124     9.912 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.433    10.346    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state_reg[0]_1
    SLICE_X110Y85        LUT6 (Prop_lut6_I5_O)        0.124    10.470 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state[1]_i_2/O
                         net (fo=9, routed)           0.496    10.965    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked_n_1
    SLICE_X110Y84        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.683    11.521    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/RefClk
    SLICE_X110Y84        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.663    12.184    
                         clock uncertainty           -0.081    12.103    
    SLICE_X110Y84        FDRE (Setup_fdre_C_CE)      -0.205    11.898    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         11.898    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                  0.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/ClockLane/GenSyncLP[1].SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/ClockLane/GenSyncLP[1].SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.628     2.193    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/GenSyncLP[1].SyncAsyncx/RefClk
    SLICE_X113Y71        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/GenSyncLP[1].SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.141     2.334 r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/GenSyncLP[1].SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.390    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/GenSyncLP[1].SyncAsyncx/oSyncStages[0]
    SLICE_X113Y71        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/GenSyncLP[1].SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.898     2.818    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/GenSyncLP[1].SyncAsyncx/RefClk
    SLICE_X113Y71        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/GenSyncLP[1].SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.625     2.193    
    SLICE_X113Y71        FDRE (Hold_fdre_C_D)         0.075     2.268    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/GenSyncLP[1].SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.823ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.633     2.198    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/RefClk
    SLICE_X111Y83        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDRE (Prop_fdre_C_Q)         0.141     2.339 r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.395    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages[0]
    SLICE_X111Y83        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.903     2.823    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/RefClk
    SLICE_X111Y83        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.625     2.198    
    SLICE_X111Y83        FDRE (Hold_fdre_C_D)         0.075     2.273    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.636     2.201    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X109Y59        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDPE (Prop_fdpe_C_Q)         0.141     2.342 r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.398    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages[0]
    SLICE_X109Y59        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.906     2.826    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X109Y59        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.625     2.201    
    SLICE_X109Y59        FDPE (Hold_fdpe_C_D)         0.075     2.276    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.636     2.201    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X111Y60        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDPE (Prop_fdpe_C_Q)         0.141     2.342 r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.398    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages[0]
    SLICE_X111Y60        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.908     2.828    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X111Y60        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.627     2.201    
    SLICE_X111Y60        FDPE (Hold_fdpe_C_D)         0.075     2.276    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/ClockLane/GenSyncLP[0].SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/ClockLane/GenSyncLP[0].SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.824ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.634     2.199    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/GenSyncLP[0].SyncAsyncx/RefClk
    SLICE_X111Y84        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/GenSyncLP[0].SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.141     2.340 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/GenSyncLP[0].SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.396    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/GenSyncLP[0].SyncAsyncx/oSyncStages[0]
    SLICE_X111Y84        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/GenSyncLP[0].SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.904     2.824    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/GenSyncLP[0].SyncAsyncx/RefClk
    SLICE_X111Y84        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/GenSyncLP[0].SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.625     2.199    
    SLICE_X111Y84        FDRE (Hold_fdre_C_D)         0.075     2.274    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/GenSyncLP[0].SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/ClockLane/GenSyncLP[1].SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/ClockLane/GenSyncLP[1].SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.824ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.634     2.199    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/GenSyncLP[1].SyncAsyncx/RefClk
    SLICE_X113Y84        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/GenSyncLP[1].SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y84        FDRE (Prop_fdre_C_Q)         0.141     2.340 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/GenSyncLP[1].SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.396    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/GenSyncLP[1].SyncAsyncx/oSyncStages[0]
    SLICE_X113Y84        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/GenSyncLP[1].SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.904     2.824    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/GenSyncLP[1].SyncAsyncx/RefClk
    SLICE_X113Y84        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/GenSyncLP[1].SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.625     2.199    
    SLICE_X113Y84        FDRE (Hold_fdre_C_D)         0.075     2.274    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/GenSyncLP[1].SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncEnable/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncEnable/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.821ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.633     2.198    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncEnable/RefClk
    SLICE_X107Y84        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncEnable/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDRE (Prop_fdre_C_Q)         0.141     2.339 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncEnable/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.395    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncEnable/oSyncStages[0]
    SLICE_X107Y84        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncEnable/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.901     2.821    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncEnable/RefClk
    SLICE_X107Y84        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncEnable/oSyncStages_reg[1]/C
                         clock pessimism             -0.623     2.198    
    SLICE_X107Y84        FDRE (Hold_fdre_C_D)         0.075     2.273    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncEnable/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncEnable/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncEnable/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.823ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.634     2.199    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncEnable/RefClk
    SLICE_X107Y87        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncEnable/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y87        FDRE (Prop_fdre_C_Q)         0.141     2.340 r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncEnable/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.396    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncEnable/oSyncStages[0]
    SLICE_X107Y87        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncEnable/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.903     2.823    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncEnable/RefClk
    SLICE_X107Y87        FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncEnable/oSyncStages_reg[1]/C
                         clock pessimism             -0.624     2.199    
    SLICE_X107Y87        FDRE (Hold_fdre_C_D)         0.075     2.274    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncEnable/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.636     2.201    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/RefClk
    SLICE_X109Y92        FDCE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     2.342 r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.398    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/oSyncStages[0]
    SLICE_X109Y92        FDCE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.906     2.826    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/RefClk
    SLICE_X109Y92        FDCE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/oSyncStages_reg[1]/C
                         clock pessimism             -0.625     2.201    
    SLICE_X109Y92        FDCE (Hold_fdce_C_D)         0.075     2.276    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncValid/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncValid/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.636     2.201    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncValid/RefClk
    SLICE_X109Y91        FDCE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncValid/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDCE (Prop_fdce_C_Q)         0.141     2.342 r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncValid/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.398    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncValid/oSyncStages[0]
    SLICE_X109Y91        FDCE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncValid/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.906     2.826    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncValid/RefClk
    SLICE_X109Y91        FDCE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncValid/oSyncStages_reg[1]/C
                         clock pessimism             -0.625     2.201    
    SLICE_X109Y91        FDCE (Hold_fdce_C_D)         0.075     2.276    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncValid/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  system_i/MIPI_D_PHY_RX_A/U0/GenIDELAYCTRL.IDelayCtrlX/REFCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y72     system_i/MIPI_D_PHY_RX_A/U0/ClockLane/HSClockingX/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y56     system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y80     system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y74     system_i/MIPI_D_PHY_RX_B/U0/ClockLane/HSClockingX/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y60     system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y70     system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/InputDelay/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    system_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X113Y59    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state_reg[0]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  system_i/MIPI_D_PHY_RX_A/U0/GenIDELAYCTRL.IDelayCtrlX/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X112Y64    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.cntPeriods_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X112Y64    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.cntPeriods_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X112Y64    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.sIn_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X112Y64    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.sOut_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X112Y64    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/SyncAsyncEnable/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X112Y64    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/SyncAsyncEnable/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X113Y63    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/cDelayCnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X113Y63    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/cDelayCnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X113Y63    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/cDelayCnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X112Y64    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X113Y71    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/GenSyncLP[1].SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X113Y71    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/GenSyncLP[1].SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X107Y81    system_i/MIPI_D_PHY_RX_A/U0/GenIDELAYCTRL.rDlyRst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X107Y81    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncEnable/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X107Y81    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncEnable/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X87Y81     system_i/MIPI_D_PHY_RX_B/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X87Y81     system_i/MIPI_D_PHY_RX_B/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X113Y59    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X113Y59    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X112Y58    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_system_clk_wiz_0_0
  To Clock:  clk_50_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.575ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.120ns  (logic 1.076ns (9.676%)  route 10.044ns (90.324%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.321ns = ( 26.321 - 20.000 ) 
    Source Clock Delay      (SCD):    7.071ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.724     7.071    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X80Y93         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y93         FDRE (Prop_fdre_C_Q)         0.456     7.527 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/Q
                         net (fo=94, routed)          3.565    11.092    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]_1
    SLICE_X67Y71         LUT4 (Prop_lut4_I0_O)        0.124    11.216 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_11/O
                         net (fo=18, routed)          2.441    13.657    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2_0
    SLICE_X84Y84         LUT6 (Prop_lut6_I2_O)        0.124    13.781 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.908    14.689    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_5
    SLICE_X65Y87         LUT6 (Prop_lut6_I5_O)        0.124    14.813 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.879    15.692    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I1_O)        0.124    15.816 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.251    18.067    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X33Y97         LUT4 (Prop_lut4_I2_O)        0.124    18.191 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_valid_i_i_1__0/O
                         net (fo=1, routed)           0.000    18.191    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_valid_i0
    SLICE_X33Y97         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.483    26.321    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X33Y97         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_valid_i_reg/C
                         clock pessimism              0.522    26.844    
                         clock uncertainty           -0.107    26.736    
    SLICE_X33Y97         FDRE (Setup_fdre_C_D)        0.029    26.765    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         26.765    
                         arrival time                         -18.191    
  -------------------------------------------------------------------
                         slack                                  8.575    

Slack (MET) :             8.705ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.989ns  (logic 1.076ns (9.792%)  route 9.913ns (90.208%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.320ns = ( 26.320 - 20.000 ) 
    Source Clock Delay      (SCD):    7.071ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.724     7.071    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X80Y93         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y93         FDRE (Prop_fdre_C_Q)         0.456     7.527 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/Q
                         net (fo=94, routed)          3.565    11.092    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]_1
    SLICE_X67Y71         LUT4 (Prop_lut4_I0_O)        0.124    11.216 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_11/O
                         net (fo=18, routed)          2.441    13.657    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2_0
    SLICE_X84Y84         LUT6 (Prop_lut6_I2_O)        0.124    13.781 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.908    14.689    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_5
    SLICE_X65Y87         LUT6 (Prop_lut6_I5_O)        0.124    14.813 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.879    15.692    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I1_O)        0.124    15.816 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.120    17.936    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X33Y96         LUT4 (Prop_lut4_I1_O)        0.124    18.060 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i0/O
                         net (fo=1, routed)           0.000    18.060    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i0__0
    SLICE_X33Y96         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.482    26.320    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X33Y96         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg/C
                         clock pessimism              0.522    26.843    
                         clock uncertainty           -0.107    26.735    
    SLICE_X33Y96         FDRE (Setup_fdre_C_D)        0.029    26.764    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         26.764    
                         arrival time                         -18.060    
  -------------------------------------------------------------------
                         slack                                  8.705    

Slack (MET) :             8.709ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.926ns  (logic 1.076ns (9.848%)  route 9.850ns (90.152%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.496ns = ( 26.496 - 20.000 ) 
    Source Clock Delay      (SCD):    7.071ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.724     7.071    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X80Y93         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y93         FDRE (Prop_fdre_C_Q)         0.456     7.527 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/Q
                         net (fo=94, routed)          3.565    11.092    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]_1
    SLICE_X67Y71         LUT4 (Prop_lut4_I0_O)        0.124    11.216 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_11/O
                         net (fo=18, routed)          2.441    13.657    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2_0
    SLICE_X84Y84         LUT6 (Prop_lut6_I2_O)        0.124    13.781 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.908    14.689    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_5
    SLICE_X65Y87         LUT6 (Prop_lut6_I5_O)        0.124    14.813 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.879    15.692    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I1_O)        0.124    15.816 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           1.181    16.997    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.124    17.121 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[48]_i_1/O
                         net (fo=36, routed)          0.876    17.997    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0
    SLICE_X41Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.657    26.496    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X41Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[20]/C
                         clock pessimism              0.522    27.018    
                         clock uncertainty           -0.107    26.911    
    SLICE_X41Y100        FDRE (Setup_fdre_C_CE)      -0.205    26.706    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                         26.706    
                         arrival time                         -17.997    
  -------------------------------------------------------------------
                         slack                                  8.709    

Slack (MET) :             8.709ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.926ns  (logic 1.076ns (9.848%)  route 9.850ns (90.152%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.496ns = ( 26.496 - 20.000 ) 
    Source Clock Delay      (SCD):    7.071ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.724     7.071    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X80Y93         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y93         FDRE (Prop_fdre_C_Q)         0.456     7.527 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/Q
                         net (fo=94, routed)          3.565    11.092    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]_1
    SLICE_X67Y71         LUT4 (Prop_lut4_I0_O)        0.124    11.216 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_11/O
                         net (fo=18, routed)          2.441    13.657    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2_0
    SLICE_X84Y84         LUT6 (Prop_lut6_I2_O)        0.124    13.781 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.908    14.689    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_5
    SLICE_X65Y87         LUT6 (Prop_lut6_I5_O)        0.124    14.813 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.879    15.692    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I1_O)        0.124    15.816 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           1.181    16.997    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.124    17.121 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[48]_i_1/O
                         net (fo=36, routed)          0.876    17.997    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0
    SLICE_X41Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.657    26.496    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X41Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[21]/C
                         clock pessimism              0.522    27.018    
                         clock uncertainty           -0.107    26.911    
    SLICE_X41Y100        FDRE (Setup_fdre_C_CE)      -0.205    26.706    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[21]
  -------------------------------------------------------------------
                         required time                         26.706    
                         arrival time                         -17.997    
  -------------------------------------------------------------------
                         slack                                  8.709    

Slack (MET) :             8.709ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.926ns  (logic 1.076ns (9.848%)  route 9.850ns (90.152%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.496ns = ( 26.496 - 20.000 ) 
    Source Clock Delay      (SCD):    7.071ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.724     7.071    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X80Y93         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y93         FDRE (Prop_fdre_C_Q)         0.456     7.527 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/Q
                         net (fo=94, routed)          3.565    11.092    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]_1
    SLICE_X67Y71         LUT4 (Prop_lut4_I0_O)        0.124    11.216 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_11/O
                         net (fo=18, routed)          2.441    13.657    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2_0
    SLICE_X84Y84         LUT6 (Prop_lut6_I2_O)        0.124    13.781 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.908    14.689    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_5
    SLICE_X65Y87         LUT6 (Prop_lut6_I5_O)        0.124    14.813 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.879    15.692    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I1_O)        0.124    15.816 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           1.181    16.997    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.124    17.121 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[48]_i_1/O
                         net (fo=36, routed)          0.876    17.997    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0
    SLICE_X41Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.657    26.496    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X41Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[26]/C
                         clock pessimism              0.522    27.018    
                         clock uncertainty           -0.107    26.911    
    SLICE_X41Y100        FDRE (Setup_fdre_C_CE)      -0.205    26.706    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                         26.706    
                         arrival time                         -17.997    
  -------------------------------------------------------------------
                         slack                                  8.709    

Slack (MET) :             8.709ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.926ns  (logic 1.076ns (9.848%)  route 9.850ns (90.152%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.496ns = ( 26.496 - 20.000 ) 
    Source Clock Delay      (SCD):    7.071ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.724     7.071    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X80Y93         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y93         FDRE (Prop_fdre_C_Q)         0.456     7.527 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/Q
                         net (fo=94, routed)          3.565    11.092    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]_1
    SLICE_X67Y71         LUT4 (Prop_lut4_I0_O)        0.124    11.216 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_11/O
                         net (fo=18, routed)          2.441    13.657    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2_0
    SLICE_X84Y84         LUT6 (Prop_lut6_I2_O)        0.124    13.781 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.908    14.689    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_5
    SLICE_X65Y87         LUT6 (Prop_lut6_I5_O)        0.124    14.813 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.879    15.692    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I1_O)        0.124    15.816 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           1.181    16.997    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.124    17.121 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[48]_i_1/O
                         net (fo=36, routed)          0.876    17.997    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0
    SLICE_X41Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.657    26.496    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X41Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[27]/C
                         clock pessimism              0.522    27.018    
                         clock uncertainty           -0.107    26.911    
    SLICE_X41Y100        FDRE (Setup_fdre_C_CE)      -0.205    26.706    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                         26.706    
                         arrival time                         -17.997    
  -------------------------------------------------------------------
                         slack                                  8.709    

Slack (MET) :             8.709ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.926ns  (logic 1.076ns (9.848%)  route 9.850ns (90.152%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.496ns = ( 26.496 - 20.000 ) 
    Source Clock Delay      (SCD):    7.071ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.724     7.071    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X80Y93         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y93         FDRE (Prop_fdre_C_Q)         0.456     7.527 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/Q
                         net (fo=94, routed)          3.565    11.092    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]_1
    SLICE_X67Y71         LUT4 (Prop_lut4_I0_O)        0.124    11.216 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_11/O
                         net (fo=18, routed)          2.441    13.657    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2_0
    SLICE_X84Y84         LUT6 (Prop_lut6_I2_O)        0.124    13.781 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.908    14.689    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_5
    SLICE_X65Y87         LUT6 (Prop_lut6_I5_O)        0.124    14.813 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.879    15.692    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I1_O)        0.124    15.816 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           1.181    16.997    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.124    17.121 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[48]_i_1/O
                         net (fo=36, routed)          0.876    17.997    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0
    SLICE_X41Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.657    26.496    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X41Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[28]/C
                         clock pessimism              0.522    27.018    
                         clock uncertainty           -0.107    26.911    
    SLICE_X41Y100        FDRE (Setup_fdre_C_CE)      -0.205    26.706    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         26.706    
                         arrival time                         -17.997    
  -------------------------------------------------------------------
                         slack                                  8.709    

Slack (MET) :             8.709ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.926ns  (logic 1.076ns (9.848%)  route 9.850ns (90.152%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.496ns = ( 26.496 - 20.000 ) 
    Source Clock Delay      (SCD):    7.071ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.724     7.071    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X80Y93         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y93         FDRE (Prop_fdre_C_Q)         0.456     7.527 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/Q
                         net (fo=94, routed)          3.565    11.092    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]_1
    SLICE_X67Y71         LUT4 (Prop_lut4_I0_O)        0.124    11.216 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_11/O
                         net (fo=18, routed)          2.441    13.657    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2_0
    SLICE_X84Y84         LUT6 (Prop_lut6_I2_O)        0.124    13.781 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.908    14.689    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_5
    SLICE_X65Y87         LUT6 (Prop_lut6_I5_O)        0.124    14.813 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.879    15.692    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I1_O)        0.124    15.816 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           1.181    16.997    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.124    17.121 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[48]_i_1/O
                         net (fo=36, routed)          0.876    17.997    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0
    SLICE_X41Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.657    26.496    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X41Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[29]/C
                         clock pessimism              0.522    27.018    
                         clock uncertainty           -0.107    26.911    
    SLICE_X41Y100        FDRE (Setup_fdre_C_CE)      -0.205    26.706    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         26.706    
                         arrival time                         -17.997    
  -------------------------------------------------------------------
                         slack                                  8.709    

Slack (MET) :             8.709ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.926ns  (logic 1.076ns (9.848%)  route 9.850ns (90.152%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.496ns = ( 26.496 - 20.000 ) 
    Source Clock Delay      (SCD):    7.071ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.724     7.071    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X80Y93         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y93         FDRE (Prop_fdre_C_Q)         0.456     7.527 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/Q
                         net (fo=94, routed)          3.565    11.092    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]_1
    SLICE_X67Y71         LUT4 (Prop_lut4_I0_O)        0.124    11.216 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_11/O
                         net (fo=18, routed)          2.441    13.657    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2_0
    SLICE_X84Y84         LUT6 (Prop_lut6_I2_O)        0.124    13.781 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.908    14.689    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_5
    SLICE_X65Y87         LUT6 (Prop_lut6_I5_O)        0.124    14.813 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.879    15.692    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I1_O)        0.124    15.816 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           1.181    16.997    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.124    17.121 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[48]_i_1/O
                         net (fo=36, routed)          0.876    17.997    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0
    SLICE_X41Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.657    26.496    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X41Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[30]/C
                         clock pessimism              0.522    27.018    
                         clock uncertainty           -0.107    26.911    
    SLICE_X41Y100        FDRE (Setup_fdre_C_CE)      -0.205    26.706    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         26.706    
                         arrival time                         -17.997    
  -------------------------------------------------------------------
                         slack                                  8.709    

Slack (MET) :             8.709ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.926ns  (logic 1.076ns (9.848%)  route 9.850ns (90.152%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.496ns = ( 26.496 - 20.000 ) 
    Source Clock Delay      (SCD):    7.071ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.724     7.071    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X80Y93         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y93         FDRE (Prop_fdre_C_Q)         0.456     7.527 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]_rep/Q
                         net (fo=94, routed)          3.565    11.092    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]_1
    SLICE_X67Y71         LUT4 (Prop_lut4_I0_O)        0.124    11.216 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_11/O
                         net (fo=18, routed)          2.441    13.657    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2_0
    SLICE_X84Y84         LUT6 (Prop_lut6_I2_O)        0.124    13.781 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.908    14.689    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_5
    SLICE_X65Y87         LUT6 (Prop_lut6_I5_O)        0.124    14.813 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.879    15.692    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1_n_0
    SLICE_X63Y90         LUT2 (Prop_lut2_I1_O)        0.124    15.816 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           1.181    16.997    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.124    17.121 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[48]_i_1/O
                         net (fo=36, routed)          0.876    17.997    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0
    SLICE_X41Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.657    26.496    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X41Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[31]/C
                         clock pessimism              0.522    27.018    
                         clock uncertainty           -0.107    26.911    
    SLICE_X41Y100        FDRE (Setup_fdre_C_CE)      -0.205    26.706    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         26.706    
                         arrival time                         -17.997    
  -------------------------------------------------------------------
                         slack                                  8.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.128ns (30.810%)  route 0.287ns (69.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.853ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.579     2.144    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.128     2.272 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[30]/Q
                         net (fo=2, routed)           0.287     2.560    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_araddr[30]
    SLICE_X30Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.933     2.853    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[30]/C
                         clock pessimism             -0.360     2.493    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.010     2.503    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.503    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.148ns (34.612%)  route 0.280ns (65.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.561     2.126    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/aclk
    SLICE_X32Y97         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.148     2.274 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[44]/Q
                         net (fo=2, routed)           0.280     2.554    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arlen[0]
    SLICE_X37Y101        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.913     2.833    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X37Y101        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[44]/C
                         clock pessimism             -0.360     2.473    
    SLICE_X37Y101        FDRE (Hold_fdre_C_D)         0.016     2.489    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[44]
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.148ns (34.171%)  route 0.285ns (65.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.561     2.126    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/aclk
    SLICE_X32Y97         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.148     2.274 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[46]/Q
                         net (fo=2, routed)           0.285     2.559    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arlen[2]
    SLICE_X39Y102        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.913     2.833    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X39Y102        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[46]/C
                         clock pessimism             -0.360     2.473    
    SLICE_X39Y102        FDRE (Hold_fdre_C_D)         0.013     2.486    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[46]
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.410%)  route 0.313ns (65.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.834ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.579     2.144    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/aclk
    SLICE_X30Y99         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     2.308 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=2, routed)           0.313     2.621    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arburst[1]
    SLICE_X34Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.914     2.834    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X34Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]/C
                         clock pessimism             -0.360     2.474    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.053     2.527    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.527    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.883ns
    Source Clock Delay      (SCD):    2.255ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.689     2.254    system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X91Y107        FDRE                                         r  system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y107        FDRE (Prop_fdre_C_Q)         0.141     2.395 r  system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/Q
                         net (fo=1, routed)           0.054     2.450    system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/srst_d5
    SLICE_X90Y107        LUT3 (Prop_lut3_I2_O)        0.045     2.495 r  system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_out_re/O
                         net (fo=1, routed)           0.000     2.495    system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_out_re__0
    SLICE_X90Y107        FDRE                                         r  system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.963     2.883    system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X90Y107        FDRE                                         r  system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/C
                         clock pessimism             -0.615     2.268    
    SLICE_X90Y107        FDRE (Hold_fdre_C_D)         0.121     2.389    system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.545     2.110    system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X43Y74         FDRE                                         r  system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     2.251 r  system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/Q
                         net (fo=1, routed)           0.054     2.305    system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/srst_d5
    SLICE_X42Y74         LUT3 (Prop_lut3_I2_O)        0.045     2.350 r  system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_out_re/O
                         net (fo=1, routed)           0.000     2.350    system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_out_re__0
    SLICE_X42Y74         FDRE                                         r  system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.810     2.730    system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X42Y74         FDRE                                         r  system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/C
                         clock pessimism             -0.607     2.123    
    SLICE_X42Y74         FDRE (Hold_fdre_C_D)         0.121     2.244    system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_b/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_vdma_b/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.665     2.230    system_i/axi_vdma_b/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X87Y111        FDRE                                         r  system_i/axi_vdma_b/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDRE (Prop_fdre_C_Q)         0.141     2.372 r  system_i/axi_vdma_b/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/Q
                         net (fo=1, routed)           0.054     2.426    system_i/axi_vdma_b/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/srst_d5
    SLICE_X86Y111        LUT3 (Prop_lut3_I2_O)        0.045     2.471 r  system_i/axi_vdma_b/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_out_re/O
                         net (fo=1, routed)           0.000     2.471    system_i/axi_vdma_b/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_out_re__0
    SLICE_X86Y111        FDRE                                         r  system_i/axi_vdma_b/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.939     2.859    system_i/axi_vdma_b/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X86Y111        FDRE                                         r  system_i/axi_vdma_b/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/C
                         clock pessimism             -0.615     2.244    
    SLICE_X86Y111        FDRE (Hold_fdre_C_D)         0.121     2.365    system_i/axi_vdma_b/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.578     2.143    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y96         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     2.284 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.102     2.386    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X30Y97         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.847     2.767    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y97         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.607     2.160    
    SLICE_X30Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     2.275    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.660     2.226    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y105        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.141     2.367 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.115     2.482    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y105        SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.931     2.851    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y105        SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.592     2.259    
    SLICE_X26Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.368    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.765ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.575     2.140    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/aclk
    SLICE_X27Y93         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141     2.281 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[52]/Q
                         net (fo=2, routed)           0.066     2.347    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arid[2]
    SLICE_X26Y93         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.845     2.765    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y93         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[52]/C
                         clock pessimism             -0.612     2.153    
    SLICE_X26Y93         FDRE (Hold_fdre_C_D)         0.076     2.229    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[52]
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_system_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X96Y83     system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.slow_aclk_div2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X89Y84     system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X89Y84     system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X85Y67     system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X85Y67     system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X84Y66     system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X84Y66     system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X84Y66     system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y88     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y88     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y88     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y88     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y88     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y88     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y91     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y89     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y88     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y91     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y90     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y88     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y90     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y88     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y88     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y90     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y90     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y90     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y88     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y91     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_1/inst/clk_in1
  To Clock:  system_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_74_system_clk_wiz_1_0
  To Clock:  clk_74_system_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 1.574ns (31.769%)  route 3.381ns (68.231%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 8.400 - 6.734 ) 
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.822     1.822    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X5Y17         RAMB36E1                                     r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.882     2.704 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=11, routed)          1.404     4.109    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/dout[25]
    SLICE_X106Y74        LUT2 (Prop_lut2_I0_O)        0.118     4.227 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/FSM_sequential_state[3]_i_14/O
                         net (fo=6, routed)           0.686     4.913    system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]_0
    SLICE_X110Y73        LUT6 (Prop_lut6_I0_O)        0.326     5.239 r  system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_13/O
                         net (fo=2, routed)           0.694     5.933    system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_13_n_0
    SLICE_X108Y74        LUT6 (Prop_lut6_I1_O)        0.124     6.057 r  system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.597     6.653    system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_2_n_0
    SLICE_X106Y75        LUT6 (Prop_lut6_I0_O)        0.124     6.777 r  system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.777    system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_1_n_0
    SLICE_X106Y75        FDSE                                         r  system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.666     8.400    system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X106Y75        FDSE                                         r  system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.104     8.504    
                         clock uncertainty           -0.153     8.351    
    SLICE_X106Y75        FDSE (Setup_fdse_C_D)        0.031     8.382    system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.828ns (20.100%)  route 3.291ns (79.900%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 8.332 - 6.734 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.767     1.767    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y76        FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.456     2.223 f  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=1, routed)           0.640     2.863    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X103Y76        LUT2 (Prop_lut2_I1_O)        0.124     2.987 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=62, routed)          1.217     4.204    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X107Y78        LUT2 (Prop_lut2_I0_O)        0.124     4.328 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.548     4.877    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X106Y78        LUT4 (Prop_lut4_I0_O)        0.124     5.001 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.886     5.886    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X105Y79        FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.598     8.332    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X105Y79        FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.104     8.436    
                         clock uncertainty           -0.153     8.283    
    SLICE_X105Y79        FDRE (Setup_fdre_C_R)       -0.429     7.854    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.828ns (20.100%)  route 3.291ns (79.900%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 8.332 - 6.734 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.767     1.767    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y76        FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.456     2.223 f  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=1, routed)           0.640     2.863    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X103Y76        LUT2 (Prop_lut2_I1_O)        0.124     2.987 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=62, routed)          1.217     4.204    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X107Y78        LUT2 (Prop_lut2_I0_O)        0.124     4.328 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.548     4.877    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X106Y78        LUT4 (Prop_lut4_I0_O)        0.124     5.001 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.886     5.886    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X105Y79        FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.598     8.332    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X105Y79        FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/C
                         clock pessimism              0.104     8.436    
                         clock uncertainty           -0.153     8.283    
    SLICE_X105Y79        FDRE (Setup_fdre_C_R)       -0.429     7.854    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.828ns (20.100%)  route 3.291ns (79.900%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 8.332 - 6.734 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.767     1.767    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y76        FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.456     2.223 f  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=1, routed)           0.640     2.863    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X103Y76        LUT2 (Prop_lut2_I1_O)        0.124     2.987 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=62, routed)          1.217     4.204    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X107Y78        LUT2 (Prop_lut2_I0_O)        0.124     4.328 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.548     4.877    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X106Y78        LUT4 (Prop_lut4_I0_O)        0.124     5.001 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.886     5.886    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X105Y79        FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.598     8.332    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X105Y79        FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
                         clock pessimism              0.104     8.436    
                         clock uncertainty           -0.153     8.283    
    SLICE_X105Y79        FDRE (Setup_fdre_C_R)       -0.429     7.854    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.828ns (20.100%)  route 3.291ns (79.900%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 8.332 - 6.734 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.767     1.767    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y76        FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.456     2.223 f  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=1, routed)           0.640     2.863    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X103Y76        LUT2 (Prop_lut2_I1_O)        0.124     2.987 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=62, routed)          1.217     4.204    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X107Y78        LUT2 (Prop_lut2_I0_O)        0.124     4.328 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.548     4.877    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X106Y78        LUT4 (Prop_lut4_I0_O)        0.124     5.001 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.886     5.886    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X105Y79        FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.598     8.332    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X105Y79        FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/C
                         clock pessimism              0.104     8.436    
                         clock uncertainty           -0.153     8.283    
    SLICE_X105Y79        FDRE (Setup_fdre_C_R)       -0.429     7.854    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.828ns (20.846%)  route 3.144ns (79.154%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 8.332 - 6.734 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.767     1.767    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y76        FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.456     2.223 f  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=1, routed)           0.640     2.863    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X103Y76        LUT2 (Prop_lut2_I1_O)        0.124     2.987 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=62, routed)          1.217     4.204    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X107Y78        LUT2 (Prop_lut2_I0_O)        0.124     4.328 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.548     4.877    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X106Y78        LUT4 (Prop_lut4_I0_O)        0.124     5.001 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.739     5.739    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X105Y80        FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.598     8.332    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X105Y80        FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/C
                         clock pessimism              0.104     8.436    
                         clock uncertainty           -0.153     8.283    
    SLICE_X105Y80        FDRE (Setup_fdre_C_R)       -0.429     7.854    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.828ns (20.846%)  route 3.144ns (79.154%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 8.332 - 6.734 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.767     1.767    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y76        FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.456     2.223 f  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=1, routed)           0.640     2.863    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X103Y76        LUT2 (Prop_lut2_I1_O)        0.124     2.987 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=62, routed)          1.217     4.204    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X107Y78        LUT2 (Prop_lut2_I0_O)        0.124     4.328 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.548     4.877    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X106Y78        LUT4 (Prop_lut4_I0_O)        0.124     5.001 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.739     5.739    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X105Y80        FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.598     8.332    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X105Y80        FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/C
                         clock pessimism              0.104     8.436    
                         clock uncertainty           -0.153     8.283    
    SLICE_X105Y80        FDRE (Setup_fdre_C_R)       -0.429     7.854    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.828ns (20.846%)  route 3.144ns (79.154%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 8.332 - 6.734 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.767     1.767    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y76        FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.456     2.223 f  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=1, routed)           0.640     2.863    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X103Y76        LUT2 (Prop_lut2_I1_O)        0.124     2.987 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=62, routed)          1.217     4.204    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X107Y78        LUT2 (Prop_lut2_I0_O)        0.124     4.328 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.548     4.877    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X106Y78        LUT4 (Prop_lut4_I0_O)        0.124     5.001 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.739     5.739    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X105Y80        FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.598     8.332    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X105Y80        FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/C
                         clock pessimism              0.104     8.436    
                         clock uncertainty           -0.153     8.283    
    SLICE_X105Y80        FDRE (Setup_fdre_C_R)       -0.429     7.854    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.828ns (20.846%)  route 3.144ns (79.154%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 8.332 - 6.734 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.767     1.767    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y76        FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.456     2.223 f  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=1, routed)           0.640     2.863    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X103Y76        LUT2 (Prop_lut2_I1_O)        0.124     2.987 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=62, routed)          1.217     4.204    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X107Y78        LUT2 (Prop_lut2_I0_O)        0.124     4.328 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.548     4.877    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X106Y78        LUT4 (Prop_lut4_I0_O)        0.124     5.001 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.739     5.739    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X105Y80        FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.598     8.332    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X105Y80        FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/C
                         clock pessimism              0.104     8.436    
                         clock uncertainty           -0.153     8.283    
    SLICE_X105Y80        FDRE (Setup_fdre_C_R)       -0.429     7.854    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.160ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 1.574ns (35.775%)  route 2.826ns (64.225%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 8.402 - 6.734 ) 
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.822     1.822    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X5Y17         RAMB36E1                                     r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.882     2.704 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=11, routed)          1.404     4.109    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/dout[25]
    SLICE_X106Y74        LUT2 (Prop_lut2_I0_O)        0.118     4.227 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/FSM_sequential_state[3]_i_14/O
                         net (fo=6, routed)           0.686     4.913    system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]_0
    SLICE_X110Y73        LUT6 (Prop_lut6_I0_O)        0.326     5.239 r  system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_13/O
                         net (fo=2, routed)           0.325     5.564    system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_13_n_0
    SLICE_X108Y73        LUT6 (Prop_lut6_I1_O)        0.124     5.688 r  system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.410     6.098    system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_6_n_0
    SLICE_X106Y73        LUT6 (Prop_lut6_I4_O)        0.124     6.222 r  system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000     6.222    system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_1_n_0
    SLICE_X106Y73        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.668     8.402    system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X106Y73        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.104     8.506    
                         clock uncertainty           -0.153     8.353    
    SLICE_X106Y73        FDRE (Setup_fdre_C_D)        0.029     8.382    system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  2.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.598     0.598    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X101Y78        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y78        FDRE (Prop_fdre_C_Q)         0.141     0.739 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[3]/Q
                         net (fo=2, routed)           0.065     0.804    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_rd
    SLICE_X100Y78        LUT3 (Prop_lut3_I0_O)        0.045     0.849 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     0.849    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_i
    SLICE_X100Y78        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.866     0.866    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X100Y78        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                         clock pessimism             -0.255     0.611    
    SLICE_X100Y78        FDRE (Hold_fdre_C_D)         0.121     0.732    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.631     0.631    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X107Y64        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y64        FDRE (Prop_fdre_C_Q)         0.141     0.772 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     0.828    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X107Y64        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.900     0.900    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X107Y64        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.269     0.631    
    SLICE_X107Y64        FDRE (Hold_fdre_C_D)         0.076     0.707    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.596     0.596    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X101Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y76        FDRE (Prop_fdre_C_Q)         0.141     0.737 r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.793    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X101Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.863     0.863    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X101Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.267     0.596    
    SLICE_X101Y76        FDRE (Hold_fdre_C_D)         0.075     0.671    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.623     0.623    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X107Y73        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDRE (Prop_fdre_C_Q)         0.141     0.764 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056     0.820    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][10]
    SLICE_X107Y73        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.890     0.890    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X107Y73        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.267     0.623    
    SLICE_X107Y73        FDRE (Hold_fdre_C_D)         0.075     0.698    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.625     0.625    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X107Y71        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y71        FDRE (Prop_fdre_C_Q)         0.141     0.766 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     0.822    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][8]
    SLICE_X107Y71        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.893     0.893    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X107Y71        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.268     0.625    
    SLICE_X107Y71        FDRE (Hold_fdre_C_D)         0.075     0.700    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.604     0.604    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X105Y65        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y65        FDRE (Prop_fdre_C_Q)         0.141     0.745 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     0.801    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X105Y65        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.873     0.873    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X105Y65        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.269     0.604    
    SLICE_X105Y65        FDRE (Hold_fdre_C_D)         0.075     0.679    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.631     0.631    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X107Y64        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y64        FDRE (Prop_fdre_C_Q)         0.141     0.772 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     0.828    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X107Y64        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.900     0.900    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X107Y64        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.269     0.631    
    SLICE_X107Y64        FDRE (Hold_fdre_C_D)         0.075     0.706    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.598     0.598    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X101Y78        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y78        FDRE (Prop_fdre_C_Q)         0.141     0.739 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.795    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff[0]
    SLICE_X101Y78        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.866     0.866    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X101Y78        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.268     0.598    
    SLICE_X101Y78        FDRE (Hold_fdre_C_D)         0.075     0.673    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.598     0.598    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X99Y77         FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y77         FDRE (Prop_fdre_C_Q)         0.141     0.739 r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.795    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X99Y77         FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.865     0.865    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X99Y77         FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.267     0.598    
    SLICE_X99Y77         FDRE (Hold_fdre_C_D)         0.075     0.673    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.629     0.629    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X107Y67        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y67        FDRE (Prop_fdre_C_Q)         0.141     0.770 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.826    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][2]
    SLICE_X107Y67        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.897     0.897    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X107Y67        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.268     0.629    
    SLICE_X107Y67        FDRE (Hold_fdre_C_D)         0.075     0.704    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_74_system_clk_wiz_1_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X5Y17     system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y18   system_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X103Y76    system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X101Y76    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X101Y76    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X101Y76    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X101Y76    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X99Y77     system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X99Y77     system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X100Y77    system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X100Y77    system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X113Y66    system_i/rgb2vga_0/U0/int_pData_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X113Y66    system_i/rgb2vga_0/U0/int_pData_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X113Y66    system_i/rgb2vga_0/U0/int_pData_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X113Y66    system_i/rgb2vga_0/U0/int_pData_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y66    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y66    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y65    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y66    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[1]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X100Y77    system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X100Y77    system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X99Y77     system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X99Y77     system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X99Y77     system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X99Y77     system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X101Y77    system_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X101Y77    system_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X101Y77    system_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X98Y77     system_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_1_0
  To Clock:  clkfbout_system_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_1_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y19   system_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_150_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      998.610ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.610ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.157ns  (logic 0.419ns (36.225%)  route 0.738ns (63.775%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.738     1.157    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X100Y54        FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X100Y54        FDRE (Setup_fdre_C_D)       -0.233   999.767    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.767    
                         arrival time                          -1.157    
  -------------------------------------------------------------------
                         slack                                998.610    

Slack (MET) :             998.768ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.014ns  (logic 0.419ns (41.331%)  route 0.595ns (58.669%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y97         FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X99Y97         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.595     1.014    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X98Y97         FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X98Y97         FDRE (Setup_fdre_C_D)       -0.218   999.782    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.782    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                998.768    

Slack (MET) :             998.811ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.972ns  (logic 0.419ns (43.106%)  route 0.553ns (56.894%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y97         FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X99Y97         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.553     0.972    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X98Y97         FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X98Y97         FDRE (Setup_fdre_C_D)       -0.217   999.783    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.783    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                998.811    

Slack (MET) :             998.851ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.056ns  (logic 0.456ns (43.175%)  route 0.600ns (56.825%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y53         FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X99Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.600     1.056    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X99Y54         FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X99Y54         FDRE (Setup_fdre_C_D)       -0.093   999.907    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                998.851    

Slack (MET) :             998.855ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.050ns  (logic 0.456ns (43.412%)  route 0.594ns (56.588%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y52         FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X99Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.594     1.050    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X99Y54         FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X99Y54         FDRE (Setup_fdre_C_D)       -0.095   999.905    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                998.855    

Slack (MET) :             999.007ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.773ns  (logic 0.419ns (54.231%)  route 0.354ns (45.769%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y52         FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X99Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.354     0.773    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X98Y52         FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X98Y52         FDRE (Setup_fdre_C_D)       -0.220   999.780    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.780    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                999.007    

Slack (MET) :             999.021ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.886ns  (logic 0.456ns (51.449%)  route 0.430ns (48.551%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.430     0.886    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X101Y51        FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X101Y51        FDRE (Setup_fdre_C_D)       -0.093   999.907    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -0.886    
  -------------------------------------------------------------------
                         slack                                999.021    

Slack (MET) :             999.092ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.813ns  (logic 0.518ns (63.701%)  route 0.295ns (36.299%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y97         FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X94Y97         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.295     0.813    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X95Y97         FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X95Y97         FDRE (Setup_fdre_C_D)       -0.095   999.905    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                999.092    

Slack (MET) :             999.143ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.810ns  (logic 0.456ns (56.270%)  route 0.354ns (43.730%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y97         FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X99Y97         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.354     0.810    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X98Y97         FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X98Y97         FDRE (Setup_fdre_C_D)       -0.047   999.953    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.953    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                999.143    

Slack (MET) :             999.338ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.617ns  (logic 0.456ns (73.894%)  route 0.161ns (26.106%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y97         FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X99Y97         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.161     0.617    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X98Y97         FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X98Y97         FDRE (Setup_fdre_C_D)       -0.045   999.955    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.955    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                999.338    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50_system_clk_wiz_0_0
  To Clock:  clk_150_system_clk_wiz_0_0

Setup :          206  Failing Endpoints,  Worst Slack       -0.885ns,  Total Violation      -83.160ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.885ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 0.642ns (9.924%)  route 5.827ns (90.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.362ns = ( 13.029 - 6.667 ) 
    Source Clock Delay      (SCD):    7.123ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.776     7.123    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X94Y81         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y81         FDRE (Prop_fdre_C_Q)         0.518     7.641 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          4.828    12.469    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X35Y89         LUT1 (Prop_lut1_I0_O)        0.124    12.593 r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=86, routed)          0.999    13.592    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aresetn_0
    SLICE_X29Y87         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.524    13.029    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X29Y87         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[11]/C
                         clock pessimism              0.334    13.363    
                         clock uncertainty           -0.227    13.136    
    SLICE_X29Y87         FDRE (Setup_fdre_C_R)       -0.429    12.707    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[11]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -13.592    
  -------------------------------------------------------------------
                         slack                                 -0.885    

Slack (VIOLATED) :        -0.885ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 0.642ns (9.924%)  route 5.827ns (90.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.362ns = ( 13.029 - 6.667 ) 
    Source Clock Delay      (SCD):    7.123ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.776     7.123    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X94Y81         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y81         FDRE (Prop_fdre_C_Q)         0.518     7.641 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          4.828    12.469    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X35Y89         LUT1 (Prop_lut1_I0_O)        0.124    12.593 r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=86, routed)          0.999    13.592    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aresetn_0
    SLICE_X29Y87         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.524    13.029    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X29Y87         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[20]/C
                         clock pessimism              0.334    13.363    
                         clock uncertainty           -0.227    13.136    
    SLICE_X29Y87         FDRE (Setup_fdre_C_R)       -0.429    12.707    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[20]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -13.592    
  -------------------------------------------------------------------
                         slack                                 -0.885    

Slack (VIOLATED) :        -0.885ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 0.642ns (9.924%)  route 5.827ns (90.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.362ns = ( 13.029 - 6.667 ) 
    Source Clock Delay      (SCD):    7.123ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.776     7.123    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X94Y81         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y81         FDRE (Prop_fdre_C_Q)         0.518     7.641 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          4.828    12.469    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X35Y89         LUT1 (Prop_lut1_I0_O)        0.124    12.593 r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=86, routed)          0.999    13.592    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aresetn_0
    SLICE_X29Y87         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.524    13.029    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X29Y87         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[26]/C
                         clock pessimism              0.334    13.363    
                         clock uncertainty           -0.227    13.136    
    SLICE_X29Y87         FDRE (Setup_fdre_C_R)       -0.429    12.707    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[26]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -13.592    
  -------------------------------------------------------------------
                         slack                                 -0.885    

Slack (VIOLATED) :        -0.885ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 0.642ns (9.924%)  route 5.827ns (90.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.362ns = ( 13.029 - 6.667 ) 
    Source Clock Delay      (SCD):    7.123ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.776     7.123    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X94Y81         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y81         FDRE (Prop_fdre_C_Q)         0.518     7.641 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          4.828    12.469    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X35Y89         LUT1 (Prop_lut1_I0_O)        0.124    12.593 r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=86, routed)          0.999    13.592    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aresetn_0
    SLICE_X29Y87         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.524    13.029    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X29Y87         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[29]/C
                         clock pessimism              0.334    13.363    
                         clock uncertainty           -0.227    13.136    
    SLICE_X29Y87         FDRE (Setup_fdre_C_R)       -0.429    12.707    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[29]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -13.592    
  -------------------------------------------------------------------
                         slack                                 -0.885    

Slack (VIOLATED) :        -0.885ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 0.642ns (9.924%)  route 5.827ns (90.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.362ns = ( 13.029 - 6.667 ) 
    Source Clock Delay      (SCD):    7.123ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.776     7.123    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X94Y81         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y81         FDRE (Prop_fdre_C_Q)         0.518     7.641 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          4.828    12.469    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X35Y89         LUT1 (Prop_lut1_I0_O)        0.124    12.593 r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=86, routed)          0.999    13.592    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aresetn_0
    SLICE_X29Y87         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.524    13.029    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X29Y87         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[4]/C
                         clock pessimism              0.334    13.363    
                         clock uncertainty           -0.227    13.136    
    SLICE_X29Y87         FDRE (Setup_fdre_C_R)       -0.429    12.707    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[4]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -13.592    
  -------------------------------------------------------------------
                         slack                                 -0.885    

Slack (VIOLATED) :        -0.885ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 0.642ns (9.924%)  route 5.827ns (90.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.362ns = ( 13.029 - 6.667 ) 
    Source Clock Delay      (SCD):    7.123ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.776     7.123    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X94Y81         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y81         FDRE (Prop_fdre_C_Q)         0.518     7.641 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          4.828    12.469    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X35Y89         LUT1 (Prop_lut1_I0_O)        0.124    12.593 r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=86, routed)          0.999    13.592    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aresetn_0
    SLICE_X29Y87         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.524    13.029    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X29Y87         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[7]/C
                         clock pessimism              0.334    13.363    
                         clock uncertainty           -0.227    13.136    
    SLICE_X29Y87         FDRE (Setup_fdre_C_R)       -0.429    12.707    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[7]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -13.592    
  -------------------------------------------------------------------
                         slack                                 -0.885    

Slack (VIOLATED) :        -0.885ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ABURST_Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 0.642ns (9.924%)  route 5.827ns (90.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.362ns = ( 13.029 - 6.667 ) 
    Source Clock Delay      (SCD):    7.123ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.776     7.123    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X94Y81         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y81         FDRE (Prop_fdre_C_Q)         0.518     7.641 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          4.828    12.469    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X35Y89         LUT1 (Prop_lut1_I0_O)        0.124    12.593 r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=86, routed)          0.999    13.592    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aresetn_0
    SLICE_X29Y87         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ABURST_Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.524    13.029    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X29Y87         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ABURST_Q_reg[0]/C
                         clock pessimism              0.334    13.363    
                         clock uncertainty           -0.227    13.136    
    SLICE_X29Y87         FDRE (Setup_fdre_C_R)       -0.429    12.707    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ABURST_Q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -13.592    
  -------------------------------------------------------------------
                         slack                                 -0.885    

Slack (VIOLATED) :        -0.877ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_depth_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 0.642ns (10.150%)  route 5.683ns (89.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.321ns = ( 12.988 - 6.667 ) 
    Source Clock Delay      (SCD):    7.123ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.776     7.123    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X94Y81         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y81         FDRE (Prop_fdre_C_Q)         0.518     7.641 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          4.828    12.469    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X35Y89         LUT1 (Prop_lut1_I0_O)        0.124    12.593 r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=86, routed)          0.855    13.448    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aresetn_0
    SLICE_X34Y94         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_depth_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.483    12.988    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X34Y94         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_depth_reg[4]/C
                         clock pessimism              0.334    13.322    
                         clock uncertainty           -0.227    13.095    
    SLICE_X34Y94         FDRE (Setup_fdre_C_R)       -0.524    12.571    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_depth_reg[4]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                         -13.448    
  -------------------------------------------------------------------
                         slack                                 -0.877    

Slack (VIOLATED) :        -0.877ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_depth_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 0.642ns (10.150%)  route 5.683ns (89.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.321ns = ( 12.988 - 6.667 ) 
    Source Clock Delay      (SCD):    7.123ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.776     7.123    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X94Y81         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y81         FDRE (Prop_fdre_C_Q)         0.518     7.641 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          4.828    12.469    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X35Y89         LUT1 (Prop_lut1_I0_O)        0.124    12.593 r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=86, routed)          0.855    13.448    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aresetn_0
    SLICE_X34Y94         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_depth_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.483    12.988    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X34Y94         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_depth_reg[5]/C
                         clock pessimism              0.334    13.322    
                         clock uncertainty           -0.227    13.095    
    SLICE_X34Y94         FDRE (Setup_fdre_C_R)       -0.524    12.571    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_depth_reg[5]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                         -13.448    
  -------------------------------------------------------------------
                         slack                                 -0.877    

Slack (VIOLATED) :        -0.834ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 0.642ns (10.222%)  route 5.639ns (89.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.320ns = ( 12.987 - 6.667 ) 
    Source Clock Delay      (SCD):    7.123ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.776     7.123    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X94Y81         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y81         FDRE (Prop_fdre_C_Q)         0.518     7.641 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          4.828    12.469    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X35Y89         LUT1 (Prop_lut1_I0_O)        0.124    12.593 r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=86, routed)          0.811    13.404    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[0]_0
    SLICE_X36Y96         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.482    12.987    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/aclk
    SLICE_X36Y96         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[0]/C
                         clock pessimism              0.334    13.321    
                         clock uncertainty           -0.227    13.094    
    SLICE_X36Y96         FDRE (Setup_fdre_C_R)       -0.524    12.570    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.570    
                         arrival time                         -13.404    
  -------------------------------------------------------------------
                         slack                                 -0.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.227ns (34.102%)  route 0.439ns (65.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.577     2.142    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X87Y80         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.128     2.270 f  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/Q
                         net (fo=1, routed)           0.166     2.436    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/s_axi_AXILiteS_ARADDR[4]
    SLICE_X88Y83         LUT3 (Prop_lut3_I2_O)        0.099     2.535 r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data[31]_i_1/O
                         net (fo=32, routed)          0.273     2.808    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_1
    SLICE_X86Y78         FDRE                                         r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.843     2.763    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/ap_clk
    SLICE_X86Y78         FDRE                                         r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data_reg[0]/C
                         clock pessimism             -0.305     2.457    
                         clock uncertainty            0.227     2.685    
    SLICE_X86Y78         FDRE (Hold_fdre_C_R)         0.009     2.694    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.694    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.227ns (34.102%)  route 0.439ns (65.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.577     2.142    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X87Y80         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.128     2.270 f  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/Q
                         net (fo=1, routed)           0.166     2.436    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/s_axi_AXILiteS_ARADDR[4]
    SLICE_X88Y83         LUT3 (Prop_lut3_I2_O)        0.099     2.535 r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data[31]_i_1/O
                         net (fo=32, routed)          0.273     2.808    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_1
    SLICE_X86Y78         FDRE                                         r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.843     2.763    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/ap_clk
    SLICE_X86Y78         FDRE                                         r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data_reg[26]/C
                         clock pessimism             -0.305     2.457    
                         clock uncertainty            0.227     2.685    
    SLICE_X86Y78         FDRE (Hold_fdre_C_R)         0.009     2.694    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.694    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_out_height_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.231ns (28.299%)  route 0.585ns (71.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.579     2.144    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X87Y67         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDRE (Prop_fdre_C_Q)         0.128     2.272 r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/Q
                         net (fo=4, routed)           0.585     2.857    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/s_axi_ctrl_WDATA[29]
    SLICE_X90Y66         LUT3 (Prop_lut3_I0_O)        0.103     2.960 r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_out_height[29]_i_1/O
                         net (fo=1, routed)           0.000     2.960    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/or[29]
    SLICE_X90Y66         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_out_height_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.871     2.791    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X90Y66         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_out_height_reg[29]/C
                         clock pessimism             -0.305     2.486    
                         clock uncertainty            0.227     2.713    
    SLICE_X90Y66         FDRE (Hold_fdre_C_D)         0.131     2.844    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_out_height_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.844    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.186ns (24.654%)  route 0.568ns (75.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.580     2.145    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X84Y66         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDRE (Prop_fdre_C_Q)         0.141     2.286 r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/Q
                         net (fo=40, routed)          0.568     2.855    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/s_axi_ctrl_ARADDR[4]
    SLICE_X84Y63         LUT6 (Prop_lut6_I4_O)        0.045     2.900 r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data[16]_i_1/O
                         net (fo=1, routed)           0.000     2.900    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data[16]_i_1_n_0
    SLICE_X84Y63         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.849     2.769    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X84Y63         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[16]/C
                         clock pessimism             -0.305     2.464    
                         clock uncertainty            0.227     2.691    
    SLICE_X84Y63         FDRE (Hold_fdre_C_D)         0.092     2.783    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/int_start_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.224ns (28.826%)  route 0.553ns (71.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.765ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.577     2.142    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X81Y69         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDRE (Prop_fdre_C_Q)         0.128     2.270 r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/Q
                         net (fo=2, routed)           0.553     2.823    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/s_axi_AXILiteS_WDATA[4]
    SLICE_X87Y69         LUT3 (Prop_lut3_I0_O)        0.096     2.919 r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/int_start_x[4]_i_1/O
                         net (fo=1, routed)           0.000     2.919    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/or0_out[4]
    SLICE_X87Y69         FDRE                                         r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/int_start_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.845     2.765    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/ap_clk
    SLICE_X87Y69         FDRE                                         r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/int_start_x_reg[4]/C
                         clock pessimism             -0.305     2.460    
                         clock uncertainty            0.227     2.687    
    SLICE_X87Y69         FDRE (Hold_fdre_C_D)         0.107     2.794    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/int_start_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.794    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.324%)  route 0.579ns (75.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.580     2.145    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X84Y66         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDRE (Prop_fdre_C_Q)         0.141     2.286 r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/Q
                         net (fo=40, routed)          0.579     2.865    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/s_axi_ctrl_ARADDR[4]
    SLICE_X84Y63         LUT6 (Prop_lut6_I4_O)        0.045     2.910 r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data[12]_i_1/O
                         net (fo=1, routed)           0.000     2.910    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data[12]_i_1_n_0
    SLICE_X84Y63         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.849     2.769    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X84Y63         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[12]/C
                         clock pessimism             -0.305     2.464    
                         clock uncertainty            0.227     2.691    
    SLICE_X84Y63         FDRE (Hold_fdre_C_D)         0.091     2.782    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           2.910    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/int_start_y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.403%)  route 0.576ns (75.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.577     2.142    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X81Y69         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDRE (Prop_fdre_C_Q)         0.141     2.283 r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[14]/Q
                         net (fo=2, routed)           0.576     2.859    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/s_axi_AXILiteS_WDATA[10]
    SLICE_X81Y70         LUT3 (Prop_lut3_I0_O)        0.045     2.904 r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/int_start_y[10]_i_1/O
                         net (fo=1, routed)           0.000     2.904    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/or[10]
    SLICE_X81Y70         FDRE                                         r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/int_start_y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.843     2.763    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/ap_clk
    SLICE_X81Y70         FDRE                                         r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/int_start_y_reg[10]/C
                         clock pessimism             -0.305     2.457    
                         clock uncertainty            0.227     2.685    
    SLICE_X81Y70         FDRE (Hold_fdre_C_D)         0.091     2.776    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/int_start_y_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/int_start_y_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.185ns (22.355%)  route 0.643ns (77.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.575     2.140    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X89Y77         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.141     2.281 r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/Q
                         net (fo=2, routed)           0.643     2.924    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/s_axi_AXILiteS_WDATA[27]
    SLICE_X90Y76         LUT3 (Prop_lut3_I0_O)        0.044     2.968 r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/int_start_y[27]_i_1/O
                         net (fo=1, routed)           0.000     2.968    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/or[27]
    SLICE_X90Y76         FDRE                                         r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/int_start_y_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.863     2.783    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/ap_clk
    SLICE_X90Y76         FDRE                                         r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/int_start_y_reg[27]/C
                         clock pessimism             -0.305     2.477    
                         clock uncertainty            0.227     2.705    
    SLICE_X90Y76         FDRE (Hold_fdre_C_D)         0.131     2.836    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/int_start_y_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.836    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/int_start_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.244ns (30.179%)  route 0.565ns (69.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.573     2.138    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X66Y69         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y69         FDRE (Prop_fdre_C_Q)         0.148     2.286 r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[1]/Q
                         net (fo=16, routed)          0.565     2.851    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/s_axi_AXILiteS_WSTRB[1]
    SLICE_X66Y70         LUT3 (Prop_lut3_I1_O)        0.096     2.947 r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/int_start_x[8]_i_1/O
                         net (fo=1, routed)           0.000     2.947    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/or0_out[8]
    SLICE_X66Y70         FDRE                                         r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/int_start_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.839     2.759    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/ap_clk
    SLICE_X66Y70         FDRE                                         r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/int_start_x_reg[8]/C
                         clock pessimism             -0.305     2.454    
                         clock uncertainty            0.227     2.681    
    SLICE_X66Y70         FDRE (Hold_fdre_C_D)         0.131     2.812    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/int_start_x_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.812    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_out_width_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.247ns (32.475%)  route 0.514ns (67.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.736ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.574     2.139    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X54Y65         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.148     2.287 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/Q
                         net (fo=4, routed)           0.514     2.801    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/s_axi_ctrl_WDATA[29]
    SLICE_X53Y65         LUT3 (Prop_lut3_I0_O)        0.099     2.900 r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_out_width[29]_i_1/O
                         net (fo=1, routed)           0.000     2.900    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/or0_out[29]
    SLICE_X53Y65         FDRE                                         r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_out_width_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.816     2.736    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X53Y65         FDRE                                         r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_out_width_reg[29]/C
                         clock pessimism             -0.305     2.431    
                         clock uncertainty            0.227     2.658    
    SLICE_X53Y65         FDRE (Hold_fdre_C_D)         0.107     2.765    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_out_width_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.135    





---------------------------------------------------------------------------------------------------
From Clock:  clk_74_system_clk_wiz_1_0
  To Clock:  clk_150_system_clk_wiz_0_0

Setup :          149  Failing Endpoints,  Worst Slack       -6.390ns,  Total Violation     -724.863ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.647ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.390ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        10.584ns  (logic 1.062ns (10.034%)  route 9.522ns (89.966%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        4.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.439ns = ( 666.439 - 660.000 ) 
    Source Clock Delay      (SCD):    1.767ns = ( 661.700 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.767   661.700    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X103Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.456   662.156 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          4.831   666.987    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X103Y73        LUT3 (Prop_lut3_I1_O)        0.124   667.111 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=15, routed)          2.915   670.026    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/m_axis_video_TREADY
    SLICE_X103Y70        LUT3 (Prop_lut3_I2_O)        0.150   670.176 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int[0]_i_2__6/O
                         net (fo=1, routed)           1.775   671.951    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/p_0_in__0
    SLICE_X103Y70        LUT5 (Prop_lut5_I3_O)        0.332   672.283 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int[0]_i_1__3/O
                         net (fo=1, routed)           0.000   672.283    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int[0]_i_1__3_n_1
    SLICE_X103Y70        FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.601   666.439    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/ap_clk
    SLICE_X103Y70        FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[0]/C
                         clock pessimism              0.000   666.439    
                         clock uncertainty           -0.578   665.862    
    SLICE_X103Y70        FDRE (Setup_fdre_C_D)        0.031   665.893    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[0]
  -------------------------------------------------------------------
                         required time                        665.893    
                         arrival time                        -672.283    
  -------------------------------------------------------------------
                         slack                                 -6.390    

Slack (VIOLATED) :        -5.507ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        9.695ns  (logic 0.580ns (5.983%)  route 9.115ns (94.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.436ns = ( 666.436 - 660.000 ) 
    Source Clock Delay      (SCD):    1.767ns = ( 661.700 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.767   661.700    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X103Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.456   662.156 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          9.115   671.270    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X103Y77        LUT5 (Prop_lut5_I2_O)        0.124   671.394 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1/O
                         net (fo=1, routed)           0.000   671.394    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0
    SLICE_X103Y77        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.598   666.436    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X103Y77        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/C
                         clock pessimism              0.000   666.436    
                         clock uncertainty           -0.578   665.859    
    SLICE_X103Y77        FDRE (Setup_fdre_C_D)        0.029   665.888    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]
  -------------------------------------------------------------------
                         required time                        665.888    
                         arrival time                        -671.394    
  -------------------------------------------------------------------
                         slack                                 -5.507    

Slack (VIOLATED) :        -5.449ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        9.684ns  (logic 0.580ns (5.989%)  route 9.104ns (94.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.435ns = ( 666.435 - 660.000 ) 
    Source Clock Delay      (SCD):    1.767ns = ( 661.700 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.767   661.700    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X103Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.456   662.156 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          9.104   671.260    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X102Y76        LUT6 (Prop_lut6_I2_O)        0.124   671.384 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1/O
                         net (fo=1, routed)           0.000   671.384    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0
    SLICE_X102Y76        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.597   666.435    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X102Y76        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/C
                         clock pessimism              0.000   666.435    
                         clock uncertainty           -0.578   665.858    
    SLICE_X102Y76        FDRE (Setup_fdre_C_D)        0.077   665.935    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]
  -------------------------------------------------------------------
                         required time                        665.935    
                         arrival time                        -671.384    
  -------------------------------------------------------------------
                         slack                                 -5.449    

Slack (VIOLATED) :        -5.434ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        9.203ns  (logic 0.940ns (10.214%)  route 8.263ns (89.786%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        4.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.490ns = ( 666.490 - 660.000 ) 
    Source Clock Delay      (SCD):    1.767ns = ( 661.700 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.767   661.700    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X103Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.456   662.156 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          4.831   666.987    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X103Y73        LUT4 (Prop_lut4_I2_O)        0.152   667.139 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.829   668.968    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X103Y73        LUT4 (Prop_lut4_I0_O)        0.332   669.300 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=35, routed)          1.603   670.903    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X5Y17         RAMB36E1                                     r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.651   666.490    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y17         RAMB36E1                                     r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.000   666.490    
                         clock uncertainty           -0.578   665.912    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   665.469    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                        665.469    
                         arrival time                        -670.903    
  -------------------------------------------------------------------
                         slack                                 -5.434    

Slack (VIOLATED) :        -5.406ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        9.630ns  (logic 1.920ns (19.937%)  route 7.710ns (80.063%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        4.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.439ns = ( 666.439 - 660.000 ) 
    Source Clock Delay      (SCD):    1.767ns = ( 661.700 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.767   661.700    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X103Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.456   662.156 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          4.831   666.987    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X103Y73        LUT4 (Prop_lut4_I2_O)        0.152   667.139 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           2.879   670.018    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_en
    SLICE_X105Y68        LUT5 (Prop_lut5_I3_O)        0.332   670.350 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_3/O
                         net (fo=1, routed)           0.000   670.350    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/S[0]
    SLICE_X105Y68        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   670.882 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   670.882    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_0
    SLICE_X105Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   670.996 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   670.996    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_0
    SLICE_X105Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   671.330 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000   671.330    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]_i_1_n_6
    SLICE_X105Y70        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.601   666.439    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X105Y70        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/C
                         clock pessimism              0.000   666.439    
                         clock uncertainty           -0.578   665.862    
    SLICE_X105Y70        FDRE (Setup_fdre_C_D)        0.062   665.924    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                        665.924    
                         arrival time                        -671.330    
  -------------------------------------------------------------------
                         slack                                 -5.406    

Slack (VIOLATED) :        -5.368ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        9.605ns  (logic 0.580ns (6.039%)  route 9.025ns (93.961%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.436ns = ( 666.436 - 660.000 ) 
    Source Clock Delay      (SCD):    1.767ns = ( 661.700 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.767   661.700    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X103Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.456   662.156 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          9.025   671.180    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X102Y77        LUT4 (Prop_lut4_I2_O)        0.124   671.304 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2/O
                         net (fo=1, routed)           0.000   671.304    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0
    SLICE_X102Y77        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.598   666.436    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X102Y77        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/C
                         clock pessimism              0.000   666.436    
                         clock uncertainty           -0.578   665.859    
    SLICE_X102Y77        FDRE (Setup_fdre_C_D)        0.077   665.936    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]
  -------------------------------------------------------------------
                         required time                        665.936    
                         arrival time                        -671.304    
  -------------------------------------------------------------------
                         slack                                 -5.368    

Slack (VIOLATED) :        -5.363ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        8.994ns  (logic 0.704ns (7.827%)  route 8.290ns (92.173%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        4.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.432ns = ( 666.432 - 660.000 ) 
    Source Clock Delay      (SCD):    1.767ns = ( 661.700 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.767   661.700    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X103Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.456   662.156 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          4.831   666.987    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X103Y73        LUT3 (Prop_lut3_I1_O)        0.124   667.111 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=15, routed)          2.013   669.124    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/m_axis_video_TREADY
    SLICE_X102Y73        LUT4 (Prop_lut4_I1_O)        0.124   669.248 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_1__0/O
                         net (fo=25, routed)          1.447   670.694    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_1__0_n_1
    SLICE_X100Y74        FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.594   666.432    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X100Y74        FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[19]/C
                         clock pessimism              0.000   666.432    
                         clock uncertainty           -0.578   665.855    
    SLICE_X100Y74        FDRE (Setup_fdre_C_R)       -0.524   665.331    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[19]
  -------------------------------------------------------------------
                         required time                        665.331    
                         arrival time                        -670.694    
  -------------------------------------------------------------------
                         slack                                 -5.363    

Slack (VIOLATED) :        -5.363ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        8.994ns  (logic 0.704ns (7.827%)  route 8.290ns (92.173%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        4.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.432ns = ( 666.432 - 660.000 ) 
    Source Clock Delay      (SCD):    1.767ns = ( 661.700 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.767   661.700    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X103Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.456   662.156 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          4.831   666.987    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X103Y73        LUT3 (Prop_lut3_I1_O)        0.124   667.111 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=15, routed)          2.013   669.124    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/m_axis_video_TREADY
    SLICE_X102Y73        LUT4 (Prop_lut4_I1_O)        0.124   669.248 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_1__0/O
                         net (fo=25, routed)          1.447   670.694    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_1__0_n_1
    SLICE_X100Y74        FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.594   666.432    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X100Y74        FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[23]/C
                         clock pessimism              0.000   666.432    
                         clock uncertainty           -0.578   665.855    
    SLICE_X100Y74        FDRE (Setup_fdre_C_R)       -0.524   665.331    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[23]
  -------------------------------------------------------------------
                         required time                        665.331    
                         arrival time                        -670.694    
  -------------------------------------------------------------------
                         slack                                 -5.363    

Slack (VIOLATED) :        -5.363ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        8.994ns  (logic 0.704ns (7.827%)  route 8.290ns (92.173%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        4.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.432ns = ( 666.432 - 660.000 ) 
    Source Clock Delay      (SCD):    1.767ns = ( 661.700 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.767   661.700    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X103Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.456   662.156 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          4.831   666.987    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X103Y73        LUT3 (Prop_lut3_I1_O)        0.124   667.111 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=15, routed)          2.013   669.124    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/m_axis_video_TREADY
    SLICE_X102Y73        LUT4 (Prop_lut4_I1_O)        0.124   669.248 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_1__0/O
                         net (fo=25, routed)          1.447   670.694    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_1__0_n_1
    SLICE_X100Y74        FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.594   666.432    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X100Y74        FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[2]/C
                         clock pessimism              0.000   666.432    
                         clock uncertainty           -0.578   665.855    
    SLICE_X100Y74        FDRE (Setup_fdre_C_R)       -0.524   665.331    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[2]
  -------------------------------------------------------------------
                         required time                        665.331    
                         arrival time                        -670.694    
  -------------------------------------------------------------------
                         slack                                 -5.363    

Slack (VIOLATED) :        -5.363ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        8.994ns  (logic 0.704ns (7.827%)  route 8.290ns (92.173%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        4.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.432ns = ( 666.432 - 660.000 ) 
    Source Clock Delay      (SCD):    1.767ns = ( 661.700 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.767   661.700    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X103Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.456   662.156 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          4.831   666.987    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X103Y73        LUT3 (Prop_lut3_I1_O)        0.124   667.111 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=15, routed)          2.013   669.124    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/m_axis_video_TREADY
    SLICE_X102Y73        LUT4 (Prop_lut4_I1_O)        0.124   669.248 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_1__0/O
                         net (fo=25, routed)          1.447   670.694    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_1__0_n_1
    SLICE_X100Y74        FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.594   666.432    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X100Y74        FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[3]/C
                         clock pessimism              0.000   666.432    
                         clock uncertainty           -0.578   665.855    
    SLICE_X100Y74        FDRE (Setup_fdre_C_R)       -0.524   665.331    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[3]
  -------------------------------------------------------------------
                         required time                        665.331    
                         arrival time                        -670.694    
  -------------------------------------------------------------------
                         slack                                 -5.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.081ns  (logic 0.567ns (8.008%)  route 6.514ns (91.992%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        5.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.117ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     1.770    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.594     1.594    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X103Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.367     1.961 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          4.141     6.102    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X102Y76        LUT2 (Prop_lut2_I1_O)        0.100     6.202 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_2/O
                         net (fo=1, routed)           2.373     8.574    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i__0
    SLICE_X102Y76        LUT6 (Prop_lut6_I2_O)        0.100     8.674 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     8.674    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1_n_0
    SLICE_X102Y76        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.770     7.117    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X102Y76        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                         clock pessimism              0.000     7.117    
                         clock uncertainty            0.578     7.695    
    SLICE_X102Y76        FDRE (Hold_fdre_C_D)         0.333     8.028    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -8.028    
                         arrival time                           8.674    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.142ns  (logic 0.567ns (7.939%)  route 6.575ns (92.061%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        5.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.195ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     1.770    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.594     1.594    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X103Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.367     1.961 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          4.151     6.112    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X103Y73        LUT3 (Prop_lut3_I1_O)        0.100     6.212 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=15, routed)          2.424     8.636    system_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/m_axis_video_TREADY
    SLICE_X109Y73        LUT6 (Prop_lut6_I4_O)        0.100     8.736 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg[0]_i_1__4/O
                         net (fo=1, routed)           0.000     8.736    system_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg[0]_i_1__4_n_1
    SLICE_X109Y73        FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.848     7.195    system_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ap_clk
    SLICE_X109Y73        FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000     7.195    
                         clock uncertainty            0.578     7.773    
    SLICE_X109Y73        FDRE (Hold_fdre_C_D)         0.271     8.044    system_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.044    
                         arrival time                           8.736    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 0.567ns (7.899%)  route 6.611ns (92.101%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        5.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.122ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     1.770    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.594     1.594    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X103Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.367     1.961 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          4.151     6.112    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X103Y73        LUT3 (Prop_lut3_I1_O)        0.100     6.212 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=15, routed)          2.460     8.672    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/m_axis_video_TREADY
    SLICE_X102Y70        LUT6 (Prop_lut6_I4_O)        0.100     8.772 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg[0]_i_1__3/O
                         net (fo=1, routed)           0.000     8.772    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg[0]_i_1__3_n_1
    SLICE_X102Y70        FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.775     7.122    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ap_clk
    SLICE_X102Y70        FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000     7.122    
                         clock uncertainty            0.578     7.700    
    SLICE_X102Y70        FDRE (Hold_fdre_C_D)         0.333     8.033    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.033    
                         arrival time                           8.772    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.186ns  (logic 0.567ns (7.890%)  route 6.619ns (92.110%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        5.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.122ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     1.770    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.594     1.594    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X103Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.367     1.961 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          4.151     6.112    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X103Y73        LUT3 (Prop_lut3_I1_O)        0.100     6.212 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=15, routed)          2.468     8.680    system_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/m_axis_video_TREADY
    SLICE_X102Y70        LUT5 (Prop_lut5_I3_O)        0.100     8.780 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg[1]_i_1__4/O
                         net (fo=1, routed)           0.000     8.780    system_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg[1]_i_1__4_n_1
    SLICE_X102Y70        FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.775     7.122    system_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ap_clk
    SLICE_X102Y70        FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]/C
                         clock pessimism              0.000     7.122    
                         clock uncertainty            0.578     7.700    
    SLICE_X102Y70        FDRE (Hold_fdre_C_D)         0.330     8.030    system_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.030    
                         arrival time                           8.780    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 0.588ns (8.167%)  route 6.611ns (91.833%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        5.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.121ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     1.770    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.594     1.594    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X103Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.367     1.961 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          4.151     6.112    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X103Y73        LUT3 (Prop_lut3_I1_O)        0.100     6.212 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=15, routed)          2.460     8.672    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/m_axis_video_TREADY
    SLICE_X100Y71        LUT4 (Prop_lut4_I1_O)        0.121     8.793 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.793    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count[1]
    SLICE_X100Y71        FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.774     7.121    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ap_clk
    SLICE_X100Y71        FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[1]/C
                         clock pessimism              0.000     7.121    
                         clock uncertainty            0.578     7.699    
    SLICE_X100Y71        FDRE (Hold_fdre_C_D)         0.342     8.041    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.041    
                         arrival time                           8.793    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.184ns  (logic 0.567ns (7.893%)  route 6.617ns (92.107%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        5.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.121ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     1.770    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.594     1.594    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X103Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.367     1.961 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          4.151     6.112    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X103Y73        LUT3 (Prop_lut3_I1_O)        0.100     6.212 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=15, routed)          2.466     8.678    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/m_axis_video_TREADY
    SLICE_X101Y71        LUT5 (Prop_lut5_I1_O)        0.100     8.778 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count[0]_i_1/O
                         net (fo=1, routed)           0.000     8.778    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count[0]_i_1_n_1
    SLICE_X101Y71        FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.774     7.121    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ap_clk
    SLICE_X101Y71        FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/C
                         clock pessimism              0.000     7.121    
                         clock uncertainty            0.578     7.699    
    SLICE_X101Y71        FDRE (Hold_fdre_C_D)         0.269     7.968    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.968    
                         arrival time                           8.778    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.279ns  (logic 0.567ns (7.789%)  route 6.712ns (92.211%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        5.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.122ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     1.770    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.594     1.594    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X103Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.367     1.961 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          4.151     6.112    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X103Y73        LUT3 (Prop_lut3_I1_O)        0.100     6.212 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=15, routed)          2.561     8.773    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/m_axis_video_TREADY
    SLICE_X102Y70        LUT5 (Prop_lut5_I3_O)        0.100     8.873 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg[1]_i_1__3/O
                         net (fo=1, routed)           0.000     8.873    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg[1]_i_1__3_n_1
    SLICE_X102Y70        FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.775     7.122    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ap_clk
    SLICE_X102Y70        FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[1]/C
                         clock pessimism              0.000     7.122    
                         clock uncertainty            0.578     7.700    
    SLICE_X102Y70        FDRE (Hold_fdre_C_D)         0.331     8.031    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.031    
                         arrival time                           8.873    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.258ns  (logic 0.567ns (7.812%)  route 6.691ns (92.188%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        5.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.122ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     1.770    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.594     1.594    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X103Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.367     1.961 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          4.151     6.112    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X103Y73        LUT3 (Prop_lut3_I1_O)        0.100     6.212 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=15, routed)          2.539     8.751    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/m_axis_video_TREADY
    SLICE_X103Y70        LUT4 (Prop_lut4_I3_O)        0.100     8.851 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int[1]_i_1__3/O
                         net (fo=1, routed)           0.000     8.851    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int[1]_i_1__3_n_1
    SLICE_X103Y70        FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.775     7.122    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/ap_clk
    SLICE_X103Y70        FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]/C
                         clock pessimism              0.000     7.122    
                         clock uncertainty            0.578     7.700    
    SLICE_X103Y70        FDRE (Hold_fdre_C_D)         0.271     7.971    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.971    
                         arrival time                           8.851    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.266ns  (logic 0.567ns (7.803%)  route 6.699ns (92.197%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        5.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.118ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     1.770    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.594     1.594    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X103Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.367     1.961 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          4.337     6.298    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X103Y77        LUT6 (Prop_lut6_I2_O)        0.100     6.398 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2/O
                         net (fo=1, routed)           2.362     8.760    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0
    SLICE_X103Y77        LUT5 (Prop_lut5_I0_O)        0.100     8.860 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.860    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0
    SLICE_X103Y77        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.771     7.118    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X103Y77        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/C
                         clock pessimism              0.000     7.118    
                         clock uncertainty            0.578     7.696    
    SLICE_X103Y77        FDRE (Hold_fdre_C_D)         0.270     7.966    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.966    
                         arrival time                           8.860    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.129ns  (logic 0.567ns (7.954%)  route 6.562ns (92.046%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        5.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.115ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     1.770    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.594     1.594    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X103Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.367     1.961 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          4.151     6.112    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X103Y73        LUT3 (Prop_lut3_I1_O)        0.100     6.212 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=15, routed)          1.583     7.795    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/m_axis_video_TREADY
    SLICE_X102Y73        LUT2 (Prop_lut2_I1_O)        0.100     7.895 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int[23]_i_2/O
                         net (fo=25, routed)          0.828     8.723    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/p_0_in__0
    SLICE_X102Y74        FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.768     7.115    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/ap_clk
    SLICE_X102Y74        FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[10]/C
                         clock pessimism              0.000     7.115    
                         clock uncertainty            0.578     7.693    
    SLICE_X102Y74        FDRE (Hold_fdre_C_CE)        0.001     7.694    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -7.694    
                         arrival time                           8.723    
  -------------------------------------------------------------------
                         slack                                  1.029    





---------------------------------------------------------------------------------------------------
From Clock:  clk_150_system_clk_wiz_0_0
  To Clock:  clk_50_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        3.774ns  (logic 0.580ns (15.370%)  route 3.194ns (84.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.371ns = ( 26.371 - 20.000 ) 
    Source Clock Delay      (SCD):    7.067ns = ( 20.400 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.720    20.400    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X87Y85         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDRE (Prop_fdre_C_Q)         0.456    20.856 r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           1.021    21.877    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.124    22.001 r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          2.173    24.174    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X66Y69         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.533    26.371    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X66Y69         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/C
                         clock pessimism              0.334    26.706    
                         clock uncertainty           -0.227    26.478    
    SLICE_X66Y69         FDRE (Setup_fdre_C_CE)      -0.169    26.309    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]
  -------------------------------------------------------------------
                         required time                         26.309    
                         arrival time                         -24.174    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        3.774ns  (logic 0.580ns (15.370%)  route 3.194ns (84.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.371ns = ( 26.371 - 20.000 ) 
    Source Clock Delay      (SCD):    7.067ns = ( 20.400 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.720    20.400    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X87Y85         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDRE (Prop_fdre_C_Q)         0.456    20.856 r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           1.021    21.877    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.124    22.001 r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          2.173    24.174    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X66Y69         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.533    26.371    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X66Y69         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/C
                         clock pessimism              0.334    26.706    
                         clock uncertainty           -0.227    26.478    
    SLICE_X66Y69         FDRE (Setup_fdre_C_CE)      -0.169    26.309    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]
  -------------------------------------------------------------------
                         required time                         26.309    
                         arrival time                         -24.174    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        3.774ns  (logic 0.580ns (15.370%)  route 3.194ns (84.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.371ns = ( 26.371 - 20.000 ) 
    Source Clock Delay      (SCD):    7.067ns = ( 20.400 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.720    20.400    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X87Y85         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDRE (Prop_fdre_C_Q)         0.456    20.856 r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           1.021    21.877    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.124    22.001 r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          2.173    24.174    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X66Y69         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.533    26.371    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X66Y69         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[16]/C
                         clock pessimism              0.334    26.706    
                         clock uncertainty           -0.227    26.478    
    SLICE_X66Y69         FDRE (Setup_fdre_C_CE)      -0.169    26.309    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[16]
  -------------------------------------------------------------------
                         required time                         26.309    
                         arrival time                         -24.174    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        3.774ns  (logic 0.580ns (15.370%)  route 3.194ns (84.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.371ns = ( 26.371 - 20.000 ) 
    Source Clock Delay      (SCD):    7.067ns = ( 20.400 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.720    20.400    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X87Y85         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDRE (Prop_fdre_C_Q)         0.456    20.856 r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           1.021    21.877    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.124    22.001 r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          2.173    24.174    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X66Y69         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.533    26.371    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X66Y69         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[19]/C
                         clock pessimism              0.334    26.706    
                         clock uncertainty           -0.227    26.478    
    SLICE_X66Y69         FDRE (Setup_fdre_C_CE)      -0.169    26.309    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[19]
  -------------------------------------------------------------------
                         required time                         26.309    
                         arrival time                         -24.174    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        3.774ns  (logic 0.580ns (15.370%)  route 3.194ns (84.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.371ns = ( 26.371 - 20.000 ) 
    Source Clock Delay      (SCD):    7.067ns = ( 20.400 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.720    20.400    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X87Y85         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDRE (Prop_fdre_C_Q)         0.456    20.856 r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           1.021    21.877    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.124    22.001 r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          2.173    24.174    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X66Y69         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.533    26.371    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X66Y69         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[1]/C
                         clock pessimism              0.334    26.706    
                         clock uncertainty           -0.227    26.478    
    SLICE_X66Y69         FDRE (Setup_fdre_C_CE)      -0.169    26.309    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[1]
  -------------------------------------------------------------------
                         required time                         26.309    
                         arrival time                         -24.174    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        3.669ns  (logic 0.642ns (17.499%)  route 3.027ns (82.501%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.372ns = ( 26.372 - 20.000 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 20.393 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.713    20.393    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X66Y63         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.518    20.911 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           1.377    22.288    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X64Y64         LUT4 (Prop_lut4_I0_O)        0.124    22.412 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.650    24.062    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X54Y64         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.534    26.372    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X54Y64         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/C
                         clock pessimism              0.334    26.707    
                         clock uncertainty           -0.227    26.479    
    SLICE_X54Y64         FDRE (Setup_fdre_C_CE)      -0.169    26.310    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]
  -------------------------------------------------------------------
                         required time                         26.310    
                         arrival time                         -24.062    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        3.669ns  (logic 0.642ns (17.499%)  route 3.027ns (82.501%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.372ns = ( 26.372 - 20.000 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 20.393 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.713    20.393    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X66Y63         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.518    20.911 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           1.377    22.288    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X64Y64         LUT4 (Prop_lut4_I0_O)        0.124    22.412 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.650    24.062    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X54Y64         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.534    26.372    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X54Y64         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/C
                         clock pessimism              0.334    26.707    
                         clock uncertainty           -0.227    26.479    
    SLICE_X54Y64         FDRE (Setup_fdre_C_CE)      -0.169    26.310    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]
  -------------------------------------------------------------------
                         required time                         26.310    
                         arrival time                         -24.062    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        3.669ns  (logic 0.642ns (17.499%)  route 3.027ns (82.501%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.372ns = ( 26.372 - 20.000 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 20.393 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.713    20.393    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X66Y63         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.518    20.911 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           1.377    22.288    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X64Y64         LUT4 (Prop_lut4_I0_O)        0.124    22.412 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.650    24.062    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X54Y64         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.534    26.372    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X54Y64         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/C
                         clock pessimism              0.334    26.707    
                         clock uncertainty           -0.227    26.479    
    SLICE_X54Y64         FDRE (Setup_fdre_C_CE)      -0.169    26.310    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]
  -------------------------------------------------------------------
                         required time                         26.310    
                         arrival time                         -24.062    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        3.669ns  (logic 0.642ns (17.499%)  route 3.027ns (82.501%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.372ns = ( 26.372 - 20.000 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 20.393 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.713    20.393    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X66Y63         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.518    20.911 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           1.377    22.288    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X64Y64         LUT4 (Prop_lut4_I0_O)        0.124    22.412 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.650    24.062    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X54Y64         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.534    26.372    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X54Y64         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]/C
                         clock pessimism              0.334    26.707    
                         clock uncertainty           -0.227    26.479    
    SLICE_X54Y64         FDRE (Setup_fdre_C_CE)      -0.169    26.310    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]
  -------------------------------------------------------------------
                         required time                         26.310    
                         arrival time                         -24.062    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.250ns  (required time - arrival time)
  Source:                 system_i/rst_system_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        3.765ns  (logic 0.580ns (15.405%)  route 3.185ns (84.595%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.379ns = ( 26.379 - 20.000 ) 
    Source Clock Delay      (SCD):    7.122ns = ( 20.455 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.775    20.455    system_i/rst_system_150M/U0/slowest_sync_clk
    SLICE_X95Y80         FDRE                                         r  system_i/rst_system_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y80         FDRE (Prop_fdre_C_Q)         0.456    20.911 r  system_i/rst_system_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          2.349    23.261    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_1
    SLICE_X86Y82         LUT2 (Prop_lut2_I0_O)        0.124    23.385 r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_i_1/O
                         net (fo=2, routed)           0.836    24.220    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_i_1_n_0
    SLICE_X86Y82         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        1.541    26.379    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X86Y82         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg/C
                         clock pessimism              0.334    26.714    
                         clock uncertainty           -0.227    26.486    
    SLICE_X86Y82         FDRE (Setup_fdre_C_D)       -0.016    26.470    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg
  -------------------------------------------------------------------
                         required time                         26.470    
                         arrival time                         -24.220    
  -------------------------------------------------------------------
                         slack                                  2.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.186ns (23.849%)  route 0.594ns (76.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.581     2.146    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/out
    SLICE_X87Y85         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDRE (Prop_fdre_C_Q)         0.141     2.287 r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.594     2.881    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X85Y85         LUT6 (Prop_lut6_I2_O)        0.045     2.926 r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1__1/O
                         net (fo=1, routed)           0.000     2.926    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1__1_n_0
    SLICE_X85Y85         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.849     2.769    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X85Y85         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/C
                         clock pessimism             -0.305     2.464    
                         clock uncertainty            0.227     2.691    
    SLICE_X85Y85         FDRE (Hold_fdre_C_D)         0.091     2.782    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           2.926    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.209ns (25.474%)  route 0.611ns (74.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.766ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.579     2.144    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/out
    SLICE_X66Y61         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y61         FDRE (Prop_fdre_C_Q)         0.164     2.308 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.611     2.920    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X66Y62         LUT5 (Prop_lut5_I0_O)        0.045     2.965 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.965    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[0]_i_1_n_0
    SLICE_X66Y62         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.846     2.766    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X66Y62         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/C
                         clock pessimism             -0.305     2.461    
                         clock uncertainty            0.227     2.688    
    SLICE_X66Y62         FDRE (Hold_fdre_C_D)         0.121     2.809    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.809    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.164ns (21.486%)  route 0.599ns (78.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.764ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.579     2.144    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X86Y67         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.164     2.308 r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[2]/Q
                         net (fo=1, routed)           0.599     2.907    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[4]
    SLICE_X86Y79         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.844     2.764    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X86Y79         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/C
                         clock pessimism             -0.305     2.458    
                         clock uncertainty            0.227     2.686    
    SLICE_X86Y79         FDRE (Hold_fdre_C_D)         0.060     2.746    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.746    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.141ns (18.257%)  route 0.631ns (81.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.571     2.136    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/ap_clk
    SLICE_X67Y71         FDRE                                         r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDRE (Prop_fdre_C_Q)         0.141     2.277 r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data_reg[8]/Q
                         net (fo=1, routed)           0.631     2.908    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[10]
    SLICE_X65Y73         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.835     2.755    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X65Y73         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/C
                         clock pessimism             -0.305     2.450    
                         clock uncertainty            0.227     2.677    
    SLICE_X65Y73         FDRE (Hold_fdre_C_D)         0.070     2.747    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           2.908    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.393%)  route 0.626ns (81.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.578     2.143    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/ap_clk
    SLICE_X80Y68         FDRE                                         r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y68         FDRE (Prop_fdre_C_Q)         0.141     2.284 r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data_reg[13]/Q
                         net (fo=1, routed)           0.626     2.910    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[15]
    SLICE_X64Y69         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.840     2.760    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X64Y69         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]/C
                         clock pessimism             -0.305     2.454    
                         clock uncertainty            0.227     2.682    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.066     2.748    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.748    
                         arrival time                           2.910    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.141ns (18.223%)  route 0.633ns (81.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.764ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.575     2.140    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/ap_clk
    SLICE_X87Y78         FDRE                                         r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.141     2.281 r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data_reg[27]/Q
                         net (fo=1, routed)           0.633     2.914    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[29]
    SLICE_X87Y79         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.844     2.764    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X87Y79         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/C
                         clock pessimism             -0.305     2.458    
                         clock uncertainty            0.227     2.686    
    SLICE_X87Y79         FDRE (Hold_fdre_C_D)         0.066     2.752    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.752    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.141ns (18.369%)  route 0.627ns (81.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.583     2.148    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X83Y61         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y61         FDRE (Prop_fdre_C_Q)         0.141     2.289 r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[6]/Q
                         net (fo=1, routed)           0.627     2.916    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[8]
    SLICE_X67Y68         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.841     2.761    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X67Y68         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/C
                         clock pessimism             -0.305     2.456    
                         clock uncertainty            0.227     2.683    
    SLICE_X67Y68         FDRE (Hold_fdre_C_D)         0.070     2.753    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.327%)  route 0.628ns (81.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.577     2.142    system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/ap_clk
    SLICE_X83Y69         FDRE                                         r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDRE (Prop_fdre_C_Q)         0.141     2.283 r  system_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data_reg[5]/Q
                         net (fo=1, routed)           0.628     2.911    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[7]
    SLICE_X67Y69         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.840     2.760    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X67Y69         FDRE                                         r  system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
                         clock pessimism             -0.305     2.454    
                         clock uncertainty            0.227     2.682    
    SLICE_X67Y69         FDRE (Hold_fdre_C_D)         0.066     2.748    system_i/ps7_0_axi_periph/m12_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.748    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.385%)  route 0.626ns (81.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.577     2.142    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X56Y60         FDRE                                         r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.141     2.283 r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[9]/Q
                         net (fo=1, routed)           0.626     2.909    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[11]
    SLICE_X58Y65         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.843     2.763    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X58Y65         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/C
                         clock pessimism             -0.305     2.457    
                         clock uncertainty            0.227     2.685    
    SLICE_X58Y65         FDRE (Hold_fdre_C_D)         0.059     2.744    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.744    
                         arrival time                           2.909    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.141ns (18.101%)  route 0.638ns (81.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.764ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.579     2.144    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X63Y61         FDRE                                         r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     2.285 r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[2]/Q
                         net (fo=1, routed)           0.638     2.923    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[4]
    SLICE_X63Y65         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2367, routed)        0.844     2.764    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X63Y65         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/C
                         clock pessimism             -0.305     2.458    
                         clock uncertainty            0.227     2.686    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.071     2.757    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.757    
                         arrival time                           2.923    
  -------------------------------------------------------------------
                         slack                                  0.166    





---------------------------------------------------------------------------------------------------
From Clock:  clk_150_system_clk_wiz_0_0
  To Clock:  clk_74_system_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        5.258ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.189ns  (logic 0.419ns (35.247%)  route 0.770ns (64.753%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y70                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X107Y70        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.770     1.189    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X108Y70        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X108Y70        FDRE (Setup_fdre_C_D)       -0.220     6.447    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.447    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.258ns  (logic 0.518ns (41.165%)  route 0.740ns (58.835%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
    SLICE_X108Y71        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.740     1.258    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[8]
    SLICE_X107Y71        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X107Y71        FDRE (Setup_fdre_C_D)       -0.095     6.572    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.572    
                         arrival time                          -1.258    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.065ns  (logic 0.419ns (39.338%)  route 0.646ns (60.662%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y66                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X107Y66        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.646     1.065    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X106Y64        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X106Y64        FDRE (Setup_fdre_C_D)       -0.270     6.397    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.397    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.336ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.059ns  (logic 0.478ns (45.118%)  route 0.581ns (54.882%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y67                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X104Y67        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.581     1.059    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X105Y64        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X105Y64        FDRE (Setup_fdre_C_D)       -0.272     6.395    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.395    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                  5.336    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.055ns  (logic 0.419ns (39.723%)  route 0.636ns (60.277%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y66                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X106Y66        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.636     1.055    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X106Y65        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X106Y65        FDRE (Setup_fdre_C_D)       -0.268     6.399    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.195ns  (logic 0.518ns (43.364%)  route 0.677ns (56.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y67                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
    SLICE_X104Y67        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.677     1.195    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[0]
    SLICE_X106Y68        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X106Y68        FDRE (Setup_fdre_C_D)       -0.095     6.572    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.572    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.003ns  (logic 0.419ns (41.789%)  route 0.584ns (58.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y69                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X106Y69        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.584     1.003    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X110Y69        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X110Y69        FDRE (Setup_fdre_C_D)       -0.268     6.399    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -1.003    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.993ns  (logic 0.419ns (42.199%)  route 0.574ns (57.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y66                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X106Y66        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.574     0.993    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X106Y67        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X106Y67        FDRE (Setup_fdre_C_D)       -0.270     6.397    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.397    
                         arrival time                          -0.993    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.006ns  (logic 0.419ns (41.670%)  route 0.587ns (58.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y66                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X106Y66        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.587     1.006    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X108Y64        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X108Y64        FDRE (Setup_fdre_C_D)       -0.217     6.450    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.450    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.918ns  (logic 0.478ns (52.083%)  route 0.440ns (47.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
    SLICE_X108Y71        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.440     0.918    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[9]
    SLICE_X109Y70        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X109Y70        FDRE (Setup_fdre_C_D)       -0.266     6.401    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.401    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  5.483    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_150_system_clk_wiz_0_0
  To Clock:  clk_150_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.642ns (21.722%)  route 2.314ns (78.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.366ns = ( 13.033 - 6.667 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.655     7.002    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y93         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDRE (Prop_fdre_C_Q)         0.518     7.520 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.890     8.410    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.124     8.534 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.424     9.958    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X29Y93         FDCE                                         f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.528    13.033    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X29Y93         FDCE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.623    13.656    
                         clock uncertainty           -0.085    13.571    
    SLICE_X29Y93         FDCE (Recov_fdce_C_CLR)     -0.405    13.166    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.166    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  3.209    

Slack (MET) :             3.392ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.642ns (22.789%)  route 2.175ns (77.211%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.365ns = ( 13.032 - 6.667 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.655     7.002    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y93         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDRE (Prop_fdre_C_Q)         0.518     7.520 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.890     8.410    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.124     8.534 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.285     9.819    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y92         FDPE                                         f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.527    13.032    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y92         FDPE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.623    13.655    
                         clock uncertainty           -0.085    13.570    
    SLICE_X29Y92         FDPE (Recov_fdpe_C_PRE)     -0.359    13.211    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.211    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                  3.392    

Slack (MET) :             3.392ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.642ns (22.789%)  route 2.175ns (77.211%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.365ns = ( 13.032 - 6.667 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.655     7.002    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y93         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDRE (Prop_fdre_C_Q)         0.518     7.520 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.890     8.410    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.124     8.534 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.285     9.819    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y92         FDPE                                         f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.527    13.032    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y92         FDPE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.623    13.655    
                         clock uncertainty           -0.085    13.570    
    SLICE_X29Y92         FDPE (Recov_fdpe_C_PRE)     -0.359    13.211    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         13.211    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                  3.392    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.715ns (26.456%)  route 1.988ns (73.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.361ns = ( 13.028 - 6.667 ) 
    Source Clock Delay      (SCD):    7.042ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.695     7.042    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y65         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.419     7.461 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.692     8.153    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y66         LUT3 (Prop_lut3_I0_O)        0.296     8.449 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.296     9.745    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X27Y57         FDCE                                         f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.523    13.028    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X27Y57         FDCE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.623    13.651    
                         clock uncertainty           -0.085    13.566    
    SLICE_X27Y57         FDCE (Recov_fdce_C_CLR)     -0.405    13.161    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.161    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.715ns (26.456%)  route 1.988ns (73.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.361ns = ( 13.028 - 6.667 ) 
    Source Clock Delay      (SCD):    7.042ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.695     7.042    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y65         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.419     7.461 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.692     8.153    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y66         LUT3 (Prop_lut3_I0_O)        0.296     8.449 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.296     9.745    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X27Y57         FDCE                                         f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.523    13.028    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X27Y57         FDCE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.623    13.651    
                         clock uncertainty           -0.085    13.566    
    SLICE_X27Y57         FDCE (Recov_fdce_C_CLR)     -0.405    13.161    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         13.161    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.715ns (26.456%)  route 1.988ns (73.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.361ns = ( 13.028 - 6.667 ) 
    Source Clock Delay      (SCD):    7.042ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.695     7.042    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y65         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.419     7.461 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.692     8.153    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y66         LUT3 (Prop_lut3_I0_O)        0.296     8.449 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.296     9.745    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X27Y57         FDPE                                         f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.523    13.028    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X27Y57         FDPE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.623    13.651    
                         clock uncertainty           -0.085    13.566    
    SLICE_X27Y57         FDPE (Recov_fdpe_C_PRE)     -0.359    13.207    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.207    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.715ns (26.456%)  route 1.988ns (73.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.361ns = ( 13.028 - 6.667 ) 
    Source Clock Delay      (SCD):    7.042ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.695     7.042    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y65         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.419     7.461 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.692     8.153    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y66         LUT3 (Prop_lut3_I0_O)        0.296     8.449 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.296     9.745    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X27Y57         FDPE                                         f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.523    13.028    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X27Y57         FDPE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.623    13.651    
                         clock uncertainty           -0.085    13.566    
    SLICE_X27Y57         FDPE (Recov_fdpe_C_PRE)     -0.359    13.207    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         13.207    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.507ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.657ns  (logic 0.642ns (24.166%)  route 2.015ns (75.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.365ns = ( 13.032 - 6.667 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.655     7.002    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y93         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDRE (Prop_fdre_C_Q)         0.518     7.520 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.890     8.410    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.124     8.534 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.125     9.659    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y91         FDCE                                         f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.527    13.032    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y91         FDCE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.623    13.655    
                         clock uncertainty           -0.085    13.570    
    SLICE_X31Y91         FDCE (Recov_fdce_C_CLR)     -0.405    13.165    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.165    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  3.507    

Slack (MET) :             3.507ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.657ns  (logic 0.642ns (24.166%)  route 2.015ns (75.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.365ns = ( 13.032 - 6.667 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.655     7.002    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y93         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDRE (Prop_fdre_C_Q)         0.518     7.520 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.890     8.410    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.124     8.534 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.125     9.659    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y91         FDCE                                         f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.527    13.032    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y91         FDCE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.623    13.655    
                         clock uncertainty           -0.085    13.570    
    SLICE_X31Y91         FDCE (Recov_fdce_C_CLR)     -0.405    13.165    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.165    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  3.507    

Slack (MET) :             3.507ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.657ns  (logic 0.642ns (24.166%)  route 2.015ns (75.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.365ns = ( 13.032 - 6.667 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.655     7.002    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y93         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDRE (Prop_fdre_C_Q)         0.518     7.520 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.890     8.410    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.124     8.534 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.125     9.659    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y91         FDCE                                         f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       1.527    13.032    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y91         FDCE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.623    13.655    
                         clock uncertainty           -0.085    13.570    
    SLICE_X31Y91         FDCE (Recov_fdce_C_CLR)     -0.405    13.165    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.165    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  3.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.141ns (21.934%)  route 0.502ns (78.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.886ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.608     2.173    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X97Y92         FDPE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y92         FDPE (Prop_fdpe_C_Q)         0.141     2.314 f  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.502     2.816    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X97Y100        FDCE                                         f  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.966     2.886    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X97Y100        FDCE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.360     2.526    
    SLICE_X97Y100        FDCE (Remov_fdce_C_CLR)     -0.092     2.434    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.141ns (21.934%)  route 0.502ns (78.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.886ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.608     2.173    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X97Y92         FDPE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y92         FDPE (Prop_fdpe_C_Q)         0.141     2.314 f  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.502     2.816    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X97Y100        FDCE                                         f  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.966     2.886    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X97Y100        FDCE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.360     2.526    
    SLICE_X97Y100        FDCE (Remov_fdce_C_CLR)     -0.092     2.434    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.610     2.175    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X98Y54         FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDPE (Prop_fdpe_C_Q)         0.148     2.323 f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     2.501    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X98Y53         FDCE                                         f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.880     2.800    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X98Y53         FDCE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.609     2.191    
    SLICE_X98Y53         FDCE (Remov_fdce_C_CLR)     -0.120     2.071    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.610     2.175    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X98Y54         FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDPE (Prop_fdpe_C_Q)         0.148     2.323 f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     2.501    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X98Y53         FDCE                                         f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.880     2.800    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X98Y53         FDCE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.609     2.191    
    SLICE_X98Y53         FDCE (Remov_fdce_C_CLR)     -0.120     2.071    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.610     2.175    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X98Y54         FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDPE (Prop_fdpe_C_Q)         0.148     2.323 f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     2.501    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X98Y53         FDPE                                         f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.880     2.800    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X98Y53         FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.609     2.191    
    SLICE_X98Y53         FDPE (Remov_fdpe_C_PRE)     -0.124     2.067    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.961%)  route 0.181ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.798ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.609     2.174    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X98Y92         FDPE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y92         FDPE (Prop_fdpe_C_Q)         0.148     2.322 f  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.181     2.503    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X97Y92         FDCE                                         f  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.878     2.798    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X97Y92         FDCE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.589     2.209    
    SLICE_X97Y92         FDCE (Remov_fdce_C_CLR)     -0.145     2.064    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.961%)  route 0.181ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.798ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.609     2.174    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X98Y92         FDPE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y92         FDPE (Prop_fdpe_C_Q)         0.148     2.322 f  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.181     2.503    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X97Y92         FDCE                                         f  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.878     2.798    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X97Y92         FDCE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.589     2.209    
    SLICE_X97Y92         FDCE (Remov_fdce_C_CLR)     -0.145     2.064    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.961%)  route 0.181ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.798ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.609     2.174    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X98Y92         FDPE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y92         FDPE (Prop_fdpe_C_Q)         0.148     2.322 f  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.181     2.503    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X97Y92         FDPE                                         f  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.878     2.798    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X97Y92         FDPE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.589     2.209    
    SLICE_X97Y92         FDPE (Remov_fdpe_C_PRE)     -0.148     2.061    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.855%)  route 0.258ns (61.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.610     2.175    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X98Y53         FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDPE (Prop_fdpe_C_Q)         0.164     2.339 f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.258     2.597    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X101Y53        FDCE                                         f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.880     2.800    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X101Y53        FDCE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.609     2.191    
    SLICE_X101Y53        FDCE (Remov_fdce_C_CLR)     -0.092     2.099    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.855%)  route 0.258ns (61.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.610     2.175    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X98Y53         FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDPE (Prop_fdpe_C_Q)         0.164     2.339 f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.258     2.597    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X101Y53        FDCE                                         f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26749, routed)       0.880     2.800    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X101Y53        FDCE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.609     2.191    
    SLICE_X101Y53        FDCE (Remov_fdce_C_CLR)     -0.092     2.099    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.498    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_200_system_clk_wiz_0_0
  To Clock:  clk_200_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/PRE
                            (recovery check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.478ns (38.844%)  route 0.753ns (61.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.526ns = ( 11.526 - 5.000 ) 
    Source Clock Delay      (SCD):    7.208ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.861     7.208    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X108Y85        FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDPE (Prop_fdpe_C_Q)         0.478     7.686 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.753     8.439    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X110Y91        FDPE                                         f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.688    11.526    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X110Y91        FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/C
                         clock pessimism              0.623    12.149    
                         clock uncertainty           -0.081    12.068    
    SLICE_X110Y91        FDPE (Recov_fdpe_C_PRE)     -0.530    11.538    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg
  -------------------------------------------------------------------
                         required time                         11.538    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
                            (recovery check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.419ns (36.504%)  route 0.729ns (63.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.527ns = ( 11.527 - 5.000 ) 
    Source Clock Delay      (SCD):    7.211ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.864     7.211    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X109Y59        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDPE (Prop_fdpe_C_Q)         0.419     7.630 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.729     8.359    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X111Y55        FDCE                                         f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.689    11.527    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X111Y55        FDCE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/C
                         clock pessimism              0.623    12.150    
                         clock uncertainty           -0.081    12.069    
    SLICE_X111Y55        FDCE (Recov_fdce_C_CLR)     -0.580    11.489    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg
  -------------------------------------------------------------------
                         required time                         11.489    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.137ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/PRE
                            (recovery check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.419ns (34.365%)  route 0.800ns (65.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.522ns = ( 11.522 - 5.000 ) 
    Source Clock Delay      (SCD):    7.213ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.866     7.213    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X111Y60        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDPE (Prop_fdpe_C_Q)         0.419     7.632 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.800     8.432    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X111Y63        FDPE                                         f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.684    11.522    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X111Y63        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/C
                         clock pessimism              0.663    12.185    
                         clock uncertainty           -0.081    12.104    
    SLICE_X111Y63        FDPE (Recov_fdpe_C_PRE)     -0.534    11.570    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg
  -------------------------------------------------------------------
                         required time                         11.570    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  3.137    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
                            (recovery check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.478ns (41.518%)  route 0.673ns (58.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.517ns = ( 11.517 - 5.000 ) 
    Source Clock Delay      (SCD):    7.208ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.861     7.208    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X108Y85        FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDPE (Prop_fdpe_C_Q)         0.478     7.686 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.673     8.359    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X109Y83        FDCE                                         f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.679    11.517    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X109Y83        FDCE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/C
                         clock pessimism              0.664    12.181    
                         clock uncertainty           -0.081    12.100    
    SLICE_X109Y83        FDCE (Recov_fdce_C_CLR)     -0.582    11.518    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/PRE
                            (recovery check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.419ns (36.366%)  route 0.733ns (63.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.527ns = ( 11.527 - 5.000 ) 
    Source Clock Delay      (SCD):    7.211ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.864     7.211    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X109Y59        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDPE (Prop_fdpe_C_Q)         0.419     7.630 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.733     8.363    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X110Y55        FDPE                                         f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.689    11.527    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X110Y55        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/C
                         clock pessimism              0.623    12.150    
                         clock uncertainty           -0.081    12.069    
    SLICE_X110Y55        FDPE (Recov_fdpe_C_PRE)     -0.534    11.535    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg
  -------------------------------------------------------------------
                         required time                         11.535    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/PRE
                            (recovery check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.478ns (41.518%)  route 0.673ns (58.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.517ns = ( 11.517 - 5.000 ) 
    Source Clock Delay      (SCD):    7.208ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.861     7.208    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X108Y85        FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDPE (Prop_fdpe_C_Q)         0.478     7.686 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.673     8.359    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X109Y83        FDPE                                         f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.679    11.517    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X109Y83        FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/C
                         clock pessimism              0.664    12.181    
                         clock uncertainty           -0.081    12.100    
    SLICE_X109Y83        FDPE (Recov_fdpe_C_PRE)     -0.536    11.564    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg
  -------------------------------------------------------------------
                         required time                         11.564    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  3.204    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
                            (recovery check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.419ns (45.112%)  route 0.510ns (54.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.523ns = ( 11.523 - 5.000 ) 
    Source Clock Delay      (SCD):    7.213ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.866     7.213    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X111Y60        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDPE (Prop_fdpe_C_Q)         0.419     7.632 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.510     8.142    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X111Y62        FDCE                                         f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.685    11.523    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X111Y62        FDCE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/C
                         clock pessimism              0.663    12.186    
                         clock uncertainty           -0.081    12.105    
    SLICE_X111Y62        FDCE (Recov_fdce_C_CLR)     -0.580    11.525    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg
  -------------------------------------------------------------------
                         required time                         11.525    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.427ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
                            (recovery check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.478ns (53.467%)  route 0.416ns (46.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.523ns = ( 11.523 - 5.000 ) 
    Source Clock Delay      (SCD):    7.208ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.861     7.208    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X108Y85        FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDPE (Prop_fdpe_C_Q)         0.478     7.686 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.416     8.102    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X109Y91        FDCE                                         f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.685    11.523    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X109Y91        FDCE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/C
                         clock pessimism              0.664    12.187    
                         clock uncertainty           -0.081    12.106    
    SLICE_X109Y91        FDCE (Recov_fdce_C_CLR)     -0.576    11.530    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg
  -------------------------------------------------------------------
                         required time                         11.530    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  3.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
                            (removal check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.894%)  route 0.161ns (52.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.633     2.198    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X108Y85        FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDPE (Prop_fdpe_C_Q)         0.148     2.346 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.161     2.507    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X109Y91        FDCE                                         f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.906     2.826    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X109Y91        FDCE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/C
                         clock pessimism             -0.609     2.217    
    SLICE_X109Y91        FDCE (Remov_fdce_C_CLR)     -0.145     2.072    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
                            (removal check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.930%)  route 0.201ns (61.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.636     2.201    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X111Y60        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDPE (Prop_fdpe_C_Q)         0.128     2.329 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.201     2.530    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X111Y62        FDCE                                         f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.906     2.826    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X111Y62        FDCE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/C
                         clock pessimism             -0.611     2.215    
    SLICE_X111Y62        FDCE (Remov_fdce_C_CLR)     -0.146     2.069    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
                            (removal check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.263%)  route 0.257ns (66.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.636     2.201    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X109Y59        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDPE (Prop_fdpe_C_Q)         0.128     2.329 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.257     2.586    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X111Y55        FDCE                                         f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.910     2.830    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X111Y55        FDCE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/C
                         clock pessimism             -0.589     2.241    
    SLICE_X111Y55        FDCE (Remov_fdce_C_CLR)     -0.146     2.095    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/PRE
                            (removal check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.891%)  route 0.261ns (67.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.636     2.201    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X109Y59        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDPE (Prop_fdpe_C_Q)         0.128     2.329 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.261     2.590    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X110Y55        FDPE                                         f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.910     2.830    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X110Y55        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/C
                         clock pessimism             -0.589     2.241    
    SLICE_X110Y55        FDPE (Remov_fdpe_C_PRE)     -0.149     2.092    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
                            (removal check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.148ns (39.019%)  route 0.231ns (60.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.633     2.198    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X108Y85        FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDPE (Prop_fdpe_C_Q)         0.148     2.346 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.231     2.577    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X109Y83        FDCE                                         f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.900     2.820    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X109Y83        FDCE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/C
                         clock pessimism             -0.609     2.211    
    SLICE_X109Y83        FDCE (Remov_fdce_C_CLR)     -0.146     2.065    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/PRE
                            (removal check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.148ns (39.019%)  route 0.231ns (60.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.633     2.198    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X108Y85        FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDPE (Prop_fdpe_C_Q)         0.148     2.346 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.231     2.577    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X109Y83        FDPE                                         f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.900     2.820    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X109Y83        FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/C
                         clock pessimism             -0.609     2.211    
    SLICE_X109Y83        FDPE (Remov_fdpe_C_PRE)     -0.149     2.062    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/PRE
                            (removal check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.148ns (34.616%)  route 0.280ns (65.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.633     2.198    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X108Y85        FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDPE (Prop_fdpe_C_Q)         0.148     2.346 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.280     2.626    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X110Y91        FDPE                                         f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.909     2.829    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X110Y91        FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/C
                         clock pessimism             -0.589     2.240    
    SLICE_X110Y91        FDPE (Remov_fdpe_C_PRE)     -0.148     2.092    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/PRE
                            (removal check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.128ns (28.876%)  route 0.315ns (71.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.825ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.636     2.201    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X111Y60        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDPE (Prop_fdpe_C_Q)         0.128     2.329 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.315     2.644    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X111Y63        FDPE                                         f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.905     2.825    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X111Y63        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/C
                         clock pessimism             -0.611     2.214    
    SLICE_X111Y63        FDPE (Remov_fdpe_C_PRE)     -0.149     2.065    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.579    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_150_system_clk_wiz_0_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        5.369ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.691%)  route 0.611ns (59.309%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y51                                     0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X101Y51        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.611     1.030    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X101Y50        FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X101Y50        FDRE (Setup_fdre_C_D)       -0.268     6.399    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.000ns  (logic 0.419ns (41.902%)  route 0.581ns (58.098%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y51                                     0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X101Y51        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.581     1.000    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X101Y50        FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X101Y50        FDRE (Setup_fdre_C_D)       -0.264     6.403    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.403    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.970ns  (logic 0.478ns (49.256%)  route 0.492ns (50.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y95                                      0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X98Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.492     0.970    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X97Y95         FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X97Y95         FDRE (Setup_fdre_C_D)       -0.264     6.403    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.403    
                         arrival time                          -0.970    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.927ns  (logic 0.419ns (45.195%)  route 0.508ns (54.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y96                                      0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X97Y96         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.508     0.927    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X96Y96         FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X96Y96         FDRE (Setup_fdre_C_D)       -0.222     6.445    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.445    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.018ns  (logic 0.456ns (44.797%)  route 0.562ns (55.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y51                                     0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X101Y51        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.562     1.018    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X101Y50        FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X101Y50        FDRE (Setup_fdre_C_D)       -0.095     6.572    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.572    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.011ns  (logic 0.518ns (51.237%)  route 0.493ns (48.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y95                                      0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X98Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.493     1.011    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X97Y95         FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X97Y95         FDRE (Setup_fdre_C_D)       -0.095     6.572    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.572    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.033ns  (logic 0.456ns (44.135%)  route 0.577ns (55.865%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y96                                      0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X97Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.577     1.033    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X96Y96         FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X96Y96         FDRE (Setup_fdre_C_D)       -0.043     6.624    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.624    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.886ns  (logic 0.456ns (51.449%)  route 0.430ns (48.551%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y96                                      0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X97Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.430     0.886    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X97Y95         FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X97Y95         FDRE (Setup_fdre_C_D)       -0.093     6.574    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.574    
                         arrival time                          -0.886    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.746ns  (logic 0.456ns (61.112%)  route 0.290ns (38.888%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y51                                     0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X101Y51        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.290     0.746    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X101Y50        FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X101Y50        FDRE (Setup_fdre_C_D)       -0.093     6.574    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.574    
                         arrival time                          -0.746    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.744ns  (logic 0.456ns (61.276%)  route 0.288ns (38.724%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y51                                     0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X101Y51        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.288     0.744    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X99Y51         FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X99Y51         FDRE (Setup_fdre_C_D)       -0.095     6.572    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.572    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                  5.828    





