
f103c8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000031c8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  080032d4  080032d4  000132d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003300  08003300  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003300  08003300  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003300  08003300  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003300  08003300  00013300  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003304  08003304  00013304  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003308  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e08  2000000c  08003314  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000e14  08003314  00020e14  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001046c  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000020a2  00000000  00000000  000304a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b50  00000000  00000000  00032548  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000a78  00000000  00000000  00033098  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001595d  00000000  00000000  00033b10  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000096b0  00000000  00000000  0004946d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000720e2  00000000  00000000  00052b1d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c4bff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002eac  00000000  00000000  000c4c7c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	080032bc 	.word	0x080032bc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	080032bc 	.word	0x080032bc

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a07      	ldr	r2, [pc, #28]	; (8000174 <HAL_Init+0x28>)
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 f941 	bl	80003e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2000      	movs	r0, #0
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f002 fdc8 	bl	8002cfc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000180:	4b12      	ldr	r3, [pc, #72]	; (80001cc <HAL_InitTick+0x54>)
 8000182:	681a      	ldr	r2, [r3, #0]
 8000184:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <HAL_InitTick+0x58>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	4619      	mov	r1, r3
 800018a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800018e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000192:	fbb2 f3f3 	udiv	r3, r2, r3
 8000196:	4618      	mov	r0, r3
 8000198:	f000 f959 	bl	800044e <HAL_SYSTICK_Config>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e00e      	b.n	80001c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b0f      	cmp	r3, #15
 80001aa:	d80a      	bhi.n	80001c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ac:	2200      	movs	r2, #0
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	f04f 30ff 	mov.w	r0, #4294967295
 80001b4:	f000 f921 	bl	80003fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001b8:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <HAL_InitTick+0x5c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
 80001c0:	e000      	b.n	80001c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c2:	2301      	movs	r3, #1
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	20000008 	.word	0x20000008
 80001d0:	20000004 	.word	0x20000004
 80001d4:	20000000 	.word	0x20000000

080001d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <HAL_IncTick+0x1c>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	461a      	mov	r2, r3
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <HAL_IncTick+0x20>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4413      	add	r3, r2
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <HAL_IncTick+0x20>)
 80001ea:	6013      	str	r3, [r2, #0]
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000004 	.word	0x20000004
 80001f8:	20000d0c 	.word	0x20000d0c

080001fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000200:	4b02      	ldr	r3, [pc, #8]	; (800020c <HAL_GetTick+0x10>)
 8000202:	681b      	ldr	r3, [r3, #0]
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	20000d0c 	.word	0x20000d0c

08000210 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b084      	sub	sp, #16
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000218:	f7ff fff0 	bl	80001fc <HAL_GetTick>
 800021c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000222:	68fb      	ldr	r3, [r7, #12]
 8000224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000228:	d005      	beq.n	8000236 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800022a:	4b09      	ldr	r3, [pc, #36]	; (8000250 <HAL_Delay+0x40>)
 800022c:	781b      	ldrb	r3, [r3, #0]
 800022e:	461a      	mov	r2, r3
 8000230:	68fb      	ldr	r3, [r7, #12]
 8000232:	4413      	add	r3, r2
 8000234:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000236:	bf00      	nop
 8000238:	f7ff ffe0 	bl	80001fc <HAL_GetTick>
 800023c:	4602      	mov	r2, r0
 800023e:	68bb      	ldr	r3, [r7, #8]
 8000240:	1ad3      	subs	r3, r2, r3
 8000242:	68fa      	ldr	r2, [r7, #12]
 8000244:	429a      	cmp	r2, r3
 8000246:	d8f7      	bhi.n	8000238 <HAL_Delay+0x28>
  {
  }
}
 8000248:	bf00      	nop
 800024a:	3710      	adds	r7, #16
 800024c:	46bd      	mov	sp, r7
 800024e:	bd80      	pop	{r7, pc}
 8000250:	20000004 	.word	0x20000004

08000254 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000254:	b480      	push	{r7}
 8000256:	b085      	sub	sp, #20
 8000258:	af00      	add	r7, sp, #0
 800025a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	f003 0307 	and.w	r3, r3, #7
 8000262:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000264:	4b0c      	ldr	r3, [pc, #48]	; (8000298 <NVIC_SetPriorityGrouping+0x44>)
 8000266:	68db      	ldr	r3, [r3, #12]
 8000268:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800026a:	68ba      	ldr	r2, [r7, #8]
 800026c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000270:	4013      	ands	r3, r2
 8000272:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000274:	68fb      	ldr	r3, [r7, #12]
 8000276:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000278:	68bb      	ldr	r3, [r7, #8]
 800027a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800027c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000280:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000284:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000286:	4a04      	ldr	r2, [pc, #16]	; (8000298 <NVIC_SetPriorityGrouping+0x44>)
 8000288:	68bb      	ldr	r3, [r7, #8]
 800028a:	60d3      	str	r3, [r2, #12]
}
 800028c:	bf00      	nop
 800028e:	3714      	adds	r7, #20
 8000290:	46bd      	mov	sp, r7
 8000292:	bc80      	pop	{r7}
 8000294:	4770      	bx	lr
 8000296:	bf00      	nop
 8000298:	e000ed00 	.word	0xe000ed00

0800029c <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 800029c:	b480      	push	{r7}
 800029e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <NVIC_GetPriorityGrouping+0x18>)
 80002a2:	68db      	ldr	r3, [r3, #12]
 80002a4:	0a1b      	lsrs	r3, r3, #8
 80002a6:	f003 0307 	and.w	r3, r3, #7
}
 80002aa:	4618      	mov	r0, r3
 80002ac:	46bd      	mov	sp, r7
 80002ae:	bc80      	pop	{r7}
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	e000ed00 	.word	0xe000ed00

080002b8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002b8:	b480      	push	{r7}
 80002ba:	b083      	sub	sp, #12
 80002bc:	af00      	add	r7, sp, #0
 80002be:	4603      	mov	r3, r0
 80002c0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80002c2:	79fb      	ldrb	r3, [r7, #7]
 80002c4:	f003 021f 	and.w	r2, r3, #31
 80002c8:	4906      	ldr	r1, [pc, #24]	; (80002e4 <NVIC_EnableIRQ+0x2c>)
 80002ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ce:	095b      	lsrs	r3, r3, #5
 80002d0:	2001      	movs	r0, #1
 80002d2:	fa00 f202 	lsl.w	r2, r0, r2
 80002d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80002da:	bf00      	nop
 80002dc:	370c      	adds	r7, #12
 80002de:	46bd      	mov	sp, r7
 80002e0:	bc80      	pop	{r7}
 80002e2:	4770      	bx	lr
 80002e4:	e000e100 	.word	0xe000e100

080002e8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002e8:	b480      	push	{r7}
 80002ea:	b083      	sub	sp, #12
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	4603      	mov	r3, r0
 80002f0:	6039      	str	r1, [r7, #0]
 80002f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80002f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	da0b      	bge.n	8000314 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002fc:	683b      	ldr	r3, [r7, #0]
 80002fe:	b2da      	uxtb	r2, r3
 8000300:	490c      	ldr	r1, [pc, #48]	; (8000334 <NVIC_SetPriority+0x4c>)
 8000302:	79fb      	ldrb	r3, [r7, #7]
 8000304:	f003 030f 	and.w	r3, r3, #15
 8000308:	3b04      	subs	r3, #4
 800030a:	0112      	lsls	r2, r2, #4
 800030c:	b2d2      	uxtb	r2, r2
 800030e:	440b      	add	r3, r1
 8000310:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000312:	e009      	b.n	8000328 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000314:	683b      	ldr	r3, [r7, #0]
 8000316:	b2da      	uxtb	r2, r3
 8000318:	4907      	ldr	r1, [pc, #28]	; (8000338 <NVIC_SetPriority+0x50>)
 800031a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800031e:	0112      	lsls	r2, r2, #4
 8000320:	b2d2      	uxtb	r2, r2
 8000322:	440b      	add	r3, r1
 8000324:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000328:	bf00      	nop
 800032a:	370c      	adds	r7, #12
 800032c:	46bd      	mov	sp, r7
 800032e:	bc80      	pop	{r7}
 8000330:	4770      	bx	lr
 8000332:	bf00      	nop
 8000334:	e000ed00 	.word	0xe000ed00
 8000338:	e000e100 	.word	0xe000e100

0800033c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800033c:	b480      	push	{r7}
 800033e:	b089      	sub	sp, #36	; 0x24
 8000340:	af00      	add	r7, sp, #0
 8000342:	60f8      	str	r0, [r7, #12]
 8000344:	60b9      	str	r1, [r7, #8]
 8000346:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000348:	68fb      	ldr	r3, [r7, #12]
 800034a:	f003 0307 	and.w	r3, r3, #7
 800034e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000350:	69fb      	ldr	r3, [r7, #28]
 8000352:	f1c3 0307 	rsb	r3, r3, #7
 8000356:	2b04      	cmp	r3, #4
 8000358:	bf28      	it	cs
 800035a:	2304      	movcs	r3, #4
 800035c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800035e:	69fb      	ldr	r3, [r7, #28]
 8000360:	3304      	adds	r3, #4
 8000362:	2b06      	cmp	r3, #6
 8000364:	d902      	bls.n	800036c <NVIC_EncodePriority+0x30>
 8000366:	69fb      	ldr	r3, [r7, #28]
 8000368:	3b03      	subs	r3, #3
 800036a:	e000      	b.n	800036e <NVIC_EncodePriority+0x32>
 800036c:	2300      	movs	r3, #0
 800036e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000370:	f04f 32ff 	mov.w	r2, #4294967295
 8000374:	69bb      	ldr	r3, [r7, #24]
 8000376:	fa02 f303 	lsl.w	r3, r2, r3
 800037a:	43da      	mvns	r2, r3
 800037c:	68bb      	ldr	r3, [r7, #8]
 800037e:	401a      	ands	r2, r3
 8000380:	697b      	ldr	r3, [r7, #20]
 8000382:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000384:	f04f 31ff 	mov.w	r1, #4294967295
 8000388:	697b      	ldr	r3, [r7, #20]
 800038a:	fa01 f303 	lsl.w	r3, r1, r3
 800038e:	43d9      	mvns	r1, r3
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000394:	4313      	orrs	r3, r2
         );
}
 8000396:	4618      	mov	r0, r3
 8000398:	3724      	adds	r7, #36	; 0x24
 800039a:	46bd      	mov	sp, r7
 800039c:	bc80      	pop	{r7}
 800039e:	4770      	bx	lr

080003a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b082      	sub	sp, #8
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	3b01      	subs	r3, #1
 80003ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80003b0:	d301      	bcc.n	80003b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80003b2:	2301      	movs	r3, #1
 80003b4:	e00f      	b.n	80003d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80003b6:	4a0a      	ldr	r2, [pc, #40]	; (80003e0 <SysTick_Config+0x40>)
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	3b01      	subs	r3, #1
 80003bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80003be:	210f      	movs	r1, #15
 80003c0:	f04f 30ff 	mov.w	r0, #4294967295
 80003c4:	f7ff ff90 	bl	80002e8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80003c8:	4b05      	ldr	r3, [pc, #20]	; (80003e0 <SysTick_Config+0x40>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003ce:	4b04      	ldr	r3, [pc, #16]	; (80003e0 <SysTick_Config+0x40>)
 80003d0:	2207      	movs	r2, #7
 80003d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80003d4:	2300      	movs	r3, #0
}
 80003d6:	4618      	mov	r0, r3
 80003d8:	3708      	adds	r7, #8
 80003da:	46bd      	mov	sp, r7
 80003dc:	bd80      	pop	{r7, pc}
 80003de:	bf00      	nop
 80003e0:	e000e010 	.word	0xe000e010

080003e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b082      	sub	sp, #8
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80003ec:	6878      	ldr	r0, [r7, #4]
 80003ee:	f7ff ff31 	bl	8000254 <NVIC_SetPriorityGrouping>
}
 80003f2:	bf00      	nop
 80003f4:	3708      	adds	r7, #8
 80003f6:	46bd      	mov	sp, r7
 80003f8:	bd80      	pop	{r7, pc}

080003fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80003fa:	b580      	push	{r7, lr}
 80003fc:	b086      	sub	sp, #24
 80003fe:	af00      	add	r7, sp, #0
 8000400:	4603      	mov	r3, r0
 8000402:	60b9      	str	r1, [r7, #8]
 8000404:	607a      	str	r2, [r7, #4]
 8000406:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000408:	2300      	movs	r3, #0
 800040a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800040c:	f7ff ff46 	bl	800029c <NVIC_GetPriorityGrouping>
 8000410:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000412:	687a      	ldr	r2, [r7, #4]
 8000414:	68b9      	ldr	r1, [r7, #8]
 8000416:	6978      	ldr	r0, [r7, #20]
 8000418:	f7ff ff90 	bl	800033c <NVIC_EncodePriority>
 800041c:	4602      	mov	r2, r0
 800041e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000422:	4611      	mov	r1, r2
 8000424:	4618      	mov	r0, r3
 8000426:	f7ff ff5f 	bl	80002e8 <NVIC_SetPriority>
}
 800042a:	bf00      	nop
 800042c:	3718      	adds	r7, #24
 800042e:	46bd      	mov	sp, r7
 8000430:	bd80      	pop	{r7, pc}

08000432 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000432:	b580      	push	{r7, lr}
 8000434:	b082      	sub	sp, #8
 8000436:	af00      	add	r7, sp, #0
 8000438:	4603      	mov	r3, r0
 800043a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800043c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000440:	4618      	mov	r0, r3
 8000442:	f7ff ff39 	bl	80002b8 <NVIC_EnableIRQ>
}
 8000446:	bf00      	nop
 8000448:	3708      	adds	r7, #8
 800044a:	46bd      	mov	sp, r7
 800044c:	bd80      	pop	{r7, pc}

0800044e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800044e:	b580      	push	{r7, lr}
 8000450:	b082      	sub	sp, #8
 8000452:	af00      	add	r7, sp, #0
 8000454:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000456:	6878      	ldr	r0, [r7, #4]
 8000458:	f7ff ffa2 	bl	80003a0 <SysTick_Config>
 800045c:	4603      	mov	r3, r0
}
 800045e:	4618      	mov	r0, r3
 8000460:	3708      	adds	r7, #8
 8000462:	46bd      	mov	sp, r7
 8000464:	bd80      	pop	{r7, pc}
	...

08000468 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000468:	b480      	push	{r7}
 800046a:	b085      	sub	sp, #20
 800046c:	af00      	add	r7, sp, #0
 800046e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000470:	2300      	movs	r3, #0
 8000472:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	2b00      	cmp	r3, #0
 8000478:	d101      	bne.n	800047e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800047a:	2301      	movs	r3, #1
 800047c:	e043      	b.n	8000506 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	461a      	mov	r2, r3
 8000484:	4b22      	ldr	r3, [pc, #136]	; (8000510 <HAL_DMA_Init+0xa8>)
 8000486:	4413      	add	r3, r2
 8000488:	4a22      	ldr	r2, [pc, #136]	; (8000514 <HAL_DMA_Init+0xac>)
 800048a:	fba2 2303 	umull	r2, r3, r2, r3
 800048e:	091b      	lsrs	r3, r3, #4
 8000490:	009a      	lsls	r2, r3, #2
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	4a1f      	ldr	r2, [pc, #124]	; (8000518 <HAL_DMA_Init+0xb0>)
 800049a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F100xE || STM32F105xC || STM32F107xC */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	2202      	movs	r2, #2
 80004a0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80004ac:	68fb      	ldr	r3, [r7, #12]
 80004ae:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80004b2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80004b6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80004c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	68db      	ldr	r3, [r3, #12]
 80004c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80004cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	695b      	ldr	r3, [r3, #20]
 80004d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80004d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	69db      	ldr	r3, [r3, #28]
 80004de:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80004e0:	68fa      	ldr	r2, [r7, #12]
 80004e2:	4313      	orrs	r3, r2
 80004e4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	68fa      	ldr	r2, [r7, #12]
 80004ec:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	2200      	movs	r2, #0
 80004f2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	2201      	movs	r2, #1
 80004f8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	2200      	movs	r2, #0
 8000500:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000504:	2300      	movs	r3, #0
}
 8000506:	4618      	mov	r0, r3
 8000508:	3714      	adds	r7, #20
 800050a:	46bd      	mov	sp, r7
 800050c:	bc80      	pop	{r7}
 800050e:	4770      	bx	lr
 8000510:	bffdfff8 	.word	0xbffdfff8
 8000514:	cccccccd 	.word	0xcccccccd
 8000518:	40020000 	.word	0x40020000

0800051c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b086      	sub	sp, #24
 8000520:	af00      	add	r7, sp, #0
 8000522:	60f8      	str	r0, [r7, #12]
 8000524:	60b9      	str	r1, [r7, #8]
 8000526:	607a      	str	r2, [r7, #4]
 8000528:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800052a:	2300      	movs	r3, #0
 800052c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800052e:	68fb      	ldr	r3, [r7, #12]
 8000530:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000534:	2b01      	cmp	r3, #1
 8000536:	d101      	bne.n	800053c <HAL_DMA_Start_IT+0x20>
 8000538:	2302      	movs	r3, #2
 800053a:	e04a      	b.n	80005d2 <HAL_DMA_Start_IT+0xb6>
 800053c:	68fb      	ldr	r3, [r7, #12]
 800053e:	2201      	movs	r2, #1
 8000540:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000544:	68fb      	ldr	r3, [r7, #12]
 8000546:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800054a:	2b01      	cmp	r3, #1
 800054c:	d13a      	bne.n	80005c4 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800054e:	68fb      	ldr	r3, [r7, #12]
 8000550:	2202      	movs	r2, #2
 8000552:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000556:	68fb      	ldr	r3, [r7, #12]
 8000558:	2200      	movs	r2, #0
 800055a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800055c:	68fb      	ldr	r3, [r7, #12]
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	681a      	ldr	r2, [r3, #0]
 8000562:	68fb      	ldr	r3, [r7, #12]
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	f022 0201 	bic.w	r2, r2, #1
 800056a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800056c:	683b      	ldr	r3, [r7, #0]
 800056e:	687a      	ldr	r2, [r7, #4]
 8000570:	68b9      	ldr	r1, [r7, #8]
 8000572:	68f8      	ldr	r0, [r7, #12]
 8000574:	f000 f9ae 	bl	80008d4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8000578:	68fb      	ldr	r3, [r7, #12]
 800057a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800057c:	2b00      	cmp	r3, #0
 800057e:	d008      	beq.n	8000592 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	681a      	ldr	r2, [r3, #0]
 8000586:	68fb      	ldr	r3, [r7, #12]
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	f042 020e 	orr.w	r2, r2, #14
 800058e:	601a      	str	r2, [r3, #0]
 8000590:	e00f      	b.n	80005b2 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000592:	68fb      	ldr	r3, [r7, #12]
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	681a      	ldr	r2, [r3, #0]
 8000598:	68fb      	ldr	r3, [r7, #12]
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	f022 0204 	bic.w	r2, r2, #4
 80005a0:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80005a2:	68fb      	ldr	r3, [r7, #12]
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	681a      	ldr	r2, [r3, #0]
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	f042 020a 	orr.w	r2, r2, #10
 80005b0:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80005b2:	68fb      	ldr	r3, [r7, #12]
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	681a      	ldr	r2, [r3, #0]
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	f042 0201 	orr.w	r2, r2, #1
 80005c0:	601a      	str	r2, [r3, #0]
 80005c2:	e005      	b.n	80005d0 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	2200      	movs	r2, #0
 80005c8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80005cc:	2302      	movs	r3, #2
 80005ce:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80005d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80005d2:	4618      	mov	r0, r3
 80005d4:	3718      	adds	r7, #24
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}
	...

080005dc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80005e4:	2300      	movs	r3, #0
 80005e6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80005ee:	2b02      	cmp	r3, #2
 80005f0:	d005      	beq.n	80005fe <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	2204      	movs	r2, #4
 80005f6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80005f8:	2301      	movs	r3, #1
 80005fa:	73fb      	strb	r3, [r7, #15]
 80005fc:	e051      	b.n	80006a2 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	681a      	ldr	r2, [r3, #0]
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	f022 020e 	bic.w	r2, r2, #14
 800060c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	681a      	ldr	r2, [r3, #0]
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	f022 0201 	bic.w	r2, r2, #1
 800061c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	4a22      	ldr	r2, [pc, #136]	; (80006ac <HAL_DMA_Abort_IT+0xd0>)
 8000624:	4293      	cmp	r3, r2
 8000626:	d029      	beq.n	800067c <HAL_DMA_Abort_IT+0xa0>
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	4a20      	ldr	r2, [pc, #128]	; (80006b0 <HAL_DMA_Abort_IT+0xd4>)
 800062e:	4293      	cmp	r3, r2
 8000630:	d022      	beq.n	8000678 <HAL_DMA_Abort_IT+0x9c>
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	4a1f      	ldr	r2, [pc, #124]	; (80006b4 <HAL_DMA_Abort_IT+0xd8>)
 8000638:	4293      	cmp	r3, r2
 800063a:	d01a      	beq.n	8000672 <HAL_DMA_Abort_IT+0x96>
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4a1d      	ldr	r2, [pc, #116]	; (80006b8 <HAL_DMA_Abort_IT+0xdc>)
 8000642:	4293      	cmp	r3, r2
 8000644:	d012      	beq.n	800066c <HAL_DMA_Abort_IT+0x90>
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	4a1c      	ldr	r2, [pc, #112]	; (80006bc <HAL_DMA_Abort_IT+0xe0>)
 800064c:	4293      	cmp	r3, r2
 800064e:	d00a      	beq.n	8000666 <HAL_DMA_Abort_IT+0x8a>
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	4a1a      	ldr	r2, [pc, #104]	; (80006c0 <HAL_DMA_Abort_IT+0xe4>)
 8000656:	4293      	cmp	r3, r2
 8000658:	d102      	bne.n	8000660 <HAL_DMA_Abort_IT+0x84>
 800065a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800065e:	e00e      	b.n	800067e <HAL_DMA_Abort_IT+0xa2>
 8000660:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000664:	e00b      	b.n	800067e <HAL_DMA_Abort_IT+0xa2>
 8000666:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800066a:	e008      	b.n	800067e <HAL_DMA_Abort_IT+0xa2>
 800066c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000670:	e005      	b.n	800067e <HAL_DMA_Abort_IT+0xa2>
 8000672:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000676:	e002      	b.n	800067e <HAL_DMA_Abort_IT+0xa2>
 8000678:	2310      	movs	r3, #16
 800067a:	e000      	b.n	800067e <HAL_DMA_Abort_IT+0xa2>
 800067c:	2301      	movs	r3, #1
 800067e:	4a11      	ldr	r2, [pc, #68]	; (80006c4 <HAL_DMA_Abort_IT+0xe8>)
 8000680:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	2201      	movs	r2, #1
 8000686:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	2200      	movs	r2, #0
 800068e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000696:	2b00      	cmp	r3, #0
 8000698:	d003      	beq.n	80006a2 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800069e:	6878      	ldr	r0, [r7, #4]
 80006a0:	4798      	blx	r3
    } 
  }
  return status;
 80006a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80006a4:	4618      	mov	r0, r3
 80006a6:	3710      	adds	r7, #16
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	40020008 	.word	0x40020008
 80006b0:	4002001c 	.word	0x4002001c
 80006b4:	40020030 	.word	0x40020030
 80006b8:	40020044 	.word	0x40020044
 80006bc:	40020058 	.word	0x40020058
 80006c0:	4002006c 	.word	0x4002006c
 80006c4:	40020000 	.word	0x40020000

080006c8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b084      	sub	sp, #16
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006e4:	2204      	movs	r2, #4
 80006e6:	409a      	lsls	r2, r3
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	4013      	ands	r3, r2
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d04f      	beq.n	8000790 <HAL_DMA_IRQHandler+0xc8>
 80006f0:	68bb      	ldr	r3, [r7, #8]
 80006f2:	f003 0304 	and.w	r3, r3, #4
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d04a      	beq.n	8000790 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	f003 0320 	and.w	r3, r3, #32
 8000704:	2b00      	cmp	r3, #0
 8000706:	d107      	bne.n	8000718 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	681a      	ldr	r2, [r3, #0]
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	f022 0204 	bic.w	r2, r2, #4
 8000716:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4a66      	ldr	r2, [pc, #408]	; (80008b8 <HAL_DMA_IRQHandler+0x1f0>)
 800071e:	4293      	cmp	r3, r2
 8000720:	d029      	beq.n	8000776 <HAL_DMA_IRQHandler+0xae>
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	4a65      	ldr	r2, [pc, #404]	; (80008bc <HAL_DMA_IRQHandler+0x1f4>)
 8000728:	4293      	cmp	r3, r2
 800072a:	d022      	beq.n	8000772 <HAL_DMA_IRQHandler+0xaa>
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	4a63      	ldr	r2, [pc, #396]	; (80008c0 <HAL_DMA_IRQHandler+0x1f8>)
 8000732:	4293      	cmp	r3, r2
 8000734:	d01a      	beq.n	800076c <HAL_DMA_IRQHandler+0xa4>
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	4a62      	ldr	r2, [pc, #392]	; (80008c4 <HAL_DMA_IRQHandler+0x1fc>)
 800073c:	4293      	cmp	r3, r2
 800073e:	d012      	beq.n	8000766 <HAL_DMA_IRQHandler+0x9e>
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a60      	ldr	r2, [pc, #384]	; (80008c8 <HAL_DMA_IRQHandler+0x200>)
 8000746:	4293      	cmp	r3, r2
 8000748:	d00a      	beq.n	8000760 <HAL_DMA_IRQHandler+0x98>
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	4a5f      	ldr	r2, [pc, #380]	; (80008cc <HAL_DMA_IRQHandler+0x204>)
 8000750:	4293      	cmp	r3, r2
 8000752:	d102      	bne.n	800075a <HAL_DMA_IRQHandler+0x92>
 8000754:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000758:	e00e      	b.n	8000778 <HAL_DMA_IRQHandler+0xb0>
 800075a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800075e:	e00b      	b.n	8000778 <HAL_DMA_IRQHandler+0xb0>
 8000760:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000764:	e008      	b.n	8000778 <HAL_DMA_IRQHandler+0xb0>
 8000766:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800076a:	e005      	b.n	8000778 <HAL_DMA_IRQHandler+0xb0>
 800076c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000770:	e002      	b.n	8000778 <HAL_DMA_IRQHandler+0xb0>
 8000772:	2340      	movs	r3, #64	; 0x40
 8000774:	e000      	b.n	8000778 <HAL_DMA_IRQHandler+0xb0>
 8000776:	2304      	movs	r3, #4
 8000778:	4a55      	ldr	r2, [pc, #340]	; (80008d0 <HAL_DMA_IRQHandler+0x208>)
 800077a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000780:	2b00      	cmp	r3, #0
 8000782:	f000 8094 	beq.w	80008ae <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800078a:	6878      	ldr	r0, [r7, #4]
 800078c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800078e:	e08e      	b.n	80008ae <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000794:	2202      	movs	r2, #2
 8000796:	409a      	lsls	r2, r3
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	4013      	ands	r3, r2
 800079c:	2b00      	cmp	r3, #0
 800079e:	d056      	beq.n	800084e <HAL_DMA_IRQHandler+0x186>
 80007a0:	68bb      	ldr	r3, [r7, #8]
 80007a2:	f003 0302 	and.w	r3, r3, #2
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d051      	beq.n	800084e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	f003 0320 	and.w	r3, r3, #32
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d10b      	bne.n	80007d0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	681a      	ldr	r2, [r3, #0]
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	f022 020a 	bic.w	r2, r2, #10
 80007c6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	2201      	movs	r2, #1
 80007cc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	4a38      	ldr	r2, [pc, #224]	; (80008b8 <HAL_DMA_IRQHandler+0x1f0>)
 80007d6:	4293      	cmp	r3, r2
 80007d8:	d029      	beq.n	800082e <HAL_DMA_IRQHandler+0x166>
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	4a37      	ldr	r2, [pc, #220]	; (80008bc <HAL_DMA_IRQHandler+0x1f4>)
 80007e0:	4293      	cmp	r3, r2
 80007e2:	d022      	beq.n	800082a <HAL_DMA_IRQHandler+0x162>
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	4a35      	ldr	r2, [pc, #212]	; (80008c0 <HAL_DMA_IRQHandler+0x1f8>)
 80007ea:	4293      	cmp	r3, r2
 80007ec:	d01a      	beq.n	8000824 <HAL_DMA_IRQHandler+0x15c>
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	4a34      	ldr	r2, [pc, #208]	; (80008c4 <HAL_DMA_IRQHandler+0x1fc>)
 80007f4:	4293      	cmp	r3, r2
 80007f6:	d012      	beq.n	800081e <HAL_DMA_IRQHandler+0x156>
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	4a32      	ldr	r2, [pc, #200]	; (80008c8 <HAL_DMA_IRQHandler+0x200>)
 80007fe:	4293      	cmp	r3, r2
 8000800:	d00a      	beq.n	8000818 <HAL_DMA_IRQHandler+0x150>
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	4a31      	ldr	r2, [pc, #196]	; (80008cc <HAL_DMA_IRQHandler+0x204>)
 8000808:	4293      	cmp	r3, r2
 800080a:	d102      	bne.n	8000812 <HAL_DMA_IRQHandler+0x14a>
 800080c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000810:	e00e      	b.n	8000830 <HAL_DMA_IRQHandler+0x168>
 8000812:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000816:	e00b      	b.n	8000830 <HAL_DMA_IRQHandler+0x168>
 8000818:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800081c:	e008      	b.n	8000830 <HAL_DMA_IRQHandler+0x168>
 800081e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000822:	e005      	b.n	8000830 <HAL_DMA_IRQHandler+0x168>
 8000824:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000828:	e002      	b.n	8000830 <HAL_DMA_IRQHandler+0x168>
 800082a:	2320      	movs	r3, #32
 800082c:	e000      	b.n	8000830 <HAL_DMA_IRQHandler+0x168>
 800082e:	2302      	movs	r3, #2
 8000830:	4a27      	ldr	r2, [pc, #156]	; (80008d0 <HAL_DMA_IRQHandler+0x208>)
 8000832:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	2200      	movs	r2, #0
 8000838:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000840:	2b00      	cmp	r3, #0
 8000842:	d034      	beq.n	80008ae <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000848:	6878      	ldr	r0, [r7, #4]
 800084a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800084c:	e02f      	b.n	80008ae <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000852:	2208      	movs	r2, #8
 8000854:	409a      	lsls	r2, r3
 8000856:	68fb      	ldr	r3, [r7, #12]
 8000858:	4013      	ands	r3, r2
 800085a:	2b00      	cmp	r3, #0
 800085c:	d028      	beq.n	80008b0 <HAL_DMA_IRQHandler+0x1e8>
 800085e:	68bb      	ldr	r3, [r7, #8]
 8000860:	f003 0308 	and.w	r3, r3, #8
 8000864:	2b00      	cmp	r3, #0
 8000866:	d023      	beq.n	80008b0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	681a      	ldr	r2, [r3, #0]
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	f022 020e 	bic.w	r2, r2, #14
 8000876:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000880:	2101      	movs	r1, #1
 8000882:	fa01 f202 	lsl.w	r2, r1, r2
 8000886:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	2201      	movs	r2, #1
 800088c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	2201      	movs	r2, #1
 8000892:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	2200      	movs	r2, #0
 800089a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d004      	beq.n	80008b0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008aa:	6878      	ldr	r0, [r7, #4]
 80008ac:	4798      	blx	r3
    }
  }
  return;
 80008ae:	bf00      	nop
 80008b0:	bf00      	nop
}
 80008b2:	3710      	adds	r7, #16
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	40020008 	.word	0x40020008
 80008bc:	4002001c 	.word	0x4002001c
 80008c0:	40020030 	.word	0x40020030
 80008c4:	40020044 	.word	0x40020044
 80008c8:	40020058 	.word	0x40020058
 80008cc:	4002006c 	.word	0x4002006c
 80008d0:	40020000 	.word	0x40020000

080008d4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80008d4:	b480      	push	{r7}
 80008d6:	b085      	sub	sp, #20
 80008d8:	af00      	add	r7, sp, #0
 80008da:	60f8      	str	r0, [r7, #12]
 80008dc:	60b9      	str	r1, [r7, #8]
 80008de:	607a      	str	r2, [r7, #4]
 80008e0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80008ea:	2101      	movs	r1, #1
 80008ec:	fa01 f202 	lsl.w	r2, r1, r2
 80008f0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	683a      	ldr	r2, [r7, #0]
 80008f8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	685b      	ldr	r3, [r3, #4]
 80008fe:	2b10      	cmp	r3, #16
 8000900:	d108      	bne.n	8000914 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	687a      	ldr	r2, [r7, #4]
 8000908:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800090a:	68fb      	ldr	r3, [r7, #12]
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	68ba      	ldr	r2, [r7, #8]
 8000910:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000912:	e007      	b.n	8000924 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	68ba      	ldr	r2, [r7, #8]
 800091a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	687a      	ldr	r2, [r7, #4]
 8000922:	60da      	str	r2, [r3, #12]
}
 8000924:	bf00      	nop
 8000926:	3714      	adds	r7, #20
 8000928:	46bd      	mov	sp, r7
 800092a:	bc80      	pop	{r7}
 800092c:	4770      	bx	lr
	...

08000930 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000930:	b480      	push	{r7}
 8000932:	b08b      	sub	sp, #44	; 0x2c
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
 8000938:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800093a:	2300      	movs	r3, #0
 800093c:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 800093e:	2300      	movs	r3, #0
 8000940:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 8000942:	2300      	movs	r3, #0
 8000944:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 8000946:	2300      	movs	r3, #0
 8000948:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 800094a:	2300      	movs	r3, #0
 800094c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 800094e:	2300      	movs	r3, #0
 8000950:	627b      	str	r3, [r7, #36]	; 0x24
 8000952:	e127      	b.n	8000ba4 <HAL_GPIO_Init+0x274>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8000954:	2201      	movs	r2, #1
 8000956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000958:	fa02 f303 	lsl.w	r3, r2, r3
 800095c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	69fa      	ldr	r2, [r7, #28]
 8000964:	4013      	ands	r3, r2
 8000966:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000968:	69ba      	ldr	r2, [r7, #24]
 800096a:	69fb      	ldr	r3, [r7, #28]
 800096c:	429a      	cmp	r2, r3
 800096e:	f040 8116 	bne.w	8000b9e <HAL_GPIO_Init+0x26e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	685b      	ldr	r3, [r3, #4]
 8000976:	2b12      	cmp	r3, #18
 8000978:	d034      	beq.n	80009e4 <HAL_GPIO_Init+0xb4>
 800097a:	2b12      	cmp	r3, #18
 800097c:	d80d      	bhi.n	800099a <HAL_GPIO_Init+0x6a>
 800097e:	2b02      	cmp	r3, #2
 8000980:	d02b      	beq.n	80009da <HAL_GPIO_Init+0xaa>
 8000982:	2b02      	cmp	r3, #2
 8000984:	d804      	bhi.n	8000990 <HAL_GPIO_Init+0x60>
 8000986:	2b00      	cmp	r3, #0
 8000988:	d031      	beq.n	80009ee <HAL_GPIO_Init+0xbe>
 800098a:	2b01      	cmp	r3, #1
 800098c:	d01c      	beq.n	80009c8 <HAL_GPIO_Init+0x98>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800098e:	e048      	b.n	8000a22 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000990:	2b03      	cmp	r3, #3
 8000992:	d043      	beq.n	8000a1c <HAL_GPIO_Init+0xec>
 8000994:	2b11      	cmp	r3, #17
 8000996:	d01b      	beq.n	80009d0 <HAL_GPIO_Init+0xa0>
          break;
 8000998:	e043      	b.n	8000a22 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 800099a:	4a87      	ldr	r2, [pc, #540]	; (8000bb8 <HAL_GPIO_Init+0x288>)
 800099c:	4293      	cmp	r3, r2
 800099e:	d026      	beq.n	80009ee <HAL_GPIO_Init+0xbe>
 80009a0:	4a85      	ldr	r2, [pc, #532]	; (8000bb8 <HAL_GPIO_Init+0x288>)
 80009a2:	4293      	cmp	r3, r2
 80009a4:	d806      	bhi.n	80009b4 <HAL_GPIO_Init+0x84>
 80009a6:	4a85      	ldr	r2, [pc, #532]	; (8000bbc <HAL_GPIO_Init+0x28c>)
 80009a8:	4293      	cmp	r3, r2
 80009aa:	d020      	beq.n	80009ee <HAL_GPIO_Init+0xbe>
 80009ac:	4a84      	ldr	r2, [pc, #528]	; (8000bc0 <HAL_GPIO_Init+0x290>)
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d01d      	beq.n	80009ee <HAL_GPIO_Init+0xbe>
          break;
 80009b2:	e036      	b.n	8000a22 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 80009b4:	4a83      	ldr	r2, [pc, #524]	; (8000bc4 <HAL_GPIO_Init+0x294>)
 80009b6:	4293      	cmp	r3, r2
 80009b8:	d019      	beq.n	80009ee <HAL_GPIO_Init+0xbe>
 80009ba:	4a83      	ldr	r2, [pc, #524]	; (8000bc8 <HAL_GPIO_Init+0x298>)
 80009bc:	4293      	cmp	r3, r2
 80009be:	d016      	beq.n	80009ee <HAL_GPIO_Init+0xbe>
 80009c0:	4a82      	ldr	r2, [pc, #520]	; (8000bcc <HAL_GPIO_Init+0x29c>)
 80009c2:	4293      	cmp	r3, r2
 80009c4:	d013      	beq.n	80009ee <HAL_GPIO_Init+0xbe>
          break;
 80009c6:	e02c      	b.n	8000a22 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	68db      	ldr	r3, [r3, #12]
 80009cc:	623b      	str	r3, [r7, #32]
          break;
 80009ce:	e028      	b.n	8000a22 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	68db      	ldr	r3, [r3, #12]
 80009d4:	3304      	adds	r3, #4
 80009d6:	623b      	str	r3, [r7, #32]
          break;
 80009d8:	e023      	b.n	8000a22 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80009da:	683b      	ldr	r3, [r7, #0]
 80009dc:	68db      	ldr	r3, [r3, #12]
 80009de:	3308      	adds	r3, #8
 80009e0:	623b      	str	r3, [r7, #32]
          break;
 80009e2:	e01e      	b.n	8000a22 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80009e4:	683b      	ldr	r3, [r7, #0]
 80009e6:	68db      	ldr	r3, [r3, #12]
 80009e8:	330c      	adds	r3, #12
 80009ea:	623b      	str	r3, [r7, #32]
          break;
 80009ec:	e019      	b.n	8000a22 <HAL_GPIO_Init+0xf2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80009ee:	683b      	ldr	r3, [r7, #0]
 80009f0:	689b      	ldr	r3, [r3, #8]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d102      	bne.n	80009fc <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80009f6:	2304      	movs	r3, #4
 80009f8:	623b      	str	r3, [r7, #32]
          break;
 80009fa:	e012      	b.n	8000a22 <HAL_GPIO_Init+0xf2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	689b      	ldr	r3, [r3, #8]
 8000a00:	2b01      	cmp	r3, #1
 8000a02:	d105      	bne.n	8000a10 <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a04:	2308      	movs	r3, #8
 8000a06:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	69fa      	ldr	r2, [r7, #28]
 8000a0c:	611a      	str	r2, [r3, #16]
          break;
 8000a0e:	e008      	b.n	8000a22 <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a10:	2308      	movs	r3, #8
 8000a12:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	69fa      	ldr	r2, [r7, #28]
 8000a18:	615a      	str	r2, [r3, #20]
          break;
 8000a1a:	e002      	b.n	8000a22 <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	623b      	str	r3, [r7, #32]
          break;
 8000a20:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000a22:	69bb      	ldr	r3, [r7, #24]
 8000a24:	2bff      	cmp	r3, #255	; 0xff
 8000a26:	d801      	bhi.n	8000a2c <HAL_GPIO_Init+0xfc>
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	e001      	b.n	8000a30 <HAL_GPIO_Init+0x100>
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	3304      	adds	r3, #4
 8000a30:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8000a32:	69bb      	ldr	r3, [r7, #24]
 8000a34:	2bff      	cmp	r3, #255	; 0xff
 8000a36:	d802      	bhi.n	8000a3e <HAL_GPIO_Init+0x10e>
 8000a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a3a:	009b      	lsls	r3, r3, #2
 8000a3c:	e002      	b.n	8000a44 <HAL_GPIO_Init+0x114>
 8000a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a40:	3b08      	subs	r3, #8
 8000a42:	009b      	lsls	r3, r3, #2
 8000a44:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	681a      	ldr	r2, [r3, #0]
 8000a4a:	210f      	movs	r1, #15
 8000a4c:	693b      	ldr	r3, [r7, #16]
 8000a4e:	fa01 f303 	lsl.w	r3, r1, r3
 8000a52:	43db      	mvns	r3, r3
 8000a54:	401a      	ands	r2, r3
 8000a56:	6a39      	ldr	r1, [r7, #32]
 8000a58:	693b      	ldr	r3, [r7, #16]
 8000a5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000a5e:	431a      	orrs	r2, r3
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	685b      	ldr	r3, [r3, #4]
 8000a68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	f000 8096 	beq.w	8000b9e <HAL_GPIO_Init+0x26e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000a72:	4b57      	ldr	r3, [pc, #348]	; (8000bd0 <HAL_GPIO_Init+0x2a0>)
 8000a74:	699b      	ldr	r3, [r3, #24]
 8000a76:	4a56      	ldr	r2, [pc, #344]	; (8000bd0 <HAL_GPIO_Init+0x2a0>)
 8000a78:	f043 0301 	orr.w	r3, r3, #1
 8000a7c:	6193      	str	r3, [r2, #24]
 8000a7e:	4b54      	ldr	r3, [pc, #336]	; (8000bd0 <HAL_GPIO_Init+0x2a0>)
 8000a80:	699b      	ldr	r3, [r3, #24]
 8000a82:	f003 0301 	and.w	r3, r3, #1
 8000a86:	60bb      	str	r3, [r7, #8]
 8000a88:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 8000a8a:	4a52      	ldr	r2, [pc, #328]	; (8000bd4 <HAL_GPIO_Init+0x2a4>)
 8000a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a8e:	089b      	lsrs	r3, r3, #2
 8000a90:	3302      	adds	r3, #2
 8000a92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a96:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a9a:	f003 0303 	and.w	r3, r3, #3
 8000a9e:	009b      	lsls	r3, r3, #2
 8000aa0:	220f      	movs	r2, #15
 8000aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa6:	43db      	mvns	r3, r3
 8000aa8:	697a      	ldr	r2, [r7, #20]
 8000aaa:	4013      	ands	r3, r2
 8000aac:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	4a49      	ldr	r2, [pc, #292]	; (8000bd8 <HAL_GPIO_Init+0x2a8>)
 8000ab2:	4293      	cmp	r3, r2
 8000ab4:	d013      	beq.n	8000ade <HAL_GPIO_Init+0x1ae>
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	4a48      	ldr	r2, [pc, #288]	; (8000bdc <HAL_GPIO_Init+0x2ac>)
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d00d      	beq.n	8000ada <HAL_GPIO_Init+0x1aa>
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	4a47      	ldr	r2, [pc, #284]	; (8000be0 <HAL_GPIO_Init+0x2b0>)
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	d007      	beq.n	8000ad6 <HAL_GPIO_Init+0x1a6>
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	4a46      	ldr	r2, [pc, #280]	; (8000be4 <HAL_GPIO_Init+0x2b4>)
 8000aca:	4293      	cmp	r3, r2
 8000acc:	d101      	bne.n	8000ad2 <HAL_GPIO_Init+0x1a2>
 8000ace:	2303      	movs	r3, #3
 8000ad0:	e006      	b.n	8000ae0 <HAL_GPIO_Init+0x1b0>
 8000ad2:	2304      	movs	r3, #4
 8000ad4:	e004      	b.n	8000ae0 <HAL_GPIO_Init+0x1b0>
 8000ad6:	2302      	movs	r3, #2
 8000ad8:	e002      	b.n	8000ae0 <HAL_GPIO_Init+0x1b0>
 8000ada:	2301      	movs	r3, #1
 8000adc:	e000      	b.n	8000ae0 <HAL_GPIO_Init+0x1b0>
 8000ade:	2300      	movs	r3, #0
 8000ae0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ae2:	f002 0203 	and.w	r2, r2, #3
 8000ae6:	0092      	lsls	r2, r2, #2
 8000ae8:	4093      	lsls	r3, r2
 8000aea:	697a      	ldr	r2, [r7, #20]
 8000aec:	4313      	orrs	r3, r2
 8000aee:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8000af0:	4938      	ldr	r1, [pc, #224]	; (8000bd4 <HAL_GPIO_Init+0x2a4>)
 8000af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000af4:	089b      	lsrs	r3, r3, #2
 8000af6:	3302      	adds	r3, #2
 8000af8:	697a      	ldr	r2, [r7, #20]
 8000afa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d006      	beq.n	8000b18 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000b0a:	4b37      	ldr	r3, [pc, #220]	; (8000be8 <HAL_GPIO_Init+0x2b8>)
 8000b0c:	681a      	ldr	r2, [r3, #0]
 8000b0e:	4936      	ldr	r1, [pc, #216]	; (8000be8 <HAL_GPIO_Init+0x2b8>)
 8000b10:	69bb      	ldr	r3, [r7, #24]
 8000b12:	4313      	orrs	r3, r2
 8000b14:	600b      	str	r3, [r1, #0]
 8000b16:	e006      	b.n	8000b26 <HAL_GPIO_Init+0x1f6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000b18:	4b33      	ldr	r3, [pc, #204]	; (8000be8 <HAL_GPIO_Init+0x2b8>)
 8000b1a:	681a      	ldr	r2, [r3, #0]
 8000b1c:	69bb      	ldr	r3, [r7, #24]
 8000b1e:	43db      	mvns	r3, r3
 8000b20:	4931      	ldr	r1, [pc, #196]	; (8000be8 <HAL_GPIO_Init+0x2b8>)
 8000b22:	4013      	ands	r3, r2
 8000b24:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	685b      	ldr	r3, [r3, #4]
 8000b2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d006      	beq.n	8000b40 <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000b32:	4b2d      	ldr	r3, [pc, #180]	; (8000be8 <HAL_GPIO_Init+0x2b8>)
 8000b34:	685a      	ldr	r2, [r3, #4]
 8000b36:	492c      	ldr	r1, [pc, #176]	; (8000be8 <HAL_GPIO_Init+0x2b8>)
 8000b38:	69bb      	ldr	r3, [r7, #24]
 8000b3a:	4313      	orrs	r3, r2
 8000b3c:	604b      	str	r3, [r1, #4]
 8000b3e:	e006      	b.n	8000b4e <HAL_GPIO_Init+0x21e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000b40:	4b29      	ldr	r3, [pc, #164]	; (8000be8 <HAL_GPIO_Init+0x2b8>)
 8000b42:	685a      	ldr	r2, [r3, #4]
 8000b44:	69bb      	ldr	r3, [r7, #24]
 8000b46:	43db      	mvns	r3, r3
 8000b48:	4927      	ldr	r1, [pc, #156]	; (8000be8 <HAL_GPIO_Init+0x2b8>)
 8000b4a:	4013      	ands	r3, r2
 8000b4c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	685b      	ldr	r3, [r3, #4]
 8000b52:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d006      	beq.n	8000b68 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000b5a:	4b23      	ldr	r3, [pc, #140]	; (8000be8 <HAL_GPIO_Init+0x2b8>)
 8000b5c:	689a      	ldr	r2, [r3, #8]
 8000b5e:	4922      	ldr	r1, [pc, #136]	; (8000be8 <HAL_GPIO_Init+0x2b8>)
 8000b60:	69bb      	ldr	r3, [r7, #24]
 8000b62:	4313      	orrs	r3, r2
 8000b64:	608b      	str	r3, [r1, #8]
 8000b66:	e006      	b.n	8000b76 <HAL_GPIO_Init+0x246>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000b68:	4b1f      	ldr	r3, [pc, #124]	; (8000be8 <HAL_GPIO_Init+0x2b8>)
 8000b6a:	689a      	ldr	r2, [r3, #8]
 8000b6c:	69bb      	ldr	r3, [r7, #24]
 8000b6e:	43db      	mvns	r3, r3
 8000b70:	491d      	ldr	r1, [pc, #116]	; (8000be8 <HAL_GPIO_Init+0x2b8>)
 8000b72:	4013      	ands	r3, r2
 8000b74:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	685b      	ldr	r3, [r3, #4]
 8000b7a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d006      	beq.n	8000b90 <HAL_GPIO_Init+0x260>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000b82:	4b19      	ldr	r3, [pc, #100]	; (8000be8 <HAL_GPIO_Init+0x2b8>)
 8000b84:	68da      	ldr	r2, [r3, #12]
 8000b86:	4918      	ldr	r1, [pc, #96]	; (8000be8 <HAL_GPIO_Init+0x2b8>)
 8000b88:	69bb      	ldr	r3, [r7, #24]
 8000b8a:	4313      	orrs	r3, r2
 8000b8c:	60cb      	str	r3, [r1, #12]
 8000b8e:	e006      	b.n	8000b9e <HAL_GPIO_Init+0x26e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000b90:	4b15      	ldr	r3, [pc, #84]	; (8000be8 <HAL_GPIO_Init+0x2b8>)
 8000b92:	68da      	ldr	r2, [r3, #12]
 8000b94:	69bb      	ldr	r3, [r7, #24]
 8000b96:	43db      	mvns	r3, r3
 8000b98:	4913      	ldr	r1, [pc, #76]	; (8000be8 <HAL_GPIO_Init+0x2b8>)
 8000b9a:	4013      	ands	r3, r2
 8000b9c:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ba0:	3301      	adds	r3, #1
 8000ba2:	627b      	str	r3, [r7, #36]	; 0x24
 8000ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ba6:	2b0f      	cmp	r3, #15
 8000ba8:	f67f aed4 	bls.w	8000954 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8000bac:	bf00      	nop
 8000bae:	372c      	adds	r7, #44	; 0x2c
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bc80      	pop	{r7}
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	10210000 	.word	0x10210000
 8000bbc:	10110000 	.word	0x10110000
 8000bc0:	10120000 	.word	0x10120000
 8000bc4:	10310000 	.word	0x10310000
 8000bc8:	10320000 	.word	0x10320000
 8000bcc:	10220000 	.word	0x10220000
 8000bd0:	40021000 	.word	0x40021000
 8000bd4:	40010000 	.word	0x40010000
 8000bd8:	40010800 	.word	0x40010800
 8000bdc:	40010c00 	.word	0x40010c00
 8000be0:	40011000 	.word	0x40011000
 8000be4:	40011400 	.word	0x40011400
 8000be8:	40010400 	.word	0x40010400

08000bec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b083      	sub	sp, #12
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
 8000bf4:	460b      	mov	r3, r1
 8000bf6:	807b      	strh	r3, [r7, #2]
 8000bf8:	4613      	mov	r3, r2
 8000bfa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000bfc:	787b      	ldrb	r3, [r7, #1]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d003      	beq.n	8000c0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000c02:	887a      	ldrh	r2, [r7, #2]
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000c08:	e003      	b.n	8000c12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000c0a:	887b      	ldrh	r3, [r7, #2]
 8000c0c:	041a      	lsls	r2, r3, #16
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	611a      	str	r2, [r3, #16]
}
 8000c12:	bf00      	nop
 8000c14:	370c      	adds	r7, #12
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bc80      	pop	{r7}
 8000c1a:	4770      	bx	lr

08000c1c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b086      	sub	sp, #24
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8000c24:	2300      	movs	r3, #0
 8000c26:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	f003 0301 	and.w	r3, r3, #1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	f000 8087 	beq.w	8000d44 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000c36:	4b92      	ldr	r3, [pc, #584]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000c38:	685b      	ldr	r3, [r3, #4]
 8000c3a:	f003 030c 	and.w	r3, r3, #12
 8000c3e:	2b04      	cmp	r3, #4
 8000c40:	d00c      	beq.n	8000c5c <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c42:	4b8f      	ldr	r3, [pc, #572]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000c44:	685b      	ldr	r3, [r3, #4]
 8000c46:	f003 030c 	and.w	r3, r3, #12
 8000c4a:	2b08      	cmp	r3, #8
 8000c4c:	d112      	bne.n	8000c74 <HAL_RCC_OscConfig+0x58>
 8000c4e:	4b8c      	ldr	r3, [pc, #560]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000c50:	685b      	ldr	r3, [r3, #4]
 8000c52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c5a:	d10b      	bne.n	8000c74 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c5c:	4b88      	ldr	r3, [pc, #544]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d06c      	beq.n	8000d42 <HAL_RCC_OscConfig+0x126>
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	685b      	ldr	r3, [r3, #4]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d168      	bne.n	8000d42 <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8000c70:	2301      	movs	r3, #1
 8000c72:	e22d      	b.n	80010d0 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	685b      	ldr	r3, [r3, #4]
 8000c78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c7c:	d106      	bne.n	8000c8c <HAL_RCC_OscConfig+0x70>
 8000c7e:	4b80      	ldr	r3, [pc, #512]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	4a7f      	ldr	r2, [pc, #508]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000c84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c88:	6013      	str	r3, [r2, #0]
 8000c8a:	e02e      	b.n	8000cea <HAL_RCC_OscConfig+0xce>
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	685b      	ldr	r3, [r3, #4]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d10c      	bne.n	8000cae <HAL_RCC_OscConfig+0x92>
 8000c94:	4b7a      	ldr	r3, [pc, #488]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4a79      	ldr	r2, [pc, #484]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000c9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c9e:	6013      	str	r3, [r2, #0]
 8000ca0:	4b77      	ldr	r3, [pc, #476]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	4a76      	ldr	r2, [pc, #472]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000ca6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000caa:	6013      	str	r3, [r2, #0]
 8000cac:	e01d      	b.n	8000cea <HAL_RCC_OscConfig+0xce>
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000cb6:	d10c      	bne.n	8000cd2 <HAL_RCC_OscConfig+0xb6>
 8000cb8:	4b71      	ldr	r3, [pc, #452]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a70      	ldr	r2, [pc, #448]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000cbe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000cc2:	6013      	str	r3, [r2, #0]
 8000cc4:	4b6e      	ldr	r3, [pc, #440]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a6d      	ldr	r2, [pc, #436]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000cca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000cce:	6013      	str	r3, [r2, #0]
 8000cd0:	e00b      	b.n	8000cea <HAL_RCC_OscConfig+0xce>
 8000cd2:	4b6b      	ldr	r3, [pc, #428]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	4a6a      	ldr	r2, [pc, #424]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000cd8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000cdc:	6013      	str	r3, [r2, #0]
 8000cde:	4b68      	ldr	r3, [pc, #416]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	4a67      	ldr	r2, [pc, #412]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000ce4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ce8:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d013      	beq.n	8000d1a <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cf2:	f7ff fa83 	bl	80001fc <HAL_GetTick>
 8000cf6:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cf8:	e008      	b.n	8000d0c <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000cfa:	f7ff fa7f 	bl	80001fc <HAL_GetTick>
 8000cfe:	4602      	mov	r2, r0
 8000d00:	693b      	ldr	r3, [r7, #16]
 8000d02:	1ad3      	subs	r3, r2, r3
 8000d04:	2b64      	cmp	r3, #100	; 0x64
 8000d06:	d901      	bls.n	8000d0c <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8000d08:	2303      	movs	r3, #3
 8000d0a:	e1e1      	b.n	80010d0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d0c:	4b5c      	ldr	r3, [pc, #368]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d0f0      	beq.n	8000cfa <HAL_RCC_OscConfig+0xde>
 8000d18:	e014      	b.n	8000d44 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d1a:	f7ff fa6f 	bl	80001fc <HAL_GetTick>
 8000d1e:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d20:	e008      	b.n	8000d34 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d22:	f7ff fa6b 	bl	80001fc <HAL_GetTick>
 8000d26:	4602      	mov	r2, r0
 8000d28:	693b      	ldr	r3, [r7, #16]
 8000d2a:	1ad3      	subs	r3, r2, r3
 8000d2c:	2b64      	cmp	r3, #100	; 0x64
 8000d2e:	d901      	bls.n	8000d34 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8000d30:	2303      	movs	r3, #3
 8000d32:	e1cd      	b.n	80010d0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d34:	4b52      	ldr	r3, [pc, #328]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d1f0      	bne.n	8000d22 <HAL_RCC_OscConfig+0x106>
 8000d40:	e000      	b.n	8000d44 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d42:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	f003 0302 	and.w	r3, r3, #2
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d063      	beq.n	8000e18 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000d50:	4b4b      	ldr	r3, [pc, #300]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000d52:	685b      	ldr	r3, [r3, #4]
 8000d54:	f003 030c 	and.w	r3, r3, #12
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d00b      	beq.n	8000d74 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000d5c:	4b48      	ldr	r3, [pc, #288]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	f003 030c 	and.w	r3, r3, #12
 8000d64:	2b08      	cmp	r3, #8
 8000d66:	d11c      	bne.n	8000da2 <HAL_RCC_OscConfig+0x186>
 8000d68:	4b45      	ldr	r3, [pc, #276]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d116      	bne.n	8000da2 <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d74:	4b42      	ldr	r3, [pc, #264]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	f003 0302 	and.w	r3, r3, #2
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d005      	beq.n	8000d8c <HAL_RCC_OscConfig+0x170>
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	691b      	ldr	r3, [r3, #16]
 8000d84:	2b01      	cmp	r3, #1
 8000d86:	d001      	beq.n	8000d8c <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8000d88:	2301      	movs	r3, #1
 8000d8a:	e1a1      	b.n	80010d0 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d8c:	4b3c      	ldr	r3, [pc, #240]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	695b      	ldr	r3, [r3, #20]
 8000d98:	00db      	lsls	r3, r3, #3
 8000d9a:	4939      	ldr	r1, [pc, #228]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000d9c:	4313      	orrs	r3, r2
 8000d9e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000da0:	e03a      	b.n	8000e18 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	691b      	ldr	r3, [r3, #16]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d020      	beq.n	8000dec <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000daa:	4b36      	ldr	r3, [pc, #216]	; (8000e84 <HAL_RCC_OscConfig+0x268>)
 8000dac:	2201      	movs	r2, #1
 8000dae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000db0:	f7ff fa24 	bl	80001fc <HAL_GetTick>
 8000db4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000db6:	e008      	b.n	8000dca <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000db8:	f7ff fa20 	bl	80001fc <HAL_GetTick>
 8000dbc:	4602      	mov	r2, r0
 8000dbe:	693b      	ldr	r3, [r7, #16]
 8000dc0:	1ad3      	subs	r3, r2, r3
 8000dc2:	2b02      	cmp	r3, #2
 8000dc4:	d901      	bls.n	8000dca <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8000dc6:	2303      	movs	r3, #3
 8000dc8:	e182      	b.n	80010d0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000dca:	4b2d      	ldr	r3, [pc, #180]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	f003 0302 	and.w	r3, r3, #2
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d0f0      	beq.n	8000db8 <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dd6:	4b2a      	ldr	r3, [pc, #168]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	695b      	ldr	r3, [r3, #20]
 8000de2:	00db      	lsls	r3, r3, #3
 8000de4:	4926      	ldr	r1, [pc, #152]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000de6:	4313      	orrs	r3, r2
 8000de8:	600b      	str	r3, [r1, #0]
 8000dea:	e015      	b.n	8000e18 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000dec:	4b25      	ldr	r3, [pc, #148]	; (8000e84 <HAL_RCC_OscConfig+0x268>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000df2:	f7ff fa03 	bl	80001fc <HAL_GetTick>
 8000df6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000df8:	e008      	b.n	8000e0c <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000dfa:	f7ff f9ff 	bl	80001fc <HAL_GetTick>
 8000dfe:	4602      	mov	r2, r0
 8000e00:	693b      	ldr	r3, [r7, #16]
 8000e02:	1ad3      	subs	r3, r2, r3
 8000e04:	2b02      	cmp	r3, #2
 8000e06:	d901      	bls.n	8000e0c <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8000e08:	2303      	movs	r3, #3
 8000e0a:	e161      	b.n	80010d0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e0c:	4b1c      	ldr	r3, [pc, #112]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	f003 0302 	and.w	r3, r3, #2
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d1f0      	bne.n	8000dfa <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	f003 0308 	and.w	r3, r3, #8
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d039      	beq.n	8000e98 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	699b      	ldr	r3, [r3, #24]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d019      	beq.n	8000e60 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e2c:	4b16      	ldr	r3, [pc, #88]	; (8000e88 <HAL_RCC_OscConfig+0x26c>)
 8000e2e:	2201      	movs	r2, #1
 8000e30:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e32:	f7ff f9e3 	bl	80001fc <HAL_GetTick>
 8000e36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e38:	e008      	b.n	8000e4c <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e3a:	f7ff f9df 	bl	80001fc <HAL_GetTick>
 8000e3e:	4602      	mov	r2, r0
 8000e40:	693b      	ldr	r3, [r7, #16]
 8000e42:	1ad3      	subs	r3, r2, r3
 8000e44:	2b02      	cmp	r3, #2
 8000e46:	d901      	bls.n	8000e4c <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8000e48:	2303      	movs	r3, #3
 8000e4a:	e141      	b.n	80010d0 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e4c:	4b0c      	ldr	r3, [pc, #48]	; (8000e80 <HAL_RCC_OscConfig+0x264>)
 8000e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e50:	f003 0302 	and.w	r3, r3, #2
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d0f0      	beq.n	8000e3a <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8000e58:	2001      	movs	r0, #1
 8000e5a:	f000 fae3 	bl	8001424 <RCC_Delay>
 8000e5e:	e01b      	b.n	8000e98 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e60:	4b09      	ldr	r3, [pc, #36]	; (8000e88 <HAL_RCC_OscConfig+0x26c>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e66:	f7ff f9c9 	bl	80001fc <HAL_GetTick>
 8000e6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e6c:	e00e      	b.n	8000e8c <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e6e:	f7ff f9c5 	bl	80001fc <HAL_GetTick>
 8000e72:	4602      	mov	r2, r0
 8000e74:	693b      	ldr	r3, [r7, #16]
 8000e76:	1ad3      	subs	r3, r2, r3
 8000e78:	2b02      	cmp	r3, #2
 8000e7a:	d907      	bls.n	8000e8c <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8000e7c:	2303      	movs	r3, #3
 8000e7e:	e127      	b.n	80010d0 <HAL_RCC_OscConfig+0x4b4>
 8000e80:	40021000 	.word	0x40021000
 8000e84:	42420000 	.word	0x42420000
 8000e88:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e8c:	4b92      	ldr	r3, [pc, #584]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8000e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e90:	f003 0302 	and.w	r3, r3, #2
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d1ea      	bne.n	8000e6e <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f003 0304 	and.w	r3, r3, #4
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	f000 80a6 	beq.w	8000ff2 <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000eaa:	4b8b      	ldr	r3, [pc, #556]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8000eac:	69db      	ldr	r3, [r3, #28]
 8000eae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d10d      	bne.n	8000ed2 <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000eb6:	4b88      	ldr	r3, [pc, #544]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8000eb8:	69db      	ldr	r3, [r3, #28]
 8000eba:	4a87      	ldr	r2, [pc, #540]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8000ebc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ec0:	61d3      	str	r3, [r2, #28]
 8000ec2:	4b85      	ldr	r3, [pc, #532]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8000ec4:	69db      	ldr	r3, [r3, #28]
 8000ec6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eca:	60fb      	str	r3, [r7, #12]
 8000ecc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ed2:	4b82      	ldr	r3, [pc, #520]	; (80010dc <HAL_RCC_OscConfig+0x4c0>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d118      	bne.n	8000f10 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ede:	4b7f      	ldr	r3, [pc, #508]	; (80010dc <HAL_RCC_OscConfig+0x4c0>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	4a7e      	ldr	r2, [pc, #504]	; (80010dc <HAL_RCC_OscConfig+0x4c0>)
 8000ee4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ee8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000eea:	f7ff f987 	bl	80001fc <HAL_GetTick>
 8000eee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ef0:	e008      	b.n	8000f04 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ef2:	f7ff f983 	bl	80001fc <HAL_GetTick>
 8000ef6:	4602      	mov	r2, r0
 8000ef8:	693b      	ldr	r3, [r7, #16]
 8000efa:	1ad3      	subs	r3, r2, r3
 8000efc:	2b64      	cmp	r3, #100	; 0x64
 8000efe:	d901      	bls.n	8000f04 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8000f00:	2303      	movs	r3, #3
 8000f02:	e0e5      	b.n	80010d0 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f04:	4b75      	ldr	r3, [pc, #468]	; (80010dc <HAL_RCC_OscConfig+0x4c0>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d0f0      	beq.n	8000ef2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	68db      	ldr	r3, [r3, #12]
 8000f14:	2b01      	cmp	r3, #1
 8000f16:	d106      	bne.n	8000f26 <HAL_RCC_OscConfig+0x30a>
 8000f18:	4b6f      	ldr	r3, [pc, #444]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8000f1a:	6a1b      	ldr	r3, [r3, #32]
 8000f1c:	4a6e      	ldr	r2, [pc, #440]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8000f1e:	f043 0301 	orr.w	r3, r3, #1
 8000f22:	6213      	str	r3, [r2, #32]
 8000f24:	e02d      	b.n	8000f82 <HAL_RCC_OscConfig+0x366>
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	68db      	ldr	r3, [r3, #12]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d10c      	bne.n	8000f48 <HAL_RCC_OscConfig+0x32c>
 8000f2e:	4b6a      	ldr	r3, [pc, #424]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8000f30:	6a1b      	ldr	r3, [r3, #32]
 8000f32:	4a69      	ldr	r2, [pc, #420]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8000f34:	f023 0301 	bic.w	r3, r3, #1
 8000f38:	6213      	str	r3, [r2, #32]
 8000f3a:	4b67      	ldr	r3, [pc, #412]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8000f3c:	6a1b      	ldr	r3, [r3, #32]
 8000f3e:	4a66      	ldr	r2, [pc, #408]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8000f40:	f023 0304 	bic.w	r3, r3, #4
 8000f44:	6213      	str	r3, [r2, #32]
 8000f46:	e01c      	b.n	8000f82 <HAL_RCC_OscConfig+0x366>
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	68db      	ldr	r3, [r3, #12]
 8000f4c:	2b05      	cmp	r3, #5
 8000f4e:	d10c      	bne.n	8000f6a <HAL_RCC_OscConfig+0x34e>
 8000f50:	4b61      	ldr	r3, [pc, #388]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8000f52:	6a1b      	ldr	r3, [r3, #32]
 8000f54:	4a60      	ldr	r2, [pc, #384]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8000f56:	f043 0304 	orr.w	r3, r3, #4
 8000f5a:	6213      	str	r3, [r2, #32]
 8000f5c:	4b5e      	ldr	r3, [pc, #376]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8000f5e:	6a1b      	ldr	r3, [r3, #32]
 8000f60:	4a5d      	ldr	r2, [pc, #372]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8000f62:	f043 0301 	orr.w	r3, r3, #1
 8000f66:	6213      	str	r3, [r2, #32]
 8000f68:	e00b      	b.n	8000f82 <HAL_RCC_OscConfig+0x366>
 8000f6a:	4b5b      	ldr	r3, [pc, #364]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8000f6c:	6a1b      	ldr	r3, [r3, #32]
 8000f6e:	4a5a      	ldr	r2, [pc, #360]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8000f70:	f023 0301 	bic.w	r3, r3, #1
 8000f74:	6213      	str	r3, [r2, #32]
 8000f76:	4b58      	ldr	r3, [pc, #352]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8000f78:	6a1b      	ldr	r3, [r3, #32]
 8000f7a:	4a57      	ldr	r2, [pc, #348]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8000f7c:	f023 0304 	bic.w	r3, r3, #4
 8000f80:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	68db      	ldr	r3, [r3, #12]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d015      	beq.n	8000fb6 <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f8a:	f7ff f937 	bl	80001fc <HAL_GetTick>
 8000f8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f90:	e00a      	b.n	8000fa8 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f92:	f7ff f933 	bl	80001fc <HAL_GetTick>
 8000f96:	4602      	mov	r2, r0
 8000f98:	693b      	ldr	r3, [r7, #16]
 8000f9a:	1ad3      	subs	r3, r2, r3
 8000f9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000fa0:	4293      	cmp	r3, r2
 8000fa2:	d901      	bls.n	8000fa8 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8000fa4:	2303      	movs	r3, #3
 8000fa6:	e093      	b.n	80010d0 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fa8:	4b4b      	ldr	r3, [pc, #300]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8000faa:	6a1b      	ldr	r3, [r3, #32]
 8000fac:	f003 0302 	and.w	r3, r3, #2
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d0ee      	beq.n	8000f92 <HAL_RCC_OscConfig+0x376>
 8000fb4:	e014      	b.n	8000fe0 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fb6:	f7ff f921 	bl	80001fc <HAL_GetTick>
 8000fba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fbc:	e00a      	b.n	8000fd4 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000fbe:	f7ff f91d 	bl	80001fc <HAL_GetTick>
 8000fc2:	4602      	mov	r2, r0
 8000fc4:	693b      	ldr	r3, [r7, #16]
 8000fc6:	1ad3      	subs	r3, r2, r3
 8000fc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8000fcc:	4293      	cmp	r3, r2
 8000fce:	d901      	bls.n	8000fd4 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8000fd0:	2303      	movs	r3, #3
 8000fd2:	e07d      	b.n	80010d0 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fd4:	4b40      	ldr	r3, [pc, #256]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8000fd6:	6a1b      	ldr	r3, [r3, #32]
 8000fd8:	f003 0302 	and.w	r3, r3, #2
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d1ee      	bne.n	8000fbe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000fe0:	7dfb      	ldrb	r3, [r7, #23]
 8000fe2:	2b01      	cmp	r3, #1
 8000fe4:	d105      	bne.n	8000ff2 <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fe6:	4b3c      	ldr	r3, [pc, #240]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8000fe8:	69db      	ldr	r3, [r3, #28]
 8000fea:	4a3b      	ldr	r2, [pc, #236]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8000fec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000ff0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	69db      	ldr	r3, [r3, #28]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d069      	beq.n	80010ce <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ffa:	4b37      	ldr	r3, [pc, #220]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	f003 030c 	and.w	r3, r3, #12
 8001002:	2b08      	cmp	r3, #8
 8001004:	d061      	beq.n	80010ca <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	69db      	ldr	r3, [r3, #28]
 800100a:	2b02      	cmp	r3, #2
 800100c:	d146      	bne.n	800109c <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800100e:	4b34      	ldr	r3, [pc, #208]	; (80010e0 <HAL_RCC_OscConfig+0x4c4>)
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001014:	f7ff f8f2 	bl	80001fc <HAL_GetTick>
 8001018:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800101a:	e008      	b.n	800102e <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800101c:	f7ff f8ee 	bl	80001fc <HAL_GetTick>
 8001020:	4602      	mov	r2, r0
 8001022:	693b      	ldr	r3, [r7, #16]
 8001024:	1ad3      	subs	r3, r2, r3
 8001026:	2b02      	cmp	r3, #2
 8001028:	d901      	bls.n	800102e <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 800102a:	2303      	movs	r3, #3
 800102c:	e050      	b.n	80010d0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800102e:	4b2a      	ldr	r3, [pc, #168]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001036:	2b00      	cmp	r3, #0
 8001038:	d1f0      	bne.n	800101c <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	6a1b      	ldr	r3, [r3, #32]
 800103e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001042:	d108      	bne.n	8001056 <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001044:	4b24      	ldr	r3, [pc, #144]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	689b      	ldr	r3, [r3, #8]
 8001050:	4921      	ldr	r1, [pc, #132]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8001052:	4313      	orrs	r3, r2
 8001054:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001056:	4b20      	ldr	r3, [pc, #128]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	6a19      	ldr	r1, [r3, #32]
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001066:	430b      	orrs	r3, r1
 8001068:	491b      	ldr	r1, [pc, #108]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 800106a:	4313      	orrs	r3, r2
 800106c:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800106e:	4b1c      	ldr	r3, [pc, #112]	; (80010e0 <HAL_RCC_OscConfig+0x4c4>)
 8001070:	2201      	movs	r2, #1
 8001072:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001074:	f7ff f8c2 	bl	80001fc <HAL_GetTick>
 8001078:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800107a:	e008      	b.n	800108e <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800107c:	f7ff f8be 	bl	80001fc <HAL_GetTick>
 8001080:	4602      	mov	r2, r0
 8001082:	693b      	ldr	r3, [r7, #16]
 8001084:	1ad3      	subs	r3, r2, r3
 8001086:	2b02      	cmp	r3, #2
 8001088:	d901      	bls.n	800108e <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 800108a:	2303      	movs	r3, #3
 800108c:	e020      	b.n	80010d0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800108e:	4b12      	ldr	r3, [pc, #72]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001096:	2b00      	cmp	r3, #0
 8001098:	d0f0      	beq.n	800107c <HAL_RCC_OscConfig+0x460>
 800109a:	e018      	b.n	80010ce <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800109c:	4b10      	ldr	r3, [pc, #64]	; (80010e0 <HAL_RCC_OscConfig+0x4c4>)
 800109e:	2200      	movs	r2, #0
 80010a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010a2:	f7ff f8ab 	bl	80001fc <HAL_GetTick>
 80010a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010a8:	e008      	b.n	80010bc <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80010aa:	f7ff f8a7 	bl	80001fc <HAL_GetTick>
 80010ae:	4602      	mov	r2, r0
 80010b0:	693b      	ldr	r3, [r7, #16]
 80010b2:	1ad3      	subs	r3, r2, r3
 80010b4:	2b02      	cmp	r3, #2
 80010b6:	d901      	bls.n	80010bc <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 80010b8:	2303      	movs	r3, #3
 80010ba:	e009      	b.n	80010d0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010bc:	4b06      	ldr	r3, [pc, #24]	; (80010d8 <HAL_RCC_OscConfig+0x4bc>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d1f0      	bne.n	80010aa <HAL_RCC_OscConfig+0x48e>
 80010c8:	e001      	b.n	80010ce <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80010ca:	2301      	movs	r3, #1
 80010cc:	e000      	b.n	80010d0 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 80010ce:	2300      	movs	r3, #0
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3718      	adds	r7, #24
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	40021000 	.word	0x40021000
 80010dc:	40007000 	.word	0x40007000
 80010e0:	42420060 	.word	0x42420060

080010e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80010ee:	2300      	movs	r3, #0
 80010f0:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80010f2:	4b7e      	ldr	r3, [pc, #504]	; (80012ec <HAL_RCC_ClockConfig+0x208>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f003 0307 	and.w	r3, r3, #7
 80010fa:	683a      	ldr	r2, [r7, #0]
 80010fc:	429a      	cmp	r2, r3
 80010fe:	d910      	bls.n	8001122 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001100:	4b7a      	ldr	r3, [pc, #488]	; (80012ec <HAL_RCC_ClockConfig+0x208>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f023 0207 	bic.w	r2, r3, #7
 8001108:	4978      	ldr	r1, [pc, #480]	; (80012ec <HAL_RCC_ClockConfig+0x208>)
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	4313      	orrs	r3, r2
 800110e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001110:	4b76      	ldr	r3, [pc, #472]	; (80012ec <HAL_RCC_ClockConfig+0x208>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f003 0307 	and.w	r3, r3, #7
 8001118:	683a      	ldr	r2, [r7, #0]
 800111a:	429a      	cmp	r2, r3
 800111c:	d001      	beq.n	8001122 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 800111e:	2301      	movs	r3, #1
 8001120:	e0e0      	b.n	80012e4 <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f003 0302 	and.w	r3, r3, #2
 800112a:	2b00      	cmp	r3, #0
 800112c:	d020      	beq.n	8001170 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f003 0304 	and.w	r3, r3, #4
 8001136:	2b00      	cmp	r3, #0
 8001138:	d005      	beq.n	8001146 <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800113a:	4b6d      	ldr	r3, [pc, #436]	; (80012f0 <HAL_RCC_ClockConfig+0x20c>)
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	4a6c      	ldr	r2, [pc, #432]	; (80012f0 <HAL_RCC_ClockConfig+0x20c>)
 8001140:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001144:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f003 0308 	and.w	r3, r3, #8
 800114e:	2b00      	cmp	r3, #0
 8001150:	d005      	beq.n	800115e <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001152:	4b67      	ldr	r3, [pc, #412]	; (80012f0 <HAL_RCC_ClockConfig+0x20c>)
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	4a66      	ldr	r2, [pc, #408]	; (80012f0 <HAL_RCC_ClockConfig+0x20c>)
 8001158:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800115c:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800115e:	4b64      	ldr	r3, [pc, #400]	; (80012f0 <HAL_RCC_ClockConfig+0x20c>)
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	689b      	ldr	r3, [r3, #8]
 800116a:	4961      	ldr	r1, [pc, #388]	; (80012f0 <HAL_RCC_ClockConfig+0x20c>)
 800116c:	4313      	orrs	r3, r2
 800116e:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f003 0301 	and.w	r3, r3, #1
 8001178:	2b00      	cmp	r3, #0
 800117a:	d06a      	beq.n	8001252 <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	2b01      	cmp	r3, #1
 8001182:	d107      	bne.n	8001194 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001184:	4b5a      	ldr	r3, [pc, #360]	; (80012f0 <HAL_RCC_ClockConfig+0x20c>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800118c:	2b00      	cmp	r3, #0
 800118e:	d115      	bne.n	80011bc <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8001190:	2301      	movs	r3, #1
 8001192:	e0a7      	b.n	80012e4 <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	2b02      	cmp	r3, #2
 800119a:	d107      	bne.n	80011ac <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800119c:	4b54      	ldr	r3, [pc, #336]	; (80012f0 <HAL_RCC_ClockConfig+0x20c>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d109      	bne.n	80011bc <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 80011a8:	2301      	movs	r3, #1
 80011aa:	e09b      	b.n	80012e4 <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011ac:	4b50      	ldr	r3, [pc, #320]	; (80012f0 <HAL_RCC_ClockConfig+0x20c>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f003 0302 	and.w	r3, r3, #2
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d101      	bne.n	80011bc <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 80011b8:	2301      	movs	r3, #1
 80011ba:	e093      	b.n	80012e4 <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80011bc:	4b4c      	ldr	r3, [pc, #304]	; (80012f0 <HAL_RCC_ClockConfig+0x20c>)
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	f023 0203 	bic.w	r2, r3, #3
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	4949      	ldr	r1, [pc, #292]	; (80012f0 <HAL_RCC_ClockConfig+0x20c>)
 80011ca:	4313      	orrs	r3, r2
 80011cc:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80011ce:	f7ff f815 	bl	80001fc <HAL_GetTick>
 80011d2:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	2b01      	cmp	r3, #1
 80011da:	d112      	bne.n	8001202 <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80011dc:	e00a      	b.n	80011f4 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011de:	f7ff f80d 	bl	80001fc <HAL_GetTick>
 80011e2:	4602      	mov	r2, r0
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	1ad3      	subs	r3, r2, r3
 80011e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d901      	bls.n	80011f4 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 80011f0:	2303      	movs	r3, #3
 80011f2:	e077      	b.n	80012e4 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80011f4:	4b3e      	ldr	r3, [pc, #248]	; (80012f0 <HAL_RCC_ClockConfig+0x20c>)
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	f003 030c 	and.w	r3, r3, #12
 80011fc:	2b04      	cmp	r3, #4
 80011fe:	d1ee      	bne.n	80011de <HAL_RCC_ClockConfig+0xfa>
 8001200:	e027      	b.n	8001252 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	2b02      	cmp	r3, #2
 8001208:	d11d      	bne.n	8001246 <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800120a:	e00a      	b.n	8001222 <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800120c:	f7fe fff6 	bl	80001fc <HAL_GetTick>
 8001210:	4602      	mov	r2, r0
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	f241 3288 	movw	r2, #5000	; 0x1388
 800121a:	4293      	cmp	r3, r2
 800121c:	d901      	bls.n	8001222 <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 800121e:	2303      	movs	r3, #3
 8001220:	e060      	b.n	80012e4 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001222:	4b33      	ldr	r3, [pc, #204]	; (80012f0 <HAL_RCC_ClockConfig+0x20c>)
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	f003 030c 	and.w	r3, r3, #12
 800122a:	2b08      	cmp	r3, #8
 800122c:	d1ee      	bne.n	800120c <HAL_RCC_ClockConfig+0x128>
 800122e:	e010      	b.n	8001252 <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001230:	f7fe ffe4 	bl	80001fc <HAL_GetTick>
 8001234:	4602      	mov	r2, r0
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	1ad3      	subs	r3, r2, r3
 800123a:	f241 3288 	movw	r2, #5000	; 0x1388
 800123e:	4293      	cmp	r3, r2
 8001240:	d901      	bls.n	8001246 <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8001242:	2303      	movs	r3, #3
 8001244:	e04e      	b.n	80012e4 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001246:	4b2a      	ldr	r3, [pc, #168]	; (80012f0 <HAL_RCC_ClockConfig+0x20c>)
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	f003 030c 	and.w	r3, r3, #12
 800124e:	2b00      	cmp	r3, #0
 8001250:	d1ee      	bne.n	8001230 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001252:	4b26      	ldr	r3, [pc, #152]	; (80012ec <HAL_RCC_ClockConfig+0x208>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f003 0307 	and.w	r3, r3, #7
 800125a:	683a      	ldr	r2, [r7, #0]
 800125c:	429a      	cmp	r2, r3
 800125e:	d210      	bcs.n	8001282 <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001260:	4b22      	ldr	r3, [pc, #136]	; (80012ec <HAL_RCC_ClockConfig+0x208>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f023 0207 	bic.w	r2, r3, #7
 8001268:	4920      	ldr	r1, [pc, #128]	; (80012ec <HAL_RCC_ClockConfig+0x208>)
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	4313      	orrs	r3, r2
 800126e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001270:	4b1e      	ldr	r3, [pc, #120]	; (80012ec <HAL_RCC_ClockConfig+0x208>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f003 0307 	and.w	r3, r3, #7
 8001278:	683a      	ldr	r2, [r7, #0]
 800127a:	429a      	cmp	r2, r3
 800127c:	d001      	beq.n	8001282 <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 800127e:	2301      	movs	r3, #1
 8001280:	e030      	b.n	80012e4 <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f003 0304 	and.w	r3, r3, #4
 800128a:	2b00      	cmp	r3, #0
 800128c:	d008      	beq.n	80012a0 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800128e:	4b18      	ldr	r3, [pc, #96]	; (80012f0 <HAL_RCC_ClockConfig+0x20c>)
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	68db      	ldr	r3, [r3, #12]
 800129a:	4915      	ldr	r1, [pc, #84]	; (80012f0 <HAL_RCC_ClockConfig+0x20c>)
 800129c:	4313      	orrs	r3, r2
 800129e:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f003 0308 	and.w	r3, r3, #8
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d009      	beq.n	80012c0 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80012ac:	4b10      	ldr	r3, [pc, #64]	; (80012f0 <HAL_RCC_ClockConfig+0x20c>)
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	691b      	ldr	r3, [r3, #16]
 80012b8:	00db      	lsls	r3, r3, #3
 80012ba:	490d      	ldr	r1, [pc, #52]	; (80012f0 <HAL_RCC_ClockConfig+0x20c>)
 80012bc:	4313      	orrs	r3, r2
 80012be:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80012c0:	f000 f81c 	bl	80012fc <HAL_RCC_GetSysClockFreq>
 80012c4:	4601      	mov	r1, r0
 80012c6:	4b0a      	ldr	r3, [pc, #40]	; (80012f0 <HAL_RCC_ClockConfig+0x20c>)
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	091b      	lsrs	r3, r3, #4
 80012cc:	f003 030f 	and.w	r3, r3, #15
 80012d0:	4a08      	ldr	r2, [pc, #32]	; (80012f4 <HAL_RCC_ClockConfig+0x210>)
 80012d2:	5cd3      	ldrb	r3, [r2, r3]
 80012d4:	fa21 f303 	lsr.w	r3, r1, r3
 80012d8:	4a07      	ldr	r2, [pc, #28]	; (80012f8 <HAL_RCC_ClockConfig+0x214>)
 80012da:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80012dc:	2000      	movs	r0, #0
 80012de:	f7fe ff4b 	bl	8000178 <HAL_InitTick>
  
  return HAL_OK;
 80012e2:	2300      	movs	r3, #0
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	3710      	adds	r7, #16
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	40022000 	.word	0x40022000
 80012f0:	40021000 	.word	0x40021000
 80012f4:	080032e8 	.word	0x080032e8
 80012f8:	20000008 	.word	0x20000008

080012fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80012fc:	b490      	push	{r4, r7}
 80012fe:	b08a      	sub	sp, #40	; 0x28
 8001300:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001302:	4b2a      	ldr	r3, [pc, #168]	; (80013ac <HAL_RCC_GetSysClockFreq+0xb0>)
 8001304:	1d3c      	adds	r4, r7, #4
 8001306:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001308:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800130c:	4b28      	ldr	r3, [pc, #160]	; (80013b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800130e:	881b      	ldrh	r3, [r3, #0]
 8001310:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001312:	2300      	movs	r3, #0
 8001314:	61fb      	str	r3, [r7, #28]
 8001316:	2300      	movs	r3, #0
 8001318:	61bb      	str	r3, [r7, #24]
 800131a:	2300      	movs	r3, #0
 800131c:	627b      	str	r3, [r7, #36]	; 0x24
 800131e:	2300      	movs	r3, #0
 8001320:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001322:	2300      	movs	r3, #0
 8001324:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001326:	4b23      	ldr	r3, [pc, #140]	; (80013b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800132c:	69fb      	ldr	r3, [r7, #28]
 800132e:	f003 030c 	and.w	r3, r3, #12
 8001332:	2b04      	cmp	r3, #4
 8001334:	d002      	beq.n	800133c <HAL_RCC_GetSysClockFreq+0x40>
 8001336:	2b08      	cmp	r3, #8
 8001338:	d003      	beq.n	8001342 <HAL_RCC_GetSysClockFreq+0x46>
 800133a:	e02d      	b.n	8001398 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800133c:	4b1e      	ldr	r3, [pc, #120]	; (80013b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800133e:	623b      	str	r3, [r7, #32]
      break;
 8001340:	e02d      	b.n	800139e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001342:	69fb      	ldr	r3, [r7, #28]
 8001344:	0c9b      	lsrs	r3, r3, #18
 8001346:	f003 030f 	and.w	r3, r3, #15
 800134a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800134e:	4413      	add	r3, r2
 8001350:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001354:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001356:	69fb      	ldr	r3, [r7, #28]
 8001358:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800135c:	2b00      	cmp	r3, #0
 800135e:	d013      	beq.n	8001388 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001360:	4b14      	ldr	r3, [pc, #80]	; (80013b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	0c5b      	lsrs	r3, r3, #17
 8001366:	f003 0301 	and.w	r3, r3, #1
 800136a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800136e:	4413      	add	r3, r2
 8001370:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001374:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	4a0f      	ldr	r2, [pc, #60]	; (80013b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800137a:	fb02 f203 	mul.w	r2, r2, r3
 800137e:	69bb      	ldr	r3, [r7, #24]
 8001380:	fbb2 f3f3 	udiv	r3, r2, r3
 8001384:	627b      	str	r3, [r7, #36]	; 0x24
 8001386:	e004      	b.n	8001392 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	4a0c      	ldr	r2, [pc, #48]	; (80013bc <HAL_RCC_GetSysClockFreq+0xc0>)
 800138c:	fb02 f303 	mul.w	r3, r2, r3
 8001390:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001394:	623b      	str	r3, [r7, #32]
      break;
 8001396:	e002      	b.n	800139e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001398:	4b07      	ldr	r3, [pc, #28]	; (80013b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800139a:	623b      	str	r3, [r7, #32]
      break;
 800139c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800139e:	6a3b      	ldr	r3, [r7, #32]
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3728      	adds	r7, #40	; 0x28
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bc90      	pop	{r4, r7}
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	080032d4 	.word	0x080032d4
 80013b0:	080032e4 	.word	0x080032e4
 80013b4:	40021000 	.word	0x40021000
 80013b8:	007a1200 	.word	0x007a1200
 80013bc:	003d0900 	.word	0x003d0900

080013c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80013c4:	4b02      	ldr	r3, [pc, #8]	; (80013d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80013c6:	681b      	ldr	r3, [r3, #0]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bc80      	pop	{r7}
 80013ce:	4770      	bx	lr
 80013d0:	20000008 	.word	0x20000008

080013d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80013d8:	f7ff fff2 	bl	80013c0 <HAL_RCC_GetHCLKFreq>
 80013dc:	4601      	mov	r1, r0
 80013de:	4b05      	ldr	r3, [pc, #20]	; (80013f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	0a1b      	lsrs	r3, r3, #8
 80013e4:	f003 0307 	and.w	r3, r3, #7
 80013e8:	4a03      	ldr	r2, [pc, #12]	; (80013f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80013ea:	5cd3      	ldrb	r3, [r2, r3]
 80013ec:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80013f0:	4618      	mov	r0, r3
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	40021000 	.word	0x40021000
 80013f8:	080032f8 	.word	0x080032f8

080013fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001400:	f7ff ffde 	bl	80013c0 <HAL_RCC_GetHCLKFreq>
 8001404:	4601      	mov	r1, r0
 8001406:	4b05      	ldr	r3, [pc, #20]	; (800141c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	0adb      	lsrs	r3, r3, #11
 800140c:	f003 0307 	and.w	r3, r3, #7
 8001410:	4a03      	ldr	r2, [pc, #12]	; (8001420 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001412:	5cd3      	ldrb	r3, [r2, r3]
 8001414:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001418:	4618      	mov	r0, r3
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40021000 	.word	0x40021000
 8001420:	080032f8 	.word	0x080032f8

08001424 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001424:	b480      	push	{r7}
 8001426:	b085      	sub	sp, #20
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800142c:	4b0a      	ldr	r3, [pc, #40]	; (8001458 <RCC_Delay+0x34>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4a0a      	ldr	r2, [pc, #40]	; (800145c <RCC_Delay+0x38>)
 8001432:	fba2 2303 	umull	r2, r3, r2, r3
 8001436:	0a5b      	lsrs	r3, r3, #9
 8001438:	687a      	ldr	r2, [r7, #4]
 800143a:	fb02 f303 	mul.w	r3, r2, r3
 800143e:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8001440:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	1e5a      	subs	r2, r3, #1
 8001446:	60fa      	str	r2, [r7, #12]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d1f9      	bne.n	8001440 <RCC_Delay+0x1c>
}
 800144c:	bf00      	nop
 800144e:	3714      	adds	r7, #20
 8001450:	46bd      	mov	sp, r7
 8001452:	bc80      	pop	{r7}
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	20000008 	.word	0x20000008
 800145c:	10624dd3 	.word	0x10624dd3

08001460 <HAL_TIM_PWM_Init>:
  *       Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d101      	bne.n	8001472 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800146e:	2301      	movs	r3, #1
 8001470:	e01d      	b.n	80014ae <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001478:	b2db      	uxtb	r3, r3
 800147a:	2b00      	cmp	r3, #0
 800147c:	d106      	bne.n	800148c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2200      	movs	r2, #0
 8001482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001486:	6878      	ldr	r0, [r7, #4]
 8001488:	f001 fc6a 	bl	8002d60 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2202      	movs	r2, #2
 8001490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681a      	ldr	r2, [r3, #0]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	3304      	adds	r3, #4
 800149c:	4619      	mov	r1, r3
 800149e:	4610      	mov	r0, r2
 80014a0:	f000 fa2a 	bl	80018f8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2201      	movs	r2, #1
 80014a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80014ac:	2300      	movs	r3, #0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3708      	adds	r7, #8
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
	...

080014b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	2201      	movs	r2, #1
 80014c8:	6839      	ldr	r1, [r7, #0]
 80014ca:	4618      	mov	r0, r3
 80014cc:	f000 fc1a 	bl	8001d04 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a0b      	ldr	r2, [pc, #44]	; (8001504 <HAL_TIM_PWM_Start+0x4c>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d107      	bne.n	80014ea <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80014e8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	681a      	ldr	r2, [r3, #0]
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f042 0201 	orr.w	r2, r2, #1
 80014f8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80014fa:	2300      	movs	r3, #0
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	3708      	adds	r7, #8
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	40012c00 	.word	0x40012c00

08001508 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData : The source Buffer address.
  * @param  Length : The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	60f8      	str	r0, [r7, #12]
 8001510:	60b9      	str	r1, [r7, #8]
 8001512:	607a      	str	r2, [r7, #4]
 8001514:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  if((htim->State == HAL_TIM_STATE_BUSY))
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800151c:	b2db      	uxtb	r3, r3
 800151e:	2b02      	cmp	r3, #2
 8001520:	d101      	bne.n	8001526 <HAL_TIM_PWM_Start_DMA+0x1e>
  {
     return HAL_BUSY;
 8001522:	2302      	movs	r3, #2
 8001524:	e0bc      	b.n	80016a0 <HAL_TIM_PWM_Start_DMA+0x198>
  }
  else if((htim->State == HAL_TIM_STATE_READY))
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800152c:	b2db      	uxtb	r3, r3
 800152e:	2b01      	cmp	r3, #1
 8001530:	d10b      	bne.n	800154a <HAL_TIM_PWM_Start_DMA+0x42>
  {
    if(((uint32_t)pData == 0U) && (Length > 0U))
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d104      	bne.n	8001542 <HAL_TIM_PWM_Start_DMA+0x3a>
 8001538:	887b      	ldrh	r3, [r7, #2]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <HAL_TIM_PWM_Start_DMA+0x3a>
    {
      return HAL_ERROR;
 800153e:	2301      	movs	r3, #1
 8001540:	e0ae      	b.n	80016a0 <HAL_TIM_PWM_Start_DMA+0x198>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	2202      	movs	r2, #2
 8001546:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
  }
  switch (Channel)
 800154a:	68bb      	ldr	r3, [r7, #8]
 800154c:	2b0c      	cmp	r3, #12
 800154e:	f200 8089 	bhi.w	8001664 <HAL_TIM_PWM_Start_DMA+0x15c>
 8001552:	a201      	add	r2, pc, #4	; (adr r2, 8001558 <HAL_TIM_PWM_Start_DMA+0x50>)
 8001554:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001558:	0800158d 	.word	0x0800158d
 800155c:	08001665 	.word	0x08001665
 8001560:	08001665 	.word	0x08001665
 8001564:	08001665 	.word	0x08001665
 8001568:	080015c3 	.word	0x080015c3
 800156c:	08001665 	.word	0x08001665
 8001570:	08001665 	.word	0x08001665
 8001574:	08001665 	.word	0x08001665
 8001578:	080015f9 	.word	0x080015f9
 800157c:	08001665 	.word	0x08001665
 8001580:	08001665 	.word	0x08001665
 8001584:	08001665 	.word	0x08001665
 8001588:	0800162f 	.word	0x0800162f
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001590:	4a45      	ldr	r2, [pc, #276]	; (80016a8 <HAL_TIM_PWM_Start_DMA+0x1a0>)
 8001592:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001598:	4a44      	ldr	r2, [pc, #272]	; (80016ac <HAL_TIM_PWM_Start_DMA+0x1a4>)
 800159a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length);
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80015a0:	6879      	ldr	r1, [r7, #4]
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	3334      	adds	r3, #52	; 0x34
 80015a8:	461a      	mov	r2, r3
 80015aa:	887b      	ldrh	r3, [r7, #2]
 80015ac:	f7fe ffb6 	bl	800051c <HAL_DMA_Start_IT>

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	68da      	ldr	r2, [r3, #12]
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80015be:	60da      	str	r2, [r3, #12]
    }
    break;
 80015c0:	e051      	b.n	8001666 <HAL_TIM_PWM_Start_DMA+0x15e>

    case TIM_CHANNEL_2:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015c6:	4a38      	ldr	r2, [pc, #224]	; (80016a8 <HAL_TIM_PWM_Start_DMA+0x1a0>)
 80015c8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015ce:	4a37      	ldr	r2, [pc, #220]	; (80016ac <HAL_TIM_PWM_Start_DMA+0x1a4>)
 80015d0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length);
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80015d6:	6879      	ldr	r1, [r7, #4]
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	3338      	adds	r3, #56	; 0x38
 80015de:	461a      	mov	r2, r3
 80015e0:	887b      	ldrh	r3, [r7, #2]
 80015e2:	f7fe ff9b 	bl	800051c <HAL_DMA_Start_IT>

      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	68da      	ldr	r2, [r3, #12]
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80015f4:	60da      	str	r2, [r3, #12]
    }
    break;
 80015f6:	e036      	b.n	8001666 <HAL_TIM_PWM_Start_DMA+0x15e>

    case TIM_CHANNEL_3:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015fc:	4a2a      	ldr	r2, [pc, #168]	; (80016a8 <HAL_TIM_PWM_Start_DMA+0x1a0>)
 80015fe:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001604:	4a29      	ldr	r2, [pc, #164]	; (80016ac <HAL_TIM_PWM_Start_DMA+0x1a4>)
 8001606:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,Length);
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800160c:	6879      	ldr	r1, [r7, #4]
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	333c      	adds	r3, #60	; 0x3c
 8001614:	461a      	mov	r2, r3
 8001616:	887b      	ldrh	r3, [r7, #2]
 8001618:	f7fe ff80 	bl	800051c <HAL_DMA_Start_IT>

      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	68da      	ldr	r2, [r3, #12]
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800162a:	60da      	str	r2, [r3, #12]
    }
    break;
 800162c:	e01b      	b.n	8001666 <HAL_TIM_PWM_Start_DMA+0x15e>

    case TIM_CHANNEL_4:
    {
     /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001632:	4a1d      	ldr	r2, [pc, #116]	; (80016a8 <HAL_TIM_PWM_Start_DMA+0x1a0>)
 8001634:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163a:	4a1c      	ldr	r2, [pc, #112]	; (80016ac <HAL_TIM_PWM_Start_DMA+0x1a4>)
 800163c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length);
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001642:	6879      	ldr	r1, [r7, #4]
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	3340      	adds	r3, #64	; 0x40
 800164a:	461a      	mov	r2, r3
 800164c:	887b      	ldrh	r3, [r7, #2]
 800164e:	f7fe ff65 	bl	800051c <HAL_DMA_Start_IT>

      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	68da      	ldr	r2, [r3, #12]
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001660:	60da      	str	r2, [r3, #12]
    }
    break;
 8001662:	e000      	b.n	8001666 <HAL_TIM_PWM_Start_DMA+0x15e>

    default:
    break;
 8001664:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	2201      	movs	r2, #1
 800166c:	68b9      	ldr	r1, [r7, #8]
 800166e:	4618      	mov	r0, r3
 8001670:	f000 fb48 	bl	8001d04 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a0d      	ldr	r2, [pc, #52]	; (80016b0 <HAL_TIM_PWM_Start_DMA+0x1a8>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d107      	bne.n	800168e <HAL_TIM_PWM_Start_DMA+0x186>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800168c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f042 0201 	orr.w	r2, r2, #1
 800169c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800169e:	2300      	movs	r3, #0
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	3710      	adds	r7, #16
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	08001889 	.word	0x08001889
 80016ac:	08001865 	.word	0x08001865
 80016b0:	40012c00 	.word	0x40012c00

080016b4 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b084      	sub	sp, #16
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	60f8      	str	r0, [r7, #12]
 80016bc:	60b9      	str	r1, [r7, #8]
 80016be:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d101      	bne.n	80016ce <HAL_TIM_PWM_ConfigChannel+0x1a>
 80016ca:	2302      	movs	r3, #2
 80016cc:	e0b4      	b.n	8001838 <HAL_TIM_PWM_ConfigChannel+0x184>
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	2201      	movs	r2, #1
 80016d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	2202      	movs	r2, #2
 80016da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2b0c      	cmp	r3, #12
 80016e2:	f200 809f 	bhi.w	8001824 <HAL_TIM_PWM_ConfigChannel+0x170>
 80016e6:	a201      	add	r2, pc, #4	; (adr r2, 80016ec <HAL_TIM_PWM_ConfigChannel+0x38>)
 80016e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016ec:	08001721 	.word	0x08001721
 80016f0:	08001825 	.word	0x08001825
 80016f4:	08001825 	.word	0x08001825
 80016f8:	08001825 	.word	0x08001825
 80016fc:	08001761 	.word	0x08001761
 8001700:	08001825 	.word	0x08001825
 8001704:	08001825 	.word	0x08001825
 8001708:	08001825 	.word	0x08001825
 800170c:	080017a3 	.word	0x080017a3
 8001710:	08001825 	.word	0x08001825
 8001714:	08001825 	.word	0x08001825
 8001718:	08001825 	.word	0x08001825
 800171c:	080017e3 	.word	0x080017e3
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	68b9      	ldr	r1, [r7, #8]
 8001726:	4618      	mov	r0, r3
 8001728:	f000 f94c 	bl	80019c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	699a      	ldr	r2, [r3, #24]
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f042 0208 	orr.w	r2, r2, #8
 800173a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	699a      	ldr	r2, [r3, #24]
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f022 0204 	bic.w	r2, r2, #4
 800174a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	6999      	ldr	r1, [r3, #24]
 8001752:	68bb      	ldr	r3, [r7, #8]
 8001754:	691a      	ldr	r2, [r3, #16]
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	430a      	orrs	r2, r1
 800175c:	619a      	str	r2, [r3, #24]
    }
    break;
 800175e:	e062      	b.n	8001826 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	68b9      	ldr	r1, [r7, #8]
 8001766:	4618      	mov	r0, r3
 8001768:	f000 f998 	bl	8001a9c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	699a      	ldr	r2, [r3, #24]
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800177a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	699a      	ldr	r2, [r3, #24]
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800178a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	6999      	ldr	r1, [r3, #24]
 8001792:	68bb      	ldr	r3, [r7, #8]
 8001794:	691b      	ldr	r3, [r3, #16]
 8001796:	021a      	lsls	r2, r3, #8
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	430a      	orrs	r2, r1
 800179e:	619a      	str	r2, [r3, #24]
    }
    break;
 80017a0:	e041      	b.n	8001826 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	68b9      	ldr	r1, [r7, #8]
 80017a8:	4618      	mov	r0, r3
 80017aa:	f000 f9e7 	bl	8001b7c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	69da      	ldr	r2, [r3, #28]
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f042 0208 	orr.w	r2, r2, #8
 80017bc:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	69da      	ldr	r2, [r3, #28]
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f022 0204 	bic.w	r2, r2, #4
 80017cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	69d9      	ldr	r1, [r3, #28]
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	691a      	ldr	r2, [r3, #16]
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	430a      	orrs	r2, r1
 80017de:	61da      	str	r2, [r3, #28]
    }
    break;
 80017e0:	e021      	b.n	8001826 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	68b9      	ldr	r1, [r7, #8]
 80017e8:	4618      	mov	r0, r3
 80017ea:	f000 fa37 	bl	8001c5c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	69da      	ldr	r2, [r3, #28]
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80017fc:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	69da      	ldr	r2, [r3, #28]
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800180c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	69d9      	ldr	r1, [r3, #28]
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	691b      	ldr	r3, [r3, #16]
 8001818:	021a      	lsls	r2, r3, #8
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	430a      	orrs	r2, r1
 8001820:	61da      	str	r2, [r3, #28]
    }
    break;
 8001822:	e000      	b.n	8001826 <HAL_TIM_PWM_ConfigChannel+0x172>

    default:
    break;
 8001824:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	2201      	movs	r2, #1
 800182a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	2200      	movs	r2, #0
 8001832:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001836:	2300      	movs	r3, #0
}
 8001838:	4618      	mov	r0, r3
 800183a:	3710      	adds	r7, #16
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}

08001840 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001840:	b480      	push	{r7}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001848:	bf00      	nop
 800184a:	370c      	adds	r7, #12
 800184c:	46bd      	mov	sp, r7
 800184e:	bc80      	pop	{r7}
 8001850:	4770      	bx	lr

08001852 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8001852:	b480      	push	{r7}
 8001854:	b083      	sub	sp, #12
 8001856:	af00      	add	r7, sp, #0
 8001858:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800185a:	bf00      	nop
 800185c:	370c      	adds	r7, #12
 800185e:	46bd      	mov	sp, r7
 8001860:	bc80      	pop	{r7}
 8001862:	4770      	bx	lr

08001864 <TIM_DMAError>:
  * @brief  TIM DMA error callback 
  * @param  hdma : pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b084      	sub	sp, #16
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001870:	60fb      	str	r3, [r7, #12]

  htim->State= HAL_TIM_STATE_READY;
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	2201      	movs	r2, #1
 8001876:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  HAL_TIM_ErrorCallback(htim);
 800187a:	68f8      	ldr	r0, [r7, #12]
 800187c:	f7ff ffe9 	bl	8001852 <HAL_TIM_ErrorCallback>
}
 8001880:	bf00      	nop
 8001882:	3710      	adds	r7, #16
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}

08001888 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma : pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001894:	60fb      	str	r3, [r7, #12]

  htim->State= HAL_TIM_STATE_READY;
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	2201      	movs	r2, #1
 800189a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a2:	687a      	ldr	r2, [r7, #4]
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d103      	bne.n	80018b0 <TIM_DMADelayPulseCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	2201      	movs	r2, #1
 80018ac:	771a      	strb	r2, [r3, #28]
 80018ae:	e019      	b.n	80018e4 <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018b4:	687a      	ldr	r2, [r7, #4]
 80018b6:	429a      	cmp	r2, r3
 80018b8:	d103      	bne.n	80018c2 <TIM_DMADelayPulseCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	2202      	movs	r2, #2
 80018be:	771a      	strb	r2, [r3, #28]
 80018c0:	e010      	b.n	80018e4 <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018c6:	687a      	ldr	r2, [r7, #4]
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d103      	bne.n	80018d4 <TIM_DMADelayPulseCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	2204      	movs	r2, #4
 80018d0:	771a      	strb	r2, [r3, #28]
 80018d2:	e007      	b.n	80018e4 <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d8:	687a      	ldr	r2, [r7, #4]
 80018da:	429a      	cmp	r2, r3
 80018dc:	d102      	bne.n	80018e4 <TIM_DMADelayPulseCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	2208      	movs	r2, #8
 80018e2:	771a      	strb	r2, [r3, #28]
  }

  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80018e4:	68f8      	ldr	r0, [r7, #12]
 80018e6:	f7ff ffab 	bl	8001840 <HAL_TIM_PWM_PulseFinishedCallback>

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	2200      	movs	r2, #0
 80018ee:	771a      	strb	r2, [r3, #28]
}
 80018f0:	bf00      	nop
 80018f2:	3710      	adds	r7, #16
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b085      	sub	sp, #20
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8001902:	2300      	movs	r3, #0
 8001904:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	4a2a      	ldr	r2, [pc, #168]	; (80019b8 <TIM_Base_SetConfig+0xc0>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d00b      	beq.n	800192c <TIM_Base_SetConfig+0x34>
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800191a:	d007      	beq.n	800192c <TIM_Base_SetConfig+0x34>
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	4a27      	ldr	r2, [pc, #156]	; (80019bc <TIM_Base_SetConfig+0xc4>)
 8001920:	4293      	cmp	r3, r2
 8001922:	d003      	beq.n	800192c <TIM_Base_SetConfig+0x34>
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	4a26      	ldr	r2, [pc, #152]	; (80019c0 <TIM_Base_SetConfig+0xc8>)
 8001928:	4293      	cmp	r3, r2
 800192a:	d108      	bne.n	800193e <TIM_Base_SetConfig+0x46>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001932:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	68fa      	ldr	r2, [r7, #12]
 800193a:	4313      	orrs	r3, r2
 800193c:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	4a1d      	ldr	r2, [pc, #116]	; (80019b8 <TIM_Base_SetConfig+0xc0>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d00b      	beq.n	800195e <TIM_Base_SetConfig+0x66>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800194c:	d007      	beq.n	800195e <TIM_Base_SetConfig+0x66>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	4a1a      	ldr	r2, [pc, #104]	; (80019bc <TIM_Base_SetConfig+0xc4>)
 8001952:	4293      	cmp	r3, r2
 8001954:	d003      	beq.n	800195e <TIM_Base_SetConfig+0x66>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	4a19      	ldr	r2, [pc, #100]	; (80019c0 <TIM_Base_SetConfig+0xc8>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d108      	bne.n	8001970 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001964:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	68db      	ldr	r3, [r3, #12]
 800196a:	68fa      	ldr	r2, [r7, #12]
 800196c:	4313      	orrs	r3, r2
 800196e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001976:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	695b      	ldr	r3, [r3, #20]
 800197c:	68fa      	ldr	r2, [r7, #12]
 800197e:	4313      	orrs	r3, r2
 8001980:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	68fa      	ldr	r2, [r7, #12]
 8001986:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	689a      	ldr	r2, [r3, #8]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	4a07      	ldr	r2, [pc, #28]	; (80019b8 <TIM_Base_SetConfig+0xc0>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d103      	bne.n	80019a8 <TIM_Base_SetConfig+0xb0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	691a      	ldr	r2, [r3, #16]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2201      	movs	r2, #1
 80019ac:	615a      	str	r2, [r3, #20]
}
 80019ae:	bf00      	nop
 80019b0:	3714      	adds	r7, #20
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bc80      	pop	{r7}
 80019b6:	4770      	bx	lr
 80019b8:	40012c00 	.word	0x40012c00
 80019bc:	40000400 	.word	0x40000400
 80019c0:	40000800 	.word	0x40000800

080019c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b087      	sub	sp, #28
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
 80019cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80019ce:	2300      	movs	r3, #0
 80019d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80019d2:	2300      	movs	r3, #0
 80019d4:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 80019d6:	2300      	movs	r3, #0
 80019d8:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6a1b      	ldr	r3, [r3, #32]
 80019de:	f023 0201 	bic.w	r2, r3, #1
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6a1b      	ldr	r3, [r3, #32]
 80019ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	699b      	ldr	r3, [r3, #24]
 80019f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80019fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	f023 0303 	bic.w	r3, r3, #3
 8001a06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	68fa      	ldr	r2, [r7, #12]
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001a12:	697b      	ldr	r3, [r7, #20]
 8001a14:	f023 0302 	bic.w	r3, r3, #2
 8001a18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	697a      	ldr	r2, [r7, #20]
 8001a20:	4313      	orrs	r3, r2
 8001a22:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	4a1c      	ldr	r2, [pc, #112]	; (8001a98 <TIM_OC1_SetConfig+0xd4>)
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d10c      	bne.n	8001a46 <TIM_OC1_SetConfig+0x82>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	f023 0308 	bic.w	r3, r3, #8
 8001a32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	68db      	ldr	r3, [r3, #12]
 8001a38:	697a      	ldr	r2, [r7, #20]
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	f023 0304 	bic.w	r3, r3, #4
 8001a44:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	4a13      	ldr	r2, [pc, #76]	; (8001a98 <TIM_OC1_SetConfig+0xd4>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d111      	bne.n	8001a72 <TIM_OC1_SetConfig+0xae>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001a54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001a5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	695b      	ldr	r3, [r3, #20]
 8001a62:	693a      	ldr	r2, [r7, #16]
 8001a64:	4313      	orrs	r3, r2
 8001a66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	699b      	ldr	r3, [r3, #24]
 8001a6c:	693a      	ldr	r2, [r7, #16]
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	693a      	ldr	r2, [r7, #16]
 8001a76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	68fa      	ldr	r2, [r7, #12]
 8001a7c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	685a      	ldr	r2, [r3, #4]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	697a      	ldr	r2, [r7, #20]
 8001a8a:	621a      	str	r2, [r3, #32]
}
 8001a8c:	bf00      	nop
 8001a8e:	371c      	adds	r7, #28
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bc80      	pop	{r7}
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	40012c00 	.word	0x40012c00

08001a9c <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b087      	sub	sp, #28
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6a1b      	ldr	r3, [r3, #32]
 8001ab6:	f023 0210 	bic.w	r2, r3, #16
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6a1b      	ldr	r3, [r3, #32]
 8001ac2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	699b      	ldr	r3, [r3, #24]
 8001ace:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001ad6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ade:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	021b      	lsls	r3, r3, #8
 8001ae6:	68fa      	ldr	r2, [r7, #12]
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	f023 0320 	bic.w	r3, r3, #32
 8001af2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	011b      	lsls	r3, r3, #4
 8001afa:	697a      	ldr	r2, [r7, #20]
 8001afc:	4313      	orrs	r3, r2
 8001afe:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	4a1d      	ldr	r2, [pc, #116]	; (8001b78 <TIM_OC2_SetConfig+0xdc>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d10d      	bne.n	8001b24 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001b0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	68db      	ldr	r3, [r3, #12]
 8001b14:	011b      	lsls	r3, r3, #4
 8001b16:	697a      	ldr	r2, [r7, #20]
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001b22:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	4a14      	ldr	r2, [pc, #80]	; (8001b78 <TIM_OC2_SetConfig+0xdc>)
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d113      	bne.n	8001b54 <TIM_OC2_SetConfig+0xb8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8001b2c:	693b      	ldr	r3, [r7, #16]
 8001b2e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001b32:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001b3a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	695b      	ldr	r3, [r3, #20]
 8001b40:	009b      	lsls	r3, r3, #2
 8001b42:	693a      	ldr	r2, [r7, #16]
 8001b44:	4313      	orrs	r3, r2
 8001b46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	699b      	ldr	r3, [r3, #24]
 8001b4c:	009b      	lsls	r3, r3, #2
 8001b4e:	693a      	ldr	r2, [r7, #16]
 8001b50:	4313      	orrs	r3, r2
 8001b52:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	693a      	ldr	r2, [r7, #16]
 8001b58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	68fa      	ldr	r2, [r7, #12]
 8001b5e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	685a      	ldr	r2, [r3, #4]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	697a      	ldr	r2, [r7, #20]
 8001b6c:	621a      	str	r2, [r3, #32]
}
 8001b6e:	bf00      	nop
 8001b70:	371c      	adds	r7, #28
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bc80      	pop	{r7}
 8001b76:	4770      	bx	lr
 8001b78:	40012c00 	.word	0x40012c00

08001b7c <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b087      	sub	sp, #28
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
 8001b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8001b86:	2300      	movs	r3, #0
 8001b88:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6a1b      	ldr	r3, [r3, #32]
 8001b96:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6a1b      	ldr	r3, [r3, #32]
 8001ba2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	69db      	ldr	r3, [r3, #28]
 8001bae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001bb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	f023 0303 	bic.w	r3, r3, #3
 8001bbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	68fa      	ldr	r2, [r7, #12]
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001bd0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	021b      	lsls	r3, r3, #8
 8001bd8:	697a      	ldr	r2, [r7, #20]
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4a1d      	ldr	r2, [pc, #116]	; (8001c58 <TIM_OC3_SetConfig+0xdc>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d10d      	bne.n	8001c02 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001bec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	68db      	ldr	r3, [r3, #12]
 8001bf2:	021b      	lsls	r3, r3, #8
 8001bf4:	697a      	ldr	r2, [r7, #20]
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001c00:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	4a14      	ldr	r2, [pc, #80]	; (8001c58 <TIM_OC3_SetConfig+0xdc>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d113      	bne.n	8001c32 <TIM_OC3_SetConfig+0xb6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001c10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001c18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	695b      	ldr	r3, [r3, #20]
 8001c1e:	011b      	lsls	r3, r3, #4
 8001c20:	693a      	ldr	r2, [r7, #16]
 8001c22:	4313      	orrs	r3, r2
 8001c24:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	699b      	ldr	r3, [r3, #24]
 8001c2a:	011b      	lsls	r3, r3, #4
 8001c2c:	693a      	ldr	r2, [r7, #16]
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	693a      	ldr	r2, [r7, #16]
 8001c36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	68fa      	ldr	r2, [r7, #12]
 8001c3c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	685a      	ldr	r2, [r3, #4]
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	697a      	ldr	r2, [r7, #20]
 8001c4a:	621a      	str	r2, [r3, #32]
}
 8001c4c:	bf00      	nop
 8001c4e:	371c      	adds	r7, #28
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bc80      	pop	{r7}
 8001c54:	4770      	bx	lr
 8001c56:	bf00      	nop
 8001c58:	40012c00 	.word	0x40012c00

08001c5c <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b087      	sub	sp, #28
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8001c66:	2300      	movs	r3, #0
 8001c68:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6a1b      	ldr	r3, [r3, #32]
 8001c76:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6a1b      	ldr	r3, [r3, #32]
 8001c82:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	69db      	ldr	r3, [r3, #28]
 8001c8e:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001c96:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c9e:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	021b      	lsls	r3, r3, #8
 8001ca6:	693a      	ldr	r2, [r7, #16]
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001cb2:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	031b      	lsls	r3, r3, #12
 8001cba:	68fa      	ldr	r2, [r7, #12]
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	4a0f      	ldr	r2, [pc, #60]	; (8001d00 <TIM_OC4_SetConfig+0xa4>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d109      	bne.n	8001cdc <TIM_OC4_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001cce:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	695b      	ldr	r3, [r3, #20]
 8001cd4:	019b      	lsls	r3, r3, #6
 8001cd6:	697a      	ldr	r2, [r7, #20]
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	697a      	ldr	r2, [r7, #20]
 8001ce0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	693a      	ldr	r2, [r7, #16]
 8001ce6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685a      	ldr	r2, [r3, #4]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	68fa      	ldr	r2, [r7, #12]
 8001cf4:	621a      	str	r2, [r3, #32]
}
 8001cf6:	bf00      	nop
 8001cf8:	371c      	adds	r7, #28
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bc80      	pop	{r7}
 8001cfe:	4770      	bx	lr
 8001d00:	40012c00 	.word	0x40012c00

08001d04 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b087      	sub	sp, #28
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	60f8      	str	r0, [r7, #12]
 8001d0c:	60b9      	str	r1, [r7, #8]
 8001d0e:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8001d10:	2300      	movs	r3, #0
 8001d12:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8001d14:	2201      	movs	r2, #1
 8001d16:	68bb      	ldr	r3, [r7, #8]
 8001d18:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	6a1a      	ldr	r2, [r3, #32]
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	43db      	mvns	r3, r3
 8001d26:	401a      	ands	r2, r3
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	6a1a      	ldr	r2, [r3, #32]
 8001d30:	6879      	ldr	r1, [r7, #4]
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	fa01 f303 	lsl.w	r3, r1, r3
 8001d38:	431a      	orrs	r2, r3
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	621a      	str	r2, [r3, #32]
}
 8001d3e:	bf00      	nop
 8001d40:	371c      	adds	r7, #28
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bc80      	pop	{r7}
 8001d46:	4770      	bx	lr

08001d48 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b085      	sub	sp, #20
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
 8001d50:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0U;
 8001d52:	2300      	movs	r3, #0
 8001d54:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d5c:	2b01      	cmp	r3, #1
 8001d5e:	d101      	bne.n	8001d64 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8001d60:	2302      	movs	r3, #2
 8001d62:	e044      	b.n	8001dee <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2201      	movs	r2, #1
 8001d68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	68db      	ldr	r3, [r3, #12]
 8001d76:	4313      	orrs	r3, r2
 8001d78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	4313      	orrs	r3, r2
 8001d86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	4313      	orrs	r3, r2
 8001d94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4313      	orrs	r3, r2
 8001da2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	691b      	ldr	r3, [r3, #16]
 8001dae:	4313      	orrs	r3, r2
 8001db0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	695b      	ldr	r3, [r3, #20]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	699b      	ldr	r3, [r3, #24]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	699b      	ldr	r3, [r3, #24]
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	68fa      	ldr	r2, [r7, #12]
 8001de2:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2200      	movs	r2, #0
 8001de8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001dec:	2300      	movs	r3, #0
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3714      	adds	r7, #20
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bc80      	pop	{r7}
 8001df6:	4770      	bx	lr

08001df8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d101      	bne.n	8001e10 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	e032      	b.n	8001e76 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2201      	movs	r2, #1
 8001e14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2202      	movs	r2, #2
 8001e1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	685a      	ldr	r2, [r3, #4]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001e2e:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	6859      	ldr	r1, [r3, #4]
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	430a      	orrs	r2, r1
 8001e40:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	689a      	ldr	r2, [r3, #8]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001e50:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	6899      	ldr	r1, [r3, #8]
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	685a      	ldr	r2, [r3, #4]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	430a      	orrs	r2, r1
 8001e62:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2201      	movs	r2, #1
 8001e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001e74:	2300      	movs	r3, #0
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	370c      	adds	r7, #12
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bc80      	pop	{r7}
 8001e7e:	4770      	bx	lr

08001e80 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d101      	bne.n	8001e92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	e03f      	b.n	8001f12 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d106      	bne.n	8001eac <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8001ea6:	6878      	ldr	r0, [r7, #4]
 8001ea8:	f001 f808 	bl	8002ebc <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2224      	movs	r2, #36	; 0x24
 8001eb0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	68da      	ldr	r2, [r3, #12]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001ec2:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001ec4:	6878      	ldr	r0, [r7, #4]
 8001ec6:	f000 faab 	bl	8002420 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	691a      	ldr	r2, [r3, #16]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001ed8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	695a      	ldr	r2, [r3, #20]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001ee8:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	68da      	ldr	r2, [r3, #12]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001ef8:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2200      	movs	r2, #0
 8001efe:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2220      	movs	r2, #32
 8001f04:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2220      	movs	r2, #32
 8001f0c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8001f10:	2300      	movs	r3, #0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}

08001f1a <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001f1a:	b480      	push	{r7}
 8001f1c:	b085      	sub	sp, #20
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	60f8      	str	r0, [r7, #12]
 8001f22:	60b9      	str	r1, [r7, #8]
 8001f24:	4613      	mov	r3, r2
 8001f26:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	2b20      	cmp	r3, #32
 8001f32:	d140      	bne.n	8001fb6 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d002      	beq.n	8001f40 <HAL_UART_Receive_IT+0x26>
 8001f3a:	88fb      	ldrh	r3, [r7, #6]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d101      	bne.n	8001f44 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001f40:	2301      	movs	r3, #1
 8001f42:	e039      	b.n	8001fb8 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d101      	bne.n	8001f52 <HAL_UART_Receive_IT+0x38>
 8001f4e:	2302      	movs	r3, #2
 8001f50:	e032      	b.n	8001fb8 <HAL_UART_Receive_IT+0x9e>
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	2201      	movs	r2, #1
 8001f56:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	68ba      	ldr	r2, [r7, #8]
 8001f5e:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	88fa      	ldrh	r2, [r7, #6]
 8001f64:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	88fa      	ldrh	r2, [r7, #6]
 8001f6a:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	2200      	movs	r2, #0
 8001f70:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	2222      	movs	r2, #34	; 0x22
 8001f76:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	68da      	ldr	r2, [r3, #12]
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001f90:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	695a      	ldr	r2, [r3, #20]
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f042 0201 	orr.w	r2, r2, #1
 8001fa0:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	68da      	ldr	r2, [r3, #12]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f042 0220 	orr.w	r2, r2, #32
 8001fb0:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	e000      	b.n	8001fb8 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8001fb6:	2302      	movs	r3, #2
  }
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3714      	adds	r7, #20
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bc80      	pop	{r7}
 8001fc0:	4770      	bx	lr
	...

08001fc4 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b088      	sub	sp, #32
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	68db      	ldr	r3, [r3, #12]
 8001fda:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	695b      	ldr	r3, [r3, #20]
 8001fe2:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	f003 030f 	and.w	r3, r3, #15
 8001ff2:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d10d      	bne.n	8002016 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001ffa:	69fb      	ldr	r3, [r7, #28]
 8001ffc:	f003 0320 	and.w	r3, r3, #32
 8002000:	2b00      	cmp	r3, #0
 8002002:	d008      	beq.n	8002016 <HAL_UART_IRQHandler+0x52>
 8002004:	69bb      	ldr	r3, [r7, #24]
 8002006:	f003 0320 	and.w	r3, r3, #32
 800200a:	2b00      	cmp	r3, #0
 800200c:	d003      	beq.n	8002016 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f000 f984 	bl	800231c <UART_Receive_IT>
      return;
 8002014:	e0cc      	b.n	80021b0 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	2b00      	cmp	r3, #0
 800201a:	f000 80ab 	beq.w	8002174 <HAL_UART_IRQHandler+0x1b0>
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	f003 0301 	and.w	r3, r3, #1
 8002024:	2b00      	cmp	r3, #0
 8002026:	d105      	bne.n	8002034 <HAL_UART_IRQHandler+0x70>
 8002028:	69bb      	ldr	r3, [r7, #24]
 800202a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800202e:	2b00      	cmp	r3, #0
 8002030:	f000 80a0 	beq.w	8002174 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002034:	69fb      	ldr	r3, [r7, #28]
 8002036:	f003 0301 	and.w	r3, r3, #1
 800203a:	2b00      	cmp	r3, #0
 800203c:	d00a      	beq.n	8002054 <HAL_UART_IRQHandler+0x90>
 800203e:	69bb      	ldr	r3, [r7, #24]
 8002040:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002044:	2b00      	cmp	r3, #0
 8002046:	d005      	beq.n	8002054 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800204c:	f043 0201 	orr.w	r2, r3, #1
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002054:	69fb      	ldr	r3, [r7, #28]
 8002056:	f003 0304 	and.w	r3, r3, #4
 800205a:	2b00      	cmp	r3, #0
 800205c:	d00a      	beq.n	8002074 <HAL_UART_IRQHandler+0xb0>
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	f003 0301 	and.w	r3, r3, #1
 8002064:	2b00      	cmp	r3, #0
 8002066:	d005      	beq.n	8002074 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800206c:	f043 0202 	orr.w	r2, r3, #2
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002074:	69fb      	ldr	r3, [r7, #28]
 8002076:	f003 0302 	and.w	r3, r3, #2
 800207a:	2b00      	cmp	r3, #0
 800207c:	d00a      	beq.n	8002094 <HAL_UART_IRQHandler+0xd0>
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	f003 0301 	and.w	r3, r3, #1
 8002084:	2b00      	cmp	r3, #0
 8002086:	d005      	beq.n	8002094 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800208c:	f043 0204 	orr.w	r2, r3, #4
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002094:	69fb      	ldr	r3, [r7, #28]
 8002096:	f003 0308 	and.w	r3, r3, #8
 800209a:	2b00      	cmp	r3, #0
 800209c:	d00a      	beq.n	80020b4 <HAL_UART_IRQHandler+0xf0>
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	f003 0301 	and.w	r3, r3, #1
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d005      	beq.n	80020b4 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020ac:	f043 0208 	orr.w	r2, r3, #8
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d078      	beq.n	80021ae <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80020bc:	69fb      	ldr	r3, [r7, #28]
 80020be:	f003 0320 	and.w	r3, r3, #32
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d007      	beq.n	80020d6 <HAL_UART_IRQHandler+0x112>
 80020c6:	69bb      	ldr	r3, [r7, #24]
 80020c8:	f003 0320 	and.w	r3, r3, #32
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d002      	beq.n	80020d6 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80020d0:	6878      	ldr	r0, [r7, #4]
 80020d2:	f000 f923 	bl	800231c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	695b      	ldr	r3, [r3, #20]
 80020dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	bf14      	ite	ne
 80020e4:	2301      	movne	r3, #1
 80020e6:	2300      	moveq	r3, #0
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020f0:	f003 0308 	and.w	r3, r3, #8
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d102      	bne.n	80020fe <HAL_UART_IRQHandler+0x13a>
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d031      	beq.n	8002162 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80020fe:	6878      	ldr	r0, [r7, #4]
 8002100:	f000 f86e 	bl	80021e0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	695b      	ldr	r3, [r3, #20]
 800210a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800210e:	2b00      	cmp	r3, #0
 8002110:	d023      	beq.n	800215a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	695a      	ldr	r2, [r3, #20]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002120:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002126:	2b00      	cmp	r3, #0
 8002128:	d013      	beq.n	8002152 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800212e:	4a22      	ldr	r2, [pc, #136]	; (80021b8 <HAL_UART_IRQHandler+0x1f4>)
 8002130:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002136:	4618      	mov	r0, r3
 8002138:	f7fe fa50 	bl	80005dc <HAL_DMA_Abort_IT>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	d016      	beq.n	8002170 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002146:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002148:	687a      	ldr	r2, [r7, #4]
 800214a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800214c:	4610      	mov	r0, r2
 800214e:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002150:	e00e      	b.n	8002170 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	f000 f83b 	bl	80021ce <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002158:	e00a      	b.n	8002170 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 800215a:	6878      	ldr	r0, [r7, #4]
 800215c:	f000 f837 	bl	80021ce <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002160:	e006      	b.n	8002170 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f000 f833 	bl	80021ce <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2200      	movs	r2, #0
 800216c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800216e:	e01e      	b.n	80021ae <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002170:	bf00      	nop
    return;
 8002172:	e01c      	b.n	80021ae <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800217a:	2b00      	cmp	r3, #0
 800217c:	d008      	beq.n	8002190 <HAL_UART_IRQHandler+0x1cc>
 800217e:	69bb      	ldr	r3, [r7, #24]
 8002180:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002184:	2b00      	cmp	r3, #0
 8002186:	d003      	beq.n	8002190 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8002188:	6878      	ldr	r0, [r7, #4]
 800218a:	f000 f85a 	bl	8002242 <UART_Transmit_IT>
    return;
 800218e:	e00f      	b.n	80021b0 <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002196:	2b00      	cmp	r3, #0
 8002198:	d00a      	beq.n	80021b0 <HAL_UART_IRQHandler+0x1ec>
 800219a:	69bb      	ldr	r3, [r7, #24]
 800219c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d005      	beq.n	80021b0 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80021a4:	6878      	ldr	r0, [r7, #4]
 80021a6:	f000 f8a1 	bl	80022ec <UART_EndTransmit_IT>
    return;
 80021aa:	bf00      	nop
 80021ac:	e000      	b.n	80021b0 <HAL_UART_IRQHandler+0x1ec>
    return;
 80021ae:	bf00      	nop
  }
}
 80021b0:	3720      	adds	r7, #32
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	0800221b 	.word	0x0800221b

080021bc <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 80021c4:	bf00      	nop
 80021c6:	370c      	adds	r7, #12
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bc80      	pop	{r7}
 80021cc:	4770      	bx	lr

080021ce <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80021ce:	b480      	push	{r7}
 80021d0:	b083      	sub	sp, #12
 80021d2:	af00      	add	r7, sp, #0
 80021d4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 80021d6:	bf00      	nop
 80021d8:	370c      	adds	r7, #12
 80021da:	46bd      	mov	sp, r7
 80021dc:	bc80      	pop	{r7}
 80021de:	4770      	bx	lr

080021e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	68da      	ldr	r2, [r3, #12]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80021f6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	695a      	ldr	r2, [r3, #20]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f022 0201 	bic.w	r2, r2, #1
 8002206:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2220      	movs	r2, #32
 800220c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8002210:	bf00      	nop
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	bc80      	pop	{r7}
 8002218:	4770      	bx	lr

0800221a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800221a:	b580      	push	{r7, lr}
 800221c:	b084      	sub	sp, #16
 800221e:	af00      	add	r7, sp, #0
 8002220:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002226:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	2200      	movs	r2, #0
 800222c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	2200      	movs	r2, #0
 8002232:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8002234:	68f8      	ldr	r0, [r7, #12]
 8002236:	f7ff ffca 	bl	80021ce <HAL_UART_ErrorCallback>
}
 800223a:	bf00      	nop
 800223c:	3710      	adds	r7, #16
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}

08002242 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002242:	b480      	push	{r7}
 8002244:	b085      	sub	sp, #20
 8002246:	af00      	add	r7, sp, #0
 8002248:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002250:	b2db      	uxtb	r3, r3
 8002252:	2b21      	cmp	r3, #33	; 0x21
 8002254:	d144      	bne.n	80022e0 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800225e:	d11a      	bne.n	8002296 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6a1b      	ldr	r3, [r3, #32]
 8002264:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	881b      	ldrh	r3, [r3, #0]
 800226a:	461a      	mov	r2, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002274:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	691b      	ldr	r3, [r3, #16]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d105      	bne.n	800228a <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6a1b      	ldr	r3, [r3, #32]
 8002282:	1c9a      	adds	r2, r3, #2
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	621a      	str	r2, [r3, #32]
 8002288:	e00e      	b.n	80022a8 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6a1b      	ldr	r3, [r3, #32]
 800228e:	1c5a      	adds	r2, r3, #1
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	621a      	str	r2, [r3, #32]
 8002294:	e008      	b.n	80022a8 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6a1b      	ldr	r3, [r3, #32]
 800229a:	1c59      	adds	r1, r3, #1
 800229c:	687a      	ldr	r2, [r7, #4]
 800229e:	6211      	str	r1, [r2, #32]
 80022a0:	781a      	ldrb	r2, [r3, #0]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80022ac:	b29b      	uxth	r3, r3
 80022ae:	3b01      	subs	r3, #1
 80022b0:	b29b      	uxth	r3, r3
 80022b2:	687a      	ldr	r2, [r7, #4]
 80022b4:	4619      	mov	r1, r3
 80022b6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d10f      	bne.n	80022dc <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	68da      	ldr	r2, [r3, #12]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80022ca:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	68da      	ldr	r2, [r3, #12]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80022da:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80022dc:	2300      	movs	r3, #0
 80022de:	e000      	b.n	80022e2 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80022e0:	2302      	movs	r3, #2
  }
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3714      	adds	r7, #20
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bc80      	pop	{r7}
 80022ea:	4770      	bx	lr

080022ec <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	68da      	ldr	r2, [r3, #12]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002302:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2220      	movs	r2, #32
 8002308:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800230c:	6878      	ldr	r0, [r7, #4]
 800230e:	f7ff ff55 	bl	80021bc <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8002312:	2300      	movs	r3, #0
}
 8002314:	4618      	mov	r0, r3
 8002316:	3708      	adds	r7, #8
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}

0800231c <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b084      	sub	sp, #16
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800232a:	b2db      	uxtb	r3, r3
 800232c:	2b22      	cmp	r3, #34	; 0x22
 800232e:	d171      	bne.n	8002414 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	689b      	ldr	r3, [r3, #8]
 8002334:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002338:	d123      	bne.n	8002382 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800233e:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	691b      	ldr	r3, [r3, #16]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d10e      	bne.n	8002366 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	b29b      	uxth	r3, r3
 8002350:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002354:	b29a      	uxth	r2, r3
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800235e:	1c9a      	adds	r2, r3, #2
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	629a      	str	r2, [r3, #40]	; 0x28
 8002364:	e029      	b.n	80023ba <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	b29b      	uxth	r3, r3
 800236e:	b2db      	uxtb	r3, r3
 8002370:	b29a      	uxth	r2, r3
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800237a:	1c5a      	adds	r2, r3, #1
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	629a      	str	r2, [r3, #40]	; 0x28
 8002380:	e01b      	b.n	80023ba <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	691b      	ldr	r3, [r3, #16]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d10a      	bne.n	80023a0 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	6858      	ldr	r0, [r3, #4]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002394:	1c59      	adds	r1, r3, #1
 8002396:	687a      	ldr	r2, [r7, #4]
 8002398:	6291      	str	r1, [r2, #40]	; 0x28
 800239a:	b2c2      	uxtb	r2, r0
 800239c:	701a      	strb	r2, [r3, #0]
 800239e:	e00c      	b.n	80023ba <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	b2da      	uxtb	r2, r3
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ac:	1c58      	adds	r0, r3, #1
 80023ae:	6879      	ldr	r1, [r7, #4]
 80023b0:	6288      	str	r0, [r1, #40]	; 0x28
 80023b2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80023b6:	b2d2      	uxtb	r2, r2
 80023b8:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80023be:	b29b      	uxth	r3, r3
 80023c0:	3b01      	subs	r3, #1
 80023c2:	b29b      	uxth	r3, r3
 80023c4:	687a      	ldr	r2, [r7, #4]
 80023c6:	4619      	mov	r1, r3
 80023c8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d120      	bne.n	8002410 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	68da      	ldr	r2, [r3, #12]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f022 0220 	bic.w	r2, r2, #32
 80023dc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	68da      	ldr	r2, [r3, #12]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80023ec:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	695a      	ldr	r2, [r3, #20]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f022 0201 	bic.w	r2, r2, #1
 80023fc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2220      	movs	r2, #32
 8002402:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8002406:	6878      	ldr	r0, [r7, #4]
 8002408:	f000 fbe6 	bl	8002bd8 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 800240c:	2300      	movs	r3, #0
 800240e:	e002      	b.n	8002416 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8002410:	2300      	movs	r3, #0
 8002412:	e000      	b.n	8002416 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8002414:	2302      	movs	r3, #2
  }
}
 8002416:	4618      	mov	r0, r3
 8002418:	3710      	adds	r7, #16
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
	...

08002420 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002420:	b5b0      	push	{r4, r5, r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8002428:	2300      	movs	r3, #0
 800242a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	691b      	ldr	r3, [r3, #16]
 8002432:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	68da      	ldr	r2, [r3, #12]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	430a      	orrs	r2, r1
 8002440:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	689a      	ldr	r2, [r3, #8]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	691b      	ldr	r3, [r3, #16]
 800244a:	431a      	orrs	r2, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	695b      	ldr	r3, [r3, #20]
 8002450:	4313      	orrs	r3, r2
 8002452:	68fa      	ldr	r2, [r7, #12]
 8002454:	4313      	orrs	r3, r2
 8002456:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	68db      	ldr	r3, [r3, #12]
 800245e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002462:	f023 030c 	bic.w	r3, r3, #12
 8002466:	687a      	ldr	r2, [r7, #4]
 8002468:	6812      	ldr	r2, [r2, #0]
 800246a:	68f9      	ldr	r1, [r7, #12]
 800246c:	430b      	orrs	r3, r1
 800246e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	695b      	ldr	r3, [r3, #20]
 8002476:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	699a      	ldr	r2, [r3, #24]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	430a      	orrs	r2, r1
 8002484:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a6f      	ldr	r2, [pc, #444]	; (8002648 <UART_SetConfig+0x228>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d16b      	bne.n	8002568 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002490:	f7fe ffb4 	bl	80013fc <HAL_RCC_GetPCLK2Freq>
 8002494:	4602      	mov	r2, r0
 8002496:	4613      	mov	r3, r2
 8002498:	009b      	lsls	r3, r3, #2
 800249a:	4413      	add	r3, r2
 800249c:	009a      	lsls	r2, r3, #2
 800249e:	441a      	add	r2, r3
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	009b      	lsls	r3, r3, #2
 80024a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80024aa:	4a68      	ldr	r2, [pc, #416]	; (800264c <UART_SetConfig+0x22c>)
 80024ac:	fba2 2303 	umull	r2, r3, r2, r3
 80024b0:	095b      	lsrs	r3, r3, #5
 80024b2:	011c      	lsls	r4, r3, #4
 80024b4:	f7fe ffa2 	bl	80013fc <HAL_RCC_GetPCLK2Freq>
 80024b8:	4602      	mov	r2, r0
 80024ba:	4613      	mov	r3, r2
 80024bc:	009b      	lsls	r3, r3, #2
 80024be:	4413      	add	r3, r2
 80024c0:	009a      	lsls	r2, r3, #2
 80024c2:	441a      	add	r2, r3
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	009b      	lsls	r3, r3, #2
 80024ca:	fbb2 f5f3 	udiv	r5, r2, r3
 80024ce:	f7fe ff95 	bl	80013fc <HAL_RCC_GetPCLK2Freq>
 80024d2:	4602      	mov	r2, r0
 80024d4:	4613      	mov	r3, r2
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	4413      	add	r3, r2
 80024da:	009a      	lsls	r2, r3, #2
 80024dc:	441a      	add	r2, r3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80024e8:	4a58      	ldr	r2, [pc, #352]	; (800264c <UART_SetConfig+0x22c>)
 80024ea:	fba2 2303 	umull	r2, r3, r2, r3
 80024ee:	095b      	lsrs	r3, r3, #5
 80024f0:	2264      	movs	r2, #100	; 0x64
 80024f2:	fb02 f303 	mul.w	r3, r2, r3
 80024f6:	1aeb      	subs	r3, r5, r3
 80024f8:	011b      	lsls	r3, r3, #4
 80024fa:	3332      	adds	r3, #50	; 0x32
 80024fc:	4a53      	ldr	r2, [pc, #332]	; (800264c <UART_SetConfig+0x22c>)
 80024fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002502:	095b      	lsrs	r3, r3, #5
 8002504:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002508:	441c      	add	r4, r3
 800250a:	f7fe ff77 	bl	80013fc <HAL_RCC_GetPCLK2Freq>
 800250e:	4602      	mov	r2, r0
 8002510:	4613      	mov	r3, r2
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	4413      	add	r3, r2
 8002516:	009a      	lsls	r2, r3, #2
 8002518:	441a      	add	r2, r3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	fbb2 f5f3 	udiv	r5, r2, r3
 8002524:	f7fe ff6a 	bl	80013fc <HAL_RCC_GetPCLK2Freq>
 8002528:	4602      	mov	r2, r0
 800252a:	4613      	mov	r3, r2
 800252c:	009b      	lsls	r3, r3, #2
 800252e:	4413      	add	r3, r2
 8002530:	009a      	lsls	r2, r3, #2
 8002532:	441a      	add	r2, r3
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	009b      	lsls	r3, r3, #2
 800253a:	fbb2 f3f3 	udiv	r3, r2, r3
 800253e:	4a43      	ldr	r2, [pc, #268]	; (800264c <UART_SetConfig+0x22c>)
 8002540:	fba2 2303 	umull	r2, r3, r2, r3
 8002544:	095b      	lsrs	r3, r3, #5
 8002546:	2264      	movs	r2, #100	; 0x64
 8002548:	fb02 f303 	mul.w	r3, r2, r3
 800254c:	1aeb      	subs	r3, r5, r3
 800254e:	011b      	lsls	r3, r3, #4
 8002550:	3332      	adds	r3, #50	; 0x32
 8002552:	4a3e      	ldr	r2, [pc, #248]	; (800264c <UART_SetConfig+0x22c>)
 8002554:	fba2 2303 	umull	r2, r3, r2, r3
 8002558:	095b      	lsrs	r3, r3, #5
 800255a:	f003 020f 	and.w	r2, r3, #15
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4422      	add	r2, r4
 8002564:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8002566:	e06a      	b.n	800263e <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002568:	f7fe ff34 	bl	80013d4 <HAL_RCC_GetPCLK1Freq>
 800256c:	4602      	mov	r2, r0
 800256e:	4613      	mov	r3, r2
 8002570:	009b      	lsls	r3, r3, #2
 8002572:	4413      	add	r3, r2
 8002574:	009a      	lsls	r2, r3, #2
 8002576:	441a      	add	r2, r3
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	009b      	lsls	r3, r3, #2
 800257e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002582:	4a32      	ldr	r2, [pc, #200]	; (800264c <UART_SetConfig+0x22c>)
 8002584:	fba2 2303 	umull	r2, r3, r2, r3
 8002588:	095b      	lsrs	r3, r3, #5
 800258a:	011c      	lsls	r4, r3, #4
 800258c:	f7fe ff22 	bl	80013d4 <HAL_RCC_GetPCLK1Freq>
 8002590:	4602      	mov	r2, r0
 8002592:	4613      	mov	r3, r2
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	4413      	add	r3, r2
 8002598:	009a      	lsls	r2, r3, #2
 800259a:	441a      	add	r2, r3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	009b      	lsls	r3, r3, #2
 80025a2:	fbb2 f5f3 	udiv	r5, r2, r3
 80025a6:	f7fe ff15 	bl	80013d4 <HAL_RCC_GetPCLK1Freq>
 80025aa:	4602      	mov	r2, r0
 80025ac:	4613      	mov	r3, r2
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	4413      	add	r3, r2
 80025b2:	009a      	lsls	r2, r3, #2
 80025b4:	441a      	add	r2, r3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80025c0:	4a22      	ldr	r2, [pc, #136]	; (800264c <UART_SetConfig+0x22c>)
 80025c2:	fba2 2303 	umull	r2, r3, r2, r3
 80025c6:	095b      	lsrs	r3, r3, #5
 80025c8:	2264      	movs	r2, #100	; 0x64
 80025ca:	fb02 f303 	mul.w	r3, r2, r3
 80025ce:	1aeb      	subs	r3, r5, r3
 80025d0:	011b      	lsls	r3, r3, #4
 80025d2:	3332      	adds	r3, #50	; 0x32
 80025d4:	4a1d      	ldr	r2, [pc, #116]	; (800264c <UART_SetConfig+0x22c>)
 80025d6:	fba2 2303 	umull	r2, r3, r2, r3
 80025da:	095b      	lsrs	r3, r3, #5
 80025dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025e0:	441c      	add	r4, r3
 80025e2:	f7fe fef7 	bl	80013d4 <HAL_RCC_GetPCLK1Freq>
 80025e6:	4602      	mov	r2, r0
 80025e8:	4613      	mov	r3, r2
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	4413      	add	r3, r2
 80025ee:	009a      	lsls	r2, r3, #2
 80025f0:	441a      	add	r2, r3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	fbb2 f5f3 	udiv	r5, r2, r3
 80025fc:	f7fe feea 	bl	80013d4 <HAL_RCC_GetPCLK1Freq>
 8002600:	4602      	mov	r2, r0
 8002602:	4613      	mov	r3, r2
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	4413      	add	r3, r2
 8002608:	009a      	lsls	r2, r3, #2
 800260a:	441a      	add	r2, r3
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	fbb2 f3f3 	udiv	r3, r2, r3
 8002616:	4a0d      	ldr	r2, [pc, #52]	; (800264c <UART_SetConfig+0x22c>)
 8002618:	fba2 2303 	umull	r2, r3, r2, r3
 800261c:	095b      	lsrs	r3, r3, #5
 800261e:	2264      	movs	r2, #100	; 0x64
 8002620:	fb02 f303 	mul.w	r3, r2, r3
 8002624:	1aeb      	subs	r3, r5, r3
 8002626:	011b      	lsls	r3, r3, #4
 8002628:	3332      	adds	r3, #50	; 0x32
 800262a:	4a08      	ldr	r2, [pc, #32]	; (800264c <UART_SetConfig+0x22c>)
 800262c:	fba2 2303 	umull	r2, r3, r2, r3
 8002630:	095b      	lsrs	r3, r3, #5
 8002632:	f003 020f 	and.w	r2, r3, #15
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4422      	add	r2, r4
 800263c:	609a      	str	r2, [r3, #8]
}
 800263e:	bf00      	nop
 8002640:	3710      	adds	r7, #16
 8002642:	46bd      	mov	sp, r7
 8002644:	bdb0      	pop	{r4, r5, r7, pc}
 8002646:	bf00      	nop
 8002648:	40013800 	.word	0x40013800
 800264c:	51eb851f 	.word	0x51eb851f

08002650 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002656:	f7fd fd79 	bl	800014c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800265a:	f000 f8ed 	bl	8002838 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800265e:	f000 fa6f 	bl	8002b40 <MX_GPIO_Init>
  MX_DMA_Init();
 8002662:	f000 fa4f 	bl	8002b04 <MX_DMA_Init>
  MX_TIM1_Init();
 8002666:	f000 f92d 	bl	80028c4 <MX_TIM1_Init>
  MX_TIM2_Init();
 800266a:	f000 f9b1 	bl	80029d0 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 800266e:	f000 fa1f 	bl	8002ab0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  uint32_t nowTick = 0;
 8002672:	2300      	movs	r3, #0
 8002674:	603b      	str	r3, [r7, #0]
  uint32_t pastTick = 0;
 8002676:	2300      	movs	r3, #0
 8002678:	607b      	str	r3, [r7, #4]
  ws2812Begin(8);
 800267a:	2008      	movs	r0, #8
 800267c:	f000 fce4 	bl	8003048 <ws2812Begin>

  HAL_UART_Receive_IT(&huart1, rcvData, 1);
 8002680:	2201      	movs	r2, #1
 8002682:	4965      	ldr	r1, [pc, #404]	; (8002818 <main+0x1c8>)
 8002684:	4865      	ldr	r0, [pc, #404]	; (800281c <main+0x1cc>)
 8002686:	f7ff fc48 	bl	8001f1a <HAL_UART_Receive_IT>

//  HAL_TIMEx_PWMN_Start(&htim2, TIM_CHANNEL_1);
//  HAL_TIMEx_PWMN_Start(&htim2, TIM_CHANNEL_2);
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800268a:	2100      	movs	r1, #0
 800268c:	4864      	ldr	r0, [pc, #400]	; (8002820 <main+0x1d0>)
 800268e:	f7fe ff13 	bl	80014b8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8002692:	2104      	movs	r1, #4
 8002694:	4862      	ldr	r0, [pc, #392]	; (8002820 <main+0x1d0>)
 8002696:	f7fe ff0f 	bl	80014b8 <HAL_TIM_PWM_Start>

  htim2.Instance->CCR1 = 110;
 800269a:	4b61      	ldr	r3, [pc, #388]	; (8002820 <main+0x1d0>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	226e      	movs	r2, #110	; 0x6e
 80026a0:	635a      	str	r2, [r3, #52]	; 0x34
  htim2.Instance->CCR2 = 170;
 80026a2:	4b5f      	ldr	r3, [pc, #380]	; (8002820 <main+0x1d0>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	22aa      	movs	r2, #170	; 0xaa
 80026a8:	639a      	str	r2, [r3, #56]	; 0x38


#if(DEVICE == SHOULDER)	//have to init sequence
  htim1.Instance->CCR2 = 110;
 80026aa:	4b5e      	ldr	r3, [pc, #376]	; (8002824 <main+0x1d4>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	226e      	movs	r2, #110	; 0x6e
 80026b0:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_Delay(5000);
 80026b2:	f241 3088 	movw	r0, #5000	; 0x1388
 80026b6:	f7fd fdab 	bl	8000210 <HAL_Delay>
  htim1.Instance->CCR3 = 110;
 80026ba:	4b5a      	ldr	r3, [pc, #360]	; (8002824 <main+0x1d4>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	226e      	movs	r2, #110	; 0x6e
 80026c0:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_Delay(5000);
 80026c2:	f241 3088 	movw	r0, #5000	; 0x1388
 80026c6:	f7fd fda3 	bl	8000210 <HAL_Delay>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  nowTick = HAL_GetTick();
 80026ca:	f7fd fd97 	bl	80001fc <HAL_GetTick>
 80026ce:	6038      	str	r0, [r7, #0]
	  HAL_UART_Receive_IT(&huart1, rcvData, 1);
 80026d0:	2201      	movs	r2, #1
 80026d2:	4951      	ldr	r1, [pc, #324]	; (8002818 <main+0x1c8>)
 80026d4:	4851      	ldr	r0, [pc, #324]	; (800281c <main+0x1cc>)
 80026d6:	f7ff fc20 	bl	8001f1a <HAL_UART_Receive_IT>
			  }
			  pastTick = nowTick;
		  }
	  }
#elif(DEVICE == SHOULDER)
	  if(nowTick - pastTick > 50)
 80026da:	683a      	ldr	r2, [r7, #0]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	2b32      	cmp	r3, #50	; 0x32
 80026e2:	d9f2      	bls.n	80026ca <main+0x7a>
	  {
		  if(taskFlag1 || taskFlag2)
 80026e4:	4b50      	ldr	r3, [pc, #320]	; (8002828 <main+0x1d8>)
 80026e6:	781b      	ldrb	r3, [r3, #0]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d104      	bne.n	80026f6 <main+0xa6>
 80026ec:	4b4f      	ldr	r3, [pc, #316]	; (800282c <main+0x1dc>)
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	f000 808d 	beq.w	8002810 <main+0x1c0>
		  {
			  if(taskFlag1)				//head
 80026f6:	4b4c      	ldr	r3, [pc, #304]	; (8002828 <main+0x1d8>)
 80026f8:	781b      	ldrb	r3, [r3, #0]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d027      	beq.n	800274e <main+0xfe>
			  {
				  taskCount1++;
 80026fe:	4b4c      	ldr	r3, [pc, #304]	; (8002830 <main+0x1e0>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	3301      	adds	r3, #1
 8002704:	4a4a      	ldr	r2, [pc, #296]	; (8002830 <main+0x1e0>)
 8002706:	6013      	str	r3, [r2, #0]
				  if(taskCount1 < 300)
 8002708:	4b49      	ldr	r3, [pc, #292]	; (8002830 <main+0x1e0>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8002710:	d204      	bcs.n	800271c <main+0xcc>
				  {
					  // open linear servo head
					  htim1.Instance->CCR1 = 160;
 8002712:	4b44      	ldr	r3, [pc, #272]	; (8002824 <main+0x1d4>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	22a0      	movs	r2, #160	; 0xa0
 8002718:	635a      	str	r2, [r3, #52]	; 0x34
 800271a:	e018      	b.n	800274e <main+0xfe>
				  }
				  else if(taskCount1 < 600)
 800271c:	4b44      	ldr	r3, [pc, #272]	; (8002830 <main+0x1e0>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8002724:	d204      	bcs.n	8002730 <main+0xe0>
				  {
					  // close linear servo head
					  htim1.Instance->CCR1 = 110;
 8002726:	4b3f      	ldr	r3, [pc, #252]	; (8002824 <main+0x1d4>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	226e      	movs	r2, #110	; 0x6e
 800272c:	635a      	str	r2, [r3, #52]	; 0x34
 800272e:	e00e      	b.n	800274e <main+0xfe>
				  }
				  else if(taskCount1 < 700)
 8002730:	4b3f      	ldr	r3, [pc, #252]	; (8002830 <main+0x1e0>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8002738:	d209      	bcs.n	800274e <main+0xfe>
				  {
					  // init head
					  htim1.Instance->CCR1 = 110;
 800273a:	4b3a      	ldr	r3, [pc, #232]	; (8002824 <main+0x1d4>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	226e      	movs	r2, #110	; 0x6e
 8002740:	635a      	str	r2, [r3, #52]	; 0x34
					  taskCount1 = 0;
 8002742:	4b3b      	ldr	r3, [pc, #236]	; (8002830 <main+0x1e0>)
 8002744:	2200      	movs	r2, #0
 8002746:	601a      	str	r2, [r3, #0]
					  taskFlag1 = 0;
 8002748:	4b37      	ldr	r3, [pc, #220]	; (8002828 <main+0x1d8>)
 800274a:	2200      	movs	r2, #0
 800274c:	701a      	strb	r2, [r3, #0]
				  }
			  }

			  if(taskFlag2)				//shoulder
 800274e:	4b37      	ldr	r3, [pc, #220]	; (800282c <main+0x1dc>)
 8002750:	781b      	ldrb	r3, [r3, #0]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d05c      	beq.n	8002810 <main+0x1c0>
			  {
				  taskCount2++;
 8002756:	4b37      	ldr	r3, [pc, #220]	; (8002834 <main+0x1e4>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	3301      	adds	r3, #1
 800275c:	4a35      	ldr	r2, [pc, #212]	; (8002834 <main+0x1e4>)
 800275e:	6013      	str	r3, [r2, #0]

				  if(taskCount2 < 150)
 8002760:	4b34      	ldr	r3, [pc, #208]	; (8002834 <main+0x1e4>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	2b95      	cmp	r3, #149	; 0x95
 8002766:	d80a      	bhi.n	800277e <main+0x12e>
				  {
					  //open angular servo shoulder
					  ws2812ClearColor();
 8002768:	f000 fc90 	bl	800308c <ws2812ClearColor>
					  htim1.Instance->CCR2 = 110;
 800276c:	4b2d      	ldr	r3, [pc, #180]	; (8002824 <main+0x1d4>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	226e      	movs	r2, #110	; 0x6e
 8002772:	639a      	str	r2, [r3, #56]	; 0x38
					  htim1.Instance->CCR3 = 110;
 8002774:	4b2b      	ldr	r3, [pc, #172]	; (8002824 <main+0x1d4>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	226e      	movs	r2, #110	; 0x6e
 800277a:	63da      	str	r2, [r3, #60]	; 0x3c
 800277c:	e048      	b.n	8002810 <main+0x1c0>
				  }
				  else if(taskCount2 < 600)
 800277e:	4b2d      	ldr	r3, [pc, #180]	; (8002834 <main+0x1e4>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8002786:	d20a      	bcs.n	800279e <main+0x14e>
				  {
					  //open linear servo shooter
					  htim1.Instance->CCR2 = 110;
 8002788:	4b26      	ldr	r3, [pc, #152]	; (8002824 <main+0x1d4>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	226e      	movs	r2, #110	; 0x6e
 800278e:	639a      	str	r2, [r3, #56]	; 0x38
					  htim1.Instance->CCR3 = 110;
 8002790:	4b24      	ldr	r3, [pc, #144]	; (8002824 <main+0x1d4>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	226e      	movs	r2, #110	; 0x6e
 8002796:	63da      	str	r2, [r3, #60]	; 0x3c
					  ws2812ClearColor();
 8002798:	f000 fc78 	bl	800308c <ws2812ClearColor>
 800279c:	e038      	b.n	8002810 <main+0x1c0>
				  }
				  else if(taskCount2 < 800)
 800279e:	4b25      	ldr	r3, [pc, #148]	; (8002834 <main+0x1e4>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80027a6:	d20e      	bcs.n	80027c6 <main+0x176>
				  {
					  //shooting
					  htim1.Instance->CCR2 = 110;
 80027a8:	4b1e      	ldr	r3, [pc, #120]	; (8002824 <main+0x1d4>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	226e      	movs	r2, #110	; 0x6e
 80027ae:	639a      	str	r2, [r3, #56]	; 0x38
					  htim1.Instance->CCR3 = 110;
 80027b0:	4b1c      	ldr	r3, [pc, #112]	; (8002824 <main+0x1d4>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	226e      	movs	r2, #110	; 0x6e
 80027b6:	63da      	str	r2, [r3, #60]	; 0x3c
					  run_led_sequence(taskCount2, BLINK);
 80027b8:	4b1e      	ldr	r3, [pc, #120]	; (8002834 <main+0x1e4>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	2100      	movs	r1, #0
 80027be:	4618      	mov	r0, r3
 80027c0:	f000 fa32 	bl	8002c28 <run_led_sequence>
 80027c4:	e024      	b.n	8002810 <main+0x1c0>
				  }
				  else if(taskCount2 < 1000)
 80027c6:	4b1b      	ldr	r3, [pc, #108]	; (8002834 <main+0x1e4>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80027ce:	d20a      	bcs.n	80027e6 <main+0x196>
				  {
					  //close linear servo shooter
					  htim1.Instance->CCR2 = 110;
 80027d0:	4b14      	ldr	r3, [pc, #80]	; (8002824 <main+0x1d4>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	226e      	movs	r2, #110	; 0x6e
 80027d6:	639a      	str	r2, [r3, #56]	; 0x38
					  htim1.Instance->CCR3 = 110;
 80027d8:	4b12      	ldr	r3, [pc, #72]	; (8002824 <main+0x1d4>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	226e      	movs	r2, #110	; 0x6e
 80027de:	63da      	str	r2, [r3, #60]	; 0x3c
					  ws2812ClearColor();
 80027e0:	f000 fc54 	bl	800308c <ws2812ClearColor>
 80027e4:	e014      	b.n	8002810 <main+0x1c0>
				  }
				  else if(taskCount2 < 1200)
 80027e6:	4b13      	ldr	r3, [pc, #76]	; (8002834 <main+0x1e4>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 80027ee:	d20f      	bcs.n	8002810 <main+0x1c0>
				  {
					  //close angular servo shoulder
					  htim1.Instance->CCR2 = 110;
 80027f0:	4b0c      	ldr	r3, [pc, #48]	; (8002824 <main+0x1d4>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	226e      	movs	r2, #110	; 0x6e
 80027f6:	639a      	str	r2, [r3, #56]	; 0x38
					  htim1.Instance->CCR3 = 110;
 80027f8:	4b0a      	ldr	r3, [pc, #40]	; (8002824 <main+0x1d4>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	226e      	movs	r2, #110	; 0x6e
 80027fe:	63da      	str	r2, [r3, #60]	; 0x3c
					  ws2812ClearColor();
 8002800:	f000 fc44 	bl	800308c <ws2812ClearColor>
					  //init head
					  taskCount2 = 0;
 8002804:	4b0b      	ldr	r3, [pc, #44]	; (8002834 <main+0x1e4>)
 8002806:	2200      	movs	r2, #0
 8002808:	601a      	str	r2, [r3, #0]
					  taskFlag2 = 0;
 800280a:	4b08      	ldr	r3, [pc, #32]	; (800282c <main+0x1dc>)
 800280c:	2200      	movs	r2, #0
 800280e:	701a      	strb	r2, [r3, #0]
			  // head init
			  // TODO do they move sequence?
			  // SHOULDER init
			  // TODO do they move sequence?
		  }
		  pastTick = nowTick;
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	607b      	str	r3, [r7, #4]
	  nowTick = HAL_GetTick();
 8002814:	e759      	b.n	80026ca <main+0x7a>
 8002816:	bf00      	nop
 8002818:	20000028 	.word	0x20000028
 800281c:	20000d54 	.word	0x20000d54
 8002820:	20000dd4 	.word	0x20000dd4
 8002824:	20000d94 	.word	0x20000d94
 8002828:	20000032 	.word	0x20000032
 800282c:	20000033 	.word	0x20000033
 8002830:	20000034 	.word	0x20000034
 8002834:	20000038 	.word	0x20000038

08002838 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b090      	sub	sp, #64	; 0x40
 800283c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800283e:	f107 0318 	add.w	r3, r7, #24
 8002842:	2228      	movs	r2, #40	; 0x28
 8002844:	2100      	movs	r1, #0
 8002846:	4618      	mov	r0, r3
 8002848:	f000 fd30 	bl	80032ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800284c:	1d3b      	adds	r3, r7, #4
 800284e:	2200      	movs	r2, #0
 8002850:	601a      	str	r2, [r3, #0]
 8002852:	605a      	str	r2, [r3, #4]
 8002854:	609a      	str	r2, [r3, #8]
 8002856:	60da      	str	r2, [r3, #12]
 8002858:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800285a:	2301      	movs	r3, #1
 800285c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800285e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002862:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002864:	2300      	movs	r3, #0
 8002866:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002868:	2301      	movs	r3, #1
 800286a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800286c:	2302      	movs	r3, #2
 800286e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002870:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002874:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002876:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800287a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800287c:	f107 0318 	add.w	r3, r7, #24
 8002880:	4618      	mov	r0, r3
 8002882:	f7fe f9cb 	bl	8000c1c <HAL_RCC_OscConfig>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d001      	beq.n	8002890 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800288c:	f000 fa30 	bl	8002cf0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002890:	230f      	movs	r3, #15
 8002892:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002894:	2302      	movs	r3, #2
 8002896:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002898:	2300      	movs	r3, #0
 800289a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800289c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80028a2:	2300      	movs	r3, #0
 80028a4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80028a6:	1d3b      	adds	r3, r7, #4
 80028a8:	2102      	movs	r1, #2
 80028aa:	4618      	mov	r0, r3
 80028ac:	f7fe fc1a 	bl	80010e4 <HAL_RCC_ClockConfig>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d001      	beq.n	80028ba <SystemClock_Config+0x82>
  {
    Error_Handler();
 80028b6:	f000 fa1b 	bl	8002cf0 <Error_Handler>
  }
}
 80028ba:	bf00      	nop
 80028bc:	3740      	adds	r7, #64	; 0x40
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
	...

080028c4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b090      	sub	sp, #64	; 0x40
 80028c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028ca:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80028ce:	2200      	movs	r2, #0
 80028d0:	601a      	str	r2, [r3, #0]
 80028d2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80028d4:	f107 031c 	add.w	r3, r7, #28
 80028d8:	2200      	movs	r2, #0
 80028da:	601a      	str	r2, [r3, #0]
 80028dc:	605a      	str	r2, [r3, #4]
 80028de:	609a      	str	r2, [r3, #8]
 80028e0:	60da      	str	r2, [r3, #12]
 80028e2:	611a      	str	r2, [r3, #16]
 80028e4:	615a      	str	r2, [r3, #20]
 80028e6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80028e8:	463b      	mov	r3, r7
 80028ea:	2200      	movs	r2, #0
 80028ec:	601a      	str	r2, [r3, #0]
 80028ee:	605a      	str	r2, [r3, #4]
 80028f0:	609a      	str	r2, [r3, #8]
 80028f2:	60da      	str	r2, [r3, #12]
 80028f4:	611a      	str	r2, [r3, #16]
 80028f6:	615a      	str	r2, [r3, #20]
 80028f8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80028fa:	4b33      	ldr	r3, [pc, #204]	; (80029c8 <MX_TIM1_Init+0x104>)
 80028fc:	4a33      	ldr	r2, [pc, #204]	; (80029cc <MX_TIM1_Init+0x108>)
 80028fe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002900:	4b31      	ldr	r3, [pc, #196]	; (80029c8 <MX_TIM1_Init+0x104>)
 8002902:	2200      	movs	r2, #0
 8002904:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002906:	4b30      	ldr	r3, [pc, #192]	; (80029c8 <MX_TIM1_Init+0x104>)
 8002908:	2200      	movs	r2, #0
 800290a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 93;
 800290c:	4b2e      	ldr	r3, [pc, #184]	; (80029c8 <MX_TIM1_Init+0x104>)
 800290e:	225d      	movs	r2, #93	; 0x5d
 8002910:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002912:	4b2d      	ldr	r3, [pc, #180]	; (80029c8 <MX_TIM1_Init+0x104>)
 8002914:	2200      	movs	r2, #0
 8002916:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002918:	4b2b      	ldr	r3, [pc, #172]	; (80029c8 <MX_TIM1_Init+0x104>)
 800291a:	2200      	movs	r2, #0
 800291c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800291e:	4b2a      	ldr	r3, [pc, #168]	; (80029c8 <MX_TIM1_Init+0x104>)
 8002920:	2200      	movs	r2, #0
 8002922:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002924:	4828      	ldr	r0, [pc, #160]	; (80029c8 <MX_TIM1_Init+0x104>)
 8002926:	f7fe fd9b 	bl	8001460 <HAL_TIM_PWM_Init>
 800292a:	4603      	mov	r3, r0
 800292c:	2b00      	cmp	r3, #0
 800292e:	d001      	beq.n	8002934 <MX_TIM1_Init+0x70>
  {
    Error_Handler();
 8002930:	f000 f9de 	bl	8002cf0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002934:	2300      	movs	r3, #0
 8002936:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002938:	2300      	movs	r3, #0
 800293a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800293c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002940:	4619      	mov	r1, r3
 8002942:	4821      	ldr	r0, [pc, #132]	; (80029c8 <MX_TIM1_Init+0x104>)
 8002944:	f7ff fa58 	bl	8001df8 <HAL_TIMEx_MasterConfigSynchronization>
 8002948:	4603      	mov	r3, r0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d001      	beq.n	8002952 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 800294e:	f000 f9cf 	bl	8002cf0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002952:	2360      	movs	r3, #96	; 0x60
 8002954:	61fb      	str	r3, [r7, #28]
  sConfigOC.Pulse = 0;
 8002956:	2300      	movs	r3, #0
 8002958:	623b      	str	r3, [r7, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800295a:	2300      	movs	r3, #0
 800295c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800295e:	2300      	movs	r3, #0
 8002960:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002962:	2300      	movs	r3, #0
 8002964:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002966:	2300      	movs	r3, #0
 8002968:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800296a:	2300      	movs	r3, #0
 800296c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800296e:	f107 031c 	add.w	r3, r7, #28
 8002972:	2200      	movs	r2, #0
 8002974:	4619      	mov	r1, r3
 8002976:	4814      	ldr	r0, [pc, #80]	; (80029c8 <MX_TIM1_Init+0x104>)
 8002978:	f7fe fe9c 	bl	80016b4 <HAL_TIM_PWM_ConfigChannel>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d001      	beq.n	8002986 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8002982:	f000 f9b5 	bl	8002cf0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002986:	2300      	movs	r3, #0
 8002988:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800298a:	2300      	movs	r3, #0
 800298c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800298e:	2300      	movs	r3, #0
 8002990:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002992:	2300      	movs	r3, #0
 8002994:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002996:	2300      	movs	r3, #0
 8002998:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800299a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800299e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80029a0:	2300      	movs	r3, #0
 80029a2:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80029a4:	463b      	mov	r3, r7
 80029a6:	4619      	mov	r1, r3
 80029a8:	4807      	ldr	r0, [pc, #28]	; (80029c8 <MX_TIM1_Init+0x104>)
 80029aa:	f7ff f9cd 	bl	8001d48 <HAL_TIMEx_ConfigBreakDeadTime>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d001      	beq.n	80029b8 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 80029b4:	f000 f99c 	bl	8002cf0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80029b8:	4803      	ldr	r0, [pc, #12]	; (80029c8 <MX_TIM1_Init+0x104>)
 80029ba:	f000 fa2d 	bl	8002e18 <HAL_TIM_MspPostInit>

}
 80029be:	bf00      	nop
 80029c0:	3740      	adds	r7, #64	; 0x40
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	20000d94 	.word	0x20000d94
 80029cc:	40012c00 	.word	0x40012c00

080029d0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b08a      	sub	sp, #40	; 0x28
 80029d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029d6:	f107 0320 	add.w	r3, r7, #32
 80029da:	2200      	movs	r2, #0
 80029dc:	601a      	str	r2, [r3, #0]
 80029de:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80029e0:	1d3b      	adds	r3, r7, #4
 80029e2:	2200      	movs	r2, #0
 80029e4:	601a      	str	r2, [r3, #0]
 80029e6:	605a      	str	r2, [r3, #4]
 80029e8:	609a      	str	r2, [r3, #8]
 80029ea:	60da      	str	r2, [r3, #12]
 80029ec:	611a      	str	r2, [r3, #16]
 80029ee:	615a      	str	r2, [r3, #20]
 80029f0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80029f2:	4b2e      	ldr	r3, [pc, #184]	; (8002aac <MX_TIM2_Init+0xdc>)
 80029f4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80029f8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 720;
 80029fa:	4b2c      	ldr	r3, [pc, #176]	; (8002aac <MX_TIM2_Init+0xdc>)
 80029fc:	f44f 7234 	mov.w	r2, #720	; 0x2d0
 8002a00:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a02:	4b2a      	ldr	r3, [pc, #168]	; (8002aac <MX_TIM2_Init+0xdc>)
 8002a04:	2200      	movs	r2, #0
 8002a06:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000;
 8002a08:	4b28      	ldr	r3, [pc, #160]	; (8002aac <MX_TIM2_Init+0xdc>)
 8002a0a:	f644 6220 	movw	r2, #20000	; 0x4e20
 8002a0e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a10:	4b26      	ldr	r3, [pc, #152]	; (8002aac <MX_TIM2_Init+0xdc>)
 8002a12:	2200      	movs	r2, #0
 8002a14:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a16:	4b25      	ldr	r3, [pc, #148]	; (8002aac <MX_TIM2_Init+0xdc>)
 8002a18:	2200      	movs	r2, #0
 8002a1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002a1c:	4823      	ldr	r0, [pc, #140]	; (8002aac <MX_TIM2_Init+0xdc>)
 8002a1e:	f7fe fd1f 	bl	8001460 <HAL_TIM_PWM_Init>
 8002a22:	4603      	mov	r3, r0
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d001      	beq.n	8002a2c <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8002a28:	f000 f962 	bl	8002cf0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a30:	2300      	movs	r3, #0
 8002a32:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002a34:	f107 0320 	add.w	r3, r7, #32
 8002a38:	4619      	mov	r1, r3
 8002a3a:	481c      	ldr	r0, [pc, #112]	; (8002aac <MX_TIM2_Init+0xdc>)
 8002a3c:	f7ff f9dc 	bl	8001df8 <HAL_TIMEx_MasterConfigSynchronization>
 8002a40:	4603      	mov	r3, r0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d001      	beq.n	8002a4a <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8002a46:	f000 f953 	bl	8002cf0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a4a:	2360      	movs	r3, #96	; 0x60
 8002a4c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a52:	2300      	movs	r3, #0
 8002a54:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a56:	2300      	movs	r3, #0
 8002a58:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a5a:	1d3b      	adds	r3, r7, #4
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	4619      	mov	r1, r3
 8002a60:	4812      	ldr	r0, [pc, #72]	; (8002aac <MX_TIM2_Init+0xdc>)
 8002a62:	f7fe fe27 	bl	80016b4 <HAL_TIM_PWM_ConfigChannel>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d001      	beq.n	8002a70 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8002a6c:	f000 f940 	bl	8002cf0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002a70:	1d3b      	adds	r3, r7, #4
 8002a72:	2204      	movs	r2, #4
 8002a74:	4619      	mov	r1, r3
 8002a76:	480d      	ldr	r0, [pc, #52]	; (8002aac <MX_TIM2_Init+0xdc>)
 8002a78:	f7fe fe1c 	bl	80016b4 <HAL_TIM_PWM_ConfigChannel>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d001      	beq.n	8002a86 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8002a82:	f000 f935 	bl	8002cf0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002a86:	1d3b      	adds	r3, r7, #4
 8002a88:	2208      	movs	r2, #8
 8002a8a:	4619      	mov	r1, r3
 8002a8c:	4807      	ldr	r0, [pc, #28]	; (8002aac <MX_TIM2_Init+0xdc>)
 8002a8e:	f7fe fe11 	bl	80016b4 <HAL_TIM_PWM_ConfigChannel>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d001      	beq.n	8002a9c <MX_TIM2_Init+0xcc>
  {
    Error_Handler();
 8002a98:	f000 f92a 	bl	8002cf0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002a9c:	4803      	ldr	r0, [pc, #12]	; (8002aac <MX_TIM2_Init+0xdc>)
 8002a9e:	f000 f9bb 	bl	8002e18 <HAL_TIM_MspPostInit>

}
 8002aa2:	bf00      	nop
 8002aa4:	3728      	adds	r7, #40	; 0x28
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	20000dd4 	.word	0x20000dd4

08002ab0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002ab4:	4b11      	ldr	r3, [pc, #68]	; (8002afc <MX_USART1_UART_Init+0x4c>)
 8002ab6:	4a12      	ldr	r2, [pc, #72]	; (8002b00 <MX_USART1_UART_Init+0x50>)
 8002ab8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002aba:	4b10      	ldr	r3, [pc, #64]	; (8002afc <MX_USART1_UART_Init+0x4c>)
 8002abc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002ac0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002ac2:	4b0e      	ldr	r3, [pc, #56]	; (8002afc <MX_USART1_UART_Init+0x4c>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002ac8:	4b0c      	ldr	r3, [pc, #48]	; (8002afc <MX_USART1_UART_Init+0x4c>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002ace:	4b0b      	ldr	r3, [pc, #44]	; (8002afc <MX_USART1_UART_Init+0x4c>)
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ad4:	4b09      	ldr	r3, [pc, #36]	; (8002afc <MX_USART1_UART_Init+0x4c>)
 8002ad6:	220c      	movs	r2, #12
 8002ad8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ada:	4b08      	ldr	r3, [pc, #32]	; (8002afc <MX_USART1_UART_Init+0x4c>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ae0:	4b06      	ldr	r3, [pc, #24]	; (8002afc <MX_USART1_UART_Init+0x4c>)
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002ae6:	4805      	ldr	r0, [pc, #20]	; (8002afc <MX_USART1_UART_Init+0x4c>)
 8002ae8:	f7ff f9ca 	bl	8001e80 <HAL_UART_Init>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d001      	beq.n	8002af6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002af2:	f000 f8fd 	bl	8002cf0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002af6:	bf00      	nop
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	20000d54 	.word	0x20000d54
 8002b00:	40013800 	.word	0x40013800

08002b04 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b082      	sub	sp, #8
 8002b08:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002b0a:	4b0c      	ldr	r3, [pc, #48]	; (8002b3c <MX_DMA_Init+0x38>)
 8002b0c:	695b      	ldr	r3, [r3, #20]
 8002b0e:	4a0b      	ldr	r2, [pc, #44]	; (8002b3c <MX_DMA_Init+0x38>)
 8002b10:	f043 0301 	orr.w	r3, r3, #1
 8002b14:	6153      	str	r3, [r2, #20]
 8002b16:	4b09      	ldr	r3, [pc, #36]	; (8002b3c <MX_DMA_Init+0x38>)
 8002b18:	695b      	ldr	r3, [r3, #20]
 8002b1a:	f003 0301 	and.w	r3, r3, #1
 8002b1e:	607b      	str	r3, [r7, #4]
 8002b20:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002b22:	2200      	movs	r2, #0
 8002b24:	2100      	movs	r1, #0
 8002b26:	200c      	movs	r0, #12
 8002b28:	f7fd fc67 	bl	80003fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002b2c:	200c      	movs	r0, #12
 8002b2e:	f7fd fc80 	bl	8000432 <HAL_NVIC_EnableIRQ>

}
 8002b32:	bf00      	nop
 8002b34:	3708      	adds	r7, #8
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	bf00      	nop
 8002b3c:	40021000 	.word	0x40021000

08002b40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b088      	sub	sp, #32
 8002b44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b46:	f107 0310 	add.w	r3, r7, #16
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	601a      	str	r2, [r3, #0]
 8002b4e:	605a      	str	r2, [r3, #4]
 8002b50:	609a      	str	r2, [r3, #8]
 8002b52:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b54:	4b1e      	ldr	r3, [pc, #120]	; (8002bd0 <MX_GPIO_Init+0x90>)
 8002b56:	699b      	ldr	r3, [r3, #24]
 8002b58:	4a1d      	ldr	r2, [pc, #116]	; (8002bd0 <MX_GPIO_Init+0x90>)
 8002b5a:	f043 0320 	orr.w	r3, r3, #32
 8002b5e:	6193      	str	r3, [r2, #24]
 8002b60:	4b1b      	ldr	r3, [pc, #108]	; (8002bd0 <MX_GPIO_Init+0x90>)
 8002b62:	699b      	ldr	r3, [r3, #24]
 8002b64:	f003 0320 	and.w	r3, r3, #32
 8002b68:	60fb      	str	r3, [r7, #12]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b6c:	4b18      	ldr	r3, [pc, #96]	; (8002bd0 <MX_GPIO_Init+0x90>)
 8002b6e:	699b      	ldr	r3, [r3, #24]
 8002b70:	4a17      	ldr	r2, [pc, #92]	; (8002bd0 <MX_GPIO_Init+0x90>)
 8002b72:	f043 0304 	orr.w	r3, r3, #4
 8002b76:	6193      	str	r3, [r2, #24]
 8002b78:	4b15      	ldr	r3, [pc, #84]	; (8002bd0 <MX_GPIO_Init+0x90>)
 8002b7a:	699b      	ldr	r3, [r3, #24]
 8002b7c:	f003 0304 	and.w	r3, r3, #4
 8002b80:	60bb      	str	r3, [r7, #8]
 8002b82:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b84:	4b12      	ldr	r3, [pc, #72]	; (8002bd0 <MX_GPIO_Init+0x90>)
 8002b86:	699b      	ldr	r3, [r3, #24]
 8002b88:	4a11      	ldr	r2, [pc, #68]	; (8002bd0 <MX_GPIO_Init+0x90>)
 8002b8a:	f043 0308 	orr.w	r3, r3, #8
 8002b8e:	6193      	str	r3, [r2, #24]
 8002b90:	4b0f      	ldr	r3, [pc, #60]	; (8002bd0 <MX_GPIO_Init+0x90>)
 8002b92:	699b      	ldr	r3, [r3, #24]
 8002b94:	f003 0308 	and.w	r3, r3, #8
 8002b98:	607b      	str	r3, [r7, #4]
 8002b9a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002ba2:	480c      	ldr	r0, [pc, #48]	; (8002bd4 <MX_GPIO_Init+0x94>)
 8002ba4:	f7fe f822 	bl	8000bec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002ba8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002bac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bb6:	2302      	movs	r3, #2
 8002bb8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bba:	f107 0310 	add.w	r3, r7, #16
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	4804      	ldr	r0, [pc, #16]	; (8002bd4 <MX_GPIO_Init+0x94>)
 8002bc2:	f7fd feb5 	bl	8000930 <HAL_GPIO_Init>

}
 8002bc6:	bf00      	nop
 8002bc8:	3720      	adds	r7, #32
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	40021000 	.word	0x40021000
 8002bd4:	40010c00 	.word	0x40010c00

08002bd8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a0c      	ldr	r2, [pc, #48]	; (8002c18 <HAL_UART_RxCpltCallback+0x40>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d111      	bne.n	8002c0e <HAL_UART_RxCpltCallback+0x36>
					taskFlag1 = 0b00000010;
				}
			}
#elif(DEVICE == SHOULDER)
			{
				if(rcvData[0] & 0b10000000)
 8002bea:	4b0c      	ldr	r3, [pc, #48]	; (8002c1c <HAL_UART_RxCpltCallback+0x44>)
 8002bec:	781b      	ldrb	r3, [r3, #0]
 8002bee:	b25b      	sxtb	r3, r3
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	da03      	bge.n	8002bfc <HAL_UART_RxCpltCallback+0x24>
				{
					taskFlag2 = 1;
 8002bf4:	4b0a      	ldr	r3, [pc, #40]	; (8002c20 <HAL_UART_RxCpltCallback+0x48>)
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	701a      	strb	r2, [r3, #0]
			}
#endif


	}
}
 8002bfa:	e008      	b.n	8002c0e <HAL_UART_RxCpltCallback+0x36>
				else if(rcvData[0] & 0b00000010)
 8002bfc:	4b07      	ldr	r3, [pc, #28]	; (8002c1c <HAL_UART_RxCpltCallback+0x44>)
 8002bfe:	781b      	ldrb	r3, [r3, #0]
 8002c00:	f003 0302 	and.w	r3, r3, #2
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d002      	beq.n	8002c0e <HAL_UART_RxCpltCallback+0x36>
					taskFlag1 = 1;
 8002c08:	4b06      	ldr	r3, [pc, #24]	; (8002c24 <HAL_UART_RxCpltCallback+0x4c>)
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	701a      	strb	r2, [r3, #0]
}
 8002c0e:	bf00      	nop
 8002c10:	370c      	adds	r7, #12
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bc80      	pop	{r7}
 8002c16:	4770      	bx	lr
 8002c18:	40013800 	.word	0x40013800
 8002c1c:	20000028 	.word	0x20000028
 8002c20:	20000033 	.word	0x20000033
 8002c24:	20000032 	.word	0x20000032

08002c28 <run_led_sequence>:

void run_led_sequence(uint32_t count, uint8_t type)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b088      	sub	sp, #32
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
 8002c30:	460b      	mov	r3, r1
 8002c32:	70fb      	strb	r3, [r7, #3]
	if(type == BLINK)
 8002c34:	78fb      	ldrb	r3, [r7, #3]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d124      	bne.n	8002c84 <run_led_sequence+0x5c>
	{
		if(count%2 == 0)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	f003 0301 	and.w	r3, r3, #1
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d10f      	bne.n	8002c64 <run_led_sequence+0x3c>
		{
			  for(uint32_t i = 0; i < 28; i ++)
 8002c44:	2300      	movs	r3, #0
 8002c46:	61fb      	str	r3, [r7, #28]
 8002c48:	e008      	b.n	8002c5c <run_led_sequence+0x34>
			  {
					ws2812SetColor(i, 0, 0, 0);
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	2100      	movs	r1, #0
 8002c50:	69f8      	ldr	r0, [r7, #28]
 8002c52:	f000 fa31 	bl	80030b8 <ws2812SetColor>
			  for(uint32_t i = 0; i < 28; i ++)
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	3301      	adds	r3, #1
 8002c5a:	61fb      	str	r3, [r7, #28]
 8002c5c:	69fb      	ldr	r3, [r7, #28]
 8002c5e:	2b1b      	cmp	r3, #27
 8002c60:	d9f3      	bls.n	8002c4a <run_led_sequence+0x22>
			else
				ws2812SetColor(i, 0, 0, 0);
		}
	}

}
 8002c62:	e041      	b.n	8002ce8 <run_led_sequence+0xc0>
			  for(uint32_t i = 0; i < 28; i ++)
 8002c64:	2300      	movs	r3, #0
 8002c66:	61bb      	str	r3, [r7, #24]
 8002c68:	e008      	b.n	8002c7c <run_led_sequence+0x54>
					ws2812SetColor(i, (uint8_t)255, (uint8_t)255, (uint8_t)255);
 8002c6a:	23ff      	movs	r3, #255	; 0xff
 8002c6c:	22ff      	movs	r2, #255	; 0xff
 8002c6e:	21ff      	movs	r1, #255	; 0xff
 8002c70:	69b8      	ldr	r0, [r7, #24]
 8002c72:	f000 fa21 	bl	80030b8 <ws2812SetColor>
			  for(uint32_t i = 0; i < 28; i ++)
 8002c76:	69bb      	ldr	r3, [r7, #24]
 8002c78:	3301      	adds	r3, #1
 8002c7a:	61bb      	str	r3, [r7, #24]
 8002c7c:	69bb      	ldr	r3, [r7, #24]
 8002c7e:	2b1b      	cmp	r3, #27
 8002c80:	d9f3      	bls.n	8002c6a <run_led_sequence+0x42>
}
 8002c82:	e031      	b.n	8002ce8 <run_led_sequence+0xc0>
	else if(type == SMOOTH)
 8002c84:	78fb      	ldrb	r3, [r7, #3]
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d111      	bne.n	8002cae <run_led_sequence+0x86>
		uint8_t value = (uint8_t)count;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	73fb      	strb	r3, [r7, #15]
		for(uint32_t i = 0; i < 28; i ++)
 8002c8e:	2300      	movs	r3, #0
 8002c90:	617b      	str	r3, [r7, #20]
 8002c92:	e008      	b.n	8002ca6 <run_led_sequence+0x7e>
			ws2812SetColor(i, value, value, value);
 8002c94:	7bfb      	ldrb	r3, [r7, #15]
 8002c96:	7bfa      	ldrb	r2, [r7, #15]
 8002c98:	7bf9      	ldrb	r1, [r7, #15]
 8002c9a:	6978      	ldr	r0, [r7, #20]
 8002c9c:	f000 fa0c 	bl	80030b8 <ws2812SetColor>
		for(uint32_t i = 0; i < 28; i ++)
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	3301      	adds	r3, #1
 8002ca4:	617b      	str	r3, [r7, #20]
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	2b1b      	cmp	r3, #27
 8002caa:	d9f3      	bls.n	8002c94 <run_led_sequence+0x6c>
}
 8002cac:	e01c      	b.n	8002ce8 <run_led_sequence+0xc0>
	else if(type == CIRCLE)
 8002cae:	78fb      	ldrb	r3, [r7, #3]
 8002cb0:	2b02      	cmp	r3, #2
 8002cb2:	d119      	bne.n	8002ce8 <run_led_sequence+0xc0>
		for(uint32_t i = 0; i < 24; i ++)
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	613b      	str	r3, [r7, #16]
 8002cb8:	e013      	b.n	8002ce2 <run_led_sequence+0xba>
			if(i == count)
 8002cba:	693a      	ldr	r2, [r7, #16]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d106      	bne.n	8002cd0 <run_led_sequence+0xa8>
				ws2812SetColor(i, 255, 255, 255);
 8002cc2:	23ff      	movs	r3, #255	; 0xff
 8002cc4:	22ff      	movs	r2, #255	; 0xff
 8002cc6:	21ff      	movs	r1, #255	; 0xff
 8002cc8:	6938      	ldr	r0, [r7, #16]
 8002cca:	f000 f9f5 	bl	80030b8 <ws2812SetColor>
 8002cce:	e005      	b.n	8002cdc <run_led_sequence+0xb4>
				ws2812SetColor(i, 0, 0, 0);
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	2100      	movs	r1, #0
 8002cd6:	6938      	ldr	r0, [r7, #16]
 8002cd8:	f000 f9ee 	bl	80030b8 <ws2812SetColor>
		for(uint32_t i = 0; i < 24; i ++)
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	3301      	adds	r3, #1
 8002ce0:	613b      	str	r3, [r7, #16]
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	2b17      	cmp	r3, #23
 8002ce6:	d9e8      	bls.n	8002cba <run_led_sequence+0x92>
}
 8002ce8:	bf00      	nop
 8002cea:	3720      	adds	r7, #32
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}

08002cf0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002cf4:	bf00      	nop
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bc80      	pop	{r7}
 8002cfa:	4770      	bx	lr

08002cfc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b085      	sub	sp, #20
 8002d00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002d02:	4b15      	ldr	r3, [pc, #84]	; (8002d58 <HAL_MspInit+0x5c>)
 8002d04:	699b      	ldr	r3, [r3, #24]
 8002d06:	4a14      	ldr	r2, [pc, #80]	; (8002d58 <HAL_MspInit+0x5c>)
 8002d08:	f043 0301 	orr.w	r3, r3, #1
 8002d0c:	6193      	str	r3, [r2, #24]
 8002d0e:	4b12      	ldr	r3, [pc, #72]	; (8002d58 <HAL_MspInit+0x5c>)
 8002d10:	699b      	ldr	r3, [r3, #24]
 8002d12:	f003 0301 	and.w	r3, r3, #1
 8002d16:	60bb      	str	r3, [r7, #8]
 8002d18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d1a:	4b0f      	ldr	r3, [pc, #60]	; (8002d58 <HAL_MspInit+0x5c>)
 8002d1c:	69db      	ldr	r3, [r3, #28]
 8002d1e:	4a0e      	ldr	r2, [pc, #56]	; (8002d58 <HAL_MspInit+0x5c>)
 8002d20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d24:	61d3      	str	r3, [r2, #28]
 8002d26:	4b0c      	ldr	r3, [pc, #48]	; (8002d58 <HAL_MspInit+0x5c>)
 8002d28:	69db      	ldr	r3, [r3, #28]
 8002d2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d2e:	607b      	str	r3, [r7, #4]
 8002d30:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002d32:	4b0a      	ldr	r3, [pc, #40]	; (8002d5c <HAL_MspInit+0x60>)
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	60fb      	str	r3, [r7, #12]
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002d3e:	60fb      	str	r3, [r7, #12]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002d46:	60fb      	str	r3, [r7, #12]
 8002d48:	4a04      	ldr	r2, [pc, #16]	; (8002d5c <HAL_MspInit+0x60>)
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d4e:	bf00      	nop
 8002d50:	3714      	adds	r7, #20
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bc80      	pop	{r7}
 8002d56:	4770      	bx	lr
 8002d58:	40021000 	.word	0x40021000
 8002d5c:	40010000 	.word	0x40010000

08002d60 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b084      	sub	sp, #16
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a26      	ldr	r2, [pc, #152]	; (8002e08 <HAL_TIM_PWM_MspInit+0xa8>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d134      	bne.n	8002ddc <HAL_TIM_PWM_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002d72:	4b26      	ldr	r3, [pc, #152]	; (8002e0c <HAL_TIM_PWM_MspInit+0xac>)
 8002d74:	699b      	ldr	r3, [r3, #24]
 8002d76:	4a25      	ldr	r2, [pc, #148]	; (8002e0c <HAL_TIM_PWM_MspInit+0xac>)
 8002d78:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002d7c:	6193      	str	r3, [r2, #24]
 8002d7e:	4b23      	ldr	r3, [pc, #140]	; (8002e0c <HAL_TIM_PWM_MspInit+0xac>)
 8002d80:	699b      	ldr	r3, [r3, #24]
 8002d82:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d86:	60fb      	str	r3, [r7, #12]
 8002d88:	68fb      	ldr	r3, [r7, #12]
  
    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel2;
 8002d8a:	4b21      	ldr	r3, [pc, #132]	; (8002e10 <HAL_TIM_PWM_MspInit+0xb0>)
 8002d8c:	4a21      	ldr	r2, [pc, #132]	; (8002e14 <HAL_TIM_PWM_MspInit+0xb4>)
 8002d8e:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002d90:	4b1f      	ldr	r3, [pc, #124]	; (8002e10 <HAL_TIM_PWM_MspInit+0xb0>)
 8002d92:	2210      	movs	r2, #16
 8002d94:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d96:	4b1e      	ldr	r3, [pc, #120]	; (8002e10 <HAL_TIM_PWM_MspInit+0xb0>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002d9c:	4b1c      	ldr	r3, [pc, #112]	; (8002e10 <HAL_TIM_PWM_MspInit+0xb0>)
 8002d9e:	2280      	movs	r2, #128	; 0x80
 8002da0:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002da2:	4b1b      	ldr	r3, [pc, #108]	; (8002e10 <HAL_TIM_PWM_MspInit+0xb0>)
 8002da4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002da8:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002daa:	4b19      	ldr	r3, [pc, #100]	; (8002e10 <HAL_TIM_PWM_MspInit+0xb0>)
 8002dac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002db0:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.Mode = DMA_CIRCULAR;
 8002db2:	4b17      	ldr	r3, [pc, #92]	; (8002e10 <HAL_TIM_PWM_MspInit+0xb0>)
 8002db4:	2220      	movs	r2, #32
 8002db6:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002db8:	4b15      	ldr	r3, [pc, #84]	; (8002e10 <HAL_TIM_PWM_MspInit+0xb0>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8002dbe:	4814      	ldr	r0, [pc, #80]	; (8002e10 <HAL_TIM_PWM_MspInit+0xb0>)
 8002dc0:	f7fd fb52 	bl	8000468 <HAL_DMA_Init>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d001      	beq.n	8002dce <HAL_TIM_PWM_MspInit+0x6e>
    {
      Error_Handler();
 8002dca:	f7ff ff91 	bl	8002cf0 <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	4a0f      	ldr	r2, [pc, #60]	; (8002e10 <HAL_TIM_PWM_MspInit+0xb0>)
 8002dd2:	625a      	str	r2, [r3, #36]	; 0x24
 8002dd4:	4a0e      	ldr	r2, [pc, #56]	; (8002e10 <HAL_TIM_PWM_MspInit+0xb0>)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002dda:	e010      	b.n	8002dfe <HAL_TIM_PWM_MspInit+0x9e>
  else if(htim_pwm->Instance==TIM2)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002de4:	d10b      	bne.n	8002dfe <HAL_TIM_PWM_MspInit+0x9e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002de6:	4b09      	ldr	r3, [pc, #36]	; (8002e0c <HAL_TIM_PWM_MspInit+0xac>)
 8002de8:	69db      	ldr	r3, [r3, #28]
 8002dea:	4a08      	ldr	r2, [pc, #32]	; (8002e0c <HAL_TIM_PWM_MspInit+0xac>)
 8002dec:	f043 0301 	orr.w	r3, r3, #1
 8002df0:	61d3      	str	r3, [r2, #28]
 8002df2:	4b06      	ldr	r3, [pc, #24]	; (8002e0c <HAL_TIM_PWM_MspInit+0xac>)
 8002df4:	69db      	ldr	r3, [r3, #28]
 8002df6:	f003 0301 	and.w	r3, r3, #1
 8002dfa:	60bb      	str	r3, [r7, #8]
 8002dfc:	68bb      	ldr	r3, [r7, #8]
}
 8002dfe:	bf00      	nop
 8002e00:	3710      	adds	r7, #16
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	bf00      	nop
 8002e08:	40012c00 	.word	0x40012c00
 8002e0c:	40021000 	.word	0x40021000
 8002e10:	20000d10 	.word	0x20000d10
 8002e14:	4002001c 	.word	0x4002001c

08002e18 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b088      	sub	sp, #32
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e20:	f107 0310 	add.w	r3, r7, #16
 8002e24:	2200      	movs	r2, #0
 8002e26:	601a      	str	r2, [r3, #0]
 8002e28:	605a      	str	r2, [r3, #4]
 8002e2a:	609a      	str	r2, [r3, #8]
 8002e2c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a1f      	ldr	r2, [pc, #124]	; (8002eb0 <HAL_TIM_MspPostInit+0x98>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d119      	bne.n	8002e6c <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e38:	4b1e      	ldr	r3, [pc, #120]	; (8002eb4 <HAL_TIM_MspPostInit+0x9c>)
 8002e3a:	699b      	ldr	r3, [r3, #24]
 8002e3c:	4a1d      	ldr	r2, [pc, #116]	; (8002eb4 <HAL_TIM_MspPostInit+0x9c>)
 8002e3e:	f043 0304 	orr.w	r3, r3, #4
 8002e42:	6193      	str	r3, [r2, #24]
 8002e44:	4b1b      	ldr	r3, [pc, #108]	; (8002eb4 <HAL_TIM_MspPostInit+0x9c>)
 8002e46:	699b      	ldr	r3, [r3, #24]
 8002e48:	f003 0304 	and.w	r3, r3, #4
 8002e4c:	60fb      	str	r3, [r7, #12]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002e50:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e54:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e56:	2302      	movs	r3, #2
 8002e58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e5a:	2302      	movs	r3, #2
 8002e5c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e5e:	f107 0310 	add.w	r3, r7, #16
 8002e62:	4619      	mov	r1, r3
 8002e64:	4814      	ldr	r0, [pc, #80]	; (8002eb8 <HAL_TIM_MspPostInit+0xa0>)
 8002e66:	f7fd fd63 	bl	8000930 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002e6a:	e01c      	b.n	8002ea6 <HAL_TIM_MspPostInit+0x8e>
  else if(htim->Instance==TIM2)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e74:	d117      	bne.n	8002ea6 <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e76:	4b0f      	ldr	r3, [pc, #60]	; (8002eb4 <HAL_TIM_MspPostInit+0x9c>)
 8002e78:	699b      	ldr	r3, [r3, #24]
 8002e7a:	4a0e      	ldr	r2, [pc, #56]	; (8002eb4 <HAL_TIM_MspPostInit+0x9c>)
 8002e7c:	f043 0304 	orr.w	r3, r3, #4
 8002e80:	6193      	str	r3, [r2, #24]
 8002e82:	4b0c      	ldr	r3, [pc, #48]	; (8002eb4 <HAL_TIM_MspPostInit+0x9c>)
 8002e84:	699b      	ldr	r3, [r3, #24]
 8002e86:	f003 0304 	and.w	r3, r3, #4
 8002e8a:	60bb      	str	r3, [r7, #8]
 8002e8c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8002e8e:	2307      	movs	r3, #7
 8002e90:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e92:	2302      	movs	r3, #2
 8002e94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e96:	2302      	movs	r3, #2
 8002e98:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e9a:	f107 0310 	add.w	r3, r7, #16
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	4805      	ldr	r0, [pc, #20]	; (8002eb8 <HAL_TIM_MspPostInit+0xa0>)
 8002ea2:	f7fd fd45 	bl	8000930 <HAL_GPIO_Init>
}
 8002ea6:	bf00      	nop
 8002ea8:	3720      	adds	r7, #32
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	40012c00 	.word	0x40012c00
 8002eb4:	40021000 	.word	0x40021000
 8002eb8:	40010800 	.word	0x40010800

08002ebc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b088      	sub	sp, #32
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ec4:	f107 0310 	add.w	r3, r7, #16
 8002ec8:	2200      	movs	r2, #0
 8002eca:	601a      	str	r2, [r3, #0]
 8002ecc:	605a      	str	r2, [r3, #4]
 8002ece:	609a      	str	r2, [r3, #8]
 8002ed0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a20      	ldr	r2, [pc, #128]	; (8002f58 <HAL_UART_MspInit+0x9c>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d139      	bne.n	8002f50 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002edc:	4b1f      	ldr	r3, [pc, #124]	; (8002f5c <HAL_UART_MspInit+0xa0>)
 8002ede:	699b      	ldr	r3, [r3, #24]
 8002ee0:	4a1e      	ldr	r2, [pc, #120]	; (8002f5c <HAL_UART_MspInit+0xa0>)
 8002ee2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ee6:	6193      	str	r3, [r2, #24]
 8002ee8:	4b1c      	ldr	r3, [pc, #112]	; (8002f5c <HAL_UART_MspInit+0xa0>)
 8002eea:	699b      	ldr	r3, [r3, #24]
 8002eec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ef0:	60fb      	str	r3, [r7, #12]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ef4:	4b19      	ldr	r3, [pc, #100]	; (8002f5c <HAL_UART_MspInit+0xa0>)
 8002ef6:	699b      	ldr	r3, [r3, #24]
 8002ef8:	4a18      	ldr	r2, [pc, #96]	; (8002f5c <HAL_UART_MspInit+0xa0>)
 8002efa:	f043 0304 	orr.w	r3, r3, #4
 8002efe:	6193      	str	r3, [r2, #24]
 8002f00:	4b16      	ldr	r3, [pc, #88]	; (8002f5c <HAL_UART_MspInit+0xa0>)
 8002f02:	699b      	ldr	r3, [r3, #24]
 8002f04:	f003 0304 	and.w	r3, r3, #4
 8002f08:	60bb      	str	r3, [r7, #8]
 8002f0a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002f0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f10:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f12:	2302      	movs	r3, #2
 8002f14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f16:	2303      	movs	r3, #3
 8002f18:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f1a:	f107 0310 	add.w	r3, r7, #16
 8002f1e:	4619      	mov	r1, r3
 8002f20:	480f      	ldr	r0, [pc, #60]	; (8002f60 <HAL_UART_MspInit+0xa4>)
 8002f22:	f7fd fd05 	bl	8000930 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002f26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f2a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f30:	2300      	movs	r3, #0
 8002f32:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f34:	f107 0310 	add.w	r3, r7, #16
 8002f38:	4619      	mov	r1, r3
 8002f3a:	4809      	ldr	r0, [pc, #36]	; (8002f60 <HAL_UART_MspInit+0xa4>)
 8002f3c:	f7fd fcf8 	bl	8000930 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002f40:	2200      	movs	r2, #0
 8002f42:	2100      	movs	r1, #0
 8002f44:	2025      	movs	r0, #37	; 0x25
 8002f46:	f7fd fa58 	bl	80003fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002f4a:	2025      	movs	r0, #37	; 0x25
 8002f4c:	f7fd fa71 	bl	8000432 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002f50:	bf00      	nop
 8002f52:	3720      	adds	r7, #32
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	40013800 	.word	0x40013800
 8002f5c:	40021000 	.word	0x40021000
 8002f60:	40010800 	.word	0x40010800

08002f64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f64:	b480      	push	{r7}
 8002f66:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002f68:	bf00      	nop
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bc80      	pop	{r7}
 8002f6e:	4770      	bx	lr

08002f70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f70:	b480      	push	{r7}
 8002f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f74:	e7fe      	b.n	8002f74 <HardFault_Handler+0x4>

08002f76 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f76:	b480      	push	{r7}
 8002f78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f7a:	e7fe      	b.n	8002f7a <MemManage_Handler+0x4>

08002f7c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f80:	e7fe      	b.n	8002f80 <BusFault_Handler+0x4>

08002f82 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f82:	b480      	push	{r7}
 8002f84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f86:	e7fe      	b.n	8002f86 <UsageFault_Handler+0x4>

08002f88 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f8c:	bf00      	nop
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bc80      	pop	{r7}
 8002f92:	4770      	bx	lr

08002f94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f94:	b480      	push	{r7}
 8002f96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f98:	bf00      	nop
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bc80      	pop	{r7}
 8002f9e:	4770      	bx	lr

08002fa0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002fa4:	bf00      	nop
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bc80      	pop	{r7}
 8002faa:	4770      	bx	lr

08002fac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fb0:	f7fd f912 	bl	80001d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002fb4:	bf00      	nop
 8002fb6:	bd80      	pop	{r7, pc}

08002fb8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8002fbc:	4802      	ldr	r0, [pc, #8]	; (8002fc8 <DMA1_Channel2_IRQHandler+0x10>)
 8002fbe:	f7fd fb83 	bl	80006c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002fc2:	bf00      	nop
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	20000d10 	.word	0x20000d10

08002fcc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002fd0:	4802      	ldr	r0, [pc, #8]	; (8002fdc <USART1_IRQHandler+0x10>)
 8002fd2:	f7fe fff7 	bl	8001fc4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002fd6:	bf00      	nop
 8002fd8:	bd80      	pop	{r7, pc}
 8002fda:	bf00      	nop
 8002fdc:	20000d54 	.word	0x20000d54

08002fe0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002fe4:	4b15      	ldr	r3, [pc, #84]	; (800303c <SystemInit+0x5c>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a14      	ldr	r2, [pc, #80]	; (800303c <SystemInit+0x5c>)
 8002fea:	f043 0301 	orr.w	r3, r3, #1
 8002fee:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002ff0:	4b12      	ldr	r3, [pc, #72]	; (800303c <SystemInit+0x5c>)
 8002ff2:	685a      	ldr	r2, [r3, #4]
 8002ff4:	4911      	ldr	r1, [pc, #68]	; (800303c <SystemInit+0x5c>)
 8002ff6:	4b12      	ldr	r3, [pc, #72]	; (8003040 <SystemInit+0x60>)
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002ffc:	4b0f      	ldr	r3, [pc, #60]	; (800303c <SystemInit+0x5c>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a0e      	ldr	r2, [pc, #56]	; (800303c <SystemInit+0x5c>)
 8003002:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003006:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800300a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800300c:	4b0b      	ldr	r3, [pc, #44]	; (800303c <SystemInit+0x5c>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a0a      	ldr	r2, [pc, #40]	; (800303c <SystemInit+0x5c>)
 8003012:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003016:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003018:	4b08      	ldr	r3, [pc, #32]	; (800303c <SystemInit+0x5c>)
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	4a07      	ldr	r2, [pc, #28]	; (800303c <SystemInit+0x5c>)
 800301e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003022:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8003024:	4b05      	ldr	r3, [pc, #20]	; (800303c <SystemInit+0x5c>)
 8003026:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800302a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800302c:	4b05      	ldr	r3, [pc, #20]	; (8003044 <SystemInit+0x64>)
 800302e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003032:	609a      	str	r2, [r3, #8]
#endif 
}
 8003034:	bf00      	nop
 8003036:	46bd      	mov	sp, r7
 8003038:	bc80      	pop	{r7}
 800303a:	4770      	bx	lr
 800303c:	40021000 	.word	0x40021000
 8003040:	f8ff0000 	.word	0xf8ff0000
 8003044:	e000ed00 	.word	0xe000ed00

08003048 <ws2812Begin>:

  return true;
}

void ws2812Begin(uint32_t led_cnt)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]

  HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t *)led_buf, (100 +  24 * 30));
 8003050:	f44f 734d 	mov.w	r3, #820	; 0x334
 8003054:	4a0b      	ldr	r2, [pc, #44]	; (8003084 <ws2812Begin+0x3c>)
 8003056:	2100      	movs	r1, #0
 8003058:	480b      	ldr	r0, [pc, #44]	; (8003088 <ws2812Begin+0x40>)
 800305a:	f7fe fa55 	bl	8001508 <HAL_TIM_PWM_Start_DMA>
  for(int i = 0 ; i < 100; i ++)
 800305e:	2300      	movs	r3, #0
 8003060:	60fb      	str	r3, [r7, #12]
 8003062:	e007      	b.n	8003074 <ws2812Begin+0x2c>
  {
	  led_buf[i] = 0;
 8003064:	4a07      	ldr	r2, [pc, #28]	; (8003084 <ws2812Begin+0x3c>)
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	2100      	movs	r1, #0
 800306a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for(int i = 0 ; i < 100; i ++)
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	3301      	adds	r3, #1
 8003072:	60fb      	str	r3, [r7, #12]
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2b63      	cmp	r3, #99	; 0x63
 8003078:	ddf4      	ble.n	8003064 <ws2812Begin+0x1c>
  }
}
 800307a:	bf00      	nop
 800307c:	3710      	adds	r7, #16
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	2000003c 	.word	0x2000003c
 8003088:	20000d94 	.word	0x20000d94

0800308c <ws2812ClearColor>:
void ws2812ClearColor(void)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b082      	sub	sp, #8
 8003090:	af00      	add	r7, sp, #0
	for(uint32_t i = 0; i < 25; i++)
 8003092:	2300      	movs	r3, #0
 8003094:	607b      	str	r3, [r7, #4]
 8003096:	e008      	b.n	80030aa <ws2812ClearColor+0x1e>
	{
		ws2812SetColor(i, 0, 0, 0);
 8003098:	2300      	movs	r3, #0
 800309a:	2200      	movs	r2, #0
 800309c:	2100      	movs	r1, #0
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	f000 f80a 	bl	80030b8 <ws2812SetColor>
	for(uint32_t i = 0; i < 25; i++)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	3301      	adds	r3, #1
 80030a8:	607b      	str	r3, [r7, #4]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2b18      	cmp	r3, #24
 80030ae:	d9f3      	bls.n	8003098 <ws2812ClearColor+0xc>
	}

}
 80030b0:	bf00      	nop
 80030b2:	3708      	adds	r7, #8
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}

080030b8 <ws2812SetColor>:

void ws2812SetColor(uint32_t index, uint8_t red, uint8_t green, uint8_t blue)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b09f      	sub	sp, #124	; 0x7c
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
 80030c0:	4608      	mov	r0, r1
 80030c2:	4611      	mov	r1, r2
 80030c4:	461a      	mov	r2, r3
 80030c6:	4603      	mov	r3, r0
 80030c8:	70fb      	strb	r3, [r7, #3]
 80030ca:	460b      	mov	r3, r1
 80030cc:	70bb      	strb	r3, [r7, #2]
 80030ce:	4613      	mov	r3, r2
 80030d0:	707b      	strb	r3, [r7, #1]
  uint32_t b_bit[8];

  uint32_t offset;


  for (int i=0; i<8; i++)
 80030d2:	2300      	movs	r3, #0
 80030d4:	677b      	str	r3, [r7, #116]	; 0x74
 80030d6:	e04a      	b.n	800316e <ws2812SetColor+0xb6>
  {
    if (red & (1<<7))
 80030d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	da08      	bge.n	80030f2 <ws2812SetColor+0x3a>
    {
      r_bit[i] = BIT_HIGH;
 80030e0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	f107 0278 	add.w	r2, r7, #120	; 0x78
 80030e8:	4413      	add	r3, r2
 80030ea:	2238      	movs	r2, #56	; 0x38
 80030ec:	f843 2c2c 	str.w	r2, [r3, #-44]
 80030f0:	e007      	b.n	8003102 <ws2812SetColor+0x4a>
    }
    else
    {
      r_bit[i] = BIT_LOW;
 80030f2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80030f4:	009b      	lsls	r3, r3, #2
 80030f6:	f107 0278 	add.w	r2, r7, #120	; 0x78
 80030fa:	4413      	add	r3, r2
 80030fc:	221c      	movs	r2, #28
 80030fe:	f843 2c2c 	str.w	r2, [r3, #-44]
    }
    red <<= 1;
 8003102:	78fb      	ldrb	r3, [r7, #3]
 8003104:	005b      	lsls	r3, r3, #1
 8003106:	70fb      	strb	r3, [r7, #3]

    if (green & (1<<7))
 8003108:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800310c:	2b00      	cmp	r3, #0
 800310e:	da08      	bge.n	8003122 <ws2812SetColor+0x6a>
    {
      g_bit[i] = BIT_HIGH;
 8003110:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003112:	009b      	lsls	r3, r3, #2
 8003114:	f107 0278 	add.w	r2, r7, #120	; 0x78
 8003118:	4413      	add	r3, r2
 800311a:	2238      	movs	r2, #56	; 0x38
 800311c:	f843 2c4c 	str.w	r2, [r3, #-76]
 8003120:	e007      	b.n	8003132 <ws2812SetColor+0x7a>
    }
    else
    {
      g_bit[i] = BIT_LOW;
 8003122:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003124:	009b      	lsls	r3, r3, #2
 8003126:	f107 0278 	add.w	r2, r7, #120	; 0x78
 800312a:	4413      	add	r3, r2
 800312c:	221c      	movs	r2, #28
 800312e:	f843 2c4c 	str.w	r2, [r3, #-76]
    }
    green <<= 1;
 8003132:	78bb      	ldrb	r3, [r7, #2]
 8003134:	005b      	lsls	r3, r3, #1
 8003136:	70bb      	strb	r3, [r7, #2]

    if (blue & (1<<7))
 8003138:	f997 3001 	ldrsb.w	r3, [r7, #1]
 800313c:	2b00      	cmp	r3, #0
 800313e:	da08      	bge.n	8003152 <ws2812SetColor+0x9a>
    {
      b_bit[i] = BIT_HIGH;
 8003140:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	f107 0278 	add.w	r2, r7, #120	; 0x78
 8003148:	4413      	add	r3, r2
 800314a:	2238      	movs	r2, #56	; 0x38
 800314c:	f843 2c6c 	str.w	r2, [r3, #-108]
 8003150:	e007      	b.n	8003162 <ws2812SetColor+0xaa>
    }
    else
    {
      b_bit[i] = BIT_LOW;
 8003152:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003154:	009b      	lsls	r3, r3, #2
 8003156:	f107 0278 	add.w	r2, r7, #120	; 0x78
 800315a:	4413      	add	r3, r2
 800315c:	221c      	movs	r2, #28
 800315e:	f843 2c6c 	str.w	r2, [r3, #-108]
    }
    blue <<= 1;
 8003162:	787b      	ldrb	r3, [r7, #1]
 8003164:	005b      	lsls	r3, r3, #1
 8003166:	707b      	strb	r3, [r7, #1]
  for (int i=0; i<8; i++)
 8003168:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800316a:	3301      	adds	r3, #1
 800316c:	677b      	str	r3, [r7, #116]	; 0x74
 800316e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003170:	2b07      	cmp	r3, #7
 8003172:	ddb1      	ble.n	80030d8 <ws2812SetColor+0x20>
  }

  offset = 100;
 8003174:	2364      	movs	r3, #100	; 0x64
 8003176:	66fb      	str	r3, [r7, #108]	; 0x6c
  for(int i = 0 ; i < 8; i ++)
 8003178:	2300      	movs	r3, #0
 800317a:	673b      	str	r3, [r7, #112]	; 0x70
 800317c:	e042      	b.n	8003204 <ws2812SetColor+0x14c>
  {
	  led_buf[offset + index*24 + i] 		= g_bit[i];
 800317e:	687a      	ldr	r2, [r7, #4]
 8003180:	4613      	mov	r3, r2
 8003182:	005b      	lsls	r3, r3, #1
 8003184:	4413      	add	r3, r2
 8003186:	00db      	lsls	r3, r3, #3
 8003188:	461a      	mov	r2, r3
 800318a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800318c:	441a      	add	r2, r3
 800318e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003190:	441a      	add	r2, r3
 8003192:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003194:	009b      	lsls	r3, r3, #2
 8003196:	f107 0178 	add.w	r1, r7, #120	; 0x78
 800319a:	440b      	add	r3, r1
 800319c:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 80031a0:	491c      	ldr	r1, [pc, #112]	; (8003214 <ws2812SetColor+0x15c>)
 80031a2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	  led_buf[offset + index*24 + 8 +  i] 	= r_bit[i];
 80031a6:	687a      	ldr	r2, [r7, #4]
 80031a8:	4613      	mov	r3, r2
 80031aa:	005b      	lsls	r3, r3, #1
 80031ac:	4413      	add	r3, r2
 80031ae:	00db      	lsls	r3, r3, #3
 80031b0:	461a      	mov	r2, r3
 80031b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031b4:	441a      	add	r2, r3
 80031b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80031b8:	4413      	add	r3, r2
 80031ba:	f103 0208 	add.w	r2, r3, #8
 80031be:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80031c0:	009b      	lsls	r3, r3, #2
 80031c2:	f107 0178 	add.w	r1, r7, #120	; 0x78
 80031c6:	440b      	add	r3, r1
 80031c8:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80031cc:	4911      	ldr	r1, [pc, #68]	; (8003214 <ws2812SetColor+0x15c>)
 80031ce:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	  led_buf[offset + index*24 + 16 + i] 	= b_bit[i];
 80031d2:	687a      	ldr	r2, [r7, #4]
 80031d4:	4613      	mov	r3, r2
 80031d6:	005b      	lsls	r3, r3, #1
 80031d8:	4413      	add	r3, r2
 80031da:	00db      	lsls	r3, r3, #3
 80031dc:	461a      	mov	r2, r3
 80031de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031e0:	441a      	add	r2, r3
 80031e2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80031e4:	4413      	add	r3, r2
 80031e6:	f103 0210 	add.w	r2, r3, #16
 80031ea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80031ec:	009b      	lsls	r3, r3, #2
 80031ee:	f107 0178 	add.w	r1, r7, #120	; 0x78
 80031f2:	440b      	add	r3, r1
 80031f4:	f853 3c6c 	ldr.w	r3, [r3, #-108]
 80031f8:	4906      	ldr	r1, [pc, #24]	; (8003214 <ws2812SetColor+0x15c>)
 80031fa:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  for(int i = 0 ; i < 8; i ++)
 80031fe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003200:	3301      	adds	r3, #1
 8003202:	673b      	str	r3, [r7, #112]	; 0x70
 8003204:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003206:	2b07      	cmp	r3, #7
 8003208:	ddb9      	ble.n	800317e <ws2812SetColor+0xc6>
  }
//  memcpy(&led_buf[offset + index*24 + 8*0], g_bit, 8*1);
//  memcpy(&led_buf[offset + index*24 + 8*1], r_bit, 8*1);
//  memcpy(&led_buf[offset + index*24 + 8*2], b_bit, 8*1);
}
 800320a:	bf00      	nop
 800320c:	377c      	adds	r7, #124	; 0x7c
 800320e:	46bd      	mov	sp, r7
 8003210:	bc80      	pop	{r7}
 8003212:	4770      	bx	lr
 8003214:	2000003c 	.word	0x2000003c

08003218 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003218:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800321a:	e003      	b.n	8003224 <LoopCopyDataInit>

0800321c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800321c:	4b0b      	ldr	r3, [pc, #44]	; (800324c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800321e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003220:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003222:	3104      	adds	r1, #4

08003224 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003224:	480a      	ldr	r0, [pc, #40]	; (8003250 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8003226:	4b0b      	ldr	r3, [pc, #44]	; (8003254 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003228:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800322a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800322c:	d3f6      	bcc.n	800321c <CopyDataInit>
  ldr r2, =_sbss
 800322e:	4a0a      	ldr	r2, [pc, #40]	; (8003258 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003230:	e002      	b.n	8003238 <LoopFillZerobss>

08003232 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003232:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003234:	f842 3b04 	str.w	r3, [r2], #4

08003238 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003238:	4b08      	ldr	r3, [pc, #32]	; (800325c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800323a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800323c:	d3f9      	bcc.n	8003232 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800323e:	f7ff fecf 	bl	8002fe0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003242:	f000 f80f 	bl	8003264 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003246:	f7ff fa03 	bl	8002650 <main>
  bx lr
 800324a:	4770      	bx	lr
  ldr r3, =_sidata
 800324c:	08003308 	.word	0x08003308
  ldr r0, =_sdata
 8003250:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003254:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8003258:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 800325c:	20000e14 	.word	0x20000e14

08003260 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003260:	e7fe      	b.n	8003260 <ADC1_2_IRQHandler>
	...

08003264 <__libc_init_array>:
 8003264:	b570      	push	{r4, r5, r6, lr}
 8003266:	2500      	movs	r5, #0
 8003268:	4e0c      	ldr	r6, [pc, #48]	; (800329c <__libc_init_array+0x38>)
 800326a:	4c0d      	ldr	r4, [pc, #52]	; (80032a0 <__libc_init_array+0x3c>)
 800326c:	1ba4      	subs	r4, r4, r6
 800326e:	10a4      	asrs	r4, r4, #2
 8003270:	42a5      	cmp	r5, r4
 8003272:	d109      	bne.n	8003288 <__libc_init_array+0x24>
 8003274:	f000 f822 	bl	80032bc <_init>
 8003278:	2500      	movs	r5, #0
 800327a:	4e0a      	ldr	r6, [pc, #40]	; (80032a4 <__libc_init_array+0x40>)
 800327c:	4c0a      	ldr	r4, [pc, #40]	; (80032a8 <__libc_init_array+0x44>)
 800327e:	1ba4      	subs	r4, r4, r6
 8003280:	10a4      	asrs	r4, r4, #2
 8003282:	42a5      	cmp	r5, r4
 8003284:	d105      	bne.n	8003292 <__libc_init_array+0x2e>
 8003286:	bd70      	pop	{r4, r5, r6, pc}
 8003288:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800328c:	4798      	blx	r3
 800328e:	3501      	adds	r5, #1
 8003290:	e7ee      	b.n	8003270 <__libc_init_array+0xc>
 8003292:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003296:	4798      	blx	r3
 8003298:	3501      	adds	r5, #1
 800329a:	e7f2      	b.n	8003282 <__libc_init_array+0x1e>
 800329c:	08003300 	.word	0x08003300
 80032a0:	08003300 	.word	0x08003300
 80032a4:	08003300 	.word	0x08003300
 80032a8:	08003304 	.word	0x08003304

080032ac <memset>:
 80032ac:	4603      	mov	r3, r0
 80032ae:	4402      	add	r2, r0
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d100      	bne.n	80032b6 <memset+0xa>
 80032b4:	4770      	bx	lr
 80032b6:	f803 1b01 	strb.w	r1, [r3], #1
 80032ba:	e7f9      	b.n	80032b0 <memset+0x4>

080032bc <_init>:
 80032bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032be:	bf00      	nop
 80032c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032c2:	bc08      	pop	{r3}
 80032c4:	469e      	mov	lr, r3
 80032c6:	4770      	bx	lr

080032c8 <_fini>:
 80032c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032ca:	bf00      	nop
 80032cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032ce:	bc08      	pop	{r3}
 80032d0:	469e      	mov	lr, r3
 80032d2:	4770      	bx	lr
