============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Lenovo
   Run Date =   Wed Aug 28 09:32:24 2024

   Run on =     LAPTOP-QRG7LJL6
============================================================
RUN-1002 : start command "open_project rx_top.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../Digitron_NumDisplay.v
HDL-1007 : analyze verilog file ../../LED_display_module.v
HDL-5007 WARNING: empty port in module declaration in ../../LED_display_module.v(3)
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../rx_bps_module.v
HDL-1007 : analyze verilog file ../../rx_control_module.v
HDL-1007 : analyze verilog file ../../rx_top.v
HDL-1007 : analyze verilog file ../../tx_control.v
HDL-1007 : analyze verilog file ../../calculate_rx.v
HDL-1007 : analyze verilog file ../../tx_bitrate.v
RUN-1001 : Project manager successfully analyzed 9 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/rx_top_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../tx.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 15 view nodes, 25 trigger nets, 25 data nets.
KIT-1004 : Chipwatcher code = 1010110100010011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.2/cw/ -file rx_top_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file rx_top_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in rx_top_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=15,BUS_DIN_NUM=25,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01010000,32'sb01010110,32'sb01011100,32'sb01100010,32'sb01101000}) in C:/Anlogic/TD5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=132) in C:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=132) in C:/Anlogic/TD5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=15,BUS_DIN_NUM=25,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01010000,32'sb01010110,32'sb01011100,32'sb01100010,32'sb01101000}) in C:/Anlogic/TD5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=15,BUS_DIN_NUM=25,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01010000,32'sb01010110,32'sb01011100,32'sb01100010,32'sb01101000}) in C:/Anlogic/TD5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "rx_top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=15,BUS_DIN_NUM=25,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01010000,32'sb01010110,32'sb01011100,32'sb01100010,32'sb01101000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=132)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=132)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=15,BUS_DIN_NUM=25,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01010000,32'sb01010110,32'sb01011100,32'sb01100010,32'sb01101000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=15,BUS_DIN_NUM=25,BUS_CTRL_NUM=110,BUS_WIDTH='{32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01010000,32'sb01010110,32'sb01011100,32'sb01100010,32'sb01101000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model rx_top
SYN-1032 : 2106/51 useful/useless nets, 1149/43 useful/useless insts
SYN-1016 : Merged 68 instances.
SYN-1032 : 1739/26 useful/useless nets, 1543/26 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1723/16 useful/useless nets, 1531/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 429 better
SYN-1014 : Optimize round 2
SYN-1032 : 1419/30 useful/useless nets, 1227/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 25 IOs to PADs
RUN-1002 : start command "update_pll_param -module rx_top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1443/156 useful/useless nets, 1273/30 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2571 : Optimize after map_dsp, round 1, 207 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 4 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 12 instances.
SYN-2501 : Optimize round 1, 26 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 1833/5 useful/useless nets, 1663/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 200 (3.90), #lev = 5 (2.23)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 215 (3.89), #lev = 4 (1.96)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 653 instances into 215 LUTs, name keeping = 78%.
SYN-1001 : Packing model "rx_top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 397 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 101 adder to BLE ...
SYN-4008 : Packed 101 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.242957s wall, 1.109375s user + 0.109375s system = 1.218750s CPU (98.1%)

RUN-1004 : used memory is 117 MB, reserved memory is 81 MB, peak memory is 120 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
SYN-5055 WARNING: The kept net U2/BPS_CLK_n will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U3/BPS_CLK will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U1/CLK will be merged to another kept net CLK_500K
SYN-5055 WARNING: The kept net U3/isCount will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U2/Count_Sig will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U3/isDone will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U6/RX_Done_Sig will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U6/rTX_Data_Valid will be merged to another kept net TX_Data_Valid
SYN-5055 WARNING: The kept net U8/TX_Data_Valid will be merged to another kept net TX_Data_Valid
SYN-5055 WARNING: The kept net U1/neg_sig_n will be merged to another kept net neg_sig
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (272 clock/control pins, 0 other pins).
SYN-4024 : Net "CLK_500K" drives clk pins.
SYN-4024 : Net "CLK_dup_1" drives clk pins.
SYN-4024 : Net "U5/SingleNum_n" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_500K as clock net
SYN-4025 : Tag rtl::Net CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net U5/SingleNum_n as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net CLK_500K to drive 205 clock pins.
SYN-4015 : Create BUFG instance for clk Net U5/SingleNum_n to drive 8 clock pins.
PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 1091 instances
RUN-0007 : 417 luts, 498 seqs, 74 mslices, 48 lslices, 25 pads, 23 brams, 0 dsps
RUN-1001 : There are total 1261 nets
RUN-1001 : 687 nets have 2 pins
RUN-1001 : 457 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     24      
RUN-1001 :   No   |  No   |  Yes  |     180     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      8      
RUN-1001 :   Yes  |  No   |  Yes  |     286     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |   6   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 13
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1089 instances, 417 luts, 498 seqs, 122 slices, 23 macros(122 instances: 74 mslices 48 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 313893
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1089.
PHY-3001 : End clustering;  0.000035s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 197402, overlap = 51.75
PHY-3002 : Step(2): len = 131015, overlap = 51.75
PHY-3002 : Step(3): len = 91633.9, overlap = 51.75
PHY-3002 : Step(4): len = 72551.3, overlap = 51.75
PHY-3002 : Step(5): len = 63182.7, overlap = 51.75
PHY-3002 : Step(6): len = 51865.2, overlap = 51.75
PHY-3002 : Step(7): len = 45925.2, overlap = 51.75
PHY-3002 : Step(8): len = 38460.8, overlap = 51.75
PHY-3002 : Step(9): len = 33797.7, overlap = 51.75
PHY-3002 : Step(10): len = 31101.1, overlap = 51.75
PHY-3002 : Step(11): len = 29168, overlap = 51.75
PHY-3002 : Step(12): len = 28617.5, overlap = 51.75
PHY-3002 : Step(13): len = 26317.7, overlap = 51.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.48412e-06
PHY-3002 : Step(14): len = 27876.8, overlap = 45.6875
PHY-3002 : Step(15): len = 29641.1, overlap = 50.125
PHY-3002 : Step(16): len = 26433.9, overlap = 43.1875
PHY-3002 : Step(17): len = 25988.1, overlap = 43.1875
PHY-3002 : Step(18): len = 26049.8, overlap = 39.0938
PHY-3002 : Step(19): len = 26455.7, overlap = 39.2812
PHY-3002 : Step(20): len = 25803.3, overlap = 39.4688
PHY-3002 : Step(21): len = 25100.4, overlap = 39.2188
PHY-3002 : Step(22): len = 24742.8, overlap = 41.375
PHY-3002 : Step(23): len = 24644.3, overlap = 39.625
PHY-3002 : Step(24): len = 24528.5, overlap = 41.75
PHY-3002 : Step(25): len = 24016.8, overlap = 41.4688
PHY-3002 : Step(26): len = 24115.9, overlap = 44.2188
PHY-3002 : Step(27): len = 23088.5, overlap = 43.9688
PHY-3002 : Step(28): len = 22989.5, overlap = 43.7812
PHY-3002 : Step(29): len = 23073.8, overlap = 43.25
PHY-3002 : Step(30): len = 23096.1, overlap = 43.125
PHY-3002 : Step(31): len = 22965.7, overlap = 43.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.96825e-06
PHY-3002 : Step(32): len = 23060.9, overlap = 43.0625
PHY-3002 : Step(33): len = 23066.5, overlap = 43.0625
PHY-3002 : Step(34): len = 23070.9, overlap = 42.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.39365e-05
PHY-3002 : Step(35): len = 23260.3, overlap = 42.9375
PHY-3002 : Step(36): len = 23272.3, overlap = 42.9375
PHY-3002 : Step(37): len = 23513.7, overlap = 45.1875
PHY-3002 : Step(38): len = 23717.8, overlap = 43
PHY-3002 : Step(39): len = 23849.7, overlap = 43.1875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007384s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (211.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.39706e-05
PHY-3002 : Step(40): len = 26090.7, overlap = 15.0625
PHY-3002 : Step(41): len = 26090.7, overlap = 15.0625
PHY-3002 : Step(42): len = 25628.8, overlap = 14.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.79412e-05
PHY-3002 : Step(43): len = 25697.1, overlap = 15.25
PHY-3002 : Step(44): len = 25697.1, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.58823e-05
PHY-3002 : Step(45): len = 25581.3, overlap = 14.0625
PHY-3002 : Step(46): len = 25637, overlap = 13.6875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.53331e-06
PHY-3002 : Step(47): len = 26253.6, overlap = 30.75
PHY-3002 : Step(48): len = 26253.6, overlap = 30.75
PHY-3002 : Step(49): len = 25858.2, overlap = 33.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.90666e-05
PHY-3002 : Step(50): len = 27131.4, overlap = 26.4375
PHY-3002 : Step(51): len = 27408.7, overlap = 26.625
PHY-3002 : Step(52): len = 27092.9, overlap = 27.625
PHY-3002 : Step(53): len = 27303.9, overlap = 26.9688
PHY-3002 : Step(54): len = 27629.2, overlap = 30.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.81332e-05
PHY-3002 : Step(55): len = 27287.5, overlap = 28.0625
PHY-3002 : Step(56): len = 27370.3, overlap = 27.7812
PHY-3002 : Step(57): len = 27370.3, overlap = 27.7812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.62665e-05
PHY-3002 : Step(58): len = 27529.3, overlap = 27.4688
PHY-3002 : Step(59): len = 27727.6, overlap = 26.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000152533
PHY-3002 : Step(60): len = 28200.5, overlap = 24.1875
PHY-3002 : Step(61): len = 28255.8, overlap = 23.9688
PHY-3002 : Step(62): len = 27990.7, overlap = 21.4062
PHY-3002 : Step(63): len = 28044.8, overlap = 19.5625
PHY-3002 : Step(64): len = 28138.9, overlap = 20.0625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 51.34 peak overflow 2.66
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1261.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 38272, over cnt = 141(0%), over = 458, worst = 17
PHY-1001 : End global iterations;  0.091977s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (135.9%)

PHY-1001 : Congestion index: top1 = 27.67, top5 = 16.93, top10 = 11.45, top15 = 8.26.
PHY-1001 : End incremental global routing;  0.152631s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (122.8%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 5649, tnet num: 1259, tinst num: 1089, tnode num: 7589, tedge num: 9368.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.145998s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (96.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.318009s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (113.0%)

OPT-1001 : Current memory(MB): used = 172, reserve = 136, peak = 172.
OPT-1001 : End physical optimization;  0.331502s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (108.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 417 LUT to BLE ...
SYN-4008 : Packed 417 LUT and 161 SEQ to BLE.
SYN-4003 : Packing 337 remaining SEQ's ...
SYN-4005 : Packed 154 SEQ with LUT/SLICE
SYN-4006 : 121 single LUT's are left
SYN-4006 : 183 single SEQ's are left
SYN-4011 : Packing model "rx_top" (AL_USER_NORMAL) with 600/790 primitive instances ...
PHY-3001 : End packing;  0.036768s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (127.5%)

PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 510 instances
RUN-1001 : 228 mslices, 228 lslices, 25 pads, 23 brams, 0 dsps
RUN-1001 : There are total 1105 nets
RUN-1001 : 487 nets have 2 pins
RUN-1001 : 494 nets have [3 - 5] pins
RUN-1001 : 55 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 508 instances, 456 slices, 23 macros(122 instances: 74 mslices 48 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 29164, Over = 28.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.17233e-05
PHY-3002 : Step(65): len = 28631.9, overlap = 29.5
PHY-3002 : Step(66): len = 28718.9, overlap = 30.25
PHY-3002 : Step(67): len = 28559.2, overlap = 29.25
PHY-3002 : Step(68): len = 28557.1, overlap = 30
PHY-3002 : Step(69): len = 28395.9, overlap = 30.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.34466e-05
PHY-3002 : Step(70): len = 28453.5, overlap = 30.75
PHY-3002 : Step(71): len = 28453.5, overlap = 30.75
PHY-3002 : Step(72): len = 28283.6, overlap = 31.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.68932e-05
PHY-3002 : Step(73): len = 28903.4, overlap = 30.25
PHY-3002 : Step(74): len = 28903.4, overlap = 30.25
PHY-3002 : Step(75): len = 28727, overlap = 29.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.129732s wall, 0.078125s user + 0.359375s system = 0.437500s CPU (337.2%)

PHY-3001 : Trial Legalized: Len = 38059.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000290774
PHY-3002 : Step(76): len = 34257.2, overlap = 6
PHY-3002 : Step(77): len = 31975.5, overlap = 12
PHY-3002 : Step(78): len = 30730.8, overlap = 16.25
PHY-3002 : Step(79): len = 30657.2, overlap = 16.75
PHY-3002 : Step(80): len = 30427.4, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000581549
PHY-3002 : Step(81): len = 30384.5, overlap = 15
PHY-3002 : Step(82): len = 30343.9, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0011631
PHY-3002 : Step(83): len = 30361.1, overlap = 15.25
PHY-3002 : Step(84): len = 30316.6, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004325s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 35157.8, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005549s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 7 instances has been re-located, deltaX = 2, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 35447.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 60/1105.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 45568, over cnt = 143(0%), over = 224, worst = 6
PHY-1002 : len = 46848, over cnt = 49(0%), over = 66, worst = 4
PHY-1002 : len = 47504, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 47624, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 47672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.174113s wall, 0.234375s user + 0.078125s system = 0.312500s CPU (179.5%)

PHY-1001 : Congestion index: top1 = 24.81, top5 = 18.51, top10 = 13.82, top15 = 10.16.
PHY-1001 : End incremental global routing;  0.237495s wall, 0.296875s user + 0.078125s system = 0.375000s CPU (157.9%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4915, tnet num: 1103, tinst num: 508, tnode num: 6314, tedge num: 8450.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.194523s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (104.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.455599s wall, 0.500000s user + 0.093750s system = 0.593750s CPU (130.3%)

OPT-1001 : Current memory(MB): used = 176, reserve = 140, peak = 176.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001765s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (885.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 942/1105.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 47672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009451s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 24.81, top5 = 18.51, top10 = 13.82, top15 = 10.16.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001919s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 24.344828
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.569391s wall, 0.625000s user + 0.093750s system = 0.718750s CPU (126.2%)

RUN-1003 : finish command "place" in  3.413267s wall, 4.187500s user + 4.109375s system = 8.296875s CPU (243.1%)

RUN-1004 : used memory is 156 MB, reserved memory is 121 MB, peak memory is 177 MB
RUN-1002 : start command "export_db rx_top_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 510 instances
RUN-1001 : 228 mslices, 228 lslices, 25 pads, 23 brams, 0 dsps
RUN-1001 : There are total 1105 nets
RUN-1001 : 487 nets have 2 pins
RUN-1001 : 494 nets have [3 - 5] pins
RUN-1001 : 55 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4915, tnet num: 1103, tinst num: 508, tnode num: 6314, tedge num: 8450.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 228 mslices, 228 lslices, 25 pads, 23 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1103 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 652 clock pins, and constraint 1399 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 45152, over cnt = 149(0%), over = 231, worst = 6
PHY-1002 : len = 46512, over cnt = 52(0%), over = 71, worst = 4
PHY-1002 : len = 46896, over cnt = 25(0%), over = 29, worst = 2
PHY-1002 : len = 47312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.144297s wall, 0.203125s user + 0.062500s system = 0.265625s CPU (184.1%)

PHY-1001 : Congestion index: top1 = 24.94, top5 = 18.48, top10 = 13.71, top15 = 10.07.
PHY-1001 : End global routing;  0.197514s wall, 0.250000s user + 0.062500s system = 0.312500s CPU (158.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 206, reserve = 171, peak = 218.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net CLK_500K_syn_8 will be merged with clock CLK_500K
PHY-1001 : clock net U5/SingleNum_n_syn_3 will be merged with clock U5/SingleNum_n
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 471, reserve = 440, peak = 471.
PHY-1001 : End build detailed router design. 3.545910s wall, 3.453125s user + 0.078125s system = 3.531250s CPU (99.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 29768, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.828798s wall, 1.796875s user + 0.031250s system = 1.828125s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 503, reserve = 473, peak = 503.
PHY-1001 : End phase 1; 1.834831s wall, 1.796875s user + 0.031250s system = 1.828125s CPU (99.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 88% nets.
PHY-1022 : len = 200056, over cnt = 28(0%), over = 28, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 505, reserve = 475, peak = 505.
PHY-1001 : End initial routed; 2.471492s wall, 2.718750s user + 0.171875s system = 2.890625s CPU (117.0%)

PHY-1001 : Current memory(MB): used = 505, reserve = 475, peak = 505.
PHY-1001 : End phase 2; 2.471604s wall, 2.718750s user + 0.171875s system = 2.890625s CPU (117.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 199368, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.051750s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (90.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 199368, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.015567s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 4 feed throughs used by 3 nets
PHY-1001 : End commit to database; 0.127963s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (109.9%)

PHY-1001 : Current memory(MB): used = 517, reserve = 487, peak = 517.
PHY-1001 : End phase 3; 0.304434s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (102.6%)

PHY-1003 : Routed, final wirelength = 199368
PHY-1001 : Current memory(MB): used = 517, reserve = 487, peak = 517.
PHY-1001 : End export database. 0.009191s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  8.396493s wall, 8.484375s user + 0.312500s system = 8.796875s CPU (104.8%)

RUN-1003 : finish command "route" in  8.848554s wall, 8.984375s user + 0.390625s system = 9.375000s CPU (105.9%)

RUN-1004 : used memory is 452 MB, reserved memory is 422 MB, peak memory is 517 MB
RUN-1002 : start command "report_area -io_info -file rx_top_phy.area"
RUN-1001 : standard
***Report Model: rx_top Device: EG4S20BG256***

IO Statistics
#IO                        25
  #input                    4
  #output                  21
  #inout                    0

Utilization Statistics
#lut                      692   out of  19600    3.53%
#reg                      504   out of  19600    2.57%
#le                       875
  #lut only               371   out of    875   42.40%
  #reg only               183   out of    875   20.91%
  #lut&reg                321   out of    875   36.69%
#dsp                        0   out of     29    0.00%
#bram                      23   out of     64   35.94%
  #bram9k                  23
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       25   out of    188   13.30%
  #ireg                     1
  #oreg                    13
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                     Fanout
#1        config_inst_syn_9    GCLK               config             config_inst.jtck           147
#2        CLK_500K             GCLK               mslice             cnt2_b[4]_syn_19.q0        142
#3        CLK_dup_1            GCLK               io                 CLK_syn_2.di               34
#4        U5/SingleNum_n       GCLK               lslice             U5/SingleNum_n_syn_7.f0    7


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
         CLK             INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
        RSTn             INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RX_En_Sig          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RX_Pin_In          INPUT        F12        LVCMOS33          N/A          PULLUP      IREG    
  DigitronCS_Out[3]     OUTPUT         A3        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[2]     OUTPUT         A5        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[1]     OUTPUT         B6        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[0]     OUTPUT         C9        LVCMOS33           8            NONE       OREG    
   Digitron_Out[7]      OUTPUT         C8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[6]      OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[5]      OUTPUT         B5        LVCMOS33           8            NONE       NONE    
   Digitron_Out[4]      OUTPUT         A7        LVCMOS33           8            NONE       NONE    
   Digitron_Out[3]      OUTPUT         E8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[2]      OUTPUT         B8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[1]      OUTPUT         A6        LVCMOS33           8            NONE       NONE    
   Digitron_Out[0]      OUTPUT         A4        LVCMOS33           8            NONE       NONE    
     LED_Out[7]         OUTPUT        F16        LVCMOS33           8            NONE       OREG    
     LED_Out[6]         OUTPUT        E16        LVCMOS33           8            NONE       OREG    
     LED_Out[5]         OUTPUT        E13        LVCMOS33           8            NONE       OREG    
     LED_Out[4]         OUTPUT        C16        LVCMOS33           8            NONE       OREG    
     LED_Out[3]         OUTPUT        C15        LVCMOS33           8            NONE       OREG    
     LED_Out[2]         OUTPUT        B16        LVCMOS33           8            NONE       OREG    
     LED_Out[1]         OUTPUT        B15        LVCMOS33           8            NONE       OREG    
     LED_Out[0]         OUTPUT        B14        LVCMOS33           8            NONE       OREG    
     TX_Pin_Out         OUTPUT        D12        LVCMOS33           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------+
|Instance                             |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------+
|top                                  |rx_top              |875    |570     |122     |518     |23      |0       |
|  U1                                 |detect_module       |1      |1       |0       |1       |0       |0       |
|  U2                                 |rx_bps_module       |28     |24      |4       |13      |0       |0       |
|  U3                                 |rx_control_module   |47     |42      |5       |14      |0       |0       |
|  U5                                 |Digitron_NumDisplay |105    |85      |18      |22      |0       |0       |
|  U6                                 |calculate_rx        |46     |46      |0       |27      |0       |0       |
|  U7                                 |tx_bitrate          |28     |24      |4       |13      |0       |0       |
|  U8                                 |uart_tx             |22     |22      |0       |7       |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER      |570    |308     |81      |396     |0       |0       |
|    wrapper_cwc_top                  |cwc_top             |570    |308     |81      |396     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int         |263    |98      |0       |263     |0       |0       |
|        reg_inst                     |register            |260    |95      |0       |260     |0       |0       |
|        tap_inst                     |tap                 |3      |3       |0       |3       |0       |0       |
|      trigger_inst                   |trigger             |307    |210     |81      |133     |0       |0       |
|        bus_inst                     |bus_top             |69     |49      |16      |40      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det             |15     |8       |6       |7       |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[11]$bus_nodes |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[12]$bus_nodes |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[13]$bus_nodes |bus_det             |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[14]$bus_nodes |bus_det             |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det             |2      |1       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det             |4      |2       |0       |4       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det             |3      |3       |0       |3       |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes  |bus_det             |30     |20      |10      |9       |0       |0       |
|        emb_ctrl_inst                |emb_ctrl            |131    |98      |33      |55      |0       |0       |
+---------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       462   
    #2          2       404   
    #3          3        68   
    #4          4        22   
    #5        5-10       62   
    #6        11-50      50   
    #7       51-100      5    
    #8       101-500     1    
  Average     3.21            

RUN-1002 : start command "export_db rx_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid rx_top_inst.bid"
PRG-1000 : <!-- HMAC is: 588953dbe18b1871915f908614aff20f758057a2d1993c4931f4cee582d18853 -->
RUN-1002 : start command "bitgen -bit rx_top.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 163 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 671
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1105, pip num: 12241
BIT-1002 : Init feedthrough completely, num: 4
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1511 valid insts, and 32874 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010011011010110100010011
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file rx_top.bit.
RUN-1003 : finish command "bitgen -bit rx_top.bit -unused_io_status pulldown" in  2.012830s wall, 16.515625s user + 0.125000s system = 16.640625s CPU (826.7%)

RUN-1004 : used memory is 458 MB, reserved memory is 433 MB, peak memory is 651 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240828_093224.log"
