Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date         : Sun Nov 26 02:22:31 2017
| Host         : A205-07 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file game_top_timing_summary_routed.rpt -rpx game_top_timing_summary_routed.rpx
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.18 2017-07-26
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: display/curr_x_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/curr_x_reg[10]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/curr_x_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/curr_x_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/curr_x_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/curr_x_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/curr_x_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/curr_x_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/curr_x_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/curr_x_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/curr_x_reg[9]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/curr_y_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/curr_y_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/curr_y_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/curr_y_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/curr_y_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/curr_y_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/curr_y_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/curr_y_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/curr_y_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/curr_y_reg[9]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 50 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.710      -44.873                      8                   99        0.043        0.000                      0                   99        3.000        0.000                       0                    56  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0    {0.000 35.000}       70.000          14.286          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0_1  {0.000 35.000}       70.000          14.286          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -5.710      -44.873                      8                   99        0.251        0.000                      0                   99        4.196        0.000                       0                    52  
  clkfbout_clk_wiz_0                                                                                                                                                     30.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -5.708      -44.857                      8                   99        0.251        0.000                      0                   99        4.196        0.000                       0                    52  
  clkfbout_clk_wiz_0_1                                                                                                                                                   30.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -5.710      -44.873                      8                   99        0.043        0.000                      0                   99  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -5.710      -44.873                      8                   99        0.043        0.000                      0                   99  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            8  Failing Endpoints,  Worst Slack       -5.710ns,  Total Violation      -44.873ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.710ns  (required time - arrival time)
  Source:                 display/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.795ns  (logic 9.988ns (67.512%)  route 4.807ns (32.488%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.719    -0.821    display/clk_out1
    SLICE_X79Y90         FDRE                                         r  display/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/curr_x_reg[1]/Q
                         net (fo=17, routed)          0.470     0.105    display/curr_x[1]
    SLICE_X80Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.229 r  display/draw_r3__2_i_13/O
                         net (fo=1, routed)           0.000     0.229    display/draw_r3__2_i_13_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.762 r  display/draw_r3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.762    display/draw_r3__2_i_3_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.879 r  display/draw_r3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.879    display/draw_r3__2_i_2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.194 r  display/draw_r3__2_i_1/O[3]
                         net (fo=54, routed)          0.780     1.975    draw_mod/curr_x_reg[10][11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.194 r  draw_mod/draw_r3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.196    draw_mod/draw_r3__3_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.714 r  draw_mod/draw_r3__4/P[3]
                         net (fo=2, routed)           0.811     8.525    draw_mod/draw_r3__4_n_102
    SLICE_X78Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.075 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.075    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.390 r  draw_mod/R_pix_r_reg[3]_i_152/O[3]
                         net (fo=2, routed)           0.842    10.232    draw_mod_n_76
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.307    10.539 r  R_pix_r[3]_i_153/O
                         net (fo=1, routed)           0.000    10.539    draw_mod/draw_r3__4_2[3]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.940 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.940    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 r  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.694    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.997 r  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.309    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.433 r  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.752    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.876 f  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.179    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.303 f  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.547    13.850    display/R_pix_r[3]_i_2_n_0
    SLICE_X81Y100        LUT5 (Prop_lut5_I0_O)        0.124    13.974 r  display/R_pix_r[0]_i_1/O
                         net (fo=1, routed)           0.000    13.974    display/tmpR[0]
    SLICE_X81Y100        FDRE                                         r  display/R_pix_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.588     7.960    display/clk_out1
    SLICE_X81Y100        FDRE                                         r  display/R_pix_r_reg[0]/C
                         clock pessimism              0.480     8.440    
                         clock uncertainty           -0.208     8.232    
    SLICE_X81Y100        FDRE (Setup_fdre_C_D)        0.032     8.264    display/R_pix_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                         -13.974    
  -------------------------------------------------------------------
                         slack                                 -5.710    

Slack (VIOLATED) :        -5.643ns  (required time - arrival time)
  Source:                 display/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.775ns  (logic 9.988ns (67.602%)  route 4.787ns (32.398%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.719    -0.821    display/clk_out1
    SLICE_X79Y90         FDRE                                         r  display/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/curr_x_reg[1]/Q
                         net (fo=17, routed)          0.470     0.105    display/curr_x[1]
    SLICE_X80Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.229 r  display/draw_r3__2_i_13/O
                         net (fo=1, routed)           0.000     0.229    display/draw_r3__2_i_13_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.762 r  display/draw_r3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.762    display/draw_r3__2_i_3_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.879 r  display/draw_r3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.879    display/draw_r3__2_i_2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.194 r  display/draw_r3__2_i_1/O[3]
                         net (fo=54, routed)          0.780     1.975    draw_mod/curr_x_reg[10][11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.194 r  draw_mod/draw_r3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.196    draw_mod/draw_r3__3_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.714 r  draw_mod/draw_r3__4/P[3]
                         net (fo=2, routed)           0.811     8.525    draw_mod/draw_r3__4_n_102
    SLICE_X78Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.075 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.075    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.390 r  draw_mod/R_pix_r_reg[3]_i_152/O[3]
                         net (fo=2, routed)           0.842    10.232    draw_mod_n_76
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.307    10.539 r  R_pix_r[3]_i_153/O
                         net (fo=1, routed)           0.000    10.539    draw_mod/draw_r3__4_2[3]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.940 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.940    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 r  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.694    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.997 r  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.309    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.433 r  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.752    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.876 f  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.179    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.303 f  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.527    13.830    display/R_pix_r[3]_i_2_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124    13.954 r  display/R_pix_g[0]_i_1/O
                         net (fo=1, routed)           0.000    13.954    display/tmpG[0]
    SLICE_X80Y100        FDRE                                         r  display/R_pix_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.588     7.960    display/clk_out1
    SLICE_X80Y100        FDRE                                         r  display/R_pix_g_reg[0]/C
                         clock pessimism              0.480     8.440    
                         clock uncertainty           -0.208     8.232    
    SLICE_X80Y100        FDRE (Setup_fdre_C_D)        0.079     8.311    display/R_pix_g_reg[0]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                         -13.954    
  -------------------------------------------------------------------
                         slack                                 -5.643    

Slack (VIOLATED) :        -5.633ns  (required time - arrival time)
  Source:                 display/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.765ns  (logic 9.988ns (67.648%)  route 4.777ns (32.352%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.719    -0.821    display/clk_out1
    SLICE_X79Y90         FDRE                                         r  display/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/curr_x_reg[1]/Q
                         net (fo=17, routed)          0.470     0.105    display/curr_x[1]
    SLICE_X80Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.229 r  display/draw_r3__2_i_13/O
                         net (fo=1, routed)           0.000     0.229    display/draw_r3__2_i_13_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.762 r  display/draw_r3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.762    display/draw_r3__2_i_3_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.879 r  display/draw_r3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.879    display/draw_r3__2_i_2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.194 r  display/draw_r3__2_i_1/O[3]
                         net (fo=54, routed)          0.780     1.975    draw_mod/curr_x_reg[10][11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.194 r  draw_mod/draw_r3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.196    draw_mod/draw_r3__3_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.714 r  draw_mod/draw_r3__4/P[3]
                         net (fo=2, routed)           0.811     8.525    draw_mod/draw_r3__4_n_102
    SLICE_X78Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.075 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.075    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.390 r  draw_mod/R_pix_r_reg[3]_i_152/O[3]
                         net (fo=2, routed)           0.842    10.232    draw_mod_n_76
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.307    10.539 r  R_pix_r[3]_i_153/O
                         net (fo=1, routed)           0.000    10.539    draw_mod/draw_r3__4_2[3]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.940 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.940    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 r  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.694    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.997 r  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.309    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.433 r  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.752    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.876 f  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.179    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.303 f  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.517    13.820    display/R_pix_r[3]_i_2_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I2_O)        0.124    13.944 r  display/R_pix_r[2]_i_1/O
                         net (fo=1, routed)           0.000    13.944    display/R_pix_r[2]_i_1_n_0
    SLICE_X80Y100        FDRE                                         r  display/R_pix_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.588     7.960    display/clk_out1
    SLICE_X80Y100        FDRE                                         r  display/R_pix_r_reg[2]/C
                         clock pessimism              0.480     8.440    
                         clock uncertainty           -0.208     8.232    
    SLICE_X80Y100        FDRE (Setup_fdre_C_D)        0.079     8.311    display/R_pix_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                         -13.944    
  -------------------------------------------------------------------
                         slack                                 -5.633    

Slack (VIOLATED) :        -5.621ns  (required time - arrival time)
  Source:                 display/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.747ns  (logic 9.988ns (67.727%)  route 4.759ns (32.273%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.957 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.719    -0.821    display/clk_out1
    SLICE_X79Y90         FDRE                                         r  display/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/curr_x_reg[1]/Q
                         net (fo=17, routed)          0.470     0.105    display/curr_x[1]
    SLICE_X80Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.229 r  display/draw_r3__2_i_13/O
                         net (fo=1, routed)           0.000     0.229    display/draw_r3__2_i_13_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.762 r  display/draw_r3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.762    display/draw_r3__2_i_3_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.879 r  display/draw_r3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.879    display/draw_r3__2_i_2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.194 r  display/draw_r3__2_i_1/O[3]
                         net (fo=54, routed)          0.780     1.975    draw_mod/curr_x_reg[10][11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.194 r  draw_mod/draw_r3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.196    draw_mod/draw_r3__3_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.714 r  draw_mod/draw_r3__4/P[3]
                         net (fo=2, routed)           0.811     8.525    draw_mod/draw_r3__4_n_102
    SLICE_X78Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.075 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.075    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.390 r  draw_mod/R_pix_r_reg[3]_i_152/O[3]
                         net (fo=2, routed)           0.842    10.232    draw_mod_n_76
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.307    10.539 r  R_pix_r[3]_i_153/O
                         net (fo=1, routed)           0.000    10.539    draw_mod/draw_r3__4_2[3]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.940 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.940    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 f  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.694    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.997 f  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.309    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.433 f  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.752    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.876 r  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.179    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.303 r  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.500    13.803    display/R_pix_r[3]_i_2_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I2_O)        0.124    13.927 r  display/R_pix_g[3]_i_1/O
                         net (fo=1, routed)           0.000    13.927    display/tmpG[3]
    SLICE_X78Y100        FDRE                                         r  display/R_pix_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.585     7.957    display/clk_out1
    SLICE_X78Y100        FDRE                                         r  display/R_pix_g_reg[3]/C
                         clock pessimism              0.480     8.437    
                         clock uncertainty           -0.208     8.229    
    SLICE_X78Y100        FDRE (Setup_fdre_C_D)        0.077     8.306    display/R_pix_g_reg[3]
  -------------------------------------------------------------------
                         required time                          8.306    
                         arrival time                         -13.927    
  -------------------------------------------------------------------
                         slack                                 -5.621    

Slack (VIOLATED) :        -5.606ns  (required time - arrival time)
  Source:                 display/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.773ns  (logic 10.014ns (67.784%)  route 4.759ns (32.216%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.957 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.719    -0.821    display/clk_out1
    SLICE_X79Y90         FDRE                                         r  display/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/curr_x_reg[1]/Q
                         net (fo=17, routed)          0.470     0.105    display/curr_x[1]
    SLICE_X80Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.229 r  display/draw_r3__2_i_13/O
                         net (fo=1, routed)           0.000     0.229    display/draw_r3__2_i_13_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.762 r  display/draw_r3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.762    display/draw_r3__2_i_3_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.879 r  display/draw_r3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.879    display/draw_r3__2_i_2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.194 r  display/draw_r3__2_i_1/O[3]
                         net (fo=54, routed)          0.780     1.975    draw_mod/curr_x_reg[10][11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.194 r  draw_mod/draw_r3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.196    draw_mod/draw_r3__3_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.714 r  draw_mod/draw_r3__4/P[3]
                         net (fo=2, routed)           0.811     8.525    draw_mod/draw_r3__4_n_102
    SLICE_X78Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.075 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.075    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.390 r  draw_mod/R_pix_r_reg[3]_i_152/O[3]
                         net (fo=2, routed)           0.842    10.232    draw_mod_n_76
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.307    10.539 r  R_pix_r[3]_i_153/O
                         net (fo=1, routed)           0.000    10.539    draw_mod/draw_r3__4_2[3]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.940 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.940    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 f  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.694    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.997 f  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.309    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.433 f  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.752    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.876 r  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.179    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.303 r  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.500    13.803    display/R_pix_r[3]_i_2_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.150    13.953 r  display/R_pix_b[1]_i_1/O
                         net (fo=1, routed)           0.000    13.953    display/tmpB[1]
    SLICE_X78Y100        FDRE                                         r  display/R_pix_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.585     7.957    display/clk_out1
    SLICE_X78Y100        FDRE                                         r  display/R_pix_b_reg[1]/C
                         clock pessimism              0.480     8.437    
                         clock uncertainty           -0.208     8.229    
    SLICE_X78Y100        FDRE (Setup_fdre_C_D)        0.118     8.347    display/R_pix_b_reg[1]
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                         -13.953    
  -------------------------------------------------------------------
                         slack                                 -5.606    

Slack (VIOLATED) :        -5.604ns  (required time - arrival time)
  Source:                 display/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.737ns  (logic 9.988ns (67.775%)  route 4.749ns (32.225%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.719    -0.821    display/clk_out1
    SLICE_X79Y90         FDRE                                         r  display/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/curr_x_reg[1]/Q
                         net (fo=17, routed)          0.470     0.105    display/curr_x[1]
    SLICE_X80Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.229 r  display/draw_r3__2_i_13/O
                         net (fo=1, routed)           0.000     0.229    display/draw_r3__2_i_13_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.762 r  display/draw_r3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.762    display/draw_r3__2_i_3_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.879 r  display/draw_r3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.879    display/draw_r3__2_i_2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.194 r  display/draw_r3__2_i_1/O[3]
                         net (fo=54, routed)          0.780     1.975    draw_mod/curr_x_reg[10][11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.194 r  draw_mod/draw_r3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.196    draw_mod/draw_r3__3_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.714 r  draw_mod/draw_r3__4/P[3]
                         net (fo=2, routed)           0.811     8.525    draw_mod/draw_r3__4_n_102
    SLICE_X78Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.075 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.075    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.390 r  draw_mod/R_pix_r_reg[3]_i_152/O[3]
                         net (fo=2, routed)           0.842    10.232    draw_mod_n_76
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.307    10.539 r  R_pix_r[3]_i_153/O
                         net (fo=1, routed)           0.000    10.539    draw_mod/draw_r3__4_2[3]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.940 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.940    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 r  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.694    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.997 r  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.309    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.433 r  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.752    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.876 f  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.179    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.303 f  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.490    13.792    display/R_pix_r[3]_i_2_n_0
    SLICE_X80Y100        LUT4 (Prop_lut4_I0_O)        0.124    13.916 r  display/R_pix_g[2]_i_1/O
                         net (fo=1, routed)           0.000    13.916    display/tmpG[2]
    SLICE_X80Y100        FDRE                                         r  display/R_pix_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.588     7.960    display/clk_out1
    SLICE_X80Y100        FDRE                                         r  display/R_pix_g_reg[2]/C
                         clock pessimism              0.480     8.440    
                         clock uncertainty           -0.208     8.232    
    SLICE_X80Y100        FDRE (Setup_fdre_C_D)        0.081     8.313    display/R_pix_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                         -13.916    
  -------------------------------------------------------------------
                         slack                                 -5.604    

Slack (VIOLATED) :        -5.590ns  (required time - arrival time)
  Source:                 display/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.720ns  (logic 9.988ns (67.851%)  route 4.732ns (32.149%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.957 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.719    -0.821    display/clk_out1
    SLICE_X79Y90         FDRE                                         r  display/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/curr_x_reg[1]/Q
                         net (fo=17, routed)          0.470     0.105    display/curr_x[1]
    SLICE_X80Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.229 r  display/draw_r3__2_i_13/O
                         net (fo=1, routed)           0.000     0.229    display/draw_r3__2_i_13_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.762 r  display/draw_r3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.762    display/draw_r3__2_i_3_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.879 r  display/draw_r3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.879    display/draw_r3__2_i_2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.194 r  display/draw_r3__2_i_1/O[3]
                         net (fo=54, routed)          0.780     1.975    draw_mod/curr_x_reg[10][11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.194 r  draw_mod/draw_r3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.196    draw_mod/draw_r3__3_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.714 r  draw_mod/draw_r3__4/P[3]
                         net (fo=2, routed)           0.811     8.525    draw_mod/draw_r3__4_n_102
    SLICE_X78Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.075 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.075    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.390 r  draw_mod/R_pix_r_reg[3]_i_152/O[3]
                         net (fo=2, routed)           0.842    10.232    draw_mod_n_76
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.307    10.539 r  R_pix_r[3]_i_153/O
                         net (fo=1, routed)           0.000    10.539    draw_mod/draw_r3__4_2[3]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.940 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.940    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 f  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.694    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.997 f  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.309    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.433 f  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.752    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.876 r  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.179    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.303 r  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.473    13.776    display/R_pix_r[3]_i_2_n_0
    SLICE_X78Y101        LUT5 (Prop_lut5_I2_O)        0.124    13.900 r  display/R_pix_r[1]_i_1/O
                         net (fo=1, routed)           0.000    13.900    display/tmpR[1]
    SLICE_X78Y101        FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.585     7.957    display/clk_out1
    SLICE_X78Y101        FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.480     8.437    
                         clock uncertainty           -0.208     8.229    
    SLICE_X78Y101        FDRE (Setup_fdre_C_D)        0.081     8.310    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.310    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 -5.590    

Slack (VIOLATED) :        -5.466ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.584ns  (logic 10.179ns (69.795%)  route 4.405ns (30.205%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 7.976 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.702    -0.838    display/clk_out1
    SLICE_X77Y100        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  display/curr_y_reg[0]/Q
                         net (fo=16, routed)          0.605     0.223    display/curr_y[0]
    SLICE_X76Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.773 r  display/draw_r3_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.773    display/draw_r3_i_3_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.890 r  display/draw_r3_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.890    display/draw_r3_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.129 r  display/draw_r3_i_1/O[2]
                         net (fo=58, routed)          0.745     1.874    draw_mod/A[10]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213     6.087 r  draw_mod/draw_r3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.089    draw_mod/draw_r3__0_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.607 r  draw_mod/draw_r3__1/P[0]
                         net (fo=2, routed)           0.642     8.249    draw_mod/draw_r3__1_n_105
    SLICE_X78Y104        LUT2 (Prop_lut2_I0_O)        0.124     8.373 r  draw_mod/R_pix_r[3]_i_224/O
                         net (fo=1, routed)           0.000     8.373    draw_mod/R_pix_r[3]_i_224_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.906 r  draw_mod/R_pix_r_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000     8.906    draw_mod/R_pix_r_reg[3]_i_166_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.023 r  draw_mod/R_pix_r_reg[3]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.023    draw_mod/R_pix_r_reg[3]_i_161_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.346 r  draw_mod/R_pix_r_reg[3]_i_217/O[1]
                         net (fo=1, routed)           0.693    10.039    draw_mod_n_62
    SLICE_X79Y102        LUT2 (Prop_lut2_I1_O)        0.306    10.345 r  R_pix_r[3]_i_155/O
                         net (fo=1, routed)           0.000    10.345    draw_mod/draw_r3__4_2[1]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.895 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.895    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.229 f  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.649    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.952 f  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.264    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.388 f  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.707    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.831 r  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.134    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.258 r  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.364    13.622    display/R_pix_r[3]_i_2_n_0
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.124    13.746 r  display/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000    13.746    display/tmpR[3]
    SLICE_X81Y99         FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.604     7.976    display/clk_out1
    SLICE_X81Y99         FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.480     8.457    
                         clock uncertainty           -0.208     8.248    
    SLICE_X81Y99         FDRE (Setup_fdre_C_D)        0.032     8.280    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                         -13.746    
  -------------------------------------------------------------------
                         slack                                 -5.466    

Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 display/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 0.890ns (17.076%)  route 4.322ns (82.924%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 7.954 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.718    -0.822    display/clk_out1
    SLICE_X76Y98         FDRE                                         r  display/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.304 f  display/vcount_reg[4]/Q
                         net (fo=13, routed)          1.912     1.608    display/vcount_reg_n_0_[4]
    SLICE_X75Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.732 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.263     1.995    display/curr_x[10]_i_6_n_0
    SLICE_X75Y94         LUT6 (Prop_lut6_I5_O)        0.124     2.119 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.795     2.914    display/curr_x[10]_i_4_n_0
    SLICE_X76Y94         LUT6 (Prop_lut6_I4_O)        0.124     3.038 r  display/curr_x[10]_i_1/O
                         net (fo=29, routed)          1.352     4.390    display/pix_r1
    SLICE_X77Y100        FDRE                                         r  display/curr_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.582     7.954    display/clk_out1
    SLICE_X77Y100        FDRE                                         r  display/curr_y_reg[0]/C
                         clock pessimism              0.480     8.434    
                         clock uncertainty           -0.208     8.226    
    SLICE_X77Y100        FDRE (Setup_fdre_C_CE)      -0.205     8.021    display/curr_y_reg[0]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -4.390    
  -------------------------------------------------------------------
                         slack                                  3.630    

Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 display/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 0.890ns (17.076%)  route 4.322ns (82.924%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 7.954 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.718    -0.822    display/clk_out1
    SLICE_X76Y98         FDRE                                         r  display/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.304 f  display/vcount_reg[4]/Q
                         net (fo=13, routed)          1.912     1.608    display/vcount_reg_n_0_[4]
    SLICE_X75Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.732 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.263     1.995    display/curr_x[10]_i_6_n_0
    SLICE_X75Y94         LUT6 (Prop_lut6_I5_O)        0.124     2.119 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.795     2.914    display/curr_x[10]_i_4_n_0
    SLICE_X76Y94         LUT6 (Prop_lut6_I4_O)        0.124     3.038 r  display/curr_x[10]_i_1/O
                         net (fo=29, routed)          1.352     4.390    display/pix_r1
    SLICE_X77Y100        FDRE                                         r  display/curr_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.582     7.954    display/clk_out1
    SLICE_X77Y100        FDRE                                         r  display/curr_y_reg[2]/C
                         clock pessimism              0.480     8.434    
                         clock uncertainty           -0.208     8.226    
    SLICE_X77Y100        FDRE (Setup_fdre_C_CE)      -0.205     8.021    display/curr_y_reg[2]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -4.390    
  -------------------------------------------------------------------
                         slack                                  3.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.669%)  route 0.147ns (41.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.598    -0.566    display/clk_out1
    SLICE_X76Y98         FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  display/vcount_reg[3]/Q
                         net (fo=14, routed)          0.147    -0.255    display/vcount_reg_n_0_[3]
    SLICE_X77Y98         LUT6 (Prop_lut6_I2_O)        0.045    -0.210 r  display/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    display/vcount[5]_i_1_n_0
    SLICE_X77Y98         FDRE                                         r  display/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.871    -0.802    display/clk_out1
    SLICE_X77Y98         FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X77Y98         FDRE (Hold_fdre_C_D)         0.092    -0.461    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.179    -0.248    display/hcount_reg_n_0_[2]
    SLICE_X77Y90         LUT4 (Prop_lut4_I0_O)        0.042    -0.206 r  display/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    display/hcount[3]_i_1_n_0
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.869    -0.804    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[3]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X77Y90         FDRE (Hold_fdre_C_D)         0.107    -0.461    display/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.597    -0.567    display/clk_out1
    SLICE_X77Y95         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  display/vcount_reg[0]/Q
                         net (fo=17, routed)          0.180    -0.246    display/vcount_reg_n_0_[0]
    SLICE_X77Y95         LUT2 (Prop_lut2_I1_O)        0.042    -0.204 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    display/vcount[0]_i_1_n_0
    SLICE_X77Y95         FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.870    -0.803    display/clk_out1
    SLICE_X77Y95         FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X77Y95         FDRE (Hold_fdre_C_D)         0.105    -0.462    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.179    -0.248    display/hcount_reg_n_0_[2]
    SLICE_X77Y90         LUT3 (Prop_lut3_I2_O)        0.045    -0.203 r  display/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    display/hcount[2]_i_1_n_0
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.869    -0.804    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[2]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X77Y90         FDRE (Hold_fdre_C_D)         0.091    -0.477    display/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X76Y90         FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.218    display/hcount_reg_n_0_[0]
    SLICE_X76Y90         LUT1 (Prop_lut1_I0_O)        0.045    -0.173 r  display/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    display/hcount[0]
    SLICE_X76Y90         FDRE                                         r  display/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.869    -0.804    display/clk_out1
    SLICE_X76Y90         FDRE                                         r  display/hcount_reg[0]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X76Y90         FDRE (Hold_fdre_C_D)         0.120    -0.448    display/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.181    -0.246    display/hcount_reg_n_0_[2]
    SLICE_X77Y90         LUT5 (Prop_lut5_I3_O)        0.045    -0.201 r  display/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    display/hcount[4]_i_1_n_0
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.869    -0.804    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[4]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X77Y90         FDRE (Hold_fdre_C_D)         0.092    -0.476    display/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.597    -0.567    display/clk_out1
    SLICE_X76Y93         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.200    -0.204    display/hcount_reg_n_0_[8]
    SLICE_X76Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.159 r  display/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.159    display/data0[10]
    SLICE_X76Y93         FDRE                                         r  display/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.870    -0.803    display/clk_out1
    SLICE_X76Y93         FDRE                                         r  display/hcount_reg[10]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X76Y93         FDRE (Hold_fdre_C_D)         0.121    -0.446    display/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 display/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.193%)  route 0.225ns (51.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.597    -0.567    display/clk_out1
    SLICE_X76Y93         FDRE                                         r  display/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  display/hcount_reg[7]/Q
                         net (fo=12, routed)          0.225    -0.179    display/hcount_reg_n_0_[7]
    SLICE_X81Y93         LUT2 (Prop_lut2_I0_O)        0.045    -0.134 r  display/curr_x[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    display/curr_x0[8]
    SLICE_X81Y93         FDRE                                         r  display/curr_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.874    -0.799    display/clk_out1
    SLICE_X81Y93         FDRE                                         r  display/curr_x_reg[8]/C
                         clock pessimism              0.275    -0.524    
    SLICE_X81Y93         FDRE (Hold_fdre_C_D)         0.092    -0.432    display/curr_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 display/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.642%)  route 0.240ns (56.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[4]/Q
                         net (fo=11, routed)          0.240    -0.187    display/hcount_reg_n_0_[4]
    SLICE_X77Y91         LUT6 (Prop_lut6_I4_O)        0.045    -0.142 r  display/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    display/data0[5]
    SLICE_X77Y91         FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.869    -0.804    display/clk_out1
    SLICE_X77Y91         FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X77Y91         FDRE (Hold_fdre_C_D)         0.091    -0.461    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 display/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.439%)  route 0.242ns (56.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[4]/Q
                         net (fo=11, routed)          0.242    -0.185    display/hcount_reg_n_0_[4]
    SLICE_X77Y91         LUT4 (Prop_lut4_I2_O)        0.045    -0.140 r  display/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    display/data0[6]
    SLICE_X77Y91         FDRE                                         r  display/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.869    -0.804    display/clk_out1
    SLICE_X77Y91         FDRE                                         r  display/hcount_reg[6]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X77Y91         FDRE (Hold_fdre_C_D)         0.092    -0.460    display/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y16   disp_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X78Y100    display/R_pix_b_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X80Y100    display/R_pix_g_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X80Y100    display/R_pix_g_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X78Y100    display/R_pix_g_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X81Y100    display/R_pix_r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X78Y101    display/R_pix_r_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X80Y100    display/R_pix_r_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X81Y99     display/R_pix_r_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X79Y91     display/curr_x_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X76Y90     display/hcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X77Y90     display/hcount_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X77Y90     display/hcount_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X77Y90     display/hcount_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X77Y90     display/hcount_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X77Y91     display/hcount_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X77Y91     display/hcount_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X78Y100    display/R_pix_b_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X80Y100    display/R_pix_g_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X76Y98     display/vcount_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X76Y98     display/vcount_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X76Y98     display/vcount_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X77Y98     display/vcount_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X77Y97     display/vcount_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X75Y97     display/vcount_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X77Y97     display/vcount_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X78Y100    display/R_pix_b_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X78Y100    display/R_pix_b_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X80Y100    display/R_pix_g_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   disp_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            8  Failing Endpoints,  Worst Slack       -5.708ns,  Total Violation      -44.857ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.708ns  (required time - arrival time)
  Source:                 display/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.795ns  (logic 9.988ns (67.512%)  route 4.807ns (32.488%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.719    -0.821    display/clk_out1
    SLICE_X79Y90         FDRE                                         r  display/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/curr_x_reg[1]/Q
                         net (fo=17, routed)          0.470     0.105    display/curr_x[1]
    SLICE_X80Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.229 r  display/draw_r3__2_i_13/O
                         net (fo=1, routed)           0.000     0.229    display/draw_r3__2_i_13_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.762 r  display/draw_r3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.762    display/draw_r3__2_i_3_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.879 r  display/draw_r3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.879    display/draw_r3__2_i_2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.194 r  display/draw_r3__2_i_1/O[3]
                         net (fo=54, routed)          0.780     1.975    draw_mod/curr_x_reg[10][11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.194 r  draw_mod/draw_r3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.196    draw_mod/draw_r3__3_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.714 r  draw_mod/draw_r3__4/P[3]
                         net (fo=2, routed)           0.811     8.525    draw_mod/draw_r3__4_n_102
    SLICE_X78Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.075 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.075    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.390 r  draw_mod/R_pix_r_reg[3]_i_152/O[3]
                         net (fo=2, routed)           0.842    10.232    draw_mod_n_76
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.307    10.539 r  R_pix_r[3]_i_153/O
                         net (fo=1, routed)           0.000    10.539    draw_mod/draw_r3__4_2[3]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.940 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.940    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 r  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.694    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.997 r  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.309    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.433 r  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.752    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.876 f  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.179    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.303 f  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.547    13.850    display/R_pix_r[3]_i_2_n_0
    SLICE_X81Y100        LUT5 (Prop_lut5_I0_O)        0.124    13.974 r  display/R_pix_r[0]_i_1/O
                         net (fo=1, routed)           0.000    13.974    display/tmpR[0]
    SLICE_X81Y100        FDRE                                         r  display/R_pix_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.588     7.960    display/clk_out1
    SLICE_X81Y100        FDRE                                         r  display/R_pix_r_reg[0]/C
                         clock pessimism              0.480     8.440    
                         clock uncertainty           -0.206     8.234    
    SLICE_X81Y100        FDRE (Setup_fdre_C_D)        0.032     8.266    display/R_pix_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                         -13.974    
  -------------------------------------------------------------------
                         slack                                 -5.708    

Slack (VIOLATED) :        -5.641ns  (required time - arrival time)
  Source:                 display/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.775ns  (logic 9.988ns (67.602%)  route 4.787ns (32.398%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.719    -0.821    display/clk_out1
    SLICE_X79Y90         FDRE                                         r  display/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/curr_x_reg[1]/Q
                         net (fo=17, routed)          0.470     0.105    display/curr_x[1]
    SLICE_X80Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.229 r  display/draw_r3__2_i_13/O
                         net (fo=1, routed)           0.000     0.229    display/draw_r3__2_i_13_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.762 r  display/draw_r3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.762    display/draw_r3__2_i_3_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.879 r  display/draw_r3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.879    display/draw_r3__2_i_2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.194 r  display/draw_r3__2_i_1/O[3]
                         net (fo=54, routed)          0.780     1.975    draw_mod/curr_x_reg[10][11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.194 r  draw_mod/draw_r3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.196    draw_mod/draw_r3__3_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.714 r  draw_mod/draw_r3__4/P[3]
                         net (fo=2, routed)           0.811     8.525    draw_mod/draw_r3__4_n_102
    SLICE_X78Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.075 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.075    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.390 r  draw_mod/R_pix_r_reg[3]_i_152/O[3]
                         net (fo=2, routed)           0.842    10.232    draw_mod_n_76
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.307    10.539 r  R_pix_r[3]_i_153/O
                         net (fo=1, routed)           0.000    10.539    draw_mod/draw_r3__4_2[3]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.940 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.940    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 r  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.694    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.997 r  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.309    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.433 r  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.752    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.876 f  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.179    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.303 f  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.527    13.830    display/R_pix_r[3]_i_2_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124    13.954 r  display/R_pix_g[0]_i_1/O
                         net (fo=1, routed)           0.000    13.954    display/tmpG[0]
    SLICE_X80Y100        FDRE                                         r  display/R_pix_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.588     7.960    display/clk_out1
    SLICE_X80Y100        FDRE                                         r  display/R_pix_g_reg[0]/C
                         clock pessimism              0.480     8.440    
                         clock uncertainty           -0.206     8.234    
    SLICE_X80Y100        FDRE (Setup_fdre_C_D)        0.079     8.313    display/R_pix_g_reg[0]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                         -13.954    
  -------------------------------------------------------------------
                         slack                                 -5.641    

Slack (VIOLATED) :        -5.631ns  (required time - arrival time)
  Source:                 display/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.765ns  (logic 9.988ns (67.648%)  route 4.777ns (32.352%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.719    -0.821    display/clk_out1
    SLICE_X79Y90         FDRE                                         r  display/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/curr_x_reg[1]/Q
                         net (fo=17, routed)          0.470     0.105    display/curr_x[1]
    SLICE_X80Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.229 r  display/draw_r3__2_i_13/O
                         net (fo=1, routed)           0.000     0.229    display/draw_r3__2_i_13_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.762 r  display/draw_r3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.762    display/draw_r3__2_i_3_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.879 r  display/draw_r3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.879    display/draw_r3__2_i_2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.194 r  display/draw_r3__2_i_1/O[3]
                         net (fo=54, routed)          0.780     1.975    draw_mod/curr_x_reg[10][11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.194 r  draw_mod/draw_r3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.196    draw_mod/draw_r3__3_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.714 r  draw_mod/draw_r3__4/P[3]
                         net (fo=2, routed)           0.811     8.525    draw_mod/draw_r3__4_n_102
    SLICE_X78Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.075 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.075    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.390 r  draw_mod/R_pix_r_reg[3]_i_152/O[3]
                         net (fo=2, routed)           0.842    10.232    draw_mod_n_76
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.307    10.539 r  R_pix_r[3]_i_153/O
                         net (fo=1, routed)           0.000    10.539    draw_mod/draw_r3__4_2[3]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.940 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.940    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 r  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.694    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.997 r  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.309    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.433 r  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.752    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.876 f  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.179    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.303 f  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.517    13.820    display/R_pix_r[3]_i_2_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I2_O)        0.124    13.944 r  display/R_pix_r[2]_i_1/O
                         net (fo=1, routed)           0.000    13.944    display/R_pix_r[2]_i_1_n_0
    SLICE_X80Y100        FDRE                                         r  display/R_pix_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.588     7.960    display/clk_out1
    SLICE_X80Y100        FDRE                                         r  display/R_pix_r_reg[2]/C
                         clock pessimism              0.480     8.440    
                         clock uncertainty           -0.206     8.234    
    SLICE_X80Y100        FDRE (Setup_fdre_C_D)        0.079     8.313    display/R_pix_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                         -13.944    
  -------------------------------------------------------------------
                         slack                                 -5.631    

Slack (VIOLATED) :        -5.619ns  (required time - arrival time)
  Source:                 display/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.747ns  (logic 9.988ns (67.727%)  route 4.759ns (32.273%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.957 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.719    -0.821    display/clk_out1
    SLICE_X79Y90         FDRE                                         r  display/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/curr_x_reg[1]/Q
                         net (fo=17, routed)          0.470     0.105    display/curr_x[1]
    SLICE_X80Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.229 r  display/draw_r3__2_i_13/O
                         net (fo=1, routed)           0.000     0.229    display/draw_r3__2_i_13_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.762 r  display/draw_r3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.762    display/draw_r3__2_i_3_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.879 r  display/draw_r3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.879    display/draw_r3__2_i_2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.194 r  display/draw_r3__2_i_1/O[3]
                         net (fo=54, routed)          0.780     1.975    draw_mod/curr_x_reg[10][11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.194 r  draw_mod/draw_r3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.196    draw_mod/draw_r3__3_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.714 r  draw_mod/draw_r3__4/P[3]
                         net (fo=2, routed)           0.811     8.525    draw_mod/draw_r3__4_n_102
    SLICE_X78Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.075 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.075    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.390 r  draw_mod/R_pix_r_reg[3]_i_152/O[3]
                         net (fo=2, routed)           0.842    10.232    draw_mod_n_76
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.307    10.539 r  R_pix_r[3]_i_153/O
                         net (fo=1, routed)           0.000    10.539    draw_mod/draw_r3__4_2[3]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.940 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.940    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 f  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.694    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.997 f  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.309    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.433 f  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.752    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.876 r  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.179    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.303 r  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.500    13.803    display/R_pix_r[3]_i_2_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I2_O)        0.124    13.927 r  display/R_pix_g[3]_i_1/O
                         net (fo=1, routed)           0.000    13.927    display/tmpG[3]
    SLICE_X78Y100        FDRE                                         r  display/R_pix_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.585     7.957    display/clk_out1
    SLICE_X78Y100        FDRE                                         r  display/R_pix_g_reg[3]/C
                         clock pessimism              0.480     8.437    
                         clock uncertainty           -0.206     8.231    
    SLICE_X78Y100        FDRE (Setup_fdre_C_D)        0.077     8.308    display/R_pix_g_reg[3]
  -------------------------------------------------------------------
                         required time                          8.308    
                         arrival time                         -13.927    
  -------------------------------------------------------------------
                         slack                                 -5.619    

Slack (VIOLATED) :        -5.604ns  (required time - arrival time)
  Source:                 display/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.773ns  (logic 10.014ns (67.784%)  route 4.759ns (32.216%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.957 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.719    -0.821    display/clk_out1
    SLICE_X79Y90         FDRE                                         r  display/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/curr_x_reg[1]/Q
                         net (fo=17, routed)          0.470     0.105    display/curr_x[1]
    SLICE_X80Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.229 r  display/draw_r3__2_i_13/O
                         net (fo=1, routed)           0.000     0.229    display/draw_r3__2_i_13_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.762 r  display/draw_r3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.762    display/draw_r3__2_i_3_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.879 r  display/draw_r3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.879    display/draw_r3__2_i_2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.194 r  display/draw_r3__2_i_1/O[3]
                         net (fo=54, routed)          0.780     1.975    draw_mod/curr_x_reg[10][11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.194 r  draw_mod/draw_r3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.196    draw_mod/draw_r3__3_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.714 r  draw_mod/draw_r3__4/P[3]
                         net (fo=2, routed)           0.811     8.525    draw_mod/draw_r3__4_n_102
    SLICE_X78Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.075 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.075    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.390 r  draw_mod/R_pix_r_reg[3]_i_152/O[3]
                         net (fo=2, routed)           0.842    10.232    draw_mod_n_76
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.307    10.539 r  R_pix_r[3]_i_153/O
                         net (fo=1, routed)           0.000    10.539    draw_mod/draw_r3__4_2[3]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.940 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.940    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 f  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.694    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.997 f  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.309    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.433 f  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.752    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.876 r  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.179    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.303 r  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.500    13.803    display/R_pix_r[3]_i_2_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.150    13.953 r  display/R_pix_b[1]_i_1/O
                         net (fo=1, routed)           0.000    13.953    display/tmpB[1]
    SLICE_X78Y100        FDRE                                         r  display/R_pix_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.585     7.957    display/clk_out1
    SLICE_X78Y100        FDRE                                         r  display/R_pix_b_reg[1]/C
                         clock pessimism              0.480     8.437    
                         clock uncertainty           -0.206     8.231    
    SLICE_X78Y100        FDRE (Setup_fdre_C_D)        0.118     8.349    display/R_pix_b_reg[1]
  -------------------------------------------------------------------
                         required time                          8.349    
                         arrival time                         -13.953    
  -------------------------------------------------------------------
                         slack                                 -5.604    

Slack (VIOLATED) :        -5.602ns  (required time - arrival time)
  Source:                 display/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.737ns  (logic 9.988ns (67.775%)  route 4.749ns (32.225%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.719    -0.821    display/clk_out1
    SLICE_X79Y90         FDRE                                         r  display/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/curr_x_reg[1]/Q
                         net (fo=17, routed)          0.470     0.105    display/curr_x[1]
    SLICE_X80Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.229 r  display/draw_r3__2_i_13/O
                         net (fo=1, routed)           0.000     0.229    display/draw_r3__2_i_13_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.762 r  display/draw_r3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.762    display/draw_r3__2_i_3_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.879 r  display/draw_r3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.879    display/draw_r3__2_i_2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.194 r  display/draw_r3__2_i_1/O[3]
                         net (fo=54, routed)          0.780     1.975    draw_mod/curr_x_reg[10][11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.194 r  draw_mod/draw_r3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.196    draw_mod/draw_r3__3_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.714 r  draw_mod/draw_r3__4/P[3]
                         net (fo=2, routed)           0.811     8.525    draw_mod/draw_r3__4_n_102
    SLICE_X78Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.075 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.075    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.390 r  draw_mod/R_pix_r_reg[3]_i_152/O[3]
                         net (fo=2, routed)           0.842    10.232    draw_mod_n_76
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.307    10.539 r  R_pix_r[3]_i_153/O
                         net (fo=1, routed)           0.000    10.539    draw_mod/draw_r3__4_2[3]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.940 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.940    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 r  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.694    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.997 r  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.309    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.433 r  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.752    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.876 f  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.179    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.303 f  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.490    13.792    display/R_pix_r[3]_i_2_n_0
    SLICE_X80Y100        LUT4 (Prop_lut4_I0_O)        0.124    13.916 r  display/R_pix_g[2]_i_1/O
                         net (fo=1, routed)           0.000    13.916    display/tmpG[2]
    SLICE_X80Y100        FDRE                                         r  display/R_pix_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.588     7.960    display/clk_out1
    SLICE_X80Y100        FDRE                                         r  display/R_pix_g_reg[2]/C
                         clock pessimism              0.480     8.440    
                         clock uncertainty           -0.206     8.234    
    SLICE_X80Y100        FDRE (Setup_fdre_C_D)        0.081     8.315    display/R_pix_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.315    
                         arrival time                         -13.916    
  -------------------------------------------------------------------
                         slack                                 -5.602    

Slack (VIOLATED) :        -5.588ns  (required time - arrival time)
  Source:                 display/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.720ns  (logic 9.988ns (67.851%)  route 4.732ns (32.149%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.957 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.719    -0.821    display/clk_out1
    SLICE_X79Y90         FDRE                                         r  display/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/curr_x_reg[1]/Q
                         net (fo=17, routed)          0.470     0.105    display/curr_x[1]
    SLICE_X80Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.229 r  display/draw_r3__2_i_13/O
                         net (fo=1, routed)           0.000     0.229    display/draw_r3__2_i_13_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.762 r  display/draw_r3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.762    display/draw_r3__2_i_3_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.879 r  display/draw_r3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.879    display/draw_r3__2_i_2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.194 r  display/draw_r3__2_i_1/O[3]
                         net (fo=54, routed)          0.780     1.975    draw_mod/curr_x_reg[10][11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.194 r  draw_mod/draw_r3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.196    draw_mod/draw_r3__3_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.714 r  draw_mod/draw_r3__4/P[3]
                         net (fo=2, routed)           0.811     8.525    draw_mod/draw_r3__4_n_102
    SLICE_X78Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.075 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.075    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.390 r  draw_mod/R_pix_r_reg[3]_i_152/O[3]
                         net (fo=2, routed)           0.842    10.232    draw_mod_n_76
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.307    10.539 r  R_pix_r[3]_i_153/O
                         net (fo=1, routed)           0.000    10.539    draw_mod/draw_r3__4_2[3]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.940 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.940    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 f  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.694    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.997 f  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.309    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.433 f  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.752    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.876 r  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.179    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.303 r  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.473    13.776    display/R_pix_r[3]_i_2_n_0
    SLICE_X78Y101        LUT5 (Prop_lut5_I2_O)        0.124    13.900 r  display/R_pix_r[1]_i_1/O
                         net (fo=1, routed)           0.000    13.900    display/tmpR[1]
    SLICE_X78Y101        FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.585     7.957    display/clk_out1
    SLICE_X78Y101        FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.480     8.437    
                         clock uncertainty           -0.206     8.231    
    SLICE_X78Y101        FDRE (Setup_fdre_C_D)        0.081     8.312    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 -5.588    

Slack (VIOLATED) :        -5.464ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.584ns  (logic 10.179ns (69.795%)  route 4.405ns (30.205%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 7.976 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.702    -0.838    display/clk_out1
    SLICE_X77Y100        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  display/curr_y_reg[0]/Q
                         net (fo=16, routed)          0.605     0.223    display/curr_y[0]
    SLICE_X76Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.773 r  display/draw_r3_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.773    display/draw_r3_i_3_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.890 r  display/draw_r3_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.890    display/draw_r3_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.129 r  display/draw_r3_i_1/O[2]
                         net (fo=58, routed)          0.745     1.874    draw_mod/A[10]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213     6.087 r  draw_mod/draw_r3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.089    draw_mod/draw_r3__0_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.607 r  draw_mod/draw_r3__1/P[0]
                         net (fo=2, routed)           0.642     8.249    draw_mod/draw_r3__1_n_105
    SLICE_X78Y104        LUT2 (Prop_lut2_I0_O)        0.124     8.373 r  draw_mod/R_pix_r[3]_i_224/O
                         net (fo=1, routed)           0.000     8.373    draw_mod/R_pix_r[3]_i_224_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.906 r  draw_mod/R_pix_r_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000     8.906    draw_mod/R_pix_r_reg[3]_i_166_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.023 r  draw_mod/R_pix_r_reg[3]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.023    draw_mod/R_pix_r_reg[3]_i_161_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.346 r  draw_mod/R_pix_r_reg[3]_i_217/O[1]
                         net (fo=1, routed)           0.693    10.039    draw_mod_n_62
    SLICE_X79Y102        LUT2 (Prop_lut2_I1_O)        0.306    10.345 r  R_pix_r[3]_i_155/O
                         net (fo=1, routed)           0.000    10.345    draw_mod/draw_r3__4_2[1]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.895 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.895    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.229 f  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.649    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.952 f  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.264    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.388 f  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.707    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.831 r  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.134    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.258 r  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.364    13.622    display/R_pix_r[3]_i_2_n_0
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.124    13.746 r  display/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000    13.746    display/tmpR[3]
    SLICE_X81Y99         FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.604     7.976    display/clk_out1
    SLICE_X81Y99         FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.480     8.457    
                         clock uncertainty           -0.206     8.250    
    SLICE_X81Y99         FDRE (Setup_fdre_C_D)        0.032     8.282    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                         -13.746    
  -------------------------------------------------------------------
                         slack                                 -5.464    

Slack (MET) :             3.632ns  (required time - arrival time)
  Source:                 display/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 0.890ns (17.076%)  route 4.322ns (82.924%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 7.954 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.718    -0.822    display/clk_out1
    SLICE_X76Y98         FDRE                                         r  display/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.304 f  display/vcount_reg[4]/Q
                         net (fo=13, routed)          1.912     1.608    display/vcount_reg_n_0_[4]
    SLICE_X75Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.732 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.263     1.995    display/curr_x[10]_i_6_n_0
    SLICE_X75Y94         LUT6 (Prop_lut6_I5_O)        0.124     2.119 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.795     2.914    display/curr_x[10]_i_4_n_0
    SLICE_X76Y94         LUT6 (Prop_lut6_I4_O)        0.124     3.038 r  display/curr_x[10]_i_1/O
                         net (fo=29, routed)          1.352     4.390    display/pix_r1
    SLICE_X77Y100        FDRE                                         r  display/curr_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.582     7.954    display/clk_out1
    SLICE_X77Y100        FDRE                                         r  display/curr_y_reg[0]/C
                         clock pessimism              0.480     8.434    
                         clock uncertainty           -0.206     8.228    
    SLICE_X77Y100        FDRE (Setup_fdre_C_CE)      -0.205     8.023    display/curr_y_reg[0]
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                          -4.390    
  -------------------------------------------------------------------
                         slack                                  3.632    

Slack (MET) :             3.632ns  (required time - arrival time)
  Source:                 display/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 0.890ns (17.076%)  route 4.322ns (82.924%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 7.954 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.718    -0.822    display/clk_out1
    SLICE_X76Y98         FDRE                                         r  display/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.304 f  display/vcount_reg[4]/Q
                         net (fo=13, routed)          1.912     1.608    display/vcount_reg_n_0_[4]
    SLICE_X75Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.732 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.263     1.995    display/curr_x[10]_i_6_n_0
    SLICE_X75Y94         LUT6 (Prop_lut6_I5_O)        0.124     2.119 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.795     2.914    display/curr_x[10]_i_4_n_0
    SLICE_X76Y94         LUT6 (Prop_lut6_I4_O)        0.124     3.038 r  display/curr_x[10]_i_1/O
                         net (fo=29, routed)          1.352     4.390    display/pix_r1
    SLICE_X77Y100        FDRE                                         r  display/curr_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.582     7.954    display/clk_out1
    SLICE_X77Y100        FDRE                                         r  display/curr_y_reg[2]/C
                         clock pessimism              0.480     8.434    
                         clock uncertainty           -0.206     8.228    
    SLICE_X77Y100        FDRE (Setup_fdre_C_CE)      -0.205     8.023    display/curr_y_reg[2]
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                          -4.390    
  -------------------------------------------------------------------
                         slack                                  3.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.669%)  route 0.147ns (41.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.598    -0.566    display/clk_out1
    SLICE_X76Y98         FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  display/vcount_reg[3]/Q
                         net (fo=14, routed)          0.147    -0.255    display/vcount_reg_n_0_[3]
    SLICE_X77Y98         LUT6 (Prop_lut6_I2_O)        0.045    -0.210 r  display/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    display/vcount[5]_i_1_n_0
    SLICE_X77Y98         FDRE                                         r  display/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.871    -0.802    display/clk_out1
    SLICE_X77Y98         FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X77Y98         FDRE (Hold_fdre_C_D)         0.092    -0.461    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.179    -0.248    display/hcount_reg_n_0_[2]
    SLICE_X77Y90         LUT4 (Prop_lut4_I0_O)        0.042    -0.206 r  display/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    display/hcount[3]_i_1_n_0
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.869    -0.804    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[3]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X77Y90         FDRE (Hold_fdre_C_D)         0.107    -0.461    display/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.597    -0.567    display/clk_out1
    SLICE_X77Y95         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  display/vcount_reg[0]/Q
                         net (fo=17, routed)          0.180    -0.246    display/vcount_reg_n_0_[0]
    SLICE_X77Y95         LUT2 (Prop_lut2_I1_O)        0.042    -0.204 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    display/vcount[0]_i_1_n_0
    SLICE_X77Y95         FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.870    -0.803    display/clk_out1
    SLICE_X77Y95         FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X77Y95         FDRE (Hold_fdre_C_D)         0.105    -0.462    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.179    -0.248    display/hcount_reg_n_0_[2]
    SLICE_X77Y90         LUT3 (Prop_lut3_I2_O)        0.045    -0.203 r  display/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    display/hcount[2]_i_1_n_0
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.869    -0.804    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[2]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X77Y90         FDRE (Hold_fdre_C_D)         0.091    -0.477    display/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X76Y90         FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.218    display/hcount_reg_n_0_[0]
    SLICE_X76Y90         LUT1 (Prop_lut1_I0_O)        0.045    -0.173 r  display/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    display/hcount[0]
    SLICE_X76Y90         FDRE                                         r  display/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.869    -0.804    display/clk_out1
    SLICE_X76Y90         FDRE                                         r  display/hcount_reg[0]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X76Y90         FDRE (Hold_fdre_C_D)         0.120    -0.448    display/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.181    -0.246    display/hcount_reg_n_0_[2]
    SLICE_X77Y90         LUT5 (Prop_lut5_I3_O)        0.045    -0.201 r  display/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    display/hcount[4]_i_1_n_0
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.869    -0.804    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[4]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X77Y90         FDRE (Hold_fdre_C_D)         0.092    -0.476    display/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.597    -0.567    display/clk_out1
    SLICE_X76Y93         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.200    -0.204    display/hcount_reg_n_0_[8]
    SLICE_X76Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.159 r  display/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.159    display/data0[10]
    SLICE_X76Y93         FDRE                                         r  display/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.870    -0.803    display/clk_out1
    SLICE_X76Y93         FDRE                                         r  display/hcount_reg[10]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X76Y93         FDRE (Hold_fdre_C_D)         0.121    -0.446    display/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 display/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.193%)  route 0.225ns (51.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.597    -0.567    display/clk_out1
    SLICE_X76Y93         FDRE                                         r  display/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  display/hcount_reg[7]/Q
                         net (fo=12, routed)          0.225    -0.179    display/hcount_reg_n_0_[7]
    SLICE_X81Y93         LUT2 (Prop_lut2_I0_O)        0.045    -0.134 r  display/curr_x[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    display/curr_x0[8]
    SLICE_X81Y93         FDRE                                         r  display/curr_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.874    -0.799    display/clk_out1
    SLICE_X81Y93         FDRE                                         r  display/curr_x_reg[8]/C
                         clock pessimism              0.275    -0.524    
    SLICE_X81Y93         FDRE (Hold_fdre_C_D)         0.092    -0.432    display/curr_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 display/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.642%)  route 0.240ns (56.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[4]/Q
                         net (fo=11, routed)          0.240    -0.187    display/hcount_reg_n_0_[4]
    SLICE_X77Y91         LUT6 (Prop_lut6_I4_O)        0.045    -0.142 r  display/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    display/data0[5]
    SLICE_X77Y91         FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.869    -0.804    display/clk_out1
    SLICE_X77Y91         FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X77Y91         FDRE (Hold_fdre_C_D)         0.091    -0.461    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 display/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.439%)  route 0.242ns (56.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[4]/Q
                         net (fo=11, routed)          0.242    -0.185    display/hcount_reg_n_0_[4]
    SLICE_X77Y91         LUT4 (Prop_lut4_I2_O)        0.045    -0.140 r  display/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    display/data0[6]
    SLICE_X77Y91         FDRE                                         r  display/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.869    -0.804    display/clk_out1
    SLICE_X77Y91         FDRE                                         r  display/hcount_reg[6]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X77Y91         FDRE (Hold_fdre_C_D)         0.092    -0.460    display/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y16   disp_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X78Y100    display/R_pix_b_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X80Y100    display/R_pix_g_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X80Y100    display/R_pix_g_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X78Y100    display/R_pix_g_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X81Y100    display/R_pix_r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X78Y101    display/R_pix_r_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X80Y100    display/R_pix_r_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X81Y99     display/R_pix_r_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X79Y91     display/curr_x_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X76Y90     display/hcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X77Y90     display/hcount_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X77Y90     display/hcount_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X77Y90     display/hcount_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X77Y90     display/hcount_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X77Y91     display/hcount_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X77Y91     display/hcount_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X78Y100    display/R_pix_b_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X80Y100    display/R_pix_g_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X76Y98     display/vcount_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X76Y98     display/vcount_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X76Y98     display/vcount_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X77Y98     display/vcount_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X77Y97     display/vcount_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X75Y97     display/vcount_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X77Y97     display/vcount_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X78Y100    display/R_pix_b_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X78Y100    display/R_pix_b_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X80Y100    display/R_pix_g_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   disp_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            8  Failing Endpoints,  Worst Slack       -5.710ns,  Total Violation      -44.873ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.710ns  (required time - arrival time)
  Source:                 display/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.795ns  (logic 9.988ns (67.512%)  route 4.807ns (32.488%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.719    -0.821    display/clk_out1
    SLICE_X79Y90         FDRE                                         r  display/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/curr_x_reg[1]/Q
                         net (fo=17, routed)          0.470     0.105    display/curr_x[1]
    SLICE_X80Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.229 r  display/draw_r3__2_i_13/O
                         net (fo=1, routed)           0.000     0.229    display/draw_r3__2_i_13_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.762 r  display/draw_r3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.762    display/draw_r3__2_i_3_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.879 r  display/draw_r3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.879    display/draw_r3__2_i_2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.194 r  display/draw_r3__2_i_1/O[3]
                         net (fo=54, routed)          0.780     1.975    draw_mod/curr_x_reg[10][11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.194 r  draw_mod/draw_r3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.196    draw_mod/draw_r3__3_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.714 r  draw_mod/draw_r3__4/P[3]
                         net (fo=2, routed)           0.811     8.525    draw_mod/draw_r3__4_n_102
    SLICE_X78Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.075 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.075    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.390 r  draw_mod/R_pix_r_reg[3]_i_152/O[3]
                         net (fo=2, routed)           0.842    10.232    draw_mod_n_76
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.307    10.539 r  R_pix_r[3]_i_153/O
                         net (fo=1, routed)           0.000    10.539    draw_mod/draw_r3__4_2[3]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.940 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.940    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 r  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.694    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.997 r  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.309    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.433 r  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.752    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.876 f  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.179    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.303 f  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.547    13.850    display/R_pix_r[3]_i_2_n_0
    SLICE_X81Y100        LUT5 (Prop_lut5_I0_O)        0.124    13.974 r  display/R_pix_r[0]_i_1/O
                         net (fo=1, routed)           0.000    13.974    display/tmpR[0]
    SLICE_X81Y100        FDRE                                         r  display/R_pix_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.588     7.960    display/clk_out1
    SLICE_X81Y100        FDRE                                         r  display/R_pix_r_reg[0]/C
                         clock pessimism              0.480     8.440    
                         clock uncertainty           -0.208     8.232    
    SLICE_X81Y100        FDRE (Setup_fdre_C_D)        0.032     8.264    display/R_pix_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                         -13.974    
  -------------------------------------------------------------------
                         slack                                 -5.710    

Slack (VIOLATED) :        -5.643ns  (required time - arrival time)
  Source:                 display/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.775ns  (logic 9.988ns (67.602%)  route 4.787ns (32.398%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.719    -0.821    display/clk_out1
    SLICE_X79Y90         FDRE                                         r  display/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/curr_x_reg[1]/Q
                         net (fo=17, routed)          0.470     0.105    display/curr_x[1]
    SLICE_X80Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.229 r  display/draw_r3__2_i_13/O
                         net (fo=1, routed)           0.000     0.229    display/draw_r3__2_i_13_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.762 r  display/draw_r3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.762    display/draw_r3__2_i_3_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.879 r  display/draw_r3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.879    display/draw_r3__2_i_2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.194 r  display/draw_r3__2_i_1/O[3]
                         net (fo=54, routed)          0.780     1.975    draw_mod/curr_x_reg[10][11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.194 r  draw_mod/draw_r3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.196    draw_mod/draw_r3__3_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.714 r  draw_mod/draw_r3__4/P[3]
                         net (fo=2, routed)           0.811     8.525    draw_mod/draw_r3__4_n_102
    SLICE_X78Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.075 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.075    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.390 r  draw_mod/R_pix_r_reg[3]_i_152/O[3]
                         net (fo=2, routed)           0.842    10.232    draw_mod_n_76
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.307    10.539 r  R_pix_r[3]_i_153/O
                         net (fo=1, routed)           0.000    10.539    draw_mod/draw_r3__4_2[3]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.940 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.940    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 r  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.694    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.997 r  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.309    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.433 r  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.752    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.876 f  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.179    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.303 f  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.527    13.830    display/R_pix_r[3]_i_2_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124    13.954 r  display/R_pix_g[0]_i_1/O
                         net (fo=1, routed)           0.000    13.954    display/tmpG[0]
    SLICE_X80Y100        FDRE                                         r  display/R_pix_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.588     7.960    display/clk_out1
    SLICE_X80Y100        FDRE                                         r  display/R_pix_g_reg[0]/C
                         clock pessimism              0.480     8.440    
                         clock uncertainty           -0.208     8.232    
    SLICE_X80Y100        FDRE (Setup_fdre_C_D)        0.079     8.311    display/R_pix_g_reg[0]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                         -13.954    
  -------------------------------------------------------------------
                         slack                                 -5.643    

Slack (VIOLATED) :        -5.633ns  (required time - arrival time)
  Source:                 display/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.765ns  (logic 9.988ns (67.648%)  route 4.777ns (32.352%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.719    -0.821    display/clk_out1
    SLICE_X79Y90         FDRE                                         r  display/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/curr_x_reg[1]/Q
                         net (fo=17, routed)          0.470     0.105    display/curr_x[1]
    SLICE_X80Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.229 r  display/draw_r3__2_i_13/O
                         net (fo=1, routed)           0.000     0.229    display/draw_r3__2_i_13_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.762 r  display/draw_r3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.762    display/draw_r3__2_i_3_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.879 r  display/draw_r3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.879    display/draw_r3__2_i_2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.194 r  display/draw_r3__2_i_1/O[3]
                         net (fo=54, routed)          0.780     1.975    draw_mod/curr_x_reg[10][11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.194 r  draw_mod/draw_r3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.196    draw_mod/draw_r3__3_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.714 r  draw_mod/draw_r3__4/P[3]
                         net (fo=2, routed)           0.811     8.525    draw_mod/draw_r3__4_n_102
    SLICE_X78Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.075 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.075    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.390 r  draw_mod/R_pix_r_reg[3]_i_152/O[3]
                         net (fo=2, routed)           0.842    10.232    draw_mod_n_76
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.307    10.539 r  R_pix_r[3]_i_153/O
                         net (fo=1, routed)           0.000    10.539    draw_mod/draw_r3__4_2[3]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.940 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.940    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 r  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.694    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.997 r  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.309    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.433 r  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.752    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.876 f  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.179    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.303 f  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.517    13.820    display/R_pix_r[3]_i_2_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I2_O)        0.124    13.944 r  display/R_pix_r[2]_i_1/O
                         net (fo=1, routed)           0.000    13.944    display/R_pix_r[2]_i_1_n_0
    SLICE_X80Y100        FDRE                                         r  display/R_pix_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.588     7.960    display/clk_out1
    SLICE_X80Y100        FDRE                                         r  display/R_pix_r_reg[2]/C
                         clock pessimism              0.480     8.440    
                         clock uncertainty           -0.208     8.232    
    SLICE_X80Y100        FDRE (Setup_fdre_C_D)        0.079     8.311    display/R_pix_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                         -13.944    
  -------------------------------------------------------------------
                         slack                                 -5.633    

Slack (VIOLATED) :        -5.621ns  (required time - arrival time)
  Source:                 display/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.747ns  (logic 9.988ns (67.727%)  route 4.759ns (32.273%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.957 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.719    -0.821    display/clk_out1
    SLICE_X79Y90         FDRE                                         r  display/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/curr_x_reg[1]/Q
                         net (fo=17, routed)          0.470     0.105    display/curr_x[1]
    SLICE_X80Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.229 r  display/draw_r3__2_i_13/O
                         net (fo=1, routed)           0.000     0.229    display/draw_r3__2_i_13_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.762 r  display/draw_r3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.762    display/draw_r3__2_i_3_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.879 r  display/draw_r3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.879    display/draw_r3__2_i_2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.194 r  display/draw_r3__2_i_1/O[3]
                         net (fo=54, routed)          0.780     1.975    draw_mod/curr_x_reg[10][11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.194 r  draw_mod/draw_r3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.196    draw_mod/draw_r3__3_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.714 r  draw_mod/draw_r3__4/P[3]
                         net (fo=2, routed)           0.811     8.525    draw_mod/draw_r3__4_n_102
    SLICE_X78Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.075 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.075    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.390 r  draw_mod/R_pix_r_reg[3]_i_152/O[3]
                         net (fo=2, routed)           0.842    10.232    draw_mod_n_76
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.307    10.539 r  R_pix_r[3]_i_153/O
                         net (fo=1, routed)           0.000    10.539    draw_mod/draw_r3__4_2[3]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.940 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.940    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 f  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.694    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.997 f  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.309    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.433 f  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.752    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.876 r  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.179    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.303 r  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.500    13.803    display/R_pix_r[3]_i_2_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I2_O)        0.124    13.927 r  display/R_pix_g[3]_i_1/O
                         net (fo=1, routed)           0.000    13.927    display/tmpG[3]
    SLICE_X78Y100        FDRE                                         r  display/R_pix_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.585     7.957    display/clk_out1
    SLICE_X78Y100        FDRE                                         r  display/R_pix_g_reg[3]/C
                         clock pessimism              0.480     8.437    
                         clock uncertainty           -0.208     8.229    
    SLICE_X78Y100        FDRE (Setup_fdre_C_D)        0.077     8.306    display/R_pix_g_reg[3]
  -------------------------------------------------------------------
                         required time                          8.306    
                         arrival time                         -13.927    
  -------------------------------------------------------------------
                         slack                                 -5.621    

Slack (VIOLATED) :        -5.606ns  (required time - arrival time)
  Source:                 display/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.773ns  (logic 10.014ns (67.784%)  route 4.759ns (32.216%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.957 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.719    -0.821    display/clk_out1
    SLICE_X79Y90         FDRE                                         r  display/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/curr_x_reg[1]/Q
                         net (fo=17, routed)          0.470     0.105    display/curr_x[1]
    SLICE_X80Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.229 r  display/draw_r3__2_i_13/O
                         net (fo=1, routed)           0.000     0.229    display/draw_r3__2_i_13_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.762 r  display/draw_r3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.762    display/draw_r3__2_i_3_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.879 r  display/draw_r3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.879    display/draw_r3__2_i_2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.194 r  display/draw_r3__2_i_1/O[3]
                         net (fo=54, routed)          0.780     1.975    draw_mod/curr_x_reg[10][11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.194 r  draw_mod/draw_r3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.196    draw_mod/draw_r3__3_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.714 r  draw_mod/draw_r3__4/P[3]
                         net (fo=2, routed)           0.811     8.525    draw_mod/draw_r3__4_n_102
    SLICE_X78Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.075 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.075    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.390 r  draw_mod/R_pix_r_reg[3]_i_152/O[3]
                         net (fo=2, routed)           0.842    10.232    draw_mod_n_76
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.307    10.539 r  R_pix_r[3]_i_153/O
                         net (fo=1, routed)           0.000    10.539    draw_mod/draw_r3__4_2[3]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.940 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.940    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 f  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.694    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.997 f  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.309    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.433 f  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.752    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.876 r  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.179    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.303 r  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.500    13.803    display/R_pix_r[3]_i_2_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.150    13.953 r  display/R_pix_b[1]_i_1/O
                         net (fo=1, routed)           0.000    13.953    display/tmpB[1]
    SLICE_X78Y100        FDRE                                         r  display/R_pix_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.585     7.957    display/clk_out1
    SLICE_X78Y100        FDRE                                         r  display/R_pix_b_reg[1]/C
                         clock pessimism              0.480     8.437    
                         clock uncertainty           -0.208     8.229    
    SLICE_X78Y100        FDRE (Setup_fdre_C_D)        0.118     8.347    display/R_pix_b_reg[1]
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                         -13.953    
  -------------------------------------------------------------------
                         slack                                 -5.606    

Slack (VIOLATED) :        -5.604ns  (required time - arrival time)
  Source:                 display/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.737ns  (logic 9.988ns (67.775%)  route 4.749ns (32.225%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.719    -0.821    display/clk_out1
    SLICE_X79Y90         FDRE                                         r  display/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/curr_x_reg[1]/Q
                         net (fo=17, routed)          0.470     0.105    display/curr_x[1]
    SLICE_X80Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.229 r  display/draw_r3__2_i_13/O
                         net (fo=1, routed)           0.000     0.229    display/draw_r3__2_i_13_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.762 r  display/draw_r3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.762    display/draw_r3__2_i_3_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.879 r  display/draw_r3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.879    display/draw_r3__2_i_2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.194 r  display/draw_r3__2_i_1/O[3]
                         net (fo=54, routed)          0.780     1.975    draw_mod/curr_x_reg[10][11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.194 r  draw_mod/draw_r3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.196    draw_mod/draw_r3__3_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.714 r  draw_mod/draw_r3__4/P[3]
                         net (fo=2, routed)           0.811     8.525    draw_mod/draw_r3__4_n_102
    SLICE_X78Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.075 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.075    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.390 r  draw_mod/R_pix_r_reg[3]_i_152/O[3]
                         net (fo=2, routed)           0.842    10.232    draw_mod_n_76
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.307    10.539 r  R_pix_r[3]_i_153/O
                         net (fo=1, routed)           0.000    10.539    draw_mod/draw_r3__4_2[3]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.940 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.940    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 r  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.694    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.997 r  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.309    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.433 r  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.752    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.876 f  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.179    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.303 f  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.490    13.792    display/R_pix_r[3]_i_2_n_0
    SLICE_X80Y100        LUT4 (Prop_lut4_I0_O)        0.124    13.916 r  display/R_pix_g[2]_i_1/O
                         net (fo=1, routed)           0.000    13.916    display/tmpG[2]
    SLICE_X80Y100        FDRE                                         r  display/R_pix_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.588     7.960    display/clk_out1
    SLICE_X80Y100        FDRE                                         r  display/R_pix_g_reg[2]/C
                         clock pessimism              0.480     8.440    
                         clock uncertainty           -0.208     8.232    
    SLICE_X80Y100        FDRE (Setup_fdre_C_D)        0.081     8.313    display/R_pix_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                         -13.916    
  -------------------------------------------------------------------
                         slack                                 -5.604    

Slack (VIOLATED) :        -5.590ns  (required time - arrival time)
  Source:                 display/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.720ns  (logic 9.988ns (67.851%)  route 4.732ns (32.149%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.957 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.719    -0.821    display/clk_out1
    SLICE_X79Y90         FDRE                                         r  display/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/curr_x_reg[1]/Q
                         net (fo=17, routed)          0.470     0.105    display/curr_x[1]
    SLICE_X80Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.229 r  display/draw_r3__2_i_13/O
                         net (fo=1, routed)           0.000     0.229    display/draw_r3__2_i_13_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.762 r  display/draw_r3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.762    display/draw_r3__2_i_3_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.879 r  display/draw_r3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.879    display/draw_r3__2_i_2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.194 r  display/draw_r3__2_i_1/O[3]
                         net (fo=54, routed)          0.780     1.975    draw_mod/curr_x_reg[10][11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.194 r  draw_mod/draw_r3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.196    draw_mod/draw_r3__3_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.714 r  draw_mod/draw_r3__4/P[3]
                         net (fo=2, routed)           0.811     8.525    draw_mod/draw_r3__4_n_102
    SLICE_X78Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.075 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.075    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.390 r  draw_mod/R_pix_r_reg[3]_i_152/O[3]
                         net (fo=2, routed)           0.842    10.232    draw_mod_n_76
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.307    10.539 r  R_pix_r[3]_i_153/O
                         net (fo=1, routed)           0.000    10.539    draw_mod/draw_r3__4_2[3]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.940 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.940    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 f  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.694    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.997 f  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.309    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.433 f  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.752    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.876 r  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.179    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.303 r  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.473    13.776    display/R_pix_r[3]_i_2_n_0
    SLICE_X78Y101        LUT5 (Prop_lut5_I2_O)        0.124    13.900 r  display/R_pix_r[1]_i_1/O
                         net (fo=1, routed)           0.000    13.900    display/tmpR[1]
    SLICE_X78Y101        FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.585     7.957    display/clk_out1
    SLICE_X78Y101        FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.480     8.437    
                         clock uncertainty           -0.208     8.229    
    SLICE_X78Y101        FDRE (Setup_fdre_C_D)        0.081     8.310    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.310    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 -5.590    

Slack (VIOLATED) :        -5.466ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.584ns  (logic 10.179ns (69.795%)  route 4.405ns (30.205%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 7.976 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.702    -0.838    display/clk_out1
    SLICE_X77Y100        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  display/curr_y_reg[0]/Q
                         net (fo=16, routed)          0.605     0.223    display/curr_y[0]
    SLICE_X76Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.773 r  display/draw_r3_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.773    display/draw_r3_i_3_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.890 r  display/draw_r3_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.890    display/draw_r3_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.129 r  display/draw_r3_i_1/O[2]
                         net (fo=58, routed)          0.745     1.874    draw_mod/A[10]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213     6.087 r  draw_mod/draw_r3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.089    draw_mod/draw_r3__0_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.607 r  draw_mod/draw_r3__1/P[0]
                         net (fo=2, routed)           0.642     8.249    draw_mod/draw_r3__1_n_105
    SLICE_X78Y104        LUT2 (Prop_lut2_I0_O)        0.124     8.373 r  draw_mod/R_pix_r[3]_i_224/O
                         net (fo=1, routed)           0.000     8.373    draw_mod/R_pix_r[3]_i_224_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.906 r  draw_mod/R_pix_r_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000     8.906    draw_mod/R_pix_r_reg[3]_i_166_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.023 r  draw_mod/R_pix_r_reg[3]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.023    draw_mod/R_pix_r_reg[3]_i_161_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.346 r  draw_mod/R_pix_r_reg[3]_i_217/O[1]
                         net (fo=1, routed)           0.693    10.039    draw_mod_n_62
    SLICE_X79Y102        LUT2 (Prop_lut2_I1_O)        0.306    10.345 r  R_pix_r[3]_i_155/O
                         net (fo=1, routed)           0.000    10.345    draw_mod/draw_r3__4_2[1]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.895 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.895    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.229 f  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.649    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.952 f  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.264    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.388 f  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.707    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.831 r  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.134    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.258 r  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.364    13.622    display/R_pix_r[3]_i_2_n_0
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.124    13.746 r  display/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000    13.746    display/tmpR[3]
    SLICE_X81Y99         FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.604     7.976    display/clk_out1
    SLICE_X81Y99         FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.480     8.457    
                         clock uncertainty           -0.208     8.248    
    SLICE_X81Y99         FDRE (Setup_fdre_C_D)        0.032     8.280    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                         -13.746    
  -------------------------------------------------------------------
                         slack                                 -5.466    

Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 display/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 0.890ns (17.076%)  route 4.322ns (82.924%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 7.954 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.718    -0.822    display/clk_out1
    SLICE_X76Y98         FDRE                                         r  display/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.304 f  display/vcount_reg[4]/Q
                         net (fo=13, routed)          1.912     1.608    display/vcount_reg_n_0_[4]
    SLICE_X75Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.732 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.263     1.995    display/curr_x[10]_i_6_n_0
    SLICE_X75Y94         LUT6 (Prop_lut6_I5_O)        0.124     2.119 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.795     2.914    display/curr_x[10]_i_4_n_0
    SLICE_X76Y94         LUT6 (Prop_lut6_I4_O)        0.124     3.038 r  display/curr_x[10]_i_1/O
                         net (fo=29, routed)          1.352     4.390    display/pix_r1
    SLICE_X77Y100        FDRE                                         r  display/curr_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.582     7.954    display/clk_out1
    SLICE_X77Y100        FDRE                                         r  display/curr_y_reg[0]/C
                         clock pessimism              0.480     8.434    
                         clock uncertainty           -0.208     8.226    
    SLICE_X77Y100        FDRE (Setup_fdre_C_CE)      -0.205     8.021    display/curr_y_reg[0]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -4.390    
  -------------------------------------------------------------------
                         slack                                  3.630    

Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 display/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 0.890ns (17.076%)  route 4.322ns (82.924%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 7.954 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.718    -0.822    display/clk_out1
    SLICE_X76Y98         FDRE                                         r  display/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.304 f  display/vcount_reg[4]/Q
                         net (fo=13, routed)          1.912     1.608    display/vcount_reg_n_0_[4]
    SLICE_X75Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.732 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.263     1.995    display/curr_x[10]_i_6_n_0
    SLICE_X75Y94         LUT6 (Prop_lut6_I5_O)        0.124     2.119 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.795     2.914    display/curr_x[10]_i_4_n_0
    SLICE_X76Y94         LUT6 (Prop_lut6_I4_O)        0.124     3.038 r  display/curr_x[10]_i_1/O
                         net (fo=29, routed)          1.352     4.390    display/pix_r1
    SLICE_X77Y100        FDRE                                         r  display/curr_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.582     7.954    display/clk_out1
    SLICE_X77Y100        FDRE                                         r  display/curr_y_reg[2]/C
                         clock pessimism              0.480     8.434    
                         clock uncertainty           -0.208     8.226    
    SLICE_X77Y100        FDRE (Setup_fdre_C_CE)      -0.205     8.021    display/curr_y_reg[2]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -4.390    
  -------------------------------------------------------------------
                         slack                                  3.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.669%)  route 0.147ns (41.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.598    -0.566    display/clk_out1
    SLICE_X76Y98         FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  display/vcount_reg[3]/Q
                         net (fo=14, routed)          0.147    -0.255    display/vcount_reg_n_0_[3]
    SLICE_X77Y98         LUT6 (Prop_lut6_I2_O)        0.045    -0.210 r  display/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    display/vcount[5]_i_1_n_0
    SLICE_X77Y98         FDRE                                         r  display/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.871    -0.802    display/clk_out1
    SLICE_X77Y98         FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.208    -0.345    
    SLICE_X77Y98         FDRE (Hold_fdre_C_D)         0.092    -0.253    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.179    -0.248    display/hcount_reg_n_0_[2]
    SLICE_X77Y90         LUT4 (Prop_lut4_I0_O)        0.042    -0.206 r  display/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    display/hcount[3]_i_1_n_0
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.869    -0.804    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[3]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.208    -0.360    
    SLICE_X77Y90         FDRE (Hold_fdre_C_D)         0.107    -0.253    display/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.597    -0.567    display/clk_out1
    SLICE_X77Y95         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  display/vcount_reg[0]/Q
                         net (fo=17, routed)          0.180    -0.246    display/vcount_reg_n_0_[0]
    SLICE_X77Y95         LUT2 (Prop_lut2_I1_O)        0.042    -0.204 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    display/vcount[0]_i_1_n_0
    SLICE_X77Y95         FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.870    -0.803    display/clk_out1
    SLICE_X77Y95         FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.208    -0.359    
    SLICE_X77Y95         FDRE (Hold_fdre_C_D)         0.105    -0.254    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.179    -0.248    display/hcount_reg_n_0_[2]
    SLICE_X77Y90         LUT3 (Prop_lut3_I2_O)        0.045    -0.203 r  display/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    display/hcount[2]_i_1_n_0
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.869    -0.804    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[2]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.208    -0.360    
    SLICE_X77Y90         FDRE (Hold_fdre_C_D)         0.091    -0.269    display/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X76Y90         FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.218    display/hcount_reg_n_0_[0]
    SLICE_X76Y90         LUT1 (Prop_lut1_I0_O)        0.045    -0.173 r  display/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    display/hcount[0]
    SLICE_X76Y90         FDRE                                         r  display/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.869    -0.804    display/clk_out1
    SLICE_X76Y90         FDRE                                         r  display/hcount_reg[0]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.208    -0.360    
    SLICE_X76Y90         FDRE (Hold_fdre_C_D)         0.120    -0.240    display/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.181    -0.246    display/hcount_reg_n_0_[2]
    SLICE_X77Y90         LUT5 (Prop_lut5_I3_O)        0.045    -0.201 r  display/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    display/hcount[4]_i_1_n_0
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.869    -0.804    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[4]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.208    -0.360    
    SLICE_X77Y90         FDRE (Hold_fdre_C_D)         0.092    -0.268    display/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.597    -0.567    display/clk_out1
    SLICE_X76Y93         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.200    -0.204    display/hcount_reg_n_0_[8]
    SLICE_X76Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.159 r  display/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.159    display/data0[10]
    SLICE_X76Y93         FDRE                                         r  display/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.870    -0.803    display/clk_out1
    SLICE_X76Y93         FDRE                                         r  display/hcount_reg[10]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.208    -0.359    
    SLICE_X76Y93         FDRE (Hold_fdre_C_D)         0.121    -0.238    display/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 display/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.193%)  route 0.225ns (51.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.597    -0.567    display/clk_out1
    SLICE_X76Y93         FDRE                                         r  display/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  display/hcount_reg[7]/Q
                         net (fo=12, routed)          0.225    -0.179    display/hcount_reg_n_0_[7]
    SLICE_X81Y93         LUT2 (Prop_lut2_I0_O)        0.045    -0.134 r  display/curr_x[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    display/curr_x0[8]
    SLICE_X81Y93         FDRE                                         r  display/curr_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.874    -0.799    display/clk_out1
    SLICE_X81Y93         FDRE                                         r  display/curr_x_reg[8]/C
                         clock pessimism              0.275    -0.524    
                         clock uncertainty            0.208    -0.316    
    SLICE_X81Y93         FDRE (Hold_fdre_C_D)         0.092    -0.224    display/curr_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 display/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.642%)  route 0.240ns (56.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[4]/Q
                         net (fo=11, routed)          0.240    -0.187    display/hcount_reg_n_0_[4]
    SLICE_X77Y91         LUT6 (Prop_lut6_I4_O)        0.045    -0.142 r  display/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    display/data0[5]
    SLICE_X77Y91         FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.869    -0.804    display/clk_out1
    SLICE_X77Y91         FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.208    -0.344    
    SLICE_X77Y91         FDRE (Hold_fdre_C_D)         0.091    -0.253    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 display/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.439%)  route 0.242ns (56.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[4]/Q
                         net (fo=11, routed)          0.242    -0.185    display/hcount_reg_n_0_[4]
    SLICE_X77Y91         LUT4 (Prop_lut4_I2_O)        0.045    -0.140 r  display/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    display/data0[6]
    SLICE_X77Y91         FDRE                                         r  display/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.869    -0.804    display/clk_out1
    SLICE_X77Y91         FDRE                                         r  display/hcount_reg[6]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.208    -0.344    
    SLICE_X77Y91         FDRE (Hold_fdre_C_D)         0.092    -0.252    display/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.112    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            8  Failing Endpoints,  Worst Slack       -5.710ns,  Total Violation      -44.873ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.710ns  (required time - arrival time)
  Source:                 display/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.795ns  (logic 9.988ns (67.512%)  route 4.807ns (32.488%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.719    -0.821    display/clk_out1
    SLICE_X79Y90         FDRE                                         r  display/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/curr_x_reg[1]/Q
                         net (fo=17, routed)          0.470     0.105    display/curr_x[1]
    SLICE_X80Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.229 r  display/draw_r3__2_i_13/O
                         net (fo=1, routed)           0.000     0.229    display/draw_r3__2_i_13_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.762 r  display/draw_r3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.762    display/draw_r3__2_i_3_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.879 r  display/draw_r3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.879    display/draw_r3__2_i_2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.194 r  display/draw_r3__2_i_1/O[3]
                         net (fo=54, routed)          0.780     1.975    draw_mod/curr_x_reg[10][11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.194 r  draw_mod/draw_r3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.196    draw_mod/draw_r3__3_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.714 r  draw_mod/draw_r3__4/P[3]
                         net (fo=2, routed)           0.811     8.525    draw_mod/draw_r3__4_n_102
    SLICE_X78Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.075 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.075    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.390 r  draw_mod/R_pix_r_reg[3]_i_152/O[3]
                         net (fo=2, routed)           0.842    10.232    draw_mod_n_76
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.307    10.539 r  R_pix_r[3]_i_153/O
                         net (fo=1, routed)           0.000    10.539    draw_mod/draw_r3__4_2[3]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.940 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.940    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 r  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.694    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.997 r  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.309    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.433 r  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.752    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.876 f  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.179    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.303 f  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.547    13.850    display/R_pix_r[3]_i_2_n_0
    SLICE_X81Y100        LUT5 (Prop_lut5_I0_O)        0.124    13.974 r  display/R_pix_r[0]_i_1/O
                         net (fo=1, routed)           0.000    13.974    display/tmpR[0]
    SLICE_X81Y100        FDRE                                         r  display/R_pix_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.588     7.960    display/clk_out1
    SLICE_X81Y100        FDRE                                         r  display/R_pix_r_reg[0]/C
                         clock pessimism              0.480     8.440    
                         clock uncertainty           -0.208     8.232    
    SLICE_X81Y100        FDRE (Setup_fdre_C_D)        0.032     8.264    display/R_pix_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                         -13.974    
  -------------------------------------------------------------------
                         slack                                 -5.710    

Slack (VIOLATED) :        -5.643ns  (required time - arrival time)
  Source:                 display/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.775ns  (logic 9.988ns (67.602%)  route 4.787ns (32.398%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.719    -0.821    display/clk_out1
    SLICE_X79Y90         FDRE                                         r  display/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/curr_x_reg[1]/Q
                         net (fo=17, routed)          0.470     0.105    display/curr_x[1]
    SLICE_X80Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.229 r  display/draw_r3__2_i_13/O
                         net (fo=1, routed)           0.000     0.229    display/draw_r3__2_i_13_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.762 r  display/draw_r3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.762    display/draw_r3__2_i_3_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.879 r  display/draw_r3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.879    display/draw_r3__2_i_2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.194 r  display/draw_r3__2_i_1/O[3]
                         net (fo=54, routed)          0.780     1.975    draw_mod/curr_x_reg[10][11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.194 r  draw_mod/draw_r3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.196    draw_mod/draw_r3__3_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.714 r  draw_mod/draw_r3__4/P[3]
                         net (fo=2, routed)           0.811     8.525    draw_mod/draw_r3__4_n_102
    SLICE_X78Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.075 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.075    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.390 r  draw_mod/R_pix_r_reg[3]_i_152/O[3]
                         net (fo=2, routed)           0.842    10.232    draw_mod_n_76
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.307    10.539 r  R_pix_r[3]_i_153/O
                         net (fo=1, routed)           0.000    10.539    draw_mod/draw_r3__4_2[3]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.940 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.940    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 r  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.694    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.997 r  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.309    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.433 r  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.752    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.876 f  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.179    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.303 f  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.527    13.830    display/R_pix_r[3]_i_2_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124    13.954 r  display/R_pix_g[0]_i_1/O
                         net (fo=1, routed)           0.000    13.954    display/tmpG[0]
    SLICE_X80Y100        FDRE                                         r  display/R_pix_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.588     7.960    display/clk_out1
    SLICE_X80Y100        FDRE                                         r  display/R_pix_g_reg[0]/C
                         clock pessimism              0.480     8.440    
                         clock uncertainty           -0.208     8.232    
    SLICE_X80Y100        FDRE (Setup_fdre_C_D)        0.079     8.311    display/R_pix_g_reg[0]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                         -13.954    
  -------------------------------------------------------------------
                         slack                                 -5.643    

Slack (VIOLATED) :        -5.633ns  (required time - arrival time)
  Source:                 display/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.765ns  (logic 9.988ns (67.648%)  route 4.777ns (32.352%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.719    -0.821    display/clk_out1
    SLICE_X79Y90         FDRE                                         r  display/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/curr_x_reg[1]/Q
                         net (fo=17, routed)          0.470     0.105    display/curr_x[1]
    SLICE_X80Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.229 r  display/draw_r3__2_i_13/O
                         net (fo=1, routed)           0.000     0.229    display/draw_r3__2_i_13_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.762 r  display/draw_r3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.762    display/draw_r3__2_i_3_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.879 r  display/draw_r3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.879    display/draw_r3__2_i_2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.194 r  display/draw_r3__2_i_1/O[3]
                         net (fo=54, routed)          0.780     1.975    draw_mod/curr_x_reg[10][11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.194 r  draw_mod/draw_r3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.196    draw_mod/draw_r3__3_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.714 r  draw_mod/draw_r3__4/P[3]
                         net (fo=2, routed)           0.811     8.525    draw_mod/draw_r3__4_n_102
    SLICE_X78Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.075 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.075    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.390 r  draw_mod/R_pix_r_reg[3]_i_152/O[3]
                         net (fo=2, routed)           0.842    10.232    draw_mod_n_76
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.307    10.539 r  R_pix_r[3]_i_153/O
                         net (fo=1, routed)           0.000    10.539    draw_mod/draw_r3__4_2[3]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.940 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.940    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 r  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.694    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.997 r  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.309    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.433 r  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.752    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.876 f  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.179    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.303 f  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.517    13.820    display/R_pix_r[3]_i_2_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I2_O)        0.124    13.944 r  display/R_pix_r[2]_i_1/O
                         net (fo=1, routed)           0.000    13.944    display/R_pix_r[2]_i_1_n_0
    SLICE_X80Y100        FDRE                                         r  display/R_pix_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.588     7.960    display/clk_out1
    SLICE_X80Y100        FDRE                                         r  display/R_pix_r_reg[2]/C
                         clock pessimism              0.480     8.440    
                         clock uncertainty           -0.208     8.232    
    SLICE_X80Y100        FDRE (Setup_fdre_C_D)        0.079     8.311    display/R_pix_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                         -13.944    
  -------------------------------------------------------------------
                         slack                                 -5.633    

Slack (VIOLATED) :        -5.621ns  (required time - arrival time)
  Source:                 display/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.747ns  (logic 9.988ns (67.727%)  route 4.759ns (32.273%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.957 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.719    -0.821    display/clk_out1
    SLICE_X79Y90         FDRE                                         r  display/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/curr_x_reg[1]/Q
                         net (fo=17, routed)          0.470     0.105    display/curr_x[1]
    SLICE_X80Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.229 r  display/draw_r3__2_i_13/O
                         net (fo=1, routed)           0.000     0.229    display/draw_r3__2_i_13_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.762 r  display/draw_r3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.762    display/draw_r3__2_i_3_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.879 r  display/draw_r3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.879    display/draw_r3__2_i_2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.194 r  display/draw_r3__2_i_1/O[3]
                         net (fo=54, routed)          0.780     1.975    draw_mod/curr_x_reg[10][11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.194 r  draw_mod/draw_r3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.196    draw_mod/draw_r3__3_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.714 r  draw_mod/draw_r3__4/P[3]
                         net (fo=2, routed)           0.811     8.525    draw_mod/draw_r3__4_n_102
    SLICE_X78Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.075 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.075    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.390 r  draw_mod/R_pix_r_reg[3]_i_152/O[3]
                         net (fo=2, routed)           0.842    10.232    draw_mod_n_76
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.307    10.539 r  R_pix_r[3]_i_153/O
                         net (fo=1, routed)           0.000    10.539    draw_mod/draw_r3__4_2[3]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.940 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.940    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 f  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.694    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.997 f  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.309    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.433 f  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.752    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.876 r  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.179    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.303 r  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.500    13.803    display/R_pix_r[3]_i_2_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I2_O)        0.124    13.927 r  display/R_pix_g[3]_i_1/O
                         net (fo=1, routed)           0.000    13.927    display/tmpG[3]
    SLICE_X78Y100        FDRE                                         r  display/R_pix_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.585     7.957    display/clk_out1
    SLICE_X78Y100        FDRE                                         r  display/R_pix_g_reg[3]/C
                         clock pessimism              0.480     8.437    
                         clock uncertainty           -0.208     8.229    
    SLICE_X78Y100        FDRE (Setup_fdre_C_D)        0.077     8.306    display/R_pix_g_reg[3]
  -------------------------------------------------------------------
                         required time                          8.306    
                         arrival time                         -13.927    
  -------------------------------------------------------------------
                         slack                                 -5.621    

Slack (VIOLATED) :        -5.606ns  (required time - arrival time)
  Source:                 display/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.773ns  (logic 10.014ns (67.784%)  route 4.759ns (32.216%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.957 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.719    -0.821    display/clk_out1
    SLICE_X79Y90         FDRE                                         r  display/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/curr_x_reg[1]/Q
                         net (fo=17, routed)          0.470     0.105    display/curr_x[1]
    SLICE_X80Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.229 r  display/draw_r3__2_i_13/O
                         net (fo=1, routed)           0.000     0.229    display/draw_r3__2_i_13_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.762 r  display/draw_r3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.762    display/draw_r3__2_i_3_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.879 r  display/draw_r3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.879    display/draw_r3__2_i_2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.194 r  display/draw_r3__2_i_1/O[3]
                         net (fo=54, routed)          0.780     1.975    draw_mod/curr_x_reg[10][11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.194 r  draw_mod/draw_r3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.196    draw_mod/draw_r3__3_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.714 r  draw_mod/draw_r3__4/P[3]
                         net (fo=2, routed)           0.811     8.525    draw_mod/draw_r3__4_n_102
    SLICE_X78Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.075 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.075    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.390 r  draw_mod/R_pix_r_reg[3]_i_152/O[3]
                         net (fo=2, routed)           0.842    10.232    draw_mod_n_76
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.307    10.539 r  R_pix_r[3]_i_153/O
                         net (fo=1, routed)           0.000    10.539    draw_mod/draw_r3__4_2[3]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.940 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.940    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 f  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.694    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.997 f  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.309    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.433 f  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.752    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.876 r  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.179    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.303 r  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.500    13.803    display/R_pix_r[3]_i_2_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.150    13.953 r  display/R_pix_b[1]_i_1/O
                         net (fo=1, routed)           0.000    13.953    display/tmpB[1]
    SLICE_X78Y100        FDRE                                         r  display/R_pix_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.585     7.957    display/clk_out1
    SLICE_X78Y100        FDRE                                         r  display/R_pix_b_reg[1]/C
                         clock pessimism              0.480     8.437    
                         clock uncertainty           -0.208     8.229    
    SLICE_X78Y100        FDRE (Setup_fdre_C_D)        0.118     8.347    display/R_pix_b_reg[1]
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                         -13.953    
  -------------------------------------------------------------------
                         slack                                 -5.606    

Slack (VIOLATED) :        -5.604ns  (required time - arrival time)
  Source:                 display/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.737ns  (logic 9.988ns (67.775%)  route 4.749ns (32.225%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.719    -0.821    display/clk_out1
    SLICE_X79Y90         FDRE                                         r  display/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/curr_x_reg[1]/Q
                         net (fo=17, routed)          0.470     0.105    display/curr_x[1]
    SLICE_X80Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.229 r  display/draw_r3__2_i_13/O
                         net (fo=1, routed)           0.000     0.229    display/draw_r3__2_i_13_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.762 r  display/draw_r3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.762    display/draw_r3__2_i_3_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.879 r  display/draw_r3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.879    display/draw_r3__2_i_2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.194 r  display/draw_r3__2_i_1/O[3]
                         net (fo=54, routed)          0.780     1.975    draw_mod/curr_x_reg[10][11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.194 r  draw_mod/draw_r3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.196    draw_mod/draw_r3__3_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.714 r  draw_mod/draw_r3__4/P[3]
                         net (fo=2, routed)           0.811     8.525    draw_mod/draw_r3__4_n_102
    SLICE_X78Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.075 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.075    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.390 r  draw_mod/R_pix_r_reg[3]_i_152/O[3]
                         net (fo=2, routed)           0.842    10.232    draw_mod_n_76
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.307    10.539 r  R_pix_r[3]_i_153/O
                         net (fo=1, routed)           0.000    10.539    draw_mod/draw_r3__4_2[3]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.940 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.940    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 r  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.694    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.997 r  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.309    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.433 r  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.752    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.876 f  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.179    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.303 f  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.490    13.792    display/R_pix_r[3]_i_2_n_0
    SLICE_X80Y100        LUT4 (Prop_lut4_I0_O)        0.124    13.916 r  display/R_pix_g[2]_i_1/O
                         net (fo=1, routed)           0.000    13.916    display/tmpG[2]
    SLICE_X80Y100        FDRE                                         r  display/R_pix_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.588     7.960    display/clk_out1
    SLICE_X80Y100        FDRE                                         r  display/R_pix_g_reg[2]/C
                         clock pessimism              0.480     8.440    
                         clock uncertainty           -0.208     8.232    
    SLICE_X80Y100        FDRE (Setup_fdre_C_D)        0.081     8.313    display/R_pix_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                         -13.916    
  -------------------------------------------------------------------
                         slack                                 -5.604    

Slack (VIOLATED) :        -5.590ns  (required time - arrival time)
  Source:                 display/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.720ns  (logic 9.988ns (67.851%)  route 4.732ns (32.149%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.957 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.719    -0.821    display/clk_out1
    SLICE_X79Y90         FDRE                                         r  display/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/curr_x_reg[1]/Q
                         net (fo=17, routed)          0.470     0.105    display/curr_x[1]
    SLICE_X80Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.229 r  display/draw_r3__2_i_13/O
                         net (fo=1, routed)           0.000     0.229    display/draw_r3__2_i_13_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.762 r  display/draw_r3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.762    display/draw_r3__2_i_3_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.879 r  display/draw_r3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.879    display/draw_r3__2_i_2_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.194 r  display/draw_r3__2_i_1/O[3]
                         net (fo=54, routed)          0.780     1.975    draw_mod/curr_x_reg[10][11]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.194 r  draw_mod/draw_r3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.196    draw_mod/draw_r3__3_n_106
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.714 r  draw_mod/draw_r3__4/P[3]
                         net (fo=2, routed)           0.811     8.525    draw_mod/draw_r3__4_n_102
    SLICE_X78Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.075 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.075    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.390 r  draw_mod/R_pix_r_reg[3]_i_152/O[3]
                         net (fo=2, routed)           0.842    10.232    draw_mod_n_76
    SLICE_X79Y102        LUT2 (Prop_lut2_I0_O)        0.307    10.539 r  R_pix_r[3]_i_153/O
                         net (fo=1, routed)           0.000    10.539    draw_mod/draw_r3__4_2[3]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.940 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.940    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.274 f  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.694    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.997 f  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.309    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.433 f  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.752    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.876 r  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.179    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.303 r  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.473    13.776    display/R_pix_r[3]_i_2_n_0
    SLICE_X78Y101        LUT5 (Prop_lut5_I2_O)        0.124    13.900 r  display/R_pix_r[1]_i_1/O
                         net (fo=1, routed)           0.000    13.900    display/tmpR[1]
    SLICE_X78Y101        FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.585     7.957    display/clk_out1
    SLICE_X78Y101        FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.480     8.437    
                         clock uncertainty           -0.208     8.229    
    SLICE_X78Y101        FDRE (Setup_fdre_C_D)        0.081     8.310    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.310    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 -5.590    

Slack (VIOLATED) :        -5.466ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.584ns  (logic 10.179ns (69.795%)  route 4.405ns (30.205%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 7.976 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.702    -0.838    display/clk_out1
    SLICE_X77Y100        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  display/curr_y_reg[0]/Q
                         net (fo=16, routed)          0.605     0.223    display/curr_y[0]
    SLICE_X76Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.773 r  display/draw_r3_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.773    display/draw_r3_i_3_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.890 r  display/draw_r3_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.890    display/draw_r3_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.129 r  display/draw_r3_i_1/O[2]
                         net (fo=58, routed)          0.745     1.874    draw_mod/A[10]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213     6.087 r  draw_mod/draw_r3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.089    draw_mod/draw_r3__0_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.607 r  draw_mod/draw_r3__1/P[0]
                         net (fo=2, routed)           0.642     8.249    draw_mod/draw_r3__1_n_105
    SLICE_X78Y104        LUT2 (Prop_lut2_I0_O)        0.124     8.373 r  draw_mod/R_pix_r[3]_i_224/O
                         net (fo=1, routed)           0.000     8.373    draw_mod/R_pix_r[3]_i_224_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.906 r  draw_mod/R_pix_r_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000     8.906    draw_mod/R_pix_r_reg[3]_i_166_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.023 r  draw_mod/R_pix_r_reg[3]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.023    draw_mod/R_pix_r_reg[3]_i_161_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.346 r  draw_mod/R_pix_r_reg[3]_i_217/O[1]
                         net (fo=1, routed)           0.693    10.039    draw_mod_n_62
    SLICE_X79Y102        LUT2 (Prop_lut2_I1_O)        0.306    10.345 r  R_pix_r[3]_i_155/O
                         net (fo=1, routed)           0.000    10.345    draw_mod/draw_r3__4_2[1]
    SLICE_X79Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.895 r  draw_mod/R_pix_r_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.895    draw_mod/R_pix_r_reg[3]_i_61_n_0
    SLICE_X79Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.229 f  draw_mod/R_pix_r_reg[3]_i_30/O[1]
                         net (fo=1, routed)           0.420    11.649    display/draw_r3__4[1]
    SLICE_X78Y102        LUT4 (Prop_lut4_I2_O)        0.303    11.952 f  display/R_pix_r[3]_i_75/O
                         net (fo=1, routed)           0.311    12.264    display/R_pix_r[3]_i_75_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.388 f  display/R_pix_r[3]_i_28/O
                         net (fo=1, routed)           0.319    12.707    display/R_pix_r[3]_i_28_n_0
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.831 r  display/R_pix_r[3]_i_6/O
                         net (fo=1, routed)           0.303    13.134    display/R_pix_r[3]_i_6_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.124    13.258 r  display/R_pix_r[3]_i_2/O
                         net (fo=8, routed)           0.364    13.622    display/R_pix_r[3]_i_2_n_0
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.124    13.746 r  display/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000    13.746    display/tmpR[3]
    SLICE_X81Y99         FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.604     7.976    display/clk_out1
    SLICE_X81Y99         FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.480     8.457    
                         clock uncertainty           -0.208     8.248    
    SLICE_X81Y99         FDRE (Setup_fdre_C_D)        0.032     8.280    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                         -13.746    
  -------------------------------------------------------------------
                         slack                                 -5.466    

Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 display/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 0.890ns (17.076%)  route 4.322ns (82.924%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 7.954 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.718    -0.822    display/clk_out1
    SLICE_X76Y98         FDRE                                         r  display/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.304 f  display/vcount_reg[4]/Q
                         net (fo=13, routed)          1.912     1.608    display/vcount_reg_n_0_[4]
    SLICE_X75Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.732 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.263     1.995    display/curr_x[10]_i_6_n_0
    SLICE_X75Y94         LUT6 (Prop_lut6_I5_O)        0.124     2.119 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.795     2.914    display/curr_x[10]_i_4_n_0
    SLICE_X76Y94         LUT6 (Prop_lut6_I4_O)        0.124     3.038 r  display/curr_x[10]_i_1/O
                         net (fo=29, routed)          1.352     4.390    display/pix_r1
    SLICE_X77Y100        FDRE                                         r  display/curr_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.582     7.954    display/clk_out1
    SLICE_X77Y100        FDRE                                         r  display/curr_y_reg[0]/C
                         clock pessimism              0.480     8.434    
                         clock uncertainty           -0.208     8.226    
    SLICE_X77Y100        FDRE (Setup_fdre_C_CE)      -0.205     8.021    display/curr_y_reg[0]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -4.390    
  -------------------------------------------------------------------
                         slack                                  3.630    

Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 display/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 0.890ns (17.076%)  route 4.322ns (82.924%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 7.954 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.718    -0.822    display/clk_out1
    SLICE_X76Y98         FDRE                                         r  display/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.304 f  display/vcount_reg[4]/Q
                         net (fo=13, routed)          1.912     1.608    display/vcount_reg_n_0_[4]
    SLICE_X75Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.732 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.263     1.995    display/curr_x[10]_i_6_n_0
    SLICE_X75Y94         LUT6 (Prop_lut6_I5_O)        0.124     2.119 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.795     2.914    display/curr_x[10]_i_4_n_0
    SLICE_X76Y94         LUT6 (Prop_lut6_I4_O)        0.124     3.038 r  display/curr_x[10]_i_1/O
                         net (fo=29, routed)          1.352     4.390    display/pix_r1
    SLICE_X77Y100        FDRE                                         r  display/curr_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.582     7.954    display/clk_out1
    SLICE_X77Y100        FDRE                                         r  display/curr_y_reg[2]/C
                         clock pessimism              0.480     8.434    
                         clock uncertainty           -0.208     8.226    
    SLICE_X77Y100        FDRE (Setup_fdre_C_CE)      -0.205     8.021    display/curr_y_reg[2]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -4.390    
  -------------------------------------------------------------------
                         slack                                  3.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.669%)  route 0.147ns (41.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.598    -0.566    display/clk_out1
    SLICE_X76Y98         FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  display/vcount_reg[3]/Q
                         net (fo=14, routed)          0.147    -0.255    display/vcount_reg_n_0_[3]
    SLICE_X77Y98         LUT6 (Prop_lut6_I2_O)        0.045    -0.210 r  display/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    display/vcount[5]_i_1_n_0
    SLICE_X77Y98         FDRE                                         r  display/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.871    -0.802    display/clk_out1
    SLICE_X77Y98         FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.208    -0.345    
    SLICE_X77Y98         FDRE (Hold_fdre_C_D)         0.092    -0.253    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.179    -0.248    display/hcount_reg_n_0_[2]
    SLICE_X77Y90         LUT4 (Prop_lut4_I0_O)        0.042    -0.206 r  display/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    display/hcount[3]_i_1_n_0
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.869    -0.804    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[3]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.208    -0.360    
    SLICE_X77Y90         FDRE (Hold_fdre_C_D)         0.107    -0.253    display/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.597    -0.567    display/clk_out1
    SLICE_X77Y95         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  display/vcount_reg[0]/Q
                         net (fo=17, routed)          0.180    -0.246    display/vcount_reg_n_0_[0]
    SLICE_X77Y95         LUT2 (Prop_lut2_I1_O)        0.042    -0.204 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    display/vcount[0]_i_1_n_0
    SLICE_X77Y95         FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.870    -0.803    display/clk_out1
    SLICE_X77Y95         FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.208    -0.359    
    SLICE_X77Y95         FDRE (Hold_fdre_C_D)         0.105    -0.254    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.179    -0.248    display/hcount_reg_n_0_[2]
    SLICE_X77Y90         LUT3 (Prop_lut3_I2_O)        0.045    -0.203 r  display/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    display/hcount[2]_i_1_n_0
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.869    -0.804    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[2]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.208    -0.360    
    SLICE_X77Y90         FDRE (Hold_fdre_C_D)         0.091    -0.269    display/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X76Y90         FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.218    display/hcount_reg_n_0_[0]
    SLICE_X76Y90         LUT1 (Prop_lut1_I0_O)        0.045    -0.173 r  display/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    display/hcount[0]
    SLICE_X76Y90         FDRE                                         r  display/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.869    -0.804    display/clk_out1
    SLICE_X76Y90         FDRE                                         r  display/hcount_reg[0]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.208    -0.360    
    SLICE_X76Y90         FDRE (Hold_fdre_C_D)         0.120    -0.240    display/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.181    -0.246    display/hcount_reg_n_0_[2]
    SLICE_X77Y90         LUT5 (Prop_lut5_I3_O)        0.045    -0.201 r  display/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    display/hcount[4]_i_1_n_0
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.869    -0.804    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[4]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.208    -0.360    
    SLICE_X77Y90         FDRE (Hold_fdre_C_D)         0.092    -0.268    display/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.597    -0.567    display/clk_out1
    SLICE_X76Y93         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.200    -0.204    display/hcount_reg_n_0_[8]
    SLICE_X76Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.159 r  display/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.159    display/data0[10]
    SLICE_X76Y93         FDRE                                         r  display/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.870    -0.803    display/clk_out1
    SLICE_X76Y93         FDRE                                         r  display/hcount_reg[10]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.208    -0.359    
    SLICE_X76Y93         FDRE (Hold_fdre_C_D)         0.121    -0.238    display/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 display/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.193%)  route 0.225ns (51.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.597    -0.567    display/clk_out1
    SLICE_X76Y93         FDRE                                         r  display/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  display/hcount_reg[7]/Q
                         net (fo=12, routed)          0.225    -0.179    display/hcount_reg_n_0_[7]
    SLICE_X81Y93         LUT2 (Prop_lut2_I0_O)        0.045    -0.134 r  display/curr_x[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    display/curr_x0[8]
    SLICE_X81Y93         FDRE                                         r  display/curr_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.874    -0.799    display/clk_out1
    SLICE_X81Y93         FDRE                                         r  display/curr_x_reg[8]/C
                         clock pessimism              0.275    -0.524    
                         clock uncertainty            0.208    -0.316    
    SLICE_X81Y93         FDRE (Hold_fdre_C_D)         0.092    -0.224    display/curr_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 display/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.642%)  route 0.240ns (56.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[4]/Q
                         net (fo=11, routed)          0.240    -0.187    display/hcount_reg_n_0_[4]
    SLICE_X77Y91         LUT6 (Prop_lut6_I4_O)        0.045    -0.142 r  display/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    display/data0[5]
    SLICE_X77Y91         FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.869    -0.804    display/clk_out1
    SLICE_X77Y91         FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.208    -0.344    
    SLICE_X77Y91         FDRE (Hold_fdre_C_D)         0.091    -0.253    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 display/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.439%)  route 0.242ns (56.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X77Y90         FDRE                                         r  display/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[4]/Q
                         net (fo=11, routed)          0.242    -0.185    display/hcount_reg_n_0_[4]
    SLICE_X77Y91         LUT4 (Prop_lut4_I2_O)        0.045    -0.140 r  display/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    display/data0[6]
    SLICE_X77Y91         FDRE                                         r  display/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.869    -0.804    display/clk_out1
    SLICE_X77Y91         FDRE                                         r  display/hcount_reg[6]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.208    -0.344    
    SLICE_X77Y91         FDRE (Hold_fdre_C_D)         0.092    -0.252    display/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.112    





