// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
//
// ===========================================================

`timescale 1 ns / 1 ps

module PEG_Yvec_PEG_Yvec_Pipeline_computation (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        start_32_3,
        end_32,
        local_C_7_address0,
        local_C_7_ce0,
        local_C_7_q0,
        local_C_7_address1,
        local_C_7_ce1,
        local_C_7_we1,
        local_C_7_d1,
        local_C_6_address0,
        local_C_6_ce0,
        local_C_6_q0,
        local_C_6_address1,
        local_C_6_ce1,
        local_C_6_we1,
        local_C_6_d1,
        local_C_5_address0,
        local_C_5_ce0,
        local_C_5_q0,
        local_C_5_address1,
        local_C_5_ce1,
        local_C_5_we1,
        local_C_5_d1,
        local_C_4_address0,
        local_C_4_ce0,
        local_C_4_q0,
        local_C_4_address1,
        local_C_4_ce1,
        local_C_4_we1,
        local_C_4_d1,
        local_C_3_address0,
        local_C_3_ce0,
        local_C_3_q0,
        local_C_3_address1,
        local_C_3_ce1,
        local_C_3_we1,
        local_C_3_d1,
        local_C_2_address0,
        local_C_2_ce0,
        local_C_2_q0,
        local_C_2_address1,
        local_C_2_ce1,
        local_C_2_we1,
        local_C_2_d1,
        local_C_1_address0,
        local_C_1_ce0,
        local_C_1_q0,
        local_C_1_address1,
        local_C_1_ce1,
        local_C_1_we1,
        local_C_1_d1,
        local_C_address0,
        local_C_ce0,
        local_C_q0,
        local_C_address1,
        local_C_ce1,
        local_C_we1,
        local_C_d1,
        fifo_aXvec_s_dout,
        fifo_aXvec_s_empty_n,
        fifo_aXvec_s_read,
        elem_i_val_row_sroa_1629_2_2_out_i,
        elem_i_val_row_sroa_1629_2_2_out_o,
        elem_i_val_row_sroa_1629_2_2_out_o_ap_vld,
        elem_i_val_row_sroa_1629_1_2_out_i,
        elem_i_val_row_sroa_1629_1_2_out_o,
        elem_i_val_row_sroa_1629_1_2_out_o_ap_vld,
        elem_i_val_row_sroa_1629_0_2_out_i,
        elem_i_val_row_sroa_1629_0_2_out_o,
        elem_i_val_row_sroa_1629_0_2_out_o_ap_vld,
        elem_i_val_row_sroa_1426_2_2_out_i,
        elem_i_val_row_sroa_1426_2_2_out_o,
        elem_i_val_row_sroa_1426_2_2_out_o_ap_vld,
        elem_i_val_row_sroa_1426_1_2_out_i,
        elem_i_val_row_sroa_1426_1_2_out_o,
        elem_i_val_row_sroa_1426_1_2_out_o_ap_vld,
        elem_i_val_row_sroa_1426_0_2_out_i,
        elem_i_val_row_sroa_1426_0_2_out_o,
        elem_i_val_row_sroa_1426_0_2_out_o_ap_vld,
        elem_i_val_row_sroa_1223_2_2_out_i,
        elem_i_val_row_sroa_1223_2_2_out_o,
        elem_i_val_row_sroa_1223_2_2_out_o_ap_vld,
        elem_i_val_row_sroa_1223_1_2_out_i,
        elem_i_val_row_sroa_1223_1_2_out_o,
        elem_i_val_row_sroa_1223_1_2_out_o_ap_vld,
        elem_i_val_row_sroa_1223_0_2_out_i,
        elem_i_val_row_sroa_1223_0_2_out_o,
        elem_i_val_row_sroa_1223_0_2_out_o_ap_vld,
        elem_i_val_row_sroa_1020_2_2_out_i,
        elem_i_val_row_sroa_1020_2_2_out_o,
        elem_i_val_row_sroa_1020_2_2_out_o_ap_vld,
        elem_i_val_row_sroa_1020_1_2_out_i,
        elem_i_val_row_sroa_1020_1_2_out_o,
        elem_i_val_row_sroa_1020_1_2_out_o_ap_vld,
        elem_i_val_row_sroa_1020_0_2_out_i,
        elem_i_val_row_sroa_1020_0_2_out_o,
        elem_i_val_row_sroa_1020_0_2_out_o_ap_vld,
        elem_i_val_row_sroa_817_2_2_out_i,
        elem_i_val_row_sroa_817_2_2_out_o,
        elem_i_val_row_sroa_817_2_2_out_o_ap_vld,
        elem_i_val_row_sroa_817_1_2_out_i,
        elem_i_val_row_sroa_817_1_2_out_o,
        elem_i_val_row_sroa_817_1_2_out_o_ap_vld,
        elem_i_val_row_sroa_817_0_2_out_i,
        elem_i_val_row_sroa_817_0_2_out_o,
        elem_i_val_row_sroa_817_0_2_out_o_ap_vld,
        elem_i_val_row_sroa_614_2_2_out_i,
        elem_i_val_row_sroa_614_2_2_out_o,
        elem_i_val_row_sroa_614_2_2_out_o_ap_vld,
        elem_i_val_row_sroa_614_1_2_out_i,
        elem_i_val_row_sroa_614_1_2_out_o,
        elem_i_val_row_sroa_614_1_2_out_o_ap_vld,
        elem_i_val_row_sroa_614_0_2_out_i,
        elem_i_val_row_sroa_614_0_2_out_o,
        elem_i_val_row_sroa_614_0_2_out_o_ap_vld,
        elem_i_val_row_sroa_411_2_2_out_i,
        elem_i_val_row_sroa_411_2_2_out_o,
        elem_i_val_row_sroa_411_2_2_out_o_ap_vld,
        elem_i_val_row_sroa_411_1_2_out_i,
        elem_i_val_row_sroa_411_1_2_out_o,
        elem_i_val_row_sroa_411_1_2_out_o_ap_vld,
        elem_i_val_row_sroa_411_0_2_out_i,
        elem_i_val_row_sroa_411_0_2_out_o,
        elem_i_val_row_sroa_411_0_2_out_o_ap_vld,
        elem_i_val_row_sroa_0_2_2_out_i,
        elem_i_val_row_sroa_0_2_2_out_o,
        elem_i_val_row_sroa_0_2_2_out_o_ap_vld,
        elem_i_val_row_sroa_0_1_2_out_i,
        elem_i_val_row_sroa_0_1_2_out_o,
        elem_i_val_row_sroa_0_1_2_out_o_ap_vld,
        elem_i_val_row_sroa_0_0_2_out_i,
        elem_i_val_row_sroa_0_0_2_out_o,
        elem_i_val_row_sroa_0_0_2_out_o_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] start_32_3;
input  [31:0] end_32;
output  [13:0] local_C_7_address0;
output   local_C_7_ce0;
input  [63:0] local_C_7_q0;
output  [13:0] local_C_7_address1;
output   local_C_7_ce1;
output   local_C_7_we1;
output  [63:0] local_C_7_d1;
output  [13:0] local_C_6_address0;
output   local_C_6_ce0;
input  [63:0] local_C_6_q0;
output  [13:0] local_C_6_address1;
output   local_C_6_ce1;
output   local_C_6_we1;
output  [63:0] local_C_6_d1;
output  [13:0] local_C_5_address0;
output   local_C_5_ce0;
input  [63:0] local_C_5_q0;
output  [13:0] local_C_5_address1;
output   local_C_5_ce1;
output   local_C_5_we1;
output  [63:0] local_C_5_d1;
output  [13:0] local_C_4_address0;
output   local_C_4_ce0;
input  [63:0] local_C_4_q0;
output  [13:0] local_C_4_address1;
output   local_C_4_ce1;
output   local_C_4_we1;
output  [63:0] local_C_4_d1;
output  [13:0] local_C_3_address0;
output   local_C_3_ce0;
input  [63:0] local_C_3_q0;
output  [13:0] local_C_3_address1;
output   local_C_3_ce1;
output   local_C_3_we1;
output  [63:0] local_C_3_d1;
output  [13:0] local_C_2_address0;
output   local_C_2_ce0;
input  [63:0] local_C_2_q0;
output  [13:0] local_C_2_address1;
output   local_C_2_ce1;
output   local_C_2_we1;
output  [63:0] local_C_2_d1;
output  [13:0] local_C_1_address0;
output   local_C_1_ce0;
input  [63:0] local_C_1_q0;
output  [13:0] local_C_1_address1;
output   local_C_1_ce1;
output   local_C_1_we1;
output  [63:0] local_C_1_d1;
output  [13:0] local_C_address0;
output   local_C_ce0;
input  [63:0] local_C_q0;
output  [13:0] local_C_address1;
output   local_C_ce1;
output   local_C_we1;
output  [63:0] local_C_d1;
input  [656:0] fifo_aXvec_s_dout;
input   fifo_aXvec_s_empty_n;
output   fifo_aXvec_s_read;
input  [7:0] elem_i_val_row_sroa_1629_2_2_out_i;
output  [7:0] elem_i_val_row_sroa_1629_2_2_out_o;
output   elem_i_val_row_sroa_1629_2_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_1629_1_2_out_i;
output  [7:0] elem_i_val_row_sroa_1629_1_2_out_o;
output   elem_i_val_row_sroa_1629_1_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_1629_0_2_out_i;
output  [7:0] elem_i_val_row_sroa_1629_0_2_out_o;
output   elem_i_val_row_sroa_1629_0_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_1426_2_2_out_i;
output  [7:0] elem_i_val_row_sroa_1426_2_2_out_o;
output   elem_i_val_row_sroa_1426_2_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_1426_1_2_out_i;
output  [7:0] elem_i_val_row_sroa_1426_1_2_out_o;
output   elem_i_val_row_sroa_1426_1_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_1426_0_2_out_i;
output  [7:0] elem_i_val_row_sroa_1426_0_2_out_o;
output   elem_i_val_row_sroa_1426_0_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_1223_2_2_out_i;
output  [7:0] elem_i_val_row_sroa_1223_2_2_out_o;
output   elem_i_val_row_sroa_1223_2_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_1223_1_2_out_i;
output  [7:0] elem_i_val_row_sroa_1223_1_2_out_o;
output   elem_i_val_row_sroa_1223_1_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_1223_0_2_out_i;
output  [7:0] elem_i_val_row_sroa_1223_0_2_out_o;
output   elem_i_val_row_sroa_1223_0_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_1020_2_2_out_i;
output  [7:0] elem_i_val_row_sroa_1020_2_2_out_o;
output   elem_i_val_row_sroa_1020_2_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_1020_1_2_out_i;
output  [7:0] elem_i_val_row_sroa_1020_1_2_out_o;
output   elem_i_val_row_sroa_1020_1_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_1020_0_2_out_i;
output  [7:0] elem_i_val_row_sroa_1020_0_2_out_o;
output   elem_i_val_row_sroa_1020_0_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_817_2_2_out_i;
output  [7:0] elem_i_val_row_sroa_817_2_2_out_o;
output   elem_i_val_row_sroa_817_2_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_817_1_2_out_i;
output  [7:0] elem_i_val_row_sroa_817_1_2_out_o;
output   elem_i_val_row_sroa_817_1_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_817_0_2_out_i;
output  [7:0] elem_i_val_row_sroa_817_0_2_out_o;
output   elem_i_val_row_sroa_817_0_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_614_2_2_out_i;
output  [7:0] elem_i_val_row_sroa_614_2_2_out_o;
output   elem_i_val_row_sroa_614_2_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_614_1_2_out_i;
output  [7:0] elem_i_val_row_sroa_614_1_2_out_o;
output   elem_i_val_row_sroa_614_1_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_614_0_2_out_i;
output  [7:0] elem_i_val_row_sroa_614_0_2_out_o;
output   elem_i_val_row_sroa_614_0_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_411_2_2_out_i;
output  [7:0] elem_i_val_row_sroa_411_2_2_out_o;
output   elem_i_val_row_sroa_411_2_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_411_1_2_out_i;
output  [7:0] elem_i_val_row_sroa_411_1_2_out_o;
output   elem_i_val_row_sroa_411_1_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_411_0_2_out_i;
output  [7:0] elem_i_val_row_sroa_411_0_2_out_o;
output   elem_i_val_row_sroa_411_0_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_0_2_2_out_i;
output  [7:0] elem_i_val_row_sroa_0_2_2_out_o;
output   elem_i_val_row_sroa_0_2_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_0_1_2_out_i;
output  [7:0] elem_i_val_row_sroa_0_1_2_out_o;
output   elem_i_val_row_sroa_0_1_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_0_0_2_out_i;
output  [7:0] elem_i_val_row_sroa_0_0_2_out_o;
output   elem_i_val_row_sroa_0_0_2_out_o_ap_vld;

reg ap_idle;
reg local_C_7_ce0;
reg local_C_7_ce1;
reg local_C_7_we1;
reg local_C_6_ce0;
reg local_C_6_ce1;
reg local_C_6_we1;
reg local_C_5_ce0;
reg local_C_5_ce1;
reg local_C_5_we1;
reg local_C_4_ce0;
reg local_C_4_ce1;
reg local_C_4_we1;
reg local_C_3_ce0;
reg local_C_3_ce1;
reg local_C_3_we1;
reg local_C_2_ce0;
reg local_C_2_ce1;
reg local_C_2_we1;
reg local_C_1_ce0;
reg local_C_1_ce1;
reg local_C_1_we1;
reg local_C_ce0;
reg local_C_ce1;
reg local_C_we1;
reg fifo_aXvec_s_read;
reg[7:0] elem_i_val_row_sroa_1629_2_2_out_o;
reg elem_i_val_row_sroa_1629_2_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_1629_1_2_out_o;
reg elem_i_val_row_sroa_1629_1_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_1629_0_2_out_o;
reg elem_i_val_row_sroa_1629_0_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_1426_2_2_out_o;
reg elem_i_val_row_sroa_1426_2_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_1426_1_2_out_o;
reg elem_i_val_row_sroa_1426_1_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_1426_0_2_out_o;
reg elem_i_val_row_sroa_1426_0_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_1223_2_2_out_o;
reg elem_i_val_row_sroa_1223_2_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_1223_1_2_out_o;
reg elem_i_val_row_sroa_1223_1_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_1223_0_2_out_o;
reg elem_i_val_row_sroa_1223_0_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_1020_2_2_out_o;
reg elem_i_val_row_sroa_1020_2_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_1020_1_2_out_o;
reg elem_i_val_row_sroa_1020_1_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_1020_0_2_out_o;
reg elem_i_val_row_sroa_1020_0_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_817_2_2_out_o;
reg elem_i_val_row_sroa_817_2_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_817_1_2_out_o;
reg elem_i_val_row_sroa_817_1_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_817_0_2_out_o;
reg elem_i_val_row_sroa_817_0_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_614_2_2_out_o;
reg elem_i_val_row_sroa_614_2_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_614_1_2_out_o;
reg elem_i_val_row_sroa_614_1_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_614_0_2_out_o;
reg elem_i_val_row_sroa_614_0_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_411_2_2_out_o;
reg elem_i_val_row_sroa_411_2_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_411_1_2_out_o;
reg elem_i_val_row_sroa_411_1_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_411_0_2_out_o;
reg elem_i_val_row_sroa_411_0_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_0_2_2_out_o;
reg elem_i_val_row_sroa_0_2_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_0_1_2_out_o;
reg elem_i_val_row_sroa_0_1_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_0_0_2_out_o;
reg elem_i_val_row_sroa_0_0_2_out_o_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln316_fu_466_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] tmp_nbreadreq_fu_260_p3;
reg   [0:0] tmp_reg_1512;
reg   [0:0] tmp_reg_1512_pp0_iter1_reg;
reg   [0:0] tmp_reg_1512_pp0_iter2_reg;
reg   [0:0] tmp_reg_1512_pp0_iter3_reg;
reg   [0:0] tmp_reg_1512_pp0_iter4_reg;
wire   [63:0] elem_val_axv_M_elems_fu_922_p1;
reg   [63:0] elem_val_axv_M_elems_reg_1516;
wire   [63:0] bitcast_ln78_fu_926_p1;
reg   [63:0] bitcast_ln78_reg_1521;
wire   [63:0] bitcast_ln78_1_fu_930_p1;
reg   [63:0] bitcast_ln78_1_reg_1526;
wire   [63:0] bitcast_ln78_2_fu_934_p1;
reg   [63:0] bitcast_ln78_2_reg_1531;
wire   [63:0] bitcast_ln78_3_fu_938_p1;
reg   [63:0] bitcast_ln78_3_reg_1536;
wire   [63:0] bitcast_ln78_4_fu_942_p1;
reg   [63:0] bitcast_ln78_4_reg_1541;
wire   [63:0] bitcast_ln78_5_fu_946_p1;
reg   [63:0] bitcast_ln78_5_reg_1546;
wire   [63:0] bitcast_ln78_6_fu_950_p1;
reg   [63:0] bitcast_ln78_6_reg_1551;
wire   [0:0] tmp_3_fu_1242_p3;
reg   [0:0] tmp_3_reg_1556;
reg   [0:0] tmp_3_reg_1556_pp0_iter1_reg;
reg   [0:0] tmp_3_reg_1556_pp0_iter2_reg;
reg   [0:0] tmp_3_reg_1556_pp0_iter3_reg;
reg   [0:0] tmp_3_reg_1556_pp0_iter4_reg;
reg   [13:0] local_C_addr_reg_1560;
reg   [13:0] local_C_addr_reg_1560_pp0_iter1_reg;
reg   [13:0] local_C_addr_reg_1560_pp0_iter2_reg;
reg   [13:0] local_C_addr_reg_1560_pp0_iter3_reg;
reg   [13:0] local_C_addr_reg_1560_pp0_iter4_reg;
wire   [0:0] tmp_8_fu_1255_p3;
reg   [0:0] tmp_8_reg_1566;
reg   [0:0] tmp_8_reg_1566_pp0_iter1_reg;
reg   [0:0] tmp_8_reg_1566_pp0_iter2_reg;
reg   [0:0] tmp_8_reg_1566_pp0_iter3_reg;
reg   [0:0] tmp_8_reg_1566_pp0_iter4_reg;
reg   [13:0] local_C_1_addr_reg_1570;
reg   [13:0] local_C_1_addr_reg_1570_pp0_iter1_reg;
reg   [13:0] local_C_1_addr_reg_1570_pp0_iter2_reg;
reg   [13:0] local_C_1_addr_reg_1570_pp0_iter3_reg;
reg   [13:0] local_C_1_addr_reg_1570_pp0_iter4_reg;
wire   [0:0] tmp_9_fu_1268_p3;
reg   [0:0] tmp_9_reg_1576;
reg   [0:0] tmp_9_reg_1576_pp0_iter1_reg;
reg   [0:0] tmp_9_reg_1576_pp0_iter2_reg;
reg   [0:0] tmp_9_reg_1576_pp0_iter3_reg;
reg   [0:0] tmp_9_reg_1576_pp0_iter4_reg;
reg   [13:0] local_C_2_addr_reg_1580;
reg   [13:0] local_C_2_addr_reg_1580_pp0_iter1_reg;
reg   [13:0] local_C_2_addr_reg_1580_pp0_iter2_reg;
reg   [13:0] local_C_2_addr_reg_1580_pp0_iter3_reg;
reg   [13:0] local_C_2_addr_reg_1580_pp0_iter4_reg;
wire   [0:0] tmp_10_fu_1281_p3;
reg   [0:0] tmp_10_reg_1586;
reg   [0:0] tmp_10_reg_1586_pp0_iter1_reg;
reg   [0:0] tmp_10_reg_1586_pp0_iter2_reg;
reg   [0:0] tmp_10_reg_1586_pp0_iter3_reg;
reg   [0:0] tmp_10_reg_1586_pp0_iter4_reg;
reg   [13:0] local_C_3_addr_reg_1590;
reg   [13:0] local_C_3_addr_reg_1590_pp0_iter1_reg;
reg   [13:0] local_C_3_addr_reg_1590_pp0_iter2_reg;
reg   [13:0] local_C_3_addr_reg_1590_pp0_iter3_reg;
reg   [13:0] local_C_3_addr_reg_1590_pp0_iter4_reg;
wire   [0:0] tmp_11_fu_1294_p3;
reg   [0:0] tmp_11_reg_1596;
reg   [0:0] tmp_11_reg_1596_pp0_iter1_reg;
reg   [0:0] tmp_11_reg_1596_pp0_iter2_reg;
reg   [0:0] tmp_11_reg_1596_pp0_iter3_reg;
reg   [0:0] tmp_11_reg_1596_pp0_iter4_reg;
reg   [13:0] local_C_4_addr_reg_1600;
reg   [13:0] local_C_4_addr_reg_1600_pp0_iter1_reg;
reg   [13:0] local_C_4_addr_reg_1600_pp0_iter2_reg;
reg   [13:0] local_C_4_addr_reg_1600_pp0_iter3_reg;
reg   [13:0] local_C_4_addr_reg_1600_pp0_iter4_reg;
wire   [0:0] tmp_12_fu_1307_p3;
reg   [0:0] tmp_12_reg_1606;
reg   [0:0] tmp_12_reg_1606_pp0_iter1_reg;
reg   [0:0] tmp_12_reg_1606_pp0_iter2_reg;
reg   [0:0] tmp_12_reg_1606_pp0_iter3_reg;
reg   [0:0] tmp_12_reg_1606_pp0_iter4_reg;
reg   [13:0] local_C_5_addr_reg_1610;
reg   [13:0] local_C_5_addr_reg_1610_pp0_iter1_reg;
reg   [13:0] local_C_5_addr_reg_1610_pp0_iter2_reg;
reg   [13:0] local_C_5_addr_reg_1610_pp0_iter3_reg;
reg   [13:0] local_C_5_addr_reg_1610_pp0_iter4_reg;
wire   [0:0] tmp_13_fu_1320_p3;
reg   [0:0] tmp_13_reg_1616;
reg   [0:0] tmp_13_reg_1616_pp0_iter1_reg;
reg   [0:0] tmp_13_reg_1616_pp0_iter2_reg;
reg   [0:0] tmp_13_reg_1616_pp0_iter3_reg;
reg   [0:0] tmp_13_reg_1616_pp0_iter4_reg;
reg   [13:0] local_C_6_addr_reg_1620;
reg   [13:0] local_C_6_addr_reg_1620_pp0_iter1_reg;
reg   [13:0] local_C_6_addr_reg_1620_pp0_iter2_reg;
reg   [13:0] local_C_6_addr_reg_1620_pp0_iter3_reg;
reg   [13:0] local_C_6_addr_reg_1620_pp0_iter4_reg;
wire   [0:0] tmp_14_fu_1333_p3;
reg   [0:0] tmp_14_reg_1626;
reg   [0:0] tmp_14_reg_1626_pp0_iter1_reg;
reg   [0:0] tmp_14_reg_1626_pp0_iter2_reg;
reg   [0:0] tmp_14_reg_1626_pp0_iter3_reg;
reg   [0:0] tmp_14_reg_1626_pp0_iter4_reg;
reg   [13:0] local_C_7_addr_reg_1630;
reg   [13:0] local_C_7_addr_reg_1630_pp0_iter1_reg;
reg   [13:0] local_C_7_addr_reg_1630_pp0_iter2_reg;
reg   [13:0] local_C_7_addr_reg_1630_pp0_iter3_reg;
reg   [13:0] local_C_7_addr_reg_1630_pp0_iter4_reg;
wire   [63:0] zext_ln541_fu_1250_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln541_1_fu_1263_p1;
wire   [63:0] zext_ln541_2_fu_1276_p1;
wire   [63:0] zext_ln541_3_fu_1289_p1;
wire   [63:0] zext_ln541_4_fu_1302_p1;
wire   [63:0] zext_ln541_5_fu_1315_p1;
wire   [63:0] zext_ln541_6_fu_1328_p1;
wire   [63:0] zext_ln541_7_fu_1341_p1;
wire   [7:0] select_ln78_fu_954_p3;
wire   [7:0] select_ln78_1_fu_962_p3;
wire   [7:0] select_ln78_2_fu_974_p3;
wire   [7:0] select_ln78_3_fu_982_p3;
wire   [7:0] select_ln78_4_fu_990_p3;
wire   [7:0] select_ln78_5_fu_1002_p3;
wire   [7:0] select_ln78_6_fu_1010_p3;
wire   [7:0] select_ln78_7_fu_1018_p3;
wire   [7:0] select_ln78_8_fu_1030_p3;
wire   [7:0] select_ln78_9_fu_1038_p3;
wire   [7:0] select_ln78_10_fu_1046_p3;
wire   [7:0] select_ln78_11_fu_1058_p3;
wire   [7:0] select_ln78_12_fu_1066_p3;
wire   [7:0] select_ln78_13_fu_1074_p3;
wire   [7:0] select_ln78_14_fu_1086_p3;
wire   [7:0] select_ln78_15_fu_1094_p3;
wire   [7:0] select_ln78_16_fu_1102_p3;
wire   [7:0] select_ln78_17_fu_1114_p3;
wire   [7:0] select_ln78_18_fu_1122_p3;
wire   [7:0] select_ln78_19_fu_1130_p3;
wire   [7:0] select_ln78_20_fu_1142_p3;
wire   [7:0] select_ln78_21_fu_1150_p3;
wire   [7:0] select_ln78_22_fu_1158_p3;
wire   [7:0] select_ln78_23_fu_1170_p3;
reg   [31:0] j_fu_244;
wire   [31:0] j_2_fu_1346_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_j_1;
wire   [0:0] fifo_aXvec_s_read_nbread_fu_268_p2_0;
wire   [63:0] grp_fu_410_p2;
wire   [63:0] grp_fu_416_p2;
wire   [63:0] grp_fu_422_p2;
wire   [63:0] grp_fu_428_p2;
wire   [63:0] grp_fu_434_p2;
wire   [63:0] grp_fu_440_p2;
wire   [63:0] grp_fu_446_p2;
wire   [63:0] grp_fu_452_p2;
wire   [1:0] tmp_1_fu_670_p4;
wire   [1:0] tmp_2_fu_704_p4;
wire   [1:0] tmp_4_fu_738_p4;
wire   [1:0] tmp_5_fu_772_p4;
wire   [1:0] tmp_6_fu_806_p4;
wire   [1:0] tmp_7_fu_840_p4;
wire   [1:0] trunc_ln78_14_fu_874_p4;
wire   [1:0] trunc_ln78_16_fu_908_p4;
wire   [63:0] trunc_ln3_fu_576_p4;
wire   [63:0] trunc_ln78_3_fu_586_p4;
wire   [63:0] trunc_ln78_4_fu_596_p4;
wire   [63:0] trunc_ln78_5_fu_606_p4;
wire   [63:0] trunc_ln78_6_fu_616_p4;
wire   [63:0] trunc_ln78_7_fu_626_p4;
wire   [63:0] trunc_ln78_8_fu_636_p4;
wire   [63:0] trunc_ln78_9_fu_646_p4;
wire   [7:0] zext_ln78_5_fu_918_p1;
wire   [7:0] trunc_ln78_15_fu_898_p4;
wire   [7:0] elem_i_val_row_sroa_6_fu_888_p4;
wire   [7:0] zext_ln78_4_fu_884_p1;
wire   [7:0] trunc_ln78_13_fu_864_p4;
wire   [7:0] elem_i_val_row_sroa_5_fu_854_p4;
wire   [7:0] zext_ln78_7_fu_850_p1;
wire   [7:0] trunc_ln78_12_fu_830_p4;
wire   [7:0] elem_i_val_row_sroa_4_fu_820_p4;
wire   [7:0] zext_ln78_6_fu_816_p1;
wire   [7:0] trunc_ln78_11_fu_796_p4;
wire   [7:0] elem_i_val_row_sroa_3_fu_786_p4;
wire   [7:0] zext_ln78_3_fu_782_p1;
wire   [7:0] trunc_ln78_10_fu_762_p4;
wire   [7:0] elem_i_val_row_sroa_2_fu_752_p4;
wire   [7:0] zext_ln78_2_fu_748_p1;
wire   [7:0] trunc_ln78_s_fu_728_p4;
wire   [7:0] elem_i_val_row_sroa_1_fu_718_p4;
wire   [7:0] zext_ln78_1_fu_714_p1;
wire   [7:0] trunc_ln78_2_fu_694_p4;
wire   [7:0] elem_i_val_row_sroa_s_fu_684_p4;
wire   [7:0] zext_ln78_fu_680_p1;
wire   [7:0] trunc_ln78_1_fu_660_p4;
wire   [7:0] trunc_ln78_fu_656_p1;
wire   [5:0] trunc_ln78_24_fu_1166_p1;
wire   [5:0] trunc_ln78_23_fu_1138_p1;
wire   [5:0] trunc_ln78_22_fu_1110_p1;
wire   [5:0] trunc_ln78_21_fu_1082_p1;
wire   [5:0] trunc_ln78_20_fu_1054_p1;
wire   [5:0] trunc_ln78_19_fu_1026_p1;
wire   [5:0] trunc_ln78_18_fu_998_p1;
wire   [5:0] trunc_ln78_17_fu_970_p1;
wire   [13:0] a_row_V_7_fu_1178_p3;
wire   [13:0] a_row_V_6_fu_1186_p3;
wire   [13:0] a_row_V_5_fu_1194_p3;
wire   [13:0] a_row_V_4_fu_1202_p3;
wire   [13:0] a_row_V_3_fu_1210_p3;
wire   [13:0] a_row_V_2_fu_1218_p3;
wire   [13:0] a_row_V_1_fu_1226_p3;
wire   [13:0] a_row_V_fu_1234_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op150_load_state1;
reg    ap_enable_operation_150;
reg    ap_enable_state1_pp0_iter0_stage0;
reg    ap_predicate_op214_load_state2;
reg    ap_enable_operation_214;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op255_store_state6;
reg    ap_enable_operation_255;
reg    ap_enable_state6_pp0_iter5_stage0;
reg    ap_predicate_op155_load_state1;
reg    ap_enable_operation_155;
reg    ap_predicate_op216_load_state2;
reg    ap_enable_operation_216;
reg    ap_predicate_op258_store_state6;
reg    ap_enable_operation_258;
reg    ap_predicate_op160_load_state1;
reg    ap_enable_operation_160;
reg    ap_predicate_op218_load_state2;
reg    ap_enable_operation_218;
reg    ap_predicate_op261_store_state6;
reg    ap_enable_operation_261;
reg    ap_predicate_op165_load_state1;
reg    ap_enable_operation_165;
reg    ap_predicate_op220_load_state2;
reg    ap_enable_operation_220;
reg    ap_predicate_op264_store_state6;
reg    ap_enable_operation_264;
reg    ap_predicate_op170_load_state1;
reg    ap_enable_operation_170;
reg    ap_predicate_op222_load_state2;
reg    ap_enable_operation_222;
reg    ap_predicate_op267_store_state6;
reg    ap_enable_operation_267;
reg    ap_predicate_op175_load_state1;
reg    ap_enable_operation_175;
reg    ap_predicate_op224_load_state2;
reg    ap_enable_operation_224;
reg    ap_predicate_op270_store_state6;
reg    ap_enable_operation_270;
reg    ap_predicate_op180_load_state1;
reg    ap_enable_operation_180;
reg    ap_predicate_op226_load_state2;
reg    ap_enable_operation_226;
reg    ap_predicate_op273_store_state6;
reg    ap_enable_operation_273;
reg    ap_predicate_op185_load_state1;
reg    ap_enable_operation_185;
reg    ap_predicate_op228_load_state2;
reg    ap_enable_operation_228;
reg    ap_predicate_op276_store_state6;
reg    ap_enable_operation_276;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1295;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_done_reg = 1'b0;
end

PEG_Yvec_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_C_q0),
    .din1(elem_val_axv_M_elems_reg_1516),
    .ce(1'b1),
    .dout(grp_fu_410_p2)
);

PEG_Yvec_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_C_1_q0),
    .din1(bitcast_ln78_reg_1521),
    .ce(1'b1),
    .dout(grp_fu_416_p2)
);

PEG_Yvec_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_C_2_q0),
    .din1(bitcast_ln78_1_reg_1526),
    .ce(1'b1),
    .dout(grp_fu_422_p2)
);

PEG_Yvec_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_C_3_q0),
    .din1(bitcast_ln78_2_reg_1531),
    .ce(1'b1),
    .dout(grp_fu_428_p2)
);

PEG_Yvec_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_C_4_q0),
    .din1(bitcast_ln78_3_reg_1536),
    .ce(1'b1),
    .dout(grp_fu_434_p2)
);

PEG_Yvec_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_C_5_q0),
    .din1(bitcast_ln78_4_reg_1541),
    .ce(1'b1),
    .dout(grp_fu_440_p2)
);

PEG_Yvec_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_C_6_q0),
    .din1(bitcast_ln78_5_reg_1546),
    .ce(1'b1),
    .dout(grp_fu_446_p2)
);

PEG_Yvec_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_C_7_q0),
    .din1(bitcast_ln78_6_reg_1551),
    .ce(1'b1),
    .dout(grp_fu_452_p2)
);

PEG_Yvec_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_1295)) begin
            j_fu_244 <= j_2_fu_1346_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_244 <= start_32_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        local_C_1_addr_reg_1570_pp0_iter1_reg <= local_C_1_addr_reg_1570;
        local_C_2_addr_reg_1580_pp0_iter1_reg <= local_C_2_addr_reg_1580;
        local_C_3_addr_reg_1590_pp0_iter1_reg <= local_C_3_addr_reg_1590;
        local_C_4_addr_reg_1600_pp0_iter1_reg <= local_C_4_addr_reg_1600;
        local_C_5_addr_reg_1610_pp0_iter1_reg <= local_C_5_addr_reg_1610;
        local_C_6_addr_reg_1620_pp0_iter1_reg <= local_C_6_addr_reg_1620;
        local_C_7_addr_reg_1630_pp0_iter1_reg <= local_C_7_addr_reg_1630;
        local_C_addr_reg_1560_pp0_iter1_reg <= local_C_addr_reg_1560;
        tmp_10_reg_1586_pp0_iter1_reg <= tmp_10_reg_1586;
        tmp_11_reg_1596_pp0_iter1_reg <= tmp_11_reg_1596;
        tmp_12_reg_1606_pp0_iter1_reg <= tmp_12_reg_1606;
        tmp_13_reg_1616_pp0_iter1_reg <= tmp_13_reg_1616;
        tmp_14_reg_1626_pp0_iter1_reg <= tmp_14_reg_1626;
        tmp_3_reg_1556_pp0_iter1_reg <= tmp_3_reg_1556;
        tmp_8_reg_1566_pp0_iter1_reg <= tmp_8_reg_1566;
        tmp_9_reg_1576_pp0_iter1_reg <= tmp_9_reg_1576;
        tmp_reg_1512_pp0_iter1_reg <= tmp_reg_1512;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        local_C_1_addr_reg_1570_pp0_iter2_reg <= local_C_1_addr_reg_1570_pp0_iter1_reg;
        local_C_1_addr_reg_1570_pp0_iter3_reg <= local_C_1_addr_reg_1570_pp0_iter2_reg;
        local_C_1_addr_reg_1570_pp0_iter4_reg <= local_C_1_addr_reg_1570_pp0_iter3_reg;
        local_C_2_addr_reg_1580_pp0_iter2_reg <= local_C_2_addr_reg_1580_pp0_iter1_reg;
        local_C_2_addr_reg_1580_pp0_iter3_reg <= local_C_2_addr_reg_1580_pp0_iter2_reg;
        local_C_2_addr_reg_1580_pp0_iter4_reg <= local_C_2_addr_reg_1580_pp0_iter3_reg;
        local_C_3_addr_reg_1590_pp0_iter2_reg <= local_C_3_addr_reg_1590_pp0_iter1_reg;
        local_C_3_addr_reg_1590_pp0_iter3_reg <= local_C_3_addr_reg_1590_pp0_iter2_reg;
        local_C_3_addr_reg_1590_pp0_iter4_reg <= local_C_3_addr_reg_1590_pp0_iter3_reg;
        local_C_4_addr_reg_1600_pp0_iter2_reg <= local_C_4_addr_reg_1600_pp0_iter1_reg;
        local_C_4_addr_reg_1600_pp0_iter3_reg <= local_C_4_addr_reg_1600_pp0_iter2_reg;
        local_C_4_addr_reg_1600_pp0_iter4_reg <= local_C_4_addr_reg_1600_pp0_iter3_reg;
        local_C_5_addr_reg_1610_pp0_iter2_reg <= local_C_5_addr_reg_1610_pp0_iter1_reg;
        local_C_5_addr_reg_1610_pp0_iter3_reg <= local_C_5_addr_reg_1610_pp0_iter2_reg;
        local_C_5_addr_reg_1610_pp0_iter4_reg <= local_C_5_addr_reg_1610_pp0_iter3_reg;
        local_C_6_addr_reg_1620_pp0_iter2_reg <= local_C_6_addr_reg_1620_pp0_iter1_reg;
        local_C_6_addr_reg_1620_pp0_iter3_reg <= local_C_6_addr_reg_1620_pp0_iter2_reg;
        local_C_6_addr_reg_1620_pp0_iter4_reg <= local_C_6_addr_reg_1620_pp0_iter3_reg;
        local_C_7_addr_reg_1630_pp0_iter2_reg <= local_C_7_addr_reg_1630_pp0_iter1_reg;
        local_C_7_addr_reg_1630_pp0_iter3_reg <= local_C_7_addr_reg_1630_pp0_iter2_reg;
        local_C_7_addr_reg_1630_pp0_iter4_reg <= local_C_7_addr_reg_1630_pp0_iter3_reg;
        local_C_addr_reg_1560_pp0_iter2_reg <= local_C_addr_reg_1560_pp0_iter1_reg;
        local_C_addr_reg_1560_pp0_iter3_reg <= local_C_addr_reg_1560_pp0_iter2_reg;
        local_C_addr_reg_1560_pp0_iter4_reg <= local_C_addr_reg_1560_pp0_iter3_reg;
        tmp_10_reg_1586_pp0_iter2_reg <= tmp_10_reg_1586_pp0_iter1_reg;
        tmp_10_reg_1586_pp0_iter3_reg <= tmp_10_reg_1586_pp0_iter2_reg;
        tmp_10_reg_1586_pp0_iter4_reg <= tmp_10_reg_1586_pp0_iter3_reg;
        tmp_11_reg_1596_pp0_iter2_reg <= tmp_11_reg_1596_pp0_iter1_reg;
        tmp_11_reg_1596_pp0_iter3_reg <= tmp_11_reg_1596_pp0_iter2_reg;
        tmp_11_reg_1596_pp0_iter4_reg <= tmp_11_reg_1596_pp0_iter3_reg;
        tmp_12_reg_1606_pp0_iter2_reg <= tmp_12_reg_1606_pp0_iter1_reg;
        tmp_12_reg_1606_pp0_iter3_reg <= tmp_12_reg_1606_pp0_iter2_reg;
        tmp_12_reg_1606_pp0_iter4_reg <= tmp_12_reg_1606_pp0_iter3_reg;
        tmp_13_reg_1616_pp0_iter2_reg <= tmp_13_reg_1616_pp0_iter1_reg;
        tmp_13_reg_1616_pp0_iter3_reg <= tmp_13_reg_1616_pp0_iter2_reg;
        tmp_13_reg_1616_pp0_iter4_reg <= tmp_13_reg_1616_pp0_iter3_reg;
        tmp_14_reg_1626_pp0_iter2_reg <= tmp_14_reg_1626_pp0_iter1_reg;
        tmp_14_reg_1626_pp0_iter3_reg <= tmp_14_reg_1626_pp0_iter2_reg;
        tmp_14_reg_1626_pp0_iter4_reg <= tmp_14_reg_1626_pp0_iter3_reg;
        tmp_3_reg_1556_pp0_iter2_reg <= tmp_3_reg_1556_pp0_iter1_reg;
        tmp_3_reg_1556_pp0_iter3_reg <= tmp_3_reg_1556_pp0_iter2_reg;
        tmp_3_reg_1556_pp0_iter4_reg <= tmp_3_reg_1556_pp0_iter3_reg;
        tmp_8_reg_1566_pp0_iter2_reg <= tmp_8_reg_1566_pp0_iter1_reg;
        tmp_8_reg_1566_pp0_iter3_reg <= tmp_8_reg_1566_pp0_iter2_reg;
        tmp_8_reg_1566_pp0_iter4_reg <= tmp_8_reg_1566_pp0_iter3_reg;
        tmp_9_reg_1576_pp0_iter2_reg <= tmp_9_reg_1576_pp0_iter1_reg;
        tmp_9_reg_1576_pp0_iter3_reg <= tmp_9_reg_1576_pp0_iter2_reg;
        tmp_9_reg_1576_pp0_iter4_reg <= tmp_9_reg_1576_pp0_iter3_reg;
        tmp_reg_1512_pp0_iter2_reg <= tmp_reg_1512_pp0_iter1_reg;
        tmp_reg_1512_pp0_iter3_reg <= tmp_reg_1512_pp0_iter2_reg;
        tmp_reg_1512_pp0_iter4_reg <= tmp_reg_1512_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bitcast_ln78_1_reg_1526 <= bitcast_ln78_1_fu_930_p1;
        bitcast_ln78_2_reg_1531 <= bitcast_ln78_2_fu_934_p1;
        bitcast_ln78_3_reg_1536 <= bitcast_ln78_3_fu_938_p1;
        bitcast_ln78_4_reg_1541 <= bitcast_ln78_4_fu_942_p1;
        bitcast_ln78_5_reg_1546 <= bitcast_ln78_5_fu_946_p1;
        bitcast_ln78_6_reg_1551 <= bitcast_ln78_6_fu_950_p1;
        bitcast_ln78_reg_1521 <= bitcast_ln78_fu_926_p1;
        elem_val_axv_M_elems_reg_1516 <= elem_val_axv_M_elems_fu_922_p1;
        tmp_10_reg_1586 <= select_ln78_12_fu_1066_p3[32'd1];
        tmp_11_reg_1596 <= select_ln78_9_fu_1038_p3[32'd1];
        tmp_12_reg_1606 <= select_ln78_6_fu_1010_p3[32'd1];
        tmp_13_reg_1616 <= select_ln78_3_fu_982_p3[32'd1];
        tmp_14_reg_1626 <= select_ln78_fu_954_p3[32'd1];
        tmp_3_reg_1556 <= select_ln78_21_fu_1150_p3[32'd1];
        tmp_8_reg_1566 <= select_ln78_18_fu_1122_p3[32'd1];
        tmp_9_reg_1576 <= select_ln78_15_fu_1094_p3[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_8_fu_1255_p3 == 1'd0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_1_addr_reg_1570 <= zext_ln541_1_fu_1263_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_9_fu_1268_p3 == 1'd0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_2_addr_reg_1580 <= zext_ln541_2_fu_1276_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_10_fu_1281_p3 == 1'd0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_3_addr_reg_1590 <= zext_ln541_3_fu_1289_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_11_fu_1294_p3 == 1'd0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_4_addr_reg_1600 <= zext_ln541_4_fu_1302_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_12_fu_1307_p3 == 1'd0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_5_addr_reg_1610 <= zext_ln541_5_fu_1315_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_13_fu_1320_p3 == 1'd0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_6_addr_reg_1620 <= zext_ln541_6_fu_1328_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_14_fu_1333_p3 == 1'd0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_7_addr_reg_1630 <= zext_ln541_7_fu_1341_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_3_fu_1242_p3 == 1'd0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_addr_reg_1560 <= zext_ln541_fu_1250_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_1512 <= tmp_nbreadreq_fu_260_p3;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_1 = start_32_3;
    end else begin
        ap_sig_allocacmp_j_1 = j_fu_244;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_0_0_2_out_o = select_ln78_23_fu_1170_p3;
    end else begin
        elem_i_val_row_sroa_0_0_2_out_o = elem_i_val_row_sroa_0_0_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_0_0_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_0_0_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_0_1_2_out_o = select_ln78_22_fu_1158_p3;
    end else begin
        elem_i_val_row_sroa_0_1_2_out_o = elem_i_val_row_sroa_0_1_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_0_1_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_0_1_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_0_2_2_out_o = select_ln78_21_fu_1150_p3;
    end else begin
        elem_i_val_row_sroa_0_2_2_out_o = elem_i_val_row_sroa_0_2_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_0_2_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_0_2_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1020_0_2_out_o = select_ln78_11_fu_1058_p3;
    end else begin
        elem_i_val_row_sroa_1020_0_2_out_o = elem_i_val_row_sroa_1020_0_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1020_0_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_1020_0_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1020_1_2_out_o = select_ln78_10_fu_1046_p3;
    end else begin
        elem_i_val_row_sroa_1020_1_2_out_o = elem_i_val_row_sroa_1020_1_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1020_1_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_1020_1_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1020_2_2_out_o = select_ln78_9_fu_1038_p3;
    end else begin
        elem_i_val_row_sroa_1020_2_2_out_o = elem_i_val_row_sroa_1020_2_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1020_2_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_1020_2_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1223_0_2_out_o = select_ln78_8_fu_1030_p3;
    end else begin
        elem_i_val_row_sroa_1223_0_2_out_o = elem_i_val_row_sroa_1223_0_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1223_0_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_1223_0_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1223_1_2_out_o = select_ln78_7_fu_1018_p3;
    end else begin
        elem_i_val_row_sroa_1223_1_2_out_o = elem_i_val_row_sroa_1223_1_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1223_1_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_1223_1_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1223_2_2_out_o = select_ln78_6_fu_1010_p3;
    end else begin
        elem_i_val_row_sroa_1223_2_2_out_o = elem_i_val_row_sroa_1223_2_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1223_2_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_1223_2_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1426_0_2_out_o = select_ln78_5_fu_1002_p3;
    end else begin
        elem_i_val_row_sroa_1426_0_2_out_o = elem_i_val_row_sroa_1426_0_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1426_0_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_1426_0_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1426_1_2_out_o = select_ln78_4_fu_990_p3;
    end else begin
        elem_i_val_row_sroa_1426_1_2_out_o = elem_i_val_row_sroa_1426_1_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1426_1_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_1426_1_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1426_2_2_out_o = select_ln78_3_fu_982_p3;
    end else begin
        elem_i_val_row_sroa_1426_2_2_out_o = elem_i_val_row_sroa_1426_2_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1426_2_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_1426_2_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1629_0_2_out_o = select_ln78_2_fu_974_p3;
    end else begin
        elem_i_val_row_sroa_1629_0_2_out_o = elem_i_val_row_sroa_1629_0_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1629_0_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_1629_0_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1629_1_2_out_o = select_ln78_1_fu_962_p3;
    end else begin
        elem_i_val_row_sroa_1629_1_2_out_o = elem_i_val_row_sroa_1629_1_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1629_1_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_1629_1_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1629_2_2_out_o = select_ln78_fu_954_p3;
    end else begin
        elem_i_val_row_sroa_1629_2_2_out_o = elem_i_val_row_sroa_1629_2_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1629_2_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_1629_2_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_411_0_2_out_o = select_ln78_20_fu_1142_p3;
    end else begin
        elem_i_val_row_sroa_411_0_2_out_o = elem_i_val_row_sroa_411_0_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_411_0_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_411_0_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_411_1_2_out_o = select_ln78_19_fu_1130_p3;
    end else begin
        elem_i_val_row_sroa_411_1_2_out_o = elem_i_val_row_sroa_411_1_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_411_1_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_411_1_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_411_2_2_out_o = select_ln78_18_fu_1122_p3;
    end else begin
        elem_i_val_row_sroa_411_2_2_out_o = elem_i_val_row_sroa_411_2_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_411_2_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_411_2_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_614_0_2_out_o = select_ln78_17_fu_1114_p3;
    end else begin
        elem_i_val_row_sroa_614_0_2_out_o = elem_i_val_row_sroa_614_0_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_614_0_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_614_0_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_614_1_2_out_o = select_ln78_16_fu_1102_p3;
    end else begin
        elem_i_val_row_sroa_614_1_2_out_o = elem_i_val_row_sroa_614_1_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_614_1_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_614_1_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_614_2_2_out_o = select_ln78_15_fu_1094_p3;
    end else begin
        elem_i_val_row_sroa_614_2_2_out_o = elem_i_val_row_sroa_614_2_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_614_2_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_614_2_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_817_0_2_out_o = select_ln78_14_fu_1086_p3;
    end else begin
        elem_i_val_row_sroa_817_0_2_out_o = elem_i_val_row_sroa_817_0_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_817_0_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_817_0_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_817_1_2_out_o = select_ln78_13_fu_1074_p3;
    end else begin
        elem_i_val_row_sroa_817_1_2_out_o = elem_i_val_row_sroa_817_1_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_817_1_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_817_1_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_817_2_2_out_o = select_ln78_12_fu_1066_p3;
    end else begin
        elem_i_val_row_sroa_817_2_2_out_o = elem_i_val_row_sroa_817_2_2_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_817_2_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_817_2_2_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln316_fu_466_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (fifo_aXvec_s_empty_n == 1'b1))) begin
        fifo_aXvec_s_read = 1'b1;
    end else begin
        fifo_aXvec_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_1_ce0 = 1'b1;
    end else begin
        local_C_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        local_C_1_ce1 = 1'b1;
    end else begin
        local_C_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_8_reg_1566_pp0_iter4_reg == 1'd0) & (tmp_reg_1512_pp0_iter4_reg == 1'd1))) begin
        local_C_1_we1 = 1'b1;
    end else begin
        local_C_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_2_ce0 = 1'b1;
    end else begin
        local_C_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        local_C_2_ce1 = 1'b1;
    end else begin
        local_C_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_9_reg_1576_pp0_iter4_reg == 1'd0) & (tmp_reg_1512_pp0_iter4_reg == 1'd1))) begin
        local_C_2_we1 = 1'b1;
    end else begin
        local_C_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_3_ce0 = 1'b1;
    end else begin
        local_C_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        local_C_3_ce1 = 1'b1;
    end else begin
        local_C_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_10_reg_1586_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_reg_1512_pp0_iter4_reg == 1'd1))) begin
        local_C_3_we1 = 1'b1;
    end else begin
        local_C_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_4_ce0 = 1'b1;
    end else begin
        local_C_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        local_C_4_ce1 = 1'b1;
    end else begin
        local_C_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_11_reg_1596_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_reg_1512_pp0_iter4_reg == 1'd1))) begin
        local_C_4_we1 = 1'b1;
    end else begin
        local_C_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_5_ce0 = 1'b1;
    end else begin
        local_C_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        local_C_5_ce1 = 1'b1;
    end else begin
        local_C_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_12_reg_1606_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_reg_1512_pp0_iter4_reg == 1'd1))) begin
        local_C_5_we1 = 1'b1;
    end else begin
        local_C_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_6_ce0 = 1'b1;
    end else begin
        local_C_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        local_C_6_ce1 = 1'b1;
    end else begin
        local_C_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_13_reg_1616_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_reg_1512_pp0_iter4_reg == 1'd1))) begin
        local_C_6_we1 = 1'b1;
    end else begin
        local_C_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_7_ce0 = 1'b1;
    end else begin
        local_C_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        local_C_7_ce1 = 1'b1;
    end else begin
        local_C_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_14_reg_1626_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_reg_1512_pp0_iter4_reg == 1'd1))) begin
        local_C_7_we1 = 1'b1;
    end else begin
        local_C_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_ce0 = 1'b1;
    end else begin
        local_C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        local_C_ce1 = 1'b1;
    end else begin
        local_C_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_3_reg_1556_pp0_iter4_reg == 1'd0) & (tmp_reg_1512_pp0_iter4_reg == 1'd1))) begin
        local_C_we1 = 1'b1;
    end else begin
        local_C_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_row_V_1_fu_1226_p3 = {{trunc_ln78_18_fu_998_p1}, {select_ln78_5_fu_1002_p3}};

assign a_row_V_2_fu_1218_p3 = {{trunc_ln78_19_fu_1026_p1}, {select_ln78_8_fu_1030_p3}};

assign a_row_V_3_fu_1210_p3 = {{trunc_ln78_20_fu_1054_p1}, {select_ln78_11_fu_1058_p3}};

assign a_row_V_4_fu_1202_p3 = {{trunc_ln78_21_fu_1082_p1}, {select_ln78_14_fu_1086_p3}};

assign a_row_V_5_fu_1194_p3 = {{trunc_ln78_22_fu_1110_p1}, {select_ln78_17_fu_1114_p3}};

assign a_row_V_6_fu_1186_p3 = {{trunc_ln78_23_fu_1138_p1}, {select_ln78_20_fu_1142_p3}};

assign a_row_V_7_fu_1178_p3 = {{trunc_ln78_24_fu_1166_p1}, {select_ln78_23_fu_1170_p3}};

assign a_row_V_fu_1234_p3 = {{trunc_ln78_17_fu_970_p1}, {select_ln78_2_fu_974_p3}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1295 = ((icmp_ln316_fu_466_p2 == 1'd1) & (tmp_nbreadreq_fu_260_p3 == 1'd1) & (ap_start_int == 1'b1));
end

always @ (*) begin
    ap_enable_operation_150 = (ap_predicate_op150_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_155 = (ap_predicate_op155_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_160 = (ap_predicate_op160_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_165 = (ap_predicate_op165_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_170 = (ap_predicate_op170_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_175 = (ap_predicate_op175_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_180 = (ap_predicate_op180_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_185 = (ap_predicate_op185_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_214 = (ap_predicate_op214_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_216 = (ap_predicate_op216_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_218 = (ap_predicate_op218_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_220 = (ap_predicate_op220_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_222 = (ap_predicate_op222_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_224 = (ap_predicate_op224_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_226 = (ap_predicate_op226_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_228 = (ap_predicate_op228_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_255 = (ap_predicate_op255_store_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_258 = (ap_predicate_op258_store_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_261 = (ap_predicate_op261_store_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_264 = (ap_predicate_op264_store_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_267 = (ap_predicate_op267_store_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_270 = (ap_predicate_op270_store_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_273 = (ap_predicate_op273_store_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_276 = (ap_predicate_op276_store_state6 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state1_pp0_iter0_stage0 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state6_pp0_iter5_stage0 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

always @ (*) begin
    ap_predicate_op150_load_state1 = ((icmp_ln316_fu_466_p2 == 1'd1) & (tmp_3_fu_1242_p3 == 1'd0) & (tmp_nbreadreq_fu_260_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op155_load_state1 = ((icmp_ln316_fu_466_p2 == 1'd1) & (tmp_8_fu_1255_p3 == 1'd0) & (tmp_nbreadreq_fu_260_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op160_load_state1 = ((icmp_ln316_fu_466_p2 == 1'd1) & (tmp_9_fu_1268_p3 == 1'd0) & (tmp_nbreadreq_fu_260_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op165_load_state1 = ((icmp_ln316_fu_466_p2 == 1'd1) & (tmp_10_fu_1281_p3 == 1'd0) & (tmp_nbreadreq_fu_260_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op170_load_state1 = ((icmp_ln316_fu_466_p2 == 1'd1) & (tmp_11_fu_1294_p3 == 1'd0) & (tmp_nbreadreq_fu_260_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op175_load_state1 = ((icmp_ln316_fu_466_p2 == 1'd1) & (tmp_12_fu_1307_p3 == 1'd0) & (tmp_nbreadreq_fu_260_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op180_load_state1 = ((icmp_ln316_fu_466_p2 == 1'd1) & (tmp_13_fu_1320_p3 == 1'd0) & (tmp_nbreadreq_fu_260_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op185_load_state1 = ((icmp_ln316_fu_466_p2 == 1'd1) & (tmp_14_fu_1333_p3 == 1'd0) & (tmp_nbreadreq_fu_260_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op214_load_state2 = ((tmp_3_reg_1556 == 1'd0) & (tmp_reg_1512 == 1'd1));
end

always @ (*) begin
    ap_predicate_op216_load_state2 = ((tmp_8_reg_1566 == 1'd0) & (tmp_reg_1512 == 1'd1));
end

always @ (*) begin
    ap_predicate_op218_load_state2 = ((tmp_9_reg_1576 == 1'd0) & (tmp_reg_1512 == 1'd1));
end

always @ (*) begin
    ap_predicate_op220_load_state2 = ((tmp_10_reg_1586 == 1'd0) & (tmp_reg_1512 == 1'd1));
end

always @ (*) begin
    ap_predicate_op222_load_state2 = ((tmp_11_reg_1596 == 1'd0) & (tmp_reg_1512 == 1'd1));
end

always @ (*) begin
    ap_predicate_op224_load_state2 = ((tmp_12_reg_1606 == 1'd0) & (tmp_reg_1512 == 1'd1));
end

always @ (*) begin
    ap_predicate_op226_load_state2 = ((tmp_13_reg_1616 == 1'd0) & (tmp_reg_1512 == 1'd1));
end

always @ (*) begin
    ap_predicate_op228_load_state2 = ((tmp_14_reg_1626 == 1'd0) & (tmp_reg_1512 == 1'd1));
end

always @ (*) begin
    ap_predicate_op255_store_state6 = ((tmp_3_reg_1556_pp0_iter4_reg == 1'd0) & (tmp_reg_1512_pp0_iter4_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op258_store_state6 = ((tmp_8_reg_1566_pp0_iter4_reg == 1'd0) & (tmp_reg_1512_pp0_iter4_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op261_store_state6 = ((tmp_9_reg_1576_pp0_iter4_reg == 1'd0) & (tmp_reg_1512_pp0_iter4_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op264_store_state6 = ((tmp_10_reg_1586_pp0_iter4_reg == 1'd0) & (tmp_reg_1512_pp0_iter4_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op267_store_state6 = ((tmp_11_reg_1596_pp0_iter4_reg == 1'd0) & (tmp_reg_1512_pp0_iter4_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op270_store_state6 = ((tmp_12_reg_1606_pp0_iter4_reg == 1'd0) & (tmp_reg_1512_pp0_iter4_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op273_store_state6 = ((tmp_13_reg_1616_pp0_iter4_reg == 1'd0) & (tmp_reg_1512_pp0_iter4_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op276_store_state6 = ((tmp_14_reg_1626_pp0_iter4_reg == 1'd0) & (tmp_reg_1512_pp0_iter4_reg == 1'd1));
end

assign bitcast_ln78_1_fu_930_p1 = trunc_ln78_4_fu_596_p4;

assign bitcast_ln78_2_fu_934_p1 = trunc_ln78_5_fu_606_p4;

assign bitcast_ln78_3_fu_938_p1 = trunc_ln78_6_fu_616_p4;

assign bitcast_ln78_4_fu_942_p1 = trunc_ln78_7_fu_626_p4;

assign bitcast_ln78_5_fu_946_p1 = trunc_ln78_8_fu_636_p4;

assign bitcast_ln78_6_fu_950_p1 = trunc_ln78_9_fu_646_p4;

assign bitcast_ln78_fu_926_p1 = trunc_ln78_3_fu_586_p4;

assign elem_i_val_row_sroa_1_fu_718_p4 = {{fifo_aXvec_s_dout[43:36]}};

assign elem_i_val_row_sroa_2_fu_752_p4 = {{fifo_aXvec_s_dout[61:54]}};

assign elem_i_val_row_sroa_3_fu_786_p4 = {{fifo_aXvec_s_dout[79:72]}};

assign elem_i_val_row_sroa_4_fu_820_p4 = {{fifo_aXvec_s_dout[97:90]}};

assign elem_i_val_row_sroa_5_fu_854_p4 = {{fifo_aXvec_s_dout[115:108]}};

assign elem_i_val_row_sroa_6_fu_888_p4 = {{fifo_aXvec_s_dout[133:126]}};

assign elem_i_val_row_sroa_s_fu_684_p4 = {{fifo_aXvec_s_dout[25:18]}};

assign elem_val_axv_M_elems_fu_922_p1 = trunc_ln3_fu_576_p4;

assign fifo_aXvec_s_read_nbread_fu_268_p2_0 = fifo_aXvec_s_empty_n;

assign icmp_ln316_fu_466_p2 = (($signed(ap_sig_allocacmp_j_1) < $signed(end_32)) ? 1'b1 : 1'b0);

assign j_2_fu_1346_p2 = (ap_sig_allocacmp_j_1 + 32'd1);

assign local_C_1_address0 = zext_ln541_1_fu_1263_p1;

assign local_C_1_address1 = local_C_1_addr_reg_1570_pp0_iter4_reg;

assign local_C_1_d1 = grp_fu_416_p2;

assign local_C_2_address0 = zext_ln541_2_fu_1276_p1;

assign local_C_2_address1 = local_C_2_addr_reg_1580_pp0_iter4_reg;

assign local_C_2_d1 = grp_fu_422_p2;

assign local_C_3_address0 = zext_ln541_3_fu_1289_p1;

assign local_C_3_address1 = local_C_3_addr_reg_1590_pp0_iter4_reg;

assign local_C_3_d1 = grp_fu_428_p2;

assign local_C_4_address0 = zext_ln541_4_fu_1302_p1;

assign local_C_4_address1 = local_C_4_addr_reg_1600_pp0_iter4_reg;

assign local_C_4_d1 = grp_fu_434_p2;

assign local_C_5_address0 = zext_ln541_5_fu_1315_p1;

assign local_C_5_address1 = local_C_5_addr_reg_1610_pp0_iter4_reg;

assign local_C_5_d1 = grp_fu_440_p2;

assign local_C_6_address0 = zext_ln541_6_fu_1328_p1;

assign local_C_6_address1 = local_C_6_addr_reg_1620_pp0_iter4_reg;

assign local_C_6_d1 = grp_fu_446_p2;

assign local_C_7_address0 = zext_ln541_7_fu_1341_p1;

assign local_C_7_address1 = local_C_7_addr_reg_1630_pp0_iter4_reg;

assign local_C_7_d1 = grp_fu_452_p2;

assign local_C_address0 = zext_ln541_fu_1250_p1;

assign local_C_address1 = local_C_addr_reg_1560_pp0_iter4_reg;

assign local_C_d1 = grp_fu_410_p2;

assign select_ln78_10_fu_1046_p3 = ((fifo_aXvec_s_read_nbread_fu_268_p2_0[0:0] == 1'b1) ? trunc_ln78_11_fu_796_p4 : elem_i_val_row_sroa_1020_1_2_out_i);

assign select_ln78_11_fu_1058_p3 = ((fifo_aXvec_s_read_nbread_fu_268_p2_0[0:0] == 1'b1) ? elem_i_val_row_sroa_3_fu_786_p4 : elem_i_val_row_sroa_1020_0_2_out_i);

assign select_ln78_12_fu_1066_p3 = ((fifo_aXvec_s_read_nbread_fu_268_p2_0[0:0] == 1'b1) ? zext_ln78_3_fu_782_p1 : elem_i_val_row_sroa_817_2_2_out_i);

assign select_ln78_13_fu_1074_p3 = ((fifo_aXvec_s_read_nbread_fu_268_p2_0[0:0] == 1'b1) ? trunc_ln78_10_fu_762_p4 : elem_i_val_row_sroa_817_1_2_out_i);

assign select_ln78_14_fu_1086_p3 = ((fifo_aXvec_s_read_nbread_fu_268_p2_0[0:0] == 1'b1) ? elem_i_val_row_sroa_2_fu_752_p4 : elem_i_val_row_sroa_817_0_2_out_i);

assign select_ln78_15_fu_1094_p3 = ((fifo_aXvec_s_read_nbread_fu_268_p2_0[0:0] == 1'b1) ? zext_ln78_2_fu_748_p1 : elem_i_val_row_sroa_614_2_2_out_i);

assign select_ln78_16_fu_1102_p3 = ((fifo_aXvec_s_read_nbread_fu_268_p2_0[0:0] == 1'b1) ? trunc_ln78_s_fu_728_p4 : elem_i_val_row_sroa_614_1_2_out_i);

assign select_ln78_17_fu_1114_p3 = ((fifo_aXvec_s_read_nbread_fu_268_p2_0[0:0] == 1'b1) ? elem_i_val_row_sroa_1_fu_718_p4 : elem_i_val_row_sroa_614_0_2_out_i);

assign select_ln78_18_fu_1122_p3 = ((fifo_aXvec_s_read_nbread_fu_268_p2_0[0:0] == 1'b1) ? zext_ln78_1_fu_714_p1 : elem_i_val_row_sroa_411_2_2_out_i);

assign select_ln78_19_fu_1130_p3 = ((fifo_aXvec_s_read_nbread_fu_268_p2_0[0:0] == 1'b1) ? trunc_ln78_2_fu_694_p4 : elem_i_val_row_sroa_411_1_2_out_i);

assign select_ln78_1_fu_962_p3 = ((fifo_aXvec_s_read_nbread_fu_268_p2_0[0:0] == 1'b1) ? trunc_ln78_15_fu_898_p4 : elem_i_val_row_sroa_1629_1_2_out_i);

assign select_ln78_20_fu_1142_p3 = ((fifo_aXvec_s_read_nbread_fu_268_p2_0[0:0] == 1'b1) ? elem_i_val_row_sroa_s_fu_684_p4 : elem_i_val_row_sroa_411_0_2_out_i);

assign select_ln78_21_fu_1150_p3 = ((fifo_aXvec_s_read_nbread_fu_268_p2_0[0:0] == 1'b1) ? zext_ln78_fu_680_p1 : elem_i_val_row_sroa_0_2_2_out_i);

assign select_ln78_22_fu_1158_p3 = ((fifo_aXvec_s_read_nbread_fu_268_p2_0[0:0] == 1'b1) ? trunc_ln78_1_fu_660_p4 : elem_i_val_row_sroa_0_1_2_out_i);

assign select_ln78_23_fu_1170_p3 = ((fifo_aXvec_s_read_nbread_fu_268_p2_0[0:0] == 1'b1) ? trunc_ln78_fu_656_p1 : elem_i_val_row_sroa_0_0_2_out_i);

assign select_ln78_2_fu_974_p3 = ((fifo_aXvec_s_read_nbread_fu_268_p2_0[0:0] == 1'b1) ? elem_i_val_row_sroa_6_fu_888_p4 : elem_i_val_row_sroa_1629_0_2_out_i);

assign select_ln78_3_fu_982_p3 = ((fifo_aXvec_s_read_nbread_fu_268_p2_0[0:0] == 1'b1) ? zext_ln78_4_fu_884_p1 : elem_i_val_row_sroa_1426_2_2_out_i);

assign select_ln78_4_fu_990_p3 = ((fifo_aXvec_s_read_nbread_fu_268_p2_0[0:0] == 1'b1) ? trunc_ln78_13_fu_864_p4 : elem_i_val_row_sroa_1426_1_2_out_i);

assign select_ln78_5_fu_1002_p3 = ((fifo_aXvec_s_read_nbread_fu_268_p2_0[0:0] == 1'b1) ? elem_i_val_row_sroa_5_fu_854_p4 : elem_i_val_row_sroa_1426_0_2_out_i);

assign select_ln78_6_fu_1010_p3 = ((fifo_aXvec_s_read_nbread_fu_268_p2_0[0:0] == 1'b1) ? zext_ln78_7_fu_850_p1 : elem_i_val_row_sroa_1223_2_2_out_i);

assign select_ln78_7_fu_1018_p3 = ((fifo_aXvec_s_read_nbread_fu_268_p2_0[0:0] == 1'b1) ? trunc_ln78_12_fu_830_p4 : elem_i_val_row_sroa_1223_1_2_out_i);

assign select_ln78_8_fu_1030_p3 = ((fifo_aXvec_s_read_nbread_fu_268_p2_0[0:0] == 1'b1) ? elem_i_val_row_sroa_4_fu_820_p4 : elem_i_val_row_sroa_1223_0_2_out_i);

assign select_ln78_9_fu_1038_p3 = ((fifo_aXvec_s_read_nbread_fu_268_p2_0[0:0] == 1'b1) ? zext_ln78_6_fu_816_p1 : elem_i_val_row_sroa_1020_2_2_out_i);

assign select_ln78_fu_954_p3 = ((fifo_aXvec_s_read_nbread_fu_268_p2_0[0:0] == 1'b1) ? zext_ln78_5_fu_918_p1 : elem_i_val_row_sroa_1629_2_2_out_i);

assign tmp_10_fu_1281_p3 = select_ln78_12_fu_1066_p3[32'd1];

assign tmp_11_fu_1294_p3 = select_ln78_9_fu_1038_p3[32'd1];

assign tmp_12_fu_1307_p3 = select_ln78_6_fu_1010_p3[32'd1];

assign tmp_13_fu_1320_p3 = select_ln78_3_fu_982_p3[32'd1];

assign tmp_14_fu_1333_p3 = select_ln78_fu_954_p3[32'd1];

assign tmp_1_fu_670_p4 = {{fifo_aXvec_s_dout[17:16]}};

assign tmp_2_fu_704_p4 = {{fifo_aXvec_s_dout[35:34]}};

assign tmp_3_fu_1242_p3 = select_ln78_21_fu_1150_p3[32'd1];

assign tmp_4_fu_738_p4 = {{fifo_aXvec_s_dout[53:52]}};

assign tmp_5_fu_772_p4 = {{fifo_aXvec_s_dout[71:70]}};

assign tmp_6_fu_806_p4 = {{fifo_aXvec_s_dout[89:88]}};

assign tmp_7_fu_840_p4 = {{fifo_aXvec_s_dout[107:106]}};

assign tmp_8_fu_1255_p3 = select_ln78_18_fu_1122_p3[32'd1];

assign tmp_9_fu_1268_p3 = select_ln78_15_fu_1094_p3[32'd1];

assign tmp_nbreadreq_fu_260_p3 = fifo_aXvec_s_empty_n;

assign trunc_ln3_fu_576_p4 = {{fifo_aXvec_s_dout[207:144]}};

assign trunc_ln78_10_fu_762_p4 = {{fifo_aXvec_s_dout[69:62]}};

assign trunc_ln78_11_fu_796_p4 = {{fifo_aXvec_s_dout[87:80]}};

assign trunc_ln78_12_fu_830_p4 = {{fifo_aXvec_s_dout[105:98]}};

assign trunc_ln78_13_fu_864_p4 = {{fifo_aXvec_s_dout[123:116]}};

assign trunc_ln78_14_fu_874_p4 = {{fifo_aXvec_s_dout[125:124]}};

assign trunc_ln78_15_fu_898_p4 = {{fifo_aXvec_s_dout[141:134]}};

assign trunc_ln78_16_fu_908_p4 = {{fifo_aXvec_s_dout[143:142]}};

assign trunc_ln78_17_fu_970_p1 = select_ln78_1_fu_962_p3[5:0];

assign trunc_ln78_18_fu_998_p1 = select_ln78_4_fu_990_p3[5:0];

assign trunc_ln78_19_fu_1026_p1 = select_ln78_7_fu_1018_p3[5:0];

assign trunc_ln78_1_fu_660_p4 = {{fifo_aXvec_s_dout[15:8]}};

assign trunc_ln78_20_fu_1054_p1 = select_ln78_10_fu_1046_p3[5:0];

assign trunc_ln78_21_fu_1082_p1 = select_ln78_13_fu_1074_p3[5:0];

assign trunc_ln78_22_fu_1110_p1 = select_ln78_16_fu_1102_p3[5:0];

assign trunc_ln78_23_fu_1138_p1 = select_ln78_19_fu_1130_p3[5:0];

assign trunc_ln78_24_fu_1166_p1 = select_ln78_22_fu_1158_p3[5:0];

assign trunc_ln78_2_fu_694_p4 = {{fifo_aXvec_s_dout[33:26]}};

assign trunc_ln78_3_fu_586_p4 = {{fifo_aXvec_s_dout[271:208]}};

assign trunc_ln78_4_fu_596_p4 = {{fifo_aXvec_s_dout[335:272]}};

assign trunc_ln78_5_fu_606_p4 = {{fifo_aXvec_s_dout[399:336]}};

assign trunc_ln78_6_fu_616_p4 = {{fifo_aXvec_s_dout[463:400]}};

assign trunc_ln78_7_fu_626_p4 = {{fifo_aXvec_s_dout[527:464]}};

assign trunc_ln78_8_fu_636_p4 = {{fifo_aXvec_s_dout[591:528]}};

assign trunc_ln78_9_fu_646_p4 = {{fifo_aXvec_s_dout[655:592]}};

assign trunc_ln78_fu_656_p1 = fifo_aXvec_s_dout[7:0];

assign trunc_ln78_s_fu_728_p4 = {{fifo_aXvec_s_dout[51:44]}};

assign zext_ln541_1_fu_1263_p1 = a_row_V_6_fu_1186_p3;

assign zext_ln541_2_fu_1276_p1 = a_row_V_5_fu_1194_p3;

assign zext_ln541_3_fu_1289_p1 = a_row_V_4_fu_1202_p3;

assign zext_ln541_4_fu_1302_p1 = a_row_V_3_fu_1210_p3;

assign zext_ln541_5_fu_1315_p1 = a_row_V_2_fu_1218_p3;

assign zext_ln541_6_fu_1328_p1 = a_row_V_1_fu_1226_p3;

assign zext_ln541_7_fu_1341_p1 = a_row_V_fu_1234_p3;

assign zext_ln541_fu_1250_p1 = a_row_V_7_fu_1178_p3;

assign zext_ln78_1_fu_714_p1 = tmp_2_fu_704_p4;

assign zext_ln78_2_fu_748_p1 = tmp_4_fu_738_p4;

assign zext_ln78_3_fu_782_p1 = tmp_5_fu_772_p4;

assign zext_ln78_4_fu_884_p1 = trunc_ln78_14_fu_874_p4;

assign zext_ln78_5_fu_918_p1 = trunc_ln78_16_fu_908_p4;

assign zext_ln78_6_fu_816_p1 = tmp_6_fu_806_p4;

assign zext_ln78_7_fu_850_p1 = tmp_7_fu_840_p4;

assign zext_ln78_fu_680_p1 = tmp_1_fu_670_p4;

endmodule //PEG_Yvec_PEG_Yvec_Pipeline_computation
