
MSC_TP_Noyau.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009484  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006b0  08009664  08009664  0000a664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009d14  08009d14  0000b070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009d14  08009d14  0000ad14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009d1c  08009d1c  0000b070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009d1c  08009d1c  0000ad1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009d20  08009d20  0000ad20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08009d24  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005594  20000070  08009d94  0000b070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005604  08009d94  0000b604  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b739  00000000  00000000  0000b0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000043e0  00000000  00000000  000267d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001890  00000000  00000000  0002abc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012f0  00000000  00000000  0002c450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023c2f  00000000  00000000  0002d740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020284  00000000  00000000  0005136f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d0e15  00000000  00000000  000715f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00142408  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f68  00000000  00000000  0014244c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  001493b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800964c 	.word	0x0800964c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	0800964c 	.word	0x0800964c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005ec:	b5b0      	push	{r4, r5, r7, lr}
 80005ee:	b086      	sub	sp, #24
 80005f0:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005f2:	4b09      	ldr	r3, [pc, #36]	@ (8000618 <MX_FREERTOS_Init+0x2c>)
 80005f4:	1d3c      	adds	r4, r7, #4
 80005f6:	461d      	mov	r5, r3
 80005f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005fc:	682b      	ldr	r3, [r5, #0]
 80005fe:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000600:	1d3b      	adds	r3, r7, #4
 8000602:	2100      	movs	r1, #0
 8000604:	4618      	mov	r0, r3
 8000606:	f004 ff68 	bl	80054da <osThreadCreate>
 800060a:	4603      	mov	r3, r0
 800060c:	4a03      	ldr	r2, [pc, #12]	@ (800061c <MX_FREERTOS_Init+0x30>)
 800060e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000610:	bf00      	nop
 8000612:	3718      	adds	r7, #24
 8000614:	46bd      	mov	sp, r7
 8000616:	bdb0      	pop	{r4, r5, r7, pc}
 8000618:	08009670 	.word	0x08009670
 800061c:	2000008c 	.word	0x2000008c

08000620 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000628:	2001      	movs	r0, #1
 800062a:	f004 ff7d 	bl	8005528 <osDelay>
 800062e:	e7fb      	b.n	8000628 <StartDefaultTask+0x8>

08000630 <ToggleLED>:
#include "fonctions.h"

TickType_t Period_Toggle = 0 ;

int ToggleLED(int argc, char ** argv)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b084      	sub	sp, #16
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
 8000638:	6039      	str	r1, [r7, #0]

	if (argc !=2)
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	2b02      	cmp	r3, #2
 800063e:	d005      	beq.n	800064c <ToggleLED+0x1c>
	{
		printf("C est 1 argument compris entre 0 et 1000 car on est presse ici\r\n"); // ATTENTION SI PAS DE \n  PRINTF STOCKER DANS TABLEAU CACHE DONC QUAND ON APPEllERA PRINTF, MEME SI ERREUR CORRIGE, CA RENVOIT CE QU IL Y A DANS CE TABLEAU, DONC CA PEUT FAIRE CROIRE QUE C EST PAS CORRIGE ALORS QUE SI
 8000640:	4822      	ldr	r0, [pc, #136]	@ (80006cc <ToggleLED+0x9c>)
 8000642:	f007 ffb5 	bl	80085b0 <puts>
		return -1; //arrête la fonction et -1 correspond traditionnellement à une erreur.
 8000646:	f04f 33ff 	mov.w	r3, #4294967295
 800064a:	e03a      	b.n	80006c2 <ToggleLED+0x92>
	}
	else if (atoi(argv[1]) >= FIVE_SEC){
 800064c:	683b      	ldr	r3, [r7, #0]
 800064e:	3304      	adds	r3, #4
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	4618      	mov	r0, r3
 8000654:	f007 fdfa 	bl	800824c <atoi>
 8000658:	4603      	mov	r3, r0
 800065a:	f241 3287 	movw	r2, #4999	@ 0x1387
 800065e:	4293      	cmp	r3, r2
 8000660:	dd05      	ble.n	800066e <ToggleLED+0x3e>
		printf("tu veux vraiment attendre plus de 5 secondes ?\r\n");
 8000662:	481b      	ldr	r0, [pc, #108]	@ (80006d0 <ToggleLED+0xa0>)
 8000664:	f007 ffa4 	bl	80085b0 <puts>
		return -1;
 8000668:	f04f 33ff 	mov.w	r3, #4294967295
 800066c:	e029      	b.n	80006c2 <ToggleLED+0x92>
	}
	else{
		int Period_Toggle_int = atoi(argv[1]);
 800066e:	683b      	ldr	r3, [r7, #0]
 8000670:	3304      	adds	r3, #4
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	4618      	mov	r0, r3
 8000676:	f007 fde9 	bl	800824c <atoi>
 800067a:	60f8      	str	r0, [r7, #12]
		Period_Toggle = (TickType_t) Period_Toggle_int;
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	4a15      	ldr	r2, [pc, #84]	@ (80006d4 <ToggleLED+0xa4>)
 8000680:	6013      	str	r3, [r2, #0]
		if (Period_Toggle == 0)
 8000682:	4b14      	ldr	r3, [pc, #80]	@ (80006d4 <ToggleLED+0xa4>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d10b      	bne.n	80006a2 <ToggleLED+0x72>
		{
			vTaskSuspend(h_task_ToggleLED);
 800068a:	4b13      	ldr	r3, [pc, #76]	@ (80006d8 <ToggleLED+0xa8>)
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	4618      	mov	r0, r3
 8000690:	f005 ff56 	bl	8006540 <vTaskSuspend>
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, RESET);
 8000694:	2200      	movs	r2, #0
 8000696:	2120      	movs	r1, #32
 8000698:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800069c:	f001 fa5a 	bl	8001b54 <HAL_GPIO_WritePin>
 80006a0:	e00e      	b.n	80006c0 <ToggleLED+0x90>
		}
		else{
			Period_Toggle = atoi(argv[1]);
 80006a2:	683b      	ldr	r3, [r7, #0]
 80006a4:	3304      	adds	r3, #4
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4618      	mov	r0, r3
 80006aa:	f007 fdcf 	bl	800824c <atoi>
 80006ae:	4603      	mov	r3, r0
 80006b0:	461a      	mov	r2, r3
 80006b2:	4b08      	ldr	r3, [pc, #32]	@ (80006d4 <ToggleLED+0xa4>)
 80006b4:	601a      	str	r2, [r3, #0]
			vTaskResume(h_task_ToggleLED);
 80006b6:	4b08      	ldr	r3, [pc, #32]	@ (80006d8 <ToggleLED+0xa8>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	4618      	mov	r0, r3
 80006bc:	f006 f806 	bl	80066cc <vTaskResume>
		}
	}

	return 0;
 80006c0:	2300      	movs	r3, #0
}
 80006c2:	4618      	mov	r0, r3
 80006c4:	3710      	adds	r7, #16
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	08009684 	.word	0x08009684
 80006d0:	080096c4 	.word	0x080096c4
 80006d4:	20000090 	.word	0x20000090
 80006d8:	200000b4 	.word	0x200000b4

080006dc <spam>:
TickType_t Period_Delay_msg = 0 ;
char* message = "";
int number_msg = 0 ;

int spam(int argc, char ** argv)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b084      	sub	sp, #16
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
 80006e4:	6039      	str	r1, [r7, #0]
	if (argc != 4)
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	2b04      	cmp	r3, #4
 80006ea:	d005      	beq.n	80006f8 <spam+0x1c>
	{
		printf("expected three arguments \r\n");
 80006ec:	481a      	ldr	r0, [pc, #104]	@ (8000758 <spam+0x7c>)
 80006ee:	f007 ff5f 	bl	80085b0 <puts>
		return -1;
 80006f2:	f04f 33ff 	mov.w	r3, #4294967295
 80006f6:	e02a      	b.n	800074e <spam+0x72>
	}
	int Period_Delay_msg_int = atoi(argv[3]);
 80006f8:	683b      	ldr	r3, [r7, #0]
 80006fa:	330c      	adds	r3, #12
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	4618      	mov	r0, r3
 8000700:	f007 fda4 	bl	800824c <atoi>
 8000704:	60f8      	str	r0, [r7, #12]
	if (Period_Delay_msg_int == 0){
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	2b00      	cmp	r3, #0
 800070a:	d105      	bne.n	8000718 <spam+0x3c>
		vTaskSuspend(h_task_spam);
 800070c:	4b13      	ldr	r3, [pc, #76]	@ (800075c <spam+0x80>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	4618      	mov	r0, r3
 8000712:	f005 ff15 	bl	8006540 <vTaskSuspend>
 8000716:	e019      	b.n	800074c <spam+0x70>
	}
	else{
		Period_Delay_msg = (TickType_t)Period_Delay_msg_int;
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	4a11      	ldr	r2, [pc, #68]	@ (8000760 <spam+0x84>)
 800071c:	6013      	str	r3, [r2, #0]
		message = argv[1];
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	685b      	ldr	r3, [r3, #4]
 8000722:	4a10      	ldr	r2, [pc, #64]	@ (8000764 <spam+0x88>)
 8000724:	6013      	str	r3, [r2, #0]
		number_msg = atoi(argv[2]);
 8000726:	683b      	ldr	r3, [r7, #0]
 8000728:	3308      	adds	r3, #8
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	4618      	mov	r0, r3
 800072e:	f007 fd8d 	bl	800824c <atoi>
 8000732:	4603      	mov	r3, r0
 8000734:	4a0c      	ldr	r2, [pc, #48]	@ (8000768 <spam+0x8c>)
 8000736:	6013      	str	r3, [r2, #0]
		vTaskResume(h_task_spam); //without this line the shell command line doesn't display properly
 8000738:	4b08      	ldr	r3, [pc, #32]	@ (800075c <spam+0x80>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4618      	mov	r0, r3
 800073e:	f005 ffc5 	bl	80066cc <vTaskResume>
		vTaskSuspend(h_task_shell);
 8000742:	4b0a      	ldr	r3, [pc, #40]	@ (800076c <spam+0x90>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	4618      	mov	r0, r3
 8000748:	f005 fefa 	bl	8006540 <vTaskSuspend>
	}
	return 0 ;
 800074c:	2300      	movs	r3, #0
}
 800074e:	4618      	mov	r0, r3
 8000750:	3710      	adds	r7, #16
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	080096f8 	.word	0x080096f8
 800075c:	200000b8 	.word	0x200000b8
 8000760:	20000094 	.word	0x20000094
 8000764:	20000000 	.word	0x20000000
 8000768:	20000098 	.word	0x20000098
 800076c:	200000ac 	.word	0x200000ac

08000770 <fonction>:


int fonction(int argc, char ** argv) // char ** : pointeur de pointeur ou tableau de tableau
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b084      	sub	sp, #16
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
 8000778:	6039      	str	r1, [r7, #0]
	printf("Nombre d'argument : %d \r\n", argc);
 800077a:	6879      	ldr	r1, [r7, #4]
 800077c:	480d      	ldr	r0, [pc, #52]	@ (80007b4 <fonction+0x44>)
 800077e:	f007 feaf 	bl	80084e0 <iprintf>

	for (int i =0 ; i<argc; i++)
 8000782:	2300      	movs	r3, #0
 8000784:	60fb      	str	r3, [r7, #12]
 8000786:	e00c      	b.n	80007a2 <fonction+0x32>
	{
		printf("argv[%d] = %s \r\n", i, argv[i]);
 8000788:	68fb      	ldr	r3, [r7, #12]
 800078a:	009b      	lsls	r3, r3, #2
 800078c:	683a      	ldr	r2, [r7, #0]
 800078e:	4413      	add	r3, r2
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	461a      	mov	r2, r3
 8000794:	68f9      	ldr	r1, [r7, #12]
 8000796:	4808      	ldr	r0, [pc, #32]	@ (80007b8 <fonction+0x48>)
 8000798:	f007 fea2 	bl	80084e0 <iprintf>
	for (int i =0 ; i<argc; i++)
 800079c:	68fb      	ldr	r3, [r7, #12]
 800079e:	3301      	adds	r3, #1
 80007a0:	60fb      	str	r3, [r7, #12]
 80007a2:	68fa      	ldr	r2, [r7, #12]
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	429a      	cmp	r2, r3
 80007a8:	dbee      	blt.n	8000788 <fonction+0x18>
	}

	return 0;
 80007aa:	2300      	movs	r3, #0
}
 80007ac:	4618      	mov	r0, r3
 80007ae:	3710      	adds	r7, #16
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}
 80007b4:	08009714 	.word	0x08009714
 80007b8:	08009730 	.word	0x08009730

080007bc <addition>:

int addition(int argc, char ** argv) //format classique
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b086      	sub	sp, #24
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
 80007c4:	6039      	str	r1, [r7, #0]
	if (argc != 3)
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	2b03      	cmp	r3, #3
 80007ca:	d005      	beq.n	80007d8 <addition+0x1c>
	{
		printf("expected two arguments \r\n"); // ATTENTION SI PAS DE \n  PRINTF STOCKER DANS TABLEAU CHACHE DONC QUAND ON APPEllERA PRINTF, MEME SI ERREUR CORRIGE, CA RENVOIT CE QU IL Y A DANS CE TABLEAU, DONC CA PEUT FAIRE CROIRE QUE C EST PAS CORRIGE ALORS QUE SI
 80007cc:	4811      	ldr	r0, [pc, #68]	@ (8000814 <addition+0x58>)
 80007ce:	f007 feef 	bl	80085b0 <puts>
		return -1; //arrête la fonction et -1 correspond traditionnellement à une erreur.
 80007d2:	f04f 33ff 	mov.w	r3, #4294967295
 80007d6:	e018      	b.n	800080a <addition+0x4e>
	}
	int a = atoi(argv[1]);
 80007d8:	683b      	ldr	r3, [r7, #0]
 80007da:	3304      	adds	r3, #4
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	4618      	mov	r0, r3
 80007e0:	f007 fd34 	bl	800824c <atoi>
 80007e4:	6178      	str	r0, [r7, #20]
	int b = atoi(argv[2]);
 80007e6:	683b      	ldr	r3, [r7, #0]
 80007e8:	3308      	adds	r3, #8
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	4618      	mov	r0, r3
 80007ee:	f007 fd2d 	bl	800824c <atoi>
 80007f2:	6138      	str	r0, [r7, #16]
	int c = a + b ;
 80007f4:	697a      	ldr	r2, [r7, #20]
 80007f6:	693b      	ldr	r3, [r7, #16]
 80007f8:	4413      	add	r3, r2
 80007fa:	60fb      	str	r3, [r7, #12]

	printf("%d + %d = %d \r\n", a, b,c);
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	693a      	ldr	r2, [r7, #16]
 8000800:	6979      	ldr	r1, [r7, #20]
 8000802:	4805      	ldr	r0, [pc, #20]	@ (8000818 <addition+0x5c>)
 8000804:	f007 fe6c 	bl	80084e0 <iprintf>


	return 0;
 8000808:	2300      	movs	r3, #0
}
 800080a:	4618      	mov	r0, r3
 800080c:	3718      	adds	r7, #24
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	08009744 	.word	0x08009744
 8000818:	08009760 	.word	0x08009760

0800081c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800081c:	b480      	push	{r7}
 800081e:	b083      	sub	sp, #12
 8000820:	af00      	add	r7, sp, #0
 8000822:	4603      	mov	r3, r0
 8000824:	80fb      	strh	r3, [r7, #6]


	if(GPIO_Pin == B1_Pin){
 8000826:	88fb      	ldrh	r3, [r7, #6]
 8000828:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800082c:	d102      	bne.n	8000834 <HAL_GPIO_EXTI_Callback+0x18>
		//HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
		btn_flag = 1;
 800082e:	4b04      	ldr	r3, [pc, #16]	@ (8000840 <HAL_GPIO_EXTI_Callback+0x24>)
 8000830:	2201      	movs	r2, #1
 8000832:	601a      	str	r2, [r3, #0]
	}
}
 8000834:	bf00      	nop
 8000836:	370c      	adds	r7, #12
 8000838:	46bd      	mov	sp, r7
 800083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083e:	4770      	bx	lr
 8000840:	200000b0 	.word	0x200000b0

08000844 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
	if (huart -> Instance == USART2)
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4a04      	ldr	r2, [pc, #16]	@ (8000864 <HAL_UART_RxCpltCallback+0x20>)
 8000852:	4293      	cmp	r3, r2
 8000854:	d101      	bne.n	800085a <HAL_UART_RxCpltCallback+0x16>
	{
		//Caractère reçu : Donner le sémaphore pour débloquer task_shell
		shell_uart_rx_callback();
 8000856:	f007 fcdb 	bl	8008210 <shell_uart_rx_callback>
	}

}
 800085a:	bf00      	nop
 800085c:	3708      	adds	r7, #8
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	40004400 	.word	0x40004400

08000868 <vApplicationStackOverflowHook>:

/* Cette fonction est appelée si une tâche déborde de sa pile */
void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
 8000870:	6039      	str	r1, [r7, #0]
    printf("critical stack overflow in task: %s\r\n", pcTaskName);
 8000872:	6839      	ldr	r1, [r7, #0]
 8000874:	4804      	ldr	r0, [pc, #16]	@ (8000888 <vApplicationStackOverflowHook+0x20>)
 8000876:	f007 fe33 	bl	80084e0 <iprintf>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800087a:	b672      	cpsid	i
}
 800087c:	bf00      	nop
    __disable_irq();
}
 800087e:	bf00      	nop
 8000880:	3708      	adds	r7, #8
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	08009770 	.word	0x08009770

0800088c <configureTimerForRunTimeStats>:

void configureTimerForRunTimeStats(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
    // On démarre le Timer 2 en mode "Base" (comptage simple)
    HAL_TIM_Base_Start(&htim2);
 8000890:	4802      	ldr	r0, [pc, #8]	@ (800089c <configureTimerForRunTimeStats+0x10>)
 8000892:	f002 f9d3 	bl	8002c3c <HAL_TIM_Base_Start>
}
 8000896:	bf00      	nop
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	200000c0 	.word	0x200000c0

080008a0 <getRunTimeCounterValue>:
unsigned long getRunTimeCounterValue(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
    // On retourne la valeur actuelle du compteur (registre CNT)
    return __HAL_TIM_GET_COUNTER(&htim2);
 80008a4:	4b03      	ldr	r3, [pc, #12]	@ (80008b4 <getRunTimeCounterValue+0x14>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 80008aa:	4618      	mov	r0, r3
 80008ac:	46bd      	mov	sp, r7
 80008ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b2:	4770      	bx	lr
 80008b4:	200000c0 	.word	0x200000c0

080008b8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b08a      	sub	sp, #40	@ 0x28
 80008bc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008be:	f107 0314 	add.w	r3, r7, #20
 80008c2:	2200      	movs	r2, #0
 80008c4:	601a      	str	r2, [r3, #0]
 80008c6:	605a      	str	r2, [r3, #4]
 80008c8:	609a      	str	r2, [r3, #8]
 80008ca:	60da      	str	r2, [r3, #12]
 80008cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ce:	4b2f      	ldr	r3, [pc, #188]	@ (800098c <MX_GPIO_Init+0xd4>)
 80008d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008d2:	4a2e      	ldr	r2, [pc, #184]	@ (800098c <MX_GPIO_Init+0xd4>)
 80008d4:	f043 0304 	orr.w	r3, r3, #4
 80008d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008da:	4b2c      	ldr	r3, [pc, #176]	@ (800098c <MX_GPIO_Init+0xd4>)
 80008dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008de:	f003 0304 	and.w	r3, r3, #4
 80008e2:	613b      	str	r3, [r7, #16]
 80008e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008e6:	4b29      	ldr	r3, [pc, #164]	@ (800098c <MX_GPIO_Init+0xd4>)
 80008e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ea:	4a28      	ldr	r2, [pc, #160]	@ (800098c <MX_GPIO_Init+0xd4>)
 80008ec:	f043 0320 	orr.w	r3, r3, #32
 80008f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008f2:	4b26      	ldr	r3, [pc, #152]	@ (800098c <MX_GPIO_Init+0xd4>)
 80008f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008f6:	f003 0320 	and.w	r3, r3, #32
 80008fa:	60fb      	str	r3, [r7, #12]
 80008fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008fe:	4b23      	ldr	r3, [pc, #140]	@ (800098c <MX_GPIO_Init+0xd4>)
 8000900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000902:	4a22      	ldr	r2, [pc, #136]	@ (800098c <MX_GPIO_Init+0xd4>)
 8000904:	f043 0301 	orr.w	r3, r3, #1
 8000908:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800090a:	4b20      	ldr	r3, [pc, #128]	@ (800098c <MX_GPIO_Init+0xd4>)
 800090c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800090e:	f003 0301 	and.w	r3, r3, #1
 8000912:	60bb      	str	r3, [r7, #8]
 8000914:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000916:	4b1d      	ldr	r3, [pc, #116]	@ (800098c <MX_GPIO_Init+0xd4>)
 8000918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800091a:	4a1c      	ldr	r2, [pc, #112]	@ (800098c <MX_GPIO_Init+0xd4>)
 800091c:	f043 0302 	orr.w	r3, r3, #2
 8000920:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000922:	4b1a      	ldr	r3, [pc, #104]	@ (800098c <MX_GPIO_Init+0xd4>)
 8000924:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000926:	f003 0302 	and.w	r3, r3, #2
 800092a:	607b      	str	r3, [r7, #4]
 800092c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800092e:	2200      	movs	r2, #0
 8000930:	2120      	movs	r1, #32
 8000932:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000936:	f001 f90d 	bl	8001b54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800093a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800093e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000940:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000944:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000946:	2300      	movs	r3, #0
 8000948:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800094a:	f107 0314 	add.w	r3, r7, #20
 800094e:	4619      	mov	r1, r3
 8000950:	480f      	ldr	r0, [pc, #60]	@ (8000990 <MX_GPIO_Init+0xd8>)
 8000952:	f000 ff7d 	bl	8001850 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000956:	2320      	movs	r3, #32
 8000958:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800095a:	2301      	movs	r3, #1
 800095c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095e:	2300      	movs	r3, #0
 8000960:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000962:	2300      	movs	r3, #0
 8000964:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000966:	f107 0314 	add.w	r3, r7, #20
 800096a:	4619      	mov	r1, r3
 800096c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000970:	f000 ff6e 	bl	8001850 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000974:	2200      	movs	r2, #0
 8000976:	2105      	movs	r1, #5
 8000978:	2028      	movs	r0, #40	@ 0x28
 800097a:	f000 fe74 	bl	8001666 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800097e:	2028      	movs	r0, #40	@ 0x28
 8000980:	f000 fe8b 	bl	800169a <HAL_NVIC_EnableIRQ>

}
 8000984:	bf00      	nop
 8000986:	3728      	adds	r7, #40	@ 0x28
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	40021000 	.word	0x40021000
 8000990:	48000800 	.word	0x48000800

08000994 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000998:	f3bf 8f4f 	dsb	sy
}
 800099c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800099e:	4b06      	ldr	r3, [pc, #24]	@ (80009b8 <__NVIC_SystemReset+0x24>)
 80009a0:	68db      	ldr	r3, [r3, #12]
 80009a2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80009a6:	4904      	ldr	r1, [pc, #16]	@ (80009b8 <__NVIC_SystemReset+0x24>)
 80009a8:	4b04      	ldr	r3, [pc, #16]	@ (80009bc <__NVIC_SystemReset+0x28>)
 80009aa:	4313      	orrs	r3, r2
 80009ac:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80009ae:	f3bf 8f4f 	dsb	sy
}
 80009b2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80009b4:	bf00      	nop
 80009b6:	e7fd      	b.n	80009b4 <__NVIC_SystemReset+0x20>
 80009b8:	e000ed00 	.word	0xe000ed00
 80009bc:	05fa0004 	.word	0x05fa0004

080009c0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b084      	sub	sp, #16
 80009c4:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80009c6:	f000 fd14 	bl	80013f2 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80009ca:	f000 f919 	bl	8000c00 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80009ce:	f7ff ff73 	bl	80008b8 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 80009d2:	f000 fc39 	bl	8001248 <MX_USART2_UART_Init>
	MX_TIM2_Init();
 80009d6:	f000 fbcb 	bl	8001170 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */

	printf("\r\n ** INTRO_RTOS ** \r\n");
 80009da:	486c      	ldr	r0, [pc, #432]	@ (8000b8c <main+0x1cc>)
 80009dc:	f007 fde8 	bl	80085b0 <puts>


	TaskGT_queue = xQueueCreate(TaskGT_iter_max, sizeof(uint32_t));
 80009e0:	2200      	movs	r2, #0
 80009e2:	2104      	movs	r1, #4
 80009e4:	200f      	movs	r0, #15
 80009e6:	f004 fed1 	bl	800578c <xQueueGenericCreate>
 80009ea:	4603      	mov	r3, r0
 80009ec:	4a68      	ldr	r2, [pc, #416]	@ (8000b90 <main+0x1d0>)
 80009ee:	6013      	str	r3, [r2, #0]
	TaskGT_queue = xQueueCreate(TaskGT_iter_max, sizeof(uint32_t));
 80009f0:	2200      	movs	r2, #0
 80009f2:	2104      	movs	r1, #4
 80009f4:	200f      	movs	r0, #15
 80009f6:	f004 fec9 	bl	800578c <xQueueGenericCreate>
 80009fa:	4603      	mov	r3, r0
 80009fc:	4a64      	ldr	r2, [pc, #400]	@ (8000b90 <main+0x1d0>)
 80009fe:	6013      	str	r3, [r2, #0]

	if (TaskGT_queue == NULL) {
 8000a00:	4b63      	ldr	r3, [pc, #396]	@ (8000b90 <main+0x1d0>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d107      	bne.n	8000a18 <main+0x58>
		// Erreur : pas assez de mémoire heap
		printf("Error creating Queue !\r\n");
 8000a08:	4862      	ldr	r0, [pc, #392]	@ (8000b94 <main+0x1d4>)
 8000a0a:	f007 fdd1 	bl	80085b0 <puts>
		printf("Performing software reset...\r\n");
 8000a0e:	4862      	ldr	r0, [pc, #392]	@ (8000b98 <main+0x1d8>)
 8000a10:	f007 fdce 	bl	80085b0 <puts>
		NVIC_SystemReset();
 8000a14:	f7ff ffbe 	bl	8000994 <__NVIC_SystemReset>
	} else {
	    vQueueAddToRegistry(TaskGT_queue, "Queue_GT");
 8000a18:	4b5d      	ldr	r3, [pc, #372]	@ (8000b90 <main+0x1d0>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	495f      	ldr	r1, [pc, #380]	@ (8000b9c <main+0x1dc>)
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f005 fbec 	bl	80061fc <vQueueAddToRegistry>
	}



	if (pdPASS != xTaskCreate(task_shell, "shell", 512, NULL, 3 ,&h_task_shell))
 8000a24:	4b5e      	ldr	r3, [pc, #376]	@ (8000ba0 <main+0x1e0>)
 8000a26:	9301      	str	r3, [sp, #4]
 8000a28:	2303      	movs	r3, #3
 8000a2a:	9300      	str	r3, [sp, #0]
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a32:	495c      	ldr	r1, [pc, #368]	@ (8000ba4 <main+0x1e4>)
 8000a34:	485c      	ldr	r0, [pc, #368]	@ (8000ba8 <main+0x1e8>)
 8000a36:	f005 fc0b 	bl	8006250 <xTaskCreate>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	2b01      	cmp	r3, #1
 8000a3e:	d004      	beq.n	8000a4a <main+0x8a>
	{
		printf("error creating task Take \r\n");
 8000a40:	485a      	ldr	r0, [pc, #360]	@ (8000bac <main+0x1ec>)
 8000a42:	f007 fdb5 	bl	80085b0 <puts>
		Error_Handler();
 8000a46:	f000 f926 	bl	8000c96 <Error_Handler>
	}

	if(xTaskCreate(task_ToggleLED, "ToggleLED", 256, NULL, 1 , &h_task_ToggleLED) != pdPASS){
 8000a4a:	4b59      	ldr	r3, [pc, #356]	@ (8000bb0 <main+0x1f0>)
 8000a4c:	9301      	str	r3, [sp, #4]
 8000a4e:	2301      	movs	r3, #1
 8000a50:	9300      	str	r3, [sp, #0]
 8000a52:	2300      	movs	r3, #0
 8000a54:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a58:	4956      	ldr	r1, [pc, #344]	@ (8000bb4 <main+0x1f4>)
 8000a5a:	4857      	ldr	r0, [pc, #348]	@ (8000bb8 <main+0x1f8>)
 8000a5c:	f005 fbf8 	bl	8006250 <xTaskCreate>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b01      	cmp	r3, #1
 8000a64:	d004      	beq.n	8000a70 <main+0xb0>
		printf("Error creating task ToggleLED \r\n");
 8000a66:	4855      	ldr	r0, [pc, #340]	@ (8000bbc <main+0x1fc>)
 8000a68:	f007 fda2 	bl	80085b0 <puts>
		Error_Handler();
 8000a6c:	f000 f913 	bl	8000c96 <Error_Handler>
	}

	if(xTaskCreate(task_spam, "spam", 256, NULL, 2 , &h_task_spam) != pdPASS){
 8000a70:	4b53      	ldr	r3, [pc, #332]	@ (8000bc0 <main+0x200>)
 8000a72:	9301      	str	r3, [sp, #4]
 8000a74:	2302      	movs	r3, #2
 8000a76:	9300      	str	r3, [sp, #0]
 8000a78:	2300      	movs	r3, #0
 8000a7a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a7e:	4951      	ldr	r1, [pc, #324]	@ (8000bc4 <main+0x204>)
 8000a80:	4851      	ldr	r0, [pc, #324]	@ (8000bc8 <main+0x208>)
 8000a82:	f005 fbe5 	bl	8006250 <xTaskCreate>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b01      	cmp	r3, #1
 8000a8a:	d004      	beq.n	8000a96 <main+0xd6>
		printf("Error creating task spam \r\n");
 8000a8c:	484f      	ldr	r0, [pc, #316]	@ (8000bcc <main+0x20c>)
 8000a8e:	f007 fd8f 	bl	80085b0 <puts>
		Error_Handler();
 8000a92:	f000 f900 	bl	8000c96 <Error_Handler>
	}


	if( pdPASS != xTaskCreate(taskGive, "taskGive", 256, NULL, 1, NULL)){
 8000a96:	2300      	movs	r3, #0
 8000a98:	9301      	str	r3, [sp, #4]
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	9300      	str	r3, [sp, #0]
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000aa4:	494a      	ldr	r1, [pc, #296]	@ (8000bd0 <main+0x210>)
 8000aa6:	484b      	ldr	r0, [pc, #300]	@ (8000bd4 <main+0x214>)
 8000aa8:	f005 fbd2 	bl	8006250 <xTaskCreate>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b01      	cmp	r3, #1
 8000ab0:	d004      	beq.n	8000abc <main+0xfc>
		printf("error creating task Give \r\n");
 8000ab2:	4849      	ldr	r0, [pc, #292]	@ (8000bd8 <main+0x218>)
 8000ab4:	f007 fd7c 	bl	80085b0 <puts>
		Error_Handler();
 8000ab8:	f000 f8ed 	bl	8000c96 <Error_Handler>
	}

	if( pdPASS != xTaskCreate(taskTake, "taskTake", 256, NULL, 2, &HandleTaskTake)){
 8000abc:	4b47      	ldr	r3, [pc, #284]	@ (8000bdc <main+0x21c>)
 8000abe:	9301      	str	r3, [sp, #4]
 8000ac0:	2302      	movs	r3, #2
 8000ac2:	9300      	str	r3, [sp, #0]
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000aca:	4945      	ldr	r1, [pc, #276]	@ (8000be0 <main+0x220>)
 8000acc:	4845      	ldr	r0, [pc, #276]	@ (8000be4 <main+0x224>)
 8000ace:	f005 fbbf 	bl	8006250 <xTaskCreate>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	2b01      	cmp	r3, #1
 8000ad6:	d004      	beq.n	8000ae2 <main+0x122>
		printf("error creating task Take \r\n");
 8000ad8:	4834      	ldr	r0, [pc, #208]	@ (8000bac <main+0x1ec>)
 8000ada:	f007 fd69 	bl	80085b0 <puts>
		Error_Handler();
 8000ade:	f000 f8da 	bl	8000c96 <Error_Handler>
	}

	Task_bug_mutex = xSemaphoreCreateMutex();
 8000ae2:	2001      	movs	r0, #1
 8000ae4:	f004 fec6 	bl	8005874 <xQueueCreateMutex>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	4a3f      	ldr	r2, [pc, #252]	@ (8000be8 <main+0x228>)
 8000aec:	6013      	str	r3, [r2, #0]
	if (Task_bug_mutex != NULL) {
 8000aee:	4b3e      	ldr	r3, [pc, #248]	@ (8000be8 <main+0x228>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d005      	beq.n	8000b02 <main+0x142>
	    vQueueAddToRegistry(Task_bug_mutex, "Mutex_Bug");
 8000af6:	4b3c      	ldr	r3, [pc, #240]	@ (8000be8 <main+0x228>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	493c      	ldr	r1, [pc, #240]	@ (8000bec <main+0x22c>)
 8000afc:	4618      	mov	r0, r3
 8000afe:	f005 fb7d 	bl	80061fc <vQueueAddToRegistry>
	}
	ret = xTaskCreate(task_bug, "Tache 1", STACK_SIZE, (void *) TASK1_DELAY, TASK1_PRIORITY, NULL);
 8000b02:	2300      	movs	r3, #0
 8000b04:	9301      	str	r3, [sp, #4]
 8000b06:	2301      	movs	r3, #1
 8000b08:	9300      	str	r3, [sp, #0]
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b10:	4937      	ldr	r1, [pc, #220]	@ (8000bf0 <main+0x230>)
 8000b12:	4838      	ldr	r0, [pc, #224]	@ (8000bf4 <main+0x234>)
 8000b14:	f005 fb9c 	bl	8006250 <xTaskCreate>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	4a37      	ldr	r2, [pc, #220]	@ (8000bf8 <main+0x238>)
 8000b1c:	6013      	str	r3, [r2, #0]
	configASSERT(pdPASS == ret);
 8000b1e:	4b36      	ldr	r3, [pc, #216]	@ (8000bf8 <main+0x238>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	2b01      	cmp	r3, #1
 8000b24:	d00b      	beq.n	8000b3e <main+0x17e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000b2a:	f383 8811 	msr	BASEPRI, r3
 8000b2e:	f3bf 8f6f 	isb	sy
 8000b32:	f3bf 8f4f 	dsb	sy
 8000b36:	607b      	str	r3, [r7, #4]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000b38:	bf00      	nop
 8000b3a:	bf00      	nop
 8000b3c:	e7fd      	b.n	8000b3a <main+0x17a>
	ret = xTaskCreate(task_bug, "Tache 2", STACK_SIZE, (void *) TASK2_DELAY, TASK2_PRIORITY, NULL);
 8000b3e:	2300      	movs	r3, #0
 8000b40:	9301      	str	r3, [sp, #4]
 8000b42:	2302      	movs	r3, #2
 8000b44:	9300      	str	r3, [sp, #0]
 8000b46:	2302      	movs	r3, #2
 8000b48:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b4c:	492b      	ldr	r1, [pc, #172]	@ (8000bfc <main+0x23c>)
 8000b4e:	4829      	ldr	r0, [pc, #164]	@ (8000bf4 <main+0x234>)
 8000b50:	f005 fb7e 	bl	8006250 <xTaskCreate>
 8000b54:	4603      	mov	r3, r0
 8000b56:	4a28      	ldr	r2, [pc, #160]	@ (8000bf8 <main+0x238>)
 8000b58:	6013      	str	r3, [r2, #0]
	configASSERT(pdPASS == ret);
 8000b5a:	4b27      	ldr	r3, [pc, #156]	@ (8000bf8 <main+0x238>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	2b01      	cmp	r3, #1
 8000b60:	d00b      	beq.n	8000b7a <main+0x1ba>
	__asm volatile
 8000b62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000b66:	f383 8811 	msr	BASEPRI, r3
 8000b6a:	f3bf 8f6f 	isb	sy
 8000b6e:	f3bf 8f4f 	dsb	sy
 8000b72:	603b      	str	r3, [r7, #0]
}
 8000b74:	bf00      	nop
 8000b76:	bf00      	nop
 8000b78:	e7fd      	b.n	8000b76 <main+0x1b6>

	vTaskStartScheduler();
 8000b7a:	f005 fe05 	bl	8006788 <vTaskStartScheduler>

	/* USER CODE END 2 */

	/* Call init function for freertos objects (in cmsis_os2.c) */
	MX_FREERTOS_Init();
 8000b7e:	f7ff fd35 	bl	80005ec <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 8000b82:	f004 fca3 	bl	80054cc <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8000b86:	bf00      	nop
 8000b88:	e7fd      	b.n	8000b86 <main+0x1c6>
 8000b8a:	bf00      	nop
 8000b8c:	08009798 	.word	0x08009798
 8000b90:	200000a4 	.word	0x200000a4
 8000b94:	080097b0 	.word	0x080097b0
 8000b98:	080097c8 	.word	0x080097c8
 8000b9c:	080097e8 	.word	0x080097e8
 8000ba0:	200000ac 	.word	0x200000ac
 8000ba4:	080097f4 	.word	0x080097f4
 8000ba8:	08000f1d 	.word	0x08000f1d
 8000bac:	080097fc 	.word	0x080097fc
 8000bb0:	200000b4 	.word	0x200000b4
 8000bb4:	08009818 	.word	0x08009818
 8000bb8:	08000f7d 	.word	0x08000f7d
 8000bbc:	08009824 	.word	0x08009824
 8000bc0:	200000b8 	.word	0x200000b8
 8000bc4:	08009844 	.word	0x08009844
 8000bc8:	08000fb5 	.word	0x08000fb5
 8000bcc:	0800984c 	.word	0x0800984c
 8000bd0:	08009868 	.word	0x08009868
 8000bd4:	08001015 	.word	0x08001015
 8000bd8:	08009874 	.word	0x08009874
 8000bdc:	200000bc 	.word	0x200000bc
 8000be0:	08009890 	.word	0x08009890
 8000be4:	08001081 	.word	0x08001081
 8000be8:	200000a0 	.word	0x200000a0
 8000bec:	0800989c 	.word	0x0800989c
 8000bf0:	080098a8 	.word	0x080098a8
 8000bf4:	080010f5 	.word	0x080010f5
 8000bf8:	2000009c 	.word	0x2000009c
 8000bfc:	080098b0 	.word	0x080098b0

08000c00 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b094      	sub	sp, #80	@ 0x50
 8000c04:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c06:	f107 0318 	add.w	r3, r7, #24
 8000c0a:	2238      	movs	r2, #56	@ 0x38
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f007 fde4 	bl	80087dc <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c14:	1d3b      	adds	r3, r7, #4
 8000c16:	2200      	movs	r2, #0
 8000c18:	601a      	str	r2, [r3, #0]
 8000c1a:	605a      	str	r2, [r3, #4]
 8000c1c:	609a      	str	r2, [r3, #8]
 8000c1e:	60da      	str	r2, [r3, #12]
 8000c20:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000c22:	2000      	movs	r0, #0
 8000c24:	f000 ffe0 	bl	8001be8 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c28:	2302      	movs	r3, #2
 8000c2a:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c2c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c30:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c32:	2340      	movs	r3, #64	@ 0x40
 8000c34:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c36:	2302      	movs	r3, #2
 8000c38:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000c3e:	2304      	movs	r3, #4
 8000c40:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 8000c42:	2355      	movs	r3, #85	@ 0x55
 8000c44:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c46:	2302      	movs	r3, #2
 8000c48:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c4a:	2302      	movs	r3, #2
 8000c4c:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c52:	f107 0318 	add.w	r3, r7, #24
 8000c56:	4618      	mov	r0, r3
 8000c58:	f001 f87a 	bl	8001d50 <HAL_RCC_OscConfig>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <SystemClock_Config+0x66>
	{
		Error_Handler();
 8000c62:	f000 f818 	bl	8000c96 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c66:	230f      	movs	r3, #15
 8000c68:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c6a:	2303      	movs	r3, #3
 8000c6c:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c72:	2300      	movs	r3, #0
 8000c74:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c76:	2300      	movs	r3, #0
 8000c78:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c7a:	1d3b      	adds	r3, r7, #4
 8000c7c:	2104      	movs	r1, #4
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f001 fb78 	bl	8002374 <HAL_RCC_ClockConfig>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d001      	beq.n	8000c8e <SystemClock_Config+0x8e>
	{
		Error_Handler();
 8000c8a:	f000 f804 	bl	8000c96 <Error_Handler>
	}
}
 8000c8e:	bf00      	nop
 8000c90:	3750      	adds	r7, #80	@ 0x50
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}

08000c96 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000c96:	b480      	push	{r7}
 8000c98:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000c9a:	b672      	cpsid	i
}
 8000c9c:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000c9e:	bf00      	nop
 8000ca0:	e7fd      	b.n	8000c9e <Error_Handler+0x8>
	...

08000ca4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000caa:	4b12      	ldr	r3, [pc, #72]	@ (8000cf4 <HAL_MspInit+0x50>)
 8000cac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cae:	4a11      	ldr	r2, [pc, #68]	@ (8000cf4 <HAL_MspInit+0x50>)
 8000cb0:	f043 0301 	orr.w	r3, r3, #1
 8000cb4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000cb6:	4b0f      	ldr	r3, [pc, #60]	@ (8000cf4 <HAL_MspInit+0x50>)
 8000cb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cba:	f003 0301 	and.w	r3, r3, #1
 8000cbe:	607b      	str	r3, [r7, #4]
 8000cc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cc2:	4b0c      	ldr	r3, [pc, #48]	@ (8000cf4 <HAL_MspInit+0x50>)
 8000cc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cc6:	4a0b      	ldr	r2, [pc, #44]	@ (8000cf4 <HAL_MspInit+0x50>)
 8000cc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ccc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000cce:	4b09      	ldr	r3, [pc, #36]	@ (8000cf4 <HAL_MspInit+0x50>)
 8000cd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cd6:	603b      	str	r3, [r7, #0]
 8000cd8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000cda:	2200      	movs	r2, #0
 8000cdc:	210f      	movs	r1, #15
 8000cde:	f06f 0001 	mvn.w	r0, #1
 8000ce2:	f000 fcc0 	bl	8001666 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000ce6:	f001 f823 	bl	8001d30 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cea:	bf00      	nop
 8000cec:	3708      	adds	r7, #8
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	40021000 	.word	0x40021000

08000cf8 <__io_putchar>:
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
PUTCHAR_PROTOTYPE
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART2 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000d00:	1d39      	adds	r1, r7, #4
 8000d02:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000d06:	2201      	movs	r2, #1
 8000d08:	4803      	ldr	r0, [pc, #12]	@ (8000d18 <__io_putchar+0x20>)
 8000d0a:	f002 fafd 	bl	8003308 <HAL_UART_Transmit>

	return ch;
 8000d0e:	687b      	ldr	r3, [r7, #4]
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	3708      	adds	r7, #8
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	2000010c 	.word	0x2000010c

08000d1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d20:	bf00      	nop
 8000d22:	e7fd      	b.n	8000d20 <NMI_Handler+0x4>

08000d24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d28:	bf00      	nop
 8000d2a:	e7fd      	b.n	8000d28 <HardFault_Handler+0x4>

08000d2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d30:	bf00      	nop
 8000d32:	e7fd      	b.n	8000d30 <MemManage_Handler+0x4>

08000d34 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d38:	bf00      	nop
 8000d3a:	e7fd      	b.n	8000d38 <BusFault_Handler+0x4>

08000d3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d40:	bf00      	nop
 8000d42:	e7fd      	b.n	8000d40 <UsageFault_Handler+0x4>

08000d44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d48:	bf00      	nop
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr

08000d52 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d52:	b480      	push	{r7}
 8000d54:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d56:	bf00      	nop
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5e:	4770      	bx	lr

08000d60 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000d64:	4802      	ldr	r0, [pc, #8]	@ (8000d70 <USART2_IRQHandler+0x10>)
 8000d66:	f002 fba9 	bl	80034bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000d6a:	bf00      	nop
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	2000010c 	.word	0x2000010c

08000d74 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000d78:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000d7c:	f000 ff1c 	bl	8001bb8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000d80:	bf00      	nop
 8000d82:	bd80      	pop	{r7, pc}

08000d84 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b086      	sub	sp, #24
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	60f8      	str	r0, [r7, #12]
 8000d8c:	60b9      	str	r1, [r7, #8]
 8000d8e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d90:	2300      	movs	r3, #0
 8000d92:	617b      	str	r3, [r7, #20]
 8000d94:	e00a      	b.n	8000dac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d96:	f3af 8000 	nop.w
 8000d9a:	4601      	mov	r1, r0
 8000d9c:	68bb      	ldr	r3, [r7, #8]
 8000d9e:	1c5a      	adds	r2, r3, #1
 8000da0:	60ba      	str	r2, [r7, #8]
 8000da2:	b2ca      	uxtb	r2, r1
 8000da4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	3301      	adds	r3, #1
 8000daa:	617b      	str	r3, [r7, #20]
 8000dac:	697a      	ldr	r2, [r7, #20]
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	429a      	cmp	r2, r3
 8000db2:	dbf0      	blt.n	8000d96 <_read+0x12>
  }

  return len;
 8000db4:	687b      	ldr	r3, [r7, #4]
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	3718      	adds	r7, #24
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}

08000dbe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000dbe:	b580      	push	{r7, lr}
 8000dc0:	b086      	sub	sp, #24
 8000dc2:	af00      	add	r7, sp, #0
 8000dc4:	60f8      	str	r0, [r7, #12]
 8000dc6:	60b9      	str	r1, [r7, #8]
 8000dc8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dca:	2300      	movs	r3, #0
 8000dcc:	617b      	str	r3, [r7, #20]
 8000dce:	e009      	b.n	8000de4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000dd0:	68bb      	ldr	r3, [r7, #8]
 8000dd2:	1c5a      	adds	r2, r3, #1
 8000dd4:	60ba      	str	r2, [r7, #8]
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f7ff ff8d 	bl	8000cf8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dde:	697b      	ldr	r3, [r7, #20]
 8000de0:	3301      	adds	r3, #1
 8000de2:	617b      	str	r3, [r7, #20]
 8000de4:	697a      	ldr	r2, [r7, #20]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	429a      	cmp	r2, r3
 8000dea:	dbf1      	blt.n	8000dd0 <_write+0x12>
  }
  return len;
 8000dec:	687b      	ldr	r3, [r7, #4]
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	3718      	adds	r7, #24
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}

08000df6 <_close>:

int _close(int file)
{
 8000df6:	b480      	push	{r7}
 8000df8:	b083      	sub	sp, #12
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000dfe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e02:	4618      	mov	r0, r3
 8000e04:	370c      	adds	r7, #12
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr

08000e0e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e0e:	b480      	push	{r7}
 8000e10:	b083      	sub	sp, #12
 8000e12:	af00      	add	r7, sp, #0
 8000e14:	6078      	str	r0, [r7, #4]
 8000e16:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e1e:	605a      	str	r2, [r3, #4]
  return 0;
 8000e20:	2300      	movs	r3, #0
}
 8000e22:	4618      	mov	r0, r3
 8000e24:	370c      	adds	r7, #12
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr

08000e2e <_isatty>:

int _isatty(int file)
{
 8000e2e:	b480      	push	{r7}
 8000e30:	b083      	sub	sp, #12
 8000e32:	af00      	add	r7, sp, #0
 8000e34:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e36:	2301      	movs	r3, #1
}
 8000e38:	4618      	mov	r0, r3
 8000e3a:	370c      	adds	r7, #12
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e42:	4770      	bx	lr

08000e44 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b085      	sub	sp, #20
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	60f8      	str	r0, [r7, #12]
 8000e4c:	60b9      	str	r1, [r7, #8]
 8000e4e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e50:	2300      	movs	r3, #0
}
 8000e52:	4618      	mov	r0, r3
 8000e54:	3714      	adds	r7, #20
 8000e56:	46bd      	mov	sp, r7
 8000e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5c:	4770      	bx	lr
	...

08000e60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b086      	sub	sp, #24
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e68:	4a14      	ldr	r2, [pc, #80]	@ (8000ebc <_sbrk+0x5c>)
 8000e6a:	4b15      	ldr	r3, [pc, #84]	@ (8000ec0 <_sbrk+0x60>)
 8000e6c:	1ad3      	subs	r3, r2, r3
 8000e6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e74:	4b13      	ldr	r3, [pc, #76]	@ (8000ec4 <_sbrk+0x64>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d102      	bne.n	8000e82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e7c:	4b11      	ldr	r3, [pc, #68]	@ (8000ec4 <_sbrk+0x64>)
 8000e7e:	4a12      	ldr	r2, [pc, #72]	@ (8000ec8 <_sbrk+0x68>)
 8000e80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e82:	4b10      	ldr	r3, [pc, #64]	@ (8000ec4 <_sbrk+0x64>)
 8000e84:	681a      	ldr	r2, [r3, #0]
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	4413      	add	r3, r2
 8000e8a:	693a      	ldr	r2, [r7, #16]
 8000e8c:	429a      	cmp	r2, r3
 8000e8e:	d207      	bcs.n	8000ea0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e90:	f007 fcf2 	bl	8008878 <__errno>
 8000e94:	4603      	mov	r3, r0
 8000e96:	220c      	movs	r2, #12
 8000e98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e9a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e9e:	e009      	b.n	8000eb4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ea0:	4b08      	ldr	r3, [pc, #32]	@ (8000ec4 <_sbrk+0x64>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ea6:	4b07      	ldr	r3, [pc, #28]	@ (8000ec4 <_sbrk+0x64>)
 8000ea8:	681a      	ldr	r2, [r3, #0]
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	4413      	add	r3, r2
 8000eae:	4a05      	ldr	r2, [pc, #20]	@ (8000ec4 <_sbrk+0x64>)
 8000eb0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000eb2:	68fb      	ldr	r3, [r7, #12]
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	3718      	adds	r7, #24
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	20008000 	.word	0x20008000
 8000ec0:	00000400 	.word	0x00000400
 8000ec4:	200000a8 	.word	0x200000a8
 8000ec8:	20005608 	.word	0x20005608

08000ecc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000ed0:	4b06      	ldr	r3, [pc, #24]	@ (8000eec <SystemInit+0x20>)
 8000ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ed6:	4a05      	ldr	r2, [pc, #20]	@ (8000eec <SystemInit+0x20>)
 8000ed8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000edc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ee0:	bf00      	nop
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop
 8000eec:	e000ed00 	.word	0xe000ed00

08000ef0 <__NVIC_SystemReset>:
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8000ef4:	f3bf 8f4f 	dsb	sy
}
 8000ef8:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000efa:	4b06      	ldr	r3, [pc, #24]	@ (8000f14 <__NVIC_SystemReset+0x24>)
 8000efc:	68db      	ldr	r3, [r3, #12]
 8000efe:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000f02:	4904      	ldr	r1, [pc, #16]	@ (8000f14 <__NVIC_SystemReset+0x24>)
 8000f04:	4b04      	ldr	r3, [pc, #16]	@ (8000f18 <__NVIC_SystemReset+0x28>)
 8000f06:	4313      	orrs	r3, r2
 8000f08:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000f0a:	f3bf 8f4f 	dsb	sy
}
 8000f0e:	bf00      	nop
    __NOP();
 8000f10:	bf00      	nop
 8000f12:	e7fd      	b.n	8000f10 <__NVIC_SystemReset+0x20>
 8000f14:	e000ed00 	.word	0xe000ed00
 8000f18:	05fa0004 	.word	0x05fa0004

08000f1c <task_shell>:
#include "task.h"

TaskHandle_t h_task_shell;

void task_shell (void* unused)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
	shell_init();
 8000f24:	f007 f832 	bl	8007f8c <shell_init>
	shell_add('f', fonction, "Une fonction inutile");
 8000f28:	4a0c      	ldr	r2, [pc, #48]	@ (8000f5c <task_shell+0x40>)
 8000f2a:	490d      	ldr	r1, [pc, #52]	@ (8000f60 <task_shell+0x44>)
 8000f2c:	2066      	movs	r0, #102	@ 0x66
 8000f2e:	f007 f859 	bl	8007fe4 <shell_add>
	shell_add('a', addition, "Ma super addition");
 8000f32:	4a0c      	ldr	r2, [pc, #48]	@ (8000f64 <task_shell+0x48>)
 8000f34:	490c      	ldr	r1, [pc, #48]	@ (8000f68 <task_shell+0x4c>)
 8000f36:	2061      	movs	r0, #97	@ 0x61
 8000f38:	f007 f854 	bl	8007fe4 <shell_add>
	shell_add('l', ToggleLED, "Une fonction qui prend en paramètre Period_toggle compris entre 0 et 4.9s.");
 8000f3c:	4a0b      	ldr	r2, [pc, #44]	@ (8000f6c <task_shell+0x50>)
 8000f3e:	490c      	ldr	r1, [pc, #48]	@ (8000f70 <task_shell+0x54>)
 8000f40:	206c      	movs	r0, #108	@ 0x6c
 8000f42:	f007 f84f 	bl	8007fe4 <shell_add>
	shell_add('s', spam, "spam avec message nombre frequence");
 8000f46:	4a0b      	ldr	r2, [pc, #44]	@ (8000f74 <task_shell+0x58>)
 8000f48:	490b      	ldr	r1, [pc, #44]	@ (8000f78 <task_shell+0x5c>)
 8000f4a:	2073      	movs	r0, #115	@ 0x73
 8000f4c:	f007 f84a 	bl	8007fe4 <shell_add>
	shell_run();
 8000f50:	f007 f8f4 	bl	800813c <shell_run>

	// une tâche ne doit JAMAIS retourner ou alors utiliser vtaskdelete
	// ici dans tout les cas c'est une boucle infini donc ne retournera rien.
}
 8000f54:	bf00      	nop
 8000f56:	3708      	adds	r7, #8
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	080098b8 	.word	0x080098b8
 8000f60:	08000771 	.word	0x08000771
 8000f64:	080098d0 	.word	0x080098d0
 8000f68:	080007bd 	.word	0x080007bd
 8000f6c:	080098e4 	.word	0x080098e4
 8000f70:	08000631 	.word	0x08000631
 8000f74:	08009930 	.word	0x08009930
 8000f78:	080006dd 	.word	0x080006dd

08000f7c <task_ToggleLED>:

int btn_flag;
TaskHandle_t h_task_ToggleLED;

void task_ToggleLED(void * unused)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, RESET);
 8000f84:	2200      	movs	r2, #0
 8000f86:	2120      	movs	r1, #32
 8000f88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f8c:	f000 fde2 	bl	8001b54 <HAL_GPIO_WritePin>
	vTaskSuspend(NULL);
 8000f90:	2000      	movs	r0, #0
 8000f92:	f005 fad5 	bl	8006540 <vTaskSuspend>
	for (;;){
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000f96:	2120      	movs	r1, #32
 8000f98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f9c:	f000 fdf2 	bl	8001b84 <HAL_GPIO_TogglePin>
	vTaskDelay(Period_Toggle);
 8000fa0:	4b03      	ldr	r3, [pc, #12]	@ (8000fb0 <task_ToggleLED+0x34>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f005 fa95 	bl	80064d4 <vTaskDelay>
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000faa:	bf00      	nop
 8000fac:	e7f3      	b.n	8000f96 <task_ToggleLED+0x1a>
 8000fae:	bf00      	nop
 8000fb0:	20000090 	.word	0x20000090

08000fb4 <task_spam>:


TaskHandle_t h_task_spam;

void task_spam(void * unused)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b084      	sub	sp, #16
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
	vTaskSuspend(NULL);
 8000fbc:	2000      	movs	r0, #0
 8000fbe:	f005 fabf 	bl	8006540 <vTaskSuspend>
	for (;;){
	for(int i = 0; i < number_msg; i++){
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60fb      	str	r3, [r7, #12]
 8000fc6:	e00d      	b.n	8000fe4 <task_spam+0x30>
		printf("%s \r\n", message);
 8000fc8:	4b0d      	ldr	r3, [pc, #52]	@ (8001000 <task_spam+0x4c>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4619      	mov	r1, r3
 8000fce:	480d      	ldr	r0, [pc, #52]	@ (8001004 <task_spam+0x50>)
 8000fd0:	f007 fa86 	bl	80084e0 <iprintf>
		vTaskDelay(Period_Delay_msg);
 8000fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8001008 <task_spam+0x54>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f005 fa7b 	bl	80064d4 <vTaskDelay>
	for(int i = 0; i < number_msg; i++){
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	60fb      	str	r3, [r7, #12]
 8000fe4:	4b09      	ldr	r3, [pc, #36]	@ (800100c <task_spam+0x58>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	68fa      	ldr	r2, [r7, #12]
 8000fea:	429a      	cmp	r2, r3
 8000fec:	dbec      	blt.n	8000fc8 <task_spam+0x14>
	}
	vTaskResume(h_task_shell); //without this line the shell command line doesn't display properly
 8000fee:	4b08      	ldr	r3, [pc, #32]	@ (8001010 <task_spam+0x5c>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f005 fb6a 	bl	80066cc <vTaskResume>
	vTaskSuspend(NULL);
 8000ff8:	2000      	movs	r0, #0
 8000ffa:	f005 faa1 	bl	8006540 <vTaskSuspend>
	for(int i = 0; i < number_msg; i++){
 8000ffe:	e7e0      	b.n	8000fc2 <task_spam+0xe>
 8001000:	20000000 	.word	0x20000000
 8001004:	08009954 	.word	0x08009954
 8001008:	20000094 	.word	0x20000094
 800100c:	20000098 	.word	0x20000098
 8001010:	200000ac 	.word	0x200000ac

08001014 <taskGive>:
//SemaphoreHandle_t sem_task;
//sem_task = xSemaphoreCreateBinary();
TaskHandle_t HandleTaskTake;

void taskGive(void * unused)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b084      	sub	sp, #16
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
	uint32_t taskGive_delay = DELAY_100MS;
 800101c:	2364      	movs	r3, #100	@ 0x64
 800101e:	60fb      	str	r3, [r7, #12]
	uint32_t CurrentTime;
	for(;;)
	{
		printf("TaskGive: I'm going to give a semaphore \r\n");
 8001020:	4812      	ldr	r0, [pc, #72]	@ (800106c <taskGive+0x58>)
 8001022:	f007 fac5 	bl	80085b0 <puts>
		//xSemaphoreGive(sem_task);
		xTaskNotifyGive(HandleTaskTake);
 8001026:	4b12      	ldr	r3, [pc, #72]	@ (8001070 <taskGive+0x5c>)
 8001028:	6818      	ldr	r0, [r3, #0]
 800102a:	2300      	movs	r3, #0
 800102c:	2202      	movs	r2, #2
 800102e:	2100      	movs	r1, #0
 8001030:	f006 f9ec 	bl	800740c <xTaskGenericNotify>
		printf("TaskGive: I gave semaphore \r\n");
 8001034:	480f      	ldr	r0, [pc, #60]	@ (8001074 <taskGive+0x60>)
 8001036:	f007 fabb 	bl	80085b0 <puts>

		CurrentTime= HAL_GetTick();
 800103a:	f000 fa2d 	bl	8001498 <HAL_GetTick>
 800103e:	4603      	mov	r3, r0
 8001040:	60bb      	str	r3, [r7, #8]
		if (xQueueSend(TaskGT_queue, &CurrentTime, 0) != pdPASS)
 8001042:	4b0d      	ldr	r3, [pc, #52]	@ (8001078 <taskGive+0x64>)
 8001044:	6818      	ldr	r0, [r3, #0]
 8001046:	f107 0108 	add.w	r1, r7, #8
 800104a:	2300      	movs	r3, #0
 800104c:	2200      	movs	r2, #0
 800104e:	f004 fc29 	bl	80058a4 <xQueueGenericSend>
 8001052:	4603      	mov	r3, r0
 8001054:	2b01      	cmp	r3, #1
 8001056:	d002      	beq.n	800105e <taskGive+0x4a>
			printf("Queue full !\r\n");
 8001058:	4808      	ldr	r0, [pc, #32]	@ (800107c <taskGive+0x68>)
 800105a:	f007 faa9 	bl	80085b0 <puts>

		vTaskDelay(taskGive_delay);
 800105e:	68f8      	ldr	r0, [r7, #12]
 8001060:	f005 fa38 	bl	80064d4 <vTaskDelay>
		taskGive_delay+=DELAY_100MS;
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	3364      	adds	r3, #100	@ 0x64
 8001068:	60fb      	str	r3, [r7, #12]
		printf("TaskGive: I'm going to give a semaphore \r\n");
 800106a:	e7d9      	b.n	8001020 <taskGive+0xc>
 800106c:	0800995c 	.word	0x0800995c
 8001070:	200000bc 	.word	0x200000bc
 8001074:	08009988 	.word	0x08009988
 8001078:	200000a4 	.word	0x200000a4
 800107c:	080099a8 	.word	0x080099a8

08001080 <taskTake>:
	}
}

void taskTake(void * unused)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
	uint32_t ReceivedTick;
	for(;;)
	{
		printf("TaskTake: I'm going to take a semaphore \r\n");
 8001088:	4814      	ldr	r0, [pc, #80]	@ (80010dc <taskTake+0x5c>)
 800108a:	f007 fa91 	bl	80085b0 <puts>
		uint32_t status = ulTaskNotifyTake(pdTRUE, DELAY_1S);
 800108e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001092:	2001      	movs	r0, #1
 8001094:	f006 f972 	bl	800737c <ulTaskNotifyTake>
 8001098:	60f8      	str	r0, [r7, #12]
		if (xQueueReceive(TaskGT_queue, &ReceivedTick, portMAX_DELAY) == pdTRUE)
 800109a:	4b11      	ldr	r3, [pc, #68]	@ (80010e0 <taskTake+0x60>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f107 0108 	add.w	r1, r7, #8
 80010a2:	f04f 32ff 	mov.w	r2, #4294967295
 80010a6:	4618      	mov	r0, r3
 80010a8:	f004 fd8e 	bl	8005bc8 <xQueueReceive>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b01      	cmp	r3, #1
 80010b0:	d104      	bne.n	80010bc <taskTake+0x3c>
		{
			printf("Current tick received : %lu\r\n", ReceivedTick);
 80010b2:	68bb      	ldr	r3, [r7, #8]
 80010b4:	4619      	mov	r1, r3
 80010b6:	480b      	ldr	r0, [pc, #44]	@ (80010e4 <taskTake+0x64>)
 80010b8:	f007 fa12 	bl	80084e0 <iprintf>
		}
		//if (xSemaphoreTake(sem_task, pdMS_TO_TICKS(1000)) == pdTRUE)
		if (status > 0)
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d003      	beq.n	80010ca <taskTake+0x4a>
		{
			printf("TaskTake: I took semaphore \r\n");
 80010c2:	4809      	ldr	r0, [pc, #36]	@ (80010e8 <taskTake+0x68>)
 80010c4:	f007 fa74 	bl	80085b0 <puts>
 80010c8:	e7de      	b.n	8001088 <taskTake+0x8>
		}
		else
		{
			printf("TaskTake ERROR: semaphore NOT received within 1s!\r\n");
 80010ca:	4808      	ldr	r0, [pc, #32]	@ (80010ec <taskTake+0x6c>)
 80010cc:	f007 fa70 	bl	80085b0 <puts>
			printf("TaskTake: Performing software reset...\r\n");
 80010d0:	4807      	ldr	r0, [pc, #28]	@ (80010f0 <taskTake+0x70>)
 80010d2:	f007 fa6d 	bl	80085b0 <puts>
			NVIC_SystemReset();
 80010d6:	f7ff ff0b 	bl	8000ef0 <__NVIC_SystemReset>
 80010da:	bf00      	nop
 80010dc:	080099b8 	.word	0x080099b8
 80010e0:	200000a4 	.word	0x200000a4
 80010e4:	080099e4 	.word	0x080099e4
 80010e8:	08009a04 	.word	0x08009a04
 80010ec:	08009a24 	.word	0x08009a24
 80010f0:	08009a58 	.word	0x08009a58

080010f4 <task_bug>:
}



void task_bug(void * pvParameters)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b084      	sub	sp, #16
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
	int delay = (int) pvParameters;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	60fb      	str	r3, [r7, #12]
	for(;;)
	{
		if (xSemaphoreTake(Task_bug_mutex, portMAX_DELAY) == pdTRUE)
 8001100:	4b17      	ldr	r3, [pc, #92]	@ (8001160 <task_bug+0x6c>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f04f 31ff 	mov.w	r1, #4294967295
 8001108:	4618      	mov	r0, r3
 800110a:	f004 fe3f 	bl	8005d8c <xQueueSemaphoreTake>
 800110e:	4603      	mov	r3, r0
 8001110:	2b01      	cmp	r3, #1
 8001112:	d110      	bne.n	8001136 <task_bug+0x42>
		{
			printf("Je suis %s et je m'endors pour \
 8001114:	2000      	movs	r0, #0
 8001116:	f005 fc2d 	bl	8006974 <pcTaskGetName>
 800111a:	4603      	mov	r3, r0
 800111c:	68fa      	ldr	r2, [r7, #12]
 800111e:	4619      	mov	r1, r3
 8001120:	4810      	ldr	r0, [pc, #64]	@ (8001164 <task_bug+0x70>)
 8001122:	f007 f9dd 	bl	80084e0 <iprintf>
			%d ticks\r\n", pcTaskGetName(NULL), delay);
			xSemaphoreGive(Task_bug_mutex);
 8001126:	4b0e      	ldr	r3, [pc, #56]	@ (8001160 <task_bug+0x6c>)
 8001128:	6818      	ldr	r0, [r3, #0]
 800112a:	2300      	movs	r3, #0
 800112c:	2200      	movs	r2, #0
 800112e:	2100      	movs	r1, #0
 8001130:	f004 fbb8 	bl	80058a4 <xQueueGenericSend>
 8001134:	e00e      	b.n	8001154 <task_bug+0x60>
		}
		else
		{
			printf("%s ERROR: semaphore mutex NOT received within %lu !\r\n", pcTaskGetName(NULL), portMAX_DELAY);
 8001136:	2000      	movs	r0, #0
 8001138:	f005 fc1c 	bl	8006974 <pcTaskGetName>
 800113c:	4603      	mov	r3, r0
 800113e:	f04f 32ff 	mov.w	r2, #4294967295
 8001142:	4619      	mov	r1, r3
 8001144:	4808      	ldr	r0, [pc, #32]	@ (8001168 <task_bug+0x74>)
 8001146:	f007 f9cb 	bl	80084e0 <iprintf>
			printf("Performing software reset...\r\n");
 800114a:	4808      	ldr	r0, [pc, #32]	@ (800116c <task_bug+0x78>)
 800114c:	f007 fa30 	bl	80085b0 <puts>
			NVIC_SystemReset();
 8001150:	f7ff fece 	bl	8000ef0 <__NVIC_SystemReset>
		}
		vTaskDelay(delay);
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	4618      	mov	r0, r3
 8001158:	f005 f9bc 	bl	80064d4 <vTaskDelay>
		if (xSemaphoreTake(Task_bug_mutex, portMAX_DELAY) == pdTRUE)
 800115c:	e7d0      	b.n	8001100 <task_bug+0xc>
 800115e:	bf00      	nop
 8001160:	200000a0 	.word	0x200000a0
 8001164:	08009a80 	.word	0x08009a80
 8001168:	08009ab0 	.word	0x08009ab0
 800116c:	08009ae8 	.word	0x08009ae8

08001170 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b088      	sub	sp, #32
 8001174:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001176:	f107 0310 	add.w	r3, r7, #16
 800117a:	2200      	movs	r2, #0
 800117c:	601a      	str	r2, [r3, #0]
 800117e:	605a      	str	r2, [r3, #4]
 8001180:	609a      	str	r2, [r3, #8]
 8001182:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001184:	1d3b      	adds	r3, r7, #4
 8001186:	2200      	movs	r2, #0
 8001188:	601a      	str	r2, [r3, #0]
 800118a:	605a      	str	r2, [r3, #4]
 800118c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800118e:	4b1e      	ldr	r3, [pc, #120]	@ (8001208 <MX_TIM2_Init+0x98>)
 8001190:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001194:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16999;
 8001196:	4b1c      	ldr	r3, [pc, #112]	@ (8001208 <MX_TIM2_Init+0x98>)
 8001198:	f244 2267 	movw	r2, #16999	@ 0x4267
 800119c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800119e:	4b1a      	ldr	r3, [pc, #104]	@ (8001208 <MX_TIM2_Init+0x98>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80011a4:	4b18      	ldr	r3, [pc, #96]	@ (8001208 <MX_TIM2_Init+0x98>)
 80011a6:	f04f 32ff 	mov.w	r2, #4294967295
 80011aa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011ac:	4b16      	ldr	r3, [pc, #88]	@ (8001208 <MX_TIM2_Init+0x98>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011b2:	4b15      	ldr	r3, [pc, #84]	@ (8001208 <MX_TIM2_Init+0x98>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011b8:	4813      	ldr	r0, [pc, #76]	@ (8001208 <MX_TIM2_Init+0x98>)
 80011ba:	f001 fce7 	bl	8002b8c <HAL_TIM_Base_Init>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 80011c4:	f7ff fd67 	bl	8000c96 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011cc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011ce:	f107 0310 	add.w	r3, r7, #16
 80011d2:	4619      	mov	r1, r3
 80011d4:	480c      	ldr	r0, [pc, #48]	@ (8001208 <MX_TIM2_Init+0x98>)
 80011d6:	f001 fd93 	bl	8002d00 <HAL_TIM_ConfigClockSource>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80011e0:	f7ff fd59 	bl	8000c96 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011e4:	2300      	movs	r3, #0
 80011e6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011e8:	2300      	movs	r3, #0
 80011ea:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011ec:	1d3b      	adds	r3, r7, #4
 80011ee:	4619      	mov	r1, r3
 80011f0:	4805      	ldr	r0, [pc, #20]	@ (8001208 <MX_TIM2_Init+0x98>)
 80011f2:	f001 ffb7 	bl	8003164 <HAL_TIMEx_MasterConfigSynchronization>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80011fc:	f7ff fd4b 	bl	8000c96 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001200:	bf00      	nop
 8001202:	3720      	adds	r7, #32
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	200000c0 	.word	0x200000c0

0800120c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800120c:	b480      	push	{r7}
 800120e:	b085      	sub	sp, #20
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800121c:	d10b      	bne.n	8001236 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800121e:	4b09      	ldr	r3, [pc, #36]	@ (8001244 <HAL_TIM_Base_MspInit+0x38>)
 8001220:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001222:	4a08      	ldr	r2, [pc, #32]	@ (8001244 <HAL_TIM_Base_MspInit+0x38>)
 8001224:	f043 0301 	orr.w	r3, r3, #1
 8001228:	6593      	str	r3, [r2, #88]	@ 0x58
 800122a:	4b06      	ldr	r3, [pc, #24]	@ (8001244 <HAL_TIM_Base_MspInit+0x38>)
 800122c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800122e:	f003 0301 	and.w	r3, r3, #1
 8001232:	60fb      	str	r3, [r7, #12]
 8001234:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001236:	bf00      	nop
 8001238:	3714      	adds	r7, #20
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	40021000 	.word	0x40021000

08001248 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800124c:	4b22      	ldr	r3, [pc, #136]	@ (80012d8 <MX_USART2_UART_Init+0x90>)
 800124e:	4a23      	ldr	r2, [pc, #140]	@ (80012dc <MX_USART2_UART_Init+0x94>)
 8001250:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001252:	4b21      	ldr	r3, [pc, #132]	@ (80012d8 <MX_USART2_UART_Init+0x90>)
 8001254:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001258:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800125a:	4b1f      	ldr	r3, [pc, #124]	@ (80012d8 <MX_USART2_UART_Init+0x90>)
 800125c:	2200      	movs	r2, #0
 800125e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001260:	4b1d      	ldr	r3, [pc, #116]	@ (80012d8 <MX_USART2_UART_Init+0x90>)
 8001262:	2200      	movs	r2, #0
 8001264:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001266:	4b1c      	ldr	r3, [pc, #112]	@ (80012d8 <MX_USART2_UART_Init+0x90>)
 8001268:	2200      	movs	r2, #0
 800126a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800126c:	4b1a      	ldr	r3, [pc, #104]	@ (80012d8 <MX_USART2_UART_Init+0x90>)
 800126e:	220c      	movs	r2, #12
 8001270:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001272:	4b19      	ldr	r3, [pc, #100]	@ (80012d8 <MX_USART2_UART_Init+0x90>)
 8001274:	2200      	movs	r2, #0
 8001276:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001278:	4b17      	ldr	r3, [pc, #92]	@ (80012d8 <MX_USART2_UART_Init+0x90>)
 800127a:	2200      	movs	r2, #0
 800127c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800127e:	4b16      	ldr	r3, [pc, #88]	@ (80012d8 <MX_USART2_UART_Init+0x90>)
 8001280:	2200      	movs	r2, #0
 8001282:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001284:	4b14      	ldr	r3, [pc, #80]	@ (80012d8 <MX_USART2_UART_Init+0x90>)
 8001286:	2200      	movs	r2, #0
 8001288:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800128a:	4b13      	ldr	r3, [pc, #76]	@ (80012d8 <MX_USART2_UART_Init+0x90>)
 800128c:	2200      	movs	r2, #0
 800128e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001290:	4811      	ldr	r0, [pc, #68]	@ (80012d8 <MX_USART2_UART_Init+0x90>)
 8001292:	f001 ffe9 	bl	8003268 <HAL_UART_Init>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d001      	beq.n	80012a0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800129c:	f7ff fcfb 	bl	8000c96 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012a0:	2100      	movs	r1, #0
 80012a2:	480d      	ldr	r0, [pc, #52]	@ (80012d8 <MX_USART2_UART_Init+0x90>)
 80012a4:	f004 f82f 	bl	8005306 <HAL_UARTEx_SetTxFifoThreshold>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80012ae:	f7ff fcf2 	bl	8000c96 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012b2:	2100      	movs	r1, #0
 80012b4:	4808      	ldr	r0, [pc, #32]	@ (80012d8 <MX_USART2_UART_Init+0x90>)
 80012b6:	f004 f864 	bl	8005382 <HAL_UARTEx_SetRxFifoThreshold>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80012c0:	f7ff fce9 	bl	8000c96 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80012c4:	4804      	ldr	r0, [pc, #16]	@ (80012d8 <MX_USART2_UART_Init+0x90>)
 80012c6:	f003 ffe5 	bl	8005294 <HAL_UARTEx_DisableFifoMode>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80012d0:	f7ff fce1 	bl	8000c96 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012d4:	bf00      	nop
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	2000010c 	.word	0x2000010c
 80012dc:	40004400 	.word	0x40004400

080012e0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b09a      	sub	sp, #104	@ 0x68
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]
 80012f0:	605a      	str	r2, [r3, #4]
 80012f2:	609a      	str	r2, [r3, #8]
 80012f4:	60da      	str	r2, [r3, #12]
 80012f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012f8:	f107 0310 	add.w	r3, r7, #16
 80012fc:	2244      	movs	r2, #68	@ 0x44
 80012fe:	2100      	movs	r1, #0
 8001300:	4618      	mov	r0, r3
 8001302:	f007 fa6b 	bl	80087dc <memset>
  if(uartHandle->Instance==USART2)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4a23      	ldr	r2, [pc, #140]	@ (8001398 <HAL_UART_MspInit+0xb8>)
 800130c:	4293      	cmp	r3, r2
 800130e:	d13e      	bne.n	800138e <HAL_UART_MspInit+0xae>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001310:	2302      	movs	r3, #2
 8001312:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001314:	2300      	movs	r3, #0
 8001316:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001318:	f107 0310 	add.w	r3, r7, #16
 800131c:	4618      	mov	r0, r3
 800131e:	f001 fa45 	bl	80027ac <HAL_RCCEx_PeriphCLKConfig>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001328:	f7ff fcb5 	bl	8000c96 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800132c:	4b1b      	ldr	r3, [pc, #108]	@ (800139c <HAL_UART_MspInit+0xbc>)
 800132e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001330:	4a1a      	ldr	r2, [pc, #104]	@ (800139c <HAL_UART_MspInit+0xbc>)
 8001332:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001336:	6593      	str	r3, [r2, #88]	@ 0x58
 8001338:	4b18      	ldr	r3, [pc, #96]	@ (800139c <HAL_UART_MspInit+0xbc>)
 800133a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800133c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001340:	60fb      	str	r3, [r7, #12]
 8001342:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001344:	4b15      	ldr	r3, [pc, #84]	@ (800139c <HAL_UART_MspInit+0xbc>)
 8001346:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001348:	4a14      	ldr	r2, [pc, #80]	@ (800139c <HAL_UART_MspInit+0xbc>)
 800134a:	f043 0301 	orr.w	r3, r3, #1
 800134e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001350:	4b12      	ldr	r3, [pc, #72]	@ (800139c <HAL_UART_MspInit+0xbc>)
 8001352:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001354:	f003 0301 	and.w	r3, r3, #1
 8001358:	60bb      	str	r3, [r7, #8]
 800135a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800135c:	230c      	movs	r3, #12
 800135e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001360:	2302      	movs	r3, #2
 8001362:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001364:	2300      	movs	r3, #0
 8001366:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001368:	2300      	movs	r3, #0
 800136a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800136c:	2307      	movs	r3, #7
 800136e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001370:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001374:	4619      	mov	r1, r3
 8001376:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800137a:	f000 fa69 	bl	8001850 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800137e:	2200      	movs	r2, #0
 8001380:	2105      	movs	r1, #5
 8001382:	2026      	movs	r0, #38	@ 0x26
 8001384:	f000 f96f 	bl	8001666 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001388:	2026      	movs	r0, #38	@ 0x26
 800138a:	f000 f986 	bl	800169a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800138e:	bf00      	nop
 8001390:	3768      	adds	r7, #104	@ 0x68
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	40004400 	.word	0x40004400
 800139c:	40021000 	.word	0x40021000

080013a0 <Reset_Handler>:
 80013a0:	480d      	ldr	r0, [pc, #52]	@ (80013d8 <LoopForever+0x2>)
 80013a2:	4685      	mov	sp, r0
 80013a4:	f7ff fd92 	bl	8000ecc <SystemInit>
 80013a8:	480c      	ldr	r0, [pc, #48]	@ (80013dc <LoopForever+0x6>)
 80013aa:	490d      	ldr	r1, [pc, #52]	@ (80013e0 <LoopForever+0xa>)
 80013ac:	4a0d      	ldr	r2, [pc, #52]	@ (80013e4 <LoopForever+0xe>)
 80013ae:	2300      	movs	r3, #0
 80013b0:	e002      	b.n	80013b8 <LoopCopyDataInit>

080013b2 <CopyDataInit>:
 80013b2:	58d4      	ldr	r4, [r2, r3]
 80013b4:	50c4      	str	r4, [r0, r3]
 80013b6:	3304      	adds	r3, #4

080013b8 <LoopCopyDataInit>:
 80013b8:	18c4      	adds	r4, r0, r3
 80013ba:	428c      	cmp	r4, r1
 80013bc:	d3f9      	bcc.n	80013b2 <CopyDataInit>
 80013be:	4a0a      	ldr	r2, [pc, #40]	@ (80013e8 <LoopForever+0x12>)
 80013c0:	4c0a      	ldr	r4, [pc, #40]	@ (80013ec <LoopForever+0x16>)
 80013c2:	2300      	movs	r3, #0
 80013c4:	e001      	b.n	80013ca <LoopFillZerobss>

080013c6 <FillZerobss>:
 80013c6:	6013      	str	r3, [r2, #0]
 80013c8:	3204      	adds	r2, #4

080013ca <LoopFillZerobss>:
 80013ca:	42a2      	cmp	r2, r4
 80013cc:	d3fb      	bcc.n	80013c6 <FillZerobss>
 80013ce:	f007 fa59 	bl	8008884 <__libc_init_array>
 80013d2:	f7ff faf5 	bl	80009c0 <main>

080013d6 <LoopForever>:
 80013d6:	e7fe      	b.n	80013d6 <LoopForever>
 80013d8:	20008000 	.word	0x20008000
 80013dc:	20000000 	.word	0x20000000
 80013e0:	20000070 	.word	0x20000070
 80013e4:	08009d24 	.word	0x08009d24
 80013e8:	20000070 	.word	0x20000070
 80013ec:	20005604 	.word	0x20005604

080013f0 <ADC1_2_IRQHandler>:
 80013f0:	e7fe      	b.n	80013f0 <ADC1_2_IRQHandler>

080013f2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013f2:	b580      	push	{r7, lr}
 80013f4:	b082      	sub	sp, #8
 80013f6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80013f8:	2300      	movs	r3, #0
 80013fa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013fc:	2003      	movs	r0, #3
 80013fe:	f000 f927 	bl	8001650 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001402:	200f      	movs	r0, #15
 8001404:	f000 f80e 	bl	8001424 <HAL_InitTick>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d002      	beq.n	8001414 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800140e:	2301      	movs	r3, #1
 8001410:	71fb      	strb	r3, [r7, #7]
 8001412:	e001      	b.n	8001418 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001414:	f7ff fc46 	bl	8000ca4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001418:	79fb      	ldrb	r3, [r7, #7]

}
 800141a:	4618      	mov	r0, r3
 800141c:	3708      	adds	r7, #8
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
	...

08001424 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800142c:	2300      	movs	r3, #0
 800142e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001430:	4b16      	ldr	r3, [pc, #88]	@ (800148c <HAL_InitTick+0x68>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d022      	beq.n	800147e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001438:	4b15      	ldr	r3, [pc, #84]	@ (8001490 <HAL_InitTick+0x6c>)
 800143a:	681a      	ldr	r2, [r3, #0]
 800143c:	4b13      	ldr	r3, [pc, #76]	@ (800148c <HAL_InitTick+0x68>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001444:	fbb1 f3f3 	udiv	r3, r1, r3
 8001448:	fbb2 f3f3 	udiv	r3, r2, r3
 800144c:	4618      	mov	r0, r3
 800144e:	f000 f932 	bl	80016b6 <HAL_SYSTICK_Config>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d10f      	bne.n	8001478 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2b0f      	cmp	r3, #15
 800145c:	d809      	bhi.n	8001472 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800145e:	2200      	movs	r2, #0
 8001460:	6879      	ldr	r1, [r7, #4]
 8001462:	f04f 30ff 	mov.w	r0, #4294967295
 8001466:	f000 f8fe 	bl	8001666 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800146a:	4a0a      	ldr	r2, [pc, #40]	@ (8001494 <HAL_InitTick+0x70>)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6013      	str	r3, [r2, #0]
 8001470:	e007      	b.n	8001482 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001472:	2301      	movs	r3, #1
 8001474:	73fb      	strb	r3, [r7, #15]
 8001476:	e004      	b.n	8001482 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001478:	2301      	movs	r3, #1
 800147a:	73fb      	strb	r3, [r7, #15]
 800147c:	e001      	b.n	8001482 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800147e:	2301      	movs	r3, #1
 8001480:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001482:	7bfb      	ldrb	r3, [r7, #15]
}
 8001484:	4618      	mov	r0, r3
 8001486:	3710      	adds	r7, #16
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	2000000c 	.word	0x2000000c
 8001490:	20000004 	.word	0x20000004
 8001494:	20000008 	.word	0x20000008

08001498 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  return uwTick;
 800149c:	4b03      	ldr	r3, [pc, #12]	@ (80014ac <HAL_GetTick+0x14>)
 800149e:	681b      	ldr	r3, [r3, #0]
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	200001a0 	.word	0x200001a0

080014b0 <__NVIC_SetPriorityGrouping>:
{
 80014b0:	b480      	push	{r7}
 80014b2:	b085      	sub	sp, #20
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	f003 0307 	and.w	r3, r3, #7
 80014be:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014c0:	4b0c      	ldr	r3, [pc, #48]	@ (80014f4 <__NVIC_SetPriorityGrouping+0x44>)
 80014c2:	68db      	ldr	r3, [r3, #12]
 80014c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014c6:	68ba      	ldr	r2, [r7, #8]
 80014c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014cc:	4013      	ands	r3, r2
 80014ce:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014e2:	4a04      	ldr	r2, [pc, #16]	@ (80014f4 <__NVIC_SetPriorityGrouping+0x44>)
 80014e4:	68bb      	ldr	r3, [r7, #8]
 80014e6:	60d3      	str	r3, [r2, #12]
}
 80014e8:	bf00      	nop
 80014ea:	3714      	adds	r7, #20
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr
 80014f4:	e000ed00 	.word	0xe000ed00

080014f8 <__NVIC_GetPriorityGrouping>:
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014fc:	4b04      	ldr	r3, [pc, #16]	@ (8001510 <__NVIC_GetPriorityGrouping+0x18>)
 80014fe:	68db      	ldr	r3, [r3, #12]
 8001500:	0a1b      	lsrs	r3, r3, #8
 8001502:	f003 0307 	and.w	r3, r3, #7
}
 8001506:	4618      	mov	r0, r3
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr
 8001510:	e000ed00 	.word	0xe000ed00

08001514 <__NVIC_EnableIRQ>:
{
 8001514:	b480      	push	{r7}
 8001516:	b083      	sub	sp, #12
 8001518:	af00      	add	r7, sp, #0
 800151a:	4603      	mov	r3, r0
 800151c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800151e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001522:	2b00      	cmp	r3, #0
 8001524:	db0b      	blt.n	800153e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001526:	79fb      	ldrb	r3, [r7, #7]
 8001528:	f003 021f 	and.w	r2, r3, #31
 800152c:	4907      	ldr	r1, [pc, #28]	@ (800154c <__NVIC_EnableIRQ+0x38>)
 800152e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001532:	095b      	lsrs	r3, r3, #5
 8001534:	2001      	movs	r0, #1
 8001536:	fa00 f202 	lsl.w	r2, r0, r2
 800153a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800153e:	bf00      	nop
 8001540:	370c      	adds	r7, #12
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	e000e100 	.word	0xe000e100

08001550 <__NVIC_SetPriority>:
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	4603      	mov	r3, r0
 8001558:	6039      	str	r1, [r7, #0]
 800155a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800155c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001560:	2b00      	cmp	r3, #0
 8001562:	db0a      	blt.n	800157a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	b2da      	uxtb	r2, r3
 8001568:	490c      	ldr	r1, [pc, #48]	@ (800159c <__NVIC_SetPriority+0x4c>)
 800156a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800156e:	0112      	lsls	r2, r2, #4
 8001570:	b2d2      	uxtb	r2, r2
 8001572:	440b      	add	r3, r1
 8001574:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001578:	e00a      	b.n	8001590 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	b2da      	uxtb	r2, r3
 800157e:	4908      	ldr	r1, [pc, #32]	@ (80015a0 <__NVIC_SetPriority+0x50>)
 8001580:	79fb      	ldrb	r3, [r7, #7]
 8001582:	f003 030f 	and.w	r3, r3, #15
 8001586:	3b04      	subs	r3, #4
 8001588:	0112      	lsls	r2, r2, #4
 800158a:	b2d2      	uxtb	r2, r2
 800158c:	440b      	add	r3, r1
 800158e:	761a      	strb	r2, [r3, #24]
}
 8001590:	bf00      	nop
 8001592:	370c      	adds	r7, #12
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr
 800159c:	e000e100 	.word	0xe000e100
 80015a0:	e000ed00 	.word	0xe000ed00

080015a4 <NVIC_EncodePriority>:
{
 80015a4:	b480      	push	{r7}
 80015a6:	b089      	sub	sp, #36	@ 0x24
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	60f8      	str	r0, [r7, #12]
 80015ac:	60b9      	str	r1, [r7, #8]
 80015ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	f003 0307 	and.w	r3, r3, #7
 80015b6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015b8:	69fb      	ldr	r3, [r7, #28]
 80015ba:	f1c3 0307 	rsb	r3, r3, #7
 80015be:	2b04      	cmp	r3, #4
 80015c0:	bf28      	it	cs
 80015c2:	2304      	movcs	r3, #4
 80015c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015c6:	69fb      	ldr	r3, [r7, #28]
 80015c8:	3304      	adds	r3, #4
 80015ca:	2b06      	cmp	r3, #6
 80015cc:	d902      	bls.n	80015d4 <NVIC_EncodePriority+0x30>
 80015ce:	69fb      	ldr	r3, [r7, #28]
 80015d0:	3b03      	subs	r3, #3
 80015d2:	e000      	b.n	80015d6 <NVIC_EncodePriority+0x32>
 80015d4:	2300      	movs	r3, #0
 80015d6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015d8:	f04f 32ff 	mov.w	r2, #4294967295
 80015dc:	69bb      	ldr	r3, [r7, #24]
 80015de:	fa02 f303 	lsl.w	r3, r2, r3
 80015e2:	43da      	mvns	r2, r3
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	401a      	ands	r2, r3
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015ec:	f04f 31ff 	mov.w	r1, #4294967295
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	fa01 f303 	lsl.w	r3, r1, r3
 80015f6:	43d9      	mvns	r1, r3
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015fc:	4313      	orrs	r3, r2
}
 80015fe:	4618      	mov	r0, r3
 8001600:	3724      	adds	r7, #36	@ 0x24
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr
	...

0800160c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	3b01      	subs	r3, #1
 8001618:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800161c:	d301      	bcc.n	8001622 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800161e:	2301      	movs	r3, #1
 8001620:	e00f      	b.n	8001642 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001622:	4a0a      	ldr	r2, [pc, #40]	@ (800164c <SysTick_Config+0x40>)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	3b01      	subs	r3, #1
 8001628:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800162a:	210f      	movs	r1, #15
 800162c:	f04f 30ff 	mov.w	r0, #4294967295
 8001630:	f7ff ff8e 	bl	8001550 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001634:	4b05      	ldr	r3, [pc, #20]	@ (800164c <SysTick_Config+0x40>)
 8001636:	2200      	movs	r2, #0
 8001638:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800163a:	4b04      	ldr	r3, [pc, #16]	@ (800164c <SysTick_Config+0x40>)
 800163c:	2207      	movs	r2, #7
 800163e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001640:	2300      	movs	r3, #0
}
 8001642:	4618      	mov	r0, r3
 8001644:	3708      	adds	r7, #8
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	e000e010 	.word	0xe000e010

08001650 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001658:	6878      	ldr	r0, [r7, #4]
 800165a:	f7ff ff29 	bl	80014b0 <__NVIC_SetPriorityGrouping>
}
 800165e:	bf00      	nop
 8001660:	3708      	adds	r7, #8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}

08001666 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001666:	b580      	push	{r7, lr}
 8001668:	b086      	sub	sp, #24
 800166a:	af00      	add	r7, sp, #0
 800166c:	4603      	mov	r3, r0
 800166e:	60b9      	str	r1, [r7, #8]
 8001670:	607a      	str	r2, [r7, #4]
 8001672:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001674:	f7ff ff40 	bl	80014f8 <__NVIC_GetPriorityGrouping>
 8001678:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800167a:	687a      	ldr	r2, [r7, #4]
 800167c:	68b9      	ldr	r1, [r7, #8]
 800167e:	6978      	ldr	r0, [r7, #20]
 8001680:	f7ff ff90 	bl	80015a4 <NVIC_EncodePriority>
 8001684:	4602      	mov	r2, r0
 8001686:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800168a:	4611      	mov	r1, r2
 800168c:	4618      	mov	r0, r3
 800168e:	f7ff ff5f 	bl	8001550 <__NVIC_SetPriority>
}
 8001692:	bf00      	nop
 8001694:	3718      	adds	r7, #24
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}

0800169a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800169a:	b580      	push	{r7, lr}
 800169c:	b082      	sub	sp, #8
 800169e:	af00      	add	r7, sp, #0
 80016a0:	4603      	mov	r3, r0
 80016a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a8:	4618      	mov	r0, r3
 80016aa:	f7ff ff33 	bl	8001514 <__NVIC_EnableIRQ>
}
 80016ae:	bf00      	nop
 80016b0:	3708      	adds	r7, #8
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}

080016b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016b6:	b580      	push	{r7, lr}
 80016b8:	b082      	sub	sp, #8
 80016ba:	af00      	add	r7, sp, #0
 80016bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016be:	6878      	ldr	r0, [r7, #4]
 80016c0:	f7ff ffa4 	bl	800160c <SysTick_Config>
 80016c4:	4603      	mov	r3, r0
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3708      	adds	r7, #8
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}

080016ce <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80016ce:	b480      	push	{r7}
 80016d0:	b085      	sub	sp, #20
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80016d6:	2300      	movs	r3, #0
 80016d8:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	2b02      	cmp	r3, #2
 80016e4:	d005      	beq.n	80016f2 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2204      	movs	r2, #4
 80016ea:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80016ec:	2301      	movs	r3, #1
 80016ee:	73fb      	strb	r3, [r7, #15]
 80016f0:	e037      	b.n	8001762 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f022 020e 	bic.w	r2, r2, #14
 8001700:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001706:	681a      	ldr	r2, [r3, #0]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800170c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001710:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	681a      	ldr	r2, [r3, #0]
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f022 0201 	bic.w	r2, r2, #1
 8001720:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001726:	f003 021f 	and.w	r2, r3, #31
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800172e:	2101      	movs	r1, #1
 8001730:	fa01 f202 	lsl.w	r2, r1, r2
 8001734:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800173a:	687a      	ldr	r2, [r7, #4]
 800173c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800173e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001744:	2b00      	cmp	r3, #0
 8001746:	d00c      	beq.n	8001762 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001752:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001756:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800175c:	687a      	ldr	r2, [r7, #4]
 800175e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001760:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2201      	movs	r2, #1
 8001766:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2200      	movs	r2, #0
 800176e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8001772:	7bfb      	ldrb	r3, [r7, #15]
}
 8001774:	4618      	mov	r0, r3
 8001776:	3714      	adds	r7, #20
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr

08001780 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b084      	sub	sp, #16
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001788:	2300      	movs	r3, #0
 800178a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001792:	b2db      	uxtb	r3, r3
 8001794:	2b02      	cmp	r3, #2
 8001796:	d00d      	beq.n	80017b4 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	2204      	movs	r2, #4
 800179c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2201      	movs	r2, #1
 80017a2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2200      	movs	r2, #0
 80017aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
 80017b0:	73fb      	strb	r3, [r7, #15]
 80017b2:	e047      	b.n	8001844 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f022 020e 	bic.w	r2, r2, #14
 80017c2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	681a      	ldr	r2, [r3, #0]
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f022 0201 	bic.w	r2, r2, #1
 80017d2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017de:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80017e2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017e8:	f003 021f 	and.w	r2, r3, #31
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f0:	2101      	movs	r1, #1
 80017f2:	fa01 f202 	lsl.w	r2, r1, r2
 80017f6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017fc:	687a      	ldr	r2, [r7, #4]
 80017fe:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001800:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001806:	2b00      	cmp	r3, #0
 8001808:	d00c      	beq.n	8001824 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001814:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001818:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800181e:	687a      	ldr	r2, [r7, #4]
 8001820:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001822:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2201      	movs	r2, #1
 8001828:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2200      	movs	r2, #0
 8001830:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001838:	2b00      	cmp	r3, #0
 800183a:	d003      	beq.n	8001844 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001840:	6878      	ldr	r0, [r7, #4]
 8001842:	4798      	blx	r3
    }
  }
  return status;
 8001844:	7bfb      	ldrb	r3, [r7, #15]
}
 8001846:	4618      	mov	r0, r3
 8001848:	3710      	adds	r7, #16
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
	...

08001850 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001850:	b480      	push	{r7}
 8001852:	b087      	sub	sp, #28
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800185a:	2300      	movs	r3, #0
 800185c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800185e:	e15a      	b.n	8001b16 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	2101      	movs	r1, #1
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	fa01 f303 	lsl.w	r3, r1, r3
 800186c:	4013      	ands	r3, r2
 800186e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	2b00      	cmp	r3, #0
 8001874:	f000 814c 	beq.w	8001b10 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	f003 0303 	and.w	r3, r3, #3
 8001880:	2b01      	cmp	r3, #1
 8001882:	d005      	beq.n	8001890 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800188c:	2b02      	cmp	r3, #2
 800188e:	d130      	bne.n	80018f2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	689b      	ldr	r3, [r3, #8]
 8001894:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	005b      	lsls	r3, r3, #1
 800189a:	2203      	movs	r2, #3
 800189c:	fa02 f303 	lsl.w	r3, r2, r3
 80018a0:	43db      	mvns	r3, r3
 80018a2:	693a      	ldr	r2, [r7, #16]
 80018a4:	4013      	ands	r3, r2
 80018a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	68da      	ldr	r2, [r3, #12]
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	005b      	lsls	r3, r3, #1
 80018b0:	fa02 f303 	lsl.w	r3, r2, r3
 80018b4:	693a      	ldr	r2, [r7, #16]
 80018b6:	4313      	orrs	r3, r2
 80018b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	693a      	ldr	r2, [r7, #16]
 80018be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80018c6:	2201      	movs	r2, #1
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	fa02 f303 	lsl.w	r3, r2, r3
 80018ce:	43db      	mvns	r3, r3
 80018d0:	693a      	ldr	r2, [r7, #16]
 80018d2:	4013      	ands	r3, r2
 80018d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	091b      	lsrs	r3, r3, #4
 80018dc:	f003 0201 	and.w	r2, r3, #1
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	fa02 f303 	lsl.w	r3, r2, r3
 80018e6:	693a      	ldr	r2, [r7, #16]
 80018e8:	4313      	orrs	r3, r2
 80018ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	693a      	ldr	r2, [r7, #16]
 80018f0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	f003 0303 	and.w	r3, r3, #3
 80018fa:	2b03      	cmp	r3, #3
 80018fc:	d017      	beq.n	800192e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	68db      	ldr	r3, [r3, #12]
 8001902:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	005b      	lsls	r3, r3, #1
 8001908:	2203      	movs	r2, #3
 800190a:	fa02 f303 	lsl.w	r3, r2, r3
 800190e:	43db      	mvns	r3, r3
 8001910:	693a      	ldr	r2, [r7, #16]
 8001912:	4013      	ands	r3, r2
 8001914:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	689a      	ldr	r2, [r3, #8]
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	005b      	lsls	r3, r3, #1
 800191e:	fa02 f303 	lsl.w	r3, r2, r3
 8001922:	693a      	ldr	r2, [r7, #16]
 8001924:	4313      	orrs	r3, r2
 8001926:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	693a      	ldr	r2, [r7, #16]
 800192c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	f003 0303 	and.w	r3, r3, #3
 8001936:	2b02      	cmp	r3, #2
 8001938:	d123      	bne.n	8001982 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	08da      	lsrs	r2, r3, #3
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	3208      	adds	r2, #8
 8001942:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001946:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	f003 0307 	and.w	r3, r3, #7
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	220f      	movs	r2, #15
 8001952:	fa02 f303 	lsl.w	r3, r2, r3
 8001956:	43db      	mvns	r3, r3
 8001958:	693a      	ldr	r2, [r7, #16]
 800195a:	4013      	ands	r3, r2
 800195c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	691a      	ldr	r2, [r3, #16]
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	f003 0307 	and.w	r3, r3, #7
 8001968:	009b      	lsls	r3, r3, #2
 800196a:	fa02 f303 	lsl.w	r3, r2, r3
 800196e:	693a      	ldr	r2, [r7, #16]
 8001970:	4313      	orrs	r3, r2
 8001972:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	08da      	lsrs	r2, r3, #3
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	3208      	adds	r2, #8
 800197c:	6939      	ldr	r1, [r7, #16]
 800197e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	005b      	lsls	r3, r3, #1
 800198c:	2203      	movs	r2, #3
 800198e:	fa02 f303 	lsl.w	r3, r2, r3
 8001992:	43db      	mvns	r3, r3
 8001994:	693a      	ldr	r2, [r7, #16]
 8001996:	4013      	ands	r3, r2
 8001998:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	f003 0203 	and.w	r2, r3, #3
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	005b      	lsls	r3, r3, #1
 80019a6:	fa02 f303 	lsl.w	r3, r2, r3
 80019aa:	693a      	ldr	r2, [r7, #16]
 80019ac:	4313      	orrs	r3, r2
 80019ae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	693a      	ldr	r2, [r7, #16]
 80019b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	f000 80a6 	beq.w	8001b10 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019c4:	4b5b      	ldr	r3, [pc, #364]	@ (8001b34 <HAL_GPIO_Init+0x2e4>)
 80019c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019c8:	4a5a      	ldr	r2, [pc, #360]	@ (8001b34 <HAL_GPIO_Init+0x2e4>)
 80019ca:	f043 0301 	orr.w	r3, r3, #1
 80019ce:	6613      	str	r3, [r2, #96]	@ 0x60
 80019d0:	4b58      	ldr	r3, [pc, #352]	@ (8001b34 <HAL_GPIO_Init+0x2e4>)
 80019d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019d4:	f003 0301 	and.w	r3, r3, #1
 80019d8:	60bb      	str	r3, [r7, #8]
 80019da:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80019dc:	4a56      	ldr	r2, [pc, #344]	@ (8001b38 <HAL_GPIO_Init+0x2e8>)
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	089b      	lsrs	r3, r3, #2
 80019e2:	3302      	adds	r3, #2
 80019e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	f003 0303 	and.w	r3, r3, #3
 80019f0:	009b      	lsls	r3, r3, #2
 80019f2:	220f      	movs	r2, #15
 80019f4:	fa02 f303 	lsl.w	r3, r2, r3
 80019f8:	43db      	mvns	r3, r3
 80019fa:	693a      	ldr	r2, [r7, #16]
 80019fc:	4013      	ands	r3, r2
 80019fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001a06:	d01f      	beq.n	8001a48 <HAL_GPIO_Init+0x1f8>
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	4a4c      	ldr	r2, [pc, #304]	@ (8001b3c <HAL_GPIO_Init+0x2ec>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d019      	beq.n	8001a44 <HAL_GPIO_Init+0x1f4>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	4a4b      	ldr	r2, [pc, #300]	@ (8001b40 <HAL_GPIO_Init+0x2f0>)
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d013      	beq.n	8001a40 <HAL_GPIO_Init+0x1f0>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	4a4a      	ldr	r2, [pc, #296]	@ (8001b44 <HAL_GPIO_Init+0x2f4>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d00d      	beq.n	8001a3c <HAL_GPIO_Init+0x1ec>
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	4a49      	ldr	r2, [pc, #292]	@ (8001b48 <HAL_GPIO_Init+0x2f8>)
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d007      	beq.n	8001a38 <HAL_GPIO_Init+0x1e8>
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	4a48      	ldr	r2, [pc, #288]	@ (8001b4c <HAL_GPIO_Init+0x2fc>)
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	d101      	bne.n	8001a34 <HAL_GPIO_Init+0x1e4>
 8001a30:	2305      	movs	r3, #5
 8001a32:	e00a      	b.n	8001a4a <HAL_GPIO_Init+0x1fa>
 8001a34:	2306      	movs	r3, #6
 8001a36:	e008      	b.n	8001a4a <HAL_GPIO_Init+0x1fa>
 8001a38:	2304      	movs	r3, #4
 8001a3a:	e006      	b.n	8001a4a <HAL_GPIO_Init+0x1fa>
 8001a3c:	2303      	movs	r3, #3
 8001a3e:	e004      	b.n	8001a4a <HAL_GPIO_Init+0x1fa>
 8001a40:	2302      	movs	r3, #2
 8001a42:	e002      	b.n	8001a4a <HAL_GPIO_Init+0x1fa>
 8001a44:	2301      	movs	r3, #1
 8001a46:	e000      	b.n	8001a4a <HAL_GPIO_Init+0x1fa>
 8001a48:	2300      	movs	r3, #0
 8001a4a:	697a      	ldr	r2, [r7, #20]
 8001a4c:	f002 0203 	and.w	r2, r2, #3
 8001a50:	0092      	lsls	r2, r2, #2
 8001a52:	4093      	lsls	r3, r2
 8001a54:	693a      	ldr	r2, [r7, #16]
 8001a56:	4313      	orrs	r3, r2
 8001a58:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a5a:	4937      	ldr	r1, [pc, #220]	@ (8001b38 <HAL_GPIO_Init+0x2e8>)
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	089b      	lsrs	r3, r3, #2
 8001a60:	3302      	adds	r3, #2
 8001a62:	693a      	ldr	r2, [r7, #16]
 8001a64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001a68:	4b39      	ldr	r3, [pc, #228]	@ (8001b50 <HAL_GPIO_Init+0x300>)
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	43db      	mvns	r3, r3
 8001a72:	693a      	ldr	r2, [r7, #16]
 8001a74:	4013      	ands	r3, r2
 8001a76:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d003      	beq.n	8001a8c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001a84:	693a      	ldr	r2, [r7, #16]
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001a8c:	4a30      	ldr	r2, [pc, #192]	@ (8001b50 <HAL_GPIO_Init+0x300>)
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001a92:	4b2f      	ldr	r3, [pc, #188]	@ (8001b50 <HAL_GPIO_Init+0x300>)
 8001a94:	68db      	ldr	r3, [r3, #12]
 8001a96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	43db      	mvns	r3, r3
 8001a9c:	693a      	ldr	r2, [r7, #16]
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d003      	beq.n	8001ab6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001aae:	693a      	ldr	r2, [r7, #16]
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001ab6:	4a26      	ldr	r2, [pc, #152]	@ (8001b50 <HAL_GPIO_Init+0x300>)
 8001ab8:	693b      	ldr	r3, [r7, #16]
 8001aba:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001abc:	4b24      	ldr	r3, [pc, #144]	@ (8001b50 <HAL_GPIO_Init+0x300>)
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	43db      	mvns	r3, r3
 8001ac6:	693a      	ldr	r2, [r7, #16]
 8001ac8:	4013      	ands	r3, r2
 8001aca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d003      	beq.n	8001ae0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001ad8:	693a      	ldr	r2, [r7, #16]
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	4313      	orrs	r3, r2
 8001ade:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001ae0:	4a1b      	ldr	r2, [pc, #108]	@ (8001b50 <HAL_GPIO_Init+0x300>)
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001ae6:	4b1a      	ldr	r3, [pc, #104]	@ (8001b50 <HAL_GPIO_Init+0x300>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	43db      	mvns	r3, r3
 8001af0:	693a      	ldr	r2, [r7, #16]
 8001af2:	4013      	ands	r3, r2
 8001af4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d003      	beq.n	8001b0a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001b02:	693a      	ldr	r2, [r7, #16]
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	4313      	orrs	r3, r2
 8001b08:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001b0a:	4a11      	ldr	r2, [pc, #68]	@ (8001b50 <HAL_GPIO_Init+0x300>)
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	3301      	adds	r3, #1
 8001b14:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	697b      	ldr	r3, [r7, #20]
 8001b1c:	fa22 f303 	lsr.w	r3, r2, r3
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	f47f ae9d 	bne.w	8001860 <HAL_GPIO_Init+0x10>
  }
}
 8001b26:	bf00      	nop
 8001b28:	bf00      	nop
 8001b2a:	371c      	adds	r7, #28
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr
 8001b34:	40021000 	.word	0x40021000
 8001b38:	40010000 	.word	0x40010000
 8001b3c:	48000400 	.word	0x48000400
 8001b40:	48000800 	.word	0x48000800
 8001b44:	48000c00 	.word	0x48000c00
 8001b48:	48001000 	.word	0x48001000
 8001b4c:	48001400 	.word	0x48001400
 8001b50:	40010400 	.word	0x40010400

08001b54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b083      	sub	sp, #12
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	807b      	strh	r3, [r7, #2]
 8001b60:	4613      	mov	r3, r2
 8001b62:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b64:	787b      	ldrb	r3, [r7, #1]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d003      	beq.n	8001b72 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b6a:	887a      	ldrh	r2, [r7, #2]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b70:	e002      	b.n	8001b78 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b72:	887a      	ldrh	r2, [r7, #2]
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001b78:	bf00      	nop
 8001b7a:	370c      	adds	r7, #12
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr

08001b84 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b085      	sub	sp, #20
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
 8001b8c:	460b      	mov	r3, r1
 8001b8e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	695b      	ldr	r3, [r3, #20]
 8001b94:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b96:	887a      	ldrh	r2, [r7, #2]
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	041a      	lsls	r2, r3, #16
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	43d9      	mvns	r1, r3
 8001ba2:	887b      	ldrh	r3, [r7, #2]
 8001ba4:	400b      	ands	r3, r1
 8001ba6:	431a      	orrs	r2, r3
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	619a      	str	r2, [r3, #24]
}
 8001bac:	bf00      	nop
 8001bae:	3714      	adds	r7, #20
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb6:	4770      	bx	lr

08001bb8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001bc2:	4b08      	ldr	r3, [pc, #32]	@ (8001be4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001bc4:	695a      	ldr	r2, [r3, #20]
 8001bc6:	88fb      	ldrh	r3, [r7, #6]
 8001bc8:	4013      	ands	r3, r2
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d006      	beq.n	8001bdc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001bce:	4a05      	ldr	r2, [pc, #20]	@ (8001be4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001bd0:	88fb      	ldrh	r3, [r7, #6]
 8001bd2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001bd4:	88fb      	ldrh	r3, [r7, #6]
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f7fe fe20 	bl	800081c <HAL_GPIO_EXTI_Callback>
  }
}
 8001bdc:	bf00      	nop
 8001bde:	3708      	adds	r7, #8
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	40010400 	.word	0x40010400

08001be8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b085      	sub	sp, #20
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d141      	bne.n	8001c7a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001bf6:	4b4b      	ldr	r3, [pc, #300]	@ (8001d24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001bfe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c02:	d131      	bne.n	8001c68 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001c04:	4b47      	ldr	r3, [pc, #284]	@ (8001d24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c0a:	4a46      	ldr	r2, [pc, #280]	@ (8001d24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001c10:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c14:	4b43      	ldr	r3, [pc, #268]	@ (8001d24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001c1c:	4a41      	ldr	r2, [pc, #260]	@ (8001d24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c1e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c22:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001c24:	4b40      	ldr	r3, [pc, #256]	@ (8001d28 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	2232      	movs	r2, #50	@ 0x32
 8001c2a:	fb02 f303 	mul.w	r3, r2, r3
 8001c2e:	4a3f      	ldr	r2, [pc, #252]	@ (8001d2c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001c30:	fba2 2303 	umull	r2, r3, r2, r3
 8001c34:	0c9b      	lsrs	r3, r3, #18
 8001c36:	3301      	adds	r3, #1
 8001c38:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c3a:	e002      	b.n	8001c42 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	3b01      	subs	r3, #1
 8001c40:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c42:	4b38      	ldr	r3, [pc, #224]	@ (8001d24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c44:	695b      	ldr	r3, [r3, #20]
 8001c46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c4e:	d102      	bne.n	8001c56 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d1f2      	bne.n	8001c3c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001c56:	4b33      	ldr	r3, [pc, #204]	@ (8001d24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c58:	695b      	ldr	r3, [r3, #20]
 8001c5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c62:	d158      	bne.n	8001d16 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001c64:	2303      	movs	r3, #3
 8001c66:	e057      	b.n	8001d18 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001c68:	4b2e      	ldr	r3, [pc, #184]	@ (8001d24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c6e:	4a2d      	ldr	r2, [pc, #180]	@ (8001d24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001c74:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001c78:	e04d      	b.n	8001d16 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001c80:	d141      	bne.n	8001d06 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001c82:	4b28      	ldr	r3, [pc, #160]	@ (8001d24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001c8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c8e:	d131      	bne.n	8001cf4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001c90:	4b24      	ldr	r3, [pc, #144]	@ (8001d24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c96:	4a23      	ldr	r2, [pc, #140]	@ (8001d24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c9c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ca0:	4b20      	ldr	r3, [pc, #128]	@ (8001d24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001ca8:	4a1e      	ldr	r2, [pc, #120]	@ (8001d24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001caa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001cae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001cb0:	4b1d      	ldr	r3, [pc, #116]	@ (8001d28 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2232      	movs	r2, #50	@ 0x32
 8001cb6:	fb02 f303 	mul.w	r3, r2, r3
 8001cba:	4a1c      	ldr	r2, [pc, #112]	@ (8001d2c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8001cc0:	0c9b      	lsrs	r3, r3, #18
 8001cc2:	3301      	adds	r3, #1
 8001cc4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001cc6:	e002      	b.n	8001cce <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	3b01      	subs	r3, #1
 8001ccc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001cce:	4b15      	ldr	r3, [pc, #84]	@ (8001d24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cd0:	695b      	ldr	r3, [r3, #20]
 8001cd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cda:	d102      	bne.n	8001ce2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d1f2      	bne.n	8001cc8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001ce2:	4b10      	ldr	r3, [pc, #64]	@ (8001d24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ce4:	695b      	ldr	r3, [r3, #20]
 8001ce6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cee:	d112      	bne.n	8001d16 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001cf0:	2303      	movs	r3, #3
 8001cf2:	e011      	b.n	8001d18 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001cf4:	4b0b      	ldr	r3, [pc, #44]	@ (8001d24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cfa:	4a0a      	ldr	r2, [pc, #40]	@ (8001d24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cfc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d00:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001d04:	e007      	b.n	8001d16 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001d06:	4b07      	ldr	r3, [pc, #28]	@ (8001d24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001d0e:	4a05      	ldr	r2, [pc, #20]	@ (8001d24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d10:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d14:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001d16:	2300      	movs	r3, #0
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3714      	adds	r7, #20
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr
 8001d24:	40007000 	.word	0x40007000
 8001d28:	20000004 	.word	0x20000004
 8001d2c:	431bde83 	.word	0x431bde83

08001d30 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001d34:	4b05      	ldr	r3, [pc, #20]	@ (8001d4c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	4a04      	ldr	r2, [pc, #16]	@ (8001d4c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001d3a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d3e:	6093      	str	r3, [r2, #8]
}
 8001d40:	bf00      	nop
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	40007000 	.word	0x40007000

08001d50 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b088      	sub	sp, #32
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d101      	bne.n	8001d62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e2fe      	b.n	8002360 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f003 0301 	and.w	r3, r3, #1
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d075      	beq.n	8001e5a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d6e:	4b97      	ldr	r3, [pc, #604]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	f003 030c 	and.w	r3, r3, #12
 8001d76:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d78:	4b94      	ldr	r3, [pc, #592]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	f003 0303 	and.w	r3, r3, #3
 8001d80:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001d82:	69bb      	ldr	r3, [r7, #24]
 8001d84:	2b0c      	cmp	r3, #12
 8001d86:	d102      	bne.n	8001d8e <HAL_RCC_OscConfig+0x3e>
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	2b03      	cmp	r3, #3
 8001d8c:	d002      	beq.n	8001d94 <HAL_RCC_OscConfig+0x44>
 8001d8e:	69bb      	ldr	r3, [r7, #24]
 8001d90:	2b08      	cmp	r3, #8
 8001d92:	d10b      	bne.n	8001dac <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d94:	4b8d      	ldr	r3, [pc, #564]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d05b      	beq.n	8001e58 <HAL_RCC_OscConfig+0x108>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d157      	bne.n	8001e58 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001da8:	2301      	movs	r3, #1
 8001daa:	e2d9      	b.n	8002360 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001db4:	d106      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x74>
 8001db6:	4b85      	ldr	r3, [pc, #532]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a84      	ldr	r2, [pc, #528]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001dbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001dc0:	6013      	str	r3, [r2, #0]
 8001dc2:	e01d      	b.n	8001e00 <HAL_RCC_OscConfig+0xb0>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001dcc:	d10c      	bne.n	8001de8 <HAL_RCC_OscConfig+0x98>
 8001dce:	4b7f      	ldr	r3, [pc, #508]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a7e      	ldr	r2, [pc, #504]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001dd4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001dd8:	6013      	str	r3, [r2, #0]
 8001dda:	4b7c      	ldr	r3, [pc, #496]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a7b      	ldr	r2, [pc, #492]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001de0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001de4:	6013      	str	r3, [r2, #0]
 8001de6:	e00b      	b.n	8001e00 <HAL_RCC_OscConfig+0xb0>
 8001de8:	4b78      	ldr	r3, [pc, #480]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a77      	ldr	r2, [pc, #476]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001dee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001df2:	6013      	str	r3, [r2, #0]
 8001df4:	4b75      	ldr	r3, [pc, #468]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a74      	ldr	r2, [pc, #464]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001dfa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001dfe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d013      	beq.n	8001e30 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e08:	f7ff fb46 	bl	8001498 <HAL_GetTick>
 8001e0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e0e:	e008      	b.n	8001e22 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e10:	f7ff fb42 	bl	8001498 <HAL_GetTick>
 8001e14:	4602      	mov	r2, r0
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	1ad3      	subs	r3, r2, r3
 8001e1a:	2b64      	cmp	r3, #100	@ 0x64
 8001e1c:	d901      	bls.n	8001e22 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	e29e      	b.n	8002360 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e22:	4b6a      	ldr	r3, [pc, #424]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d0f0      	beq.n	8001e10 <HAL_RCC_OscConfig+0xc0>
 8001e2e:	e014      	b.n	8001e5a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e30:	f7ff fb32 	bl	8001498 <HAL_GetTick>
 8001e34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001e36:	e008      	b.n	8001e4a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e38:	f7ff fb2e 	bl	8001498 <HAL_GetTick>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	2b64      	cmp	r3, #100	@ 0x64
 8001e44:	d901      	bls.n	8001e4a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001e46:	2303      	movs	r3, #3
 8001e48:	e28a      	b.n	8002360 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001e4a:	4b60      	ldr	r3, [pc, #384]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d1f0      	bne.n	8001e38 <HAL_RCC_OscConfig+0xe8>
 8001e56:	e000      	b.n	8001e5a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f003 0302 	and.w	r3, r3, #2
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d075      	beq.n	8001f52 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e66:	4b59      	ldr	r3, [pc, #356]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	f003 030c 	and.w	r3, r3, #12
 8001e6e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e70:	4b56      	ldr	r3, [pc, #344]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001e72:	68db      	ldr	r3, [r3, #12]
 8001e74:	f003 0303 	and.w	r3, r3, #3
 8001e78:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001e7a:	69bb      	ldr	r3, [r7, #24]
 8001e7c:	2b0c      	cmp	r3, #12
 8001e7e:	d102      	bne.n	8001e86 <HAL_RCC_OscConfig+0x136>
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	2b02      	cmp	r3, #2
 8001e84:	d002      	beq.n	8001e8c <HAL_RCC_OscConfig+0x13c>
 8001e86:	69bb      	ldr	r3, [r7, #24]
 8001e88:	2b04      	cmp	r3, #4
 8001e8a:	d11f      	bne.n	8001ecc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e8c:	4b4f      	ldr	r3, [pc, #316]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d005      	beq.n	8001ea4 <HAL_RCC_OscConfig+0x154>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	68db      	ldr	r3, [r3, #12]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d101      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	e25d      	b.n	8002360 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ea4:	4b49      	ldr	r3, [pc, #292]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	691b      	ldr	r3, [r3, #16]
 8001eb0:	061b      	lsls	r3, r3, #24
 8001eb2:	4946      	ldr	r1, [pc, #280]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001eb8:	4b45      	ldr	r3, [pc, #276]	@ (8001fd0 <HAL_RCC_OscConfig+0x280>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f7ff fab1 	bl	8001424 <HAL_InitTick>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d043      	beq.n	8001f50 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	e249      	b.n	8002360 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	68db      	ldr	r3, [r3, #12]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d023      	beq.n	8001f1c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ed4:	4b3d      	ldr	r3, [pc, #244]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a3c      	ldr	r2, [pc, #240]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001eda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ede:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ee0:	f7ff fada 	bl	8001498 <HAL_GetTick>
 8001ee4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ee6:	e008      	b.n	8001efa <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ee8:	f7ff fad6 	bl	8001498 <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	2b02      	cmp	r3, #2
 8001ef4:	d901      	bls.n	8001efa <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	e232      	b.n	8002360 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001efa:	4b34      	ldr	r3, [pc, #208]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d0f0      	beq.n	8001ee8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f06:	4b31      	ldr	r3, [pc, #196]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	691b      	ldr	r3, [r3, #16]
 8001f12:	061b      	lsls	r3, r3, #24
 8001f14:	492d      	ldr	r1, [pc, #180]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001f16:	4313      	orrs	r3, r2
 8001f18:	604b      	str	r3, [r1, #4]
 8001f1a:	e01a      	b.n	8001f52 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f1c:	4b2b      	ldr	r3, [pc, #172]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a2a      	ldr	r2, [pc, #168]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001f22:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001f26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f28:	f7ff fab6 	bl	8001498 <HAL_GetTick>
 8001f2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001f2e:	e008      	b.n	8001f42 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f30:	f7ff fab2 	bl	8001498 <HAL_GetTick>
 8001f34:	4602      	mov	r2, r0
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	2b02      	cmp	r3, #2
 8001f3c:	d901      	bls.n	8001f42 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001f3e:	2303      	movs	r3, #3
 8001f40:	e20e      	b.n	8002360 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001f42:	4b22      	ldr	r3, [pc, #136]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d1f0      	bne.n	8001f30 <HAL_RCC_OscConfig+0x1e0>
 8001f4e:	e000      	b.n	8001f52 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f50:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f003 0308 	and.w	r3, r3, #8
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d041      	beq.n	8001fe2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	695b      	ldr	r3, [r3, #20]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d01c      	beq.n	8001fa0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f66:	4b19      	ldr	r3, [pc, #100]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001f68:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f6c:	4a17      	ldr	r2, [pc, #92]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001f6e:	f043 0301 	orr.w	r3, r3, #1
 8001f72:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f76:	f7ff fa8f 	bl	8001498 <HAL_GetTick>
 8001f7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001f7c:	e008      	b.n	8001f90 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f7e:	f7ff fa8b 	bl	8001498 <HAL_GetTick>
 8001f82:	4602      	mov	r2, r0
 8001f84:	693b      	ldr	r3, [r7, #16]
 8001f86:	1ad3      	subs	r3, r2, r3
 8001f88:	2b02      	cmp	r3, #2
 8001f8a:	d901      	bls.n	8001f90 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001f8c:	2303      	movs	r3, #3
 8001f8e:	e1e7      	b.n	8002360 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001f90:	4b0e      	ldr	r3, [pc, #56]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001f92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f96:	f003 0302 	and.w	r3, r3, #2
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d0ef      	beq.n	8001f7e <HAL_RCC_OscConfig+0x22e>
 8001f9e:	e020      	b.n	8001fe2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fa0:	4b0a      	ldr	r3, [pc, #40]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001fa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001fa6:	4a09      	ldr	r2, [pc, #36]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001fa8:	f023 0301 	bic.w	r3, r3, #1
 8001fac:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fb0:	f7ff fa72 	bl	8001498 <HAL_GetTick>
 8001fb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001fb6:	e00d      	b.n	8001fd4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fb8:	f7ff fa6e 	bl	8001498 <HAL_GetTick>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	2b02      	cmp	r3, #2
 8001fc4:	d906      	bls.n	8001fd4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	e1ca      	b.n	8002360 <HAL_RCC_OscConfig+0x610>
 8001fca:	bf00      	nop
 8001fcc:	40021000 	.word	0x40021000
 8001fd0:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001fd4:	4b8c      	ldr	r3, [pc, #560]	@ (8002208 <HAL_RCC_OscConfig+0x4b8>)
 8001fd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001fda:	f003 0302 	and.w	r3, r3, #2
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d1ea      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 0304 	and.w	r3, r3, #4
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	f000 80a6 	beq.w	800213c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001ff4:	4b84      	ldr	r3, [pc, #528]	@ (8002208 <HAL_RCC_OscConfig+0x4b8>)
 8001ff6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ff8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d101      	bne.n	8002004 <HAL_RCC_OscConfig+0x2b4>
 8002000:	2301      	movs	r3, #1
 8002002:	e000      	b.n	8002006 <HAL_RCC_OscConfig+0x2b6>
 8002004:	2300      	movs	r3, #0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d00d      	beq.n	8002026 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800200a:	4b7f      	ldr	r3, [pc, #508]	@ (8002208 <HAL_RCC_OscConfig+0x4b8>)
 800200c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800200e:	4a7e      	ldr	r2, [pc, #504]	@ (8002208 <HAL_RCC_OscConfig+0x4b8>)
 8002010:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002014:	6593      	str	r3, [r2, #88]	@ 0x58
 8002016:	4b7c      	ldr	r3, [pc, #496]	@ (8002208 <HAL_RCC_OscConfig+0x4b8>)
 8002018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800201a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800201e:	60fb      	str	r3, [r7, #12]
 8002020:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002022:	2301      	movs	r3, #1
 8002024:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002026:	4b79      	ldr	r3, [pc, #484]	@ (800220c <HAL_RCC_OscConfig+0x4bc>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800202e:	2b00      	cmp	r3, #0
 8002030:	d118      	bne.n	8002064 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002032:	4b76      	ldr	r3, [pc, #472]	@ (800220c <HAL_RCC_OscConfig+0x4bc>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a75      	ldr	r2, [pc, #468]	@ (800220c <HAL_RCC_OscConfig+0x4bc>)
 8002038:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800203c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800203e:	f7ff fa2b 	bl	8001498 <HAL_GetTick>
 8002042:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002044:	e008      	b.n	8002058 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002046:	f7ff fa27 	bl	8001498 <HAL_GetTick>
 800204a:	4602      	mov	r2, r0
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	2b02      	cmp	r3, #2
 8002052:	d901      	bls.n	8002058 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002054:	2303      	movs	r3, #3
 8002056:	e183      	b.n	8002360 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002058:	4b6c      	ldr	r3, [pc, #432]	@ (800220c <HAL_RCC_OscConfig+0x4bc>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002060:	2b00      	cmp	r3, #0
 8002062:	d0f0      	beq.n	8002046 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	2b01      	cmp	r3, #1
 800206a:	d108      	bne.n	800207e <HAL_RCC_OscConfig+0x32e>
 800206c:	4b66      	ldr	r3, [pc, #408]	@ (8002208 <HAL_RCC_OscConfig+0x4b8>)
 800206e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002072:	4a65      	ldr	r2, [pc, #404]	@ (8002208 <HAL_RCC_OscConfig+0x4b8>)
 8002074:	f043 0301 	orr.w	r3, r3, #1
 8002078:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800207c:	e024      	b.n	80020c8 <HAL_RCC_OscConfig+0x378>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	689b      	ldr	r3, [r3, #8]
 8002082:	2b05      	cmp	r3, #5
 8002084:	d110      	bne.n	80020a8 <HAL_RCC_OscConfig+0x358>
 8002086:	4b60      	ldr	r3, [pc, #384]	@ (8002208 <HAL_RCC_OscConfig+0x4b8>)
 8002088:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800208c:	4a5e      	ldr	r2, [pc, #376]	@ (8002208 <HAL_RCC_OscConfig+0x4b8>)
 800208e:	f043 0304 	orr.w	r3, r3, #4
 8002092:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002096:	4b5c      	ldr	r3, [pc, #368]	@ (8002208 <HAL_RCC_OscConfig+0x4b8>)
 8002098:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800209c:	4a5a      	ldr	r2, [pc, #360]	@ (8002208 <HAL_RCC_OscConfig+0x4b8>)
 800209e:	f043 0301 	orr.w	r3, r3, #1
 80020a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80020a6:	e00f      	b.n	80020c8 <HAL_RCC_OscConfig+0x378>
 80020a8:	4b57      	ldr	r3, [pc, #348]	@ (8002208 <HAL_RCC_OscConfig+0x4b8>)
 80020aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020ae:	4a56      	ldr	r2, [pc, #344]	@ (8002208 <HAL_RCC_OscConfig+0x4b8>)
 80020b0:	f023 0301 	bic.w	r3, r3, #1
 80020b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80020b8:	4b53      	ldr	r3, [pc, #332]	@ (8002208 <HAL_RCC_OscConfig+0x4b8>)
 80020ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020be:	4a52      	ldr	r2, [pc, #328]	@ (8002208 <HAL_RCC_OscConfig+0x4b8>)
 80020c0:	f023 0304 	bic.w	r3, r3, #4
 80020c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d016      	beq.n	80020fe <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020d0:	f7ff f9e2 	bl	8001498 <HAL_GetTick>
 80020d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020d6:	e00a      	b.n	80020ee <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020d8:	f7ff f9de 	bl	8001498 <HAL_GetTick>
 80020dc:	4602      	mov	r2, r0
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	1ad3      	subs	r3, r2, r3
 80020e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d901      	bls.n	80020ee <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80020ea:	2303      	movs	r3, #3
 80020ec:	e138      	b.n	8002360 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020ee:	4b46      	ldr	r3, [pc, #280]	@ (8002208 <HAL_RCC_OscConfig+0x4b8>)
 80020f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020f4:	f003 0302 	and.w	r3, r3, #2
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d0ed      	beq.n	80020d8 <HAL_RCC_OscConfig+0x388>
 80020fc:	e015      	b.n	800212a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020fe:	f7ff f9cb 	bl	8001498 <HAL_GetTick>
 8002102:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002104:	e00a      	b.n	800211c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002106:	f7ff f9c7 	bl	8001498 <HAL_GetTick>
 800210a:	4602      	mov	r2, r0
 800210c:	693b      	ldr	r3, [r7, #16]
 800210e:	1ad3      	subs	r3, r2, r3
 8002110:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002114:	4293      	cmp	r3, r2
 8002116:	d901      	bls.n	800211c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002118:	2303      	movs	r3, #3
 800211a:	e121      	b.n	8002360 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800211c:	4b3a      	ldr	r3, [pc, #232]	@ (8002208 <HAL_RCC_OscConfig+0x4b8>)
 800211e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002122:	f003 0302 	and.w	r3, r3, #2
 8002126:	2b00      	cmp	r3, #0
 8002128:	d1ed      	bne.n	8002106 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800212a:	7ffb      	ldrb	r3, [r7, #31]
 800212c:	2b01      	cmp	r3, #1
 800212e:	d105      	bne.n	800213c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002130:	4b35      	ldr	r3, [pc, #212]	@ (8002208 <HAL_RCC_OscConfig+0x4b8>)
 8002132:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002134:	4a34      	ldr	r2, [pc, #208]	@ (8002208 <HAL_RCC_OscConfig+0x4b8>)
 8002136:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800213a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f003 0320 	and.w	r3, r3, #32
 8002144:	2b00      	cmp	r3, #0
 8002146:	d03c      	beq.n	80021c2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	699b      	ldr	r3, [r3, #24]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d01c      	beq.n	800218a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002150:	4b2d      	ldr	r3, [pc, #180]	@ (8002208 <HAL_RCC_OscConfig+0x4b8>)
 8002152:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002156:	4a2c      	ldr	r2, [pc, #176]	@ (8002208 <HAL_RCC_OscConfig+0x4b8>)
 8002158:	f043 0301 	orr.w	r3, r3, #1
 800215c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002160:	f7ff f99a 	bl	8001498 <HAL_GetTick>
 8002164:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002166:	e008      	b.n	800217a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002168:	f7ff f996 	bl	8001498 <HAL_GetTick>
 800216c:	4602      	mov	r2, r0
 800216e:	693b      	ldr	r3, [r7, #16]
 8002170:	1ad3      	subs	r3, r2, r3
 8002172:	2b02      	cmp	r3, #2
 8002174:	d901      	bls.n	800217a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002176:	2303      	movs	r3, #3
 8002178:	e0f2      	b.n	8002360 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800217a:	4b23      	ldr	r3, [pc, #140]	@ (8002208 <HAL_RCC_OscConfig+0x4b8>)
 800217c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002180:	f003 0302 	and.w	r3, r3, #2
 8002184:	2b00      	cmp	r3, #0
 8002186:	d0ef      	beq.n	8002168 <HAL_RCC_OscConfig+0x418>
 8002188:	e01b      	b.n	80021c2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800218a:	4b1f      	ldr	r3, [pc, #124]	@ (8002208 <HAL_RCC_OscConfig+0x4b8>)
 800218c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002190:	4a1d      	ldr	r2, [pc, #116]	@ (8002208 <HAL_RCC_OscConfig+0x4b8>)
 8002192:	f023 0301 	bic.w	r3, r3, #1
 8002196:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800219a:	f7ff f97d 	bl	8001498 <HAL_GetTick>
 800219e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80021a0:	e008      	b.n	80021b4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80021a2:	f7ff f979 	bl	8001498 <HAL_GetTick>
 80021a6:	4602      	mov	r2, r0
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	1ad3      	subs	r3, r2, r3
 80021ac:	2b02      	cmp	r3, #2
 80021ae:	d901      	bls.n	80021b4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80021b0:	2303      	movs	r3, #3
 80021b2:	e0d5      	b.n	8002360 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80021b4:	4b14      	ldr	r3, [pc, #80]	@ (8002208 <HAL_RCC_OscConfig+0x4b8>)
 80021b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80021ba:	f003 0302 	and.w	r3, r3, #2
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d1ef      	bne.n	80021a2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	69db      	ldr	r3, [r3, #28]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	f000 80c9 	beq.w	800235e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80021cc:	4b0e      	ldr	r3, [pc, #56]	@ (8002208 <HAL_RCC_OscConfig+0x4b8>)
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	f003 030c 	and.w	r3, r3, #12
 80021d4:	2b0c      	cmp	r3, #12
 80021d6:	f000 8083 	beq.w	80022e0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	69db      	ldr	r3, [r3, #28]
 80021de:	2b02      	cmp	r3, #2
 80021e0:	d15e      	bne.n	80022a0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021e2:	4b09      	ldr	r3, [pc, #36]	@ (8002208 <HAL_RCC_OscConfig+0x4b8>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a08      	ldr	r2, [pc, #32]	@ (8002208 <HAL_RCC_OscConfig+0x4b8>)
 80021e8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80021ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021ee:	f7ff f953 	bl	8001498 <HAL_GetTick>
 80021f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021f4:	e00c      	b.n	8002210 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021f6:	f7ff f94f 	bl	8001498 <HAL_GetTick>
 80021fa:	4602      	mov	r2, r0
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	1ad3      	subs	r3, r2, r3
 8002200:	2b02      	cmp	r3, #2
 8002202:	d905      	bls.n	8002210 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002204:	2303      	movs	r3, #3
 8002206:	e0ab      	b.n	8002360 <HAL_RCC_OscConfig+0x610>
 8002208:	40021000 	.word	0x40021000
 800220c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002210:	4b55      	ldr	r3, [pc, #340]	@ (8002368 <HAL_RCC_OscConfig+0x618>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002218:	2b00      	cmp	r3, #0
 800221a:	d1ec      	bne.n	80021f6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800221c:	4b52      	ldr	r3, [pc, #328]	@ (8002368 <HAL_RCC_OscConfig+0x618>)
 800221e:	68da      	ldr	r2, [r3, #12]
 8002220:	4b52      	ldr	r3, [pc, #328]	@ (800236c <HAL_RCC_OscConfig+0x61c>)
 8002222:	4013      	ands	r3, r2
 8002224:	687a      	ldr	r2, [r7, #4]
 8002226:	6a11      	ldr	r1, [r2, #32]
 8002228:	687a      	ldr	r2, [r7, #4]
 800222a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800222c:	3a01      	subs	r2, #1
 800222e:	0112      	lsls	r2, r2, #4
 8002230:	4311      	orrs	r1, r2
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002236:	0212      	lsls	r2, r2, #8
 8002238:	4311      	orrs	r1, r2
 800223a:	687a      	ldr	r2, [r7, #4]
 800223c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800223e:	0852      	lsrs	r2, r2, #1
 8002240:	3a01      	subs	r2, #1
 8002242:	0552      	lsls	r2, r2, #21
 8002244:	4311      	orrs	r1, r2
 8002246:	687a      	ldr	r2, [r7, #4]
 8002248:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800224a:	0852      	lsrs	r2, r2, #1
 800224c:	3a01      	subs	r2, #1
 800224e:	0652      	lsls	r2, r2, #25
 8002250:	4311      	orrs	r1, r2
 8002252:	687a      	ldr	r2, [r7, #4]
 8002254:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002256:	06d2      	lsls	r2, r2, #27
 8002258:	430a      	orrs	r2, r1
 800225a:	4943      	ldr	r1, [pc, #268]	@ (8002368 <HAL_RCC_OscConfig+0x618>)
 800225c:	4313      	orrs	r3, r2
 800225e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002260:	4b41      	ldr	r3, [pc, #260]	@ (8002368 <HAL_RCC_OscConfig+0x618>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a40      	ldr	r2, [pc, #256]	@ (8002368 <HAL_RCC_OscConfig+0x618>)
 8002266:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800226a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800226c:	4b3e      	ldr	r3, [pc, #248]	@ (8002368 <HAL_RCC_OscConfig+0x618>)
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	4a3d      	ldr	r2, [pc, #244]	@ (8002368 <HAL_RCC_OscConfig+0x618>)
 8002272:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002276:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002278:	f7ff f90e 	bl	8001498 <HAL_GetTick>
 800227c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800227e:	e008      	b.n	8002292 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002280:	f7ff f90a 	bl	8001498 <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	2b02      	cmp	r3, #2
 800228c:	d901      	bls.n	8002292 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800228e:	2303      	movs	r3, #3
 8002290:	e066      	b.n	8002360 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002292:	4b35      	ldr	r3, [pc, #212]	@ (8002368 <HAL_RCC_OscConfig+0x618>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d0f0      	beq.n	8002280 <HAL_RCC_OscConfig+0x530>
 800229e:	e05e      	b.n	800235e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022a0:	4b31      	ldr	r3, [pc, #196]	@ (8002368 <HAL_RCC_OscConfig+0x618>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a30      	ldr	r2, [pc, #192]	@ (8002368 <HAL_RCC_OscConfig+0x618>)
 80022a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80022aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022ac:	f7ff f8f4 	bl	8001498 <HAL_GetTick>
 80022b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022b2:	e008      	b.n	80022c6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022b4:	f7ff f8f0 	bl	8001498 <HAL_GetTick>
 80022b8:	4602      	mov	r2, r0
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	2b02      	cmp	r3, #2
 80022c0:	d901      	bls.n	80022c6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80022c2:	2303      	movs	r3, #3
 80022c4:	e04c      	b.n	8002360 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022c6:	4b28      	ldr	r3, [pc, #160]	@ (8002368 <HAL_RCC_OscConfig+0x618>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d1f0      	bne.n	80022b4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80022d2:	4b25      	ldr	r3, [pc, #148]	@ (8002368 <HAL_RCC_OscConfig+0x618>)
 80022d4:	68da      	ldr	r2, [r3, #12]
 80022d6:	4924      	ldr	r1, [pc, #144]	@ (8002368 <HAL_RCC_OscConfig+0x618>)
 80022d8:	4b25      	ldr	r3, [pc, #148]	@ (8002370 <HAL_RCC_OscConfig+0x620>)
 80022da:	4013      	ands	r3, r2
 80022dc:	60cb      	str	r3, [r1, #12]
 80022de:	e03e      	b.n	800235e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	69db      	ldr	r3, [r3, #28]
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d101      	bne.n	80022ec <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e039      	b.n	8002360 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80022ec:	4b1e      	ldr	r3, [pc, #120]	@ (8002368 <HAL_RCC_OscConfig+0x618>)
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	f003 0203 	and.w	r2, r3, #3
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6a1b      	ldr	r3, [r3, #32]
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d12c      	bne.n	800235a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800230a:	3b01      	subs	r3, #1
 800230c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800230e:	429a      	cmp	r2, r3
 8002310:	d123      	bne.n	800235a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800231c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800231e:	429a      	cmp	r2, r3
 8002320:	d11b      	bne.n	800235a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002322:	697b      	ldr	r3, [r7, #20]
 8002324:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800232c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800232e:	429a      	cmp	r2, r3
 8002330:	d113      	bne.n	800235a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800233c:	085b      	lsrs	r3, r3, #1
 800233e:	3b01      	subs	r3, #1
 8002340:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002342:	429a      	cmp	r2, r3
 8002344:	d109      	bne.n	800235a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002350:	085b      	lsrs	r3, r3, #1
 8002352:	3b01      	subs	r3, #1
 8002354:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002356:	429a      	cmp	r2, r3
 8002358:	d001      	beq.n	800235e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e000      	b.n	8002360 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800235e:	2300      	movs	r3, #0
}
 8002360:	4618      	mov	r0, r3
 8002362:	3720      	adds	r7, #32
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}
 8002368:	40021000 	.word	0x40021000
 800236c:	019f800c 	.word	0x019f800c
 8002370:	feeefffc 	.word	0xfeeefffc

08002374 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b086      	sub	sp, #24
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800237e:	2300      	movs	r3, #0
 8002380:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d101      	bne.n	800238c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002388:	2301      	movs	r3, #1
 800238a:	e11e      	b.n	80025ca <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800238c:	4b91      	ldr	r3, [pc, #580]	@ (80025d4 <HAL_RCC_ClockConfig+0x260>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f003 030f 	and.w	r3, r3, #15
 8002394:	683a      	ldr	r2, [r7, #0]
 8002396:	429a      	cmp	r2, r3
 8002398:	d910      	bls.n	80023bc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800239a:	4b8e      	ldr	r3, [pc, #568]	@ (80025d4 <HAL_RCC_ClockConfig+0x260>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f023 020f 	bic.w	r2, r3, #15
 80023a2:	498c      	ldr	r1, [pc, #560]	@ (80025d4 <HAL_RCC_ClockConfig+0x260>)
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	4313      	orrs	r3, r2
 80023a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023aa:	4b8a      	ldr	r3, [pc, #552]	@ (80025d4 <HAL_RCC_ClockConfig+0x260>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f003 030f 	and.w	r3, r3, #15
 80023b2:	683a      	ldr	r2, [r7, #0]
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d001      	beq.n	80023bc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80023b8:	2301      	movs	r3, #1
 80023ba:	e106      	b.n	80025ca <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0301 	and.w	r3, r3, #1
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d073      	beq.n	80024b0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	2b03      	cmp	r3, #3
 80023ce:	d129      	bne.n	8002424 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023d0:	4b81      	ldr	r3, [pc, #516]	@ (80025d8 <HAL_RCC_ClockConfig+0x264>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d101      	bne.n	80023e0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e0f4      	b.n	80025ca <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80023e0:	f000 f99e 	bl	8002720 <RCC_GetSysClockFreqFromPLLSource>
 80023e4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	4a7c      	ldr	r2, [pc, #496]	@ (80025dc <HAL_RCC_ClockConfig+0x268>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d93f      	bls.n	800246e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80023ee:	4b7a      	ldr	r3, [pc, #488]	@ (80025d8 <HAL_RCC_ClockConfig+0x264>)
 80023f0:	689b      	ldr	r3, [r3, #8]
 80023f2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d009      	beq.n	800240e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002402:	2b00      	cmp	r3, #0
 8002404:	d033      	beq.n	800246e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800240a:	2b00      	cmp	r3, #0
 800240c:	d12f      	bne.n	800246e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800240e:	4b72      	ldr	r3, [pc, #456]	@ (80025d8 <HAL_RCC_ClockConfig+0x264>)
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002416:	4a70      	ldr	r2, [pc, #448]	@ (80025d8 <HAL_RCC_ClockConfig+0x264>)
 8002418:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800241c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800241e:	2380      	movs	r3, #128	@ 0x80
 8002420:	617b      	str	r3, [r7, #20]
 8002422:	e024      	b.n	800246e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	2b02      	cmp	r3, #2
 800242a:	d107      	bne.n	800243c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800242c:	4b6a      	ldr	r3, [pc, #424]	@ (80025d8 <HAL_RCC_ClockConfig+0x264>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002434:	2b00      	cmp	r3, #0
 8002436:	d109      	bne.n	800244c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002438:	2301      	movs	r3, #1
 800243a:	e0c6      	b.n	80025ca <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800243c:	4b66      	ldr	r3, [pc, #408]	@ (80025d8 <HAL_RCC_ClockConfig+0x264>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002444:	2b00      	cmp	r3, #0
 8002446:	d101      	bne.n	800244c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	e0be      	b.n	80025ca <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800244c:	f000 f8ce 	bl	80025ec <HAL_RCC_GetSysClockFreq>
 8002450:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	4a61      	ldr	r2, [pc, #388]	@ (80025dc <HAL_RCC_ClockConfig+0x268>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d909      	bls.n	800246e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800245a:	4b5f      	ldr	r3, [pc, #380]	@ (80025d8 <HAL_RCC_ClockConfig+0x264>)
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002462:	4a5d      	ldr	r2, [pc, #372]	@ (80025d8 <HAL_RCC_ClockConfig+0x264>)
 8002464:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002468:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800246a:	2380      	movs	r3, #128	@ 0x80
 800246c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800246e:	4b5a      	ldr	r3, [pc, #360]	@ (80025d8 <HAL_RCC_ClockConfig+0x264>)
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	f023 0203 	bic.w	r2, r3, #3
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	4957      	ldr	r1, [pc, #348]	@ (80025d8 <HAL_RCC_ClockConfig+0x264>)
 800247c:	4313      	orrs	r3, r2
 800247e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002480:	f7ff f80a 	bl	8001498 <HAL_GetTick>
 8002484:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002486:	e00a      	b.n	800249e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002488:	f7ff f806 	bl	8001498 <HAL_GetTick>
 800248c:	4602      	mov	r2, r0
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002496:	4293      	cmp	r3, r2
 8002498:	d901      	bls.n	800249e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800249a:	2303      	movs	r3, #3
 800249c:	e095      	b.n	80025ca <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800249e:	4b4e      	ldr	r3, [pc, #312]	@ (80025d8 <HAL_RCC_ClockConfig+0x264>)
 80024a0:	689b      	ldr	r3, [r3, #8]
 80024a2:	f003 020c 	and.w	r2, r3, #12
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	009b      	lsls	r3, r3, #2
 80024ac:	429a      	cmp	r2, r3
 80024ae:	d1eb      	bne.n	8002488 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f003 0302 	and.w	r3, r3, #2
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d023      	beq.n	8002504 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 0304 	and.w	r3, r3, #4
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d005      	beq.n	80024d4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80024c8:	4b43      	ldr	r3, [pc, #268]	@ (80025d8 <HAL_RCC_ClockConfig+0x264>)
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	4a42      	ldr	r2, [pc, #264]	@ (80025d8 <HAL_RCC_ClockConfig+0x264>)
 80024ce:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80024d2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f003 0308 	and.w	r3, r3, #8
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d007      	beq.n	80024f0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80024e0:	4b3d      	ldr	r3, [pc, #244]	@ (80025d8 <HAL_RCC_ClockConfig+0x264>)
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80024e8:	4a3b      	ldr	r2, [pc, #236]	@ (80025d8 <HAL_RCC_ClockConfig+0x264>)
 80024ea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80024ee:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024f0:	4b39      	ldr	r3, [pc, #228]	@ (80025d8 <HAL_RCC_ClockConfig+0x264>)
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	4936      	ldr	r1, [pc, #216]	@ (80025d8 <HAL_RCC_ClockConfig+0x264>)
 80024fe:	4313      	orrs	r3, r2
 8002500:	608b      	str	r3, [r1, #8]
 8002502:	e008      	b.n	8002516 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	2b80      	cmp	r3, #128	@ 0x80
 8002508:	d105      	bne.n	8002516 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800250a:	4b33      	ldr	r3, [pc, #204]	@ (80025d8 <HAL_RCC_ClockConfig+0x264>)
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	4a32      	ldr	r2, [pc, #200]	@ (80025d8 <HAL_RCC_ClockConfig+0x264>)
 8002510:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002514:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002516:	4b2f      	ldr	r3, [pc, #188]	@ (80025d4 <HAL_RCC_ClockConfig+0x260>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 030f 	and.w	r3, r3, #15
 800251e:	683a      	ldr	r2, [r7, #0]
 8002520:	429a      	cmp	r2, r3
 8002522:	d21d      	bcs.n	8002560 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002524:	4b2b      	ldr	r3, [pc, #172]	@ (80025d4 <HAL_RCC_ClockConfig+0x260>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f023 020f 	bic.w	r2, r3, #15
 800252c:	4929      	ldr	r1, [pc, #164]	@ (80025d4 <HAL_RCC_ClockConfig+0x260>)
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	4313      	orrs	r3, r2
 8002532:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002534:	f7fe ffb0 	bl	8001498 <HAL_GetTick>
 8002538:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800253a:	e00a      	b.n	8002552 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800253c:	f7fe ffac 	bl	8001498 <HAL_GetTick>
 8002540:	4602      	mov	r2, r0
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	1ad3      	subs	r3, r2, r3
 8002546:	f241 3288 	movw	r2, #5000	@ 0x1388
 800254a:	4293      	cmp	r3, r2
 800254c:	d901      	bls.n	8002552 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800254e:	2303      	movs	r3, #3
 8002550:	e03b      	b.n	80025ca <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002552:	4b20      	ldr	r3, [pc, #128]	@ (80025d4 <HAL_RCC_ClockConfig+0x260>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f003 030f 	and.w	r3, r3, #15
 800255a:	683a      	ldr	r2, [r7, #0]
 800255c:	429a      	cmp	r2, r3
 800255e:	d1ed      	bne.n	800253c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f003 0304 	and.w	r3, r3, #4
 8002568:	2b00      	cmp	r3, #0
 800256a:	d008      	beq.n	800257e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800256c:	4b1a      	ldr	r3, [pc, #104]	@ (80025d8 <HAL_RCC_ClockConfig+0x264>)
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	4917      	ldr	r1, [pc, #92]	@ (80025d8 <HAL_RCC_ClockConfig+0x264>)
 800257a:	4313      	orrs	r3, r2
 800257c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f003 0308 	and.w	r3, r3, #8
 8002586:	2b00      	cmp	r3, #0
 8002588:	d009      	beq.n	800259e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800258a:	4b13      	ldr	r3, [pc, #76]	@ (80025d8 <HAL_RCC_ClockConfig+0x264>)
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	691b      	ldr	r3, [r3, #16]
 8002596:	00db      	lsls	r3, r3, #3
 8002598:	490f      	ldr	r1, [pc, #60]	@ (80025d8 <HAL_RCC_ClockConfig+0x264>)
 800259a:	4313      	orrs	r3, r2
 800259c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800259e:	f000 f825 	bl	80025ec <HAL_RCC_GetSysClockFreq>
 80025a2:	4602      	mov	r2, r0
 80025a4:	4b0c      	ldr	r3, [pc, #48]	@ (80025d8 <HAL_RCC_ClockConfig+0x264>)
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	091b      	lsrs	r3, r3, #4
 80025aa:	f003 030f 	and.w	r3, r3, #15
 80025ae:	490c      	ldr	r1, [pc, #48]	@ (80025e0 <HAL_RCC_ClockConfig+0x26c>)
 80025b0:	5ccb      	ldrb	r3, [r1, r3]
 80025b2:	f003 031f 	and.w	r3, r3, #31
 80025b6:	fa22 f303 	lsr.w	r3, r2, r3
 80025ba:	4a0a      	ldr	r2, [pc, #40]	@ (80025e4 <HAL_RCC_ClockConfig+0x270>)
 80025bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80025be:	4b0a      	ldr	r3, [pc, #40]	@ (80025e8 <HAL_RCC_ClockConfig+0x274>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7fe ff2e 	bl	8001424 <HAL_InitTick>
 80025c8:	4603      	mov	r3, r0
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3718      	adds	r7, #24
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	40022000 	.word	0x40022000
 80025d8:	40021000 	.word	0x40021000
 80025dc:	04c4b400 	.word	0x04c4b400
 80025e0:	08009ba0 	.word	0x08009ba0
 80025e4:	20000004 	.word	0x20000004
 80025e8:	20000008 	.word	0x20000008

080025ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b087      	sub	sp, #28
 80025f0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80025f2:	4b2c      	ldr	r3, [pc, #176]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	f003 030c 	and.w	r3, r3, #12
 80025fa:	2b04      	cmp	r3, #4
 80025fc:	d102      	bne.n	8002604 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80025fe:	4b2a      	ldr	r3, [pc, #168]	@ (80026a8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002600:	613b      	str	r3, [r7, #16]
 8002602:	e047      	b.n	8002694 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002604:	4b27      	ldr	r3, [pc, #156]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	f003 030c 	and.w	r3, r3, #12
 800260c:	2b08      	cmp	r3, #8
 800260e:	d102      	bne.n	8002616 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002610:	4b26      	ldr	r3, [pc, #152]	@ (80026ac <HAL_RCC_GetSysClockFreq+0xc0>)
 8002612:	613b      	str	r3, [r7, #16]
 8002614:	e03e      	b.n	8002694 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002616:	4b23      	ldr	r3, [pc, #140]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	f003 030c 	and.w	r3, r3, #12
 800261e:	2b0c      	cmp	r3, #12
 8002620:	d136      	bne.n	8002690 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002622:	4b20      	ldr	r3, [pc, #128]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002624:	68db      	ldr	r3, [r3, #12]
 8002626:	f003 0303 	and.w	r3, r3, #3
 800262a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800262c:	4b1d      	ldr	r3, [pc, #116]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800262e:	68db      	ldr	r3, [r3, #12]
 8002630:	091b      	lsrs	r3, r3, #4
 8002632:	f003 030f 	and.w	r3, r3, #15
 8002636:	3301      	adds	r3, #1
 8002638:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	2b03      	cmp	r3, #3
 800263e:	d10c      	bne.n	800265a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002640:	4a1a      	ldr	r2, [pc, #104]	@ (80026ac <HAL_RCC_GetSysClockFreq+0xc0>)
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	fbb2 f3f3 	udiv	r3, r2, r3
 8002648:	4a16      	ldr	r2, [pc, #88]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800264a:	68d2      	ldr	r2, [r2, #12]
 800264c:	0a12      	lsrs	r2, r2, #8
 800264e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002652:	fb02 f303 	mul.w	r3, r2, r3
 8002656:	617b      	str	r3, [r7, #20]
      break;
 8002658:	e00c      	b.n	8002674 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800265a:	4a13      	ldr	r2, [pc, #76]	@ (80026a8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002662:	4a10      	ldr	r2, [pc, #64]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002664:	68d2      	ldr	r2, [r2, #12]
 8002666:	0a12      	lsrs	r2, r2, #8
 8002668:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800266c:	fb02 f303 	mul.w	r3, r2, r3
 8002670:	617b      	str	r3, [r7, #20]
      break;
 8002672:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002674:	4b0b      	ldr	r3, [pc, #44]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	0e5b      	lsrs	r3, r3, #25
 800267a:	f003 0303 	and.w	r3, r3, #3
 800267e:	3301      	adds	r3, #1
 8002680:	005b      	lsls	r3, r3, #1
 8002682:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002684:	697a      	ldr	r2, [r7, #20]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	fbb2 f3f3 	udiv	r3, r2, r3
 800268c:	613b      	str	r3, [r7, #16]
 800268e:	e001      	b.n	8002694 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002690:	2300      	movs	r3, #0
 8002692:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002694:	693b      	ldr	r3, [r7, #16]
}
 8002696:	4618      	mov	r0, r3
 8002698:	371c      	adds	r7, #28
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	40021000 	.word	0x40021000
 80026a8:	00f42400 	.word	0x00f42400
 80026ac:	016e3600 	.word	0x016e3600

080026b0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026b0:	b480      	push	{r7}
 80026b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80026b4:	4b03      	ldr	r3, [pc, #12]	@ (80026c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80026b6:	681b      	ldr	r3, [r3, #0]
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	20000004 	.word	0x20000004

080026c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80026cc:	f7ff fff0 	bl	80026b0 <HAL_RCC_GetHCLKFreq>
 80026d0:	4602      	mov	r2, r0
 80026d2:	4b06      	ldr	r3, [pc, #24]	@ (80026ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	0a1b      	lsrs	r3, r3, #8
 80026d8:	f003 0307 	and.w	r3, r3, #7
 80026dc:	4904      	ldr	r1, [pc, #16]	@ (80026f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80026de:	5ccb      	ldrb	r3, [r1, r3]
 80026e0:	f003 031f 	and.w	r3, r3, #31
 80026e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	bd80      	pop	{r7, pc}
 80026ec:	40021000 	.word	0x40021000
 80026f0:	08009bb0 	.word	0x08009bb0

080026f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80026f8:	f7ff ffda 	bl	80026b0 <HAL_RCC_GetHCLKFreq>
 80026fc:	4602      	mov	r2, r0
 80026fe:	4b06      	ldr	r3, [pc, #24]	@ (8002718 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	0adb      	lsrs	r3, r3, #11
 8002704:	f003 0307 	and.w	r3, r3, #7
 8002708:	4904      	ldr	r1, [pc, #16]	@ (800271c <HAL_RCC_GetPCLK2Freq+0x28>)
 800270a:	5ccb      	ldrb	r3, [r1, r3]
 800270c:	f003 031f 	and.w	r3, r3, #31
 8002710:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002714:	4618      	mov	r0, r3
 8002716:	bd80      	pop	{r7, pc}
 8002718:	40021000 	.word	0x40021000
 800271c:	08009bb0 	.word	0x08009bb0

08002720 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002720:	b480      	push	{r7}
 8002722:	b087      	sub	sp, #28
 8002724:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002726:	4b1e      	ldr	r3, [pc, #120]	@ (80027a0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002728:	68db      	ldr	r3, [r3, #12]
 800272a:	f003 0303 	and.w	r3, r3, #3
 800272e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002730:	4b1b      	ldr	r3, [pc, #108]	@ (80027a0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	091b      	lsrs	r3, r3, #4
 8002736:	f003 030f 	and.w	r3, r3, #15
 800273a:	3301      	adds	r3, #1
 800273c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800273e:	693b      	ldr	r3, [r7, #16]
 8002740:	2b03      	cmp	r3, #3
 8002742:	d10c      	bne.n	800275e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002744:	4a17      	ldr	r2, [pc, #92]	@ (80027a4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	fbb2 f3f3 	udiv	r3, r2, r3
 800274c:	4a14      	ldr	r2, [pc, #80]	@ (80027a0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800274e:	68d2      	ldr	r2, [r2, #12]
 8002750:	0a12      	lsrs	r2, r2, #8
 8002752:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002756:	fb02 f303 	mul.w	r3, r2, r3
 800275a:	617b      	str	r3, [r7, #20]
    break;
 800275c:	e00c      	b.n	8002778 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800275e:	4a12      	ldr	r2, [pc, #72]	@ (80027a8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	fbb2 f3f3 	udiv	r3, r2, r3
 8002766:	4a0e      	ldr	r2, [pc, #56]	@ (80027a0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002768:	68d2      	ldr	r2, [r2, #12]
 800276a:	0a12      	lsrs	r2, r2, #8
 800276c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002770:	fb02 f303 	mul.w	r3, r2, r3
 8002774:	617b      	str	r3, [r7, #20]
    break;
 8002776:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002778:	4b09      	ldr	r3, [pc, #36]	@ (80027a0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	0e5b      	lsrs	r3, r3, #25
 800277e:	f003 0303 	and.w	r3, r3, #3
 8002782:	3301      	adds	r3, #1
 8002784:	005b      	lsls	r3, r3, #1
 8002786:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002788:	697a      	ldr	r2, [r7, #20]
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002790:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002792:	687b      	ldr	r3, [r7, #4]
}
 8002794:	4618      	mov	r0, r3
 8002796:	371c      	adds	r7, #28
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr
 80027a0:	40021000 	.word	0x40021000
 80027a4:	016e3600 	.word	0x016e3600
 80027a8:	00f42400 	.word	0x00f42400

080027ac <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b086      	sub	sp, #24
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80027b4:	2300      	movs	r3, #0
 80027b6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80027b8:	2300      	movs	r3, #0
 80027ba:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	f000 8098 	beq.w	80028fa <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027ca:	2300      	movs	r3, #0
 80027cc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027ce:	4b43      	ldr	r3, [pc, #268]	@ (80028dc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d10d      	bne.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027da:	4b40      	ldr	r3, [pc, #256]	@ (80028dc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027de:	4a3f      	ldr	r2, [pc, #252]	@ (80028dc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80027e6:	4b3d      	ldr	r3, [pc, #244]	@ (80028dc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027ee:	60bb      	str	r3, [r7, #8]
 80027f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027f2:	2301      	movs	r3, #1
 80027f4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80027f6:	4b3a      	ldr	r3, [pc, #232]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a39      	ldr	r2, [pc, #228]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80027fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002800:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002802:	f7fe fe49 	bl	8001498 <HAL_GetTick>
 8002806:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002808:	e009      	b.n	800281e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800280a:	f7fe fe45 	bl	8001498 <HAL_GetTick>
 800280e:	4602      	mov	r2, r0
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	1ad3      	subs	r3, r2, r3
 8002814:	2b02      	cmp	r3, #2
 8002816:	d902      	bls.n	800281e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002818:	2303      	movs	r3, #3
 800281a:	74fb      	strb	r3, [r7, #19]
        break;
 800281c:	e005      	b.n	800282a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800281e:	4b30      	ldr	r3, [pc, #192]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002826:	2b00      	cmp	r3, #0
 8002828:	d0ef      	beq.n	800280a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800282a:	7cfb      	ldrb	r3, [r7, #19]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d159      	bne.n	80028e4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002830:	4b2a      	ldr	r3, [pc, #168]	@ (80028dc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002832:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002836:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800283a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d01e      	beq.n	8002880 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002846:	697a      	ldr	r2, [r7, #20]
 8002848:	429a      	cmp	r2, r3
 800284a:	d019      	beq.n	8002880 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800284c:	4b23      	ldr	r3, [pc, #140]	@ (80028dc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800284e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002852:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002856:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002858:	4b20      	ldr	r3, [pc, #128]	@ (80028dc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800285a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800285e:	4a1f      	ldr	r2, [pc, #124]	@ (80028dc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002860:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002864:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002868:	4b1c      	ldr	r3, [pc, #112]	@ (80028dc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800286a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800286e:	4a1b      	ldr	r2, [pc, #108]	@ (80028dc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002870:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002874:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002878:	4a18      	ldr	r2, [pc, #96]	@ (80028dc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	f003 0301 	and.w	r3, r3, #1
 8002886:	2b00      	cmp	r3, #0
 8002888:	d016      	beq.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800288a:	f7fe fe05 	bl	8001498 <HAL_GetTick>
 800288e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002890:	e00b      	b.n	80028aa <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002892:	f7fe fe01 	bl	8001498 <HAL_GetTick>
 8002896:	4602      	mov	r2, r0
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	1ad3      	subs	r3, r2, r3
 800289c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d902      	bls.n	80028aa <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80028a4:	2303      	movs	r3, #3
 80028a6:	74fb      	strb	r3, [r7, #19]
            break;
 80028a8:	e006      	b.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028aa:	4b0c      	ldr	r3, [pc, #48]	@ (80028dc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80028ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028b0:	f003 0302 	and.w	r3, r3, #2
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d0ec      	beq.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80028b8:	7cfb      	ldrb	r3, [r7, #19]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d10b      	bne.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80028be:	4b07      	ldr	r3, [pc, #28]	@ (80028dc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80028c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028cc:	4903      	ldr	r1, [pc, #12]	@ (80028dc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80028ce:	4313      	orrs	r3, r2
 80028d0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80028d4:	e008      	b.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80028d6:	7cfb      	ldrb	r3, [r7, #19]
 80028d8:	74bb      	strb	r3, [r7, #18]
 80028da:	e005      	b.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80028dc:	40021000 	.word	0x40021000
 80028e0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028e4:	7cfb      	ldrb	r3, [r7, #19]
 80028e6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80028e8:	7c7b      	ldrb	r3, [r7, #17]
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	d105      	bne.n	80028fa <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028ee:	4ba6      	ldr	r3, [pc, #664]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028f2:	4aa5      	ldr	r2, [pc, #660]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028f8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0301 	and.w	r3, r3, #1
 8002902:	2b00      	cmp	r3, #0
 8002904:	d00a      	beq.n	800291c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002906:	4ba0      	ldr	r3, [pc, #640]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002908:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800290c:	f023 0203 	bic.w	r2, r3, #3
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	499c      	ldr	r1, [pc, #624]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002916:	4313      	orrs	r3, r2
 8002918:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f003 0302 	and.w	r3, r3, #2
 8002924:	2b00      	cmp	r3, #0
 8002926:	d00a      	beq.n	800293e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002928:	4b97      	ldr	r3, [pc, #604]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800292a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800292e:	f023 020c 	bic.w	r2, r3, #12
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	4994      	ldr	r1, [pc, #592]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002938:	4313      	orrs	r3, r2
 800293a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f003 0304 	and.w	r3, r3, #4
 8002946:	2b00      	cmp	r3, #0
 8002948:	d00a      	beq.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800294a:	4b8f      	ldr	r3, [pc, #572]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800294c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002950:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	68db      	ldr	r3, [r3, #12]
 8002958:	498b      	ldr	r1, [pc, #556]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800295a:	4313      	orrs	r3, r2
 800295c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f003 0308 	and.w	r3, r3, #8
 8002968:	2b00      	cmp	r3, #0
 800296a:	d00a      	beq.n	8002982 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800296c:	4b86      	ldr	r3, [pc, #536]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800296e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002972:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	691b      	ldr	r3, [r3, #16]
 800297a:	4983      	ldr	r1, [pc, #524]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800297c:	4313      	orrs	r3, r2
 800297e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 0320 	and.w	r3, r3, #32
 800298a:	2b00      	cmp	r3, #0
 800298c:	d00a      	beq.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800298e:	4b7e      	ldr	r3, [pc, #504]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002990:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002994:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	695b      	ldr	r3, [r3, #20]
 800299c:	497a      	ldr	r1, [pc, #488]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800299e:	4313      	orrs	r3, r2
 80029a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d00a      	beq.n	80029c6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80029b0:	4b75      	ldr	r3, [pc, #468]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029b6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	699b      	ldr	r3, [r3, #24]
 80029be:	4972      	ldr	r1, [pc, #456]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029c0:	4313      	orrs	r3, r2
 80029c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d00a      	beq.n	80029e8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80029d2:	4b6d      	ldr	r3, [pc, #436]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029d8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	69db      	ldr	r3, [r3, #28]
 80029e0:	4969      	ldr	r1, [pc, #420]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029e2:	4313      	orrs	r3, r2
 80029e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d00a      	beq.n	8002a0a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80029f4:	4b64      	ldr	r3, [pc, #400]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029fa:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6a1b      	ldr	r3, [r3, #32]
 8002a02:	4961      	ldr	r1, [pc, #388]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a04:	4313      	orrs	r3, r2
 8002a06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d00a      	beq.n	8002a2c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002a16:	4b5c      	ldr	r3, [pc, #368]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a1c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a24:	4958      	ldr	r1, [pc, #352]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a26:	4313      	orrs	r3, r2
 8002a28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d015      	beq.n	8002a64 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002a38:	4b53      	ldr	r3, [pc, #332]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a3e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a46:	4950      	ldr	r1, [pc, #320]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002a56:	d105      	bne.n	8002a64 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a58:	4b4b      	ldr	r3, [pc, #300]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	4a4a      	ldr	r2, [pc, #296]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002a62:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d015      	beq.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002a70:	4b45      	ldr	r3, [pc, #276]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a76:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a7e:	4942      	ldr	r1, [pc, #264]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a80:	4313      	orrs	r3, r2
 8002a82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a8a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a8e:	d105      	bne.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a90:	4b3d      	ldr	r3, [pc, #244]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a92:	68db      	ldr	r3, [r3, #12]
 8002a94:	4a3c      	ldr	r2, [pc, #240]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002a9a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d015      	beq.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002aa8:	4b37      	ldr	r3, [pc, #220]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002aae:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ab6:	4934      	ldr	r1, [pc, #208]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ac6:	d105      	bne.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ac8:	4b2f      	ldr	r3, [pc, #188]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002aca:	68db      	ldr	r3, [r3, #12]
 8002acc:	4a2e      	ldr	r2, [pc, #184]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ace:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002ad2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d015      	beq.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002ae0:	4b29      	ldr	r3, [pc, #164]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ae2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ae6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002aee:	4926      	ldr	r1, [pc, #152]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002af0:	4313      	orrs	r3, r2
 8002af2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002afa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002afe:	d105      	bne.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b00:	4b21      	ldr	r3, [pc, #132]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	4a20      	ldr	r2, [pc, #128]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002b0a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d015      	beq.n	8002b44 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002b18:	4b1b      	ldr	r3, [pc, #108]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b1e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b26:	4918      	ldr	r1, [pc, #96]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002b36:	d105      	bne.n	8002b44 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b38:	4b13      	ldr	r3, [pc, #76]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	4a12      	ldr	r2, [pc, #72]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002b42:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d015      	beq.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002b50:	4b0d      	ldr	r3, [pc, #52]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b56:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b5e:	490a      	ldr	r1, [pc, #40]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b60:	4313      	orrs	r3, r2
 8002b62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b6a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002b6e:	d105      	bne.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002b70:	4b05      	ldr	r3, [pc, #20]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b72:	68db      	ldr	r3, [r3, #12]
 8002b74:	4a04      	ldr	r2, [pc, #16]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b7a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002b7c:	7cbb      	ldrb	r3, [r7, #18]
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	3718      	adds	r7, #24
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	40021000 	.word	0x40021000

08002b8c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d101      	bne.n	8002b9e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e049      	b.n	8002c32 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d106      	bne.n	8002bb8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2200      	movs	r2, #0
 8002bae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f7fe fb2a 	bl	800120c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2202      	movs	r2, #2
 8002bbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	3304      	adds	r3, #4
 8002bc8:	4619      	mov	r1, r3
 8002bca:	4610      	mov	r0, r2
 8002bcc:	f000 f992 	bl	8002ef4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2201      	movs	r2, #1
 8002bdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2201      	movs	r2, #1
 8002be4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2201      	movs	r2, #1
 8002bec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2201      	movs	r2, #1
 8002c04:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2201      	movs	r2, #1
 8002c14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2201      	movs	r2, #1
 8002c24:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002c30:	2300      	movs	r3, #0
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3708      	adds	r7, #8
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}
	...

08002c3c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b085      	sub	sp, #20
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d001      	beq.n	8002c54 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e042      	b.n	8002cda <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2202      	movs	r2, #2
 8002c58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a21      	ldr	r2, [pc, #132]	@ (8002ce8 <HAL_TIM_Base_Start+0xac>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d018      	beq.n	8002c98 <HAL_TIM_Base_Start+0x5c>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c6e:	d013      	beq.n	8002c98 <HAL_TIM_Base_Start+0x5c>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a1d      	ldr	r2, [pc, #116]	@ (8002cec <HAL_TIM_Base_Start+0xb0>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d00e      	beq.n	8002c98 <HAL_TIM_Base_Start+0x5c>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a1c      	ldr	r2, [pc, #112]	@ (8002cf0 <HAL_TIM_Base_Start+0xb4>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d009      	beq.n	8002c98 <HAL_TIM_Base_Start+0x5c>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a1a      	ldr	r2, [pc, #104]	@ (8002cf4 <HAL_TIM_Base_Start+0xb8>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d004      	beq.n	8002c98 <HAL_TIM_Base_Start+0x5c>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a19      	ldr	r2, [pc, #100]	@ (8002cf8 <HAL_TIM_Base_Start+0xbc>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d115      	bne.n	8002cc4 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	689a      	ldr	r2, [r3, #8]
 8002c9e:	4b17      	ldr	r3, [pc, #92]	@ (8002cfc <HAL_TIM_Base_Start+0xc0>)
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	2b06      	cmp	r3, #6
 8002ca8:	d015      	beq.n	8002cd6 <HAL_TIM_Base_Start+0x9a>
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002cb0:	d011      	beq.n	8002cd6 <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f042 0201 	orr.w	r2, r2, #1
 8002cc0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cc2:	e008      	b.n	8002cd6 <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f042 0201 	orr.w	r2, r2, #1
 8002cd2:	601a      	str	r2, [r3, #0]
 8002cd4:	e000      	b.n	8002cd8 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cd6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002cd8:	2300      	movs	r3, #0
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	3714      	adds	r7, #20
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr
 8002ce6:	bf00      	nop
 8002ce8:	40012c00 	.word	0x40012c00
 8002cec:	40000400 	.word	0x40000400
 8002cf0:	40000800 	.word	0x40000800
 8002cf4:	40013400 	.word	0x40013400
 8002cf8:	40014000 	.word	0x40014000
 8002cfc:	00010007 	.word	0x00010007

08002d00 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
 8002d08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d101      	bne.n	8002d1c <HAL_TIM_ConfigClockSource+0x1c>
 8002d18:	2302      	movs	r3, #2
 8002d1a:	e0de      	b.n	8002eda <HAL_TIM_ConfigClockSource+0x1da>
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2201      	movs	r2, #1
 8002d20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2202      	movs	r2, #2
 8002d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8002d3a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002d3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002d46:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	68ba      	ldr	r2, [r7, #8]
 8002d4e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a63      	ldr	r2, [pc, #396]	@ (8002ee4 <HAL_TIM_ConfigClockSource+0x1e4>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	f000 80a9 	beq.w	8002eae <HAL_TIM_ConfigClockSource+0x1ae>
 8002d5c:	4a61      	ldr	r2, [pc, #388]	@ (8002ee4 <HAL_TIM_ConfigClockSource+0x1e4>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	f200 80ae 	bhi.w	8002ec0 <HAL_TIM_ConfigClockSource+0x1c0>
 8002d64:	4a60      	ldr	r2, [pc, #384]	@ (8002ee8 <HAL_TIM_ConfigClockSource+0x1e8>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	f000 80a1 	beq.w	8002eae <HAL_TIM_ConfigClockSource+0x1ae>
 8002d6c:	4a5e      	ldr	r2, [pc, #376]	@ (8002ee8 <HAL_TIM_ConfigClockSource+0x1e8>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	f200 80a6 	bhi.w	8002ec0 <HAL_TIM_ConfigClockSource+0x1c0>
 8002d74:	4a5d      	ldr	r2, [pc, #372]	@ (8002eec <HAL_TIM_ConfigClockSource+0x1ec>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	f000 8099 	beq.w	8002eae <HAL_TIM_ConfigClockSource+0x1ae>
 8002d7c:	4a5b      	ldr	r2, [pc, #364]	@ (8002eec <HAL_TIM_ConfigClockSource+0x1ec>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	f200 809e 	bhi.w	8002ec0 <HAL_TIM_ConfigClockSource+0x1c0>
 8002d84:	4a5a      	ldr	r2, [pc, #360]	@ (8002ef0 <HAL_TIM_ConfigClockSource+0x1f0>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	f000 8091 	beq.w	8002eae <HAL_TIM_ConfigClockSource+0x1ae>
 8002d8c:	4a58      	ldr	r2, [pc, #352]	@ (8002ef0 <HAL_TIM_ConfigClockSource+0x1f0>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	f200 8096 	bhi.w	8002ec0 <HAL_TIM_ConfigClockSource+0x1c0>
 8002d94:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8002d98:	f000 8089 	beq.w	8002eae <HAL_TIM_ConfigClockSource+0x1ae>
 8002d9c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8002da0:	f200 808e 	bhi.w	8002ec0 <HAL_TIM_ConfigClockSource+0x1c0>
 8002da4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002da8:	d03e      	beq.n	8002e28 <HAL_TIM_ConfigClockSource+0x128>
 8002daa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002dae:	f200 8087 	bhi.w	8002ec0 <HAL_TIM_ConfigClockSource+0x1c0>
 8002db2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002db6:	f000 8086 	beq.w	8002ec6 <HAL_TIM_ConfigClockSource+0x1c6>
 8002dba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002dbe:	d87f      	bhi.n	8002ec0 <HAL_TIM_ConfigClockSource+0x1c0>
 8002dc0:	2b70      	cmp	r3, #112	@ 0x70
 8002dc2:	d01a      	beq.n	8002dfa <HAL_TIM_ConfigClockSource+0xfa>
 8002dc4:	2b70      	cmp	r3, #112	@ 0x70
 8002dc6:	d87b      	bhi.n	8002ec0 <HAL_TIM_ConfigClockSource+0x1c0>
 8002dc8:	2b60      	cmp	r3, #96	@ 0x60
 8002dca:	d050      	beq.n	8002e6e <HAL_TIM_ConfigClockSource+0x16e>
 8002dcc:	2b60      	cmp	r3, #96	@ 0x60
 8002dce:	d877      	bhi.n	8002ec0 <HAL_TIM_ConfigClockSource+0x1c0>
 8002dd0:	2b50      	cmp	r3, #80	@ 0x50
 8002dd2:	d03c      	beq.n	8002e4e <HAL_TIM_ConfigClockSource+0x14e>
 8002dd4:	2b50      	cmp	r3, #80	@ 0x50
 8002dd6:	d873      	bhi.n	8002ec0 <HAL_TIM_ConfigClockSource+0x1c0>
 8002dd8:	2b40      	cmp	r3, #64	@ 0x40
 8002dda:	d058      	beq.n	8002e8e <HAL_TIM_ConfigClockSource+0x18e>
 8002ddc:	2b40      	cmp	r3, #64	@ 0x40
 8002dde:	d86f      	bhi.n	8002ec0 <HAL_TIM_ConfigClockSource+0x1c0>
 8002de0:	2b30      	cmp	r3, #48	@ 0x30
 8002de2:	d064      	beq.n	8002eae <HAL_TIM_ConfigClockSource+0x1ae>
 8002de4:	2b30      	cmp	r3, #48	@ 0x30
 8002de6:	d86b      	bhi.n	8002ec0 <HAL_TIM_ConfigClockSource+0x1c0>
 8002de8:	2b20      	cmp	r3, #32
 8002dea:	d060      	beq.n	8002eae <HAL_TIM_ConfigClockSource+0x1ae>
 8002dec:	2b20      	cmp	r3, #32
 8002dee:	d867      	bhi.n	8002ec0 <HAL_TIM_ConfigClockSource+0x1c0>
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d05c      	beq.n	8002eae <HAL_TIM_ConfigClockSource+0x1ae>
 8002df4:	2b10      	cmp	r3, #16
 8002df6:	d05a      	beq.n	8002eae <HAL_TIM_ConfigClockSource+0x1ae>
 8002df8:	e062      	b.n	8002ec0 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002e0a:	f000 f98b 	bl	8003124 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002e1c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	68ba      	ldr	r2, [r7, #8]
 8002e24:	609a      	str	r2, [r3, #8]
      break;
 8002e26:	e04f      	b.n	8002ec8 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002e38:	f000 f974 	bl	8003124 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	689a      	ldr	r2, [r3, #8]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002e4a:	609a      	str	r2, [r3, #8]
      break;
 8002e4c:	e03c      	b.n	8002ec8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e5a:	461a      	mov	r2, r3
 8002e5c:	f000 f8e6 	bl	800302c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	2150      	movs	r1, #80	@ 0x50
 8002e66:	4618      	mov	r0, r3
 8002e68:	f000 f93f 	bl	80030ea <TIM_ITRx_SetConfig>
      break;
 8002e6c:	e02c      	b.n	8002ec8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e7a:	461a      	mov	r2, r3
 8002e7c:	f000 f905 	bl	800308a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2160      	movs	r1, #96	@ 0x60
 8002e86:	4618      	mov	r0, r3
 8002e88:	f000 f92f 	bl	80030ea <TIM_ITRx_SetConfig>
      break;
 8002e8c:	e01c      	b.n	8002ec8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e9a:	461a      	mov	r2, r3
 8002e9c:	f000 f8c6 	bl	800302c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2140      	movs	r1, #64	@ 0x40
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f000 f91f 	bl	80030ea <TIM_ITRx_SetConfig>
      break;
 8002eac:	e00c      	b.n	8002ec8 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4619      	mov	r1, r3
 8002eb8:	4610      	mov	r0, r2
 8002eba:	f000 f916 	bl	80030ea <TIM_ITRx_SetConfig>
      break;
 8002ebe:	e003      	b.n	8002ec8 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	73fb      	strb	r3, [r7, #15]
      break;
 8002ec4:	e000      	b.n	8002ec8 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8002ec6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2201      	movs	r2, #1
 8002ecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002ed8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3710      	adds	r7, #16
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	00100070 	.word	0x00100070
 8002ee8:	00100040 	.word	0x00100040
 8002eec:	00100030 	.word	0x00100030
 8002ef0:	00100020 	.word	0x00100020

08002ef4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b085      	sub	sp, #20
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	4a42      	ldr	r2, [pc, #264]	@ (8003010 <TIM_Base_SetConfig+0x11c>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d00f      	beq.n	8002f2c <TIM_Base_SetConfig+0x38>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f12:	d00b      	beq.n	8002f2c <TIM_Base_SetConfig+0x38>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	4a3f      	ldr	r2, [pc, #252]	@ (8003014 <TIM_Base_SetConfig+0x120>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d007      	beq.n	8002f2c <TIM_Base_SetConfig+0x38>
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	4a3e      	ldr	r2, [pc, #248]	@ (8003018 <TIM_Base_SetConfig+0x124>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d003      	beq.n	8002f2c <TIM_Base_SetConfig+0x38>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	4a3d      	ldr	r2, [pc, #244]	@ (800301c <TIM_Base_SetConfig+0x128>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d108      	bne.n	8002f3e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	68fa      	ldr	r2, [r7, #12]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	4a33      	ldr	r2, [pc, #204]	@ (8003010 <TIM_Base_SetConfig+0x11c>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d01b      	beq.n	8002f7e <TIM_Base_SetConfig+0x8a>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f4c:	d017      	beq.n	8002f7e <TIM_Base_SetConfig+0x8a>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	4a30      	ldr	r2, [pc, #192]	@ (8003014 <TIM_Base_SetConfig+0x120>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d013      	beq.n	8002f7e <TIM_Base_SetConfig+0x8a>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	4a2f      	ldr	r2, [pc, #188]	@ (8003018 <TIM_Base_SetConfig+0x124>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d00f      	beq.n	8002f7e <TIM_Base_SetConfig+0x8a>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	4a2e      	ldr	r2, [pc, #184]	@ (800301c <TIM_Base_SetConfig+0x128>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d00b      	beq.n	8002f7e <TIM_Base_SetConfig+0x8a>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4a2d      	ldr	r2, [pc, #180]	@ (8003020 <TIM_Base_SetConfig+0x12c>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d007      	beq.n	8002f7e <TIM_Base_SetConfig+0x8a>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	4a2c      	ldr	r2, [pc, #176]	@ (8003024 <TIM_Base_SetConfig+0x130>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d003      	beq.n	8002f7e <TIM_Base_SetConfig+0x8a>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4a2b      	ldr	r2, [pc, #172]	@ (8003028 <TIM_Base_SetConfig+0x134>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d108      	bne.n	8002f90 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	68db      	ldr	r3, [r3, #12]
 8002f8a:	68fa      	ldr	r2, [r7, #12]
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	695b      	ldr	r3, [r3, #20]
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	68fa      	ldr	r2, [r7, #12]
 8002fa2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	689a      	ldr	r2, [r3, #8]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	4a16      	ldr	r2, [pc, #88]	@ (8003010 <TIM_Base_SetConfig+0x11c>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d00f      	beq.n	8002fdc <TIM_Base_SetConfig+0xe8>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	4a17      	ldr	r2, [pc, #92]	@ (800301c <TIM_Base_SetConfig+0x128>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d00b      	beq.n	8002fdc <TIM_Base_SetConfig+0xe8>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	4a16      	ldr	r2, [pc, #88]	@ (8003020 <TIM_Base_SetConfig+0x12c>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d007      	beq.n	8002fdc <TIM_Base_SetConfig+0xe8>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	4a15      	ldr	r2, [pc, #84]	@ (8003024 <TIM_Base_SetConfig+0x130>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d003      	beq.n	8002fdc <TIM_Base_SetConfig+0xe8>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	4a14      	ldr	r2, [pc, #80]	@ (8003028 <TIM_Base_SetConfig+0x134>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d103      	bne.n	8002fe4 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	691a      	ldr	r2, [r3, #16]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	691b      	ldr	r3, [r3, #16]
 8002fee:	f003 0301 	and.w	r3, r3, #1
 8002ff2:	2b01      	cmp	r3, #1
 8002ff4:	d105      	bne.n	8003002 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	691b      	ldr	r3, [r3, #16]
 8002ffa:	f023 0201 	bic.w	r2, r3, #1
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	611a      	str	r2, [r3, #16]
  }
}
 8003002:	bf00      	nop
 8003004:	3714      	adds	r7, #20
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr
 800300e:	bf00      	nop
 8003010:	40012c00 	.word	0x40012c00
 8003014:	40000400 	.word	0x40000400
 8003018:	40000800 	.word	0x40000800
 800301c:	40013400 	.word	0x40013400
 8003020:	40014000 	.word	0x40014000
 8003024:	40014400 	.word	0x40014400
 8003028:	40014800 	.word	0x40014800

0800302c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800302c:	b480      	push	{r7}
 800302e:	b087      	sub	sp, #28
 8003030:	af00      	add	r7, sp, #0
 8003032:	60f8      	str	r0, [r7, #12]
 8003034:	60b9      	str	r1, [r7, #8]
 8003036:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	6a1b      	ldr	r3, [r3, #32]
 800303c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	6a1b      	ldr	r3, [r3, #32]
 8003042:	f023 0201 	bic.w	r2, r3, #1
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	699b      	ldr	r3, [r3, #24]
 800304e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003056:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	011b      	lsls	r3, r3, #4
 800305c:	693a      	ldr	r2, [r7, #16]
 800305e:	4313      	orrs	r3, r2
 8003060:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	f023 030a 	bic.w	r3, r3, #10
 8003068:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800306a:	697a      	ldr	r2, [r7, #20]
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	4313      	orrs	r3, r2
 8003070:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	693a      	ldr	r2, [r7, #16]
 8003076:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	697a      	ldr	r2, [r7, #20]
 800307c:	621a      	str	r2, [r3, #32]
}
 800307e:	bf00      	nop
 8003080:	371c      	adds	r7, #28
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr

0800308a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800308a:	b480      	push	{r7}
 800308c:	b087      	sub	sp, #28
 800308e:	af00      	add	r7, sp, #0
 8003090:	60f8      	str	r0, [r7, #12]
 8003092:	60b9      	str	r1, [r7, #8]
 8003094:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	6a1b      	ldr	r3, [r3, #32]
 800309a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	6a1b      	ldr	r3, [r3, #32]
 80030a0:	f023 0210 	bic.w	r2, r3, #16
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	699b      	ldr	r3, [r3, #24]
 80030ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80030b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	031b      	lsls	r3, r3, #12
 80030ba:	693a      	ldr	r2, [r7, #16]
 80030bc:	4313      	orrs	r3, r2
 80030be:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80030c6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	011b      	lsls	r3, r3, #4
 80030cc:	697a      	ldr	r2, [r7, #20]
 80030ce:	4313      	orrs	r3, r2
 80030d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	693a      	ldr	r2, [r7, #16]
 80030d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	697a      	ldr	r2, [r7, #20]
 80030dc:	621a      	str	r2, [r3, #32]
}
 80030de:	bf00      	nop
 80030e0:	371c      	adds	r7, #28
 80030e2:	46bd      	mov	sp, r7
 80030e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e8:	4770      	bx	lr

080030ea <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80030ea:	b480      	push	{r7}
 80030ec:	b085      	sub	sp, #20
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	6078      	str	r0, [r7, #4]
 80030f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003100:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003104:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003106:	683a      	ldr	r2, [r7, #0]
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	4313      	orrs	r3, r2
 800310c:	f043 0307 	orr.w	r3, r3, #7
 8003110:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	68fa      	ldr	r2, [r7, #12]
 8003116:	609a      	str	r2, [r3, #8]
}
 8003118:	bf00      	nop
 800311a:	3714      	adds	r7, #20
 800311c:	46bd      	mov	sp, r7
 800311e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003122:	4770      	bx	lr

08003124 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003124:	b480      	push	{r7}
 8003126:	b087      	sub	sp, #28
 8003128:	af00      	add	r7, sp, #0
 800312a:	60f8      	str	r0, [r7, #12]
 800312c:	60b9      	str	r1, [r7, #8]
 800312e:	607a      	str	r2, [r7, #4]
 8003130:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800313e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	021a      	lsls	r2, r3, #8
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	431a      	orrs	r2, r3
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	4313      	orrs	r3, r2
 800314c:	697a      	ldr	r2, [r7, #20]
 800314e:	4313      	orrs	r3, r2
 8003150:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	697a      	ldr	r2, [r7, #20]
 8003156:	609a      	str	r2, [r3, #8]
}
 8003158:	bf00      	nop
 800315a:	371c      	adds	r7, #28
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr

08003164 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003164:	b480      	push	{r7}
 8003166:	b085      	sub	sp, #20
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003174:	2b01      	cmp	r3, #1
 8003176:	d101      	bne.n	800317c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003178:	2302      	movs	r3, #2
 800317a:	e065      	b.n	8003248 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2201      	movs	r2, #1
 8003180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2202      	movs	r2, #2
 8003188:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a2c      	ldr	r2, [pc, #176]	@ (8003254 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d004      	beq.n	80031b0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a2b      	ldr	r2, [pc, #172]	@ (8003258 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d108      	bne.n	80031c2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80031b6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	68fa      	ldr	r2, [r7, #12]
 80031be:	4313      	orrs	r3, r2
 80031c0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80031c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031cc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	68fa      	ldr	r2, [r7, #12]
 80031d4:	4313      	orrs	r3, r2
 80031d6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	68fa      	ldr	r2, [r7, #12]
 80031de:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a1b      	ldr	r2, [pc, #108]	@ (8003254 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d018      	beq.n	800321c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031f2:	d013      	beq.n	800321c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a18      	ldr	r2, [pc, #96]	@ (800325c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d00e      	beq.n	800321c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a17      	ldr	r2, [pc, #92]	@ (8003260 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d009      	beq.n	800321c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a12      	ldr	r2, [pc, #72]	@ (8003258 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d004      	beq.n	800321c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a13      	ldr	r2, [pc, #76]	@ (8003264 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d10c      	bne.n	8003236 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003222:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	68ba      	ldr	r2, [r7, #8]
 800322a:	4313      	orrs	r3, r2
 800322c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	68ba      	ldr	r2, [r7, #8]
 8003234:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2201      	movs	r2, #1
 800323a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2200      	movs	r2, #0
 8003242:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003246:	2300      	movs	r3, #0
}
 8003248:	4618      	mov	r0, r3
 800324a:	3714      	adds	r7, #20
 800324c:	46bd      	mov	sp, r7
 800324e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003252:	4770      	bx	lr
 8003254:	40012c00 	.word	0x40012c00
 8003258:	40013400 	.word	0x40013400
 800325c:	40000400 	.word	0x40000400
 8003260:	40000800 	.word	0x40000800
 8003264:	40014000 	.word	0x40014000

08003268 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b082      	sub	sp, #8
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d101      	bne.n	800327a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e042      	b.n	8003300 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003280:	2b00      	cmp	r3, #0
 8003282:	d106      	bne.n	8003292 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2200      	movs	r2, #0
 8003288:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800328c:	6878      	ldr	r0, [r7, #4]
 800328e:	f7fe f827 	bl	80012e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2224      	movs	r2, #36	@ 0x24
 8003296:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f022 0201 	bic.w	r2, r2, #1
 80032a8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d002      	beq.n	80032b8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80032b2:	6878      	ldr	r0, [r7, #4]
 80032b4:	f000 ff30 	bl	8004118 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80032b8:	6878      	ldr	r0, [r7, #4]
 80032ba:	f000 fc61 	bl	8003b80 <UART_SetConfig>
 80032be:	4603      	mov	r3, r0
 80032c0:	2b01      	cmp	r3, #1
 80032c2:	d101      	bne.n	80032c8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	e01b      	b.n	8003300 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	685a      	ldr	r2, [r3, #4]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80032d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	689a      	ldr	r2, [r3, #8]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80032e6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f042 0201 	orr.w	r2, r2, #1
 80032f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	f000 ffaf 	bl	800425c <UART_CheckIdleState>
 80032fe:	4603      	mov	r3, r0
}
 8003300:	4618      	mov	r0, r3
 8003302:	3708      	adds	r7, #8
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}

08003308 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b08a      	sub	sp, #40	@ 0x28
 800330c:	af02      	add	r7, sp, #8
 800330e:	60f8      	str	r0, [r7, #12]
 8003310:	60b9      	str	r1, [r7, #8]
 8003312:	603b      	str	r3, [r7, #0]
 8003314:	4613      	mov	r3, r2
 8003316:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800331e:	2b20      	cmp	r3, #32
 8003320:	d17b      	bne.n	800341a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d002      	beq.n	800332e <HAL_UART_Transmit+0x26>
 8003328:	88fb      	ldrh	r3, [r7, #6]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d101      	bne.n	8003332 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e074      	b.n	800341c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2200      	movs	r2, #0
 8003336:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2221      	movs	r2, #33	@ 0x21
 800333e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003342:	f7fe f8a9 	bl	8001498 <HAL_GetTick>
 8003346:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	88fa      	ldrh	r2, [r7, #6]
 800334c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	88fa      	ldrh	r2, [r7, #6]
 8003354:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003360:	d108      	bne.n	8003374 <HAL_UART_Transmit+0x6c>
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	691b      	ldr	r3, [r3, #16]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d104      	bne.n	8003374 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800336a:	2300      	movs	r3, #0
 800336c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	61bb      	str	r3, [r7, #24]
 8003372:	e003      	b.n	800337c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003378:	2300      	movs	r3, #0
 800337a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800337c:	e030      	b.n	80033e0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	9300      	str	r3, [sp, #0]
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	2200      	movs	r2, #0
 8003386:	2180      	movs	r1, #128	@ 0x80
 8003388:	68f8      	ldr	r0, [r7, #12]
 800338a:	f001 f811 	bl	80043b0 <UART_WaitOnFlagUntilTimeout>
 800338e:	4603      	mov	r3, r0
 8003390:	2b00      	cmp	r3, #0
 8003392:	d005      	beq.n	80033a0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2220      	movs	r2, #32
 8003398:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800339c:	2303      	movs	r3, #3
 800339e:	e03d      	b.n	800341c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d10b      	bne.n	80033be <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80033a6:	69bb      	ldr	r3, [r7, #24]
 80033a8:	881b      	ldrh	r3, [r3, #0]
 80033aa:	461a      	mov	r2, r3
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80033b4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80033b6:	69bb      	ldr	r3, [r7, #24]
 80033b8:	3302      	adds	r3, #2
 80033ba:	61bb      	str	r3, [r7, #24]
 80033bc:	e007      	b.n	80033ce <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	781a      	ldrb	r2, [r3, #0]
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80033c8:	69fb      	ldr	r3, [r7, #28]
 80033ca:	3301      	adds	r3, #1
 80033cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80033d4:	b29b      	uxth	r3, r3
 80033d6:	3b01      	subs	r3, #1
 80033d8:	b29a      	uxth	r2, r3
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80033e6:	b29b      	uxth	r3, r3
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d1c8      	bne.n	800337e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	9300      	str	r3, [sp, #0]
 80033f0:	697b      	ldr	r3, [r7, #20]
 80033f2:	2200      	movs	r2, #0
 80033f4:	2140      	movs	r1, #64	@ 0x40
 80033f6:	68f8      	ldr	r0, [r7, #12]
 80033f8:	f000 ffda 	bl	80043b0 <UART_WaitOnFlagUntilTimeout>
 80033fc:	4603      	mov	r3, r0
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d005      	beq.n	800340e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	2220      	movs	r2, #32
 8003406:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800340a:	2303      	movs	r3, #3
 800340c:	e006      	b.n	800341c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	2220      	movs	r2, #32
 8003412:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8003416:	2300      	movs	r3, #0
 8003418:	e000      	b.n	800341c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800341a:	2302      	movs	r3, #2
  }
}
 800341c:	4618      	mov	r0, r3
 800341e:	3720      	adds	r7, #32
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}

08003424 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b08a      	sub	sp, #40	@ 0x28
 8003428:	af00      	add	r7, sp, #0
 800342a:	60f8      	str	r0, [r7, #12]
 800342c:	60b9      	str	r1, [r7, #8]
 800342e:	4613      	mov	r3, r2
 8003430:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003438:	2b20      	cmp	r3, #32
 800343a:	d137      	bne.n	80034ac <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d002      	beq.n	8003448 <HAL_UART_Receive_IT+0x24>
 8003442:	88fb      	ldrh	r3, [r7, #6]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d101      	bne.n	800344c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	e030      	b.n	80034ae <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2200      	movs	r2, #0
 8003450:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a18      	ldr	r2, [pc, #96]	@ (80034b8 <HAL_UART_Receive_IT+0x94>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d01f      	beq.n	800349c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003466:	2b00      	cmp	r3, #0
 8003468:	d018      	beq.n	800349c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	e853 3f00 	ldrex	r3, [r3]
 8003476:	613b      	str	r3, [r7, #16]
   return(result);
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800347e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	461a      	mov	r2, r3
 8003486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003488:	623b      	str	r3, [r7, #32]
 800348a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800348c:	69f9      	ldr	r1, [r7, #28]
 800348e:	6a3a      	ldr	r2, [r7, #32]
 8003490:	e841 2300 	strex	r3, r2, [r1]
 8003494:	61bb      	str	r3, [r7, #24]
   return(result);
 8003496:	69bb      	ldr	r3, [r7, #24]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d1e6      	bne.n	800346a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800349c:	88fb      	ldrh	r3, [r7, #6]
 800349e:	461a      	mov	r2, r3
 80034a0:	68b9      	ldr	r1, [r7, #8]
 80034a2:	68f8      	ldr	r0, [r7, #12]
 80034a4:	f000 fff2 	bl	800448c <UART_Start_Receive_IT>
 80034a8:	4603      	mov	r3, r0
 80034aa:	e000      	b.n	80034ae <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80034ac:	2302      	movs	r3, #2
  }
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	3728      	adds	r7, #40	@ 0x28
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	bf00      	nop
 80034b8:	40008000 	.word	0x40008000

080034bc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b0ba      	sub	sp, #232	@ 0xe8
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	69db      	ldr	r3, [r3, #28]
 80034ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80034e2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80034e6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80034ea:	4013      	ands	r3, r2
 80034ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80034f0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d11b      	bne.n	8003530 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80034f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80034fc:	f003 0320 	and.w	r3, r3, #32
 8003500:	2b00      	cmp	r3, #0
 8003502:	d015      	beq.n	8003530 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003504:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003508:	f003 0320 	and.w	r3, r3, #32
 800350c:	2b00      	cmp	r3, #0
 800350e:	d105      	bne.n	800351c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003510:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003514:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003518:	2b00      	cmp	r3, #0
 800351a:	d009      	beq.n	8003530 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003520:	2b00      	cmp	r3, #0
 8003522:	f000 8300 	beq.w	8003b26 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	4798      	blx	r3
      }
      return;
 800352e:	e2fa      	b.n	8003b26 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003530:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003534:	2b00      	cmp	r3, #0
 8003536:	f000 8123 	beq.w	8003780 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800353a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800353e:	4b8d      	ldr	r3, [pc, #564]	@ (8003774 <HAL_UART_IRQHandler+0x2b8>)
 8003540:	4013      	ands	r3, r2
 8003542:	2b00      	cmp	r3, #0
 8003544:	d106      	bne.n	8003554 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8003546:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800354a:	4b8b      	ldr	r3, [pc, #556]	@ (8003778 <HAL_UART_IRQHandler+0x2bc>)
 800354c:	4013      	ands	r3, r2
 800354e:	2b00      	cmp	r3, #0
 8003550:	f000 8116 	beq.w	8003780 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003554:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003558:	f003 0301 	and.w	r3, r3, #1
 800355c:	2b00      	cmp	r3, #0
 800355e:	d011      	beq.n	8003584 <HAL_UART_IRQHandler+0xc8>
 8003560:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003564:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003568:	2b00      	cmp	r3, #0
 800356a:	d00b      	beq.n	8003584 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	2201      	movs	r2, #1
 8003572:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800357a:	f043 0201 	orr.w	r2, r3, #1
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003584:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003588:	f003 0302 	and.w	r3, r3, #2
 800358c:	2b00      	cmp	r3, #0
 800358e:	d011      	beq.n	80035b4 <HAL_UART_IRQHandler+0xf8>
 8003590:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003594:	f003 0301 	and.w	r3, r3, #1
 8003598:	2b00      	cmp	r3, #0
 800359a:	d00b      	beq.n	80035b4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	2202      	movs	r2, #2
 80035a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035aa:	f043 0204 	orr.w	r2, r3, #4
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80035b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035b8:	f003 0304 	and.w	r3, r3, #4
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d011      	beq.n	80035e4 <HAL_UART_IRQHandler+0x128>
 80035c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80035c4:	f003 0301 	and.w	r3, r3, #1
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d00b      	beq.n	80035e4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	2204      	movs	r2, #4
 80035d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035da:	f043 0202 	orr.w	r2, r3, #2
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80035e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035e8:	f003 0308 	and.w	r3, r3, #8
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d017      	beq.n	8003620 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80035f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035f4:	f003 0320 	and.w	r3, r3, #32
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d105      	bne.n	8003608 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80035fc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8003600:	4b5c      	ldr	r3, [pc, #368]	@ (8003774 <HAL_UART_IRQHandler+0x2b8>)
 8003602:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003604:	2b00      	cmp	r3, #0
 8003606:	d00b      	beq.n	8003620 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	2208      	movs	r2, #8
 800360e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003616:	f043 0208 	orr.w	r2, r3, #8
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003620:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003624:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003628:	2b00      	cmp	r3, #0
 800362a:	d012      	beq.n	8003652 <HAL_UART_IRQHandler+0x196>
 800362c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003630:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003634:	2b00      	cmp	r3, #0
 8003636:	d00c      	beq.n	8003652 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003640:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003648:	f043 0220 	orr.w	r2, r3, #32
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003658:	2b00      	cmp	r3, #0
 800365a:	f000 8266 	beq.w	8003b2a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800365e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003662:	f003 0320 	and.w	r3, r3, #32
 8003666:	2b00      	cmp	r3, #0
 8003668:	d013      	beq.n	8003692 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800366a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800366e:	f003 0320 	and.w	r3, r3, #32
 8003672:	2b00      	cmp	r3, #0
 8003674:	d105      	bne.n	8003682 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003676:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800367a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800367e:	2b00      	cmp	r3, #0
 8003680:	d007      	beq.n	8003692 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003686:	2b00      	cmp	r3, #0
 8003688:	d003      	beq.n	8003692 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800368e:	6878      	ldr	r0, [r7, #4]
 8003690:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003698:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036a6:	2b40      	cmp	r3, #64	@ 0x40
 80036a8:	d005      	beq.n	80036b6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80036aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80036ae:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d054      	beq.n	8003760 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f001 f80a 	bl	80046d0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036c6:	2b40      	cmp	r3, #64	@ 0x40
 80036c8:	d146      	bne.n	8003758 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	3308      	adds	r3, #8
 80036d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80036d8:	e853 3f00 	ldrex	r3, [r3]
 80036dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80036e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80036e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80036e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	3308      	adds	r3, #8
 80036f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80036f6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80036fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003702:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003706:	e841 2300 	strex	r3, r2, [r1]
 800370a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800370e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003712:	2b00      	cmp	r3, #0
 8003714:	d1d9      	bne.n	80036ca <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800371c:	2b00      	cmp	r3, #0
 800371e:	d017      	beq.n	8003750 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003726:	4a15      	ldr	r2, [pc, #84]	@ (800377c <HAL_UART_IRQHandler+0x2c0>)
 8003728:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003730:	4618      	mov	r0, r3
 8003732:	f7fe f825 	bl	8001780 <HAL_DMA_Abort_IT>
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	d019      	beq.n	8003770 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003744:	687a      	ldr	r2, [r7, #4]
 8003746:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800374a:	4610      	mov	r0, r2
 800374c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800374e:	e00f      	b.n	8003770 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003750:	6878      	ldr	r0, [r7, #4]
 8003752:	f000 f9ff 	bl	8003b54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003756:	e00b      	b.n	8003770 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003758:	6878      	ldr	r0, [r7, #4]
 800375a:	f000 f9fb 	bl	8003b54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800375e:	e007      	b.n	8003770 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003760:	6878      	ldr	r0, [r7, #4]
 8003762:	f000 f9f7 	bl	8003b54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2200      	movs	r2, #0
 800376a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800376e:	e1dc      	b.n	8003b2a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003770:	bf00      	nop
    return;
 8003772:	e1da      	b.n	8003b2a <HAL_UART_IRQHandler+0x66e>
 8003774:	10000001 	.word	0x10000001
 8003778:	04000120 	.word	0x04000120
 800377c:	0800479d 	.word	0x0800479d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003784:	2b01      	cmp	r3, #1
 8003786:	f040 8170 	bne.w	8003a6a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800378a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800378e:	f003 0310 	and.w	r3, r3, #16
 8003792:	2b00      	cmp	r3, #0
 8003794:	f000 8169 	beq.w	8003a6a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003798:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800379c:	f003 0310 	and.w	r3, r3, #16
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	f000 8162 	beq.w	8003a6a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	2210      	movs	r2, #16
 80037ac:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	689b      	ldr	r3, [r3, #8]
 80037b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037b8:	2b40      	cmp	r3, #64	@ 0x40
 80037ba:	f040 80d8 	bne.w	800396e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80037cc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	f000 80af 	beq.w	8003934 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80037dc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80037e0:	429a      	cmp	r2, r3
 80037e2:	f080 80a7 	bcs.w	8003934 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80037ec:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f003 0320 	and.w	r3, r3, #32
 80037fe:	2b00      	cmp	r3, #0
 8003800:	f040 8087 	bne.w	8003912 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800380c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003810:	e853 3f00 	ldrex	r3, [r3]
 8003814:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003818:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800381c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003820:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	461a      	mov	r2, r3
 800382a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800382e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003832:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003836:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800383a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800383e:	e841 2300 	strex	r3, r2, [r1]
 8003842:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003846:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800384a:	2b00      	cmp	r3, #0
 800384c:	d1da      	bne.n	8003804 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	3308      	adds	r3, #8
 8003854:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003856:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003858:	e853 3f00 	ldrex	r3, [r3]
 800385c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800385e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003860:	f023 0301 	bic.w	r3, r3, #1
 8003864:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	3308      	adds	r3, #8
 800386e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003872:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003876:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003878:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800387a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800387e:	e841 2300 	strex	r3, r2, [r1]
 8003882:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003884:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003886:	2b00      	cmp	r3, #0
 8003888:	d1e1      	bne.n	800384e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	3308      	adds	r3, #8
 8003890:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003892:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003894:	e853 3f00 	ldrex	r3, [r3]
 8003898:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800389a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800389c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80038a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	3308      	adds	r3, #8
 80038aa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80038ae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80038b0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038b2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80038b4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80038b6:	e841 2300 	strex	r3, r2, [r1]
 80038ba:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80038bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d1e3      	bne.n	800388a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2220      	movs	r2, #32
 80038c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2200      	movs	r2, #0
 80038ce:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80038d8:	e853 3f00 	ldrex	r3, [r3]
 80038dc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80038de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80038e0:	f023 0310 	bic.w	r3, r3, #16
 80038e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	461a      	mov	r2, r3
 80038ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80038f2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80038f4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038f6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80038f8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80038fa:	e841 2300 	strex	r3, r2, [r1]
 80038fe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003900:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003902:	2b00      	cmp	r3, #0
 8003904:	d1e4      	bne.n	80038d0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800390c:	4618      	mov	r0, r3
 800390e:	f7fd fede 	bl	80016ce <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2202      	movs	r2, #2
 8003916:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003924:	b29b      	uxth	r3, r3
 8003926:	1ad3      	subs	r3, r2, r3
 8003928:	b29b      	uxth	r3, r3
 800392a:	4619      	mov	r1, r3
 800392c:	6878      	ldr	r0, [r7, #4]
 800392e:	f000 f91b 	bl	8003b68 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003932:	e0fc      	b.n	8003b2e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800393a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800393e:	429a      	cmp	r2, r3
 8003940:	f040 80f5 	bne.w	8003b2e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 0320 	and.w	r3, r3, #32
 8003952:	2b20      	cmp	r3, #32
 8003954:	f040 80eb 	bne.w	8003b2e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2202      	movs	r2, #2
 800395c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003964:	4619      	mov	r1, r3
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f000 f8fe 	bl	8003b68 <HAL_UARTEx_RxEventCallback>
      return;
 800396c:	e0df      	b.n	8003b2e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800397a:	b29b      	uxth	r3, r3
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003988:	b29b      	uxth	r3, r3
 800398a:	2b00      	cmp	r3, #0
 800398c:	f000 80d1 	beq.w	8003b32 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8003990:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003994:	2b00      	cmp	r3, #0
 8003996:	f000 80cc 	beq.w	8003b32 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039a2:	e853 3f00 	ldrex	r3, [r3]
 80039a6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80039a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80039ae:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	461a      	mov	r2, r3
 80039b8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80039bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80039be:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80039c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80039c4:	e841 2300 	strex	r3, r2, [r1]
 80039c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80039ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d1e4      	bne.n	800399a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	3308      	adds	r3, #8
 80039d6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039da:	e853 3f00 	ldrex	r3, [r3]
 80039de:	623b      	str	r3, [r7, #32]
   return(result);
 80039e0:	6a3b      	ldr	r3, [r7, #32]
 80039e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039e6:	f023 0301 	bic.w	r3, r3, #1
 80039ea:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	3308      	adds	r3, #8
 80039f4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80039f8:	633a      	str	r2, [r7, #48]	@ 0x30
 80039fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80039fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a00:	e841 2300 	strex	r3, r2, [r1]
 8003a04:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003a06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d1e1      	bne.n	80039d0 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2220      	movs	r2, #32
 8003a10:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2200      	movs	r2, #0
 8003a18:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	e853 3f00 	ldrex	r3, [r3]
 8003a2c:	60fb      	str	r3, [r7, #12]
   return(result);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	f023 0310 	bic.w	r3, r3, #16
 8003a34:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	461a      	mov	r2, r3
 8003a3e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003a42:	61fb      	str	r3, [r7, #28]
 8003a44:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a46:	69b9      	ldr	r1, [r7, #24]
 8003a48:	69fa      	ldr	r2, [r7, #28]
 8003a4a:	e841 2300 	strex	r3, r2, [r1]
 8003a4e:	617b      	str	r3, [r7, #20]
   return(result);
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d1e4      	bne.n	8003a20 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2202      	movs	r2, #2
 8003a5a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003a5c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003a60:	4619      	mov	r1, r3
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f000 f880 	bl	8003b68 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003a68:	e063      	b.n	8003b32 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003a6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d00e      	beq.n	8003a94 <HAL_UART_IRQHandler+0x5d8>
 8003a76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003a7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d008      	beq.n	8003a94 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003a8a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003a8c:	6878      	ldr	r0, [r7, #4]
 8003a8e:	f001 fbe3 	bl	8005258 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003a92:	e051      	b.n	8003b38 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003a94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d014      	beq.n	8003aca <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8003aa0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003aa4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d105      	bne.n	8003ab8 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003aac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ab0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d008      	beq.n	8003aca <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d03a      	beq.n	8003b36 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003ac4:	6878      	ldr	r0, [r7, #4]
 8003ac6:	4798      	blx	r3
    }
    return;
 8003ac8:	e035      	b.n	8003b36 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003aca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ace:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d009      	beq.n	8003aea <HAL_UART_IRQHandler+0x62e>
 8003ad6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ada:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d003      	beq.n	8003aea <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f000 fe6c 	bl	80047c0 <UART_EndTransmit_IT>
    return;
 8003ae8:	e026      	b.n	8003b38 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8003aea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003aee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d009      	beq.n	8003b0a <HAL_UART_IRQHandler+0x64e>
 8003af6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003afa:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d003      	beq.n	8003b0a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f001 fbbc 	bl	8005280 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003b08:	e016      	b.n	8003b38 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8003b0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b0e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d010      	beq.n	8003b38 <HAL_UART_IRQHandler+0x67c>
 8003b16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	da0c      	bge.n	8003b38 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003b1e:	6878      	ldr	r0, [r7, #4]
 8003b20:	f001 fba4 	bl	800526c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003b24:	e008      	b.n	8003b38 <HAL_UART_IRQHandler+0x67c>
      return;
 8003b26:	bf00      	nop
 8003b28:	e006      	b.n	8003b38 <HAL_UART_IRQHandler+0x67c>
    return;
 8003b2a:	bf00      	nop
 8003b2c:	e004      	b.n	8003b38 <HAL_UART_IRQHandler+0x67c>
      return;
 8003b2e:	bf00      	nop
 8003b30:	e002      	b.n	8003b38 <HAL_UART_IRQHandler+0x67c>
      return;
 8003b32:	bf00      	nop
 8003b34:	e000      	b.n	8003b38 <HAL_UART_IRQHandler+0x67c>
    return;
 8003b36:	bf00      	nop
  }
}
 8003b38:	37e8      	adds	r7, #232	@ 0xe8
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	bf00      	nop

08003b40 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b083      	sub	sp, #12
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003b48:	bf00      	nop
 8003b4a:	370c      	adds	r7, #12
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b52:	4770      	bx	lr

08003b54 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b083      	sub	sp, #12
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003b5c:	bf00      	nop
 8003b5e:	370c      	adds	r7, #12
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr

08003b68 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
 8003b70:	460b      	mov	r3, r1
 8003b72:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003b74:	bf00      	nop
 8003b76:	370c      	adds	r7, #12
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7e:	4770      	bx	lr

08003b80 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b84:	b08c      	sub	sp, #48	@ 0x30
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	689a      	ldr	r2, [r3, #8]
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	691b      	ldr	r3, [r3, #16]
 8003b98:	431a      	orrs	r2, r3
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	695b      	ldr	r3, [r3, #20]
 8003b9e:	431a      	orrs	r2, r3
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	69db      	ldr	r3, [r3, #28]
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	4bab      	ldr	r3, [pc, #684]	@ (8003e5c <UART_SetConfig+0x2dc>)
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	697a      	ldr	r2, [r7, #20]
 8003bb4:	6812      	ldr	r2, [r2, #0]
 8003bb6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003bb8:	430b      	orrs	r3, r1
 8003bba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	68da      	ldr	r2, [r3, #12]
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	430a      	orrs	r2, r1
 8003bd0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	699b      	ldr	r3, [r3, #24]
 8003bd6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4aa0      	ldr	r2, [pc, #640]	@ (8003e60 <UART_SetConfig+0x2e0>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d004      	beq.n	8003bec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	6a1b      	ldr	r3, [r3, #32]
 8003be6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003be8:	4313      	orrs	r3, r2
 8003bea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8003bf6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8003bfa:	697a      	ldr	r2, [r7, #20]
 8003bfc:	6812      	ldr	r2, [r2, #0]
 8003bfe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003c00:	430b      	orrs	r3, r1
 8003c02:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c0a:	f023 010f 	bic.w	r1, r3, #15
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	430a      	orrs	r2, r1
 8003c18:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a91      	ldr	r2, [pc, #580]	@ (8003e64 <UART_SetConfig+0x2e4>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d125      	bne.n	8003c70 <UART_SetConfig+0xf0>
 8003c24:	4b90      	ldr	r3, [pc, #576]	@ (8003e68 <UART_SetConfig+0x2e8>)
 8003c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c2a:	f003 0303 	and.w	r3, r3, #3
 8003c2e:	2b03      	cmp	r3, #3
 8003c30:	d81a      	bhi.n	8003c68 <UART_SetConfig+0xe8>
 8003c32:	a201      	add	r2, pc, #4	@ (adr r2, 8003c38 <UART_SetConfig+0xb8>)
 8003c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c38:	08003c49 	.word	0x08003c49
 8003c3c:	08003c59 	.word	0x08003c59
 8003c40:	08003c51 	.word	0x08003c51
 8003c44:	08003c61 	.word	0x08003c61
 8003c48:	2301      	movs	r3, #1
 8003c4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c4e:	e0d6      	b.n	8003dfe <UART_SetConfig+0x27e>
 8003c50:	2302      	movs	r3, #2
 8003c52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c56:	e0d2      	b.n	8003dfe <UART_SetConfig+0x27e>
 8003c58:	2304      	movs	r3, #4
 8003c5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c5e:	e0ce      	b.n	8003dfe <UART_SetConfig+0x27e>
 8003c60:	2308      	movs	r3, #8
 8003c62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c66:	e0ca      	b.n	8003dfe <UART_SetConfig+0x27e>
 8003c68:	2310      	movs	r3, #16
 8003c6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c6e:	e0c6      	b.n	8003dfe <UART_SetConfig+0x27e>
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a7d      	ldr	r2, [pc, #500]	@ (8003e6c <UART_SetConfig+0x2ec>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d138      	bne.n	8003cec <UART_SetConfig+0x16c>
 8003c7a:	4b7b      	ldr	r3, [pc, #492]	@ (8003e68 <UART_SetConfig+0x2e8>)
 8003c7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c80:	f003 030c 	and.w	r3, r3, #12
 8003c84:	2b0c      	cmp	r3, #12
 8003c86:	d82d      	bhi.n	8003ce4 <UART_SetConfig+0x164>
 8003c88:	a201      	add	r2, pc, #4	@ (adr r2, 8003c90 <UART_SetConfig+0x110>)
 8003c8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c8e:	bf00      	nop
 8003c90:	08003cc5 	.word	0x08003cc5
 8003c94:	08003ce5 	.word	0x08003ce5
 8003c98:	08003ce5 	.word	0x08003ce5
 8003c9c:	08003ce5 	.word	0x08003ce5
 8003ca0:	08003cd5 	.word	0x08003cd5
 8003ca4:	08003ce5 	.word	0x08003ce5
 8003ca8:	08003ce5 	.word	0x08003ce5
 8003cac:	08003ce5 	.word	0x08003ce5
 8003cb0:	08003ccd 	.word	0x08003ccd
 8003cb4:	08003ce5 	.word	0x08003ce5
 8003cb8:	08003ce5 	.word	0x08003ce5
 8003cbc:	08003ce5 	.word	0x08003ce5
 8003cc0:	08003cdd 	.word	0x08003cdd
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cca:	e098      	b.n	8003dfe <UART_SetConfig+0x27e>
 8003ccc:	2302      	movs	r3, #2
 8003cce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cd2:	e094      	b.n	8003dfe <UART_SetConfig+0x27e>
 8003cd4:	2304      	movs	r3, #4
 8003cd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cda:	e090      	b.n	8003dfe <UART_SetConfig+0x27e>
 8003cdc:	2308      	movs	r3, #8
 8003cde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ce2:	e08c      	b.n	8003dfe <UART_SetConfig+0x27e>
 8003ce4:	2310      	movs	r3, #16
 8003ce6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cea:	e088      	b.n	8003dfe <UART_SetConfig+0x27e>
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a5f      	ldr	r2, [pc, #380]	@ (8003e70 <UART_SetConfig+0x2f0>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d125      	bne.n	8003d42 <UART_SetConfig+0x1c2>
 8003cf6:	4b5c      	ldr	r3, [pc, #368]	@ (8003e68 <UART_SetConfig+0x2e8>)
 8003cf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cfc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003d00:	2b30      	cmp	r3, #48	@ 0x30
 8003d02:	d016      	beq.n	8003d32 <UART_SetConfig+0x1b2>
 8003d04:	2b30      	cmp	r3, #48	@ 0x30
 8003d06:	d818      	bhi.n	8003d3a <UART_SetConfig+0x1ba>
 8003d08:	2b20      	cmp	r3, #32
 8003d0a:	d00a      	beq.n	8003d22 <UART_SetConfig+0x1a2>
 8003d0c:	2b20      	cmp	r3, #32
 8003d0e:	d814      	bhi.n	8003d3a <UART_SetConfig+0x1ba>
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d002      	beq.n	8003d1a <UART_SetConfig+0x19a>
 8003d14:	2b10      	cmp	r3, #16
 8003d16:	d008      	beq.n	8003d2a <UART_SetConfig+0x1aa>
 8003d18:	e00f      	b.n	8003d3a <UART_SetConfig+0x1ba>
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d20:	e06d      	b.n	8003dfe <UART_SetConfig+0x27e>
 8003d22:	2302      	movs	r3, #2
 8003d24:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d28:	e069      	b.n	8003dfe <UART_SetConfig+0x27e>
 8003d2a:	2304      	movs	r3, #4
 8003d2c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d30:	e065      	b.n	8003dfe <UART_SetConfig+0x27e>
 8003d32:	2308      	movs	r3, #8
 8003d34:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d38:	e061      	b.n	8003dfe <UART_SetConfig+0x27e>
 8003d3a:	2310      	movs	r3, #16
 8003d3c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d40:	e05d      	b.n	8003dfe <UART_SetConfig+0x27e>
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a4b      	ldr	r2, [pc, #300]	@ (8003e74 <UART_SetConfig+0x2f4>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d125      	bne.n	8003d98 <UART_SetConfig+0x218>
 8003d4c:	4b46      	ldr	r3, [pc, #280]	@ (8003e68 <UART_SetConfig+0x2e8>)
 8003d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d52:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003d56:	2bc0      	cmp	r3, #192	@ 0xc0
 8003d58:	d016      	beq.n	8003d88 <UART_SetConfig+0x208>
 8003d5a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003d5c:	d818      	bhi.n	8003d90 <UART_SetConfig+0x210>
 8003d5e:	2b80      	cmp	r3, #128	@ 0x80
 8003d60:	d00a      	beq.n	8003d78 <UART_SetConfig+0x1f8>
 8003d62:	2b80      	cmp	r3, #128	@ 0x80
 8003d64:	d814      	bhi.n	8003d90 <UART_SetConfig+0x210>
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d002      	beq.n	8003d70 <UART_SetConfig+0x1f0>
 8003d6a:	2b40      	cmp	r3, #64	@ 0x40
 8003d6c:	d008      	beq.n	8003d80 <UART_SetConfig+0x200>
 8003d6e:	e00f      	b.n	8003d90 <UART_SetConfig+0x210>
 8003d70:	2300      	movs	r3, #0
 8003d72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d76:	e042      	b.n	8003dfe <UART_SetConfig+0x27e>
 8003d78:	2302      	movs	r3, #2
 8003d7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d7e:	e03e      	b.n	8003dfe <UART_SetConfig+0x27e>
 8003d80:	2304      	movs	r3, #4
 8003d82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d86:	e03a      	b.n	8003dfe <UART_SetConfig+0x27e>
 8003d88:	2308      	movs	r3, #8
 8003d8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d8e:	e036      	b.n	8003dfe <UART_SetConfig+0x27e>
 8003d90:	2310      	movs	r3, #16
 8003d92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d96:	e032      	b.n	8003dfe <UART_SetConfig+0x27e>
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a30      	ldr	r2, [pc, #192]	@ (8003e60 <UART_SetConfig+0x2e0>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d12a      	bne.n	8003df8 <UART_SetConfig+0x278>
 8003da2:	4b31      	ldr	r3, [pc, #196]	@ (8003e68 <UART_SetConfig+0x2e8>)
 8003da4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003da8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003dac:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003db0:	d01a      	beq.n	8003de8 <UART_SetConfig+0x268>
 8003db2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003db6:	d81b      	bhi.n	8003df0 <UART_SetConfig+0x270>
 8003db8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003dbc:	d00c      	beq.n	8003dd8 <UART_SetConfig+0x258>
 8003dbe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003dc2:	d815      	bhi.n	8003df0 <UART_SetConfig+0x270>
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d003      	beq.n	8003dd0 <UART_SetConfig+0x250>
 8003dc8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dcc:	d008      	beq.n	8003de0 <UART_SetConfig+0x260>
 8003dce:	e00f      	b.n	8003df0 <UART_SetConfig+0x270>
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003dd6:	e012      	b.n	8003dfe <UART_SetConfig+0x27e>
 8003dd8:	2302      	movs	r3, #2
 8003dda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003dde:	e00e      	b.n	8003dfe <UART_SetConfig+0x27e>
 8003de0:	2304      	movs	r3, #4
 8003de2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003de6:	e00a      	b.n	8003dfe <UART_SetConfig+0x27e>
 8003de8:	2308      	movs	r3, #8
 8003dea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003dee:	e006      	b.n	8003dfe <UART_SetConfig+0x27e>
 8003df0:	2310      	movs	r3, #16
 8003df2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003df6:	e002      	b.n	8003dfe <UART_SetConfig+0x27e>
 8003df8:	2310      	movs	r3, #16
 8003dfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a17      	ldr	r2, [pc, #92]	@ (8003e60 <UART_SetConfig+0x2e0>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	f040 80a8 	bne.w	8003f5a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003e0a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003e0e:	2b08      	cmp	r3, #8
 8003e10:	d834      	bhi.n	8003e7c <UART_SetConfig+0x2fc>
 8003e12:	a201      	add	r2, pc, #4	@ (adr r2, 8003e18 <UART_SetConfig+0x298>)
 8003e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e18:	08003e3d 	.word	0x08003e3d
 8003e1c:	08003e7d 	.word	0x08003e7d
 8003e20:	08003e45 	.word	0x08003e45
 8003e24:	08003e7d 	.word	0x08003e7d
 8003e28:	08003e4b 	.word	0x08003e4b
 8003e2c:	08003e7d 	.word	0x08003e7d
 8003e30:	08003e7d 	.word	0x08003e7d
 8003e34:	08003e7d 	.word	0x08003e7d
 8003e38:	08003e53 	.word	0x08003e53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e3c:	f7fe fc44 	bl	80026c8 <HAL_RCC_GetPCLK1Freq>
 8003e40:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003e42:	e021      	b.n	8003e88 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e44:	4b0c      	ldr	r3, [pc, #48]	@ (8003e78 <UART_SetConfig+0x2f8>)
 8003e46:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003e48:	e01e      	b.n	8003e88 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e4a:	f7fe fbcf 	bl	80025ec <HAL_RCC_GetSysClockFreq>
 8003e4e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003e50:	e01a      	b.n	8003e88 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e56:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003e58:	e016      	b.n	8003e88 <UART_SetConfig+0x308>
 8003e5a:	bf00      	nop
 8003e5c:	cfff69f3 	.word	0xcfff69f3
 8003e60:	40008000 	.word	0x40008000
 8003e64:	40013800 	.word	0x40013800
 8003e68:	40021000 	.word	0x40021000
 8003e6c:	40004400 	.word	0x40004400
 8003e70:	40004800 	.word	0x40004800
 8003e74:	40004c00 	.word	0x40004c00
 8003e78:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003e86:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	f000 812a 	beq.w	80040e4 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e94:	4a9e      	ldr	r2, [pc, #632]	@ (8004110 <UART_SetConfig+0x590>)
 8003e96:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003e9a:	461a      	mov	r2, r3
 8003e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e9e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003ea2:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	685a      	ldr	r2, [r3, #4]
 8003ea8:	4613      	mov	r3, r2
 8003eaa:	005b      	lsls	r3, r3, #1
 8003eac:	4413      	add	r3, r2
 8003eae:	69ba      	ldr	r2, [r7, #24]
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d305      	bcc.n	8003ec0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003eba:	69ba      	ldr	r2, [r7, #24]
 8003ebc:	429a      	cmp	r2, r3
 8003ebe:	d903      	bls.n	8003ec8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003ec6:	e10d      	b.n	80040e4 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eca:	2200      	movs	r2, #0
 8003ecc:	60bb      	str	r3, [r7, #8]
 8003ece:	60fa      	str	r2, [r7, #12]
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed4:	4a8e      	ldr	r2, [pc, #568]	@ (8004110 <UART_SetConfig+0x590>)
 8003ed6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003eda:	b29b      	uxth	r3, r3
 8003edc:	2200      	movs	r2, #0
 8003ede:	603b      	str	r3, [r7, #0]
 8003ee0:	607a      	str	r2, [r7, #4]
 8003ee2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ee6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003eea:	f7fc f9e9 	bl	80002c0 <__aeabi_uldivmod>
 8003eee:	4602      	mov	r2, r0
 8003ef0:	460b      	mov	r3, r1
 8003ef2:	4610      	mov	r0, r2
 8003ef4:	4619      	mov	r1, r3
 8003ef6:	f04f 0200 	mov.w	r2, #0
 8003efa:	f04f 0300 	mov.w	r3, #0
 8003efe:	020b      	lsls	r3, r1, #8
 8003f00:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003f04:	0202      	lsls	r2, r0, #8
 8003f06:	6979      	ldr	r1, [r7, #20]
 8003f08:	6849      	ldr	r1, [r1, #4]
 8003f0a:	0849      	lsrs	r1, r1, #1
 8003f0c:	2000      	movs	r0, #0
 8003f0e:	460c      	mov	r4, r1
 8003f10:	4605      	mov	r5, r0
 8003f12:	eb12 0804 	adds.w	r8, r2, r4
 8003f16:	eb43 0905 	adc.w	r9, r3, r5
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	469a      	mov	sl, r3
 8003f22:	4693      	mov	fp, r2
 8003f24:	4652      	mov	r2, sl
 8003f26:	465b      	mov	r3, fp
 8003f28:	4640      	mov	r0, r8
 8003f2a:	4649      	mov	r1, r9
 8003f2c:	f7fc f9c8 	bl	80002c0 <__aeabi_uldivmod>
 8003f30:	4602      	mov	r2, r0
 8003f32:	460b      	mov	r3, r1
 8003f34:	4613      	mov	r3, r2
 8003f36:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003f38:	6a3b      	ldr	r3, [r7, #32]
 8003f3a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f3e:	d308      	bcc.n	8003f52 <UART_SetConfig+0x3d2>
 8003f40:	6a3b      	ldr	r3, [r7, #32]
 8003f42:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f46:	d204      	bcs.n	8003f52 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	6a3a      	ldr	r2, [r7, #32]
 8003f4e:	60da      	str	r2, [r3, #12]
 8003f50:	e0c8      	b.n	80040e4 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003f58:	e0c4      	b.n	80040e4 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	69db      	ldr	r3, [r3, #28]
 8003f5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f62:	d167      	bne.n	8004034 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8003f64:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003f68:	2b08      	cmp	r3, #8
 8003f6a:	d828      	bhi.n	8003fbe <UART_SetConfig+0x43e>
 8003f6c:	a201      	add	r2, pc, #4	@ (adr r2, 8003f74 <UART_SetConfig+0x3f4>)
 8003f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f72:	bf00      	nop
 8003f74:	08003f99 	.word	0x08003f99
 8003f78:	08003fa1 	.word	0x08003fa1
 8003f7c:	08003fa9 	.word	0x08003fa9
 8003f80:	08003fbf 	.word	0x08003fbf
 8003f84:	08003faf 	.word	0x08003faf
 8003f88:	08003fbf 	.word	0x08003fbf
 8003f8c:	08003fbf 	.word	0x08003fbf
 8003f90:	08003fbf 	.word	0x08003fbf
 8003f94:	08003fb7 	.word	0x08003fb7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f98:	f7fe fb96 	bl	80026c8 <HAL_RCC_GetPCLK1Freq>
 8003f9c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003f9e:	e014      	b.n	8003fca <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003fa0:	f7fe fba8 	bl	80026f4 <HAL_RCC_GetPCLK2Freq>
 8003fa4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003fa6:	e010      	b.n	8003fca <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fa8:	4b5a      	ldr	r3, [pc, #360]	@ (8004114 <UART_SetConfig+0x594>)
 8003faa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003fac:	e00d      	b.n	8003fca <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fae:	f7fe fb1d 	bl	80025ec <HAL_RCC_GetSysClockFreq>
 8003fb2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003fb4:	e009      	b.n	8003fca <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fb6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003fba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003fbc:	e005      	b.n	8003fca <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003fc8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	f000 8089 	beq.w	80040e4 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fd6:	4a4e      	ldr	r2, [pc, #312]	@ (8004110 <UART_SetConfig+0x590>)
 8003fd8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003fdc:	461a      	mov	r2, r3
 8003fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fe0:	fbb3 f3f2 	udiv	r3, r3, r2
 8003fe4:	005a      	lsls	r2, r3, #1
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	085b      	lsrs	r3, r3, #1
 8003fec:	441a      	add	r2, r3
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ff6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ff8:	6a3b      	ldr	r3, [r7, #32]
 8003ffa:	2b0f      	cmp	r3, #15
 8003ffc:	d916      	bls.n	800402c <UART_SetConfig+0x4ac>
 8003ffe:	6a3b      	ldr	r3, [r7, #32]
 8004000:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004004:	d212      	bcs.n	800402c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004006:	6a3b      	ldr	r3, [r7, #32]
 8004008:	b29b      	uxth	r3, r3
 800400a:	f023 030f 	bic.w	r3, r3, #15
 800400e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004010:	6a3b      	ldr	r3, [r7, #32]
 8004012:	085b      	lsrs	r3, r3, #1
 8004014:	b29b      	uxth	r3, r3
 8004016:	f003 0307 	and.w	r3, r3, #7
 800401a:	b29a      	uxth	r2, r3
 800401c:	8bfb      	ldrh	r3, [r7, #30]
 800401e:	4313      	orrs	r3, r2
 8004020:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	8bfa      	ldrh	r2, [r7, #30]
 8004028:	60da      	str	r2, [r3, #12]
 800402a:	e05b      	b.n	80040e4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004032:	e057      	b.n	80040e4 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004034:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004038:	2b08      	cmp	r3, #8
 800403a:	d828      	bhi.n	800408e <UART_SetConfig+0x50e>
 800403c:	a201      	add	r2, pc, #4	@ (adr r2, 8004044 <UART_SetConfig+0x4c4>)
 800403e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004042:	bf00      	nop
 8004044:	08004069 	.word	0x08004069
 8004048:	08004071 	.word	0x08004071
 800404c:	08004079 	.word	0x08004079
 8004050:	0800408f 	.word	0x0800408f
 8004054:	0800407f 	.word	0x0800407f
 8004058:	0800408f 	.word	0x0800408f
 800405c:	0800408f 	.word	0x0800408f
 8004060:	0800408f 	.word	0x0800408f
 8004064:	08004087 	.word	0x08004087
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004068:	f7fe fb2e 	bl	80026c8 <HAL_RCC_GetPCLK1Freq>
 800406c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800406e:	e014      	b.n	800409a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004070:	f7fe fb40 	bl	80026f4 <HAL_RCC_GetPCLK2Freq>
 8004074:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004076:	e010      	b.n	800409a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004078:	4b26      	ldr	r3, [pc, #152]	@ (8004114 <UART_SetConfig+0x594>)
 800407a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800407c:	e00d      	b.n	800409a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800407e:	f7fe fab5 	bl	80025ec <HAL_RCC_GetSysClockFreq>
 8004082:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004084:	e009      	b.n	800409a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004086:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800408a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800408c:	e005      	b.n	800409a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800408e:	2300      	movs	r3, #0
 8004090:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004098:	bf00      	nop
    }

    if (pclk != 0U)
 800409a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800409c:	2b00      	cmp	r3, #0
 800409e:	d021      	beq.n	80040e4 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040a4:	4a1a      	ldr	r2, [pc, #104]	@ (8004110 <UART_SetConfig+0x590>)
 80040a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80040aa:	461a      	mov	r2, r3
 80040ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ae:	fbb3 f2f2 	udiv	r2, r3, r2
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	085b      	lsrs	r3, r3, #1
 80040b8:	441a      	add	r2, r3
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	fbb2 f3f3 	udiv	r3, r2, r3
 80040c2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040c4:	6a3b      	ldr	r3, [r7, #32]
 80040c6:	2b0f      	cmp	r3, #15
 80040c8:	d909      	bls.n	80040de <UART_SetConfig+0x55e>
 80040ca:	6a3b      	ldr	r3, [r7, #32]
 80040cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040d0:	d205      	bcs.n	80040de <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80040d2:	6a3b      	ldr	r3, [r7, #32]
 80040d4:	b29a      	uxth	r2, r3
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	60da      	str	r2, [r3, #12]
 80040dc:	e002      	b.n	80040e4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	2201      	movs	r2, #1
 80040e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80040f4:	697b      	ldr	r3, [r7, #20]
 80040f6:	2200      	movs	r2, #0
 80040f8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	2200      	movs	r2, #0
 80040fe:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004100:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8004104:	4618      	mov	r0, r3
 8004106:	3730      	adds	r7, #48	@ 0x30
 8004108:	46bd      	mov	sp, r7
 800410a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800410e:	bf00      	nop
 8004110:	08009bb8 	.word	0x08009bb8
 8004114:	00f42400 	.word	0x00f42400

08004118 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004118:	b480      	push	{r7}
 800411a:	b083      	sub	sp, #12
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004124:	f003 0308 	and.w	r3, r3, #8
 8004128:	2b00      	cmp	r3, #0
 800412a:	d00a      	beq.n	8004142 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	430a      	orrs	r2, r1
 8004140:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004146:	f003 0301 	and.w	r3, r3, #1
 800414a:	2b00      	cmp	r3, #0
 800414c:	d00a      	beq.n	8004164 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	430a      	orrs	r2, r1
 8004162:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004168:	f003 0302 	and.w	r3, r3, #2
 800416c:	2b00      	cmp	r3, #0
 800416e:	d00a      	beq.n	8004186 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	430a      	orrs	r2, r1
 8004184:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800418a:	f003 0304 	and.w	r3, r3, #4
 800418e:	2b00      	cmp	r3, #0
 8004190:	d00a      	beq.n	80041a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	430a      	orrs	r2, r1
 80041a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041ac:	f003 0310 	and.w	r3, r3, #16
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d00a      	beq.n	80041ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	689b      	ldr	r3, [r3, #8]
 80041ba:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	430a      	orrs	r2, r1
 80041c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041ce:	f003 0320 	and.w	r3, r3, #32
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d00a      	beq.n	80041ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	430a      	orrs	r2, r1
 80041ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d01a      	beq.n	800422e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	430a      	orrs	r2, r1
 800420c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004212:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004216:	d10a      	bne.n	800422e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	430a      	orrs	r2, r1
 800422c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004232:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004236:	2b00      	cmp	r3, #0
 8004238:	d00a      	beq.n	8004250 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	430a      	orrs	r2, r1
 800424e:	605a      	str	r2, [r3, #4]
  }
}
 8004250:	bf00      	nop
 8004252:	370c      	adds	r7, #12
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr

0800425c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b098      	sub	sp, #96	@ 0x60
 8004260:	af02      	add	r7, sp, #8
 8004262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2200      	movs	r2, #0
 8004268:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800426c:	f7fd f914 	bl	8001498 <HAL_GetTick>
 8004270:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 0308 	and.w	r3, r3, #8
 800427c:	2b08      	cmp	r3, #8
 800427e:	d12f      	bne.n	80042e0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004280:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004284:	9300      	str	r3, [sp, #0]
 8004286:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004288:	2200      	movs	r2, #0
 800428a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800428e:	6878      	ldr	r0, [r7, #4]
 8004290:	f000 f88e 	bl	80043b0 <UART_WaitOnFlagUntilTimeout>
 8004294:	4603      	mov	r3, r0
 8004296:	2b00      	cmp	r3, #0
 8004298:	d022      	beq.n	80042e0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042a2:	e853 3f00 	ldrex	r3, [r3]
 80042a6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80042a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80042ae:	653b      	str	r3, [r7, #80]	@ 0x50
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	461a      	mov	r2, r3
 80042b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80042b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80042ba:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042bc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80042be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80042c0:	e841 2300 	strex	r3, r2, [r1]
 80042c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80042c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d1e6      	bne.n	800429a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2220      	movs	r2, #32
 80042d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2200      	movs	r2, #0
 80042d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042dc:	2303      	movs	r3, #3
 80042de:	e063      	b.n	80043a8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f003 0304 	and.w	r3, r3, #4
 80042ea:	2b04      	cmp	r3, #4
 80042ec:	d149      	bne.n	8004382 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80042ee:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80042f2:	9300      	str	r3, [sp, #0]
 80042f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042f6:	2200      	movs	r2, #0
 80042f8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80042fc:	6878      	ldr	r0, [r7, #4]
 80042fe:	f000 f857 	bl	80043b0 <UART_WaitOnFlagUntilTimeout>
 8004302:	4603      	mov	r3, r0
 8004304:	2b00      	cmp	r3, #0
 8004306:	d03c      	beq.n	8004382 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800430e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004310:	e853 3f00 	ldrex	r3, [r3]
 8004314:	623b      	str	r3, [r7, #32]
   return(result);
 8004316:	6a3b      	ldr	r3, [r7, #32]
 8004318:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800431c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	461a      	mov	r2, r3
 8004324:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004326:	633b      	str	r3, [r7, #48]	@ 0x30
 8004328:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800432a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800432c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800432e:	e841 2300 	strex	r3, r2, [r1]
 8004332:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004334:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004336:	2b00      	cmp	r3, #0
 8004338:	d1e6      	bne.n	8004308 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	3308      	adds	r3, #8
 8004340:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	e853 3f00 	ldrex	r3, [r3]
 8004348:	60fb      	str	r3, [r7, #12]
   return(result);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	f023 0301 	bic.w	r3, r3, #1
 8004350:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	3308      	adds	r3, #8
 8004358:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800435a:	61fa      	str	r2, [r7, #28]
 800435c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800435e:	69b9      	ldr	r1, [r7, #24]
 8004360:	69fa      	ldr	r2, [r7, #28]
 8004362:	e841 2300 	strex	r3, r2, [r1]
 8004366:	617b      	str	r3, [r7, #20]
   return(result);
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d1e5      	bne.n	800433a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2220      	movs	r2, #32
 8004372:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2200      	movs	r2, #0
 800437a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800437e:	2303      	movs	r3, #3
 8004380:	e012      	b.n	80043a8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2220      	movs	r2, #32
 8004386:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2220      	movs	r2, #32
 800438e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2200      	movs	r2, #0
 800439c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2200      	movs	r2, #0
 80043a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80043a6:	2300      	movs	r3, #0
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	3758      	adds	r7, #88	@ 0x58
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}

080043b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b084      	sub	sp, #16
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	60f8      	str	r0, [r7, #12]
 80043b8:	60b9      	str	r1, [r7, #8]
 80043ba:	603b      	str	r3, [r7, #0]
 80043bc:	4613      	mov	r3, r2
 80043be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043c0:	e04f      	b.n	8004462 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043c2:	69bb      	ldr	r3, [r7, #24]
 80043c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043c8:	d04b      	beq.n	8004462 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043ca:	f7fd f865 	bl	8001498 <HAL_GetTick>
 80043ce:	4602      	mov	r2, r0
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	1ad3      	subs	r3, r2, r3
 80043d4:	69ba      	ldr	r2, [r7, #24]
 80043d6:	429a      	cmp	r2, r3
 80043d8:	d302      	bcc.n	80043e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80043da:	69bb      	ldr	r3, [r7, #24]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d101      	bne.n	80043e4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80043e0:	2303      	movs	r3, #3
 80043e2:	e04e      	b.n	8004482 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 0304 	and.w	r3, r3, #4
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d037      	beq.n	8004462 <UART_WaitOnFlagUntilTimeout+0xb2>
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	2b80      	cmp	r3, #128	@ 0x80
 80043f6:	d034      	beq.n	8004462 <UART_WaitOnFlagUntilTimeout+0xb2>
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	2b40      	cmp	r3, #64	@ 0x40
 80043fc:	d031      	beq.n	8004462 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	69db      	ldr	r3, [r3, #28]
 8004404:	f003 0308 	and.w	r3, r3, #8
 8004408:	2b08      	cmp	r3, #8
 800440a:	d110      	bne.n	800442e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	2208      	movs	r2, #8
 8004412:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004414:	68f8      	ldr	r0, [r7, #12]
 8004416:	f000 f95b 	bl	80046d0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	2208      	movs	r2, #8
 800441e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2200      	movs	r2, #0
 8004426:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800442a:	2301      	movs	r3, #1
 800442c:	e029      	b.n	8004482 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	69db      	ldr	r3, [r3, #28]
 8004434:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004438:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800443c:	d111      	bne.n	8004462 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004446:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004448:	68f8      	ldr	r0, [r7, #12]
 800444a:	f000 f941 	bl	80046d0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2220      	movs	r2, #32
 8004452:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2200      	movs	r2, #0
 800445a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800445e:	2303      	movs	r3, #3
 8004460:	e00f      	b.n	8004482 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	69da      	ldr	r2, [r3, #28]
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	4013      	ands	r3, r2
 800446c:	68ba      	ldr	r2, [r7, #8]
 800446e:	429a      	cmp	r2, r3
 8004470:	bf0c      	ite	eq
 8004472:	2301      	moveq	r3, #1
 8004474:	2300      	movne	r3, #0
 8004476:	b2db      	uxtb	r3, r3
 8004478:	461a      	mov	r2, r3
 800447a:	79fb      	ldrb	r3, [r7, #7]
 800447c:	429a      	cmp	r2, r3
 800447e:	d0a0      	beq.n	80043c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004480:	2300      	movs	r3, #0
}
 8004482:	4618      	mov	r0, r3
 8004484:	3710      	adds	r7, #16
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}
	...

0800448c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800448c:	b480      	push	{r7}
 800448e:	b0a3      	sub	sp, #140	@ 0x8c
 8004490:	af00      	add	r7, sp, #0
 8004492:	60f8      	str	r0, [r7, #12]
 8004494:	60b9      	str	r1, [r7, #8]
 8004496:	4613      	mov	r3, r2
 8004498:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	68ba      	ldr	r2, [r7, #8]
 800449e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	88fa      	ldrh	r2, [r7, #6]
 80044a4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	88fa      	ldrh	r2, [r7, #6]
 80044ac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2200      	movs	r2, #0
 80044b4:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	689b      	ldr	r3, [r3, #8]
 80044ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044be:	d10e      	bne.n	80044de <UART_Start_Receive_IT+0x52>
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	691b      	ldr	r3, [r3, #16]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d105      	bne.n	80044d4 <UART_Start_Receive_IT+0x48>
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80044ce:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80044d2:	e02d      	b.n	8004530 <UART_Start_Receive_IT+0xa4>
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	22ff      	movs	r2, #255	@ 0xff
 80044d8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80044dc:	e028      	b.n	8004530 <UART_Start_Receive_IT+0xa4>
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	689b      	ldr	r3, [r3, #8]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d10d      	bne.n	8004502 <UART_Start_Receive_IT+0x76>
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	691b      	ldr	r3, [r3, #16]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d104      	bne.n	80044f8 <UART_Start_Receive_IT+0x6c>
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	22ff      	movs	r2, #255	@ 0xff
 80044f2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80044f6:	e01b      	b.n	8004530 <UART_Start_Receive_IT+0xa4>
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	227f      	movs	r2, #127	@ 0x7f
 80044fc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004500:	e016      	b.n	8004530 <UART_Start_Receive_IT+0xa4>
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800450a:	d10d      	bne.n	8004528 <UART_Start_Receive_IT+0x9c>
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	691b      	ldr	r3, [r3, #16]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d104      	bne.n	800451e <UART_Start_Receive_IT+0x92>
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	227f      	movs	r2, #127	@ 0x7f
 8004518:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800451c:	e008      	b.n	8004530 <UART_Start_Receive_IT+0xa4>
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	223f      	movs	r2, #63	@ 0x3f
 8004522:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004526:	e003      	b.n	8004530 <UART_Start_Receive_IT+0xa4>
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2200      	movs	r2, #0
 800452c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2200      	movs	r2, #0
 8004534:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2222      	movs	r2, #34	@ 0x22
 800453c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	3308      	adds	r3, #8
 8004546:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004548:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800454a:	e853 3f00 	ldrex	r3, [r3]
 800454e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8004550:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004552:	f043 0301 	orr.w	r3, r3, #1
 8004556:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	3308      	adds	r3, #8
 8004560:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8004564:	673a      	str	r2, [r7, #112]	@ 0x70
 8004566:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004568:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800456a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800456c:	e841 2300 	strex	r3, r2, [r1]
 8004570:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8004572:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004574:	2b00      	cmp	r3, #0
 8004576:	d1e3      	bne.n	8004540 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800457c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004580:	d14f      	bne.n	8004622 <UART_Start_Receive_IT+0x196>
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8004588:	88fa      	ldrh	r2, [r7, #6]
 800458a:	429a      	cmp	r2, r3
 800458c:	d349      	bcc.n	8004622 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004596:	d107      	bne.n	80045a8 <UART_Start_Receive_IT+0x11c>
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	691b      	ldr	r3, [r3, #16]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d103      	bne.n	80045a8 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	4a47      	ldr	r2, [pc, #284]	@ (80046c0 <UART_Start_Receive_IT+0x234>)
 80045a4:	675a      	str	r2, [r3, #116]	@ 0x74
 80045a6:	e002      	b.n	80045ae <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	4a46      	ldr	r2, [pc, #280]	@ (80046c4 <UART_Start_Receive_IT+0x238>)
 80045ac:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	691b      	ldr	r3, [r3, #16]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d01a      	beq.n	80045ec <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80045be:	e853 3f00 	ldrex	r3, [r3]
 80045c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80045c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045ca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	461a      	mov	r2, r3
 80045d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80045d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80045da:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045dc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80045de:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80045e0:	e841 2300 	strex	r3, r2, [r1]
 80045e4:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80045e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d1e4      	bne.n	80045b6 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	3308      	adds	r3, #8
 80045f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045f6:	e853 3f00 	ldrex	r3, [r3]
 80045fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80045fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004602:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	3308      	adds	r3, #8
 800460a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800460c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800460e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004610:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004612:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004614:	e841 2300 	strex	r3, r2, [r1]
 8004618:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800461a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800461c:	2b00      	cmp	r3, #0
 800461e:	d1e5      	bne.n	80045ec <UART_Start_Receive_IT+0x160>
 8004620:	e046      	b.n	80046b0 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800462a:	d107      	bne.n	800463c <UART_Start_Receive_IT+0x1b0>
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	691b      	ldr	r3, [r3, #16]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d103      	bne.n	800463c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	4a24      	ldr	r2, [pc, #144]	@ (80046c8 <UART_Start_Receive_IT+0x23c>)
 8004638:	675a      	str	r2, [r3, #116]	@ 0x74
 800463a:	e002      	b.n	8004642 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	4a23      	ldr	r2, [pc, #140]	@ (80046cc <UART_Start_Receive_IT+0x240>)
 8004640:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	691b      	ldr	r3, [r3, #16]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d019      	beq.n	800467e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004652:	e853 3f00 	ldrex	r3, [r3]
 8004656:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800465a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800465e:	677b      	str	r3, [r7, #116]	@ 0x74
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	461a      	mov	r2, r3
 8004666:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004668:	637b      	str	r3, [r7, #52]	@ 0x34
 800466a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800466c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800466e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004670:	e841 2300 	strex	r3, r2, [r1]
 8004674:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8004676:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004678:	2b00      	cmp	r3, #0
 800467a:	d1e6      	bne.n	800464a <UART_Start_Receive_IT+0x1be>
 800467c:	e018      	b.n	80046b0 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	e853 3f00 	ldrex	r3, [r3]
 800468a:	613b      	str	r3, [r7, #16]
   return(result);
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	f043 0320 	orr.w	r3, r3, #32
 8004692:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	461a      	mov	r2, r3
 800469a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800469c:	623b      	str	r3, [r7, #32]
 800469e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046a0:	69f9      	ldr	r1, [r7, #28]
 80046a2:	6a3a      	ldr	r2, [r7, #32]
 80046a4:	e841 2300 	strex	r3, r2, [r1]
 80046a8:	61bb      	str	r3, [r7, #24]
   return(result);
 80046aa:	69bb      	ldr	r3, [r7, #24]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d1e6      	bne.n	800467e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80046b0:	2300      	movs	r3, #0
}
 80046b2:	4618      	mov	r0, r3
 80046b4:	378c      	adds	r7, #140	@ 0x8c
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr
 80046be:	bf00      	nop
 80046c0:	08004eed 	.word	0x08004eed
 80046c4:	08004b89 	.word	0x08004b89
 80046c8:	080049d1 	.word	0x080049d1
 80046cc:	08004819 	.word	0x08004819

080046d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80046d0:	b480      	push	{r7}
 80046d2:	b095      	sub	sp, #84	@ 0x54
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046e0:	e853 3f00 	ldrex	r3, [r3]
 80046e4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80046e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80046ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	461a      	mov	r2, r3
 80046f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80046f6:	643b      	str	r3, [r7, #64]	@ 0x40
 80046f8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046fa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80046fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80046fe:	e841 2300 	strex	r3, r2, [r1]
 8004702:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004706:	2b00      	cmp	r3, #0
 8004708:	d1e6      	bne.n	80046d8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	3308      	adds	r3, #8
 8004710:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004712:	6a3b      	ldr	r3, [r7, #32]
 8004714:	e853 3f00 	ldrex	r3, [r3]
 8004718:	61fb      	str	r3, [r7, #28]
   return(result);
 800471a:	69fb      	ldr	r3, [r7, #28]
 800471c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004720:	f023 0301 	bic.w	r3, r3, #1
 8004724:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	3308      	adds	r3, #8
 800472c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800472e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004730:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004732:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004734:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004736:	e841 2300 	strex	r3, r2, [r1]
 800473a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800473c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800473e:	2b00      	cmp	r3, #0
 8004740:	d1e3      	bne.n	800470a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004746:	2b01      	cmp	r3, #1
 8004748:	d118      	bne.n	800477c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	e853 3f00 	ldrex	r3, [r3]
 8004756:	60bb      	str	r3, [r7, #8]
   return(result);
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	f023 0310 	bic.w	r3, r3, #16
 800475e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	461a      	mov	r2, r3
 8004766:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004768:	61bb      	str	r3, [r7, #24]
 800476a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800476c:	6979      	ldr	r1, [r7, #20]
 800476e:	69ba      	ldr	r2, [r7, #24]
 8004770:	e841 2300 	strex	r3, r2, [r1]
 8004774:	613b      	str	r3, [r7, #16]
   return(result);
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d1e6      	bne.n	800474a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2220      	movs	r2, #32
 8004780:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2200      	movs	r2, #0
 8004788:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2200      	movs	r2, #0
 800478e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004790:	bf00      	nop
 8004792:	3754      	adds	r7, #84	@ 0x54
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr

0800479c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b084      	sub	sp, #16
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047a8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2200      	movs	r2, #0
 80047ae:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80047b2:	68f8      	ldr	r0, [r7, #12]
 80047b4:	f7ff f9ce 	bl	8003b54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80047b8:	bf00      	nop
 80047ba:	3710      	adds	r7, #16
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}

080047c0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b088      	sub	sp, #32
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	e853 3f00 	ldrex	r3, [r3]
 80047d4:	60bb      	str	r3, [r7, #8]
   return(result);
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80047dc:	61fb      	str	r3, [r7, #28]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	461a      	mov	r2, r3
 80047e4:	69fb      	ldr	r3, [r7, #28]
 80047e6:	61bb      	str	r3, [r7, #24]
 80047e8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047ea:	6979      	ldr	r1, [r7, #20]
 80047ec:	69ba      	ldr	r2, [r7, #24]
 80047ee:	e841 2300 	strex	r3, r2, [r1]
 80047f2:	613b      	str	r3, [r7, #16]
   return(result);
 80047f4:	693b      	ldr	r3, [r7, #16]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d1e6      	bne.n	80047c8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2220      	movs	r2, #32
 80047fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2200      	movs	r2, #0
 8004806:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f7ff f999 	bl	8003b40 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800480e:	bf00      	nop
 8004810:	3720      	adds	r7, #32
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}
	...

08004818 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b09c      	sub	sp, #112	@ 0x70
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8004826:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004830:	2b22      	cmp	r3, #34	@ 0x22
 8004832:	f040 80be 	bne.w	80049b2 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800483c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004840:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004844:	b2d9      	uxtb	r1, r3
 8004846:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800484a:	b2da      	uxtb	r2, r3
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004850:	400a      	ands	r2, r1
 8004852:	b2d2      	uxtb	r2, r2
 8004854:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800485a:	1c5a      	adds	r2, r3, #1
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004866:	b29b      	uxth	r3, r3
 8004868:	3b01      	subs	r3, #1
 800486a:	b29a      	uxth	r2, r3
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004878:	b29b      	uxth	r3, r3
 800487a:	2b00      	cmp	r3, #0
 800487c:	f040 80a1 	bne.w	80049c2 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004886:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004888:	e853 3f00 	ldrex	r3, [r3]
 800488c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800488e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004890:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004894:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	461a      	mov	r2, r3
 800489c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800489e:	65bb      	str	r3, [r7, #88]	@ 0x58
 80048a0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048a2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80048a4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80048a6:	e841 2300 	strex	r3, r2, [r1]
 80048aa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80048ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d1e6      	bne.n	8004880 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	3308      	adds	r3, #8
 80048b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048bc:	e853 3f00 	ldrex	r3, [r3]
 80048c0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80048c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048c4:	f023 0301 	bic.w	r3, r3, #1
 80048c8:	667b      	str	r3, [r7, #100]	@ 0x64
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	3308      	adds	r3, #8
 80048d0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80048d2:	647a      	str	r2, [r7, #68]	@ 0x44
 80048d4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048d6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80048d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80048da:	e841 2300 	strex	r3, r2, [r1]
 80048de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80048e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d1e5      	bne.n	80048b2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2220      	movs	r2, #32
 80048ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2200      	movs	r2, #0
 80048f2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2200      	movs	r2, #0
 80048f8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a33      	ldr	r2, [pc, #204]	@ (80049cc <UART_RxISR_8BIT+0x1b4>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d01f      	beq.n	8004944 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800490e:	2b00      	cmp	r3, #0
 8004910:	d018      	beq.n	8004944 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800491a:	e853 3f00 	ldrex	r3, [r3]
 800491e:	623b      	str	r3, [r7, #32]
   return(result);
 8004920:	6a3b      	ldr	r3, [r7, #32]
 8004922:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004926:	663b      	str	r3, [r7, #96]	@ 0x60
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	461a      	mov	r2, r3
 800492e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004930:	633b      	str	r3, [r7, #48]	@ 0x30
 8004932:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004934:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004936:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004938:	e841 2300 	strex	r3, r2, [r1]
 800493c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800493e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004940:	2b00      	cmp	r3, #0
 8004942:	d1e6      	bne.n	8004912 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004948:	2b01      	cmp	r3, #1
 800494a:	d12e      	bne.n	80049aa <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2200      	movs	r2, #0
 8004950:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	e853 3f00 	ldrex	r3, [r3]
 800495e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	f023 0310 	bic.w	r3, r3, #16
 8004966:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	461a      	mov	r2, r3
 800496e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004970:	61fb      	str	r3, [r7, #28]
 8004972:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004974:	69b9      	ldr	r1, [r7, #24]
 8004976:	69fa      	ldr	r2, [r7, #28]
 8004978:	e841 2300 	strex	r3, r2, [r1]
 800497c:	617b      	str	r3, [r7, #20]
   return(result);
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d1e6      	bne.n	8004952 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	69db      	ldr	r3, [r3, #28]
 800498a:	f003 0310 	and.w	r3, r3, #16
 800498e:	2b10      	cmp	r3, #16
 8004990:	d103      	bne.n	800499a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	2210      	movs	r2, #16
 8004998:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80049a0:	4619      	mov	r1, r3
 80049a2:	6878      	ldr	r0, [r7, #4]
 80049a4:	f7ff f8e0 	bl	8003b68 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80049a8:	e00b      	b.n	80049c2 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f7fb ff4a 	bl	8000844 <HAL_UART_RxCpltCallback>
}
 80049b0:	e007      	b.n	80049c2 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	699a      	ldr	r2, [r3, #24]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f042 0208 	orr.w	r2, r2, #8
 80049c0:	619a      	str	r2, [r3, #24]
}
 80049c2:	bf00      	nop
 80049c4:	3770      	adds	r7, #112	@ 0x70
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}
 80049ca:	bf00      	nop
 80049cc:	40008000 	.word	0x40008000

080049d0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b09c      	sub	sp, #112	@ 0x70
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80049de:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80049e8:	2b22      	cmp	r3, #34	@ 0x22
 80049ea:	f040 80be 	bne.w	8004b6a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049f4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049fc:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80049fe:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8004a02:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004a06:	4013      	ands	r3, r2
 8004a08:	b29a      	uxth	r2, r3
 8004a0a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004a0c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a12:	1c9a      	adds	r2, r3, #2
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004a1e:	b29b      	uxth	r3, r3
 8004a20:	3b01      	subs	r3, #1
 8004a22:	b29a      	uxth	r2, r3
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004a30:	b29b      	uxth	r3, r3
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	f040 80a1 	bne.w	8004b7a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004a40:	e853 3f00 	ldrex	r3, [r3]
 8004a44:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004a46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a4c:	667b      	str	r3, [r7, #100]	@ 0x64
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	461a      	mov	r2, r3
 8004a54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004a56:	657b      	str	r3, [r7, #84]	@ 0x54
 8004a58:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a5a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004a5c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004a5e:	e841 2300 	strex	r3, r2, [r1]
 8004a62:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004a64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d1e6      	bne.n	8004a38 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	3308      	adds	r3, #8
 8004a70:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a74:	e853 3f00 	ldrex	r3, [r3]
 8004a78:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a7c:	f023 0301 	bic.w	r3, r3, #1
 8004a80:	663b      	str	r3, [r7, #96]	@ 0x60
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	3308      	adds	r3, #8
 8004a88:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004a8a:	643a      	str	r2, [r7, #64]	@ 0x40
 8004a8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a8e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004a90:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004a92:	e841 2300 	strex	r3, r2, [r1]
 8004a96:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004a98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d1e5      	bne.n	8004a6a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2220      	movs	r2, #32
 8004aa2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4a33      	ldr	r2, [pc, #204]	@ (8004b84 <UART_RxISR_16BIT+0x1b4>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d01f      	beq.n	8004afc <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d018      	beq.n	8004afc <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ad0:	6a3b      	ldr	r3, [r7, #32]
 8004ad2:	e853 3f00 	ldrex	r3, [r3]
 8004ad6:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ad8:	69fb      	ldr	r3, [r7, #28]
 8004ada:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004ade:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	461a      	mov	r2, r3
 8004ae6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004ae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004aea:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004aee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004af0:	e841 2300 	strex	r3, r2, [r1]
 8004af4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d1e6      	bne.n	8004aca <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b00:	2b01      	cmp	r3, #1
 8004b02:	d12e      	bne.n	8004b62 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2200      	movs	r2, #0
 8004b08:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	e853 3f00 	ldrex	r3, [r3]
 8004b16:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	f023 0310 	bic.w	r3, r3, #16
 8004b1e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	461a      	mov	r2, r3
 8004b26:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004b28:	61bb      	str	r3, [r7, #24]
 8004b2a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b2c:	6979      	ldr	r1, [r7, #20]
 8004b2e:	69ba      	ldr	r2, [r7, #24]
 8004b30:	e841 2300 	strex	r3, r2, [r1]
 8004b34:	613b      	str	r3, [r7, #16]
   return(result);
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d1e6      	bne.n	8004b0a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	69db      	ldr	r3, [r3, #28]
 8004b42:	f003 0310 	and.w	r3, r3, #16
 8004b46:	2b10      	cmp	r3, #16
 8004b48:	d103      	bne.n	8004b52 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	2210      	movs	r2, #16
 8004b50:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004b58:	4619      	mov	r1, r3
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f7ff f804 	bl	8003b68 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004b60:	e00b      	b.n	8004b7a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f7fb fe6e 	bl	8000844 <HAL_UART_RxCpltCallback>
}
 8004b68:	e007      	b.n	8004b7a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	699a      	ldr	r2, [r3, #24]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f042 0208 	orr.w	r2, r2, #8
 8004b78:	619a      	str	r2, [r3, #24]
}
 8004b7a:	bf00      	nop
 8004b7c:	3770      	adds	r7, #112	@ 0x70
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}
 8004b82:	bf00      	nop
 8004b84:	40008000 	.word	0x40008000

08004b88 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b0ac      	sub	sp, #176	@ 0xb0
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8004b96:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	69db      	ldr	r3, [r3, #28]
 8004ba0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bbe:	2b22      	cmp	r3, #34	@ 0x22
 8004bc0:	f040 8183 	bne.w	8004eca <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8004bca:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004bce:	e126      	b.n	8004e1e <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bd6:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004bda:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8004bde:	b2d9      	uxtb	r1, r3
 8004be0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8004be4:	b2da      	uxtb	r2, r3
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bea:	400a      	ands	r2, r1
 8004bec:	b2d2      	uxtb	r2, r2
 8004bee:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bf4:	1c5a      	adds	r2, r3, #1
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004c00:	b29b      	uxth	r3, r3
 8004c02:	3b01      	subs	r3, #1
 8004c04:	b29a      	uxth	r2, r3
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	69db      	ldr	r3, [r3, #28]
 8004c12:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8004c16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c1a:	f003 0307 	and.w	r3, r3, #7
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d053      	beq.n	8004cca <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004c22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c26:	f003 0301 	and.w	r3, r3, #1
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d011      	beq.n	8004c52 <UART_RxISR_8BIT_FIFOEN+0xca>
 8004c2e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004c32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d00b      	beq.n	8004c52 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	2201      	movs	r2, #1
 8004c40:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c48:	f043 0201 	orr.w	r2, r3, #1
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004c52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c56:	f003 0302 	and.w	r3, r3, #2
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d011      	beq.n	8004c82 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8004c5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004c62:	f003 0301 	and.w	r3, r3, #1
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d00b      	beq.n	8004c82 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	2202      	movs	r2, #2
 8004c70:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c78:	f043 0204 	orr.w	r2, r3, #4
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004c82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c86:	f003 0304 	and.w	r3, r3, #4
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d011      	beq.n	8004cb2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8004c8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004c92:	f003 0301 	and.w	r3, r3, #1
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d00b      	beq.n	8004cb2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	2204      	movs	r2, #4
 8004ca0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ca8:	f043 0202 	orr.w	r2, r3, #2
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d006      	beq.n	8004cca <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004cbc:	6878      	ldr	r0, [r7, #4]
 8004cbe:	f7fe ff49 	bl	8003b54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	f040 80a3 	bne.w	8004e1e <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cde:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004ce0:	e853 3f00 	ldrex	r3, [r3]
 8004ce4:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8004ce6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ce8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004cec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	461a      	mov	r2, r3
 8004cf6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004cfa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004cfc:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cfe:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8004d00:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004d02:	e841 2300 	strex	r3, r2, [r1]
 8004d06:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8004d08:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d1e4      	bne.n	8004cd8 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	3308      	adds	r3, #8
 8004d14:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d16:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d18:	e853 3f00 	ldrex	r3, [r3]
 8004d1c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8004d1e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d20:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d24:	f023 0301 	bic.w	r3, r3, #1
 8004d28:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	3308      	adds	r3, #8
 8004d32:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004d36:	66ba      	str	r2, [r7, #104]	@ 0x68
 8004d38:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d3a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8004d3c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004d3e:	e841 2300 	strex	r3, r2, [r1]
 8004d42:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8004d44:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d1e1      	bne.n	8004d0e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2220      	movs	r2, #32
 8004d4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2200      	movs	r2, #0
 8004d56:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4a60      	ldr	r2, [pc, #384]	@ (8004ee4 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d021      	beq.n	8004dac <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d01a      	beq.n	8004dac <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004d7e:	e853 3f00 	ldrex	r3, [r3]
 8004d82:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004d84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d86:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004d8a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	461a      	mov	r2, r3
 8004d94:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004d98:	657b      	str	r3, [r7, #84]	@ 0x54
 8004d9a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d9c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004d9e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004da0:	e841 2300 	strex	r3, r2, [r1]
 8004da4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004da6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d1e4      	bne.n	8004d76 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d130      	bne.n	8004e16 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2200      	movs	r2, #0
 8004db8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004dc2:	e853 3f00 	ldrex	r3, [r3]
 8004dc6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dca:	f023 0310 	bic.w	r3, r3, #16
 8004dce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	461a      	mov	r2, r3
 8004dd8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004ddc:	643b      	str	r3, [r7, #64]	@ 0x40
 8004dde:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004de0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004de2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004de4:	e841 2300 	strex	r3, r2, [r1]
 8004de8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d1e4      	bne.n	8004dba <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	69db      	ldr	r3, [r3, #28]
 8004df6:	f003 0310 	and.w	r3, r3, #16
 8004dfa:	2b10      	cmp	r3, #16
 8004dfc:	d103      	bne.n	8004e06 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	2210      	movs	r2, #16
 8004e04:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004e0c:	4619      	mov	r1, r3
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f7fe feaa 	bl	8003b68 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8004e14:	e00e      	b.n	8004e34 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f7fb fd14 	bl	8000844 <HAL_UART_RxCpltCallback>
        break;
 8004e1c:	e00a      	b.n	8004e34 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004e1e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d006      	beq.n	8004e34 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8004e26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e2a:	f003 0320 	and.w	r3, r3, #32
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	f47f aece 	bne.w	8004bd0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004e3a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004e3e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d049      	beq.n	8004eda <UART_RxISR_8BIT_FIFOEN+0x352>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8004e4c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8004e50:	429a      	cmp	r2, r3
 8004e52:	d242      	bcs.n	8004eda <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	3308      	adds	r3, #8
 8004e5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e5c:	6a3b      	ldr	r3, [r7, #32]
 8004e5e:	e853 3f00 	ldrex	r3, [r3]
 8004e62:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e64:	69fb      	ldr	r3, [r7, #28]
 8004e66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e6a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	3308      	adds	r3, #8
 8004e74:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8004e78:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004e7a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e7c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e80:	e841 2300 	strex	r3, r2, [r1]
 8004e84:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d1e3      	bne.n	8004e54 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	4a16      	ldr	r2, [pc, #88]	@ (8004ee8 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8004e90:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	e853 3f00 	ldrex	r3, [r3]
 8004e9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	f043 0320 	orr.w	r3, r3, #32
 8004ea6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	461a      	mov	r2, r3
 8004eb0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004eb4:	61bb      	str	r3, [r7, #24]
 8004eb6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eb8:	6979      	ldr	r1, [r7, #20]
 8004eba:	69ba      	ldr	r2, [r7, #24]
 8004ebc:	e841 2300 	strex	r3, r2, [r1]
 8004ec0:	613b      	str	r3, [r7, #16]
   return(result);
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d1e4      	bne.n	8004e92 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004ec8:	e007      	b.n	8004eda <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	699a      	ldr	r2, [r3, #24]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f042 0208 	orr.w	r2, r2, #8
 8004ed8:	619a      	str	r2, [r3, #24]
}
 8004eda:	bf00      	nop
 8004edc:	37b0      	adds	r7, #176	@ 0xb0
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bd80      	pop	{r7, pc}
 8004ee2:	bf00      	nop
 8004ee4:	40008000 	.word	0x40008000
 8004ee8:	08004819 	.word	0x08004819

08004eec <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b0ae      	sub	sp, #184	@ 0xb8
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8004efa:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	69db      	ldr	r3, [r3, #28]
 8004f04:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f22:	2b22      	cmp	r3, #34	@ 0x22
 8004f24:	f040 8187 	bne.w	8005236 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8004f2e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004f32:	e12a      	b.n	800518a <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f3a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8004f46:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8004f4a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8004f4e:	4013      	ands	r3, r2
 8004f50:	b29a      	uxth	r2, r3
 8004f52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004f56:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f5c:	1c9a      	adds	r2, r3, #2
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004f68:	b29b      	uxth	r3, r3
 8004f6a:	3b01      	subs	r3, #1
 8004f6c:	b29a      	uxth	r2, r3
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	69db      	ldr	r3, [r3, #28]
 8004f7a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8004f7e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004f82:	f003 0307 	and.w	r3, r3, #7
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d053      	beq.n	8005032 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004f8a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004f8e:	f003 0301 	and.w	r3, r3, #1
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d011      	beq.n	8004fba <UART_RxISR_16BIT_FIFOEN+0xce>
 8004f96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d00b      	beq.n	8004fba <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fb0:	f043 0201 	orr.w	r2, r3, #1
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004fba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004fbe:	f003 0302 	and.w	r3, r3, #2
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d011      	beq.n	8004fea <UART_RxISR_16BIT_FIFOEN+0xfe>
 8004fc6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004fca:	f003 0301 	and.w	r3, r3, #1
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d00b      	beq.n	8004fea <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	2202      	movs	r2, #2
 8004fd8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fe0:	f043 0204 	orr.w	r2, r3, #4
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004fea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004fee:	f003 0304 	and.w	r3, r3, #4
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d011      	beq.n	800501a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8004ff6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004ffa:	f003 0301 	and.w	r3, r3, #1
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d00b      	beq.n	800501a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	2204      	movs	r2, #4
 8005008:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005010:	f043 0202 	orr.w	r2, r3, #2
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005020:	2b00      	cmp	r3, #0
 8005022:	d006      	beq.n	8005032 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	f7fe fd95 	bl	8003b54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2200      	movs	r2, #0
 800502e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005038:	b29b      	uxth	r3, r3
 800503a:	2b00      	cmp	r3, #0
 800503c:	f040 80a5 	bne.w	800518a <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005046:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005048:	e853 3f00 	ldrex	r3, [r3]
 800504c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800504e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005050:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005054:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	461a      	mov	r2, r3
 800505e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005062:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005066:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005068:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800506a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800506e:	e841 2300 	strex	r3, r2, [r1]
 8005072:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005074:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005076:	2b00      	cmp	r3, #0
 8005078:	d1e2      	bne.n	8005040 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	3308      	adds	r3, #8
 8005080:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005082:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005084:	e853 3f00 	ldrex	r3, [r3]
 8005088:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800508a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800508c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005090:	f023 0301 	bic.w	r3, r3, #1
 8005094:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	3308      	adds	r3, #8
 800509e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80050a2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80050a4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050a6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80050a8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80050aa:	e841 2300 	strex	r3, r2, [r1]
 80050ae:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80050b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d1e1      	bne.n	800507a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2220      	movs	r2, #32
 80050ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2200      	movs	r2, #0
 80050c2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2200      	movs	r2, #0
 80050c8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a60      	ldr	r2, [pc, #384]	@ (8005250 <UART_RxISR_16BIT_FIFOEN+0x364>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d021      	beq.n	8005118 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d01a      	beq.n	8005118 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050ea:	e853 3f00 	ldrex	r3, [r3]
 80050ee:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80050f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80050f2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80050f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	461a      	mov	r2, r3
 8005100:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005104:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005106:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005108:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800510a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800510c:	e841 2300 	strex	r3, r2, [r1]
 8005110:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005112:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005114:	2b00      	cmp	r3, #0
 8005116:	d1e4      	bne.n	80050e2 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800511c:	2b01      	cmp	r3, #1
 800511e:	d130      	bne.n	8005182 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2200      	movs	r2, #0
 8005124:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800512c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800512e:	e853 3f00 	ldrex	r3, [r3]
 8005132:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005134:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005136:	f023 0310 	bic.w	r3, r3, #16
 800513a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	461a      	mov	r2, r3
 8005144:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005148:	647b      	str	r3, [r7, #68]	@ 0x44
 800514a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800514c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800514e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005150:	e841 2300 	strex	r3, r2, [r1]
 8005154:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005156:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005158:	2b00      	cmp	r3, #0
 800515a:	d1e4      	bne.n	8005126 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	69db      	ldr	r3, [r3, #28]
 8005162:	f003 0310 	and.w	r3, r3, #16
 8005166:	2b10      	cmp	r3, #16
 8005168:	d103      	bne.n	8005172 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	2210      	movs	r2, #16
 8005170:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005178:	4619      	mov	r1, r3
 800517a:	6878      	ldr	r0, [r7, #4]
 800517c:	f7fe fcf4 	bl	8003b68 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8005180:	e00e      	b.n	80051a0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8005182:	6878      	ldr	r0, [r7, #4]
 8005184:	f7fb fb5e 	bl	8000844 <HAL_UART_RxCpltCallback>
        break;
 8005188:	e00a      	b.n	80051a0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800518a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800518e:	2b00      	cmp	r3, #0
 8005190:	d006      	beq.n	80051a0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8005192:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005196:	f003 0320 	and.w	r3, r3, #32
 800519a:	2b00      	cmp	r3, #0
 800519c:	f47f aeca 	bne.w	8004f34 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80051a6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80051aa:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d049      	beq.n	8005246 <UART_RxISR_16BIT_FIFOEN+0x35a>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80051b8:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80051bc:	429a      	cmp	r2, r3
 80051be:	d242      	bcs.n	8005246 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	3308      	adds	r3, #8
 80051c6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ca:	e853 3f00 	ldrex	r3, [r3]
 80051ce:	623b      	str	r3, [r7, #32]
   return(result);
 80051d0:	6a3b      	ldr	r3, [r7, #32]
 80051d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051d6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	3308      	adds	r3, #8
 80051e0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80051e4:	633a      	str	r2, [r7, #48]	@ 0x30
 80051e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051e8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80051ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051ec:	e841 2300 	strex	r3, r2, [r1]
 80051f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80051f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d1e3      	bne.n	80051c0 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	4a16      	ldr	r2, [pc, #88]	@ (8005254 <UART_RxISR_16BIT_FIFOEN+0x368>)
 80051fc:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	e853 3f00 	ldrex	r3, [r3]
 800520a:	60fb      	str	r3, [r7, #12]
   return(result);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	f043 0320 	orr.w	r3, r3, #32
 8005212:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	461a      	mov	r2, r3
 800521c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005220:	61fb      	str	r3, [r7, #28]
 8005222:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005224:	69b9      	ldr	r1, [r7, #24]
 8005226:	69fa      	ldr	r2, [r7, #28]
 8005228:	e841 2300 	strex	r3, r2, [r1]
 800522c:	617b      	str	r3, [r7, #20]
   return(result);
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d1e4      	bne.n	80051fe <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005234:	e007      	b.n	8005246 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	699a      	ldr	r2, [r3, #24]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f042 0208 	orr.w	r2, r2, #8
 8005244:	619a      	str	r2, [r3, #24]
}
 8005246:	bf00      	nop
 8005248:	37b8      	adds	r7, #184	@ 0xb8
 800524a:	46bd      	mov	sp, r7
 800524c:	bd80      	pop	{r7, pc}
 800524e:	bf00      	nop
 8005250:	40008000 	.word	0x40008000
 8005254:	080049d1 	.word	0x080049d1

08005258 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005258:	b480      	push	{r7}
 800525a:	b083      	sub	sp, #12
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005260:	bf00      	nop
 8005262:	370c      	adds	r7, #12
 8005264:	46bd      	mov	sp, r7
 8005266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526a:	4770      	bx	lr

0800526c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800526c:	b480      	push	{r7}
 800526e:	b083      	sub	sp, #12
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8005274:	bf00      	nop
 8005276:	370c      	adds	r7, #12
 8005278:	46bd      	mov	sp, r7
 800527a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527e:	4770      	bx	lr

08005280 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8005280:	b480      	push	{r7}
 8005282:	b083      	sub	sp, #12
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8005288:	bf00      	nop
 800528a:	370c      	adds	r7, #12
 800528c:	46bd      	mov	sp, r7
 800528e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005292:	4770      	bx	lr

08005294 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005294:	b480      	push	{r7}
 8005296:	b085      	sub	sp, #20
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80052a2:	2b01      	cmp	r3, #1
 80052a4:	d101      	bne.n	80052aa <HAL_UARTEx_DisableFifoMode+0x16>
 80052a6:	2302      	movs	r3, #2
 80052a8:	e027      	b.n	80052fa <HAL_UARTEx_DisableFifoMode+0x66>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2201      	movs	r2, #1
 80052ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2224      	movs	r2, #36	@ 0x24
 80052b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	681a      	ldr	r2, [r3, #0]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f022 0201 	bic.w	r2, r2, #1
 80052d0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80052d8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2200      	movs	r2, #0
 80052de:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	68fa      	ldr	r2, [r7, #12]
 80052e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2220      	movs	r2, #32
 80052ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2200      	movs	r2, #0
 80052f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80052f8:	2300      	movs	r3, #0
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	3714      	adds	r7, #20
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr

08005306 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005306:	b580      	push	{r7, lr}
 8005308:	b084      	sub	sp, #16
 800530a:	af00      	add	r7, sp, #0
 800530c:	6078      	str	r0, [r7, #4]
 800530e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005316:	2b01      	cmp	r3, #1
 8005318:	d101      	bne.n	800531e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800531a:	2302      	movs	r3, #2
 800531c:	e02d      	b.n	800537a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2201      	movs	r2, #1
 8005322:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2224      	movs	r2, #36	@ 0x24
 800532a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	681a      	ldr	r2, [r3, #0]
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f022 0201 	bic.w	r2, r2, #1
 8005344:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	683a      	ldr	r2, [r7, #0]
 8005356:	430a      	orrs	r2, r1
 8005358:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f000 f850 	bl	8005400 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	68fa      	ldr	r2, [r7, #12]
 8005366:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2220      	movs	r2, #32
 800536c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2200      	movs	r2, #0
 8005374:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005378:	2300      	movs	r3, #0
}
 800537a:	4618      	mov	r0, r3
 800537c:	3710      	adds	r7, #16
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}

08005382 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005382:	b580      	push	{r7, lr}
 8005384:	b084      	sub	sp, #16
 8005386:	af00      	add	r7, sp, #0
 8005388:	6078      	str	r0, [r7, #4]
 800538a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005392:	2b01      	cmp	r3, #1
 8005394:	d101      	bne.n	800539a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005396:	2302      	movs	r3, #2
 8005398:	e02d      	b.n	80053f6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2201      	movs	r2, #1
 800539e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2224      	movs	r2, #36	@ 0x24
 80053a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	681a      	ldr	r2, [r3, #0]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f022 0201 	bic.w	r2, r2, #1
 80053c0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	683a      	ldr	r2, [r7, #0]
 80053d2:	430a      	orrs	r2, r1
 80053d4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f000 f812 	bl	8005400 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	68fa      	ldr	r2, [r7, #12]
 80053e2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2220      	movs	r2, #32
 80053e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2200      	movs	r2, #0
 80053f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80053f4:	2300      	movs	r3, #0
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	3710      	adds	r7, #16
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}
	...

08005400 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005400:	b480      	push	{r7}
 8005402:	b085      	sub	sp, #20
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800540c:	2b00      	cmp	r3, #0
 800540e:	d108      	bne.n	8005422 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2201      	movs	r2, #1
 8005414:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2201      	movs	r2, #1
 800541c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005420:	e031      	b.n	8005486 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005422:	2308      	movs	r3, #8
 8005424:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005426:	2308      	movs	r3, #8
 8005428:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	0e5b      	lsrs	r3, r3, #25
 8005432:	b2db      	uxtb	r3, r3
 8005434:	f003 0307 	and.w	r3, r3, #7
 8005438:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	689b      	ldr	r3, [r3, #8]
 8005440:	0f5b      	lsrs	r3, r3, #29
 8005442:	b2db      	uxtb	r3, r3
 8005444:	f003 0307 	and.w	r3, r3, #7
 8005448:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800544a:	7bbb      	ldrb	r3, [r7, #14]
 800544c:	7b3a      	ldrb	r2, [r7, #12]
 800544e:	4911      	ldr	r1, [pc, #68]	@ (8005494 <UARTEx_SetNbDataToProcess+0x94>)
 8005450:	5c8a      	ldrb	r2, [r1, r2]
 8005452:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005456:	7b3a      	ldrb	r2, [r7, #12]
 8005458:	490f      	ldr	r1, [pc, #60]	@ (8005498 <UARTEx_SetNbDataToProcess+0x98>)
 800545a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800545c:	fb93 f3f2 	sdiv	r3, r3, r2
 8005460:	b29a      	uxth	r2, r3
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005468:	7bfb      	ldrb	r3, [r7, #15]
 800546a:	7b7a      	ldrb	r2, [r7, #13]
 800546c:	4909      	ldr	r1, [pc, #36]	@ (8005494 <UARTEx_SetNbDataToProcess+0x94>)
 800546e:	5c8a      	ldrb	r2, [r1, r2]
 8005470:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005474:	7b7a      	ldrb	r2, [r7, #13]
 8005476:	4908      	ldr	r1, [pc, #32]	@ (8005498 <UARTEx_SetNbDataToProcess+0x98>)
 8005478:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800547a:	fb93 f3f2 	sdiv	r3, r3, r2
 800547e:	b29a      	uxth	r2, r3
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005486:	bf00      	nop
 8005488:	3714      	adds	r7, #20
 800548a:	46bd      	mov	sp, r7
 800548c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005490:	4770      	bx	lr
 8005492:	bf00      	nop
 8005494:	08009bd0 	.word	0x08009bd0
 8005498:	08009bd8 	.word	0x08009bd8

0800549c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800549c:	b480      	push	{r7}
 800549e:	b085      	sub	sp, #20
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	4603      	mov	r3, r0
 80054a4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80054a6:	2300      	movs	r3, #0
 80054a8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80054aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80054ae:	2b84      	cmp	r3, #132	@ 0x84
 80054b0:	d005      	beq.n	80054be <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80054b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	4413      	add	r3, r2
 80054ba:	3303      	adds	r3, #3
 80054bc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80054be:	68fb      	ldr	r3, [r7, #12]
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	3714      	adds	r7, #20
 80054c4:	46bd      	mov	sp, r7
 80054c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ca:	4770      	bx	lr

080054cc <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80054d0:	f001 f95a 	bl	8006788 <vTaskStartScheduler>
  
  return osOK;
 80054d4:	2300      	movs	r3, #0
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	bd80      	pop	{r7, pc}

080054da <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80054da:	b5f0      	push	{r4, r5, r6, r7, lr}
 80054dc:	b087      	sub	sp, #28
 80054de:	af02      	add	r7, sp, #8
 80054e0:	6078      	str	r0, [r7, #4]
 80054e2:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	685c      	ldr	r4, [r3, #4]
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80054f0:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80054f8:	4618      	mov	r0, r3
 80054fa:	f7ff ffcf 	bl	800549c <makeFreeRtosPriority>
 80054fe:	4602      	mov	r2, r0
 8005500:	f107 030c 	add.w	r3, r7, #12
 8005504:	9301      	str	r3, [sp, #4]
 8005506:	9200      	str	r2, [sp, #0]
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	4632      	mov	r2, r6
 800550c:	4629      	mov	r1, r5
 800550e:	4620      	mov	r0, r4
 8005510:	f000 fe9e 	bl	8006250 <xTaskCreate>
 8005514:	4603      	mov	r3, r0
 8005516:	2b01      	cmp	r3, #1
 8005518:	d001      	beq.n	800551e <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 800551a:	2300      	movs	r3, #0
 800551c:	e000      	b.n	8005520 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 800551e:	68fb      	ldr	r3, [r7, #12]
}
 8005520:	4618      	mov	r0, r3
 8005522:	3714      	adds	r7, #20
 8005524:	46bd      	mov	sp, r7
 8005526:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005528 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b084      	sub	sp, #16
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d001      	beq.n	800553e <osDelay+0x16>
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	e000      	b.n	8005540 <osDelay+0x18>
 800553e:	2301      	movs	r3, #1
 8005540:	4618      	mov	r0, r3
 8005542:	f000 ffc7 	bl	80064d4 <vTaskDelay>
  
  return osOK;
 8005546:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005548:	4618      	mov	r0, r3
 800554a:	3710      	adds	r7, #16
 800554c:	46bd      	mov	sp, r7
 800554e:	bd80      	pop	{r7, pc}

08005550 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005550:	b480      	push	{r7}
 8005552:	b083      	sub	sp, #12
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	f103 0208 	add.w	r2, r3, #8
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	f04f 32ff 	mov.w	r2, #4294967295
 8005568:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f103 0208 	add.w	r2, r3, #8
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	f103 0208 	add.w	r2, r3, #8
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2200      	movs	r2, #0
 8005582:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005584:	bf00      	nop
 8005586:	370c      	adds	r7, #12
 8005588:	46bd      	mov	sp, r7
 800558a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558e:	4770      	bx	lr

08005590 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005590:	b480      	push	{r7}
 8005592:	b083      	sub	sp, #12
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2200      	movs	r2, #0
 800559c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800559e:	bf00      	nop
 80055a0:	370c      	adds	r7, #12
 80055a2:	46bd      	mov	sp, r7
 80055a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a8:	4770      	bx	lr

080055aa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80055aa:	b480      	push	{r7}
 80055ac:	b085      	sub	sp, #20
 80055ae:	af00      	add	r7, sp, #0
 80055b0:	6078      	str	r0, [r7, #4]
 80055b2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	68fa      	ldr	r2, [r7, #12]
 80055be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	689a      	ldr	r2, [r3, #8]
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	689b      	ldr	r3, [r3, #8]
 80055cc:	683a      	ldr	r2, [r7, #0]
 80055ce:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	683a      	ldr	r2, [r7, #0]
 80055d4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	687a      	ldr	r2, [r7, #4]
 80055da:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	1c5a      	adds	r2, r3, #1
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	601a      	str	r2, [r3, #0]
}
 80055e6:	bf00      	nop
 80055e8:	3714      	adds	r7, #20
 80055ea:	46bd      	mov	sp, r7
 80055ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f0:	4770      	bx	lr

080055f2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80055f2:	b480      	push	{r7}
 80055f4:	b085      	sub	sp, #20
 80055f6:	af00      	add	r7, sp, #0
 80055f8:	6078      	str	r0, [r7, #4]
 80055fa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005608:	d103      	bne.n	8005612 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	691b      	ldr	r3, [r3, #16]
 800560e:	60fb      	str	r3, [r7, #12]
 8005610:	e00c      	b.n	800562c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	3308      	adds	r3, #8
 8005616:	60fb      	str	r3, [r7, #12]
 8005618:	e002      	b.n	8005620 <vListInsert+0x2e>
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	60fb      	str	r3, [r7, #12]
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	68ba      	ldr	r2, [r7, #8]
 8005628:	429a      	cmp	r2, r3
 800562a:	d2f6      	bcs.n	800561a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	685a      	ldr	r2, [r3, #4]
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	683a      	ldr	r2, [r7, #0]
 800563a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	68fa      	ldr	r2, [r7, #12]
 8005640:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	683a      	ldr	r2, [r7, #0]
 8005646:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	687a      	ldr	r2, [r7, #4]
 800564c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	1c5a      	adds	r2, r3, #1
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	601a      	str	r2, [r3, #0]
}
 8005658:	bf00      	nop
 800565a:	3714      	adds	r7, #20
 800565c:	46bd      	mov	sp, r7
 800565e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005662:	4770      	bx	lr

08005664 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005664:	b480      	push	{r7}
 8005666:	b085      	sub	sp, #20
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	691b      	ldr	r3, [r3, #16]
 8005670:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	687a      	ldr	r2, [r7, #4]
 8005678:	6892      	ldr	r2, [r2, #8]
 800567a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	689b      	ldr	r3, [r3, #8]
 8005680:	687a      	ldr	r2, [r7, #4]
 8005682:	6852      	ldr	r2, [r2, #4]
 8005684:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	687a      	ldr	r2, [r7, #4]
 800568c:	429a      	cmp	r2, r3
 800568e:	d103      	bne.n	8005698 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	689a      	ldr	r2, [r3, #8]
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2200      	movs	r2, #0
 800569c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	1e5a      	subs	r2, r3, #1
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	3714      	adds	r7, #20
 80056b0:	46bd      	mov	sp, r7
 80056b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b6:	4770      	bx	lr

080056b8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b084      	sub	sp, #16
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
 80056c0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d10b      	bne.n	80056e4 <xQueueGenericReset+0x2c>
	__asm volatile
 80056cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056d0:	f383 8811 	msr	BASEPRI, r3
 80056d4:	f3bf 8f6f 	isb	sy
 80056d8:	f3bf 8f4f 	dsb	sy
 80056dc:	60bb      	str	r3, [r7, #8]
}
 80056de:	bf00      	nop
 80056e0:	bf00      	nop
 80056e2:	e7fd      	b.n	80056e0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80056e4:	f002 f8f2 	bl	80078cc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681a      	ldr	r2, [r3, #0]
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056f0:	68f9      	ldr	r1, [r7, #12]
 80056f2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80056f4:	fb01 f303 	mul.w	r3, r1, r3
 80056f8:	441a      	add	r2, r3
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	2200      	movs	r2, #0
 8005702:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005714:	3b01      	subs	r3, #1
 8005716:	68f9      	ldr	r1, [r7, #12]
 8005718:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800571a:	fb01 f303 	mul.w	r3, r1, r3
 800571e:	441a      	add	r2, r3
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	22ff      	movs	r2, #255	@ 0xff
 8005728:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	22ff      	movs	r2, #255	@ 0xff
 8005730:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d114      	bne.n	8005764 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	691b      	ldr	r3, [r3, #16]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d01a      	beq.n	8005778 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	3310      	adds	r3, #16
 8005746:	4618      	mov	r0, r3
 8005748:	f001 fab8 	bl	8006cbc <xTaskRemoveFromEventList>
 800574c:	4603      	mov	r3, r0
 800574e:	2b00      	cmp	r3, #0
 8005750:	d012      	beq.n	8005778 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005752:	4b0d      	ldr	r3, [pc, #52]	@ (8005788 <xQueueGenericReset+0xd0>)
 8005754:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005758:	601a      	str	r2, [r3, #0]
 800575a:	f3bf 8f4f 	dsb	sy
 800575e:	f3bf 8f6f 	isb	sy
 8005762:	e009      	b.n	8005778 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	3310      	adds	r3, #16
 8005768:	4618      	mov	r0, r3
 800576a:	f7ff fef1 	bl	8005550 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	3324      	adds	r3, #36	@ 0x24
 8005772:	4618      	mov	r0, r3
 8005774:	f7ff feec 	bl	8005550 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005778:	f002 f8da 	bl	8007930 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800577c:	2301      	movs	r3, #1
}
 800577e:	4618      	mov	r0, r3
 8005780:	3710      	adds	r7, #16
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}
 8005786:	bf00      	nop
 8005788:	e000ed04 	.word	0xe000ed04

0800578c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800578c:	b580      	push	{r7, lr}
 800578e:	b08a      	sub	sp, #40	@ 0x28
 8005790:	af02      	add	r7, sp, #8
 8005792:	60f8      	str	r0, [r7, #12]
 8005794:	60b9      	str	r1, [r7, #8]
 8005796:	4613      	mov	r3, r2
 8005798:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d10b      	bne.n	80057b8 <xQueueGenericCreate+0x2c>
	__asm volatile
 80057a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057a4:	f383 8811 	msr	BASEPRI, r3
 80057a8:	f3bf 8f6f 	isb	sy
 80057ac:	f3bf 8f4f 	dsb	sy
 80057b0:	613b      	str	r3, [r7, #16]
}
 80057b2:	bf00      	nop
 80057b4:	bf00      	nop
 80057b6:	e7fd      	b.n	80057b4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	68ba      	ldr	r2, [r7, #8]
 80057bc:	fb02 f303 	mul.w	r3, r2, r3
 80057c0:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80057c2:	69fb      	ldr	r3, [r7, #28]
 80057c4:	3350      	adds	r3, #80	@ 0x50
 80057c6:	4618      	mov	r0, r3
 80057c8:	f002 f986 	bl	8007ad8 <pvPortMalloc>
 80057cc:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80057ce:	69bb      	ldr	r3, [r7, #24]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d00d      	beq.n	80057f0 <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80057d4:	69bb      	ldr	r3, [r7, #24]
 80057d6:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80057d8:	697b      	ldr	r3, [r7, #20]
 80057da:	3350      	adds	r3, #80	@ 0x50
 80057dc:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80057de:	79fa      	ldrb	r2, [r7, #7]
 80057e0:	69bb      	ldr	r3, [r7, #24]
 80057e2:	9300      	str	r3, [sp, #0]
 80057e4:	4613      	mov	r3, r2
 80057e6:	697a      	ldr	r2, [r7, #20]
 80057e8:	68b9      	ldr	r1, [r7, #8]
 80057ea:	68f8      	ldr	r0, [r7, #12]
 80057ec:	f000 f805 	bl	80057fa <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80057f0:	69bb      	ldr	r3, [r7, #24]
	}
 80057f2:	4618      	mov	r0, r3
 80057f4:	3720      	adds	r7, #32
 80057f6:	46bd      	mov	sp, r7
 80057f8:	bd80      	pop	{r7, pc}

080057fa <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80057fa:	b580      	push	{r7, lr}
 80057fc:	b084      	sub	sp, #16
 80057fe:	af00      	add	r7, sp, #0
 8005800:	60f8      	str	r0, [r7, #12]
 8005802:	60b9      	str	r1, [r7, #8]
 8005804:	607a      	str	r2, [r7, #4]
 8005806:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d103      	bne.n	8005816 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800580e:	69bb      	ldr	r3, [r7, #24]
 8005810:	69ba      	ldr	r2, [r7, #24]
 8005812:	601a      	str	r2, [r3, #0]
 8005814:	e002      	b.n	800581c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005816:	69bb      	ldr	r3, [r7, #24]
 8005818:	687a      	ldr	r2, [r7, #4]
 800581a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800581c:	69bb      	ldr	r3, [r7, #24]
 800581e:	68fa      	ldr	r2, [r7, #12]
 8005820:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005822:	69bb      	ldr	r3, [r7, #24]
 8005824:	68ba      	ldr	r2, [r7, #8]
 8005826:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005828:	2101      	movs	r1, #1
 800582a:	69b8      	ldr	r0, [r7, #24]
 800582c:	f7ff ff44 	bl	80056b8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005830:	69bb      	ldr	r3, [r7, #24]
 8005832:	78fa      	ldrb	r2, [r7, #3]
 8005834:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005838:	bf00      	nop
 800583a:	3710      	adds	r7, #16
 800583c:	46bd      	mov	sp, r7
 800583e:	bd80      	pop	{r7, pc}

08005840 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8005840:	b580      	push	{r7, lr}
 8005842:	b082      	sub	sp, #8
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d00e      	beq.n	800586c <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2200      	movs	r2, #0
 8005852:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2200      	movs	r2, #0
 8005858:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2200      	movs	r2, #0
 800585e:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005860:	2300      	movs	r3, #0
 8005862:	2200      	movs	r2, #0
 8005864:	2100      	movs	r1, #0
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f000 f81c 	bl	80058a4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800586c:	bf00      	nop
 800586e:	3708      	adds	r7, #8
 8005870:	46bd      	mov	sp, r7
 8005872:	bd80      	pop	{r7, pc}

08005874 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8005874:	b580      	push	{r7, lr}
 8005876:	b086      	sub	sp, #24
 8005878:	af00      	add	r7, sp, #0
 800587a:	4603      	mov	r3, r0
 800587c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800587e:	2301      	movs	r3, #1
 8005880:	617b      	str	r3, [r7, #20]
 8005882:	2300      	movs	r3, #0
 8005884:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005886:	79fb      	ldrb	r3, [r7, #7]
 8005888:	461a      	mov	r2, r3
 800588a:	6939      	ldr	r1, [r7, #16]
 800588c:	6978      	ldr	r0, [r7, #20]
 800588e:	f7ff ff7d 	bl	800578c <xQueueGenericCreate>
 8005892:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005894:	68f8      	ldr	r0, [r7, #12]
 8005896:	f7ff ffd3 	bl	8005840 <prvInitialiseMutex>

		return xNewQueue;
 800589a:	68fb      	ldr	r3, [r7, #12]
	}
 800589c:	4618      	mov	r0, r3
 800589e:	3718      	adds	r7, #24
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}

080058a4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b08e      	sub	sp, #56	@ 0x38
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	60f8      	str	r0, [r7, #12]
 80058ac:	60b9      	str	r1, [r7, #8]
 80058ae:	607a      	str	r2, [r7, #4]
 80058b0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80058b2:	2300      	movs	r3, #0
 80058b4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80058ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d10b      	bne.n	80058d8 <xQueueGenericSend+0x34>
	__asm volatile
 80058c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058c4:	f383 8811 	msr	BASEPRI, r3
 80058c8:	f3bf 8f6f 	isb	sy
 80058cc:	f3bf 8f4f 	dsb	sy
 80058d0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80058d2:	bf00      	nop
 80058d4:	bf00      	nop
 80058d6:	e7fd      	b.n	80058d4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d103      	bne.n	80058e6 <xQueueGenericSend+0x42>
 80058de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d101      	bne.n	80058ea <xQueueGenericSend+0x46>
 80058e6:	2301      	movs	r3, #1
 80058e8:	e000      	b.n	80058ec <xQueueGenericSend+0x48>
 80058ea:	2300      	movs	r3, #0
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d10b      	bne.n	8005908 <xQueueGenericSend+0x64>
	__asm volatile
 80058f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058f4:	f383 8811 	msr	BASEPRI, r3
 80058f8:	f3bf 8f6f 	isb	sy
 80058fc:	f3bf 8f4f 	dsb	sy
 8005900:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005902:	bf00      	nop
 8005904:	bf00      	nop
 8005906:	e7fd      	b.n	8005904 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	2b02      	cmp	r3, #2
 800590c:	d103      	bne.n	8005916 <xQueueGenericSend+0x72>
 800590e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005910:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005912:	2b01      	cmp	r3, #1
 8005914:	d101      	bne.n	800591a <xQueueGenericSend+0x76>
 8005916:	2301      	movs	r3, #1
 8005918:	e000      	b.n	800591c <xQueueGenericSend+0x78>
 800591a:	2300      	movs	r3, #0
 800591c:	2b00      	cmp	r3, #0
 800591e:	d10b      	bne.n	8005938 <xQueueGenericSend+0x94>
	__asm volatile
 8005920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005924:	f383 8811 	msr	BASEPRI, r3
 8005928:	f3bf 8f6f 	isb	sy
 800592c:	f3bf 8f4f 	dsb	sy
 8005930:	623b      	str	r3, [r7, #32]
}
 8005932:	bf00      	nop
 8005934:	bf00      	nop
 8005936:	e7fd      	b.n	8005934 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005938:	f001 fb60 	bl	8006ffc <xTaskGetSchedulerState>
 800593c:	4603      	mov	r3, r0
 800593e:	2b00      	cmp	r3, #0
 8005940:	d102      	bne.n	8005948 <xQueueGenericSend+0xa4>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d101      	bne.n	800594c <xQueueGenericSend+0xa8>
 8005948:	2301      	movs	r3, #1
 800594a:	e000      	b.n	800594e <xQueueGenericSend+0xaa>
 800594c:	2300      	movs	r3, #0
 800594e:	2b00      	cmp	r3, #0
 8005950:	d10b      	bne.n	800596a <xQueueGenericSend+0xc6>
	__asm volatile
 8005952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005956:	f383 8811 	msr	BASEPRI, r3
 800595a:	f3bf 8f6f 	isb	sy
 800595e:	f3bf 8f4f 	dsb	sy
 8005962:	61fb      	str	r3, [r7, #28]
}
 8005964:	bf00      	nop
 8005966:	bf00      	nop
 8005968:	e7fd      	b.n	8005966 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800596a:	f001 ffaf 	bl	80078cc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800596e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005970:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005974:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005976:	429a      	cmp	r2, r3
 8005978:	d302      	bcc.n	8005980 <xQueueGenericSend+0xdc>
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	2b02      	cmp	r3, #2
 800597e:	d129      	bne.n	80059d4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005980:	683a      	ldr	r2, [r7, #0]
 8005982:	68b9      	ldr	r1, [r7, #8]
 8005984:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005986:	f000 fb29 	bl	8005fdc <prvCopyDataToQueue>
 800598a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800598c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800598e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005990:	2b00      	cmp	r3, #0
 8005992:	d010      	beq.n	80059b6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005996:	3324      	adds	r3, #36	@ 0x24
 8005998:	4618      	mov	r0, r3
 800599a:	f001 f98f 	bl	8006cbc <xTaskRemoveFromEventList>
 800599e:	4603      	mov	r3, r0
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d013      	beq.n	80059cc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80059a4:	4b3f      	ldr	r3, [pc, #252]	@ (8005aa4 <xQueueGenericSend+0x200>)
 80059a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059aa:	601a      	str	r2, [r3, #0]
 80059ac:	f3bf 8f4f 	dsb	sy
 80059b0:	f3bf 8f6f 	isb	sy
 80059b4:	e00a      	b.n	80059cc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80059b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d007      	beq.n	80059cc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80059bc:	4b39      	ldr	r3, [pc, #228]	@ (8005aa4 <xQueueGenericSend+0x200>)
 80059be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059c2:	601a      	str	r2, [r3, #0]
 80059c4:	f3bf 8f4f 	dsb	sy
 80059c8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80059cc:	f001 ffb0 	bl	8007930 <vPortExitCritical>
				return pdPASS;
 80059d0:	2301      	movs	r3, #1
 80059d2:	e063      	b.n	8005a9c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d103      	bne.n	80059e2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80059da:	f001 ffa9 	bl	8007930 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80059de:	2300      	movs	r3, #0
 80059e0:	e05c      	b.n	8005a9c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80059e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d106      	bne.n	80059f6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80059e8:	f107 0314 	add.w	r3, r7, #20
 80059ec:	4618      	mov	r0, r3
 80059ee:	f001 f9c9 	bl	8006d84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80059f2:	2301      	movs	r3, #1
 80059f4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80059f6:	f001 ff9b 	bl	8007930 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80059fa:	f000 ff0f 	bl	800681c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80059fe:	f001 ff65 	bl	80078cc <vPortEnterCritical>
 8005a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a04:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005a08:	b25b      	sxtb	r3, r3
 8005a0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a0e:	d103      	bne.n	8005a18 <xQueueGenericSend+0x174>
 8005a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a12:	2200      	movs	r2, #0
 8005a14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a1a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005a1e:	b25b      	sxtb	r3, r3
 8005a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a24:	d103      	bne.n	8005a2e <xQueueGenericSend+0x18a>
 8005a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a28:	2200      	movs	r2, #0
 8005a2a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005a2e:	f001 ff7f 	bl	8007930 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005a32:	1d3a      	adds	r2, r7, #4
 8005a34:	f107 0314 	add.w	r3, r7, #20
 8005a38:	4611      	mov	r1, r2
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	f001 f9b8 	bl	8006db0 <xTaskCheckForTimeOut>
 8005a40:	4603      	mov	r3, r0
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d124      	bne.n	8005a90 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005a46:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005a48:	f000 fbc0 	bl	80061cc <prvIsQueueFull>
 8005a4c:	4603      	mov	r3, r0
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d018      	beq.n	8005a84 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a54:	3310      	adds	r3, #16
 8005a56:	687a      	ldr	r2, [r7, #4]
 8005a58:	4611      	mov	r1, r2
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	f001 f908 	bl	8006c70 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005a60:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005a62:	f000 fb4b 	bl	80060fc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005a66:	f000 fee7 	bl	8006838 <xTaskResumeAll>
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	f47f af7c 	bne.w	800596a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005a72:	4b0c      	ldr	r3, [pc, #48]	@ (8005aa4 <xQueueGenericSend+0x200>)
 8005a74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a78:	601a      	str	r2, [r3, #0]
 8005a7a:	f3bf 8f4f 	dsb	sy
 8005a7e:	f3bf 8f6f 	isb	sy
 8005a82:	e772      	b.n	800596a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005a84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005a86:	f000 fb39 	bl	80060fc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005a8a:	f000 fed5 	bl	8006838 <xTaskResumeAll>
 8005a8e:	e76c      	b.n	800596a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005a90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005a92:	f000 fb33 	bl	80060fc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005a96:	f000 fecf 	bl	8006838 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005a9a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	3738      	adds	r7, #56	@ 0x38
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bd80      	pop	{r7, pc}
 8005aa4:	e000ed04 	.word	0xe000ed04

08005aa8 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b08e      	sub	sp, #56	@ 0x38
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8005ab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d10b      	bne.n	8005ad4 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8005abc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ac0:	f383 8811 	msr	BASEPRI, r3
 8005ac4:	f3bf 8f6f 	isb	sy
 8005ac8:	f3bf 8f4f 	dsb	sy
 8005acc:	623b      	str	r3, [r7, #32]
}
 8005ace:	bf00      	nop
 8005ad0:	bf00      	nop
 8005ad2:	e7fd      	b.n	8005ad0 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005ad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d00b      	beq.n	8005af4 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8005adc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ae0:	f383 8811 	msr	BASEPRI, r3
 8005ae4:	f3bf 8f6f 	isb	sy
 8005ae8:	f3bf 8f4f 	dsb	sy
 8005aec:	61fb      	str	r3, [r7, #28]
}
 8005aee:	bf00      	nop
 8005af0:	bf00      	nop
 8005af2:	e7fd      	b.n	8005af0 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d103      	bne.n	8005b04 <xQueueGiveFromISR+0x5c>
 8005afc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005afe:	689b      	ldr	r3, [r3, #8]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d101      	bne.n	8005b08 <xQueueGiveFromISR+0x60>
 8005b04:	2301      	movs	r3, #1
 8005b06:	e000      	b.n	8005b0a <xQueueGiveFromISR+0x62>
 8005b08:	2300      	movs	r3, #0
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d10b      	bne.n	8005b26 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8005b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b12:	f383 8811 	msr	BASEPRI, r3
 8005b16:	f3bf 8f6f 	isb	sy
 8005b1a:	f3bf 8f4f 	dsb	sy
 8005b1e:	61bb      	str	r3, [r7, #24]
}
 8005b20:	bf00      	nop
 8005b22:	bf00      	nop
 8005b24:	e7fd      	b.n	8005b22 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005b26:	f001 ff95 	bl	8007a54 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005b2a:	f3ef 8211 	mrs	r2, BASEPRI
 8005b2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b32:	f383 8811 	msr	BASEPRI, r3
 8005b36:	f3bf 8f6f 	isb	sy
 8005b3a:	f3bf 8f4f 	dsb	sy
 8005b3e:	617a      	str	r2, [r7, #20]
 8005b40:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005b42:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005b44:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b4a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b50:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b52:	429a      	cmp	r2, r3
 8005b54:	d22b      	bcs.n	8005bae <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b58:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005b5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005b60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b62:	1c5a      	adds	r2, r3, #1
 8005b64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b66:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005b68:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005b6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b70:	d112      	bne.n	8005b98 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d016      	beq.n	8005ba8 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b7c:	3324      	adds	r3, #36	@ 0x24
 8005b7e:	4618      	mov	r0, r3
 8005b80:	f001 f89c 	bl	8006cbc <xTaskRemoveFromEventList>
 8005b84:	4603      	mov	r3, r0
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d00e      	beq.n	8005ba8 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d00b      	beq.n	8005ba8 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	2201      	movs	r2, #1
 8005b94:	601a      	str	r2, [r3, #0]
 8005b96:	e007      	b.n	8005ba8 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005b98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005b9c:	3301      	adds	r3, #1
 8005b9e:	b2db      	uxtb	r3, r3
 8005ba0:	b25a      	sxtb	r2, r3
 8005ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ba4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005ba8:	2301      	movs	r3, #1
 8005baa:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bac:	e001      	b.n	8005bb2 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bb4:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005bbc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005bbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	3738      	adds	r7, #56	@ 0x38
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bd80      	pop	{r7, pc}

08005bc8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b08c      	sub	sp, #48	@ 0x30
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	60f8      	str	r0, [r7, #12]
 8005bd0:	60b9      	str	r1, [r7, #8]
 8005bd2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005bdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d10b      	bne.n	8005bfa <xQueueReceive+0x32>
	__asm volatile
 8005be2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005be6:	f383 8811 	msr	BASEPRI, r3
 8005bea:	f3bf 8f6f 	isb	sy
 8005bee:	f3bf 8f4f 	dsb	sy
 8005bf2:	623b      	str	r3, [r7, #32]
}
 8005bf4:	bf00      	nop
 8005bf6:	bf00      	nop
 8005bf8:	e7fd      	b.n	8005bf6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d103      	bne.n	8005c08 <xQueueReceive+0x40>
 8005c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d101      	bne.n	8005c0c <xQueueReceive+0x44>
 8005c08:	2301      	movs	r3, #1
 8005c0a:	e000      	b.n	8005c0e <xQueueReceive+0x46>
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d10b      	bne.n	8005c2a <xQueueReceive+0x62>
	__asm volatile
 8005c12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c16:	f383 8811 	msr	BASEPRI, r3
 8005c1a:	f3bf 8f6f 	isb	sy
 8005c1e:	f3bf 8f4f 	dsb	sy
 8005c22:	61fb      	str	r3, [r7, #28]
}
 8005c24:	bf00      	nop
 8005c26:	bf00      	nop
 8005c28:	e7fd      	b.n	8005c26 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005c2a:	f001 f9e7 	bl	8006ffc <xTaskGetSchedulerState>
 8005c2e:	4603      	mov	r3, r0
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d102      	bne.n	8005c3a <xQueueReceive+0x72>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d101      	bne.n	8005c3e <xQueueReceive+0x76>
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	e000      	b.n	8005c40 <xQueueReceive+0x78>
 8005c3e:	2300      	movs	r3, #0
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d10b      	bne.n	8005c5c <xQueueReceive+0x94>
	__asm volatile
 8005c44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c48:	f383 8811 	msr	BASEPRI, r3
 8005c4c:	f3bf 8f6f 	isb	sy
 8005c50:	f3bf 8f4f 	dsb	sy
 8005c54:	61bb      	str	r3, [r7, #24]
}
 8005c56:	bf00      	nop
 8005c58:	bf00      	nop
 8005c5a:	e7fd      	b.n	8005c58 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005c5c:	f001 fe36 	bl	80078cc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c64:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d01f      	beq.n	8005cac <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005c6c:	68b9      	ldr	r1, [r7, #8]
 8005c6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005c70:	f000 fa1e 	bl	80060b0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c76:	1e5a      	subs	r2, r3, #1
 8005c78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c7a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c7e:	691b      	ldr	r3, [r3, #16]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d00f      	beq.n	8005ca4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005c84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c86:	3310      	adds	r3, #16
 8005c88:	4618      	mov	r0, r3
 8005c8a:	f001 f817 	bl	8006cbc <xTaskRemoveFromEventList>
 8005c8e:	4603      	mov	r3, r0
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d007      	beq.n	8005ca4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005c94:	4b3c      	ldr	r3, [pc, #240]	@ (8005d88 <xQueueReceive+0x1c0>)
 8005c96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c9a:	601a      	str	r2, [r3, #0]
 8005c9c:	f3bf 8f4f 	dsb	sy
 8005ca0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005ca4:	f001 fe44 	bl	8007930 <vPortExitCritical>
				return pdPASS;
 8005ca8:	2301      	movs	r3, #1
 8005caa:	e069      	b.n	8005d80 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d103      	bne.n	8005cba <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005cb2:	f001 fe3d 	bl	8007930 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	e062      	b.n	8005d80 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005cba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d106      	bne.n	8005cce <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005cc0:	f107 0310 	add.w	r3, r7, #16
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	f001 f85d 	bl	8006d84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005cce:	f001 fe2f 	bl	8007930 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005cd2:	f000 fda3 	bl	800681c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005cd6:	f001 fdf9 	bl	80078cc <vPortEnterCritical>
 8005cda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cdc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005ce0:	b25b      	sxtb	r3, r3
 8005ce2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ce6:	d103      	bne.n	8005cf0 <xQueueReceive+0x128>
 8005ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cea:	2200      	movs	r2, #0
 8005cec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cf2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005cf6:	b25b      	sxtb	r3, r3
 8005cf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cfc:	d103      	bne.n	8005d06 <xQueueReceive+0x13e>
 8005cfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d00:	2200      	movs	r2, #0
 8005d02:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005d06:	f001 fe13 	bl	8007930 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005d0a:	1d3a      	adds	r2, r7, #4
 8005d0c:	f107 0310 	add.w	r3, r7, #16
 8005d10:	4611      	mov	r1, r2
 8005d12:	4618      	mov	r0, r3
 8005d14:	f001 f84c 	bl	8006db0 <xTaskCheckForTimeOut>
 8005d18:	4603      	mov	r3, r0
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d123      	bne.n	8005d66 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005d1e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d20:	f000 fa3e 	bl	80061a0 <prvIsQueueEmpty>
 8005d24:	4603      	mov	r3, r0
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d017      	beq.n	8005d5a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005d2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d2c:	3324      	adds	r3, #36	@ 0x24
 8005d2e:	687a      	ldr	r2, [r7, #4]
 8005d30:	4611      	mov	r1, r2
 8005d32:	4618      	mov	r0, r3
 8005d34:	f000 ff9c 	bl	8006c70 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005d38:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d3a:	f000 f9df 	bl	80060fc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005d3e:	f000 fd7b 	bl	8006838 <xTaskResumeAll>
 8005d42:	4603      	mov	r3, r0
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d189      	bne.n	8005c5c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005d48:	4b0f      	ldr	r3, [pc, #60]	@ (8005d88 <xQueueReceive+0x1c0>)
 8005d4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d4e:	601a      	str	r2, [r3, #0]
 8005d50:	f3bf 8f4f 	dsb	sy
 8005d54:	f3bf 8f6f 	isb	sy
 8005d58:	e780      	b.n	8005c5c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005d5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d5c:	f000 f9ce 	bl	80060fc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005d60:	f000 fd6a 	bl	8006838 <xTaskResumeAll>
 8005d64:	e77a      	b.n	8005c5c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005d66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d68:	f000 f9c8 	bl	80060fc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005d6c:	f000 fd64 	bl	8006838 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005d70:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d72:	f000 fa15 	bl	80061a0 <prvIsQueueEmpty>
 8005d76:	4603      	mov	r3, r0
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	f43f af6f 	beq.w	8005c5c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005d7e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005d80:	4618      	mov	r0, r3
 8005d82:	3730      	adds	r7, #48	@ 0x30
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}
 8005d88:	e000ed04 	.word	0xe000ed04

08005d8c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b08e      	sub	sp, #56	@ 0x38
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
 8005d94:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005d96:	2300      	movs	r3, #0
 8005d98:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005da2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d10b      	bne.n	8005dc0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8005da8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dac:	f383 8811 	msr	BASEPRI, r3
 8005db0:	f3bf 8f6f 	isb	sy
 8005db4:	f3bf 8f4f 	dsb	sy
 8005db8:	623b      	str	r3, [r7, #32]
}
 8005dba:	bf00      	nop
 8005dbc:	bf00      	nop
 8005dbe:	e7fd      	b.n	8005dbc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005dc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d00b      	beq.n	8005de0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005dc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dcc:	f383 8811 	msr	BASEPRI, r3
 8005dd0:	f3bf 8f6f 	isb	sy
 8005dd4:	f3bf 8f4f 	dsb	sy
 8005dd8:	61fb      	str	r3, [r7, #28]
}
 8005dda:	bf00      	nop
 8005ddc:	bf00      	nop
 8005dde:	e7fd      	b.n	8005ddc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005de0:	f001 f90c 	bl	8006ffc <xTaskGetSchedulerState>
 8005de4:	4603      	mov	r3, r0
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d102      	bne.n	8005df0 <xQueueSemaphoreTake+0x64>
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d101      	bne.n	8005df4 <xQueueSemaphoreTake+0x68>
 8005df0:	2301      	movs	r3, #1
 8005df2:	e000      	b.n	8005df6 <xQueueSemaphoreTake+0x6a>
 8005df4:	2300      	movs	r3, #0
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d10b      	bne.n	8005e12 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8005dfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dfe:	f383 8811 	msr	BASEPRI, r3
 8005e02:	f3bf 8f6f 	isb	sy
 8005e06:	f3bf 8f4f 	dsb	sy
 8005e0a:	61bb      	str	r3, [r7, #24]
}
 8005e0c:	bf00      	nop
 8005e0e:	bf00      	nop
 8005e10:	e7fd      	b.n	8005e0e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005e12:	f001 fd5b 	bl	80078cc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005e16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e1a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005e1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d024      	beq.n	8005e6c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e24:	1e5a      	subs	r2, r3, #1
 8005e26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e28:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005e2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d104      	bne.n	8005e3c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005e32:	f001 fa8f 	bl	8007354 <pvTaskIncrementMutexHeldCount>
 8005e36:	4602      	mov	r2, r0
 8005e38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e3a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005e3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e3e:	691b      	ldr	r3, [r3, #16]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d00f      	beq.n	8005e64 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005e44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e46:	3310      	adds	r3, #16
 8005e48:	4618      	mov	r0, r3
 8005e4a:	f000 ff37 	bl	8006cbc <xTaskRemoveFromEventList>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d007      	beq.n	8005e64 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005e54:	4b54      	ldr	r3, [pc, #336]	@ (8005fa8 <xQueueSemaphoreTake+0x21c>)
 8005e56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e5a:	601a      	str	r2, [r3, #0]
 8005e5c:	f3bf 8f4f 	dsb	sy
 8005e60:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005e64:	f001 fd64 	bl	8007930 <vPortExitCritical>
				return pdPASS;
 8005e68:	2301      	movs	r3, #1
 8005e6a:	e098      	b.n	8005f9e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d112      	bne.n	8005e98 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d00b      	beq.n	8005e90 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8005e78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e7c:	f383 8811 	msr	BASEPRI, r3
 8005e80:	f3bf 8f6f 	isb	sy
 8005e84:	f3bf 8f4f 	dsb	sy
 8005e88:	617b      	str	r3, [r7, #20]
}
 8005e8a:	bf00      	nop
 8005e8c:	bf00      	nop
 8005e8e:	e7fd      	b.n	8005e8c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005e90:	f001 fd4e 	bl	8007930 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005e94:	2300      	movs	r3, #0
 8005e96:	e082      	b.n	8005f9e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005e98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d106      	bne.n	8005eac <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005e9e:	f107 030c 	add.w	r3, r7, #12
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f000 ff6e 	bl	8006d84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005eac:	f001 fd40 	bl	8007930 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005eb0:	f000 fcb4 	bl	800681c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005eb4:	f001 fd0a 	bl	80078cc <vPortEnterCritical>
 8005eb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005eba:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005ebe:	b25b      	sxtb	r3, r3
 8005ec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ec4:	d103      	bne.n	8005ece <xQueueSemaphoreTake+0x142>
 8005ec6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ec8:	2200      	movs	r2, #0
 8005eca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ece:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ed0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005ed4:	b25b      	sxtb	r3, r3
 8005ed6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eda:	d103      	bne.n	8005ee4 <xQueueSemaphoreTake+0x158>
 8005edc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ede:	2200      	movs	r2, #0
 8005ee0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ee4:	f001 fd24 	bl	8007930 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005ee8:	463a      	mov	r2, r7
 8005eea:	f107 030c 	add.w	r3, r7, #12
 8005eee:	4611      	mov	r1, r2
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	f000 ff5d 	bl	8006db0 <xTaskCheckForTimeOut>
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d132      	bne.n	8005f62 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005efc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005efe:	f000 f94f 	bl	80061a0 <prvIsQueueEmpty>
 8005f02:	4603      	mov	r3, r0
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d026      	beq.n	8005f56 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005f08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d109      	bne.n	8005f24 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005f10:	f001 fcdc 	bl	80078cc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005f14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	4618      	mov	r0, r3
 8005f1a:	f001 f88d 	bl	8007038 <xTaskPriorityInherit>
 8005f1e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005f20:	f001 fd06 	bl	8007930 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f26:	3324      	adds	r3, #36	@ 0x24
 8005f28:	683a      	ldr	r2, [r7, #0]
 8005f2a:	4611      	mov	r1, r2
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	f000 fe9f 	bl	8006c70 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005f32:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005f34:	f000 f8e2 	bl	80060fc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005f38:	f000 fc7e 	bl	8006838 <xTaskResumeAll>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	f47f af67 	bne.w	8005e12 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005f44:	4b18      	ldr	r3, [pc, #96]	@ (8005fa8 <xQueueSemaphoreTake+0x21c>)
 8005f46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f4a:	601a      	str	r2, [r3, #0]
 8005f4c:	f3bf 8f4f 	dsb	sy
 8005f50:	f3bf 8f6f 	isb	sy
 8005f54:	e75d      	b.n	8005e12 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005f56:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005f58:	f000 f8d0 	bl	80060fc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005f5c:	f000 fc6c 	bl	8006838 <xTaskResumeAll>
 8005f60:	e757      	b.n	8005e12 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005f62:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005f64:	f000 f8ca 	bl	80060fc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005f68:	f000 fc66 	bl	8006838 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005f6c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005f6e:	f000 f917 	bl	80061a0 <prvIsQueueEmpty>
 8005f72:	4603      	mov	r3, r0
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	f43f af4c 	beq.w	8005e12 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d00d      	beq.n	8005f9c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005f80:	f001 fca4 	bl	80078cc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005f84:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005f86:	f000 f811 	bl	8005fac <prvGetDisinheritPriorityAfterTimeout>
 8005f8a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005f8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f8e:	689b      	ldr	r3, [r3, #8]
 8005f90:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005f92:	4618      	mov	r0, r3
 8005f94:	f001 f94e 	bl	8007234 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005f98:	f001 fcca 	bl	8007930 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005f9c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	3738      	adds	r7, #56	@ 0x38
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	bd80      	pop	{r7, pc}
 8005fa6:	bf00      	nop
 8005fa8:	e000ed04 	.word	0xe000ed04

08005fac <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005fac:	b480      	push	{r7}
 8005fae:	b085      	sub	sp, #20
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d006      	beq.n	8005fca <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f1c3 0307 	rsb	r3, r3, #7
 8005fc6:	60fb      	str	r3, [r7, #12]
 8005fc8:	e001      	b.n	8005fce <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005fce:	68fb      	ldr	r3, [r7, #12]
	}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	3714      	adds	r7, #20
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fda:	4770      	bx	lr

08005fdc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b086      	sub	sp, #24
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	60f8      	str	r0, [r7, #12]
 8005fe4:	60b9      	str	r1, [r7, #8]
 8005fe6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005fe8:	2300      	movs	r3, #0
 8005fea:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ff0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d10d      	bne.n	8006016 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d14d      	bne.n	800609e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	4618      	mov	r0, r3
 8006008:	f001 f88c 	bl	8007124 <xTaskPriorityDisinherit>
 800600c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2200      	movs	r2, #0
 8006012:	609a      	str	r2, [r3, #8]
 8006014:	e043      	b.n	800609e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d119      	bne.n	8006050 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	6858      	ldr	r0, [r3, #4]
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006024:	461a      	mov	r2, r3
 8006026:	68b9      	ldr	r1, [r7, #8]
 8006028:	f002 fc53 	bl	80088d2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	685a      	ldr	r2, [r3, #4]
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006034:	441a      	add	r2, r3
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	685a      	ldr	r2, [r3, #4]
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	429a      	cmp	r2, r3
 8006044:	d32b      	bcc.n	800609e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681a      	ldr	r2, [r3, #0]
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	605a      	str	r2, [r3, #4]
 800604e:	e026      	b.n	800609e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	68d8      	ldr	r0, [r3, #12]
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006058:	461a      	mov	r2, r3
 800605a:	68b9      	ldr	r1, [r7, #8]
 800605c:	f002 fc39 	bl	80088d2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	68da      	ldr	r2, [r3, #12]
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006068:	425b      	negs	r3, r3
 800606a:	441a      	add	r2, r3
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	68da      	ldr	r2, [r3, #12]
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	429a      	cmp	r2, r3
 800607a:	d207      	bcs.n	800608c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	689a      	ldr	r2, [r3, #8]
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006084:	425b      	negs	r3, r3
 8006086:	441a      	add	r2, r3
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2b02      	cmp	r3, #2
 8006090:	d105      	bne.n	800609e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006092:	693b      	ldr	r3, [r7, #16]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d002      	beq.n	800609e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006098:	693b      	ldr	r3, [r7, #16]
 800609a:	3b01      	subs	r3, #1
 800609c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800609e:	693b      	ldr	r3, [r7, #16]
 80060a0:	1c5a      	adds	r2, r3, #1
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80060a6:	697b      	ldr	r3, [r7, #20]
}
 80060a8:	4618      	mov	r0, r3
 80060aa:	3718      	adds	r7, #24
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bd80      	pop	{r7, pc}

080060b0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b082      	sub	sp, #8
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
 80060b8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d018      	beq.n	80060f4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	68da      	ldr	r2, [r3, #12]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ca:	441a      	add	r2, r3
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	68da      	ldr	r2, [r3, #12]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	429a      	cmp	r2, r3
 80060da:	d303      	bcc.n	80060e4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681a      	ldr	r2, [r3, #0]
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	68d9      	ldr	r1, [r3, #12]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ec:	461a      	mov	r2, r3
 80060ee:	6838      	ldr	r0, [r7, #0]
 80060f0:	f002 fbef 	bl	80088d2 <memcpy>
	}
}
 80060f4:	bf00      	nop
 80060f6:	3708      	adds	r7, #8
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bd80      	pop	{r7, pc}

080060fc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b084      	sub	sp, #16
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006104:	f001 fbe2 	bl	80078cc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800610e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006110:	e011      	b.n	8006136 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006116:	2b00      	cmp	r3, #0
 8006118:	d012      	beq.n	8006140 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	3324      	adds	r3, #36	@ 0x24
 800611e:	4618      	mov	r0, r3
 8006120:	f000 fdcc 	bl	8006cbc <xTaskRemoveFromEventList>
 8006124:	4603      	mov	r3, r0
 8006126:	2b00      	cmp	r3, #0
 8006128:	d001      	beq.n	800612e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800612a:	f000 fea5 	bl	8006e78 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800612e:	7bfb      	ldrb	r3, [r7, #15]
 8006130:	3b01      	subs	r3, #1
 8006132:	b2db      	uxtb	r3, r3
 8006134:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006136:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800613a:	2b00      	cmp	r3, #0
 800613c:	dce9      	bgt.n	8006112 <prvUnlockQueue+0x16>
 800613e:	e000      	b.n	8006142 <prvUnlockQueue+0x46>
					break;
 8006140:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	22ff      	movs	r2, #255	@ 0xff
 8006146:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800614a:	f001 fbf1 	bl	8007930 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800614e:	f001 fbbd 	bl	80078cc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006158:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800615a:	e011      	b.n	8006180 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	691b      	ldr	r3, [r3, #16]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d012      	beq.n	800618a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	3310      	adds	r3, #16
 8006168:	4618      	mov	r0, r3
 800616a:	f000 fda7 	bl	8006cbc <xTaskRemoveFromEventList>
 800616e:	4603      	mov	r3, r0
 8006170:	2b00      	cmp	r3, #0
 8006172:	d001      	beq.n	8006178 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006174:	f000 fe80 	bl	8006e78 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006178:	7bbb      	ldrb	r3, [r7, #14]
 800617a:	3b01      	subs	r3, #1
 800617c:	b2db      	uxtb	r3, r3
 800617e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006180:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006184:	2b00      	cmp	r3, #0
 8006186:	dce9      	bgt.n	800615c <prvUnlockQueue+0x60>
 8006188:	e000      	b.n	800618c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800618a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	22ff      	movs	r2, #255	@ 0xff
 8006190:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006194:	f001 fbcc 	bl	8007930 <vPortExitCritical>
}
 8006198:	bf00      	nop
 800619a:	3710      	adds	r7, #16
 800619c:	46bd      	mov	sp, r7
 800619e:	bd80      	pop	{r7, pc}

080061a0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b084      	sub	sp, #16
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80061a8:	f001 fb90 	bl	80078cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d102      	bne.n	80061ba <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80061b4:	2301      	movs	r3, #1
 80061b6:	60fb      	str	r3, [r7, #12]
 80061b8:	e001      	b.n	80061be <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80061ba:	2300      	movs	r3, #0
 80061bc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80061be:	f001 fbb7 	bl	8007930 <vPortExitCritical>

	return xReturn;
 80061c2:	68fb      	ldr	r3, [r7, #12]
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	3710      	adds	r7, #16
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}

080061cc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b084      	sub	sp, #16
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80061d4:	f001 fb7a 	bl	80078cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061e0:	429a      	cmp	r2, r3
 80061e2:	d102      	bne.n	80061ea <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80061e4:	2301      	movs	r3, #1
 80061e6:	60fb      	str	r3, [r7, #12]
 80061e8:	e001      	b.n	80061ee <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80061ea:	2300      	movs	r3, #0
 80061ec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80061ee:	f001 fb9f 	bl	8007930 <vPortExitCritical>

	return xReturn;
 80061f2:	68fb      	ldr	r3, [r7, #12]
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3710      	adds	r7, #16
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}

080061fc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80061fc:	b480      	push	{r7}
 80061fe:	b085      	sub	sp, #20
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
 8006204:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006206:	2300      	movs	r3, #0
 8006208:	60fb      	str	r3, [r7, #12]
 800620a:	e014      	b.n	8006236 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800620c:	4a0f      	ldr	r2, [pc, #60]	@ (800624c <vQueueAddToRegistry+0x50>)
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d10b      	bne.n	8006230 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006218:	490c      	ldr	r1, [pc, #48]	@ (800624c <vQueueAddToRegistry+0x50>)
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	683a      	ldr	r2, [r7, #0]
 800621e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006222:	4a0a      	ldr	r2, [pc, #40]	@ (800624c <vQueueAddToRegistry+0x50>)
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	00db      	lsls	r3, r3, #3
 8006228:	4413      	add	r3, r2
 800622a:	687a      	ldr	r2, [r7, #4]
 800622c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800622e:	e006      	b.n	800623e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	3301      	adds	r3, #1
 8006234:	60fb      	str	r3, [r7, #12]
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	2b07      	cmp	r3, #7
 800623a:	d9e7      	bls.n	800620c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800623c:	bf00      	nop
 800623e:	bf00      	nop
 8006240:	3714      	adds	r7, #20
 8006242:	46bd      	mov	sp, r7
 8006244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006248:	4770      	bx	lr
 800624a:	bf00      	nop
 800624c:	200001a4 	.word	0x200001a4

08006250 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006250:	b580      	push	{r7, lr}
 8006252:	b08c      	sub	sp, #48	@ 0x30
 8006254:	af04      	add	r7, sp, #16
 8006256:	60f8      	str	r0, [r7, #12]
 8006258:	60b9      	str	r1, [r7, #8]
 800625a:	603b      	str	r3, [r7, #0]
 800625c:	4613      	mov	r3, r2
 800625e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006260:	88fb      	ldrh	r3, [r7, #6]
 8006262:	009b      	lsls	r3, r3, #2
 8006264:	4618      	mov	r0, r3
 8006266:	f001 fc37 	bl	8007ad8 <pvPortMalloc>
 800626a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d00e      	beq.n	8006290 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006272:	2060      	movs	r0, #96	@ 0x60
 8006274:	f001 fc30 	bl	8007ad8 <pvPortMalloc>
 8006278:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800627a:	69fb      	ldr	r3, [r7, #28]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d003      	beq.n	8006288 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006280:	69fb      	ldr	r3, [r7, #28]
 8006282:	697a      	ldr	r2, [r7, #20]
 8006284:	631a      	str	r2, [r3, #48]	@ 0x30
 8006286:	e005      	b.n	8006294 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006288:	6978      	ldr	r0, [r7, #20]
 800628a:	f001 fcf3 	bl	8007c74 <vPortFree>
 800628e:	e001      	b.n	8006294 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006290:	2300      	movs	r3, #0
 8006292:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006294:	69fb      	ldr	r3, [r7, #28]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d013      	beq.n	80062c2 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800629a:	88fa      	ldrh	r2, [r7, #6]
 800629c:	2300      	movs	r3, #0
 800629e:	9303      	str	r3, [sp, #12]
 80062a0:	69fb      	ldr	r3, [r7, #28]
 80062a2:	9302      	str	r3, [sp, #8]
 80062a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062a6:	9301      	str	r3, [sp, #4]
 80062a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062aa:	9300      	str	r3, [sp, #0]
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	68b9      	ldr	r1, [r7, #8]
 80062b0:	68f8      	ldr	r0, [r7, #12]
 80062b2:	f000 f80e 	bl	80062d2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80062b6:	69f8      	ldr	r0, [r7, #28]
 80062b8:	f000 f89e 	bl	80063f8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80062bc:	2301      	movs	r3, #1
 80062be:	61bb      	str	r3, [r7, #24]
 80062c0:	e002      	b.n	80062c8 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80062c2:	f04f 33ff 	mov.w	r3, #4294967295
 80062c6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80062c8:	69bb      	ldr	r3, [r7, #24]
	}
 80062ca:	4618      	mov	r0, r3
 80062cc:	3720      	adds	r7, #32
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bd80      	pop	{r7, pc}

080062d2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80062d2:	b580      	push	{r7, lr}
 80062d4:	b088      	sub	sp, #32
 80062d6:	af00      	add	r7, sp, #0
 80062d8:	60f8      	str	r0, [r7, #12]
 80062da:	60b9      	str	r1, [r7, #8]
 80062dc:	607a      	str	r2, [r7, #4]
 80062de:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80062e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062e2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	009b      	lsls	r3, r3, #2
 80062e8:	461a      	mov	r2, r3
 80062ea:	21a5      	movs	r1, #165	@ 0xa5
 80062ec:	f002 fa76 	bl	80087dc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80062f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80062fa:	3b01      	subs	r3, #1
 80062fc:	009b      	lsls	r3, r3, #2
 80062fe:	4413      	add	r3, r2
 8006300:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006302:	69bb      	ldr	r3, [r7, #24]
 8006304:	f023 0307 	bic.w	r3, r3, #7
 8006308:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800630a:	69bb      	ldr	r3, [r7, #24]
 800630c:	f003 0307 	and.w	r3, r3, #7
 8006310:	2b00      	cmp	r3, #0
 8006312:	d00b      	beq.n	800632c <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006318:	f383 8811 	msr	BASEPRI, r3
 800631c:	f3bf 8f6f 	isb	sy
 8006320:	f3bf 8f4f 	dsb	sy
 8006324:	617b      	str	r3, [r7, #20]
}
 8006326:	bf00      	nop
 8006328:	bf00      	nop
 800632a:	e7fd      	b.n	8006328 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800632c:	68bb      	ldr	r3, [r7, #8]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d01f      	beq.n	8006372 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006332:	2300      	movs	r3, #0
 8006334:	61fb      	str	r3, [r7, #28]
 8006336:	e012      	b.n	800635e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006338:	68ba      	ldr	r2, [r7, #8]
 800633a:	69fb      	ldr	r3, [r7, #28]
 800633c:	4413      	add	r3, r2
 800633e:	7819      	ldrb	r1, [r3, #0]
 8006340:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006342:	69fb      	ldr	r3, [r7, #28]
 8006344:	4413      	add	r3, r2
 8006346:	3334      	adds	r3, #52	@ 0x34
 8006348:	460a      	mov	r2, r1
 800634a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800634c:	68ba      	ldr	r2, [r7, #8]
 800634e:	69fb      	ldr	r3, [r7, #28]
 8006350:	4413      	add	r3, r2
 8006352:	781b      	ldrb	r3, [r3, #0]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d006      	beq.n	8006366 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006358:	69fb      	ldr	r3, [r7, #28]
 800635a:	3301      	adds	r3, #1
 800635c:	61fb      	str	r3, [r7, #28]
 800635e:	69fb      	ldr	r3, [r7, #28]
 8006360:	2b0f      	cmp	r3, #15
 8006362:	d9e9      	bls.n	8006338 <prvInitialiseNewTask+0x66>
 8006364:	e000      	b.n	8006368 <prvInitialiseNewTask+0x96>
			{
				break;
 8006366:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800636a:	2200      	movs	r2, #0
 800636c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006370:	e003      	b.n	800637a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006374:	2200      	movs	r2, #0
 8006376:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800637a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800637c:	2b06      	cmp	r3, #6
 800637e:	d901      	bls.n	8006384 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006380:	2306      	movs	r3, #6
 8006382:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006386:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006388:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800638a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800638c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800638e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006392:	2200      	movs	r2, #0
 8006394:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006398:	3304      	adds	r3, #4
 800639a:	4618      	mov	r0, r3
 800639c:	f7ff f8f8 	bl	8005590 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80063a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063a2:	3318      	adds	r3, #24
 80063a4:	4618      	mov	r0, r3
 80063a6:	f7ff f8f3 	bl	8005590 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80063aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063ae:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80063b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063b2:	f1c3 0207 	rsb	r2, r3, #7
 80063b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063b8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80063ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063be:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 80063c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063c2:	2200      	movs	r2, #0
 80063c4:	655a      	str	r2, [r3, #84]	@ 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80063c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063c8:	2200      	movs	r2, #0
 80063ca:	659a      	str	r2, [r3, #88]	@ 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80063cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063ce:	2200      	movs	r2, #0
 80063d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80063d4:	683a      	ldr	r2, [r7, #0]
 80063d6:	68f9      	ldr	r1, [r7, #12]
 80063d8:	69b8      	ldr	r0, [r7, #24]
 80063da:	f001 f935 	bl	8007648 <pxPortInitialiseStack>
 80063de:	4602      	mov	r2, r0
 80063e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063e2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80063e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d002      	beq.n	80063f0 <prvInitialiseNewTask+0x11e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80063ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063ee:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80063f0:	bf00      	nop
 80063f2:	3720      	adds	r7, #32
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}

080063f8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b082      	sub	sp, #8
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006400:	f001 fa64 	bl	80078cc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006404:	4b2c      	ldr	r3, [pc, #176]	@ (80064b8 <prvAddNewTaskToReadyList+0xc0>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	3301      	adds	r3, #1
 800640a:	4a2b      	ldr	r2, [pc, #172]	@ (80064b8 <prvAddNewTaskToReadyList+0xc0>)
 800640c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800640e:	4b2b      	ldr	r3, [pc, #172]	@ (80064bc <prvAddNewTaskToReadyList+0xc4>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d109      	bne.n	800642a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006416:	4a29      	ldr	r2, [pc, #164]	@ (80064bc <prvAddNewTaskToReadyList+0xc4>)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800641c:	4b26      	ldr	r3, [pc, #152]	@ (80064b8 <prvAddNewTaskToReadyList+0xc0>)
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	2b01      	cmp	r3, #1
 8006422:	d110      	bne.n	8006446 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006424:	f000 fd4c 	bl	8006ec0 <prvInitialiseTaskLists>
 8006428:	e00d      	b.n	8006446 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800642a:	4b25      	ldr	r3, [pc, #148]	@ (80064c0 <prvAddNewTaskToReadyList+0xc8>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d109      	bne.n	8006446 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006432:	4b22      	ldr	r3, [pc, #136]	@ (80064bc <prvAddNewTaskToReadyList+0xc4>)
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800643c:	429a      	cmp	r2, r3
 800643e:	d802      	bhi.n	8006446 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006440:	4a1e      	ldr	r2, [pc, #120]	@ (80064bc <prvAddNewTaskToReadyList+0xc4>)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006446:	4b1f      	ldr	r3, [pc, #124]	@ (80064c4 <prvAddNewTaskToReadyList+0xcc>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	3301      	adds	r3, #1
 800644c:	4a1d      	ldr	r2, [pc, #116]	@ (80064c4 <prvAddNewTaskToReadyList+0xcc>)
 800644e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006450:	4b1c      	ldr	r3, [pc, #112]	@ (80064c4 <prvAddNewTaskToReadyList+0xcc>)
 8006452:	681a      	ldr	r2, [r3, #0]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800645c:	2201      	movs	r2, #1
 800645e:	409a      	lsls	r2, r3
 8006460:	4b19      	ldr	r3, [pc, #100]	@ (80064c8 <prvAddNewTaskToReadyList+0xd0>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4313      	orrs	r3, r2
 8006466:	4a18      	ldr	r2, [pc, #96]	@ (80064c8 <prvAddNewTaskToReadyList+0xd0>)
 8006468:	6013      	str	r3, [r2, #0]
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800646e:	4613      	mov	r3, r2
 8006470:	009b      	lsls	r3, r3, #2
 8006472:	4413      	add	r3, r2
 8006474:	009b      	lsls	r3, r3, #2
 8006476:	4a15      	ldr	r2, [pc, #84]	@ (80064cc <prvAddNewTaskToReadyList+0xd4>)
 8006478:	441a      	add	r2, r3
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	3304      	adds	r3, #4
 800647e:	4619      	mov	r1, r3
 8006480:	4610      	mov	r0, r2
 8006482:	f7ff f892 	bl	80055aa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006486:	f001 fa53 	bl	8007930 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800648a:	4b0d      	ldr	r3, [pc, #52]	@ (80064c0 <prvAddNewTaskToReadyList+0xc8>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d00e      	beq.n	80064b0 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006492:	4b0a      	ldr	r3, [pc, #40]	@ (80064bc <prvAddNewTaskToReadyList+0xc4>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800649c:	429a      	cmp	r2, r3
 800649e:	d207      	bcs.n	80064b0 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80064a0:	4b0b      	ldr	r3, [pc, #44]	@ (80064d0 <prvAddNewTaskToReadyList+0xd8>)
 80064a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064a6:	601a      	str	r2, [r3, #0]
 80064a8:	f3bf 8f4f 	dsb	sy
 80064ac:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80064b0:	bf00      	nop
 80064b2:	3708      	adds	r7, #8
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd80      	pop	{r7, pc}
 80064b8:	200002e4 	.word	0x200002e4
 80064bc:	200001e4 	.word	0x200001e4
 80064c0:	200002f0 	.word	0x200002f0
 80064c4:	20000300 	.word	0x20000300
 80064c8:	200002ec 	.word	0x200002ec
 80064cc:	200001e8 	.word	0x200001e8
 80064d0:	e000ed04 	.word	0xe000ed04

080064d4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b084      	sub	sp, #16
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80064dc:	2300      	movs	r3, #0
 80064de:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d018      	beq.n	8006518 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80064e6:	4b14      	ldr	r3, [pc, #80]	@ (8006538 <vTaskDelay+0x64>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d00b      	beq.n	8006506 <vTaskDelay+0x32>
	__asm volatile
 80064ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064f2:	f383 8811 	msr	BASEPRI, r3
 80064f6:	f3bf 8f6f 	isb	sy
 80064fa:	f3bf 8f4f 	dsb	sy
 80064fe:	60bb      	str	r3, [r7, #8]
}
 8006500:	bf00      	nop
 8006502:	bf00      	nop
 8006504:	e7fd      	b.n	8006502 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006506:	f000 f989 	bl	800681c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800650a:	2100      	movs	r1, #0
 800650c:	6878      	ldr	r0, [r7, #4]
 800650e:	f001 f835 	bl	800757c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006512:	f000 f991 	bl	8006838 <xTaskResumeAll>
 8006516:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d107      	bne.n	800652e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800651e:	4b07      	ldr	r3, [pc, #28]	@ (800653c <vTaskDelay+0x68>)
 8006520:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006524:	601a      	str	r2, [r3, #0]
 8006526:	f3bf 8f4f 	dsb	sy
 800652a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800652e:	bf00      	nop
 8006530:	3710      	adds	r7, #16
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
 8006536:	bf00      	nop
 8006538:	2000030c 	.word	0x2000030c
 800653c:	e000ed04 	.word	0xe000ed04

08006540 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8006540:	b580      	push	{r7, lr}
 8006542:	b084      	sub	sp, #16
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8006548:	f001 f9c0 	bl	80078cc <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d102      	bne.n	8006558 <vTaskSuspend+0x18>
 8006552:	4b3d      	ldr	r3, [pc, #244]	@ (8006648 <vTaskSuspend+0x108>)
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	e000      	b.n	800655a <vTaskSuspend+0x1a>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	3304      	adds	r3, #4
 8006560:	4618      	mov	r0, r3
 8006562:	f7ff f87f 	bl	8005664 <uxListRemove>
 8006566:	4603      	mov	r3, r0
 8006568:	2b00      	cmp	r3, #0
 800656a:	d115      	bne.n	8006598 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006570:	4936      	ldr	r1, [pc, #216]	@ (800664c <vTaskSuspend+0x10c>)
 8006572:	4613      	mov	r3, r2
 8006574:	009b      	lsls	r3, r3, #2
 8006576:	4413      	add	r3, r2
 8006578:	009b      	lsls	r3, r3, #2
 800657a:	440b      	add	r3, r1
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d10a      	bne.n	8006598 <vTaskSuspend+0x58>
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006586:	2201      	movs	r2, #1
 8006588:	fa02 f303 	lsl.w	r3, r2, r3
 800658c:	43da      	mvns	r2, r3
 800658e:	4b30      	ldr	r3, [pc, #192]	@ (8006650 <vTaskSuspend+0x110>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	4013      	ands	r3, r2
 8006594:	4a2e      	ldr	r2, [pc, #184]	@ (8006650 <vTaskSuspend+0x110>)
 8006596:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800659c:	2b00      	cmp	r3, #0
 800659e:	d004      	beq.n	80065aa <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	3318      	adds	r3, #24
 80065a4:	4618      	mov	r0, r3
 80065a6:	f7ff f85d 	bl	8005664 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	3304      	adds	r3, #4
 80065ae:	4619      	mov	r1, r3
 80065b0:	4828      	ldr	r0, [pc, #160]	@ (8006654 <vTaskSuspend+0x114>)
 80065b2:	f7fe fffa 	bl	80055aa <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80065bc:	b2db      	uxtb	r3, r3
 80065be:	2b01      	cmp	r3, #1
 80065c0:	d103      	bne.n	80065ca <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	2200      	movs	r2, #0
 80065c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 80065ca:	f001 f9b1 	bl	8007930 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 80065ce:	4b22      	ldr	r3, [pc, #136]	@ (8006658 <vTaskSuspend+0x118>)
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d005      	beq.n	80065e2 <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 80065d6:	f001 f979 	bl	80078cc <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 80065da:	f000 fcef 	bl	8006fbc <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 80065de:	f001 f9a7 	bl	8007930 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 80065e2:	4b19      	ldr	r3, [pc, #100]	@ (8006648 <vTaskSuspend+0x108>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	68fa      	ldr	r2, [r7, #12]
 80065e8:	429a      	cmp	r2, r3
 80065ea:	d128      	bne.n	800663e <vTaskSuspend+0xfe>
		{
			if( xSchedulerRunning != pdFALSE )
 80065ec:	4b1a      	ldr	r3, [pc, #104]	@ (8006658 <vTaskSuspend+0x118>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d018      	beq.n	8006626 <vTaskSuspend+0xe6>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 80065f4:	4b19      	ldr	r3, [pc, #100]	@ (800665c <vTaskSuspend+0x11c>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d00b      	beq.n	8006614 <vTaskSuspend+0xd4>
	__asm volatile
 80065fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006600:	f383 8811 	msr	BASEPRI, r3
 8006604:	f3bf 8f6f 	isb	sy
 8006608:	f3bf 8f4f 	dsb	sy
 800660c:	60bb      	str	r3, [r7, #8]
}
 800660e:	bf00      	nop
 8006610:	bf00      	nop
 8006612:	e7fd      	b.n	8006610 <vTaskSuspend+0xd0>
				portYIELD_WITHIN_API();
 8006614:	4b12      	ldr	r3, [pc, #72]	@ (8006660 <vTaskSuspend+0x120>)
 8006616:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800661a:	601a      	str	r2, [r3, #0]
 800661c:	f3bf 8f4f 	dsb	sy
 8006620:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006624:	e00b      	b.n	800663e <vTaskSuspend+0xfe>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8006626:	4b0b      	ldr	r3, [pc, #44]	@ (8006654 <vTaskSuspend+0x114>)
 8006628:	681a      	ldr	r2, [r3, #0]
 800662a:	4b0e      	ldr	r3, [pc, #56]	@ (8006664 <vTaskSuspend+0x124>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	429a      	cmp	r2, r3
 8006630:	d103      	bne.n	800663a <vTaskSuspend+0xfa>
					pxCurrentTCB = NULL;
 8006632:	4b05      	ldr	r3, [pc, #20]	@ (8006648 <vTaskSuspend+0x108>)
 8006634:	2200      	movs	r2, #0
 8006636:	601a      	str	r2, [r3, #0]
	}
 8006638:	e001      	b.n	800663e <vTaskSuspend+0xfe>
					vTaskSwitchContext();
 800663a:	f000 fa7b 	bl	8006b34 <vTaskSwitchContext>
	}
 800663e:	bf00      	nop
 8006640:	3710      	adds	r7, #16
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}
 8006646:	bf00      	nop
 8006648:	200001e4 	.word	0x200001e4
 800664c:	200001e8 	.word	0x200001e8
 8006650:	200002ec 	.word	0x200002ec
 8006654:	200002d0 	.word	0x200002d0
 8006658:	200002f0 	.word	0x200002f0
 800665c:	2000030c 	.word	0x2000030c
 8006660:	e000ed04 	.word	0xe000ed04
 8006664:	200002e4 	.word	0x200002e4

08006668 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8006668:	b480      	push	{r7}
 800666a:	b087      	sub	sp, #28
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8006670:	2300      	movs	r3, #0
 8006672:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d10b      	bne.n	8006696 <prvTaskIsTaskSuspended+0x2e>
	__asm volatile
 800667e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006682:	f383 8811 	msr	BASEPRI, r3
 8006686:	f3bf 8f6f 	isb	sy
 800668a:	f3bf 8f4f 	dsb	sy
 800668e:	60fb      	str	r3, [r7, #12]
}
 8006690:	bf00      	nop
 8006692:	bf00      	nop
 8006694:	e7fd      	b.n	8006692 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006696:	693b      	ldr	r3, [r7, #16]
 8006698:	695b      	ldr	r3, [r3, #20]
 800669a:	4a0a      	ldr	r2, [pc, #40]	@ (80066c4 <prvTaskIsTaskSuspended+0x5c>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d10a      	bne.n	80066b6 <prvTaskIsTaskSuspended+0x4e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 80066a0:	693b      	ldr	r3, [r7, #16]
 80066a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066a4:	4a08      	ldr	r2, [pc, #32]	@ (80066c8 <prvTaskIsTaskSuspended+0x60>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d005      	beq.n	80066b6 <prvTaskIsTaskSuspended+0x4e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 80066aa:	693b      	ldr	r3, [r7, #16]
 80066ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d101      	bne.n	80066b6 <prvTaskIsTaskSuspended+0x4e>
				{
					xReturn = pdTRUE;
 80066b2:	2301      	movs	r3, #1
 80066b4:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80066b6:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 80066b8:	4618      	mov	r0, r3
 80066ba:	371c      	adds	r7, #28
 80066bc:	46bd      	mov	sp, r7
 80066be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c2:	4770      	bx	lr
 80066c4:	200002d0 	.word	0x200002d0
 80066c8:	200002a4 	.word	0x200002a4

080066cc <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b084      	sub	sp, #16
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d10b      	bne.n	80066f6 <vTaskResume+0x2a>
	__asm volatile
 80066de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066e2:	f383 8811 	msr	BASEPRI, r3
 80066e6:	f3bf 8f6f 	isb	sy
 80066ea:	f3bf 8f4f 	dsb	sy
 80066ee:	60bb      	str	r3, [r7, #8]
}
 80066f0:	bf00      	nop
 80066f2:	bf00      	nop
 80066f4:	e7fd      	b.n	80066f2 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 80066f6:	4b20      	ldr	r3, [pc, #128]	@ (8006778 <vTaskResume+0xac>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	68fa      	ldr	r2, [r7, #12]
 80066fc:	429a      	cmp	r2, r3
 80066fe:	d037      	beq.n	8006770 <vTaskResume+0xa4>
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d034      	beq.n	8006770 <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 8006706:	f001 f8e1 	bl	80078cc <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800670a:	68f8      	ldr	r0, [r7, #12]
 800670c:	f7ff ffac 	bl	8006668 <prvTaskIsTaskSuspended>
 8006710:	4603      	mov	r3, r0
 8006712:	2b00      	cmp	r3, #0
 8006714:	d02a      	beq.n	800676c <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	3304      	adds	r3, #4
 800671a:	4618      	mov	r0, r3
 800671c:	f7fe ffa2 	bl	8005664 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006724:	2201      	movs	r2, #1
 8006726:	409a      	lsls	r2, r3
 8006728:	4b14      	ldr	r3, [pc, #80]	@ (800677c <vTaskResume+0xb0>)
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4313      	orrs	r3, r2
 800672e:	4a13      	ldr	r2, [pc, #76]	@ (800677c <vTaskResume+0xb0>)
 8006730:	6013      	str	r3, [r2, #0]
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006736:	4613      	mov	r3, r2
 8006738:	009b      	lsls	r3, r3, #2
 800673a:	4413      	add	r3, r2
 800673c:	009b      	lsls	r3, r3, #2
 800673e:	4a10      	ldr	r2, [pc, #64]	@ (8006780 <vTaskResume+0xb4>)
 8006740:	441a      	add	r2, r3
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	3304      	adds	r3, #4
 8006746:	4619      	mov	r1, r3
 8006748:	4610      	mov	r0, r2
 800674a:	f7fe ff2e 	bl	80055aa <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006752:	4b09      	ldr	r3, [pc, #36]	@ (8006778 <vTaskResume+0xac>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006758:	429a      	cmp	r2, r3
 800675a:	d307      	bcc.n	800676c <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800675c:	4b09      	ldr	r3, [pc, #36]	@ (8006784 <vTaskResume+0xb8>)
 800675e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006762:	601a      	str	r2, [r3, #0]
 8006764:	f3bf 8f4f 	dsb	sy
 8006768:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800676c:	f001 f8e0 	bl	8007930 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006770:	bf00      	nop
 8006772:	3710      	adds	r7, #16
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}
 8006778:	200001e4 	.word	0x200001e4
 800677c:	200002ec 	.word	0x200002ec
 8006780:	200001e8 	.word	0x200001e8
 8006784:	e000ed04 	.word	0xe000ed04

08006788 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b086      	sub	sp, #24
 800678c:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800678e:	4b1d      	ldr	r3, [pc, #116]	@ (8006804 <vTaskStartScheduler+0x7c>)
 8006790:	9301      	str	r3, [sp, #4]
 8006792:	2300      	movs	r3, #0
 8006794:	9300      	str	r3, [sp, #0]
 8006796:	2300      	movs	r3, #0
 8006798:	2280      	movs	r2, #128	@ 0x80
 800679a:	491b      	ldr	r1, [pc, #108]	@ (8006808 <vTaskStartScheduler+0x80>)
 800679c:	481b      	ldr	r0, [pc, #108]	@ (800680c <vTaskStartScheduler+0x84>)
 800679e:	f7ff fd57 	bl	8006250 <xTaskCreate>
 80067a2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2b01      	cmp	r3, #1
 80067a8:	d118      	bne.n	80067dc <vTaskStartScheduler+0x54>
	__asm volatile
 80067aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067ae:	f383 8811 	msr	BASEPRI, r3
 80067b2:	f3bf 8f6f 	isb	sy
 80067b6:	f3bf 8f4f 	dsb	sy
 80067ba:	60bb      	str	r3, [r7, #8]
}
 80067bc:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80067be:	4b14      	ldr	r3, [pc, #80]	@ (8006810 <vTaskStartScheduler+0x88>)
 80067c0:	f04f 32ff 	mov.w	r2, #4294967295
 80067c4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80067c6:	4b13      	ldr	r3, [pc, #76]	@ (8006814 <vTaskStartScheduler+0x8c>)
 80067c8:	2201      	movs	r2, #1
 80067ca:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80067cc:	4b12      	ldr	r3, [pc, #72]	@ (8006818 <vTaskStartScheduler+0x90>)
 80067ce:	2200      	movs	r2, #0
 80067d0:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 80067d2:	f7fa f85b 	bl	800088c <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80067d6:	f000 ffc3 	bl	8007760 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80067da:	e00f      	b.n	80067fc <vTaskStartScheduler+0x74>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067e2:	d10b      	bne.n	80067fc <vTaskStartScheduler+0x74>
	__asm volatile
 80067e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067e8:	f383 8811 	msr	BASEPRI, r3
 80067ec:	f3bf 8f6f 	isb	sy
 80067f0:	f3bf 8f4f 	dsb	sy
 80067f4:	607b      	str	r3, [r7, #4]
}
 80067f6:	bf00      	nop
 80067f8:	bf00      	nop
 80067fa:	e7fd      	b.n	80067f8 <vTaskStartScheduler+0x70>
}
 80067fc:	bf00      	nop
 80067fe:	3710      	adds	r7, #16
 8006800:	46bd      	mov	sp, r7
 8006802:	bd80      	pop	{r7, pc}
 8006804:	20000308 	.word	0x20000308
 8006808:	08009b08 	.word	0x08009b08
 800680c:	08006e91 	.word	0x08006e91
 8006810:	20000304 	.word	0x20000304
 8006814:	200002f0 	.word	0x200002f0
 8006818:	200002e8 	.word	0x200002e8

0800681c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800681c:	b480      	push	{r7}
 800681e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006820:	4b04      	ldr	r3, [pc, #16]	@ (8006834 <vTaskSuspendAll+0x18>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	3301      	adds	r3, #1
 8006826:	4a03      	ldr	r2, [pc, #12]	@ (8006834 <vTaskSuspendAll+0x18>)
 8006828:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800682a:	bf00      	nop
 800682c:	46bd      	mov	sp, r7
 800682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006832:	4770      	bx	lr
 8006834:	2000030c 	.word	0x2000030c

08006838 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b084      	sub	sp, #16
 800683c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800683e:	2300      	movs	r3, #0
 8006840:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006842:	2300      	movs	r3, #0
 8006844:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006846:	4b42      	ldr	r3, [pc, #264]	@ (8006950 <xTaskResumeAll+0x118>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d10b      	bne.n	8006866 <xTaskResumeAll+0x2e>
	__asm volatile
 800684e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006852:	f383 8811 	msr	BASEPRI, r3
 8006856:	f3bf 8f6f 	isb	sy
 800685a:	f3bf 8f4f 	dsb	sy
 800685e:	603b      	str	r3, [r7, #0]
}
 8006860:	bf00      	nop
 8006862:	bf00      	nop
 8006864:	e7fd      	b.n	8006862 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006866:	f001 f831 	bl	80078cc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800686a:	4b39      	ldr	r3, [pc, #228]	@ (8006950 <xTaskResumeAll+0x118>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	3b01      	subs	r3, #1
 8006870:	4a37      	ldr	r2, [pc, #220]	@ (8006950 <xTaskResumeAll+0x118>)
 8006872:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006874:	4b36      	ldr	r3, [pc, #216]	@ (8006950 <xTaskResumeAll+0x118>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d161      	bne.n	8006940 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800687c:	4b35      	ldr	r3, [pc, #212]	@ (8006954 <xTaskResumeAll+0x11c>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d05d      	beq.n	8006940 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006884:	e02e      	b.n	80068e4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006886:	4b34      	ldr	r3, [pc, #208]	@ (8006958 <xTaskResumeAll+0x120>)
 8006888:	68db      	ldr	r3, [r3, #12]
 800688a:	68db      	ldr	r3, [r3, #12]
 800688c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	3318      	adds	r3, #24
 8006892:	4618      	mov	r0, r3
 8006894:	f7fe fee6 	bl	8005664 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	3304      	adds	r3, #4
 800689c:	4618      	mov	r0, r3
 800689e:	f7fe fee1 	bl	8005664 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068a6:	2201      	movs	r2, #1
 80068a8:	409a      	lsls	r2, r3
 80068aa:	4b2c      	ldr	r3, [pc, #176]	@ (800695c <xTaskResumeAll+0x124>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	4313      	orrs	r3, r2
 80068b0:	4a2a      	ldr	r2, [pc, #168]	@ (800695c <xTaskResumeAll+0x124>)
 80068b2:	6013      	str	r3, [r2, #0]
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068b8:	4613      	mov	r3, r2
 80068ba:	009b      	lsls	r3, r3, #2
 80068bc:	4413      	add	r3, r2
 80068be:	009b      	lsls	r3, r3, #2
 80068c0:	4a27      	ldr	r2, [pc, #156]	@ (8006960 <xTaskResumeAll+0x128>)
 80068c2:	441a      	add	r2, r3
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	3304      	adds	r3, #4
 80068c8:	4619      	mov	r1, r3
 80068ca:	4610      	mov	r0, r2
 80068cc:	f7fe fe6d 	bl	80055aa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068d4:	4b23      	ldr	r3, [pc, #140]	@ (8006964 <xTaskResumeAll+0x12c>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068da:	429a      	cmp	r2, r3
 80068dc:	d302      	bcc.n	80068e4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80068de:	4b22      	ldr	r3, [pc, #136]	@ (8006968 <xTaskResumeAll+0x130>)
 80068e0:	2201      	movs	r2, #1
 80068e2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80068e4:	4b1c      	ldr	r3, [pc, #112]	@ (8006958 <xTaskResumeAll+0x120>)
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d1cc      	bne.n	8006886 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d001      	beq.n	80068f6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80068f2:	f000 fb63 	bl	8006fbc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80068f6:	4b1d      	ldr	r3, [pc, #116]	@ (800696c <xTaskResumeAll+0x134>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d010      	beq.n	8006924 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006902:	f000 f85d 	bl	80069c0 <xTaskIncrementTick>
 8006906:	4603      	mov	r3, r0
 8006908:	2b00      	cmp	r3, #0
 800690a:	d002      	beq.n	8006912 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800690c:	4b16      	ldr	r3, [pc, #88]	@ (8006968 <xTaskResumeAll+0x130>)
 800690e:	2201      	movs	r2, #1
 8006910:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	3b01      	subs	r3, #1
 8006916:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d1f1      	bne.n	8006902 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800691e:	4b13      	ldr	r3, [pc, #76]	@ (800696c <xTaskResumeAll+0x134>)
 8006920:	2200      	movs	r2, #0
 8006922:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006924:	4b10      	ldr	r3, [pc, #64]	@ (8006968 <xTaskResumeAll+0x130>)
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d009      	beq.n	8006940 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800692c:	2301      	movs	r3, #1
 800692e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006930:	4b0f      	ldr	r3, [pc, #60]	@ (8006970 <xTaskResumeAll+0x138>)
 8006932:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006936:	601a      	str	r2, [r3, #0]
 8006938:	f3bf 8f4f 	dsb	sy
 800693c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006940:	f000 fff6 	bl	8007930 <vPortExitCritical>

	return xAlreadyYielded;
 8006944:	68bb      	ldr	r3, [r7, #8]
}
 8006946:	4618      	mov	r0, r3
 8006948:	3710      	adds	r7, #16
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}
 800694e:	bf00      	nop
 8006950:	2000030c 	.word	0x2000030c
 8006954:	200002e4 	.word	0x200002e4
 8006958:	200002a4 	.word	0x200002a4
 800695c:	200002ec 	.word	0x200002ec
 8006960:	200001e8 	.word	0x200001e8
 8006964:	200001e4 	.word	0x200001e4
 8006968:	200002f8 	.word	0x200002f8
 800696c:	200002f4 	.word	0x200002f4
 8006970:	e000ed04 	.word	0xe000ed04

08006974 <pcTaskGetName>:
	return uxCurrentNumberOfTasks;
}
/*-----------------------------------------------------------*/

char *pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8006974:	b480      	push	{r7}
 8006976:	b085      	sub	sp, #20
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
TCB_t *pxTCB;

	/* If null is passed in here then the name of the calling task is being
	queried. */
	pxTCB = prvGetTCBFromHandle( xTaskToQuery );
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d102      	bne.n	8006988 <pcTaskGetName+0x14>
 8006982:	4b0e      	ldr	r3, [pc, #56]	@ (80069bc <pcTaskGetName+0x48>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	e000      	b.n	800698a <pcTaskGetName+0x16>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	60fb      	str	r3, [r7, #12]
	configASSERT( pxTCB );
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d10b      	bne.n	80069aa <pcTaskGetName+0x36>
	__asm volatile
 8006992:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006996:	f383 8811 	msr	BASEPRI, r3
 800699a:	f3bf 8f6f 	isb	sy
 800699e:	f3bf 8f4f 	dsb	sy
 80069a2:	60bb      	str	r3, [r7, #8]
}
 80069a4:	bf00      	nop
 80069a6:	bf00      	nop
 80069a8:	e7fd      	b.n	80069a6 <pcTaskGetName+0x32>
	return &( pxTCB->pcTaskName[ 0 ] );
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	3334      	adds	r3, #52	@ 0x34
}
 80069ae:	4618      	mov	r0, r3
 80069b0:	3714      	adds	r7, #20
 80069b2:	46bd      	mov	sp, r7
 80069b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b8:	4770      	bx	lr
 80069ba:	bf00      	nop
 80069bc:	200001e4 	.word	0x200001e4

080069c0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b086      	sub	sp, #24
 80069c4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80069c6:	2300      	movs	r3, #0
 80069c8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80069ca:	4b4f      	ldr	r3, [pc, #316]	@ (8006b08 <xTaskIncrementTick+0x148>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	f040 808f 	bne.w	8006af2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80069d4:	4b4d      	ldr	r3, [pc, #308]	@ (8006b0c <xTaskIncrementTick+0x14c>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	3301      	adds	r3, #1
 80069da:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80069dc:	4a4b      	ldr	r2, [pc, #300]	@ (8006b0c <xTaskIncrementTick+0x14c>)
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80069e2:	693b      	ldr	r3, [r7, #16]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d121      	bne.n	8006a2c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80069e8:	4b49      	ldr	r3, [pc, #292]	@ (8006b10 <xTaskIncrementTick+0x150>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d00b      	beq.n	8006a0a <xTaskIncrementTick+0x4a>
	__asm volatile
 80069f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069f6:	f383 8811 	msr	BASEPRI, r3
 80069fa:	f3bf 8f6f 	isb	sy
 80069fe:	f3bf 8f4f 	dsb	sy
 8006a02:	603b      	str	r3, [r7, #0]
}
 8006a04:	bf00      	nop
 8006a06:	bf00      	nop
 8006a08:	e7fd      	b.n	8006a06 <xTaskIncrementTick+0x46>
 8006a0a:	4b41      	ldr	r3, [pc, #260]	@ (8006b10 <xTaskIncrementTick+0x150>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	60fb      	str	r3, [r7, #12]
 8006a10:	4b40      	ldr	r3, [pc, #256]	@ (8006b14 <xTaskIncrementTick+0x154>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	4a3e      	ldr	r2, [pc, #248]	@ (8006b10 <xTaskIncrementTick+0x150>)
 8006a16:	6013      	str	r3, [r2, #0]
 8006a18:	4a3e      	ldr	r2, [pc, #248]	@ (8006b14 <xTaskIncrementTick+0x154>)
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	6013      	str	r3, [r2, #0]
 8006a1e:	4b3e      	ldr	r3, [pc, #248]	@ (8006b18 <xTaskIncrementTick+0x158>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	3301      	adds	r3, #1
 8006a24:	4a3c      	ldr	r2, [pc, #240]	@ (8006b18 <xTaskIncrementTick+0x158>)
 8006a26:	6013      	str	r3, [r2, #0]
 8006a28:	f000 fac8 	bl	8006fbc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006a2c:	4b3b      	ldr	r3, [pc, #236]	@ (8006b1c <xTaskIncrementTick+0x15c>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	693a      	ldr	r2, [r7, #16]
 8006a32:	429a      	cmp	r2, r3
 8006a34:	d348      	bcc.n	8006ac8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006a36:	4b36      	ldr	r3, [pc, #216]	@ (8006b10 <xTaskIncrementTick+0x150>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d104      	bne.n	8006a4a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a40:	4b36      	ldr	r3, [pc, #216]	@ (8006b1c <xTaskIncrementTick+0x15c>)
 8006a42:	f04f 32ff 	mov.w	r2, #4294967295
 8006a46:	601a      	str	r2, [r3, #0]
					break;
 8006a48:	e03e      	b.n	8006ac8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a4a:	4b31      	ldr	r3, [pc, #196]	@ (8006b10 <xTaskIncrementTick+0x150>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	68db      	ldr	r3, [r3, #12]
 8006a50:	68db      	ldr	r3, [r3, #12]
 8006a52:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006a5a:	693a      	ldr	r2, [r7, #16]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	429a      	cmp	r2, r3
 8006a60:	d203      	bcs.n	8006a6a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006a62:	4a2e      	ldr	r2, [pc, #184]	@ (8006b1c <xTaskIncrementTick+0x15c>)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006a68:	e02e      	b.n	8006ac8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006a6a:	68bb      	ldr	r3, [r7, #8]
 8006a6c:	3304      	adds	r3, #4
 8006a6e:	4618      	mov	r0, r3
 8006a70:	f7fe fdf8 	bl	8005664 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d004      	beq.n	8006a86 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	3318      	adds	r3, #24
 8006a80:	4618      	mov	r0, r3
 8006a82:	f7fe fdef 	bl	8005664 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	409a      	lsls	r2, r3
 8006a8e:	4b24      	ldr	r3, [pc, #144]	@ (8006b20 <xTaskIncrementTick+0x160>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	4313      	orrs	r3, r2
 8006a94:	4a22      	ldr	r2, [pc, #136]	@ (8006b20 <xTaskIncrementTick+0x160>)
 8006a96:	6013      	str	r3, [r2, #0]
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a9c:	4613      	mov	r3, r2
 8006a9e:	009b      	lsls	r3, r3, #2
 8006aa0:	4413      	add	r3, r2
 8006aa2:	009b      	lsls	r3, r3, #2
 8006aa4:	4a1f      	ldr	r2, [pc, #124]	@ (8006b24 <xTaskIncrementTick+0x164>)
 8006aa6:	441a      	add	r2, r3
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	3304      	adds	r3, #4
 8006aac:	4619      	mov	r1, r3
 8006aae:	4610      	mov	r0, r2
 8006ab0:	f7fe fd7b 	bl	80055aa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ab8:	4b1b      	ldr	r3, [pc, #108]	@ (8006b28 <xTaskIncrementTick+0x168>)
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006abe:	429a      	cmp	r2, r3
 8006ac0:	d3b9      	bcc.n	8006a36 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006ac6:	e7b6      	b.n	8006a36 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006ac8:	4b17      	ldr	r3, [pc, #92]	@ (8006b28 <xTaskIncrementTick+0x168>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ace:	4915      	ldr	r1, [pc, #84]	@ (8006b24 <xTaskIncrementTick+0x164>)
 8006ad0:	4613      	mov	r3, r2
 8006ad2:	009b      	lsls	r3, r3, #2
 8006ad4:	4413      	add	r3, r2
 8006ad6:	009b      	lsls	r3, r3, #2
 8006ad8:	440b      	add	r3, r1
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	2b01      	cmp	r3, #1
 8006ade:	d901      	bls.n	8006ae4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006ae4:	4b11      	ldr	r3, [pc, #68]	@ (8006b2c <xTaskIncrementTick+0x16c>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d007      	beq.n	8006afc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006aec:	2301      	movs	r3, #1
 8006aee:	617b      	str	r3, [r7, #20]
 8006af0:	e004      	b.n	8006afc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006af2:	4b0f      	ldr	r3, [pc, #60]	@ (8006b30 <xTaskIncrementTick+0x170>)
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	3301      	adds	r3, #1
 8006af8:	4a0d      	ldr	r2, [pc, #52]	@ (8006b30 <xTaskIncrementTick+0x170>)
 8006afa:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006afc:	697b      	ldr	r3, [r7, #20]
}
 8006afe:	4618      	mov	r0, r3
 8006b00:	3718      	adds	r7, #24
 8006b02:	46bd      	mov	sp, r7
 8006b04:	bd80      	pop	{r7, pc}
 8006b06:	bf00      	nop
 8006b08:	2000030c 	.word	0x2000030c
 8006b0c:	200002e8 	.word	0x200002e8
 8006b10:	2000029c 	.word	0x2000029c
 8006b14:	200002a0 	.word	0x200002a0
 8006b18:	200002fc 	.word	0x200002fc
 8006b1c:	20000304 	.word	0x20000304
 8006b20:	200002ec 	.word	0x200002ec
 8006b24:	200001e8 	.word	0x200001e8
 8006b28:	200001e4 	.word	0x200001e4
 8006b2c:	200002f8 	.word	0x200002f8
 8006b30:	200002f4 	.word	0x200002f4

08006b34 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b088      	sub	sp, #32
 8006b38:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006b3a:	4b46      	ldr	r3, [pc, #280]	@ (8006c54 <vTaskSwitchContext+0x120>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d003      	beq.n	8006b4a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006b42:	4b45      	ldr	r3, [pc, #276]	@ (8006c58 <vTaskSwitchContext+0x124>)
 8006b44:	2201      	movs	r2, #1
 8006b46:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006b48:	e080      	b.n	8006c4c <vTaskSwitchContext+0x118>
		xYieldPending = pdFALSE;
 8006b4a:	4b43      	ldr	r3, [pc, #268]	@ (8006c58 <vTaskSwitchContext+0x124>)
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8006b50:	f7f9 fea6 	bl	80008a0 <getRunTimeCounterValue>
 8006b54:	4603      	mov	r3, r0
 8006b56:	4a41      	ldr	r2, [pc, #260]	@ (8006c5c <vTaskSwitchContext+0x128>)
 8006b58:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8006b5a:	4b40      	ldr	r3, [pc, #256]	@ (8006c5c <vTaskSwitchContext+0x128>)
 8006b5c:	681a      	ldr	r2, [r3, #0]
 8006b5e:	4b40      	ldr	r3, [pc, #256]	@ (8006c60 <vTaskSwitchContext+0x12c>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	429a      	cmp	r2, r3
 8006b64:	d909      	bls.n	8006b7a <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8006b66:	4b3f      	ldr	r3, [pc, #252]	@ (8006c64 <vTaskSwitchContext+0x130>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006b6c:	4a3b      	ldr	r2, [pc, #236]	@ (8006c5c <vTaskSwitchContext+0x128>)
 8006b6e:	6810      	ldr	r0, [r2, #0]
 8006b70:	4a3b      	ldr	r2, [pc, #236]	@ (8006c60 <vTaskSwitchContext+0x12c>)
 8006b72:	6812      	ldr	r2, [r2, #0]
 8006b74:	1a82      	subs	r2, r0, r2
 8006b76:	440a      	add	r2, r1
 8006b78:	655a      	str	r2, [r3, #84]	@ 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 8006b7a:	4b38      	ldr	r3, [pc, #224]	@ (8006c5c <vTaskSwitchContext+0x128>)
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	4a38      	ldr	r2, [pc, #224]	@ (8006c60 <vTaskSwitchContext+0x12c>)
 8006b80:	6013      	str	r3, [r2, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8006b82:	4b38      	ldr	r3, [pc, #224]	@ (8006c64 <vTaskSwitchContext+0x130>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b88:	61fb      	str	r3, [r7, #28]
 8006b8a:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8006b8e:	61bb      	str	r3, [r7, #24]
 8006b90:	69fb      	ldr	r3, [r7, #28]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	69ba      	ldr	r2, [r7, #24]
 8006b96:	429a      	cmp	r2, r3
 8006b98:	d111      	bne.n	8006bbe <vTaskSwitchContext+0x8a>
 8006b9a:	69fb      	ldr	r3, [r7, #28]
 8006b9c:	3304      	adds	r3, #4
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	69ba      	ldr	r2, [r7, #24]
 8006ba2:	429a      	cmp	r2, r3
 8006ba4:	d10b      	bne.n	8006bbe <vTaskSwitchContext+0x8a>
 8006ba6:	69fb      	ldr	r3, [r7, #28]
 8006ba8:	3308      	adds	r3, #8
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	69ba      	ldr	r2, [r7, #24]
 8006bae:	429a      	cmp	r2, r3
 8006bb0:	d105      	bne.n	8006bbe <vTaskSwitchContext+0x8a>
 8006bb2:	69fb      	ldr	r3, [r7, #28]
 8006bb4:	330c      	adds	r3, #12
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	69ba      	ldr	r2, [r7, #24]
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	d008      	beq.n	8006bd0 <vTaskSwitchContext+0x9c>
 8006bbe:	4b29      	ldr	r3, [pc, #164]	@ (8006c64 <vTaskSwitchContext+0x130>)
 8006bc0:	681a      	ldr	r2, [r3, #0]
 8006bc2:	4b28      	ldr	r3, [pc, #160]	@ (8006c64 <vTaskSwitchContext+0x130>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	3334      	adds	r3, #52	@ 0x34
 8006bc8:	4619      	mov	r1, r3
 8006bca:	4610      	mov	r0, r2
 8006bcc:	f7f9 fe4c 	bl	8000868 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006bd0:	4b25      	ldr	r3, [pc, #148]	@ (8006c68 <vTaskSwitchContext+0x134>)
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	fab3 f383 	clz	r3, r3
 8006bdc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006bde:	7afb      	ldrb	r3, [r7, #11]
 8006be0:	f1c3 031f 	rsb	r3, r3, #31
 8006be4:	617b      	str	r3, [r7, #20]
 8006be6:	4921      	ldr	r1, [pc, #132]	@ (8006c6c <vTaskSwitchContext+0x138>)
 8006be8:	697a      	ldr	r2, [r7, #20]
 8006bea:	4613      	mov	r3, r2
 8006bec:	009b      	lsls	r3, r3, #2
 8006bee:	4413      	add	r3, r2
 8006bf0:	009b      	lsls	r3, r3, #2
 8006bf2:	440b      	add	r3, r1
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d10b      	bne.n	8006c12 <vTaskSwitchContext+0xde>
	__asm volatile
 8006bfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bfe:	f383 8811 	msr	BASEPRI, r3
 8006c02:	f3bf 8f6f 	isb	sy
 8006c06:	f3bf 8f4f 	dsb	sy
 8006c0a:	607b      	str	r3, [r7, #4]
}
 8006c0c:	bf00      	nop
 8006c0e:	bf00      	nop
 8006c10:	e7fd      	b.n	8006c0e <vTaskSwitchContext+0xda>
 8006c12:	697a      	ldr	r2, [r7, #20]
 8006c14:	4613      	mov	r3, r2
 8006c16:	009b      	lsls	r3, r3, #2
 8006c18:	4413      	add	r3, r2
 8006c1a:	009b      	lsls	r3, r3, #2
 8006c1c:	4a13      	ldr	r2, [pc, #76]	@ (8006c6c <vTaskSwitchContext+0x138>)
 8006c1e:	4413      	add	r3, r2
 8006c20:	613b      	str	r3, [r7, #16]
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	685a      	ldr	r2, [r3, #4]
 8006c28:	693b      	ldr	r3, [r7, #16]
 8006c2a:	605a      	str	r2, [r3, #4]
 8006c2c:	693b      	ldr	r3, [r7, #16]
 8006c2e:	685a      	ldr	r2, [r3, #4]
 8006c30:	693b      	ldr	r3, [r7, #16]
 8006c32:	3308      	adds	r3, #8
 8006c34:	429a      	cmp	r2, r3
 8006c36:	d104      	bne.n	8006c42 <vTaskSwitchContext+0x10e>
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	685b      	ldr	r3, [r3, #4]
 8006c3c:	685a      	ldr	r2, [r3, #4]
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	605a      	str	r2, [r3, #4]
 8006c42:	693b      	ldr	r3, [r7, #16]
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	68db      	ldr	r3, [r3, #12]
 8006c48:	4a06      	ldr	r2, [pc, #24]	@ (8006c64 <vTaskSwitchContext+0x130>)
 8006c4a:	6013      	str	r3, [r2, #0]
}
 8006c4c:	bf00      	nop
 8006c4e:	3720      	adds	r7, #32
 8006c50:	46bd      	mov	sp, r7
 8006c52:	bd80      	pop	{r7, pc}
 8006c54:	2000030c 	.word	0x2000030c
 8006c58:	200002f8 	.word	0x200002f8
 8006c5c:	20000314 	.word	0x20000314
 8006c60:	20000310 	.word	0x20000310
 8006c64:	200001e4 	.word	0x200001e4
 8006c68:	200002ec 	.word	0x200002ec
 8006c6c:	200001e8 	.word	0x200001e8

08006c70 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b084      	sub	sp, #16
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
 8006c78:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d10b      	bne.n	8006c98 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006c80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c84:	f383 8811 	msr	BASEPRI, r3
 8006c88:	f3bf 8f6f 	isb	sy
 8006c8c:	f3bf 8f4f 	dsb	sy
 8006c90:	60fb      	str	r3, [r7, #12]
}
 8006c92:	bf00      	nop
 8006c94:	bf00      	nop
 8006c96:	e7fd      	b.n	8006c94 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006c98:	4b07      	ldr	r3, [pc, #28]	@ (8006cb8 <vTaskPlaceOnEventList+0x48>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	3318      	adds	r3, #24
 8006c9e:	4619      	mov	r1, r3
 8006ca0:	6878      	ldr	r0, [r7, #4]
 8006ca2:	f7fe fca6 	bl	80055f2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006ca6:	2101      	movs	r1, #1
 8006ca8:	6838      	ldr	r0, [r7, #0]
 8006caa:	f000 fc67 	bl	800757c <prvAddCurrentTaskToDelayedList>
}
 8006cae:	bf00      	nop
 8006cb0:	3710      	adds	r7, #16
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}
 8006cb6:	bf00      	nop
 8006cb8:	200001e4 	.word	0x200001e4

08006cbc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b086      	sub	sp, #24
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	68db      	ldr	r3, [r3, #12]
 8006cc8:	68db      	ldr	r3, [r3, #12]
 8006cca:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006ccc:	693b      	ldr	r3, [r7, #16]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d10b      	bne.n	8006cea <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006cd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cd6:	f383 8811 	msr	BASEPRI, r3
 8006cda:	f3bf 8f6f 	isb	sy
 8006cde:	f3bf 8f4f 	dsb	sy
 8006ce2:	60fb      	str	r3, [r7, #12]
}
 8006ce4:	bf00      	nop
 8006ce6:	bf00      	nop
 8006ce8:	e7fd      	b.n	8006ce6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006cea:	693b      	ldr	r3, [r7, #16]
 8006cec:	3318      	adds	r3, #24
 8006cee:	4618      	mov	r0, r3
 8006cf0:	f7fe fcb8 	bl	8005664 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006cf4:	4b1d      	ldr	r3, [pc, #116]	@ (8006d6c <xTaskRemoveFromEventList+0xb0>)
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d11c      	bne.n	8006d36 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006cfc:	693b      	ldr	r3, [r7, #16]
 8006cfe:	3304      	adds	r3, #4
 8006d00:	4618      	mov	r0, r3
 8006d02:	f7fe fcaf 	bl	8005664 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006d06:	693b      	ldr	r3, [r7, #16]
 8006d08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d0a:	2201      	movs	r2, #1
 8006d0c:	409a      	lsls	r2, r3
 8006d0e:	4b18      	ldr	r3, [pc, #96]	@ (8006d70 <xTaskRemoveFromEventList+0xb4>)
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	4313      	orrs	r3, r2
 8006d14:	4a16      	ldr	r2, [pc, #88]	@ (8006d70 <xTaskRemoveFromEventList+0xb4>)
 8006d16:	6013      	str	r3, [r2, #0]
 8006d18:	693b      	ldr	r3, [r7, #16]
 8006d1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d1c:	4613      	mov	r3, r2
 8006d1e:	009b      	lsls	r3, r3, #2
 8006d20:	4413      	add	r3, r2
 8006d22:	009b      	lsls	r3, r3, #2
 8006d24:	4a13      	ldr	r2, [pc, #76]	@ (8006d74 <xTaskRemoveFromEventList+0xb8>)
 8006d26:	441a      	add	r2, r3
 8006d28:	693b      	ldr	r3, [r7, #16]
 8006d2a:	3304      	adds	r3, #4
 8006d2c:	4619      	mov	r1, r3
 8006d2e:	4610      	mov	r0, r2
 8006d30:	f7fe fc3b 	bl	80055aa <vListInsertEnd>
 8006d34:	e005      	b.n	8006d42 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006d36:	693b      	ldr	r3, [r7, #16]
 8006d38:	3318      	adds	r3, #24
 8006d3a:	4619      	mov	r1, r3
 8006d3c:	480e      	ldr	r0, [pc, #56]	@ (8006d78 <xTaskRemoveFromEventList+0xbc>)
 8006d3e:	f7fe fc34 	bl	80055aa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006d42:	693b      	ldr	r3, [r7, #16]
 8006d44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d46:	4b0d      	ldr	r3, [pc, #52]	@ (8006d7c <xTaskRemoveFromEventList+0xc0>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d4c:	429a      	cmp	r2, r3
 8006d4e:	d905      	bls.n	8006d5c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006d50:	2301      	movs	r3, #1
 8006d52:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006d54:	4b0a      	ldr	r3, [pc, #40]	@ (8006d80 <xTaskRemoveFromEventList+0xc4>)
 8006d56:	2201      	movs	r2, #1
 8006d58:	601a      	str	r2, [r3, #0]
 8006d5a:	e001      	b.n	8006d60 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006d60:	697b      	ldr	r3, [r7, #20]
}
 8006d62:	4618      	mov	r0, r3
 8006d64:	3718      	adds	r7, #24
 8006d66:	46bd      	mov	sp, r7
 8006d68:	bd80      	pop	{r7, pc}
 8006d6a:	bf00      	nop
 8006d6c:	2000030c 	.word	0x2000030c
 8006d70:	200002ec 	.word	0x200002ec
 8006d74:	200001e8 	.word	0x200001e8
 8006d78:	200002a4 	.word	0x200002a4
 8006d7c:	200001e4 	.word	0x200001e4
 8006d80:	200002f8 	.word	0x200002f8

08006d84 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006d84:	b480      	push	{r7}
 8006d86:	b083      	sub	sp, #12
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006d8c:	4b06      	ldr	r3, [pc, #24]	@ (8006da8 <vTaskInternalSetTimeOutState+0x24>)
 8006d8e:	681a      	ldr	r2, [r3, #0]
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006d94:	4b05      	ldr	r3, [pc, #20]	@ (8006dac <vTaskInternalSetTimeOutState+0x28>)
 8006d96:	681a      	ldr	r2, [r3, #0]
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	605a      	str	r2, [r3, #4]
}
 8006d9c:	bf00      	nop
 8006d9e:	370c      	adds	r7, #12
 8006da0:	46bd      	mov	sp, r7
 8006da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da6:	4770      	bx	lr
 8006da8:	200002fc 	.word	0x200002fc
 8006dac:	200002e8 	.word	0x200002e8

08006db0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b088      	sub	sp, #32
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
 8006db8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d10b      	bne.n	8006dd8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006dc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dc4:	f383 8811 	msr	BASEPRI, r3
 8006dc8:	f3bf 8f6f 	isb	sy
 8006dcc:	f3bf 8f4f 	dsb	sy
 8006dd0:	613b      	str	r3, [r7, #16]
}
 8006dd2:	bf00      	nop
 8006dd4:	bf00      	nop
 8006dd6:	e7fd      	b.n	8006dd4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d10b      	bne.n	8006df6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006de2:	f383 8811 	msr	BASEPRI, r3
 8006de6:	f3bf 8f6f 	isb	sy
 8006dea:	f3bf 8f4f 	dsb	sy
 8006dee:	60fb      	str	r3, [r7, #12]
}
 8006df0:	bf00      	nop
 8006df2:	bf00      	nop
 8006df4:	e7fd      	b.n	8006df2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006df6:	f000 fd69 	bl	80078cc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006dfa:	4b1d      	ldr	r3, [pc, #116]	@ (8006e70 <xTaskCheckForTimeOut+0xc0>)
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	69ba      	ldr	r2, [r7, #24]
 8006e06:	1ad3      	subs	r3, r2, r3
 8006e08:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e12:	d102      	bne.n	8006e1a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006e14:	2300      	movs	r3, #0
 8006e16:	61fb      	str	r3, [r7, #28]
 8006e18:	e023      	b.n	8006e62 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681a      	ldr	r2, [r3, #0]
 8006e1e:	4b15      	ldr	r3, [pc, #84]	@ (8006e74 <xTaskCheckForTimeOut+0xc4>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	429a      	cmp	r2, r3
 8006e24:	d007      	beq.n	8006e36 <xTaskCheckForTimeOut+0x86>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	685b      	ldr	r3, [r3, #4]
 8006e2a:	69ba      	ldr	r2, [r7, #24]
 8006e2c:	429a      	cmp	r2, r3
 8006e2e:	d302      	bcc.n	8006e36 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006e30:	2301      	movs	r3, #1
 8006e32:	61fb      	str	r3, [r7, #28]
 8006e34:	e015      	b.n	8006e62 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	697a      	ldr	r2, [r7, #20]
 8006e3c:	429a      	cmp	r2, r3
 8006e3e:	d20b      	bcs.n	8006e58 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	681a      	ldr	r2, [r3, #0]
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	1ad2      	subs	r2, r2, r3
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006e4c:	6878      	ldr	r0, [r7, #4]
 8006e4e:	f7ff ff99 	bl	8006d84 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006e52:	2300      	movs	r3, #0
 8006e54:	61fb      	str	r3, [r7, #28]
 8006e56:	e004      	b.n	8006e62 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006e5e:	2301      	movs	r3, #1
 8006e60:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006e62:	f000 fd65 	bl	8007930 <vPortExitCritical>

	return xReturn;
 8006e66:	69fb      	ldr	r3, [r7, #28]
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	3720      	adds	r7, #32
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	bd80      	pop	{r7, pc}
 8006e70:	200002e8 	.word	0x200002e8
 8006e74:	200002fc 	.word	0x200002fc

08006e78 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006e78:	b480      	push	{r7}
 8006e7a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006e7c:	4b03      	ldr	r3, [pc, #12]	@ (8006e8c <vTaskMissedYield+0x14>)
 8006e7e:	2201      	movs	r2, #1
 8006e80:	601a      	str	r2, [r3, #0]
}
 8006e82:	bf00      	nop
 8006e84:	46bd      	mov	sp, r7
 8006e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8a:	4770      	bx	lr
 8006e8c:	200002f8 	.word	0x200002f8

08006e90 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b082      	sub	sp, #8
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006e98:	f000 f852 	bl	8006f40 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006e9c:	4b06      	ldr	r3, [pc, #24]	@ (8006eb8 <prvIdleTask+0x28>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	2b01      	cmp	r3, #1
 8006ea2:	d9f9      	bls.n	8006e98 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006ea4:	4b05      	ldr	r3, [pc, #20]	@ (8006ebc <prvIdleTask+0x2c>)
 8006ea6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006eaa:	601a      	str	r2, [r3, #0]
 8006eac:	f3bf 8f4f 	dsb	sy
 8006eb0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006eb4:	e7f0      	b.n	8006e98 <prvIdleTask+0x8>
 8006eb6:	bf00      	nop
 8006eb8:	200001e8 	.word	0x200001e8
 8006ebc:	e000ed04 	.word	0xe000ed04

08006ec0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b082      	sub	sp, #8
 8006ec4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	607b      	str	r3, [r7, #4]
 8006eca:	e00c      	b.n	8006ee6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006ecc:	687a      	ldr	r2, [r7, #4]
 8006ece:	4613      	mov	r3, r2
 8006ed0:	009b      	lsls	r3, r3, #2
 8006ed2:	4413      	add	r3, r2
 8006ed4:	009b      	lsls	r3, r3, #2
 8006ed6:	4a12      	ldr	r2, [pc, #72]	@ (8006f20 <prvInitialiseTaskLists+0x60>)
 8006ed8:	4413      	add	r3, r2
 8006eda:	4618      	mov	r0, r3
 8006edc:	f7fe fb38 	bl	8005550 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	3301      	adds	r3, #1
 8006ee4:	607b      	str	r3, [r7, #4]
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2b06      	cmp	r3, #6
 8006eea:	d9ef      	bls.n	8006ecc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006eec:	480d      	ldr	r0, [pc, #52]	@ (8006f24 <prvInitialiseTaskLists+0x64>)
 8006eee:	f7fe fb2f 	bl	8005550 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006ef2:	480d      	ldr	r0, [pc, #52]	@ (8006f28 <prvInitialiseTaskLists+0x68>)
 8006ef4:	f7fe fb2c 	bl	8005550 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006ef8:	480c      	ldr	r0, [pc, #48]	@ (8006f2c <prvInitialiseTaskLists+0x6c>)
 8006efa:	f7fe fb29 	bl	8005550 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006efe:	480c      	ldr	r0, [pc, #48]	@ (8006f30 <prvInitialiseTaskLists+0x70>)
 8006f00:	f7fe fb26 	bl	8005550 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006f04:	480b      	ldr	r0, [pc, #44]	@ (8006f34 <prvInitialiseTaskLists+0x74>)
 8006f06:	f7fe fb23 	bl	8005550 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006f0a:	4b0b      	ldr	r3, [pc, #44]	@ (8006f38 <prvInitialiseTaskLists+0x78>)
 8006f0c:	4a05      	ldr	r2, [pc, #20]	@ (8006f24 <prvInitialiseTaskLists+0x64>)
 8006f0e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006f10:	4b0a      	ldr	r3, [pc, #40]	@ (8006f3c <prvInitialiseTaskLists+0x7c>)
 8006f12:	4a05      	ldr	r2, [pc, #20]	@ (8006f28 <prvInitialiseTaskLists+0x68>)
 8006f14:	601a      	str	r2, [r3, #0]
}
 8006f16:	bf00      	nop
 8006f18:	3708      	adds	r7, #8
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	bd80      	pop	{r7, pc}
 8006f1e:	bf00      	nop
 8006f20:	200001e8 	.word	0x200001e8
 8006f24:	20000274 	.word	0x20000274
 8006f28:	20000288 	.word	0x20000288
 8006f2c:	200002a4 	.word	0x200002a4
 8006f30:	200002b8 	.word	0x200002b8
 8006f34:	200002d0 	.word	0x200002d0
 8006f38:	2000029c 	.word	0x2000029c
 8006f3c:	200002a0 	.word	0x200002a0

08006f40 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006f40:	b580      	push	{r7, lr}
 8006f42:	b082      	sub	sp, #8
 8006f44:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006f46:	e019      	b.n	8006f7c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006f48:	f000 fcc0 	bl	80078cc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f4c:	4b10      	ldr	r3, [pc, #64]	@ (8006f90 <prvCheckTasksWaitingTermination+0x50>)
 8006f4e:	68db      	ldr	r3, [r3, #12]
 8006f50:	68db      	ldr	r3, [r3, #12]
 8006f52:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	3304      	adds	r3, #4
 8006f58:	4618      	mov	r0, r3
 8006f5a:	f7fe fb83 	bl	8005664 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006f5e:	4b0d      	ldr	r3, [pc, #52]	@ (8006f94 <prvCheckTasksWaitingTermination+0x54>)
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	3b01      	subs	r3, #1
 8006f64:	4a0b      	ldr	r2, [pc, #44]	@ (8006f94 <prvCheckTasksWaitingTermination+0x54>)
 8006f66:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006f68:	4b0b      	ldr	r3, [pc, #44]	@ (8006f98 <prvCheckTasksWaitingTermination+0x58>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	3b01      	subs	r3, #1
 8006f6e:	4a0a      	ldr	r2, [pc, #40]	@ (8006f98 <prvCheckTasksWaitingTermination+0x58>)
 8006f70:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006f72:	f000 fcdd 	bl	8007930 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006f76:	6878      	ldr	r0, [r7, #4]
 8006f78:	f000 f810 	bl	8006f9c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006f7c:	4b06      	ldr	r3, [pc, #24]	@ (8006f98 <prvCheckTasksWaitingTermination+0x58>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d1e1      	bne.n	8006f48 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006f84:	bf00      	nop
 8006f86:	bf00      	nop
 8006f88:	3708      	adds	r7, #8
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	bd80      	pop	{r7, pc}
 8006f8e:	bf00      	nop
 8006f90:	200002b8 	.word	0x200002b8
 8006f94:	200002e4 	.word	0x200002e4
 8006f98:	200002cc 	.word	0x200002cc

08006f9c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b082      	sub	sp, #8
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fa8:	4618      	mov	r0, r3
 8006faa:	f000 fe63 	bl	8007c74 <vPortFree>
			vPortFree( pxTCB );
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	f000 fe60 	bl	8007c74 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006fb4:	bf00      	nop
 8006fb6:	3708      	adds	r7, #8
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	bd80      	pop	{r7, pc}

08006fbc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b083      	sub	sp, #12
 8006fc0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006fc2:	4b0c      	ldr	r3, [pc, #48]	@ (8006ff4 <prvResetNextTaskUnblockTime+0x38>)
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d104      	bne.n	8006fd6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006fcc:	4b0a      	ldr	r3, [pc, #40]	@ (8006ff8 <prvResetNextTaskUnblockTime+0x3c>)
 8006fce:	f04f 32ff 	mov.w	r2, #4294967295
 8006fd2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006fd4:	e008      	b.n	8006fe8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006fd6:	4b07      	ldr	r3, [pc, #28]	@ (8006ff4 <prvResetNextTaskUnblockTime+0x38>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	68db      	ldr	r3, [r3, #12]
 8006fdc:	68db      	ldr	r3, [r3, #12]
 8006fde:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	685b      	ldr	r3, [r3, #4]
 8006fe4:	4a04      	ldr	r2, [pc, #16]	@ (8006ff8 <prvResetNextTaskUnblockTime+0x3c>)
 8006fe6:	6013      	str	r3, [r2, #0]
}
 8006fe8:	bf00      	nop
 8006fea:	370c      	adds	r7, #12
 8006fec:	46bd      	mov	sp, r7
 8006fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff2:	4770      	bx	lr
 8006ff4:	2000029c 	.word	0x2000029c
 8006ff8:	20000304 	.word	0x20000304

08006ffc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006ffc:	b480      	push	{r7}
 8006ffe:	b083      	sub	sp, #12
 8007000:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007002:	4b0b      	ldr	r3, [pc, #44]	@ (8007030 <xTaskGetSchedulerState+0x34>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d102      	bne.n	8007010 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800700a:	2301      	movs	r3, #1
 800700c:	607b      	str	r3, [r7, #4]
 800700e:	e008      	b.n	8007022 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007010:	4b08      	ldr	r3, [pc, #32]	@ (8007034 <xTaskGetSchedulerState+0x38>)
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	2b00      	cmp	r3, #0
 8007016:	d102      	bne.n	800701e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007018:	2302      	movs	r3, #2
 800701a:	607b      	str	r3, [r7, #4]
 800701c:	e001      	b.n	8007022 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800701e:	2300      	movs	r3, #0
 8007020:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007022:	687b      	ldr	r3, [r7, #4]
	}
 8007024:	4618      	mov	r0, r3
 8007026:	370c      	adds	r7, #12
 8007028:	46bd      	mov	sp, r7
 800702a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702e:	4770      	bx	lr
 8007030:	200002f0 	.word	0x200002f0
 8007034:	2000030c 	.word	0x2000030c

08007038 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007038:	b580      	push	{r7, lr}
 800703a:	b084      	sub	sp, #16
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007044:	2300      	movs	r3, #0
 8007046:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d05e      	beq.n	800710c <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800704e:	68bb      	ldr	r3, [r7, #8]
 8007050:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007052:	4b31      	ldr	r3, [pc, #196]	@ (8007118 <xTaskPriorityInherit+0xe0>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007058:	429a      	cmp	r2, r3
 800705a:	d24e      	bcs.n	80070fa <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800705c:	68bb      	ldr	r3, [r7, #8]
 800705e:	699b      	ldr	r3, [r3, #24]
 8007060:	2b00      	cmp	r3, #0
 8007062:	db06      	blt.n	8007072 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007064:	4b2c      	ldr	r3, [pc, #176]	@ (8007118 <xTaskPriorityInherit+0xe0>)
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800706a:	f1c3 0207 	rsb	r2, r3, #7
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007072:	68bb      	ldr	r3, [r7, #8]
 8007074:	6959      	ldr	r1, [r3, #20]
 8007076:	68bb      	ldr	r3, [r7, #8]
 8007078:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800707a:	4613      	mov	r3, r2
 800707c:	009b      	lsls	r3, r3, #2
 800707e:	4413      	add	r3, r2
 8007080:	009b      	lsls	r3, r3, #2
 8007082:	4a26      	ldr	r2, [pc, #152]	@ (800711c <xTaskPriorityInherit+0xe4>)
 8007084:	4413      	add	r3, r2
 8007086:	4299      	cmp	r1, r3
 8007088:	d12f      	bne.n	80070ea <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800708a:	68bb      	ldr	r3, [r7, #8]
 800708c:	3304      	adds	r3, #4
 800708e:	4618      	mov	r0, r3
 8007090:	f7fe fae8 	bl	8005664 <uxListRemove>
 8007094:	4603      	mov	r3, r0
 8007096:	2b00      	cmp	r3, #0
 8007098:	d10a      	bne.n	80070b0 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800709e:	2201      	movs	r2, #1
 80070a0:	fa02 f303 	lsl.w	r3, r2, r3
 80070a4:	43da      	mvns	r2, r3
 80070a6:	4b1e      	ldr	r3, [pc, #120]	@ (8007120 <xTaskPriorityInherit+0xe8>)
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4013      	ands	r3, r2
 80070ac:	4a1c      	ldr	r2, [pc, #112]	@ (8007120 <xTaskPriorityInherit+0xe8>)
 80070ae:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80070b0:	4b19      	ldr	r3, [pc, #100]	@ (8007118 <xTaskPriorityInherit+0xe0>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070be:	2201      	movs	r2, #1
 80070c0:	409a      	lsls	r2, r3
 80070c2:	4b17      	ldr	r3, [pc, #92]	@ (8007120 <xTaskPriorityInherit+0xe8>)
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4313      	orrs	r3, r2
 80070c8:	4a15      	ldr	r2, [pc, #84]	@ (8007120 <xTaskPriorityInherit+0xe8>)
 80070ca:	6013      	str	r3, [r2, #0]
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070d0:	4613      	mov	r3, r2
 80070d2:	009b      	lsls	r3, r3, #2
 80070d4:	4413      	add	r3, r2
 80070d6:	009b      	lsls	r3, r3, #2
 80070d8:	4a10      	ldr	r2, [pc, #64]	@ (800711c <xTaskPriorityInherit+0xe4>)
 80070da:	441a      	add	r2, r3
 80070dc:	68bb      	ldr	r3, [r7, #8]
 80070de:	3304      	adds	r3, #4
 80070e0:	4619      	mov	r1, r3
 80070e2:	4610      	mov	r0, r2
 80070e4:	f7fe fa61 	bl	80055aa <vListInsertEnd>
 80070e8:	e004      	b.n	80070f4 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80070ea:	4b0b      	ldr	r3, [pc, #44]	@ (8007118 <xTaskPriorityInherit+0xe0>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80070f4:	2301      	movs	r3, #1
 80070f6:	60fb      	str	r3, [r7, #12]
 80070f8:	e008      	b.n	800710c <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80070fa:	68bb      	ldr	r3, [r7, #8]
 80070fc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80070fe:	4b06      	ldr	r3, [pc, #24]	@ (8007118 <xTaskPriorityInherit+0xe0>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007104:	429a      	cmp	r2, r3
 8007106:	d201      	bcs.n	800710c <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007108:	2301      	movs	r3, #1
 800710a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800710c:	68fb      	ldr	r3, [r7, #12]
	}
 800710e:	4618      	mov	r0, r3
 8007110:	3710      	adds	r7, #16
 8007112:	46bd      	mov	sp, r7
 8007114:	bd80      	pop	{r7, pc}
 8007116:	bf00      	nop
 8007118:	200001e4 	.word	0x200001e4
 800711c:	200001e8 	.word	0x200001e8
 8007120:	200002ec 	.word	0x200002ec

08007124 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007124:	b580      	push	{r7, lr}
 8007126:	b086      	sub	sp, #24
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007130:	2300      	movs	r3, #0
 8007132:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d070      	beq.n	800721c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800713a:	4b3b      	ldr	r3, [pc, #236]	@ (8007228 <xTaskPriorityDisinherit+0x104>)
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	693a      	ldr	r2, [r7, #16]
 8007140:	429a      	cmp	r2, r3
 8007142:	d00b      	beq.n	800715c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007144:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007148:	f383 8811 	msr	BASEPRI, r3
 800714c:	f3bf 8f6f 	isb	sy
 8007150:	f3bf 8f4f 	dsb	sy
 8007154:	60fb      	str	r3, [r7, #12]
}
 8007156:	bf00      	nop
 8007158:	bf00      	nop
 800715a:	e7fd      	b.n	8007158 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800715c:	693b      	ldr	r3, [r7, #16]
 800715e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007160:	2b00      	cmp	r3, #0
 8007162:	d10b      	bne.n	800717c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007164:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007168:	f383 8811 	msr	BASEPRI, r3
 800716c:	f3bf 8f6f 	isb	sy
 8007170:	f3bf 8f4f 	dsb	sy
 8007174:	60bb      	str	r3, [r7, #8]
}
 8007176:	bf00      	nop
 8007178:	bf00      	nop
 800717a:	e7fd      	b.n	8007178 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800717c:	693b      	ldr	r3, [r7, #16]
 800717e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007180:	1e5a      	subs	r2, r3, #1
 8007182:	693b      	ldr	r3, [r7, #16]
 8007184:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007186:	693b      	ldr	r3, [r7, #16]
 8007188:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800718a:	693b      	ldr	r3, [r7, #16]
 800718c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800718e:	429a      	cmp	r2, r3
 8007190:	d044      	beq.n	800721c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007192:	693b      	ldr	r3, [r7, #16]
 8007194:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007196:	2b00      	cmp	r3, #0
 8007198:	d140      	bne.n	800721c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800719a:	693b      	ldr	r3, [r7, #16]
 800719c:	3304      	adds	r3, #4
 800719e:	4618      	mov	r0, r3
 80071a0:	f7fe fa60 	bl	8005664 <uxListRemove>
 80071a4:	4603      	mov	r3, r0
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d115      	bne.n	80071d6 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80071aa:	693b      	ldr	r3, [r7, #16]
 80071ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071ae:	491f      	ldr	r1, [pc, #124]	@ (800722c <xTaskPriorityDisinherit+0x108>)
 80071b0:	4613      	mov	r3, r2
 80071b2:	009b      	lsls	r3, r3, #2
 80071b4:	4413      	add	r3, r2
 80071b6:	009b      	lsls	r3, r3, #2
 80071b8:	440b      	add	r3, r1
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d10a      	bne.n	80071d6 <xTaskPriorityDisinherit+0xb2>
 80071c0:	693b      	ldr	r3, [r7, #16]
 80071c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071c4:	2201      	movs	r2, #1
 80071c6:	fa02 f303 	lsl.w	r3, r2, r3
 80071ca:	43da      	mvns	r2, r3
 80071cc:	4b18      	ldr	r3, [pc, #96]	@ (8007230 <xTaskPriorityDisinherit+0x10c>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	4013      	ands	r3, r2
 80071d2:	4a17      	ldr	r2, [pc, #92]	@ (8007230 <xTaskPriorityDisinherit+0x10c>)
 80071d4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80071da:	693b      	ldr	r3, [r7, #16]
 80071dc:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80071de:	693b      	ldr	r3, [r7, #16]
 80071e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071e2:	f1c3 0207 	rsb	r2, r3, #7
 80071e6:	693b      	ldr	r3, [r7, #16]
 80071e8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80071ea:	693b      	ldr	r3, [r7, #16]
 80071ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071ee:	2201      	movs	r2, #1
 80071f0:	409a      	lsls	r2, r3
 80071f2:	4b0f      	ldr	r3, [pc, #60]	@ (8007230 <xTaskPriorityDisinherit+0x10c>)
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	4313      	orrs	r3, r2
 80071f8:	4a0d      	ldr	r2, [pc, #52]	@ (8007230 <xTaskPriorityDisinherit+0x10c>)
 80071fa:	6013      	str	r3, [r2, #0]
 80071fc:	693b      	ldr	r3, [r7, #16]
 80071fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007200:	4613      	mov	r3, r2
 8007202:	009b      	lsls	r3, r3, #2
 8007204:	4413      	add	r3, r2
 8007206:	009b      	lsls	r3, r3, #2
 8007208:	4a08      	ldr	r2, [pc, #32]	@ (800722c <xTaskPriorityDisinherit+0x108>)
 800720a:	441a      	add	r2, r3
 800720c:	693b      	ldr	r3, [r7, #16]
 800720e:	3304      	adds	r3, #4
 8007210:	4619      	mov	r1, r3
 8007212:	4610      	mov	r0, r2
 8007214:	f7fe f9c9 	bl	80055aa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007218:	2301      	movs	r3, #1
 800721a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800721c:	697b      	ldr	r3, [r7, #20]
	}
 800721e:	4618      	mov	r0, r3
 8007220:	3718      	adds	r7, #24
 8007222:	46bd      	mov	sp, r7
 8007224:	bd80      	pop	{r7, pc}
 8007226:	bf00      	nop
 8007228:	200001e4 	.word	0x200001e4
 800722c:	200001e8 	.word	0x200001e8
 8007230:	200002ec 	.word	0x200002ec

08007234 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007234:	b580      	push	{r7, lr}
 8007236:	b088      	sub	sp, #32
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
 800723c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007242:	2301      	movs	r3, #1
 8007244:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d079      	beq.n	8007340 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800724c:	69bb      	ldr	r3, [r7, #24]
 800724e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007250:	2b00      	cmp	r3, #0
 8007252:	d10b      	bne.n	800726c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8007254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007258:	f383 8811 	msr	BASEPRI, r3
 800725c:	f3bf 8f6f 	isb	sy
 8007260:	f3bf 8f4f 	dsb	sy
 8007264:	60fb      	str	r3, [r7, #12]
}
 8007266:	bf00      	nop
 8007268:	bf00      	nop
 800726a:	e7fd      	b.n	8007268 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800726c:	69bb      	ldr	r3, [r7, #24]
 800726e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007270:	683a      	ldr	r2, [r7, #0]
 8007272:	429a      	cmp	r2, r3
 8007274:	d902      	bls.n	800727c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	61fb      	str	r3, [r7, #28]
 800727a:	e002      	b.n	8007282 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800727c:	69bb      	ldr	r3, [r7, #24]
 800727e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007280:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007282:	69bb      	ldr	r3, [r7, #24]
 8007284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007286:	69fa      	ldr	r2, [r7, #28]
 8007288:	429a      	cmp	r2, r3
 800728a:	d059      	beq.n	8007340 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800728c:	69bb      	ldr	r3, [r7, #24]
 800728e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007290:	697a      	ldr	r2, [r7, #20]
 8007292:	429a      	cmp	r2, r3
 8007294:	d154      	bne.n	8007340 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007296:	4b2c      	ldr	r3, [pc, #176]	@ (8007348 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	69ba      	ldr	r2, [r7, #24]
 800729c:	429a      	cmp	r2, r3
 800729e:	d10b      	bne.n	80072b8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80072a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072a4:	f383 8811 	msr	BASEPRI, r3
 80072a8:	f3bf 8f6f 	isb	sy
 80072ac:	f3bf 8f4f 	dsb	sy
 80072b0:	60bb      	str	r3, [r7, #8]
}
 80072b2:	bf00      	nop
 80072b4:	bf00      	nop
 80072b6:	e7fd      	b.n	80072b4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80072b8:	69bb      	ldr	r3, [r7, #24]
 80072ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072bc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80072be:	69bb      	ldr	r3, [r7, #24]
 80072c0:	69fa      	ldr	r2, [r7, #28]
 80072c2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80072c4:	69bb      	ldr	r3, [r7, #24]
 80072c6:	699b      	ldr	r3, [r3, #24]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	db04      	blt.n	80072d6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80072cc:	69fb      	ldr	r3, [r7, #28]
 80072ce:	f1c3 0207 	rsb	r2, r3, #7
 80072d2:	69bb      	ldr	r3, [r7, #24]
 80072d4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80072d6:	69bb      	ldr	r3, [r7, #24]
 80072d8:	6959      	ldr	r1, [r3, #20]
 80072da:	693a      	ldr	r2, [r7, #16]
 80072dc:	4613      	mov	r3, r2
 80072de:	009b      	lsls	r3, r3, #2
 80072e0:	4413      	add	r3, r2
 80072e2:	009b      	lsls	r3, r3, #2
 80072e4:	4a19      	ldr	r2, [pc, #100]	@ (800734c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80072e6:	4413      	add	r3, r2
 80072e8:	4299      	cmp	r1, r3
 80072ea:	d129      	bne.n	8007340 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80072ec:	69bb      	ldr	r3, [r7, #24]
 80072ee:	3304      	adds	r3, #4
 80072f0:	4618      	mov	r0, r3
 80072f2:	f7fe f9b7 	bl	8005664 <uxListRemove>
 80072f6:	4603      	mov	r3, r0
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d10a      	bne.n	8007312 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80072fc:	69bb      	ldr	r3, [r7, #24]
 80072fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007300:	2201      	movs	r2, #1
 8007302:	fa02 f303 	lsl.w	r3, r2, r3
 8007306:	43da      	mvns	r2, r3
 8007308:	4b11      	ldr	r3, [pc, #68]	@ (8007350 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	4013      	ands	r3, r2
 800730e:	4a10      	ldr	r2, [pc, #64]	@ (8007350 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8007310:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007312:	69bb      	ldr	r3, [r7, #24]
 8007314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007316:	2201      	movs	r2, #1
 8007318:	409a      	lsls	r2, r3
 800731a:	4b0d      	ldr	r3, [pc, #52]	@ (8007350 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4313      	orrs	r3, r2
 8007320:	4a0b      	ldr	r2, [pc, #44]	@ (8007350 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8007322:	6013      	str	r3, [r2, #0]
 8007324:	69bb      	ldr	r3, [r7, #24]
 8007326:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007328:	4613      	mov	r3, r2
 800732a:	009b      	lsls	r3, r3, #2
 800732c:	4413      	add	r3, r2
 800732e:	009b      	lsls	r3, r3, #2
 8007330:	4a06      	ldr	r2, [pc, #24]	@ (800734c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007332:	441a      	add	r2, r3
 8007334:	69bb      	ldr	r3, [r7, #24]
 8007336:	3304      	adds	r3, #4
 8007338:	4619      	mov	r1, r3
 800733a:	4610      	mov	r0, r2
 800733c:	f7fe f935 	bl	80055aa <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007340:	bf00      	nop
 8007342:	3720      	adds	r7, #32
 8007344:	46bd      	mov	sp, r7
 8007346:	bd80      	pop	{r7, pc}
 8007348:	200001e4 	.word	0x200001e4
 800734c:	200001e8 	.word	0x200001e8
 8007350:	200002ec 	.word	0x200002ec

08007354 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007354:	b480      	push	{r7}
 8007356:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007358:	4b07      	ldr	r3, [pc, #28]	@ (8007378 <pvTaskIncrementMutexHeldCount+0x24>)
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d004      	beq.n	800736a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007360:	4b05      	ldr	r3, [pc, #20]	@ (8007378 <pvTaskIncrementMutexHeldCount+0x24>)
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007366:	3201      	adds	r2, #1
 8007368:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800736a:	4b03      	ldr	r3, [pc, #12]	@ (8007378 <pvTaskIncrementMutexHeldCount+0x24>)
 800736c:	681b      	ldr	r3, [r3, #0]
	}
 800736e:	4618      	mov	r0, r3
 8007370:	46bd      	mov	sp, r7
 8007372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007376:	4770      	bx	lr
 8007378:	200001e4 	.word	0x200001e4

0800737c <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 800737c:	b580      	push	{r7, lr}
 800737e:	b084      	sub	sp, #16
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
 8007384:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8007386:	f000 faa1 	bl	80078cc <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800738a:	4b1e      	ldr	r3, [pc, #120]	@ (8007404 <ulTaskNotifyTake+0x88>)
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007390:	2b00      	cmp	r3, #0
 8007392:	d113      	bne.n	80073bc <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8007394:	4b1b      	ldr	r3, [pc, #108]	@ (8007404 <ulTaskNotifyTake+0x88>)
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	2201      	movs	r2, #1
 800739a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

				if( xTicksToWait > ( TickType_t ) 0 )
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d00b      	beq.n	80073bc <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80073a4:	2101      	movs	r1, #1
 80073a6:	6838      	ldr	r0, [r7, #0]
 80073a8:	f000 f8e8 	bl	800757c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80073ac:	4b16      	ldr	r3, [pc, #88]	@ (8007408 <ulTaskNotifyTake+0x8c>)
 80073ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80073b2:	601a      	str	r2, [r3, #0]
 80073b4:	f3bf 8f4f 	dsb	sy
 80073b8:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80073bc:	f000 fab8 	bl	8007930 <vPortExitCritical>

		taskENTER_CRITICAL();
 80073c0:	f000 fa84 	bl	80078cc <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 80073c4:	4b0f      	ldr	r3, [pc, #60]	@ (8007404 <ulTaskNotifyTake+0x88>)
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073ca:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d00c      	beq.n	80073ec <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d004      	beq.n	80073e2 <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 80073d8:	4b0a      	ldr	r3, [pc, #40]	@ (8007404 <ulTaskNotifyTake+0x88>)
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	2200      	movs	r2, #0
 80073de:	659a      	str	r2, [r3, #88]	@ 0x58
 80073e0:	e004      	b.n	80073ec <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 80073e2:	4b08      	ldr	r3, [pc, #32]	@ (8007404 <ulTaskNotifyTake+0x88>)
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	68fa      	ldr	r2, [r7, #12]
 80073e8:	3a01      	subs	r2, #1
 80073ea:	659a      	str	r2, [r3, #88]	@ 0x58
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80073ec:	4b05      	ldr	r3, [pc, #20]	@ (8007404 <ulTaskNotifyTake+0x88>)
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	2200      	movs	r2, #0
 80073f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
		}
		taskEXIT_CRITICAL();
 80073f6:	f000 fa9b 	bl	8007930 <vPortExitCritical>

		return ulReturn;
 80073fa:	68fb      	ldr	r3, [r7, #12]
	}
 80073fc:	4618      	mov	r0, r3
 80073fe:	3710      	adds	r7, #16
 8007400:	46bd      	mov	sp, r7
 8007402:	bd80      	pop	{r7, pc}
 8007404:	200001e4 	.word	0x200001e4
 8007408:	e000ed04 	.word	0xe000ed04

0800740c <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800740c:	b580      	push	{r7, lr}
 800740e:	b08a      	sub	sp, #40	@ 0x28
 8007410:	af00      	add	r7, sp, #0
 8007412:	60f8      	str	r0, [r7, #12]
 8007414:	60b9      	str	r1, [r7, #8]
 8007416:	603b      	str	r3, [r7, #0]
 8007418:	4613      	mov	r3, r2
 800741a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800741c:	2301      	movs	r3, #1
 800741e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d10b      	bne.n	800743e <xTaskGenericNotify+0x32>
	__asm volatile
 8007426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800742a:	f383 8811 	msr	BASEPRI, r3
 800742e:	f3bf 8f6f 	isb	sy
 8007432:	f3bf 8f4f 	dsb	sy
 8007436:	61bb      	str	r3, [r7, #24]
}
 8007438:	bf00      	nop
 800743a:	bf00      	nop
 800743c:	e7fd      	b.n	800743a <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8007442:	f000 fa43 	bl	80078cc <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d003      	beq.n	8007454 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800744c:	6a3b      	ldr	r3, [r7, #32]
 800744e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007450:	683b      	ldr	r3, [r7, #0]
 8007452:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8007454:	6a3b      	ldr	r3, [r7, #32]
 8007456:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800745a:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800745c:	6a3b      	ldr	r3, [r7, #32]
 800745e:	2202      	movs	r2, #2
 8007460:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

			switch( eAction )
 8007464:	79fb      	ldrb	r3, [r7, #7]
 8007466:	2b04      	cmp	r3, #4
 8007468:	d827      	bhi.n	80074ba <xTaskGenericNotify+0xae>
 800746a:	a201      	add	r2, pc, #4	@ (adr r2, 8007470 <xTaskGenericNotify+0x64>)
 800746c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007470:	080074dd 	.word	0x080074dd
 8007474:	08007485 	.word	0x08007485
 8007478:	08007493 	.word	0x08007493
 800747c:	0800749f 	.word	0x0800749f
 8007480:	080074a7 	.word	0x080074a7
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8007484:	6a3b      	ldr	r3, [r7, #32]
 8007486:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	431a      	orrs	r2, r3
 800748c:	6a3b      	ldr	r3, [r7, #32]
 800748e:	659a      	str	r2, [r3, #88]	@ 0x58
					break;
 8007490:	e027      	b.n	80074e2 <xTaskGenericNotify+0xd6>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8007492:	6a3b      	ldr	r3, [r7, #32]
 8007494:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007496:	1c5a      	adds	r2, r3, #1
 8007498:	6a3b      	ldr	r3, [r7, #32]
 800749a:	659a      	str	r2, [r3, #88]	@ 0x58
					break;
 800749c:	e021      	b.n	80074e2 <xTaskGenericNotify+0xd6>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800749e:	6a3b      	ldr	r3, [r7, #32]
 80074a0:	68ba      	ldr	r2, [r7, #8]
 80074a2:	659a      	str	r2, [r3, #88]	@ 0x58
					break;
 80074a4:	e01d      	b.n	80074e2 <xTaskGenericNotify+0xd6>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80074a6:	7ffb      	ldrb	r3, [r7, #31]
 80074a8:	2b02      	cmp	r3, #2
 80074aa:	d003      	beq.n	80074b4 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80074ac:	6a3b      	ldr	r3, [r7, #32]
 80074ae:	68ba      	ldr	r2, [r7, #8]
 80074b0:	659a      	str	r2, [r3, #88]	@ 0x58
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80074b2:	e016      	b.n	80074e2 <xTaskGenericNotify+0xd6>
						xReturn = pdFAIL;
 80074b4:	2300      	movs	r3, #0
 80074b6:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 80074b8:	e013      	b.n	80074e2 <xTaskGenericNotify+0xd6>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80074ba:	6a3b      	ldr	r3, [r7, #32]
 80074bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074c2:	d00d      	beq.n	80074e0 <xTaskGenericNotify+0xd4>
	__asm volatile
 80074c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074c8:	f383 8811 	msr	BASEPRI, r3
 80074cc:	f3bf 8f6f 	isb	sy
 80074d0:	f3bf 8f4f 	dsb	sy
 80074d4:	617b      	str	r3, [r7, #20]
}
 80074d6:	bf00      	nop
 80074d8:	bf00      	nop
 80074da:	e7fd      	b.n	80074d8 <xTaskGenericNotify+0xcc>
					break;
 80074dc:	bf00      	nop
 80074de:	e000      	b.n	80074e2 <xTaskGenericNotify+0xd6>

					break;
 80074e0:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80074e2:	7ffb      	ldrb	r3, [r7, #31]
 80074e4:	2b01      	cmp	r3, #1
 80074e6:	d13a      	bne.n	800755e <xTaskGenericNotify+0x152>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80074e8:	6a3b      	ldr	r3, [r7, #32]
 80074ea:	3304      	adds	r3, #4
 80074ec:	4618      	mov	r0, r3
 80074ee:	f7fe f8b9 	bl	8005664 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80074f2:	6a3b      	ldr	r3, [r7, #32]
 80074f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074f6:	2201      	movs	r2, #1
 80074f8:	409a      	lsls	r2, r3
 80074fa:	4b1c      	ldr	r3, [pc, #112]	@ (800756c <xTaskGenericNotify+0x160>)
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	4313      	orrs	r3, r2
 8007500:	4a1a      	ldr	r2, [pc, #104]	@ (800756c <xTaskGenericNotify+0x160>)
 8007502:	6013      	str	r3, [r2, #0]
 8007504:	6a3b      	ldr	r3, [r7, #32]
 8007506:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007508:	4613      	mov	r3, r2
 800750a:	009b      	lsls	r3, r3, #2
 800750c:	4413      	add	r3, r2
 800750e:	009b      	lsls	r3, r3, #2
 8007510:	4a17      	ldr	r2, [pc, #92]	@ (8007570 <xTaskGenericNotify+0x164>)
 8007512:	441a      	add	r2, r3
 8007514:	6a3b      	ldr	r3, [r7, #32]
 8007516:	3304      	adds	r3, #4
 8007518:	4619      	mov	r1, r3
 800751a:	4610      	mov	r0, r2
 800751c:	f7fe f845 	bl	80055aa <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8007520:	6a3b      	ldr	r3, [r7, #32]
 8007522:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007524:	2b00      	cmp	r3, #0
 8007526:	d00b      	beq.n	8007540 <xTaskGenericNotify+0x134>
	__asm volatile
 8007528:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800752c:	f383 8811 	msr	BASEPRI, r3
 8007530:	f3bf 8f6f 	isb	sy
 8007534:	f3bf 8f4f 	dsb	sy
 8007538:	613b      	str	r3, [r7, #16]
}
 800753a:	bf00      	nop
 800753c:	bf00      	nop
 800753e:	e7fd      	b.n	800753c <xTaskGenericNotify+0x130>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007540:	6a3b      	ldr	r3, [r7, #32]
 8007542:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007544:	4b0b      	ldr	r3, [pc, #44]	@ (8007574 <xTaskGenericNotify+0x168>)
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800754a:	429a      	cmp	r2, r3
 800754c:	d907      	bls.n	800755e <xTaskGenericNotify+0x152>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800754e:	4b0a      	ldr	r3, [pc, #40]	@ (8007578 <xTaskGenericNotify+0x16c>)
 8007550:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007554:	601a      	str	r2, [r3, #0]
 8007556:	f3bf 8f4f 	dsb	sy
 800755a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800755e:	f000 f9e7 	bl	8007930 <vPortExitCritical>

		return xReturn;
 8007562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8007564:	4618      	mov	r0, r3
 8007566:	3728      	adds	r7, #40	@ 0x28
 8007568:	46bd      	mov	sp, r7
 800756a:	bd80      	pop	{r7, pc}
 800756c:	200002ec 	.word	0x200002ec
 8007570:	200001e8 	.word	0x200001e8
 8007574:	200001e4 	.word	0x200001e4
 8007578:	e000ed04 	.word	0xe000ed04

0800757c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b084      	sub	sp, #16
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
 8007584:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007586:	4b29      	ldr	r3, [pc, #164]	@ (800762c <prvAddCurrentTaskToDelayedList+0xb0>)
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800758c:	4b28      	ldr	r3, [pc, #160]	@ (8007630 <prvAddCurrentTaskToDelayedList+0xb4>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	3304      	adds	r3, #4
 8007592:	4618      	mov	r0, r3
 8007594:	f7fe f866 	bl	8005664 <uxListRemove>
 8007598:	4603      	mov	r3, r0
 800759a:	2b00      	cmp	r3, #0
 800759c:	d10b      	bne.n	80075b6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800759e:	4b24      	ldr	r3, [pc, #144]	@ (8007630 <prvAddCurrentTaskToDelayedList+0xb4>)
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075a4:	2201      	movs	r2, #1
 80075a6:	fa02 f303 	lsl.w	r3, r2, r3
 80075aa:	43da      	mvns	r2, r3
 80075ac:	4b21      	ldr	r3, [pc, #132]	@ (8007634 <prvAddCurrentTaskToDelayedList+0xb8>)
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	4013      	ands	r3, r2
 80075b2:	4a20      	ldr	r2, [pc, #128]	@ (8007634 <prvAddCurrentTaskToDelayedList+0xb8>)
 80075b4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075bc:	d10a      	bne.n	80075d4 <prvAddCurrentTaskToDelayedList+0x58>
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d007      	beq.n	80075d4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80075c4:	4b1a      	ldr	r3, [pc, #104]	@ (8007630 <prvAddCurrentTaskToDelayedList+0xb4>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	3304      	adds	r3, #4
 80075ca:	4619      	mov	r1, r3
 80075cc:	481a      	ldr	r0, [pc, #104]	@ (8007638 <prvAddCurrentTaskToDelayedList+0xbc>)
 80075ce:	f7fd ffec 	bl	80055aa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80075d2:	e026      	b.n	8007622 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80075d4:	68fa      	ldr	r2, [r7, #12]
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	4413      	add	r3, r2
 80075da:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80075dc:	4b14      	ldr	r3, [pc, #80]	@ (8007630 <prvAddCurrentTaskToDelayedList+0xb4>)
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	68ba      	ldr	r2, [r7, #8]
 80075e2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80075e4:	68ba      	ldr	r2, [r7, #8]
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	429a      	cmp	r2, r3
 80075ea:	d209      	bcs.n	8007600 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80075ec:	4b13      	ldr	r3, [pc, #76]	@ (800763c <prvAddCurrentTaskToDelayedList+0xc0>)
 80075ee:	681a      	ldr	r2, [r3, #0]
 80075f0:	4b0f      	ldr	r3, [pc, #60]	@ (8007630 <prvAddCurrentTaskToDelayedList+0xb4>)
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	3304      	adds	r3, #4
 80075f6:	4619      	mov	r1, r3
 80075f8:	4610      	mov	r0, r2
 80075fa:	f7fd fffa 	bl	80055f2 <vListInsert>
}
 80075fe:	e010      	b.n	8007622 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007600:	4b0f      	ldr	r3, [pc, #60]	@ (8007640 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007602:	681a      	ldr	r2, [r3, #0]
 8007604:	4b0a      	ldr	r3, [pc, #40]	@ (8007630 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	3304      	adds	r3, #4
 800760a:	4619      	mov	r1, r3
 800760c:	4610      	mov	r0, r2
 800760e:	f7fd fff0 	bl	80055f2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007612:	4b0c      	ldr	r3, [pc, #48]	@ (8007644 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	68ba      	ldr	r2, [r7, #8]
 8007618:	429a      	cmp	r2, r3
 800761a:	d202      	bcs.n	8007622 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800761c:	4a09      	ldr	r2, [pc, #36]	@ (8007644 <prvAddCurrentTaskToDelayedList+0xc8>)
 800761e:	68bb      	ldr	r3, [r7, #8]
 8007620:	6013      	str	r3, [r2, #0]
}
 8007622:	bf00      	nop
 8007624:	3710      	adds	r7, #16
 8007626:	46bd      	mov	sp, r7
 8007628:	bd80      	pop	{r7, pc}
 800762a:	bf00      	nop
 800762c:	200002e8 	.word	0x200002e8
 8007630:	200001e4 	.word	0x200001e4
 8007634:	200002ec 	.word	0x200002ec
 8007638:	200002d0 	.word	0x200002d0
 800763c:	200002a0 	.word	0x200002a0
 8007640:	2000029c 	.word	0x2000029c
 8007644:	20000304 	.word	0x20000304

08007648 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007648:	b480      	push	{r7}
 800764a:	b085      	sub	sp, #20
 800764c:	af00      	add	r7, sp, #0
 800764e:	60f8      	str	r0, [r7, #12]
 8007650:	60b9      	str	r1, [r7, #8]
 8007652:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	3b04      	subs	r3, #4
 8007658:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007660:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	3b04      	subs	r3, #4
 8007666:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007668:	68bb      	ldr	r3, [r7, #8]
 800766a:	f023 0201 	bic.w	r2, r3, #1
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	3b04      	subs	r3, #4
 8007676:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007678:	4a0c      	ldr	r2, [pc, #48]	@ (80076ac <pxPortInitialiseStack+0x64>)
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	3b14      	subs	r3, #20
 8007682:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007684:	687a      	ldr	r2, [r7, #4]
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	3b04      	subs	r3, #4
 800768e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	f06f 0202 	mvn.w	r2, #2
 8007696:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	3b20      	subs	r3, #32
 800769c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800769e:	68fb      	ldr	r3, [r7, #12]
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	3714      	adds	r7, #20
 80076a4:	46bd      	mov	sp, r7
 80076a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076aa:	4770      	bx	lr
 80076ac:	080076b1 	.word	0x080076b1

080076b0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80076b0:	b480      	push	{r7}
 80076b2:	b085      	sub	sp, #20
 80076b4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80076b6:	2300      	movs	r3, #0
 80076b8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80076ba:	4b13      	ldr	r3, [pc, #76]	@ (8007708 <prvTaskExitError+0x58>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076c2:	d00b      	beq.n	80076dc <prvTaskExitError+0x2c>
	__asm volatile
 80076c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076c8:	f383 8811 	msr	BASEPRI, r3
 80076cc:	f3bf 8f6f 	isb	sy
 80076d0:	f3bf 8f4f 	dsb	sy
 80076d4:	60fb      	str	r3, [r7, #12]
}
 80076d6:	bf00      	nop
 80076d8:	bf00      	nop
 80076da:	e7fd      	b.n	80076d8 <prvTaskExitError+0x28>
	__asm volatile
 80076dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076e0:	f383 8811 	msr	BASEPRI, r3
 80076e4:	f3bf 8f6f 	isb	sy
 80076e8:	f3bf 8f4f 	dsb	sy
 80076ec:	60bb      	str	r3, [r7, #8]
}
 80076ee:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80076f0:	bf00      	nop
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d0fc      	beq.n	80076f2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80076f8:	bf00      	nop
 80076fa:	bf00      	nop
 80076fc:	3714      	adds	r7, #20
 80076fe:	46bd      	mov	sp, r7
 8007700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007704:	4770      	bx	lr
 8007706:	bf00      	nop
 8007708:	20000010 	.word	0x20000010
 800770c:	00000000 	.word	0x00000000

08007710 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007710:	4b07      	ldr	r3, [pc, #28]	@ (8007730 <pxCurrentTCBConst2>)
 8007712:	6819      	ldr	r1, [r3, #0]
 8007714:	6808      	ldr	r0, [r1, #0]
 8007716:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800771a:	f380 8809 	msr	PSP, r0
 800771e:	f3bf 8f6f 	isb	sy
 8007722:	f04f 0000 	mov.w	r0, #0
 8007726:	f380 8811 	msr	BASEPRI, r0
 800772a:	4770      	bx	lr
 800772c:	f3af 8000 	nop.w

08007730 <pxCurrentTCBConst2>:
 8007730:	200001e4 	.word	0x200001e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007734:	bf00      	nop
 8007736:	bf00      	nop

08007738 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007738:	4808      	ldr	r0, [pc, #32]	@ (800775c <prvPortStartFirstTask+0x24>)
 800773a:	6800      	ldr	r0, [r0, #0]
 800773c:	6800      	ldr	r0, [r0, #0]
 800773e:	f380 8808 	msr	MSP, r0
 8007742:	f04f 0000 	mov.w	r0, #0
 8007746:	f380 8814 	msr	CONTROL, r0
 800774a:	b662      	cpsie	i
 800774c:	b661      	cpsie	f
 800774e:	f3bf 8f4f 	dsb	sy
 8007752:	f3bf 8f6f 	isb	sy
 8007756:	df00      	svc	0
 8007758:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800775a:	bf00      	nop
 800775c:	e000ed08 	.word	0xe000ed08

08007760 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b088      	sub	sp, #32
 8007764:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007766:	4b50      	ldr	r3, [pc, #320]	@ (80078a8 <xPortStartScheduler+0x148>)
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	4a50      	ldr	r2, [pc, #320]	@ (80078ac <xPortStartScheduler+0x14c>)
 800776c:	4293      	cmp	r3, r2
 800776e:	d10b      	bne.n	8007788 <xPortStartScheduler+0x28>
	__asm volatile
 8007770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007774:	f383 8811 	msr	BASEPRI, r3
 8007778:	f3bf 8f6f 	isb	sy
 800777c:	f3bf 8f4f 	dsb	sy
 8007780:	617b      	str	r3, [r7, #20]
}
 8007782:	bf00      	nop
 8007784:	bf00      	nop
 8007786:	e7fd      	b.n	8007784 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007788:	4b47      	ldr	r3, [pc, #284]	@ (80078a8 <xPortStartScheduler+0x148>)
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	4a48      	ldr	r2, [pc, #288]	@ (80078b0 <xPortStartScheduler+0x150>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d10b      	bne.n	80077aa <xPortStartScheduler+0x4a>
	__asm volatile
 8007792:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007796:	f383 8811 	msr	BASEPRI, r3
 800779a:	f3bf 8f6f 	isb	sy
 800779e:	f3bf 8f4f 	dsb	sy
 80077a2:	61bb      	str	r3, [r7, #24]
}
 80077a4:	bf00      	nop
 80077a6:	bf00      	nop
 80077a8:	e7fd      	b.n	80077a6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80077aa:	4b42      	ldr	r3, [pc, #264]	@ (80078b4 <xPortStartScheduler+0x154>)
 80077ac:	61fb      	str	r3, [r7, #28]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80077ae:	69fb      	ldr	r3, [r7, #28]
 80077b0:	781b      	ldrb	r3, [r3, #0]
 80077b2:	b2db      	uxtb	r3, r3
 80077b4:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80077b6:	69fb      	ldr	r3, [r7, #28]
 80077b8:	22ff      	movs	r2, #255	@ 0xff
 80077ba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80077bc:	69fb      	ldr	r3, [r7, #28]
 80077be:	781b      	ldrb	r3, [r3, #0]
 80077c0:	b2db      	uxtb	r3, r3
 80077c2:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80077c4:	79fb      	ldrb	r3, [r7, #7]
 80077c6:	b2db      	uxtb	r3, r3
 80077c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80077cc:	b2da      	uxtb	r2, r3
 80077ce:	4b3a      	ldr	r3, [pc, #232]	@ (80078b8 <xPortStartScheduler+0x158>)
 80077d0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80077d2:	4b3a      	ldr	r3, [pc, #232]	@ (80078bc <xPortStartScheduler+0x15c>)
 80077d4:	2207      	movs	r2, #7
 80077d6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80077d8:	e009      	b.n	80077ee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80077da:	4b38      	ldr	r3, [pc, #224]	@ (80078bc <xPortStartScheduler+0x15c>)
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	3b01      	subs	r3, #1
 80077e0:	4a36      	ldr	r2, [pc, #216]	@ (80078bc <xPortStartScheduler+0x15c>)
 80077e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80077e4:	79fb      	ldrb	r3, [r7, #7]
 80077e6:	b2db      	uxtb	r3, r3
 80077e8:	005b      	lsls	r3, r3, #1
 80077ea:	b2db      	uxtb	r3, r3
 80077ec:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80077ee:	79fb      	ldrb	r3, [r7, #7]
 80077f0:	b2db      	uxtb	r3, r3
 80077f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077f6:	2b80      	cmp	r3, #128	@ 0x80
 80077f8:	d0ef      	beq.n	80077da <xPortStartScheduler+0x7a>
		#ifdef __NVIC_PRIO_BITS
		{
			/* Check the CMSIS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
 80077fa:	4b30      	ldr	r3, [pc, #192]	@ (80078bc <xPortStartScheduler+0x15c>)
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f1c3 0307 	rsb	r3, r3, #7
 8007802:	2b04      	cmp	r3, #4
 8007804:	d00b      	beq.n	800781e <xPortStartScheduler+0xbe>
	__asm volatile
 8007806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800780a:	f383 8811 	msr	BASEPRI, r3
 800780e:	f3bf 8f6f 	isb	sy
 8007812:	f3bf 8f4f 	dsb	sy
 8007816:	613b      	str	r3, [r7, #16]
}
 8007818:	bf00      	nop
 800781a:	bf00      	nop
 800781c:	e7fd      	b.n	800781a <xPortStartScheduler+0xba>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800781e:	4b27      	ldr	r3, [pc, #156]	@ (80078bc <xPortStartScheduler+0x15c>)
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f1c3 0307 	rsb	r3, r3, #7
 8007826:	2b04      	cmp	r3, #4
 8007828:	d00b      	beq.n	8007842 <xPortStartScheduler+0xe2>
	__asm volatile
 800782a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800782e:	f383 8811 	msr	BASEPRI, r3
 8007832:	f3bf 8f6f 	isb	sy
 8007836:	f3bf 8f4f 	dsb	sy
 800783a:	60fb      	str	r3, [r7, #12]
}
 800783c:	bf00      	nop
 800783e:	bf00      	nop
 8007840:	e7fd      	b.n	800783e <xPortStartScheduler+0xde>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007842:	4b1e      	ldr	r3, [pc, #120]	@ (80078bc <xPortStartScheduler+0x15c>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	021b      	lsls	r3, r3, #8
 8007848:	4a1c      	ldr	r2, [pc, #112]	@ (80078bc <xPortStartScheduler+0x15c>)
 800784a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800784c:	4b1b      	ldr	r3, [pc, #108]	@ (80078bc <xPortStartScheduler+0x15c>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007854:	4a19      	ldr	r2, [pc, #100]	@ (80078bc <xPortStartScheduler+0x15c>)
 8007856:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007858:	68bb      	ldr	r3, [r7, #8]
 800785a:	b2da      	uxtb	r2, r3
 800785c:	69fb      	ldr	r3, [r7, #28]
 800785e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007860:	4b17      	ldr	r3, [pc, #92]	@ (80078c0 <xPortStartScheduler+0x160>)
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	4a16      	ldr	r2, [pc, #88]	@ (80078c0 <xPortStartScheduler+0x160>)
 8007866:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800786a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800786c:	4b14      	ldr	r3, [pc, #80]	@ (80078c0 <xPortStartScheduler+0x160>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	4a13      	ldr	r2, [pc, #76]	@ (80078c0 <xPortStartScheduler+0x160>)
 8007872:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007876:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007878:	f000 f8be 	bl	80079f8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800787c:	4b11      	ldr	r3, [pc, #68]	@ (80078c4 <xPortStartScheduler+0x164>)
 800787e:	2200      	movs	r2, #0
 8007880:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007882:	f000 f8dd 	bl	8007a40 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007886:	4b10      	ldr	r3, [pc, #64]	@ (80078c8 <xPortStartScheduler+0x168>)
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	4a0f      	ldr	r2, [pc, #60]	@ (80078c8 <xPortStartScheduler+0x168>)
 800788c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007890:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007892:	f7ff ff51 	bl	8007738 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007896:	f7ff f94d 	bl	8006b34 <vTaskSwitchContext>
	prvTaskExitError();
 800789a:	f7ff ff09 	bl	80076b0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800789e:	2300      	movs	r3, #0
}
 80078a0:	4618      	mov	r0, r3
 80078a2:	3720      	adds	r7, #32
 80078a4:	46bd      	mov	sp, r7
 80078a6:	bd80      	pop	{r7, pc}
 80078a8:	e000ed00 	.word	0xe000ed00
 80078ac:	410fc271 	.word	0x410fc271
 80078b0:	410fc270 	.word	0x410fc270
 80078b4:	e000e400 	.word	0xe000e400
 80078b8:	20000318 	.word	0x20000318
 80078bc:	2000031c 	.word	0x2000031c
 80078c0:	e000ed20 	.word	0xe000ed20
 80078c4:	20000010 	.word	0x20000010
 80078c8:	e000ef34 	.word	0xe000ef34

080078cc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80078cc:	b480      	push	{r7}
 80078ce:	b083      	sub	sp, #12
 80078d0:	af00      	add	r7, sp, #0
	__asm volatile
 80078d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078d6:	f383 8811 	msr	BASEPRI, r3
 80078da:	f3bf 8f6f 	isb	sy
 80078de:	f3bf 8f4f 	dsb	sy
 80078e2:	607b      	str	r3, [r7, #4]
}
 80078e4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80078e6:	4b10      	ldr	r3, [pc, #64]	@ (8007928 <vPortEnterCritical+0x5c>)
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	3301      	adds	r3, #1
 80078ec:	4a0e      	ldr	r2, [pc, #56]	@ (8007928 <vPortEnterCritical+0x5c>)
 80078ee:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80078f0:	4b0d      	ldr	r3, [pc, #52]	@ (8007928 <vPortEnterCritical+0x5c>)
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	2b01      	cmp	r3, #1
 80078f6:	d110      	bne.n	800791a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80078f8:	4b0c      	ldr	r3, [pc, #48]	@ (800792c <vPortEnterCritical+0x60>)
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	b2db      	uxtb	r3, r3
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d00b      	beq.n	800791a <vPortEnterCritical+0x4e>
	__asm volatile
 8007902:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007906:	f383 8811 	msr	BASEPRI, r3
 800790a:	f3bf 8f6f 	isb	sy
 800790e:	f3bf 8f4f 	dsb	sy
 8007912:	603b      	str	r3, [r7, #0]
}
 8007914:	bf00      	nop
 8007916:	bf00      	nop
 8007918:	e7fd      	b.n	8007916 <vPortEnterCritical+0x4a>
	}
}
 800791a:	bf00      	nop
 800791c:	370c      	adds	r7, #12
 800791e:	46bd      	mov	sp, r7
 8007920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007924:	4770      	bx	lr
 8007926:	bf00      	nop
 8007928:	20000010 	.word	0x20000010
 800792c:	e000ed04 	.word	0xe000ed04

08007930 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007930:	b480      	push	{r7}
 8007932:	b083      	sub	sp, #12
 8007934:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007936:	4b12      	ldr	r3, [pc, #72]	@ (8007980 <vPortExitCritical+0x50>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d10b      	bne.n	8007956 <vPortExitCritical+0x26>
	__asm volatile
 800793e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007942:	f383 8811 	msr	BASEPRI, r3
 8007946:	f3bf 8f6f 	isb	sy
 800794a:	f3bf 8f4f 	dsb	sy
 800794e:	607b      	str	r3, [r7, #4]
}
 8007950:	bf00      	nop
 8007952:	bf00      	nop
 8007954:	e7fd      	b.n	8007952 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007956:	4b0a      	ldr	r3, [pc, #40]	@ (8007980 <vPortExitCritical+0x50>)
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	3b01      	subs	r3, #1
 800795c:	4a08      	ldr	r2, [pc, #32]	@ (8007980 <vPortExitCritical+0x50>)
 800795e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007960:	4b07      	ldr	r3, [pc, #28]	@ (8007980 <vPortExitCritical+0x50>)
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d105      	bne.n	8007974 <vPortExitCritical+0x44>
 8007968:	2300      	movs	r3, #0
 800796a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	f383 8811 	msr	BASEPRI, r3
}
 8007972:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007974:	bf00      	nop
 8007976:	370c      	adds	r7, #12
 8007978:	46bd      	mov	sp, r7
 800797a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797e:	4770      	bx	lr
 8007980:	20000010 	.word	0x20000010
	...

08007990 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007990:	f3ef 8009 	mrs	r0, PSP
 8007994:	f3bf 8f6f 	isb	sy
 8007998:	4b15      	ldr	r3, [pc, #84]	@ (80079f0 <pxCurrentTCBConst>)
 800799a:	681a      	ldr	r2, [r3, #0]
 800799c:	f01e 0f10 	tst.w	lr, #16
 80079a0:	bf08      	it	eq
 80079a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80079a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079aa:	6010      	str	r0, [r2, #0]
 80079ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80079b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80079b4:	f380 8811 	msr	BASEPRI, r0
 80079b8:	f3bf 8f4f 	dsb	sy
 80079bc:	f3bf 8f6f 	isb	sy
 80079c0:	f7ff f8b8 	bl	8006b34 <vTaskSwitchContext>
 80079c4:	f04f 0000 	mov.w	r0, #0
 80079c8:	f380 8811 	msr	BASEPRI, r0
 80079cc:	bc09      	pop	{r0, r3}
 80079ce:	6819      	ldr	r1, [r3, #0]
 80079d0:	6808      	ldr	r0, [r1, #0]
 80079d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079d6:	f01e 0f10 	tst.w	lr, #16
 80079da:	bf08      	it	eq
 80079dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80079e0:	f380 8809 	msr	PSP, r0
 80079e4:	f3bf 8f6f 	isb	sy
 80079e8:	4770      	bx	lr
 80079ea:	bf00      	nop
 80079ec:	f3af 8000 	nop.w

080079f0 <pxCurrentTCBConst>:
 80079f0:	200001e4 	.word	0x200001e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80079f4:	bf00      	nop
 80079f6:	bf00      	nop

080079f8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80079f8:	b480      	push	{r7}
 80079fa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80079fc:	4b0b      	ldr	r3, [pc, #44]	@ (8007a2c <vPortSetupTimerInterrupt+0x34>)
 80079fe:	2200      	movs	r2, #0
 8007a00:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007a02:	4b0b      	ldr	r3, [pc, #44]	@ (8007a30 <vPortSetupTimerInterrupt+0x38>)
 8007a04:	2200      	movs	r2, #0
 8007a06:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007a08:	4b0a      	ldr	r3, [pc, #40]	@ (8007a34 <vPortSetupTimerInterrupt+0x3c>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	4a0a      	ldr	r2, [pc, #40]	@ (8007a38 <vPortSetupTimerInterrupt+0x40>)
 8007a0e:	fba2 2303 	umull	r2, r3, r2, r3
 8007a12:	099b      	lsrs	r3, r3, #6
 8007a14:	4a09      	ldr	r2, [pc, #36]	@ (8007a3c <vPortSetupTimerInterrupt+0x44>)
 8007a16:	3b01      	subs	r3, #1
 8007a18:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007a1a:	4b04      	ldr	r3, [pc, #16]	@ (8007a2c <vPortSetupTimerInterrupt+0x34>)
 8007a1c:	2207      	movs	r2, #7
 8007a1e:	601a      	str	r2, [r3, #0]
}
 8007a20:	bf00      	nop
 8007a22:	46bd      	mov	sp, r7
 8007a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a28:	4770      	bx	lr
 8007a2a:	bf00      	nop
 8007a2c:	e000e010 	.word	0xe000e010
 8007a30:	e000e018 	.word	0xe000e018
 8007a34:	20000004 	.word	0x20000004
 8007a38:	10624dd3 	.word	0x10624dd3
 8007a3c:	e000e014 	.word	0xe000e014

08007a40 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007a40:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007a50 <vPortEnableVFP+0x10>
 8007a44:	6801      	ldr	r1, [r0, #0]
 8007a46:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8007a4a:	6001      	str	r1, [r0, #0]
 8007a4c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007a4e:	bf00      	nop
 8007a50:	e000ed88 	.word	0xe000ed88

08007a54 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007a54:	b480      	push	{r7}
 8007a56:	b085      	sub	sp, #20
 8007a58:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007a5a:	f3ef 8305 	mrs	r3, IPSR
 8007a5e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	2b0f      	cmp	r3, #15
 8007a64:	d915      	bls.n	8007a92 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007a66:	4a18      	ldr	r2, [pc, #96]	@ (8007ac8 <vPortValidateInterruptPriority+0x74>)
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	4413      	add	r3, r2
 8007a6c:	781b      	ldrb	r3, [r3, #0]
 8007a6e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007a70:	4b16      	ldr	r3, [pc, #88]	@ (8007acc <vPortValidateInterruptPriority+0x78>)
 8007a72:	781b      	ldrb	r3, [r3, #0]
 8007a74:	7afa      	ldrb	r2, [r7, #11]
 8007a76:	429a      	cmp	r2, r3
 8007a78:	d20b      	bcs.n	8007a92 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007a7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a7e:	f383 8811 	msr	BASEPRI, r3
 8007a82:	f3bf 8f6f 	isb	sy
 8007a86:	f3bf 8f4f 	dsb	sy
 8007a8a:	607b      	str	r3, [r7, #4]
}
 8007a8c:	bf00      	nop
 8007a8e:	bf00      	nop
 8007a90:	e7fd      	b.n	8007a8e <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007a92:	4b0f      	ldr	r3, [pc, #60]	@ (8007ad0 <vPortValidateInterruptPriority+0x7c>)
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007a9a:	4b0e      	ldr	r3, [pc, #56]	@ (8007ad4 <vPortValidateInterruptPriority+0x80>)
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	429a      	cmp	r2, r3
 8007aa0:	d90b      	bls.n	8007aba <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007aa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aa6:	f383 8811 	msr	BASEPRI, r3
 8007aaa:	f3bf 8f6f 	isb	sy
 8007aae:	f3bf 8f4f 	dsb	sy
 8007ab2:	603b      	str	r3, [r7, #0]
}
 8007ab4:	bf00      	nop
 8007ab6:	bf00      	nop
 8007ab8:	e7fd      	b.n	8007ab6 <vPortValidateInterruptPriority+0x62>
	}
 8007aba:	bf00      	nop
 8007abc:	3714      	adds	r7, #20
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac4:	4770      	bx	lr
 8007ac6:	bf00      	nop
 8007ac8:	e000e3f0 	.word	0xe000e3f0
 8007acc:	20000318 	.word	0x20000318
 8007ad0:	e000ed0c 	.word	0xe000ed0c
 8007ad4:	2000031c 	.word	0x2000031c

08007ad8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b08a      	sub	sp, #40	@ 0x28
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007ae0:	2300      	movs	r3, #0
 8007ae2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007ae4:	f7fe fe9a 	bl	800681c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007ae8:	4b5c      	ldr	r3, [pc, #368]	@ (8007c5c <pvPortMalloc+0x184>)
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d101      	bne.n	8007af4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007af0:	f000 f924 	bl	8007d3c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007af4:	4b5a      	ldr	r3, [pc, #360]	@ (8007c60 <pvPortMalloc+0x188>)
 8007af6:	681a      	ldr	r2, [r3, #0]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	4013      	ands	r3, r2
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	f040 8095 	bne.w	8007c2c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d01e      	beq.n	8007b46 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007b08:	2208      	movs	r2, #8
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	4413      	add	r3, r2
 8007b0e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	f003 0307 	and.w	r3, r3, #7
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d015      	beq.n	8007b46 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f023 0307 	bic.w	r3, r3, #7
 8007b20:	3308      	adds	r3, #8
 8007b22:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	f003 0307 	and.w	r3, r3, #7
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d00b      	beq.n	8007b46 <pvPortMalloc+0x6e>
	__asm volatile
 8007b2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b32:	f383 8811 	msr	BASEPRI, r3
 8007b36:	f3bf 8f6f 	isb	sy
 8007b3a:	f3bf 8f4f 	dsb	sy
 8007b3e:	617b      	str	r3, [r7, #20]
}
 8007b40:	bf00      	nop
 8007b42:	bf00      	nop
 8007b44:	e7fd      	b.n	8007b42 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d06f      	beq.n	8007c2c <pvPortMalloc+0x154>
 8007b4c:	4b45      	ldr	r3, [pc, #276]	@ (8007c64 <pvPortMalloc+0x18c>)
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	687a      	ldr	r2, [r7, #4]
 8007b52:	429a      	cmp	r2, r3
 8007b54:	d86a      	bhi.n	8007c2c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007b56:	4b44      	ldr	r3, [pc, #272]	@ (8007c68 <pvPortMalloc+0x190>)
 8007b58:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007b5a:	4b43      	ldr	r3, [pc, #268]	@ (8007c68 <pvPortMalloc+0x190>)
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007b60:	e004      	b.n	8007b6c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b64:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b6e:	685b      	ldr	r3, [r3, #4]
 8007b70:	687a      	ldr	r2, [r7, #4]
 8007b72:	429a      	cmp	r2, r3
 8007b74:	d903      	bls.n	8007b7e <pvPortMalloc+0xa6>
 8007b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d1f1      	bne.n	8007b62 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007b7e:	4b37      	ldr	r3, [pc, #220]	@ (8007c5c <pvPortMalloc+0x184>)
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b84:	429a      	cmp	r2, r3
 8007b86:	d051      	beq.n	8007c2c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007b88:	6a3b      	ldr	r3, [r7, #32]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	2208      	movs	r2, #8
 8007b8e:	4413      	add	r3, r2
 8007b90:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b94:	681a      	ldr	r2, [r3, #0]
 8007b96:	6a3b      	ldr	r3, [r7, #32]
 8007b98:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b9c:	685a      	ldr	r2, [r3, #4]
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	1ad2      	subs	r2, r2, r3
 8007ba2:	2308      	movs	r3, #8
 8007ba4:	005b      	lsls	r3, r3, #1
 8007ba6:	429a      	cmp	r2, r3
 8007ba8:	d920      	bls.n	8007bec <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007baa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	4413      	add	r3, r2
 8007bb0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007bb2:	69bb      	ldr	r3, [r7, #24]
 8007bb4:	f003 0307 	and.w	r3, r3, #7
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d00b      	beq.n	8007bd4 <pvPortMalloc+0xfc>
	__asm volatile
 8007bbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bc0:	f383 8811 	msr	BASEPRI, r3
 8007bc4:	f3bf 8f6f 	isb	sy
 8007bc8:	f3bf 8f4f 	dsb	sy
 8007bcc:	613b      	str	r3, [r7, #16]
}
 8007bce:	bf00      	nop
 8007bd0:	bf00      	nop
 8007bd2:	e7fd      	b.n	8007bd0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bd6:	685a      	ldr	r2, [r3, #4]
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	1ad2      	subs	r2, r2, r3
 8007bdc:	69bb      	ldr	r3, [r7, #24]
 8007bde:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007be2:	687a      	ldr	r2, [r7, #4]
 8007be4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007be6:	69b8      	ldr	r0, [r7, #24]
 8007be8:	f000 f90a 	bl	8007e00 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007bec:	4b1d      	ldr	r3, [pc, #116]	@ (8007c64 <pvPortMalloc+0x18c>)
 8007bee:	681a      	ldr	r2, [r3, #0]
 8007bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf2:	685b      	ldr	r3, [r3, #4]
 8007bf4:	1ad3      	subs	r3, r2, r3
 8007bf6:	4a1b      	ldr	r2, [pc, #108]	@ (8007c64 <pvPortMalloc+0x18c>)
 8007bf8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007bfa:	4b1a      	ldr	r3, [pc, #104]	@ (8007c64 <pvPortMalloc+0x18c>)
 8007bfc:	681a      	ldr	r2, [r3, #0]
 8007bfe:	4b1b      	ldr	r3, [pc, #108]	@ (8007c6c <pvPortMalloc+0x194>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	429a      	cmp	r2, r3
 8007c04:	d203      	bcs.n	8007c0e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007c06:	4b17      	ldr	r3, [pc, #92]	@ (8007c64 <pvPortMalloc+0x18c>)
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	4a18      	ldr	r2, [pc, #96]	@ (8007c6c <pvPortMalloc+0x194>)
 8007c0c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c10:	685a      	ldr	r2, [r3, #4]
 8007c12:	4b13      	ldr	r3, [pc, #76]	@ (8007c60 <pvPortMalloc+0x188>)
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	431a      	orrs	r2, r3
 8007c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c1a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c1e:	2200      	movs	r2, #0
 8007c20:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007c22:	4b13      	ldr	r3, [pc, #76]	@ (8007c70 <pvPortMalloc+0x198>)
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	3301      	adds	r3, #1
 8007c28:	4a11      	ldr	r2, [pc, #68]	@ (8007c70 <pvPortMalloc+0x198>)
 8007c2a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007c2c:	f7fe fe04 	bl	8006838 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007c30:	69fb      	ldr	r3, [r7, #28]
 8007c32:	f003 0307 	and.w	r3, r3, #7
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d00b      	beq.n	8007c52 <pvPortMalloc+0x17a>
	__asm volatile
 8007c3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c3e:	f383 8811 	msr	BASEPRI, r3
 8007c42:	f3bf 8f6f 	isb	sy
 8007c46:	f3bf 8f4f 	dsb	sy
 8007c4a:	60fb      	str	r3, [r7, #12]
}
 8007c4c:	bf00      	nop
 8007c4e:	bf00      	nop
 8007c50:	e7fd      	b.n	8007c4e <pvPortMalloc+0x176>
	return pvReturn;
 8007c52:	69fb      	ldr	r3, [r7, #28]
}
 8007c54:	4618      	mov	r0, r3
 8007c56:	3728      	adds	r7, #40	@ 0x28
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	bd80      	pop	{r7, pc}
 8007c5c:	20005148 	.word	0x20005148
 8007c60:	2000515c 	.word	0x2000515c
 8007c64:	2000514c 	.word	0x2000514c
 8007c68:	20005140 	.word	0x20005140
 8007c6c:	20005150 	.word	0x20005150
 8007c70:	20005154 	.word	0x20005154

08007c74 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b086      	sub	sp, #24
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d04f      	beq.n	8007d26 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007c86:	2308      	movs	r3, #8
 8007c88:	425b      	negs	r3, r3
 8007c8a:	697a      	ldr	r2, [r7, #20]
 8007c8c:	4413      	add	r3, r2
 8007c8e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007c90:	697b      	ldr	r3, [r7, #20]
 8007c92:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007c94:	693b      	ldr	r3, [r7, #16]
 8007c96:	685a      	ldr	r2, [r3, #4]
 8007c98:	4b25      	ldr	r3, [pc, #148]	@ (8007d30 <vPortFree+0xbc>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	4013      	ands	r3, r2
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d10b      	bne.n	8007cba <vPortFree+0x46>
	__asm volatile
 8007ca2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ca6:	f383 8811 	msr	BASEPRI, r3
 8007caa:	f3bf 8f6f 	isb	sy
 8007cae:	f3bf 8f4f 	dsb	sy
 8007cb2:	60fb      	str	r3, [r7, #12]
}
 8007cb4:	bf00      	nop
 8007cb6:	bf00      	nop
 8007cb8:	e7fd      	b.n	8007cb6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007cba:	693b      	ldr	r3, [r7, #16]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d00b      	beq.n	8007cda <vPortFree+0x66>
	__asm volatile
 8007cc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cc6:	f383 8811 	msr	BASEPRI, r3
 8007cca:	f3bf 8f6f 	isb	sy
 8007cce:	f3bf 8f4f 	dsb	sy
 8007cd2:	60bb      	str	r3, [r7, #8]
}
 8007cd4:	bf00      	nop
 8007cd6:	bf00      	nop
 8007cd8:	e7fd      	b.n	8007cd6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007cda:	693b      	ldr	r3, [r7, #16]
 8007cdc:	685a      	ldr	r2, [r3, #4]
 8007cde:	4b14      	ldr	r3, [pc, #80]	@ (8007d30 <vPortFree+0xbc>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	4013      	ands	r3, r2
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d01e      	beq.n	8007d26 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007ce8:	693b      	ldr	r3, [r7, #16]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d11a      	bne.n	8007d26 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007cf0:	693b      	ldr	r3, [r7, #16]
 8007cf2:	685a      	ldr	r2, [r3, #4]
 8007cf4:	4b0e      	ldr	r3, [pc, #56]	@ (8007d30 <vPortFree+0xbc>)
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	43db      	mvns	r3, r3
 8007cfa:	401a      	ands	r2, r3
 8007cfc:	693b      	ldr	r3, [r7, #16]
 8007cfe:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007d00:	f7fe fd8c 	bl	800681c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007d04:	693b      	ldr	r3, [r7, #16]
 8007d06:	685a      	ldr	r2, [r3, #4]
 8007d08:	4b0a      	ldr	r3, [pc, #40]	@ (8007d34 <vPortFree+0xc0>)
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	4413      	add	r3, r2
 8007d0e:	4a09      	ldr	r2, [pc, #36]	@ (8007d34 <vPortFree+0xc0>)
 8007d10:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007d12:	6938      	ldr	r0, [r7, #16]
 8007d14:	f000 f874 	bl	8007e00 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007d18:	4b07      	ldr	r3, [pc, #28]	@ (8007d38 <vPortFree+0xc4>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	3301      	adds	r3, #1
 8007d1e:	4a06      	ldr	r2, [pc, #24]	@ (8007d38 <vPortFree+0xc4>)
 8007d20:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007d22:	f7fe fd89 	bl	8006838 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007d26:	bf00      	nop
 8007d28:	3718      	adds	r7, #24
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	bd80      	pop	{r7, pc}
 8007d2e:	bf00      	nop
 8007d30:	2000515c 	.word	0x2000515c
 8007d34:	2000514c 	.word	0x2000514c
 8007d38:	20005158 	.word	0x20005158

08007d3c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007d3c:	b480      	push	{r7}
 8007d3e:	b085      	sub	sp, #20
 8007d40:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007d42:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8007d46:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007d48:	4b27      	ldr	r3, [pc, #156]	@ (8007de8 <prvHeapInit+0xac>)
 8007d4a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	f003 0307 	and.w	r3, r3, #7
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d00c      	beq.n	8007d70 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	3307      	adds	r3, #7
 8007d5a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	f023 0307 	bic.w	r3, r3, #7
 8007d62:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007d64:	68ba      	ldr	r2, [r7, #8]
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	1ad3      	subs	r3, r2, r3
 8007d6a:	4a1f      	ldr	r2, [pc, #124]	@ (8007de8 <prvHeapInit+0xac>)
 8007d6c:	4413      	add	r3, r2
 8007d6e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007d74:	4a1d      	ldr	r2, [pc, #116]	@ (8007dec <prvHeapInit+0xb0>)
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007d7a:	4b1c      	ldr	r3, [pc, #112]	@ (8007dec <prvHeapInit+0xb0>)
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	68ba      	ldr	r2, [r7, #8]
 8007d84:	4413      	add	r3, r2
 8007d86:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007d88:	2208      	movs	r2, #8
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	1a9b      	subs	r3, r3, r2
 8007d8e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	f023 0307 	bic.w	r3, r3, #7
 8007d96:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	4a15      	ldr	r2, [pc, #84]	@ (8007df0 <prvHeapInit+0xb4>)
 8007d9c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007d9e:	4b14      	ldr	r3, [pc, #80]	@ (8007df0 <prvHeapInit+0xb4>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	2200      	movs	r2, #0
 8007da4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007da6:	4b12      	ldr	r3, [pc, #72]	@ (8007df0 <prvHeapInit+0xb4>)
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	2200      	movs	r2, #0
 8007dac:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	68fa      	ldr	r2, [r7, #12]
 8007db6:	1ad2      	subs	r2, r2, r3
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007dbc:	4b0c      	ldr	r3, [pc, #48]	@ (8007df0 <prvHeapInit+0xb4>)
 8007dbe:	681a      	ldr	r2, [r3, #0]
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	685b      	ldr	r3, [r3, #4]
 8007dc8:	4a0a      	ldr	r2, [pc, #40]	@ (8007df4 <prvHeapInit+0xb8>)
 8007dca:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	685b      	ldr	r3, [r3, #4]
 8007dd0:	4a09      	ldr	r2, [pc, #36]	@ (8007df8 <prvHeapInit+0xbc>)
 8007dd2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007dd4:	4b09      	ldr	r3, [pc, #36]	@ (8007dfc <prvHeapInit+0xc0>)
 8007dd6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007dda:	601a      	str	r2, [r3, #0]
}
 8007ddc:	bf00      	nop
 8007dde:	3714      	adds	r7, #20
 8007de0:	46bd      	mov	sp, r7
 8007de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de6:	4770      	bx	lr
 8007de8:	20000320 	.word	0x20000320
 8007dec:	20005140 	.word	0x20005140
 8007df0:	20005148 	.word	0x20005148
 8007df4:	20005150 	.word	0x20005150
 8007df8:	2000514c 	.word	0x2000514c
 8007dfc:	2000515c 	.word	0x2000515c

08007e00 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007e00:	b480      	push	{r7}
 8007e02:	b085      	sub	sp, #20
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007e08:	4b28      	ldr	r3, [pc, #160]	@ (8007eac <prvInsertBlockIntoFreeList+0xac>)
 8007e0a:	60fb      	str	r3, [r7, #12]
 8007e0c:	e002      	b.n	8007e14 <prvInsertBlockIntoFreeList+0x14>
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	60fb      	str	r3, [r7, #12]
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	687a      	ldr	r2, [r7, #4]
 8007e1a:	429a      	cmp	r2, r3
 8007e1c:	d8f7      	bhi.n	8007e0e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	685b      	ldr	r3, [r3, #4]
 8007e26:	68ba      	ldr	r2, [r7, #8]
 8007e28:	4413      	add	r3, r2
 8007e2a:	687a      	ldr	r2, [r7, #4]
 8007e2c:	429a      	cmp	r2, r3
 8007e2e:	d108      	bne.n	8007e42 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	685a      	ldr	r2, [r3, #4]
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	685b      	ldr	r3, [r3, #4]
 8007e38:	441a      	add	r2, r3
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	68ba      	ldr	r2, [r7, #8]
 8007e4c:	441a      	add	r2, r3
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	429a      	cmp	r2, r3
 8007e54:	d118      	bne.n	8007e88 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	681a      	ldr	r2, [r3, #0]
 8007e5a:	4b15      	ldr	r3, [pc, #84]	@ (8007eb0 <prvInsertBlockIntoFreeList+0xb0>)
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	429a      	cmp	r2, r3
 8007e60:	d00d      	beq.n	8007e7e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	685a      	ldr	r2, [r3, #4]
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	685b      	ldr	r3, [r3, #4]
 8007e6c:	441a      	add	r2, r3
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	681a      	ldr	r2, [r3, #0]
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	601a      	str	r2, [r3, #0]
 8007e7c:	e008      	b.n	8007e90 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007e7e:	4b0c      	ldr	r3, [pc, #48]	@ (8007eb0 <prvInsertBlockIntoFreeList+0xb0>)
 8007e80:	681a      	ldr	r2, [r3, #0]
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	601a      	str	r2, [r3, #0]
 8007e86:	e003      	b.n	8007e90 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681a      	ldr	r2, [r3, #0]
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007e90:	68fa      	ldr	r2, [r7, #12]
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	429a      	cmp	r2, r3
 8007e96:	d002      	beq.n	8007e9e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	687a      	ldr	r2, [r7, #4]
 8007e9c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007e9e:	bf00      	nop
 8007ea0:	3714      	adds	r7, #20
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea8:	4770      	bx	lr
 8007eaa:	bf00      	nop
 8007eac:	20005140 	.word	0x20005140
 8007eb0:	20005148 	.word	0x20005148

08007eb4 <uart_read>:
static int shell_func_list_size = 0;
static shell_func_t shell_func_list[SHELL_FUNC_LIST_MAX_SIZE];

static char print_buffer[BUFFER_SIZE];

static char uart_read() {
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b082      	sub	sp, #8
 8007eb8:	af00      	add	r7, sp, #0
	char c;

	//HAL_UART_Receive(&UART_DEVICE, (uint8_t*)(&c), 1, HAL_MAX_DELAY);
	HAL_UART_Receive_IT(&UART_DEVICE, (uint8_t*)(&c), 1);
 8007eba:	1dfb      	adds	r3, r7, #7
 8007ebc:	2201      	movs	r2, #1
 8007ebe:	4619      	mov	r1, r3
 8007ec0:	4807      	ldr	r0, [pc, #28]	@ (8007ee0 <uart_read+0x2c>)
 8007ec2:	f7fb faaf 	bl	8003424 <HAL_UART_Receive_IT>

	//il faut bloquer la tache jusqu'à reception de caractère Q20
	xSemaphoreTake(sem_uart_rx, portMAX_DELAY);
 8007ec6:	4b07      	ldr	r3, [pc, #28]	@ (8007ee4 <uart_read+0x30>)
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f04f 31ff 	mov.w	r1, #4294967295
 8007ece:	4618      	mov	r0, r3
 8007ed0:	f7fd ff5c 	bl	8005d8c <xQueueSemaphoreTake>


	return c;
 8007ed4:	79fb      	ldrb	r3, [r7, #7]
}
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	3708      	adds	r7, #8
 8007eda:	46bd      	mov	sp, r7
 8007edc:	bd80      	pop	{r7, pc}
 8007ede:	bf00      	nop
 8007ee0:	2000010c 	.word	0x2000010c
 8007ee4:	20005160 	.word	0x20005160

08007ee8 <uart_write>:

static int uart_write(char * s, uint16_t size) {
 8007ee8:	b580      	push	{r7, lr}
 8007eea:	b082      	sub	sp, #8
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
 8007ef0:	460b      	mov	r3, r1
 8007ef2:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&UART_DEVICE, (uint8_t*)s, size, HAL_MAX_DELAY);
 8007ef4:	887a      	ldrh	r2, [r7, #2]
 8007ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8007efa:	6879      	ldr	r1, [r7, #4]
 8007efc:	4803      	ldr	r0, [pc, #12]	@ (8007f0c <uart_write+0x24>)
 8007efe:	f7fb fa03 	bl	8003308 <HAL_UART_Transmit>
	return size;
 8007f02:	887b      	ldrh	r3, [r7, #2]
}
 8007f04:	4618      	mov	r0, r3
 8007f06:	3708      	adds	r7, #8
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	bd80      	pop	{r7, pc}
 8007f0c:	2000010c 	.word	0x2000010c

08007f10 <sh_help>:

static int sh_help(int argc, char ** argv) {
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b086      	sub	sp, #24
 8007f14:	af02      	add	r7, sp, #8
 8007f16:	6078      	str	r0, [r7, #4]
 8007f18:	6039      	str	r1, [r7, #0]
	int i;
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	60fb      	str	r3, [r7, #12]
 8007f1e:	e022      	b.n	8007f66 <sh_help+0x56>
		int size;
		size = snprintf (print_buffer, BUFFER_SIZE, "%c: %s\r\n", shell_func_list[i].c, shell_func_list[i].description);
 8007f20:	4916      	ldr	r1, [pc, #88]	@ (8007f7c <sh_help+0x6c>)
 8007f22:	68fa      	ldr	r2, [r7, #12]
 8007f24:	4613      	mov	r3, r2
 8007f26:	005b      	lsls	r3, r3, #1
 8007f28:	4413      	add	r3, r2
 8007f2a:	009b      	lsls	r3, r3, #2
 8007f2c:	440b      	add	r3, r1
 8007f2e:	781b      	ldrb	r3, [r3, #0]
 8007f30:	4618      	mov	r0, r3
 8007f32:	4912      	ldr	r1, [pc, #72]	@ (8007f7c <sh_help+0x6c>)
 8007f34:	68fa      	ldr	r2, [r7, #12]
 8007f36:	4613      	mov	r3, r2
 8007f38:	005b      	lsls	r3, r3, #1
 8007f3a:	4413      	add	r3, r2
 8007f3c:	009b      	lsls	r3, r3, #2
 8007f3e:	440b      	add	r3, r1
 8007f40:	3308      	adds	r3, #8
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	9300      	str	r3, [sp, #0]
 8007f46:	4603      	mov	r3, r0
 8007f48:	4a0d      	ldr	r2, [pc, #52]	@ (8007f80 <sh_help+0x70>)
 8007f4a:	2128      	movs	r1, #40	@ 0x28
 8007f4c:	480d      	ldr	r0, [pc, #52]	@ (8007f84 <sh_help+0x74>)
 8007f4e:	f000 fb37 	bl	80085c0 <sniprintf>
 8007f52:	60b8      	str	r0, [r7, #8]
		uart_write(print_buffer, size);
 8007f54:	68bb      	ldr	r3, [r7, #8]
 8007f56:	b29b      	uxth	r3, r3
 8007f58:	4619      	mov	r1, r3
 8007f5a:	480a      	ldr	r0, [pc, #40]	@ (8007f84 <sh_help+0x74>)
 8007f5c:	f7ff ffc4 	bl	8007ee8 <uart_write>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	3301      	adds	r3, #1
 8007f64:	60fb      	str	r3, [r7, #12]
 8007f66:	4b08      	ldr	r3, [pc, #32]	@ (8007f88 <sh_help+0x78>)
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	68fa      	ldr	r2, [r7, #12]
 8007f6c:	429a      	cmp	r2, r3
 8007f6e:	dbd7      	blt.n	8007f20 <sh_help+0x10>
	}
	return 0;
 8007f70:	2300      	movs	r3, #0
}
 8007f72:	4618      	mov	r0, r3
 8007f74:	3710      	adds	r7, #16
 8007f76:	46bd      	mov	sp, r7
 8007f78:	bd80      	pop	{r7, pc}
 8007f7a:	bf00      	nop
 8007f7c:	20005168 	.word	0x20005168
 8007f80:	08009b38 	.word	0x08009b38
 8007f84:	20005468 	.word	0x20005468
 8007f88:	20005164 	.word	0x20005164

08007f8c <shell_init>:

void shell_init() {
 8007f8c:	b580      	push	{r7, lr}
 8007f8e:	b082      	sub	sp, #8
 8007f90:	af00      	add	r7, sp, #0
	int size = 0;
 8007f92:	2300      	movs	r3, #0
 8007f94:	607b      	str	r3, [r7, #4]

	//création du sémaphore
	sem_uart_rx = xSemaphoreCreateBinary();
 8007f96:	2203      	movs	r2, #3
 8007f98:	2100      	movs	r1, #0
 8007f9a:	2001      	movs	r0, #1
 8007f9c:	f7fd fbf6 	bl	800578c <xQueueGenericCreate>
 8007fa0:	4603      	mov	r3, r0
 8007fa2:	4a0b      	ldr	r2, [pc, #44]	@ (8007fd0 <shell_init+0x44>)
 8007fa4:	6013      	str	r3, [r2, #0]

	size = snprintf (print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 8007fa6:	4a0b      	ldr	r2, [pc, #44]	@ (8007fd4 <shell_init+0x48>)
 8007fa8:	2128      	movs	r1, #40	@ 0x28
 8007faa:	480b      	ldr	r0, [pc, #44]	@ (8007fd8 <shell_init+0x4c>)
 8007fac:	f000 fb08 	bl	80085c0 <sniprintf>
 8007fb0:	6078      	str	r0, [r7, #4]
	uart_write(print_buffer, size);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	b29b      	uxth	r3, r3
 8007fb6:	4619      	mov	r1, r3
 8007fb8:	4807      	ldr	r0, [pc, #28]	@ (8007fd8 <shell_init+0x4c>)
 8007fba:	f7ff ff95 	bl	8007ee8 <uart_write>

	shell_add('h', sh_help, "Help");
 8007fbe:	4a07      	ldr	r2, [pc, #28]	@ (8007fdc <shell_init+0x50>)
 8007fc0:	4907      	ldr	r1, [pc, #28]	@ (8007fe0 <shell_init+0x54>)
 8007fc2:	2068      	movs	r0, #104	@ 0x68
 8007fc4:	f000 f80e 	bl	8007fe4 <shell_add>

}
 8007fc8:	bf00      	nop
 8007fca:	3708      	adds	r7, #8
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	bd80      	pop	{r7, pc}
 8007fd0:	20005160 	.word	0x20005160
 8007fd4:	08009b44 	.word	0x08009b44
 8007fd8:	20005468 	.word	0x20005468
 8007fdc:	08009b6c 	.word	0x08009b6c
 8007fe0:	08007f11 	.word	0x08007f11

08007fe4 <shell_add>:

int shell_add(char c, int (* pfunc)(int argc, char ** argv), char * description) {
 8007fe4:	b480      	push	{r7}
 8007fe6:	b085      	sub	sp, #20
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	4603      	mov	r3, r0
 8007fec:	60b9      	str	r1, [r7, #8]
 8007fee:	607a      	str	r2, [r7, #4]
 8007ff0:	73fb      	strb	r3, [r7, #15]
	if (shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 8007ff2:	4b19      	ldr	r3, [pc, #100]	@ (8008058 <shell_add+0x74>)
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	2b3f      	cmp	r3, #63	@ 0x3f
 8007ff8:	dc26      	bgt.n	8008048 <shell_add+0x64>
		shell_func_list[shell_func_list_size].c = c;
 8007ffa:	4b17      	ldr	r3, [pc, #92]	@ (8008058 <shell_add+0x74>)
 8007ffc:	681a      	ldr	r2, [r3, #0]
 8007ffe:	4917      	ldr	r1, [pc, #92]	@ (800805c <shell_add+0x78>)
 8008000:	4613      	mov	r3, r2
 8008002:	005b      	lsls	r3, r3, #1
 8008004:	4413      	add	r3, r2
 8008006:	009b      	lsls	r3, r3, #2
 8008008:	440b      	add	r3, r1
 800800a:	7bfa      	ldrb	r2, [r7, #15]
 800800c:	701a      	strb	r2, [r3, #0]
		shell_func_list[shell_func_list_size].func = pfunc;
 800800e:	4b12      	ldr	r3, [pc, #72]	@ (8008058 <shell_add+0x74>)
 8008010:	681a      	ldr	r2, [r3, #0]
 8008012:	4912      	ldr	r1, [pc, #72]	@ (800805c <shell_add+0x78>)
 8008014:	4613      	mov	r3, r2
 8008016:	005b      	lsls	r3, r3, #1
 8008018:	4413      	add	r3, r2
 800801a:	009b      	lsls	r3, r3, #2
 800801c:	440b      	add	r3, r1
 800801e:	3304      	adds	r3, #4
 8008020:	68ba      	ldr	r2, [r7, #8]
 8008022:	601a      	str	r2, [r3, #0]
		shell_func_list[shell_func_list_size].description = description;
 8008024:	4b0c      	ldr	r3, [pc, #48]	@ (8008058 <shell_add+0x74>)
 8008026:	681a      	ldr	r2, [r3, #0]
 8008028:	490c      	ldr	r1, [pc, #48]	@ (800805c <shell_add+0x78>)
 800802a:	4613      	mov	r3, r2
 800802c:	005b      	lsls	r3, r3, #1
 800802e:	4413      	add	r3, r2
 8008030:	009b      	lsls	r3, r3, #2
 8008032:	440b      	add	r3, r1
 8008034:	3308      	adds	r3, #8
 8008036:	687a      	ldr	r2, [r7, #4]
 8008038:	601a      	str	r2, [r3, #0]
		shell_func_list_size++;
 800803a:	4b07      	ldr	r3, [pc, #28]	@ (8008058 <shell_add+0x74>)
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	3301      	adds	r3, #1
 8008040:	4a05      	ldr	r2, [pc, #20]	@ (8008058 <shell_add+0x74>)
 8008042:	6013      	str	r3, [r2, #0]
		return 0;
 8008044:	2300      	movs	r3, #0
 8008046:	e001      	b.n	800804c <shell_add+0x68>
	}

	return -1;
 8008048:	f04f 33ff 	mov.w	r3, #4294967295
}
 800804c:	4618      	mov	r0, r3
 800804e:	3714      	adds	r7, #20
 8008050:	46bd      	mov	sp, r7
 8008052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008056:	4770      	bx	lr
 8008058:	20005164 	.word	0x20005164
 800805c:	20005168 	.word	0x20005168

08008060 <shell_exec>:

static int shell_exec(char * buf) {
 8008060:	b580      	push	{r7, lr}
 8008062:	b090      	sub	sp, #64	@ 0x40
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
	int i;

	char c = buf[0];
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	781b      	ldrb	r3, [r3, #0]
 800806c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < shell_func_list_size ; i++) {
 8008070:	2300      	movs	r3, #0
 8008072:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008074:	e040      	b.n	80080f8 <shell_exec+0x98>
		if (shell_func_list[i].c == c) {
 8008076:	492d      	ldr	r1, [pc, #180]	@ (800812c <shell_exec+0xcc>)
 8008078:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800807a:	4613      	mov	r3, r2
 800807c:	005b      	lsls	r3, r3, #1
 800807e:	4413      	add	r3, r2
 8008080:	009b      	lsls	r3, r3, #2
 8008082:	440b      	add	r3, r1
 8008084:	781b      	ldrb	r3, [r3, #0]
 8008086:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800808a:	429a      	cmp	r2, r3
 800808c:	d131      	bne.n	80080f2 <shell_exec+0x92>
			argc = 1;
 800808e:	2301      	movs	r3, #1
 8008090:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	637b      	str	r3, [r7, #52]	@ 0x34
 800809a:	e013      	b.n	80080c4 <shell_exec+0x64>
				if(*p == ' ') {
 800809c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800809e:	781b      	ldrb	r3, [r3, #0]
 80080a0:	2b20      	cmp	r3, #32
 80080a2:	d10c      	bne.n	80080be <shell_exec+0x5e>
					*p = '\0';
 80080a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080a6:	2200      	movs	r2, #0
 80080a8:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 80080aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080ac:	1c5a      	adds	r2, r3, #1
 80080ae:	63ba      	str	r2, [r7, #56]	@ 0x38
 80080b0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80080b2:	3201      	adds	r2, #1
 80080b4:	009b      	lsls	r3, r3, #2
 80080b6:	3340      	adds	r3, #64	@ 0x40
 80080b8:	443b      	add	r3, r7
 80080ba:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 80080be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080c0:	3301      	adds	r3, #1
 80080c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80080c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080c6:	781b      	ldrb	r3, [r3, #0]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d002      	beq.n	80080d2 <shell_exec+0x72>
 80080cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080ce:	2b07      	cmp	r3, #7
 80080d0:	dde4      	ble.n	800809c <shell_exec+0x3c>
				}
			}

			return shell_func_list[i].func(argc, argv);
 80080d2:	4916      	ldr	r1, [pc, #88]	@ (800812c <shell_exec+0xcc>)
 80080d4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80080d6:	4613      	mov	r3, r2
 80080d8:	005b      	lsls	r3, r3, #1
 80080da:	4413      	add	r3, r2
 80080dc:	009b      	lsls	r3, r3, #2
 80080de:	440b      	add	r3, r1
 80080e0:	3304      	adds	r3, #4
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	f107 020c 	add.w	r2, r7, #12
 80080e8:	4611      	mov	r1, r2
 80080ea:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80080ec:	4798      	blx	r3
 80080ee:	4603      	mov	r3, r0
 80080f0:	e017      	b.n	8008122 <shell_exec+0xc2>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 80080f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080f4:	3301      	adds	r3, #1
 80080f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80080f8:	4b0d      	ldr	r3, [pc, #52]	@ (8008130 <shell_exec+0xd0>)
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80080fe:	429a      	cmp	r2, r3
 8008100:	dbb9      	blt.n	8008076 <shell_exec+0x16>
		}
	}

	int size;
	size = snprintf (print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 8008102:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008106:	4a0b      	ldr	r2, [pc, #44]	@ (8008134 <shell_exec+0xd4>)
 8008108:	2128      	movs	r1, #40	@ 0x28
 800810a:	480b      	ldr	r0, [pc, #44]	@ (8008138 <shell_exec+0xd8>)
 800810c:	f000 fa58 	bl	80085c0 <sniprintf>
 8008110:	62f8      	str	r0, [r7, #44]	@ 0x2c
	uart_write(print_buffer, size);
 8008112:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008114:	b29b      	uxth	r3, r3
 8008116:	4619      	mov	r1, r3
 8008118:	4807      	ldr	r0, [pc, #28]	@ (8008138 <shell_exec+0xd8>)
 800811a:	f7ff fee5 	bl	8007ee8 <uart_write>
	return -1;
 800811e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008122:	4618      	mov	r0, r3
 8008124:	3740      	adds	r7, #64	@ 0x40
 8008126:	46bd      	mov	sp, r7
 8008128:	bd80      	pop	{r7, pc}
 800812a:	bf00      	nop
 800812c:	20005168 	.word	0x20005168
 8008130:	20005164 	.word	0x20005164
 8008134:	08009b74 	.word	0x08009b74
 8008138:	20005468 	.word	0x20005468

0800813c <shell_run>:



int shell_run() {
 800813c:	b580      	push	{r7, lr}
 800813e:	b084      	sub	sp, #16
 8008140:	af00      	add	r7, sp, #0
	int reading = 0;
 8008142:	2300      	movs	r3, #0
 8008144:	60fb      	str	r3, [r7, #12]
	int pos = 0;
 8008146:	2300      	movs	r3, #0
 8008148:	60bb      	str	r3, [r7, #8]

	static char cmd_buffer[BUFFER_SIZE];

	while (1) {
		uart_write("> ", 2);
 800814a:	2102      	movs	r1, #2
 800814c:	482a      	ldr	r0, [pc, #168]	@ (80081f8 <shell_run+0xbc>)
 800814e:	f7ff fecb 	bl	8007ee8 <uart_write>
		reading = 1;
 8008152:	2301      	movs	r3, #1
 8008154:	60fb      	str	r3, [r7, #12]

		while(reading) {
 8008156:	e047      	b.n	80081e8 <shell_run+0xac>
			char c = uart_read();
 8008158:	f7ff feac 	bl	8007eb4 <uart_read>
 800815c:	4603      	mov	r3, r0
 800815e:	70fb      	strb	r3, [r7, #3]
			int size;

			switch (c) {
 8008160:	78fb      	ldrb	r3, [r7, #3]
 8008162:	2b08      	cmp	r3, #8
 8008164:	d025      	beq.n	80081b2 <shell_run+0x76>
 8008166:	2b0d      	cmp	r3, #13
 8008168:	d12e      	bne.n	80081c8 <shell_run+0x8c>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (print_buffer, BUFFER_SIZE, "\r\n");
 800816a:	4a24      	ldr	r2, [pc, #144]	@ (80081fc <shell_run+0xc0>)
 800816c:	2128      	movs	r1, #40	@ 0x28
 800816e:	4824      	ldr	r0, [pc, #144]	@ (8008200 <shell_run+0xc4>)
 8008170:	f000 fa26 	bl	80085c0 <sniprintf>
 8008174:	6078      	str	r0, [r7, #4]
				uart_write(print_buffer, size);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	b29b      	uxth	r3, r3
 800817a:	4619      	mov	r1, r3
 800817c:	4820      	ldr	r0, [pc, #128]	@ (8008200 <shell_run+0xc4>)
 800817e:	f7ff feb3 	bl	8007ee8 <uart_write>
				cmd_buffer[pos++] = 0;     //add \0 char at end of string
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	1c5a      	adds	r2, r3, #1
 8008186:	60ba      	str	r2, [r7, #8]
 8008188:	4a1e      	ldr	r2, [pc, #120]	@ (8008204 <shell_run+0xc8>)
 800818a:	2100      	movs	r1, #0
 800818c:	54d1      	strb	r1, [r2, r3]
				size = snprintf (print_buffer, BUFFER_SIZE, ":%s\r\n", cmd_buffer);
 800818e:	4b1d      	ldr	r3, [pc, #116]	@ (8008204 <shell_run+0xc8>)
 8008190:	4a1d      	ldr	r2, [pc, #116]	@ (8008208 <shell_run+0xcc>)
 8008192:	2128      	movs	r1, #40	@ 0x28
 8008194:	481a      	ldr	r0, [pc, #104]	@ (8008200 <shell_run+0xc4>)
 8008196:	f000 fa13 	bl	80085c0 <sniprintf>
 800819a:	6078      	str	r0, [r7, #4]
				uart_write(print_buffer, size);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	b29b      	uxth	r3, r3
 80081a0:	4619      	mov	r1, r3
 80081a2:	4817      	ldr	r0, [pc, #92]	@ (8008200 <shell_run+0xc4>)
 80081a4:	f7ff fea0 	bl	8007ee8 <uart_write>
				reading = 0;        //exit read loop
 80081a8:	2300      	movs	r3, #0
 80081aa:	60fb      	str	r3, [r7, #12]
				pos = 0;            //reset buffer
 80081ac:	2300      	movs	r3, #0
 80081ae:	60bb      	str	r3, [r7, #8]
				break;
 80081b0:	e01a      	b.n	80081e8 <shell_run+0xac>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	dd16      	ble.n	80081e6 <shell_run+0xaa>
					pos--;          //remove it in buffer
 80081b8:	68bb      	ldr	r3, [r7, #8]
 80081ba:	3b01      	subs	r3, #1
 80081bc:	60bb      	str	r3, [r7, #8]

					uart_write("\b \b", 3);	// delete the char on the terminal
 80081be:	2103      	movs	r1, #3
 80081c0:	4812      	ldr	r0, [pc, #72]	@ (800820c <shell_run+0xd0>)
 80081c2:	f7ff fe91 	bl	8007ee8 <uart_write>
				}
				break;
 80081c6:	e00e      	b.n	80081e6 <shell_run+0xaa>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	2b27      	cmp	r3, #39	@ 0x27
 80081cc:	dc0c      	bgt.n	80081e8 <shell_run+0xac>
					uart_write(&c, 1);
 80081ce:	1cfb      	adds	r3, r7, #3
 80081d0:	2101      	movs	r1, #1
 80081d2:	4618      	mov	r0, r3
 80081d4:	f7ff fe88 	bl	8007ee8 <uart_write>
					cmd_buffer[pos++] = c; //store
 80081d8:	68bb      	ldr	r3, [r7, #8]
 80081da:	1c5a      	adds	r2, r3, #1
 80081dc:	60ba      	str	r2, [r7, #8]
 80081de:	78f9      	ldrb	r1, [r7, #3]
 80081e0:	4a08      	ldr	r2, [pc, #32]	@ (8008204 <shell_run+0xc8>)
 80081e2:	54d1      	strb	r1, [r2, r3]
 80081e4:	e000      	b.n	80081e8 <shell_run+0xac>
				break;
 80081e6:	bf00      	nop
		while(reading) {
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d1b4      	bne.n	8008158 <shell_run+0x1c>
				}
			}
		}
		shell_exec(cmd_buffer);
 80081ee:	4805      	ldr	r0, [pc, #20]	@ (8008204 <shell_run+0xc8>)
 80081f0:	f7ff ff36 	bl	8008060 <shell_exec>
		uart_write("> ", 2);
 80081f4:	e7a9      	b.n	800814a <shell_run+0xe>
 80081f6:	bf00      	nop
 80081f8:	08009b8c 	.word	0x08009b8c
 80081fc:	08009b90 	.word	0x08009b90
 8008200:	20005468 	.word	0x20005468
 8008204:	20005490 	.word	0x20005490
 8008208:	08009b94 	.word	0x08009b94
 800820c:	08009b9c 	.word	0x08009b9c

08008210 <shell_uart_rx_callback>:
	}
	return 0;
}

void shell_uart_rx_callback(void)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b082      	sub	sp, #8
 8008214:	af00      	add	r7, sp, #0
	BaseType_t hptw;
	xSemaphoreGiveFromISR(sem_uart_rx, &hptw);
 8008216:	4b0b      	ldr	r3, [pc, #44]	@ (8008244 <shell_uart_rx_callback+0x34>)
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	1d3a      	adds	r2, r7, #4
 800821c:	4611      	mov	r1, r2
 800821e:	4618      	mov	r0, r3
 8008220:	f7fd fc42 	bl	8005aa8 <xQueueGiveFromISR>
	portYIELD_FROM_ISR(hptw);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d007      	beq.n	800823a <shell_uart_rx_callback+0x2a>
 800822a:	4b07      	ldr	r3, [pc, #28]	@ (8008248 <shell_uart_rx_callback+0x38>)
 800822c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008230:	601a      	str	r2, [r3, #0]
 8008232:	f3bf 8f4f 	dsb	sy
 8008236:	f3bf 8f6f 	isb	sy
}
 800823a:	bf00      	nop
 800823c:	3708      	adds	r7, #8
 800823e:	46bd      	mov	sp, r7
 8008240:	bd80      	pop	{r7, pc}
 8008242:	bf00      	nop
 8008244:	20005160 	.word	0x20005160
 8008248:	e000ed04 	.word	0xe000ed04

0800824c <atoi>:
 800824c:	220a      	movs	r2, #10
 800824e:	2100      	movs	r1, #0
 8008250:	f000 b87a 	b.w	8008348 <strtol>

08008254 <_strtol_l.isra.0>:
 8008254:	2b24      	cmp	r3, #36	@ 0x24
 8008256:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800825a:	4686      	mov	lr, r0
 800825c:	4690      	mov	r8, r2
 800825e:	d801      	bhi.n	8008264 <_strtol_l.isra.0+0x10>
 8008260:	2b01      	cmp	r3, #1
 8008262:	d106      	bne.n	8008272 <_strtol_l.isra.0+0x1e>
 8008264:	f000 fb08 	bl	8008878 <__errno>
 8008268:	2316      	movs	r3, #22
 800826a:	6003      	str	r3, [r0, #0]
 800826c:	2000      	movs	r0, #0
 800826e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008272:	4834      	ldr	r0, [pc, #208]	@ (8008344 <_strtol_l.isra.0+0xf0>)
 8008274:	460d      	mov	r5, r1
 8008276:	462a      	mov	r2, r5
 8008278:	f815 4b01 	ldrb.w	r4, [r5], #1
 800827c:	5d06      	ldrb	r6, [r0, r4]
 800827e:	f016 0608 	ands.w	r6, r6, #8
 8008282:	d1f8      	bne.n	8008276 <_strtol_l.isra.0+0x22>
 8008284:	2c2d      	cmp	r4, #45	@ 0x2d
 8008286:	d110      	bne.n	80082aa <_strtol_l.isra.0+0x56>
 8008288:	782c      	ldrb	r4, [r5, #0]
 800828a:	2601      	movs	r6, #1
 800828c:	1c95      	adds	r5, r2, #2
 800828e:	f033 0210 	bics.w	r2, r3, #16
 8008292:	d115      	bne.n	80082c0 <_strtol_l.isra.0+0x6c>
 8008294:	2c30      	cmp	r4, #48	@ 0x30
 8008296:	d10d      	bne.n	80082b4 <_strtol_l.isra.0+0x60>
 8008298:	782a      	ldrb	r2, [r5, #0]
 800829a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800829e:	2a58      	cmp	r2, #88	@ 0x58
 80082a0:	d108      	bne.n	80082b4 <_strtol_l.isra.0+0x60>
 80082a2:	786c      	ldrb	r4, [r5, #1]
 80082a4:	3502      	adds	r5, #2
 80082a6:	2310      	movs	r3, #16
 80082a8:	e00a      	b.n	80082c0 <_strtol_l.isra.0+0x6c>
 80082aa:	2c2b      	cmp	r4, #43	@ 0x2b
 80082ac:	bf04      	itt	eq
 80082ae:	782c      	ldrbeq	r4, [r5, #0]
 80082b0:	1c95      	addeq	r5, r2, #2
 80082b2:	e7ec      	b.n	800828e <_strtol_l.isra.0+0x3a>
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d1f6      	bne.n	80082a6 <_strtol_l.isra.0+0x52>
 80082b8:	2c30      	cmp	r4, #48	@ 0x30
 80082ba:	bf14      	ite	ne
 80082bc:	230a      	movne	r3, #10
 80082be:	2308      	moveq	r3, #8
 80082c0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80082c4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80082c8:	2200      	movs	r2, #0
 80082ca:	fbbc f9f3 	udiv	r9, ip, r3
 80082ce:	4610      	mov	r0, r2
 80082d0:	fb03 ca19 	mls	sl, r3, r9, ip
 80082d4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80082d8:	2f09      	cmp	r7, #9
 80082da:	d80f      	bhi.n	80082fc <_strtol_l.isra.0+0xa8>
 80082dc:	463c      	mov	r4, r7
 80082de:	42a3      	cmp	r3, r4
 80082e0:	dd1b      	ble.n	800831a <_strtol_l.isra.0+0xc6>
 80082e2:	1c57      	adds	r7, r2, #1
 80082e4:	d007      	beq.n	80082f6 <_strtol_l.isra.0+0xa2>
 80082e6:	4581      	cmp	r9, r0
 80082e8:	d314      	bcc.n	8008314 <_strtol_l.isra.0+0xc0>
 80082ea:	d101      	bne.n	80082f0 <_strtol_l.isra.0+0x9c>
 80082ec:	45a2      	cmp	sl, r4
 80082ee:	db11      	blt.n	8008314 <_strtol_l.isra.0+0xc0>
 80082f0:	fb00 4003 	mla	r0, r0, r3, r4
 80082f4:	2201      	movs	r2, #1
 80082f6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80082fa:	e7eb      	b.n	80082d4 <_strtol_l.isra.0+0x80>
 80082fc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008300:	2f19      	cmp	r7, #25
 8008302:	d801      	bhi.n	8008308 <_strtol_l.isra.0+0xb4>
 8008304:	3c37      	subs	r4, #55	@ 0x37
 8008306:	e7ea      	b.n	80082de <_strtol_l.isra.0+0x8a>
 8008308:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800830c:	2f19      	cmp	r7, #25
 800830e:	d804      	bhi.n	800831a <_strtol_l.isra.0+0xc6>
 8008310:	3c57      	subs	r4, #87	@ 0x57
 8008312:	e7e4      	b.n	80082de <_strtol_l.isra.0+0x8a>
 8008314:	f04f 32ff 	mov.w	r2, #4294967295
 8008318:	e7ed      	b.n	80082f6 <_strtol_l.isra.0+0xa2>
 800831a:	1c53      	adds	r3, r2, #1
 800831c:	d108      	bne.n	8008330 <_strtol_l.isra.0+0xdc>
 800831e:	2322      	movs	r3, #34	@ 0x22
 8008320:	f8ce 3000 	str.w	r3, [lr]
 8008324:	4660      	mov	r0, ip
 8008326:	f1b8 0f00 	cmp.w	r8, #0
 800832a:	d0a0      	beq.n	800826e <_strtol_l.isra.0+0x1a>
 800832c:	1e69      	subs	r1, r5, #1
 800832e:	e006      	b.n	800833e <_strtol_l.isra.0+0xea>
 8008330:	b106      	cbz	r6, 8008334 <_strtol_l.isra.0+0xe0>
 8008332:	4240      	negs	r0, r0
 8008334:	f1b8 0f00 	cmp.w	r8, #0
 8008338:	d099      	beq.n	800826e <_strtol_l.isra.0+0x1a>
 800833a:	2a00      	cmp	r2, #0
 800833c:	d1f6      	bne.n	800832c <_strtol_l.isra.0+0xd8>
 800833e:	f8c8 1000 	str.w	r1, [r8]
 8008342:	e794      	b.n	800826e <_strtol_l.isra.0+0x1a>
 8008344:	08009be1 	.word	0x08009be1

08008348 <strtol>:
 8008348:	4613      	mov	r3, r2
 800834a:	460a      	mov	r2, r1
 800834c:	4601      	mov	r1, r0
 800834e:	4802      	ldr	r0, [pc, #8]	@ (8008358 <strtol+0x10>)
 8008350:	6800      	ldr	r0, [r0, #0]
 8008352:	f7ff bf7f 	b.w	8008254 <_strtol_l.isra.0>
 8008356:	bf00      	nop
 8008358:	20000020 	.word	0x20000020

0800835c <std>:
 800835c:	2300      	movs	r3, #0
 800835e:	b510      	push	{r4, lr}
 8008360:	4604      	mov	r4, r0
 8008362:	e9c0 3300 	strd	r3, r3, [r0]
 8008366:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800836a:	6083      	str	r3, [r0, #8]
 800836c:	8181      	strh	r1, [r0, #12]
 800836e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008370:	81c2      	strh	r2, [r0, #14]
 8008372:	6183      	str	r3, [r0, #24]
 8008374:	4619      	mov	r1, r3
 8008376:	2208      	movs	r2, #8
 8008378:	305c      	adds	r0, #92	@ 0x5c
 800837a:	f000 fa2f 	bl	80087dc <memset>
 800837e:	4b0d      	ldr	r3, [pc, #52]	@ (80083b4 <std+0x58>)
 8008380:	6263      	str	r3, [r4, #36]	@ 0x24
 8008382:	4b0d      	ldr	r3, [pc, #52]	@ (80083b8 <std+0x5c>)
 8008384:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008386:	4b0d      	ldr	r3, [pc, #52]	@ (80083bc <std+0x60>)
 8008388:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800838a:	4b0d      	ldr	r3, [pc, #52]	@ (80083c0 <std+0x64>)
 800838c:	6323      	str	r3, [r4, #48]	@ 0x30
 800838e:	4b0d      	ldr	r3, [pc, #52]	@ (80083c4 <std+0x68>)
 8008390:	6224      	str	r4, [r4, #32]
 8008392:	429c      	cmp	r4, r3
 8008394:	d006      	beq.n	80083a4 <std+0x48>
 8008396:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800839a:	4294      	cmp	r4, r2
 800839c:	d002      	beq.n	80083a4 <std+0x48>
 800839e:	33d0      	adds	r3, #208	@ 0xd0
 80083a0:	429c      	cmp	r4, r3
 80083a2:	d105      	bne.n	80083b0 <std+0x54>
 80083a4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80083a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80083ac:	f000 ba8e 	b.w	80088cc <__retarget_lock_init_recursive>
 80083b0:	bd10      	pop	{r4, pc}
 80083b2:	bf00      	nop
 80083b4:	0800862d 	.word	0x0800862d
 80083b8:	0800864f 	.word	0x0800864f
 80083bc:	08008687 	.word	0x08008687
 80083c0:	080086ab 	.word	0x080086ab
 80083c4:	200054b8 	.word	0x200054b8

080083c8 <stdio_exit_handler>:
 80083c8:	4a02      	ldr	r2, [pc, #8]	@ (80083d4 <stdio_exit_handler+0xc>)
 80083ca:	4903      	ldr	r1, [pc, #12]	@ (80083d8 <stdio_exit_handler+0x10>)
 80083cc:	4803      	ldr	r0, [pc, #12]	@ (80083dc <stdio_exit_handler+0x14>)
 80083ce:	f000 b869 	b.w	80084a4 <_fwalk_sglue>
 80083d2:	bf00      	nop
 80083d4:	20000014 	.word	0x20000014
 80083d8:	08009435 	.word	0x08009435
 80083dc:	20000024 	.word	0x20000024

080083e0 <cleanup_stdio>:
 80083e0:	6841      	ldr	r1, [r0, #4]
 80083e2:	4b0c      	ldr	r3, [pc, #48]	@ (8008414 <cleanup_stdio+0x34>)
 80083e4:	4299      	cmp	r1, r3
 80083e6:	b510      	push	{r4, lr}
 80083e8:	4604      	mov	r4, r0
 80083ea:	d001      	beq.n	80083f0 <cleanup_stdio+0x10>
 80083ec:	f001 f822 	bl	8009434 <_fflush_r>
 80083f0:	68a1      	ldr	r1, [r4, #8]
 80083f2:	4b09      	ldr	r3, [pc, #36]	@ (8008418 <cleanup_stdio+0x38>)
 80083f4:	4299      	cmp	r1, r3
 80083f6:	d002      	beq.n	80083fe <cleanup_stdio+0x1e>
 80083f8:	4620      	mov	r0, r4
 80083fa:	f001 f81b 	bl	8009434 <_fflush_r>
 80083fe:	68e1      	ldr	r1, [r4, #12]
 8008400:	4b06      	ldr	r3, [pc, #24]	@ (800841c <cleanup_stdio+0x3c>)
 8008402:	4299      	cmp	r1, r3
 8008404:	d004      	beq.n	8008410 <cleanup_stdio+0x30>
 8008406:	4620      	mov	r0, r4
 8008408:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800840c:	f001 b812 	b.w	8009434 <_fflush_r>
 8008410:	bd10      	pop	{r4, pc}
 8008412:	bf00      	nop
 8008414:	200054b8 	.word	0x200054b8
 8008418:	20005520 	.word	0x20005520
 800841c:	20005588 	.word	0x20005588

08008420 <global_stdio_init.part.0>:
 8008420:	b510      	push	{r4, lr}
 8008422:	4b0b      	ldr	r3, [pc, #44]	@ (8008450 <global_stdio_init.part.0+0x30>)
 8008424:	4c0b      	ldr	r4, [pc, #44]	@ (8008454 <global_stdio_init.part.0+0x34>)
 8008426:	4a0c      	ldr	r2, [pc, #48]	@ (8008458 <global_stdio_init.part.0+0x38>)
 8008428:	601a      	str	r2, [r3, #0]
 800842a:	4620      	mov	r0, r4
 800842c:	2200      	movs	r2, #0
 800842e:	2104      	movs	r1, #4
 8008430:	f7ff ff94 	bl	800835c <std>
 8008434:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008438:	2201      	movs	r2, #1
 800843a:	2109      	movs	r1, #9
 800843c:	f7ff ff8e 	bl	800835c <std>
 8008440:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008444:	2202      	movs	r2, #2
 8008446:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800844a:	2112      	movs	r1, #18
 800844c:	f7ff bf86 	b.w	800835c <std>
 8008450:	200055f0 	.word	0x200055f0
 8008454:	200054b8 	.word	0x200054b8
 8008458:	080083c9 	.word	0x080083c9

0800845c <__sfp_lock_acquire>:
 800845c:	4801      	ldr	r0, [pc, #4]	@ (8008464 <__sfp_lock_acquire+0x8>)
 800845e:	f000 ba36 	b.w	80088ce <__retarget_lock_acquire_recursive>
 8008462:	bf00      	nop
 8008464:	200055f9 	.word	0x200055f9

08008468 <__sfp_lock_release>:
 8008468:	4801      	ldr	r0, [pc, #4]	@ (8008470 <__sfp_lock_release+0x8>)
 800846a:	f000 ba31 	b.w	80088d0 <__retarget_lock_release_recursive>
 800846e:	bf00      	nop
 8008470:	200055f9 	.word	0x200055f9

08008474 <__sinit>:
 8008474:	b510      	push	{r4, lr}
 8008476:	4604      	mov	r4, r0
 8008478:	f7ff fff0 	bl	800845c <__sfp_lock_acquire>
 800847c:	6a23      	ldr	r3, [r4, #32]
 800847e:	b11b      	cbz	r3, 8008488 <__sinit+0x14>
 8008480:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008484:	f7ff bff0 	b.w	8008468 <__sfp_lock_release>
 8008488:	4b04      	ldr	r3, [pc, #16]	@ (800849c <__sinit+0x28>)
 800848a:	6223      	str	r3, [r4, #32]
 800848c:	4b04      	ldr	r3, [pc, #16]	@ (80084a0 <__sinit+0x2c>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d1f5      	bne.n	8008480 <__sinit+0xc>
 8008494:	f7ff ffc4 	bl	8008420 <global_stdio_init.part.0>
 8008498:	e7f2      	b.n	8008480 <__sinit+0xc>
 800849a:	bf00      	nop
 800849c:	080083e1 	.word	0x080083e1
 80084a0:	200055f0 	.word	0x200055f0

080084a4 <_fwalk_sglue>:
 80084a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084a8:	4607      	mov	r7, r0
 80084aa:	4688      	mov	r8, r1
 80084ac:	4614      	mov	r4, r2
 80084ae:	2600      	movs	r6, #0
 80084b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80084b4:	f1b9 0901 	subs.w	r9, r9, #1
 80084b8:	d505      	bpl.n	80084c6 <_fwalk_sglue+0x22>
 80084ba:	6824      	ldr	r4, [r4, #0]
 80084bc:	2c00      	cmp	r4, #0
 80084be:	d1f7      	bne.n	80084b0 <_fwalk_sglue+0xc>
 80084c0:	4630      	mov	r0, r6
 80084c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084c6:	89ab      	ldrh	r3, [r5, #12]
 80084c8:	2b01      	cmp	r3, #1
 80084ca:	d907      	bls.n	80084dc <_fwalk_sglue+0x38>
 80084cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80084d0:	3301      	adds	r3, #1
 80084d2:	d003      	beq.n	80084dc <_fwalk_sglue+0x38>
 80084d4:	4629      	mov	r1, r5
 80084d6:	4638      	mov	r0, r7
 80084d8:	47c0      	blx	r8
 80084da:	4306      	orrs	r6, r0
 80084dc:	3568      	adds	r5, #104	@ 0x68
 80084de:	e7e9      	b.n	80084b4 <_fwalk_sglue+0x10>

080084e0 <iprintf>:
 80084e0:	b40f      	push	{r0, r1, r2, r3}
 80084e2:	b507      	push	{r0, r1, r2, lr}
 80084e4:	4906      	ldr	r1, [pc, #24]	@ (8008500 <iprintf+0x20>)
 80084e6:	ab04      	add	r3, sp, #16
 80084e8:	6808      	ldr	r0, [r1, #0]
 80084ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80084ee:	6881      	ldr	r1, [r0, #8]
 80084f0:	9301      	str	r3, [sp, #4]
 80084f2:	f000 fc77 	bl	8008de4 <_vfiprintf_r>
 80084f6:	b003      	add	sp, #12
 80084f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80084fc:	b004      	add	sp, #16
 80084fe:	4770      	bx	lr
 8008500:	20000020 	.word	0x20000020

08008504 <_puts_r>:
 8008504:	6a03      	ldr	r3, [r0, #32]
 8008506:	b570      	push	{r4, r5, r6, lr}
 8008508:	6884      	ldr	r4, [r0, #8]
 800850a:	4605      	mov	r5, r0
 800850c:	460e      	mov	r6, r1
 800850e:	b90b      	cbnz	r3, 8008514 <_puts_r+0x10>
 8008510:	f7ff ffb0 	bl	8008474 <__sinit>
 8008514:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008516:	07db      	lsls	r3, r3, #31
 8008518:	d405      	bmi.n	8008526 <_puts_r+0x22>
 800851a:	89a3      	ldrh	r3, [r4, #12]
 800851c:	0598      	lsls	r0, r3, #22
 800851e:	d402      	bmi.n	8008526 <_puts_r+0x22>
 8008520:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008522:	f000 f9d4 	bl	80088ce <__retarget_lock_acquire_recursive>
 8008526:	89a3      	ldrh	r3, [r4, #12]
 8008528:	0719      	lsls	r1, r3, #28
 800852a:	d502      	bpl.n	8008532 <_puts_r+0x2e>
 800852c:	6923      	ldr	r3, [r4, #16]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d135      	bne.n	800859e <_puts_r+0x9a>
 8008532:	4621      	mov	r1, r4
 8008534:	4628      	mov	r0, r5
 8008536:	f000 f8fb 	bl	8008730 <__swsetup_r>
 800853a:	b380      	cbz	r0, 800859e <_puts_r+0x9a>
 800853c:	f04f 35ff 	mov.w	r5, #4294967295
 8008540:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008542:	07da      	lsls	r2, r3, #31
 8008544:	d405      	bmi.n	8008552 <_puts_r+0x4e>
 8008546:	89a3      	ldrh	r3, [r4, #12]
 8008548:	059b      	lsls	r3, r3, #22
 800854a:	d402      	bmi.n	8008552 <_puts_r+0x4e>
 800854c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800854e:	f000 f9bf 	bl	80088d0 <__retarget_lock_release_recursive>
 8008552:	4628      	mov	r0, r5
 8008554:	bd70      	pop	{r4, r5, r6, pc}
 8008556:	2b00      	cmp	r3, #0
 8008558:	da04      	bge.n	8008564 <_puts_r+0x60>
 800855a:	69a2      	ldr	r2, [r4, #24]
 800855c:	429a      	cmp	r2, r3
 800855e:	dc17      	bgt.n	8008590 <_puts_r+0x8c>
 8008560:	290a      	cmp	r1, #10
 8008562:	d015      	beq.n	8008590 <_puts_r+0x8c>
 8008564:	6823      	ldr	r3, [r4, #0]
 8008566:	1c5a      	adds	r2, r3, #1
 8008568:	6022      	str	r2, [r4, #0]
 800856a:	7019      	strb	r1, [r3, #0]
 800856c:	68a3      	ldr	r3, [r4, #8]
 800856e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008572:	3b01      	subs	r3, #1
 8008574:	60a3      	str	r3, [r4, #8]
 8008576:	2900      	cmp	r1, #0
 8008578:	d1ed      	bne.n	8008556 <_puts_r+0x52>
 800857a:	2b00      	cmp	r3, #0
 800857c:	da11      	bge.n	80085a2 <_puts_r+0x9e>
 800857e:	4622      	mov	r2, r4
 8008580:	210a      	movs	r1, #10
 8008582:	4628      	mov	r0, r5
 8008584:	f000 f895 	bl	80086b2 <__swbuf_r>
 8008588:	3001      	adds	r0, #1
 800858a:	d0d7      	beq.n	800853c <_puts_r+0x38>
 800858c:	250a      	movs	r5, #10
 800858e:	e7d7      	b.n	8008540 <_puts_r+0x3c>
 8008590:	4622      	mov	r2, r4
 8008592:	4628      	mov	r0, r5
 8008594:	f000 f88d 	bl	80086b2 <__swbuf_r>
 8008598:	3001      	adds	r0, #1
 800859a:	d1e7      	bne.n	800856c <_puts_r+0x68>
 800859c:	e7ce      	b.n	800853c <_puts_r+0x38>
 800859e:	3e01      	subs	r6, #1
 80085a0:	e7e4      	b.n	800856c <_puts_r+0x68>
 80085a2:	6823      	ldr	r3, [r4, #0]
 80085a4:	1c5a      	adds	r2, r3, #1
 80085a6:	6022      	str	r2, [r4, #0]
 80085a8:	220a      	movs	r2, #10
 80085aa:	701a      	strb	r2, [r3, #0]
 80085ac:	e7ee      	b.n	800858c <_puts_r+0x88>
	...

080085b0 <puts>:
 80085b0:	4b02      	ldr	r3, [pc, #8]	@ (80085bc <puts+0xc>)
 80085b2:	4601      	mov	r1, r0
 80085b4:	6818      	ldr	r0, [r3, #0]
 80085b6:	f7ff bfa5 	b.w	8008504 <_puts_r>
 80085ba:	bf00      	nop
 80085bc:	20000020 	.word	0x20000020

080085c0 <sniprintf>:
 80085c0:	b40c      	push	{r2, r3}
 80085c2:	b530      	push	{r4, r5, lr}
 80085c4:	4b18      	ldr	r3, [pc, #96]	@ (8008628 <sniprintf+0x68>)
 80085c6:	1e0c      	subs	r4, r1, #0
 80085c8:	681d      	ldr	r5, [r3, #0]
 80085ca:	b09d      	sub	sp, #116	@ 0x74
 80085cc:	da08      	bge.n	80085e0 <sniprintf+0x20>
 80085ce:	238b      	movs	r3, #139	@ 0x8b
 80085d0:	602b      	str	r3, [r5, #0]
 80085d2:	f04f 30ff 	mov.w	r0, #4294967295
 80085d6:	b01d      	add	sp, #116	@ 0x74
 80085d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80085dc:	b002      	add	sp, #8
 80085de:	4770      	bx	lr
 80085e0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80085e4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80085e8:	f04f 0300 	mov.w	r3, #0
 80085ec:	931b      	str	r3, [sp, #108]	@ 0x6c
 80085ee:	bf14      	ite	ne
 80085f0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80085f4:	4623      	moveq	r3, r4
 80085f6:	9304      	str	r3, [sp, #16]
 80085f8:	9307      	str	r3, [sp, #28]
 80085fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80085fe:	9002      	str	r0, [sp, #8]
 8008600:	9006      	str	r0, [sp, #24]
 8008602:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008606:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008608:	ab21      	add	r3, sp, #132	@ 0x84
 800860a:	a902      	add	r1, sp, #8
 800860c:	4628      	mov	r0, r5
 800860e:	9301      	str	r3, [sp, #4]
 8008610:	f000 fac2 	bl	8008b98 <_svfiprintf_r>
 8008614:	1c43      	adds	r3, r0, #1
 8008616:	bfbc      	itt	lt
 8008618:	238b      	movlt	r3, #139	@ 0x8b
 800861a:	602b      	strlt	r3, [r5, #0]
 800861c:	2c00      	cmp	r4, #0
 800861e:	d0da      	beq.n	80085d6 <sniprintf+0x16>
 8008620:	9b02      	ldr	r3, [sp, #8]
 8008622:	2200      	movs	r2, #0
 8008624:	701a      	strb	r2, [r3, #0]
 8008626:	e7d6      	b.n	80085d6 <sniprintf+0x16>
 8008628:	20000020 	.word	0x20000020

0800862c <__sread>:
 800862c:	b510      	push	{r4, lr}
 800862e:	460c      	mov	r4, r1
 8008630:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008634:	f000 f8fc 	bl	8008830 <_read_r>
 8008638:	2800      	cmp	r0, #0
 800863a:	bfab      	itete	ge
 800863c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800863e:	89a3      	ldrhlt	r3, [r4, #12]
 8008640:	181b      	addge	r3, r3, r0
 8008642:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008646:	bfac      	ite	ge
 8008648:	6563      	strge	r3, [r4, #84]	@ 0x54
 800864a:	81a3      	strhlt	r3, [r4, #12]
 800864c:	bd10      	pop	{r4, pc}

0800864e <__swrite>:
 800864e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008652:	461f      	mov	r7, r3
 8008654:	898b      	ldrh	r3, [r1, #12]
 8008656:	05db      	lsls	r3, r3, #23
 8008658:	4605      	mov	r5, r0
 800865a:	460c      	mov	r4, r1
 800865c:	4616      	mov	r6, r2
 800865e:	d505      	bpl.n	800866c <__swrite+0x1e>
 8008660:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008664:	2302      	movs	r3, #2
 8008666:	2200      	movs	r2, #0
 8008668:	f000 f8d0 	bl	800880c <_lseek_r>
 800866c:	89a3      	ldrh	r3, [r4, #12]
 800866e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008672:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008676:	81a3      	strh	r3, [r4, #12]
 8008678:	4632      	mov	r2, r6
 800867a:	463b      	mov	r3, r7
 800867c:	4628      	mov	r0, r5
 800867e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008682:	f000 b8e7 	b.w	8008854 <_write_r>

08008686 <__sseek>:
 8008686:	b510      	push	{r4, lr}
 8008688:	460c      	mov	r4, r1
 800868a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800868e:	f000 f8bd 	bl	800880c <_lseek_r>
 8008692:	1c43      	adds	r3, r0, #1
 8008694:	89a3      	ldrh	r3, [r4, #12]
 8008696:	bf15      	itete	ne
 8008698:	6560      	strne	r0, [r4, #84]	@ 0x54
 800869a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800869e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80086a2:	81a3      	strheq	r3, [r4, #12]
 80086a4:	bf18      	it	ne
 80086a6:	81a3      	strhne	r3, [r4, #12]
 80086a8:	bd10      	pop	{r4, pc}

080086aa <__sclose>:
 80086aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086ae:	f000 b89d 	b.w	80087ec <_close_r>

080086b2 <__swbuf_r>:
 80086b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086b4:	460e      	mov	r6, r1
 80086b6:	4614      	mov	r4, r2
 80086b8:	4605      	mov	r5, r0
 80086ba:	b118      	cbz	r0, 80086c4 <__swbuf_r+0x12>
 80086bc:	6a03      	ldr	r3, [r0, #32]
 80086be:	b90b      	cbnz	r3, 80086c4 <__swbuf_r+0x12>
 80086c0:	f7ff fed8 	bl	8008474 <__sinit>
 80086c4:	69a3      	ldr	r3, [r4, #24]
 80086c6:	60a3      	str	r3, [r4, #8]
 80086c8:	89a3      	ldrh	r3, [r4, #12]
 80086ca:	071a      	lsls	r2, r3, #28
 80086cc:	d501      	bpl.n	80086d2 <__swbuf_r+0x20>
 80086ce:	6923      	ldr	r3, [r4, #16]
 80086d0:	b943      	cbnz	r3, 80086e4 <__swbuf_r+0x32>
 80086d2:	4621      	mov	r1, r4
 80086d4:	4628      	mov	r0, r5
 80086d6:	f000 f82b 	bl	8008730 <__swsetup_r>
 80086da:	b118      	cbz	r0, 80086e4 <__swbuf_r+0x32>
 80086dc:	f04f 37ff 	mov.w	r7, #4294967295
 80086e0:	4638      	mov	r0, r7
 80086e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086e4:	6823      	ldr	r3, [r4, #0]
 80086e6:	6922      	ldr	r2, [r4, #16]
 80086e8:	1a98      	subs	r0, r3, r2
 80086ea:	6963      	ldr	r3, [r4, #20]
 80086ec:	b2f6      	uxtb	r6, r6
 80086ee:	4283      	cmp	r3, r0
 80086f0:	4637      	mov	r7, r6
 80086f2:	dc05      	bgt.n	8008700 <__swbuf_r+0x4e>
 80086f4:	4621      	mov	r1, r4
 80086f6:	4628      	mov	r0, r5
 80086f8:	f000 fe9c 	bl	8009434 <_fflush_r>
 80086fc:	2800      	cmp	r0, #0
 80086fe:	d1ed      	bne.n	80086dc <__swbuf_r+0x2a>
 8008700:	68a3      	ldr	r3, [r4, #8]
 8008702:	3b01      	subs	r3, #1
 8008704:	60a3      	str	r3, [r4, #8]
 8008706:	6823      	ldr	r3, [r4, #0]
 8008708:	1c5a      	adds	r2, r3, #1
 800870a:	6022      	str	r2, [r4, #0]
 800870c:	701e      	strb	r6, [r3, #0]
 800870e:	6962      	ldr	r2, [r4, #20]
 8008710:	1c43      	adds	r3, r0, #1
 8008712:	429a      	cmp	r2, r3
 8008714:	d004      	beq.n	8008720 <__swbuf_r+0x6e>
 8008716:	89a3      	ldrh	r3, [r4, #12]
 8008718:	07db      	lsls	r3, r3, #31
 800871a:	d5e1      	bpl.n	80086e0 <__swbuf_r+0x2e>
 800871c:	2e0a      	cmp	r6, #10
 800871e:	d1df      	bne.n	80086e0 <__swbuf_r+0x2e>
 8008720:	4621      	mov	r1, r4
 8008722:	4628      	mov	r0, r5
 8008724:	f000 fe86 	bl	8009434 <_fflush_r>
 8008728:	2800      	cmp	r0, #0
 800872a:	d0d9      	beq.n	80086e0 <__swbuf_r+0x2e>
 800872c:	e7d6      	b.n	80086dc <__swbuf_r+0x2a>
	...

08008730 <__swsetup_r>:
 8008730:	b538      	push	{r3, r4, r5, lr}
 8008732:	4b29      	ldr	r3, [pc, #164]	@ (80087d8 <__swsetup_r+0xa8>)
 8008734:	4605      	mov	r5, r0
 8008736:	6818      	ldr	r0, [r3, #0]
 8008738:	460c      	mov	r4, r1
 800873a:	b118      	cbz	r0, 8008744 <__swsetup_r+0x14>
 800873c:	6a03      	ldr	r3, [r0, #32]
 800873e:	b90b      	cbnz	r3, 8008744 <__swsetup_r+0x14>
 8008740:	f7ff fe98 	bl	8008474 <__sinit>
 8008744:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008748:	0719      	lsls	r1, r3, #28
 800874a:	d422      	bmi.n	8008792 <__swsetup_r+0x62>
 800874c:	06da      	lsls	r2, r3, #27
 800874e:	d407      	bmi.n	8008760 <__swsetup_r+0x30>
 8008750:	2209      	movs	r2, #9
 8008752:	602a      	str	r2, [r5, #0]
 8008754:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008758:	81a3      	strh	r3, [r4, #12]
 800875a:	f04f 30ff 	mov.w	r0, #4294967295
 800875e:	e033      	b.n	80087c8 <__swsetup_r+0x98>
 8008760:	0758      	lsls	r0, r3, #29
 8008762:	d512      	bpl.n	800878a <__swsetup_r+0x5a>
 8008764:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008766:	b141      	cbz	r1, 800877a <__swsetup_r+0x4a>
 8008768:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800876c:	4299      	cmp	r1, r3
 800876e:	d002      	beq.n	8008776 <__swsetup_r+0x46>
 8008770:	4628      	mov	r0, r5
 8008772:	f000 f8bd 	bl	80088f0 <_free_r>
 8008776:	2300      	movs	r3, #0
 8008778:	6363      	str	r3, [r4, #52]	@ 0x34
 800877a:	89a3      	ldrh	r3, [r4, #12]
 800877c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008780:	81a3      	strh	r3, [r4, #12]
 8008782:	2300      	movs	r3, #0
 8008784:	6063      	str	r3, [r4, #4]
 8008786:	6923      	ldr	r3, [r4, #16]
 8008788:	6023      	str	r3, [r4, #0]
 800878a:	89a3      	ldrh	r3, [r4, #12]
 800878c:	f043 0308 	orr.w	r3, r3, #8
 8008790:	81a3      	strh	r3, [r4, #12]
 8008792:	6923      	ldr	r3, [r4, #16]
 8008794:	b94b      	cbnz	r3, 80087aa <__swsetup_r+0x7a>
 8008796:	89a3      	ldrh	r3, [r4, #12]
 8008798:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800879c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80087a0:	d003      	beq.n	80087aa <__swsetup_r+0x7a>
 80087a2:	4621      	mov	r1, r4
 80087a4:	4628      	mov	r0, r5
 80087a6:	f000 fe93 	bl	80094d0 <__smakebuf_r>
 80087aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087ae:	f013 0201 	ands.w	r2, r3, #1
 80087b2:	d00a      	beq.n	80087ca <__swsetup_r+0x9a>
 80087b4:	2200      	movs	r2, #0
 80087b6:	60a2      	str	r2, [r4, #8]
 80087b8:	6962      	ldr	r2, [r4, #20]
 80087ba:	4252      	negs	r2, r2
 80087bc:	61a2      	str	r2, [r4, #24]
 80087be:	6922      	ldr	r2, [r4, #16]
 80087c0:	b942      	cbnz	r2, 80087d4 <__swsetup_r+0xa4>
 80087c2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80087c6:	d1c5      	bne.n	8008754 <__swsetup_r+0x24>
 80087c8:	bd38      	pop	{r3, r4, r5, pc}
 80087ca:	0799      	lsls	r1, r3, #30
 80087cc:	bf58      	it	pl
 80087ce:	6962      	ldrpl	r2, [r4, #20]
 80087d0:	60a2      	str	r2, [r4, #8]
 80087d2:	e7f4      	b.n	80087be <__swsetup_r+0x8e>
 80087d4:	2000      	movs	r0, #0
 80087d6:	e7f7      	b.n	80087c8 <__swsetup_r+0x98>
 80087d8:	20000020 	.word	0x20000020

080087dc <memset>:
 80087dc:	4402      	add	r2, r0
 80087de:	4603      	mov	r3, r0
 80087e0:	4293      	cmp	r3, r2
 80087e2:	d100      	bne.n	80087e6 <memset+0xa>
 80087e4:	4770      	bx	lr
 80087e6:	f803 1b01 	strb.w	r1, [r3], #1
 80087ea:	e7f9      	b.n	80087e0 <memset+0x4>

080087ec <_close_r>:
 80087ec:	b538      	push	{r3, r4, r5, lr}
 80087ee:	4d06      	ldr	r5, [pc, #24]	@ (8008808 <_close_r+0x1c>)
 80087f0:	2300      	movs	r3, #0
 80087f2:	4604      	mov	r4, r0
 80087f4:	4608      	mov	r0, r1
 80087f6:	602b      	str	r3, [r5, #0]
 80087f8:	f7f8 fafd 	bl	8000df6 <_close>
 80087fc:	1c43      	adds	r3, r0, #1
 80087fe:	d102      	bne.n	8008806 <_close_r+0x1a>
 8008800:	682b      	ldr	r3, [r5, #0]
 8008802:	b103      	cbz	r3, 8008806 <_close_r+0x1a>
 8008804:	6023      	str	r3, [r4, #0]
 8008806:	bd38      	pop	{r3, r4, r5, pc}
 8008808:	200055f4 	.word	0x200055f4

0800880c <_lseek_r>:
 800880c:	b538      	push	{r3, r4, r5, lr}
 800880e:	4d07      	ldr	r5, [pc, #28]	@ (800882c <_lseek_r+0x20>)
 8008810:	4604      	mov	r4, r0
 8008812:	4608      	mov	r0, r1
 8008814:	4611      	mov	r1, r2
 8008816:	2200      	movs	r2, #0
 8008818:	602a      	str	r2, [r5, #0]
 800881a:	461a      	mov	r2, r3
 800881c:	f7f8 fb12 	bl	8000e44 <_lseek>
 8008820:	1c43      	adds	r3, r0, #1
 8008822:	d102      	bne.n	800882a <_lseek_r+0x1e>
 8008824:	682b      	ldr	r3, [r5, #0]
 8008826:	b103      	cbz	r3, 800882a <_lseek_r+0x1e>
 8008828:	6023      	str	r3, [r4, #0]
 800882a:	bd38      	pop	{r3, r4, r5, pc}
 800882c:	200055f4 	.word	0x200055f4

08008830 <_read_r>:
 8008830:	b538      	push	{r3, r4, r5, lr}
 8008832:	4d07      	ldr	r5, [pc, #28]	@ (8008850 <_read_r+0x20>)
 8008834:	4604      	mov	r4, r0
 8008836:	4608      	mov	r0, r1
 8008838:	4611      	mov	r1, r2
 800883a:	2200      	movs	r2, #0
 800883c:	602a      	str	r2, [r5, #0]
 800883e:	461a      	mov	r2, r3
 8008840:	f7f8 faa0 	bl	8000d84 <_read>
 8008844:	1c43      	adds	r3, r0, #1
 8008846:	d102      	bne.n	800884e <_read_r+0x1e>
 8008848:	682b      	ldr	r3, [r5, #0]
 800884a:	b103      	cbz	r3, 800884e <_read_r+0x1e>
 800884c:	6023      	str	r3, [r4, #0]
 800884e:	bd38      	pop	{r3, r4, r5, pc}
 8008850:	200055f4 	.word	0x200055f4

08008854 <_write_r>:
 8008854:	b538      	push	{r3, r4, r5, lr}
 8008856:	4d07      	ldr	r5, [pc, #28]	@ (8008874 <_write_r+0x20>)
 8008858:	4604      	mov	r4, r0
 800885a:	4608      	mov	r0, r1
 800885c:	4611      	mov	r1, r2
 800885e:	2200      	movs	r2, #0
 8008860:	602a      	str	r2, [r5, #0]
 8008862:	461a      	mov	r2, r3
 8008864:	f7f8 faab 	bl	8000dbe <_write>
 8008868:	1c43      	adds	r3, r0, #1
 800886a:	d102      	bne.n	8008872 <_write_r+0x1e>
 800886c:	682b      	ldr	r3, [r5, #0]
 800886e:	b103      	cbz	r3, 8008872 <_write_r+0x1e>
 8008870:	6023      	str	r3, [r4, #0]
 8008872:	bd38      	pop	{r3, r4, r5, pc}
 8008874:	200055f4 	.word	0x200055f4

08008878 <__errno>:
 8008878:	4b01      	ldr	r3, [pc, #4]	@ (8008880 <__errno+0x8>)
 800887a:	6818      	ldr	r0, [r3, #0]
 800887c:	4770      	bx	lr
 800887e:	bf00      	nop
 8008880:	20000020 	.word	0x20000020

08008884 <__libc_init_array>:
 8008884:	b570      	push	{r4, r5, r6, lr}
 8008886:	4d0d      	ldr	r5, [pc, #52]	@ (80088bc <__libc_init_array+0x38>)
 8008888:	4c0d      	ldr	r4, [pc, #52]	@ (80088c0 <__libc_init_array+0x3c>)
 800888a:	1b64      	subs	r4, r4, r5
 800888c:	10a4      	asrs	r4, r4, #2
 800888e:	2600      	movs	r6, #0
 8008890:	42a6      	cmp	r6, r4
 8008892:	d109      	bne.n	80088a8 <__libc_init_array+0x24>
 8008894:	4d0b      	ldr	r5, [pc, #44]	@ (80088c4 <__libc_init_array+0x40>)
 8008896:	4c0c      	ldr	r4, [pc, #48]	@ (80088c8 <__libc_init_array+0x44>)
 8008898:	f000 fed8 	bl	800964c <_init>
 800889c:	1b64      	subs	r4, r4, r5
 800889e:	10a4      	asrs	r4, r4, #2
 80088a0:	2600      	movs	r6, #0
 80088a2:	42a6      	cmp	r6, r4
 80088a4:	d105      	bne.n	80088b2 <__libc_init_array+0x2e>
 80088a6:	bd70      	pop	{r4, r5, r6, pc}
 80088a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80088ac:	4798      	blx	r3
 80088ae:	3601      	adds	r6, #1
 80088b0:	e7ee      	b.n	8008890 <__libc_init_array+0xc>
 80088b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80088b6:	4798      	blx	r3
 80088b8:	3601      	adds	r6, #1
 80088ba:	e7f2      	b.n	80088a2 <__libc_init_array+0x1e>
 80088bc:	08009d1c 	.word	0x08009d1c
 80088c0:	08009d1c 	.word	0x08009d1c
 80088c4:	08009d1c 	.word	0x08009d1c
 80088c8:	08009d20 	.word	0x08009d20

080088cc <__retarget_lock_init_recursive>:
 80088cc:	4770      	bx	lr

080088ce <__retarget_lock_acquire_recursive>:
 80088ce:	4770      	bx	lr

080088d0 <__retarget_lock_release_recursive>:
 80088d0:	4770      	bx	lr

080088d2 <memcpy>:
 80088d2:	440a      	add	r2, r1
 80088d4:	4291      	cmp	r1, r2
 80088d6:	f100 33ff 	add.w	r3, r0, #4294967295
 80088da:	d100      	bne.n	80088de <memcpy+0xc>
 80088dc:	4770      	bx	lr
 80088de:	b510      	push	{r4, lr}
 80088e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80088e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80088e8:	4291      	cmp	r1, r2
 80088ea:	d1f9      	bne.n	80088e0 <memcpy+0xe>
 80088ec:	bd10      	pop	{r4, pc}
	...

080088f0 <_free_r>:
 80088f0:	b538      	push	{r3, r4, r5, lr}
 80088f2:	4605      	mov	r5, r0
 80088f4:	2900      	cmp	r1, #0
 80088f6:	d041      	beq.n	800897c <_free_r+0x8c>
 80088f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80088fc:	1f0c      	subs	r4, r1, #4
 80088fe:	2b00      	cmp	r3, #0
 8008900:	bfb8      	it	lt
 8008902:	18e4      	addlt	r4, r4, r3
 8008904:	f000 f8e0 	bl	8008ac8 <__malloc_lock>
 8008908:	4a1d      	ldr	r2, [pc, #116]	@ (8008980 <_free_r+0x90>)
 800890a:	6813      	ldr	r3, [r2, #0]
 800890c:	b933      	cbnz	r3, 800891c <_free_r+0x2c>
 800890e:	6063      	str	r3, [r4, #4]
 8008910:	6014      	str	r4, [r2, #0]
 8008912:	4628      	mov	r0, r5
 8008914:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008918:	f000 b8dc 	b.w	8008ad4 <__malloc_unlock>
 800891c:	42a3      	cmp	r3, r4
 800891e:	d908      	bls.n	8008932 <_free_r+0x42>
 8008920:	6820      	ldr	r0, [r4, #0]
 8008922:	1821      	adds	r1, r4, r0
 8008924:	428b      	cmp	r3, r1
 8008926:	bf01      	itttt	eq
 8008928:	6819      	ldreq	r1, [r3, #0]
 800892a:	685b      	ldreq	r3, [r3, #4]
 800892c:	1809      	addeq	r1, r1, r0
 800892e:	6021      	streq	r1, [r4, #0]
 8008930:	e7ed      	b.n	800890e <_free_r+0x1e>
 8008932:	461a      	mov	r2, r3
 8008934:	685b      	ldr	r3, [r3, #4]
 8008936:	b10b      	cbz	r3, 800893c <_free_r+0x4c>
 8008938:	42a3      	cmp	r3, r4
 800893a:	d9fa      	bls.n	8008932 <_free_r+0x42>
 800893c:	6811      	ldr	r1, [r2, #0]
 800893e:	1850      	adds	r0, r2, r1
 8008940:	42a0      	cmp	r0, r4
 8008942:	d10b      	bne.n	800895c <_free_r+0x6c>
 8008944:	6820      	ldr	r0, [r4, #0]
 8008946:	4401      	add	r1, r0
 8008948:	1850      	adds	r0, r2, r1
 800894a:	4283      	cmp	r3, r0
 800894c:	6011      	str	r1, [r2, #0]
 800894e:	d1e0      	bne.n	8008912 <_free_r+0x22>
 8008950:	6818      	ldr	r0, [r3, #0]
 8008952:	685b      	ldr	r3, [r3, #4]
 8008954:	6053      	str	r3, [r2, #4]
 8008956:	4408      	add	r0, r1
 8008958:	6010      	str	r0, [r2, #0]
 800895a:	e7da      	b.n	8008912 <_free_r+0x22>
 800895c:	d902      	bls.n	8008964 <_free_r+0x74>
 800895e:	230c      	movs	r3, #12
 8008960:	602b      	str	r3, [r5, #0]
 8008962:	e7d6      	b.n	8008912 <_free_r+0x22>
 8008964:	6820      	ldr	r0, [r4, #0]
 8008966:	1821      	adds	r1, r4, r0
 8008968:	428b      	cmp	r3, r1
 800896a:	bf04      	itt	eq
 800896c:	6819      	ldreq	r1, [r3, #0]
 800896e:	685b      	ldreq	r3, [r3, #4]
 8008970:	6063      	str	r3, [r4, #4]
 8008972:	bf04      	itt	eq
 8008974:	1809      	addeq	r1, r1, r0
 8008976:	6021      	streq	r1, [r4, #0]
 8008978:	6054      	str	r4, [r2, #4]
 800897a:	e7ca      	b.n	8008912 <_free_r+0x22>
 800897c:	bd38      	pop	{r3, r4, r5, pc}
 800897e:	bf00      	nop
 8008980:	20005600 	.word	0x20005600

08008984 <sbrk_aligned>:
 8008984:	b570      	push	{r4, r5, r6, lr}
 8008986:	4e0f      	ldr	r6, [pc, #60]	@ (80089c4 <sbrk_aligned+0x40>)
 8008988:	460c      	mov	r4, r1
 800898a:	6831      	ldr	r1, [r6, #0]
 800898c:	4605      	mov	r5, r0
 800898e:	b911      	cbnz	r1, 8008996 <sbrk_aligned+0x12>
 8008990:	f000 fe16 	bl	80095c0 <_sbrk_r>
 8008994:	6030      	str	r0, [r6, #0]
 8008996:	4621      	mov	r1, r4
 8008998:	4628      	mov	r0, r5
 800899a:	f000 fe11 	bl	80095c0 <_sbrk_r>
 800899e:	1c43      	adds	r3, r0, #1
 80089a0:	d103      	bne.n	80089aa <sbrk_aligned+0x26>
 80089a2:	f04f 34ff 	mov.w	r4, #4294967295
 80089a6:	4620      	mov	r0, r4
 80089a8:	bd70      	pop	{r4, r5, r6, pc}
 80089aa:	1cc4      	adds	r4, r0, #3
 80089ac:	f024 0403 	bic.w	r4, r4, #3
 80089b0:	42a0      	cmp	r0, r4
 80089b2:	d0f8      	beq.n	80089a6 <sbrk_aligned+0x22>
 80089b4:	1a21      	subs	r1, r4, r0
 80089b6:	4628      	mov	r0, r5
 80089b8:	f000 fe02 	bl	80095c0 <_sbrk_r>
 80089bc:	3001      	adds	r0, #1
 80089be:	d1f2      	bne.n	80089a6 <sbrk_aligned+0x22>
 80089c0:	e7ef      	b.n	80089a2 <sbrk_aligned+0x1e>
 80089c2:	bf00      	nop
 80089c4:	200055fc 	.word	0x200055fc

080089c8 <_malloc_r>:
 80089c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089cc:	1ccd      	adds	r5, r1, #3
 80089ce:	f025 0503 	bic.w	r5, r5, #3
 80089d2:	3508      	adds	r5, #8
 80089d4:	2d0c      	cmp	r5, #12
 80089d6:	bf38      	it	cc
 80089d8:	250c      	movcc	r5, #12
 80089da:	2d00      	cmp	r5, #0
 80089dc:	4606      	mov	r6, r0
 80089de:	db01      	blt.n	80089e4 <_malloc_r+0x1c>
 80089e0:	42a9      	cmp	r1, r5
 80089e2:	d904      	bls.n	80089ee <_malloc_r+0x26>
 80089e4:	230c      	movs	r3, #12
 80089e6:	6033      	str	r3, [r6, #0]
 80089e8:	2000      	movs	r0, #0
 80089ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008ac4 <_malloc_r+0xfc>
 80089f2:	f000 f869 	bl	8008ac8 <__malloc_lock>
 80089f6:	f8d8 3000 	ldr.w	r3, [r8]
 80089fa:	461c      	mov	r4, r3
 80089fc:	bb44      	cbnz	r4, 8008a50 <_malloc_r+0x88>
 80089fe:	4629      	mov	r1, r5
 8008a00:	4630      	mov	r0, r6
 8008a02:	f7ff ffbf 	bl	8008984 <sbrk_aligned>
 8008a06:	1c43      	adds	r3, r0, #1
 8008a08:	4604      	mov	r4, r0
 8008a0a:	d158      	bne.n	8008abe <_malloc_r+0xf6>
 8008a0c:	f8d8 4000 	ldr.w	r4, [r8]
 8008a10:	4627      	mov	r7, r4
 8008a12:	2f00      	cmp	r7, #0
 8008a14:	d143      	bne.n	8008a9e <_malloc_r+0xd6>
 8008a16:	2c00      	cmp	r4, #0
 8008a18:	d04b      	beq.n	8008ab2 <_malloc_r+0xea>
 8008a1a:	6823      	ldr	r3, [r4, #0]
 8008a1c:	4639      	mov	r1, r7
 8008a1e:	4630      	mov	r0, r6
 8008a20:	eb04 0903 	add.w	r9, r4, r3
 8008a24:	f000 fdcc 	bl	80095c0 <_sbrk_r>
 8008a28:	4581      	cmp	r9, r0
 8008a2a:	d142      	bne.n	8008ab2 <_malloc_r+0xea>
 8008a2c:	6821      	ldr	r1, [r4, #0]
 8008a2e:	1a6d      	subs	r5, r5, r1
 8008a30:	4629      	mov	r1, r5
 8008a32:	4630      	mov	r0, r6
 8008a34:	f7ff ffa6 	bl	8008984 <sbrk_aligned>
 8008a38:	3001      	adds	r0, #1
 8008a3a:	d03a      	beq.n	8008ab2 <_malloc_r+0xea>
 8008a3c:	6823      	ldr	r3, [r4, #0]
 8008a3e:	442b      	add	r3, r5
 8008a40:	6023      	str	r3, [r4, #0]
 8008a42:	f8d8 3000 	ldr.w	r3, [r8]
 8008a46:	685a      	ldr	r2, [r3, #4]
 8008a48:	bb62      	cbnz	r2, 8008aa4 <_malloc_r+0xdc>
 8008a4a:	f8c8 7000 	str.w	r7, [r8]
 8008a4e:	e00f      	b.n	8008a70 <_malloc_r+0xa8>
 8008a50:	6822      	ldr	r2, [r4, #0]
 8008a52:	1b52      	subs	r2, r2, r5
 8008a54:	d420      	bmi.n	8008a98 <_malloc_r+0xd0>
 8008a56:	2a0b      	cmp	r2, #11
 8008a58:	d917      	bls.n	8008a8a <_malloc_r+0xc2>
 8008a5a:	1961      	adds	r1, r4, r5
 8008a5c:	42a3      	cmp	r3, r4
 8008a5e:	6025      	str	r5, [r4, #0]
 8008a60:	bf18      	it	ne
 8008a62:	6059      	strne	r1, [r3, #4]
 8008a64:	6863      	ldr	r3, [r4, #4]
 8008a66:	bf08      	it	eq
 8008a68:	f8c8 1000 	streq.w	r1, [r8]
 8008a6c:	5162      	str	r2, [r4, r5]
 8008a6e:	604b      	str	r3, [r1, #4]
 8008a70:	4630      	mov	r0, r6
 8008a72:	f000 f82f 	bl	8008ad4 <__malloc_unlock>
 8008a76:	f104 000b 	add.w	r0, r4, #11
 8008a7a:	1d23      	adds	r3, r4, #4
 8008a7c:	f020 0007 	bic.w	r0, r0, #7
 8008a80:	1ac2      	subs	r2, r0, r3
 8008a82:	bf1c      	itt	ne
 8008a84:	1a1b      	subne	r3, r3, r0
 8008a86:	50a3      	strne	r3, [r4, r2]
 8008a88:	e7af      	b.n	80089ea <_malloc_r+0x22>
 8008a8a:	6862      	ldr	r2, [r4, #4]
 8008a8c:	42a3      	cmp	r3, r4
 8008a8e:	bf0c      	ite	eq
 8008a90:	f8c8 2000 	streq.w	r2, [r8]
 8008a94:	605a      	strne	r2, [r3, #4]
 8008a96:	e7eb      	b.n	8008a70 <_malloc_r+0xa8>
 8008a98:	4623      	mov	r3, r4
 8008a9a:	6864      	ldr	r4, [r4, #4]
 8008a9c:	e7ae      	b.n	80089fc <_malloc_r+0x34>
 8008a9e:	463c      	mov	r4, r7
 8008aa0:	687f      	ldr	r7, [r7, #4]
 8008aa2:	e7b6      	b.n	8008a12 <_malloc_r+0x4a>
 8008aa4:	461a      	mov	r2, r3
 8008aa6:	685b      	ldr	r3, [r3, #4]
 8008aa8:	42a3      	cmp	r3, r4
 8008aaa:	d1fb      	bne.n	8008aa4 <_malloc_r+0xdc>
 8008aac:	2300      	movs	r3, #0
 8008aae:	6053      	str	r3, [r2, #4]
 8008ab0:	e7de      	b.n	8008a70 <_malloc_r+0xa8>
 8008ab2:	230c      	movs	r3, #12
 8008ab4:	6033      	str	r3, [r6, #0]
 8008ab6:	4630      	mov	r0, r6
 8008ab8:	f000 f80c 	bl	8008ad4 <__malloc_unlock>
 8008abc:	e794      	b.n	80089e8 <_malloc_r+0x20>
 8008abe:	6005      	str	r5, [r0, #0]
 8008ac0:	e7d6      	b.n	8008a70 <_malloc_r+0xa8>
 8008ac2:	bf00      	nop
 8008ac4:	20005600 	.word	0x20005600

08008ac8 <__malloc_lock>:
 8008ac8:	4801      	ldr	r0, [pc, #4]	@ (8008ad0 <__malloc_lock+0x8>)
 8008aca:	f7ff bf00 	b.w	80088ce <__retarget_lock_acquire_recursive>
 8008ace:	bf00      	nop
 8008ad0:	200055f8 	.word	0x200055f8

08008ad4 <__malloc_unlock>:
 8008ad4:	4801      	ldr	r0, [pc, #4]	@ (8008adc <__malloc_unlock+0x8>)
 8008ad6:	f7ff befb 	b.w	80088d0 <__retarget_lock_release_recursive>
 8008ada:	bf00      	nop
 8008adc:	200055f8 	.word	0x200055f8

08008ae0 <__ssputs_r>:
 8008ae0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ae4:	688e      	ldr	r6, [r1, #8]
 8008ae6:	461f      	mov	r7, r3
 8008ae8:	42be      	cmp	r6, r7
 8008aea:	680b      	ldr	r3, [r1, #0]
 8008aec:	4682      	mov	sl, r0
 8008aee:	460c      	mov	r4, r1
 8008af0:	4690      	mov	r8, r2
 8008af2:	d82d      	bhi.n	8008b50 <__ssputs_r+0x70>
 8008af4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008af8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008afc:	d026      	beq.n	8008b4c <__ssputs_r+0x6c>
 8008afe:	6965      	ldr	r5, [r4, #20]
 8008b00:	6909      	ldr	r1, [r1, #16]
 8008b02:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008b06:	eba3 0901 	sub.w	r9, r3, r1
 8008b0a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008b0e:	1c7b      	adds	r3, r7, #1
 8008b10:	444b      	add	r3, r9
 8008b12:	106d      	asrs	r5, r5, #1
 8008b14:	429d      	cmp	r5, r3
 8008b16:	bf38      	it	cc
 8008b18:	461d      	movcc	r5, r3
 8008b1a:	0553      	lsls	r3, r2, #21
 8008b1c:	d527      	bpl.n	8008b6e <__ssputs_r+0x8e>
 8008b1e:	4629      	mov	r1, r5
 8008b20:	f7ff ff52 	bl	80089c8 <_malloc_r>
 8008b24:	4606      	mov	r6, r0
 8008b26:	b360      	cbz	r0, 8008b82 <__ssputs_r+0xa2>
 8008b28:	6921      	ldr	r1, [r4, #16]
 8008b2a:	464a      	mov	r2, r9
 8008b2c:	f7ff fed1 	bl	80088d2 <memcpy>
 8008b30:	89a3      	ldrh	r3, [r4, #12]
 8008b32:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008b36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b3a:	81a3      	strh	r3, [r4, #12]
 8008b3c:	6126      	str	r6, [r4, #16]
 8008b3e:	6165      	str	r5, [r4, #20]
 8008b40:	444e      	add	r6, r9
 8008b42:	eba5 0509 	sub.w	r5, r5, r9
 8008b46:	6026      	str	r6, [r4, #0]
 8008b48:	60a5      	str	r5, [r4, #8]
 8008b4a:	463e      	mov	r6, r7
 8008b4c:	42be      	cmp	r6, r7
 8008b4e:	d900      	bls.n	8008b52 <__ssputs_r+0x72>
 8008b50:	463e      	mov	r6, r7
 8008b52:	6820      	ldr	r0, [r4, #0]
 8008b54:	4632      	mov	r2, r6
 8008b56:	4641      	mov	r1, r8
 8008b58:	f000 fcf6 	bl	8009548 <memmove>
 8008b5c:	68a3      	ldr	r3, [r4, #8]
 8008b5e:	1b9b      	subs	r3, r3, r6
 8008b60:	60a3      	str	r3, [r4, #8]
 8008b62:	6823      	ldr	r3, [r4, #0]
 8008b64:	4433      	add	r3, r6
 8008b66:	6023      	str	r3, [r4, #0]
 8008b68:	2000      	movs	r0, #0
 8008b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b6e:	462a      	mov	r2, r5
 8008b70:	f000 fd36 	bl	80095e0 <_realloc_r>
 8008b74:	4606      	mov	r6, r0
 8008b76:	2800      	cmp	r0, #0
 8008b78:	d1e0      	bne.n	8008b3c <__ssputs_r+0x5c>
 8008b7a:	6921      	ldr	r1, [r4, #16]
 8008b7c:	4650      	mov	r0, sl
 8008b7e:	f7ff feb7 	bl	80088f0 <_free_r>
 8008b82:	230c      	movs	r3, #12
 8008b84:	f8ca 3000 	str.w	r3, [sl]
 8008b88:	89a3      	ldrh	r3, [r4, #12]
 8008b8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b8e:	81a3      	strh	r3, [r4, #12]
 8008b90:	f04f 30ff 	mov.w	r0, #4294967295
 8008b94:	e7e9      	b.n	8008b6a <__ssputs_r+0x8a>
	...

08008b98 <_svfiprintf_r>:
 8008b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b9c:	4698      	mov	r8, r3
 8008b9e:	898b      	ldrh	r3, [r1, #12]
 8008ba0:	061b      	lsls	r3, r3, #24
 8008ba2:	b09d      	sub	sp, #116	@ 0x74
 8008ba4:	4607      	mov	r7, r0
 8008ba6:	460d      	mov	r5, r1
 8008ba8:	4614      	mov	r4, r2
 8008baa:	d510      	bpl.n	8008bce <_svfiprintf_r+0x36>
 8008bac:	690b      	ldr	r3, [r1, #16]
 8008bae:	b973      	cbnz	r3, 8008bce <_svfiprintf_r+0x36>
 8008bb0:	2140      	movs	r1, #64	@ 0x40
 8008bb2:	f7ff ff09 	bl	80089c8 <_malloc_r>
 8008bb6:	6028      	str	r0, [r5, #0]
 8008bb8:	6128      	str	r0, [r5, #16]
 8008bba:	b930      	cbnz	r0, 8008bca <_svfiprintf_r+0x32>
 8008bbc:	230c      	movs	r3, #12
 8008bbe:	603b      	str	r3, [r7, #0]
 8008bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8008bc4:	b01d      	add	sp, #116	@ 0x74
 8008bc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bca:	2340      	movs	r3, #64	@ 0x40
 8008bcc:	616b      	str	r3, [r5, #20]
 8008bce:	2300      	movs	r3, #0
 8008bd0:	9309      	str	r3, [sp, #36]	@ 0x24
 8008bd2:	2320      	movs	r3, #32
 8008bd4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008bd8:	f8cd 800c 	str.w	r8, [sp, #12]
 8008bdc:	2330      	movs	r3, #48	@ 0x30
 8008bde:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008d7c <_svfiprintf_r+0x1e4>
 8008be2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008be6:	f04f 0901 	mov.w	r9, #1
 8008bea:	4623      	mov	r3, r4
 8008bec:	469a      	mov	sl, r3
 8008bee:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008bf2:	b10a      	cbz	r2, 8008bf8 <_svfiprintf_r+0x60>
 8008bf4:	2a25      	cmp	r2, #37	@ 0x25
 8008bf6:	d1f9      	bne.n	8008bec <_svfiprintf_r+0x54>
 8008bf8:	ebba 0b04 	subs.w	fp, sl, r4
 8008bfc:	d00b      	beq.n	8008c16 <_svfiprintf_r+0x7e>
 8008bfe:	465b      	mov	r3, fp
 8008c00:	4622      	mov	r2, r4
 8008c02:	4629      	mov	r1, r5
 8008c04:	4638      	mov	r0, r7
 8008c06:	f7ff ff6b 	bl	8008ae0 <__ssputs_r>
 8008c0a:	3001      	adds	r0, #1
 8008c0c:	f000 80a7 	beq.w	8008d5e <_svfiprintf_r+0x1c6>
 8008c10:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c12:	445a      	add	r2, fp
 8008c14:	9209      	str	r2, [sp, #36]	@ 0x24
 8008c16:	f89a 3000 	ldrb.w	r3, [sl]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	f000 809f 	beq.w	8008d5e <_svfiprintf_r+0x1c6>
 8008c20:	2300      	movs	r3, #0
 8008c22:	f04f 32ff 	mov.w	r2, #4294967295
 8008c26:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008c2a:	f10a 0a01 	add.w	sl, sl, #1
 8008c2e:	9304      	str	r3, [sp, #16]
 8008c30:	9307      	str	r3, [sp, #28]
 8008c32:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008c36:	931a      	str	r3, [sp, #104]	@ 0x68
 8008c38:	4654      	mov	r4, sl
 8008c3a:	2205      	movs	r2, #5
 8008c3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c40:	484e      	ldr	r0, [pc, #312]	@ (8008d7c <_svfiprintf_r+0x1e4>)
 8008c42:	f7f7 faed 	bl	8000220 <memchr>
 8008c46:	9a04      	ldr	r2, [sp, #16]
 8008c48:	b9d8      	cbnz	r0, 8008c82 <_svfiprintf_r+0xea>
 8008c4a:	06d0      	lsls	r0, r2, #27
 8008c4c:	bf44      	itt	mi
 8008c4e:	2320      	movmi	r3, #32
 8008c50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c54:	0711      	lsls	r1, r2, #28
 8008c56:	bf44      	itt	mi
 8008c58:	232b      	movmi	r3, #43	@ 0x2b
 8008c5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c5e:	f89a 3000 	ldrb.w	r3, [sl]
 8008c62:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c64:	d015      	beq.n	8008c92 <_svfiprintf_r+0xfa>
 8008c66:	9a07      	ldr	r2, [sp, #28]
 8008c68:	4654      	mov	r4, sl
 8008c6a:	2000      	movs	r0, #0
 8008c6c:	f04f 0c0a 	mov.w	ip, #10
 8008c70:	4621      	mov	r1, r4
 8008c72:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008c76:	3b30      	subs	r3, #48	@ 0x30
 8008c78:	2b09      	cmp	r3, #9
 8008c7a:	d94b      	bls.n	8008d14 <_svfiprintf_r+0x17c>
 8008c7c:	b1b0      	cbz	r0, 8008cac <_svfiprintf_r+0x114>
 8008c7e:	9207      	str	r2, [sp, #28]
 8008c80:	e014      	b.n	8008cac <_svfiprintf_r+0x114>
 8008c82:	eba0 0308 	sub.w	r3, r0, r8
 8008c86:	fa09 f303 	lsl.w	r3, r9, r3
 8008c8a:	4313      	orrs	r3, r2
 8008c8c:	9304      	str	r3, [sp, #16]
 8008c8e:	46a2      	mov	sl, r4
 8008c90:	e7d2      	b.n	8008c38 <_svfiprintf_r+0xa0>
 8008c92:	9b03      	ldr	r3, [sp, #12]
 8008c94:	1d19      	adds	r1, r3, #4
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	9103      	str	r1, [sp, #12]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	bfbb      	ittet	lt
 8008c9e:	425b      	neglt	r3, r3
 8008ca0:	f042 0202 	orrlt.w	r2, r2, #2
 8008ca4:	9307      	strge	r3, [sp, #28]
 8008ca6:	9307      	strlt	r3, [sp, #28]
 8008ca8:	bfb8      	it	lt
 8008caa:	9204      	strlt	r2, [sp, #16]
 8008cac:	7823      	ldrb	r3, [r4, #0]
 8008cae:	2b2e      	cmp	r3, #46	@ 0x2e
 8008cb0:	d10a      	bne.n	8008cc8 <_svfiprintf_r+0x130>
 8008cb2:	7863      	ldrb	r3, [r4, #1]
 8008cb4:	2b2a      	cmp	r3, #42	@ 0x2a
 8008cb6:	d132      	bne.n	8008d1e <_svfiprintf_r+0x186>
 8008cb8:	9b03      	ldr	r3, [sp, #12]
 8008cba:	1d1a      	adds	r2, r3, #4
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	9203      	str	r2, [sp, #12]
 8008cc0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008cc4:	3402      	adds	r4, #2
 8008cc6:	9305      	str	r3, [sp, #20]
 8008cc8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008d8c <_svfiprintf_r+0x1f4>
 8008ccc:	7821      	ldrb	r1, [r4, #0]
 8008cce:	2203      	movs	r2, #3
 8008cd0:	4650      	mov	r0, sl
 8008cd2:	f7f7 faa5 	bl	8000220 <memchr>
 8008cd6:	b138      	cbz	r0, 8008ce8 <_svfiprintf_r+0x150>
 8008cd8:	9b04      	ldr	r3, [sp, #16]
 8008cda:	eba0 000a 	sub.w	r0, r0, sl
 8008cde:	2240      	movs	r2, #64	@ 0x40
 8008ce0:	4082      	lsls	r2, r0
 8008ce2:	4313      	orrs	r3, r2
 8008ce4:	3401      	adds	r4, #1
 8008ce6:	9304      	str	r3, [sp, #16]
 8008ce8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cec:	4824      	ldr	r0, [pc, #144]	@ (8008d80 <_svfiprintf_r+0x1e8>)
 8008cee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008cf2:	2206      	movs	r2, #6
 8008cf4:	f7f7 fa94 	bl	8000220 <memchr>
 8008cf8:	2800      	cmp	r0, #0
 8008cfa:	d036      	beq.n	8008d6a <_svfiprintf_r+0x1d2>
 8008cfc:	4b21      	ldr	r3, [pc, #132]	@ (8008d84 <_svfiprintf_r+0x1ec>)
 8008cfe:	bb1b      	cbnz	r3, 8008d48 <_svfiprintf_r+0x1b0>
 8008d00:	9b03      	ldr	r3, [sp, #12]
 8008d02:	3307      	adds	r3, #7
 8008d04:	f023 0307 	bic.w	r3, r3, #7
 8008d08:	3308      	adds	r3, #8
 8008d0a:	9303      	str	r3, [sp, #12]
 8008d0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d0e:	4433      	add	r3, r6
 8008d10:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d12:	e76a      	b.n	8008bea <_svfiprintf_r+0x52>
 8008d14:	fb0c 3202 	mla	r2, ip, r2, r3
 8008d18:	460c      	mov	r4, r1
 8008d1a:	2001      	movs	r0, #1
 8008d1c:	e7a8      	b.n	8008c70 <_svfiprintf_r+0xd8>
 8008d1e:	2300      	movs	r3, #0
 8008d20:	3401      	adds	r4, #1
 8008d22:	9305      	str	r3, [sp, #20]
 8008d24:	4619      	mov	r1, r3
 8008d26:	f04f 0c0a 	mov.w	ip, #10
 8008d2a:	4620      	mov	r0, r4
 8008d2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008d30:	3a30      	subs	r2, #48	@ 0x30
 8008d32:	2a09      	cmp	r2, #9
 8008d34:	d903      	bls.n	8008d3e <_svfiprintf_r+0x1a6>
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d0c6      	beq.n	8008cc8 <_svfiprintf_r+0x130>
 8008d3a:	9105      	str	r1, [sp, #20]
 8008d3c:	e7c4      	b.n	8008cc8 <_svfiprintf_r+0x130>
 8008d3e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008d42:	4604      	mov	r4, r0
 8008d44:	2301      	movs	r3, #1
 8008d46:	e7f0      	b.n	8008d2a <_svfiprintf_r+0x192>
 8008d48:	ab03      	add	r3, sp, #12
 8008d4a:	9300      	str	r3, [sp, #0]
 8008d4c:	462a      	mov	r2, r5
 8008d4e:	4b0e      	ldr	r3, [pc, #56]	@ (8008d88 <_svfiprintf_r+0x1f0>)
 8008d50:	a904      	add	r1, sp, #16
 8008d52:	4638      	mov	r0, r7
 8008d54:	f3af 8000 	nop.w
 8008d58:	1c42      	adds	r2, r0, #1
 8008d5a:	4606      	mov	r6, r0
 8008d5c:	d1d6      	bne.n	8008d0c <_svfiprintf_r+0x174>
 8008d5e:	89ab      	ldrh	r3, [r5, #12]
 8008d60:	065b      	lsls	r3, r3, #25
 8008d62:	f53f af2d 	bmi.w	8008bc0 <_svfiprintf_r+0x28>
 8008d66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008d68:	e72c      	b.n	8008bc4 <_svfiprintf_r+0x2c>
 8008d6a:	ab03      	add	r3, sp, #12
 8008d6c:	9300      	str	r3, [sp, #0]
 8008d6e:	462a      	mov	r2, r5
 8008d70:	4b05      	ldr	r3, [pc, #20]	@ (8008d88 <_svfiprintf_r+0x1f0>)
 8008d72:	a904      	add	r1, sp, #16
 8008d74:	4638      	mov	r0, r7
 8008d76:	f000 f9bb 	bl	80090f0 <_printf_i>
 8008d7a:	e7ed      	b.n	8008d58 <_svfiprintf_r+0x1c0>
 8008d7c:	08009ce1 	.word	0x08009ce1
 8008d80:	08009ceb 	.word	0x08009ceb
 8008d84:	00000000 	.word	0x00000000
 8008d88:	08008ae1 	.word	0x08008ae1
 8008d8c:	08009ce7 	.word	0x08009ce7

08008d90 <__sfputc_r>:
 8008d90:	6893      	ldr	r3, [r2, #8]
 8008d92:	3b01      	subs	r3, #1
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	b410      	push	{r4}
 8008d98:	6093      	str	r3, [r2, #8]
 8008d9a:	da08      	bge.n	8008dae <__sfputc_r+0x1e>
 8008d9c:	6994      	ldr	r4, [r2, #24]
 8008d9e:	42a3      	cmp	r3, r4
 8008da0:	db01      	blt.n	8008da6 <__sfputc_r+0x16>
 8008da2:	290a      	cmp	r1, #10
 8008da4:	d103      	bne.n	8008dae <__sfputc_r+0x1e>
 8008da6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008daa:	f7ff bc82 	b.w	80086b2 <__swbuf_r>
 8008dae:	6813      	ldr	r3, [r2, #0]
 8008db0:	1c58      	adds	r0, r3, #1
 8008db2:	6010      	str	r0, [r2, #0]
 8008db4:	7019      	strb	r1, [r3, #0]
 8008db6:	4608      	mov	r0, r1
 8008db8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008dbc:	4770      	bx	lr

08008dbe <__sfputs_r>:
 8008dbe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dc0:	4606      	mov	r6, r0
 8008dc2:	460f      	mov	r7, r1
 8008dc4:	4614      	mov	r4, r2
 8008dc6:	18d5      	adds	r5, r2, r3
 8008dc8:	42ac      	cmp	r4, r5
 8008dca:	d101      	bne.n	8008dd0 <__sfputs_r+0x12>
 8008dcc:	2000      	movs	r0, #0
 8008dce:	e007      	b.n	8008de0 <__sfputs_r+0x22>
 8008dd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008dd4:	463a      	mov	r2, r7
 8008dd6:	4630      	mov	r0, r6
 8008dd8:	f7ff ffda 	bl	8008d90 <__sfputc_r>
 8008ddc:	1c43      	adds	r3, r0, #1
 8008dde:	d1f3      	bne.n	8008dc8 <__sfputs_r+0xa>
 8008de0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008de4 <_vfiprintf_r>:
 8008de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008de8:	460d      	mov	r5, r1
 8008dea:	b09d      	sub	sp, #116	@ 0x74
 8008dec:	4614      	mov	r4, r2
 8008dee:	4698      	mov	r8, r3
 8008df0:	4606      	mov	r6, r0
 8008df2:	b118      	cbz	r0, 8008dfc <_vfiprintf_r+0x18>
 8008df4:	6a03      	ldr	r3, [r0, #32]
 8008df6:	b90b      	cbnz	r3, 8008dfc <_vfiprintf_r+0x18>
 8008df8:	f7ff fb3c 	bl	8008474 <__sinit>
 8008dfc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008dfe:	07d9      	lsls	r1, r3, #31
 8008e00:	d405      	bmi.n	8008e0e <_vfiprintf_r+0x2a>
 8008e02:	89ab      	ldrh	r3, [r5, #12]
 8008e04:	059a      	lsls	r2, r3, #22
 8008e06:	d402      	bmi.n	8008e0e <_vfiprintf_r+0x2a>
 8008e08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008e0a:	f7ff fd60 	bl	80088ce <__retarget_lock_acquire_recursive>
 8008e0e:	89ab      	ldrh	r3, [r5, #12]
 8008e10:	071b      	lsls	r3, r3, #28
 8008e12:	d501      	bpl.n	8008e18 <_vfiprintf_r+0x34>
 8008e14:	692b      	ldr	r3, [r5, #16]
 8008e16:	b99b      	cbnz	r3, 8008e40 <_vfiprintf_r+0x5c>
 8008e18:	4629      	mov	r1, r5
 8008e1a:	4630      	mov	r0, r6
 8008e1c:	f7ff fc88 	bl	8008730 <__swsetup_r>
 8008e20:	b170      	cbz	r0, 8008e40 <_vfiprintf_r+0x5c>
 8008e22:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008e24:	07dc      	lsls	r4, r3, #31
 8008e26:	d504      	bpl.n	8008e32 <_vfiprintf_r+0x4e>
 8008e28:	f04f 30ff 	mov.w	r0, #4294967295
 8008e2c:	b01d      	add	sp, #116	@ 0x74
 8008e2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e32:	89ab      	ldrh	r3, [r5, #12]
 8008e34:	0598      	lsls	r0, r3, #22
 8008e36:	d4f7      	bmi.n	8008e28 <_vfiprintf_r+0x44>
 8008e38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008e3a:	f7ff fd49 	bl	80088d0 <__retarget_lock_release_recursive>
 8008e3e:	e7f3      	b.n	8008e28 <_vfiprintf_r+0x44>
 8008e40:	2300      	movs	r3, #0
 8008e42:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e44:	2320      	movs	r3, #32
 8008e46:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008e4a:	f8cd 800c 	str.w	r8, [sp, #12]
 8008e4e:	2330      	movs	r3, #48	@ 0x30
 8008e50:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009000 <_vfiprintf_r+0x21c>
 8008e54:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008e58:	f04f 0901 	mov.w	r9, #1
 8008e5c:	4623      	mov	r3, r4
 8008e5e:	469a      	mov	sl, r3
 8008e60:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e64:	b10a      	cbz	r2, 8008e6a <_vfiprintf_r+0x86>
 8008e66:	2a25      	cmp	r2, #37	@ 0x25
 8008e68:	d1f9      	bne.n	8008e5e <_vfiprintf_r+0x7a>
 8008e6a:	ebba 0b04 	subs.w	fp, sl, r4
 8008e6e:	d00b      	beq.n	8008e88 <_vfiprintf_r+0xa4>
 8008e70:	465b      	mov	r3, fp
 8008e72:	4622      	mov	r2, r4
 8008e74:	4629      	mov	r1, r5
 8008e76:	4630      	mov	r0, r6
 8008e78:	f7ff ffa1 	bl	8008dbe <__sfputs_r>
 8008e7c:	3001      	adds	r0, #1
 8008e7e:	f000 80a7 	beq.w	8008fd0 <_vfiprintf_r+0x1ec>
 8008e82:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e84:	445a      	add	r2, fp
 8008e86:	9209      	str	r2, [sp, #36]	@ 0x24
 8008e88:	f89a 3000 	ldrb.w	r3, [sl]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	f000 809f 	beq.w	8008fd0 <_vfiprintf_r+0x1ec>
 8008e92:	2300      	movs	r3, #0
 8008e94:	f04f 32ff 	mov.w	r2, #4294967295
 8008e98:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e9c:	f10a 0a01 	add.w	sl, sl, #1
 8008ea0:	9304      	str	r3, [sp, #16]
 8008ea2:	9307      	str	r3, [sp, #28]
 8008ea4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008ea8:	931a      	str	r3, [sp, #104]	@ 0x68
 8008eaa:	4654      	mov	r4, sl
 8008eac:	2205      	movs	r2, #5
 8008eae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008eb2:	4853      	ldr	r0, [pc, #332]	@ (8009000 <_vfiprintf_r+0x21c>)
 8008eb4:	f7f7 f9b4 	bl	8000220 <memchr>
 8008eb8:	9a04      	ldr	r2, [sp, #16]
 8008eba:	b9d8      	cbnz	r0, 8008ef4 <_vfiprintf_r+0x110>
 8008ebc:	06d1      	lsls	r1, r2, #27
 8008ebe:	bf44      	itt	mi
 8008ec0:	2320      	movmi	r3, #32
 8008ec2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ec6:	0713      	lsls	r3, r2, #28
 8008ec8:	bf44      	itt	mi
 8008eca:	232b      	movmi	r3, #43	@ 0x2b
 8008ecc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ed0:	f89a 3000 	ldrb.w	r3, [sl]
 8008ed4:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ed6:	d015      	beq.n	8008f04 <_vfiprintf_r+0x120>
 8008ed8:	9a07      	ldr	r2, [sp, #28]
 8008eda:	4654      	mov	r4, sl
 8008edc:	2000      	movs	r0, #0
 8008ede:	f04f 0c0a 	mov.w	ip, #10
 8008ee2:	4621      	mov	r1, r4
 8008ee4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008ee8:	3b30      	subs	r3, #48	@ 0x30
 8008eea:	2b09      	cmp	r3, #9
 8008eec:	d94b      	bls.n	8008f86 <_vfiprintf_r+0x1a2>
 8008eee:	b1b0      	cbz	r0, 8008f1e <_vfiprintf_r+0x13a>
 8008ef0:	9207      	str	r2, [sp, #28]
 8008ef2:	e014      	b.n	8008f1e <_vfiprintf_r+0x13a>
 8008ef4:	eba0 0308 	sub.w	r3, r0, r8
 8008ef8:	fa09 f303 	lsl.w	r3, r9, r3
 8008efc:	4313      	orrs	r3, r2
 8008efe:	9304      	str	r3, [sp, #16]
 8008f00:	46a2      	mov	sl, r4
 8008f02:	e7d2      	b.n	8008eaa <_vfiprintf_r+0xc6>
 8008f04:	9b03      	ldr	r3, [sp, #12]
 8008f06:	1d19      	adds	r1, r3, #4
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	9103      	str	r1, [sp, #12]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	bfbb      	ittet	lt
 8008f10:	425b      	neglt	r3, r3
 8008f12:	f042 0202 	orrlt.w	r2, r2, #2
 8008f16:	9307      	strge	r3, [sp, #28]
 8008f18:	9307      	strlt	r3, [sp, #28]
 8008f1a:	bfb8      	it	lt
 8008f1c:	9204      	strlt	r2, [sp, #16]
 8008f1e:	7823      	ldrb	r3, [r4, #0]
 8008f20:	2b2e      	cmp	r3, #46	@ 0x2e
 8008f22:	d10a      	bne.n	8008f3a <_vfiprintf_r+0x156>
 8008f24:	7863      	ldrb	r3, [r4, #1]
 8008f26:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f28:	d132      	bne.n	8008f90 <_vfiprintf_r+0x1ac>
 8008f2a:	9b03      	ldr	r3, [sp, #12]
 8008f2c:	1d1a      	adds	r2, r3, #4
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	9203      	str	r2, [sp, #12]
 8008f32:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008f36:	3402      	adds	r4, #2
 8008f38:	9305      	str	r3, [sp, #20]
 8008f3a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009010 <_vfiprintf_r+0x22c>
 8008f3e:	7821      	ldrb	r1, [r4, #0]
 8008f40:	2203      	movs	r2, #3
 8008f42:	4650      	mov	r0, sl
 8008f44:	f7f7 f96c 	bl	8000220 <memchr>
 8008f48:	b138      	cbz	r0, 8008f5a <_vfiprintf_r+0x176>
 8008f4a:	9b04      	ldr	r3, [sp, #16]
 8008f4c:	eba0 000a 	sub.w	r0, r0, sl
 8008f50:	2240      	movs	r2, #64	@ 0x40
 8008f52:	4082      	lsls	r2, r0
 8008f54:	4313      	orrs	r3, r2
 8008f56:	3401      	adds	r4, #1
 8008f58:	9304      	str	r3, [sp, #16]
 8008f5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f5e:	4829      	ldr	r0, [pc, #164]	@ (8009004 <_vfiprintf_r+0x220>)
 8008f60:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008f64:	2206      	movs	r2, #6
 8008f66:	f7f7 f95b 	bl	8000220 <memchr>
 8008f6a:	2800      	cmp	r0, #0
 8008f6c:	d03f      	beq.n	8008fee <_vfiprintf_r+0x20a>
 8008f6e:	4b26      	ldr	r3, [pc, #152]	@ (8009008 <_vfiprintf_r+0x224>)
 8008f70:	bb1b      	cbnz	r3, 8008fba <_vfiprintf_r+0x1d6>
 8008f72:	9b03      	ldr	r3, [sp, #12]
 8008f74:	3307      	adds	r3, #7
 8008f76:	f023 0307 	bic.w	r3, r3, #7
 8008f7a:	3308      	adds	r3, #8
 8008f7c:	9303      	str	r3, [sp, #12]
 8008f7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f80:	443b      	add	r3, r7
 8008f82:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f84:	e76a      	b.n	8008e5c <_vfiprintf_r+0x78>
 8008f86:	fb0c 3202 	mla	r2, ip, r2, r3
 8008f8a:	460c      	mov	r4, r1
 8008f8c:	2001      	movs	r0, #1
 8008f8e:	e7a8      	b.n	8008ee2 <_vfiprintf_r+0xfe>
 8008f90:	2300      	movs	r3, #0
 8008f92:	3401      	adds	r4, #1
 8008f94:	9305      	str	r3, [sp, #20]
 8008f96:	4619      	mov	r1, r3
 8008f98:	f04f 0c0a 	mov.w	ip, #10
 8008f9c:	4620      	mov	r0, r4
 8008f9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008fa2:	3a30      	subs	r2, #48	@ 0x30
 8008fa4:	2a09      	cmp	r2, #9
 8008fa6:	d903      	bls.n	8008fb0 <_vfiprintf_r+0x1cc>
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d0c6      	beq.n	8008f3a <_vfiprintf_r+0x156>
 8008fac:	9105      	str	r1, [sp, #20]
 8008fae:	e7c4      	b.n	8008f3a <_vfiprintf_r+0x156>
 8008fb0:	fb0c 2101 	mla	r1, ip, r1, r2
 8008fb4:	4604      	mov	r4, r0
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	e7f0      	b.n	8008f9c <_vfiprintf_r+0x1b8>
 8008fba:	ab03      	add	r3, sp, #12
 8008fbc:	9300      	str	r3, [sp, #0]
 8008fbe:	462a      	mov	r2, r5
 8008fc0:	4b12      	ldr	r3, [pc, #72]	@ (800900c <_vfiprintf_r+0x228>)
 8008fc2:	a904      	add	r1, sp, #16
 8008fc4:	4630      	mov	r0, r6
 8008fc6:	f3af 8000 	nop.w
 8008fca:	4607      	mov	r7, r0
 8008fcc:	1c78      	adds	r0, r7, #1
 8008fce:	d1d6      	bne.n	8008f7e <_vfiprintf_r+0x19a>
 8008fd0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008fd2:	07d9      	lsls	r1, r3, #31
 8008fd4:	d405      	bmi.n	8008fe2 <_vfiprintf_r+0x1fe>
 8008fd6:	89ab      	ldrh	r3, [r5, #12]
 8008fd8:	059a      	lsls	r2, r3, #22
 8008fda:	d402      	bmi.n	8008fe2 <_vfiprintf_r+0x1fe>
 8008fdc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008fde:	f7ff fc77 	bl	80088d0 <__retarget_lock_release_recursive>
 8008fe2:	89ab      	ldrh	r3, [r5, #12]
 8008fe4:	065b      	lsls	r3, r3, #25
 8008fe6:	f53f af1f 	bmi.w	8008e28 <_vfiprintf_r+0x44>
 8008fea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008fec:	e71e      	b.n	8008e2c <_vfiprintf_r+0x48>
 8008fee:	ab03      	add	r3, sp, #12
 8008ff0:	9300      	str	r3, [sp, #0]
 8008ff2:	462a      	mov	r2, r5
 8008ff4:	4b05      	ldr	r3, [pc, #20]	@ (800900c <_vfiprintf_r+0x228>)
 8008ff6:	a904      	add	r1, sp, #16
 8008ff8:	4630      	mov	r0, r6
 8008ffa:	f000 f879 	bl	80090f0 <_printf_i>
 8008ffe:	e7e4      	b.n	8008fca <_vfiprintf_r+0x1e6>
 8009000:	08009ce1 	.word	0x08009ce1
 8009004:	08009ceb 	.word	0x08009ceb
 8009008:	00000000 	.word	0x00000000
 800900c:	08008dbf 	.word	0x08008dbf
 8009010:	08009ce7 	.word	0x08009ce7

08009014 <_printf_common>:
 8009014:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009018:	4616      	mov	r6, r2
 800901a:	4698      	mov	r8, r3
 800901c:	688a      	ldr	r2, [r1, #8]
 800901e:	690b      	ldr	r3, [r1, #16]
 8009020:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009024:	4293      	cmp	r3, r2
 8009026:	bfb8      	it	lt
 8009028:	4613      	movlt	r3, r2
 800902a:	6033      	str	r3, [r6, #0]
 800902c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009030:	4607      	mov	r7, r0
 8009032:	460c      	mov	r4, r1
 8009034:	b10a      	cbz	r2, 800903a <_printf_common+0x26>
 8009036:	3301      	adds	r3, #1
 8009038:	6033      	str	r3, [r6, #0]
 800903a:	6823      	ldr	r3, [r4, #0]
 800903c:	0699      	lsls	r1, r3, #26
 800903e:	bf42      	ittt	mi
 8009040:	6833      	ldrmi	r3, [r6, #0]
 8009042:	3302      	addmi	r3, #2
 8009044:	6033      	strmi	r3, [r6, #0]
 8009046:	6825      	ldr	r5, [r4, #0]
 8009048:	f015 0506 	ands.w	r5, r5, #6
 800904c:	d106      	bne.n	800905c <_printf_common+0x48>
 800904e:	f104 0a19 	add.w	sl, r4, #25
 8009052:	68e3      	ldr	r3, [r4, #12]
 8009054:	6832      	ldr	r2, [r6, #0]
 8009056:	1a9b      	subs	r3, r3, r2
 8009058:	42ab      	cmp	r3, r5
 800905a:	dc26      	bgt.n	80090aa <_printf_common+0x96>
 800905c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009060:	6822      	ldr	r2, [r4, #0]
 8009062:	3b00      	subs	r3, #0
 8009064:	bf18      	it	ne
 8009066:	2301      	movne	r3, #1
 8009068:	0692      	lsls	r2, r2, #26
 800906a:	d42b      	bmi.n	80090c4 <_printf_common+0xb0>
 800906c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009070:	4641      	mov	r1, r8
 8009072:	4638      	mov	r0, r7
 8009074:	47c8      	blx	r9
 8009076:	3001      	adds	r0, #1
 8009078:	d01e      	beq.n	80090b8 <_printf_common+0xa4>
 800907a:	6823      	ldr	r3, [r4, #0]
 800907c:	6922      	ldr	r2, [r4, #16]
 800907e:	f003 0306 	and.w	r3, r3, #6
 8009082:	2b04      	cmp	r3, #4
 8009084:	bf02      	ittt	eq
 8009086:	68e5      	ldreq	r5, [r4, #12]
 8009088:	6833      	ldreq	r3, [r6, #0]
 800908a:	1aed      	subeq	r5, r5, r3
 800908c:	68a3      	ldr	r3, [r4, #8]
 800908e:	bf0c      	ite	eq
 8009090:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009094:	2500      	movne	r5, #0
 8009096:	4293      	cmp	r3, r2
 8009098:	bfc4      	itt	gt
 800909a:	1a9b      	subgt	r3, r3, r2
 800909c:	18ed      	addgt	r5, r5, r3
 800909e:	2600      	movs	r6, #0
 80090a0:	341a      	adds	r4, #26
 80090a2:	42b5      	cmp	r5, r6
 80090a4:	d11a      	bne.n	80090dc <_printf_common+0xc8>
 80090a6:	2000      	movs	r0, #0
 80090a8:	e008      	b.n	80090bc <_printf_common+0xa8>
 80090aa:	2301      	movs	r3, #1
 80090ac:	4652      	mov	r2, sl
 80090ae:	4641      	mov	r1, r8
 80090b0:	4638      	mov	r0, r7
 80090b2:	47c8      	blx	r9
 80090b4:	3001      	adds	r0, #1
 80090b6:	d103      	bne.n	80090c0 <_printf_common+0xac>
 80090b8:	f04f 30ff 	mov.w	r0, #4294967295
 80090bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090c0:	3501      	adds	r5, #1
 80090c2:	e7c6      	b.n	8009052 <_printf_common+0x3e>
 80090c4:	18e1      	adds	r1, r4, r3
 80090c6:	1c5a      	adds	r2, r3, #1
 80090c8:	2030      	movs	r0, #48	@ 0x30
 80090ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80090ce:	4422      	add	r2, r4
 80090d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80090d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80090d8:	3302      	adds	r3, #2
 80090da:	e7c7      	b.n	800906c <_printf_common+0x58>
 80090dc:	2301      	movs	r3, #1
 80090de:	4622      	mov	r2, r4
 80090e0:	4641      	mov	r1, r8
 80090e2:	4638      	mov	r0, r7
 80090e4:	47c8      	blx	r9
 80090e6:	3001      	adds	r0, #1
 80090e8:	d0e6      	beq.n	80090b8 <_printf_common+0xa4>
 80090ea:	3601      	adds	r6, #1
 80090ec:	e7d9      	b.n	80090a2 <_printf_common+0x8e>
	...

080090f0 <_printf_i>:
 80090f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80090f4:	7e0f      	ldrb	r7, [r1, #24]
 80090f6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80090f8:	2f78      	cmp	r7, #120	@ 0x78
 80090fa:	4691      	mov	r9, r2
 80090fc:	4680      	mov	r8, r0
 80090fe:	460c      	mov	r4, r1
 8009100:	469a      	mov	sl, r3
 8009102:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009106:	d807      	bhi.n	8009118 <_printf_i+0x28>
 8009108:	2f62      	cmp	r7, #98	@ 0x62
 800910a:	d80a      	bhi.n	8009122 <_printf_i+0x32>
 800910c:	2f00      	cmp	r7, #0
 800910e:	f000 80d1 	beq.w	80092b4 <_printf_i+0x1c4>
 8009112:	2f58      	cmp	r7, #88	@ 0x58
 8009114:	f000 80b8 	beq.w	8009288 <_printf_i+0x198>
 8009118:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800911c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009120:	e03a      	b.n	8009198 <_printf_i+0xa8>
 8009122:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009126:	2b15      	cmp	r3, #21
 8009128:	d8f6      	bhi.n	8009118 <_printf_i+0x28>
 800912a:	a101      	add	r1, pc, #4	@ (adr r1, 8009130 <_printf_i+0x40>)
 800912c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009130:	08009189 	.word	0x08009189
 8009134:	0800919d 	.word	0x0800919d
 8009138:	08009119 	.word	0x08009119
 800913c:	08009119 	.word	0x08009119
 8009140:	08009119 	.word	0x08009119
 8009144:	08009119 	.word	0x08009119
 8009148:	0800919d 	.word	0x0800919d
 800914c:	08009119 	.word	0x08009119
 8009150:	08009119 	.word	0x08009119
 8009154:	08009119 	.word	0x08009119
 8009158:	08009119 	.word	0x08009119
 800915c:	0800929b 	.word	0x0800929b
 8009160:	080091c7 	.word	0x080091c7
 8009164:	08009255 	.word	0x08009255
 8009168:	08009119 	.word	0x08009119
 800916c:	08009119 	.word	0x08009119
 8009170:	080092bd 	.word	0x080092bd
 8009174:	08009119 	.word	0x08009119
 8009178:	080091c7 	.word	0x080091c7
 800917c:	08009119 	.word	0x08009119
 8009180:	08009119 	.word	0x08009119
 8009184:	0800925d 	.word	0x0800925d
 8009188:	6833      	ldr	r3, [r6, #0]
 800918a:	1d1a      	adds	r2, r3, #4
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	6032      	str	r2, [r6, #0]
 8009190:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009194:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009198:	2301      	movs	r3, #1
 800919a:	e09c      	b.n	80092d6 <_printf_i+0x1e6>
 800919c:	6833      	ldr	r3, [r6, #0]
 800919e:	6820      	ldr	r0, [r4, #0]
 80091a0:	1d19      	adds	r1, r3, #4
 80091a2:	6031      	str	r1, [r6, #0]
 80091a4:	0606      	lsls	r6, r0, #24
 80091a6:	d501      	bpl.n	80091ac <_printf_i+0xbc>
 80091a8:	681d      	ldr	r5, [r3, #0]
 80091aa:	e003      	b.n	80091b4 <_printf_i+0xc4>
 80091ac:	0645      	lsls	r5, r0, #25
 80091ae:	d5fb      	bpl.n	80091a8 <_printf_i+0xb8>
 80091b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80091b4:	2d00      	cmp	r5, #0
 80091b6:	da03      	bge.n	80091c0 <_printf_i+0xd0>
 80091b8:	232d      	movs	r3, #45	@ 0x2d
 80091ba:	426d      	negs	r5, r5
 80091bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80091c0:	4858      	ldr	r0, [pc, #352]	@ (8009324 <_printf_i+0x234>)
 80091c2:	230a      	movs	r3, #10
 80091c4:	e011      	b.n	80091ea <_printf_i+0xfa>
 80091c6:	6821      	ldr	r1, [r4, #0]
 80091c8:	6833      	ldr	r3, [r6, #0]
 80091ca:	0608      	lsls	r0, r1, #24
 80091cc:	f853 5b04 	ldr.w	r5, [r3], #4
 80091d0:	d402      	bmi.n	80091d8 <_printf_i+0xe8>
 80091d2:	0649      	lsls	r1, r1, #25
 80091d4:	bf48      	it	mi
 80091d6:	b2ad      	uxthmi	r5, r5
 80091d8:	2f6f      	cmp	r7, #111	@ 0x6f
 80091da:	4852      	ldr	r0, [pc, #328]	@ (8009324 <_printf_i+0x234>)
 80091dc:	6033      	str	r3, [r6, #0]
 80091de:	bf14      	ite	ne
 80091e0:	230a      	movne	r3, #10
 80091e2:	2308      	moveq	r3, #8
 80091e4:	2100      	movs	r1, #0
 80091e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80091ea:	6866      	ldr	r6, [r4, #4]
 80091ec:	60a6      	str	r6, [r4, #8]
 80091ee:	2e00      	cmp	r6, #0
 80091f0:	db05      	blt.n	80091fe <_printf_i+0x10e>
 80091f2:	6821      	ldr	r1, [r4, #0]
 80091f4:	432e      	orrs	r6, r5
 80091f6:	f021 0104 	bic.w	r1, r1, #4
 80091fa:	6021      	str	r1, [r4, #0]
 80091fc:	d04b      	beq.n	8009296 <_printf_i+0x1a6>
 80091fe:	4616      	mov	r6, r2
 8009200:	fbb5 f1f3 	udiv	r1, r5, r3
 8009204:	fb03 5711 	mls	r7, r3, r1, r5
 8009208:	5dc7      	ldrb	r7, [r0, r7]
 800920a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800920e:	462f      	mov	r7, r5
 8009210:	42bb      	cmp	r3, r7
 8009212:	460d      	mov	r5, r1
 8009214:	d9f4      	bls.n	8009200 <_printf_i+0x110>
 8009216:	2b08      	cmp	r3, #8
 8009218:	d10b      	bne.n	8009232 <_printf_i+0x142>
 800921a:	6823      	ldr	r3, [r4, #0]
 800921c:	07df      	lsls	r7, r3, #31
 800921e:	d508      	bpl.n	8009232 <_printf_i+0x142>
 8009220:	6923      	ldr	r3, [r4, #16]
 8009222:	6861      	ldr	r1, [r4, #4]
 8009224:	4299      	cmp	r1, r3
 8009226:	bfde      	ittt	le
 8009228:	2330      	movle	r3, #48	@ 0x30
 800922a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800922e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009232:	1b92      	subs	r2, r2, r6
 8009234:	6122      	str	r2, [r4, #16]
 8009236:	f8cd a000 	str.w	sl, [sp]
 800923a:	464b      	mov	r3, r9
 800923c:	aa03      	add	r2, sp, #12
 800923e:	4621      	mov	r1, r4
 8009240:	4640      	mov	r0, r8
 8009242:	f7ff fee7 	bl	8009014 <_printf_common>
 8009246:	3001      	adds	r0, #1
 8009248:	d14a      	bne.n	80092e0 <_printf_i+0x1f0>
 800924a:	f04f 30ff 	mov.w	r0, #4294967295
 800924e:	b004      	add	sp, #16
 8009250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009254:	6823      	ldr	r3, [r4, #0]
 8009256:	f043 0320 	orr.w	r3, r3, #32
 800925a:	6023      	str	r3, [r4, #0]
 800925c:	4832      	ldr	r0, [pc, #200]	@ (8009328 <_printf_i+0x238>)
 800925e:	2778      	movs	r7, #120	@ 0x78
 8009260:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009264:	6823      	ldr	r3, [r4, #0]
 8009266:	6831      	ldr	r1, [r6, #0]
 8009268:	061f      	lsls	r7, r3, #24
 800926a:	f851 5b04 	ldr.w	r5, [r1], #4
 800926e:	d402      	bmi.n	8009276 <_printf_i+0x186>
 8009270:	065f      	lsls	r7, r3, #25
 8009272:	bf48      	it	mi
 8009274:	b2ad      	uxthmi	r5, r5
 8009276:	6031      	str	r1, [r6, #0]
 8009278:	07d9      	lsls	r1, r3, #31
 800927a:	bf44      	itt	mi
 800927c:	f043 0320 	orrmi.w	r3, r3, #32
 8009280:	6023      	strmi	r3, [r4, #0]
 8009282:	b11d      	cbz	r5, 800928c <_printf_i+0x19c>
 8009284:	2310      	movs	r3, #16
 8009286:	e7ad      	b.n	80091e4 <_printf_i+0xf4>
 8009288:	4826      	ldr	r0, [pc, #152]	@ (8009324 <_printf_i+0x234>)
 800928a:	e7e9      	b.n	8009260 <_printf_i+0x170>
 800928c:	6823      	ldr	r3, [r4, #0]
 800928e:	f023 0320 	bic.w	r3, r3, #32
 8009292:	6023      	str	r3, [r4, #0]
 8009294:	e7f6      	b.n	8009284 <_printf_i+0x194>
 8009296:	4616      	mov	r6, r2
 8009298:	e7bd      	b.n	8009216 <_printf_i+0x126>
 800929a:	6833      	ldr	r3, [r6, #0]
 800929c:	6825      	ldr	r5, [r4, #0]
 800929e:	6961      	ldr	r1, [r4, #20]
 80092a0:	1d18      	adds	r0, r3, #4
 80092a2:	6030      	str	r0, [r6, #0]
 80092a4:	062e      	lsls	r6, r5, #24
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	d501      	bpl.n	80092ae <_printf_i+0x1be>
 80092aa:	6019      	str	r1, [r3, #0]
 80092ac:	e002      	b.n	80092b4 <_printf_i+0x1c4>
 80092ae:	0668      	lsls	r0, r5, #25
 80092b0:	d5fb      	bpl.n	80092aa <_printf_i+0x1ba>
 80092b2:	8019      	strh	r1, [r3, #0]
 80092b4:	2300      	movs	r3, #0
 80092b6:	6123      	str	r3, [r4, #16]
 80092b8:	4616      	mov	r6, r2
 80092ba:	e7bc      	b.n	8009236 <_printf_i+0x146>
 80092bc:	6833      	ldr	r3, [r6, #0]
 80092be:	1d1a      	adds	r2, r3, #4
 80092c0:	6032      	str	r2, [r6, #0]
 80092c2:	681e      	ldr	r6, [r3, #0]
 80092c4:	6862      	ldr	r2, [r4, #4]
 80092c6:	2100      	movs	r1, #0
 80092c8:	4630      	mov	r0, r6
 80092ca:	f7f6 ffa9 	bl	8000220 <memchr>
 80092ce:	b108      	cbz	r0, 80092d4 <_printf_i+0x1e4>
 80092d0:	1b80      	subs	r0, r0, r6
 80092d2:	6060      	str	r0, [r4, #4]
 80092d4:	6863      	ldr	r3, [r4, #4]
 80092d6:	6123      	str	r3, [r4, #16]
 80092d8:	2300      	movs	r3, #0
 80092da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80092de:	e7aa      	b.n	8009236 <_printf_i+0x146>
 80092e0:	6923      	ldr	r3, [r4, #16]
 80092e2:	4632      	mov	r2, r6
 80092e4:	4649      	mov	r1, r9
 80092e6:	4640      	mov	r0, r8
 80092e8:	47d0      	blx	sl
 80092ea:	3001      	adds	r0, #1
 80092ec:	d0ad      	beq.n	800924a <_printf_i+0x15a>
 80092ee:	6823      	ldr	r3, [r4, #0]
 80092f0:	079b      	lsls	r3, r3, #30
 80092f2:	d413      	bmi.n	800931c <_printf_i+0x22c>
 80092f4:	68e0      	ldr	r0, [r4, #12]
 80092f6:	9b03      	ldr	r3, [sp, #12]
 80092f8:	4298      	cmp	r0, r3
 80092fa:	bfb8      	it	lt
 80092fc:	4618      	movlt	r0, r3
 80092fe:	e7a6      	b.n	800924e <_printf_i+0x15e>
 8009300:	2301      	movs	r3, #1
 8009302:	4632      	mov	r2, r6
 8009304:	4649      	mov	r1, r9
 8009306:	4640      	mov	r0, r8
 8009308:	47d0      	blx	sl
 800930a:	3001      	adds	r0, #1
 800930c:	d09d      	beq.n	800924a <_printf_i+0x15a>
 800930e:	3501      	adds	r5, #1
 8009310:	68e3      	ldr	r3, [r4, #12]
 8009312:	9903      	ldr	r1, [sp, #12]
 8009314:	1a5b      	subs	r3, r3, r1
 8009316:	42ab      	cmp	r3, r5
 8009318:	dcf2      	bgt.n	8009300 <_printf_i+0x210>
 800931a:	e7eb      	b.n	80092f4 <_printf_i+0x204>
 800931c:	2500      	movs	r5, #0
 800931e:	f104 0619 	add.w	r6, r4, #25
 8009322:	e7f5      	b.n	8009310 <_printf_i+0x220>
 8009324:	08009cf2 	.word	0x08009cf2
 8009328:	08009d03 	.word	0x08009d03

0800932c <__sflush_r>:
 800932c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009330:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009334:	0716      	lsls	r6, r2, #28
 8009336:	4605      	mov	r5, r0
 8009338:	460c      	mov	r4, r1
 800933a:	d454      	bmi.n	80093e6 <__sflush_r+0xba>
 800933c:	684b      	ldr	r3, [r1, #4]
 800933e:	2b00      	cmp	r3, #0
 8009340:	dc02      	bgt.n	8009348 <__sflush_r+0x1c>
 8009342:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009344:	2b00      	cmp	r3, #0
 8009346:	dd48      	ble.n	80093da <__sflush_r+0xae>
 8009348:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800934a:	2e00      	cmp	r6, #0
 800934c:	d045      	beq.n	80093da <__sflush_r+0xae>
 800934e:	2300      	movs	r3, #0
 8009350:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009354:	682f      	ldr	r7, [r5, #0]
 8009356:	6a21      	ldr	r1, [r4, #32]
 8009358:	602b      	str	r3, [r5, #0]
 800935a:	d030      	beq.n	80093be <__sflush_r+0x92>
 800935c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800935e:	89a3      	ldrh	r3, [r4, #12]
 8009360:	0759      	lsls	r1, r3, #29
 8009362:	d505      	bpl.n	8009370 <__sflush_r+0x44>
 8009364:	6863      	ldr	r3, [r4, #4]
 8009366:	1ad2      	subs	r2, r2, r3
 8009368:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800936a:	b10b      	cbz	r3, 8009370 <__sflush_r+0x44>
 800936c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800936e:	1ad2      	subs	r2, r2, r3
 8009370:	2300      	movs	r3, #0
 8009372:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009374:	6a21      	ldr	r1, [r4, #32]
 8009376:	4628      	mov	r0, r5
 8009378:	47b0      	blx	r6
 800937a:	1c43      	adds	r3, r0, #1
 800937c:	89a3      	ldrh	r3, [r4, #12]
 800937e:	d106      	bne.n	800938e <__sflush_r+0x62>
 8009380:	6829      	ldr	r1, [r5, #0]
 8009382:	291d      	cmp	r1, #29
 8009384:	d82b      	bhi.n	80093de <__sflush_r+0xb2>
 8009386:	4a2a      	ldr	r2, [pc, #168]	@ (8009430 <__sflush_r+0x104>)
 8009388:	40ca      	lsrs	r2, r1
 800938a:	07d6      	lsls	r6, r2, #31
 800938c:	d527      	bpl.n	80093de <__sflush_r+0xb2>
 800938e:	2200      	movs	r2, #0
 8009390:	6062      	str	r2, [r4, #4]
 8009392:	04d9      	lsls	r1, r3, #19
 8009394:	6922      	ldr	r2, [r4, #16]
 8009396:	6022      	str	r2, [r4, #0]
 8009398:	d504      	bpl.n	80093a4 <__sflush_r+0x78>
 800939a:	1c42      	adds	r2, r0, #1
 800939c:	d101      	bne.n	80093a2 <__sflush_r+0x76>
 800939e:	682b      	ldr	r3, [r5, #0]
 80093a0:	b903      	cbnz	r3, 80093a4 <__sflush_r+0x78>
 80093a2:	6560      	str	r0, [r4, #84]	@ 0x54
 80093a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80093a6:	602f      	str	r7, [r5, #0]
 80093a8:	b1b9      	cbz	r1, 80093da <__sflush_r+0xae>
 80093aa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80093ae:	4299      	cmp	r1, r3
 80093b0:	d002      	beq.n	80093b8 <__sflush_r+0x8c>
 80093b2:	4628      	mov	r0, r5
 80093b4:	f7ff fa9c 	bl	80088f0 <_free_r>
 80093b8:	2300      	movs	r3, #0
 80093ba:	6363      	str	r3, [r4, #52]	@ 0x34
 80093bc:	e00d      	b.n	80093da <__sflush_r+0xae>
 80093be:	2301      	movs	r3, #1
 80093c0:	4628      	mov	r0, r5
 80093c2:	47b0      	blx	r6
 80093c4:	4602      	mov	r2, r0
 80093c6:	1c50      	adds	r0, r2, #1
 80093c8:	d1c9      	bne.n	800935e <__sflush_r+0x32>
 80093ca:	682b      	ldr	r3, [r5, #0]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d0c6      	beq.n	800935e <__sflush_r+0x32>
 80093d0:	2b1d      	cmp	r3, #29
 80093d2:	d001      	beq.n	80093d8 <__sflush_r+0xac>
 80093d4:	2b16      	cmp	r3, #22
 80093d6:	d11e      	bne.n	8009416 <__sflush_r+0xea>
 80093d8:	602f      	str	r7, [r5, #0]
 80093da:	2000      	movs	r0, #0
 80093dc:	e022      	b.n	8009424 <__sflush_r+0xf8>
 80093de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093e2:	b21b      	sxth	r3, r3
 80093e4:	e01b      	b.n	800941e <__sflush_r+0xf2>
 80093e6:	690f      	ldr	r7, [r1, #16]
 80093e8:	2f00      	cmp	r7, #0
 80093ea:	d0f6      	beq.n	80093da <__sflush_r+0xae>
 80093ec:	0793      	lsls	r3, r2, #30
 80093ee:	680e      	ldr	r6, [r1, #0]
 80093f0:	bf08      	it	eq
 80093f2:	694b      	ldreq	r3, [r1, #20]
 80093f4:	600f      	str	r7, [r1, #0]
 80093f6:	bf18      	it	ne
 80093f8:	2300      	movne	r3, #0
 80093fa:	eba6 0807 	sub.w	r8, r6, r7
 80093fe:	608b      	str	r3, [r1, #8]
 8009400:	f1b8 0f00 	cmp.w	r8, #0
 8009404:	dde9      	ble.n	80093da <__sflush_r+0xae>
 8009406:	6a21      	ldr	r1, [r4, #32]
 8009408:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800940a:	4643      	mov	r3, r8
 800940c:	463a      	mov	r2, r7
 800940e:	4628      	mov	r0, r5
 8009410:	47b0      	blx	r6
 8009412:	2800      	cmp	r0, #0
 8009414:	dc08      	bgt.n	8009428 <__sflush_r+0xfc>
 8009416:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800941a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800941e:	81a3      	strh	r3, [r4, #12]
 8009420:	f04f 30ff 	mov.w	r0, #4294967295
 8009424:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009428:	4407      	add	r7, r0
 800942a:	eba8 0800 	sub.w	r8, r8, r0
 800942e:	e7e7      	b.n	8009400 <__sflush_r+0xd4>
 8009430:	20400001 	.word	0x20400001

08009434 <_fflush_r>:
 8009434:	b538      	push	{r3, r4, r5, lr}
 8009436:	690b      	ldr	r3, [r1, #16]
 8009438:	4605      	mov	r5, r0
 800943a:	460c      	mov	r4, r1
 800943c:	b913      	cbnz	r3, 8009444 <_fflush_r+0x10>
 800943e:	2500      	movs	r5, #0
 8009440:	4628      	mov	r0, r5
 8009442:	bd38      	pop	{r3, r4, r5, pc}
 8009444:	b118      	cbz	r0, 800944e <_fflush_r+0x1a>
 8009446:	6a03      	ldr	r3, [r0, #32]
 8009448:	b90b      	cbnz	r3, 800944e <_fflush_r+0x1a>
 800944a:	f7ff f813 	bl	8008474 <__sinit>
 800944e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009452:	2b00      	cmp	r3, #0
 8009454:	d0f3      	beq.n	800943e <_fflush_r+0xa>
 8009456:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009458:	07d0      	lsls	r0, r2, #31
 800945a:	d404      	bmi.n	8009466 <_fflush_r+0x32>
 800945c:	0599      	lsls	r1, r3, #22
 800945e:	d402      	bmi.n	8009466 <_fflush_r+0x32>
 8009460:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009462:	f7ff fa34 	bl	80088ce <__retarget_lock_acquire_recursive>
 8009466:	4628      	mov	r0, r5
 8009468:	4621      	mov	r1, r4
 800946a:	f7ff ff5f 	bl	800932c <__sflush_r>
 800946e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009470:	07da      	lsls	r2, r3, #31
 8009472:	4605      	mov	r5, r0
 8009474:	d4e4      	bmi.n	8009440 <_fflush_r+0xc>
 8009476:	89a3      	ldrh	r3, [r4, #12]
 8009478:	059b      	lsls	r3, r3, #22
 800947a:	d4e1      	bmi.n	8009440 <_fflush_r+0xc>
 800947c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800947e:	f7ff fa27 	bl	80088d0 <__retarget_lock_release_recursive>
 8009482:	e7dd      	b.n	8009440 <_fflush_r+0xc>

08009484 <__swhatbuf_r>:
 8009484:	b570      	push	{r4, r5, r6, lr}
 8009486:	460c      	mov	r4, r1
 8009488:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800948c:	2900      	cmp	r1, #0
 800948e:	b096      	sub	sp, #88	@ 0x58
 8009490:	4615      	mov	r5, r2
 8009492:	461e      	mov	r6, r3
 8009494:	da0d      	bge.n	80094b2 <__swhatbuf_r+0x2e>
 8009496:	89a3      	ldrh	r3, [r4, #12]
 8009498:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800949c:	f04f 0100 	mov.w	r1, #0
 80094a0:	bf14      	ite	ne
 80094a2:	2340      	movne	r3, #64	@ 0x40
 80094a4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80094a8:	2000      	movs	r0, #0
 80094aa:	6031      	str	r1, [r6, #0]
 80094ac:	602b      	str	r3, [r5, #0]
 80094ae:	b016      	add	sp, #88	@ 0x58
 80094b0:	bd70      	pop	{r4, r5, r6, pc}
 80094b2:	466a      	mov	r2, sp
 80094b4:	f000 f862 	bl	800957c <_fstat_r>
 80094b8:	2800      	cmp	r0, #0
 80094ba:	dbec      	blt.n	8009496 <__swhatbuf_r+0x12>
 80094bc:	9901      	ldr	r1, [sp, #4]
 80094be:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80094c2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80094c6:	4259      	negs	r1, r3
 80094c8:	4159      	adcs	r1, r3
 80094ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80094ce:	e7eb      	b.n	80094a8 <__swhatbuf_r+0x24>

080094d0 <__smakebuf_r>:
 80094d0:	898b      	ldrh	r3, [r1, #12]
 80094d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80094d4:	079d      	lsls	r5, r3, #30
 80094d6:	4606      	mov	r6, r0
 80094d8:	460c      	mov	r4, r1
 80094da:	d507      	bpl.n	80094ec <__smakebuf_r+0x1c>
 80094dc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80094e0:	6023      	str	r3, [r4, #0]
 80094e2:	6123      	str	r3, [r4, #16]
 80094e4:	2301      	movs	r3, #1
 80094e6:	6163      	str	r3, [r4, #20]
 80094e8:	b003      	add	sp, #12
 80094ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094ec:	ab01      	add	r3, sp, #4
 80094ee:	466a      	mov	r2, sp
 80094f0:	f7ff ffc8 	bl	8009484 <__swhatbuf_r>
 80094f4:	9f00      	ldr	r7, [sp, #0]
 80094f6:	4605      	mov	r5, r0
 80094f8:	4639      	mov	r1, r7
 80094fa:	4630      	mov	r0, r6
 80094fc:	f7ff fa64 	bl	80089c8 <_malloc_r>
 8009500:	b948      	cbnz	r0, 8009516 <__smakebuf_r+0x46>
 8009502:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009506:	059a      	lsls	r2, r3, #22
 8009508:	d4ee      	bmi.n	80094e8 <__smakebuf_r+0x18>
 800950a:	f023 0303 	bic.w	r3, r3, #3
 800950e:	f043 0302 	orr.w	r3, r3, #2
 8009512:	81a3      	strh	r3, [r4, #12]
 8009514:	e7e2      	b.n	80094dc <__smakebuf_r+0xc>
 8009516:	89a3      	ldrh	r3, [r4, #12]
 8009518:	6020      	str	r0, [r4, #0]
 800951a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800951e:	81a3      	strh	r3, [r4, #12]
 8009520:	9b01      	ldr	r3, [sp, #4]
 8009522:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009526:	b15b      	cbz	r3, 8009540 <__smakebuf_r+0x70>
 8009528:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800952c:	4630      	mov	r0, r6
 800952e:	f000 f837 	bl	80095a0 <_isatty_r>
 8009532:	b128      	cbz	r0, 8009540 <__smakebuf_r+0x70>
 8009534:	89a3      	ldrh	r3, [r4, #12]
 8009536:	f023 0303 	bic.w	r3, r3, #3
 800953a:	f043 0301 	orr.w	r3, r3, #1
 800953e:	81a3      	strh	r3, [r4, #12]
 8009540:	89a3      	ldrh	r3, [r4, #12]
 8009542:	431d      	orrs	r5, r3
 8009544:	81a5      	strh	r5, [r4, #12]
 8009546:	e7cf      	b.n	80094e8 <__smakebuf_r+0x18>

08009548 <memmove>:
 8009548:	4288      	cmp	r0, r1
 800954a:	b510      	push	{r4, lr}
 800954c:	eb01 0402 	add.w	r4, r1, r2
 8009550:	d902      	bls.n	8009558 <memmove+0x10>
 8009552:	4284      	cmp	r4, r0
 8009554:	4623      	mov	r3, r4
 8009556:	d807      	bhi.n	8009568 <memmove+0x20>
 8009558:	1e43      	subs	r3, r0, #1
 800955a:	42a1      	cmp	r1, r4
 800955c:	d008      	beq.n	8009570 <memmove+0x28>
 800955e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009562:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009566:	e7f8      	b.n	800955a <memmove+0x12>
 8009568:	4402      	add	r2, r0
 800956a:	4601      	mov	r1, r0
 800956c:	428a      	cmp	r2, r1
 800956e:	d100      	bne.n	8009572 <memmove+0x2a>
 8009570:	bd10      	pop	{r4, pc}
 8009572:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009576:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800957a:	e7f7      	b.n	800956c <memmove+0x24>

0800957c <_fstat_r>:
 800957c:	b538      	push	{r3, r4, r5, lr}
 800957e:	4d07      	ldr	r5, [pc, #28]	@ (800959c <_fstat_r+0x20>)
 8009580:	2300      	movs	r3, #0
 8009582:	4604      	mov	r4, r0
 8009584:	4608      	mov	r0, r1
 8009586:	4611      	mov	r1, r2
 8009588:	602b      	str	r3, [r5, #0]
 800958a:	f7f7 fc40 	bl	8000e0e <_fstat>
 800958e:	1c43      	adds	r3, r0, #1
 8009590:	d102      	bne.n	8009598 <_fstat_r+0x1c>
 8009592:	682b      	ldr	r3, [r5, #0]
 8009594:	b103      	cbz	r3, 8009598 <_fstat_r+0x1c>
 8009596:	6023      	str	r3, [r4, #0]
 8009598:	bd38      	pop	{r3, r4, r5, pc}
 800959a:	bf00      	nop
 800959c:	200055f4 	.word	0x200055f4

080095a0 <_isatty_r>:
 80095a0:	b538      	push	{r3, r4, r5, lr}
 80095a2:	4d06      	ldr	r5, [pc, #24]	@ (80095bc <_isatty_r+0x1c>)
 80095a4:	2300      	movs	r3, #0
 80095a6:	4604      	mov	r4, r0
 80095a8:	4608      	mov	r0, r1
 80095aa:	602b      	str	r3, [r5, #0]
 80095ac:	f7f7 fc3f 	bl	8000e2e <_isatty>
 80095b0:	1c43      	adds	r3, r0, #1
 80095b2:	d102      	bne.n	80095ba <_isatty_r+0x1a>
 80095b4:	682b      	ldr	r3, [r5, #0]
 80095b6:	b103      	cbz	r3, 80095ba <_isatty_r+0x1a>
 80095b8:	6023      	str	r3, [r4, #0]
 80095ba:	bd38      	pop	{r3, r4, r5, pc}
 80095bc:	200055f4 	.word	0x200055f4

080095c0 <_sbrk_r>:
 80095c0:	b538      	push	{r3, r4, r5, lr}
 80095c2:	4d06      	ldr	r5, [pc, #24]	@ (80095dc <_sbrk_r+0x1c>)
 80095c4:	2300      	movs	r3, #0
 80095c6:	4604      	mov	r4, r0
 80095c8:	4608      	mov	r0, r1
 80095ca:	602b      	str	r3, [r5, #0]
 80095cc:	f7f7 fc48 	bl	8000e60 <_sbrk>
 80095d0:	1c43      	adds	r3, r0, #1
 80095d2:	d102      	bne.n	80095da <_sbrk_r+0x1a>
 80095d4:	682b      	ldr	r3, [r5, #0]
 80095d6:	b103      	cbz	r3, 80095da <_sbrk_r+0x1a>
 80095d8:	6023      	str	r3, [r4, #0]
 80095da:	bd38      	pop	{r3, r4, r5, pc}
 80095dc:	200055f4 	.word	0x200055f4

080095e0 <_realloc_r>:
 80095e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095e4:	4607      	mov	r7, r0
 80095e6:	4614      	mov	r4, r2
 80095e8:	460d      	mov	r5, r1
 80095ea:	b921      	cbnz	r1, 80095f6 <_realloc_r+0x16>
 80095ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80095f0:	4611      	mov	r1, r2
 80095f2:	f7ff b9e9 	b.w	80089c8 <_malloc_r>
 80095f6:	b92a      	cbnz	r2, 8009604 <_realloc_r+0x24>
 80095f8:	f7ff f97a 	bl	80088f0 <_free_r>
 80095fc:	4625      	mov	r5, r4
 80095fe:	4628      	mov	r0, r5
 8009600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009604:	f000 f81a 	bl	800963c <_malloc_usable_size_r>
 8009608:	4284      	cmp	r4, r0
 800960a:	4606      	mov	r6, r0
 800960c:	d802      	bhi.n	8009614 <_realloc_r+0x34>
 800960e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009612:	d8f4      	bhi.n	80095fe <_realloc_r+0x1e>
 8009614:	4621      	mov	r1, r4
 8009616:	4638      	mov	r0, r7
 8009618:	f7ff f9d6 	bl	80089c8 <_malloc_r>
 800961c:	4680      	mov	r8, r0
 800961e:	b908      	cbnz	r0, 8009624 <_realloc_r+0x44>
 8009620:	4645      	mov	r5, r8
 8009622:	e7ec      	b.n	80095fe <_realloc_r+0x1e>
 8009624:	42b4      	cmp	r4, r6
 8009626:	4622      	mov	r2, r4
 8009628:	4629      	mov	r1, r5
 800962a:	bf28      	it	cs
 800962c:	4632      	movcs	r2, r6
 800962e:	f7ff f950 	bl	80088d2 <memcpy>
 8009632:	4629      	mov	r1, r5
 8009634:	4638      	mov	r0, r7
 8009636:	f7ff f95b 	bl	80088f0 <_free_r>
 800963a:	e7f1      	b.n	8009620 <_realloc_r+0x40>

0800963c <_malloc_usable_size_r>:
 800963c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009640:	1f18      	subs	r0, r3, #4
 8009642:	2b00      	cmp	r3, #0
 8009644:	bfbc      	itt	lt
 8009646:	580b      	ldrlt	r3, [r1, r0]
 8009648:	18c0      	addlt	r0, r0, r3
 800964a:	4770      	bx	lr

0800964c <_init>:
 800964c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800964e:	bf00      	nop
 8009650:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009652:	bc08      	pop	{r3}
 8009654:	469e      	mov	lr, r3
 8009656:	4770      	bx	lr

08009658 <_fini>:
 8009658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800965a:	bf00      	nop
 800965c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800965e:	bc08      	pop	{r3}
 8009660:	469e      	mov	lr, r3
 8009662:	4770      	bx	lr
