INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/eight_bit_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/five_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module five_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/one_bit_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sources_1/new/three_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module three_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 4/lab_2_graded/lab_2_graded.srcs/sim_1/new/test_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_subtractor
