[14:06:54.605] <TB2>     INFO: *** Welcome to pxar ***
[14:06:54.605] <TB2>     INFO: *** Today: 2016/09/06
[14:06:54.612] <TB2>     INFO: *** Version: 47bc-dirty
[14:06:54.612] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C15.dat
[14:06:54.612] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:06:54.612] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//defaultMaskFile.dat
[14:06:54.612] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters_C15.dat
[14:06:54.689] <TB2>     INFO:         clk: 4
[14:06:54.689] <TB2>     INFO:         ctr: 4
[14:06:54.689] <TB2>     INFO:         sda: 19
[14:06:54.689] <TB2>     INFO:         tin: 9
[14:06:54.689] <TB2>     INFO:         level: 15
[14:06:54.689] <TB2>     INFO:         triggerdelay: 0
[14:06:54.689] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:06:54.689] <TB2>     INFO: Log level: DEBUG
[14:06:54.699] <TB2>     INFO: Found DTB DTB_WWXLHF
[14:06:54.707] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[14:06:54.710] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[14:06:54.714] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[14:06:56.274] <TB2>     INFO: DUT info: 
[14:06:56.274] <TB2>     INFO: The DUT currently contains the following objects:
[14:06:56.274] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:06:56.274] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[14:06:56.274] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[14:06:56.274] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:06:56.274] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:56.274] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:56.274] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:56.274] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:56.274] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:56.275] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:56.275] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:56.275] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:56.275] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:56.275] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:56.275] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:56.275] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:56.275] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:56.275] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:56.275] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:56.275] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:06:56.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:06:56.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:06:56.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:06:56.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:06:56.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:06:56.275] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:06:56.276] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:06:56.277] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:06:56.278] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:06:56.279] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:06:56.283] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29564928
[14:06:56.283] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xbb66f0
[14:06:56.283] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xb2a770
[14:06:56.283] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fbe21d94010
[14:06:56.283] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fbe27fff510
[14:06:56.283] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29630464 fPxarMemory = 0x7fbe21d94010
[14:06:56.284] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369mA
[14:06:56.285] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 458.2mA
[14:06:56.285] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.3 C
[14:06:56.285] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:06:56.686] <TB2>     INFO: enter 'restricted' command line mode
[14:06:56.686] <TB2>     INFO: enter test to run
[14:06:56.686] <TB2>     INFO:   test: FPIXTest no parameter change
[14:06:56.686] <TB2>     INFO:   running: fpixtest
[14:06:56.686] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:06:56.691] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:06:56.691] <TB2>     INFO: ######################################################################
[14:06:56.691] <TB2>     INFO: PixTestFPIXTest::doTest()
[14:06:56.691] <TB2>     INFO: ######################################################################
[14:06:56.694] <TB2>     INFO: ######################################################################
[14:06:56.694] <TB2>     INFO: PixTestPretest::doTest()
[14:06:56.694] <TB2>     INFO: ######################################################################
[14:06:56.697] <TB2>     INFO:    ----------------------------------------------------------------------
[14:06:56.697] <TB2>     INFO:    PixTestPretest::programROC() 
[14:06:56.697] <TB2>     INFO:    ----------------------------------------------------------------------
[14:07:14.713] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:07:14.714] <TB2>     INFO: IA differences per ROC:  19.3 16.1 19.3 19.3 16.9 20.1 19.3 19.3 19.3 18.5 17.7 17.7 19.3 19.3 20.9 17.7
[14:07:14.779] <TB2>     INFO:    ----------------------------------------------------------------------
[14:07:14.779] <TB2>     INFO:    PixTestPretest::checkIdig() 
[14:07:14.779] <TB2>     INFO:    ----------------------------------------------------------------------
[14:07:16.033] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[14:07:16.534] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[14:07:17.036] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[14:07:17.538] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[14:07:18.039] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[14:07:18.541] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[14:07:19.043] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[14:07:19.544] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[14:07:20.046] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[14:07:20.548] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[14:07:21.049] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[14:07:21.551] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[14:07:22.053] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[14:07:22.554] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[14:07:23.056] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[14:07:23.558] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[14:07:23.811] <TB2>     INFO: Idig [mA/ROC]: 1.6 1.6 2.4 1.6 1.6 2.4 1.6 1.6 1.6 1.6 2.4 2.4 1.6 1.6 1.6 1.6 
[14:07:23.811] <TB2>     INFO: Test took 9034 ms.
[14:07:23.811] <TB2>     INFO: PixTestPretest::checkIdig() done.
[14:07:23.840] <TB2>     INFO:    ----------------------------------------------------------------------
[14:07:23.840] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:07:23.840] <TB2>     INFO:    ----------------------------------------------------------------------
[14:07:23.942] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.7812 mA
[14:07:24.045] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.8187 mA
[14:07:24.146] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  79 Ia 23.8187 mA
[14:07:24.247] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  80 Ia 24.6187 mA
[14:07:24.347] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  77 Ia 23.8187 mA
[14:07:24.447] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  78 Ia 23.8187 mA
[14:07:24.548] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  79 Ia 24.6187 mA
[14:07:24.649] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  76 Ia 23.8187 mA
[14:07:24.750] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  77 Ia 23.8187 mA
[14:07:24.850] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  78 Ia 23.8187 mA
[14:07:24.951] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  79 Ia 23.8187 mA
[14:07:25.052] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  80 Ia 24.6187 mA
[14:07:25.152] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  77 Ia 23.8187 mA
[14:07:25.254] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 21.4188 mA
[14:07:25.355] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  94 Ia 24.6187 mA
[14:07:25.455] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  91 Ia 24.6187 mA
[14:07:25.556] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  88 Ia 23.8187 mA
[14:07:25.657] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  89 Ia 23.8187 mA
[14:07:25.757] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  90 Ia 23.8187 mA
[14:07:25.858] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  91 Ia 23.8187 mA
[14:07:25.959] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  92 Ia 23.8187 mA
[14:07:26.059] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  93 Ia 24.6187 mA
[14:07:26.160] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  90 Ia 23.8187 mA
[14:07:26.261] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  91 Ia 24.6187 mA
[14:07:26.362] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  88 Ia 23.8187 mA
[14:07:26.464] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.8187 mA
[14:07:26.565] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  79 Ia 23.8187 mA
[14:07:26.665] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  80 Ia 24.6187 mA
[14:07:26.766] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  77 Ia 23.8187 mA
[14:07:26.867] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  78 Ia 23.8187 mA
[14:07:26.967] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  79 Ia 23.8187 mA
[14:07:27.068] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  80 Ia 25.4188 mA
[14:07:27.168] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  73 Ia 23.0188 mA
[14:07:27.269] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  79 Ia 23.8187 mA
[14:07:27.370] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  80 Ia 24.6187 mA
[14:07:27.471] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  77 Ia 23.8187 mA
[14:07:27.572] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  78 Ia 23.8187 mA
[14:07:27.673] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.8187 mA
[14:07:27.774] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  79 Ia 23.8187 mA
[14:07:27.875] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  80 Ia 24.6187 mA
[14:07:27.976] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  77 Ia 23.8187 mA
[14:07:28.076] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  78 Ia 23.8187 mA
[14:07:28.176] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  79 Ia 23.8187 mA
[14:07:28.277] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  80 Ia 24.6187 mA
[14:07:28.378] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  77 Ia 23.8187 mA
[14:07:28.479] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  78 Ia 23.8187 mA
[14:07:28.580] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  79 Ia 23.8187 mA
[14:07:28.681] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  80 Ia 24.6187 mA
[14:07:28.781] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  77 Ia 23.8187 mA
[14:07:28.883] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.2188 mA
[14:07:28.984] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  89 Ia 24.6187 mA
[14:07:29.084] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  86 Ia 23.8187 mA
[14:07:29.185] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  87 Ia 24.6187 mA
[14:07:29.287] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  84 Ia 23.8187 mA
[14:07:29.388] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  85 Ia 23.8187 mA
[14:07:29.489] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  86 Ia 23.8187 mA
[14:07:29.589] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  87 Ia 24.6187 mA
[14:07:29.690] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  84 Ia 23.8187 mA
[14:07:29.790] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  85 Ia 23.8187 mA
[14:07:29.891] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  86 Ia 23.8187 mA
[14:07:29.992] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  87 Ia 24.6187 mA
[14:07:30.095] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 24.6187 mA
[14:07:30.196] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  75 Ia 23.8187 mA
[14:07:30.297] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  76 Ia 23.8187 mA
[14:07:30.398] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  77 Ia 24.6187 mA
[14:07:30.499] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  74 Ia 23.8187 mA
[14:07:30.599] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  75 Ia 24.6187 mA
[14:07:30.700] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  72 Ia 23.0188 mA
[14:07:30.801] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  78 Ia 24.6187 mA
[14:07:30.901] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  75 Ia 23.8187 mA
[14:07:31.002] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  76 Ia 23.8187 mA
[14:07:31.103] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  77 Ia 23.8187 mA
[14:07:31.204] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  78 Ia 24.6187 mA
[14:07:31.306] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.8187 mA
[14:07:31.407] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  79 Ia 23.8187 mA
[14:07:31.507] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  80 Ia 24.6187 mA
[14:07:31.608] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  77 Ia 23.8187 mA
[14:07:31.709] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  78 Ia 23.8187 mA
[14:07:31.810] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  79 Ia 23.8187 mA
[14:07:31.910] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  80 Ia 24.6187 mA
[14:07:32.011] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  77 Ia 23.8187 mA
[14:07:32.112] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  78 Ia 23.8187 mA
[14:07:32.213] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  79 Ia 24.6187 mA
[14:07:32.314] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  76 Ia 23.8187 mA
[14:07:32.415] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  77 Ia 23.8187 mA
[14:07:32.516] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.8187 mA
[14:07:32.617] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  79 Ia 23.8187 mA
[14:07:32.718] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  80 Ia 24.6187 mA
[14:07:32.818] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  77 Ia 23.8187 mA
[14:07:32.919] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  78 Ia 23.8187 mA
[14:07:33.020] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  79 Ia 24.6187 mA
[14:07:33.121] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  76 Ia 23.8187 mA
[14:07:33.221] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  77 Ia 23.8187 mA
[14:07:33.322] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  78 Ia 23.8187 mA
[14:07:33.423] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  79 Ia 24.6187 mA
[14:07:33.524] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  76 Ia 23.8187 mA
[14:07:33.625] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  77 Ia 23.8187 mA
[14:07:33.726] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 24.6187 mA
[14:07:33.827] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  75 Ia 23.8187 mA
[14:07:33.927] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  76 Ia 23.8187 mA
[14:07:34.029] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  77 Ia 23.8187 mA
[14:07:34.130] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  78 Ia 24.6187 mA
[14:07:34.230] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  75 Ia 23.8187 mA
[14:07:34.331] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  76 Ia 23.8187 mA
[14:07:34.431] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  77 Ia 23.8187 mA
[14:07:34.532] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  78 Ia 24.6187 mA
[14:07:34.633] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  75 Ia 23.8187 mA
[14:07:34.734] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  76 Ia 23.8187 mA
[14:07:34.835] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  77 Ia 23.8187 mA
[14:07:34.936] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.0188 mA
[14:07:35.037] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  84 Ia 24.6187 mA
[14:07:35.138] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  81 Ia 23.8187 mA
[14:07:35.240] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  82 Ia 24.6187 mA
[14:07:35.340] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  79 Ia 23.0188 mA
[14:07:35.441] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  85 Ia 25.4188 mA
[14:07:35.542] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  78 Ia 23.8187 mA
[14:07:35.642] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  79 Ia 23.8187 mA
[14:07:35.743] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  80 Ia 23.8187 mA
[14:07:35.845] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  81 Ia 23.8187 mA
[14:07:35.946] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  82 Ia 24.6187 mA
[14:07:36.046] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  79 Ia 23.8187 mA
[14:07:36.148] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.2188 mA
[14:07:36.248] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  89 Ia 24.6187 mA
[14:07:36.349] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  86 Ia 24.6187 mA
[14:07:36.450] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  83 Ia 23.8187 mA
[14:07:36.551] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  84 Ia 23.8187 mA
[14:07:36.652] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  85 Ia 23.8187 mA
[14:07:36.752] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  86 Ia 24.6187 mA
[14:07:36.853] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  83 Ia 23.8187 mA
[14:07:36.954] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  84 Ia 23.8187 mA
[14:07:37.055] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  85 Ia 24.6187 mA
[14:07:37.155] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  82 Ia 23.8187 mA
[14:07:37.256] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  83 Ia 23.8187 mA
[14:07:37.358] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.0188 mA
[14:07:37.459] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  84 Ia 24.6187 mA
[14:07:37.559] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  81 Ia 23.8187 mA
[14:07:37.660] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  82 Ia 23.8187 mA
[14:07:37.761] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  83 Ia 24.6187 mA
[14:07:37.862] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  80 Ia 23.8187 mA
[14:07:37.963] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  81 Ia 23.8187 mA
[14:07:38.063] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  82 Ia 24.6187 mA
[14:07:38.164] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  79 Ia 23.0188 mA
[14:07:38.265] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  85 Ia 24.6187 mA
[14:07:38.366] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  82 Ia 23.8187 mA
[14:07:38.467] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  83 Ia 23.8187 mA
[14:07:38.569] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.8187 mA
[14:07:38.669] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  79 Ia 23.8187 mA
[14:07:38.770] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  80 Ia 24.6187 mA
[14:07:38.871] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  77 Ia 23.0188 mA
[14:07:38.972] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  83 Ia 25.4188 mA
[14:07:39.072] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  76 Ia 23.8187 mA
[14:07:39.173] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  77 Ia 23.0188 mA
[14:07:39.274] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  83 Ia 25.4188 mA
[14:07:39.375] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  76 Ia 23.0188 mA
[14:07:39.475] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  82 Ia 24.6187 mA
[14:07:39.576] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  79 Ia 23.8187 mA
[14:07:39.678] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  80 Ia 23.8187 mA
[14:07:39.779] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.8187 mA
[14:07:39.880] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  79 Ia 23.8187 mA
[14:07:39.980] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  80 Ia 24.6187 mA
[14:07:40.081] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  77 Ia 23.8187 mA
[14:07:40.181] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  78 Ia 23.8187 mA
[14:07:40.282] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  79 Ia 23.8187 mA
[14:07:40.383] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  80 Ia 24.6187 mA
[14:07:40.484] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  77 Ia 23.8187 mA
[14:07:40.585] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  78 Ia 23.8187 mA
[14:07:40.685] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  79 Ia 23.8187 mA
[14:07:40.786] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  80 Ia 24.6187 mA
[14:07:40.887] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  77 Ia 23.8187 mA
[14:07:40.988] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 25.4188 mA
[14:07:41.088] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  71 Ia 23.8187 mA
[14:07:41.190] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  72 Ia 23.8187 mA
[14:07:41.290] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  73 Ia 24.6187 mA
[14:07:41.391] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  70 Ia 23.8187 mA
[14:07:41.492] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  71 Ia 23.8187 mA
[14:07:41.593] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  72 Ia 23.8187 mA
[14:07:41.694] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  73 Ia 23.8187 mA
[14:07:41.794] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  74 Ia 23.8187 mA
[14:07:41.895] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  75 Ia 24.6187 mA
[14:07:41.996] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  72 Ia 23.8187 mA
[14:07:42.097] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  73 Ia 23.8187 mA
[14:07:42.198] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.2188 mA
[14:07:42.299] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  89 Ia 24.6187 mA
[14:07:42.399] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  86 Ia 23.8187 mA
[14:07:42.500] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  87 Ia 24.6187 mA
[14:07:42.601] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  84 Ia 23.8187 mA
[14:07:42.702] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  85 Ia 23.8187 mA
[14:07:42.803] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  86 Ia 24.6187 mA
[14:07:42.904] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  83 Ia 23.8187 mA
[14:07:43.004] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  84 Ia 23.8187 mA
[14:07:43.105] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  85 Ia 23.8187 mA
[14:07:43.206] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  86 Ia 24.6187 mA
[14:07:43.307] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  83 Ia 23.8187 mA
[14:07:43.336] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  77
[14:07:43.337] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  88
[14:07:43.337] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  78
[14:07:43.337] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  77
[14:07:43.337] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  87
[14:07:43.337] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  78
[14:07:43.338] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  77
[14:07:43.338] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  77
[14:07:43.338] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  77
[14:07:43.338] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  79
[14:07:43.338] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  83
[14:07:43.338] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  83
[14:07:43.338] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  80
[14:07:43.338] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  77
[14:07:43.338] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  73
[14:07:43.339] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  83
[14:07:45.164] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 377.8 mA = 23.6125 mA/ROC
[14:07:45.164] <TB2>     INFO: i(loss) [mA/ROC]:     18.5  18.5  18.5  17.7  19.3  19.3  18.5  18.5  18.5  17.7  18.5  19.3  19.3  18.5  18.5  18.5
[14:07:45.195] <TB2>     INFO:    ----------------------------------------------------------------------
[14:07:45.195] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[14:07:45.195] <TB2>     INFO:    ----------------------------------------------------------------------
[14:07:45.331] <TB2>     INFO: Expecting 231680 events.
[14:07:53.396] <TB2>     INFO: 231680 events read in total (7348ms).
[14:07:53.552] <TB2>     INFO: Test took 8354ms.
[14:07:53.753] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 82 and Delta(CalDel) = 64
[14:07:53.757] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 75 and Delta(CalDel) = 61
[14:07:53.761] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 60
[14:07:53.765] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 87 and Delta(CalDel) = 62
[14:07:53.768] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 78 and Delta(CalDel) = 61
[14:07:53.772] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 109 and Delta(CalDel) = 63
[14:07:53.776] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 92 and Delta(CalDel) = 65
[14:07:53.780] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 100 and Delta(CalDel) = 61
[14:07:53.784] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 92 and Delta(CalDel) = 59
[14:07:53.788] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 90 and Delta(CalDel) = 57
[14:07:53.792] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 104 and Delta(CalDel) = 63
[14:07:53.795] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 97 and Delta(CalDel) = 62
[14:07:53.799] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 81 and Delta(CalDel) = 60
[14:07:53.803] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 97 and Delta(CalDel) = 62
[14:07:53.806] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 93 and Delta(CalDel) = 58
[14:07:53.810] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 91 and Delta(CalDel) = 63
[14:07:53.852] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:07:53.889] <TB2>     INFO:    ----------------------------------------------------------------------
[14:07:53.889] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:07:53.889] <TB2>     INFO:    ----------------------------------------------------------------------
[14:07:54.025] <TB2>     INFO: Expecting 231680 events.
[14:08:02.228] <TB2>     INFO: 231680 events read in total (7488ms).
[14:08:02.233] <TB2>     INFO: Test took 8340ms.
[14:08:02.256] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 153 +/- 33
[14:08:02.569] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 30.5
[14:08:02.572] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 107 +/- 29.5
[14:08:02.576] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 31
[14:08:02.579] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30.5
[14:08:02.583] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 153 +/- 32
[14:08:02.587] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 156 +/- 33
[14:08:02.590] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[14:08:02.594] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30
[14:08:02.597] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 29.5
[14:08:02.601] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[14:08:02.604] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 31
[14:08:02.609] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30
[14:08:02.613] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 31
[14:08:02.617] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29.5
[14:08:02.620] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31
[14:08:02.653] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:08:02.653] <TB2>     INFO: CalDel:      153   124   107   130   133   153   156   131   129   113   143   131   132   133   115   142
[14:08:02.653] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:08:02.656] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C0.dat
[14:08:02.657] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C1.dat
[14:08:02.657] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C2.dat
[14:08:02.657] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C3.dat
[14:08:02.657] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C4.dat
[14:08:02.657] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C5.dat
[14:08:02.657] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C6.dat
[14:08:02.657] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C7.dat
[14:08:02.658] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C8.dat
[14:08:02.658] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C9.dat
[14:08:02.658] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C10.dat
[14:08:02.658] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C11.dat
[14:08:02.658] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C12.dat
[14:08:02.658] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C13.dat
[14:08:02.658] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C14.dat
[14:08:02.658] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters_C15.dat
[14:08:02.658] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:08:02.659] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:08:02.659] <TB2>     INFO: PixTestPretest::doTest() done, duration: 65 seconds
[14:08:02.659] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:08:02.746] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:08:02.746] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:08:02.746] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:08:02.746] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:08:02.749] <TB2>     INFO: ######################################################################
[14:08:02.749] <TB2>     INFO: PixTestTiming::doTest()
[14:08:02.749] <TB2>     INFO: ######################################################################
[14:08:02.749] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:02.749] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[14:08:02.749] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:02.749] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:08:04.647] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:08:06.919] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:08:09.192] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:08:11.465] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:08:13.739] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:08:16.012] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:08:18.285] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:08:20.558] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:08:22.831] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:08:25.104] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:08:27.377] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:08:29.650] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:08:31.923] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:08:34.196] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:08:36.469] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:08:38.742] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:08:40.263] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:08:41.783] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:08:43.303] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:08:44.823] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:08:46.343] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:08:47.863] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:08:49.385] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:08:50.905] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:08:52.801] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:08:54.511] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:08:56.032] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:08:57.553] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:08:59.075] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:09:00.596] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:09:02.306] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:09:04.203] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:09:05.723] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:09:07.244] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:09:08.764] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:09:10.284] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:09:11.805] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:09:13.325] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:09:14.845] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:09:16.365] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:09:18.639] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:09:20.158] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:09:21.679] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:09:23.199] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:09:36.301] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:09:37.820] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:09:39.340] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:09:40.859] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:09:43.134] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:09:45.407] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:09:47.681] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:09:49.954] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:09:52.227] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:09:54.500] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:09:56.773] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:09:59.048] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:10:01.321] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:10:03.594] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:10:05.867] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:10:08.140] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:10:10.414] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:10:12.687] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:10:14.961] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:10:17.234] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:10:19.507] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:10:21.780] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:10:24.054] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:10:26.327] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:10:27.847] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:10:30.120] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:10:32.393] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:10:34.666] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:10:36.185] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:10:38.458] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:10:40.732] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:10:43.005] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:10:45.278] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:10:47.551] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:10:49.825] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:10:52.098] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:10:59.164] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:11:04.068] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:11:08.971] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:11:13.874] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:11:18.777] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:11:23.681] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:11:28.583] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:11:33.489] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:11:40.574] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:11:47.654] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:11:54.733] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:12:01.812] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:12:08.885] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:12:15.961] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:12:23.045] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:12:30.122] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:12:31.643] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:12:37.301] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:12:42.771] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:12:48.054] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:12:53.525] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:12:58.995] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:13:04.464] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:13:10.123] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:13:12.396] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:13:13.916] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:13:15.436] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:13:16.957] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:13:18.477] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:13:19.997] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:13:21.518] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:13:23.039] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:13:25.311] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:13:27.584] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:13:29.858] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:13:32.131] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:13:34.404] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:13:36.677] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:13:38.949] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:13:41.223] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:13:43.496] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:13:45.769] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:13:48.042] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:13:50.315] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:13:52.589] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:13:54.862] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:13:57.136] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:13:59.794] <TB2>     INFO: TBM Phase Settings: 224
[14:13:59.794] <TB2>     INFO: 400MHz Phase: 0
[14:13:59.794] <TB2>     INFO: 160MHz Phase: 7
[14:13:59.794] <TB2>     INFO: Functional Phase Area: 3
[14:13:59.796] <TB2>     INFO: Test took 357047 ms.
[14:13:59.796] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:13:59.797] <TB2>     INFO:    ----------------------------------------------------------------------
[14:13:59.797] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[14:13:59.797] <TB2>     INFO:    ----------------------------------------------------------------------
[14:13:59.797] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:14:06.484] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:14:11.668] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:14:16.838] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:14:22.022] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:14:27.199] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:14:32.367] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:14:37.559] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:14:43.957] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:14:51.033] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:14:58.080] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:15:05.153] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:15:12.196] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:15:19.260] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:15:26.299] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:15:33.366] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:15:40.314] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:15:41.834] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:15:43.354] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:15:44.875] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:15:46.394] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:15:47.914] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:15:49.433] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:15:50.953] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:15:52.472] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:15:53.992] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:15:55.510] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:15:57.783] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:16:00.057] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:16:02.331] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:16:04.605] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:16:06.878] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:16:08.397] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:16:09.916] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:16:11.436] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:16:13.709] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:16:15.982] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:16:18.255] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:16:20.528] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:16:22.801] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:16:24.320] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:16:25.840] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:16:27.360] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:16:29.633] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:16:31.906] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:16:34.179] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:16:36.452] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:16:38.725] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:16:40.244] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:16:43.456] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:16:46.292] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:16:49.128] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:16:51.775] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:16:53.859] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:16:56.695] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:16:58.778] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:17:01.237] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:17:06.768] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:17:12.311] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:17:17.856] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:17:23.407] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:17:28.973] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:17:34.513] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:17:40.062] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:17:45.978] <TB2>     INFO: ROC Delay Settings: 228
[14:17:45.978] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[14:17:45.978] <TB2>     INFO: ROC Port 0 Delay: 4
[14:17:45.978] <TB2>     INFO: ROC Port 1 Delay: 4
[14:17:45.978] <TB2>     INFO: Functional ROC Area: 3
[14:17:45.981] <TB2>     INFO: Test took 226184 ms.
[14:17:45.982] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[14:17:45.982] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:45.982] <TB2>     INFO:    PixTestTiming::TimingTest()
[14:17:45.982] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:47.121] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4209 420b 420b 4209 4209 4209 4209 4209 e062 c000 a101 8040 4208 4208 4209 4208 4208 4208 4208 4209 e062 c000 
[14:17:47.121] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 420b 4208 4208 420b 420b 420b 4209 4209 e022 c000 a102 80b1 4208 4208 4209 4208 4208 4208 4209 4209 e022 c000 
[14:17:47.121] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4208 4208 4208 4208 4208 4208 4208 4209 e022 c000 a103 80c0 4208 4208 4208 4208 4208 4208 4209 4208 e022 c000 
[14:17:47.121] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:18:00.990] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:00.990] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:18:15.024] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:15.024] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:18:28.938] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:28.938] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:18:42.820] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:42.820] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:18:56.762] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:56.763] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:19:10.508] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:10.508] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:19:24.120] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:24.120] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:19:38.088] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:38.088] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:19:51.998] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:51.998] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:20:05.787] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:06.170] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:06.182] <TB2>     INFO: Decoding statistics:
[14:20:06.182] <TB2>     INFO:   General information:
[14:20:06.182] <TB2>     INFO: 	 16bit words read:         240000000
[14:20:06.182] <TB2>     INFO: 	 valid events total:       20000000
[14:20:06.182] <TB2>     INFO: 	 empty events:             20000000
[14:20:06.182] <TB2>     INFO: 	 valid events with pixels: 0
[14:20:06.182] <TB2>     INFO: 	 valid pixel hits:         0
[14:20:06.183] <TB2>     INFO:   Event errors: 	           0
[14:20:06.183] <TB2>     INFO: 	 start marker:             0
[14:20:06.183] <TB2>     INFO: 	 stop marker:              0
[14:20:06.183] <TB2>     INFO: 	 overflow:                 0
[14:20:06.183] <TB2>     INFO: 	 invalid 5bit words:       0
[14:20:06.183] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[14:20:06.183] <TB2>     INFO:   TBM errors: 		           0
[14:20:06.183] <TB2>     INFO: 	 flawed TBM headers:       0
[14:20:06.183] <TB2>     INFO: 	 flawed TBM trailers:      0
[14:20:06.183] <TB2>     INFO: 	 event ID mismatches:      0
[14:20:06.183] <TB2>     INFO:   ROC errors: 		           0
[14:20:06.183] <TB2>     INFO: 	 missing ROC header(s):    0
[14:20:06.183] <TB2>     INFO: 	 misplaced readback start: 0
[14:20:06.183] <TB2>     INFO:   Pixel decoding errors:	   0
[14:20:06.183] <TB2>     INFO: 	 pixel data incomplete:    0
[14:20:06.183] <TB2>     INFO: 	 pixel address:            0
[14:20:06.183] <TB2>     INFO: 	 pulse height fill bit:    0
[14:20:06.183] <TB2>     INFO: 	 buffer corruption:        0
[14:20:06.183] <TB2>     INFO:    ----------------------------------------------------------------------
[14:20:06.183] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:20:06.183] <TB2>     INFO:    ----------------------------------------------------------------------
[14:20:06.183] <TB2>     INFO:    ----------------------------------------------------------------------
[14:20:06.183] <TB2>     INFO:    Read back bit status: 1
[14:20:06.183] <TB2>     INFO:    ----------------------------------------------------------------------
[14:20:06.183] <TB2>     INFO:    ----------------------------------------------------------------------
[14:20:06.183] <TB2>     INFO:    Timings are good!
[14:20:06.183] <TB2>     INFO:    ----------------------------------------------------------------------
[14:20:06.183] <TB2>     INFO: Test took 140201 ms.
[14:20:06.183] <TB2>     INFO: PixTestTiming::TimingTest() done.
[14:20:06.183] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:20:06.183] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:20:06.183] <TB2>     INFO: PixTestTiming::doTest took 723437 ms.
[14:20:06.183] <TB2>     INFO: PixTestTiming::doTest() done
[14:20:06.183] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:20:06.183] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[14:20:06.184] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[14:20:06.184] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[14:20:06.184] <TB2>     INFO: Write out ROCDelayScan3_V0
[14:20:06.184] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:20:06.184] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:20:06.538] <TB2>     INFO: ######################################################################
[14:20:06.538] <TB2>     INFO: PixTestAlive::doTest()
[14:20:06.538] <TB2>     INFO: ######################################################################
[14:20:06.541] <TB2>     INFO:    ----------------------------------------------------------------------
[14:20:06.541] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:20:06.541] <TB2>     INFO:    ----------------------------------------------------------------------
[14:20:06.542] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:20:06.886] <TB2>     INFO: Expecting 41600 events.
[14:20:10.842] <TB2>     INFO: 41600 events read in total (3241ms).
[14:20:10.843] <TB2>     INFO: Test took 4301ms.
[14:20:10.851] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:10.851] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:20:10.851] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:20:11.226] <TB2>     INFO: PixTestAlive::aliveTest() done
[14:20:11.226] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:20:11.226] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:20:11.229] <TB2>     INFO:    ----------------------------------------------------------------------
[14:20:11.229] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:20:11.229] <TB2>     INFO:    ----------------------------------------------------------------------
[14:20:11.230] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:20:11.578] <TB2>     INFO: Expecting 41600 events.
[14:20:14.487] <TB2>     INFO: 41600 events read in total (2194ms).
[14:20:14.487] <TB2>     INFO: Test took 3257ms.
[14:20:14.487] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:14.487] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:20:14.487] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:20:14.488] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:20:14.891] <TB2>     INFO: PixTestAlive::maskTest() done
[14:20:14.892] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:20:14.895] <TB2>     INFO:    ----------------------------------------------------------------------
[14:20:14.895] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:20:14.895] <TB2>     INFO:    ----------------------------------------------------------------------
[14:20:14.896] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:20:15.238] <TB2>     INFO: Expecting 41600 events.
[14:20:19.192] <TB2>     INFO: 41600 events read in total (3239ms).
[14:20:19.193] <TB2>     INFO: Test took 4297ms.
[14:20:19.201] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:19.201] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:20:19.201] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:20:19.576] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[14:20:19.576] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:20:19.576] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:20:19.576] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:20:19.583] <TB2>     INFO: ######################################################################
[14:20:19.583] <TB2>     INFO: PixTestTrim::doTest()
[14:20:19.584] <TB2>     INFO: ######################################################################
[14:20:19.586] <TB2>     INFO:    ----------------------------------------------------------------------
[14:20:19.586] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:20:19.586] <TB2>     INFO:    ----------------------------------------------------------------------
[14:20:19.662] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:20:19.662] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:20:19.675] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:19.675] <TB2>     INFO:     run 1 of 1
[14:20:19.675] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:20.017] <TB2>     INFO: Expecting 5025280 events.
[14:21:04.853] <TB2>     INFO: 1420584 events read in total (44121ms).
[14:21:48.798] <TB2>     INFO: 2823736 events read in total (88066ms).
[14:22:32.441] <TB2>     INFO: 4233600 events read in total (131710ms).
[14:22:56.653] <TB2>     INFO: 5025280 events read in total (155921ms).
[14:22:56.692] <TB2>     INFO: Test took 157017ms.
[14:22:56.747] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:56.853] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:58.194] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:59.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:00.889] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:02.211] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:03.529] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:04.890] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:06.182] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:07.599] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:08.914] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:10.230] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:11.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:12.998] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:14.375] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:15.797] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:17.205] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:18.609] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 234422272
[14:23:18.612] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.0433 minThrLimit = 87.9836 minThrNLimit = 109.245 -> result = 88.0433 -> 88
[14:23:18.613] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.3759 minThrLimit = 94.3579 minThrNLimit = 117.718 -> result = 94.3759 -> 94
[14:23:18.613] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.5973 minThrLimit = 94.5827 minThrNLimit = 117.748 -> result = 94.5973 -> 94
[14:23:18.614] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.5019 minThrLimit = 95.4752 minThrNLimit = 115.61 -> result = 95.5019 -> 95
[14:23:18.614] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.074 minThrLimit = 92.0625 minThrNLimit = 112.218 -> result = 92.074 -> 92
[14:23:18.614] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.7343 minThrLimit = 97.7332 minThrNLimit = 120.549 -> result = 97.7343 -> 97
[14:23:18.615] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.1242 minThrLimit = 83.114 minThrNLimit = 106.019 -> result = 83.1242 -> 83
[14:23:18.615] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.427 minThrLimit = 105.364 minThrNLimit = 129.903 -> result = 105.427 -> 105
[14:23:18.616] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.0915 minThrLimit = 97.0164 minThrNLimit = 114.45 -> result = 97.0915 -> 97
[14:23:18.616] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.744 minThrLimit = 88.718 minThrNLimit = 109.963 -> result = 88.744 -> 88
[14:23:18.616] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.1869 minThrLimit = 93.1795 minThrNLimit = 111.502 -> result = 93.1869 -> 93
[14:23:18.617] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.1288 minThrLimit = 93.1245 minThrNLimit = 112.959 -> result = 93.1288 -> 93
[14:23:18.617] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.9311 minThrLimit = 88.861 minThrNLimit = 106.917 -> result = 88.9311 -> 88
[14:23:18.618] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.3604 minThrLimit = 92.3512 minThrNLimit = 115.951 -> result = 92.3604 -> 92
[14:23:18.618] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.9611 minThrLimit = 92.9514 minThrNLimit = 116.353 -> result = 92.9611 -> 92
[14:23:18.618] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.9537 minThrLimit = 93.9472 minThrNLimit = 114.145 -> result = 93.9537 -> 93
[14:23:18.618] <TB2>     INFO: ROC 0 VthrComp = 88
[14:23:18.619] <TB2>     INFO: ROC 1 VthrComp = 94
[14:23:18.619] <TB2>     INFO: ROC 2 VthrComp = 94
[14:23:18.619] <TB2>     INFO: ROC 3 VthrComp = 95
[14:23:18.619] <TB2>     INFO: ROC 4 VthrComp = 92
[14:23:18.619] <TB2>     INFO: ROC 5 VthrComp = 97
[14:23:18.620] <TB2>     INFO: ROC 6 VthrComp = 83
[14:23:18.620] <TB2>     INFO: ROC 7 VthrComp = 105
[14:23:18.620] <TB2>     INFO: ROC 8 VthrComp = 97
[14:23:18.620] <TB2>     INFO: ROC 9 VthrComp = 88
[14:23:18.620] <TB2>     INFO: ROC 10 VthrComp = 93
[14:23:18.620] <TB2>     INFO: ROC 11 VthrComp = 93
[14:23:18.620] <TB2>     INFO: ROC 12 VthrComp = 88
[14:23:18.620] <TB2>     INFO: ROC 13 VthrComp = 92
[14:23:18.620] <TB2>     INFO: ROC 14 VthrComp = 92
[14:23:18.620] <TB2>     INFO: ROC 15 VthrComp = 93
[14:23:18.621] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:23:18.621] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:23:18.632] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:23:18.632] <TB2>     INFO:     run 1 of 1
[14:23:18.632] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:18.974] <TB2>     INFO: Expecting 5025280 events.
[14:23:54.119] <TB2>     INFO: 882736 events read in total (34430ms).
[14:24:28.642] <TB2>     INFO: 1765656 events read in total (68953ms).
[14:25:03.678] <TB2>     INFO: 2649192 events read in total (103989ms).
[14:25:38.618] <TB2>     INFO: 3524992 events read in total (138929ms).
[14:26:12.660] <TB2>     INFO: 4397648 events read in total (172971ms).
[14:26:37.837] <TB2>     INFO: 5025280 events read in total (198148ms).
[14:26:37.909] <TB2>     INFO: Test took 199277ms.
[14:26:38.084] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:38.441] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:40.090] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:41.745] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:43.388] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:45.052] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:46.725] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:48.398] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:50.034] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:51.684] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:53.351] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:55.016] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:56.677] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:58.326] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:59.983] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:01.625] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:03.256] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:04.908] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254373888
[14:27:04.911] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.1427 for pixel 16/1 mean/min/max = 45.4927/33.79/57.1953
[14:27:04.911] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.3288 for pixel 24/0 mean/min/max = 44.4173/33.2747/55.5599
[14:27:04.912] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.6538 for pixel 18/12 mean/min/max = 44.8668/32.9811/56.7526
[14:27:04.912] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.4674 for pixel 10/75 mean/min/max = 45.0375/33.2439/56.8312
[14:27:04.912] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.5074 for pixel 21/3 mean/min/max = 45.3689/33.1032/57.6347
[14:27:04.912] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.3175 for pixel 34/10 mean/min/max = 45.2865/32.2337/58.3393
[14:27:04.913] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.6098 for pixel 20/3 mean/min/max = 43.3664/31.9779/54.755
[14:27:04.913] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.738 for pixel 24/10 mean/min/max = 46.7885/34.8055/58.7715
[14:27:04.913] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.0059 for pixel 8/70 mean/min/max = 44.6401/32.0927/57.1875
[14:27:04.914] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 61.1585 for pixel 15/4 mean/min/max = 47.3962/33.455/61.3374
[14:27:04.914] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 59.0001 for pixel 45/21 mean/min/max = 46.1749/33.303/59.0467
[14:27:04.914] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 60.5068 for pixel 23/4 mean/min/max = 46.3075/31.9575/60.6575
[14:27:04.915] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 60.6817 for pixel 4/4 mean/min/max = 47.5026/34.3039/60.7014
[14:27:04.915] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.1209 for pixel 21/3 mean/min/max = 45.8185/34.1376/57.4994
[14:27:04.915] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.7504 for pixel 0/63 mean/min/max = 45.5036/34.1701/56.8371
[14:27:04.916] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 60.1922 for pixel 22/0 mean/min/max = 46.7839/33.2048/60.363
[14:27:04.916] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:27:05.047] <TB2>     INFO: Expecting 411648 events.
[14:27:12.679] <TB2>     INFO: 411648 events read in total (6913ms).
[14:27:12.685] <TB2>     INFO: Expecting 411648 events.
[14:27:20.251] <TB2>     INFO: 411648 events read in total (6909ms).
[14:27:20.260] <TB2>     INFO: Expecting 411648 events.
[14:27:27.819] <TB2>     INFO: 411648 events read in total (6900ms).
[14:27:27.830] <TB2>     INFO: Expecting 411648 events.
[14:27:35.371] <TB2>     INFO: 411648 events read in total (6889ms).
[14:27:35.384] <TB2>     INFO: Expecting 411648 events.
[14:27:42.965] <TB2>     INFO: 411648 events read in total (6926ms).
[14:27:42.982] <TB2>     INFO: Expecting 411648 events.
[14:27:50.539] <TB2>     INFO: 411648 events read in total (6909ms).
[14:27:50.558] <TB2>     INFO: Expecting 411648 events.
[14:27:58.116] <TB2>     INFO: 411648 events read in total (6912ms).
[14:27:58.139] <TB2>     INFO: Expecting 411648 events.
[14:28:05.613] <TB2>     INFO: 411648 events read in total (6830ms).
[14:28:05.636] <TB2>     INFO: Expecting 411648 events.
[14:28:13.325] <TB2>     INFO: 411648 events read in total (7042ms).
[14:28:13.351] <TB2>     INFO: Expecting 411648 events.
[14:28:20.972] <TB2>     INFO: 411648 events read in total (6980ms).
[14:28:20.001] <TB2>     INFO: Expecting 411648 events.
[14:28:28.610] <TB2>     INFO: 411648 events read in total (6972ms).
[14:28:28.641] <TB2>     INFO: Expecting 411648 events.
[14:28:36.200] <TB2>     INFO: 411648 events read in total (6920ms).
[14:28:36.233] <TB2>     INFO: Expecting 411648 events.
[14:28:43.623] <TB2>     INFO: 411648 events read in total (6755ms).
[14:28:43.661] <TB2>     INFO: Expecting 411648 events.
[14:28:51.042] <TB2>     INFO: 411648 events read in total (6743ms).
[14:28:51.080] <TB2>     INFO: Expecting 411648 events.
[14:28:58.600] <TB2>     INFO: 411648 events read in total (6887ms).
[14:28:58.640] <TB2>     INFO: Expecting 411648 events.
[14:29:06.165] <TB2>     INFO: 411648 events read in total (6891ms).
[14:29:06.208] <TB2>     INFO: Test took 121292ms.
[14:29:06.706] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3648 < 35 for itrim = 105; old thr = 34.5755 ... break
[14:29:06.744] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7461 < 35 for itrim+1 = 97; old thr = 34.5182 ... break
[14:29:06.786] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6929 < 35 for itrim = 102; old thr = 33.9059 ... break
[14:29:06.818] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0358 < 35 for itrim = 97; old thr = 34.5962 ... break
[14:29:06.852] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6879 < 35 for itrim = 102; old thr = 33.588 ... break
[14:29:06.889] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2037 < 35 for itrim = 103; old thr = 34.2867 ... break
[14:29:06.930] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1517 < 35 for itrim = 100; old thr = 34.5695 ... break
[14:29:06.962] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5096 < 35 for itrim = 99; old thr = 34.0903 ... break
[14:29:06.991] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6536 < 35 for itrim = 104; old thr = 33.8195 ... break
[14:29:07.031] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6573 < 35 for itrim = 124; old thr = 34.2675 ... break
[14:29:07.065] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0452 < 35 for itrim = 103; old thr = 34.7974 ... break
[14:29:07.097] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1838 < 35 for itrim+1 = 114; old thr = 34.9391 ... break
[14:29:07.126] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.695 < 35 for itrim+1 = 112; old thr = 34.4741 ... break
[14:29:07.162] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2854 < 35 for itrim = 96; old thr = 34.0702 ... break
[14:29:07.195] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.231 < 35 for itrim = 96; old thr = 34.6303 ... break
[14:29:07.227] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5654 < 35 for itrim = 107; old thr = 34.1621 ... break
[14:29:07.302] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:29:07.312] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:29:07.312] <TB2>     INFO:     run 1 of 1
[14:29:07.313] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:07.655] <TB2>     INFO: Expecting 5025280 events.
[14:29:43.076] <TB2>     INFO: 868264 events read in total (34706ms).
[14:30:17.346] <TB2>     INFO: 1737008 events read in total (68976ms).
[14:30:52.308] <TB2>     INFO: 2607488 events read in total (103938ms).
[14:31:26.713] <TB2>     INFO: 3467752 events read in total (138343ms).
[14:32:00.963] <TB2>     INFO: 4323168 events read in total (172594ms).
[14:32:29.530] <TB2>     INFO: 5025280 events read in total (201160ms).
[14:32:29.603] <TB2>     INFO: Test took 202290ms.
[14:32:29.780] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:30.151] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:31.701] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:33.257] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:34.806] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:36.370] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:37.917] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:39.454] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:40.985] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:42.552] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:44.124] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:45.675] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:47.235] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:48.781] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:50.345] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:51.888] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:53.437] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:55.014] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 397316096
[14:32:55.016] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 8.664399 .. 52.563080
[14:32:55.090] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 8 .. 62 (-1/-1) hits flags = 528 (plus default)
[14:32:55.100] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:32:55.100] <TB2>     INFO:     run 1 of 1
[14:32:55.101] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:55.445] <TB2>     INFO: Expecting 1830400 events.
[14:33:34.895] <TB2>     INFO: 1085456 events read in total (38728ms).
[14:34:01.889] <TB2>     INFO: 1830400 events read in total (65722ms).
[14:34:01.908] <TB2>     INFO: Test took 66807ms.
[14:34:01.951] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:02.042] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:03.058] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:04.076] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:05.096] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:06.112] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:07.129] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:08.147] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:09.166] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:10.176] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:11.187] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:12.200] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:13.215] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:14.228] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:15.240] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:16.255] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:17.269] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:18.286] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303771648
[14:34:18.367] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.355653 .. 46.370129
[14:34:18.444] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 56 (-1/-1) hits flags = 528 (plus default)
[14:34:18.454] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:34:18.454] <TB2>     INFO:     run 1 of 1
[14:34:18.454] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:18.797] <TB2>     INFO: Expecting 1597440 events.
[14:34:57.843] <TB2>     INFO: 1122224 events read in total (38331ms).
[14:35:15.201] <TB2>     INFO: 1597440 events read in total (55689ms).
[14:35:15.217] <TB2>     INFO: Test took 56763ms.
[14:35:15.253] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:15.332] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:16.298] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:17.265] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:18.228] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:19.193] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:20.157] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:21.125] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:22.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:23.055] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:24.019] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:24.985] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:25.959] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:26.947] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:27.912] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:28.881] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:29.848] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:30.813] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 252661760
[14:35:30.894] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.328597 .. 42.462987
[14:35:30.969] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:35:30.978] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:35:30.978] <TB2>     INFO:     run 1 of 1
[14:35:30.978] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:31.320] <TB2>     INFO: Expecting 1331200 events.
[14:36:12.521] <TB2>     INFO: 1133776 events read in total (40485ms).
[14:36:19.716] <TB2>     INFO: 1331200 events read in total (47680ms).
[14:36:19.733] <TB2>     INFO: Test took 48756ms.
[14:36:19.769] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:19.838] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:20.778] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:21.719] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:22.680] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:23.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:24.639] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:25.578] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:26.516] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:27.449] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:28.386] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:29.320] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:30.280] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:31.395] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:32.381] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:33.327] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:34.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:35.199] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 252661760
[14:36:35.280] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 26.068679 .. 41.983838
[14:36:35.355] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 16 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:36:35.365] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:36:35.365] <TB2>     INFO:     run 1 of 1
[14:36:35.365] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:36:35.707] <TB2>     INFO: Expecting 1198080 events.
[14:37:16.889] <TB2>     INFO: 1117672 events read in total (40467ms).
[14:37:20.149] <TB2>     INFO: 1198080 events read in total (43727ms).
[14:37:20.159] <TB2>     INFO: Test took 44795ms.
[14:37:20.189] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:20.249] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:21.170] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:22.095] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:23.018] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:23.939] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:24.864] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:25.792] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:26.718] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:27.637] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:28.554] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:29.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:30.390] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:31.313] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:32.227] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:33.151] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:34.073] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:35.005] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310362112
[14:37:35.087] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:37:35.087] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:37:35.098] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:37:35.098] <TB2>     INFO:     run 1 of 1
[14:37:35.098] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:35.444] <TB2>     INFO: Expecting 1364480 events.
[14:38:15.197] <TB2>     INFO: 1076072 events read in total (39038ms).
[14:38:25.948] <TB2>     INFO: 1364480 events read in total (49789ms).
[14:38:25.961] <TB2>     INFO: Test took 50863ms.
[14:38:25.994] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:26.065] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:27.034] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:27.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:28.968] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:29.937] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:38:30.907] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:38:31.879] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:32.860] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:33.826] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:38:34.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:38:35.767] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:38:36.739] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:38:37.714] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:38.688] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:39.661] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:40.631] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:41.634] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 287100928
[14:38:41.669] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C0.dat
[14:38:41.669] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C1.dat
[14:38:41.669] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C2.dat
[14:38:41.669] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C3.dat
[14:38:41.670] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C4.dat
[14:38:41.670] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C5.dat
[14:38:41.670] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C6.dat
[14:38:41.670] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C7.dat
[14:38:41.670] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C8.dat
[14:38:41.670] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C9.dat
[14:38:41.670] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C10.dat
[14:38:41.670] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C11.dat
[14:38:41.670] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C12.dat
[14:38:41.670] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C13.dat
[14:38:41.671] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C14.dat
[14:38:41.671] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C15.dat
[14:38:41.671] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C0.dat
[14:38:41.678] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C1.dat
[14:38:41.685] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C2.dat
[14:38:41.692] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C3.dat
[14:38:41.700] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C4.dat
[14:38:41.707] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C5.dat
[14:38:41.714] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C6.dat
[14:38:41.721] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C7.dat
[14:38:41.728] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C8.dat
[14:38:41.734] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C9.dat
[14:38:41.741] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C10.dat
[14:38:41.748] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C11.dat
[14:38:41.755] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C12.dat
[14:38:41.764] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C13.dat
[14:38:41.771] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C14.dat
[14:38:41.778] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//trimParameters35_C15.dat
[14:38:41.784] <TB2>     INFO: PixTestTrim::trimTest() done
[14:38:41.784] <TB2>     INFO: vtrim:     105  97 102  97 102 103 100  99 104 124 103 114 112  96  96 107 
[14:38:41.784] <TB2>     INFO: vthrcomp:   88  94  94  95  92  97  83 105  97  88  93  93  88  92  92  93 
[14:38:41.784] <TB2>     INFO: vcal mean:  35.02  34.98  35.02  34.98  34.97  34.98  35.01  34.99  34.95  35.08  34.98  35.01  34.97  34.99  35.02  34.98 
[14:38:41.784] <TB2>     INFO: vcal RMS:    0.79   0.80   0.79   0.83   0.83   0.84   0.80   0.85   0.88   0.89   0.84   0.89   0.86   0.81   0.80   0.85 
[14:38:41.784] <TB2>     INFO: bits mean:   9.16   9.73   9.09   9.45   9.46   9.43  10.18   8.88   9.83   9.08   9.37   9.90   8.77   9.14   8.81   8.99 
[14:38:41.784] <TB2>     INFO: bits RMS:    2.59   2.52   2.80   2.67   2.59   2.71   2.48   2.50   2.66   2.56   2.53   2.46   2.56   2.67   2.70   2.69 
[14:38:41.794] <TB2>     INFO:    ----------------------------------------------------------------------
[14:38:41.794] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:38:41.794] <TB2>     INFO:    ----------------------------------------------------------------------
[14:38:41.796] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:38:41.796] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:38:41.807] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:38:41.807] <TB2>     INFO:     run 1 of 1
[14:38:41.807] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:42.153] <TB2>     INFO: Expecting 4160000 events.
[14:39:29.176] <TB2>     INFO: 1151295 events read in total (46308ms).
[14:40:15.390] <TB2>     INFO: 2295160 events read in total (92523ms).
[14:41:00.423] <TB2>     INFO: 3425925 events read in total (137556ms).
[14:41:30.306] <TB2>     INFO: 4160000 events read in total (167439ms).
[14:41:30.377] <TB2>     INFO: Test took 168570ms.
[14:41:30.507] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:30.757] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:32.626] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:41:34.486] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:36.368] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:38.281] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:41:40.168] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:42.040] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:43.951] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:45.812] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:47.691] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:41:49.568] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:51.464] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:41:53.347] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:55.231] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:41:57.108] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:41:58.968] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:00.859] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258338816
[14:42:00.859] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:42:00.937] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:42:00.937] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[14:42:00.947] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:42:00.947] <TB2>     INFO:     run 1 of 1
[14:42:00.947] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:42:01.297] <TB2>     INFO: Expecting 3556800 events.
[14:42:49.840] <TB2>     INFO: 1200455 events read in total (47828ms).
[14:43:36.620] <TB2>     INFO: 2388085 events read in total (94609ms).
[14:44:22.224] <TB2>     INFO: 3556800 events read in total (140213ms).
[14:44:22.279] <TB2>     INFO: Test took 141333ms.
[14:44:22.381] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:44:22.575] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:44:24.314] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:44:26.043] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:44:27.749] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:44:29.432] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:44:31.146] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:44:32.865] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:44:34.656] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:44:36.371] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:44:38.088] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:44:39.825] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:44:41.535] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:44:43.224] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:44:44.941] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:44:46.662] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:44:48.383] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:44:50.102] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276213760
[14:44:50.103] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:44:50.177] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:44:50.177] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[14:44:50.187] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:44:50.187] <TB2>     INFO:     run 1 of 1
[14:44:50.187] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:44:50.530] <TB2>     INFO: Expecting 3307200 events.
[14:45:40.279] <TB2>     INFO: 1255575 events read in total (49034ms).
[14:46:28.653] <TB2>     INFO: 2492965 events read in total (97408ms).
[14:47:00.099] <TB2>     INFO: 3307200 events read in total (128855ms).
[14:47:00.142] <TB2>     INFO: Test took 129956ms.
[14:47:00.225] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:00.384] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:47:02.056] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:47:03.744] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:47:05.378] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:47:06.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:47:08.616] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:47:10.235] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:47:11.934] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:47:13.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:47:15.155] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:47:16.793] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:47:18.409] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:47:20.027] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:47:21.664] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:47:23.312] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:47:24.944] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:47:26.569] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 304844800
[14:47:26.570] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:47:26.643] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:47:26.643] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[14:47:26.653] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:47:26.653] <TB2>     INFO:     run 1 of 1
[14:47:26.653] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:47:26.996] <TB2>     INFO: Expecting 3307200 events.
[14:48:16.398] <TB2>     INFO: 1255590 events read in total (48687ms).
[14:49:06.212] <TB2>     INFO: 2492970 events read in total (98501ms).
[14:49:37.763] <TB2>     INFO: 3307200 events read in total (130053ms).
[14:49:37.808] <TB2>     INFO: Test took 131156ms.
[14:49:37.896] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:38.055] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:49:39.730] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:49:41.387] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:49:43.034] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:49:44.656] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:49:46.298] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:49:47.932] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:49:49.631] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:49:51.233] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:49:52.847] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:49:54.496] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:49:56.116] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:49:57.726] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:49:59.367] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:50:01.014] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:50:02.651] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:50:04.279] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 308183040
[14:50:04.280] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:50:04.354] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:50:04.354] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[14:50:04.363] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:50:04.363] <TB2>     INFO:     run 1 of 1
[14:50:04.364] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:50:04.707] <TB2>     INFO: Expecting 3307200 events.
[14:50:54.391] <TB2>     INFO: 1255630 events read in total (48970ms).
[14:51:46.152] <TB2>     INFO: 2493025 events read in total (100731ms).
[14:52:18.142] <TB2>     INFO: 3307200 events read in total (132721ms).
[14:52:18.178] <TB2>     INFO: Test took 133814ms.
[14:52:18.256] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:18.439] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:52:20.093] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:52:21.740] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:52:23.364] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:52:24.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:52:26.577] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:52:28.185] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:52:29.875] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:52:31.473] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:52:33.086] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:52:34.739] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:52:36.362] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:52:37.971] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:52:39.606] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:52:41.241] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:52:42.888] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:52:44.517] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 271441920
[14:52:44.518] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.67657, thr difference RMS: 1.43153
[14:52:44.518] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.14615, thr difference RMS: 1.68619
[14:52:44.518] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 7.55965, thr difference RMS: 1.45842
[14:52:44.518] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.29268, thr difference RMS: 1.97592
[14:52:44.518] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.36465, thr difference RMS: 1.57794
[14:52:44.519] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.05215, thr difference RMS: 1.53081
[14:52:44.519] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 7.86351, thr difference RMS: 1.13068
[14:52:44.519] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 12.1954, thr difference RMS: 1.29621
[14:52:44.519] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.63556, thr difference RMS: 1.48801
[14:52:44.519] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 7.8983, thr difference RMS: 1.60279
[14:52:44.520] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.75834, thr difference RMS: 1.47538
[14:52:44.520] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.53303, thr difference RMS: 1.54528
[14:52:44.520] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 7.8918, thr difference RMS: 1.59174
[14:52:44.520] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.60305, thr difference RMS: 1.59358
[14:52:44.520] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 7.96199, thr difference RMS: 1.58895
[14:52:44.521] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.79417, thr difference RMS: 1.63546
[14:52:44.521] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.53185, thr difference RMS: 1.4484
[14:52:44.521] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.11174, thr difference RMS: 1.67092
[14:52:44.521] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.45007, thr difference RMS: 1.46779
[14:52:44.521] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.29353, thr difference RMS: 1.98782
[14:52:44.522] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.35178, thr difference RMS: 1.57319
[14:52:44.522] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.04443, thr difference RMS: 1.52347
[14:52:44.522] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 7.7469, thr difference RMS: 1.15135
[14:52:44.522] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 12.1891, thr difference RMS: 1.30915
[14:52:44.523] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.50668, thr difference RMS: 1.48143
[14:52:44.523] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 7.78183, thr difference RMS: 1.59799
[14:52:44.523] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.67827, thr difference RMS: 1.48166
[14:52:44.523] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.51495, thr difference RMS: 1.52949
[14:52:44.523] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 7.8145, thr difference RMS: 1.58406
[14:52:44.524] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.52245, thr difference RMS: 1.60378
[14:52:44.524] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.91676, thr difference RMS: 1.58357
[14:52:44.524] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.74187, thr difference RMS: 1.6281
[14:52:44.524] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.44076, thr difference RMS: 1.42118
[14:52:44.524] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.22452, thr difference RMS: 1.66445
[14:52:44.524] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 7.46707, thr difference RMS: 1.47167
[14:52:44.525] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.34887, thr difference RMS: 1.98039
[14:52:44.525] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.34145, thr difference RMS: 1.57889
[14:52:44.525] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.02536, thr difference RMS: 1.50701
[14:52:44.525] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 7.66988, thr difference RMS: 1.11544
[14:52:44.525] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 12.2634, thr difference RMS: 1.28792
[14:52:44.526] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.42425, thr difference RMS: 1.48143
[14:52:44.526] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 7.75974, thr difference RMS: 1.58889
[14:52:44.526] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.67925, thr difference RMS: 1.47115
[14:52:44.526] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.55022, thr difference RMS: 1.53285
[14:52:44.526] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 7.83807, thr difference RMS: 1.58936
[14:52:44.527] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.2844, thr difference RMS: 1.57893
[14:52:44.527] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.96608, thr difference RMS: 1.58316
[14:52:44.527] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.86072, thr difference RMS: 1.63418
[14:52:44.527] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.35876, thr difference RMS: 1.42745
[14:52:44.527] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.25471, thr difference RMS: 1.66399
[14:52:44.528] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 7.41556, thr difference RMS: 1.44058
[14:52:44.528] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.36313, thr difference RMS: 1.98431
[14:52:44.528] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.3329, thr difference RMS: 1.57576
[14:52:44.528] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.05116, thr difference RMS: 1.52024
[14:52:44.528] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 7.55751, thr difference RMS: 1.14018
[14:52:44.529] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 12.4283, thr difference RMS: 1.28658
[14:52:44.529] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.4251, thr difference RMS: 1.47399
[14:52:44.529] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 7.75492, thr difference RMS: 1.59996
[14:52:44.529] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.74029, thr difference RMS: 1.46207
[14:52:44.529] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.57508, thr difference RMS: 1.53855
[14:52:44.530] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 7.85031, thr difference RMS: 1.57868
[14:52:44.530] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.42056, thr difference RMS: 1.66268
[14:52:44.530] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.99562, thr difference RMS: 1.59549
[14:52:44.530] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.8627, thr difference RMS: 1.62585
[14:52:44.631] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:52:44.634] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1945 seconds
[14:52:44.634] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:52:45.340] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:52:45.340] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:52:45.343] <TB2>     INFO: ######################################################################
[14:52:45.343] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:52:45.343] <TB2>     INFO: ######################################################################
[14:52:45.343] <TB2>     INFO:    ----------------------------------------------------------------------
[14:52:45.343] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:52:45.343] <TB2>     INFO:    ----------------------------------------------------------------------
[14:52:45.343] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:52:45.354] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:52:45.354] <TB2>     INFO:     run 1 of 1
[14:52:45.354] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:52:45.697] <TB2>     INFO: Expecting 59072000 events.
[14:53:14.938] <TB2>     INFO: 1073200 events read in total (28526ms).
[14:53:42.962] <TB2>     INFO: 2142000 events read in total (56550ms).
[14:54:11.609] <TB2>     INFO: 3212400 events read in total (85197ms).
[14:54:39.930] <TB2>     INFO: 4283600 events read in total (113518ms).
[14:55:08.366] <TB2>     INFO: 5352000 events read in total (141954ms).
[14:55:36.920] <TB2>     INFO: 6424800 events read in total (170508ms).
[14:56:05.417] <TB2>     INFO: 7494400 events read in total (199005ms).
[14:56:33.890] <TB2>     INFO: 8564200 events read in total (227478ms).
[14:57:02.426] <TB2>     INFO: 9636200 events read in total (256014ms).
[14:57:30.970] <TB2>     INFO: 10705000 events read in total (284558ms).
[14:57:59.383] <TB2>     INFO: 11776200 events read in total (312971ms).
[14:58:27.943] <TB2>     INFO: 12846600 events read in total (341531ms).
[14:58:56.493] <TB2>     INFO: 13915200 events read in total (370081ms).
[14:59:25.071] <TB2>     INFO: 14987600 events read in total (398659ms).
[14:59:53.622] <TB2>     INFO: 16057000 events read in total (427210ms).
[15:00:22.242] <TB2>     INFO: 17127600 events read in total (455830ms).
[15:00:50.924] <TB2>     INFO: 18199400 events read in total (484512ms).
[15:01:19.528] <TB2>     INFO: 19267800 events read in total (513116ms).
[15:01:48.052] <TB2>     INFO: 20339200 events read in total (541640ms).
[15:02:16.733] <TB2>     INFO: 21409200 events read in total (570321ms).
[15:02:45.243] <TB2>     INFO: 22477800 events read in total (598831ms).
[15:03:13.881] <TB2>     INFO: 23549800 events read in total (627469ms).
[15:03:42.477] <TB2>     INFO: 24618600 events read in total (656065ms).
[15:04:11.123] <TB2>     INFO: 25687600 events read in total (684711ms).
[15:04:39.637] <TB2>     INFO: 26760200 events read in total (713225ms).
[15:05:08.197] <TB2>     INFO: 27829200 events read in total (741785ms).
[15:05:36.810] <TB2>     INFO: 28898800 events read in total (770398ms).
[15:06:05.390] <TB2>     INFO: 29970600 events read in total (798978ms).
[15:06:34.172] <TB2>     INFO: 31038800 events read in total (827760ms).
[15:07:02.869] <TB2>     INFO: 32108600 events read in total (856457ms).
[15:07:31.548] <TB2>     INFO: 33179800 events read in total (885136ms).
[15:08:00.188] <TB2>     INFO: 34248600 events read in total (913776ms).
[15:08:28.890] <TB2>     INFO: 35319000 events read in total (942478ms).
[15:08:57.553] <TB2>     INFO: 36389000 events read in total (971141ms).
[15:09:26.215] <TB2>     INFO: 37457800 events read in total (999803ms).
[15:09:54.823] <TB2>     INFO: 38528800 events read in total (1028411ms).
[15:10:23.458] <TB2>     INFO: 39599000 events read in total (1057046ms).
[15:10:52.082] <TB2>     INFO: 40667400 events read in total (1085670ms).
[15:11:20.815] <TB2>     INFO: 41739000 events read in total (1114403ms).
[15:11:49.408] <TB2>     INFO: 42808600 events read in total (1142996ms).
[15:12:18.074] <TB2>     INFO: 43876800 events read in total (1171662ms).
[15:12:46.653] <TB2>     INFO: 44947400 events read in total (1200241ms).
[15:13:15.209] <TB2>     INFO: 46017000 events read in total (1228797ms).
[15:13:43.803] <TB2>     INFO: 47085400 events read in total (1257391ms).
[15:14:12.577] <TB2>     INFO: 48156000 events read in total (1286165ms).
[15:14:41.213] <TB2>     INFO: 49226000 events read in total (1314801ms).
[15:15:09.777] <TB2>     INFO: 50294000 events read in total (1343365ms).
[15:15:38.406] <TB2>     INFO: 51363600 events read in total (1371994ms).
[15:16:07.038] <TB2>     INFO: 52434600 events read in total (1400626ms).
[15:16:35.676] <TB2>     INFO: 53503000 events read in total (1429264ms).
[15:17:03.717] <TB2>     INFO: 54571600 events read in total (1457305ms).
[15:17:31.965] <TB2>     INFO: 55643200 events read in total (1485553ms).
[15:18:00.165] <TB2>     INFO: 56711600 events read in total (1513753ms).
[15:18:27.788] <TB2>     INFO: 57779600 events read in total (1541376ms).
[15:18:55.794] <TB2>     INFO: 58852000 events read in total (1569382ms).
[15:19:01.934] <TB2>     INFO: 59072000 events read in total (1575522ms).
[15:19:01.954] <TB2>     INFO: Test took 1576600ms.
[15:19:02.016] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:19:02.141] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:19:02.141] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:03.315] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:19:03.315] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:04.484] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:19:04.484] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:05.658] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:19:05.658] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:06.820] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:19:06.820] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:07.975] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:19:07.975] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:09.121] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:19:09.121] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:10.294] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:19:10.294] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:11.453] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:19:11.453] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:12.659] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:19:12.659] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:13.870] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:19:13.870] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:15.098] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:19:15.098] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:16.315] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:19:16.315] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:17.526] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:19:17.526] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:18.684] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:19:18.684] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:19.862] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:19:19.862] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:19:21.042] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 450736128
[15:19:21.070] <TB2>     INFO: PixTestScurves::scurves() done 
[15:19:21.070] <TB2>     INFO: Vcal mean:  35.11  35.08  35.13  35.11  35.09  35.05  35.06  35.18  35.07  35.19  35.10  35.10  35.11  35.24  35.16  35.05 
[15:19:21.070] <TB2>     INFO: Vcal RMS:    0.65   0.66   0.65   0.72   0.69   0.68   0.68   0.71   0.75   0.76   0.71   0.76   0.72   0.72   0.66   0.71 
[15:19:21.070] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:19:21.145] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:19:21.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:19:21.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:19:21.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:19:21.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:19:21.145] <TB2>     INFO: ######################################################################
[15:19:21.145] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:19:21.145] <TB2>     INFO: ######################################################################
[15:19:21.148] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:19:21.495] <TB2>     INFO: Expecting 41600 events.
[15:19:25.585] <TB2>     INFO: 41600 events read in total (3370ms).
[15:19:25.586] <TB2>     INFO: Test took 4438ms.
[15:19:25.593] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:19:25.594] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:19:25.594] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:19:25.602] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[15:19:25.602] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:19:25.602] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:19:25.602] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:19:25.940] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:19:26.282] <TB2>     INFO: Expecting 41600 events.
[15:19:30.425] <TB2>     INFO: 41600 events read in total (3428ms).
[15:19:30.426] <TB2>     INFO: Test took 4486ms.
[15:19:30.434] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:19:30.434] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:19:30.434] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:19:30.438] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.21
[15:19:30.439] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[15:19:30.439] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.657
[15:19:30.439] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:19:30.439] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.828
[15:19:30.439] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,17] phvalue 176
[15:19:30.439] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.045
[15:19:30.439] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 172
[15:19:30.439] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.531
[15:19:30.439] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 170
[15:19:30.439] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.401
[15:19:30.439] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 169
[15:19:30.439] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.489
[15:19:30.439] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[15:19:30.440] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 156.128
[15:19:30.440] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 156
[15:19:30.440] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.067
[15:19:30.440] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[15:19:30.440] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.089
[15:19:30.440] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[15:19:30.440] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.607
[15:19:30.440] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,5] phvalue 176
[15:19:30.440] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.91
[15:19:30.440] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[15:19:30.440] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.579
[15:19:30.440] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[15:19:30.441] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.496
[15:19:30.441] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 176
[15:19:30.441] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.966
[15:19:30.441] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 182
[15:19:30.441] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.485
[15:19:30.441] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 176
[15:19:30.441] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:19:30.441] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:19:30.441] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:19:30.525] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:19:30.869] <TB2>     INFO: Expecting 41600 events.
[15:19:34.977] <TB2>     INFO: 41600 events read in total (3393ms).
[15:19:34.977] <TB2>     INFO: Test took 4452ms.
[15:19:34.987] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:19:34.987] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:19:34.987] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:19:34.991] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:19:34.992] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 42minph_roc = 7
[15:19:34.992] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.2472
[15:19:34.992] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 92
[15:19:34.992] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.499
[15:19:34.992] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 65
[15:19:34.993] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.7823
[15:19:34.993] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 77
[15:19:34.993] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.751
[15:19:34.993] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 59
[15:19:34.993] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.0732
[15:19:34.993] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 69
[15:19:34.993] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.7954
[15:19:34.993] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 61
[15:19:34.993] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.8529
[15:19:34.993] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 89
[15:19:34.993] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 45.6454
[15:19:34.993] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 45
[15:19:34.994] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.1649
[15:19:34.994] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,32] phvalue 79
[15:19:34.994] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.2371
[15:19:34.994] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,32] phvalue 66
[15:19:34.994] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.6486
[15:19:34.994] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 75
[15:19:34.994] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.0431
[15:19:34.994] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,67] phvalue 65
[15:19:34.994] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.5731
[15:19:34.994] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,68] phvalue 78
[15:19:34.994] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.7868
[15:19:34.994] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 68
[15:19:34.995] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.163
[15:19:34.995] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,14] phvalue 74
[15:19:34.995] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.7225
[15:19:34.995] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 74
[15:19:34.996] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 0 0
[15:19:35.392] <TB2>     INFO: Expecting 2560 events.
[15:19:36.350] <TB2>     INFO: 2560 events read in total (243ms).
[15:19:36.350] <TB2>     INFO: Test took 1354ms.
[15:19:36.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:36.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 1 1
[15:19:36.859] <TB2>     INFO: Expecting 2560 events.
[15:19:37.816] <TB2>     INFO: 2560 events read in total (243ms).
[15:19:37.816] <TB2>     INFO: Test took 1465ms.
[15:19:37.817] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:37.817] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 2 2
[15:19:38.324] <TB2>     INFO: Expecting 2560 events.
[15:19:39.281] <TB2>     INFO: 2560 events read in total (242ms).
[15:19:39.281] <TB2>     INFO: Test took 1464ms.
[15:19:39.281] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:39.282] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[15:19:39.789] <TB2>     INFO: Expecting 2560 events.
[15:19:40.747] <TB2>     INFO: 2560 events read in total (243ms).
[15:19:40.747] <TB2>     INFO: Test took 1465ms.
[15:19:40.747] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:40.747] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 4 4
[15:19:41.254] <TB2>     INFO: Expecting 2560 events.
[15:19:42.211] <TB2>     INFO: 2560 events read in total (242ms).
[15:19:42.211] <TB2>     INFO: Test took 1464ms.
[15:19:42.211] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:42.211] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 5 5
[15:19:42.718] <TB2>     INFO: Expecting 2560 events.
[15:19:43.677] <TB2>     INFO: 2560 events read in total (244ms).
[15:19:43.677] <TB2>     INFO: Test took 1466ms.
[15:19:43.677] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:43.677] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 6 6
[15:19:44.185] <TB2>     INFO: Expecting 2560 events.
[15:19:45.143] <TB2>     INFO: 2560 events read in total (243ms).
[15:19:45.143] <TB2>     INFO: Test took 1466ms.
[15:19:45.143] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:45.144] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 7 7
[15:19:45.651] <TB2>     INFO: Expecting 2560 events.
[15:19:46.607] <TB2>     INFO: 2560 events read in total (241ms).
[15:19:46.607] <TB2>     INFO: Test took 1463ms.
[15:19:46.608] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:46.608] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 32, 8 8
[15:19:47.115] <TB2>     INFO: Expecting 2560 events.
[15:19:48.074] <TB2>     INFO: 2560 events read in total (244ms).
[15:19:48.075] <TB2>     INFO: Test took 1467ms.
[15:19:48.075] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:48.075] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 32, 9 9
[15:19:48.582] <TB2>     INFO: Expecting 2560 events.
[15:19:49.542] <TB2>     INFO: 2560 events read in total (245ms).
[15:19:49.542] <TB2>     INFO: Test took 1467ms.
[15:19:49.542] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:49.542] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 10 10
[15:19:50.051] <TB2>     INFO: Expecting 2560 events.
[15:19:51.010] <TB2>     INFO: 2560 events read in total (244ms).
[15:19:51.010] <TB2>     INFO: Test took 1467ms.
[15:19:51.010] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:51.010] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 67, 11 11
[15:19:51.518] <TB2>     INFO: Expecting 2560 events.
[15:19:52.476] <TB2>     INFO: 2560 events read in total (244ms).
[15:19:52.476] <TB2>     INFO: Test took 1466ms.
[15:19:52.476] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:52.477] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 68, 12 12
[15:19:52.984] <TB2>     INFO: Expecting 2560 events.
[15:19:53.942] <TB2>     INFO: 2560 events read in total (244ms).
[15:19:53.942] <TB2>     INFO: Test took 1465ms.
[15:19:53.942] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:53.942] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 13 13
[15:19:54.450] <TB2>     INFO: Expecting 2560 events.
[15:19:55.408] <TB2>     INFO: 2560 events read in total (243ms).
[15:19:55.408] <TB2>     INFO: Test took 1466ms.
[15:19:55.409] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:55.409] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 14, 14 14
[15:19:55.916] <TB2>     INFO: Expecting 2560 events.
[15:19:56.872] <TB2>     INFO: 2560 events read in total (241ms).
[15:19:56.873] <TB2>     INFO: Test took 1464ms.
[15:19:56.873] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:56.873] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 15 15
[15:19:57.382] <TB2>     INFO: Expecting 2560 events.
[15:19:58.338] <TB2>     INFO: 2560 events read in total (242ms).
[15:19:58.339] <TB2>     INFO: Test took 1465ms.
[15:19:58.339] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:19:58.339] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[15:19:58.339] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:19:58.339] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:19:58.339] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[15:19:58.339] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:19:58.339] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC5
[15:19:58.339] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[15:19:58.339] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[15:19:58.339] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 27 on ROC8
[15:19:58.339] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:19:58.339] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:19:58.339] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:19:58.339] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:19:58.339] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:19:58.339] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[15:19:58.339] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[15:19:58.342] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:58.848] <TB2>     INFO: Expecting 655360 events.
[15:20:10.591] <TB2>     INFO: 655360 events read in total (11028ms).
[15:20:10.604] <TB2>     INFO: Expecting 655360 events.
[15:20:22.263] <TB2>     INFO: 655360 events read in total (11100ms).
[15:20:22.278] <TB2>     INFO: Expecting 655360 events.
[15:20:33.779] <TB2>     INFO: 655360 events read in total (10943ms).
[15:20:33.798] <TB2>     INFO: Expecting 655360 events.
[15:20:45.334] <TB2>     INFO: 655360 events read in total (10983ms).
[15:20:45.357] <TB2>     INFO: Expecting 655360 events.
[15:20:56.722] <TB2>     INFO: 655360 events read in total (10814ms).
[15:20:56.750] <TB2>     INFO: Expecting 655360 events.
[15:21:08.112] <TB2>     INFO: 655360 events read in total (10814ms).
[15:21:08.144] <TB2>     INFO: Expecting 655360 events.
[15:21:19.709] <TB2>     INFO: 655360 events read in total (11022ms).
[15:21:19.745] <TB2>     INFO: Expecting 655360 events.
[15:21:31.266] <TB2>     INFO: 655360 events read in total (10987ms).
[15:21:31.306] <TB2>     INFO: Expecting 655360 events.
[15:21:42.900] <TB2>     INFO: 655360 events read in total (11063ms).
[15:21:42.944] <TB2>     INFO: Expecting 655360 events.
[15:21:54.532] <TB2>     INFO: 655360 events read in total (11061ms).
[15:21:54.581] <TB2>     INFO: Expecting 655360 events.
[15:22:06.176] <TB2>     INFO: 655360 events read in total (11068ms).
[15:22:06.237] <TB2>     INFO: Expecting 655360 events.
[15:22:17.820] <TB2>     INFO: 655360 events read in total (11056ms).
[15:22:17.888] <TB2>     INFO: Expecting 655360 events.
[15:22:29.458] <TB2>     INFO: 655360 events read in total (11044ms).
[15:22:29.519] <TB2>     INFO: Expecting 655360 events.
[15:22:41.098] <TB2>     INFO: 655360 events read in total (11052ms).
[15:22:41.169] <TB2>     INFO: Expecting 655360 events.
[15:22:52.772] <TB2>     INFO: 655360 events read in total (11076ms).
[15:22:52.853] <TB2>     INFO: Expecting 655360 events.
[15:23:04.384] <TB2>     INFO: 655360 events read in total (11005ms).
[15:23:04.458] <TB2>     INFO: Test took 186117ms.
[15:23:04.553] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:23:04.858] <TB2>     INFO: Expecting 655360 events.
[15:23:16.552] <TB2>     INFO: 655360 events read in total (10979ms).
[15:23:16.563] <TB2>     INFO: Expecting 655360 events.
[15:23:28.047] <TB2>     INFO: 655360 events read in total (10921ms).
[15:23:28.063] <TB2>     INFO: Expecting 655360 events.
[15:23:39.600] <TB2>     INFO: 655360 events read in total (10979ms).
[15:23:39.619] <TB2>     INFO: Expecting 655360 events.
[15:23:51.139] <TB2>     INFO: 655360 events read in total (10963ms).
[15:23:51.163] <TB2>     INFO: Expecting 655360 events.
[15:24:02.700] <TB2>     INFO: 655360 events read in total (10990ms).
[15:24:02.728] <TB2>     INFO: Expecting 655360 events.
[15:24:14.244] <TB2>     INFO: 655360 events read in total (10968ms).
[15:24:14.277] <TB2>     INFO: Expecting 655360 events.
[15:24:25.849] <TB2>     INFO: 655360 events read in total (11028ms).
[15:24:25.886] <TB2>     INFO: Expecting 655360 events.
[15:24:37.442] <TB2>     INFO: 655360 events read in total (11021ms).
[15:24:37.484] <TB2>     INFO: Expecting 655360 events.
[15:24:48.874] <TB2>     INFO: 655360 events read in total (10860ms).
[15:24:48.921] <TB2>     INFO: Expecting 655360 events.
[15:25:00.530] <TB2>     INFO: 655360 events read in total (11072ms).
[15:25:00.581] <TB2>     INFO: Expecting 655360 events.
[15:25:12.184] <TB2>     INFO: 655360 events read in total (11076ms).
[15:25:12.243] <TB2>     INFO: Expecting 655360 events.
[15:25:23.948] <TB2>     INFO: 655360 events read in total (11178ms).
[15:25:24.014] <TB2>     INFO: Expecting 655360 events.
[15:25:35.642] <TB2>     INFO: 655360 events read in total (11102ms).
[15:25:35.706] <TB2>     INFO: Expecting 655360 events.
[15:25:47.371] <TB2>     INFO: 655360 events read in total (11138ms).
[15:25:47.445] <TB2>     INFO: Expecting 655360 events.
[15:25:59.113] <TB2>     INFO: 655360 events read in total (11141ms).
[15:25:59.193] <TB2>     INFO: Expecting 655360 events.
[15:26:10.851] <TB2>     INFO: 655360 events read in total (11132ms).
[15:26:10.926] <TB2>     INFO: Test took 186373ms.
[15:26:11.099] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:11.099] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:26:11.099] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:11.100] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:26:11.100] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:11.100] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:26:11.100] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:11.100] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:26:11.100] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:11.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:26:11.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:11.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:26:11.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:11.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:26:11.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:11.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:26:11.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:11.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:26:11.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:11.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:26:11.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:11.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:26:11.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:11.104] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:26:11.104] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:11.104] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:26:11.104] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:11.104] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:26:11.104] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:11.105] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:26:11.105] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:26:11.105] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:26:11.105] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:11.112] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:11.119] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:11.126] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:11.132] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:11.139] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:11.146] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:11.153] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:11.160] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:11.166] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:11.173] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:11.180] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:11.187] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:26:11.193] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:26:11.200] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:11.207] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:11.214] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:11.221] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:26:11.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:26:11.275] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C0.dat
[15:26:11.275] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C1.dat
[15:26:11.275] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C2.dat
[15:26:11.275] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C3.dat
[15:26:11.275] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C4.dat
[15:26:11.275] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C5.dat
[15:26:11.275] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C6.dat
[15:26:11.275] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C7.dat
[15:26:11.275] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C8.dat
[15:26:11.276] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C9.dat
[15:26:11.276] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C10.dat
[15:26:11.276] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C11.dat
[15:26:11.276] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C12.dat
[15:26:11.276] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C13.dat
[15:26:11.276] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C14.dat
[15:26:11.276] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//dacParameters35_C15.dat
[15:26:11.622] <TB2>     INFO: Expecting 41600 events.
[15:26:15.470] <TB2>     INFO: 41600 events read in total (3134ms).
[15:26:15.471] <TB2>     INFO: Test took 4192ms.
[15:26:16.113] <TB2>     INFO: Expecting 41600 events.
[15:26:19.953] <TB2>     INFO: 41600 events read in total (3125ms).
[15:26:19.954] <TB2>     INFO: Test took 4184ms.
[15:26:20.600] <TB2>     INFO: Expecting 41600 events.
[15:26:24.432] <TB2>     INFO: 41600 events read in total (3116ms).
[15:26:24.433] <TB2>     INFO: Test took 4178ms.
[15:26:24.734] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:24.866] <TB2>     INFO: Expecting 2560 events.
[15:26:25.823] <TB2>     INFO: 2560 events read in total (242ms).
[15:26:25.824] <TB2>     INFO: Test took 1090ms.
[15:26:25.825] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:26.334] <TB2>     INFO: Expecting 2560 events.
[15:26:27.294] <TB2>     INFO: 2560 events read in total (245ms).
[15:26:27.295] <TB2>     INFO: Test took 1470ms.
[15:26:27.297] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:27.803] <TB2>     INFO: Expecting 2560 events.
[15:26:28.761] <TB2>     INFO: 2560 events read in total (244ms).
[15:26:28.762] <TB2>     INFO: Test took 1465ms.
[15:26:28.764] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:29.270] <TB2>     INFO: Expecting 2560 events.
[15:26:30.227] <TB2>     INFO: 2560 events read in total (242ms).
[15:26:30.228] <TB2>     INFO: Test took 1464ms.
[15:26:30.230] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:30.742] <TB2>     INFO: Expecting 2560 events.
[15:26:31.702] <TB2>     INFO: 2560 events read in total (245ms).
[15:26:31.703] <TB2>     INFO: Test took 1473ms.
[15:26:31.704] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:32.211] <TB2>     INFO: Expecting 2560 events.
[15:26:33.167] <TB2>     INFO: 2560 events read in total (242ms).
[15:26:33.168] <TB2>     INFO: Test took 1464ms.
[15:26:33.170] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:33.678] <TB2>     INFO: Expecting 2560 events.
[15:26:34.636] <TB2>     INFO: 2560 events read in total (243ms).
[15:26:34.636] <TB2>     INFO: Test took 1466ms.
[15:26:34.638] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:35.145] <TB2>     INFO: Expecting 2560 events.
[15:26:36.102] <TB2>     INFO: 2560 events read in total (242ms).
[15:26:36.103] <TB2>     INFO: Test took 1465ms.
[15:26:36.105] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:36.610] <TB2>     INFO: Expecting 2560 events.
[15:26:37.570] <TB2>     INFO: 2560 events read in total (245ms).
[15:26:37.570] <TB2>     INFO: Test took 1465ms.
[15:26:37.573] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:38.078] <TB2>     INFO: Expecting 2560 events.
[15:26:39.036] <TB2>     INFO: 2560 events read in total (243ms).
[15:26:39.037] <TB2>     INFO: Test took 1464ms.
[15:26:39.039] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:39.545] <TB2>     INFO: Expecting 2560 events.
[15:26:40.502] <TB2>     INFO: 2560 events read in total (242ms).
[15:26:40.502] <TB2>     INFO: Test took 1463ms.
[15:26:40.504] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:41.011] <TB2>     INFO: Expecting 2560 events.
[15:26:41.970] <TB2>     INFO: 2560 events read in total (244ms).
[15:26:41.971] <TB2>     INFO: Test took 1467ms.
[15:26:41.973] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:42.479] <TB2>     INFO: Expecting 2560 events.
[15:26:43.438] <TB2>     INFO: 2560 events read in total (244ms).
[15:26:43.439] <TB2>     INFO: Test took 1467ms.
[15:26:43.441] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:43.948] <TB2>     INFO: Expecting 2560 events.
[15:26:44.909] <TB2>     INFO: 2560 events read in total (246ms).
[15:26:44.909] <TB2>     INFO: Test took 1469ms.
[15:26:44.911] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:45.418] <TB2>     INFO: Expecting 2560 events.
[15:26:46.375] <TB2>     INFO: 2560 events read in total (242ms).
[15:26:46.376] <TB2>     INFO: Test took 1465ms.
[15:26:46.378] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:46.884] <TB2>     INFO: Expecting 2560 events.
[15:26:47.841] <TB2>     INFO: 2560 events read in total (242ms).
[15:26:47.842] <TB2>     INFO: Test took 1464ms.
[15:26:47.844] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:48.350] <TB2>     INFO: Expecting 2560 events.
[15:26:49.308] <TB2>     INFO: 2560 events read in total (243ms).
[15:26:49.308] <TB2>     INFO: Test took 1464ms.
[15:26:49.310] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:49.816] <TB2>     INFO: Expecting 2560 events.
[15:26:50.774] <TB2>     INFO: 2560 events read in total (243ms).
[15:26:50.774] <TB2>     INFO: Test took 1464ms.
[15:26:50.775] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:51.282] <TB2>     INFO: Expecting 2560 events.
[15:26:52.240] <TB2>     INFO: 2560 events read in total (243ms).
[15:26:52.240] <TB2>     INFO: Test took 1465ms.
[15:26:52.242] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:52.747] <TB2>     INFO: Expecting 2560 events.
[15:26:53.706] <TB2>     INFO: 2560 events read in total (244ms).
[15:26:53.706] <TB2>     INFO: Test took 1464ms.
[15:26:53.708] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:54.215] <TB2>     INFO: Expecting 2560 events.
[15:26:55.172] <TB2>     INFO: 2560 events read in total (242ms).
[15:26:55.173] <TB2>     INFO: Test took 1465ms.
[15:26:55.175] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:55.682] <TB2>     INFO: Expecting 2560 events.
[15:26:56.639] <TB2>     INFO: 2560 events read in total (242ms).
[15:26:56.640] <TB2>     INFO: Test took 1465ms.
[15:26:56.642] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:57.148] <TB2>     INFO: Expecting 2560 events.
[15:26:58.106] <TB2>     INFO: 2560 events read in total (243ms).
[15:26:58.107] <TB2>     INFO: Test took 1465ms.
[15:26:58.109] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:58.615] <TB2>     INFO: Expecting 2560 events.
[15:26:59.572] <TB2>     INFO: 2560 events read in total (242ms).
[15:26:59.573] <TB2>     INFO: Test took 1465ms.
[15:26:59.574] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:00.081] <TB2>     INFO: Expecting 2560 events.
[15:27:01.038] <TB2>     INFO: 2560 events read in total (243ms).
[15:27:01.038] <TB2>     INFO: Test took 1464ms.
[15:27:01.040] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:01.546] <TB2>     INFO: Expecting 2560 events.
[15:27:02.503] <TB2>     INFO: 2560 events read in total (242ms).
[15:27:02.504] <TB2>     INFO: Test took 1464ms.
[15:27:02.505] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:03.012] <TB2>     INFO: Expecting 2560 events.
[15:27:03.969] <TB2>     INFO: 2560 events read in total (242ms).
[15:27:03.969] <TB2>     INFO: Test took 1464ms.
[15:27:03.971] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:04.478] <TB2>     INFO: Expecting 2560 events.
[15:27:05.434] <TB2>     INFO: 2560 events read in total (241ms).
[15:27:05.435] <TB2>     INFO: Test took 1464ms.
[15:27:05.436] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:05.943] <TB2>     INFO: Expecting 2560 events.
[15:27:06.901] <TB2>     INFO: 2560 events read in total (243ms).
[15:27:06.901] <TB2>     INFO: Test took 1465ms.
[15:27:06.903] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:07.409] <TB2>     INFO: Expecting 2560 events.
[15:27:08.370] <TB2>     INFO: 2560 events read in total (246ms).
[15:27:08.370] <TB2>     INFO: Test took 1467ms.
[15:27:08.373] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:08.879] <TB2>     INFO: Expecting 2560 events.
[15:27:09.836] <TB2>     INFO: 2560 events read in total (242ms).
[15:27:09.836] <TB2>     INFO: Test took 1464ms.
[15:27:09.838] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:10.345] <TB2>     INFO: Expecting 2560 events.
[15:27:11.304] <TB2>     INFO: 2560 events read in total (244ms).
[15:27:11.304] <TB2>     INFO: Test took 1466ms.
[15:27:12.340] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[15:27:12.340] <TB2>     INFO: PH scale (per ROC):    77  79  75  76  68  74  77  71  68  76  67  65  75  79  79  72
[15:27:12.340] <TB2>     INFO: PH offset (per ROC):  159 179 175 188 184 189 163 206 176 181 176 190 173 180 175 176
[15:27:12.512] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:27:12.515] <TB2>     INFO: ######################################################################
[15:27:12.515] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:27:12.515] <TB2>     INFO: ######################################################################
[15:27:12.515] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:27:12.526] <TB2>     INFO: scanning low vcal = 10
[15:27:12.868] <TB2>     INFO: Expecting 41600 events.
[15:27:16.567] <TB2>     INFO: 41600 events read in total (2984ms).
[15:27:16.567] <TB2>     INFO: Test took 4041ms.
[15:27:16.569] <TB2>     INFO: scanning low vcal = 20
[15:27:17.076] <TB2>     INFO: Expecting 41600 events.
[15:27:20.781] <TB2>     INFO: 41600 events read in total (2991ms).
[15:27:20.782] <TB2>     INFO: Test took 4213ms.
[15:27:20.783] <TB2>     INFO: scanning low vcal = 30
[15:27:21.290] <TB2>     INFO: Expecting 41600 events.
[15:27:25.035] <TB2>     INFO: 41600 events read in total (3030ms).
[15:27:25.035] <TB2>     INFO: Test took 4252ms.
[15:27:25.037] <TB2>     INFO: scanning low vcal = 40
[15:27:25.538] <TB2>     INFO: Expecting 41600 events.
[15:27:29.787] <TB2>     INFO: 41600 events read in total (3534ms).
[15:27:29.788] <TB2>     INFO: Test took 4751ms.
[15:27:29.791] <TB2>     INFO: scanning low vcal = 50
[15:27:30.208] <TB2>     INFO: Expecting 41600 events.
[15:27:34.468] <TB2>     INFO: 41600 events read in total (3545ms).
[15:27:34.468] <TB2>     INFO: Test took 4677ms.
[15:27:34.471] <TB2>     INFO: scanning low vcal = 60
[15:27:34.889] <TB2>     INFO: Expecting 41600 events.
[15:27:39.157] <TB2>     INFO: 41600 events read in total (3553ms).
[15:27:39.158] <TB2>     INFO: Test took 4687ms.
[15:27:39.160] <TB2>     INFO: scanning low vcal = 70
[15:27:39.577] <TB2>     INFO: Expecting 41600 events.
[15:27:43.832] <TB2>     INFO: 41600 events read in total (3540ms).
[15:27:43.833] <TB2>     INFO: Test took 4673ms.
[15:27:43.836] <TB2>     INFO: scanning low vcal = 80
[15:27:44.254] <TB2>     INFO: Expecting 41600 events.
[15:27:48.548] <TB2>     INFO: 41600 events read in total (3579ms).
[15:27:48.549] <TB2>     INFO: Test took 4713ms.
[15:27:48.551] <TB2>     INFO: scanning low vcal = 90
[15:27:48.968] <TB2>     INFO: Expecting 41600 events.
[15:27:53.240] <TB2>     INFO: 41600 events read in total (3557ms).
[15:27:53.241] <TB2>     INFO: Test took 4690ms.
[15:27:53.245] <TB2>     INFO: scanning low vcal = 100
[15:27:53.661] <TB2>     INFO: Expecting 41600 events.
[15:27:58.033] <TB2>     INFO: 41600 events read in total (3657ms).
[15:27:58.034] <TB2>     INFO: Test took 4789ms.
[15:27:58.037] <TB2>     INFO: scanning low vcal = 110
[15:27:58.451] <TB2>     INFO: Expecting 41600 events.
[15:28:02.697] <TB2>     INFO: 41600 events read in total (3532ms).
[15:28:02.697] <TB2>     INFO: Test took 4660ms.
[15:28:02.700] <TB2>     INFO: scanning low vcal = 120
[15:28:03.118] <TB2>     INFO: Expecting 41600 events.
[15:28:07.373] <TB2>     INFO: 41600 events read in total (3540ms).
[15:28:07.374] <TB2>     INFO: Test took 4674ms.
[15:28:07.377] <TB2>     INFO: scanning low vcal = 130
[15:28:07.794] <TB2>     INFO: Expecting 41600 events.
[15:28:12.050] <TB2>     INFO: 41600 events read in total (3541ms).
[15:28:12.051] <TB2>     INFO: Test took 4674ms.
[15:28:12.054] <TB2>     INFO: scanning low vcal = 140
[15:28:12.471] <TB2>     INFO: Expecting 41600 events.
[15:28:16.760] <TB2>     INFO: 41600 events read in total (3574ms).
[15:28:16.760] <TB2>     INFO: Test took 4706ms.
[15:28:16.763] <TB2>     INFO: scanning low vcal = 150
[15:28:17.181] <TB2>     INFO: Expecting 41600 events.
[15:28:21.460] <TB2>     INFO: 41600 events read in total (3565ms).
[15:28:21.460] <TB2>     INFO: Test took 4697ms.
[15:28:21.463] <TB2>     INFO: scanning low vcal = 160
[15:28:21.879] <TB2>     INFO: Expecting 41600 events.
[15:28:26.136] <TB2>     INFO: 41600 events read in total (3542ms).
[15:28:26.137] <TB2>     INFO: Test took 4674ms.
[15:28:26.140] <TB2>     INFO: scanning low vcal = 170
[15:28:26.556] <TB2>     INFO: Expecting 41600 events.
[15:28:30.839] <TB2>     INFO: 41600 events read in total (3568ms).
[15:28:30.839] <TB2>     INFO: Test took 4699ms.
[15:28:30.844] <TB2>     INFO: scanning low vcal = 180
[15:28:31.256] <TB2>     INFO: Expecting 41600 events.
[15:28:35.469] <TB2>     INFO: 41600 events read in total (3498ms).
[15:28:35.470] <TB2>     INFO: Test took 4626ms.
[15:28:35.472] <TB2>     INFO: scanning low vcal = 190
[15:28:35.893] <TB2>     INFO: Expecting 41600 events.
[15:28:40.111] <TB2>     INFO: 41600 events read in total (3504ms).
[15:28:40.112] <TB2>     INFO: Test took 4640ms.
[15:28:40.115] <TB2>     INFO: scanning low vcal = 200
[15:28:40.532] <TB2>     INFO: Expecting 41600 events.
[15:28:44.743] <TB2>     INFO: 41600 events read in total (3497ms).
[15:28:44.744] <TB2>     INFO: Test took 4629ms.
[15:28:44.747] <TB2>     INFO: scanning low vcal = 210
[15:28:45.164] <TB2>     INFO: Expecting 41600 events.
[15:28:49.387] <TB2>     INFO: 41600 events read in total (3508ms).
[15:28:49.388] <TB2>     INFO: Test took 4641ms.
[15:28:49.391] <TB2>     INFO: scanning low vcal = 220
[15:28:49.805] <TB2>     INFO: Expecting 41600 events.
[15:28:54.024] <TB2>     INFO: 41600 events read in total (3504ms).
[15:28:54.025] <TB2>     INFO: Test took 4634ms.
[15:28:54.028] <TB2>     INFO: scanning low vcal = 230
[15:28:54.442] <TB2>     INFO: Expecting 41600 events.
[15:28:58.667] <TB2>     INFO: 41600 events read in total (3510ms).
[15:28:58.668] <TB2>     INFO: Test took 4639ms.
[15:28:58.671] <TB2>     INFO: scanning low vcal = 240
[15:28:59.090] <TB2>     INFO: Expecting 41600 events.
[15:29:03.305] <TB2>     INFO: 41600 events read in total (3500ms).
[15:29:03.306] <TB2>     INFO: Test took 4636ms.
[15:29:03.312] <TB2>     INFO: scanning low vcal = 250
[15:29:03.726] <TB2>     INFO: Expecting 41600 events.
[15:29:07.946] <TB2>     INFO: 41600 events read in total (3506ms).
[15:29:07.946] <TB2>     INFO: Test took 4635ms.
[15:29:07.951] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:29:08.370] <TB2>     INFO: Expecting 41600 events.
[15:29:12.654] <TB2>     INFO: 41600 events read in total (3569ms).
[15:29:12.655] <TB2>     INFO: Test took 4704ms.
[15:29:12.658] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:29:13.074] <TB2>     INFO: Expecting 41600 events.
[15:29:17.324] <TB2>     INFO: 41600 events read in total (3535ms).
[15:29:17.325] <TB2>     INFO: Test took 4667ms.
[15:29:17.328] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:29:17.745] <TB2>     INFO: Expecting 41600 events.
[15:29:22.010] <TB2>     INFO: 41600 events read in total (3550ms).
[15:29:22.011] <TB2>     INFO: Test took 4681ms.
[15:29:22.015] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:29:22.430] <TB2>     INFO: Expecting 41600 events.
[15:29:26.662] <TB2>     INFO: 41600 events read in total (3514ms).
[15:29:26.663] <TB2>     INFO: Test took 4648ms.
[15:29:26.667] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:29:27.085] <TB2>     INFO: Expecting 41600 events.
[15:29:31.317] <TB2>     INFO: 41600 events read in total (3517ms).
[15:29:31.318] <TB2>     INFO: Test took 4650ms.
[15:29:31.878] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:29:31.881] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:29:31.881] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:29:31.881] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:29:31.882] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:29:31.882] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:29:31.882] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:29:31.882] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:29:31.882] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:29:31.883] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:29:31.883] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:29:31.883] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:29:31.883] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:29:31.883] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:29:31.884] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:29:31.884] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:29:31.884] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:30:10.475] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:30:10.476] <TB2>     INFO: non-linearity mean:  0.951 0.959 0.956 0.952 0.951 0.961 0.950 0.961 0.953 0.957 0.955 0.958 0.953 0.955 0.952 0.957
[15:30:10.476] <TB2>     INFO: non-linearity RMS:   0.006 0.007 0.006 0.007 0.009 0.005 0.005 0.006 0.007 0.006 0.007 0.007 0.007 0.006 0.006 0.007
[15:30:10.476] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:30:10.499] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:30:10.521] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:30:10.544] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:30:10.566] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:30:10.588] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:30:10.610] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:30:10.633] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:30:10.655] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:30:10.677] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:30:10.699] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:30:10.722] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:30:10.744] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:30:10.766] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:30:10.789] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:30:10.811] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-29_FPIXTest-17C-Nebraska-160906-1404-150V_2016-09-06_14h04m_1473188673//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:30:10.833] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:30:10.833] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:30:10.840] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:30:10.841] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:30:10.843] <TB2>     INFO: ######################################################################
[15:30:10.843] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:30:10.843] <TB2>     INFO: ######################################################################
[15:30:10.846] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:30:10.856] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:30:10.856] <TB2>     INFO:     run 1 of 1
[15:30:10.856] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:30:11.200] <TB2>     INFO: Expecting 3120000 events.
[15:31:01.825] <TB2>     INFO: 1295845 events read in total (49910ms).
[15:31:49.880] <TB2>     INFO: 2586410 events read in total (97965ms).
[15:32:10.853] <TB2>     INFO: 3120000 events read in total (118939ms).
[15:32:10.893] <TB2>     INFO: Test took 120038ms.
[15:32:10.966] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:32:11.095] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:32:12.489] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:32:13.945] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:32:15.400] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:32:16.813] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:32:18.194] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:32:19.652] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:32:21.033] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:32:22.531] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:32:23.943] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:32:25.318] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:32:26.688] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:32:28.076] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:32:29.439] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:32:30.856] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:32:32.265] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:32:33.683] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382672896
[15:32:33.713] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:32:33.713] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.0482, RMS = 1.4894
[15:32:33.713] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:32:33.713] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:32:33.713] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.0556, RMS = 1.9017
[15:32:33.713] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:32:33.714] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:32:33.714] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3195, RMS = 0.971604
[15:32:33.714] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:32:33.714] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:32:33.714] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8031, RMS = 1.05406
[15:32:33.714] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:32:33.715] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:32:33.715] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.848, RMS = 0.980297
[15:32:33.715] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:32:33.715] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:32:33.715] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6231, RMS = 1.11537
[15:32:33.715] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:32:33.716] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:32:33.716] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.3038, RMS = 1.28049
[15:32:33.716] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:32:33.716] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:32:33.717] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.8914, RMS = 1.26306
[15:32:33.717] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:32:33.718] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:32:33.718] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.8039, RMS = 1.16959
[15:32:33.718] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:32:33.718] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:32:33.718] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7177, RMS = 1.4816
[15:32:33.718] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:32:33.719] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:32:33.719] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.454, RMS = 1.32283
[15:32:33.719] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:32:33.719] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:32:33.719] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.64, RMS = 1.06747
[15:32:33.719] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:32:33.720] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:32:33.720] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.951, RMS = 1.64029
[15:32:33.720] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:32:33.720] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:32:33.720] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.4624, RMS = 1.60501
[15:32:33.720] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[15:32:33.721] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:32:33.721] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.3543, RMS = 1.99237
[15:32:33.721] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:32:33.721] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:32:33.721] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.5928, RMS = 1.70099
[15:32:33.721] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:32:33.722] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:32:33.722] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.9594, RMS = 1.43052
[15:32:33.722] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:32:33.722] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:32:33.722] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2894, RMS = 1.15116
[15:32:33.722] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:32:33.723] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:32:33.723] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5518, RMS = 1.40397
[15:32:33.723] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:32:33.723] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:32:33.723] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.5194, RMS = 1.95361
[15:32:33.723] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:32:33.724] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:32:33.725] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3421, RMS = 1.047
[15:32:33.725] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:32:33.725] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:32:33.725] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.517, RMS = 1.65624
[15:32:33.725] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:32:33.726] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:32:33.726] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7446, RMS = 1.14805
[15:32:33.726] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:32:33.726] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:32:33.726] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.9428, RMS = 1.74325
[15:32:33.726] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:32:33.727] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:32:33.727] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.1785, RMS = 1.60269
[15:32:33.727] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:32:33.727] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:32:33.727] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.5978, RMS = 2.03784
[15:32:33.727] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[15:32:33.728] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:32:33.728] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7934, RMS = 0.931418
[15:32:33.728] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:32:33.728] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:32:33.728] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.1452, RMS = 1.63445
[15:32:33.728] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:32:33.729] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:32:33.729] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.356, RMS = 0.88278
[15:32:33.729] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:32:33.730] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:32:33.730] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.9148, RMS = 1.66571
[15:32:33.730] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:32:33.731] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:32:33.731] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3889, RMS = 1.08602
[15:32:33.731] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:32:33.731] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:32:33.731] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.326, RMS = 1.75165
[15:32:33.731] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:32:33.734] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[15:32:33.734] <TB2>     INFO: number of dead bumps (per ROC):     0    0    1    0    0    0    2    0    0    1    1    0    0    2    0    0
[15:32:33.734] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:32:33.830] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:32:33.830] <TB2>     INFO: enter test to run
[15:32:33.830] <TB2>     INFO:   test:  no parameter change
[15:32:33.831] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 381mA
[15:32:33.831] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 461.4mA
[15:32:33.831] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.8 C
[15:32:33.831] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:32:34.392] <TB2>    QUIET: Connection to board 141 closed.
[15:32:34.393] <TB2>     INFO: pXar: this is the end, my friend
[15:32:34.393] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
