# Two-Stage Operational Transconductance Amplifier (OTA) ‚Äì GPDK180

This repository contains the design, simulation, and analysis of a **Two-Stage OTA** using **Cadence Virtuoso** and **GPDK180 (180 nm CMOS)**. The project includes the schematic design, AC response simulation, and performance analysis based on standard analog design specifications.

---

##Design Specifications

- **Technology**: 180 nm (GPDK180)
- **Process Constants**:
  - \( K'_n = 300\ \mu A/V^2 \)
  - \( K'_p = 75\ \mu A/V^2 \)
  - \( V_{TN} = -V_{TP} = 0.5\ V\) or \(0.35\ V\)
- **DC Gain** ‚â• 60 dB  
- **Gain Bandwidth Product (GBW)** ‚â• 30 MHz  
- **Phase Margin (PM)** ‚â• 60¬∞  
- **Slew Rate** ‚â• 20 V/Œºs  
- **Load Capacitance (CL)** = 2 pF  
- **Power Dissipation** ‚â§ 300 ŒºW  
- **Input Common Mode Range (ICMR)**: 0.8 V ‚Äì 1.6 V  
- **Supply Voltage**: ¬±1.8 V  
- **Compensation Capacitance (Cc)** = 800 fF  
- **Bias Current (Is)** = 20 ŒºA

---

##Transistor Sizing

| Transistor | Width (W) | Length (L) |
|------------|------------|-------------|
| M1, M2     | 3 Œºm       | 500 nm      |
| M3, M4     | 7 Œºm       | 500 nm      |
| M5, M8     | 6 Œºm       | 500 nm      |
| M6         | 87 Œºm      | 500 nm      |
| M7         | 37.5 Œºm    | 500 nm      |

---

## Circuit Schematic

Below is the two-stage OTA architecture used in this design:

![Two-Stage OTA Schematic](./3e3c2199-68a8-45f2-a45b-f923b0641105.png)

---

## Simulation Result

### ‚û§ AC Response (Gain & Phase)

- Shows the frequency response with gain ‚â• 60 dB and phase margin ‚â• 60¬∞

![AC Response](results/ac_response_gain_phase.png)


---

## üõ†Ô∏è Tools Used

- Cadence Virtuoso (ADE L, Visualization & Analysis XL)
- Spectre Simulator
- GPDK180 Technology Library

---

## üìå Notes

This is an academic project intended for learning analog CMOS design. You are free to fork or contribute for layout extension, Monte Carlo simulation, or further noise analysis.


