Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe -debug all -top Activation_fc_tb -snapshot Activation_fc_tb_snapshot 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <Activation_fc> not found while processing module instance <Activation_fc_calcul_module> [C:/Users/whdck/Desktop/¿Œπ›º≥/AI_SEMICON/Activation/SIM/TB/TB_Activation_fc.sv:15]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
