<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.1" xml:lang="zh">
  <compounddef id="regs_8h" kind="file" language="C++">
    <compoundname>regs.h</compoundname>
    <includedby refid="stack_8c" local="no">src/arch/riscv/kernel/init/stack.c</includedby>
    <includedby refid="syscall_8c" local="no">src/arch/riscv/kernel/sys/syscall.c</includedby>
    <invincdepgraph>
      <node id="1">
        <label>src/arch/riscv/include/asm/regs.h</label>
        <link refid="regs_8h"/>
        <childnode refid="2" relation="include">
        </childnode>
        <childnode refid="3" relation="include">
        </childnode>
      </node>
      <node id="3">
        <label>src/arch/riscv/kernel/sys/syscall.c</label>
        <link refid="syscall_8c"/>
      </node>
      <node id="2">
        <label>src/arch/riscv/kernel/init/stack.c</label>
        <link refid="stack_8c"/>
      </node>
    </invincdepgraph>
      <sectiondef kind="define">
      <memberdef kind="define" id="regs_8h_1a6ed9a486c0b89afcc63b0492d4c6f09c" prot="public" static="no">
        <name>SAVE</name>
        <param><defname>x</defname></param>
        <param><defname>y</defname></param>
        <initializer>sd x, OFFSET_REG_##y##(sp)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="3" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="3" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a5c689c700c6648a6021ee8078229c4af" prot="public" static="no">
        <name>LOAD</name>
        <param><defname>x</defname></param>
        <param><defname>y</defname></param>
        <initializer>ld x, OFFSET_REG_##y##(sp)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="4" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="4" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a2d77d57d813bc660fd1748f23435a1cc" prot="public" static="no">
        <name>reg_ra</name>
        <initializer>0</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="7" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="7" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a908b1056f57615b3d510b367ef081308" prot="public" static="no">
        <name>reg_sp</name>
        <initializer>1</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="10" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="10" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a3abcfeac523b8abf388c5a79556cb3b9" prot="public" static="no">
        <name>reg_gp</name>
        <initializer>2</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="11" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="11" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1affb98709c50f6bc4e15a79cab90d3e9d" prot="public" static="no">
        <name>reg_tp</name>
        <initializer>3</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="12" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="12" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a5cc573ab812a946c94417604c32ad6e4" prot="public" static="no">
        <name>reg_t0</name>
        <initializer>4</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="15" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="15" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1abdd77b3baab674649e6b1aabcc6f96cd" prot="public" static="no">
        <name>reg_t1</name>
        <initializer>5</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="16" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="16" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a56b03bac0b24d21a08d6dcd870976250" prot="public" static="no">
        <name>reg_t2</name>
        <initializer>6</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="17" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="17" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a498b9c994c8fb9f497605bda5c3b3a63" prot="public" static="no">
        <name>reg_s0</name>
        <initializer>7</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="20" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="20" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a0ed7101eb42a6c731b19b893a91e3e95" prot="public" static="no">
        <name>reg_s1</name>
        <initializer>8</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="21" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="21" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1af5a1de2bc6096395e02a267506496f57" prot="public" static="no">
        <name>reg_a0</name>
        <initializer>9</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="24" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="24" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a9557d75055b147f87a5edd1f1a58379f" prot="public" static="no">
        <name>reg_a1</name>
        <initializer>10</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="25" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="25" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1ae08726992f79a28c9e83294ae80c29f6" prot="public" static="no">
        <name>reg_a2</name>
        <initializer>11</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="26" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="26" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1aa14c489d5b3388bda3bb0c46ee93356d" prot="public" static="no">
        <name>reg_a3</name>
        <initializer>12</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="27" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="27" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a88911b0d88d40e576917ead0bf64a864" prot="public" static="no">
        <name>reg_a4</name>
        <initializer>13</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="28" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="28" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1aab7446c4a444f0c28d64e9243ae013b7" prot="public" static="no">
        <name>reg_a5</name>
        <initializer>14</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="29" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="29" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a53b93cf4b5b58ec2786eb4866f36f391" prot="public" static="no">
        <name>reg_a6</name>
        <initializer>15</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="30" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="30" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a64dd3af77571ecdd661d04a9ad9b6fb1" prot="public" static="no">
        <name>reg_a7</name>
        <initializer>16</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="31" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="31" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1adba6df3efe5c33e83d3942adf7feb038" prot="public" static="no">
        <name>reg_s2</name>
        <initializer>17</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="34" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="34" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1aac7ae4ddfeed3e19308418a7919e9af7" prot="public" static="no">
        <name>reg_s3</name>
        <initializer>18</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="35" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="35" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a910a9a398f7876dc6b122d61ded91963" prot="public" static="no">
        <name>reg_s4</name>
        <initializer>19</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="36" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="36" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a2918877a84175a55089c9e5aba59bfe0" prot="public" static="no">
        <name>reg_s5</name>
        <initializer>20</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="37" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="37" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a2d662e8bbcee2bbf2a5514922fb80108" prot="public" static="no">
        <name>reg_s6</name>
        <initializer>21</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="38" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="38" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1abbc5e7131858347de3659d304fcd5086" prot="public" static="no">
        <name>reg_s7</name>
        <initializer>22</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="39" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="39" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a07a10888e725a8e97a85fb67d929ee7a" prot="public" static="no">
        <name>reg_s8</name>
        <initializer>23</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="40" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="40" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a0efcc1f83831d29493464939f0d27acd" prot="public" static="no">
        <name>reg_s9</name>
        <initializer>24</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="41" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="41" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a019864320a48af342f038703a6f1e644" prot="public" static="no">
        <name>reg_s10</name>
        <initializer>25</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="42" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="42" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a91c8b21b33f13b7be34e745593148195" prot="public" static="no">
        <name>reg_s11</name>
        <initializer>26</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="43" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="43" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a246a27ba0a836384da38ea57dae451b3" prot="public" static="no">
        <name>reg_t3</name>
        <initializer>27</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="46" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="46" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a11f3711c8e921bc3df8815bc74a90682" prot="public" static="no">
        <name>reg_t4</name>
        <initializer>28</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="47" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="47" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a285c42961bb6e0d2791fcd34b4b71a91" prot="public" static="no">
        <name>reg_t5</name>
        <initializer>29</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="48" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="48" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1abee7dd19be61df88a5333994eaca762f" prot="public" static="no">
        <name>reg_t6</name>
        <initializer>30</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="49" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="49" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1abb74b91a1eb0af740298c5309f968fee" prot="public" static="no">
        <name>reg_sstatus</name>
        <initializer>31</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="52" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="52" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1aaa05dc4b15a6debb9eb733130db1650d" prot="public" static="no">
        <name>reg_sepc</name>
        <initializer>32</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="53" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="53" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a180afc88beedf786fd23f0b171a73927" prot="public" static="no">
        <name>reg_sbadaddr</name>
        <initializer>33</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="54" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="54" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a8ec38cc2bf31bff45b973d2525379e58" prot="public" static="no">
        <name>reg_scause</name>
        <initializer>34</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="55" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="55" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1ac945ff68b9b95897a147e1f5be41ef25" prot="public" static="no">
        <name>OFFSET_REG_RA</name>
        <initializer>0</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="60" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="60" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a3699762ea1a5bb9ddd09e4b66d8175b3" prot="public" static="no">
        <name>OFFSET_REG_SP</name>
        <initializer>8</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="63" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="63" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1ad53a81325d2be9d9637004f5debd8657" prot="public" static="no">
        <name>OFFSET_REG_GP</name>
        <initializer>16</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="64" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="64" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a623d307543058fbd2e8855bd95f0802d" prot="public" static="no">
        <name>OFFSET_REG_TP</name>
        <initializer>24</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="65" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="65" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a19182f097dcf5213f6a7138ce72343fd" prot="public" static="no">
        <name>OFFSET_REG_T0</name>
        <initializer>32</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="68" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="68" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a9fa00edb261f64c64435f77088c4ab57" prot="public" static="no">
        <name>OFFSET_REG_T1</name>
        <initializer>40</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="69" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="69" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a292d054a5bd1ff26a06d09c894d21a44" prot="public" static="no">
        <name>OFFSET_REG_T2</name>
        <initializer>48</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="70" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="70" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a3c2fe3dac162155c000ee8cf7c03b4c9" prot="public" static="no">
        <name>OFFSET_REG_S0</name>
        <initializer>56</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="73" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="73" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1afff64c2c0dcd3cc22dfeb43ed6ff5568" prot="public" static="no">
        <name>OFFSET_REG_S1</name>
        <initializer>64</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="74" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="74" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a9b0c8f64e31f27cf3ef23ae07350c9b1" prot="public" static="no">
        <name>OFFSET_REG_A0</name>
        <initializer>72</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="77" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="77" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1ad6fcfff2a30dca74a98df11abd5fe334" prot="public" static="no">
        <name>OFFSET_REG_A1</name>
        <initializer>80</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="78" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="78" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1aaef4ebbd4a560a0d69e3ca6876fc99b4" prot="public" static="no">
        <name>OFFSET_REG_A2</name>
        <initializer>88</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="79" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="79" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a9f64e218a037129b1f2c9e7b9f3f5cb9" prot="public" static="no">
        <name>OFFSET_REG_A3</name>
        <initializer>96</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="80" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="80" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1af009aea6fb984caf9836ce0413f3eb94" prot="public" static="no">
        <name>OFFSET_REG_A4</name>
        <initializer>104</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="81" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="81" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a368d1706815a38b83f1693460ba4613a" prot="public" static="no">
        <name>OFFSET_REG_A5</name>
        <initializer>112</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="82" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="82" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a2259d920a989b18558ad98acc09fdb67" prot="public" static="no">
        <name>OFFSET_REG_A6</name>
        <initializer>120</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="83" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="83" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a04b3e448fc3aebaab7e91fc81b96675b" prot="public" static="no">
        <name>OFFSET_REG_A7</name>
        <initializer>128</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="84" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="84" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1afacbe6c2fe825dcd76f0fd9867cc74e2" prot="public" static="no">
        <name>OFFSET_REG_S2</name>
        <initializer>136</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="87" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="87" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a70920d8e47d5ad610807e4ea1a7a66ac" prot="public" static="no">
        <name>OFFSET_REG_S3</name>
        <initializer>144</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="88" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="88" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1ab8eef0dc67025ebdb329812ddcb83d95" prot="public" static="no">
        <name>OFFSET_REG_S4</name>
        <initializer>152</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="89" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="89" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a0629c60f0f694c4a21a384f31f386953" prot="public" static="no">
        <name>OFFSET_REG_S5</name>
        <initializer>160</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="90" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="90" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a1cf9e16db16fd00a6069d998ea9534cb" prot="public" static="no">
        <name>OFFSET_REG_S6</name>
        <initializer>168</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="91" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="91" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a73b1d65e98aaae71a7cb3a29804a1a4e" prot="public" static="no">
        <name>OFFSET_REG_S7</name>
        <initializer>176</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="92" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="92" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a50621e79159005228938e576a0780d66" prot="public" static="no">
        <name>OFFSET_REG_S8</name>
        <initializer>184</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="93" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="93" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a09d95882c584b5638f6c6367c1a32a28" prot="public" static="no">
        <name>OFFSET_REG_S9</name>
        <initializer>192</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="94" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="94" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1ad22cdfba7577cedc5f849c1585bcf353" prot="public" static="no">
        <name>OFFSET_REG_S10</name>
        <initializer>200</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="95" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="95" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a9d6a07d1735433ffbc8aad5b96a8601e" prot="public" static="no">
        <name>OFFSET_REG_S11</name>
        <initializer>208</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="96" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="96" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1accb60d16ff9d59d00f4a2168be7a4b77" prot="public" static="no">
        <name>OFFSET_REG_T3</name>
        <initializer>216</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="99" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="99" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a510ea01429f76dc06cb5c02fec3f57b3" prot="public" static="no">
        <name>OFFSET_REG_T4</name>
        <initializer>224</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="100" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="100" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a49939078ad3ce60bec997e1993547a13" prot="public" static="no">
        <name>OFFSET_REG_T5</name>
        <initializer>232</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="101" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="101" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a8de8bba2c2d02784ce8b63c0d8c93b4a" prot="public" static="no">
        <name>OFFSET_REG_T6</name>
        <initializer>240</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="102" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="102" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a89b5809442ff06e4baaa7559a2f12275" prot="public" static="no">
        <name>OFFSET_REG_SIZE</name>
        <initializer>248</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="104" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="104" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a0e08c5b5475db2eeb53390d11028f8d0" prot="public" static="no">
        <name>OFFSET_REG_SSTATUS</name>
        <initializer>248</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="107" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="107" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a013985eb0d1cb16d22c94c20e8ccf9d2" prot="public" static="no">
        <name>OFFSET_REG_SEPC</name>
        <initializer>256</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="108" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="108" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a06ad362f2e5d10b202996b6eb851a801" prot="public" static="no">
        <name>OFFSET_REG_SBADADDR</name>
        <initializer>264</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="109" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="109" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1aa8f1e2b90cf4349fba326cd69ea5f9ef" prot="public" static="no">
        <name>OFFSET_REG_SCAUSE</name>
        <initializer>272</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="110" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="110" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a2d618442d16064c053060528a32ec143" prot="public" static="no">
        <name>OFFSET_ALL_REG_SIZE</name>
        <initializer>280</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="113" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="113" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1af54ee0ce1f4f7914f6dc87b252e62488" prot="public" static="no">
        <name>PCB_KERNEL_SP</name>
        <initializer>0</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="115" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="115" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a1db8b599061c7945ae2a477934904dfa" prot="public" static="no">
        <name>PCB_USER_SP</name>
        <initializer>8</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="116" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="116" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a5c4731eca681365ad7429d448518f8c8" prot="public" static="no">
        <name>switch_reg_ra</name>
        <initializer>0</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="119" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="119" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1aa597fef926db4b180b82eaf3a69b52c0" prot="public" static="no">
        <name>switch_reg_sp</name>
        <initializer>1</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="120" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="120" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1aaeb05d664170bb54234b47f0656a3b75" prot="public" static="no">
        <name>switch_reg_s0</name>
        <initializer>2</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="121" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="121" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a12850a610960d4305ade842bddfcd50a" prot="public" static="no">
        <name>switch_reg_s1</name>
        <initializer>3</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="122" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="122" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a7267cf30b4047a973aebce81ed94639b" prot="public" static="no">
        <name>switch_reg_s2</name>
        <initializer>4</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="123" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="123" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a3ae2cdff08943fa35369caab94d55e8f" prot="public" static="no">
        <name>switch_reg_s3</name>
        <initializer>5</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="124" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="124" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1ad22a72e0975cc563afb15b26b8c86e70" prot="public" static="no">
        <name>switch_reg_s4</name>
        <initializer>6</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="125" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="125" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1aca93db13118146397faf3203bac6fe09" prot="public" static="no">
        <name>switch_reg_s5</name>
        <initializer>7</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="126" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="126" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a1864304cd1c5afa18d89ddce2590b730" prot="public" static="no">
        <name>switch_reg_s6</name>
        <initializer>8</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="127" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="127" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a0c72fccf61eef4c2f733e2c9e89adc15" prot="public" static="no">
        <name>switch_reg_s7</name>
        <initializer>9</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="128" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="128" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1abbaef658a1d09645e6c94535ea63a835" prot="public" static="no">
        <name>switch_reg_s8</name>
        <initializer>10</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="129" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="129" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a988c53946fea2c3c6317bd58fa1d26c4" prot="public" static="no">
        <name>switch_reg_s9</name>
        <initializer>11</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="130" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="130" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1aac4a88b4df7f1cf9965ad54382f6b0df" prot="public" static="no">
        <name>switch_reg_s10</name>
        <initializer>12</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="131" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="131" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a7270edf45822027f486792c31195eed5" prot="public" static="no">
        <name>switch_reg_s11</name>
        <initializer>13</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="132" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="132" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1af42e386166b9f4088306b69a84252fa9" prot="public" static="no">
        <name>SS</name>
        <param><defname>x</defname></param>
        <param><defname>y</defname></param>
        <initializer>sd x, SWITCH_TO_##y##(t0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="135" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="135" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1abe6fddbf37a237e7a7b10956a898c01f" prot="public" static="no">
        <name>LS</name>
        <param><defname>x</defname></param>
        <param><defname>y</defname></param>
        <initializer>ld x, SWITCH_TO_##y##(t0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="136" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="136" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a8a88027432259776af00b1feaa152c90" prot="public" static="no">
        <name>SWITCH_TO_RA</name>
        <initializer>0</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="137" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="137" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a4f03c43577319bceba2b386812fd4a8e" prot="public" static="no">
        <name>SWITCH_TO_SP</name>
        <initializer>8</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="138" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="138" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1ac54b77124515c54910d1c1bcb3e268a0" prot="public" static="no">
        <name>SWITCH_TO_S0</name>
        <initializer>16</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="139" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="139" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a04290f795dddcd10b5a2dae4a13f10e9" prot="public" static="no">
        <name>SWITCH_TO_S1</name>
        <initializer>24</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="140" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="140" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1ade35e5e01deedad6da8da80017ec65fd" prot="public" static="no">
        <name>SWITCH_TO_S2</name>
        <initializer>32</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="141" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="141" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a06577e1516e6a647dd2a708241013f3a" prot="public" static="no">
        <name>SWITCH_TO_S3</name>
        <initializer>40</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="142" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="142" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a6415a252a562d336d11e58b417514d35" prot="public" static="no">
        <name>SWITCH_TO_S4</name>
        <initializer>48</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="143" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="143" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a2374b7b68fc28decaa2f19dbe11ee33c" prot="public" static="no">
        <name>SWITCH_TO_S5</name>
        <initializer>56</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="144" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="144" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1af147822535722266774e8f304f8b0fa9" prot="public" static="no">
        <name>SWITCH_TO_S6</name>
        <initializer>64</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="145" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="145" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a54744a156eb47f78631012418c4f0738" prot="public" static="no">
        <name>SWITCH_TO_S7</name>
        <initializer>72</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="146" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="146" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1ae61a25cd8a9eb9c447bfd596ca44c3b9" prot="public" static="no">
        <name>SWITCH_TO_S8</name>
        <initializer>80</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="147" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="147" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1aa9162a925d16ee6049c374bff6935a53" prot="public" static="no">
        <name>SWITCH_TO_S9</name>
        <initializer>88</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="148" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="148" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a8e275f1b963e8665eaa364666e61a655" prot="public" static="no">
        <name>SWITCH_TO_S10</name>
        <initializer>96</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="149" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="149" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a31e3b8a35fb72d340a8616c94a8b04de" prot="public" static="no">
        <name>SWITCH_TO_S11</name>
        <initializer>104</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="150" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="150" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="regs_8h_1a30f78f596db94309fbae737181301d8d" prot="public" static="no">
        <name>SWITCH_TO_SIZE</name>
        <initializer>112</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="src/arch/riscv/include/asm/regs.h" line="152" column="9" bodyfile="src/arch/riscv/include/asm/regs.h" bodystart="152" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="preprocessor">#pragma<sp/>once</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2"><highlight class="normal"></highlight></codeline>
<codeline lineno="3" refid="regs_8h_1a6ed9a486c0b89afcc63b0492d4c6f09c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SAVE(x,<sp/>y)<sp/>sd<sp/>x,<sp/>OFFSET_REG_##y##(sp)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="4" refid="regs_8h_1a5c689c700c6648a6021ee8078229c4af" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LOAD(x,<sp/>y)<sp/>ld<sp/>x,<sp/>OFFSET_REG_##y##(sp)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="5"><highlight class="normal"></highlight></codeline>
<codeline lineno="6"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>return<sp/>address<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="7" refid="regs_8h_1a2d77d57d813bc660fd1748f23435a1cc" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_ra<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="8"><highlight class="normal"></highlight></codeline>
<codeline lineno="9"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>pointers<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="10" refid="regs_8h_1a908b1056f57615b3d510b367ef081308" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_sp<sp/>1<sp/></highlight><highlight class="comment">//<sp/>stack</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="11" refid="regs_8h_1a3abcfeac523b8abf388c5a79556cb3b9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_gp<sp/>2<sp/></highlight><highlight class="comment">//<sp/>global</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="12" refid="regs_8h_1affb98709c50f6bc4e15a79cab90d3e9d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_tp<sp/>3<sp/></highlight><highlight class="comment">//<sp/>thread</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="13"><highlight class="normal"></highlight></codeline>
<codeline lineno="14"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>temporary<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="15" refid="regs_8h_1a5cc573ab812a946c94417604c32ad6e4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_t0<sp/>4</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="16" refid="regs_8h_1abdd77b3baab674649e6b1aabcc6f96cd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_t1<sp/>5</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="17" refid="regs_8h_1a56b03bac0b24d21a08d6dcd870976250" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_t2<sp/>6</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="18"><highlight class="normal"></highlight></codeline>
<codeline lineno="19"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>saved<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="20" refid="regs_8h_1a498b9c994c8fb9f497605bda5c3b3a63" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_s0<sp/>7</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="21" refid="regs_8h_1a0ed7101eb42a6c731b19b893a91e3e95" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_s1<sp/>8</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="22"><highlight class="normal"></highlight></codeline>
<codeline lineno="23"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>args<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="24" refid="regs_8h_1af5a1de2bc6096395e02a267506496f57" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_a0<sp/>9</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="25" refid="regs_8h_1a9557d75055b147f87a5edd1f1a58379f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_a1<sp/>10</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="26" refid="regs_8h_1ae08726992f79a28c9e83294ae80c29f6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_a2<sp/>11</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="27" refid="regs_8h_1aa14c489d5b3388bda3bb0c46ee93356d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_a3<sp/>12</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="28" refid="regs_8h_1a88911b0d88d40e576917ead0bf64a864" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_a4<sp/>13</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="29" refid="regs_8h_1aab7446c4a444f0c28d64e9243ae013b7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_a5<sp/>14</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="30" refid="regs_8h_1a53b93cf4b5b58ec2786eb4866f36f391" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_a6<sp/>15</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="31" refid="regs_8h_1a64dd3af77571ecdd661d04a9ad9b6fb1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_a7<sp/>16</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="32"><highlight class="normal"></highlight></codeline>
<codeline lineno="33"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>saved<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="34" refid="regs_8h_1adba6df3efe5c33e83d3942adf7feb038" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_s2<sp/>17</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="35" refid="regs_8h_1aac7ae4ddfeed3e19308418a7919e9af7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_s3<sp/>18</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="36" refid="regs_8h_1a910a9a398f7876dc6b122d61ded91963" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_s4<sp/>19</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="37" refid="regs_8h_1a2918877a84175a55089c9e5aba59bfe0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_s5<sp/>20</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="38" refid="regs_8h_1a2d662e8bbcee2bbf2a5514922fb80108" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_s6<sp/>21</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="39" refid="regs_8h_1abbc5e7131858347de3659d304fcd5086" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_s7<sp/>22</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="40" refid="regs_8h_1a07a10888e725a8e97a85fb67d929ee7a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_s8<sp/>23</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="41" refid="regs_8h_1a0efcc1f83831d29493464939f0d27acd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_s9<sp/>24</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="42" refid="regs_8h_1a019864320a48af342f038703a6f1e644" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_s10<sp/>25</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="43" refid="regs_8h_1a91c8b21b33f13b7be34e745593148195" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_s11<sp/>26</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="44"><highlight class="normal"></highlight></codeline>
<codeline lineno="45"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>temporary<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="46" refid="regs_8h_1a246a27ba0a836384da38ea57dae451b3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_t3<sp/>27</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="47" refid="regs_8h_1a11f3711c8e921bc3df8815bc74a90682" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_t4<sp/>28</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="48" refid="regs_8h_1a285c42961bb6e0d2791fcd34b4b71a91" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_t5<sp/>29</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="49" refid="regs_8h_1abee7dd19be61df88a5333994eaca762f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_t6<sp/>30</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="50"><highlight class="normal"></highlight></codeline>
<codeline lineno="51"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>privileged<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="52" refid="regs_8h_1abb74b91a1eb0af740298c5309f968fee" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_sstatus<sp/>31</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="53" refid="regs_8h_1aaa05dc4b15a6debb9eb733130db1650d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_sepc<sp/>32</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="54" refid="regs_8h_1a180afc88beedf786fd23f0b171a73927" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_sbadaddr<sp/>33</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="55" refid="regs_8h_1a8ec38cc2bf31bff45b973d2525379e58" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>reg_scause<sp/>34</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="56"><highlight class="normal"></highlight></codeline>
<codeline lineno="57"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>offsets<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="58"><highlight class="normal"></highlight></codeline>
<codeline lineno="59"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>return<sp/>address<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="60" refid="regs_8h_1ac945ff68b9b95897a147e1f5be41ef25" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_RA<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="61"><highlight class="normal"></highlight></codeline>
<codeline lineno="62"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>pointers<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="63" refid="regs_8h_1a3699762ea1a5bb9ddd09e4b66d8175b3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_SP<sp/>8<sp/><sp/></highlight><highlight class="comment">//<sp/>stack</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="64" refid="regs_8h_1ad53a81325d2be9d9637004f5debd8657" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_GP<sp/>16<sp/></highlight><highlight class="comment">//<sp/>global</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="65" refid="regs_8h_1a623d307543058fbd2e8855bd95f0802d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_TP<sp/>24<sp/></highlight><highlight class="comment">//<sp/>thread</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="66"><highlight class="normal"></highlight></codeline>
<codeline lineno="67"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>temporary<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="68" refid="regs_8h_1a19182f097dcf5213f6a7138ce72343fd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_T0<sp/>32</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="69" refid="regs_8h_1a9fa00edb261f64c64435f77088c4ab57" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_T1<sp/>40</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="70" refid="regs_8h_1a292d054a5bd1ff26a06d09c894d21a44" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_T2<sp/>48</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="71"><highlight class="normal"></highlight></codeline>
<codeline lineno="72"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>saved<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="73" refid="regs_8h_1a3c2fe3dac162155c000ee8cf7c03b4c9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_S0<sp/>56</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="74" refid="regs_8h_1afff64c2c0dcd3cc22dfeb43ed6ff5568" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_S1<sp/>64</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="75"><highlight class="normal"></highlight></codeline>
<codeline lineno="76"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>args<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="77" refid="regs_8h_1a9b0c8f64e31f27cf3ef23ae07350c9b1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_A0<sp/>72</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="78" refid="regs_8h_1ad6fcfff2a30dca74a98df11abd5fe334" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_A1<sp/>80</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="79" refid="regs_8h_1aaef4ebbd4a560a0d69e3ca6876fc99b4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_A2<sp/>88</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="80" refid="regs_8h_1a9f64e218a037129b1f2c9e7b9f3f5cb9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_A3<sp/>96</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="81" refid="regs_8h_1af009aea6fb984caf9836ce0413f3eb94" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_A4<sp/>104</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="82" refid="regs_8h_1a368d1706815a38b83f1693460ba4613a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_A5<sp/>112</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="83" refid="regs_8h_1a2259d920a989b18558ad98acc09fdb67" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_A6<sp/>120</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="84" refid="regs_8h_1a04b3e448fc3aebaab7e91fc81b96675b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_A7<sp/>128</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="85"><highlight class="normal"></highlight></codeline>
<codeline lineno="86"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>saved<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="87" refid="regs_8h_1afacbe6c2fe825dcd76f0fd9867cc74e2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_S2<sp/>136</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="88" refid="regs_8h_1a70920d8e47d5ad610807e4ea1a7a66ac" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_S3<sp/>144</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="89" refid="regs_8h_1ab8eef0dc67025ebdb329812ddcb83d95" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_S4<sp/>152</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="90" refid="regs_8h_1a0629c60f0f694c4a21a384f31f386953" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_S5<sp/>160</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="91" refid="regs_8h_1a1cf9e16db16fd00a6069d998ea9534cb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_S6<sp/>168</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="92" refid="regs_8h_1a73b1d65e98aaae71a7cb3a29804a1a4e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_S7<sp/>176</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="93" refid="regs_8h_1a50621e79159005228938e576a0780d66" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_S8<sp/>184</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="94" refid="regs_8h_1a09d95882c584b5638f6c6367c1a32a28" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_S9<sp/>192</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="95" refid="regs_8h_1ad22cdfba7577cedc5f849c1585bcf353" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_S10<sp/>200</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="96" refid="regs_8h_1a9d6a07d1735433ffbc8aad5b96a8601e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_S11<sp/>208</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="97"><highlight class="normal"></highlight></codeline>
<codeline lineno="98"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>temporary<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="99" refid="regs_8h_1accb60d16ff9d59d00f4a2168be7a4b77" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_T3<sp/>216</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="100" refid="regs_8h_1a510ea01429f76dc06cb5c02fec3f57b3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_T4<sp/>224</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="101" refid="regs_8h_1a49939078ad3ce60bec997e1993547a13" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_T5<sp/>232</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="102" refid="regs_8h_1a8de8bba2c2d02784ce8b63c0d8c93b4a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_T6<sp/>240</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="103"><highlight class="normal"></highlight></codeline>
<codeline lineno="104" refid="regs_8h_1a89b5809442ff06e4baaa7559a2f12275" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_SIZE<sp/>248</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="105"><highlight class="normal"></highlight></codeline>
<codeline lineno="106"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>privileged<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="107" refid="regs_8h_1a0e08c5b5475db2eeb53390d11028f8d0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_SSTATUS<sp/>248</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="108" refid="regs_8h_1a013985eb0d1cb16d22c94c20e8ccf9d2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_SEPC<sp/>256</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="109" refid="regs_8h_1a06ad362f2e5d10b202996b6eb851a801" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_SBADADDR<sp/>264</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="110" refid="regs_8h_1aa8f1e2b90cf4349fba326cd69ea5f9ef" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_REG_SCAUSE<sp/>272</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="111"><highlight class="normal"></highlight></codeline>
<codeline lineno="112"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Size<sp/>of<sp/>stack<sp/>frame,<sp/>word/double<sp/>word<sp/>alignment<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="113" refid="regs_8h_1a2d618442d16064c053060528a32ec143" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OFFSET_ALL_REG_SIZE<sp/>280</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="114"><highlight class="normal"></highlight></codeline>
<codeline lineno="115" refid="regs_8h_1af54ee0ce1f4f7914f6dc87b252e62488" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCB_KERNEL_SP<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="116" refid="regs_8h_1a1db8b599061c7945ae2a477934904dfa" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCB_USER_SP<sp/>8</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="117"><highlight class="normal"></highlight></codeline>
<codeline lineno="118"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>registers<sp/>in<sp/>switch_to<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="119" refid="regs_8h_1a5c4731eca681365ad7429d448518f8c8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>switch_reg_ra<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="120" refid="regs_8h_1aa597fef926db4b180b82eaf3a69b52c0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>switch_reg_sp<sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="121" refid="regs_8h_1aaeb05d664170bb54234b47f0656a3b75" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>switch_reg_s0<sp/>2</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="122" refid="regs_8h_1a12850a610960d4305ade842bddfcd50a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>switch_reg_s1<sp/>3</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="123" refid="regs_8h_1a7267cf30b4047a973aebce81ed94639b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>switch_reg_s2<sp/>4</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="124" refid="regs_8h_1a3ae2cdff08943fa35369caab94d55e8f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>switch_reg_s3<sp/>5</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="125" refid="regs_8h_1ad22a72e0975cc563afb15b26b8c86e70" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>switch_reg_s4<sp/>6</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="126" refid="regs_8h_1aca93db13118146397faf3203bac6fe09" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>switch_reg_s5<sp/>7</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="127" refid="regs_8h_1a1864304cd1c5afa18d89ddce2590b730" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>switch_reg_s6<sp/>8</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="128" refid="regs_8h_1a0c72fccf61eef4c2f733e2c9e89adc15" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>switch_reg_s7<sp/>9</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="129" refid="regs_8h_1abbaef658a1d09645e6c94535ea63a835" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>switch_reg_s8<sp/>10</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="130" refid="regs_8h_1a988c53946fea2c3c6317bd58fa1d26c4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>switch_reg_s9<sp/>11</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="131" refid="regs_8h_1aac4a88b4df7f1cf9965ad54382f6b0df" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>switch_reg_s10<sp/>12</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="132" refid="regs_8h_1a7270edf45822027f486792c31195eed5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>switch_reg_s11<sp/>13</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="133"><highlight class="normal"></highlight></codeline>
<codeline lineno="134"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>offset<sp/>in<sp/>switch_to<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="135" refid="regs_8h_1af42e386166b9f4088306b69a84252fa9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SS(x,<sp/>y)<sp/>sd<sp/>x,<sp/>SWITCH_TO_##y##(t0)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="136" refid="regs_8h_1abe6fddbf37a237e7a7b10956a898c01f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LS(x,<sp/>y)<sp/>ld<sp/>x,<sp/>SWITCH_TO_##y##(t0)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="137" refid="regs_8h_1a8a88027432259776af00b1feaa152c90" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SWITCH_TO_RA<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="138" refid="regs_8h_1a4f03c43577319bceba2b386812fd4a8e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SWITCH_TO_SP<sp/>8</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="139" refid="regs_8h_1ac54b77124515c54910d1c1bcb3e268a0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SWITCH_TO_S0<sp/>16</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="140" refid="regs_8h_1a04290f795dddcd10b5a2dae4a13f10e9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SWITCH_TO_S1<sp/>24</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="141" refid="regs_8h_1ade35e5e01deedad6da8da80017ec65fd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SWITCH_TO_S2<sp/>32</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="142" refid="regs_8h_1a06577e1516e6a647dd2a708241013f3a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SWITCH_TO_S3<sp/>40</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="143" refid="regs_8h_1a6415a252a562d336d11e58b417514d35" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SWITCH_TO_S4<sp/>48</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="144" refid="regs_8h_1a2374b7b68fc28decaa2f19dbe11ee33c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SWITCH_TO_S5<sp/>56</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="145" refid="regs_8h_1af147822535722266774e8f304f8b0fa9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SWITCH_TO_S6<sp/>64</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="146" refid="regs_8h_1a54744a156eb47f78631012418c4f0738" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SWITCH_TO_S7<sp/>72</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="147" refid="regs_8h_1ae61a25cd8a9eb9c447bfd596ca44c3b9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SWITCH_TO_S8<sp/>80</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="148" refid="regs_8h_1aa9162a925d16ee6049c374bff6935a53" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SWITCH_TO_S9<sp/>88</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="149" refid="regs_8h_1a8e275f1b963e8665eaa364666e61a655" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SWITCH_TO_S10<sp/>96</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="150" refid="regs_8h_1a31e3b8a35fb72d340a8616c94a8b04de" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SWITCH_TO_S11<sp/>104</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="151"><highlight class="normal"></highlight></codeline>
<codeline lineno="152" refid="regs_8h_1a30f78f596db94309fbae737181301d8d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SWITCH_TO_SIZE<sp/>112</highlight></codeline>
    </programlisting>
    <location file="src/arch/riscv/include/asm/regs.h"/>
  </compounddef>
</doxygen>
