<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › mgag200 › mgag200_mode.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>mgag200_mode.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2010 Matt Turner.</span>
<span class="cm"> * Copyright 2012 Red Hat</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General</span>
<span class="cm"> * Public License version 2. See the file COPYING in the main</span>
<span class="cm"> * directory of this archive for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Matthew Garrett</span>
<span class="cm"> *	    Matt Turner</span>
<span class="cm"> *	    Dave Airlie</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/delay.h&gt;</span>

<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;drm.h&quot;</span>
<span class="cp">#include &quot;drm_crtc_helper.h&quot;</span>

<span class="cp">#include &quot;mgag200_drv.h&quot;</span>

<span class="cp">#define MGAG200_LUT_SIZE 256</span>

<span class="cm">/*</span>
<span class="cm"> * This file contains setup code for the CRTC.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mga_crtc_load_lut</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mga_crtc</span> <span class="o">*</span><span class="n">mga_crtc</span> <span class="o">=</span> <span class="n">to_mga_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mga_device</span> <span class="o">*</span><span class="n">mdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">enabled</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span> <span class="o">+</span> <span class="n">MGA1064_INDEX</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MGAG200_LUT_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* VGA registers */</span>
		<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span> <span class="o">+</span> <span class="n">MGA1064_COL_PAL</span><span class="p">,</span> <span class="n">mga_crtc</span><span class="o">-&gt;</span><span class="n">lut_r</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span> <span class="o">+</span> <span class="n">MGA1064_COL_PAL</span><span class="p">,</span> <span class="n">mga_crtc</span><span class="o">-&gt;</span><span class="n">lut_g</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span> <span class="o">+</span> <span class="n">MGA1064_COL_PAL</span><span class="p">,</span> <span class="n">mga_crtc</span><span class="o">-&gt;</span><span class="n">lut_b</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mga_wait_vsync</span><span class="p">(</span><span class="k">struct</span> <span class="n">mga_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">MGAREG_Status</span><span class="p">);</span>
		<span class="n">count</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">((</span><span class="n">status</span> <span class="o">&amp;</span> <span class="mh">0x08</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">count</span> <span class="o">&lt;</span> <span class="mi">250000</span><span class="p">));</span>
	<span class="n">count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">MGAREG_Status</span><span class="p">);</span>
		<span class="n">count</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="mh">0x08</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">count</span> <span class="o">&lt;</span> <span class="mi">250000</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mga_wait_busy</span><span class="p">(</span><span class="k">struct</span> <span class="n">mga_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">MGAREG_Status</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">count</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">((</span><span class="n">status</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">count</span> <span class="o">&lt;</span> <span class="mi">500000</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * The core passes the desired mode to the CRTC code to see whether any</span>
<span class="cm"> * CRTC-specific modifications need to be made to it. We&#39;re in a position</span>
<span class="cm"> * to just pass that straight through, so this does nothing</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">bool</span> <span class="nf">mga_crtc_mode_fixup</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">adjusted_mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mga_g200se_set_plls</span><span class="p">(</span><span class="k">struct</span> <span class="n">mga_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">,</span> <span class="kt">long</span> <span class="n">clock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vcomax</span><span class="p">,</span> <span class="n">vcomin</span><span class="p">,</span> <span class="n">pllreffreq</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">delta</span><span class="p">,</span> <span class="n">tmpdelta</span><span class="p">,</span> <span class="n">permitteddelta</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">testp</span><span class="p">,</span> <span class="n">testm</span><span class="p">,</span> <span class="n">testn</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">p</span><span class="p">,</span> <span class="n">m</span><span class="p">,</span> <span class="n">n</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">computed</span><span class="p">;</span>

	<span class="n">m</span> <span class="o">=</span> <span class="n">n</span> <span class="o">=</span> <span class="n">p</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">vcomax</span> <span class="o">=</span> <span class="mi">320000</span><span class="p">;</span>
	<span class="n">vcomin</span> <span class="o">=</span> <span class="mi">160000</span><span class="p">;</span>
	<span class="n">pllreffreq</span> <span class="o">=</span> <span class="mi">25000</span><span class="p">;</span>

	<span class="n">delta</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">;</span>
	<span class="n">permitteddelta</span> <span class="o">=</span> <span class="n">clock</span> <span class="o">*</span> <span class="mi">5</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">testp</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span> <span class="n">testp</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">;</span> <span class="n">testp</span> <span class="o">/=</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clock</span> <span class="o">*</span> <span class="n">testp</span> <span class="o">&gt;</span> <span class="n">vcomax</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clock</span> <span class="o">*</span> <span class="n">testp</span> <span class="o">&lt;</span> <span class="n">vcomin</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">testn</span> <span class="o">=</span> <span class="mi">17</span><span class="p">;</span> <span class="n">testn</span> <span class="o">&lt;</span> <span class="mi">256</span><span class="p">;</span> <span class="n">testn</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">testm</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">testm</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">testm</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">computed</span> <span class="o">=</span> <span class="p">(</span><span class="n">pllreffreq</span> <span class="o">*</span> <span class="n">testn</span><span class="p">)</span> <span class="o">/</span>
					<span class="p">(</span><span class="n">testm</span> <span class="o">*</span> <span class="n">testp</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">computed</span> <span class="o">&gt;</span> <span class="n">clock</span><span class="p">)</span>
					<span class="n">tmpdelta</span> <span class="o">=</span> <span class="n">computed</span> <span class="o">-</span> <span class="n">clock</span><span class="p">;</span>
				<span class="k">else</span>
					<span class="n">tmpdelta</span> <span class="o">=</span> <span class="n">clock</span> <span class="o">-</span> <span class="n">computed</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">tmpdelta</span> <span class="o">&lt;</span> <span class="n">delta</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">delta</span> <span class="o">=</span> <span class="n">tmpdelta</span><span class="p">;</span>
					<span class="n">m</span> <span class="o">=</span> <span class="n">testm</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
					<span class="n">n</span> <span class="o">=</span> <span class="n">testn</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
					<span class="n">p</span> <span class="o">=</span> <span class="n">testp</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">delta</span> <span class="o">&gt;</span> <span class="n">permitteddelta</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;PLL delta too large</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_PIX_PLLC_M</span><span class="p">,</span> <span class="n">m</span><span class="p">);</span>
	<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_PIX_PLLC_N</span><span class="p">,</span> <span class="n">n</span><span class="p">);</span>
	<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_PIX_PLLC_P</span><span class="p">,</span> <span class="n">p</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mga_g200wb_set_plls</span><span class="p">(</span><span class="k">struct</span> <span class="n">mga_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">,</span> <span class="kt">long</span> <span class="n">clock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vcomax</span><span class="p">,</span> <span class="n">vcomin</span><span class="p">,</span> <span class="n">pllreffreq</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">delta</span><span class="p">,</span> <span class="n">tmpdelta</span><span class="p">,</span> <span class="n">permitteddelta</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">testp</span><span class="p">,</span> <span class="n">testm</span><span class="p">,</span> <span class="n">testn</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">p</span><span class="p">,</span> <span class="n">m</span><span class="p">,</span> <span class="n">n</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">computed</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="n">tmpcount</span><span class="p">,</span> <span class="n">vcount</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">pll_locked</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">m</span> <span class="o">=</span> <span class="n">n</span> <span class="o">=</span> <span class="n">p</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">vcomax</span> <span class="o">=</span> <span class="mi">550000</span><span class="p">;</span>
	<span class="n">vcomin</span> <span class="o">=</span> <span class="mi">150000</span><span class="p">;</span>
	<span class="n">pllreffreq</span> <span class="o">=</span> <span class="mi">48000</span><span class="p">;</span>

	<span class="n">delta</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">;</span>
	<span class="n">permitteddelta</span> <span class="o">=</span> <span class="n">clock</span> <span class="o">*</span> <span class="mi">5</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">testp</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">testp</span> <span class="o">&lt;</span> <span class="mi">9</span><span class="p">;</span> <span class="n">testp</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clock</span> <span class="o">*</span> <span class="n">testp</span> <span class="o">&gt;</span> <span class="n">vcomax</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clock</span> <span class="o">*</span> <span class="n">testp</span> <span class="o">&lt;</span> <span class="n">vcomin</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">testm</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">testm</span> <span class="o">&lt;</span> <span class="mi">17</span><span class="p">;</span> <span class="n">testm</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">testn</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">testn</span> <span class="o">&lt;</span> <span class="mi">151</span><span class="p">;</span> <span class="n">testn</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">computed</span> <span class="o">=</span> <span class="p">(</span><span class="n">pllreffreq</span> <span class="o">*</span> <span class="n">testn</span><span class="p">)</span> <span class="o">/</span>
					<span class="p">(</span><span class="n">testm</span> <span class="o">*</span> <span class="n">testp</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">computed</span> <span class="o">&gt;</span> <span class="n">clock</span><span class="p">)</span>
					<span class="n">tmpdelta</span> <span class="o">=</span> <span class="n">computed</span> <span class="o">-</span> <span class="n">clock</span><span class="p">;</span>
				<span class="k">else</span>
					<span class="n">tmpdelta</span> <span class="o">=</span> <span class="n">clock</span> <span class="o">-</span> <span class="n">computed</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">tmpdelta</span> <span class="o">&lt;</span> <span class="n">delta</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">delta</span> <span class="o">=</span> <span class="n">tmpdelta</span><span class="p">;</span>
					<span class="n">n</span> <span class="o">=</span> <span class="n">testn</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
					<span class="n">m</span> <span class="o">=</span> <span class="p">(</span><span class="n">testm</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">n</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">);</span>
					<span class="n">p</span> <span class="o">=</span> <span class="n">testp</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mi">32</span> <span class="o">&amp;&amp;</span> <span class="n">pll_locked</span> <span class="o">==</span> <span class="nb">false</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">WREG8</span><span class="p">(</span><span class="n">MGAREG_CRTC_INDEX</span><span class="p">,</span> <span class="mh">0x1e</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">MGAREG_CRTC_DATA</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&lt;</span> <span class="mh">0xff</span><span class="p">)</span>
				<span class="n">WREG8</span><span class="p">(</span><span class="n">MGAREG_CRTC_DATA</span><span class="p">,</span> <span class="n">tmp</span><span class="o">+</span><span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/* set pixclkdis to 1 */</span>
		<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_PIX_CLK_CTL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">MGA1064_PIX_CLK_CTL_CLK_DIS</span><span class="p">;</span>
		<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_PIX_CLK_CTL_CLK_DIS</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

		<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_REMHEADCTL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">MGA1064_REMHEADCTL_CLKDIS</span><span class="p">;</span>
		<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_REMHEADCTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

		<span class="cm">/* select PLL Set C */</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">MGAREG_MEM_MISC_READ</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="mh">0x3</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">WREG8</span><span class="p">(</span><span class="n">MGAREG_MEM_MISC_WRITE</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

		<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_PIX_CLK_CTL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">MGA1064_PIX_CLK_CTL_CLK_POW_DOWN</span> <span class="o">|</span> <span class="mh">0x80</span><span class="p">;</span>
		<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_PIX_CLK_CTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

		<span class="n">udelay</span><span class="p">(</span><span class="mi">500</span><span class="p">);</span>

		<span class="cm">/* reset the PLL */</span>
		<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_VREF_CTL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x04</span><span class="p">;</span>
		<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_VREF_CTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

		<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>

		<span class="cm">/* program pixel pll register */</span>
		<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_WB_PIX_PLLC_N</span><span class="p">,</span> <span class="n">n</span><span class="p">);</span>
		<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_WB_PIX_PLLC_M</span><span class="p">,</span> <span class="n">m</span><span class="p">);</span>
		<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_WB_PIX_PLLC_P</span><span class="p">,</span> <span class="n">p</span><span class="p">);</span>

		<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>

		<span class="cm">/* turn pll on */</span>
		<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_VREF_CTL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="mh">0x04</span><span class="p">;</span>
		<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_VREF_CTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

		<span class="n">udelay</span><span class="p">(</span><span class="mi">500</span><span class="p">);</span>

		<span class="cm">/* select the pixel pll */</span>
		<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_PIX_CLK_CTL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MGA1064_PIX_CLK_CTL_SEL_MSK</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">MGA1064_PIX_CLK_CTL_SEL_PLL</span><span class="p">;</span>
		<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_PIX_CLK_CTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

		<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_REMHEADCTL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MGA1064_REMHEADCTL_CLKSL_MSK</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">MGA1064_REMHEADCTL_CLKSL_PLL</span><span class="p">;</span>
		<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_REMHEADCTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

		<span class="cm">/* reset dotclock rate bit */</span>
		<span class="n">WREG8</span><span class="p">(</span><span class="n">MGAREG_SEQ_INDEX</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">MGAREG_SEQ_DATA</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x8</span><span class="p">;</span>
		<span class="n">WREG8</span><span class="p">(</span><span class="n">MGAREG_SEQ_DATA</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

		<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_PIX_CLK_CTL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MGA1064_PIX_CLK_CTL_CLK_DIS</span><span class="p">;</span>
		<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_PIX_CLK_CTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

		<span class="n">vcount</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">MGAREG_VCOUNT</span><span class="p">);</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="mi">30</span> <span class="o">&amp;&amp;</span> <span class="n">pll_locked</span> <span class="o">==</span> <span class="nb">false</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">tmpcount</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">MGAREG_VCOUNT</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">tmpcount</span> <span class="o">&lt;</span> <span class="n">vcount</span><span class="p">)</span>
				<span class="n">vcount</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">tmpcount</span> <span class="o">-</span> <span class="n">vcount</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">2</span><span class="p">)</span>
				<span class="n">pll_locked</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">udelay</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_REMHEADCTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MGA1064_REMHEADCTL_CLKDIS</span><span class="p">;</span>
	<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_REMHEADCTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mga_g200ev_set_plls</span><span class="p">(</span><span class="k">struct</span> <span class="n">mga_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">,</span> <span class="kt">long</span> <span class="n">clock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vcomax</span><span class="p">,</span> <span class="n">vcomin</span><span class="p">,</span> <span class="n">pllreffreq</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">delta</span><span class="p">,</span> <span class="n">tmpdelta</span><span class="p">,</span> <span class="n">permitteddelta</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">testp</span><span class="p">,</span> <span class="n">testm</span><span class="p">,</span> <span class="n">testn</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">p</span><span class="p">,</span> <span class="n">m</span><span class="p">,</span> <span class="n">n</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">computed</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">m</span> <span class="o">=</span> <span class="n">n</span> <span class="o">=</span> <span class="n">p</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">vcomax</span> <span class="o">=</span> <span class="mi">550000</span><span class="p">;</span>
	<span class="n">vcomin</span> <span class="o">=</span> <span class="mi">150000</span><span class="p">;</span>
	<span class="n">pllreffreq</span> <span class="o">=</span> <span class="mi">50000</span><span class="p">;</span>

	<span class="n">delta</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">;</span>
	<span class="n">permitteddelta</span> <span class="o">=</span> <span class="n">clock</span> <span class="o">*</span> <span class="mi">5</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">testp</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span> <span class="n">testp</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">;</span> <span class="n">testp</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clock</span> <span class="o">*</span> <span class="n">testp</span> <span class="o">&gt;</span> <span class="n">vcomax</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clock</span> <span class="o">*</span> <span class="n">testp</span> <span class="o">&lt;</span> <span class="n">vcomin</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">testn</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">testn</span> <span class="o">&lt;</span> <span class="mi">257</span><span class="p">;</span> <span class="n">testn</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">testm</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">testm</span> <span class="o">&lt;</span> <span class="mi">17</span><span class="p">;</span> <span class="n">testm</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">computed</span> <span class="o">=</span> <span class="p">(</span><span class="n">pllreffreq</span> <span class="o">*</span> <span class="n">testn</span><span class="p">)</span> <span class="o">/</span>
					<span class="p">(</span><span class="n">testm</span> <span class="o">*</span> <span class="n">testp</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">computed</span> <span class="o">&gt;</span> <span class="n">clock</span><span class="p">)</span>
					<span class="n">tmpdelta</span> <span class="o">=</span> <span class="n">computed</span> <span class="o">-</span> <span class="n">clock</span><span class="p">;</span>
				<span class="k">else</span>
					<span class="n">tmpdelta</span> <span class="o">=</span> <span class="n">clock</span> <span class="o">-</span> <span class="n">computed</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">tmpdelta</span> <span class="o">&lt;</span> <span class="n">delta</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">delta</span> <span class="o">=</span> <span class="n">tmpdelta</span><span class="p">;</span>
					<span class="n">n</span> <span class="o">=</span> <span class="n">testn</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
					<span class="n">m</span> <span class="o">=</span> <span class="n">testm</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
					<span class="n">p</span> <span class="o">=</span> <span class="n">testp</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_PIX_CLK_CTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">MGA1064_PIX_CLK_CTL_CLK_DIS</span><span class="p">;</span>
	<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_PIX_CLK_CTL_CLK_DIS</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">MGAREG_MEM_MISC_READ</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="mh">0x3</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">WREG8</span><span class="p">(</span><span class="n">MGAREG_MEM_MISC_WRITE</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_PIX_PLL_STAT</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
	<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_PIX_PLL_STAT</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x40</span><span class="p">);</span>

	<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_PIX_CLK_CTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">MGA1064_PIX_CLK_CTL_CLK_POW_DOWN</span><span class="p">;</span>
	<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_PIX_CLK_CTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_EV_PIX_PLLC_M</span><span class="p">,</span> <span class="n">m</span><span class="p">);</span>
	<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_EV_PIX_PLLC_N</span><span class="p">,</span> <span class="n">n</span><span class="p">);</span>
	<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_EV_PIX_PLLC_P</span><span class="p">,</span> <span class="n">p</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>

	<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_PIX_CLK_CTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MGA1064_PIX_CLK_CTL_CLK_POW_DOWN</span><span class="p">;</span>
	<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_PIX_CLK_CTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">500</span><span class="p">);</span>

	<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_PIX_CLK_CTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MGA1064_PIX_CLK_CTL_SEL_MSK</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">MGA1064_PIX_CLK_CTL_SEL_PLL</span><span class="p">;</span>
	<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_PIX_CLK_CTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_PIX_PLL_STAT</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
	<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_PIX_PLL_STAT</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="mh">0x40</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">MGAREG_MEM_MISC_READ</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x3</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">WREG8</span><span class="p">(</span><span class="n">MGAREG_MEM_MISC_WRITE</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_PIX_CLK_CTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MGA1064_PIX_CLK_CTL_CLK_DIS</span><span class="p">;</span>
	<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_PIX_CLK_CTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mga_g200eh_set_plls</span><span class="p">(</span><span class="k">struct</span> <span class="n">mga_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">,</span> <span class="kt">long</span> <span class="n">clock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vcomax</span><span class="p">,</span> <span class="n">vcomin</span><span class="p">,</span> <span class="n">pllreffreq</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">delta</span><span class="p">,</span> <span class="n">tmpdelta</span><span class="p">,</span> <span class="n">permitteddelta</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">testp</span><span class="p">,</span> <span class="n">testm</span><span class="p">,</span> <span class="n">testn</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">p</span><span class="p">,</span> <span class="n">m</span><span class="p">,</span> <span class="n">n</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">computed</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="n">tmpcount</span><span class="p">,</span> <span class="n">vcount</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">pll_locked</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">m</span> <span class="o">=</span> <span class="n">n</span> <span class="o">=</span> <span class="n">p</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">vcomax</span> <span class="o">=</span> <span class="mi">800000</span><span class="p">;</span>
	<span class="n">vcomin</span> <span class="o">=</span> <span class="mi">400000</span><span class="p">;</span>
	<span class="n">pllreffreq</span> <span class="o">=</span> <span class="mi">3333</span><span class="p">;</span>

	<span class="n">delta</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">;</span>
	<span class="n">permitteddelta</span> <span class="o">=</span> <span class="n">clock</span> <span class="o">*</span> <span class="mi">5</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">testp</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span> <span class="n">testp</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">;</span> <span class="n">testp</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clock</span> <span class="o">*</span> <span class="n">testp</span> <span class="o">&gt;</span> <span class="n">vcomax</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clock</span> <span class="o">*</span> <span class="n">testp</span> <span class="o">&lt;</span> <span class="n">vcomin</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">testm</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">testm</span> <span class="o">&lt;</span> <span class="mi">33</span><span class="p">;</span> <span class="n">testm</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">testn</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">testn</span> <span class="o">&lt;</span> <span class="mi">257</span><span class="p">;</span> <span class="n">testn</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">computed</span> <span class="o">=</span> <span class="p">(</span><span class="n">pllreffreq</span> <span class="o">*</span> <span class="n">testn</span><span class="p">)</span> <span class="o">/</span>
					<span class="p">(</span><span class="n">testm</span> <span class="o">*</span> <span class="n">testp</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">computed</span> <span class="o">&gt;</span> <span class="n">clock</span><span class="p">)</span>
					<span class="n">tmpdelta</span> <span class="o">=</span> <span class="n">computed</span> <span class="o">-</span> <span class="n">clock</span><span class="p">;</span>
				<span class="k">else</span>
					<span class="n">tmpdelta</span> <span class="o">=</span> <span class="n">clock</span> <span class="o">-</span> <span class="n">computed</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">tmpdelta</span> <span class="o">&lt;</span> <span class="n">delta</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">delta</span> <span class="o">=</span> <span class="n">tmpdelta</span><span class="p">;</span>
					<span class="n">n</span> <span class="o">=</span> <span class="n">testn</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
					<span class="n">m</span> <span class="o">=</span> <span class="p">(</span><span class="n">testm</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">n</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">);</span>
					<span class="n">p</span> <span class="o">=</span> <span class="n">testp</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
				<span class="p">}</span>
				<span class="k">if</span> <span class="p">((</span><span class="n">clock</span> <span class="o">*</span> <span class="n">testp</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="mi">600000</span><span class="p">)</span>
					<span class="n">p</span> <span class="o">|=</span> <span class="mi">80</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mi">32</span> <span class="o">&amp;&amp;</span> <span class="n">pll_locked</span> <span class="o">==</span> <span class="nb">false</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_PIX_CLK_CTL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">MGA1064_PIX_CLK_CTL_CLK_DIS</span><span class="p">;</span>
		<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_PIX_CLK_CTL_CLK_DIS</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">MGAREG_MEM_MISC_READ</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="mh">0x3</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">WREG8</span><span class="p">(</span><span class="n">MGAREG_MEM_MISC_WRITE</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

		<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_PIX_CLK_CTL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">MGA1064_PIX_CLK_CTL_CLK_POW_DOWN</span><span class="p">;</span>
		<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_PIX_CLK_CTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

		<span class="n">udelay</span><span class="p">(</span><span class="mi">500</span><span class="p">);</span>

		<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_EH_PIX_PLLC_M</span><span class="p">,</span> <span class="n">m</span><span class="p">);</span>
		<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_EH_PIX_PLLC_N</span><span class="p">,</span> <span class="n">n</span><span class="p">);</span>
		<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_EH_PIX_PLLC_P</span><span class="p">,</span> <span class="n">p</span><span class="p">);</span>

		<span class="n">udelay</span><span class="p">(</span><span class="mi">500</span><span class="p">);</span>

		<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_PIX_CLK_CTL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MGA1064_PIX_CLK_CTL_SEL_MSK</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">MGA1064_PIX_CLK_CTL_SEL_PLL</span><span class="p">;</span>
		<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_PIX_CLK_CTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

		<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_PIX_CLK_CTL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MGA1064_PIX_CLK_CTL_CLK_DIS</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MGA1064_PIX_CLK_CTL_CLK_POW_DOWN</span><span class="p">;</span>
		<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_PIX_CLK_CTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

		<span class="n">vcount</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">MGAREG_VCOUNT</span><span class="p">);</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="mi">30</span> <span class="o">&amp;&amp;</span> <span class="n">pll_locked</span> <span class="o">==</span> <span class="nb">false</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">tmpcount</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">MGAREG_VCOUNT</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">tmpcount</span> <span class="o">&lt;</span> <span class="n">vcount</span><span class="p">)</span>
				<span class="n">vcount</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">tmpcount</span> <span class="o">-</span> <span class="n">vcount</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">2</span><span class="p">)</span>
				<span class="n">pll_locked</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">udelay</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mga_g200er_set_plls</span><span class="p">(</span><span class="k">struct</span> <span class="n">mga_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">,</span> <span class="kt">long</span> <span class="n">clock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vcomax</span><span class="p">,</span> <span class="n">vcomin</span><span class="p">,</span> <span class="n">pllreffreq</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">delta</span><span class="p">,</span> <span class="n">tmpdelta</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">testr</span><span class="p">,</span> <span class="n">testn</span><span class="p">,</span> <span class="n">testm</span><span class="p">,</span> <span class="n">testo</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">p</span><span class="p">,</span> <span class="n">m</span><span class="p">,</span> <span class="n">n</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">computed</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">m</span> <span class="o">=</span> <span class="n">n</span> <span class="o">=</span> <span class="n">p</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">vcomax</span> <span class="o">=</span> <span class="mi">1488000</span><span class="p">;</span>
	<span class="n">vcomin</span> <span class="o">=</span> <span class="mi">1056000</span><span class="p">;</span>
	<span class="n">pllreffreq</span> <span class="o">=</span> <span class="mi">48000</span><span class="p">;</span>

	<span class="n">delta</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">testr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">testr</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">testr</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">delta</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">testn</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span> <span class="n">testn</span> <span class="o">&lt;</span> <span class="mi">129</span><span class="p">;</span> <span class="n">testn</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">delta</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">testm</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span> <span class="n">testm</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">testm</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">delta</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="k">for</span> <span class="p">(</span><span class="n">testo</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span> <span class="n">testo</span> <span class="o">&lt;</span> <span class="mi">33</span><span class="p">;</span> <span class="n">testo</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">computed</span> <span class="o">=</span> <span class="n">pllreffreq</span> <span class="o">*</span> <span class="p">(</span><span class="n">testn</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span>
						<span class="p">(</span><span class="n">testr</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">computed</span> <span class="o">&lt;</span> <span class="n">vcomin</span><span class="p">)</span>
						<span class="k">continue</span><span class="p">;</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">computed</span> <span class="o">&gt;</span> <span class="n">vcomax</span><span class="p">)</span>
						<span class="k">continue</span><span class="p">;</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">computed</span> <span class="o">&gt;</span> <span class="n">clock</span><span class="p">)</span>
						<span class="n">tmpdelta</span> <span class="o">=</span> <span class="n">computed</span> <span class="o">-</span> <span class="n">clock</span><span class="p">;</span>
					<span class="k">else</span>
						<span class="n">tmpdelta</span> <span class="o">=</span> <span class="n">clock</span> <span class="o">-</span> <span class="n">computed</span><span class="p">;</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">tmpdelta</span> <span class="o">&lt;</span> <span class="n">delta</span><span class="p">)</span> <span class="p">{</span>
						<span class="n">delta</span> <span class="o">=</span> <span class="n">tmpdelta</span><span class="p">;</span>
						<span class="n">m</span> <span class="o">=</span> <span class="n">testm</span> <span class="o">|</span> <span class="p">(</span><span class="n">testo</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">);</span>
						<span class="n">n</span> <span class="o">=</span> <span class="n">testn</span><span class="p">;</span>
						<span class="n">p</span> <span class="o">=</span> <span class="n">testr</span> <span class="o">|</span> <span class="p">(</span><span class="n">testr</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">);</span>
					<span class="p">}</span>
				<span class="p">}</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_PIX_CLK_CTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">MGA1064_PIX_CLK_CTL_CLK_DIS</span><span class="p">;</span>
	<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_PIX_CLK_CTL_CLK_DIS</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_REMHEADCTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">MGA1064_REMHEADCTL_CLKDIS</span><span class="p">;</span>
	<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_REMHEADCTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">MGAREG_MEM_MISC_READ</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x3</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0xc0</span><span class="p">;</span>
	<span class="n">WREG8</span><span class="p">(</span><span class="n">MGAREG_MEM_MISC_WRITE</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_PIX_CLK_CTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MGA1064_PIX_CLK_CTL_CLK_DIS</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">MGA1064_PIX_CLK_CTL_CLK_POW_DOWN</span><span class="p">;</span>
	<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_PIX_CLK_CTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">500</span><span class="p">);</span>

	<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_ER_PIX_PLLC_N</span><span class="p">,</span> <span class="n">n</span><span class="p">);</span>
	<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_ER_PIX_PLLC_M</span><span class="p">,</span> <span class="n">m</span><span class="p">);</span>
	<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_ER_PIX_PLLC_P</span><span class="p">,</span> <span class="n">p</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mga_crtc_set_plls</span><span class="p">(</span><span class="k">struct</span> <span class="n">mga_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">,</span> <span class="kt">long</span> <span class="n">clock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span><span class="p">(</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">G200_SE_A</span>:
	<span class="k">case</span> <span class="n">G200_SE_B</span>:
		<span class="k">return</span> <span class="n">mga_g200se_set_plls</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">clock</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">G200_WB</span>:
		<span class="k">return</span> <span class="n">mga_g200wb_set_plls</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">clock</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">G200_EV</span>:
		<span class="k">return</span> <span class="n">mga_g200ev_set_plls</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">clock</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">G200_EH</span>:
		<span class="k">return</span> <span class="n">mga_g200eh_set_plls</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">clock</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">G200_ER</span>:
		<span class="k">return</span> <span class="n">mga_g200er_set_plls</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">clock</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mga_g200wb_prepare</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mga_device</span> <span class="o">*</span><span class="n">mdev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">iter_max</span><span class="p">;</span>

	<span class="cm">/* 1- The first step is to warn the BMC of an upcoming mode change.</span>
<span class="cm">	 * We are putting the misc&lt;0&gt; to output.*/</span>

	<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_GEN_IO_CTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="mh">0x10</span><span class="p">;</span>
	<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_GEN_IO_CTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* we are putting a 1 on the misc&lt;0&gt; line */</span>
	<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_GEN_IO_DATA</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="mh">0x10</span><span class="p">;</span>
	<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_GEN_IO_DATA</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* 2- Second step to mask and further scan request</span>
<span class="cm">	 * This will be done by asserting the remfreqmsk bit (XSPAREREG&lt;7&gt;)</span>
<span class="cm">	 */</span>
	<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_SPAREREG</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="mh">0x80</span><span class="p">;</span>
	<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_SPAREREG</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* 3a- the third step is to verifu if there is an active scan</span>
<span class="cm">	 * We are searching for a 0 on remhsyncsts &lt;XSPAREREG&lt;0&gt;)</span>
<span class="cm">	 */</span>
	<span class="n">iter_max</span> <span class="o">=</span> <span class="mi">300</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">iter_max</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_SPAREREG</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
		<span class="n">iter_max</span><span class="o">--</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* 3b- this step occurs only if the remove is actually scanning</span>
<span class="cm">	 * we are waiting for the end of the frame which is a 1 on</span>
<span class="cm">	 * remvsyncsts (XSPAREREG&lt;1&gt;)</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">iter_max</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iter_max</span> <span class="o">=</span> <span class="mi">300</span><span class="p">;</span>
		<span class="k">while</span> <span class="p">((</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0x2</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">iter_max</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_SPAREREG</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
			<span class="n">iter_max</span><span class="o">--</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mga_g200wb_commit</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mga_device</span> <span class="o">*</span><span class="n">mdev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="cm">/* 1- The first step is to ensure that the vrsten and hrsten are set */</span>
	<span class="n">WREG8</span><span class="p">(</span><span class="n">MGAREG_CRTCEXT_INDEX</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">MGAREG_CRTCEXT_DATA</span><span class="p">);</span>
	<span class="n">WREG8</span><span class="p">(</span><span class="n">MGAREG_CRTCEXT_DATA</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="mh">0x88</span><span class="p">);</span>

	<span class="cm">/* 2- second step is to assert the rstlvl2 */</span>
	<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_REMHEADCTL2</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="mh">0x8</span><span class="p">;</span>
	<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* wait 10 us */</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>

	<span class="cm">/* 3- deassert rstlvl2 */</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x08</span><span class="p">;</span>
	<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_REMHEADCTL2</span><span class="p">);</span>
	<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* 4- remove mask of scan request */</span>
	<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_SPAREREG</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x80</span><span class="p">;</span>
	<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* 5- put back a 0 on the misc&lt;0&gt; line */</span>
	<span class="n">WREG8</span><span class="p">(</span><span class="n">DAC_INDEX</span><span class="p">,</span> <span class="n">MGA1064_GEN_IO_DATA</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">DAC_DATA</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x10</span><span class="p">;</span>
	<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">MGA1064_GEN_IO_DATA</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
<span class="p">}</span>


<span class="kt">void</span> <span class="nf">mga_set_start_address</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mga_device</span> <span class="o">*</span><span class="n">mdev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">addr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">count</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">RREG8</span><span class="p">(</span><span class="mh">0x1fda</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x08</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">RREG8</span><span class="p">(</span><span class="mh">0x1fda</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x08</span><span class="p">));</span>

	<span class="n">count</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">MGAREG_VCOUNT</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">RREG8</span><span class="p">(</span><span class="n">MGAREG_VCOUNT</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">count</span><span class="p">);</span>

	<span class="n">addr</span> <span class="o">=</span> <span class="n">offset</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mh">0x0d</span><span class="p">,</span> <span class="p">(</span><span class="n">u8</span><span class="p">)(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">));</span>
	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mh">0x0c</span><span class="p">,</span> <span class="p">(</span><span class="n">u8</span><span class="p">)(</span><span class="n">addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mh">0xaf</span><span class="p">,</span> <span class="p">(</span><span class="n">u8</span><span class="p">)(</span><span class="n">addr</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/* ast is different - we will force move buffers out of VRAM */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">mga_crtc_do_set_base</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">drm_framebuffer</span> <span class="o">*</span><span class="n">fb</span><span class="p">,</span>
				<span class="kt">int</span> <span class="n">x</span><span class="p">,</span> <span class="kt">int</span> <span class="n">y</span><span class="p">,</span> <span class="kt">int</span> <span class="n">atomic</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mga_device</span> <span class="o">*</span><span class="n">mdev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_gem_object</span> <span class="o">*</span><span class="n">obj</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mga_framebuffer</span> <span class="o">*</span><span class="n">mga_fb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mgag200_bo</span> <span class="o">*</span><span class="n">bo</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">gpu_addr</span><span class="p">;</span>

	<span class="cm">/* push the previous fb to system ram */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">atomic</span> <span class="o">&amp;&amp;</span> <span class="n">fb</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mga_fb</span> <span class="o">=</span> <span class="n">to_mga_framebuffer</span><span class="p">(</span><span class="n">fb</span><span class="p">);</span>
		<span class="n">obj</span> <span class="o">=</span> <span class="n">mga_fb</span><span class="o">-&gt;</span><span class="n">obj</span><span class="p">;</span>
		<span class="n">bo</span> <span class="o">=</span> <span class="n">gem_to_mga_bo</span><span class="p">(</span><span class="n">obj</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">mgag200_bo_reserve</span><span class="p">(</span><span class="n">bo</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="n">mgag200_bo_push_sysram</span><span class="p">(</span><span class="n">bo</span><span class="p">);</span>
		<span class="n">mgag200_bo_unreserve</span><span class="p">(</span><span class="n">bo</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">mga_fb</span> <span class="o">=</span> <span class="n">to_mga_framebuffer</span><span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">fb</span><span class="p">);</span>
	<span class="n">obj</span> <span class="o">=</span> <span class="n">mga_fb</span><span class="o">-&gt;</span><span class="n">obj</span><span class="p">;</span>
	<span class="n">bo</span> <span class="o">=</span> <span class="n">gem_to_mga_bo</span><span class="p">(</span><span class="n">obj</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">mgag200_bo_reserve</span><span class="p">(</span><span class="n">bo</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">mgag200_bo_pin</span><span class="p">(</span><span class="n">bo</span><span class="p">,</span> <span class="n">TTM_PL_FLAG_VRAM</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gpu_addr</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mgag200_bo_unreserve</span><span class="p">(</span><span class="n">bo</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">mfbdev</span><span class="o">-&gt;</span><span class="n">mfb</span> <span class="o">==</span> <span class="n">mga_fb</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* if pushing console in kmap it */</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">ttm_bo_kmap</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bo</span><span class="o">-&gt;</span><span class="n">bo</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">bo</span><span class="o">-&gt;</span><span class="n">bo</span><span class="p">.</span><span class="n">num_pages</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bo</span><span class="o">-&gt;</span><span class="n">kmap</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;failed to kmap fbcon</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="p">}</span>
	<span class="n">mgag200_bo_unreserve</span><span class="p">(</span><span class="n">bo</span><span class="p">);</span>

	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;mga base %llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">gpu_addr</span><span class="p">);</span>

	<span class="n">mga_set_start_address</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">gpu_addr</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mga_crtc_mode_set_base</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">x</span><span class="p">,</span> <span class="kt">int</span> <span class="n">y</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">drm_framebuffer</span> <span class="o">*</span><span class="n">old_fb</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">mga_crtc_do_set_base</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">old_fb</span><span class="p">,</span> <span class="n">x</span><span class="p">,</span> <span class="n">y</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mga_crtc_mode_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">adjusted_mode</span><span class="p">,</span>
				<span class="kt">int</span> <span class="n">x</span><span class="p">,</span> <span class="kt">int</span> <span class="n">y</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_framebuffer</span> <span class="o">*</span><span class="n">old_fb</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mga_device</span> <span class="o">*</span><span class="n">mdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">hdisplay</span><span class="p">,</span> <span class="n">hsyncstart</span><span class="p">,</span> <span class="n">hsyncend</span><span class="p">,</span> <span class="n">htotal</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">vdisplay</span><span class="p">,</span> <span class="n">vsyncstart</span><span class="p">,</span> <span class="n">vsyncend</span><span class="p">,</span> <span class="n">vtotal</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">pitch</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">option</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">option2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">misc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">ext_vga</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">ext_vga_index24</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">dac_index90</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bppshift</span><span class="p">;</span>

	<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">dacvalue</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* 0x00: */</span>        <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* 0x08: */</span>        <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* 0x10: */</span>        <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* 0x18: */</span>     <span class="mh">0x00</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span> <span class="mh">0xC9</span><span class="p">,</span> <span class="mh">0xFF</span><span class="p">,</span> <span class="mh">0xBF</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x1F</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">,</span>
		<span class="cm">/* 0x20: */</span>     <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>
		<span class="cm">/* 0x28: */</span>     <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span>
		<span class="cm">/* 0x30: */</span>     <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0xB0</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0xC2</span><span class="p">,</span> <span class="mh">0x34</span><span class="p">,</span> <span class="mh">0x14</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x83</span><span class="p">,</span>
		<span class="cm">/* 0x38: */</span>     <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x93</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x77</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x3A</span><span class="p">,</span>
		<span class="cm">/* 0x40: */</span>        <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* 0x48: */</span>        <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span>    <span class="mi">0</span>
	<span class="p">};</span>

	<span class="n">bppshift</span> <span class="o">=</span> <span class="n">mdev</span><span class="o">-&gt;</span><span class="n">bpp_shifts</span><span class="p">[(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">fb</span><span class="o">-&gt;</span><span class="n">bits_per_pixel</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">];</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">G200_SE_A</span>:
	<span class="k">case</span> <span class="n">G200_SE_B</span>:
		<span class="n">dacvalue</span><span class="p">[</span><span class="n">MGA1064_VREF_CTL</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x03</span><span class="p">;</span>
		<span class="n">dacvalue</span><span class="p">[</span><span class="n">MGA1064_PIX_CLK_CTL</span><span class="p">]</span> <span class="o">=</span> <span class="n">MGA1064_PIX_CLK_CTL_SEL_PLL</span><span class="p">;</span>
		<span class="n">dacvalue</span><span class="p">[</span><span class="n">MGA1064_MISC_CTL</span><span class="p">]</span> <span class="o">=</span> <span class="n">MGA1064_MISC_CTL_DAC_EN</span> <span class="o">|</span>
					     <span class="n">MGA1064_MISC_CTL_VGA8</span> <span class="o">|</span>
					     <span class="n">MGA1064_MISC_CTL_DAC_RAM_CS</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">has_sdram</span><span class="p">)</span>
			<span class="n">option</span> <span class="o">=</span> <span class="mh">0x40049120</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">option</span> <span class="o">=</span> <span class="mh">0x4004d120</span><span class="p">;</span>
		<span class="n">option2</span> <span class="o">=</span> <span class="mh">0x00008000</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">G200_WB</span>:
		<span class="n">dacvalue</span><span class="p">[</span><span class="n">MGA1064_VREF_CTL</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x07</span><span class="p">;</span>
		<span class="n">option</span> <span class="o">=</span> <span class="mh">0x41049120</span><span class="p">;</span>
		<span class="n">option2</span> <span class="o">=</span> <span class="mh">0x0000b000</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">G200_EV</span>:
		<span class="n">dacvalue</span><span class="p">[</span><span class="n">MGA1064_PIX_CLK_CTL</span><span class="p">]</span> <span class="o">=</span> <span class="n">MGA1064_PIX_CLK_CTL_SEL_PLL</span><span class="p">;</span>
		<span class="n">dacvalue</span><span class="p">[</span><span class="n">MGA1064_MISC_CTL</span><span class="p">]</span> <span class="o">=</span> <span class="n">MGA1064_MISC_CTL_VGA8</span> <span class="o">|</span>
					     <span class="n">MGA1064_MISC_CTL_DAC_RAM_CS</span><span class="p">;</span>
		<span class="n">option</span> <span class="o">=</span> <span class="mh">0x00000120</span><span class="p">;</span>
		<span class="n">option2</span> <span class="o">=</span> <span class="mh">0x0000b000</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">G200_EH</span>:
		<span class="n">dacvalue</span><span class="p">[</span><span class="n">MGA1064_MISC_CTL</span><span class="p">]</span> <span class="o">=</span> <span class="n">MGA1064_MISC_CTL_VGA8</span> <span class="o">|</span>
					     <span class="n">MGA1064_MISC_CTL_DAC_RAM_CS</span><span class="p">;</span>
		<span class="n">option</span> <span class="o">=</span> <span class="mh">0x00000120</span><span class="p">;</span>
		<span class="n">option2</span> <span class="o">=</span> <span class="mh">0x0000b000</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">G200_ER</span>:
		<span class="n">dac_index90</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">fb</span><span class="o">-&gt;</span><span class="n">bits_per_pixel</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="n">dacvalue</span><span class="p">[</span><span class="n">MGA1064_MUL_CTL</span><span class="p">]</span> <span class="o">=</span> <span class="n">MGA1064_MUL_CTL_8bits</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">16</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">fb</span><span class="o">-&gt;</span><span class="n">depth</span> <span class="o">==</span> <span class="mi">15</span><span class="p">)</span>
			<span class="n">dacvalue</span><span class="p">[</span><span class="n">MGA1064_MUL_CTL</span><span class="p">]</span> <span class="o">=</span> <span class="n">MGA1064_MUL_CTL_15bits</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">dacvalue</span><span class="p">[</span><span class="n">MGA1064_MUL_CTL</span><span class="p">]</span> <span class="o">=</span> <span class="n">MGA1064_MUL_CTL_16bits</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">24</span>:
		<span class="n">dacvalue</span><span class="p">[</span><span class="n">MGA1064_MUL_CTL</span><span class="p">]</span> <span class="o">=</span> <span class="n">MGA1064_MUL_CTL_24bits</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">32</span>:
		<span class="n">dacvalue</span><span class="p">[</span><span class="n">MGA1064_MUL_CTL</span><span class="p">]</span> <span class="o">=</span> <span class="n">MGA1064_MUL_CTL_32_24bits</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DRM_MODE_FLAG_NHSYNC</span><span class="p">)</span>
		<span class="n">misc</span> <span class="o">|=</span> <span class="mh">0x40</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DRM_MODE_FLAG_NVSYNC</span><span class="p">)</span>
		<span class="n">misc</span> <span class="o">|=</span> <span class="mh">0x80</span><span class="p">;</span>


	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">dacvalue</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x03</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mh">0x07</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mh">0x0b</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mh">0x0f</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">((</span><span class="n">i</span> <span class="o">&gt;=</span> <span class="mh">0x13</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x17</span><span class="p">))</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mh">0x1b</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mh">0x1c</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">((</span><span class="n">i</span> <span class="o">&gt;=</span> <span class="mh">0x1f</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x29</span><span class="p">))</span> <span class="o">||</span>
		    <span class="p">((</span><span class="n">i</span> <span class="o">&gt;=</span> <span class="mh">0x30</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x37</span><span class="p">)))</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_G200_SE</span><span class="p">(</span><span class="n">mdev</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="p">((</span><span class="n">i</span> <span class="o">==</span> <span class="mh">0x2c</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mh">0x2d</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mh">0x2e</span><span class="p">)))</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">G200_EV</span> <span class="o">||</span> <span class="n">mdev</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">G200_WB</span> <span class="o">||</span> <span class="n">mdev</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">G200_EH</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(</span><span class="n">i</span> <span class="o">&gt;=</span> <span class="mh">0x44</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x4e</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">WREG_DAC</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">dacvalue</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">G200_ER</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG_DAC</span><span class="p">(</span><span class="mh">0x90</span><span class="p">,</span> <span class="n">dac_index90</span><span class="p">);</span>
	<span class="p">}</span>


	<span class="k">if</span> <span class="p">(</span><span class="n">option</span><span class="p">)</span>
		<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_MGA_OPTION</span><span class="p">,</span> <span class="n">option</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">option2</span><span class="p">)</span>
		<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_MGA_OPTION2</span><span class="p">,</span> <span class="n">option2</span><span class="p">);</span>

	<span class="n">WREG_SEQ</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">);</span>
	<span class="n">WREG_SEQ</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG_SEQ</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="mh">0xe</span><span class="p">);</span>

	<span class="n">pitch</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">fb</span><span class="o">-&gt;</span><span class="n">pitches</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">/</span> <span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">fb</span><span class="o">-&gt;</span><span class="n">bits_per_pixel</span> <span class="o">/</span> <span class="mi">8</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">fb</span><span class="o">-&gt;</span><span class="n">bits_per_pixel</span> <span class="o">==</span> <span class="mi">24</span><span class="p">)</span>
		<span class="n">pitch</span> <span class="o">=</span> <span class="n">pitch</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">4</span> <span class="o">-</span> <span class="n">bppshift</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">pitch</span> <span class="o">=</span> <span class="n">pitch</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">4</span> <span class="o">-</span> <span class="n">bppshift</span><span class="p">);</span>

	<span class="n">hdisplay</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">hdisplay</span> <span class="o">/</span> <span class="mi">8</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">hsyncstart</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">hsync_start</span> <span class="o">/</span> <span class="mi">8</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">hsyncend</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">hsync_end</span> <span class="o">/</span> <span class="mi">8</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">htotal</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">htotal</span> <span class="o">/</span> <span class="mi">8</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* Work around hardware quirk */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">htotal</span> <span class="o">&amp;</span> <span class="mh">0x07</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x06</span> <span class="o">||</span> <span class="p">(</span><span class="n">htotal</span> <span class="o">&amp;</span> <span class="mh">0x07</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x04</span><span class="p">)</span>
		<span class="n">htotal</span><span class="o">++</span><span class="p">;</span>

	<span class="n">vdisplay</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">vdisplay</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">vsyncstart</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">vsync_start</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">vsyncend</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">vsync_end</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">vtotal</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">vtotal</span> <span class="o">-</span> <span class="mi">2</span><span class="p">;</span>

	<span class="n">WREG_GFX</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG_GFX</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG_GFX</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG_GFX</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG_GFX</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG_GFX</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">);</span>
	<span class="n">WREG_GFX</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="mh">0x5</span><span class="p">);</span>
	<span class="n">WREG_GFX</span><span class="p">(</span><span class="mi">7</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">);</span>
	<span class="n">WREG_GFX</span><span class="p">(</span><span class="mi">8</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">);</span>

	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">htotal</span> <span class="o">-</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">hdisplay</span><span class="p">);</span>
	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">hdisplay</span><span class="p">);</span>
	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="p">(</span><span class="n">htotal</span> <span class="o">&amp;</span> <span class="mh">0x1F</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x80</span><span class="p">);</span>
	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="n">hsyncstart</span><span class="p">);</span>
	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span> <span class="p">((</span><span class="n">htotal</span> <span class="o">&amp;</span> <span class="mh">0x20</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">hsyncend</span> <span class="o">&amp;</span> <span class="mh">0x1F</span><span class="p">));</span>
	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="n">vtotal</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mi">7</span><span class="p">,</span> <span class="p">((</span><span class="n">vtotal</span> <span class="o">&amp;</span> <span class="mh">0x100</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
		 <span class="p">((</span><span class="n">vdisplay</span> <span class="o">&amp;</span> <span class="mh">0x100</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">|</span>
		 <span class="p">((</span><span class="n">vsyncstart</span> <span class="o">&amp;</span> <span class="mh">0x100</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">|</span>
		 <span class="p">((</span><span class="n">vdisplay</span> <span class="o">&amp;</span> <span class="mh">0x100</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">|</span>
		 <span class="p">((</span><span class="n">vdisplay</span> <span class="o">&amp;</span> <span class="mh">0x100</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="cm">/* linecomp */</span>
		 <span class="p">((</span><span class="n">vtotal</span> <span class="o">&amp;</span> <span class="mh">0x200</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span><span class="o">|</span>
		 <span class="p">((</span><span class="n">vdisplay</span> <span class="o">&amp;</span> <span class="mh">0x200</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">|</span>
		 <span class="p">((</span><span class="n">vsyncstart</span> <span class="o">&amp;</span> <span class="mh">0x200</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">));</span>
	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mi">9</span><span class="p">,</span> <span class="p">((</span><span class="n">vdisplay</span> <span class="o">&amp;</span> <span class="mh">0x200</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
		 <span class="p">((</span><span class="n">vdisplay</span> <span class="o">&amp;</span> <span class="mh">0x200</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">));</span>
	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mi">10</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mi">12</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mi">13</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mi">14</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mi">16</span><span class="p">,</span> <span class="n">vsyncstart</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mi">17</span><span class="p">,</span> <span class="p">(</span><span class="n">vsyncend</span> <span class="o">&amp;</span> <span class="mh">0x0F</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x20</span><span class="p">);</span>
	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mi">18</span><span class="p">,</span> <span class="n">vdisplay</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mi">19</span><span class="p">,</span> <span class="n">pitch</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mi">20</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mi">21</span><span class="p">,</span> <span class="n">vdisplay</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mi">22</span><span class="p">,</span> <span class="p">(</span><span class="n">vtotal</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mi">23</span><span class="p">,</span> <span class="mh">0xc3</span><span class="p">);</span>
	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mi">24</span><span class="p">,</span> <span class="n">vdisplay</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>

	<span class="n">ext_vga</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ext_vga</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* TODO interlace */</span>

	<span class="n">ext_vga</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|=</span> <span class="p">(</span><span class="n">pitch</span> <span class="o">&amp;</span> <span class="mh">0x300</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">ext_vga</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(((</span><span class="n">htotal</span> <span class="o">-</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x100</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">hdisplay</span> <span class="o">&amp;</span> <span class="mh">0x100</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">hsyncstart</span> <span class="o">&amp;</span> <span class="mh">0x100</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">htotal</span> <span class="o">&amp;</span> <span class="mh">0x40</span><span class="p">);</span>
	<span class="n">ext_vga</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">((</span><span class="n">vtotal</span> <span class="o">&amp;</span> <span class="mh">0xc00</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">vdisplay</span> <span class="o">&amp;</span> <span class="mh">0x400</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">vdisplay</span> <span class="o">&amp;</span> <span class="mh">0xc00</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">vsyncstart</span> <span class="o">&amp;</span> <span class="mh">0xc00</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">vdisplay</span> <span class="o">&amp;</span> <span class="mh">0x400</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">fb</span><span class="o">-&gt;</span><span class="n">bits_per_pixel</span> <span class="o">==</span> <span class="mi">24</span><span class="p">)</span>
		<span class="n">ext_vga</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">(((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">bppshift</span><span class="p">)</span> <span class="o">*</span> <span class="mi">3</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x80</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">ext_vga</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">bppshift</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x80</span><span class="p">;</span>
	<span class="n">ext_vga</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">G200_WB</span><span class="p">)</span>
		<span class="n">ext_vga</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">|=</span> <span class="mh">0x88</span><span class="p">;</span>

	<span class="n">ext_vga_index24</span> <span class="o">=</span> <span class="mh">0x05</span><span class="p">;</span>

	<span class="cm">/* Set pixel clocks */</span>
	<span class="n">misc</span> <span class="o">=</span> <span class="mh">0x2d</span><span class="p">;</span>
	<span class="n">WREG8</span><span class="p">(</span><span class="n">MGA_MISC_OUT</span><span class="p">,</span> <span class="n">misc</span><span class="p">);</span>

	<span class="n">mga_crtc_set_plls</span><span class="p">(</span><span class="n">mdev</span><span class="p">,</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">6</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG_ECRT</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">ext_vga</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">G200_ER</span><span class="p">)</span>
		<span class="n">WREG_ECRT</span><span class="p">(</span><span class="mi">24</span><span class="p">,</span> <span class="n">ext_vga_index24</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">G200_EV</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG_ECRT</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">WREG_ECRT</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">ext_vga</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="cm">/* Enable mga pixel clock */</span>
	<span class="n">misc</span> <span class="o">=</span> <span class="mh">0x2d</span><span class="p">;</span>

	<span class="n">WREG8</span><span class="p">(</span><span class="n">MGA_MISC_OUT</span><span class="p">,</span> <span class="n">misc</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">adjusted_mode</span><span class="p">)</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">,</span> <span class="n">mode</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_display_mode</span><span class="p">));</span>

	<span class="n">mga_crtc_do_set_base</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">old_fb</span><span class="p">,</span> <span class="n">x</span><span class="p">,</span> <span class="n">y</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* reset tagfifo */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">G200_ER</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">mem_ctl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">MGAREG_MEMCTL</span><span class="p">);</span>
		<span class="n">u8</span> <span class="n">seq1</span><span class="p">;</span>

		<span class="cm">/* screen off */</span>
		<span class="n">WREG8</span><span class="p">(</span><span class="n">MGAREG_SEQ_INDEX</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">);</span>
		<span class="n">seq1</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">MGAREG_SEQ_DATA</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x20</span><span class="p">;</span>
		<span class="n">WREG8</span><span class="p">(</span><span class="n">MGAREG_SEQ_DATA</span><span class="p">,</span> <span class="n">seq1</span><span class="p">);</span>

		<span class="n">WREG32</span><span class="p">(</span><span class="n">MGAREG_MEMCTL</span><span class="p">,</span> <span class="n">mem_ctl</span> <span class="o">|</span> <span class="mh">0x00200000</span><span class="p">);</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MGAREG_MEMCTL</span><span class="p">,</span> <span class="n">mem_ctl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x00200000</span><span class="p">);</span>

		<span class="n">WREG8</span><span class="p">(</span><span class="n">MGAREG_SEQ_DATA</span><span class="p">,</span> <span class="n">seq1</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x20</span><span class="p">);</span>
	<span class="p">}</span>


	<span class="k">if</span> <span class="p">(</span><span class="n">IS_G200_SE</span><span class="p">(</span><span class="n">mdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">reg_1e24</span> <span class="o">&gt;=</span> <span class="mh">0x02</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u8</span> <span class="n">hi_pri_lvl</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">bpp</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">mb</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">fb</span><span class="o">-&gt;</span><span class="n">bits_per_pixel</span> <span class="o">&gt;</span> <span class="mi">16</span><span class="p">)</span>
				<span class="n">bpp</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">fb</span><span class="o">-&gt;</span><span class="n">bits_per_pixel</span> <span class="o">&gt;</span> <span class="mi">8</span><span class="p">)</span>
				<span class="n">bpp</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">bpp</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>

			<span class="n">mb</span> <span class="o">=</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span> <span class="o">*</span> <span class="n">bpp</span><span class="p">)</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">mb</span> <span class="o">&gt;</span> <span class="mi">3100</span><span class="p">)</span>
				<span class="n">hi_pri_lvl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mb</span> <span class="o">&gt;</span> <span class="mi">2600</span><span class="p">)</span>
				<span class="n">hi_pri_lvl</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mb</span> <span class="o">&gt;</span> <span class="mi">1900</span><span class="p">)</span>
				<span class="n">hi_pri_lvl</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mb</span> <span class="o">&gt;</span> <span class="mi">1160</span><span class="p">)</span>
				<span class="n">hi_pri_lvl</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mb</span> <span class="o">&gt;</span> <span class="mi">440</span><span class="p">)</span>
				<span class="n">hi_pri_lvl</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">hi_pri_lvl</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>

			<span class="n">WREG8</span><span class="p">(</span><span class="mh">0x1fde</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">);</span>
			<span class="n">WREG8</span><span class="p">(</span><span class="mh">0x1fdf</span><span class="p">,</span> <span class="n">hi_pri_lvl</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">reg_1e24</span> <span class="o">&gt;=</span> <span class="mh">0x01</span><span class="p">)</span>
				<span class="n">WREG8</span><span class="p">(</span><span class="mh">0x1fdf</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">WREG8</span><span class="p">(</span><span class="mh">0x1fdf</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#if 0</span><span class="c"> /* code from mjg to attempt D3 on crtc dpms off - revisit later */</span>
<span class="c">static int mga_suspend(struct drm_crtc *crtc)</span>
<span class="c">{</span>
<span class="c">	struct mga_crtc *mga_crtc = to_mga_crtc(crtc);</span>
<span class="c">	struct drm_device *dev = crtc-&gt;dev;</span>
<span class="c">	struct mga_device *mdev = dev-&gt;dev_private;</span>
<span class="c">	struct pci_dev *pdev = dev-&gt;pdev;</span>
<span class="c">	int option;</span>

<span class="c">	if (mdev-&gt;suspended)</span>
<span class="c">		return 0;</span>

<span class="c">	WREG_SEQ(1, 0x20);</span>
<span class="c">	WREG_ECRT(1, 0x30);</span>
<span class="c">	/* Disable the pixel clock */</span>
<span class="c">	WREG_DAC(0x1a, 0x05);</span>
<span class="c">	/* Power down the DAC */</span>
<span class="c">	WREG_DAC(0x1e, 0x18);</span>
<span class="c">	/* Power down the pixel PLL */</span>
<span class="c">	WREG_DAC(0x1a, 0x0d);</span>

<span class="c">	/* Disable PLLs and clocks */</span>
<span class="c">	pci_read_config_dword(pdev, PCI_MGA_OPTION, &amp;option);</span>
<span class="c">	option &amp;= ~(0x1F8024);</span>
<span class="c">	pci_write_config_dword(pdev, PCI_MGA_OPTION, option);</span>
<span class="c">	pci_set_power_state(pdev, PCI_D3hot);</span>
<span class="c">	pci_disable_device(pdev);</span>

<span class="c">	mdev-&gt;suspended = true;</span>

<span class="c">	return 0;</span>
<span class="c">}</span>

<span class="c">static int mga_resume(struct drm_crtc *crtc)</span>
<span class="c">{</span>
<span class="c">	struct mga_crtc *mga_crtc = to_mga_crtc(crtc);</span>
<span class="c">	struct drm_device *dev = crtc-&gt;dev;</span>
<span class="c">	struct mga_device *mdev = dev-&gt;dev_private;</span>
<span class="c">	struct pci_dev *pdev = dev-&gt;pdev;</span>
<span class="c">	int option;</span>

<span class="c">	if (!mdev-&gt;suspended)</span>
<span class="c">		return 0;</span>

<span class="c">	pci_set_power_state(pdev, PCI_D0);</span>
<span class="c">	pci_enable_device(pdev);</span>

<span class="c">	/* Disable sysclk */</span>
<span class="c">	pci_read_config_dword(pdev, PCI_MGA_OPTION, &amp;option);</span>
<span class="c">	option &amp;= ~(0x4);</span>
<span class="c">	pci_write_config_dword(pdev, PCI_MGA_OPTION, option);</span>

<span class="c">	mdev-&gt;suspended = false;</span>

<span class="c">	return 0;</span>
<span class="c">}</span>

<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mga_crtc_dpms</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mga_device</span> <span class="o">*</span><span class="n">mdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">seq1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">crtcext1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DRM_MODE_DPMS_ON</span>:
		<span class="n">seq1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">crtcext1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">mga_crtc_load_lut</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">DRM_MODE_DPMS_STANDBY</span>:
		<span class="n">seq1</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">;</span>
		<span class="n">crtcext1</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">DRM_MODE_DPMS_SUSPEND</span>:
		<span class="n">seq1</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">;</span>
		<span class="n">crtcext1</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">DRM_MODE_DPMS_OFF</span>:
		<span class="n">seq1</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">;</span>
		<span class="n">crtcext1</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

<span class="cp">#if 0</span><span class="c"></span>
<span class="c">	if (mode == DRM_MODE_DPMS_OFF) {</span>
<span class="c">		mga_suspend(crtc);</span>
<span class="c">	}</span>
<span class="cp">#endif</span>
	<span class="n">WREG8</span><span class="p">(</span><span class="n">MGAREG_SEQ_INDEX</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">);</span>
	<span class="n">seq1</span> <span class="o">|=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">MGAREG_SEQ_DATA</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x20</span><span class="p">;</span>
	<span class="n">mga_wait_vsync</span><span class="p">(</span><span class="n">mdev</span><span class="p">);</span>
	<span class="n">mga_wait_busy</span><span class="p">(</span><span class="n">mdev</span><span class="p">);</span>
	<span class="n">WREG8</span><span class="p">(</span><span class="n">MGAREG_SEQ_DATA</span><span class="p">,</span> <span class="n">seq1</span><span class="p">);</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>
	<span class="n">WREG8</span><span class="p">(</span><span class="n">MGAREG_CRTCEXT_INDEX</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">);</span>
	<span class="n">crtcext1</span> <span class="o">|=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">MGAREG_CRTCEXT_DATA</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x30</span><span class="p">;</span>
	<span class="n">WREG8</span><span class="p">(</span><span class="n">MGAREG_CRTCEXT_DATA</span><span class="p">,</span> <span class="n">crtcext1</span><span class="p">);</span>

<span class="cp">#if 0</span><span class="c"></span>
<span class="c">	if (mode == DRM_MODE_DPMS_ON &amp;&amp; mdev-&gt;suspended == true) {</span>
<span class="c">		mga_resume(crtc);</span>
<span class="c">		drm_helper_resume_force_mode(dev);</span>
<span class="c">	}</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This is called before a mode is programmed. A typical use might be to</span>
<span class="cm"> * enable DPMS during the programming to avoid seeing intermediate stages,</span>
<span class="cm"> * but that&#39;s not relevant to us</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">mga_crtc_prepare</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mga_device</span> <span class="o">*</span><span class="n">mdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/*	mga_resume(crtc);*/</span>

	<span class="n">WREG8</span><span class="p">(</span><span class="n">MGAREG_CRTC_INDEX</span><span class="p">,</span> <span class="mh">0x11</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">MGAREG_CRTC_DATA</span><span class="p">);</span>
	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mh">0x11</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="mh">0x80</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">G200_SE_A</span> <span class="o">||</span> <span class="n">mdev</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">G200_SE_B</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG_SEQ</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
		<span class="n">WREG_SEQ</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">);</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">WREG8</span><span class="p">(</span><span class="n">MGAREG_SEQ_INDEX</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">MGAREG_SEQ_DATA</span><span class="p">);</span>

		<span class="cm">/* start sync reset */</span>
		<span class="n">WREG_SEQ</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">WREG_SEQ</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="mh">0x20</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">G200_WB</span><span class="p">)</span>
		<span class="n">mga_g200wb_prepare</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>

	<span class="n">WREG_CRT</span><span class="p">(</span><span class="mi">17</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This is called after a mode is programmed. It should reverse anything done</span>
<span class="cm"> * by the prepare function</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">mga_crtc_commit</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mga_device</span> <span class="o">*</span><span class="n">mdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_crtc_helper_funcs</span> <span class="o">*</span><span class="n">crtc_funcs</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">helper_private</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">G200_WB</span><span class="p">)</span>
		<span class="n">mga_g200wb_commit</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">G200_SE_A</span> <span class="o">||</span> <span class="n">mdev</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">G200_SE_B</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
		<span class="n">WREG_SEQ</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>
		<span class="n">WREG_SEQ</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">WREG8</span><span class="p">(</span><span class="n">MGAREG_SEQ_INDEX</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">MGAREG_SEQ_DATA</span><span class="p">);</span>

		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x20</span><span class="p">;</span>
		<span class="n">WREG_SEQ</span><span class="p">(</span><span class="mh">0x1</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="n">WREG_SEQ</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">crtc_funcs</span><span class="o">-&gt;</span><span class="n">dpms</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">DRM_MODE_DPMS_ON</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * The core can pass us a set of gamma values to program. We actually only</span>
<span class="cm"> * use this for 8-bit mode so can&#39;t perform smooth fades on deeper modes,</span>
<span class="cm"> * but it&#39;s a requirement that we provide the function</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">mga_crtc_gamma_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">red</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">green</span><span class="p">,</span>
				  <span class="n">u16</span> <span class="o">*</span><span class="n">blue</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">start</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mga_crtc</span> <span class="o">*</span><span class="n">mga_crtc</span> <span class="o">=</span> <span class="n">to_mga_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">end</span> <span class="o">=</span> <span class="p">(</span><span class="n">start</span> <span class="o">+</span> <span class="n">size</span> <span class="o">&gt;</span> <span class="n">MGAG200_LUT_SIZE</span><span class="p">)</span> <span class="o">?</span> <span class="n">MGAG200_LUT_SIZE</span> <span class="o">:</span> <span class="n">start</span> <span class="o">+</span> <span class="n">size</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">start</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mga_crtc</span><span class="o">-&gt;</span><span class="n">lut_r</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">red</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">mga_crtc</span><span class="o">-&gt;</span><span class="n">lut_g</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">green</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">mga_crtc</span><span class="o">-&gt;</span><span class="n">lut_b</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">blue</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">mga_crtc_load_lut</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Simple cleanup function */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">mga_crtc_destroy</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mga_crtc</span> <span class="o">*</span><span class="n">mga_crtc</span> <span class="o">=</span> <span class="n">to_mga_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>

	<span class="n">drm_crtc_cleanup</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">mga_crtc</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* These provide the minimum set of functions required to handle a CRTC */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">drm_crtc_funcs</span> <span class="n">mga_crtc_funcs</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">gamma_set</span> <span class="o">=</span> <span class="n">mga_crtc_gamma_set</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_config</span> <span class="o">=</span> <span class="n">drm_crtc_helper_set_config</span><span class="p">,</span>
	<span class="p">.</span><span class="n">destroy</span> <span class="o">=</span> <span class="n">mga_crtc_destroy</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">drm_crtc_helper_funcs</span> <span class="n">mga_helper_funcs</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">dpms</span> <span class="o">=</span> <span class="n">mga_crtc_dpms</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_fixup</span> <span class="o">=</span> <span class="n">mga_crtc_mode_fixup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_set</span> <span class="o">=</span> <span class="n">mga_crtc_mode_set</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_set_base</span> <span class="o">=</span> <span class="n">mga_crtc_mode_set_base</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prepare</span> <span class="o">=</span> <span class="n">mga_crtc_prepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">commit</span> <span class="o">=</span> <span class="n">mga_crtc_commit</span><span class="p">,</span>
	<span class="p">.</span><span class="n">load_lut</span> <span class="o">=</span> <span class="n">mga_crtc_load_lut</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* CRTC setup */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">mga_crtc_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mga_device</span> <span class="o">*</span><span class="n">mdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mga_crtc</span> <span class="o">*</span><span class="n">mga_crtc</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">mga_crtc</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">mga_crtc</span><span class="p">)</span> <span class="o">+</span>
			      <span class="p">(</span><span class="n">MGAG200FB_CONN_LIMIT</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_connector</span> <span class="o">*</span><span class="p">)),</span>
			      <span class="n">GFP_KERNEL</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mga_crtc</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">drm_crtc_init</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mga_crtc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mga_crtc_funcs</span><span class="p">);</span>

	<span class="n">drm_mode_crtc_set_gamma_size</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mga_crtc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">,</span> <span class="n">MGAG200_LUT_SIZE</span><span class="p">);</span>
	<span class="n">mdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtc</span> <span class="o">=</span> <span class="n">mga_crtc</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MGAG200_LUT_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mga_crtc</span><span class="o">-&gt;</span><span class="n">lut_r</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
		<span class="n">mga_crtc</span><span class="o">-&gt;</span><span class="n">lut_g</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
		<span class="n">mga_crtc</span><span class="o">-&gt;</span><span class="n">lut_b</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">drm_crtc_helper_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mga_crtc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mga_helper_funcs</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/** Sets the color ramps on behalf of fbcon */</span>
<span class="kt">void</span> <span class="nf">mga_crtc_fb_gamma_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span> <span class="n">u16</span> <span class="n">red</span><span class="p">,</span> <span class="n">u16</span> <span class="n">green</span><span class="p">,</span>
			      <span class="n">u16</span> <span class="n">blue</span><span class="p">,</span> <span class="kt">int</span> <span class="n">regno</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mga_crtc</span> <span class="o">*</span><span class="n">mga_crtc</span> <span class="o">=</span> <span class="n">to_mga_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>

	<span class="n">mga_crtc</span><span class="o">-&gt;</span><span class="n">lut_r</span><span class="p">[</span><span class="n">regno</span><span class="p">]</span> <span class="o">=</span> <span class="n">red</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">mga_crtc</span><span class="o">-&gt;</span><span class="n">lut_g</span><span class="p">[</span><span class="n">regno</span><span class="p">]</span> <span class="o">=</span> <span class="n">green</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">mga_crtc</span><span class="o">-&gt;</span><span class="n">lut_b</span><span class="p">[</span><span class="n">regno</span><span class="p">]</span> <span class="o">=</span> <span class="n">blue</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/** Gets the color ramps on behalf of fbcon */</span>
<span class="kt">void</span> <span class="nf">mga_crtc_fb_gamma_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">red</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">green</span><span class="p">,</span>
			      <span class="n">u16</span> <span class="o">*</span><span class="n">blue</span><span class="p">,</span> <span class="kt">int</span> <span class="n">regno</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mga_crtc</span> <span class="o">*</span><span class="n">mga_crtc</span> <span class="o">=</span> <span class="n">to_mga_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>

	<span class="o">*</span><span class="n">red</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span><span class="p">)</span><span class="n">mga_crtc</span><span class="o">-&gt;</span><span class="n">lut_r</span><span class="p">[</span><span class="n">regno</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>
	<span class="o">*</span><span class="n">green</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span><span class="p">)</span><span class="n">mga_crtc</span><span class="o">-&gt;</span><span class="n">lut_g</span><span class="p">[</span><span class="n">regno</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>
	<span class="o">*</span><span class="n">blue</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span><span class="p">)</span><span class="n">mga_crtc</span><span class="o">-&gt;</span><span class="n">lut_b</span><span class="p">[</span><span class="n">regno</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * The encoder comes after the CRTC in the output pipeline, but before</span>
<span class="cm"> * the connector. It&#39;s responsible for ensuring that the digital</span>
<span class="cm"> * stream is appropriately converted into the output format. Setup is</span>
<span class="cm"> * very simple in this case - all we have to do is inform qemu of the</span>
<span class="cm"> * colour depth in order to ensure that it displays appropriately</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * These functions are analagous to those in the CRTC code, but are intended</span>
<span class="cm"> * to handle any encoder-specific limitations</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">bool</span> <span class="nf">mga_encoder_mode_fixup</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">adjusted_mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mga_encoder_mode_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">adjusted_mode</span><span class="p">)</span>
<span class="p">{</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mga_encoder_dpms</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">,</span> <span class="kt">int</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mga_encoder_prepare</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mga_encoder_commit</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mga_encoder_destroy</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mga_encoder</span> <span class="o">*</span><span class="n">mga_encoder</span> <span class="o">=</span> <span class="n">to_mga_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="n">drm_encoder_cleanup</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">mga_encoder</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">drm_encoder_helper_funcs</span> <span class="n">mga_encoder_helper_funcs</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">dpms</span> <span class="o">=</span> <span class="n">mga_encoder_dpms</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_fixup</span> <span class="o">=</span> <span class="n">mga_encoder_mode_fixup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_set</span> <span class="o">=</span> <span class="n">mga_encoder_mode_set</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prepare</span> <span class="o">=</span> <span class="n">mga_encoder_prepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">commit</span> <span class="o">=</span> <span class="n">mga_encoder_commit</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">drm_encoder_funcs</span> <span class="n">mga_encoder_encoder_funcs</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">destroy</span> <span class="o">=</span> <span class="n">mga_encoder_destroy</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="nf">mga_encoder_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mga_encoder</span> <span class="o">*</span><span class="n">mga_encoder</span><span class="p">;</span>

	<span class="n">mga_encoder</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">mga_encoder</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mga_encoder</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">encoder</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mga_encoder</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="n">encoder</span><span class="o">-&gt;</span><span class="n">possible_crtcs</span> <span class="o">=</span> <span class="mh">0x1</span><span class="p">;</span>

	<span class="n">drm_encoder_init</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">encoder</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mga_encoder_encoder_funcs</span><span class="p">,</span>
			 <span class="n">DRM_MODE_ENCODER_DAC</span><span class="p">);</span>
	<span class="n">drm_encoder_helper_add</span><span class="p">(</span><span class="n">encoder</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mga_encoder_helper_funcs</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">encoder</span><span class="p">;</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">int</span> <span class="nf">mga_vga_get_modes</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_connector</span> <span class="o">*</span><span class="n">connector</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mga_connector</span> <span class="o">*</span><span class="n">mga_connector</span> <span class="o">=</span> <span class="n">to_mga_connector</span><span class="p">(</span><span class="n">connector</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">edid</span> <span class="o">*</span><span class="n">edid</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">edid</span> <span class="o">=</span> <span class="n">drm_get_edid</span><span class="p">(</span><span class="n">connector</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mga_connector</span><span class="o">-&gt;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">edid</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">drm_mode_connector_update_edid_property</span><span class="p">(</span><span class="n">connector</span><span class="p">,</span> <span class="n">edid</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">drm_add_edid_modes</span><span class="p">(</span><span class="n">connector</span><span class="p">,</span> <span class="n">edid</span><span class="p">);</span>
		<span class="n">connector</span><span class="o">-&gt;</span><span class="n">display_info</span><span class="p">.</span><span class="n">raw_edid</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">edid</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mga_vga_mode_valid</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_connector</span> <span class="o">*</span><span class="n">connector</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* FIXME: Add bandwidth and g200se limitations */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hdisplay</span> <span class="o">&gt;</span> <span class="mi">2048</span> <span class="o">||</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hsync_start</span> <span class="o">&gt;</span> <span class="mi">4096</span> <span class="o">||</span>
	    <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hsync_end</span> <span class="o">&gt;</span> <span class="mi">4096</span> <span class="o">||</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_htotal</span> <span class="o">&gt;</span> <span class="mi">4096</span> <span class="o">||</span>
	    <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vdisplay</span> <span class="o">&gt;</span> <span class="mi">2048</span> <span class="o">||</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vsync_start</span> <span class="o">&gt;</span> <span class="mi">4096</span> <span class="o">||</span>
	    <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vsync_end</span> <span class="o">&gt;</span> <span class="mi">4096</span> <span class="o">||</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vtotal</span> <span class="o">&gt;</span> <span class="mi">4096</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="n">MODE_BAD</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">MODE_OK</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="nf">mga_connector_best_encoder</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_connector</span>
						  <span class="o">*</span><span class="n">connector</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">enc_id</span> <span class="o">=</span> <span class="n">connector</span><span class="o">-&gt;</span><span class="n">encoder_ids</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">drm_mode_object</span> <span class="o">*</span><span class="n">obj</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">;</span>

	<span class="cm">/* pick the encoder ids */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">enc_id</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">obj</span> <span class="o">=</span>
		    <span class="n">drm_mode_object_find</span><span class="p">(</span><span class="n">connector</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">enc_id</span><span class="p">,</span>
					 <span class="n">DRM_MODE_OBJECT_ENCODER</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">obj</span><span class="p">)</span>
			<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">encoder</span> <span class="o">=</span> <span class="n">obj_to_encoder</span><span class="p">(</span><span class="n">obj</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">encoder</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">enum</span> <span class="n">drm_connector_status</span> <span class="nf">mga_vga_detect</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_connector</span>
						   <span class="o">*</span><span class="n">connector</span><span class="p">,</span> <span class="n">bool</span> <span class="n">force</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">connector_status_connected</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mga_connector_destroy</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_connector</span> <span class="o">*</span><span class="n">connector</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mga_connector</span> <span class="o">*</span><span class="n">mga_connector</span> <span class="o">=</span> <span class="n">to_mga_connector</span><span class="p">(</span><span class="n">connector</span><span class="p">);</span>
	<span class="n">mgag200_i2c_destroy</span><span class="p">(</span><span class="n">mga_connector</span><span class="o">-&gt;</span><span class="n">i2c</span><span class="p">);</span>
	<span class="n">drm_connector_cleanup</span><span class="p">(</span><span class="n">connector</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">connector</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">drm_connector_helper_funcs</span> <span class="n">mga_vga_connector_helper_funcs</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">get_modes</span> <span class="o">=</span> <span class="n">mga_vga_get_modes</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_valid</span> <span class="o">=</span> <span class="n">mga_vga_mode_valid</span><span class="p">,</span>
	<span class="p">.</span><span class="n">best_encoder</span> <span class="o">=</span> <span class="n">mga_connector_best_encoder</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">drm_connector_funcs</span> <span class="n">mga_vga_connector_funcs</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">dpms</span> <span class="o">=</span> <span class="n">drm_helper_connector_dpms</span><span class="p">,</span>
	<span class="p">.</span><span class="n">detect</span> <span class="o">=</span> <span class="n">mga_vga_detect</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fill_modes</span> <span class="o">=</span> <span class="n">drm_helper_probe_single_connector_modes</span><span class="p">,</span>
	<span class="p">.</span><span class="n">destroy</span> <span class="o">=</span> <span class="n">mga_connector_destroy</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">drm_connector</span> <span class="o">*</span><span class="nf">mga_vga_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_connector</span> <span class="o">*</span><span class="n">connector</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mga_connector</span> <span class="o">*</span><span class="n">mga_connector</span><span class="p">;</span>

	<span class="n">mga_connector</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">mga_connector</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mga_connector</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">connector</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mga_connector</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>

	<span class="n">drm_connector_init</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">connector</span><span class="p">,</span>
			   <span class="o">&amp;</span><span class="n">mga_vga_connector_funcs</span><span class="p">,</span> <span class="n">DRM_MODE_CONNECTOR_VGA</span><span class="p">);</span>

	<span class="n">drm_connector_helper_add</span><span class="p">(</span><span class="n">connector</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mga_vga_connector_helper_funcs</span><span class="p">);</span>

	<span class="n">mga_connector</span><span class="o">-&gt;</span><span class="n">i2c</span> <span class="o">=</span> <span class="n">mgag200_i2c_create</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mga_connector</span><span class="o">-&gt;</span><span class="n">i2c</span><span class="p">)</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;failed to add ddc bus</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">connector</span><span class="p">;</span>
<span class="p">}</span>


<span class="kt">int</span> <span class="nf">mgag200_modeset_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">mga_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_connector</span> <span class="o">*</span><span class="n">connector</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">mdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">mode_config_initialized</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

	<span class="n">mdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">max_width</span> <span class="o">=</span> <span class="n">MGAG200_MAX_FB_WIDTH</span><span class="p">;</span>
	<span class="n">mdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">max_height</span> <span class="o">=</span> <span class="n">MGAG200_MAX_FB_HEIGHT</span><span class="p">;</span>

	<span class="n">mdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">fb_base</span> <span class="o">=</span> <span class="n">mdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_base</span><span class="p">;</span>

	<span class="n">mga_crtc_init</span><span class="p">(</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">encoder</span> <span class="o">=</span> <span class="n">mga_encoder_init</span><span class="p">(</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">encoder</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;mga_encoder_init failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">connector</span> <span class="o">=</span> <span class="n">mga_vga_init</span><span class="p">(</span><span class="n">mdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">connector</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;mga_vga_init failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">drm_mode_connector_attach_encoder</span><span class="p">(</span><span class="n">connector</span><span class="p">,</span> <span class="n">encoder</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">mgag200_fbdev_init</span><span class="p">(</span><span class="n">mdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;mga_fbdev_init failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mgag200_modeset_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">mga_device</span> <span class="o">*</span><span class="n">mdev</span><span class="p">)</span>
<span class="p">{</span>

<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
