// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_wqe_meta_table_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        wqe_metaReqFifo_dout,
        wqe_metaReqFifo_num_data_valid,
        wqe_metaReqFifo_fifo_cap,
        wqe_metaReqFifo_empty_n,
        wqe_metaReqFifo_read,
        wqe_metaRspFifo_din,
        wqe_metaRspFifo_num_data_valid,
        wqe_metaRspFifo_fifo_cap,
        wqe_metaRspFifo_full_n,
        wqe_metaRspFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [319:0] wqe_metaReqFifo_dout;
input  [1:0] wqe_metaReqFifo_num_data_valid;
input  [1:0] wqe_metaReqFifo_fifo_cap;
input   wqe_metaReqFifo_empty_n;
output   wqe_metaReqFifo_read;
output  [191:0] wqe_metaRspFifo_din;
input  [1:0] wqe_metaRspFifo_num_data_valid;
input  [1:0] wqe_metaRspFifo_fifo_cap;
input   wqe_metaRspFifo_full_n;
output   wqe_metaRspFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg wqe_metaReqFifo_read;
reg wqe_metaRspFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_88_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_341;
reg   [0:0] req_write_reg_345;
reg   [0:0] req_append_reg_349;
reg    ap_predicate_op69_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [7:0] meta_table_wr_id_V_address0;
reg    meta_table_wr_id_V_ce0;
reg    meta_table_wr_id_V_we0;
wire   [63:0] meta_table_wr_id_V_d0;
wire   [63:0] meta_table_wr_id_V_q0;
reg   [7:0] meta_table_byte_len_V_address0;
reg    meta_table_byte_len_V_ce0;
reg    meta_table_byte_len_V_we0;
wire   [31:0] meta_table_byte_len_V_d0;
wire   [31:0] meta_table_byte_len_V_q0;
reg   [7:0] meta_table_opCode_V_address0;
reg    meta_table_opCode_V_ce0;
reg    meta_table_opCode_V_we0;
wire   [1:0] meta_table_opCode_V_d0;
wire   [1:0] meta_table_opCode_V_q0;
wire   [7:0] meta_table_next_V_address0;
reg    meta_table_next_V_ce0;
reg    meta_table_next_V_we0;
wire   [15:0] meta_table_next_V_d0;
wire   [15:0] meta_table_next_V_q0;
reg   [7:0] meta_table_valid_address0;
reg    meta_table_valid_ce0;
reg    meta_table_valid_we0;
wire   [0:0] meta_table_valid_d0;
wire   [0:0] meta_table_valid_q0;
wire   [7:0] meta_table_isTail_address0;
reg    meta_table_isTail_ce0;
reg    meta_table_isTail_we0;
reg   [0:0] meta_table_isTail_d0;
wire   [0:0] meta_table_isTail_q0;
reg    wqe_metaReqFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    wqe_metaRspFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] req_write_fu_286_p3;
wire   [0:0] req_append_fu_294_p3;
wire   [63:0] zext_ln541_fu_302_p1;
wire   [7:0] meta_table_wr_id_V_addr_gep_fu_188_p3;
wire   [7:0] meta_table_byte_len_V_addr_gep_fu_195_p3;
wire   [7:0] meta_table_opCode_V_addr_gep_fu_202_p3;
wire   [7:0] meta_table_valid_addr_gep_fu_209_p3;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] req_idx_V_fu_220_p1;
wire   [136:0] tmp_6_i_fu_316_p9;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0;
reg    ap_predicate_op45_store_state1;
reg    ap_enable_operation_45;
reg    ap_enable_state1_pp0_iter0_stage0;
reg    ap_predicate_op42_load_state1;
reg    ap_enable_operation_42;
reg    ap_predicate_op64_load_state2;
reg    ap_enable_operation_64;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op56_store_state1;
reg    ap_enable_operation_56;
reg    ap_predicate_op46_store_state1;
reg    ap_enable_operation_46;
reg    ap_predicate_op44_load_state1;
reg    ap_enable_operation_44;
reg    ap_predicate_op66_load_state2;
reg    ap_enable_operation_66;
reg    ap_predicate_op58_store_state1;
reg    ap_enable_operation_58;
reg    ap_predicate_op53_store_state1;
reg    ap_enable_operation_53;
reg    ap_predicate_op39_load_state1;
reg    ap_enable_operation_39;
reg    ap_predicate_op61_load_state2;
reg    ap_enable_operation_61;
reg    ap_predicate_op54_store_state1;
reg    ap_enable_operation_54;
reg    ap_predicate_op40_load_state1;
reg    ap_enable_operation_40;
reg    ap_predicate_op62_load_state2;
reg    ap_enable_operation_62;
reg    ap_predicate_op55_store_state1;
reg    ap_enable_operation_55;
reg    ap_predicate_op41_load_state1;
reg    ap_enable_operation_41;
reg    ap_predicate_op63_load_state2;
reg    ap_enable_operation_63;
reg    ap_predicate_op57_store_state1;
reg    ap_enable_operation_57;
reg    ap_predicate_op43_load_state1;
reg    ap_enable_operation_43;
reg    ap_predicate_op65_load_state2;
reg    ap_enable_operation_65;
wire    ap_enable_pp0;
reg    ap_condition_143;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

rocev2_top_wqe_meta_table_0_s_meta_table_wr_id_V_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 200 ),
    .AddressWidth( 8 ))
meta_table_wr_id_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(meta_table_wr_id_V_address0),
    .ce0(meta_table_wr_id_V_ce0),
    .we0(meta_table_wr_id_V_we0),
    .d0(meta_table_wr_id_V_d0),
    .q0(meta_table_wr_id_V_q0)
);

rocev2_top_wqe_meta_table_0_s_meta_table_byte_len_V_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 200 ),
    .AddressWidth( 8 ))
meta_table_byte_len_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(meta_table_byte_len_V_address0),
    .ce0(meta_table_byte_len_V_ce0),
    .we0(meta_table_byte_len_V_we0),
    .d0(meta_table_byte_len_V_d0),
    .q0(meta_table_byte_len_V_q0)
);

rocev2_top_wqe_meta_table_0_s_meta_table_opCode_V_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 2 ),
    .AddressRange( 200 ),
    .AddressWidth( 8 ))
meta_table_opCode_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(meta_table_opCode_V_address0),
    .ce0(meta_table_opCode_V_ce0),
    .we0(meta_table_opCode_V_we0),
    .d0(meta_table_opCode_V_d0),
    .q0(meta_table_opCode_V_q0)
);

rocev2_top_wqe_meta_table_0_s_meta_table_next_V_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 200 ),
    .AddressWidth( 8 ))
meta_table_next_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(meta_table_next_V_address0),
    .ce0(meta_table_next_V_ce0),
    .we0(meta_table_next_V_we0),
    .d0(meta_table_next_V_d0),
    .q0(meta_table_next_V_q0)
);

rocev2_top_wqe_meta_table_0_s_meta_table_valid_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 200 ),
    .AddressWidth( 8 ))
meta_table_valid_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(meta_table_valid_address0),
    .ce0(meta_table_valid_ce0),
    .we0(meta_table_valid_we0),
    .d0(meta_table_valid_d0),
    .q0(meta_table_valid_q0)
);

rocev2_top_wqe_meta_table_0_s_meta_table_valid_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 200 ),
    .AddressWidth( 8 ))
meta_table_isTail_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(meta_table_isTail_address0),
    .ce0(meta_table_isTail_ce0),
    .we0(meta_table_isTail_we0),
    .d0(meta_table_isTail_d0),
    .q0(meta_table_isTail_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        req_append_reg_349 <= wqe_metaReqFifo_dout[320'd264];
        req_write_reg_345 <= wqe_metaReqFifo_dout[320'd256];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_reg_341 <= tmp_i_nbreadreq_fu_88_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_143)) begin
        if ((req_write_fu_286_p3 == 1'd1)) begin
            meta_table_byte_len_V_address0 = meta_table_byte_len_V_addr_gep_fu_195_p3;
        end else if (((req_append_fu_294_p3 == 1'd0) & (req_write_fu_286_p3 == 1'd0))) begin
            meta_table_byte_len_V_address0 = zext_ln541_fu_302_p1;
        end else begin
            meta_table_byte_len_V_address0 = 'bx;
        end
    end else begin
        meta_table_byte_len_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (req_write_fu_286_p3 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (req_append_fu_294_p3 == 1'd0) & (req_write_fu_286_p3 == 1'd0)))) begin
        meta_table_byte_len_V_ce0 = 1'b1;
    end else begin
        meta_table_byte_len_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (req_write_fu_286_p3 == 1'd1))) begin
        meta_table_byte_len_V_we0 = 1'b1;
    end else begin
        meta_table_byte_len_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (req_append_fu_294_p3 == 1'd1) & (req_write_fu_286_p3 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (req_write_fu_286_p3 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (req_append_fu_294_p3 == 1'd0) & (req_write_fu_286_p3 == 1'd0)))) begin
        meta_table_isTail_ce0 = 1'b1;
    end else begin
        meta_table_isTail_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_143)) begin
        if ((req_write_fu_286_p3 == 1'd1)) begin
            meta_table_isTail_d0 = wqe_metaReqFifo_dout[320'd200];
        end else if (((req_append_fu_294_p3 == 1'd1) & (req_write_fu_286_p3 == 1'd0))) begin
            meta_table_isTail_d0 = 1'd0;
        end else begin
            meta_table_isTail_d0 = 'bx;
        end
    end else begin
        meta_table_isTail_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (req_append_fu_294_p3 == 1'd1) & (req_write_fu_286_p3 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (req_write_fu_286_p3 == 1'd1)))) begin
        meta_table_isTail_we0 = 1'b1;
    end else begin
        meta_table_isTail_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (req_append_fu_294_p3 == 1'd1) & (req_write_fu_286_p3 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (req_write_fu_286_p3 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (req_append_fu_294_p3 == 1'd0) & (req_write_fu_286_p3 == 1'd0)))) begin
        meta_table_next_V_ce0 = 1'b1;
    end else begin
        meta_table_next_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (req_append_fu_294_p3 == 1'd1) & (req_write_fu_286_p3 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (req_write_fu_286_p3 == 1'd1)))) begin
        meta_table_next_V_we0 = 1'b1;
    end else begin
        meta_table_next_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_143)) begin
        if ((req_write_fu_286_p3 == 1'd1)) begin
            meta_table_opCode_V_address0 = meta_table_opCode_V_addr_gep_fu_202_p3;
        end else if (((req_append_fu_294_p3 == 1'd0) & (req_write_fu_286_p3 == 1'd0))) begin
            meta_table_opCode_V_address0 = zext_ln541_fu_302_p1;
        end else begin
            meta_table_opCode_V_address0 = 'bx;
        end
    end else begin
        meta_table_opCode_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (req_write_fu_286_p3 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (req_append_fu_294_p3 == 1'd0) & (req_write_fu_286_p3 == 1'd0)))) begin
        meta_table_opCode_V_ce0 = 1'b1;
    end else begin
        meta_table_opCode_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (req_write_fu_286_p3 == 1'd1))) begin
        meta_table_opCode_V_we0 = 1'b1;
    end else begin
        meta_table_opCode_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_143)) begin
        if ((req_write_fu_286_p3 == 1'd1)) begin
            meta_table_valid_address0 = meta_table_valid_addr_gep_fu_209_p3;
        end else if (((req_append_fu_294_p3 == 1'd0) & (req_write_fu_286_p3 == 1'd0))) begin
            meta_table_valid_address0 = zext_ln541_fu_302_p1;
        end else begin
            meta_table_valid_address0 = 'bx;
        end
    end else begin
        meta_table_valid_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (req_write_fu_286_p3 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (req_append_fu_294_p3 == 1'd0) & (req_write_fu_286_p3 == 1'd0)))) begin
        meta_table_valid_ce0 = 1'b1;
    end else begin
        meta_table_valid_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (req_write_fu_286_p3 == 1'd1))) begin
        meta_table_valid_we0 = 1'b1;
    end else begin
        meta_table_valid_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_143)) begin
        if ((req_write_fu_286_p3 == 1'd1)) begin
            meta_table_wr_id_V_address0 = meta_table_wr_id_V_addr_gep_fu_188_p3;
        end else if (((req_append_fu_294_p3 == 1'd0) & (req_write_fu_286_p3 == 1'd0))) begin
            meta_table_wr_id_V_address0 = zext_ln541_fu_302_p1;
        end else begin
            meta_table_wr_id_V_address0 = 'bx;
        end
    end else begin
        meta_table_wr_id_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (req_write_fu_286_p3 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (req_append_fu_294_p3 == 1'd0) & (req_write_fu_286_p3 == 1'd0)))) begin
        meta_table_wr_id_V_ce0 = 1'b1;
    end else begin
        meta_table_wr_id_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (req_write_fu_286_p3 == 1'd1))) begin
        meta_table_wr_id_V_we0 = 1'b1;
    end else begin
        meta_table_wr_id_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        wqe_metaReqFifo_blk_n = wqe_metaReqFifo_empty_n;
    end else begin
        wqe_metaReqFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        wqe_metaReqFifo_read = 1'b1;
    end else begin
        wqe_metaReqFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op69_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        wqe_metaRspFifo_blk_n = wqe_metaRspFifo_full_n;
    end else begin
        wqe_metaRspFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op69_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        wqe_metaRspFifo_write = 1'b1;
    end else begin
        wqe_metaRspFifo_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op69_write_state2 == 1'b1) & (wqe_metaRspFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (wqe_metaReqFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op69_write_state2 == 1'b1) & (wqe_metaRspFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (wqe_metaReqFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op69_write_state2 == 1'b1) & (wqe_metaRspFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (wqe_metaReqFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (wqe_metaReqFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op69_write_state2 == 1'b1) & (wqe_metaRspFifo_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_143 = ((1'b0 == ap_block_pp0_stage0) & (tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_operation_39 = (ap_predicate_op39_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_40 = (ap_predicate_op40_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_41 = (ap_predicate_op41_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_42 = (ap_predicate_op42_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_43 = (ap_predicate_op43_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_44 = (ap_predicate_op44_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_45 = (ap_predicate_op45_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_46 = (ap_predicate_op46_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_53 = (ap_predicate_op53_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_54 = (ap_predicate_op54_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_55 = (ap_predicate_op55_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_56 = (ap_predicate_op56_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_57 = (ap_predicate_op57_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_58 = (ap_predicate_op58_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_61 = (ap_predicate_op61_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_62 = (ap_predicate_op62_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_63 = (ap_predicate_op63_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_64 = (ap_predicate_op64_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_65 = (ap_predicate_op65_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_66 = (ap_predicate_op66_load_state2 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_enable_state1_pp0_iter0_stage0 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_predicate_op39_load_state1 = ((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (req_append_fu_294_p3 == 1'd0) & (req_write_fu_286_p3 == 1'd0));
end

always @ (*) begin
    ap_predicate_op40_load_state1 = ((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (req_append_fu_294_p3 == 1'd0) & (req_write_fu_286_p3 == 1'd0));
end

always @ (*) begin
    ap_predicate_op41_load_state1 = ((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (req_append_fu_294_p3 == 1'd0) & (req_write_fu_286_p3 == 1'd0));
end

always @ (*) begin
    ap_predicate_op42_load_state1 = ((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (req_append_fu_294_p3 == 1'd0) & (req_write_fu_286_p3 == 1'd0));
end

always @ (*) begin
    ap_predicate_op43_load_state1 = ((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (req_append_fu_294_p3 == 1'd0) & (req_write_fu_286_p3 == 1'd0));
end

always @ (*) begin
    ap_predicate_op44_load_state1 = ((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (req_append_fu_294_p3 == 1'd0) & (req_write_fu_286_p3 == 1'd0));
end

always @ (*) begin
    ap_predicate_op45_store_state1 = ((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (req_append_fu_294_p3 == 1'd1) & (req_write_fu_286_p3 == 1'd0));
end

always @ (*) begin
    ap_predicate_op46_store_state1 = ((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (req_append_fu_294_p3 == 1'd1) & (req_write_fu_286_p3 == 1'd0));
end

always @ (*) begin
    ap_predicate_op53_store_state1 = ((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (req_write_fu_286_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op54_store_state1 = ((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (req_write_fu_286_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op55_store_state1 = ((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (req_write_fu_286_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op56_store_state1 = ((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (req_write_fu_286_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op57_store_state1 = ((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (req_write_fu_286_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op58_store_state1 = ((tmp_i_nbreadreq_fu_88_p3 == 1'd1) & (req_write_fu_286_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op61_load_state2 = ((req_append_reg_349 == 1'd0) & (req_write_reg_345 == 1'd0) & (tmp_i_reg_341 == 1'd1));
end

always @ (*) begin
    ap_predicate_op62_load_state2 = ((req_append_reg_349 == 1'd0) & (req_write_reg_345 == 1'd0) & (tmp_i_reg_341 == 1'd1));
end

always @ (*) begin
    ap_predicate_op63_load_state2 = ((req_append_reg_349 == 1'd0) & (req_write_reg_345 == 1'd0) & (tmp_i_reg_341 == 1'd1));
end

always @ (*) begin
    ap_predicate_op64_load_state2 = ((req_append_reg_349 == 1'd0) & (req_write_reg_345 == 1'd0) & (tmp_i_reg_341 == 1'd1));
end

always @ (*) begin
    ap_predicate_op65_load_state2 = ((req_append_reg_349 == 1'd0) & (req_write_reg_345 == 1'd0) & (tmp_i_reg_341 == 1'd1));
end

always @ (*) begin
    ap_predicate_op66_load_state2 = ((req_append_reg_349 == 1'd0) & (req_write_reg_345 == 1'd0) & (tmp_i_reg_341 == 1'd1));
end

always @ (*) begin
    ap_predicate_op69_write_state2 = ((req_append_reg_349 == 1'd0) & (req_write_reg_345 == 1'd0) & (tmp_i_reg_341 == 1'd1));
end

assign meta_table_byte_len_V_addr_gep_fu_195_p3 = zext_ln541_fu_302_p1;

assign meta_table_byte_len_V_d0 = {{wqe_metaReqFifo_dout[159:128]}};

assign meta_table_isTail_address0 = zext_ln541_fu_302_p1;

assign meta_table_next_V_address0 = zext_ln541_fu_302_p1;

assign meta_table_next_V_d0 = {{wqe_metaReqFifo_dout[191:176]}};

assign meta_table_opCode_V_addr_gep_fu_202_p3 = zext_ln541_fu_302_p1;

assign meta_table_opCode_V_d0 = {{wqe_metaReqFifo_dout[161:160]}};

assign meta_table_valid_addr_gep_fu_209_p3 = zext_ln541_fu_302_p1;

assign meta_table_valid_d0 = wqe_metaReqFifo_dout[320'd192];

assign meta_table_wr_id_V_addr_gep_fu_188_p3 = zext_ln541_fu_302_p1;

assign meta_table_wr_id_V_d0 = {{wqe_metaReqFifo_dout[127:64]}};

assign req_append_fu_294_p3 = wqe_metaReqFifo_dout[320'd264];

assign req_idx_V_fu_220_p1 = wqe_metaReqFifo_dout[7:0];

assign req_write_fu_286_p3 = wqe_metaReqFifo_dout[320'd256];

assign tmp_6_i_fu_316_p9 = {{{{{{{{meta_table_isTail_q0}, {7'd0}}, {meta_table_valid_q0}}, {meta_table_next_V_q0}}, {14'd0}}, {meta_table_opCode_V_q0}}, {meta_table_byte_len_V_q0}}, {meta_table_wr_id_V_q0}};

assign tmp_i_nbreadreq_fu_88_p3 = wqe_metaReqFifo_empty_n;

assign wqe_metaRspFifo_din = tmp_6_i_fu_316_p9;

assign zext_ln541_fu_302_p1 = req_idx_V_fu_220_p1;

endmodule //rocev2_top_wqe_meta_table_0_s
