===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 92.6676 seconds

  ----User Time----  ----Wall Time----  ----Name----
    6.3666 (  6.1%)    6.3666 (  6.9%)  FIR Parser
   77.9742 ( 74.6%)   69.6180 ( 75.1%)  'firrtl.circuit' Pipeline
   58.5148 ( 55.9%)   58.5148 ( 63.1%)    LowerFIRRTLTypes
   15.2854 ( 14.6%)    8.1450 (  8.8%)    'firrtl.module' Pipeline
    3.5061 (  3.4%)    1.8537 (  2.0%)      ExpandWhens
    4.8463 (  4.6%)    2.5961 (  2.8%)      CSE
    0.1414 (  0.1%)    0.0799 (  0.1%)        (A) DominanceInfo
    6.9325 (  6.6%)    3.6951 (  4.0%)      SimpleCanonicalizer
    1.1955 (  1.1%)    1.1955 (  1.3%)    IMConstProp
    0.4647 (  0.4%)    0.4647 (  0.5%)    BlackBoxReader
    0.4802 (  0.5%)    0.2690 (  0.3%)    'firrtl.module' Pipeline
    0.4802 (  0.5%)    0.2690 (  0.3%)      CheckWidths
    2.7736 (  2.7%)    2.7736 (  3.0%)  LowerFIRRTLToHW
    2.0557 (  2.0%)    2.0557 (  2.2%)  HWMemSimImpl
    5.9139 (  5.7%)    3.1316 (  3.4%)  'hw.module' Pipeline
    1.7036 (  1.6%)    0.8729 (  0.9%)    HWCleanup
    2.1791 (  2.1%)    1.2194 (  1.3%)    CSE
    0.0491 (  0.0%)    0.0309 (  0.0%)      (A) DominanceInfo
    1.9929 (  1.9%)    1.0623 (  1.1%)    SimpleCanonicalizer
    1.9544 (  1.9%)    1.9544 (  2.1%)  HWLegalizeNames
    1.6601 (  1.6%)    0.8734 (  0.9%)  'hw.module' Pipeline
    1.6413 (  1.6%)    0.8641 (  0.9%)    PrettifyVerilog
    1.9635 (  1.9%)    1.9635 (  2.1%)  Output
    0.0041 (  0.0%)    0.0041 (  0.0%)  Rest
  104.5928 (100.0%)   92.6676 (100.0%)  Total

{
  totalTime: 92.724,
  maxMemory: 6228631552
}
