# Image-Downsampling-Processor-Design
This repository is created to accommodate the verilog and .m files required for the course project for Circuits and System Design module.
Contributors are Ashwin de Silva, Praga SV, Sachini Hewage and Chinthani Kumaradasa.
