

================================================================
== Vitis HLS Report for 'lzCompress_6_4_65536_6_1_2048_64_Pipeline_dict_flush'
================================================================
* Date:           Sat Nov  1 14:11:32 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  4.842 ns|     1.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1026|     1026|  15.390 us|  15.390 us|  1025|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dict_flush  |     1024|     1024|         1|          1|          1|  1024|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.84>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:74]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i432 %dict, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln74 = store i12 0, i12 %i" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:74]   --->   Operation 6 'store' 'store_ln74' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_3 = load i12 %i" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:74]   --->   Operation 8 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %i_3, i32 11" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:74]   --->   Operation 9 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %tmp_46, void %for.body8.split, void %for.inc29.preheader.exitStub" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:74]   --->   Operation 10 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i12 %i_3" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:74]   --->   Operation 11 'zext' 'zext_ln74' <Predicate = (!tmp_46)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln75 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:75]   --->   Operation 12 'specpipeline' 'specpipeline_ln75' <Predicate = (!tmp_46)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln74 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:74]   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln74' <Predicate = (!tmp_46)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:74]   --->   Operation 14 'specloopname' 'specloopname_ln74' <Predicate = (!tmp_46)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%dict_addr = getelementptr i432 %dict, i64 0, i64 %zext_ln74" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:76]   --->   Operation 15 'getelementptr' 'dict_addr' <Predicate = (!tmp_46)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln76 = store i432 11090678115427290648067406327099816567816485687858739297904344355517527431150386278551834614265618837387151732050401883924453130240, i11 %dict_addr" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:76]   --->   Operation 16 'store' 'store_ln76' <Predicate = (!tmp_46)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 432> <Depth = 2048> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %i_3, i32 1, i32 10" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:77]   --->   Operation 17 'partselect' 'tmp' <Predicate = (!tmp_46)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp, i1 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:77]   --->   Operation 18 'bitconcatenate' 'or_ln' <Predicate = (!tmp_46)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i11 %or_ln" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:77]   --->   Operation 19 'zext' 'zext_ln77' <Predicate = (!tmp_46)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%dict_addr_1 = getelementptr i432 %dict, i64 0, i64 %zext_ln77" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:77]   --->   Operation 20 'getelementptr' 'dict_addr_1' <Predicate = (!tmp_46)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln77 = store i432 11090678115427290648067406327099816567816485687858739297904344355517527431150386278551834614265618837387151732050401883924453130240, i11 %dict_addr_1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:77]   --->   Operation 21 'store' 'store_ln77' <Predicate = (!tmp_46)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 432> <Depth = 2048> <RAM>
ST_1 : Operation 22 [1/1] (1.54ns)   --->   "%add_ln74 = add i12 %i_3, i12 2" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:74]   --->   Operation 22 'add' 'add_ln74' <Predicate = (!tmp_46)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln74 = store i12 %add_ln74, i12 %i" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:74]   --->   Operation 23 'store' 'store_ln74' <Predicate = (!tmp_46)> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.body8" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:74]   --->   Operation 24 'br' 'br_ln74' <Predicate = (!tmp_46)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (tmp_46)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15.000ns, clock uncertainty: 1.500ns.

 <State 1>: 4.842ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln74', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:74) of constant 0 on local variable 'i', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:74 [4]  (1.588 ns)
	'load' operation 12 bit ('i', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:74) on local variable 'i', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:74 [7]  (0.000 ns)
	'getelementptr' operation 11 bit ('dict_addr', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:76) [15]  (0.000 ns)
	'store' operation 0 bit ('store_ln76', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:76) of constant 11090678115427290648067406327099816567816485687858739297904344355517527431150386278551834614265618837387151732050401883924453130240 on array 'dict' [16]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
