ARM GAS  /tmp/cclVIYf4.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.Error_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	Error_Handler
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	Error_Handler:
  27              	.LFB1032:
  28              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "adc.h"
  22:Core/Src/main.c **** #include "dac.h"
  23:Core/Src/main.c **** #include "i2c.h"
  24:Core/Src/main.c **** #include "rtc.h"
  25:Core/Src/main.c **** #include "spi.h"
  26:Core/Src/main.c **** #include "usart.h"
  27:Core/Src/main.c **** #include "ucpd.h"
  28:Core/Src/main.c **** #include "usb_device.h"
  29:Core/Src/main.c **** #include "gpio.h"
  30:Core/Src/main.c **** 
ARM GAS  /tmp/cclVIYf4.s 			page 2


  31:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  32:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* USER CODE END Includes */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PTD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PD */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE END PD */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  47:Core/Src/main.c **** /* USER CODE BEGIN PM */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE END PM */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE BEGIN PV */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PV */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  58:Core/Src/main.c **** void SystemClock_Config(void);
  59:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END PFP */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  64:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  65:Core/Src/main.c **** #define TEMP_SENSOR_ADDR 0b0011000
  66:Core/Src/main.c **** /* USER CODE END 0 */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /**
  69:Core/Src/main.c ****   * @brief  The application entry point.
  70:Core/Src/main.c ****   * @retval int
  71:Core/Src/main.c ****   */
  72:Core/Src/main.c **** int main(void)
  73:Core/Src/main.c **** {
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* USER CODE END 1 */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  82:Core/Src/main.c ****   HAL_Init();
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE END Init */
  87:Core/Src/main.c **** 
ARM GAS  /tmp/cclVIYf4.s 			page 3


  88:Core/Src/main.c ****   /* Configure the system clock */
  89:Core/Src/main.c ****   SystemClock_Config();
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE END SysInit */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* Initialize all configured peripherals */
  96:Core/Src/main.c ****   MX_GPIO_Init();
  97:Core/Src/main.c ****   MX_ADC1_Init();
  98:Core/Src/main.c ****   MX_ADC2_Init();
  99:Core/Src/main.c ****   MX_DAC1_Init();
 100:Core/Src/main.c ****   MX_SPI1_Init();
 101:Core/Src/main.c ****   MX_UCPD1_Init();
 102:Core/Src/main.c ****   MX_I2C2_Init();
 103:Core/Src/main.c ****   MX_RTC_Init();
 104:Core/Src/main.c ****   MX_USB_Device_Init();
 105:Core/Src/main.c ****   MX_UART4_Init();
 106:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 107:Core/Src/main.c ****   int count = 0;
 108:Core/Src/main.c ****   char buff[128];
 109:Core/Src/main.c ****   uint8_t TX_Buffer = 0x05 ; // DATA to send
 110:Core/Src/main.c ****   uint8_t RX_Buffer [12]; // DATA to send
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   /* USER CODE END 2 */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* Infinite loop */
 115:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 116:Core/Src/main.c ****   while (1)
 117:Core/Src/main.c ****   {
 118:Core/Src/main.c ****     /* USER CODE END WHILE */
 119:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 120:Core/Src/main.c ****       HAL_I2C_Master_Transmit(&hi2c2,TEMP_SENSOR_ADDR,&TX_Buffer,1,1000); //Sending in Blocking mod
 121:Core/Src/main.c ****       HAL_I2C_Master_Receive(&hi2c2,TEMP_SENSOR_ADDR, RX_Buffer, 1, 1000);
 122:Core/Src/main.c ****       
 123:Core/Src/main.c ****       
 124:Core/Src/main.c ****       int amount_fmted = snprintf(buff, sizeof(buff), "count : %d i2c_revc %d \r\n", count++, RX_Bu
 125:Core/Src/main.c ****       
 126:Core/Src/main.c ****       CDC_Transmit_FS(buff, amount_fmted);
 127:Core/Src/main.c ****     HAL_Delay(400);
 128:Core/Src/main.c ****   }
 129:Core/Src/main.c ****   /* USER CODE END 3 */
 130:Core/Src/main.c **** }
 131:Core/Src/main.c **** 
 132:Core/Src/main.c **** /**
 133:Core/Src/main.c ****   * @brief System Clock Configuration
 134:Core/Src/main.c ****   * @retval None
 135:Core/Src/main.c ****   */
 136:Core/Src/main.c **** void SystemClock_Config(void)
 137:Core/Src/main.c **** {
 138:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 139:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 142:Core/Src/main.c ****   */
 143:Core/Src/main.c ****   HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 144:Core/Src/main.c **** 
ARM GAS  /tmp/cclVIYf4.s 			page 4


 145:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 146:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 147:Core/Src/main.c ****   */
 148:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 149:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 150:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 151:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 12;
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 159:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 160:Core/Src/main.c ****   {
 161:Core/Src/main.c ****     Error_Handler();
 162:Core/Src/main.c ****   }
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 165:Core/Src/main.c ****   */
 166:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 167:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 168:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 169:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 170:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 171:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 174:Core/Src/main.c ****   {
 175:Core/Src/main.c ****     Error_Handler();
 176:Core/Src/main.c ****   }
 177:Core/Src/main.c **** }
 178:Core/Src/main.c **** 
 179:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 180:Core/Src/main.c **** 
 181:Core/Src/main.c **** /* USER CODE END 4 */
 182:Core/Src/main.c **** 
 183:Core/Src/main.c **** /**
 184:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 185:Core/Src/main.c ****   * @retval None
 186:Core/Src/main.c ****   */
 187:Core/Src/main.c **** void Error_Handler(void)
 188:Core/Src/main.c **** {
  29              		.loc 1 188 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 189:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 190:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 191:Core/Src/main.c ****   __disable_irq();
  35              		.loc 1 191 3 view .LVU1
  36              	.LBB4:
  37              	.LBI4:
  38              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
ARM GAS  /tmp/cclVIYf4.s 			page 5


   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cclVIYf4.s 			page 6


  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
ARM GAS  /tmp/cclVIYf4.s 			page 7


 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cclVIYf4.s 			page 8


 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  39              		.loc 2 207 27 view .LVU2
  40              	.LBB5:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  41              		.loc 2 209 3 view .LVU3
  42              		.syntax unified
  43              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  44 0000 72B6     		cpsid i
  45              	@ 0 "" 2
  46              		.thumb
  47              		.syntax unified
  48              	.L2:
  49              	.LBE5:
  50              	.LBE4:
 192:Core/Src/main.c ****   while (1)
  51              		.loc 1 192 3 discriminator 1 view .LVU4
 193:Core/Src/main.c ****   {
 194:Core/Src/main.c ****   }
  52              		.loc 1 194 3 discriminator 1 view .LVU5
 192:Core/Src/main.c ****   while (1)
  53              		.loc 1 192 9 discriminator 1 view .LVU6
ARM GAS  /tmp/cclVIYf4.s 			page 9


  54 0002 FEE7     		b	.L2
  55              		.cfi_endproc
  56              	.LFE1032:
  58              		.section	.text.SystemClock_Config,"ax",%progbits
  59              		.align	1
  60              		.global	SystemClock_Config
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  64              		.fpu fpv4-sp-d16
  66              	SystemClock_Config:
  67              	.LFB1031:
 137:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  68              		.loc 1 137 1 view -0
  69              		.cfi_startproc
  70              		@ args = 0, pretend = 0, frame = 80
  71              		@ frame_needed = 0, uses_anonymous_args = 0
  72 0000 00B5     		push	{lr}
  73              	.LCFI0:
  74              		.cfi_def_cfa_offset 4
  75              		.cfi_offset 14, -4
  76 0002 95B0     		sub	sp, sp, #84
  77              	.LCFI1:
  78              		.cfi_def_cfa_offset 88
 138:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  79              		.loc 1 138 3 view .LVU8
 138:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  80              		.loc 1 138 22 is_stmt 0 view .LVU9
  81 0004 3822     		movs	r2, #56
  82 0006 0021     		movs	r1, #0
  83 0008 06A8     		add	r0, sp, #24
  84 000a FFF7FEFF 		bl	memset
  85              	.LVL0:
 139:Core/Src/main.c **** 
  86              		.loc 1 139 3 is_stmt 1 view .LVU10
 139:Core/Src/main.c **** 
  87              		.loc 1 139 22 is_stmt 0 view .LVU11
  88 000e 0023     		movs	r3, #0
  89 0010 0193     		str	r3, [sp, #4]
  90 0012 0293     		str	r3, [sp, #8]
  91 0014 0393     		str	r3, [sp, #12]
  92 0016 0493     		str	r3, [sp, #16]
  93 0018 0593     		str	r3, [sp, #20]
 143:Core/Src/main.c **** 
  94              		.loc 1 143 3 is_stmt 1 view .LVU12
  95 001a 4FF40070 		mov	r0, #512
  96 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
  97              	.LVL1:
 148:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  98              		.loc 1 148 3 view .LVU13
 148:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  99              		.loc 1 148 36 is_stmt 0 view .LVU14
 100 0022 0A23     		movs	r3, #10
 101 0024 0693     		str	r3, [sp, #24]
 149:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 102              		.loc 1 149 3 is_stmt 1 view .LVU15
 149:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
ARM GAS  /tmp/cclVIYf4.s 			page 10


 103              		.loc 1 149 30 is_stmt 0 view .LVU16
 104 0026 4FF48073 		mov	r3, #256
 105 002a 0993     		str	r3, [sp, #36]
 150:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 106              		.loc 1 150 3 is_stmt 1 view .LVU17
 150:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 107              		.loc 1 150 41 is_stmt 0 view .LVU18
 108 002c 4023     		movs	r3, #64
 109 002e 0A93     		str	r3, [sp, #40]
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 110              		.loc 1 151 3 is_stmt 1 view .LVU19
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 111              		.loc 1 151 30 is_stmt 0 view .LVU20
 112 0030 0122     		movs	r2, #1
 113 0032 0B92     		str	r2, [sp, #44]
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 114              		.loc 1 152 3 is_stmt 1 view .LVU21
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 115              		.loc 1 152 34 is_stmt 0 view .LVU22
 116 0034 0223     		movs	r3, #2
 117 0036 0D93     		str	r3, [sp, #52]
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 118              		.loc 1 153 3 is_stmt 1 view .LVU23
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 119              		.loc 1 153 35 is_stmt 0 view .LVU24
 120 0038 0E93     		str	r3, [sp, #56]
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 12;
 121              		.loc 1 154 3 is_stmt 1 view .LVU25
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 12;
 122              		.loc 1 154 30 is_stmt 0 view .LVU26
 123 003a 0F92     		str	r2, [sp, #60]
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 124              		.loc 1 155 3 is_stmt 1 view .LVU27
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 125              		.loc 1 155 30 is_stmt 0 view .LVU28
 126 003c 0C22     		movs	r2, #12
 127 003e 1092     		str	r2, [sp, #64]
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 128              		.loc 1 156 3 is_stmt 1 view .LVU29
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 129              		.loc 1 156 30 is_stmt 0 view .LVU30
 130 0040 1193     		str	r3, [sp, #68]
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 131              		.loc 1 157 3 is_stmt 1 view .LVU31
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 132              		.loc 1 157 30 is_stmt 0 view .LVU32
 133 0042 0422     		movs	r2, #4
 134 0044 1292     		str	r2, [sp, #72]
 158:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 135              		.loc 1 158 3 is_stmt 1 view .LVU33
 158:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 136              		.loc 1 158 30 is_stmt 0 view .LVU34
 137 0046 1393     		str	r3, [sp, #76]
 159:Core/Src/main.c ****   {
 138              		.loc 1 159 3 is_stmt 1 view .LVU35
 159:Core/Src/main.c ****   {
 139              		.loc 1 159 7 is_stmt 0 view .LVU36
ARM GAS  /tmp/cclVIYf4.s 			page 11


 140 0048 06A8     		add	r0, sp, #24
 141 004a FFF7FEFF 		bl	HAL_RCC_OscConfig
 142              	.LVL2:
 159:Core/Src/main.c ****   {
 143              		.loc 1 159 6 view .LVU37
 144 004e 80B9     		cbnz	r0, .L7
 166:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 145              		.loc 1 166 3 is_stmt 1 view .LVU38
 166:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 146              		.loc 1 166 31 is_stmt 0 view .LVU39
 147 0050 0F23     		movs	r3, #15
 148 0052 0193     		str	r3, [sp, #4]
 168:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 149              		.loc 1 168 3 is_stmt 1 view .LVU40
 168:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 150              		.loc 1 168 34 is_stmt 0 view .LVU41
 151 0054 0123     		movs	r3, #1
 152 0056 0293     		str	r3, [sp, #8]
 169:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 153              		.loc 1 169 3 is_stmt 1 view .LVU42
 169:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 154              		.loc 1 169 35 is_stmt 0 view .LVU43
 155 0058 0021     		movs	r1, #0
 156 005a 0391     		str	r1, [sp, #12]
 170:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 157              		.loc 1 170 3 is_stmt 1 view .LVU44
 170:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 158              		.loc 1 170 36 is_stmt 0 view .LVU45
 159 005c 4FF4E063 		mov	r3, #1792
 160 0060 0493     		str	r3, [sp, #16]
 171:Core/Src/main.c **** 
 161              		.loc 1 171 3 is_stmt 1 view .LVU46
 171:Core/Src/main.c **** 
 162              		.loc 1 171 36 is_stmt 0 view .LVU47
 163 0062 0591     		str	r1, [sp, #20]
 173:Core/Src/main.c ****   {
 164              		.loc 1 173 3 is_stmt 1 view .LVU48
 173:Core/Src/main.c ****   {
 165              		.loc 1 173 7 is_stmt 0 view .LVU49
 166 0064 01A8     		add	r0, sp, #4
 167 0066 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 168              	.LVL3:
 173:Core/Src/main.c ****   {
 169              		.loc 1 173 6 view .LVU50
 170 006a 20B9     		cbnz	r0, .L8
 177:Core/Src/main.c **** 
 171              		.loc 1 177 1 view .LVU51
 172 006c 15B0     		add	sp, sp, #84
 173              	.LCFI2:
 174              		.cfi_remember_state
 175              		.cfi_def_cfa_offset 4
 176              		@ sp needed
 177 006e 5DF804FB 		ldr	pc, [sp], #4
 178              	.L7:
 179              	.LCFI3:
 180              		.cfi_restore_state
 161:Core/Src/main.c ****   }
ARM GAS  /tmp/cclVIYf4.s 			page 12


 181              		.loc 1 161 5 is_stmt 1 view .LVU52
 182 0072 FFF7FEFF 		bl	Error_Handler
 183              	.LVL4:
 184              	.L8:
 175:Core/Src/main.c ****   }
 185              		.loc 1 175 5 view .LVU53
 186 0076 FFF7FEFF 		bl	Error_Handler
 187              	.LVL5:
 188              		.cfi_endproc
 189              	.LFE1031:
 191              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 192              		.align	2
 193              	.LC0:
 194 0000 636F756E 		.ascii	"count : %d i2c_revc %d \015\012\000"
 194      74203A20 
 194      25642069 
 194      32635F72 
 194      65766320 
 195              		.section	.text.main,"ax",%progbits
 196              		.align	1
 197              		.global	main
 198              		.syntax unified
 199              		.thumb
 200              		.thumb_func
 201              		.fpu fpv4-sp-d16
 203              	main:
 204              	.LFB1030:
  73:Core/Src/main.c **** 
 205              		.loc 1 73 1 view -0
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 144
 208              		@ frame_needed = 0, uses_anonymous_args = 0
 209 0000 70B5     		push	{r4, r5, r6, lr}
 210              	.LCFI4:
 211              		.cfi_def_cfa_offset 16
 212              		.cfi_offset 4, -16
 213              		.cfi_offset 5, -12
 214              		.cfi_offset 6, -8
 215              		.cfi_offset 14, -4
 216 0002 A6B0     		sub	sp, sp, #152
 217              	.LCFI5:
 218              		.cfi_def_cfa_offset 168
  82:Core/Src/main.c **** 
 219              		.loc 1 82 3 view .LVU55
 220 0004 FFF7FEFF 		bl	HAL_Init
 221              	.LVL6:
  89:Core/Src/main.c **** 
 222              		.loc 1 89 3 view .LVU56
 223 0008 FFF7FEFF 		bl	SystemClock_Config
 224              	.LVL7:
  96:Core/Src/main.c ****   MX_ADC1_Init();
 225              		.loc 1 96 3 view .LVU57
 226 000c FFF7FEFF 		bl	MX_GPIO_Init
 227              	.LVL8:
  97:Core/Src/main.c ****   MX_ADC2_Init();
 228              		.loc 1 97 3 view .LVU58
 229 0010 FFF7FEFF 		bl	MX_ADC1_Init
ARM GAS  /tmp/cclVIYf4.s 			page 13


 230              	.LVL9:
  98:Core/Src/main.c ****   MX_DAC1_Init();
 231              		.loc 1 98 3 view .LVU59
 232 0014 FFF7FEFF 		bl	MX_ADC2_Init
 233              	.LVL10:
  99:Core/Src/main.c ****   MX_SPI1_Init();
 234              		.loc 1 99 3 view .LVU60
 235 0018 FFF7FEFF 		bl	MX_DAC1_Init
 236              	.LVL11:
 100:Core/Src/main.c ****   MX_UCPD1_Init();
 237              		.loc 1 100 3 view .LVU61
 238 001c FFF7FEFF 		bl	MX_SPI1_Init
 239              	.LVL12:
 101:Core/Src/main.c ****   MX_I2C2_Init();
 240              		.loc 1 101 3 view .LVU62
 241 0020 FFF7FEFF 		bl	MX_UCPD1_Init
 242              	.LVL13:
 102:Core/Src/main.c ****   MX_RTC_Init();
 243              		.loc 1 102 3 view .LVU63
 244 0024 FFF7FEFF 		bl	MX_I2C2_Init
 245              	.LVL14:
 103:Core/Src/main.c ****   MX_USB_Device_Init();
 246              		.loc 1 103 3 view .LVU64
 247 0028 FFF7FEFF 		bl	MX_RTC_Init
 248              	.LVL15:
 104:Core/Src/main.c ****   MX_UART4_Init();
 249              		.loc 1 104 3 view .LVU65
 250 002c FFF7FEFF 		bl	MX_USB_Device_Init
 251              	.LVL16:
 105:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 252              		.loc 1 105 3 view .LVU66
 253 0030 FFF7FEFF 		bl	MX_UART4_Init
 254              	.LVL17:
 107:Core/Src/main.c ****   char buff[128];
 255              		.loc 1 107 3 view .LVU67
 108:Core/Src/main.c ****   uint8_t TX_Buffer = 0x05 ; // DATA to send
 256              		.loc 1 108 3 view .LVU68
 109:Core/Src/main.c ****   uint8_t RX_Buffer [12]; // DATA to send
 257              		.loc 1 109 3 view .LVU69
 109:Core/Src/main.c ****   uint8_t RX_Buffer [12]; // DATA to send
 258              		.loc 1 109 11 is_stmt 0 view .LVU70
 259 0034 0523     		movs	r3, #5
 260 0036 8DF81730 		strb	r3, [sp, #23]
 107:Core/Src/main.c ****   char buff[128];
 261              		.loc 1 107 7 view .LVU71
 262 003a 0024     		movs	r4, #0
 263              	.LVL18:
 264              	.L10:
 110:Core/Src/main.c **** 
 265              		.loc 1 110 3 is_stmt 1 discriminator 1 view .LVU72
 116:Core/Src/main.c ****   {
 266              		.loc 1 116 3 discriminator 1 view .LVU73
 267              	.LBB6:
 120:Core/Src/main.c ****       HAL_I2C_Master_Receive(&hi2c2,TEMP_SENSOR_ADDR, RX_Buffer, 1, 1000);
 268              		.loc 1 120 7 discriminator 1 view .LVU74
 269 003c 124D     		ldr	r5, .L12
 270 003e 4FF47A76 		mov	r6, #1000
ARM GAS  /tmp/cclVIYf4.s 			page 14


 271 0042 0096     		str	r6, [sp]
 272 0044 0123     		movs	r3, #1
 273 0046 0DF11702 		add	r2, sp, #23
 274 004a 1821     		movs	r1, #24
 275 004c 2846     		mov	r0, r5
 276 004e FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 277              	.LVL19:
 121:Core/Src/main.c ****       
 278              		.loc 1 121 7 discriminator 1 view .LVU75
 279 0052 0096     		str	r6, [sp]
 280 0054 0123     		movs	r3, #1
 281 0056 02AA     		add	r2, sp, #8
 282 0058 1821     		movs	r1, #24
 283 005a 2846     		mov	r0, r5
 284 005c FFF7FEFF 		bl	HAL_I2C_Master_Receive
 285              	.LVL20:
 124:Core/Src/main.c ****       
 286              		.loc 1 124 7 discriminator 1 view .LVU76
 124:Core/Src/main.c ****       
 287              		.loc 1 124 26 is_stmt 0 discriminator 1 view .LVU77
 288 0060 651C     		adds	r5, r4, #1
 289              	.LVL21:
 124:Core/Src/main.c ****       
 290              		.loc 1 124 104 discriminator 1 view .LVU78
 291 0062 9DF80830 		ldrb	r3, [sp, #8]	@ zero_extendqisi2
 124:Core/Src/main.c ****       
 292              		.loc 1 124 26 discriminator 1 view .LVU79
 293 0066 0093     		str	r3, [sp]
 294 0068 2346     		mov	r3, r4
 295 006a 084A     		ldr	r2, .L12+4
 296 006c 8021     		movs	r1, #128
 297 006e 06A8     		add	r0, sp, #24
 298 0070 FFF7FEFF 		bl	snprintf
 299              	.LVL22:
 126:Core/Src/main.c ****     HAL_Delay(400);
 300              		.loc 1 126 7 is_stmt 1 discriminator 1 view .LVU80
 301 0074 81B2     		uxth	r1, r0
 302 0076 06A8     		add	r0, sp, #24
 303              	.LVL23:
 126:Core/Src/main.c ****     HAL_Delay(400);
 304              		.loc 1 126 7 is_stmt 0 discriminator 1 view .LVU81
 305 0078 FFF7FEFF 		bl	CDC_Transmit_FS
 306              	.LVL24:
 127:Core/Src/main.c ****   }
 307              		.loc 1 127 5 is_stmt 1 discriminator 1 view .LVU82
 308 007c 4FF4C870 		mov	r0, #400
 309 0080 FFF7FEFF 		bl	HAL_Delay
 310              	.LVL25:
 311              	.LBE6:
 116:Core/Src/main.c ****   {
 312              		.loc 1 116 9 discriminator 1 view .LVU83
 313              	.LBB7:
 124:Core/Src/main.c ****       
 314              		.loc 1 124 26 is_stmt 0 discriminator 1 view .LVU84
 315 0084 2C46     		mov	r4, r5
 316 0086 D9E7     		b	.L10
 317              	.L13:
ARM GAS  /tmp/cclVIYf4.s 			page 15


 318              		.align	2
 319              	.L12:
 320 0088 00000000 		.word	hi2c2
 321 008c 00000000 		.word	.LC0
 322              	.LBE7:
 323              		.cfi_endproc
 324              	.LFE1030:
 326              		.text
 327              	.Letext0:
 328              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 329              		.file 4 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 330              		.file 5 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 331              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc.h"
 332              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 333              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_i2c.h"
 334              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h"
 335              		.file 10 "Core/Inc/i2c.h"
 336              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
 337              		.file 12 "/usr/include/newlib/stdio.h"
 338              		.file 13 "USB_Device/App/usb_device.h"
 339              		.file 14 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 340              		.file 15 "Core/Inc/gpio.h"
 341              		.file 16 "Core/Inc/adc.h"
 342              		.file 17 "Core/Inc/dac.h"
 343              		.file 18 "Core/Inc/spi.h"
 344              		.file 19 "Core/Inc/ucpd.h"
 345              		.file 20 "Core/Inc/rtc.h"
 346              		.file 21 "Core/Inc/usart.h"
 347              		.file 22 "<built-in>"
ARM GAS  /tmp/cclVIYf4.s 			page 16


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cclVIYf4.s:18     .text.Error_Handler:0000000000000000 $t
     /tmp/cclVIYf4.s:26     .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/cclVIYf4.s:59     .text.SystemClock_Config:0000000000000000 $t
     /tmp/cclVIYf4.s:66     .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cclVIYf4.s:192    .rodata.main.str1.4:0000000000000000 $d
     /tmp/cclVIYf4.s:196    .text.main:0000000000000000 $t
     /tmp/cclVIYf4.s:203    .text.main:0000000000000000 main
     /tmp/cclVIYf4.s:320    .text.main:0000000000000088 $d

UNDEFINED SYMBOLS
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_ADC1_Init
MX_ADC2_Init
MX_DAC1_Init
MX_SPI1_Init
MX_UCPD1_Init
MX_I2C2_Init
MX_RTC_Init
MX_USB_Device_Init
MX_UART4_Init
HAL_I2C_Master_Transmit
HAL_I2C_Master_Receive
snprintf
CDC_Transmit_FS
HAL_Delay
hi2c2
