|PWM
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
reset_n => ~NO_FANOUT~
CLK => CLK.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[0] <= Controller:my_Controller.port20
LED[1] <= Controller:my_Controller.port20
LED[2] <= Controller:my_Controller.port20
LED[3] <= Controller:my_Controller.port20
LED[4] <= Controller:my_Controller.port20
LED[5] <= Controller:my_Controller.port20
LED[6] <= Controller:my_Controller.port20
LED[7] <= Controller:my_Controller.port20
LED[8] <= Controller:my_Controller.port20
LED[9] <= Controller:my_Controller.port20
SS0[0] <= Controller:my_Controller.port14
SS0[1] <= Controller:my_Controller.port14
SS0[2] <= Controller:my_Controller.port14
SS0[3] <= Controller:my_Controller.port14
SS0[4] <= Controller:my_Controller.port14
SS0[5] <= Controller:my_Controller.port14
SS0[6] <= Controller:my_Controller.port14
SS0[7] <= Controller:my_Controller.port14
SS1[0] <= Controller:my_Controller.port15
SS1[1] <= Controller:my_Controller.port15
SS1[2] <= Controller:my_Controller.port15
SS1[3] <= Controller:my_Controller.port15
SS1[4] <= Controller:my_Controller.port15
SS1[5] <= Controller:my_Controller.port15
SS1[6] <= Controller:my_Controller.port15
SS1[7] <= Controller:my_Controller.port15
SS2[0] <= Controller:my_Controller.port16
SS2[1] <= Controller:my_Controller.port16
SS2[2] <= Controller:my_Controller.port16
SS2[3] <= Controller:my_Controller.port16
SS2[4] <= Controller:my_Controller.port16
SS2[5] <= Controller:my_Controller.port16
SS2[6] <= Controller:my_Controller.port16
SS2[7] <= Controller:my_Controller.port16
SS3[0] <= Controller:my_Controller.port17
SS3[1] <= Controller:my_Controller.port17
SS3[2] <= Controller:my_Controller.port17
SS3[3] <= Controller:my_Controller.port17
SS3[4] <= Controller:my_Controller.port17
SS3[5] <= Controller:my_Controller.port17
SS3[6] <= Controller:my_Controller.port17
SS3[7] <= Controller:my_Controller.port17
SS4[0] <= Controller:my_Controller.port18
SS4[1] <= Controller:my_Controller.port18
SS4[2] <= Controller:my_Controller.port18
SS4[3] <= Controller:my_Controller.port18
SS4[4] <= Controller:my_Controller.port18
SS4[5] <= Controller:my_Controller.port18
SS4[6] <= Controller:my_Controller.port18
SS4[7] <= Controller:my_Controller.port18
SS5[0] <= Controller:my_Controller.port19
SS5[1] <= Controller:my_Controller.port19
SS5[2] <= Controller:my_Controller.port19
SS5[3] <= Controller:my_Controller.port19
SS5[4] <= Controller:my_Controller.port19
SS5[5] <= Controller:my_Controller.port19
SS5[6] <= Controller:my_Controller.port19
SS5[7] <= Controller:my_Controller.port19
OP_DRAM_ADDR[0] <= Controller:my_Controller.port4
OP_DRAM_ADDR[1] <= Controller:my_Controller.port4
OP_DRAM_ADDR[2] <= Controller:my_Controller.port4
OP_DRAM_ADDR[3] <= Controller:my_Controller.port4
OP_DRAM_ADDR[4] <= Controller:my_Controller.port4
OP_DRAM_ADDR[5] <= Controller:my_Controller.port4
OP_DRAM_ADDR[6] <= Controller:my_Controller.port4
OP_DRAM_ADDR[7] <= Controller:my_Controller.port4
OP_DRAM_ADDR[8] <= Controller:my_Controller.port4
OP_DRAM_ADDR[9] <= Controller:my_Controller.port4
OP_DRAM_ADDR[10] <= Controller:my_Controller.port4
OP_DRAM_ADDR[11] <= Controller:my_Controller.port4
OP_DRAM_ADDR[12] <= Controller:my_Controller.port4
OP_DRAM_Bank_Address[0] <= Controller:my_Controller.port5
OP_DRAM_Bank_Address[1] <= Controller:my_Controller.port5
OP_DRAM_Column_Address_Strobe <= Controller:my_Controller.port6
OP_DRAM_Clock_Enable <= Controller:my_Controller.port7
OP_DRAM_Chip_Select <= Controller:my_Controller.port8
BP_DRAM_Data[0] <> Controller:my_Controller.port9
BP_DRAM_Data[1] <> Controller:my_Controller.port9
BP_DRAM_Data[2] <> Controller:my_Controller.port9
BP_DRAM_Data[3] <> Controller:my_Controller.port9
BP_DRAM_Data[4] <> Controller:my_Controller.port9
BP_DRAM_Data[5] <> Controller:my_Controller.port9
BP_DRAM_Data[6] <> Controller:my_Controller.port9
BP_DRAM_Data[7] <> Controller:my_Controller.port9
BP_DRAM_Data[8] <> Controller:my_Controller.port9
BP_DRAM_Data[9] <> Controller:my_Controller.port9
BP_DRAM_Data[10] <> Controller:my_Controller.port9
BP_DRAM_Data[11] <> Controller:my_Controller.port9
BP_DRAM_Data[12] <> Controller:my_Controller.port9
BP_DRAM_Data[13] <> Controller:my_Controller.port9
BP_DRAM_Data[14] <> Controller:my_Controller.port9
BP_DRAM_Data[15] <> Controller:my_Controller.port9
OP_DRAM_Data_Mask[0] <= Controller:my_Controller.port10
OP_DRAM_Data_Mask[1] <= Controller:my_Controller.port10
OP_DRAM_Row_Address_Strobe <= Controller:my_Controller.port11
OP_DRAM_Write_Enable <= Controller:my_Controller.port12
SDRAM_Clock <= PLL:my_PLL.port2
Arduino_IO[0] <= PLL:my_PLL.port3
Arduino_IO[1] <= PLL:my_PLL.port2
Arduino_IO[2] <= M100CLK.DB_MAX_OUTPUT_PORT_TYPE
TDO <= Controller:my_Controller.port21


|PWM|PLL:my_PLL
inclk0 => sub_wire6[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|PWM|PLL:my_PLL|altpll:altpll_component
inclk[0] => PLL_altpll:auto_generated.inclk[0]
inclk[1] => PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= PLL_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|PWM|PLL:my_PLL|altpll:altpll_component|PLL_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|PWM|Controller:my_Controller
M100CLK => M100CLK.IN6
lock => lock.IN1
request => request.IN1
SW[0] => MasterSelect.DATAIN
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
OP_DRAM_ADDR[0] <= myQsys:my_myQsys.port11
OP_DRAM_ADDR[1] <= myQsys:my_myQsys.port11
OP_DRAM_ADDR[2] <= myQsys:my_myQsys.port11
OP_DRAM_ADDR[3] <= myQsys:my_myQsys.port11
OP_DRAM_ADDR[4] <= myQsys:my_myQsys.port11
OP_DRAM_ADDR[5] <= myQsys:my_myQsys.port11
OP_DRAM_ADDR[6] <= myQsys:my_myQsys.port11
OP_DRAM_ADDR[7] <= myQsys:my_myQsys.port11
OP_DRAM_ADDR[8] <= myQsys:my_myQsys.port11
OP_DRAM_ADDR[9] <= myQsys:my_myQsys.port11
OP_DRAM_ADDR[10] <= myQsys:my_myQsys.port11
OP_DRAM_ADDR[11] <= myQsys:my_myQsys.port11
OP_DRAM_ADDR[12] <= myQsys:my_myQsys.port11
OP_DRAM_Bank_Address[0] <= myQsys:my_myQsys.port12
OP_DRAM_Bank_Address[1] <= myQsys:my_myQsys.port12
OP_DRAM_Column_Address_Strobe <= myQsys:my_myQsys.port13
OP_DRAM_Clock_Enable <= myQsys:my_myQsys.port14
OP_DRAM_Chip_Select <= myQsys:my_myQsys.port15
BP_DRAM_Data[0] <> myQsys:my_myQsys.port16
BP_DRAM_Data[1] <> myQsys:my_myQsys.port16
BP_DRAM_Data[2] <> myQsys:my_myQsys.port16
BP_DRAM_Data[3] <> myQsys:my_myQsys.port16
BP_DRAM_Data[4] <> myQsys:my_myQsys.port16
BP_DRAM_Data[5] <> myQsys:my_myQsys.port16
BP_DRAM_Data[6] <> myQsys:my_myQsys.port16
BP_DRAM_Data[7] <> myQsys:my_myQsys.port16
BP_DRAM_Data[8] <> myQsys:my_myQsys.port16
BP_DRAM_Data[9] <> myQsys:my_myQsys.port16
BP_DRAM_Data[10] <> myQsys:my_myQsys.port16
BP_DRAM_Data[11] <> myQsys:my_myQsys.port16
BP_DRAM_Data[12] <> myQsys:my_myQsys.port16
BP_DRAM_Data[13] <> myQsys:my_myQsys.port16
BP_DRAM_Data[14] <> myQsys:my_myQsys.port16
BP_DRAM_Data[15] <> myQsys:my_myQsys.port16
OP_DRAM_Data_Mask[0] <= myQsys:my_myQsys.port17
OP_DRAM_Data_Mask[1] <= myQsys:my_myQsys.port17
OP_DRAM_Row_Address_Strobe <= myQsys:my_myQsys.port18
OP_DRAM_Write_Enable <= myQsys:my_myQsys.port19
data_out[0] <= FIFO:my_FIFO.port6
data_out[1] <= FIFO:my_FIFO.port6
data_out[2] <= FIFO:my_FIFO.port6
data_out[3] <= FIFO:my_FIFO.port6
data_out[4] <= FIFO:my_FIFO.port6
data_out[5] <= FIFO:my_FIFO.port6
data_out[6] <= FIFO:my_FIFO.port6
data_out[7] <= FIFO:my_FIFO.port6
SS0[0] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port12
SS0[1] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port12
SS0[2] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port12
SS0[3] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port12
SS0[4] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port12
SS0[5] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port12
SS0[6] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port12
SS0[7] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port12
SS1[0] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port13
SS1[1] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port13
SS1[2] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port13
SS1[3] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port13
SS1[4] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port13
SS1[5] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port13
SS1[6] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port13
SS1[7] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port13
SS2[0] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port14
SS2[1] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port14
SS2[2] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port14
SS2[3] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port14
SS2[4] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port14
SS2[5] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port14
SS2[6] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port14
SS2[7] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port14
SS3[0] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port15
SS3[1] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port15
SS3[2] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port15
SS3[3] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port15
SS3[4] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port15
SS3[5] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port15
SS3[6] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port15
SS3[7] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port15
SS4[0] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port16
SS4[1] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port16
SS4[2] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port16
SS4[3] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port16
SS4[4] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port16
SS4[5] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port16
SS4[6] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port16
SS4[7] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port16
SS5[0] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port17
SS5[1] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port17
SS5[2] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port17
SS5[3] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port17
SS5[4] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port17
SS5[5] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port17
SS5[6] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port17
SS5[7] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port17
LED[0] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port18
LED[1] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port18
LED[2] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port18
LED[3] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port18
LED[4] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port18
LED[5] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port18
LED[6] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port18
LED[7] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port18
LED[8] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port18
LED[9] <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port18
TDO <= VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write.port19


|PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write
Clk => Clk.IN1
Reset => JTAG_Reset.DATAIN
Reset => Local_Reset.DATAIN
write => WrAddress.OUTPUTSELECT
write => WrAddress.OUTPUTSELECT
write => WrAddress.OUTPUTSELECT
write => WrAddress.OUTPUTSELECT
write => WrAddress.OUTPUTSELECT
write => WrAddress.OUTPUTSELECT
write => WrAddress.OUTPUTSELECT
write => WrAddress.OUTPUTSELECT
write => WrAddress.OUTPUTSELECT
write => WrAddress.OUTPUTSELECT
write => WrAddress.OUTPUTSELECT
write => WrAddress.OUTPUTSELECT
write => WrAddress.OUTPUTSELECT
write => DR0.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => DR1.OUTPUTSELECT
write => state.OUTPUTSELECT
write => state.OUTPUTSELECT
write => state.OUTPUTSELECT
write => state.OUTPUTSELECT
write => Avalon_Address.OUTPUTSELECT
write => Avalon_Address.OUTPUTSELECT
write => Avalon_Address.OUTPUTSELECT
write => Avalon_Address.OUTPUTSELECT
write => Avalon_Address.OUTPUTSELECT
write => Avalon_Address.OUTPUTSELECT
write => Avalon_Address.OUTPUTSELECT
write => Avalon_Address.OUTPUTSELECT
write => Avalon_Address.OUTPUTSELECT
write => TDO$latch.LATCH_ENABLE
write => amplitude_scale[5]~reg0.ENA
write => amplitude_scale[4]~reg0.ENA
write => amplitude_scale[3]~reg0.ENA
write => amplitude_scale[2]~reg0.ENA
write => amplitude_scale[1]~reg0.ENA
write => amplitude_scale[0]~reg0.ENA
write => amplitude_scale[6]~reg0.ENA
write => amplitude_scale[7]~reg0.ENA
write => amplitude_scale[8]~reg0.ENA
write => amplitude_scale[9]~reg0.ENA
write => amplitude_scale[10]~reg0.ENA
write => amplitude_scale[11]~reg0.ENA
write => amplitude_scale[12]~reg0.ENA
write => amplitude_scale[13]~reg0.ENA
write => amplitude_scale[14]~reg0.ENA
write => amplitude_scale[15]~reg0.ENA
write => doppler_shift[0]~reg0.ENA
write => doppler_shift[1]~reg0.ENA
write => doppler_shift[2]~reg0.ENA
write => doppler_shift[3]~reg0.ENA
write => doppler_shift[4]~reg0.ENA
write => doppler_shift[5]~reg0.ENA
write => doppler_shift[6]~reg0.ENA
write => doppler_shift[7]~reg0.ENA
write => doppler_shift[8]~reg0.ENA
write => doppler_shift[9]~reg0.ENA
write => doppler_shift[10]~reg0.ENA
write => doppler_shift[11]~reg0.ENA
write => doppler_shift[12]~reg0.ENA
write => doppler_shift[13]~reg0.ENA
write => doppler_shift[14]~reg0.ENA
write => doppler_shift[15]~reg0.ENA
write => doppler_shift[16]~reg0.ENA
write => doppler_shift[17]~reg0.ENA
write => doppler_shift[18]~reg0.ENA
write => doppler_shift[19]~reg0.ENA
write => doppler_shift[20]~reg0.ENA
write => doppler_shift[21]~reg0.ENA
write => doppler_shift[22]~reg0.ENA
write => doppler_shift[23]~reg0.ENA
write => doppler_shift[24]~reg0.ENA
write => doppler_shift[25]~reg0.ENA
write => doppler_shift[26]~reg0.ENA
write => doppler_shift[27]~reg0.ENA
write => doppler_shift[28]~reg0.ENA
write => doppler_shift[29]~reg0.ENA
write => doppler_shift[30]~reg0.ENA
write => doppler_shift[31]~reg0.ENA
write => time_delay[0]~reg0.ENA
write => time_delay[1]~reg0.ENA
write => time_delay[2]~reg0.ENA
write => time_delay[3]~reg0.ENA
write => time_delay[4]~reg0.ENA
write => time_delay[5]~reg0.ENA
write => time_delay[6]~reg0.ENA
write => time_delay[7]~reg0.ENA
write => time_delay[8]~reg0.ENA
write => time_delay[9]~reg0.ENA
write => state_o[0]~reg0.ENA
write => state_o[1]~reg0.ENA
write => state_o[2]~reg0.ENA
write => state_o[3]~reg0.ENA
write => LED[0]~reg0.ENA
write => LED[1]~reg0.ENA
write => LED[2]~reg0.ENA
write => LED[3]~reg0.ENA
write => LED[4]~reg0.ENA
write => LED[5]~reg0.ENA
write => LED[6]~reg0.ENA
write => LED[7]~reg0.ENA
write => LED[8]~reg0.ENA
write => LED[9]~reg0.ENA
write => WrAddress_Sync[4].ENA
write => WrAddress_Sync[5].ENA
write => WrAddress_Sync[6].ENA
write => WrAddress_Sync[7].ENA
write => WrAddress_Sync[8].ENA
write => WrAddress_Sync[9].ENA
write => WrAddress_Sync[10].ENA
write => WrAddress_Sync[11].ENA
write => WrAddress_Sync[12].ENA
write => Avalon_Write~reg0.ENA
write => Avalon_Address[9]~reg0.ENA
write => Avalon_Address[10]~reg0.ENA
write => Avalon_Address[11]~reg0.ENA
write => Avalon_Address[12]~reg0.ENA
write => Avalon_Address[13]~reg0.ENA
write => Avalon_Address[14]~reg0.ENA
write => Avalon_Address[15]~reg0.ENA
write => Avalon_Address[16]~reg0.ENA
write => Avalon_Address[17]~reg0.ENA
write => Avalon_Address[18]~reg0.ENA
write => Avalon_Address[19]~reg0.ENA
write => Avalon_Address[20]~reg0.ENA
write => Avalon_Address[21]~reg0.ENA
write => Avalon_Address[22]~reg0.ENA
write => Avalon_Address[23]~reg0.ENA
write => Avalon_Address[24]~reg0.ENA
write => Capture_Sync.ENA
write => TCK_Sync[0].ENA
write => TCK_Sync[1].ENA
write => Local_Reset.ENA
Avalon_ChipEnable <= <VCC>
Avalon_Address[0] <= Avalon_Address[0].DB_MAX_OUTPUT_PORT_TYPE
Avalon_Address[1] <= Avalon_Address[1].DB_MAX_OUTPUT_PORT_TYPE
Avalon_Address[2] <= Avalon_Address[2].DB_MAX_OUTPUT_PORT_TYPE
Avalon_Address[3] <= Avalon_Address[3].DB_MAX_OUTPUT_PORT_TYPE
Avalon_Address[4] <= Avalon_Address[4].DB_MAX_OUTPUT_PORT_TYPE
Avalon_Address[5] <= Avalon_Address[5].DB_MAX_OUTPUT_PORT_TYPE
Avalon_Address[6] <= Avalon_Address[6].DB_MAX_OUTPUT_PORT_TYPE
Avalon_Address[7] <= Avalon_Address[7].DB_MAX_OUTPUT_PORT_TYPE
Avalon_Address[8] <= Avalon_Address[8].DB_MAX_OUTPUT_PORT_TYPE
Avalon_Address[9] <= Avalon_Address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Avalon_Address[10] <= Avalon_Address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Avalon_Address[11] <= Avalon_Address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Avalon_Address[12] <= Avalon_Address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Avalon_Address[13] <= Avalon_Address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Avalon_Address[14] <= Avalon_Address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Avalon_Address[15] <= Avalon_Address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Avalon_Address[16] <= Avalon_Address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Avalon_Address[17] <= Avalon_Address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Avalon_Address[18] <= Avalon_Address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Avalon_Address[19] <= Avalon_Address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Avalon_Address[20] <= Avalon_Address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Avalon_Address[21] <= Avalon_Address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Avalon_Address[22] <= Avalon_Address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Avalon_Address[23] <= Avalon_Address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Avalon_Address[24] <= Avalon_Address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Avalon_ByteEnable[0] <= <VCC>
Avalon_ByteEnable[1] <= <VCC>
Avalon_WaitRequest => Avalon_Address.OUTPUTSELECT
Avalon_WaitRequest => Avalon_Address.OUTPUTSELECT
Avalon_WaitRequest => Avalon_Address.OUTPUTSELECT
Avalon_WaitRequest => Avalon_Address.OUTPUTSELECT
Avalon_WaitRequest => Avalon_Address.OUTPUTSELECT
Avalon_WaitRequest => Avalon_Address.OUTPUTSELECT
Avalon_WaitRequest => Avalon_Address.OUTPUTSELECT
Avalon_WaitRequest => Avalon_Address.OUTPUTSELECT
Avalon_WaitRequest => Avalon_Address.OUTPUTSELECT
Avalon_WaitRequest => Avalon_Address.OUTPUTSELECT
Avalon_WaitRequest => Avalon_Address.OUTPUTSELECT
Avalon_WaitRequest => Avalon_Address.OUTPUTSELECT
Avalon_WaitRequest => Avalon_Address.OUTPUTSELECT
Avalon_WaitRequest => Avalon_Address.OUTPUTSELECT
Avalon_WaitRequest => Avalon_Address.OUTPUTSELECT
Avalon_WaitRequest => Avalon_Address.OUTPUTSELECT
Avalon_WaitRequest => Avalon_Address.OUTPUTSELECT
Avalon_WaitRequest => Avalon_Address.OUTPUTSELECT
Avalon_WaitRequest => Avalon_Address.OUTPUTSELECT
Avalon_WaitRequest => Avalon_Address.OUTPUTSELECT
Avalon_WaitRequest => Avalon_Address.OUTPUTSELECT
Avalon_WaitRequest => Avalon_Address.OUTPUTSELECT
Avalon_WaitRequest => Avalon_Address.OUTPUTSELECT
Avalon_WaitRequest => Avalon_Address.OUTPUTSELECT
Avalon_WaitRequest => Avalon_Address.OUTPUTSELECT
Avalon_WaitRequest => Avalon_Write.OUTPUTSELECT
Avalon_WriteData[0] <= altsyncram:altsyncram_component.q_b
Avalon_WriteData[1] <= altsyncram:altsyncram_component.q_b
Avalon_WriteData[2] <= altsyncram:altsyncram_component.q_b
Avalon_WriteData[3] <= altsyncram:altsyncram_component.q_b
Avalon_WriteData[4] <= altsyncram:altsyncram_component.q_b
Avalon_WriteData[5] <= altsyncram:altsyncram_component.q_b
Avalon_WriteData[6] <= altsyncram:altsyncram_component.q_b
Avalon_WriteData[7] <= altsyncram:altsyncram_component.q_b
Avalon_WriteData[8] <= altsyncram:altsyncram_component.q_b
Avalon_WriteData[9] <= altsyncram:altsyncram_component.q_b
Avalon_WriteData[10] <= altsyncram:altsyncram_component.q_b
Avalon_WriteData[11] <= altsyncram:altsyncram_component.q_b
Avalon_WriteData[12] <= altsyncram:altsyncram_component.q_b
Avalon_WriteData[13] <= altsyncram:altsyncram_component.q_b
Avalon_WriteData[14] <= altsyncram:altsyncram_component.q_b
Avalon_WriteData[15] <= altsyncram:altsyncram_component.q_b
Avalon_Write <= Avalon_Write~reg0.DB_MAX_OUTPUT_PORT_TYPE
Avalon_ReadData[0] => ~NO_FANOUT~
Avalon_ReadData[1] => ~NO_FANOUT~
Avalon_ReadData[2] => ~NO_FANOUT~
Avalon_ReadData[3] => ~NO_FANOUT~
Avalon_ReadData[4] => ~NO_FANOUT~
Avalon_ReadData[5] => ~NO_FANOUT~
Avalon_ReadData[6] => ~NO_FANOUT~
Avalon_ReadData[7] => ~NO_FANOUT~
Avalon_ReadData[8] => ~NO_FANOUT~
Avalon_ReadData[9] => ~NO_FANOUT~
Avalon_ReadData[10] => ~NO_FANOUT~
Avalon_ReadData[11] => ~NO_FANOUT~
Avalon_ReadData[12] => ~NO_FANOUT~
Avalon_ReadData[13] => ~NO_FANOUT~
Avalon_ReadData[14] => ~NO_FANOUT~
Avalon_ReadData[15] => ~NO_FANOUT~
Avalon_ReadDataValid => ~NO_FANOUT~
Avalon_Read <= <GND>
SS0[0] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port1
SS0[1] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port1
SS0[2] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port1
SS0[3] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port1
SS0[4] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port1
SS0[5] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port1
SS0[6] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port1
SS0[7] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port1
SS1[0] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port2
SS1[1] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port2
SS1[2] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port2
SS1[3] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port2
SS1[4] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port2
SS1[5] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port2
SS1[6] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port2
SS1[7] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port2
SS2[0] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port3
SS2[1] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port3
SS2[2] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port3
SS2[3] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port3
SS2[4] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port3
SS2[5] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port3
SS2[6] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port3
SS2[7] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port3
SS3[0] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port4
SS3[1] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port4
SS3[2] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port4
SS3[3] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port4
SS3[4] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port4
SS3[5] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port4
SS3[6] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port4
SS3[7] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port4
SS4[0] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port5
SS4[1] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port5
SS4[2] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port5
SS4[3] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port5
SS4[4] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port5
SS4[5] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port5
SS4[6] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port5
SS4[7] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port5
SS5[0] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port6
SS5[1] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port6
SS5[2] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port6
SS5[3] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port6
SS5[4] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port6
SS5[5] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port6
SS5[6] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port6
SS5[7] <= Seven_Seg_Driver:Seven_Seg_Driver_inst.port6
LED[0] <= LED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= LED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= LED[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= LED[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= LED[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= LED[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= LED[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= LED[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[8] <= LED[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[9] <= LED[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TDO <= TDO.DB_MAX_OUTPUT_PORT_TYPE
state_o[0] <= state_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[1] <= state_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[2] <= state_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state_o[3] <= state_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_delay[0] <= time_delay[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_delay[1] <= time_delay[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_delay[2] <= time_delay[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_delay[3] <= time_delay[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_delay[4] <= time_delay[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_delay[5] <= time_delay[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_delay[6] <= time_delay[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_delay[7] <= time_delay[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_delay[8] <= time_delay[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_delay[9] <= time_delay[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[0] <= doppler_shift[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[1] <= doppler_shift[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[2] <= doppler_shift[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[3] <= doppler_shift[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[4] <= doppler_shift[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[5] <= doppler_shift[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[6] <= doppler_shift[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[7] <= doppler_shift[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[8] <= doppler_shift[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[9] <= doppler_shift[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[10] <= doppler_shift[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[11] <= doppler_shift[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[12] <= doppler_shift[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[13] <= doppler_shift[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[14] <= doppler_shift[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[15] <= doppler_shift[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[16] <= doppler_shift[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[17] <= doppler_shift[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[18] <= doppler_shift[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[19] <= doppler_shift[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[20] <= doppler_shift[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[21] <= doppler_shift[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[22] <= doppler_shift[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[23] <= doppler_shift[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[24] <= doppler_shift[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[25] <= doppler_shift[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[26] <= doppler_shift[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[27] <= doppler_shift[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[28] <= doppler_shift[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[29] <= doppler_shift[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[30] <= doppler_shift[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doppler_shift[31] <= doppler_shift[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
amplitude_scale[0] <= amplitude_scale[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
amplitude_scale[1] <= amplitude_scale[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
amplitude_scale[2] <= amplitude_scale[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
amplitude_scale[3] <= amplitude_scale[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
amplitude_scale[4] <= amplitude_scale[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
amplitude_scale[5] <= amplitude_scale[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
amplitude_scale[6] <= amplitude_scale[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
amplitude_scale[7] <= amplitude_scale[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
amplitude_scale[8] <= amplitude_scale[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
amplitude_scale[9] <= amplitude_scale[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
amplitude_scale[10] <= amplitude_scale[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
amplitude_scale[11] <= amplitude_scale[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
amplitude_scale[12] <= amplitude_scale[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
amplitude_scale[13] <= amplitude_scale[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
amplitude_scale[14] <= amplitude_scale[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
amplitude_scale[15] <= amplitude_scale[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|sld_virtual_jtag:virtual_jtag_0
tck <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tck
tdi <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tdi
ir_in[0] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
virtual_state_cdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_uir
tms <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tms
jtag_state_tlr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_uir


|PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
usr_tdi <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tdi
usr_ir_in[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_tdo => adapted_tdo.IN1
usr_ir_out[0] => adapted_ir_out[0].IN1
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tms
usr_jtag_state_tlr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_tlr
usr_jtag_state_rti <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_rti
usr_jtag_state_sdrs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdrs
usr_jtag_state_cdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_jtag_state_sdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdr
usr_jtag_state_e1dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1dr
usr_jtag_state_pdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pdr
usr_jtag_state_e2dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2dr
usr_jtag_state_udr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_udr
usr_jtag_state_sirs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sirs
usr_jtag_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cir
usr_jtag_state_sir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sir
usr_jtag_state_e1ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1ir
usr_jtag_state_pir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pir
usr_jtag_state_e2ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2ir
usr_jtag_state_uir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_uir
raw_tck => raw_tck.IN1
raw_tms => raw_tms.IN1
tdi => tdi.IN1
jtag_state_tlr => jtag_state_tlr.IN1
jtag_state_rti => jtag_state_rti.IN1
jtag_state_sdrs => jtag_state_sdrs.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_pdr => jtag_state_pdr.IN1
jtag_state_e2dr => jtag_state_e2dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_sirs => jtag_state_sirs.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_sir => jtag_state_sir.IN1
jtag_state_e1ir => jtag_state_e1ir.IN1
jtag_state_pir => jtag_state_pir.IN1
jtag_state_e2ir => jtag_state_e2ir.IN1
jtag_state_uir => jtag_state_uir.IN1
usr1 => usr1.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out


|PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]


|PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN


|PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|altsyncram:altsyncram_component
wren_a => altsyncram_sgl1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_sgl1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_sgl1:auto_generated.address_a[0]
address_a[1] => altsyncram_sgl1:auto_generated.address_a[1]
address_a[2] => altsyncram_sgl1:auto_generated.address_a[2]
address_a[3] => altsyncram_sgl1:auto_generated.address_a[3]
address_a[4] => altsyncram_sgl1:auto_generated.address_a[4]
address_a[5] => altsyncram_sgl1:auto_generated.address_a[5]
address_a[6] => altsyncram_sgl1:auto_generated.address_a[6]
address_a[7] => altsyncram_sgl1:auto_generated.address_a[7]
address_a[8] => altsyncram_sgl1:auto_generated.address_a[8]
address_a[9] => altsyncram_sgl1:auto_generated.address_a[9]
address_a[10] => altsyncram_sgl1:auto_generated.address_a[10]
address_a[11] => altsyncram_sgl1:auto_generated.address_a[11]
address_a[12] => altsyncram_sgl1:auto_generated.address_a[12]
address_b[0] => altsyncram_sgl1:auto_generated.address_b[0]
address_b[1] => altsyncram_sgl1:auto_generated.address_b[1]
address_b[2] => altsyncram_sgl1:auto_generated.address_b[2]
address_b[3] => altsyncram_sgl1:auto_generated.address_b[3]
address_b[4] => altsyncram_sgl1:auto_generated.address_b[4]
address_b[5] => altsyncram_sgl1:auto_generated.address_b[5]
address_b[6] => altsyncram_sgl1:auto_generated.address_b[6]
address_b[7] => altsyncram_sgl1:auto_generated.address_b[7]
address_b[8] => altsyncram_sgl1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sgl1:auto_generated.clock0
clock1 => altsyncram_sgl1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_b[0] <= altsyncram_sgl1:auto_generated.q_b[0]
q_b[1] <= altsyncram_sgl1:auto_generated.q_b[1]
q_b[2] <= altsyncram_sgl1:auto_generated.q_b[2]
q_b[3] <= altsyncram_sgl1:auto_generated.q_b[3]
q_b[4] <= altsyncram_sgl1:auto_generated.q_b[4]
q_b[5] <= altsyncram_sgl1:auto_generated.q_b[5]
q_b[6] <= altsyncram_sgl1:auto_generated.q_b[6]
q_b[7] <= altsyncram_sgl1:auto_generated.q_b[7]
q_b[8] <= altsyncram_sgl1:auto_generated.q_b[8]
q_b[9] <= altsyncram_sgl1:auto_generated.q_b[9]
q_b[10] <= altsyncram_sgl1:auto_generated.q_b[10]
q_b[11] <= altsyncram_sgl1:auto_generated.q_b[11]
q_b[12] <= altsyncram_sgl1:auto_generated.q_b[12]
q_b[13] <= altsyncram_sgl1:auto_generated.q_b[13]
q_b[14] <= altsyncram_sgl1:auto_generated.q_b[14]
q_b[15] <= altsyncram_sgl1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|altsyncram:altsyncram_component|altsyncram_sgl1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock1 => ram_block1a0.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a0.PORTBDATAOUT1
q_b[2] <= ram_block1a0.PORTBDATAOUT2
q_b[3] <= ram_block1a0.PORTBDATAOUT3
q_b[4] <= ram_block1a0.PORTBDATAOUT4
q_b[5] <= ram_block1a0.PORTBDATAOUT5
q_b[6] <= ram_block1a0.PORTBDATAOUT6
q_b[7] <= ram_block1a0.PORTBDATAOUT7
q_b[8] <= ram_block1a0.PORTBDATAOUT8
q_b[9] <= ram_block1a0.PORTBDATAOUT9
q_b[10] <= ram_block1a0.PORTBDATAOUT10
q_b[11] <= ram_block1a0.PORTBDATAOUT11
q_b[12] <= ram_block1a0.PORTBDATAOUT12
q_b[13] <= ram_block1a0.PORTBDATAOUT13
q_b[14] <= ram_block1a0.PORTBDATAOUT14
q_b[15] <= ram_block1a0.PORTBDATAOUT15
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0


|PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write|Seven_Seg_Driver:Seven_Seg_Driver_inst
state[0] => Equal0.IN3
state[0] => Equal1.IN0
state[0] => Equal2.IN3
state[0] => Equal3.IN3
state[0] => Equal4.IN3
state[0] => Equal5.IN1
state[0] => Equal6.IN1
state[0] => Equal7.IN3
state[0] => Equal8.IN2
state[1] => Equal0.IN2
state[1] => Equal1.IN3
state[1] => Equal2.IN0
state[1] => Equal3.IN2
state[1] => Equal4.IN2
state[1] => Equal5.IN0
state[1] => Equal6.IN3
state[1] => Equal7.IN1
state[1] => Equal8.IN1
state[2] => Equal0.IN1
state[2] => Equal1.IN2
state[2] => Equal2.IN2
state[2] => Equal3.IN0
state[2] => Equal4.IN1
state[2] => Equal5.IN3
state[2] => Equal6.IN2
state[2] => Equal7.IN2
state[2] => Equal8.IN3
state[3] => Equal0.IN0
state[3] => Equal1.IN1
state[3] => Equal2.IN1
state[3] => Equal3.IN1
state[3] => Equal4.IN0
state[3] => Equal5.IN2
state[3] => Equal6.IN0
state[3] => Equal7.IN0
state[3] => Equal8.IN0
SS0[0] <= SS0.DB_MAX_OUTPUT_PORT_TYPE
SS0[1] <= SS0.DB_MAX_OUTPUT_PORT_TYPE
SS0[2] <= SS0.DB_MAX_OUTPUT_PORT_TYPE
SS0[3] <= SS0.DB_MAX_OUTPUT_PORT_TYPE
SS0[4] <= SS0.DB_MAX_OUTPUT_PORT_TYPE
SS0[5] <= SS0.DB_MAX_OUTPUT_PORT_TYPE
SS0[6] <= SS0.DB_MAX_OUTPUT_PORT_TYPE
SS0[7] <= SS0.DB_MAX_OUTPUT_PORT_TYPE
SS1[0] <= SS1.DB_MAX_OUTPUT_PORT_TYPE
SS1[1] <= SS1.DB_MAX_OUTPUT_PORT_TYPE
SS1[2] <= SS1.DB_MAX_OUTPUT_PORT_TYPE
SS1[3] <= SS1.DB_MAX_OUTPUT_PORT_TYPE
SS1[4] <= SS1.DB_MAX_OUTPUT_PORT_TYPE
SS1[5] <= SS1.DB_MAX_OUTPUT_PORT_TYPE
SS1[6] <= SS1.DB_MAX_OUTPUT_PORT_TYPE
SS1[7] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SS2[0] <= SS2.DB_MAX_OUTPUT_PORT_TYPE
SS2[1] <= SS2.DB_MAX_OUTPUT_PORT_TYPE
SS2[2] <= SS2.DB_MAX_OUTPUT_PORT_TYPE
SS2[3] <= SS2.DB_MAX_OUTPUT_PORT_TYPE
SS2[4] <= SS2.DB_MAX_OUTPUT_PORT_TYPE
SS2[5] <= SS2.DB_MAX_OUTPUT_PORT_TYPE
SS2[6] <= SS2.DB_MAX_OUTPUT_PORT_TYPE
SS2[7] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SS3[0] <= SS3.DB_MAX_OUTPUT_PORT_TYPE
SS3[1] <= SS3.DB_MAX_OUTPUT_PORT_TYPE
SS3[2] <= SS3.DB_MAX_OUTPUT_PORT_TYPE
SS3[3] <= SS3.DB_MAX_OUTPUT_PORT_TYPE
SS3[4] <= SS3.DB_MAX_OUTPUT_PORT_TYPE
SS3[5] <= SS3.DB_MAX_OUTPUT_PORT_TYPE
SS3[6] <= SS3.DB_MAX_OUTPUT_PORT_TYPE
SS3[7] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SS4[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SS4[1] <= SS4.DB_MAX_OUTPUT_PORT_TYPE
SS4[2] <= SS4.DB_MAX_OUTPUT_PORT_TYPE
SS4[3] <= SS4.DB_MAX_OUTPUT_PORT_TYPE
SS4[4] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SS4[5] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SS4[6] <= SS4.DB_MAX_OUTPUT_PORT_TYPE
SS4[7] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SS5[0] <= SS5.DB_MAX_OUTPUT_PORT_TYPE
SS5[1] <= SS5.DB_MAX_OUTPUT_PORT_TYPE
SS5[2] <= SS5.DB_MAX_OUTPUT_PORT_TYPE
SS5[3] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SS5[4] <= SS5.DB_MAX_OUTPUT_PORT_TYPE
SS5[5] <= SS5.DB_MAX_OUTPUT_PORT_TYPE
SS5[6] <= SS5.DB_MAX_OUTPUT_PORT_TYPE
SS5[7] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|PWM|Controller:my_Controller|myQsys:my_myQsys
clk_clk => clk_clk.IN2
interface_address[0] => interface_address[0].IN1
interface_address[1] => interface_address[1].IN1
interface_address[2] => interface_address[2].IN1
interface_address[3] => interface_address[3].IN1
interface_address[4] => interface_address[4].IN1
interface_address[5] => interface_address[5].IN1
interface_address[6] => interface_address[6].IN1
interface_address[7] => interface_address[7].IN1
interface_address[8] => interface_address[8].IN1
interface_address[9] => interface_address[9].IN1
interface_address[10] => interface_address[10].IN1
interface_address[11] => interface_address[11].IN1
interface_address[12] => interface_address[12].IN1
interface_address[13] => interface_address[13].IN1
interface_address[14] => interface_address[14].IN1
interface_address[15] => interface_address[15].IN1
interface_address[16] => interface_address[16].IN1
interface_address[17] => interface_address[17].IN1
interface_address[18] => interface_address[18].IN1
interface_address[19] => interface_address[19].IN1
interface_address[20] => interface_address[20].IN1
interface_address[21] => interface_address[21].IN1
interface_address[22] => interface_address[22].IN1
interface_address[23] => interface_address[23].IN1
interface_address[24] => interface_address[24].IN1
interface_byteenable_n[0] => interface_byteenable_n[0].IN1
interface_byteenable_n[1] => interface_byteenable_n[1].IN1
interface_chipselect => interface_chipselect.IN1
interface_writedata[0] => interface_writedata[0].IN1
interface_writedata[1] => interface_writedata[1].IN1
interface_writedata[2] => interface_writedata[2].IN1
interface_writedata[3] => interface_writedata[3].IN1
interface_writedata[4] => interface_writedata[4].IN1
interface_writedata[5] => interface_writedata[5].IN1
interface_writedata[6] => interface_writedata[6].IN1
interface_writedata[7] => interface_writedata[7].IN1
interface_writedata[8] => interface_writedata[8].IN1
interface_writedata[9] => interface_writedata[9].IN1
interface_writedata[10] => interface_writedata[10].IN1
interface_writedata[11] => interface_writedata[11].IN1
interface_writedata[12] => interface_writedata[12].IN1
interface_writedata[13] => interface_writedata[13].IN1
interface_writedata[14] => interface_writedata[14].IN1
interface_writedata[15] => interface_writedata[15].IN1
interface_read_n => interface_read_n.IN1
interface_write_n => interface_write_n.IN1
interface_readdata[0] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.za_data
interface_readdata[1] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.za_data
interface_readdata[2] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.za_data
interface_readdata[3] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.za_data
interface_readdata[4] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.za_data
interface_readdata[5] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.za_data
interface_readdata[6] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.za_data
interface_readdata[7] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.za_data
interface_readdata[8] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.za_data
interface_readdata[9] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.za_data
interface_readdata[10] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.za_data
interface_readdata[11] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.za_data
interface_readdata[12] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.za_data
interface_readdata[13] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.za_data
interface_readdata[14] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.za_data
interface_readdata[15] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.za_data
interface_readdatavalid <= myQsys_new_sdram_controller_0:new_sdram_controller_0.za_valid
interface_waitrequest <= myQsys_new_sdram_controller_0:new_sdram_controller_0.za_waitrequest
reset_reset_n => _.IN1
wires_addr[0] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_addr
wires_addr[1] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_addr
wires_addr[2] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_addr
wires_addr[3] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_addr
wires_addr[4] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_addr
wires_addr[5] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_addr
wires_addr[6] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_addr
wires_addr[7] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_addr
wires_addr[8] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_addr
wires_addr[9] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_addr
wires_addr[10] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_addr
wires_addr[11] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_addr
wires_addr[12] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_addr
wires_ba[0] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_ba
wires_ba[1] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_ba
wires_cas_n <= myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_cas_n
wires_cke <= myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_cke
wires_cs_n <= myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_cs_n
wires_dq[0] <> myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_dq
wires_dq[1] <> myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_dq
wires_dq[2] <> myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_dq
wires_dq[3] <> myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_dq
wires_dq[4] <> myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_dq
wires_dq[5] <> myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_dq
wires_dq[6] <> myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_dq
wires_dq[7] <> myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_dq
wires_dq[8] <> myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_dq
wires_dq[9] <> myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_dq
wires_dq[10] <> myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_dq
wires_dq[11] <> myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_dq
wires_dq[12] <> myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_dq
wires_dq[13] <> myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_dq
wires_dq[14] <> myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_dq
wires_dq[15] <> myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_dq
wires_dqm[0] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_dqm
wires_dqm[1] <= myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_dqm
wires_ras_n <= myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_ras_n
wires_we_n <= myQsys_new_sdram_controller_0:new_sdram_controller_0.zs_we_n


|PWM|Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0
az_addr[0] => az_addr[0].IN1
az_addr[1] => az_addr[1].IN1
az_addr[2] => az_addr[2].IN1
az_addr[3] => az_addr[3].IN1
az_addr[4] => az_addr[4].IN1
az_addr[5] => az_addr[5].IN1
az_addr[6] => az_addr[6].IN1
az_addr[7] => az_addr[7].IN1
az_addr[8] => az_addr[8].IN1
az_addr[9] => az_addr[9].IN1
az_addr[10] => az_addr[10].IN1
az_addr[11] => az_addr[11].IN1
az_addr[12] => az_addr[12].IN1
az_addr[13] => az_addr[13].IN1
az_addr[14] => az_addr[14].IN1
az_addr[15] => az_addr[15].IN1
az_addr[16] => az_addr[16].IN1
az_addr[17] => az_addr[17].IN1
az_addr[18] => az_addr[18].IN1
az_addr[19] => az_addr[19].IN1
az_addr[20] => az_addr[20].IN1
az_addr[21] => az_addr[21].IN1
az_addr[22] => az_addr[22].IN1
az_addr[23] => az_addr[23].IN1
az_addr[24] => az_addr[24].IN1
az_be_n[0] => comb.DATAA
az_be_n[1] => comb.DATAA
az_cs => ~NO_FANOUT~
az_data[0] => az_data[0].IN1
az_data[1] => az_data[1].IN1
az_data[2] => az_data[2].IN1
az_data[3] => az_data[3].IN1
az_data[4] => az_data[4].IN1
az_data[5] => az_data[5].IN1
az_data[6] => az_data[6].IN1
az_data[7] => az_data[7].IN1
az_data[8] => az_data[8].IN1
az_data[9] => az_data[9].IN1
az_data[10] => az_data[10].IN1
az_data[11] => az_data[11].IN1
az_data[12] => az_data[12].IN1
az_data[13] => az_data[13].IN1
az_data[14] => az_data[14].IN1
az_data[15] => az_data[15].IN1
az_rd_n => comb.IN0
az_wr_n => az_wr_n.IN1
clk => clk.IN1
reset_n => reset_n.IN1
za_data[0] <= za_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[1] <= za_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[2] <= za_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[3] <= za_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[4] <= za_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[5] <= za_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[6] <= za_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[7] <= za_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[8] <= za_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[9] <= za_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[10] <= za_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[11] <= za_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[12] <= za_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[13] <= za_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[14] <= za_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[15] <= za_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_valid <= za_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_waitrequest <= myQsys_new_sdram_controller_0_input_efifo_module:the_myQsys_new_sdram_controller_0_input_efifo_module.full
zs_addr[0] <= zs_addr[0].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[1] <= zs_addr[1].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[2] <= zs_addr[2].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[3] <= zs_addr[3].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[4] <= zs_addr[4].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[5] <= zs_addr[5].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[6] <= zs_addr[6].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[7] <= zs_addr[7].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[8] <= zs_addr[8].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[9] <= zs_addr[9].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[10] <= zs_addr[10].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[11] <= zs_addr[11].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[12] <= zs_addr[12].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[0] <= zs_ba[0].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[1] <= zs_ba[1].DB_MAX_OUTPUT_PORT_TYPE
zs_cas_n <= zs_cas_n.DB_MAX_OUTPUT_PORT_TYPE
zs_cke <= <VCC>
zs_cs_n <= zs_cs_n.DB_MAX_OUTPUT_PORT_TYPE
zs_dq[0] <> zs_dq[0]
zs_dq[1] <> zs_dq[1]
zs_dq[2] <> zs_dq[2]
zs_dq[3] <> zs_dq[3]
zs_dq[4] <> zs_dq[4]
zs_dq[5] <> zs_dq[5]
zs_dq[6] <> zs_dq[6]
zs_dq[7] <> zs_dq[7]
zs_dq[8] <> zs_dq[8]
zs_dq[9] <> zs_dq[9]
zs_dq[10] <> zs_dq[10]
zs_dq[11] <> zs_dq[11]
zs_dq[12] <> zs_dq[12]
zs_dq[13] <> zs_dq[13]
zs_dq[14] <> zs_dq[14]
zs_dq[15] <> zs_dq[15]
zs_dqm[0] <= zs_dqm[0].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[1] <= zs_dqm[1].DB_MAX_OUTPUT_PORT_TYPE
zs_ras_n <= zs_ras_n.DB_MAX_OUTPUT_PORT_TYPE
zs_we_n <= zs_we_n.DB_MAX_OUTPUT_PORT_TYPE


|PWM|Controller:my_Controller|myQsys:my_myQsys|myQsys_new_sdram_controller_0:new_sdram_controller_0|myQsys_new_sdram_controller_0_input_efifo_module:the_myQsys_new_sdram_controller_0_input_efifo_module
clk => entry_0[0].CLK
clk => entry_0[1].CLK
clk => entry_0[2].CLK
clk => entry_0[3].CLK
clk => entry_0[4].CLK
clk => entry_0[5].CLK
clk => entry_0[6].CLK
clk => entry_0[7].CLK
clk => entry_0[8].CLK
clk => entry_0[9].CLK
clk => entry_0[10].CLK
clk => entry_0[11].CLK
clk => entry_0[12].CLK
clk => entry_0[13].CLK
clk => entry_0[14].CLK
clk => entry_0[15].CLK
clk => entry_0[16].CLK
clk => entry_0[17].CLK
clk => entry_0[18].CLK
clk => entry_0[19].CLK
clk => entry_0[20].CLK
clk => entry_0[21].CLK
clk => entry_0[22].CLK
clk => entry_0[23].CLK
clk => entry_0[24].CLK
clk => entry_0[25].CLK
clk => entry_0[26].CLK
clk => entry_0[27].CLK
clk => entry_0[28].CLK
clk => entry_0[29].CLK
clk => entry_0[30].CLK
clk => entry_0[31].CLK
clk => entry_0[32].CLK
clk => entry_0[33].CLK
clk => entry_0[34].CLK
clk => entry_0[35].CLK
clk => entry_0[36].CLK
clk => entry_0[37].CLK
clk => entry_0[38].CLK
clk => entry_0[39].CLK
clk => entry_0[40].CLK
clk => entry_0[41].CLK
clk => entry_0[42].CLK
clk => entry_0[43].CLK
clk => entry_1[0].CLK
clk => entry_1[1].CLK
clk => entry_1[2].CLK
clk => entry_1[3].CLK
clk => entry_1[4].CLK
clk => entry_1[5].CLK
clk => entry_1[6].CLK
clk => entry_1[7].CLK
clk => entry_1[8].CLK
clk => entry_1[9].CLK
clk => entry_1[10].CLK
clk => entry_1[11].CLK
clk => entry_1[12].CLK
clk => entry_1[13].CLK
clk => entry_1[14].CLK
clk => entry_1[15].CLK
clk => entry_1[16].CLK
clk => entry_1[17].CLK
clk => entry_1[18].CLK
clk => entry_1[19].CLK
clk => entry_1[20].CLK
clk => entry_1[21].CLK
clk => entry_1[22].CLK
clk => entry_1[23].CLK
clk => entry_1[24].CLK
clk => entry_1[25].CLK
clk => entry_1[26].CLK
clk => entry_1[27].CLK
clk => entry_1[28].CLK
clk => entry_1[29].CLK
clk => entry_1[30].CLK
clk => entry_1[31].CLK
clk => entry_1[32].CLK
clk => entry_1[33].CLK
clk => entry_1[34].CLK
clk => entry_1[35].CLK
clk => entry_1[36].CLK
clk => entry_1[37].CLK
clk => entry_1[38].CLK
clk => entry_1[39].CLK
clk => entry_1[40].CLK
clk => entry_1[41].CLK
clk => entry_1[42].CLK
clk => entry_1[43].CLK
clk => entries[0].CLK
clk => entries[1].CLK
clk => rd_address.CLK
clk => wr_address.CLK
rd => Mux0.IN2
rd => Mux1.IN4
rd => Mux2.IN4
rd => Mux3.IN4
reset_n => entries[0].ACLR
reset_n => entries[1].ACLR
reset_n => rd_address.ACLR
reset_n => wr_address.ACLR
wr => Mux0.IN3
wr => Mux1.IN5
wr => Mux2.IN5
wr => Mux3.IN5
wr => always2.IN1
wr_data[0] => entry_1.DATAB
wr_data[0] => entry_0.DATAA
wr_data[1] => entry_1.DATAB
wr_data[1] => entry_0.DATAA
wr_data[2] => entry_1.DATAB
wr_data[2] => entry_0.DATAA
wr_data[3] => entry_1.DATAB
wr_data[3] => entry_0.DATAA
wr_data[4] => entry_1.DATAB
wr_data[4] => entry_0.DATAA
wr_data[5] => entry_1.DATAB
wr_data[5] => entry_0.DATAA
wr_data[6] => entry_1.DATAB
wr_data[6] => entry_0.DATAA
wr_data[7] => entry_1.DATAB
wr_data[7] => entry_0.DATAA
wr_data[8] => entry_1.DATAB
wr_data[8] => entry_0.DATAA
wr_data[9] => entry_1.DATAB
wr_data[9] => entry_0.DATAA
wr_data[10] => entry_1.DATAB
wr_data[10] => entry_0.DATAA
wr_data[11] => entry_1.DATAB
wr_data[11] => entry_0.DATAA
wr_data[12] => entry_1.DATAB
wr_data[12] => entry_0.DATAA
wr_data[13] => entry_1.DATAB
wr_data[13] => entry_0.DATAA
wr_data[14] => entry_1.DATAB
wr_data[14] => entry_0.DATAA
wr_data[15] => entry_1.DATAB
wr_data[15] => entry_0.DATAA
wr_data[16] => entry_1.DATAB
wr_data[16] => entry_0.DATAA
wr_data[17] => entry_1.DATAB
wr_data[17] => entry_0.DATAA
wr_data[18] => entry_1.DATAB
wr_data[18] => entry_0.DATAA
wr_data[19] => entry_1.DATAB
wr_data[19] => entry_0.DATAA
wr_data[20] => entry_1.DATAB
wr_data[20] => entry_0.DATAA
wr_data[21] => entry_1.DATAB
wr_data[21] => entry_0.DATAA
wr_data[22] => entry_1.DATAB
wr_data[22] => entry_0.DATAA
wr_data[23] => entry_1.DATAB
wr_data[23] => entry_0.DATAA
wr_data[24] => entry_1.DATAB
wr_data[24] => entry_0.DATAA
wr_data[25] => entry_1.DATAB
wr_data[25] => entry_0.DATAA
wr_data[26] => entry_1.DATAB
wr_data[26] => entry_0.DATAA
wr_data[27] => entry_1.DATAB
wr_data[27] => entry_0.DATAA
wr_data[28] => entry_1.DATAB
wr_data[28] => entry_0.DATAA
wr_data[29] => entry_1.DATAB
wr_data[29] => entry_0.DATAA
wr_data[30] => entry_1.DATAB
wr_data[30] => entry_0.DATAA
wr_data[31] => entry_1.DATAB
wr_data[31] => entry_0.DATAA
wr_data[32] => entry_1.DATAB
wr_data[32] => entry_0.DATAA
wr_data[33] => entry_1.DATAB
wr_data[33] => entry_0.DATAA
wr_data[34] => entry_1.DATAB
wr_data[34] => entry_0.DATAA
wr_data[35] => entry_1.DATAB
wr_data[35] => entry_0.DATAA
wr_data[36] => entry_1.DATAB
wr_data[36] => entry_0.DATAA
wr_data[37] => entry_1.DATAB
wr_data[37] => entry_0.DATAA
wr_data[38] => entry_1.DATAB
wr_data[38] => entry_0.DATAA
wr_data[39] => entry_1.DATAB
wr_data[39] => entry_0.DATAA
wr_data[40] => entry_1.DATAB
wr_data[40] => entry_0.DATAA
wr_data[41] => entry_1.DATAB
wr_data[41] => entry_0.DATAA
wr_data[42] => entry_1.DATAB
wr_data[42] => entry_0.DATAA
wr_data[43] => entry_1.DATAB
wr_data[43] => entry_0.DATAA
almost_empty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[32] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[33] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[34] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[35] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[36] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[37] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[38] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[39] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[40] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[41] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[42] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[43] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE


|PWM|Controller:my_Controller|myQsys:my_myQsys|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|PWM|Controller:my_Controller|myQsys:my_myQsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|PWM|Controller:my_Controller|myQsys:my_myQsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|PWM|Controller:my_Controller|RAMRAMAM:my_RAM
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|PWM|Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_tpn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tpn1:auto_generated.data_a[0]
data_a[1] => altsyncram_tpn1:auto_generated.data_a[1]
data_a[2] => altsyncram_tpn1:auto_generated.data_a[2]
data_a[3] => altsyncram_tpn1:auto_generated.data_a[3]
data_a[4] => altsyncram_tpn1:auto_generated.data_a[4]
data_a[5] => altsyncram_tpn1:auto_generated.data_a[5]
data_a[6] => altsyncram_tpn1:auto_generated.data_a[6]
data_a[7] => altsyncram_tpn1:auto_generated.data_a[7]
data_a[8] => altsyncram_tpn1:auto_generated.data_a[8]
data_a[9] => altsyncram_tpn1:auto_generated.data_a[9]
data_a[10] => altsyncram_tpn1:auto_generated.data_a[10]
data_a[11] => altsyncram_tpn1:auto_generated.data_a[11]
data_a[12] => altsyncram_tpn1:auto_generated.data_a[12]
data_a[13] => altsyncram_tpn1:auto_generated.data_a[13]
data_a[14] => altsyncram_tpn1:auto_generated.data_a[14]
data_a[15] => altsyncram_tpn1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_tpn1:auto_generated.address_a[0]
address_a[1] => altsyncram_tpn1:auto_generated.address_a[1]
address_a[2] => altsyncram_tpn1:auto_generated.address_a[2]
address_a[3] => altsyncram_tpn1:auto_generated.address_a[3]
address_a[4] => altsyncram_tpn1:auto_generated.address_a[4]
address_a[5] => altsyncram_tpn1:auto_generated.address_a[5]
address_a[6] => altsyncram_tpn1:auto_generated.address_a[6]
address_a[7] => altsyncram_tpn1:auto_generated.address_a[7]
address_a[8] => altsyncram_tpn1:auto_generated.address_a[8]
address_a[9] => altsyncram_tpn1:auto_generated.address_a[9]
address_a[10] => altsyncram_tpn1:auto_generated.address_a[10]
address_b[0] => altsyncram_tpn1:auto_generated.address_b[0]
address_b[1] => altsyncram_tpn1:auto_generated.address_b[1]
address_b[2] => altsyncram_tpn1:auto_generated.address_b[2]
address_b[3] => altsyncram_tpn1:auto_generated.address_b[3]
address_b[4] => altsyncram_tpn1:auto_generated.address_b[4]
address_b[5] => altsyncram_tpn1:auto_generated.address_b[5]
address_b[6] => altsyncram_tpn1:auto_generated.address_b[6]
address_b[7] => altsyncram_tpn1:auto_generated.address_b[7]
address_b[8] => altsyncram_tpn1:auto_generated.address_b[8]
address_b[9] => altsyncram_tpn1:auto_generated.address_b[9]
address_b[10] => altsyncram_tpn1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tpn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_tpn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_tpn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_tpn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_tpn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_tpn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_tpn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_tpn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_tpn1:auto_generated.q_b[7]
q_b[8] <= altsyncram_tpn1:auto_generated.q_b[8]
q_b[9] <= altsyncram_tpn1:auto_generated.q_b[9]
q_b[10] <= altsyncram_tpn1:auto_generated.q_b[10]
q_b[11] <= altsyncram_tpn1:auto_generated.q_b[11]
q_b[12] <= altsyncram_tpn1:auto_generated.q_b[12]
q_b[13] <= altsyncram_tpn1:auto_generated.q_b[13]
q_b[14] <= altsyncram_tpn1:auto_generated.q_b[14]
q_b[15] <= altsyncram_tpn1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|PWM|Controller:my_Controller|RAMRAMAM:my_RAM|altsyncram:altsyncram_component|altsyncram_tpn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|PWM|Controller:my_Controller|Arbiter:my_Arbiter
M100CLK => M100CLK.IN3
reset => reset.IN3
data_in[0] => q_temp.DATAB
data_in[0] => i_temp.DATAA
data_in[1] => q_temp.DATAB
data_in[1] => i_temp.DATAA
data_in[2] => q_temp.DATAB
data_in[2] => i_temp.DATAA
data_in[3] => q_temp.DATAB
data_in[3] => i_temp.DATAA
data_in[4] => q_temp.DATAB
data_in[4] => i_temp.DATAA
data_in[5] => q_temp.DATAB
data_in[5] => i_temp.DATAA
data_in[6] => q_temp.DATAB
data_in[6] => i_temp.DATAA
data_in[7] => q_temp.DATAB
data_in[7] => i_temp.DATAA
data_in[8] => q_temp.DATAB
data_in[8] => i_temp.DATAA
data_in[9] => q_temp.DATAB
data_in[9] => i_temp.DATAA
data_in[10] => q_temp.DATAB
data_in[10] => i_temp.DATAA
data_in[11] => q_temp.DATAB
data_in[11] => i_temp.DATAA
data_in[12] => q_temp.DATAB
data_in[12] => i_temp.DATAA
data_in[13] => q_temp.DATAB
data_in[13] => i_temp.DATAA
data_in[14] => q_temp.DATAB
data_in[14] => i_temp.DATAA
data_in[15] => q_temp.DATAB
data_in[15] => i_temp.DATAA
doppler_shift[0] => doppler_shift[0].IN1
doppler_shift[1] => doppler_shift[1].IN1
doppler_shift[2] => doppler_shift[2].IN1
doppler_shift[3] => doppler_shift[3].IN1
doppler_shift[4] => doppler_shift[4].IN1
doppler_shift[5] => doppler_shift[5].IN1
doppler_shift[6] => doppler_shift[6].IN1
doppler_shift[7] => doppler_shift[7].IN1
doppler_shift[8] => doppler_shift[8].IN1
doppler_shift[9] => doppler_shift[9].IN1
doppler_shift[10] => doppler_shift[10].IN1
doppler_shift[11] => doppler_shift[11].IN1
doppler_shift[12] => doppler_shift[12].IN1
doppler_shift[13] => doppler_shift[13].IN1
doppler_shift[14] => doppler_shift[14].IN1
doppler_shift[15] => doppler_shift[15].IN1
doppler_shift[16] => doppler_shift[16].IN1
doppler_shift[17] => doppler_shift[17].IN1
doppler_shift[18] => doppler_shift[18].IN1
doppler_shift[19] => doppler_shift[19].IN1
doppler_shift[20] => doppler_shift[20].IN1
doppler_shift[21] => doppler_shift[21].IN1
doppler_shift[22] => doppler_shift[22].IN1
doppler_shift[23] => doppler_shift[23].IN1
doppler_shift[24] => doppler_shift[24].IN1
doppler_shift[25] => doppler_shift[25].IN1
doppler_shift[26] => doppler_shift[26].IN1
doppler_shift[27] => doppler_shift[27].IN1
doppler_shift[28] => doppler_shift[28].IN1
doppler_shift[29] => doppler_shift[29].IN1
doppler_shift[30] => doppler_shift[30].IN1
doppler_shift[31] => doppler_shift[31].IN1
arbiter_ready <= Adder:my_Adder.port4
shifted_output[0] <= shifted_output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[1] <= shifted_output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[2] <= shifted_output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[3] <= shifted_output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[4] <= shifted_output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[5] <= shifted_output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[6] <= shifted_output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[7] <= shifted_output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[8] <= shifted_output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[9] <= shifted_output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[10] <= shifted_output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[11] <= shifted_output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[12] <= shifted_output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[13] <= shifted_output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[14] <= shifted_output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[15] <= shifted_output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[16] <= shifted_output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[17] <= shifted_output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[18] <= shifted_output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[19] <= shifted_output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[20] <= shifted_output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[21] <= shifted_output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[22] <= shifted_output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[23] <= shifted_output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[24] <= shifted_output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[25] <= shifted_output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[26] <= shifted_output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[27] <= shifted_output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[28] <= shifted_output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[29] <= shifted_output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[30] <= shifted_output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifted_output[31] <= shifted_output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[0] <= q_shifted_val[0].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[1] <= q_shifted_val[1].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[2] <= q_shifted_val[2].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[3] <= q_shifted_val[3].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[4] <= q_shifted_val[4].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[5] <= q_shifted_val[5].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[6] <= q_shifted_val[6].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[7] <= q_shifted_val[7].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[8] <= q_shifted_val[8].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[9] <= q_shifted_val[9].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[10] <= q_shifted_val[10].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[11] <= q_shifted_val[11].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[12] <= q_shifted_val[12].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[13] <= q_shifted_val[13].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[14] <= q_shifted_val[14].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[15] <= q_shifted_val[15].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[16] <= q_shifted_val[16].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[17] <= q_shifted_val[17].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[18] <= q_shifted_val[18].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[19] <= q_shifted_val[19].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[20] <= q_shifted_val[20].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[21] <= q_shifted_val[21].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[22] <= q_shifted_val[22].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[23] <= q_shifted_val[23].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[24] <= q_shifted_val[24].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[25] <= q_shifted_val[25].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[26] <= q_shifted_val[26].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[27] <= q_shifted_val[27].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[28] <= q_shifted_val[28].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[29] <= q_shifted_val[29].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[30] <= q_shifted_val[30].DB_MAX_OUTPUT_PORT_TYPE
u_q_shifted[31] <= q_shifted_val[31].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[0] <= i_shited_val[0].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[1] <= i_shited_val[1].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[2] <= i_shited_val[2].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[3] <= i_shited_val[3].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[4] <= i_shited_val[4].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[5] <= i_shited_val[5].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[6] <= i_shited_val[6].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[7] <= i_shited_val[7].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[8] <= i_shited_val[8].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[9] <= i_shited_val[9].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[10] <= i_shited_val[10].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[11] <= i_shited_val[11].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[12] <= i_shited_val[12].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[13] <= i_shited_val[13].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[14] <= i_shited_val[14].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[15] <= i_shited_val[15].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[16] <= i_shited_val[16].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[17] <= i_shited_val[17].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[18] <= i_shited_val[18].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[19] <= i_shited_val[19].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[20] <= i_shited_val[20].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[21] <= i_shited_val[21].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[22] <= i_shited_val[22].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[23] <= i_shited_val[23].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[24] <= i_shited_val[24].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[25] <= i_shited_val[25].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[26] <= i_shited_val[26].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[27] <= i_shited_val[27].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[28] <= i_shited_val[28].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[29] <= i_shited_val[29].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[30] <= i_shited_val[30].DB_MAX_OUTPUT_PORT_TYPE
u_i_shited[31] <= i_shited_val[31].DB_MAX_OUTPUT_PORT_TYPE


|PWM|Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO
doppler_shift[0] => Add1.IN32
doppler_shift[1] => Add1.IN31
doppler_shift[2] => Add1.IN30
doppler_shift[3] => Add1.IN29
doppler_shift[4] => Add1.IN28
doppler_shift[5] => Add1.IN27
doppler_shift[6] => Add1.IN26
doppler_shift[7] => Add1.IN25
doppler_shift[8] => Add1.IN24
doppler_shift[9] => Add1.IN23
doppler_shift[10] => Add1.IN22
doppler_shift[11] => Add1.IN21
doppler_shift[12] => Add1.IN20
doppler_shift[13] => Add1.IN19
doppler_shift[14] => Add1.IN18
doppler_shift[15] => Add1.IN17
doppler_shift[16] => Add1.IN16
doppler_shift[17] => Add1.IN15
doppler_shift[18] => Add1.IN14
doppler_shift[19] => Add1.IN13
doppler_shift[20] => Add1.IN12
doppler_shift[21] => Add1.IN11
doppler_shift[22] => Add1.IN10
doppler_shift[23] => Add1.IN9
doppler_shift[24] => Add1.IN8
doppler_shift[25] => Add1.IN7
doppler_shift[26] => Add1.IN6
doppler_shift[27] => Add1.IN5
doppler_shift[28] => Add1.IN4
doppler_shift[29] => Add1.IN3
doppler_shift[30] => Add1.IN2
doppler_shift[31] => Add1.IN1
M100CLK => M100CLK.IN1
reset => local_reset.DATAIN
sin[0] <= Sine_LUT:my_Sine_LUT.port3
sin[1] <= Sine_LUT:my_Sine_LUT.port3
sin[2] <= Sine_LUT:my_Sine_LUT.port3
sin[3] <= Sine_LUT:my_Sine_LUT.port3
sin[4] <= Sine_LUT:my_Sine_LUT.port3
sin[5] <= Sine_LUT:my_Sine_LUT.port3
sin[6] <= Sine_LUT:my_Sine_LUT.port3
sin[7] <= Sine_LUT:my_Sine_LUT.port3
sin[8] <= Sine_LUT:my_Sine_LUT.port3
sin[9] <= Sine_LUT:my_Sine_LUT.port3
sin[10] <= Sine_LUT:my_Sine_LUT.port3
sin[11] <= Sine_LUT:my_Sine_LUT.port3
sin[12] <= Sine_LUT:my_Sine_LUT.port3
sin[13] <= Sine_LUT:my_Sine_LUT.port3
sin[14] <= Sine_LUT:my_Sine_LUT.port3
sin[15] <= Sine_LUT:my_Sine_LUT.port3
sin[16] <= Sine_LUT:my_Sine_LUT.port3
cos[0] <= Sine_LUT:my_Sine_LUT.port4
cos[1] <= Sine_LUT:my_Sine_LUT.port4
cos[2] <= Sine_LUT:my_Sine_LUT.port4
cos[3] <= Sine_LUT:my_Sine_LUT.port4
cos[4] <= Sine_LUT:my_Sine_LUT.port4
cos[5] <= Sine_LUT:my_Sine_LUT.port4
cos[6] <= Sine_LUT:my_Sine_LUT.port4
cos[7] <= Sine_LUT:my_Sine_LUT.port4
cos[8] <= Sine_LUT:my_Sine_LUT.port4
cos[9] <= Sine_LUT:my_Sine_LUT.port4
cos[10] <= Sine_LUT:my_Sine_LUT.port4
cos[11] <= Sine_LUT:my_Sine_LUT.port4
cos[12] <= Sine_LUT:my_Sine_LUT.port4
cos[13] <= Sine_LUT:my_Sine_LUT.port4
cos[14] <= Sine_LUT:my_Sine_LUT.port4
cos[15] <= Sine_LUT:my_Sine_LUT.port4
cos[16] <= Sine_LUT:my_Sine_LUT.port4


|PWM|Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
clock => clock.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|PWM|Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ck22:auto_generated.data_a[0]
data_a[1] => altsyncram_ck22:auto_generated.data_a[1]
data_a[2] => altsyncram_ck22:auto_generated.data_a[2]
data_a[3] => altsyncram_ck22:auto_generated.data_a[3]
data_a[4] => altsyncram_ck22:auto_generated.data_a[4]
data_a[5] => altsyncram_ck22:auto_generated.data_a[5]
data_a[6] => altsyncram_ck22:auto_generated.data_a[6]
data_a[7] => altsyncram_ck22:auto_generated.data_a[7]
data_a[8] => altsyncram_ck22:auto_generated.data_a[8]
data_a[9] => altsyncram_ck22:auto_generated.data_a[9]
data_a[10] => altsyncram_ck22:auto_generated.data_a[10]
data_a[11] => altsyncram_ck22:auto_generated.data_a[11]
data_a[12] => altsyncram_ck22:auto_generated.data_a[12]
data_a[13] => altsyncram_ck22:auto_generated.data_a[13]
data_a[14] => altsyncram_ck22:auto_generated.data_a[14]
data_a[15] => altsyncram_ck22:auto_generated.data_a[15]
data_b[0] => altsyncram_ck22:auto_generated.data_b[0]
data_b[1] => altsyncram_ck22:auto_generated.data_b[1]
data_b[2] => altsyncram_ck22:auto_generated.data_b[2]
data_b[3] => altsyncram_ck22:auto_generated.data_b[3]
data_b[4] => altsyncram_ck22:auto_generated.data_b[4]
data_b[5] => altsyncram_ck22:auto_generated.data_b[5]
data_b[6] => altsyncram_ck22:auto_generated.data_b[6]
data_b[7] => altsyncram_ck22:auto_generated.data_b[7]
data_b[8] => altsyncram_ck22:auto_generated.data_b[8]
data_b[9] => altsyncram_ck22:auto_generated.data_b[9]
data_b[10] => altsyncram_ck22:auto_generated.data_b[10]
data_b[11] => altsyncram_ck22:auto_generated.data_b[11]
data_b[12] => altsyncram_ck22:auto_generated.data_b[12]
data_b[13] => altsyncram_ck22:auto_generated.data_b[13]
data_b[14] => altsyncram_ck22:auto_generated.data_b[14]
data_b[15] => altsyncram_ck22:auto_generated.data_b[15]
address_a[0] => altsyncram_ck22:auto_generated.address_a[0]
address_a[1] => altsyncram_ck22:auto_generated.address_a[1]
address_a[2] => altsyncram_ck22:auto_generated.address_a[2]
address_a[3] => altsyncram_ck22:auto_generated.address_a[3]
address_a[4] => altsyncram_ck22:auto_generated.address_a[4]
address_a[5] => altsyncram_ck22:auto_generated.address_a[5]
address_a[6] => altsyncram_ck22:auto_generated.address_a[6]
address_a[7] => altsyncram_ck22:auto_generated.address_a[7]
address_a[8] => altsyncram_ck22:auto_generated.address_a[8]
address_a[9] => altsyncram_ck22:auto_generated.address_a[9]
address_a[10] => altsyncram_ck22:auto_generated.address_a[10]
address_a[11] => altsyncram_ck22:auto_generated.address_a[11]
address_b[0] => altsyncram_ck22:auto_generated.address_b[0]
address_b[1] => altsyncram_ck22:auto_generated.address_b[1]
address_b[2] => altsyncram_ck22:auto_generated.address_b[2]
address_b[3] => altsyncram_ck22:auto_generated.address_b[3]
address_b[4] => altsyncram_ck22:auto_generated.address_b[4]
address_b[5] => altsyncram_ck22:auto_generated.address_b[5]
address_b[6] => altsyncram_ck22:auto_generated.address_b[6]
address_b[7] => altsyncram_ck22:auto_generated.address_b[7]
address_b[8] => altsyncram_ck22:auto_generated.address_b[8]
address_b[9] => altsyncram_ck22:auto_generated.address_b[9]
address_b[10] => altsyncram_ck22:auto_generated.address_b[10]
address_b[11] => altsyncram_ck22:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ck22:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ck22:auto_generated.q_a[0]
q_a[1] <= altsyncram_ck22:auto_generated.q_a[1]
q_a[2] <= altsyncram_ck22:auto_generated.q_a[2]
q_a[3] <= altsyncram_ck22:auto_generated.q_a[3]
q_a[4] <= altsyncram_ck22:auto_generated.q_a[4]
q_a[5] <= altsyncram_ck22:auto_generated.q_a[5]
q_a[6] <= altsyncram_ck22:auto_generated.q_a[6]
q_a[7] <= altsyncram_ck22:auto_generated.q_a[7]
q_a[8] <= altsyncram_ck22:auto_generated.q_a[8]
q_a[9] <= altsyncram_ck22:auto_generated.q_a[9]
q_a[10] <= altsyncram_ck22:auto_generated.q_a[10]
q_a[11] <= altsyncram_ck22:auto_generated.q_a[11]
q_a[12] <= altsyncram_ck22:auto_generated.q_a[12]
q_a[13] <= altsyncram_ck22:auto_generated.q_a[13]
q_a[14] <= altsyncram_ck22:auto_generated.q_a[14]
q_a[15] <= altsyncram_ck22:auto_generated.q_a[15]
q_b[0] <= altsyncram_ck22:auto_generated.q_b[0]
q_b[1] <= altsyncram_ck22:auto_generated.q_b[1]
q_b[2] <= altsyncram_ck22:auto_generated.q_b[2]
q_b[3] <= altsyncram_ck22:auto_generated.q_b[3]
q_b[4] <= altsyncram_ck22:auto_generated.q_b[4]
q_b[5] <= altsyncram_ck22:auto_generated.q_b[5]
q_b[6] <= altsyncram_ck22:auto_generated.q_b[6]
q_b[7] <= altsyncram_ck22:auto_generated.q_b[7]
q_b[8] <= altsyncram_ck22:auto_generated.q_b[8]
q_b[9] <= altsyncram_ck22:auto_generated.q_b[9]
q_b[10] <= altsyncram_ck22:auto_generated.q_b[10]
q_b[11] <= altsyncram_ck22:auto_generated.q_b[11]
q_b[12] <= altsyncram_ck22:auto_generated.q_b[12]
q_b[13] <= altsyncram_ck22:auto_generated.q_b[13]
q_b[14] <= altsyncram_ck22:auto_generated.q_b[14]
q_b[15] <= altsyncram_ck22:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|PWM|Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT


|PWM|Controller:my_Controller|Arbiter:my_Arbiter|Frequency_Shifter:my_Frequency_Shifter
M100CLK => q_shifted_val[0]~reg0.CLK
M100CLK => q_shifted_val[1]~reg0.CLK
M100CLK => q_shifted_val[2]~reg0.CLK
M100CLK => q_shifted_val[3]~reg0.CLK
M100CLK => q_shifted_val[4]~reg0.CLK
M100CLK => q_shifted_val[5]~reg0.CLK
M100CLK => q_shifted_val[6]~reg0.CLK
M100CLK => q_shifted_val[7]~reg0.CLK
M100CLK => q_shifted_val[8]~reg0.CLK
M100CLK => q_shifted_val[9]~reg0.CLK
M100CLK => q_shifted_val[10]~reg0.CLK
M100CLK => q_shifted_val[11]~reg0.CLK
M100CLK => q_shifted_val[12]~reg0.CLK
M100CLK => q_shifted_val[13]~reg0.CLK
M100CLK => q_shifted_val[14]~reg0.CLK
M100CLK => q_shifted_val[15]~reg0.CLK
M100CLK => q_shifted_val[16]~reg0.CLK
M100CLK => q_shifted_val[17]~reg0.CLK
M100CLK => q_shifted_val[18]~reg0.CLK
M100CLK => q_shifted_val[19]~reg0.CLK
M100CLK => q_shifted_val[20]~reg0.CLK
M100CLK => q_shifted_val[21]~reg0.CLK
M100CLK => q_shifted_val[22]~reg0.CLK
M100CLK => q_shifted_val[23]~reg0.CLK
M100CLK => q_shifted_val[24]~reg0.CLK
M100CLK => q_shifted_val[25]~reg0.CLK
M100CLK => q_shifted_val[26]~reg0.CLK
M100CLK => q_shifted_val[27]~reg0.CLK
M100CLK => q_shifted_val[28]~reg0.CLK
M100CLK => q_shifted_val[29]~reg0.CLK
M100CLK => q_shifted_val[30]~reg0.CLK
M100CLK => q_shifted_val[31]~reg0.CLK
M100CLK => i_shited_val[0]~reg0.CLK
M100CLK => i_shited_val[1]~reg0.CLK
M100CLK => i_shited_val[2]~reg0.CLK
M100CLK => i_shited_val[3]~reg0.CLK
M100CLK => i_shited_val[4]~reg0.CLK
M100CLK => i_shited_val[5]~reg0.CLK
M100CLK => i_shited_val[6]~reg0.CLK
M100CLK => i_shited_val[7]~reg0.CLK
M100CLK => i_shited_val[8]~reg0.CLK
M100CLK => i_shited_val[9]~reg0.CLK
M100CLK => i_shited_val[10]~reg0.CLK
M100CLK => i_shited_val[11]~reg0.CLK
M100CLK => i_shited_val[12]~reg0.CLK
M100CLK => i_shited_val[13]~reg0.CLK
M100CLK => i_shited_val[14]~reg0.CLK
M100CLK => i_shited_val[15]~reg0.CLK
M100CLK => i_shited_val[16]~reg0.CLK
M100CLK => i_shited_val[17]~reg0.CLK
M100CLK => i_shited_val[18]~reg0.CLK
M100CLK => i_shited_val[19]~reg0.CLK
M100CLK => i_shited_val[20]~reg0.CLK
M100CLK => i_shited_val[21]~reg0.CLK
M100CLK => i_shited_val[22]~reg0.CLK
M100CLK => i_shited_val[23]~reg0.CLK
M100CLK => i_shited_val[24]~reg0.CLK
M100CLK => i_shited_val[25]~reg0.CLK
M100CLK => i_shited_val[26]~reg0.CLK
M100CLK => i_shited_val[27]~reg0.CLK
M100CLK => i_shited_val[28]~reg0.CLK
M100CLK => i_shited_val[29]~reg0.CLK
M100CLK => i_shited_val[30]~reg0.CLK
M100CLK => i_shited_val[31]~reg0.CLK
M100CLK => q_temp[0].CLK
M100CLK => q_temp[1].CLK
M100CLK => q_temp[2].CLK
M100CLK => q_temp[3].CLK
M100CLK => q_temp[4].CLK
M100CLK => q_temp[5].CLK
M100CLK => q_temp[6].CLK
M100CLK => q_temp[7].CLK
M100CLK => q_temp[8].CLK
M100CLK => q_temp[9].CLK
M100CLK => q_temp[10].CLK
M100CLK => q_temp[11].CLK
M100CLK => q_temp[12].CLK
M100CLK => q_temp[13].CLK
M100CLK => q_temp[14].CLK
M100CLK => q_temp[15].CLK
M100CLK => q_temp[16].CLK
M100CLK => q_temp[17].CLK
M100CLK => q_temp[18].CLK
M100CLK => q_temp[19].CLK
M100CLK => q_temp[20].CLK
M100CLK => q_temp[21].CLK
M100CLK => q_temp[22].CLK
M100CLK => q_temp[23].CLK
M100CLK => q_temp[24].CLK
M100CLK => q_temp[25].CLK
M100CLK => q_temp[26].CLK
M100CLK => q_temp[27].CLK
M100CLK => q_temp[28].CLK
M100CLK => q_temp[29].CLK
M100CLK => q_temp[30].CLK
M100CLK => q_temp[31].CLK
M100CLK => q_temp[32].CLK
M100CLK => i_temp[0].CLK
M100CLK => i_temp[1].CLK
M100CLK => i_temp[2].CLK
M100CLK => i_temp[3].CLK
M100CLK => i_temp[4].CLK
M100CLK => i_temp[5].CLK
M100CLK => i_temp[6].CLK
M100CLK => i_temp[7].CLK
M100CLK => i_temp[8].CLK
M100CLK => i_temp[9].CLK
M100CLK => i_temp[10].CLK
M100CLK => i_temp[11].CLK
M100CLK => i_temp[12].CLK
M100CLK => i_temp[13].CLK
M100CLK => i_temp[14].CLK
M100CLK => i_temp[15].CLK
M100CLK => i_temp[16].CLK
M100CLK => i_temp[17].CLK
M100CLK => i_temp[18].CLK
M100CLK => i_temp[19].CLK
M100CLK => i_temp[20].CLK
M100CLK => i_temp[21].CLK
M100CLK => i_temp[22].CLK
M100CLK => i_temp[23].CLK
M100CLK => i_temp[24].CLK
M100CLK => i_temp[25].CLK
M100CLK => i_temp[26].CLK
M100CLK => i_temp[27].CLK
M100CLK => i_temp[28].CLK
M100CLK => i_temp[29].CLK
M100CLK => i_temp[30].CLK
M100CLK => i_temp[31].CLK
M100CLK => i_temp[32].CLK
reset => ~NO_FANOUT~
i[0] => Mult0.IN15
i[1] => Mult0.IN14
i[2] => Mult0.IN13
i[3] => Mult0.IN12
i[4] => Mult0.IN11
i[5] => Mult0.IN10
i[6] => Mult0.IN9
i[7] => Mult0.IN8
i[8] => Mult0.IN7
i[9] => Mult0.IN6
i[10] => Mult0.IN5
i[11] => Mult0.IN4
i[12] => Mult0.IN3
i[13] => Mult0.IN2
i[14] => Mult0.IN1
i[15] => Mult0.IN0
q[0] => Mult1.IN15
q[1] => Mult1.IN14
q[2] => Mult1.IN13
q[3] => Mult1.IN12
q[4] => Mult1.IN11
q[5] => Mult1.IN10
q[6] => Mult1.IN9
q[7] => Mult1.IN8
q[8] => Mult1.IN7
q[9] => Mult1.IN6
q[10] => Mult1.IN5
q[11] => Mult1.IN4
q[12] => Mult1.IN3
q[13] => Mult1.IN2
q[14] => Mult1.IN1
q[15] => Mult1.IN0
input_ready => ~NO_FANOUT~
cos[0] => Mult0.IN32
cos[1] => Mult0.IN31
cos[2] => Mult0.IN30
cos[3] => Mult0.IN29
cos[4] => Mult0.IN28
cos[5] => Mult0.IN27
cos[6] => Mult0.IN26
cos[7] => Mult0.IN25
cos[8] => Mult0.IN24
cos[9] => Mult0.IN23
cos[10] => Mult0.IN22
cos[11] => Mult0.IN21
cos[12] => Mult0.IN20
cos[13] => Mult0.IN19
cos[14] => Mult0.IN18
cos[15] => Mult0.IN17
cos[16] => Mult0.IN16
sin[0] => Mult1.IN32
sin[1] => Mult1.IN31
sin[2] => Mult1.IN30
sin[3] => Mult1.IN29
sin[4] => Mult1.IN28
sin[5] => Mult1.IN27
sin[6] => Mult1.IN26
sin[7] => Mult1.IN25
sin[8] => Mult1.IN24
sin[9] => Mult1.IN23
sin[10] => Mult1.IN22
sin[11] => Mult1.IN21
sin[12] => Mult1.IN20
sin[13] => Mult1.IN19
sin[14] => Mult1.IN18
sin[15] => Mult1.IN17
sin[16] => Mult1.IN16
q_shifted_val[0] <= q_shifted_val[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[1] <= q_shifted_val[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[2] <= q_shifted_val[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[3] <= q_shifted_val[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[4] <= q_shifted_val[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[5] <= q_shifted_val[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[6] <= q_shifted_val[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[7] <= q_shifted_val[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[8] <= q_shifted_val[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[9] <= q_shifted_val[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[10] <= q_shifted_val[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[11] <= q_shifted_val[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[12] <= q_shifted_val[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[13] <= q_shifted_val[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[14] <= q_shifted_val[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[15] <= q_shifted_val[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[16] <= q_shifted_val[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[17] <= q_shifted_val[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[18] <= q_shifted_val[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[19] <= q_shifted_val[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[20] <= q_shifted_val[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[21] <= q_shifted_val[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[22] <= q_shifted_val[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[23] <= q_shifted_val[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[24] <= q_shifted_val[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[25] <= q_shifted_val[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[26] <= q_shifted_val[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[27] <= q_shifted_val[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[28] <= q_shifted_val[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[29] <= q_shifted_val[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[30] <= q_shifted_val[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_shifted_val[31] <= q_shifted_val[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[0] <= i_shited_val[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[1] <= i_shited_val[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[2] <= i_shited_val[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[3] <= i_shited_val[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[4] <= i_shited_val[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[5] <= i_shited_val[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[6] <= i_shited_val[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[7] <= i_shited_val[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[8] <= i_shited_val[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[9] <= i_shited_val[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[10] <= i_shited_val[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[11] <= i_shited_val[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[12] <= i_shited_val[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[13] <= i_shited_val[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[14] <= i_shited_val[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[15] <= i_shited_val[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[16] <= i_shited_val[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[17] <= i_shited_val[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[18] <= i_shited_val[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[19] <= i_shited_val[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[20] <= i_shited_val[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[21] <= i_shited_val[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[22] <= i_shited_val[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[23] <= i_shited_val[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[24] <= i_shited_val[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[25] <= i_shited_val[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[26] <= i_shited_val[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[27] <= i_shited_val[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[28] <= i_shited_val[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[29] <= i_shited_val[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[30] <= i_shited_val[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_shited_val[31] <= i_shited_val[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PWM|Controller:my_Controller|Arbiter:my_Arbiter|Adder:my_Adder
M100CLK => output_ready~reg0.CLK
M100CLK => temp_sum[1].CLK
M100CLK => temp_sum[2].CLK
M100CLK => temp_sum[3].CLK
M100CLK => temp_sum[4].CLK
M100CLK => temp_sum[5].CLK
M100CLK => temp_sum[6].CLK
M100CLK => temp_sum[7].CLK
M100CLK => temp_sum[8].CLK
M100CLK => temp_sum[9].CLK
M100CLK => temp_sum[10].CLK
M100CLK => temp_sum[11].CLK
M100CLK => temp_sum[12].CLK
M100CLK => temp_sum[13].CLK
M100CLK => temp_sum[14].CLK
M100CLK => temp_sum[15].CLK
M100CLK => temp_sum[16].CLK
M100CLK => temp_sum[17].CLK
M100CLK => temp_sum[18].CLK
M100CLK => temp_sum[19].CLK
M100CLK => temp_sum[20].CLK
M100CLK => temp_sum[21].CLK
M100CLK => temp_sum[22].CLK
M100CLK => temp_sum[23].CLK
M100CLK => temp_sum[24].CLK
M100CLK => temp_sum[25].CLK
M100CLK => temp_sum[26].CLK
M100CLK => temp_sum[27].CLK
M100CLK => temp_sum[28].CLK
M100CLK => temp_sum[29].CLK
M100CLK => temp_sum[30].CLK
M100CLK => temp_sum[31].CLK
M100CLK => temp_sum[32].CLK
M100CLK => local_reset.CLK
reset => local_reset.DATAIN
i[0] => Add0.IN33
i[1] => Add0.IN32
i[2] => Add0.IN31
i[3] => Add0.IN30
i[4] => Add0.IN29
i[5] => Add0.IN28
i[6] => Add0.IN27
i[7] => Add0.IN26
i[8] => Add0.IN25
i[9] => Add0.IN24
i[10] => Add0.IN23
i[11] => Add0.IN22
i[12] => Add0.IN21
i[13] => Add0.IN20
i[14] => Add0.IN19
i[15] => Add0.IN18
i[16] => Add0.IN17
i[17] => Add0.IN16
i[18] => Add0.IN15
i[19] => Add0.IN14
i[20] => Add0.IN13
i[21] => Add0.IN12
i[22] => Add0.IN11
i[23] => Add0.IN10
i[24] => Add0.IN9
i[25] => Add0.IN8
i[26] => Add0.IN7
i[27] => Add0.IN6
i[28] => Add0.IN5
i[29] => Add0.IN4
i[30] => Add0.IN3
i[31] => Add0.IN1
i[31] => Add0.IN2
q[0] => Add0.IN66
q[1] => Add0.IN65
q[2] => Add0.IN64
q[3] => Add0.IN63
q[4] => Add0.IN62
q[5] => Add0.IN61
q[6] => Add0.IN60
q[7] => Add0.IN59
q[8] => Add0.IN58
q[9] => Add0.IN57
q[10] => Add0.IN56
q[11] => Add0.IN55
q[12] => Add0.IN54
q[13] => Add0.IN53
q[14] => Add0.IN52
q[15] => Add0.IN51
q[16] => Add0.IN50
q[17] => Add0.IN49
q[18] => Add0.IN48
q[19] => Add0.IN47
q[20] => Add0.IN46
q[21] => Add0.IN45
q[22] => Add0.IN44
q[23] => Add0.IN43
q[24] => Add0.IN42
q[25] => Add0.IN41
q[26] => Add0.IN40
q[27] => Add0.IN39
q[28] => Add0.IN38
q[29] => Add0.IN37
q[30] => Add0.IN36
q[31] => Add0.IN34
q[31] => Add0.IN35
output_ready <= output_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[0] <= temp_sum[1].DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= temp_sum[2].DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= temp_sum[3].DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= temp_sum[4].DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= temp_sum[5].DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= temp_sum[6].DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= temp_sum[7].DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= temp_sum[8].DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= temp_sum[9].DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= temp_sum[10].DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= temp_sum[11].DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= temp_sum[12].DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= temp_sum[13].DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= temp_sum[14].DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= temp_sum[15].DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= temp_sum[16].DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= temp_sum[17].DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= temp_sum[18].DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= temp_sum[19].DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= temp_sum[20].DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= temp_sum[21].DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= temp_sum[22].DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= temp_sum[23].DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= temp_sum[24].DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= temp_sum[25].DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= temp_sum[26].DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= temp_sum[27].DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= temp_sum[28].DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= temp_sum[29].DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= temp_sum[30].DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= temp_sum[31].DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= temp_sum[32].DB_MAX_OUTPUT_PORT_TYPE


|PWM|Controller:my_Controller|Scaler:my_Scaler
M100CLK => output_ready~reg0.CLK
M100CLK => temp_sum_result[32].CLK
M100CLK => temp_sum_result[33].CLK
M100CLK => temp_sum_result[34].CLK
M100CLK => temp_sum_result[35].CLK
M100CLK => temp_sum_result[36].CLK
M100CLK => temp_sum_result[37].CLK
M100CLK => temp_sum_result[38].CLK
M100CLK => temp_sum_result[39].CLK
M100CLK => temp_sum_result[40].CLK
M100CLK => temp_sum_result[41].CLK
M100CLK => temp_sum_result[42].CLK
M100CLK => temp_sum_result[43].CLK
M100CLK => temp_sum_result[44].CLK
M100CLK => temp_sum_result[45].CLK
M100CLK => temp_sum_result[46].CLK
M100CLK => temp_sum_result[47].CLK
M100CLK => temp_sum_result[48].CLK
M100CLK => temp_sum_result[49].CLK
M100CLK => temp_sum_result[50].CLK
M100CLK => temp_sum_result[51].CLK
M100CLK => temp_sum_result[52].CLK
M100CLK => temp_sum_result[53].CLK
M100CLK => temp_sum_result[54].CLK
M100CLK => temp_sum_result[55].CLK
M100CLK => temp_sum_result[56].CLK
M100CLK => temp_sum_result[57].CLK
M100CLK => temp_sum_result[58].CLK
M100CLK => temp_sum_result[59].CLK
M100CLK => temp_sum_result[60].CLK
M100CLK => temp_sum_result[61].CLK
M100CLK => temp_sum_result[62].CLK
M100CLK => temp_sum_result[63].CLK
M100CLK => temp_sum_result[64].CLK
M100CLK => temp_sum_result[65].CLK
M100CLK => temp_sum_result[66].CLK
M100CLK => temp_sum_result[67].CLK
M100CLK => temp_sum_result[68].CLK
M100CLK => temp_sum_result[69].CLK
M100CLK => temp_sum_result[70].CLK
M100CLK => temp_sum_result[71].CLK
M100CLK => temp_sum_result[72].CLK
M100CLK => temp_sum_result[73].CLK
M100CLK => temp_sum_result[74].CLK
M100CLK => temp_sum_result[75].CLK
M100CLK => temp_sum_result[76].CLK
M100CLK => temp_sum_result[77].CLK
M100CLK => temp_sum_result[78].CLK
M100CLK => temp_sum_result[79].CLK
M100CLK => temp_sum_result[80].CLK
M100CLK => temp_sum_result[81].CLK
M100CLK => temp_sum_result[82].CLK
M100CLK => temp_sum_result[83].CLK
M100CLK => temp_sum_result[84].CLK
M100CLK => temp_sum_result[85].CLK
M100CLK => temp_sum_result[86].CLK
M100CLK => temp_sum_result[87].CLK
M100CLK => temp_sum_result[88].CLK
M100CLK => temp_sum_result[89].CLK
M100CLK => temp_sum_result[90].CLK
M100CLK => temp_sum_result[91].CLK
M100CLK => temp_sum_result[92].CLK
M100CLK => temp_sum_result[93].CLK
M100CLK => temp_sum_result[94].CLK
M100CLK => temp_sum_result[95].CLK
M100CLK => temp_q_result[32].CLK
M100CLK => temp_q_result[33].CLK
M100CLK => temp_q_result[34].CLK
M100CLK => temp_q_result[35].CLK
M100CLK => temp_q_result[36].CLK
M100CLK => temp_q_result[37].CLK
M100CLK => temp_q_result[38].CLK
M100CLK => temp_q_result[39].CLK
M100CLK => temp_q_result[40].CLK
M100CLK => temp_q_result[41].CLK
M100CLK => temp_q_result[42].CLK
M100CLK => temp_q_result[43].CLK
M100CLK => temp_q_result[44].CLK
M100CLK => temp_q_result[45].CLK
M100CLK => temp_q_result[46].CLK
M100CLK => temp_q_result[47].CLK
M100CLK => temp_q_result[48].CLK
M100CLK => temp_q_result[49].CLK
M100CLK => temp_q_result[50].CLK
M100CLK => temp_q_result[51].CLK
M100CLK => temp_q_result[52].CLK
M100CLK => temp_q_result[53].CLK
M100CLK => temp_q_result[54].CLK
M100CLK => temp_q_result[55].CLK
M100CLK => temp_q_result[56].CLK
M100CLK => temp_q_result[57].CLK
M100CLK => temp_q_result[58].CLK
M100CLK => temp_q_result[59].CLK
M100CLK => temp_q_result[60].CLK
M100CLK => temp_q_result[61].CLK
M100CLK => temp_q_result[62].CLK
M100CLK => temp_q_result[63].CLK
M100CLK => temp_q_result[64].CLK
M100CLK => temp_q_result[65].CLK
M100CLK => temp_q_result[66].CLK
M100CLK => temp_q_result[67].CLK
M100CLK => temp_q_result[68].CLK
M100CLK => temp_q_result[69].CLK
M100CLK => temp_q_result[70].CLK
M100CLK => temp_q_result[71].CLK
M100CLK => temp_q_result[72].CLK
M100CLK => temp_q_result[73].CLK
M100CLK => temp_q_result[74].CLK
M100CLK => temp_q_result[75].CLK
M100CLK => temp_q_result[76].CLK
M100CLK => temp_q_result[77].CLK
M100CLK => temp_q_result[78].CLK
M100CLK => temp_q_result[79].CLK
M100CLK => temp_q_result[80].CLK
M100CLK => temp_q_result[81].CLK
M100CLK => temp_q_result[82].CLK
M100CLK => temp_q_result[83].CLK
M100CLK => temp_q_result[84].CLK
M100CLK => temp_q_result[85].CLK
M100CLK => temp_q_result[86].CLK
M100CLK => temp_q_result[87].CLK
M100CLK => temp_q_result[88].CLK
M100CLK => temp_q_result[89].CLK
M100CLK => temp_q_result[90].CLK
M100CLK => temp_q_result[91].CLK
M100CLK => temp_q_result[92].CLK
M100CLK => temp_q_result[93].CLK
M100CLK => temp_q_result[94].CLK
M100CLK => temp_q_result[95].CLK
M100CLK => temp_i_result[32].CLK
M100CLK => temp_i_result[33].CLK
M100CLK => temp_i_result[34].CLK
M100CLK => temp_i_result[35].CLK
M100CLK => temp_i_result[36].CLK
M100CLK => temp_i_result[37].CLK
M100CLK => temp_i_result[38].CLK
M100CLK => temp_i_result[39].CLK
M100CLK => temp_i_result[40].CLK
M100CLK => temp_i_result[41].CLK
M100CLK => temp_i_result[42].CLK
M100CLK => temp_i_result[43].CLK
M100CLK => temp_i_result[44].CLK
M100CLK => temp_i_result[45].CLK
M100CLK => temp_i_result[46].CLK
M100CLK => temp_i_result[47].CLK
M100CLK => temp_i_result[48].CLK
M100CLK => temp_i_result[49].CLK
M100CLK => temp_i_result[50].CLK
M100CLK => temp_i_result[51].CLK
M100CLK => temp_i_result[52].CLK
M100CLK => temp_i_result[53].CLK
M100CLK => temp_i_result[54].CLK
M100CLK => temp_i_result[55].CLK
M100CLK => temp_i_result[56].CLK
M100CLK => temp_i_result[57].CLK
M100CLK => temp_i_result[58].CLK
M100CLK => temp_i_result[59].CLK
M100CLK => temp_i_result[60].CLK
M100CLK => temp_i_result[61].CLK
M100CLK => temp_i_result[62].CLK
M100CLK => temp_i_result[63].CLK
M100CLK => temp_i_result[64].CLK
M100CLK => temp_i_result[65].CLK
M100CLK => temp_i_result[66].CLK
M100CLK => temp_i_result[67].CLK
M100CLK => temp_i_result[68].CLK
M100CLK => temp_i_result[69].CLK
M100CLK => temp_i_result[70].CLK
M100CLK => temp_i_result[71].CLK
M100CLK => temp_i_result[72].CLK
M100CLK => temp_i_result[73].CLK
M100CLK => temp_i_result[74].CLK
M100CLK => temp_i_result[75].CLK
M100CLK => temp_i_result[76].CLK
M100CLK => temp_i_result[77].CLK
M100CLK => temp_i_result[78].CLK
M100CLK => temp_i_result[79].CLK
M100CLK => temp_i_result[80].CLK
M100CLK => temp_i_result[81].CLK
M100CLK => temp_i_result[82].CLK
M100CLK => temp_i_result[83].CLK
M100CLK => temp_i_result[84].CLK
M100CLK => temp_i_result[85].CLK
M100CLK => temp_i_result[86].CLK
M100CLK => temp_i_result[87].CLK
M100CLK => temp_i_result[88].CLK
M100CLK => temp_i_result[89].CLK
M100CLK => temp_i_result[90].CLK
M100CLK => temp_i_result[91].CLK
M100CLK => temp_i_result[92].CLK
M100CLK => temp_i_result[93].CLK
M100CLK => temp_i_result[94].CLK
M100CLK => temp_i_result[95].CLK
M100CLK => local_reset.CLK
reset => local_reset.DATAIN
amp_scale[0] => Mult0.IN95
amp_scale[0] => Mult1.IN95
amp_scale[0] => Mult2.IN95
amp_scale[1] => Mult0.IN94
amp_scale[1] => Mult1.IN94
amp_scale[1] => Mult2.IN94
amp_scale[2] => Mult0.IN93
amp_scale[2] => Mult1.IN93
amp_scale[2] => Mult2.IN93
amp_scale[3] => Mult0.IN92
amp_scale[3] => Mult1.IN92
amp_scale[3] => Mult2.IN92
amp_scale[4] => Mult0.IN91
amp_scale[4] => Mult1.IN91
amp_scale[4] => Mult2.IN91
amp_scale[5] => Mult0.IN90
amp_scale[5] => Mult1.IN90
amp_scale[5] => Mult2.IN90
amp_scale[6] => Mult0.IN89
amp_scale[6] => Mult1.IN89
amp_scale[6] => Mult2.IN89
amp_scale[7] => Mult0.IN88
amp_scale[7] => Mult1.IN88
amp_scale[7] => Mult2.IN88
amp_scale[8] => Mult0.IN87
amp_scale[8] => Mult1.IN87
amp_scale[8] => Mult2.IN87
amp_scale[9] => Mult0.IN86
amp_scale[9] => Mult1.IN86
amp_scale[9] => Mult2.IN86
amp_scale[10] => Mult0.IN85
amp_scale[10] => Mult1.IN85
amp_scale[10] => Mult2.IN85
amp_scale[11] => Mult0.IN84
amp_scale[11] => Mult1.IN84
amp_scale[11] => Mult2.IN84
amp_scale[12] => Mult0.IN83
amp_scale[12] => Mult1.IN83
amp_scale[12] => Mult2.IN83
amp_scale[13] => Mult0.IN82
amp_scale[13] => Mult1.IN82
amp_scale[13] => Mult2.IN82
amp_scale[14] => Mult0.IN81
amp_scale[14] => Mult1.IN81
amp_scale[14] => Mult2.IN81
amp_scale[15] => Mult0.IN80
amp_scale[15] => Mult1.IN80
amp_scale[15] => Mult2.IN80
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_i_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_q_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => temp_sum_result.OUTPUTSELECT
ready => output_ready.OUTPUTSELECT
i[0] => Mult0.IN79
i[1] => Mult0.IN78
i[2] => Mult0.IN77
i[3] => Mult0.IN76
i[4] => Mult0.IN75
i[5] => Mult0.IN74
i[6] => Mult0.IN73
i[7] => Mult0.IN72
i[8] => Mult0.IN71
i[9] => Mult0.IN70
i[10] => Mult0.IN69
i[11] => Mult0.IN68
i[12] => Mult0.IN67
i[13] => Mult0.IN66
i[14] => Mult0.IN65
i[15] => Mult0.IN64
i[16] => Mult0.IN63
i[17] => Mult0.IN62
i[18] => Mult0.IN61
i[19] => Mult0.IN60
i[20] => Mult0.IN59
i[21] => Mult0.IN58
i[22] => Mult0.IN57
i[23] => Mult0.IN56
i[24] => Mult0.IN55
i[25] => Mult0.IN54
i[26] => Mult0.IN53
i[27] => Mult0.IN52
i[28] => Mult0.IN51
i[29] => Mult0.IN50
i[30] => Mult0.IN49
i[31] => Mult0.IN48
q[0] => Mult1.IN79
q[1] => Mult1.IN78
q[2] => Mult1.IN77
q[3] => Mult1.IN76
q[4] => Mult1.IN75
q[5] => Mult1.IN74
q[6] => Mult1.IN73
q[7] => Mult1.IN72
q[8] => Mult1.IN71
q[9] => Mult1.IN70
q[10] => Mult1.IN69
q[11] => Mult1.IN68
q[12] => Mult1.IN67
q[13] => Mult1.IN66
q[14] => Mult1.IN65
q[15] => Mult1.IN64
q[16] => Mult1.IN63
q[17] => Mult1.IN62
q[18] => Mult1.IN61
q[19] => Mult1.IN60
q[20] => Mult1.IN59
q[21] => Mult1.IN58
q[22] => Mult1.IN57
q[23] => Mult1.IN56
q[24] => Mult1.IN55
q[25] => Mult1.IN54
q[26] => Mult1.IN53
q[27] => Mult1.IN52
q[28] => Mult1.IN51
q[29] => Mult1.IN50
q[30] => Mult1.IN49
q[31] => Mult1.IN48
sum[0] => Mult2.IN79
sum[1] => Mult2.IN78
sum[2] => Mult2.IN77
sum[3] => Mult2.IN76
sum[4] => Mult2.IN75
sum[5] => Mult2.IN74
sum[6] => Mult2.IN73
sum[7] => Mult2.IN72
sum[8] => Mult2.IN71
sum[9] => Mult2.IN70
sum[10] => Mult2.IN69
sum[11] => Mult2.IN68
sum[12] => Mult2.IN67
sum[13] => Mult2.IN66
sum[14] => Mult2.IN65
sum[15] => Mult2.IN64
sum[16] => Mult2.IN63
sum[17] => Mult2.IN62
sum[18] => Mult2.IN61
sum[19] => Mult2.IN60
sum[20] => Mult2.IN59
sum[21] => Mult2.IN58
sum[22] => Mult2.IN57
sum[23] => Mult2.IN56
sum[24] => Mult2.IN55
sum[25] => Mult2.IN54
sum[26] => Mult2.IN53
sum[27] => Mult2.IN52
sum[28] => Mult2.IN51
sum[29] => Mult2.IN50
sum[30] => Mult2.IN49
sum[31] => Mult2.IN48
output_ready <= output_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_scaled[0] <= temp_i_result[32].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[1] <= temp_i_result[33].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[2] <= temp_i_result[34].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[3] <= temp_i_result[35].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[4] <= temp_i_result[36].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[5] <= temp_i_result[37].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[6] <= temp_i_result[38].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[7] <= temp_i_result[39].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[8] <= temp_i_result[40].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[9] <= temp_i_result[41].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[10] <= temp_i_result[42].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[11] <= temp_i_result[43].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[12] <= temp_i_result[44].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[13] <= temp_i_result[45].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[14] <= temp_i_result[46].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[15] <= temp_i_result[47].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[16] <= temp_i_result[48].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[17] <= temp_i_result[49].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[18] <= temp_i_result[50].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[19] <= temp_i_result[51].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[20] <= temp_i_result[52].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[21] <= temp_i_result[53].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[22] <= temp_i_result[54].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[23] <= temp_i_result[55].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[24] <= temp_i_result[56].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[25] <= temp_i_result[57].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[26] <= temp_i_result[58].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[27] <= temp_i_result[59].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[28] <= temp_i_result[60].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[29] <= temp_i_result[61].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[30] <= temp_i_result[62].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[31] <= temp_i_result[63].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[32] <= temp_i_result[64].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[33] <= temp_i_result[65].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[34] <= temp_i_result[66].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[35] <= temp_i_result[67].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[36] <= temp_i_result[68].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[37] <= temp_i_result[69].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[38] <= temp_i_result[70].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[39] <= temp_i_result[71].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[40] <= temp_i_result[72].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[41] <= temp_i_result[73].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[42] <= temp_i_result[74].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[43] <= temp_i_result[75].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[44] <= temp_i_result[76].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[45] <= temp_i_result[77].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[46] <= temp_i_result[78].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[47] <= temp_i_result[79].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[48] <= temp_i_result[80].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[49] <= temp_i_result[81].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[50] <= temp_i_result[82].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[51] <= temp_i_result[83].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[52] <= temp_i_result[84].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[53] <= temp_i_result[85].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[54] <= temp_i_result[86].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[55] <= temp_i_result[87].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[56] <= temp_i_result[88].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[57] <= temp_i_result[89].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[58] <= temp_i_result[90].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[59] <= temp_i_result[91].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[60] <= temp_i_result[92].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[61] <= temp_i_result[93].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[62] <= temp_i_result[94].DB_MAX_OUTPUT_PORT_TYPE
i_scaled[63] <= temp_i_result[95].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[0] <= temp_q_result[32].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[1] <= temp_q_result[33].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[2] <= temp_q_result[34].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[3] <= temp_q_result[35].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[4] <= temp_q_result[36].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[5] <= temp_q_result[37].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[6] <= temp_q_result[38].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[7] <= temp_q_result[39].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[8] <= temp_q_result[40].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[9] <= temp_q_result[41].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[10] <= temp_q_result[42].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[11] <= temp_q_result[43].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[12] <= temp_q_result[44].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[13] <= temp_q_result[45].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[14] <= temp_q_result[46].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[15] <= temp_q_result[47].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[16] <= temp_q_result[48].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[17] <= temp_q_result[49].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[18] <= temp_q_result[50].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[19] <= temp_q_result[51].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[20] <= temp_q_result[52].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[21] <= temp_q_result[53].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[22] <= temp_q_result[54].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[23] <= temp_q_result[55].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[24] <= temp_q_result[56].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[25] <= temp_q_result[57].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[26] <= temp_q_result[58].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[27] <= temp_q_result[59].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[28] <= temp_q_result[60].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[29] <= temp_q_result[61].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[30] <= temp_q_result[62].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[31] <= temp_q_result[63].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[32] <= temp_q_result[64].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[33] <= temp_q_result[65].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[34] <= temp_q_result[66].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[35] <= temp_q_result[67].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[36] <= temp_q_result[68].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[37] <= temp_q_result[69].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[38] <= temp_q_result[70].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[39] <= temp_q_result[71].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[40] <= temp_q_result[72].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[41] <= temp_q_result[73].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[42] <= temp_q_result[74].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[43] <= temp_q_result[75].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[44] <= temp_q_result[76].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[45] <= temp_q_result[77].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[46] <= temp_q_result[78].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[47] <= temp_q_result[79].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[48] <= temp_q_result[80].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[49] <= temp_q_result[81].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[50] <= temp_q_result[82].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[51] <= temp_q_result[83].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[52] <= temp_q_result[84].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[53] <= temp_q_result[85].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[54] <= temp_q_result[86].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[55] <= temp_q_result[87].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[56] <= temp_q_result[88].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[57] <= temp_q_result[89].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[58] <= temp_q_result[90].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[59] <= temp_q_result[91].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[60] <= temp_q_result[92].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[61] <= temp_q_result[93].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[62] <= temp_q_result[94].DB_MAX_OUTPUT_PORT_TYPE
q_scaled[63] <= temp_q_result[95].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[0] <= temp_sum_result[32].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[1] <= temp_sum_result[33].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[2] <= temp_sum_result[34].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[3] <= temp_sum_result[35].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[4] <= temp_sum_result[36].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[5] <= temp_sum_result[37].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[6] <= temp_sum_result[38].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[7] <= temp_sum_result[39].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[8] <= temp_sum_result[40].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[9] <= temp_sum_result[41].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[10] <= temp_sum_result[42].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[11] <= temp_sum_result[43].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[12] <= temp_sum_result[44].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[13] <= temp_sum_result[45].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[14] <= temp_sum_result[46].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[15] <= temp_sum_result[47].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[16] <= temp_sum_result[48].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[17] <= temp_sum_result[49].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[18] <= temp_sum_result[50].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[19] <= temp_sum_result[51].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[20] <= temp_sum_result[52].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[21] <= temp_sum_result[53].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[22] <= temp_sum_result[54].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[23] <= temp_sum_result[55].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[24] <= temp_sum_result[56].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[25] <= temp_sum_result[57].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[26] <= temp_sum_result[58].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[27] <= temp_sum_result[59].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[28] <= temp_sum_result[60].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[29] <= temp_sum_result[61].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[30] <= temp_sum_result[62].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[31] <= temp_sum_result[63].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[32] <= temp_sum_result[64].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[33] <= temp_sum_result[65].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[34] <= temp_sum_result[66].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[35] <= temp_sum_result[67].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[36] <= temp_sum_result[68].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[37] <= temp_sum_result[69].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[38] <= temp_sum_result[70].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[39] <= temp_sum_result[71].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[40] <= temp_sum_result[72].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[41] <= temp_sum_result[73].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[42] <= temp_sum_result[74].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[43] <= temp_sum_result[75].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[44] <= temp_sum_result[76].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[45] <= temp_sum_result[77].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[46] <= temp_sum_result[78].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[47] <= temp_sum_result[79].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[48] <= temp_sum_result[80].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[49] <= temp_sum_result[81].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[50] <= temp_sum_result[82].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[51] <= temp_sum_result[83].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[52] <= temp_sum_result[84].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[53] <= temp_sum_result[85].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[54] <= temp_sum_result[86].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[55] <= temp_sum_result[87].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[56] <= temp_sum_result[88].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[57] <= temp_sum_result[89].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[58] <= temp_sum_result[90].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[59] <= temp_sum_result[91].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[60] <= temp_sum_result[92].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[61] <= temp_sum_result[93].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[62] <= temp_sum_result[94].DB_MAX_OUTPUT_PORT_TYPE
sum_scaled[63] <= temp_sum_result[95].DB_MAX_OUTPUT_PORT_TYPE


|PWM|Controller:my_Controller|FIFO:my_FIFO
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q
q[32] <= scfifo:scfifo_component.q
q[33] <= scfifo:scfifo_component.q
q[34] <= scfifo:scfifo_component.q
q[35] <= scfifo:scfifo_component.q
q[36] <= scfifo:scfifo_component.q
q[37] <= scfifo:scfifo_component.q
q[38] <= scfifo:scfifo_component.q
q[39] <= scfifo:scfifo_component.q
q[40] <= scfifo:scfifo_component.q
q[41] <= scfifo:scfifo_component.q
q[42] <= scfifo:scfifo_component.q
q[43] <= scfifo:scfifo_component.q
q[44] <= scfifo:scfifo_component.q
q[45] <= scfifo:scfifo_component.q
q[46] <= scfifo:scfifo_component.q
q[47] <= scfifo:scfifo_component.q
q[48] <= scfifo:scfifo_component.q
q[49] <= scfifo:scfifo_component.q
q[50] <= scfifo:scfifo_component.q
q[51] <= scfifo:scfifo_component.q
q[52] <= scfifo:scfifo_component.q
q[53] <= scfifo:scfifo_component.q
q[54] <= scfifo:scfifo_component.q
q[55] <= scfifo:scfifo_component.q
q[56] <= scfifo:scfifo_component.q
q[57] <= scfifo:scfifo_component.q
q[58] <= scfifo:scfifo_component.q
q[59] <= scfifo:scfifo_component.q
q[60] <= scfifo:scfifo_component.q
q[61] <= scfifo:scfifo_component.q
q[62] <= scfifo:scfifo_component.q
q[63] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw


|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component
data[0] => scfifo_8d21:auto_generated.data[0]
data[1] => scfifo_8d21:auto_generated.data[1]
data[2] => scfifo_8d21:auto_generated.data[2]
data[3] => scfifo_8d21:auto_generated.data[3]
data[4] => scfifo_8d21:auto_generated.data[4]
data[5] => scfifo_8d21:auto_generated.data[5]
data[6] => scfifo_8d21:auto_generated.data[6]
data[7] => scfifo_8d21:auto_generated.data[7]
data[8] => scfifo_8d21:auto_generated.data[8]
data[9] => scfifo_8d21:auto_generated.data[9]
data[10] => scfifo_8d21:auto_generated.data[10]
data[11] => scfifo_8d21:auto_generated.data[11]
data[12] => scfifo_8d21:auto_generated.data[12]
data[13] => scfifo_8d21:auto_generated.data[13]
data[14] => scfifo_8d21:auto_generated.data[14]
data[15] => scfifo_8d21:auto_generated.data[15]
data[16] => scfifo_8d21:auto_generated.data[16]
data[17] => scfifo_8d21:auto_generated.data[17]
data[18] => scfifo_8d21:auto_generated.data[18]
data[19] => scfifo_8d21:auto_generated.data[19]
data[20] => scfifo_8d21:auto_generated.data[20]
data[21] => scfifo_8d21:auto_generated.data[21]
data[22] => scfifo_8d21:auto_generated.data[22]
data[23] => scfifo_8d21:auto_generated.data[23]
data[24] => scfifo_8d21:auto_generated.data[24]
data[25] => scfifo_8d21:auto_generated.data[25]
data[26] => scfifo_8d21:auto_generated.data[26]
data[27] => scfifo_8d21:auto_generated.data[27]
data[28] => scfifo_8d21:auto_generated.data[28]
data[29] => scfifo_8d21:auto_generated.data[29]
data[30] => scfifo_8d21:auto_generated.data[30]
data[31] => scfifo_8d21:auto_generated.data[31]
data[32] => scfifo_8d21:auto_generated.data[32]
data[33] => scfifo_8d21:auto_generated.data[33]
data[34] => scfifo_8d21:auto_generated.data[34]
data[35] => scfifo_8d21:auto_generated.data[35]
data[36] => scfifo_8d21:auto_generated.data[36]
data[37] => scfifo_8d21:auto_generated.data[37]
data[38] => scfifo_8d21:auto_generated.data[38]
data[39] => scfifo_8d21:auto_generated.data[39]
data[40] => scfifo_8d21:auto_generated.data[40]
data[41] => scfifo_8d21:auto_generated.data[41]
data[42] => scfifo_8d21:auto_generated.data[42]
data[43] => scfifo_8d21:auto_generated.data[43]
data[44] => scfifo_8d21:auto_generated.data[44]
data[45] => scfifo_8d21:auto_generated.data[45]
data[46] => scfifo_8d21:auto_generated.data[46]
data[47] => scfifo_8d21:auto_generated.data[47]
data[48] => scfifo_8d21:auto_generated.data[48]
data[49] => scfifo_8d21:auto_generated.data[49]
data[50] => scfifo_8d21:auto_generated.data[50]
data[51] => scfifo_8d21:auto_generated.data[51]
data[52] => scfifo_8d21:auto_generated.data[52]
data[53] => scfifo_8d21:auto_generated.data[53]
data[54] => scfifo_8d21:auto_generated.data[54]
data[55] => scfifo_8d21:auto_generated.data[55]
data[56] => scfifo_8d21:auto_generated.data[56]
data[57] => scfifo_8d21:auto_generated.data[57]
data[58] => scfifo_8d21:auto_generated.data[58]
data[59] => scfifo_8d21:auto_generated.data[59]
data[60] => scfifo_8d21:auto_generated.data[60]
data[61] => scfifo_8d21:auto_generated.data[61]
data[62] => scfifo_8d21:auto_generated.data[62]
data[63] => scfifo_8d21:auto_generated.data[63]
q[0] <= scfifo_8d21:auto_generated.q[0]
q[1] <= scfifo_8d21:auto_generated.q[1]
q[2] <= scfifo_8d21:auto_generated.q[2]
q[3] <= scfifo_8d21:auto_generated.q[3]
q[4] <= scfifo_8d21:auto_generated.q[4]
q[5] <= scfifo_8d21:auto_generated.q[5]
q[6] <= scfifo_8d21:auto_generated.q[6]
q[7] <= scfifo_8d21:auto_generated.q[7]
q[8] <= scfifo_8d21:auto_generated.q[8]
q[9] <= scfifo_8d21:auto_generated.q[9]
q[10] <= scfifo_8d21:auto_generated.q[10]
q[11] <= scfifo_8d21:auto_generated.q[11]
q[12] <= scfifo_8d21:auto_generated.q[12]
q[13] <= scfifo_8d21:auto_generated.q[13]
q[14] <= scfifo_8d21:auto_generated.q[14]
q[15] <= scfifo_8d21:auto_generated.q[15]
q[16] <= scfifo_8d21:auto_generated.q[16]
q[17] <= scfifo_8d21:auto_generated.q[17]
q[18] <= scfifo_8d21:auto_generated.q[18]
q[19] <= scfifo_8d21:auto_generated.q[19]
q[20] <= scfifo_8d21:auto_generated.q[20]
q[21] <= scfifo_8d21:auto_generated.q[21]
q[22] <= scfifo_8d21:auto_generated.q[22]
q[23] <= scfifo_8d21:auto_generated.q[23]
q[24] <= scfifo_8d21:auto_generated.q[24]
q[25] <= scfifo_8d21:auto_generated.q[25]
q[26] <= scfifo_8d21:auto_generated.q[26]
q[27] <= scfifo_8d21:auto_generated.q[27]
q[28] <= scfifo_8d21:auto_generated.q[28]
q[29] <= scfifo_8d21:auto_generated.q[29]
q[30] <= scfifo_8d21:auto_generated.q[30]
q[31] <= scfifo_8d21:auto_generated.q[31]
q[32] <= scfifo_8d21:auto_generated.q[32]
q[33] <= scfifo_8d21:auto_generated.q[33]
q[34] <= scfifo_8d21:auto_generated.q[34]
q[35] <= scfifo_8d21:auto_generated.q[35]
q[36] <= scfifo_8d21:auto_generated.q[36]
q[37] <= scfifo_8d21:auto_generated.q[37]
q[38] <= scfifo_8d21:auto_generated.q[38]
q[39] <= scfifo_8d21:auto_generated.q[39]
q[40] <= scfifo_8d21:auto_generated.q[40]
q[41] <= scfifo_8d21:auto_generated.q[41]
q[42] <= scfifo_8d21:auto_generated.q[42]
q[43] <= scfifo_8d21:auto_generated.q[43]
q[44] <= scfifo_8d21:auto_generated.q[44]
q[45] <= scfifo_8d21:auto_generated.q[45]
q[46] <= scfifo_8d21:auto_generated.q[46]
q[47] <= scfifo_8d21:auto_generated.q[47]
q[48] <= scfifo_8d21:auto_generated.q[48]
q[49] <= scfifo_8d21:auto_generated.q[49]
q[50] <= scfifo_8d21:auto_generated.q[50]
q[51] <= scfifo_8d21:auto_generated.q[51]
q[52] <= scfifo_8d21:auto_generated.q[52]
q[53] <= scfifo_8d21:auto_generated.q[53]
q[54] <= scfifo_8d21:auto_generated.q[54]
q[55] <= scfifo_8d21:auto_generated.q[55]
q[56] <= scfifo_8d21:auto_generated.q[56]
q[57] <= scfifo_8d21:auto_generated.q[57]
q[58] <= scfifo_8d21:auto_generated.q[58]
q[59] <= scfifo_8d21:auto_generated.q[59]
q[60] <= scfifo_8d21:auto_generated.q[60]
q[61] <= scfifo_8d21:auto_generated.q[61]
q[62] <= scfifo_8d21:auto_generated.q[62]
q[63] <= scfifo_8d21:auto_generated.q[63]
wrreq => scfifo_8d21:auto_generated.wrreq
rdreq => scfifo_8d21:auto_generated.rdreq
clock => scfifo_8d21:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8d21:auto_generated.empty
full <= scfifo_8d21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8d21:auto_generated.usedw[0]
usedw[1] <= scfifo_8d21:auto_generated.usedw[1]
usedw[2] <= scfifo_8d21:auto_generated.usedw[2]
usedw[3] <= scfifo_8d21:auto_generated.usedw[3]
usedw[4] <= scfifo_8d21:auto_generated.usedw[4]
usedw[5] <= scfifo_8d21:auto_generated.usedw[5]
usedw[6] <= scfifo_8d21:auto_generated.usedw[6]


|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated
clock => a_dpfifo_fj21:dpfifo.clock
data[0] => a_dpfifo_fj21:dpfifo.data[0]
data[1] => a_dpfifo_fj21:dpfifo.data[1]
data[2] => a_dpfifo_fj21:dpfifo.data[2]
data[3] => a_dpfifo_fj21:dpfifo.data[3]
data[4] => a_dpfifo_fj21:dpfifo.data[4]
data[5] => a_dpfifo_fj21:dpfifo.data[5]
data[6] => a_dpfifo_fj21:dpfifo.data[6]
data[7] => a_dpfifo_fj21:dpfifo.data[7]
data[8] => a_dpfifo_fj21:dpfifo.data[8]
data[9] => a_dpfifo_fj21:dpfifo.data[9]
data[10] => a_dpfifo_fj21:dpfifo.data[10]
data[11] => a_dpfifo_fj21:dpfifo.data[11]
data[12] => a_dpfifo_fj21:dpfifo.data[12]
data[13] => a_dpfifo_fj21:dpfifo.data[13]
data[14] => a_dpfifo_fj21:dpfifo.data[14]
data[15] => a_dpfifo_fj21:dpfifo.data[15]
data[16] => a_dpfifo_fj21:dpfifo.data[16]
data[17] => a_dpfifo_fj21:dpfifo.data[17]
data[18] => a_dpfifo_fj21:dpfifo.data[18]
data[19] => a_dpfifo_fj21:dpfifo.data[19]
data[20] => a_dpfifo_fj21:dpfifo.data[20]
data[21] => a_dpfifo_fj21:dpfifo.data[21]
data[22] => a_dpfifo_fj21:dpfifo.data[22]
data[23] => a_dpfifo_fj21:dpfifo.data[23]
data[24] => a_dpfifo_fj21:dpfifo.data[24]
data[25] => a_dpfifo_fj21:dpfifo.data[25]
data[26] => a_dpfifo_fj21:dpfifo.data[26]
data[27] => a_dpfifo_fj21:dpfifo.data[27]
data[28] => a_dpfifo_fj21:dpfifo.data[28]
data[29] => a_dpfifo_fj21:dpfifo.data[29]
data[30] => a_dpfifo_fj21:dpfifo.data[30]
data[31] => a_dpfifo_fj21:dpfifo.data[31]
data[32] => a_dpfifo_fj21:dpfifo.data[32]
data[33] => a_dpfifo_fj21:dpfifo.data[33]
data[34] => a_dpfifo_fj21:dpfifo.data[34]
data[35] => a_dpfifo_fj21:dpfifo.data[35]
data[36] => a_dpfifo_fj21:dpfifo.data[36]
data[37] => a_dpfifo_fj21:dpfifo.data[37]
data[38] => a_dpfifo_fj21:dpfifo.data[38]
data[39] => a_dpfifo_fj21:dpfifo.data[39]
data[40] => a_dpfifo_fj21:dpfifo.data[40]
data[41] => a_dpfifo_fj21:dpfifo.data[41]
data[42] => a_dpfifo_fj21:dpfifo.data[42]
data[43] => a_dpfifo_fj21:dpfifo.data[43]
data[44] => a_dpfifo_fj21:dpfifo.data[44]
data[45] => a_dpfifo_fj21:dpfifo.data[45]
data[46] => a_dpfifo_fj21:dpfifo.data[46]
data[47] => a_dpfifo_fj21:dpfifo.data[47]
data[48] => a_dpfifo_fj21:dpfifo.data[48]
data[49] => a_dpfifo_fj21:dpfifo.data[49]
data[50] => a_dpfifo_fj21:dpfifo.data[50]
data[51] => a_dpfifo_fj21:dpfifo.data[51]
data[52] => a_dpfifo_fj21:dpfifo.data[52]
data[53] => a_dpfifo_fj21:dpfifo.data[53]
data[54] => a_dpfifo_fj21:dpfifo.data[54]
data[55] => a_dpfifo_fj21:dpfifo.data[55]
data[56] => a_dpfifo_fj21:dpfifo.data[56]
data[57] => a_dpfifo_fj21:dpfifo.data[57]
data[58] => a_dpfifo_fj21:dpfifo.data[58]
data[59] => a_dpfifo_fj21:dpfifo.data[59]
data[60] => a_dpfifo_fj21:dpfifo.data[60]
data[61] => a_dpfifo_fj21:dpfifo.data[61]
data[62] => a_dpfifo_fj21:dpfifo.data[62]
data[63] => a_dpfifo_fj21:dpfifo.data[63]
empty <= a_dpfifo_fj21:dpfifo.empty
full <= a_dpfifo_fj21:dpfifo.full
q[0] <= a_dpfifo_fj21:dpfifo.q[0]
q[1] <= a_dpfifo_fj21:dpfifo.q[1]
q[2] <= a_dpfifo_fj21:dpfifo.q[2]
q[3] <= a_dpfifo_fj21:dpfifo.q[3]
q[4] <= a_dpfifo_fj21:dpfifo.q[4]
q[5] <= a_dpfifo_fj21:dpfifo.q[5]
q[6] <= a_dpfifo_fj21:dpfifo.q[6]
q[7] <= a_dpfifo_fj21:dpfifo.q[7]
q[8] <= a_dpfifo_fj21:dpfifo.q[8]
q[9] <= a_dpfifo_fj21:dpfifo.q[9]
q[10] <= a_dpfifo_fj21:dpfifo.q[10]
q[11] <= a_dpfifo_fj21:dpfifo.q[11]
q[12] <= a_dpfifo_fj21:dpfifo.q[12]
q[13] <= a_dpfifo_fj21:dpfifo.q[13]
q[14] <= a_dpfifo_fj21:dpfifo.q[14]
q[15] <= a_dpfifo_fj21:dpfifo.q[15]
q[16] <= a_dpfifo_fj21:dpfifo.q[16]
q[17] <= a_dpfifo_fj21:dpfifo.q[17]
q[18] <= a_dpfifo_fj21:dpfifo.q[18]
q[19] <= a_dpfifo_fj21:dpfifo.q[19]
q[20] <= a_dpfifo_fj21:dpfifo.q[20]
q[21] <= a_dpfifo_fj21:dpfifo.q[21]
q[22] <= a_dpfifo_fj21:dpfifo.q[22]
q[23] <= a_dpfifo_fj21:dpfifo.q[23]
q[24] <= a_dpfifo_fj21:dpfifo.q[24]
q[25] <= a_dpfifo_fj21:dpfifo.q[25]
q[26] <= a_dpfifo_fj21:dpfifo.q[26]
q[27] <= a_dpfifo_fj21:dpfifo.q[27]
q[28] <= a_dpfifo_fj21:dpfifo.q[28]
q[29] <= a_dpfifo_fj21:dpfifo.q[29]
q[30] <= a_dpfifo_fj21:dpfifo.q[30]
q[31] <= a_dpfifo_fj21:dpfifo.q[31]
q[32] <= a_dpfifo_fj21:dpfifo.q[32]
q[33] <= a_dpfifo_fj21:dpfifo.q[33]
q[34] <= a_dpfifo_fj21:dpfifo.q[34]
q[35] <= a_dpfifo_fj21:dpfifo.q[35]
q[36] <= a_dpfifo_fj21:dpfifo.q[36]
q[37] <= a_dpfifo_fj21:dpfifo.q[37]
q[38] <= a_dpfifo_fj21:dpfifo.q[38]
q[39] <= a_dpfifo_fj21:dpfifo.q[39]
q[40] <= a_dpfifo_fj21:dpfifo.q[40]
q[41] <= a_dpfifo_fj21:dpfifo.q[41]
q[42] <= a_dpfifo_fj21:dpfifo.q[42]
q[43] <= a_dpfifo_fj21:dpfifo.q[43]
q[44] <= a_dpfifo_fj21:dpfifo.q[44]
q[45] <= a_dpfifo_fj21:dpfifo.q[45]
q[46] <= a_dpfifo_fj21:dpfifo.q[46]
q[47] <= a_dpfifo_fj21:dpfifo.q[47]
q[48] <= a_dpfifo_fj21:dpfifo.q[48]
q[49] <= a_dpfifo_fj21:dpfifo.q[49]
q[50] <= a_dpfifo_fj21:dpfifo.q[50]
q[51] <= a_dpfifo_fj21:dpfifo.q[51]
q[52] <= a_dpfifo_fj21:dpfifo.q[52]
q[53] <= a_dpfifo_fj21:dpfifo.q[53]
q[54] <= a_dpfifo_fj21:dpfifo.q[54]
q[55] <= a_dpfifo_fj21:dpfifo.q[55]
q[56] <= a_dpfifo_fj21:dpfifo.q[56]
q[57] <= a_dpfifo_fj21:dpfifo.q[57]
q[58] <= a_dpfifo_fj21:dpfifo.q[58]
q[59] <= a_dpfifo_fj21:dpfifo.q[59]
q[60] <= a_dpfifo_fj21:dpfifo.q[60]
q[61] <= a_dpfifo_fj21:dpfifo.q[61]
q[62] <= a_dpfifo_fj21:dpfifo.q[62]
q[63] <= a_dpfifo_fj21:dpfifo.q[63]
rdreq => a_dpfifo_fj21:dpfifo.rreq
usedw[0] <= a_dpfifo_fj21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_fj21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_fj21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_fj21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_fj21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_fj21:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_fj21:dpfifo.usedw[6]
wrreq => a_dpfifo_fj21:dpfifo.wreq


|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo
clock => a_fefifo_t7f:fifo_state.clock
clock => altsyncram_g2m1:FIFOram.clock0
clock => altsyncram_g2m1:FIFOram.clock1
clock => cntr_o2b:rd_ptr_count.clock
clock => cntr_o2b:wr_ptr.clock
data[0] => altsyncram_g2m1:FIFOram.data_a[0]
data[1] => altsyncram_g2m1:FIFOram.data_a[1]
data[2] => altsyncram_g2m1:FIFOram.data_a[2]
data[3] => altsyncram_g2m1:FIFOram.data_a[3]
data[4] => altsyncram_g2m1:FIFOram.data_a[4]
data[5] => altsyncram_g2m1:FIFOram.data_a[5]
data[6] => altsyncram_g2m1:FIFOram.data_a[6]
data[7] => altsyncram_g2m1:FIFOram.data_a[7]
data[8] => altsyncram_g2m1:FIFOram.data_a[8]
data[9] => altsyncram_g2m1:FIFOram.data_a[9]
data[10] => altsyncram_g2m1:FIFOram.data_a[10]
data[11] => altsyncram_g2m1:FIFOram.data_a[11]
data[12] => altsyncram_g2m1:FIFOram.data_a[12]
data[13] => altsyncram_g2m1:FIFOram.data_a[13]
data[14] => altsyncram_g2m1:FIFOram.data_a[14]
data[15] => altsyncram_g2m1:FIFOram.data_a[15]
data[16] => altsyncram_g2m1:FIFOram.data_a[16]
data[17] => altsyncram_g2m1:FIFOram.data_a[17]
data[18] => altsyncram_g2m1:FIFOram.data_a[18]
data[19] => altsyncram_g2m1:FIFOram.data_a[19]
data[20] => altsyncram_g2m1:FIFOram.data_a[20]
data[21] => altsyncram_g2m1:FIFOram.data_a[21]
data[22] => altsyncram_g2m1:FIFOram.data_a[22]
data[23] => altsyncram_g2m1:FIFOram.data_a[23]
data[24] => altsyncram_g2m1:FIFOram.data_a[24]
data[25] => altsyncram_g2m1:FIFOram.data_a[25]
data[26] => altsyncram_g2m1:FIFOram.data_a[26]
data[27] => altsyncram_g2m1:FIFOram.data_a[27]
data[28] => altsyncram_g2m1:FIFOram.data_a[28]
data[29] => altsyncram_g2m1:FIFOram.data_a[29]
data[30] => altsyncram_g2m1:FIFOram.data_a[30]
data[31] => altsyncram_g2m1:FIFOram.data_a[31]
data[32] => altsyncram_g2m1:FIFOram.data_a[32]
data[33] => altsyncram_g2m1:FIFOram.data_a[33]
data[34] => altsyncram_g2m1:FIFOram.data_a[34]
data[35] => altsyncram_g2m1:FIFOram.data_a[35]
data[36] => altsyncram_g2m1:FIFOram.data_a[36]
data[37] => altsyncram_g2m1:FIFOram.data_a[37]
data[38] => altsyncram_g2m1:FIFOram.data_a[38]
data[39] => altsyncram_g2m1:FIFOram.data_a[39]
data[40] => altsyncram_g2m1:FIFOram.data_a[40]
data[41] => altsyncram_g2m1:FIFOram.data_a[41]
data[42] => altsyncram_g2m1:FIFOram.data_a[42]
data[43] => altsyncram_g2m1:FIFOram.data_a[43]
data[44] => altsyncram_g2m1:FIFOram.data_a[44]
data[45] => altsyncram_g2m1:FIFOram.data_a[45]
data[46] => altsyncram_g2m1:FIFOram.data_a[46]
data[47] => altsyncram_g2m1:FIFOram.data_a[47]
data[48] => altsyncram_g2m1:FIFOram.data_a[48]
data[49] => altsyncram_g2m1:FIFOram.data_a[49]
data[50] => altsyncram_g2m1:FIFOram.data_a[50]
data[51] => altsyncram_g2m1:FIFOram.data_a[51]
data[52] => altsyncram_g2m1:FIFOram.data_a[52]
data[53] => altsyncram_g2m1:FIFOram.data_a[53]
data[54] => altsyncram_g2m1:FIFOram.data_a[54]
data[55] => altsyncram_g2m1:FIFOram.data_a[55]
data[56] => altsyncram_g2m1:FIFOram.data_a[56]
data[57] => altsyncram_g2m1:FIFOram.data_a[57]
data[58] => altsyncram_g2m1:FIFOram.data_a[58]
data[59] => altsyncram_g2m1:FIFOram.data_a[59]
data[60] => altsyncram_g2m1:FIFOram.data_a[60]
data[61] => altsyncram_g2m1:FIFOram.data_a[61]
data[62] => altsyncram_g2m1:FIFOram.data_a[62]
data[63] => altsyncram_g2m1:FIFOram.data_a[63]
empty <= a_fefifo_t7f:fifo_state.empty
full <= a_fefifo_t7f:fifo_state.full
q[0] <= altsyncram_g2m1:FIFOram.q_b[0]
q[1] <= altsyncram_g2m1:FIFOram.q_b[1]
q[2] <= altsyncram_g2m1:FIFOram.q_b[2]
q[3] <= altsyncram_g2m1:FIFOram.q_b[3]
q[4] <= altsyncram_g2m1:FIFOram.q_b[4]
q[5] <= altsyncram_g2m1:FIFOram.q_b[5]
q[6] <= altsyncram_g2m1:FIFOram.q_b[6]
q[7] <= altsyncram_g2m1:FIFOram.q_b[7]
q[8] <= altsyncram_g2m1:FIFOram.q_b[8]
q[9] <= altsyncram_g2m1:FIFOram.q_b[9]
q[10] <= altsyncram_g2m1:FIFOram.q_b[10]
q[11] <= altsyncram_g2m1:FIFOram.q_b[11]
q[12] <= altsyncram_g2m1:FIFOram.q_b[12]
q[13] <= altsyncram_g2m1:FIFOram.q_b[13]
q[14] <= altsyncram_g2m1:FIFOram.q_b[14]
q[15] <= altsyncram_g2m1:FIFOram.q_b[15]
q[16] <= altsyncram_g2m1:FIFOram.q_b[16]
q[17] <= altsyncram_g2m1:FIFOram.q_b[17]
q[18] <= altsyncram_g2m1:FIFOram.q_b[18]
q[19] <= altsyncram_g2m1:FIFOram.q_b[19]
q[20] <= altsyncram_g2m1:FIFOram.q_b[20]
q[21] <= altsyncram_g2m1:FIFOram.q_b[21]
q[22] <= altsyncram_g2m1:FIFOram.q_b[22]
q[23] <= altsyncram_g2m1:FIFOram.q_b[23]
q[24] <= altsyncram_g2m1:FIFOram.q_b[24]
q[25] <= altsyncram_g2m1:FIFOram.q_b[25]
q[26] <= altsyncram_g2m1:FIFOram.q_b[26]
q[27] <= altsyncram_g2m1:FIFOram.q_b[27]
q[28] <= altsyncram_g2m1:FIFOram.q_b[28]
q[29] <= altsyncram_g2m1:FIFOram.q_b[29]
q[30] <= altsyncram_g2m1:FIFOram.q_b[30]
q[31] <= altsyncram_g2m1:FIFOram.q_b[31]
q[32] <= altsyncram_g2m1:FIFOram.q_b[32]
q[33] <= altsyncram_g2m1:FIFOram.q_b[33]
q[34] <= altsyncram_g2m1:FIFOram.q_b[34]
q[35] <= altsyncram_g2m1:FIFOram.q_b[35]
q[36] <= altsyncram_g2m1:FIFOram.q_b[36]
q[37] <= altsyncram_g2m1:FIFOram.q_b[37]
q[38] <= altsyncram_g2m1:FIFOram.q_b[38]
q[39] <= altsyncram_g2m1:FIFOram.q_b[39]
q[40] <= altsyncram_g2m1:FIFOram.q_b[40]
q[41] <= altsyncram_g2m1:FIFOram.q_b[41]
q[42] <= altsyncram_g2m1:FIFOram.q_b[42]
q[43] <= altsyncram_g2m1:FIFOram.q_b[43]
q[44] <= altsyncram_g2m1:FIFOram.q_b[44]
q[45] <= altsyncram_g2m1:FIFOram.q_b[45]
q[46] <= altsyncram_g2m1:FIFOram.q_b[46]
q[47] <= altsyncram_g2m1:FIFOram.q_b[47]
q[48] <= altsyncram_g2m1:FIFOram.q_b[48]
q[49] <= altsyncram_g2m1:FIFOram.q_b[49]
q[50] <= altsyncram_g2m1:FIFOram.q_b[50]
q[51] <= altsyncram_g2m1:FIFOram.q_b[51]
q[52] <= altsyncram_g2m1:FIFOram.q_b[52]
q[53] <= altsyncram_g2m1:FIFOram.q_b[53]
q[54] <= altsyncram_g2m1:FIFOram.q_b[54]
q[55] <= altsyncram_g2m1:FIFOram.q_b[55]
q[56] <= altsyncram_g2m1:FIFOram.q_b[56]
q[57] <= altsyncram_g2m1:FIFOram.q_b[57]
q[58] <= altsyncram_g2m1:FIFOram.q_b[58]
q[59] <= altsyncram_g2m1:FIFOram.q_b[59]
q[60] <= altsyncram_g2m1:FIFOram.q_b[60]
q[61] <= altsyncram_g2m1:FIFOram.q_b[61]
q[62] <= altsyncram_g2m1:FIFOram.q_b[62]
q[63] <= altsyncram_g2m1:FIFOram.q_b[63]
rreq => a_fefifo_t7f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_t7f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_o2b:rd_ptr_count.sclr
sclr => cntr_o2b:wr_ptr.sclr
usedw[0] <= a_fefifo_t7f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_t7f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_t7f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_t7f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_t7f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_t7f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_t7f:fifo_state.usedw_out[6]
wreq => a_fefifo_t7f:fifo_state.wreq
wreq => valid_wreq.IN0


|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|a_fefifo_t7f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_437:count_usedw.aclr
clock => cntr_437:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_437:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|a_fefifo_t7f:fifo_state|cntr_437:count_usedw
aclr => counter_reg_bit[6].IN0
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
clocken1 => ram_block1a56.ENA1
clocken1 => ram_block1a57.ENA1
clocken1 => ram_block1a58.ENA1
clocken1 => ram_block1a59.ENA1
clocken1 => ram_block1a60.ENA1
clocken1 => ram_block1a61.ENA1
clocken1 => ram_block1a62.ENA1
clocken1 => ram_block1a63.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a40.ENA0
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a41.ENA0
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a42.ENA0
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a43.ENA0
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a44.ENA0
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a45.ENA0
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a46.ENA0
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a47.ENA0
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a48.ENA0
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a49.ENA0
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a50.ENA0
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a51.ENA0
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a52.ENA0
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a53.ENA0
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a54.ENA0
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a55.ENA0
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a56.ENA0
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a57.ENA0
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a58.ENA0
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a59.ENA0
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a60.ENA0
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a61.ENA0
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a62.ENA0
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a63.ENA0


|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|cntr_o2b:rd_ptr_count
aclr => counter_reg_bit[6].IN0
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|cntr_o2b:wr_ptr
aclr => counter_reg_bit[6].IN0
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


