<dec f='llvm/llvm/include/llvm/IR/InlineAsm.h' l='149' type='llvm::InlineAsm::ConstraintCodeVector'/>
<offset>128</offset>
<doc f='llvm/llvm/include/llvm/IR/InlineAsm.h' l='147'>/// Code - The constraint code, either the register name (in braces) or the
    /// constraint letter/number.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InlineAsmLowering.cpp' l='166' u='m' c='_ZL16chooseConstraintRN4llvm14TargetLowering14AsmOperandInfoEPKS0_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InlineAsmLowering.cpp' l='168' u='m' c='_ZL16chooseConstraintRN4llvm14TargetLowering14AsmOperandInfoEPKS0_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InlineAsmLowering.cpp' l='201' u='m' c='_ZL16chooseConstraintRN4llvm14TargetLowering14AsmOperandInfoEPKS0_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InlineAsmLowering.cpp' l='210' u='m' c='_ZL22computeConstraintToUsePKN4llvm14TargetLoweringERNS0_14AsmOperandInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InlineAsmLowering.cpp' l='211' u='m' c='_ZL22computeConstraintToUsePKN4llvm14TargetLoweringERNS0_14AsmOperandInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='7893' c='_ZNK12_GLOBAL__N_120SDISelAsmOperandInfo9hasMemoryERKN4llvm14TargetLoweringE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4819' u='a' c='_ZNK4llvm14TargetLowering32getMultipleConstraintMatchWeightERNS0_14AsmOperandInfoEi'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4913' u='m' c='_ZL16ChooseConstraintRN4llvm14TargetLowering14AsmOperandInfoERKS0_NS_7SDValueEPNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4915' u='m' c='_ZL16ChooseConstraintRN4llvm14TargetLowering14AsmOperandInfoERKS0_NS_7SDValueEPNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4932' u='m' c='_ZL16ChooseConstraintRN4llvm14TargetLowering14AsmOperandInfoERKS0_NS_7SDValueEPNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4955' u='m' c='_ZL16ChooseConstraintRN4llvm14TargetLowering14AsmOperandInfoERKS0_NS_7SDValueEPNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4967' u='m' c='_ZNK4llvm14TargetLowering22ComputeConstraintToUseERNS0_14AsmOperandInfoENS_7SDValueEPNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4968' u='m' c='_ZNK4llvm14TargetLowering22ComputeConstraintToUseERNS0_14AsmOperandInfoENS_7SDValueEPNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/IR/InlineAsm.cpp' l='68' u='a' c='_ZN4llvm9InlineAsm14ConstraintInfo5ParseENS_9StringRefERSt6vectorIS1_SaIS1_EE'/>
<use f='llvm/llvm/lib/IR/InlineAsm.cpp' l='212' u='w' c='_ZN4llvm9InlineAsm14ConstraintInfo17selectAlternativeEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetTransformInfo.cpp' l='372' u='m' c='_ZN4llvm10PPCTTIImpl11mightUseCTREPNS_10BasicBlockEPNS_17TargetLibraryInfoERNS_15SmallPtrSetImplIPKNS_5ValueEEE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetTransformInfo.cpp' l='373' u='m' c='_ZN4llvm10PPCTTIImpl11mightUseCTREPNS_10BasicBlockEPNS_17TargetLibraryInfoERNS_15SmallPtrSetImplIPKNS_5ValueEEE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='50705' u='m' c='_ZNK4llvm17X86TargetLowering15ExpandInlineAsmEPNS_8CallInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='50705' u='m' c='_ZNK4llvm17X86TargetLowering15ExpandInlineAsmEPNS_8CallInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='50706' u='m' c='_ZNK4llvm17X86TargetLowering15ExpandInlineAsmEPNS_8CallInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='50706' u='m' c='_ZNK4llvm17X86TargetLowering15ExpandInlineAsmEPNS_8CallInstE'/>
