{"schema":{"name":"register-description-format","version":"v1"},"root":{"desc":"STM32F030","version":"1.0","children":["crc","gpiof","gpiod","gpioc","gpiob","gpioa","spi1","spi2","pwr","i2c1","i2c2","iwdg","wwdg","tim1","tim3","tim14","tim6","exti","nvic","dma","rcc","syscfg","adc","usart1","usart2","rtc","tim15","tim16","tim17","flash","dbgmcu"]},"elements":{"crc":{"type":"blk","children":["crc.dr","crc.idr","crc.cr","crc.init"],"id":"crc","name":"crc","offset":"0x40023000","doc":"cyclic redundancy check calculation\n      unit"},"crc.dr":{"type":"reg","fields":[{"name":"dr","lsb":0,"nbits":32,"access":"","reset":"4294967295","doc":"Data register bits"}],"id":"crc.dr","name":"dr","offset":"0x0","doc":"Data register"},"crc.idr":{"type":"reg","fields":[{"name":"rsvd0","lsb":8,"nbits":24,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"idr","lsb":0,"nbits":8,"access":"","reset":"0","doc":"General-purpose 8-bit data register\n              bits"}],"id":"crc.idr","name":"idr","offset":"0x4","doc":"Independent data register"},"crc.cr":{"type":"reg","fields":[{"name":"rsvd1","lsb":8,"nbits":24,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"rev_out","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Reverse output data"},{"name":"rev_in","lsb":5,"nbits":2,"access":"","reset":"0","doc":"Reverse input data"},{"name":"rsvd0","lsb":1,"nbits":4,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"reset","lsb":0,"nbits":1,"access":"","reset":"0","doc":"reset bit"}],"id":"crc.cr","name":"cr","offset":"0x8","doc":"Control register"},"crc.init":{"type":"reg","fields":[{"name":"init","lsb":0,"nbits":32,"access":"","reset":"4294967295","doc":"Programmable initial CRC\n              value"}],"id":"crc.init","name":"init","offset":"0xc","doc":"Initial CRC value"},"gpiof":{"type":"blk","children":["gpiof.moder","gpiof.otyper","gpiof.ospeedr","gpiof.pupdr","gpiof.idr","gpiof.odr","gpiof.bsrr","gpiof.lckr","gpiof.afrl","gpiof.afrh","gpiof.brr"],"id":"gpiof","name":"gpiof","offset":"0x48001400","doc":"General-purpose I/Os"},"gpiof.moder":{"type":"reg","fields":[{"name":"moder15","lsb":30,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder14","lsb":28,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder13","lsb":26,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder12","lsb":24,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder11","lsb":22,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder10","lsb":20,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder9","lsb":18,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder8","lsb":16,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder7","lsb":14,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder6","lsb":12,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder5","lsb":10,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder4","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder3","lsb":6,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder2","lsb":4,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder1","lsb":2,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder0","lsb":0,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"}],"id":"gpiof.moder","name":"moder","offset":"0x0","doc":"GPIO port mode register"},"gpiof.otyper":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ot15","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bit\n              15"},{"name":"ot14","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bit\n              14"},{"name":"ot13","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bit\n              13"},{"name":"ot12","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bit\n              12"},{"name":"ot11","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bit\n              11"},{"name":"ot10","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bit\n              10"},{"name":"ot9","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bit 9"},{"name":"ot8","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bit 8"},{"name":"ot7","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bit 7"},{"name":"ot6","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bit 6"},{"name":"ot5","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bit 5"},{"name":"ot4","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bit 4"},{"name":"ot3","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bit 3"},{"name":"ot2","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bit 2"},{"name":"ot1","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bit 1"},{"name":"ot0","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bit 0"}],"id":"gpiof.otyper","name":"otyper","offset":"0x4","doc":"GPIO port output type register"},"gpiof.ospeedr":{"type":"reg","fields":[{"name":"ospeedr15","lsb":30,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr14","lsb":28,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr13","lsb":26,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr12","lsb":24,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr11","lsb":22,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr10","lsb":20,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr9","lsb":18,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr8","lsb":16,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr7","lsb":14,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr6","lsb":12,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr5","lsb":10,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr4","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr3","lsb":6,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr2","lsb":4,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr1","lsb":2,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr0","lsb":0,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"}],"id":"gpiof.ospeedr","name":"ospeedr","offset":"0x8","doc":"GPIO port output speed\n          register"},"gpiof.pupdr":{"type":"reg","fields":[{"name":"pupdr15","lsb":30,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr14","lsb":28,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr13","lsb":26,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr12","lsb":24,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr11","lsb":22,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr10","lsb":20,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr9","lsb":18,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr8","lsb":16,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr7","lsb":14,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr6","lsb":12,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr5","lsb":10,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr4","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr3","lsb":6,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr2","lsb":4,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr1","lsb":2,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr0","lsb":0,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"}],"id":"gpiof.pupdr","name":"pupdr","offset":"0xc","doc":"GPIO port pull-up/pull-down\n          register"},"gpiof.idr":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"idr15","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr14","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr13","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr12","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr11","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr10","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr9","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr8","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr7","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr6","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr5","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr4","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr3","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr2","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr1","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr0","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"}],"id":"gpiof.idr","name":"idr","offset":"0x10","doc":"GPIO port input data register"},"gpiof.odr":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"odr15","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr14","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr13","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr12","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr11","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr10","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr9","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr8","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr7","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr6","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr5","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr4","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr3","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr2","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr1","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr0","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"}],"id":"gpiof.odr","name":"odr","offset":"0x14","doc":"GPIO port output data register"},"gpiof.bsrr":{"type":"reg","fields":[{"name":"br15","lsb":31,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br14","lsb":30,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br13","lsb":29,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br12","lsb":28,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br11","lsb":27,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br10","lsb":26,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br9","lsb":25,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br8","lsb":24,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br7","lsb":23,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br6","lsb":22,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br5","lsb":21,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br4","lsb":20,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br3","lsb":19,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br2","lsb":18,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br1","lsb":17,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br0","lsb":16,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs15","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs14","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs13","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs12","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs11","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs10","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs9","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs8","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs7","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs6","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs5","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs4","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs3","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs2","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs1","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs0","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"}],"id":"gpiof.bsrr","name":"bsrr","offset":"0x18","doc":"GPIO port bit set/reset\n          register"},"gpiof.lckr":{"type":"reg","fields":[{"name":"rsvd0","lsb":17,"nbits":15,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"lckk","lsb":16,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y"},{"name":"lck15","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck14","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck13","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck12","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck11","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck10","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck9","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck8","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck7","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck6","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck5","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck4","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck3","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck2","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck1","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck0","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"}],"id":"gpiof.lckr","name":"lckr","offset":"0x1c","doc":"GPIO port configuration lock\n          register"},"gpiof.afrl":{"type":"reg","fields":[{"name":"afrl7","lsb":28,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 0..7)"},{"name":"afrl6","lsb":24,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 0..7)"},{"name":"afrl5","lsb":20,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 0..7)"},{"name":"afrl4","lsb":16,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 0..7)"},{"name":"afrl3","lsb":12,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 0..7)"},{"name":"afrl2","lsb":8,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 0..7)"},{"name":"afrl1","lsb":4,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 0..7)"},{"name":"afrl0","lsb":0,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 0..7)"}],"id":"gpiof.afrl","name":"afrl","offset":"0x20","doc":"GPIO alternate function low\n          register"},"gpiof.afrh":{"type":"reg","fields":[{"name":"afrh15","lsb":28,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 8..15)"},{"name":"afrh14","lsb":24,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 8..15)"},{"name":"afrh13","lsb":20,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 8..15)"},{"name":"afrh12","lsb":16,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 8..15)"},{"name":"afrh11","lsb":12,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 8..15)"},{"name":"afrh10","lsb":8,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 8..15)"},{"name":"afrh9","lsb":4,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 8..15)"},{"name":"afrh8","lsb":0,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 8..15)"}],"id":"gpiof.afrh","name":"afrh","offset":"0x24","doc":"GPIO alternate function high\n          register"},"gpiof.brr":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"br15","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br14","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br13","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br12","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br11","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br10","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br9","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br8","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br7","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br6","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br5","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br4","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br3","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br2","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br1","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br0","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"}],"id":"gpiof.brr","name":"brr","offset":"0x28","doc":"Port bit reset register"},"gpiod":{"type":"blk","children":[],"id":"gpiod","name":"gpiod","offset":"0x48000c00","doc":""},"gpioc":{"type":"blk","children":[],"id":"gpioc","name":"gpioc","offset":"0x48000800","doc":""},"gpiob":{"type":"blk","children":[],"id":"gpiob","name":"gpiob","offset":"0x48000400","doc":""},"gpioa":{"type":"blk","children":["gpioa.moder","gpioa.otyper","gpioa.ospeedr","gpioa.pupdr","gpioa.idr","gpioa.odr","gpioa.bsrr","gpioa.lckr","gpioa.afrl","gpioa.afrh","gpioa.brr"],"id":"gpioa","name":"gpioa","offset":"0x48000000","doc":"General-purpose I/Os"},"gpioa.moder":{"type":"reg","fields":[{"name":"moder15","lsb":30,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder14","lsb":28,"nbits":2,"access":"","reset":"2","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder13","lsb":26,"nbits":2,"access":"","reset":"2","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder12","lsb":24,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder11","lsb":22,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder10","lsb":20,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder9","lsb":18,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder8","lsb":16,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder7","lsb":14,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder6","lsb":12,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder5","lsb":10,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder4","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder3","lsb":6,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder2","lsb":4,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder1","lsb":2,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"moder0","lsb":0,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"}],"id":"gpioa.moder","name":"moder","offset":"0x0","doc":"GPIO port mode register"},"gpioa.otyper":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ot15","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ot14","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ot13","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ot12","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ot11","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ot10","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ot9","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ot8","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ot7","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ot6","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ot5","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ot4","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ot3","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ot2","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ot1","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ot0","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"}],"id":"gpioa.otyper","name":"otyper","offset":"0x4","doc":"GPIO port output type register"},"gpioa.ospeedr":{"type":"reg","fields":[{"name":"ospeedr15","lsb":30,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr14","lsb":28,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr13","lsb":26,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr12","lsb":24,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr11","lsb":22,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr10","lsb":20,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr9","lsb":18,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr8","lsb":16,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr7","lsb":14,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr6","lsb":12,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr5","lsb":10,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr4","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr3","lsb":6,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr2","lsb":4,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr1","lsb":2,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"ospeedr0","lsb":0,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"}],"id":"gpioa.ospeedr","name":"ospeedr","offset":"0x8","doc":"GPIO port output speed\n          register"},"gpioa.pupdr":{"type":"reg","fields":[{"name":"pupdr15","lsb":30,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr14","lsb":28,"nbits":2,"access":"","reset":"2","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr13","lsb":26,"nbits":2,"access":"","reset":"1","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr12","lsb":24,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr11","lsb":22,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr10","lsb":20,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr9","lsb":18,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr8","lsb":16,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr7","lsb":14,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr6","lsb":12,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr5","lsb":10,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr4","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr3","lsb":6,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr2","lsb":4,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr1","lsb":2,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"},{"name":"pupdr0","lsb":0,"nbits":2,"access":"","reset":"0","doc":"Port x configuration bits (y =\n              0..15)"}],"id":"gpioa.pupdr","name":"pupdr","offset":"0xc","doc":"GPIO port pull-up/pull-down\n          register"},"gpioa.idr":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"idr15","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr14","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr13","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr12","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr11","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr10","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr9","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr8","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr7","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr6","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr5","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr4","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr3","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr2","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr1","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"},{"name":"idr0","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Port input data (y =\n              0..15)"}],"id":"gpioa.idr","name":"idr","offset":"0x10","doc":"GPIO port input data register"},"gpioa.odr":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"odr15","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr14","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr13","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr12","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr11","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr10","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr9","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr8","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr7","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr6","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr5","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr4","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr3","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr2","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr1","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"},{"name":"odr0","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Port output data (y =\n              0..15)"}],"id":"gpioa.odr","name":"odr","offset":"0x14","doc":"GPIO port output data register"},"gpioa.bsrr":{"type":"reg","fields":[{"name":"br15","lsb":31,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br14","lsb":30,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br13","lsb":29,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br12","lsb":28,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br11","lsb":27,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br10","lsb":26,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br9","lsb":25,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br8","lsb":24,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br7","lsb":23,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br6","lsb":22,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br5","lsb":21,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br4","lsb":20,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br3","lsb":19,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br2","lsb":18,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br1","lsb":17,"nbits":1,"access":"","reset":"0","doc":"Port x reset bit y (y =\n              0..15)"},{"name":"br0","lsb":16,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs15","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs14","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs13","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs12","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs11","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs10","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs9","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs8","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs7","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs6","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs5","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs4","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs3","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs2","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs1","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"},{"name":"bs0","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Port x set bit y (y=\n              0..15)"}],"id":"gpioa.bsrr","name":"bsrr","offset":"0x18","doc":"GPIO port bit set/reset\n          register"},"gpioa.lckr":{"type":"reg","fields":[{"name":"rsvd0","lsb":17,"nbits":15,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"lckk","lsb":16,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck15","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck14","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck13","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck12","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck11","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck10","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck9","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck8","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck7","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck6","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck5","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck4","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck3","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck2","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck1","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"},{"name":"lck0","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Port x lock bit y (y=\n              0..15)"}],"id":"gpioa.lckr","name":"lckr","offset":"0x1c","doc":"GPIO port configuration lock\n          register"},"gpioa.afrl":{"type":"reg","fields":[{"name":"afrl7","lsb":28,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 0..7)"},{"name":"afrl6","lsb":24,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 0..7)"},{"name":"afrl5","lsb":20,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 0..7)"},{"name":"afrl4","lsb":16,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 0..7)"},{"name":"afrl3","lsb":12,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 0..7)"},{"name":"afrl2","lsb":8,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 0..7)"},{"name":"afrl1","lsb":4,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 0..7)"},{"name":"afrl0","lsb":0,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 0..7)"}],"id":"gpioa.afrl","name":"afrl","offset":"0x20","doc":"GPIO alternate function low\n          register"},"gpioa.afrh":{"type":"reg","fields":[{"name":"afrh15","lsb":28,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 8..15)"},{"name":"afrh14","lsb":24,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 8..15)"},{"name":"afrh13","lsb":20,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 8..15)"},{"name":"afrh12","lsb":16,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 8..15)"},{"name":"afrh11","lsb":12,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 8..15)"},{"name":"afrh10","lsb":8,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 8..15)"},{"name":"afrh9","lsb":4,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 8..15)"},{"name":"afrh8","lsb":0,"nbits":4,"access":"","reset":"0","doc":"Alternate function selection for port x\n              bit y (y = 8..15)"}],"id":"gpioa.afrh","name":"afrh","offset":"0x24","doc":"GPIO alternate function high\n          register"},"gpioa.brr":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"br15","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br14","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br13","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br12","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br11","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br10","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br9","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br8","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br7","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br6","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br5","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br4","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br3","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br2","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br1","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"},{"name":"br0","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Port x Reset bit y"}],"id":"gpioa.brr","name":"brr","offset":"0x28","doc":"Port bit reset register"},"spi1":{"type":"blk","children":["spi1.cr1","spi1.cr2","spi1.sr","spi1.dr","spi1.crcpr","spi1.rxcrcr","spi1.txcrcr","spi1.i2scfgr","spi1.i2spr"],"id":"spi1","name":"spi1","offset":"0x40013000","doc":"Serial peripheral interface"},"spi1.cr1":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"bidimode","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Bidirectional data mode\n              enable"},{"name":"bidioe","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Output enable in bidirectional\n              mode"},{"name":"crcen","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Hardware CRC calculation\n              enable"},{"name":"crcnext","lsb":12,"nbits":1,"access":"","reset":"0","doc":"CRC transfer next"},{"name":"dff","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Data frame format"},{"name":"rxonly","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Receive only"},{"name":"ssm","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Software slave management"},{"name":"ssi","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Internal slave select"},{"name":"lsbfirst","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Frame format"},{"name":"spe","lsb":6,"nbits":1,"access":"","reset":"0","doc":"SPI enable"},{"name":"br","lsb":3,"nbits":3,"access":"","reset":"0","doc":"Baud rate control"},{"name":"mstr","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Master selection"},{"name":"cpol","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Clock polarity"},{"name":"cpha","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Clock phase"}],"id":"spi1.cr1","name":"cr1","offset":"0x0","doc":"control register 1"},"spi1.cr2":{"type":"reg","fields":[{"name":"rsvd0","lsb":15,"nbits":17,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ldma_tx","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Last DMA transfer for\n              transmission"},{"name":"ldma_rx","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Last DMA transfer for\n              reception"},{"name":"frxth","lsb":12,"nbits":1,"access":"","reset":"0","doc":"FIFO reception threshold"},{"name":"ds","lsb":8,"nbits":4,"access":"","reset":"0","doc":"Data size"},{"name":"txeie","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Tx buffer empty interrupt\n              enable"},{"name":"rxneie","lsb":6,"nbits":1,"access":"","reset":"0","doc":"RX buffer not empty interrupt\n              enable"},{"name":"errie","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Error interrupt enable"},{"name":"frf","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Frame format"},{"name":"nssp","lsb":3,"nbits":1,"access":"","reset":"0","doc":"NSS pulse management"},{"name":"ssoe","lsb":2,"nbits":1,"access":"","reset":"0","doc":"SS output enable"},{"name":"txdmaen","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Tx buffer DMA enable"},{"name":"rxdmaen","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Rx buffer DMA enable"}],"id":"spi1.cr2","name":"cr2","offset":"0x4","doc":"control register 2"},"spi1.sr":{"type":"reg","fields":[{"name":"rsvd0","lsb":13,"nbits":19,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ftlvl","lsb":11,"nbits":2,"access":"read-only","reset":"0","doc":"FIFO transmission level"},{"name":"frlvl","lsb":9,"nbits":2,"access":"read-only","reset":"0","doc":"FIFO reception level"},{"name":"tifrfe","lsb":8,"nbits":1,"access":"read-only","reset":"0","doc":"TI frame format error"},{"name":"bsy","lsb":7,"nbits":1,"access":"read-only","reset":"0","doc":"Busy flag"},{"name":"ovr","lsb":6,"nbits":1,"access":"read-only","reset":"0","doc":"Overrun flag"},{"name":"modf","lsb":5,"nbits":1,"access":"read-only","reset":"0","doc":"Mode fault"},{"name":"crcerr","lsb":4,"nbits":1,"access":"read-write","reset":"0","doc":"CRC error flag"},{"name":"udr","lsb":3,"nbits":1,"access":"read-only","reset":"0","doc":"Underrun flag"},{"name":"chside","lsb":2,"nbits":1,"access":"read-only","reset":"0","doc":"Channel side"},{"name":"txe","lsb":1,"nbits":1,"access":"read-only","reset":"1","doc":"Transmit buffer empty"},{"name":"rxne","lsb":0,"nbits":1,"access":"read-only","reset":"0","doc":"Receive buffer not empty"}],"id":"spi1.sr","name":"sr","offset":"0x8","doc":"status register"},"spi1.dr":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"dr","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Data register"}],"id":"spi1.dr","name":"dr","offset":"0xc","doc":"data register"},"spi1.crcpr":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"crcpoly","lsb":0,"nbits":16,"access":"","reset":"7","doc":"CRC polynomial register"}],"id":"spi1.crcpr","name":"crcpr","offset":"0x10","doc":"CRC polynomial register"},"spi1.rxcrcr":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"rxcrc","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Rx CRC register"}],"id":"spi1.rxcrcr","name":"rxcrcr","offset":"0x14","doc":"RX CRC register"},"spi1.txcrcr":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"txcrc","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Tx CRC register"}],"id":"spi1.txcrcr","name":"txcrcr","offset":"0x18","doc":"TX CRC register"},"spi1.i2scfgr":{"type":"reg","fields":[{"name":"rsvd1","lsb":12,"nbits":20,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"i2smod","lsb":11,"nbits":1,"access":"","reset":"0","doc":"I2S mode selection"},{"name":"i2se","lsb":10,"nbits":1,"access":"","reset":"0","doc":"I2S Enable"},{"name":"i2scfg","lsb":8,"nbits":2,"access":"","reset":"0","doc":"I2S configuration mode"},{"name":"pcmsync","lsb":7,"nbits":1,"access":"","reset":"0","doc":"PCM frame synchronization"},{"name":"rsvd0","lsb":6,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"i2sstd","lsb":4,"nbits":2,"access":"","reset":"0","doc":"I2S standard selection"},{"name":"ckpol","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Steady state clock\n              polarity"},{"name":"datlen","lsb":1,"nbits":2,"access":"","reset":"0","doc":"Data length to be\n              transferred"},{"name":"chlen","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Channel length (number of bits per audio\n              channel)"}],"id":"spi1.i2scfgr","name":"i2scfgr","offset":"0x1c","doc":"I2S configuration register"},"spi1.i2spr":{"type":"reg","fields":[{"name":"rsvd0","lsb":10,"nbits":22,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"mckoe","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Master clock output enable"},{"name":"odd","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Odd factor for the\n              prescaler"},{"name":"i2sdiv","lsb":0,"nbits":8,"access":"","reset":"16","doc":"I2S Linear prescaler"}],"id":"spi1.i2spr","name":"i2spr","offset":"0x20","doc":"I2S prescaler register"},"spi2":{"type":"blk","children":[],"id":"spi2","name":"spi2","offset":"0x40003800","doc":""},"pwr":{"type":"blk","children":["pwr.cr","pwr.csr"],"id":"pwr","name":"pwr","offset":"0x40007000","doc":"Power control"},"pwr.cr":{"type":"reg","fields":[{"name":"rsvd0","lsb":10,"nbits":22,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"fpds","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Flash power down in Stop\n              mode"},{"name":"dbp","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Disable backup domain write\n              protection"},{"name":"pls","lsb":5,"nbits":3,"access":"","reset":"0","doc":"PVD level selection"},{"name":"pvde","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Power voltage detector\n              enable"},{"name":"csbf","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Clear standby flag"},{"name":"cwuf","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Clear wakeup flag"},{"name":"pdds","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Power down deepsleep"},{"name":"lpds","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Low-power deep sleep"}],"id":"pwr.cr","name":"cr","offset":"0x0","doc":"power control register"},"pwr.csr":{"type":"reg","fields":[{"name":"rsvd1","lsb":10,"nbits":22,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"bre","lsb":9,"nbits":1,"access":"read-write","reset":"0","doc":"Backup regulator enable"},{"name":"ewup","lsb":8,"nbits":1,"access":"read-write","reset":"0","doc":"Enable WKUP pin"},{"name":"rsvd0","lsb":4,"nbits":4,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"brr","lsb":3,"nbits":1,"access":"read-only","reset":"0","doc":"Backup regulator ready"},{"name":"pvdo","lsb":2,"nbits":1,"access":"read-only","reset":"0","doc":"PVD output"},{"name":"sbf","lsb":1,"nbits":1,"access":"read-only","reset":"0","doc":"Standby flag"},{"name":"wuf","lsb":0,"nbits":1,"access":"read-only","reset":"0","doc":"Wakeup flag"}],"id":"pwr.csr","name":"csr","offset":"0x4","doc":"power control/status register"},"i2c1":{"type":"blk","children":["i2c1.cr1","i2c1.cr2","i2c1.oar1","i2c1.oar2","i2c1.timingr","i2c1.timeoutr","i2c1.isr","i2c1.icr","i2c1.pecr","i2c1.rxdr","i2c1.txdr"],"id":"i2c1","name":"i2c1","offset":"0x40005400","doc":"Inter-integrated circuit"},"i2c1.cr1":{"type":"reg","fields":[{"name":"rsvd0","lsb":24,"nbits":8,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pecen","lsb":23,"nbits":1,"access":"read-write","reset":"0","doc":"PEC enable"},{"name":"alerten","lsb":22,"nbits":1,"access":"read-write","reset":"0","doc":"SMBUS alert enable"},{"name":"smbden","lsb":21,"nbits":1,"access":"read-write","reset":"0","doc":"SMBus Device Default address\n              enable"},{"name":"smbhen","lsb":20,"nbits":1,"access":"read-write","reset":"0","doc":"SMBus Host address enable"},{"name":"gcen","lsb":19,"nbits":1,"access":"read-write","reset":"0","doc":"General call enable"},{"name":"wupen","lsb":18,"nbits":1,"access":"read-write","reset":"0","doc":"Wakeup from STOP enable"},{"name":"nostretch","lsb":17,"nbits":1,"access":"read-write","reset":"0","doc":"Clock stretching disable"},{"name":"sbc","lsb":16,"nbits":1,"access":"read-write","reset":"0","doc":"Slave byte control"},{"name":"rxdmaen","lsb":15,"nbits":1,"access":"read-write","reset":"0","doc":"DMA reception requests\n              enable"},{"name":"txdmaen","lsb":14,"nbits":1,"access":"read-write","reset":"0","doc":"DMA transmission requests\n              enable"},{"name":"swrst","lsb":13,"nbits":1,"access":"write-only","reset":"0","doc":"Software reset"},{"name":"anfoff","lsb":12,"nbits":1,"access":"read-write","reset":"0","doc":"Analog noise filter OFF"},{"name":"dnf","lsb":8,"nbits":4,"access":"read-write","reset":"0","doc":"Digital noise filter"},{"name":"errie","lsb":7,"nbits":1,"access":"read-write","reset":"0","doc":"Error interrupts enable"},{"name":"tcie","lsb":6,"nbits":1,"access":"read-write","reset":"0","doc":"Transfer Complete interrupt\n              enable"},{"name":"stopie","lsb":5,"nbits":1,"access":"read-write","reset":"0","doc":"STOP detection Interrupt\n              enable"},{"name":"nackie","lsb":4,"nbits":1,"access":"read-write","reset":"0","doc":"Not acknowledge received interrupt\n              enable"},{"name":"addrie","lsb":3,"nbits":1,"access":"read-write","reset":"0","doc":"Address match interrupt enable (slave\n              only)"},{"name":"rxie","lsb":2,"nbits":1,"access":"read-write","reset":"0","doc":"RX Interrupt enable"},{"name":"txie","lsb":1,"nbits":1,"access":"read-write","reset":"0","doc":"TX Interrupt enable"},{"name":"pe","lsb":0,"nbits":1,"access":"read-write","reset":"0","doc":"Peripheral enable"}],"id":"i2c1.cr1","name":"cr1","offset":"0x0","doc":"Control register 1"},"i2c1.cr2":{"type":"reg","fields":[{"name":"rsvd0","lsb":27,"nbits":5,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pecbyte","lsb":26,"nbits":1,"access":"","reset":"0","doc":"Packet error checking byte"},{"name":"autoend","lsb":25,"nbits":1,"access":"","reset":"0","doc":"Automatic end mode (master\n              mode)"},{"name":"reload","lsb":24,"nbits":1,"access":"","reset":"0","doc":"NBYTES reload mode"},{"name":"nbytes","lsb":16,"nbits":8,"access":"","reset":"0","doc":"Number of bytes"},{"name":"nack","lsb":15,"nbits":1,"access":"","reset":"0","doc":"NACK generation (slave\n              mode)"},{"name":"stop","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Stop generation (master\n              mode)"},{"name":"start","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Start generation"},{"name":"head10r","lsb":12,"nbits":1,"access":"","reset":"0","doc":"10-bit address header only read\n              direction (master receiver mode)"},{"name":"add10","lsb":11,"nbits":1,"access":"","reset":"0","doc":"10-bit addressing mode (master\n              mode)"},{"name":"rd_wrn","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Transfer direction (master\n              mode)"},{"name":"sadd8","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Slave address bit 9:8 (master\n              mode)"},{"name":"sadd1","lsb":1,"nbits":7,"access":"","reset":"0","doc":"Slave address bit 7:1 (master\n              mode)"},{"name":"sadd0","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Slave address bit 0 (master\n              mode)"}],"id":"i2c1.cr2","name":"cr2","offset":"0x4","doc":"Control register 2"},"i2c1.oar1":{"type":"reg","fields":[{"name":"rsvd1","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"oa1en","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Own Address 1 enable"},{"name":"rsvd0","lsb":11,"nbits":4,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"oa1mode","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Own Address 1 10-bit mode"},{"name":"oa1_8","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Interface address"},{"name":"oa1_1","lsb":1,"nbits":7,"access":"","reset":"0","doc":"Interface address"},{"name":"oa1_0","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Interface address"}],"id":"i2c1.oar1","name":"oar1","offset":"0x8","doc":"Own address register 1"},"i2c1.oar2":{"type":"reg","fields":[{"name":"rsvd2","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"oa2en","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Own Address 2 enable"},{"name":"rsvd0","lsb":11,"nbits":4,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"oa2msk","lsb":8,"nbits":3,"access":"","reset":"0","doc":"Own Address 2 masks"},{"name":"oa2","lsb":1,"nbits":7,"access":"","reset":"0","doc":"Interface address"},{"name":"rsvd1","lsb":0,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"}],"id":"i2c1.oar2","name":"oar2","offset":"0xc","doc":"Own address register 2"},"i2c1.timingr":{"type":"reg","fields":[{"name":"presc","lsb":28,"nbits":4,"access":"","reset":"0","doc":"Timing prescaler"},{"name":"rsvd0","lsb":24,"nbits":4,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"scldel","lsb":20,"nbits":4,"access":"","reset":"0","doc":"Data setup time"},{"name":"sdadel","lsb":16,"nbits":4,"access":"","reset":"0","doc":"Data hold time"},{"name":"sclh","lsb":8,"nbits":8,"access":"","reset":"0","doc":"SCL high period (master\n              mode)"},{"name":"scll","lsb":0,"nbits":8,"access":"","reset":"0","doc":"SCL low period (master\n              mode)"}],"id":"i2c1.timingr","name":"timingr","offset":"0x10","doc":"Timing register"},"i2c1.timeoutr":{"type":"reg","fields":[{"name":"texten","lsb":31,"nbits":1,"access":"","reset":"0","doc":"Extended clock timeout\n              enable"},{"name":"rsvd1","lsb":28,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"timeoutb","lsb":16,"nbits":12,"access":"","reset":"0","doc":"Bus timeout B"},{"name":"timouten","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Clock timeout enable"},{"name":"rsvd0","lsb":13,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"tidle","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Idle clock timeout\n              detection"},{"name":"timeouta","lsb":0,"nbits":12,"access":"","reset":"0","doc":"Bus timeout A"}],"id":"i2c1.timeoutr","name":"timeoutr","offset":"0x14","doc":"Status register 1"},"i2c1.isr":{"type":"reg","fields":[{"name":"rsvd1","lsb":24,"nbits":8,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"addcode","lsb":17,"nbits":7,"access":"read-only","reset":"0","doc":"Address match code (Slave\n              mode)"},{"name":"dir","lsb":16,"nbits":1,"access":"read-only","reset":"0","doc":"Transfer direction (Slave\n              mode)"},{"name":"busy","lsb":15,"nbits":1,"access":"read-only","reset":"0","doc":"Bus busy"},{"name":"rsvd0","lsb":14,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"alert","lsb":13,"nbits":1,"access":"read-only","reset":"0","doc":"SMBus alert"},{"name":"timeout","lsb":12,"nbits":1,"access":"read-only","reset":"0","doc":"Timeout or t_low detection\n              flag"},{"name":"pecerr","lsb":11,"nbits":1,"access":"read-only","reset":"0","doc":"PEC Error in reception"},{"name":"ovr","lsb":10,"nbits":1,"access":"read-only","reset":"0","doc":"Overrun/Underrun (slave\n              mode)"},{"name":"arlo","lsb":9,"nbits":1,"access":"read-only","reset":"0","doc":"Arbitration lost"},{"name":"berr","lsb":8,"nbits":1,"access":"read-only","reset":"0","doc":"Bus error"},{"name":"tcr","lsb":7,"nbits":1,"access":"read-only","reset":"0","doc":"Transfer Complete Reload"},{"name":"tc","lsb":6,"nbits":1,"access":"read-only","reset":"0","doc":"Transfer Complete (master\n              mode)"},{"name":"stopf","lsb":5,"nbits":1,"access":"read-only","reset":"0","doc":"Stop detection flag"},{"name":"nackf","lsb":4,"nbits":1,"access":"read-only","reset":"0","doc":"Not acknowledge received\n              flag"},{"name":"addr","lsb":3,"nbits":1,"access":"read-only","reset":"0","doc":"Address matched (slave\n              mode)"},{"name":"rxne","lsb":2,"nbits":1,"access":"read-only","reset":"0","doc":"Receive data register not empty\n              (receivers)"},{"name":"txis","lsb":1,"nbits":1,"access":"read-write","reset":"0","doc":"Transmit interrupt status\n              (transmitters)"},{"name":"txe","lsb":0,"nbits":1,"access":"read-write","reset":"1","doc":"Transmit data register empty\n              (transmitters)"}],"id":"i2c1.isr","name":"isr","offset":"0x18","doc":"Interrupt and Status register"},"i2c1.icr":{"type":"reg","fields":[{"name":"rsvd2","lsb":14,"nbits":18,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"alertcf","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Alert flag clear"},{"name":"timoutcf","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Timeout detection flag\n              clear"},{"name":"peccf","lsb":11,"nbits":1,"access":"","reset":"0","doc":"PEC Error flag clear"},{"name":"ovrcf","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Overrun/Underrun flag\n              clear"},{"name":"arlocf","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Arbitration lost flag\n              clear"},{"name":"berrcf","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Bus error flag clear"},{"name":"rsvd0","lsb":6,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"stopcf","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Stop detection flag clear"},{"name":"nackcf","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Not Acknowledge flag clear"},{"name":"addrcf","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Address Matched flag clear"},{"name":"rsvd1","lsb":0,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"}],"id":"i2c1.icr","name":"icr","offset":"0x1c","doc":"Interrupt clear register"},"i2c1.pecr":{"type":"reg","fields":[{"name":"rsvd0","lsb":8,"nbits":24,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pec","lsb":0,"nbits":8,"access":"","reset":"0","doc":"Packet error checking\n              register"}],"id":"i2c1.pecr","name":"pecr","offset":"0x20","doc":"PEC register"},"i2c1.rxdr":{"type":"reg","fields":[{"name":"rsvd0","lsb":8,"nbits":24,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"rxdata","lsb":0,"nbits":8,"access":"","reset":"0","doc":"8-bit receive data"}],"id":"i2c1.rxdr","name":"rxdr","offset":"0x24","doc":"Receive data register"},"i2c1.txdr":{"type":"reg","fields":[{"name":"rsvd0","lsb":8,"nbits":24,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"txdata","lsb":0,"nbits":8,"access":"","reset":"0","doc":"8-bit transmit data"}],"id":"i2c1.txdr","name":"txdr","offset":"0x28","doc":"Transmit data register"},"i2c2":{"type":"blk","children":[],"id":"i2c2","name":"i2c2","offset":"0x40005800","doc":""},"iwdg":{"type":"blk","children":["iwdg.kr","iwdg.pr","iwdg.rlr","iwdg.sr","iwdg.winr"],"id":"iwdg","name":"iwdg","offset":"0x40003000","doc":"Independent watchdog"},"iwdg.kr":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"key","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Key value"}],"id":"iwdg.kr","name":"kr","offset":"0x0","doc":"Key register"},"iwdg.pr":{"type":"reg","fields":[{"name":"rsvd0","lsb":3,"nbits":29,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pr","lsb":0,"nbits":3,"access":"","reset":"0","doc":"Prescaler divider"}],"id":"iwdg.pr","name":"pr","offset":"0x4","doc":"Prescaler register"},"iwdg.rlr":{"type":"reg","fields":[{"name":"rsvd0","lsb":12,"nbits":20,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"rl","lsb":0,"nbits":12,"access":"","reset":"4095","doc":"Watchdog counter reload\n              value"}],"id":"iwdg.rlr","name":"rlr","offset":"0x8","doc":"Reload register"},"iwdg.sr":{"type":"reg","fields":[{"name":"rsvd0","lsb":3,"nbits":29,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"wvu","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Watchdog counter window value\n              update"},{"name":"rvu","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Watchdog counter reload value\n              update"},{"name":"pvu","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Watchdog prescaler value\n              update"}],"id":"iwdg.sr","name":"sr","offset":"0xc","doc":"Status register"},"iwdg.winr":{"type":"reg","fields":[{"name":"rsvd0","lsb":12,"nbits":20,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"win","lsb":0,"nbits":12,"access":"","reset":"4095","doc":"Watchdog counter window\n              value"}],"id":"iwdg.winr","name":"winr","offset":"0x10","doc":"Window register"},"wwdg":{"type":"blk","children":["wwdg.cr","wwdg.cfr","wwdg.sr"],"id":"wwdg","name":"wwdg","offset":"0x40002c00","doc":"Window watchdog"},"wwdg.cr":{"type":"reg","fields":[{"name":"rsvd0","lsb":8,"nbits":24,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"wdga","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Activation bit"},{"name":"t","lsb":0,"nbits":7,"access":"","reset":"127","doc":"7-bit counter"}],"id":"wwdg.cr","name":"cr","offset":"0x0","doc":"Control register"},"wwdg.cfr":{"type":"reg","fields":[{"name":"rsvd0","lsb":10,"nbits":22,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ewi","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Early wakeup interrupt"},{"name":"wdgtb","lsb":7,"nbits":2,"access":"","reset":"0","doc":"Timer base"},{"name":"w","lsb":0,"nbits":7,"access":"","reset":"127","doc":"7-bit window value"}],"id":"wwdg.cfr","name":"cfr","offset":"0x4","doc":"Configuration register"},"wwdg.sr":{"type":"reg","fields":[{"name":"rsvd0","lsb":1,"nbits":31,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ewif","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Early wakeup interrupt\n              flag"}],"id":"wwdg.sr","name":"sr","offset":"0x8","doc":"Status register"},"tim1":{"type":"blk","children":["tim1.cr1","tim1.cr2","tim1.smcr","tim1.dier","tim1.sr","tim1.egr","tim1.ccmr1_output","tim1.ccmr1_input","tim1.ccmr2_output","tim1.ccmr2_input","tim1.ccer","tim1.cnt","tim1.psc","tim1.arr","tim1.rcr","tim1.ccr1","tim1.ccr2","tim1.ccr3","tim1.ccr4","tim1.bdtr","tim1.dcr","tim1.dmar"],"id":"tim1","name":"tim1","offset":"0x40012c00","doc":"Advanced-timers"},"tim1.cr1":{"type":"reg","fields":[{"name":"rsvd0","lsb":10,"nbits":22,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ckd","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Clock division"},{"name":"arpe","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Auto-reload preload enable"},{"name":"cms","lsb":5,"nbits":2,"access":"","reset":"0","doc":"Center-aligned mode\n              selection"},{"name":"dir","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Direction"},{"name":"opm","lsb":3,"nbits":1,"access":"","reset":"0","doc":"One-pulse mode"},{"name":"urs","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Update request source"},{"name":"udis","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Update disable"},{"name":"cen","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Counter enable"}],"id":"tim1.cr1","name":"cr1","offset":"0x0","doc":"control register 1"},"tim1.cr2":{"type":"reg","fields":[{"name":"rsvd1","lsb":15,"nbits":17,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ois4","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Output Idle state 4"},{"name":"ois3n","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Output Idle state 3"},{"name":"ois3","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Output Idle state 3"},{"name":"ois2n","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Output Idle state 2"},{"name":"ois2","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Output Idle state 2"},{"name":"ois1n","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Output Idle state 1"},{"name":"ois1","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Output Idle state 1"},{"name":"ti1s","lsb":7,"nbits":1,"access":"","reset":"0","doc":"TI1 selection"},{"name":"mms","lsb":4,"nbits":3,"access":"","reset":"0","doc":"Master mode selection"},{"name":"ccds","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Capture/compare DMA\n              selection"},{"name":"ccus","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Capture/compare control update\n              selection"},{"name":"rsvd0","lsb":1,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ccpc","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Capture/compare preloaded\n              control"}],"id":"tim1.cr2","name":"cr2","offset":"0x4","doc":"control register 2"},"tim1.smcr":{"type":"reg","fields":[{"name":"rsvd1","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"etp","lsb":15,"nbits":1,"access":"","reset":"0","doc":"External trigger polarity"},{"name":"ece","lsb":14,"nbits":1,"access":"","reset":"0","doc":"External clock enable"},{"name":"etps","lsb":12,"nbits":2,"access":"","reset":"0","doc":"External trigger prescaler"},{"name":"etf","lsb":8,"nbits":4,"access":"","reset":"0","doc":"External trigger filter"},{"name":"msm","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Master/Slave mode"},{"name":"ts","lsb":4,"nbits":3,"access":"","reset":"0","doc":"Trigger selection"},{"name":"rsvd0","lsb":3,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"sms","lsb":0,"nbits":3,"access":"","reset":"0","doc":"Slave mode selection"}],"id":"tim1.smcr","name":"smcr","offset":"0x8","doc":"slave mode control register"},"tim1.dier":{"type":"reg","fields":[{"name":"rsvd0","lsb":15,"nbits":17,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"tde","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Trigger DMA request enable"},{"name":"comde","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Reserved"},{"name":"cc4de","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 4 DMA request\n              enable"},{"name":"cc3de","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 3 DMA request\n              enable"},{"name":"cc2de","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 2 DMA request\n              enable"},{"name":"cc1de","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 DMA request\n              enable"},{"name":"ude","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Update DMA request enable"},{"name":"bie","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Break interrupt enable"},{"name":"tie","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Trigger interrupt enable"},{"name":"comie","lsb":5,"nbits":1,"access":"","reset":"0","doc":"COM interrupt enable"},{"name":"cc4ie","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 4 interrupt\n              enable"},{"name":"cc3ie","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 3 interrupt\n              enable"},{"name":"cc2ie","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 2 interrupt\n              enable"},{"name":"cc1ie","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 interrupt\n              enable"},{"name":"uie","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Update interrupt enable"}],"id":"tim1.dier","name":"dier","offset":"0xc","doc":"DMA/Interrupt enable register"},"tim1.sr":{"type":"reg","fields":[{"name":"rsvd1","lsb":13,"nbits":19,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc4of","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 4 overcapture\n              flag"},{"name":"cc3of","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 3 overcapture\n              flag"},{"name":"cc2of","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Capture/compare 2 overcapture\n              flag"},{"name":"cc1of","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 overcapture\n              flag"},{"name":"rsvd0","lsb":8,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"bif","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Break interrupt flag"},{"name":"tif","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Trigger interrupt flag"},{"name":"comif","lsb":5,"nbits":1,"access":"","reset":"0","doc":"COM interrupt flag"},{"name":"cc4if","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 4 interrupt\n              flag"},{"name":"cc3if","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 3 interrupt\n              flag"},{"name":"cc2if","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 2 interrupt\n              flag"},{"name":"cc1if","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Capture/compare 1 interrupt\n              flag"},{"name":"uif","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Update interrupt flag"}],"id":"tim1.sr","name":"sr","offset":"0x10","doc":"status register"},"tim1.egr":{"type":"reg","fields":[{"name":"rsvd0","lsb":8,"nbits":24,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"bg","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Break generation"},{"name":"tg","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Trigger generation"},{"name":"comg","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare control update\n              generation"},{"name":"cc4g","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Capture/compare 4\n              generation"},{"name":"cc3g","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Capture/compare 3\n              generation"},{"name":"cc2g","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Capture/compare 2\n              generation"},{"name":"cc1g","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Capture/compare 1\n              generation"},{"name":"ug","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Update generation"}],"id":"tim1.egr","name":"egr","offset":"0x14","doc":"event generation register"},"tim1.ccmr1_output":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"oc2ce","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Output Compare 2 clear\n              enable"},{"name":"oc2m","lsb":12,"nbits":3,"access":"","reset":"0","doc":"Output Compare 2 mode"},{"name":"oc2pe","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Output Compare 2 preload\n              enable"},{"name":"oc2fe","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Output Compare 2 fast\n              enable"},{"name":"cc2s","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Capture/Compare 2\n              selection"},{"name":"oc1ce","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Output Compare 1 clear\n              enable"},{"name":"oc1m","lsb":4,"nbits":3,"access":"","reset":"0","doc":"Output Compare 1 mode"},{"name":"oc1pe","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Output Compare 1 preload\n              enable"},{"name":"oc1fe","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Output Compare 1 fast\n              enable"},{"name":"cc1s","lsb":0,"nbits":2,"access":"","reset":"0","doc":"Capture/Compare 1\n              selection"}],"id":"tim1.ccmr1_output","name":"ccmr1_output","offset":"0x18","doc":"capture/compare mode register (output\n          mode)"},"tim1.ccmr1_input":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ic2f","lsb":12,"nbits":4,"access":"","reset":"0","doc":"Input capture 2 filter"},{"name":"ic2pcs","lsb":10,"nbits":2,"access":"","reset":"0","doc":"Input capture 2 prescaler"},{"name":"cc2s","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Capture/Compare 2\n              selection"},{"name":"ic1f","lsb":4,"nbits":4,"access":"","reset":"0","doc":"Input capture 1 filter"},{"name":"ic1pcs","lsb":2,"nbits":2,"access":"","reset":"0","doc":"Input capture 1 prescaler"},{"name":"cc1s","lsb":0,"nbits":2,"access":"","reset":"0","doc":"Capture/Compare 1\n              selection"}],"id":"tim1.ccmr1_input","name":"ccmr1_input","offset":"0x18","doc":"capture/compare mode register 1 (input\n          mode)"},"tim1.ccmr2_output":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"oc4ce","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Output compare 4 clear\n              enable"},{"name":"oc4m","lsb":12,"nbits":3,"access":"","reset":"0","doc":"Output compare 4 mode"},{"name":"oc4pe","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Output compare 4 preload\n              enable"},{"name":"oc4fe","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Output compare 4 fast\n              enable"},{"name":"cc4s","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Capture/Compare 4\n              selection"},{"name":"oc3ce","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Output compare 3 clear\n              enable"},{"name":"oc3m","lsb":4,"nbits":3,"access":"","reset":"0","doc":"Output compare 3 mode"},{"name":"oc3pe","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Output compare 3 preload\n              enable"},{"name":"oc3fe","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Output compare 3 fast\n              enable"},{"name":"cc3s","lsb":0,"nbits":2,"access":"","reset":"0","doc":"Capture/Compare 3\n              selection"}],"id":"tim1.ccmr2_output","name":"ccmr2_output","offset":"0x1c","doc":"capture/compare mode register (output\n          mode)"},"tim1.ccmr2_input":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ic4f","lsb":12,"nbits":4,"access":"","reset":"0","doc":"Input capture 4 filter"},{"name":"ic4psc","lsb":10,"nbits":2,"access":"","reset":"0","doc":"Input capture 4 prescaler"},{"name":"cc4s","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Capture/Compare 4\n              selection"},{"name":"ic3f","lsb":4,"nbits":4,"access":"","reset":"0","doc":"Input capture 3 filter"},{"name":"ic3psc","lsb":2,"nbits":2,"access":"","reset":"0","doc":"Input capture 3 prescaler"},{"name":"cc3s","lsb":0,"nbits":2,"access":"","reset":"0","doc":"Capture/compare 3\n              selection"}],"id":"tim1.ccmr2_input","name":"ccmr2_input","offset":"0x1c","doc":"capture/compare mode register 2 (input\n          mode)"},"tim1.ccer":{"type":"reg","fields":[{"name":"rsvd0","lsb":14,"nbits":18,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc4p","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 3 output\n              Polarity"},{"name":"cc4e","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 4 output\n              enable"},{"name":"cc3np","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 3 output\n              Polarity"},{"name":"cc3ne","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 3 complementary output\n              enable"},{"name":"cc3p","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 3 output\n              Polarity"},{"name":"cc3e","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 3 output\n              enable"},{"name":"cc2np","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 2 output\n              Polarity"},{"name":"cc2ne","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 2 complementary output\n              enable"},{"name":"cc2p","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 2 output\n              Polarity"},{"name":"cc2e","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 2 output\n              enable"},{"name":"cc1np","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 output\n              Polarity"},{"name":"cc1ne","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 complementary output\n              enable"},{"name":"cc1p","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 output\n              Polarity"},{"name":"cc1e","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 output\n              enable"}],"id":"tim1.ccer","name":"ccer","offset":"0x20","doc":"capture/compare enable\n          register"},"tim1.cnt":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cnt","lsb":0,"nbits":16,"access":"","reset":"0","doc":"counter value"}],"id":"tim1.cnt","name":"cnt","offset":"0x24","doc":"counter"},"tim1.psc":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"psc","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Prescaler value"}],"id":"tim1.psc","name":"psc","offset":"0x28","doc":"prescaler"},"tim1.arr":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"arr","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Auto-reload value"}],"id":"tim1.arr","name":"arr","offset":"0x2c","doc":"auto-reload register"},"tim1.rcr":{"type":"reg","fields":[{"name":"rsvd0","lsb":8,"nbits":24,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"rep","lsb":0,"nbits":8,"access":"","reset":"0","doc":"Repetition counter value"}],"id":"tim1.rcr","name":"rcr","offset":"0x30","doc":"repetition counter register"},"tim1.ccr1":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ccr1","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Capture/Compare 1 value"}],"id":"tim1.ccr1","name":"ccr1","offset":"0x34","doc":"capture/compare register 1"},"tim1.ccr2":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ccr2","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Capture/Compare 2 value"}],"id":"tim1.ccr2","name":"ccr2","offset":"0x38","doc":"capture/compare register 2"},"tim1.ccr3":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ccr3","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Capture/Compare 3 value"}],"id":"tim1.ccr3","name":"ccr3","offset":"0x3c","doc":"capture/compare register 3"},"tim1.ccr4":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ccr4","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Capture/Compare 3 value"}],"id":"tim1.ccr4","name":"ccr4","offset":"0x40","doc":"capture/compare register 4"},"tim1.bdtr":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"moe","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Main output enable"},{"name":"aoe","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Automatic output enable"},{"name":"bkp","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Break polarity"},{"name":"bke","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Break enable"},{"name":"ossr","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Off-state selection for Run\n              mode"},{"name":"ossi","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Off-state selection for Idle\n              mode"},{"name":"lock","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Lock configuration"},{"name":"dtg","lsb":0,"nbits":8,"access":"","reset":"0","doc":"Dead-time generator setup"}],"id":"tim1.bdtr","name":"bdtr","offset":"0x44","doc":"break and dead-time register"},"tim1.dcr":{"type":"reg","fields":[{"name":"rsvd1","lsb":13,"nbits":19,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"dbl","lsb":8,"nbits":5,"access":"","reset":"0","doc":"DMA burst length"},{"name":"rsvd0","lsb":5,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"dba","lsb":0,"nbits":5,"access":"","reset":"0","doc":"DMA base address"}],"id":"tim1.dcr","name":"dcr","offset":"0x48","doc":"DMA control register"},"tim1.dmar":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"dmab","lsb":0,"nbits":16,"access":"","reset":"0","doc":"DMA register for burst\n              accesses"}],"id":"tim1.dmar","name":"dmar","offset":"0x4c","doc":"DMA address for full transfer"},"tim3":{"type":"blk","children":["tim3.cr1","tim3.cr2","tim3.smcr","tim3.dier","tim3.sr","tim3.egr","tim3.ccmr1_output","tim3.ccmr1_input","tim3.ccmr2_output","tim3.ccmr2_input","tim3.ccer","tim3.cnt","tim3.psc","tim3.arr","tim3.ccr1","tim3.ccr2","tim3.ccr3","tim3.ccr4","tim3.dcr","tim3.dmar"],"id":"tim3","name":"tim3","offset":"0x40000400","doc":"General-purpose-timers"},"tim3.cr1":{"type":"reg","fields":[{"name":"rsvd0","lsb":10,"nbits":22,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ckd","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Clock division"},{"name":"arpe","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Auto-reload preload enable"},{"name":"cms","lsb":5,"nbits":2,"access":"","reset":"0","doc":"Center-aligned mode\n              selection"},{"name":"dir","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Direction"},{"name":"opm","lsb":3,"nbits":1,"access":"","reset":"0","doc":"One-pulse mode"},{"name":"urs","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Update request source"},{"name":"udis","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Update disable"},{"name":"cen","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Counter enable"}],"id":"tim3.cr1","name":"cr1","offset":"0x0","doc":"control register 1"},"tim3.cr2":{"type":"reg","fields":[{"name":"rsvd1","lsb":8,"nbits":24,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ti1s","lsb":7,"nbits":1,"access":"","reset":"0","doc":"TI1 selection"},{"name":"mms","lsb":4,"nbits":3,"access":"","reset":"0","doc":"Master mode selection"},{"name":"ccds","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Capture/compare DMA\n              selection"},{"name":"rsvd0","lsb":0,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"}],"id":"tim3.cr2","name":"cr2","offset":"0x4","doc":"control register 2"},"tim3.smcr":{"type":"reg","fields":[{"name":"rsvd1","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"etp","lsb":15,"nbits":1,"access":"","reset":"0","doc":"External trigger polarity"},{"name":"ece","lsb":14,"nbits":1,"access":"","reset":"0","doc":"External clock enable"},{"name":"etps","lsb":12,"nbits":2,"access":"","reset":"0","doc":"External trigger prescaler"},{"name":"etf","lsb":8,"nbits":4,"access":"","reset":"0","doc":"External trigger filter"},{"name":"msm","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Master/Slave mode"},{"name":"ts","lsb":4,"nbits":3,"access":"","reset":"0","doc":"Trigger selection"},{"name":"rsvd0","lsb":3,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"sms","lsb":0,"nbits":3,"access":"","reset":"0","doc":"Slave mode selection"}],"id":"tim3.smcr","name":"smcr","offset":"0x8","doc":"slave mode control register"},"tim3.dier":{"type":"reg","fields":[{"name":"rsvd2","lsb":15,"nbits":17,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"tde","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Trigger DMA request enable"},{"name":"comde","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Reserved"},{"name":"cc4de","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 4 DMA request\n              enable"},{"name":"cc3de","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 3 DMA request\n              enable"},{"name":"cc2de","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 2 DMA request\n              enable"},{"name":"cc1de","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 DMA request\n              enable"},{"name":"ude","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Update DMA request enable"},{"name":"rsvd1","lsb":7,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"tie","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Trigger interrupt enable"},{"name":"rsvd0","lsb":5,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc4ie","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 4 interrupt\n              enable"},{"name":"cc3ie","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 3 interrupt\n              enable"},{"name":"cc2ie","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 2 interrupt\n              enable"},{"name":"cc1ie","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 interrupt\n              enable"},{"name":"uie","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Update interrupt enable"}],"id":"tim3.dier","name":"dier","offset":"0xc","doc":"DMA/Interrupt enable register"},"tim3.sr":{"type":"reg","fields":[{"name":"rsvd2","lsb":13,"nbits":19,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc4of","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 4 overcapture\n              flag"},{"name":"cc3of","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 3 overcapture\n              flag"},{"name":"cc2of","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Capture/compare 2 overcapture\n              flag"},{"name":"cc1of","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 overcapture\n              flag"},{"name":"rsvd1","lsb":7,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"tif","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Trigger interrupt flag"},{"name":"rsvd0","lsb":5,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc4if","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 4 interrupt\n              flag"},{"name":"cc3if","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 3 interrupt\n              flag"},{"name":"cc2if","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 2 interrupt\n              flag"},{"name":"cc1if","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Capture/compare 1 interrupt\n              flag"},{"name":"uif","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Update interrupt flag"}],"id":"tim3.sr","name":"sr","offset":"0x10","doc":"status register"},"tim3.egr":{"type":"reg","fields":[{"name":"rsvd1","lsb":7,"nbits":25,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"tg","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Trigger generation"},{"name":"rsvd0","lsb":5,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc4g","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Capture/compare 4\n              generation"},{"name":"cc3g","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Capture/compare 3\n              generation"},{"name":"cc2g","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Capture/compare 2\n              generation"},{"name":"cc1g","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Capture/compare 1\n              generation"},{"name":"ug","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Update generation"}],"id":"tim3.egr","name":"egr","offset":"0x14","doc":"event generation register"},"tim3.ccmr1_output":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"oc2ce","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Output compare 2 clear\n              enable"},{"name":"oc2m","lsb":12,"nbits":3,"access":"","reset":"0","doc":"Output compare 2 mode"},{"name":"oc2pe","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Output compare 2 preload\n              enable"},{"name":"oc2fe","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Output compare 2 fast\n              enable"},{"name":"cc2s","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Capture/Compare 2\n              selection"},{"name":"oc1ce","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Output compare 1 clear\n              enable"},{"name":"oc1m","lsb":4,"nbits":3,"access":"","reset":"0","doc":"Output compare 1 mode"},{"name":"oc1pe","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Output compare 1 preload\n              enable"},{"name":"oc1fe","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Output compare 1 fast\n              enable"},{"name":"cc1s","lsb":0,"nbits":2,"access":"","reset":"0","doc":"Capture/Compare 1\n              selection"}],"id":"tim3.ccmr1_output","name":"ccmr1_output","offset":"0x18","doc":"capture/compare mode register 1 (output\n          mode)"},"tim3.ccmr1_input":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ic2f","lsb":12,"nbits":4,"access":"","reset":"0","doc":"Input capture 2 filter"},{"name":"ic2psc","lsb":10,"nbits":2,"access":"","reset":"0","doc":"Input capture 2 prescaler"},{"name":"cc2s","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Capture/compare 2\n              selection"},{"name":"ic1f","lsb":4,"nbits":4,"access":"","reset":"0","doc":"Input capture 1 filter"},{"name":"ic1psc","lsb":2,"nbits":2,"access":"","reset":"0","doc":"Input capture 1 prescaler"},{"name":"cc1s","lsb":0,"nbits":2,"access":"","reset":"0","doc":"Capture/Compare 1\n              selection"}],"id":"tim3.ccmr1_input","name":"ccmr1_input","offset":"0x18","doc":"capture/compare mode register 1 (input\n          mode)"},"tim3.ccmr2_output":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"oc4ce","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Output compare 4 clear\n              enable"},{"name":"oc4m","lsb":12,"nbits":3,"access":"","reset":"0","doc":"Output compare 4 mode"},{"name":"oc4pe","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Output compare 4 preload\n              enable"},{"name":"oc4fe","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Output compare 4 fast\n              enable"},{"name":"cc4s","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Capture/Compare 4\n              selection"},{"name":"oc3ce","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Output compare 3 clear\n              enable"},{"name":"oc3m","lsb":4,"nbits":3,"access":"","reset":"0","doc":"Output compare 3 mode"},{"name":"oc3pe","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Output compare 3 preload\n              enable"},{"name":"oc3fe","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Output compare 3 fast\n              enable"},{"name":"cc3s","lsb":0,"nbits":2,"access":"","reset":"0","doc":"Capture/Compare 3\n              selection"}],"id":"tim3.ccmr2_output","name":"ccmr2_output","offset":"0x1c","doc":"capture/compare mode register 2 (output\n          mode)"},"tim3.ccmr2_input":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ic4f","lsb":12,"nbits":4,"access":"","reset":"0","doc":"Input capture 4 filter"},{"name":"ic4psc","lsb":10,"nbits":2,"access":"","reset":"0","doc":"Input capture 4 prescaler"},{"name":"cc4s","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Capture/Compare 4\n              selection"},{"name":"ic3f","lsb":4,"nbits":4,"access":"","reset":"0","doc":"Input capture 3 filter"},{"name":"ic3psc","lsb":2,"nbits":2,"access":"","reset":"0","doc":"Input capture 3 prescaler"},{"name":"cc3s","lsb":0,"nbits":2,"access":"","reset":"0","doc":"Capture/Compare 3\n              selection"}],"id":"tim3.ccmr2_input","name":"ccmr2_input","offset":"0x1c","doc":"capture/compare mode register 2 (input\n          mode)"},"tim3.ccer":{"type":"reg","fields":[{"name":"rsvd4","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc4np","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 4 output\n              Polarity"},{"name":"rsvd3","lsb":14,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc4p","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 3 output\n              Polarity"},{"name":"cc4e","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 4 output\n              enable"},{"name":"cc3np","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 3 output\n              Polarity"},{"name":"rsvd2","lsb":10,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc3p","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 3 output\n              Polarity"},{"name":"cc3e","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 3 output\n              enable"},{"name":"cc2np","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 2 output\n              Polarity"},{"name":"rsvd1","lsb":6,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc2p","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 2 output\n              Polarity"},{"name":"cc2e","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 2 output\n              enable"},{"name":"cc1np","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 output\n              Polarity"},{"name":"rsvd0","lsb":2,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc1p","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 output\n              Polarity"},{"name":"cc1e","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 output\n              enable"}],"id":"tim3.ccer","name":"ccer","offset":"0x20","doc":"capture/compare enable\n          register"},"tim3.cnt":{"type":"reg","fields":[{"name":"cnt_h","lsb":16,"nbits":16,"access":"","reset":"0","doc":"High counter value (TIM2\n              only)"},{"name":"cnt_l","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Low counter value"}],"id":"tim3.cnt","name":"cnt","offset":"0x24","doc":"counter"},"tim3.psc":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"psc","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Prescaler value"}],"id":"tim3.psc","name":"psc","offset":"0x28","doc":"prescaler"},"tim3.arr":{"type":"reg","fields":[{"name":"arr_h","lsb":16,"nbits":16,"access":"","reset":"0","doc":"High Auto-reload value (TIM2\n              only)"},{"name":"arr_l","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Low Auto-reload value"}],"id":"tim3.arr","name":"arr","offset":"0x2c","doc":"auto-reload register"},"tim3.ccr1":{"type":"reg","fields":[{"name":"ccr1_h","lsb":16,"nbits":16,"access":"","reset":"0","doc":"High Capture/Compare 1 value (TIM2\n              only)"},{"name":"ccr1_l","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Low Capture/Compare 1\n              value"}],"id":"tim3.ccr1","name":"ccr1","offset":"0x34","doc":"capture/compare register 1"},"tim3.ccr2":{"type":"reg","fields":[{"name":"ccr2_h","lsb":16,"nbits":16,"access":"","reset":"0","doc":"High Capture/Compare 2 value (TIM2\n              only)"},{"name":"ccr2_l","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Low Capture/Compare 2\n              value"}],"id":"tim3.ccr2","name":"ccr2","offset":"0x38","doc":"capture/compare register 2"},"tim3.ccr3":{"type":"reg","fields":[{"name":"ccr3_h","lsb":16,"nbits":16,"access":"","reset":"0","doc":"High Capture/Compare value (TIM2\n              only)"},{"name":"ccr3_l","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Low Capture/Compare value"}],"id":"tim3.ccr3","name":"ccr3","offset":"0x3c","doc":"capture/compare register 3"},"tim3.ccr4":{"type":"reg","fields":[{"name":"ccr4_h","lsb":16,"nbits":16,"access":"","reset":"0","doc":"High Capture/Compare value (TIM2\n              only)"},{"name":"ccr4_l","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Low Capture/Compare value"}],"id":"tim3.ccr4","name":"ccr4","offset":"0x40","doc":"capture/compare register 4"},"tim3.dcr":{"type":"reg","fields":[{"name":"rsvd1","lsb":13,"nbits":19,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"dbl","lsb":8,"nbits":5,"access":"","reset":"0","doc":"DMA burst length"},{"name":"rsvd0","lsb":5,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"dba","lsb":0,"nbits":5,"access":"","reset":"0","doc":"DMA base address"}],"id":"tim3.dcr","name":"dcr","offset":"0x48","doc":"DMA control register"},"tim3.dmar":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"dmar","lsb":0,"nbits":16,"access":"","reset":"0","doc":"DMA register for burst\n              accesses"}],"id":"tim3.dmar","name":"dmar","offset":"0x4c","doc":"DMA address for full transfer"},"tim14":{"type":"blk","children":["tim14.cr1","tim14.dier","tim14.sr","tim14.egr","tim14.ccmr1_output","tim14.ccmr1_input","tim14.ccer","tim14.cnt","tim14.psc","tim14.arr","tim14.ccr1","tim14.or"],"id":"tim14","name":"tim14","offset":"0x40002000","doc":"General-purpose-timers"},"tim14.cr1":{"type":"reg","fields":[{"name":"rsvd1","lsb":10,"nbits":22,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ckd","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Clock division"},{"name":"arpe","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Auto-reload preload enable"},{"name":"rsvd0","lsb":3,"nbits":4,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"urs","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Update request source"},{"name":"udis","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Update disable"},{"name":"cen","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Counter enable"}],"id":"tim14.cr1","name":"cr1","offset":"0x0","doc":"control register 1"},"tim14.dier":{"type":"reg","fields":[{"name":"rsvd0","lsb":2,"nbits":30,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc1ie","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 interrupt\n              enable"},{"name":"uie","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Update interrupt enable"}],"id":"tim14.dier","name":"dier","offset":"0xc","doc":"DMA/Interrupt enable register"},"tim14.sr":{"type":"reg","fields":[{"name":"rsvd1","lsb":10,"nbits":22,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc1of","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 overcapture\n              flag"},{"name":"rsvd0","lsb":2,"nbits":7,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc1if","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Capture/compare 1 interrupt\n              flag"},{"name":"uif","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Update interrupt flag"}],"id":"tim14.sr","name":"sr","offset":"0x10","doc":"status register"},"tim14.egr":{"type":"reg","fields":[{"name":"rsvd0","lsb":2,"nbits":30,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc1g","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Capture/compare 1\n              generation"},{"name":"ug","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Update generation"}],"id":"tim14.egr","name":"egr","offset":"0x14","doc":"event generation register"},"tim14.ccmr1_output":{"type":"reg","fields":[{"name":"rsvd0","lsb":7,"nbits":25,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"oc1m","lsb":4,"nbits":3,"access":"","reset":"0","doc":"Output Compare 1 mode"},{"name":"oc1pe","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Output Compare 1 preload\n              enable"},{"name":"oc1fe","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Output compare 1 fast\n              enable"},{"name":"cc1s","lsb":0,"nbits":2,"access":"","reset":"0","doc":"Capture/Compare 1\n              selection"}],"id":"tim14.ccmr1_output","name":"ccmr1_output","offset":"0x18","doc":"capture/compare mode register (output\n          mode)"},"tim14.ccmr1_input":{"type":"reg","fields":[{"name":"rsvd0","lsb":8,"nbits":24,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ic1f","lsb":4,"nbits":4,"access":"","reset":"0","doc":"Input capture 1 filter"},{"name":"ic1psc","lsb":2,"nbits":2,"access":"","reset":"0","doc":"Input capture 1 prescaler"},{"name":"cc1s","lsb":0,"nbits":2,"access":"","reset":"0","doc":"Capture/Compare 1\n              selection"}],"id":"tim14.ccmr1_input","name":"ccmr1_input","offset":"0x18","doc":"capture/compare mode register (input\n          mode)"},"tim14.ccer":{"type":"reg","fields":[{"name":"rsvd1","lsb":4,"nbits":28,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc1np","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 output\n              Polarity"},{"name":"rsvd0","lsb":2,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc1p","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 output\n              Polarity"},{"name":"cc1e","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 output\n              enable"}],"id":"tim14.ccer","name":"ccer","offset":"0x20","doc":"capture/compare enable\n          register"},"tim14.cnt":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cnt","lsb":0,"nbits":16,"access":"","reset":"0","doc":"counter value"}],"id":"tim14.cnt","name":"cnt","offset":"0x24","doc":"counter"},"tim14.psc":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"psc","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Prescaler value"}],"id":"tim14.psc","name":"psc","offset":"0x28","doc":"prescaler"},"tim14.arr":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"arr","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Auto-reload value"}],"id":"tim14.arr","name":"arr","offset":"0x2c","doc":"auto-reload register"},"tim14.ccr1":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ccr1","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Capture/Compare 1 value"}],"id":"tim14.ccr1","name":"ccr1","offset":"0x34","doc":"capture/compare register 1"},"tim14.or":{"type":"reg","fields":[{"name":"rsvd0","lsb":2,"nbits":30,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"rmp","lsb":0,"nbits":2,"access":"","reset":"0","doc":"Timer input 1 remap"}],"id":"tim14.or","name":"or","offset":"0x50","doc":"option register"},"tim6":{"type":"blk","children":["tim6.cr1","tim6.cr2","tim6.dier","tim6.sr","tim6.egr","tim6.cnt","tim6.psc","tim6.arr"],"id":"tim6","name":"tim6","offset":"0x40001000","doc":"Basic-timers"},"tim6.cr1":{"type":"reg","fields":[{"name":"rsvd1","lsb":8,"nbits":24,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"arpe","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Auto-reload preload enable"},{"name":"rsvd0","lsb":4,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"opm","lsb":3,"nbits":1,"access":"","reset":"0","doc":"One-pulse mode"},{"name":"urs","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Update request source"},{"name":"udis","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Update disable"},{"name":"cen","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Counter enable"}],"id":"tim6.cr1","name":"cr1","offset":"0x0","doc":"control register 1"},"tim6.cr2":{"type":"reg","fields":[{"name":"rsvd1","lsb":7,"nbits":25,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"mms","lsb":4,"nbits":3,"access":"","reset":"0","doc":"Master mode selection"},{"name":"rsvd0","lsb":0,"nbits":4,"access":"rsvd","reset":"0","doc":"Reserved"}],"id":"tim6.cr2","name":"cr2","offset":"0x4","doc":"control register 2"},"tim6.dier":{"type":"reg","fields":[{"name":"rsvd1","lsb":9,"nbits":23,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ude","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Update DMA request enable"},{"name":"rsvd0","lsb":1,"nbits":7,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"uie","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Update interrupt enable"}],"id":"tim6.dier","name":"dier","offset":"0xc","doc":"DMA/Interrupt enable register"},"tim6.sr":{"type":"reg","fields":[{"name":"rsvd0","lsb":1,"nbits":31,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"uif","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Update interrupt flag"}],"id":"tim6.sr","name":"sr","offset":"0x10","doc":"status register"},"tim6.egr":{"type":"reg","fields":[{"name":"rsvd0","lsb":1,"nbits":31,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ug","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Update generation"}],"id":"tim6.egr","name":"egr","offset":"0x14","doc":"event generation register"},"tim6.cnt":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cnt","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Low counter value"}],"id":"tim6.cnt","name":"cnt","offset":"0x24","doc":"counter"},"tim6.psc":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"psc","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Prescaler value"}],"id":"tim6.psc","name":"psc","offset":"0x28","doc":"prescaler"},"tim6.arr":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"arr","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Low Auto-reload value"}],"id":"tim6.arr","name":"arr","offset":"0x2c","doc":"auto-reload register"},"exti":{"type":"blk","children":["exti.imr","exti.emr","exti.rtsr","exti.ftsr","exti.swier","exti.pr"],"id":"exti","name":"exti","offset":"0x40010400","doc":"External interrupt/event\n      controller"},"exti.imr":{"type":"reg","fields":[{"name":"rsvd0","lsb":28,"nbits":4,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"mr27","lsb":27,"nbits":1,"access":"","reset":"1","doc":"Interrupt Mask on line 27"},{"name":"mr26","lsb":26,"nbits":1,"access":"","reset":"1","doc":"Interrupt Mask on line 26"},{"name":"mr25","lsb":25,"nbits":1,"access":"","reset":"1","doc":"Interrupt Mask on line 25"},{"name":"mr24","lsb":24,"nbits":1,"access":"","reset":"1","doc":"Interrupt Mask on line 24"},{"name":"mr23","lsb":23,"nbits":1,"access":"","reset":"1","doc":"Interrupt Mask on line 23"},{"name":"mr22","lsb":22,"nbits":1,"access":"","reset":"0","doc":"Interrupt Mask on line 22"},{"name":"mr21","lsb":21,"nbits":1,"access":"","reset":"0","doc":"Interrupt Mask on line 21"},{"name":"mr20","lsb":20,"nbits":1,"access":"","reset":"1","doc":"Interrupt Mask on line 20"},{"name":"mr19","lsb":19,"nbits":1,"access":"","reset":"0","doc":"Interrupt Mask on line 19"},{"name":"mr18","lsb":18,"nbits":1,"access":"","reset":"1","doc":"Interrupt Mask on line 18"},{"name":"mr17","lsb":17,"nbits":1,"access":"","reset":"0","doc":"Interrupt Mask on line 17"},{"name":"mr16","lsb":16,"nbits":1,"access":"","reset":"0","doc":"Interrupt Mask on line 16"},{"name":"mr15","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Interrupt Mask on line 15"},{"name":"mr14","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Interrupt Mask on line 14"},{"name":"mr13","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Interrupt Mask on line 13"},{"name":"mr12","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Interrupt Mask on line 12"},{"name":"mr11","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Interrupt Mask on line 11"},{"name":"mr10","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Interrupt Mask on line 10"},{"name":"mr9","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Interrupt Mask on line 9"},{"name":"mr8","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Interrupt Mask on line 8"},{"name":"mr7","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Interrupt Mask on line 7"},{"name":"mr6","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Interrupt Mask on line 6"},{"name":"mr5","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Interrupt Mask on line 5"},{"name":"mr4","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Interrupt Mask on line 4"},{"name":"mr3","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Interrupt Mask on line 3"},{"name":"mr2","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Interrupt Mask on line 2"},{"name":"mr1","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Interrupt Mask on line 1"},{"name":"mr0","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Interrupt Mask on line 0"}],"id":"exti.imr","name":"imr","offset":"0x0","doc":"Interrupt mask register\n          (EXTI_IMR)"},"exti.emr":{"type":"reg","fields":[{"name":"rsvd0","lsb":28,"nbits":4,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"mr27","lsb":27,"nbits":1,"access":"","reset":"0","doc":"Event Mask on line 27"},{"name":"mr26","lsb":26,"nbits":1,"access":"","reset":"0","doc":"Event Mask on line 26"},{"name":"mr25","lsb":25,"nbits":1,"access":"","reset":"0","doc":"Event Mask on line 25"},{"name":"mr24","lsb":24,"nbits":1,"access":"","reset":"0","doc":"Event Mask on line 24"},{"name":"mr23","lsb":23,"nbits":1,"access":"","reset":"0","doc":"Event Mask on line 23"},{"name":"mr22","lsb":22,"nbits":1,"access":"","reset":"0","doc":"Event Mask on line 22"},{"name":"mr21","lsb":21,"nbits":1,"access":"","reset":"0","doc":"Event Mask on line 21"},{"name":"mr20","lsb":20,"nbits":1,"access":"","reset":"0","doc":"Event Mask on line 20"},{"name":"mr19","lsb":19,"nbits":1,"access":"","reset":"0","doc":"Event Mask on line 19"},{"name":"mr18","lsb":18,"nbits":1,"access":"","reset":"0","doc":"Event Mask on line 18"},{"name":"mr17","lsb":17,"nbits":1,"access":"","reset":"0","doc":"Event Mask on line 17"},{"name":"mr16","lsb":16,"nbits":1,"access":"","reset":"0","doc":"Event Mask on line 16"},{"name":"mr15","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Event Mask on line 15"},{"name":"mr14","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Event Mask on line 14"},{"name":"mr13","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Event Mask on line 13"},{"name":"mr12","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Event Mask on line 12"},{"name":"mr11","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Event Mask on line 11"},{"name":"mr10","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Event Mask on line 10"},{"name":"mr9","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Event Mask on line 9"},{"name":"mr8","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Event Mask on line 8"},{"name":"mr7","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Event Mask on line 7"},{"name":"mr6","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Event Mask on line 6"},{"name":"mr5","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Event Mask on line 5"},{"name":"mr4","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Event Mask on line 4"},{"name":"mr3","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Event Mask on line 3"},{"name":"mr2","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Event Mask on line 2"},{"name":"mr1","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Event Mask on line 1"},{"name":"mr0","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Event Mask on line 0"}],"id":"exti.emr","name":"emr","offset":"0x4","doc":"Event mask register (EXTI_EMR)"},"exti.rtsr":{"type":"reg","fields":[{"name":"rsvd1","lsb":20,"nbits":12,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"tr19","lsb":19,"nbits":1,"access":"","reset":"0","doc":"Rising trigger event configuration of\n              line 19"},{"name":"rsvd0","lsb":18,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"tr17","lsb":17,"nbits":1,"access":"","reset":"0","doc":"Rising trigger event configuration of\n              line 17"},{"name":"tr16","lsb":16,"nbits":1,"access":"","reset":"0","doc":"Rising trigger event configuration of\n              line 16"},{"name":"tr15","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Rising trigger event configuration of\n              line 15"},{"name":"tr14","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Rising trigger event configuration of\n              line 14"},{"name":"tr13","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Rising trigger event configuration of\n              line 13"},{"name":"tr12","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Rising trigger event configuration of\n              line 12"},{"name":"tr11","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Rising trigger event configuration of\n              line 11"},{"name":"tr10","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Rising trigger event configuration of\n              line 10"},{"name":"tr9","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Rising trigger event configuration of\n              line 9"},{"name":"tr8","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Rising trigger event configuration of\n              line 8"},{"name":"tr7","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Rising trigger event configuration of\n              line 7"},{"name":"tr6","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Rising trigger event configuration of\n              line 6"},{"name":"tr5","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Rising trigger event configuration of\n              line 5"},{"name":"tr4","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Rising trigger event configuration of\n              line 4"},{"name":"tr3","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Rising trigger event configuration of\n              line 3"},{"name":"tr2","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Rising trigger event configuration of\n              line 2"},{"name":"tr1","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Rising trigger event configuration of\n              line 1"},{"name":"tr0","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Rising trigger event configuration of\n              line 0"}],"id":"exti.rtsr","name":"rtsr","offset":"0x8","doc":"Rising Trigger selection register\n          (EXTI_RTSR)"},"exti.ftsr":{"type":"reg","fields":[{"name":"rsvd1","lsb":20,"nbits":12,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"tr19","lsb":19,"nbits":1,"access":"","reset":"0","doc":"Falling trigger event configuration of\n              line 19"},{"name":"rsvd0","lsb":18,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"tr17","lsb":17,"nbits":1,"access":"","reset":"0","doc":"Falling trigger event configuration of\n              line 17"},{"name":"tr16","lsb":16,"nbits":1,"access":"","reset":"0","doc":"Falling trigger event configuration of\n              line 16"},{"name":"tr15","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Falling trigger event configuration of\n              line 15"},{"name":"tr14","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Falling trigger event configuration of\n              line 14"},{"name":"tr13","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Falling trigger event configuration of\n              line 13"},{"name":"tr12","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Falling trigger event configuration of\n              line 12"},{"name":"tr11","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Falling trigger event configuration of\n              line 11"},{"name":"tr10","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Falling trigger event configuration of\n              line 10"},{"name":"tr9","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Falling trigger event configuration of\n              line 9"},{"name":"tr8","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Falling trigger event configuration of\n              line 8"},{"name":"tr7","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Falling trigger event configuration of\n              line 7"},{"name":"tr6","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Falling trigger event configuration of\n              line 6"},{"name":"tr5","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Falling trigger event configuration of\n              line 5"},{"name":"tr4","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Falling trigger event configuration of\n              line 4"},{"name":"tr3","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Falling trigger event configuration of\n              line 3"},{"name":"tr2","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Falling trigger event configuration of\n              line 2"},{"name":"tr1","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Falling trigger event configuration of\n              line 1"},{"name":"tr0","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Falling trigger event configuration of\n              line 0"}],"id":"exti.ftsr","name":"ftsr","offset":"0xc","doc":"Falling Trigger selection register\n          (EXTI_FTSR)"},"exti.swier":{"type":"reg","fields":[{"name":"rsvd1","lsb":20,"nbits":12,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"swier19","lsb":19,"nbits":1,"access":"","reset":"0","doc":"Software Interrupt on line\n              19"},{"name":"rsvd0","lsb":18,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"swier17","lsb":17,"nbits":1,"access":"","reset":"0","doc":"Software Interrupt on line\n              17"},{"name":"swier16","lsb":16,"nbits":1,"access":"","reset":"0","doc":"Software Interrupt on line\n              16"},{"name":"swier15","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Software Interrupt on line\n              15"},{"name":"swier14","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Software Interrupt on line\n              14"},{"name":"swier13","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Software Interrupt on line\n              13"},{"name":"swier12","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Software Interrupt on line\n              12"},{"name":"swier11","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Software Interrupt on line\n              11"},{"name":"swier10","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Software Interrupt on line\n              10"},{"name":"swier9","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Software Interrupt on line\n              9"},{"name":"swier8","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Software Interrupt on line\n              8"},{"name":"swier7","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Software Interrupt on line\n              7"},{"name":"swier6","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Software Interrupt on line\n              6"},{"name":"swier5","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Software Interrupt on line\n              5"},{"name":"swier4","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Software Interrupt on line\n              4"},{"name":"swier3","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Software Interrupt on line\n              3"},{"name":"swier2","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Software Interrupt on line\n              2"},{"name":"swier1","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Software Interrupt on line\n              1"},{"name":"swier0","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Software Interrupt on line\n              0"}],"id":"exti.swier","name":"swier","offset":"0x10","doc":"Software interrupt event register\n          (EXTI_SWIER)"},"exti.pr":{"type":"reg","fields":[{"name":"rsvd1","lsb":20,"nbits":12,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pr19","lsb":19,"nbits":1,"access":"","reset":"0","doc":"Pending bit 19"},{"name":"rsvd0","lsb":18,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pr17","lsb":17,"nbits":1,"access":"","reset":"0","doc":"Pending bit 17"},{"name":"pr16","lsb":16,"nbits":1,"access":"","reset":"0","doc":"Pending bit 16"},{"name":"pr15","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Pending bit 15"},{"name":"pr14","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Pending bit 14"},{"name":"pr13","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Pending bit 13"},{"name":"pr12","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Pending bit 12"},{"name":"pr11","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Pending bit 11"},{"name":"pr10","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Pending bit 10"},{"name":"pr9","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Pending bit 9"},{"name":"pr8","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Pending bit 8"},{"name":"pr7","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Pending bit 7"},{"name":"pr6","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Pending bit 6"},{"name":"pr5","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Pending bit 5"},{"name":"pr4","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Pending bit 4"},{"name":"pr3","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Pending bit 3"},{"name":"pr2","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Pending bit 2"},{"name":"pr1","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Pending bit 1"},{"name":"pr0","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Pending bit 0"}],"id":"exti.pr","name":"pr","offset":"0x14","doc":"Pending register (EXTI_PR)"},"nvic":{"type":"blk","children":["nvic.iser","nvic.icer","nvic.ispr","nvic.icpr","nvic.ipr0","nvic.ipr1","nvic.ipr2","nvic.ipr3","nvic.ipr4","nvic.ipr5","nvic.ipr6","nvic.ipr7"],"id":"nvic","name":"nvic","offset":"0xe000e100","doc":"Nested Vectored Interrupt\n      Controller"},"nvic.iser":{"type":"reg","fields":[{"name":"setena","lsb":0,"nbits":32,"access":"","reset":"0","doc":"SETENA"}],"id":"nvic.iser","name":"iser","offset":"0x0","doc":"Interrupt Set Enable Register"},"nvic.icer":{"type":"reg","fields":[{"name":"clrena","lsb":0,"nbits":32,"access":"","reset":"0","doc":"CLRENA"}],"id":"nvic.icer","name":"icer","offset":"0x80","doc":"Interrupt Clear Enable\n          Register"},"nvic.ispr":{"type":"reg","fields":[{"name":"setpend","lsb":0,"nbits":32,"access":"","reset":"0","doc":"SETPEND"}],"id":"nvic.ispr","name":"ispr","offset":"0x100","doc":"Interrupt Set-Pending Register"},"nvic.icpr":{"type":"reg","fields":[{"name":"clrpend","lsb":0,"nbits":32,"access":"","reset":"0","doc":"CLRPEND"}],"id":"nvic.icpr","name":"icpr","offset":"0x180","doc":"Interrupt Clear-Pending\n          Register"},"nvic.ipr0":{"type":"reg","fields":[{"name":"pri_03","lsb":30,"nbits":2,"access":"","reset":"0","doc":"PRI_03"},{"name":"rsvd2","lsb":24,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pri_02","lsb":22,"nbits":2,"access":"","reset":"0","doc":"PRI_02"},{"name":"rsvd1","lsb":16,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pri_01","lsb":14,"nbits":2,"access":"","reset":"0","doc":"PRI_01"},{"name":"rsvd0","lsb":8,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pri_00","lsb":6,"nbits":2,"access":"","reset":"0","doc":"PRI_00"},{"name":"rsvd3","lsb":0,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"}],"id":"nvic.ipr0","name":"ipr0","offset":"0x300","doc":"Interrupt Priority Register 0"},"nvic.ipr1":{"type":"reg","fields":[{"name":"pri_43","lsb":30,"nbits":2,"access":"","reset":"0","doc":"PRI_43"},{"name":"rsvd2","lsb":24,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pri_42","lsb":22,"nbits":2,"access":"","reset":"0","doc":"PRI_42"},{"name":"rsvd1","lsb":16,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pri_41","lsb":14,"nbits":2,"access":"","reset":"0","doc":"PRI_41"},{"name":"rsvd0","lsb":8,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pri_40","lsb":6,"nbits":2,"access":"","reset":"0","doc":"PRI_40"},{"name":"rsvd3","lsb":0,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"}],"id":"nvic.ipr1","name":"ipr1","offset":"0x304","doc":"Interrupt Priority Register 1"},"nvic.ipr2":{"type":"reg","fields":[{"name":"pri_83","lsb":30,"nbits":2,"access":"","reset":"0","doc":"PRI_83"},{"name":"rsvd2","lsb":24,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pri_82","lsb":22,"nbits":2,"access":"","reset":"0","doc":"PRI_82"},{"name":"rsvd1","lsb":16,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pri_81","lsb":14,"nbits":2,"access":"","reset":"0","doc":"PRI_81"},{"name":"rsvd0","lsb":8,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pri_80","lsb":6,"nbits":2,"access":"","reset":"0","doc":"PRI_80"},{"name":"rsvd3","lsb":0,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"}],"id":"nvic.ipr2","name":"ipr2","offset":"0x308","doc":"Interrupt Priority Register 2"},"nvic.ipr3":{"type":"reg","fields":[{"name":"pri_123","lsb":30,"nbits":2,"access":"","reset":"0","doc":"PRI_123"},{"name":"rsvd2","lsb":24,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pri_122","lsb":22,"nbits":2,"access":"","reset":"0","doc":"PRI_122"},{"name":"rsvd1","lsb":16,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pri_121","lsb":14,"nbits":2,"access":"","reset":"0","doc":"PRI_121"},{"name":"rsvd0","lsb":8,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pri_120","lsb":6,"nbits":2,"access":"","reset":"0","doc":"PRI_120"},{"name":"rsvd3","lsb":0,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"}],"id":"nvic.ipr3","name":"ipr3","offset":"0x30c","doc":"Interrupt Priority Register 3"},"nvic.ipr4":{"type":"reg","fields":[{"name":"pri_163","lsb":30,"nbits":2,"access":"","reset":"0","doc":"PRI_163"},{"name":"rsvd2","lsb":24,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pri_162","lsb":22,"nbits":2,"access":"","reset":"0","doc":"PRI_162"},{"name":"rsvd1","lsb":16,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pri_161","lsb":14,"nbits":2,"access":"","reset":"0","doc":"PRI_161"},{"name":"rsvd0","lsb":8,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pri_160","lsb":6,"nbits":2,"access":"","reset":"0","doc":"PRI_160"},{"name":"rsvd3","lsb":0,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"}],"id":"nvic.ipr4","name":"ipr4","offset":"0x310","doc":"Interrupt Priority Register 4"},"nvic.ipr5":{"type":"reg","fields":[{"name":"pri_203","lsb":30,"nbits":2,"access":"","reset":"0","doc":"PRI_203"},{"name":"rsvd2","lsb":24,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pri_202","lsb":22,"nbits":2,"access":"","reset":"0","doc":"PRI_202"},{"name":"rsvd1","lsb":16,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pri_201","lsb":14,"nbits":2,"access":"","reset":"0","doc":"PRI_201"},{"name":"rsvd0","lsb":8,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pri_200","lsb":6,"nbits":2,"access":"","reset":"0","doc":"PRI_200"},{"name":"rsvd3","lsb":0,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"}],"id":"nvic.ipr5","name":"ipr5","offset":"0x314","doc":"Interrupt Priority Register 5"},"nvic.ipr6":{"type":"reg","fields":[{"name":"pri_243","lsb":30,"nbits":2,"access":"","reset":"0","doc":"PRI_243"},{"name":"rsvd2","lsb":24,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pri_242","lsb":22,"nbits":2,"access":"","reset":"0","doc":"PRI_242"},{"name":"rsvd1","lsb":16,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pri_241","lsb":14,"nbits":2,"access":"","reset":"0","doc":"PRI_241"},{"name":"rsvd0","lsb":8,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pri_240","lsb":6,"nbits":2,"access":"","reset":"0","doc":"PRI_240"},{"name":"rsvd3","lsb":0,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"}],"id":"nvic.ipr6","name":"ipr6","offset":"0x318","doc":"Interrupt Priority Register 6"},"nvic.ipr7":{"type":"reg","fields":[{"name":"pri_283","lsb":30,"nbits":2,"access":"","reset":"0","doc":"PRI_283"},{"name":"rsvd2","lsb":24,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pri_282","lsb":22,"nbits":2,"access":"","reset":"0","doc":"PRI_282"},{"name":"rsvd1","lsb":16,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pri_281","lsb":14,"nbits":2,"access":"","reset":"0","doc":"PRI_281"},{"name":"rsvd0","lsb":8,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pri_280","lsb":6,"nbits":2,"access":"","reset":"0","doc":"PRI_280"},{"name":"rsvd3","lsb":0,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"}],"id":"nvic.ipr7","name":"ipr7","offset":"0x31c","doc":"Interrupt Priority Register 7"},"dma":{"type":"blk","children":["dma.isr","dma.ifcr","dma.ccr1","dma.cndtr1","dma.cpar1","dma.cmar1","dma.ccr2","dma.cndtr2","dma.cpar2","dma.cmar2","dma.ccr3","dma.cndtr3","dma.cpar3","dma.cmar3","dma.ccr4","dma.cndtr4","dma.cpar4","dma.cmar4","dma.ccr5","dma.cndtr5","dma.cpar5","dma.cmar5","dma.ccr6","dma.cndtr6","dma.cpar6","dma.cmar6","dma.ccr7","dma.cndtr7","dma.cpar7","dma.cmar7"],"id":"dma","name":"dma","offset":"0x40020000","doc":"DMA controller"},"dma.isr":{"type":"reg","fields":[{"name":"rsvd0","lsb":28,"nbits":4,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"teif7","lsb":27,"nbits":1,"access":"","reset":"0","doc":"Channel 7 Transfer Error\n              flag"},{"name":"htif7","lsb":26,"nbits":1,"access":"","reset":"0","doc":"Channel 7 Half Transfer Complete\n              flag"},{"name":"tcif7","lsb":25,"nbits":1,"access":"","reset":"0","doc":"Channel 7 Transfer Complete\n              flag"},{"name":"gif7","lsb":24,"nbits":1,"access":"","reset":"0","doc":"Channel 7 Global interrupt\n              flag"},{"name":"teif6","lsb":23,"nbits":1,"access":"","reset":"0","doc":"Channel 6 Transfer Error\n              flag"},{"name":"htif6","lsb":22,"nbits":1,"access":"","reset":"0","doc":"Channel 6 Half Transfer Complete\n              flag"},{"name":"tcif6","lsb":21,"nbits":1,"access":"","reset":"0","doc":"Channel 6 Transfer Complete\n              flag"},{"name":"gif6","lsb":20,"nbits":1,"access":"","reset":"0","doc":"Channel 6 Global interrupt\n              flag"},{"name":"teif5","lsb":19,"nbits":1,"access":"","reset":"0","doc":"Channel 5 Transfer Error\n              flag"},{"name":"htif5","lsb":18,"nbits":1,"access":"","reset":"0","doc":"Channel 5 Half Transfer Complete\n              flag"},{"name":"tcif5","lsb":17,"nbits":1,"access":"","reset":"0","doc":"Channel 5 Transfer Complete\n              flag"},{"name":"gif5","lsb":16,"nbits":1,"access":"","reset":"0","doc":"Channel 5 Global interrupt\n              flag"},{"name":"teif4","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Channel 4 Transfer Error\n              flag"},{"name":"htif4","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Channel 4 Half Transfer Complete\n              flag"},{"name":"tcif4","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Channel 4 Transfer Complete\n              flag"},{"name":"gif4","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Channel 4 Global interrupt\n              flag"},{"name":"teif3","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Channel 3 Transfer Error\n              flag"},{"name":"htif3","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Channel 3 Half Transfer Complete\n              flag"},{"name":"tcif3","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Channel 3 Transfer Complete\n              flag"},{"name":"gif3","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Channel 3 Global interrupt\n              flag"},{"name":"teif2","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Channel 2 Transfer Error\n              flag"},{"name":"htif2","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Channel 2 Half Transfer Complete\n              flag"},{"name":"tcif2","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Channel 2 Transfer Complete\n              flag"},{"name":"gif2","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Channel 2 Global interrupt\n              flag"},{"name":"teif1","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Channel 1 Transfer Error\n              flag"},{"name":"htif1","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Channel 1 Half Transfer Complete\n              flag"},{"name":"tcif1","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Channel 1 Transfer Complete\n              flag"},{"name":"gif1","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Channel 1 Global interrupt\n              flag"}],"id":"dma.isr","name":"isr","offset":"0x0","doc":"DMA interrupt status register\n          (DMA_ISR)"},"dma.ifcr":{"type":"reg","fields":[{"name":"rsvd0","lsb":28,"nbits":4,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cteif7","lsb":27,"nbits":1,"access":"","reset":"0","doc":"Channel 7 Transfer Error\n              clear"},{"name":"chtif7","lsb":26,"nbits":1,"access":"","reset":"0","doc":"Channel 7 Half Transfer\n              clear"},{"name":"ctcif7","lsb":25,"nbits":1,"access":"","reset":"0","doc":"Channel 7 Transfer Complete\n              clear"},{"name":"cgif7","lsb":24,"nbits":1,"access":"","reset":"0","doc":"Channel 7 Global interrupt\n              clear"},{"name":"cteif6","lsb":23,"nbits":1,"access":"","reset":"0","doc":"Channel 6 Transfer Error\n              clear"},{"name":"chtif6","lsb":22,"nbits":1,"access":"","reset":"0","doc":"Channel 6 Half Transfer\n              clear"},{"name":"ctcif6","lsb":21,"nbits":1,"access":"","reset":"0","doc":"Channel 6 Transfer Complete\n              clear"},{"name":"cgif6","lsb":20,"nbits":1,"access":"","reset":"0","doc":"Channel 6 Global interrupt\n              clear"},{"name":"cteif5","lsb":19,"nbits":1,"access":"","reset":"0","doc":"Channel 5 Transfer Error\n              clear"},{"name":"chtif5","lsb":18,"nbits":1,"access":"","reset":"0","doc":"Channel 5 Half Transfer\n              clear"},{"name":"ctcif5","lsb":17,"nbits":1,"access":"","reset":"0","doc":"Channel 5 Transfer Complete\n              clear"},{"name":"cgif5","lsb":16,"nbits":1,"access":"","reset":"0","doc":"Channel 5 Global interrupt\n              clear"},{"name":"cteif4","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Channel 4 Transfer Error\n              clear"},{"name":"chtif4","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Channel 4 Half Transfer\n              clear"},{"name":"ctcif4","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Channel 4 Transfer Complete\n              clear"},{"name":"cgif4","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Channel 4 Global interrupt\n              clear"},{"name":"cteif3","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Channel 3 Transfer Error\n              clear"},{"name":"chtif3","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Channel 3 Half Transfer\n              clear"},{"name":"ctcif3","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Channel 3 Transfer Complete\n              clear"},{"name":"cgif3","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Channel 3 Global interrupt\n              clear"},{"name":"cteif2","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Channel 2 Transfer Error\n              clear"},{"name":"chtif2","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Channel 2 Half Transfer\n              clear"},{"name":"ctcif2","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Channel 2 Transfer Complete\n              clear"},{"name":"cgif2","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Channel 2 Global interrupt\n              clear"},{"name":"cteif1","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Channel 1 Transfer Error\n              clear"},{"name":"chtif1","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Channel 1 Half Transfer\n              clear"},{"name":"ctcif1","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Channel 1 Transfer Complete\n              clear"},{"name":"cgif1","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Channel 1 Global interrupt\n              clear"}],"id":"dma.ifcr","name":"ifcr","offset":"0x4","doc":"DMA interrupt flag clear register\n          (DMA_IFCR)"},"dma.ccr1":{"type":"reg","fields":[{"name":"rsvd0","lsb":15,"nbits":17,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"mem2mem","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Memory to memory mode"},{"name":"pl","lsb":12,"nbits":2,"access":"","reset":"0","doc":"Channel Priority level"},{"name":"msize","lsb":10,"nbits":2,"access":"","reset":"0","doc":"Memory size"},{"name":"psize","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Peripheral size"},{"name":"minc","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Memory increment mode"},{"name":"pinc","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Peripheral increment mode"},{"name":"circ","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Circular mode"},{"name":"dir","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Data transfer direction"},{"name":"teie","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Transfer error interrupt\n              enable"},{"name":"htie","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Half Transfer interrupt\n              enable"},{"name":"tcie","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Transfer complete interrupt\n              enable"},{"name":"en","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Channel enable"}],"id":"dma.ccr1","name":"ccr1","offset":"0x8","doc":"DMA channel configuration register\n          (DMA_CCR)"},"dma.cndtr1":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ndt","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Number of data to transfer"}],"id":"dma.cndtr1","name":"cndtr1","offset":"0xc","doc":"DMA channel 1 number of data\n          register"},"dma.cpar1":{"type":"reg","fields":[{"name":"pa","lsb":0,"nbits":32,"access":"","reset":"0","doc":"Peripheral address"}],"id":"dma.cpar1","name":"cpar1","offset":"0x10","doc":"DMA channel 1 peripheral address\n          register"},"dma.cmar1":{"type":"reg","fields":[{"name":"ma","lsb":0,"nbits":32,"access":"","reset":"0","doc":"Memory address"}],"id":"dma.cmar1","name":"cmar1","offset":"0x14","doc":"DMA channel 1 memory address\n          register"},"dma.ccr2":{"type":"reg","fields":[{"name":"rsvd0","lsb":15,"nbits":17,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"mem2mem","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Memory to memory mode"},{"name":"pl","lsb":12,"nbits":2,"access":"","reset":"0","doc":"Channel Priority level"},{"name":"msize","lsb":10,"nbits":2,"access":"","reset":"0","doc":"Memory size"},{"name":"psize","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Peripheral size"},{"name":"minc","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Memory increment mode"},{"name":"pinc","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Peripheral increment mode"},{"name":"circ","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Circular mode"},{"name":"dir","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Data transfer direction"},{"name":"teie","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Transfer error interrupt\n              enable"},{"name":"htie","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Half Transfer interrupt\n              enable"},{"name":"tcie","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Transfer complete interrupt\n              enable"},{"name":"en","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Channel enable"}],"id":"dma.ccr2","name":"ccr2","offset":"0x1c","doc":"DMA channel configuration register\n          (DMA_CCR)"},"dma.cndtr2":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ndt","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Number of data to transfer"}],"id":"dma.cndtr2","name":"cndtr2","offset":"0x20","doc":"DMA channel 2 number of data\n          register"},"dma.cpar2":{"type":"reg","fields":[{"name":"pa","lsb":0,"nbits":32,"access":"","reset":"0","doc":"Peripheral address"}],"id":"dma.cpar2","name":"cpar2","offset":"0x24","doc":"DMA channel 2 peripheral address\n          register"},"dma.cmar2":{"type":"reg","fields":[{"name":"ma","lsb":0,"nbits":32,"access":"","reset":"0","doc":"Memory address"}],"id":"dma.cmar2","name":"cmar2","offset":"0x28","doc":"DMA channel 2 memory address\n          register"},"dma.ccr3":{"type":"reg","fields":[{"name":"rsvd0","lsb":15,"nbits":17,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"mem2mem","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Memory to memory mode"},{"name":"pl","lsb":12,"nbits":2,"access":"","reset":"0","doc":"Channel Priority level"},{"name":"msize","lsb":10,"nbits":2,"access":"","reset":"0","doc":"Memory size"},{"name":"psize","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Peripheral size"},{"name":"minc","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Memory increment mode"},{"name":"pinc","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Peripheral increment mode"},{"name":"circ","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Circular mode"},{"name":"dir","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Data transfer direction"},{"name":"teie","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Transfer error interrupt\n              enable"},{"name":"htie","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Half Transfer interrupt\n              enable"},{"name":"tcie","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Transfer complete interrupt\n              enable"},{"name":"en","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Channel enable"}],"id":"dma.ccr3","name":"ccr3","offset":"0x30","doc":"DMA channel configuration register\n          (DMA_CCR)"},"dma.cndtr3":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ndt","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Number of data to transfer"}],"id":"dma.cndtr3","name":"cndtr3","offset":"0x34","doc":"DMA channel 3 number of data\n          register"},"dma.cpar3":{"type":"reg","fields":[{"name":"pa","lsb":0,"nbits":32,"access":"","reset":"0","doc":"Peripheral address"}],"id":"dma.cpar3","name":"cpar3","offset":"0x38","doc":"DMA channel 3 peripheral address\n          register"},"dma.cmar3":{"type":"reg","fields":[{"name":"ma","lsb":0,"nbits":32,"access":"","reset":"0","doc":"Memory address"}],"id":"dma.cmar3","name":"cmar3","offset":"0x3c","doc":"DMA channel 3 memory address\n          register"},"dma.ccr4":{"type":"reg","fields":[{"name":"rsvd0","lsb":15,"nbits":17,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"mem2mem","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Memory to memory mode"},{"name":"pl","lsb":12,"nbits":2,"access":"","reset":"0","doc":"Channel Priority level"},{"name":"msize","lsb":10,"nbits":2,"access":"","reset":"0","doc":"Memory size"},{"name":"psize","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Peripheral size"},{"name":"minc","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Memory increment mode"},{"name":"pinc","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Peripheral increment mode"},{"name":"circ","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Circular mode"},{"name":"dir","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Data transfer direction"},{"name":"teie","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Transfer error interrupt\n              enable"},{"name":"htie","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Half Transfer interrupt\n              enable"},{"name":"tcie","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Transfer complete interrupt\n              enable"},{"name":"en","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Channel enable"}],"id":"dma.ccr4","name":"ccr4","offset":"0x44","doc":"DMA channel configuration register\n          (DMA_CCR)"},"dma.cndtr4":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ndt","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Number of data to transfer"}],"id":"dma.cndtr4","name":"cndtr4","offset":"0x48","doc":"DMA channel 4 number of data\n          register"},"dma.cpar4":{"type":"reg","fields":[{"name":"pa","lsb":0,"nbits":32,"access":"","reset":"0","doc":"Peripheral address"}],"id":"dma.cpar4","name":"cpar4","offset":"0x4c","doc":"DMA channel 4 peripheral address\n          register"},"dma.cmar4":{"type":"reg","fields":[{"name":"ma","lsb":0,"nbits":32,"access":"","reset":"0","doc":"Memory address"}],"id":"dma.cmar4","name":"cmar4","offset":"0x50","doc":"DMA channel 4 memory address\n          register"},"dma.ccr5":{"type":"reg","fields":[{"name":"rsvd0","lsb":15,"nbits":17,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"mem2mem","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Memory to memory mode"},{"name":"pl","lsb":12,"nbits":2,"access":"","reset":"0","doc":"Channel Priority level"},{"name":"msize","lsb":10,"nbits":2,"access":"","reset":"0","doc":"Memory size"},{"name":"psize","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Peripheral size"},{"name":"minc","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Memory increment mode"},{"name":"pinc","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Peripheral increment mode"},{"name":"circ","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Circular mode"},{"name":"dir","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Data transfer direction"},{"name":"teie","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Transfer error interrupt\n              enable"},{"name":"htie","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Half Transfer interrupt\n              enable"},{"name":"tcie","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Transfer complete interrupt\n              enable"},{"name":"en","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Channel enable"}],"id":"dma.ccr5","name":"ccr5","offset":"0x58","doc":"DMA channel configuration register\n          (DMA_CCR)"},"dma.cndtr5":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ndt","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Number of data to transfer"}],"id":"dma.cndtr5","name":"cndtr5","offset":"0x5c","doc":"DMA channel 5 number of data\n          register"},"dma.cpar5":{"type":"reg","fields":[{"name":"pa","lsb":0,"nbits":32,"access":"","reset":"0","doc":"Peripheral address"}],"id":"dma.cpar5","name":"cpar5","offset":"0x60","doc":"DMA channel 5 peripheral address\n          register"},"dma.cmar5":{"type":"reg","fields":[{"name":"ma","lsb":0,"nbits":32,"access":"","reset":"0","doc":"Memory address"}],"id":"dma.cmar5","name":"cmar5","offset":"0x64","doc":"DMA channel 5 memory address\n          register"},"dma.ccr6":{"type":"reg","fields":[{"name":"rsvd0","lsb":15,"nbits":17,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"mem2mem","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Memory to memory mode"},{"name":"pl","lsb":12,"nbits":2,"access":"","reset":"0","doc":"Channel Priority level"},{"name":"msize","lsb":10,"nbits":2,"access":"","reset":"0","doc":"Memory size"},{"name":"psize","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Peripheral size"},{"name":"minc","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Memory increment mode"},{"name":"pinc","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Peripheral increment mode"},{"name":"circ","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Circular mode"},{"name":"dir","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Data transfer direction"},{"name":"teie","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Transfer error interrupt\n              enable"},{"name":"htie","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Half Transfer interrupt\n              enable"},{"name":"tcie","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Transfer complete interrupt\n              enable"},{"name":"en","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Channel enable"}],"id":"dma.ccr6","name":"ccr6","offset":"0x6c","doc":"DMA channel configuration register\n          (DMA_CCR)"},"dma.cndtr6":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ndt","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Number of data to transfer"}],"id":"dma.cndtr6","name":"cndtr6","offset":"0x70","doc":"DMA channel 6 number of data\n          register"},"dma.cpar6":{"type":"reg","fields":[{"name":"pa","lsb":0,"nbits":32,"access":"","reset":"0","doc":"Peripheral address"}],"id":"dma.cpar6","name":"cpar6","offset":"0x74","doc":"DMA channel 6 peripheral address\n          register"},"dma.cmar6":{"type":"reg","fields":[{"name":"ma","lsb":0,"nbits":32,"access":"","reset":"0","doc":"Memory address"}],"id":"dma.cmar6","name":"cmar6","offset":"0x78","doc":"DMA channel 6 memory address\n          register"},"dma.ccr7":{"type":"reg","fields":[{"name":"rsvd0","lsb":15,"nbits":17,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"mem2mem","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Memory to memory mode"},{"name":"pl","lsb":12,"nbits":2,"access":"","reset":"0","doc":"Channel Priority level"},{"name":"msize","lsb":10,"nbits":2,"access":"","reset":"0","doc":"Memory size"},{"name":"psize","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Peripheral size"},{"name":"minc","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Memory increment mode"},{"name":"pinc","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Peripheral increment mode"},{"name":"circ","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Circular mode"},{"name":"dir","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Data transfer direction"},{"name":"teie","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Transfer error interrupt\n              enable"},{"name":"htie","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Half Transfer interrupt\n              enable"},{"name":"tcie","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Transfer complete interrupt\n              enable"},{"name":"en","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Channel enable"}],"id":"dma.ccr7","name":"ccr7","offset":"0x80","doc":"DMA channel configuration register\n          (DMA_CCR)"},"dma.cndtr7":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ndt","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Number of data to transfer"}],"id":"dma.cndtr7","name":"cndtr7","offset":"0x84","doc":"DMA channel 7 number of data\n          register"},"dma.cpar7":{"type":"reg","fields":[{"name":"pa","lsb":0,"nbits":32,"access":"","reset":"0","doc":"Peripheral address"}],"id":"dma.cpar7","name":"cpar7","offset":"0x88","doc":"DMA channel 7 peripheral address\n          register"},"dma.cmar7":{"type":"reg","fields":[{"name":"ma","lsb":0,"nbits":32,"access":"","reset":"0","doc":"Memory address"}],"id":"dma.cmar7","name":"cmar7","offset":"0x8c","doc":"DMA channel 7 memory address\n          register"},"rcc":{"type":"blk","children":["rcc.cr","rcc.cfgr","rcc.cir","rcc.apb2rstr","rcc.apb1rstr","rcc.ahbenr","rcc.apb2enr","rcc.apb1enr","rcc.bdcr","rcc.csr","rcc.ahbrstr","rcc.cfgr2","rcc.cfgr3","rcc.cr2"],"id":"rcc","name":"rcc","offset":"0x40021000","doc":"Reset and clock control"},"rcc.cr":{"type":"reg","fields":[{"name":"rsvd2","lsb":26,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pllrdy","lsb":25,"nbits":1,"access":"read-only","reset":"0","doc":"PLL clock ready flag"},{"name":"pllon","lsb":24,"nbits":1,"access":"read-write","reset":"0","doc":"PLL enable"},{"name":"rsvd1","lsb":20,"nbits":4,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"csson","lsb":19,"nbits":1,"access":"read-write","reset":"0","doc":"Clock Security System\n              enable"},{"name":"hsebyp","lsb":18,"nbits":1,"access":"read-write","reset":"0","doc":"External High Speed clock\n              Bypass"},{"name":"hserdy","lsb":17,"nbits":1,"access":"read-only","reset":"0","doc":"External High Speed clock ready\n              flag"},{"name":"hseon","lsb":16,"nbits":1,"access":"read-write","reset":"0","doc":"External High Speed clock\n              enable"},{"name":"hsical","lsb":8,"nbits":8,"access":"read-only","reset":"0","doc":"Internal High Speed clock\n              Calibration"},{"name":"hsitrim","lsb":3,"nbits":5,"access":"read-write","reset":"16","doc":"Internal High Speed clock\n              trimming"},{"name":"rsvd0","lsb":2,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"hsirdy","lsb":1,"nbits":1,"access":"read-only","reset":"1","doc":"Internal High Speed clock ready\n              flag"},{"name":"hsion","lsb":0,"nbits":1,"access":"read-write","reset":"1","doc":"Internal High Speed clock\n              enable"}],"id":"rcc.cr","name":"cr","offset":"0x0","doc":"Clock control register"},"rcc.cfgr":{"type":"reg","fields":[{"name":"pllnodiv","lsb":31,"nbits":1,"access":"read-write","reset":"0","doc":"PLL clock not divided for\n              MCO"},{"name":"mcopre","lsb":28,"nbits":3,"access":"read-write","reset":"0","doc":"Microcontroller Clock Output\n              Prescaler"},{"name":"rsvd2","lsb":27,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"mco","lsb":24,"nbits":3,"access":"read-write","reset":"0","doc":"Microcontroller clock\n              output"},{"name":"rsvd1","lsb":22,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pllmul","lsb":18,"nbits":4,"access":"read-write","reset":"0","doc":"PLL Multiplication Factor"},{"name":"pllxtpre","lsb":17,"nbits":1,"access":"read-write","reset":"0","doc":"HSE divider for PLL entry"},{"name":"pllsrc","lsb":15,"nbits":2,"access":"read-write","reset":"0","doc":"PLL input clock source"},{"name":"adcpre","lsb":14,"nbits":1,"access":"read-write","reset":"0","doc":"ADC prescaler"},{"name":"rsvd0","lsb":11,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ppre","lsb":8,"nbits":3,"access":"read-write","reset":"0","doc":"APB Low speed prescaler\n              (APB1)"},{"name":"hpre","lsb":4,"nbits":4,"access":"read-write","reset":"0","doc":"AHB prescaler"},{"name":"sws","lsb":2,"nbits":2,"access":"read-only","reset":"0","doc":"System Clock Switch Status"},{"name":"sw","lsb":0,"nbits":2,"access":"read-write","reset":"0","doc":"System clock Switch"}],"id":"rcc.cfgr","name":"cfgr","offset":"0x4","doc":"Clock configuration register\n          (RCC_CFGR)"},"rcc.cir":{"type":"reg","fields":[{"name":"rsvd1","lsb":24,"nbits":8,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cssc","lsb":23,"nbits":1,"access":"write-only","reset":"0","doc":"Clock security system interrupt\n              clear"},{"name":"hsi48rdyc","lsb":22,"nbits":1,"access":"write-only","reset":"0","doc":"HSI48 Ready Interrupt\n              Clear"},{"name":"hsi14rdyc","lsb":21,"nbits":1,"access":"write-only","reset":"0","doc":"HSI 14 MHz Ready Interrupt\n              Clear"},{"name":"pllrdyc","lsb":20,"nbits":1,"access":"write-only","reset":"0","doc":"PLL Ready Interrupt Clear"},{"name":"hserdyc","lsb":19,"nbits":1,"access":"write-only","reset":"0","doc":"HSE Ready Interrupt Clear"},{"name":"hsirdyc","lsb":18,"nbits":1,"access":"write-only","reset":"0","doc":"HSI Ready Interrupt Clear"},{"name":"lserdyc","lsb":17,"nbits":1,"access":"write-only","reset":"0","doc":"LSE Ready Interrupt Clear"},{"name":"lsirdyc","lsb":16,"nbits":1,"access":"write-only","reset":"0","doc":"LSI Ready Interrupt Clear"},{"name":"rsvd0","lsb":15,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"hsi48rdyie","lsb":14,"nbits":1,"access":"read-write","reset":"0","doc":"HSI48 ready interrupt\n              enable"},{"name":"hsi14rdye","lsb":13,"nbits":1,"access":"read-write","reset":"0","doc":"HSI14 ready interrupt\n              enable"},{"name":"pllrdyie","lsb":12,"nbits":1,"access":"read-write","reset":"0","doc":"PLL Ready Interrupt Enable"},{"name":"hserdyie","lsb":11,"nbits":1,"access":"read-write","reset":"0","doc":"HSE Ready Interrupt Enable"},{"name":"hsirdyie","lsb":10,"nbits":1,"access":"read-write","reset":"0","doc":"HSI Ready Interrupt Enable"},{"name":"lserdyie","lsb":9,"nbits":1,"access":"read-write","reset":"0","doc":"LSE Ready Interrupt Enable"},{"name":"lsirdyie","lsb":8,"nbits":1,"access":"read-write","reset":"0","doc":"LSI Ready Interrupt Enable"},{"name":"cssf","lsb":7,"nbits":1,"access":"read-only","reset":"0","doc":"Clock Security System Interrupt\n              flag"},{"name":"hsi48rdyf","lsb":6,"nbits":1,"access":"read-only","reset":"0","doc":"HSI48 ready interrupt flag"},{"name":"hsi14rdyf","lsb":5,"nbits":1,"access":"read-only","reset":"0","doc":"HSI14 ready interrupt flag"},{"name":"pllrdyf","lsb":4,"nbits":1,"access":"read-only","reset":"0","doc":"PLL Ready Interrupt flag"},{"name":"hserdyf","lsb":3,"nbits":1,"access":"read-only","reset":"0","doc":"HSE Ready Interrupt flag"},{"name":"hsirdyf","lsb":2,"nbits":1,"access":"read-only","reset":"0","doc":"HSI Ready Interrupt flag"},{"name":"lserdyf","lsb":1,"nbits":1,"access":"read-only","reset":"0","doc":"LSE Ready Interrupt flag"},{"name":"lsirdyf","lsb":0,"nbits":1,"access":"read-only","reset":"0","doc":"LSI Ready Interrupt flag"}],"id":"rcc.cir","name":"cir","offset":"0x8","doc":"Clock interrupt register\n          (RCC_CIR)"},"rcc.apb2rstr":{"type":"reg","fields":[{"name":"rsvd5","lsb":23,"nbits":9,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"dbgmcurst","lsb":22,"nbits":1,"access":"","reset":"0","doc":"Debug MCU reset"},{"name":"rsvd4","lsb":19,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"tim17rst","lsb":18,"nbits":1,"access":"","reset":"0","doc":"TIM17 timer reset"},{"name":"tim16rst","lsb":17,"nbits":1,"access":"","reset":"0","doc":"TIM16 timer reset"},{"name":"tim15rst","lsb":16,"nbits":1,"access":"","reset":"0","doc":"TIM15 timer reset"},{"name":"rsvd3","lsb":15,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"usart1rst","lsb":14,"nbits":1,"access":"","reset":"0","doc":"USART1 reset"},{"name":"rsvd2","lsb":13,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"spi1rst","lsb":12,"nbits":1,"access":"","reset":"0","doc":"SPI 1 reset"},{"name":"tim1rst","lsb":11,"nbits":1,"access":"","reset":"0","doc":"TIM1 timer reset"},{"name":"rsvd1","lsb":10,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"adcrst","lsb":9,"nbits":1,"access":"","reset":"0","doc":"ADC interface reset"},{"name":"rsvd0","lsb":1,"nbits":8,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"syscfgrst","lsb":0,"nbits":1,"access":"","reset":"0","doc":"SYSCFG and COMP reset"}],"id":"rcc.apb2rstr","name":"apb2rstr","offset":"0xc","doc":"APB2 peripheral reset register\n          (RCC_APB2RSTR)"},"rcc.apb1rstr":{"type":"reg","fields":[{"name":"rsvd8","lsb":29,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pwrrst","lsb":28,"nbits":1,"access":"","reset":"0","doc":"Power interface reset"},{"name":"rsvd6","lsb":23,"nbits":5,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"i2c2rst","lsb":22,"nbits":1,"access":"","reset":"0","doc":"I2C2 reset"},{"name":"i2c1rst","lsb":21,"nbits":1,"access":"","reset":"0","doc":"I2C1 reset"},{"name":"rsvd5","lsb":18,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"usart2rst","lsb":17,"nbits":1,"access":"","reset":"0","doc":"USART 2 reset"},{"name":"rsvd4","lsb":15,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"spi2rst","lsb":14,"nbits":1,"access":"","reset":"0","doc":"SPI2 reset"},{"name":"rsvd3","lsb":12,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"wwdgrst","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Window watchdog reset"},{"name":"rsvd2","lsb":9,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"tim14rst","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Timer 14 reset"},{"name":"rsvd1","lsb":5,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"tim6rst","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Timer 6 reset"},{"name":"rsvd0","lsb":2,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"tim3rst","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Timer 3 reset"},{"name":"rsvd7","lsb":0,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"}],"id":"rcc.apb1rstr","name":"apb1rstr","offset":"0x10","doc":"APB1 peripheral reset register\n          (RCC_APB1RSTR)"},"rcc.ahbenr":{"type":"reg","fields":[{"name":"rsvd5","lsb":23,"nbits":9,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"iopfen","lsb":22,"nbits":1,"access":"","reset":"0","doc":"I/O port F clock enable"},{"name":"rsvd4","lsb":21,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"iopden","lsb":20,"nbits":1,"access":"","reset":"0","doc":"I/O port D clock enable"},{"name":"iopcen","lsb":19,"nbits":1,"access":"","reset":"0","doc":"I/O port C clock enable"},{"name":"iopben","lsb":18,"nbits":1,"access":"","reset":"0","doc":"I/O port B clock enable"},{"name":"iopaen","lsb":17,"nbits":1,"access":"","reset":"0","doc":"I/O port A clock enable"},{"name":"rsvd3","lsb":7,"nbits":10,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"crcen","lsb":6,"nbits":1,"access":"","reset":"0","doc":"CRC clock enable"},{"name":"rsvd2","lsb":5,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"flitfen","lsb":4,"nbits":1,"access":"","reset":"1","doc":"FLITF clock enable"},{"name":"rsvd1","lsb":3,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"sramen","lsb":2,"nbits":1,"access":"","reset":"1","doc":"SRAM interface clock\n              enable"},{"name":"rsvd0","lsb":1,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"dmaen","lsb":0,"nbits":1,"access":"","reset":"0","doc":"DMA1 clock enable"}],"id":"rcc.ahbenr","name":"ahbenr","offset":"0x14","doc":"AHB Peripheral Clock enable register\n          (RCC_AHBENR)"},"rcc.apb2enr":{"type":"reg","fields":[{"name":"rsvd5","lsb":23,"nbits":9,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"dbgmcuen","lsb":22,"nbits":1,"access":"","reset":"0","doc":"MCU debug module clock\n              enable"},{"name":"rsvd4","lsb":19,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"tim17en","lsb":18,"nbits":1,"access":"","reset":"0","doc":"TIM17 timer clock enable"},{"name":"tim16en","lsb":17,"nbits":1,"access":"","reset":"0","doc":"TIM16 timer clock enable"},{"name":"tim15en","lsb":16,"nbits":1,"access":"","reset":"0","doc":"TIM15 timer clock enable"},{"name":"rsvd3","lsb":15,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"usart1en","lsb":14,"nbits":1,"access":"","reset":"0","doc":"USART1 clock enable"},{"name":"rsvd2","lsb":13,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"spi1en","lsb":12,"nbits":1,"access":"","reset":"0","doc":"SPI 1 clock enable"},{"name":"tim1en","lsb":11,"nbits":1,"access":"","reset":"0","doc":"TIM1 Timer clock enable"},{"name":"rsvd1","lsb":10,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"adcen","lsb":9,"nbits":1,"access":"","reset":"0","doc":"ADC 1 interface clock\n              enable"},{"name":"rsvd0","lsb":1,"nbits":8,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"syscfgen","lsb":0,"nbits":1,"access":"","reset":"0","doc":"SYSCFG clock enable"}],"id":"rcc.apb2enr","name":"apb2enr","offset":"0x18","doc":"APB2 peripheral clock enable register\n          (RCC_APB2ENR)"},"rcc.apb1enr":{"type":"reg","fields":[{"name":"rsvd8","lsb":29,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pwren","lsb":28,"nbits":1,"access":"","reset":"0","doc":"Power interface clock\n              enable"},{"name":"rsvd6","lsb":23,"nbits":5,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"i2c2en","lsb":22,"nbits":1,"access":"","reset":"0","doc":"I2C 2 clock enable"},{"name":"i2c1en","lsb":21,"nbits":1,"access":"","reset":"0","doc":"I2C 1 clock enable"},{"name":"rsvd5","lsb":18,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"usart2en","lsb":17,"nbits":1,"access":"","reset":"0","doc":"USART 2 clock enable"},{"name":"rsvd4","lsb":15,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"spi2en","lsb":14,"nbits":1,"access":"","reset":"0","doc":"SPI 2 clock enable"},{"name":"rsvd3","lsb":12,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"wwdgen","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Window watchdog clock\n              enable"},{"name":"rsvd2","lsb":9,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"tim14en","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Timer 14 clock enable"},{"name":"rsvd1","lsb":5,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"tim6en","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Timer 6 clock enable"},{"name":"rsvd0","lsb":2,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"tim3en","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Timer 3 clock enable"},{"name":"rsvd7","lsb":0,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"}],"id":"rcc.apb1enr","name":"apb1enr","offset":"0x1c","doc":"APB1 peripheral clock enable register\n          (RCC_APB1ENR)"},"rcc.bdcr":{"type":"reg","fields":[{"name":"rsvd2","lsb":17,"nbits":15,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"bdrst","lsb":16,"nbits":1,"access":"read-write","reset":"0","doc":"Backup domain software\n              reset"},{"name":"rtcen","lsb":15,"nbits":1,"access":"read-write","reset":"0","doc":"RTC clock enable"},{"name":"rsvd1","lsb":10,"nbits":5,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"rtcsel","lsb":8,"nbits":2,"access":"read-write","reset":"0","doc":"RTC clock source selection"},{"name":"rsvd0","lsb":5,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"lsedrv","lsb":3,"nbits":2,"access":"read-write","reset":"0","doc":"LSE oscillator drive\n              capability"},{"name":"lsebyp","lsb":2,"nbits":1,"access":"read-write","reset":"0","doc":"External Low Speed oscillator\n              bypass"},{"name":"lserdy","lsb":1,"nbits":1,"access":"read-only","reset":"0","doc":"External Low Speed oscillator\n              ready"},{"name":"lseon","lsb":0,"nbits":1,"access":"read-write","reset":"0","doc":"External Low Speed oscillator\n              enable"}],"id":"rcc.bdcr","name":"bdcr","offset":"0x20","doc":"Backup domain control register\n          (RCC_BDCR)"},"rcc.csr":{"type":"reg","fields":[{"name":"lpwrrstf","lsb":31,"nbits":1,"access":"read-write","reset":"0","doc":"Low-power reset flag"},{"name":"wwdgrstf","lsb":30,"nbits":1,"access":"read-write","reset":"0","doc":"Window watchdog reset flag"},{"name":"iwdgrstf","lsb":29,"nbits":1,"access":"read-write","reset":"0","doc":"Independent watchdog reset\n              flag"},{"name":"sftrstf","lsb":28,"nbits":1,"access":"read-write","reset":"0","doc":"Software reset flag"},{"name":"porrstf","lsb":27,"nbits":1,"access":"read-write","reset":"1","doc":"POR/PDR reset flag"},{"name":"pinrstf","lsb":26,"nbits":1,"access":"read-write","reset":"1","doc":"PIN reset flag"},{"name":"oblrstf","lsb":25,"nbits":1,"access":"read-write","reset":"0","doc":"Option byte loader reset\n              flag"},{"name":"rmvf","lsb":24,"nbits":1,"access":"read-write","reset":"0","doc":"Remove reset flag"},{"name":"rsvd0","lsb":2,"nbits":22,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"lsirdy","lsb":1,"nbits":1,"access":"read-only","reset":"0","doc":"Internal low speed oscillator\n              ready"},{"name":"lsion","lsb":0,"nbits":1,"access":"read-write","reset":"0","doc":"Internal low speed oscillator\n              enable"}],"id":"rcc.csr","name":"csr","offset":"0x24","doc":"Control/status register\n          (RCC_CSR)"},"rcc.ahbrstr":{"type":"reg","fields":[{"name":"rsvd2","lsb":23,"nbits":9,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"iopfrst","lsb":22,"nbits":1,"access":"","reset":"0","doc":"I/O port F reset"},{"name":"rsvd0","lsb":21,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"iopdrst","lsb":20,"nbits":1,"access":"","reset":"0","doc":"I/O port D reset"},{"name":"iopcrst","lsb":19,"nbits":1,"access":"","reset":"0","doc":"I/O port C reset"},{"name":"iopbrst","lsb":18,"nbits":1,"access":"","reset":"0","doc":"I/O port B reset"},{"name":"ioparst","lsb":17,"nbits":1,"access":"","reset":"0","doc":"I/O port A reset"},{"name":"rsvd1","lsb":0,"nbits":17,"access":"rsvd","reset":"0","doc":"Reserved"}],"id":"rcc.ahbrstr","name":"ahbrstr","offset":"0x28","doc":"AHB peripheral reset register"},"rcc.cfgr2":{"type":"reg","fields":[{"name":"rsvd0","lsb":4,"nbits":28,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"prediv","lsb":0,"nbits":4,"access":"","reset":"0","doc":"PREDIV division factor"}],"id":"rcc.cfgr2","name":"cfgr2","offset":"0x2c","doc":"Clock configuration register 2"},"rcc.cfgr3":{"type":"reg","fields":[{"name":"rsvd3","lsb":18,"nbits":14,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"usart2sw","lsb":16,"nbits":2,"access":"","reset":"0","doc":"USART2 clock source\n              selection"},{"name":"rsvd2","lsb":9,"nbits":7,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"adcsw","lsb":8,"nbits":1,"access":"","reset":"0","doc":"ADC clock source selection"},{"name":"rsvd1","lsb":5,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"i2c1sw","lsb":4,"nbits":1,"access":"","reset":"0","doc":"I2C1 clock source\n              selection"},{"name":"rsvd0","lsb":2,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"usart1sw","lsb":0,"nbits":2,"access":"","reset":"0","doc":"USART1 clock source\n              selection"}],"id":"rcc.cfgr3","name":"cfgr3","offset":"0x30","doc":"Clock configuration register 3"},"rcc.cr2":{"type":"reg","fields":[{"name":"rsvd1","lsb":25,"nbits":7,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"hsi48cal","lsb":24,"nbits":1,"access":"read-only","reset":"0","doc":"HSI48 factory clock\n              calibration"},{"name":"rsvd0","lsb":18,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"hsi48rdy","lsb":17,"nbits":1,"access":"read-only","reset":"0","doc":"HSI48 clock ready flag"},{"name":"hsi48on","lsb":16,"nbits":1,"access":"read-write","reset":"0","doc":"HSI48 clock enable"},{"name":"hsi14cal","lsb":8,"nbits":8,"access":"read-only","reset":"0","doc":"HSI14 clock calibration"},{"name":"hsi14trim","lsb":3,"nbits":5,"access":"read-write","reset":"16","doc":"HSI14 clock trimming"},{"name":"hsi14dis","lsb":2,"nbits":1,"access":"read-write","reset":"0","doc":"HSI14 clock request from ADC\n              disable"},{"name":"hsi14rdy","lsb":1,"nbits":1,"access":"read-only","reset":"0","doc":"HR14 clock ready flag"},{"name":"hsi14on","lsb":0,"nbits":1,"access":"read-write","reset":"0","doc":"HSI14 clock enable"}],"id":"rcc.cr2","name":"cr2","offset":"0x34","doc":"Clock control register 2"},"syscfg":{"type":"blk","children":["syscfg.cfgr1","syscfg.exticr1","syscfg.exticr2","syscfg.exticr3","syscfg.exticr4","syscfg.cfgr2"],"id":"syscfg","name":"syscfg","offset":"0x40010000","doc":"System configuration controller"},"syscfg.cfgr1":{"type":"reg","fields":[{"name":"rsvd3","lsb":31,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"tim3_dma_rmp","lsb":30,"nbits":1,"access":"","reset":"0","doc":"TIM3 DMA request remapping\n              bit"},{"name":"tim2_dma_rmp","lsb":29,"nbits":1,"access":"","reset":"0","doc":"TIM2 DMA request remapping\n              bit"},{"name":"tim1_dma_rmp","lsb":28,"nbits":1,"access":"","reset":"0","doc":"TIM1 DMA request remapping\n              bit"},{"name":"i2c1_dma_rmp","lsb":27,"nbits":1,"access":"","reset":"0","doc":"I2C1 DMA request remapping\n              bit"},{"name":"usart3_dma_rmp","lsb":26,"nbits":1,"access":"","reset":"0","doc":"USART3 DMA request remapping\n              bit"},{"name":"usart2_dma_rmp","lsb":25,"nbits":1,"access":"","reset":"0","doc":"USART2 DMA request remapping\n              bit"},{"name":"spi2_dma_rmp","lsb":24,"nbits":1,"access":"","reset":"0","doc":"SPI2 DMA request remapping\n              bit"},{"name":"rsvd2","lsb":22,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"i2c2_fm_plus","lsb":21,"nbits":1,"access":"","reset":"0","doc":"FM+ driving capability activation for\n              I2C2"},{"name":"i2c1_fm_plus","lsb":20,"nbits":1,"access":"","reset":"0","doc":"FM+ driving capability activation for\n              I2C1"},{"name":"i2c_pb9_fm","lsb":19,"nbits":1,"access":"","reset":"0","doc":"Fast Mode Plus (FM+) driving capability\n              activation bits."},{"name":"i2c_pb8_fm","lsb":18,"nbits":1,"access":"","reset":"0","doc":"Fast Mode Plus (FM+) driving capability\n              activation bits."},{"name":"i2c_pb7_fm","lsb":17,"nbits":1,"access":"","reset":"0","doc":"Fast Mode Plus (FM+) driving capability\n              activation bits."},{"name":"i2c_pb6_fm","lsb":16,"nbits":1,"access":"","reset":"0","doc":"Fast Mode Plus (FM plus) driving\n              capability activation bits."},{"name":"rsvd1","lsb":13,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"tim17_dma_rmp","lsb":12,"nbits":1,"access":"","reset":"0","doc":"TIM17 DMA request remapping\n              bit"},{"name":"tim16_dma_rmp","lsb":11,"nbits":1,"access":"","reset":"0","doc":"TIM16 DMA request remapping\n              bit"},{"name":"usart1_rx_dma_rmp","lsb":10,"nbits":1,"access":"","reset":"0","doc":"USART1_RX DMA request remapping\n              bit"},{"name":"usart1_tx_dma_rmp","lsb":9,"nbits":1,"access":"","reset":"0","doc":"USART1_TX DMA remapping\n              bit"},{"name":"adc_dma_rmp","lsb":8,"nbits":1,"access":"","reset":"0","doc":"ADC DMA remapping bit"},{"name":"rsvd0","lsb":2,"nbits":6,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"mem_mode","lsb":0,"nbits":2,"access":"","reset":"0","doc":"Memory mapping selection\n              bits"}],"id":"syscfg.cfgr1","name":"cfgr1","offset":"0x0","doc":"configuration register 1"},"syscfg.exticr1":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"exti3","lsb":12,"nbits":4,"access":"","reset":"0","doc":"EXTI 3 configuration bits"},{"name":"exti2","lsb":8,"nbits":4,"access":"","reset":"0","doc":"EXTI 2 configuration bits"},{"name":"exti1","lsb":4,"nbits":4,"access":"","reset":"0","doc":"EXTI 1 configuration bits"},{"name":"exti0","lsb":0,"nbits":4,"access":"","reset":"0","doc":"EXTI 0 configuration bits"}],"id":"syscfg.exticr1","name":"exticr1","offset":"0x8","doc":"external interrupt configuration register\n          1"},"syscfg.exticr2":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"exti7","lsb":12,"nbits":4,"access":"","reset":"0","doc":"EXTI 7 configuration bits"},{"name":"exti6","lsb":8,"nbits":4,"access":"","reset":"0","doc":"EXTI 6 configuration bits"},{"name":"exti5","lsb":4,"nbits":4,"access":"","reset":"0","doc":"EXTI 5 configuration bits"},{"name":"exti4","lsb":0,"nbits":4,"access":"","reset":"0","doc":"EXTI 4 configuration bits"}],"id":"syscfg.exticr2","name":"exticr2","offset":"0xc","doc":"external interrupt configuration register\n          2"},"syscfg.exticr3":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"exti11","lsb":12,"nbits":4,"access":"","reset":"0","doc":"EXTI 11 configuration bits"},{"name":"exti10","lsb":8,"nbits":4,"access":"","reset":"0","doc":"EXTI 10 configuration bits"},{"name":"exti9","lsb":4,"nbits":4,"access":"","reset":"0","doc":"EXTI 9 configuration bits"},{"name":"exti8","lsb":0,"nbits":4,"access":"","reset":"0","doc":"EXTI 8 configuration bits"}],"id":"syscfg.exticr3","name":"exticr3","offset":"0x10","doc":"external interrupt configuration register\n          3"},"syscfg.exticr4":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"exti15","lsb":12,"nbits":4,"access":"","reset":"0","doc":"EXTI 15 configuration bits"},{"name":"exti14","lsb":8,"nbits":4,"access":"","reset":"0","doc":"EXTI 14 configuration bits"},{"name":"exti13","lsb":4,"nbits":4,"access":"","reset":"0","doc":"EXTI 13 configuration bits"},{"name":"exti12","lsb":0,"nbits":4,"access":"","reset":"0","doc":"EXTI 12 configuration bits"}],"id":"syscfg.exticr4","name":"exticr4","offset":"0x14","doc":"external interrupt configuration register\n          4"},"syscfg.cfgr2":{"type":"reg","fields":[{"name":"rsvd1","lsb":9,"nbits":23,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"sram_pef","lsb":8,"nbits":1,"access":"","reset":"0","doc":"SRAM parity flag"},{"name":"rsvd0","lsb":3,"nbits":5,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pvd_lock","lsb":2,"nbits":1,"access":"","reset":"0","doc":"PVD lock enable bit"},{"name":"sram_parity_lock","lsb":1,"nbits":1,"access":"","reset":"0","doc":"SRAM parity lock bit"},{"name":"locup_lock","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Cortex-M0 LOCKUP bit enable\n              bit"}],"id":"syscfg.cfgr2","name":"cfgr2","offset":"0x18","doc":"configuration register 2"},"adc":{"type":"blk","children":["adc.isr","adc.ier","adc.cr","adc.cfgr1","adc.cfgr2","adc.smpr","adc.tr","adc.chselr","adc.dr","adc.ccr"],"id":"adc","name":"adc","offset":"0x40012400","doc":"Analog-to-digital converter"},"adc.isr":{"type":"reg","fields":[{"name":"rsvd1","lsb":8,"nbits":24,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"awd","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Analog watchdog flag"},{"name":"rsvd0","lsb":5,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ovr","lsb":4,"nbits":1,"access":"","reset":"0","doc":"ADC overrun"},{"name":"eos","lsb":3,"nbits":1,"access":"","reset":"0","doc":"End of sequence flag"},{"name":"eoc","lsb":2,"nbits":1,"access":"","reset":"0","doc":"End of conversion flag"},{"name":"eosmp","lsb":1,"nbits":1,"access":"","reset":"0","doc":"End of sampling flag"},{"name":"adrdy","lsb":0,"nbits":1,"access":"","reset":"0","doc":"ADC ready"}],"id":"adc.isr","name":"isr","offset":"0x0","doc":"interrupt and status register"},"adc.ier":{"type":"reg","fields":[{"name":"rsvd1","lsb":8,"nbits":24,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"awdie","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Analog watchdog interrupt\n              enable"},{"name":"rsvd0","lsb":5,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ovrie","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Overrun interrupt enable"},{"name":"eosie","lsb":3,"nbits":1,"access":"","reset":"0","doc":"End of conversion sequence interrupt\n              enable"},{"name":"eocie","lsb":2,"nbits":1,"access":"","reset":"0","doc":"End of conversion interrupt\n              enable"},{"name":"eosmpie","lsb":1,"nbits":1,"access":"","reset":"0","doc":"End of sampling flag interrupt\n              enable"},{"name":"adrdyie","lsb":0,"nbits":1,"access":"","reset":"0","doc":"ADC ready interrupt enable"}],"id":"adc.ier","name":"ier","offset":"0x4","doc":"interrupt enable register"},"adc.cr":{"type":"reg","fields":[{"name":"adcal","lsb":31,"nbits":1,"access":"","reset":"0","doc":"ADC calibration"},{"name":"rsvd1","lsb":5,"nbits":26,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"adstp","lsb":4,"nbits":1,"access":"","reset":"0","doc":"ADC stop conversion\n              command"},{"name":"rsvd0","lsb":3,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"adstart","lsb":2,"nbits":1,"access":"","reset":"0","doc":"ADC start conversion\n              command"},{"name":"addis","lsb":1,"nbits":1,"access":"","reset":"0","doc":"ADC disable command"},{"name":"aden","lsb":0,"nbits":1,"access":"","reset":"0","doc":"ADC enable command"}],"id":"adc.cr","name":"cr","offset":"0x8","doc":"control register"},"adc.cfgr1":{"type":"reg","fields":[{"name":"rsvd3","lsb":31,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"awdch","lsb":26,"nbits":5,"access":"","reset":"0","doc":"Analog watchdog channel\n              selection"},{"name":"rsvd2","lsb":24,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"awden","lsb":23,"nbits":1,"access":"","reset":"0","doc":"Analog watchdog enable"},{"name":"awdsgl","lsb":22,"nbits":1,"access":"","reset":"0","doc":"Enable the watchdog on a single channel\n              or on all channels"},{"name":"rsvd1","lsb":17,"nbits":5,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"discen","lsb":16,"nbits":1,"access":"","reset":"0","doc":"Discontinuous mode"},{"name":"autoff","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Auto-off mode"},{"name":"autdly","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Auto-delayed conversion\n              mode"},{"name":"cont","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Single / continuous conversion\n              mode"},{"name":"ovrmod","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Overrun management mode"},{"name":"exten","lsb":10,"nbits":2,"access":"","reset":"0","doc":"External trigger enable and polarity\n              selection"},{"name":"rsvd0","lsb":9,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"extsel","lsb":6,"nbits":3,"access":"","reset":"0","doc":"External trigger selection"},{"name":"align","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Data alignment"},{"name":"res","lsb":3,"nbits":2,"access":"","reset":"0","doc":"Data resolution"},{"name":"scandir","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Scan sequence direction"},{"name":"dmacfg","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Direct memery access\n              configuration"},{"name":"dmaen","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Direct memory access\n              enable"}],"id":"adc.cfgr1","name":"cfgr1","offset":"0xc","doc":"configuration register 1"},"adc.cfgr2":{"type":"reg","fields":[{"name":"jitoff_d4","lsb":31,"nbits":1,"access":"","reset":"0","doc":"JITOFF_D4"},{"name":"jitoff_d2","lsb":30,"nbits":1,"access":"","reset":"0","doc":"JITOFF_D2"},{"name":"rsvd0","lsb":0,"nbits":30,"access":"rsvd","reset":"0","doc":"Reserved"}],"id":"adc.cfgr2","name":"cfgr2","offset":"0x10","doc":"configuration register 2"},"adc.smpr":{"type":"reg","fields":[{"name":"rsvd0","lsb":3,"nbits":29,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"smpr","lsb":0,"nbits":3,"access":"","reset":"0","doc":"Sampling time selection"}],"id":"adc.smpr","name":"smpr","offset":"0x14","doc":"sampling time register"},"adc.tr":{"type":"reg","fields":[{"name":"rsvd1","lsb":28,"nbits":4,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ht","lsb":16,"nbits":12,"access":"","reset":"0","doc":"Analog watchdog higher\n              threshold"},{"name":"rsvd0","lsb":12,"nbits":4,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"lt","lsb":0,"nbits":12,"access":"","reset":"4095","doc":"Analog watchdog lower\n              threshold"}],"id":"adc.tr","name":"tr","offset":"0x20","doc":"watchdog threshold register"},"adc.chselr":{"type":"reg","fields":[{"name":"rsvd0","lsb":19,"nbits":13,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"chsel18","lsb":18,"nbits":1,"access":"","reset":"0","doc":"Channel-x selection"},{"name":"chsel17","lsb":17,"nbits":1,"access":"","reset":"0","doc":"Channel-x selection"},{"name":"chsel16","lsb":16,"nbits":1,"access":"","reset":"0","doc":"Channel-x selection"},{"name":"chsel15","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Channel-x selection"},{"name":"chsel14","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Channel-x selection"},{"name":"chsel13","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Channel-x selection"},{"name":"chsel12","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Channel-x selection"},{"name":"chsel11","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Channel-x selection"},{"name":"chsel10","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Channel-x selection"},{"name":"chsel9","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Channel-x selection"},{"name":"chsel8","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Channel-x selection"},{"name":"chsel7","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Channel-x selection"},{"name":"chsel6","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Channel-x selection"},{"name":"chsel5","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Channel-x selection"},{"name":"chsel4","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Channel-x selection"},{"name":"chsel3","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Channel-x selection"},{"name":"chsel2","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Channel-x selection"},{"name":"chsel1","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Channel-x selection"},{"name":"chsel0","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Channel-x selection"}],"id":"adc.chselr","name":"chselr","offset":"0x28","doc":"channel selection register"},"adc.dr":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"data","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Converted data"}],"id":"adc.dr","name":"dr","offset":"0x40","doc":"data register"},"adc.ccr":{"type":"reg","fields":[{"name":"rsvd1","lsb":25,"nbits":7,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"vbaten","lsb":24,"nbits":1,"access":"","reset":"0","doc":"VBAT enable"},{"name":"tsen","lsb":23,"nbits":1,"access":"","reset":"0","doc":"Temperature sensor enable"},{"name":"vrefen","lsb":22,"nbits":1,"access":"","reset":"0","doc":"Temperature sensor and VREFINT\n              enable"},{"name":"rsvd0","lsb":0,"nbits":22,"access":"rsvd","reset":"0","doc":"Reserved"}],"id":"adc.ccr","name":"ccr","offset":"0x308","doc":"common configuration register"},"usart1":{"type":"blk","children":["usart1.cr1","usart1.cr2","usart1.cr3","usart1.brr","usart1.gtpr","usart1.rtor","usart1.rqr","usart1.isr","usart1.icr","usart1.rdr","usart1.tdr"],"id":"usart1","name":"usart1","offset":"0x40013800","doc":"Universal synchronous asynchronous receiver\n      transmitter"},"usart1.cr1":{"type":"reg","fields":[{"name":"rsvd0","lsb":29,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"m1","lsb":28,"nbits":1,"access":"","reset":"0","doc":"Word length"},{"name":"eobie","lsb":27,"nbits":1,"access":"","reset":"0","doc":"End of Block interrupt\n              enable"},{"name":"rtoie","lsb":26,"nbits":1,"access":"","reset":"0","doc":"Receiver timeout interrupt\n              enable"},{"name":"deat","lsb":21,"nbits":5,"access":"","reset":"0","doc":"Driver Enable assertion\n              time"},{"name":"dedt","lsb":16,"nbits":5,"access":"","reset":"0","doc":"Driver Enable deassertion\n              time"},{"name":"over8","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Oversampling mode"},{"name":"cmie","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Character match interrupt\n              enable"},{"name":"mme","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Mute mode enable"},{"name":"m","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Word length"},{"name":"wake","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Receiver wakeup method"},{"name":"pce","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Parity control enable"},{"name":"ps","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Parity selection"},{"name":"peie","lsb":8,"nbits":1,"access":"","reset":"0","doc":"PE interrupt enable"},{"name":"txeie","lsb":7,"nbits":1,"access":"","reset":"0","doc":"interrupt enable"},{"name":"tcie","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Transmission complete interrupt\n              enable"},{"name":"rxneie","lsb":5,"nbits":1,"access":"","reset":"0","doc":"RXNE interrupt enable"},{"name":"idleie","lsb":4,"nbits":1,"access":"","reset":"0","doc":"IDLE interrupt enable"},{"name":"te","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Transmitter enable"},{"name":"re","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Receiver enable"},{"name":"uesm","lsb":1,"nbits":1,"access":"","reset":"0","doc":"USART enable in Stop mode"},{"name":"ue","lsb":0,"nbits":1,"access":"","reset":"0","doc":"USART enable"}],"id":"usart1.cr1","name":"cr1","offset":"0x0","doc":"Control register 1"},"usart1.cr2":{"type":"reg","fields":[{"name":"add4","lsb":28,"nbits":4,"access":"","reset":"0","doc":"Address of the USART node"},{"name":"add0","lsb":24,"nbits":4,"access":"","reset":"0","doc":"Address of the USART node"},{"name":"rtoen","lsb":23,"nbits":1,"access":"","reset":"0","doc":"Receiver timeout enable"},{"name":"abrmod","lsb":21,"nbits":2,"access":"","reset":"0","doc":"Auto baud rate mode"},{"name":"abren","lsb":20,"nbits":1,"access":"","reset":"0","doc":"Auto baud rate enable"},{"name":"msbfirst","lsb":19,"nbits":1,"access":"","reset":"0","doc":"Most significant bit first"},{"name":"datainv","lsb":18,"nbits":1,"access":"","reset":"0","doc":"Binary data inversion"},{"name":"txinv","lsb":17,"nbits":1,"access":"","reset":"0","doc":"TX pin active level\n              inversion"},{"name":"rxinv","lsb":16,"nbits":1,"access":"","reset":"0","doc":"RX pin active level\n              inversion"},{"name":"swap","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Swap TX/RX pins"},{"name":"linen","lsb":14,"nbits":1,"access":"","reset":"0","doc":"LIN mode enable"},{"name":"stop","lsb":12,"nbits":2,"access":"","reset":"0","doc":"STOP bits"},{"name":"clken","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Clock enable"},{"name":"cpol","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Clock polarity"},{"name":"cpha","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Clock phase"},{"name":"lbcl","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Last bit clock pulse"},{"name":"rsvd0","lsb":7,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"lbdie","lsb":6,"nbits":1,"access":"","reset":"0","doc":"LIN break detection interrupt\n              enable"},{"name":"lbdl","lsb":5,"nbits":1,"access":"","reset":"0","doc":"LIN break detection length"},{"name":"addm7","lsb":4,"nbits":1,"access":"","reset":"0","doc":"7-bit Address Detection/4-bit Address\n              Detection"},{"name":"rsvd1","lsb":0,"nbits":4,"access":"rsvd","reset":"0","doc":"Reserved"}],"id":"usart1.cr2","name":"cr2","offset":"0x4","doc":"Control register 2"},"usart1.cr3":{"type":"reg","fields":[{"name":"rsvd1","lsb":23,"nbits":9,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"wufie","lsb":22,"nbits":1,"access":"","reset":"0","doc":"Wakeup from Stop mode interrupt\n              enable"},{"name":"wus","lsb":20,"nbits":2,"access":"","reset":"0","doc":"Wakeup from Stop mode interrupt flag\n              selection"},{"name":"scarcnt","lsb":17,"nbits":3,"access":"","reset":"0","doc":"Smartcard auto-retry count"},{"name":"rsvd0","lsb":16,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"dep","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Driver enable polarity\n              selection"},{"name":"dem","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Driver enable mode"},{"name":"ddre","lsb":13,"nbits":1,"access":"","reset":"0","doc":"DMA Disable on Reception\n              Error"},{"name":"ovrdis","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Overrun Disable"},{"name":"onebit","lsb":11,"nbits":1,"access":"","reset":"0","doc":"One sample bit method\n              enable"},{"name":"ctsie","lsb":10,"nbits":1,"access":"","reset":"0","doc":"CTS interrupt enable"},{"name":"ctse","lsb":9,"nbits":1,"access":"","reset":"0","doc":"CTS enable"},{"name":"rtse","lsb":8,"nbits":1,"access":"","reset":"0","doc":"RTS enable"},{"name":"dmat","lsb":7,"nbits":1,"access":"","reset":"0","doc":"DMA enable transmitter"},{"name":"dmar","lsb":6,"nbits":1,"access":"","reset":"0","doc":"DMA enable receiver"},{"name":"scen","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Smartcard mode enable"},{"name":"nack","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Smartcard NACK enable"},{"name":"hdsel","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Half-duplex selection"},{"name":"irlp","lsb":2,"nbits":1,"access":"","reset":"0","doc":"IrDA low-power"},{"name":"iren","lsb":1,"nbits":1,"access":"","reset":"0","doc":"IrDA mode enable"},{"name":"eie","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Error interrupt enable"}],"id":"usart1.cr3","name":"cr3","offset":"0x8","doc":"Control register 3"},"usart1.brr":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"div_mantissa","lsb":4,"nbits":12,"access":"","reset":"0","doc":"mantissa of USARTDIV"},{"name":"div_fraction","lsb":0,"nbits":4,"access":"","reset":"0","doc":"fraction of USARTDIV"}],"id":"usart1.brr","name":"brr","offset":"0xc","doc":"Baud rate register"},"usart1.gtpr":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"gt","lsb":8,"nbits":8,"access":"","reset":"0","doc":"Guard time value"},{"name":"psc","lsb":0,"nbits":8,"access":"","reset":"0","doc":"Prescaler value"}],"id":"usart1.gtpr","name":"gtpr","offset":"0x10","doc":"Guard time and prescaler\n          register"},"usart1.rtor":{"type":"reg","fields":[{"name":"blen","lsb":24,"nbits":8,"access":"","reset":"0","doc":"Block Length"},{"name":"rto","lsb":0,"nbits":24,"access":"","reset":"0","doc":"Receiver timeout value"}],"id":"usart1.rtor","name":"rtor","offset":"0x14","doc":"Receiver timeout register"},"usart1.rqr":{"type":"reg","fields":[{"name":"rsvd0","lsb":5,"nbits":27,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"txfrq","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Transmit data flush\n              request"},{"name":"rxfrq","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Receive data flush request"},{"name":"mmrq","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Mute mode request"},{"name":"sbkrq","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Send break request"},{"name":"abrrq","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Auto baud rate request"}],"id":"usart1.rqr","name":"rqr","offset":"0x18","doc":"Request register"},"usart1.isr":{"type":"reg","fields":[{"name":"rsvd1","lsb":23,"nbits":9,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"reack","lsb":22,"nbits":1,"access":"","reset":"0","doc":"Receive enable acknowledge\n              flag"},{"name":"teack","lsb":21,"nbits":1,"access":"","reset":"0","doc":"Transmit enable acknowledge\n              flag"},{"name":"wuf","lsb":20,"nbits":1,"access":"","reset":"0","doc":"Wakeup from Stop mode flag"},{"name":"rwu","lsb":19,"nbits":1,"access":"","reset":"0","doc":"Receiver wakeup from Mute\n              mode"},{"name":"sbkf","lsb":18,"nbits":1,"access":"","reset":"0","doc":"Send break flag"},{"name":"cmf","lsb":17,"nbits":1,"access":"","reset":"0","doc":"character match flag"},{"name":"busy","lsb":16,"nbits":1,"access":"","reset":"0","doc":"Busy flag"},{"name":"abrf","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Auto baud rate flag"},{"name":"abre","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Auto baud rate error"},{"name":"rsvd0","lsb":13,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"eobf","lsb":12,"nbits":1,"access":"","reset":"0","doc":"End of block flag"},{"name":"rtof","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Receiver timeout"},{"name":"cts","lsb":10,"nbits":1,"access":"","reset":"0","doc":"CTS flag"},{"name":"ctsif","lsb":9,"nbits":1,"access":"","reset":"0","doc":"CTS interrupt flag"},{"name":"lbdf","lsb":8,"nbits":1,"access":"","reset":"0","doc":"LIN break detection flag"},{"name":"txe","lsb":7,"nbits":1,"access":"","reset":"1","doc":"Transmit data register\n              empty"},{"name":"tc","lsb":6,"nbits":1,"access":"","reset":"1","doc":"Transmission complete"},{"name":"rxne","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Read data register not\n              empty"},{"name":"idle","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Idle line detected"},{"name":"ore","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Overrun error"},{"name":"nf","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Noise detected flag"},{"name":"fe","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Framing error"},{"name":"pe","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Parity error"}],"id":"usart1.isr","name":"isr","offset":"0x1c","doc":"Interrupt & status\n          register"},"usart1.icr":{"type":"reg","fields":[{"name":"rsvd5","lsb":21,"nbits":11,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"wucf","lsb":20,"nbits":1,"access":"","reset":"0","doc":"Wakeup from Stop mode clear\n              flag"},{"name":"rsvd4","lsb":18,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cmcf","lsb":17,"nbits":1,"access":"","reset":"0","doc":"Character match clear flag"},{"name":"rsvd3","lsb":13,"nbits":4,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"eobcf","lsb":12,"nbits":1,"access":"","reset":"0","doc":"End of timeout clear flag"},{"name":"rtocf","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Receiver timeout clear\n              flag"},{"name":"rsvd2","lsb":10,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ctscf","lsb":9,"nbits":1,"access":"","reset":"0","doc":"CTS clear flag"},{"name":"lbdcf","lsb":8,"nbits":1,"access":"","reset":"0","doc":"LIN break detection clear\n              flag"},{"name":"rsvd1","lsb":7,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"tccf","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Transmission complete clear\n              flag"},{"name":"rsvd0","lsb":5,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"idlecf","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Idle line detected clear\n              flag"},{"name":"orecf","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Overrun error clear flag"},{"name":"ncf","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Noise detected clear flag"},{"name":"fecf","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Framing error clear flag"},{"name":"pecf","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Parity error clear flag"}],"id":"usart1.icr","name":"icr","offset":"0x20","doc":"Interrupt flag clear register"},"usart1.rdr":{"type":"reg","fields":[{"name":"rsvd0","lsb":9,"nbits":23,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"rdr","lsb":0,"nbits":9,"access":"","reset":"0","doc":"Receive data value"}],"id":"usart1.rdr","name":"rdr","offset":"0x24","doc":"Receive data register"},"usart1.tdr":{"type":"reg","fields":[{"name":"rsvd0","lsb":9,"nbits":23,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"tdr","lsb":0,"nbits":9,"access":"","reset":"0","doc":"Transmit data value"}],"id":"usart1.tdr","name":"tdr","offset":"0x28","doc":"Transmit data register"},"usart2":{"type":"blk","children":[],"id":"usart2","name":"usart2","offset":"0x40004400","doc":""},"rtc":{"type":"blk","children":["rtc.tr","rtc.dr","rtc.cr","rtc.isr","rtc.prer","rtc.alrmar","rtc.wpr","rtc.ssr","rtc.shiftr","rtc.tstr","rtc.tsdr","rtc.tsssr","rtc.calr","rtc.tafcr","rtc.alrmassr","rtc.bkp0r","rtc.bkp1r","rtc.bkp2r","rtc.bkp3r","rtc.bkp4r"],"id":"rtc","name":"rtc","offset":"0x40002800","doc":"Real-time clock"},"rtc.tr":{"type":"reg","fields":[{"name":"rsvd2","lsb":23,"nbits":9,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pm","lsb":22,"nbits":1,"access":"","reset":"0","doc":"AM/PM notation"},{"name":"ht","lsb":20,"nbits":2,"access":"","reset":"0","doc":"Hour tens in BCD format"},{"name":"hu","lsb":16,"nbits":4,"access":"","reset":"0","doc":"Hour units in BCD format"},{"name":"rsvd1","lsb":15,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"mnt","lsb":12,"nbits":3,"access":"","reset":"0","doc":"Minute tens in BCD format"},{"name":"mnu","lsb":8,"nbits":4,"access":"","reset":"0","doc":"Minute units in BCD format"},{"name":"rsvd0","lsb":7,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"st","lsb":4,"nbits":3,"access":"","reset":"0","doc":"Second tens in BCD format"},{"name":"su","lsb":0,"nbits":4,"access":"","reset":"0","doc":"Second units in BCD format"}],"id":"rtc.tr","name":"tr","offset":"0x0","doc":"time register"},"rtc.dr":{"type":"reg","fields":[{"name":"rsvd1","lsb":24,"nbits":8,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"yt","lsb":20,"nbits":4,"access":"","reset":"0","doc":"Year tens in BCD format"},{"name":"yu","lsb":16,"nbits":4,"access":"","reset":"0","doc":"Year units in BCD format"},{"name":"wdu","lsb":13,"nbits":3,"access":"","reset":"1","doc":"Week day units"},{"name":"mt","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Month tens in BCD format"},{"name":"mu","lsb":8,"nbits":4,"access":"","reset":"1","doc":"Month units in BCD format"},{"name":"rsvd0","lsb":6,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"dt","lsb":4,"nbits":2,"access":"","reset":"0","doc":"Date tens in BCD format"},{"name":"du","lsb":0,"nbits":4,"access":"","reset":"1","doc":"Date units in BCD format"}],"id":"rtc.dr","name":"dr","offset":"0x4","doc":"date register"},"rtc.cr":{"type":"reg","fields":[{"name":"rsvd4","lsb":24,"nbits":8,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"coe","lsb":23,"nbits":1,"access":"read-write","reset":"0","doc":"Calibration output enable"},{"name":"osel","lsb":21,"nbits":2,"access":"read-write","reset":"0","doc":"Output selection"},{"name":"pol","lsb":20,"nbits":1,"access":"read-write","reset":"0","doc":"Output polarity"},{"name":"cosel","lsb":19,"nbits":1,"access":"read-write","reset":"0","doc":"Calibration output\n              selection"},{"name":"bkp","lsb":18,"nbits":1,"access":"read-write","reset":"0","doc":"Backup"},{"name":"sub1h","lsb":17,"nbits":1,"access":"write-only","reset":"0","doc":"Subtract 1 hour (winter time\n              change)"},{"name":"add1h","lsb":16,"nbits":1,"access":"write-only","reset":"0","doc":"Add 1 hour (summer time\n              change)"},{"name":"tsie","lsb":15,"nbits":1,"access":"read-write","reset":"0","doc":"Time-stamp interrupt\n              enable"},{"name":"rsvd2","lsb":13,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"alraie","lsb":12,"nbits":1,"access":"read-write","reset":"0","doc":"Alarm A interrupt enable"},{"name":"tse","lsb":11,"nbits":1,"access":"read-write","reset":"0","doc":"timestamp enable"},{"name":"rsvd1","lsb":9,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"alrae","lsb":8,"nbits":1,"access":"read-write","reset":"0","doc":"Alarm A enable"},{"name":"rsvd0","lsb":7,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"fmt","lsb":6,"nbits":1,"access":"read-write","reset":"0","doc":"Hour format"},{"name":"bypshad","lsb":5,"nbits":1,"access":"read-write","reset":"0","doc":"Bypass the shadow\n              registers"},{"name":"refckon","lsb":4,"nbits":1,"access":"read-write","reset":"0","doc":"RTC_REFIN reference clock detection\n              enable (50 or 60 Hz)"},{"name":"tsedge","lsb":3,"nbits":1,"access":"read-write","reset":"0","doc":"Time-stamp event active\n              edge"},{"name":"rsvd3","lsb":0,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"}],"id":"rtc.cr","name":"cr","offset":"0x8","doc":"control register"},"rtc.isr":{"type":"reg","fields":[{"name":"rsvd3","lsb":17,"nbits":15,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"recalpf","lsb":16,"nbits":1,"access":"read-only","reset":"0","doc":"Recalibration pending Flag"},{"name":"rsvd2","lsb":15,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"tamp2f","lsb":14,"nbits":1,"access":"read-write","reset":"0","doc":"RTC_TAMP2 detection flag"},{"name":"tamp1f","lsb":13,"nbits":1,"access":"read-write","reset":"0","doc":"RTC_TAMP1 detection flag"},{"name":"tsovf","lsb":12,"nbits":1,"access":"read-write","reset":"0","doc":"Time-stamp overflow flag"},{"name":"tsf","lsb":11,"nbits":1,"access":"read-write","reset":"0","doc":"Time-stamp flag"},{"name":"rsvd1","lsb":9,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"alraf","lsb":8,"nbits":1,"access":"read-write","reset":"0","doc":"Alarm A flag"},{"name":"init","lsb":7,"nbits":1,"access":"read-write","reset":"0","doc":"Initialization mode"},{"name":"initf","lsb":6,"nbits":1,"access":"read-only","reset":"0","doc":"Initialization flag"},{"name":"rsf","lsb":5,"nbits":1,"access":"read-write","reset":"0","doc":"Registers synchronization\n              flag"},{"name":"inits","lsb":4,"nbits":1,"access":"read-only","reset":"0","doc":"Initialization status flag"},{"name":"shpf","lsb":3,"nbits":1,"access":"read-write","reset":"0","doc":"Shift operation pending"},{"name":"rsvd0","lsb":1,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"alrawf","lsb":0,"nbits":1,"access":"read-only","reset":"1","doc":"Alarm A write flag"}],"id":"rtc.isr","name":"isr","offset":"0xc","doc":"initialization and status\n          register"},"rtc.prer":{"type":"reg","fields":[{"name":"rsvd1","lsb":23,"nbits":9,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"prediv_a","lsb":16,"nbits":7,"access":"","reset":"127","doc":"Asynchronous prescaler\n              factor"},{"name":"rsvd0","lsb":15,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"prediv_s","lsb":0,"nbits":15,"access":"","reset":"255","doc":"Synchronous prescaler\n              factor"}],"id":"rtc.prer","name":"prer","offset":"0x10","doc":"prescaler register"},"rtc.alrmar":{"type":"reg","fields":[{"name":"msk4","lsb":31,"nbits":1,"access":"","reset":"0","doc":"Alarm A date mask"},{"name":"wdsel","lsb":30,"nbits":1,"access":"","reset":"0","doc":"Week day selection"},{"name":"dt","lsb":28,"nbits":2,"access":"","reset":"0","doc":"Date tens in BCD format."},{"name":"du","lsb":24,"nbits":4,"access":"","reset":"0","doc":"Date units or day in BCD\n              format."},{"name":"msk3","lsb":23,"nbits":1,"access":"","reset":"0","doc":"Alarm A hours mask"},{"name":"pm","lsb":22,"nbits":1,"access":"","reset":"0","doc":"AM/PM notation"},{"name":"ht","lsb":20,"nbits":2,"access":"","reset":"0","doc":"Hour tens in BCD format."},{"name":"hu","lsb":16,"nbits":4,"access":"","reset":"0","doc":"Hour units in BCD format."},{"name":"msk2","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Alarm A minutes mask"},{"name":"mnt","lsb":12,"nbits":3,"access":"","reset":"0","doc":"Minute tens in BCD format."},{"name":"mnu","lsb":8,"nbits":4,"access":"","reset":"0","doc":"Minute units in BCD\n              format."},{"name":"msk1","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Alarm A seconds mask"},{"name":"st","lsb":4,"nbits":3,"access":"","reset":"0","doc":"Second tens in BCD format."},{"name":"su","lsb":0,"nbits":4,"access":"","reset":"0","doc":"Second units in BCD\n              format."}],"id":"rtc.alrmar","name":"alrmar","offset":"0x1c","doc":"alarm A register"},"rtc.wpr":{"type":"reg","fields":[{"name":"rsvd0","lsb":8,"nbits":24,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"key","lsb":0,"nbits":8,"access":"","reset":"0","doc":"Write protection key"}],"id":"rtc.wpr","name":"wpr","offset":"0x24","doc":"write protection register"},"rtc.ssr":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ss","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Sub second value"}],"id":"rtc.ssr","name":"ssr","offset":"0x28","doc":"sub second register"},"rtc.shiftr":{"type":"reg","fields":[{"name":"add1s","lsb":31,"nbits":1,"access":"","reset":"0","doc":"Reserved"},{"name":"rsvd0","lsb":15,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"subfs","lsb":0,"nbits":15,"access":"","reset":"0","doc":"Subtract a fraction of a\n              second"}],"id":"rtc.shiftr","name":"shiftr","offset":"0x2c","doc":"shift control register"},"rtc.tstr":{"type":"reg","fields":[{"name":"rsvd2","lsb":23,"nbits":9,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pm","lsb":22,"nbits":1,"access":"","reset":"0","doc":"AM/PM notation"},{"name":"ht","lsb":20,"nbits":2,"access":"","reset":"0","doc":"Hour tens in BCD format."},{"name":"hu","lsb":16,"nbits":4,"access":"","reset":"0","doc":"Hour units in BCD format."},{"name":"rsvd1","lsb":15,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"mnt","lsb":12,"nbits":3,"access":"","reset":"0","doc":"Minute tens in BCD format."},{"name":"mnu","lsb":8,"nbits":4,"access":"","reset":"0","doc":"Minute units in BCD\n              format."},{"name":"rsvd0","lsb":7,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"st","lsb":4,"nbits":3,"access":"","reset":"0","doc":"Second tens in BCD format."},{"name":"su","lsb":0,"nbits":4,"access":"","reset":"0","doc":"Second units in BCD\n              format."}],"id":"rtc.tstr","name":"tstr","offset":"0x30","doc":"timestamp time register"},"rtc.tsdr":{"type":"reg","fields":[{"name":"rsvd1","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"wdu","lsb":13,"nbits":3,"access":"","reset":"0","doc":"Week day units"},{"name":"mt","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Month tens in BCD format"},{"name":"mu","lsb":8,"nbits":4,"access":"","reset":"0","doc":"Month units in BCD format"},{"name":"rsvd0","lsb":6,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"dt","lsb":4,"nbits":2,"access":"","reset":"0","doc":"Date tens in BCD format"},{"name":"du","lsb":0,"nbits":4,"access":"","reset":"0","doc":"Date units in BCD format"}],"id":"rtc.tsdr","name":"tsdr","offset":"0x34","doc":"timestamp date register"},"rtc.tsssr":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ss","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Sub second value"}],"id":"rtc.tsssr","name":"tsssr","offset":"0x38","doc":"time-stamp sub second register"},"rtc.calr":{"type":"reg","fields":[{"name":"rsvd1","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"calp","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Use an 8-second calibration cycle\n              period"},{"name":"calw8","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Use a 16-second calibration cycle\n              period"},{"name":"calw16","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Reserved"},{"name":"rsvd0","lsb":9,"nbits":4,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"calm","lsb":0,"nbits":9,"access":"","reset":"0","doc":"Calibration minus"}],"id":"rtc.calr","name":"calr","offset":"0x3c","doc":"calibration register"},"rtc.tafcr":{"type":"reg","fields":[{"name":"rsvd2","lsb":24,"nbits":8,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pc15mode","lsb":23,"nbits":1,"access":"","reset":"0","doc":"PC15 mode"},{"name":"pc15value","lsb":22,"nbits":1,"access":"","reset":"0","doc":"PC15 value"},{"name":"pc14mode","lsb":21,"nbits":1,"access":"","reset":"0","doc":"PC14 mode"},{"name":"pc14value","lsb":20,"nbits":1,"access":"","reset":"0","doc":"PC14 value"},{"name":"pc13mode","lsb":19,"nbits":1,"access":"","reset":"0","doc":"PC13 mode"},{"name":"pc13value","lsb":18,"nbits":1,"access":"","reset":"0","doc":"RTC_ALARM output type/PC13\n              value"},{"name":"rsvd1","lsb":16,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"tamp_pudis","lsb":15,"nbits":1,"access":"","reset":"0","doc":"RTC_TAMPx pull-up disable"},{"name":"tamp_prch","lsb":13,"nbits":2,"access":"","reset":"0","doc":"RTC_TAMPx precharge\n              duration"},{"name":"tampflt","lsb":11,"nbits":2,"access":"","reset":"0","doc":"RTC_TAMPx filter count"},{"name":"tampfreq","lsb":8,"nbits":3,"access":"","reset":"0","doc":"Tamper sampling frequency"},{"name":"tampts","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Activate timestamp on tamper detection\n              event"},{"name":"rsvd0","lsb":5,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"tamp2_trg","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Active level for RTC_TAMP2\n              input"},{"name":"tamp2e","lsb":3,"nbits":1,"access":"","reset":"0","doc":"RTC_TAMP2 input detection\n              enable"},{"name":"tampie","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Tamper interrupt enable"},{"name":"tamp1trg","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Active level for RTC_TAMP1\n              input"},{"name":"tamp1e","lsb":0,"nbits":1,"access":"","reset":"0","doc":"RTC_TAMP1 input detection\n              enable"}],"id":"rtc.tafcr","name":"tafcr","offset":"0x40","doc":"tamper and alternate function configuration\n          register"},"rtc.alrmassr":{"type":"reg","fields":[{"name":"rsvd1","lsb":28,"nbits":4,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"maskss","lsb":24,"nbits":4,"access":"","reset":"0","doc":"Mask the most-significant bits starting\n              at this bit"},{"name":"rsvd0","lsb":15,"nbits":9,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ss","lsb":0,"nbits":15,"access":"","reset":"0","doc":"Sub seconds value"}],"id":"rtc.alrmassr","name":"alrmassr","offset":"0x44","doc":"alarm A sub second register"},"rtc.bkp0r":{"type":"reg","fields":[{"name":"bkp","lsb":0,"nbits":32,"access":"","reset":"0","doc":"BKP"}],"id":"rtc.bkp0r","name":"bkp0r","offset":"0x50","doc":"backup register"},"rtc.bkp1r":{"type":"reg","fields":[{"name":"bkp","lsb":0,"nbits":32,"access":"","reset":"0","doc":"BKP"}],"id":"rtc.bkp1r","name":"bkp1r","offset":"0x54","doc":"backup register"},"rtc.bkp2r":{"type":"reg","fields":[{"name":"bkp","lsb":0,"nbits":32,"access":"","reset":"0","doc":"BKP"}],"id":"rtc.bkp2r","name":"bkp2r","offset":"0x58","doc":"backup register"},"rtc.bkp3r":{"type":"reg","fields":[{"name":"bkp","lsb":0,"nbits":32,"access":"","reset":"0","doc":"BKP"}],"id":"rtc.bkp3r","name":"bkp3r","offset":"0x5c","doc":"backup register"},"rtc.bkp4r":{"type":"reg","fields":[{"name":"bkp","lsb":0,"nbits":32,"access":"","reset":"0","doc":"BKP"}],"id":"rtc.bkp4r","name":"bkp4r","offset":"0x60","doc":"backup register"},"tim15":{"type":"blk","children":["tim15.cr1","tim15.cr2","tim15.smcr","tim15.dier","tim15.sr","tim15.egr","tim15.ccmr1_output","tim15.ccmr1_input","tim15.ccer","tim15.cnt","tim15.psc","tim15.arr","tim15.rcr","tim15.ccr1","tim15.ccr2","tim15.bdtr","tim15.dcr","tim15.dmar"],"id":"tim15","name":"tim15","offset":"0x40014000","doc":"General-purpose-timers"},"tim15.cr1":{"type":"reg","fields":[{"name":"rsvd1","lsb":10,"nbits":22,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ckd","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Clock division"},{"name":"arpe","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Auto-reload preload enable"},{"name":"rsvd0","lsb":4,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"opm","lsb":3,"nbits":1,"access":"","reset":"0","doc":"One-pulse mode"},{"name":"urs","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Update request source"},{"name":"udis","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Update disable"},{"name":"cen","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Counter enable"}],"id":"tim15.cr1","name":"cr1","offset":"0x0","doc":"control register 1"},"tim15.cr2":{"type":"reg","fields":[{"name":"rsvd2","lsb":11,"nbits":21,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ois2","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Output Idle state 2"},{"name":"ois1n","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Output Idle state 1"},{"name":"ois1","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Output Idle state 1"},{"name":"rsvd1","lsb":7,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"mms","lsb":4,"nbits":3,"access":"","reset":"0","doc":"Master mode selection"},{"name":"ccds","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Capture/compare DMA\n              selection"},{"name":"ccus","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Capture/compare control update\n              selection"},{"name":"rsvd0","lsb":1,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ccpc","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Capture/compare preloaded\n              control"}],"id":"tim15.cr2","name":"cr2","offset":"0x4","doc":"control register 2"},"tim15.smcr":{"type":"reg","fields":[{"name":"rsvd1","lsb":8,"nbits":24,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"msm","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Master/Slave mode"},{"name":"ts","lsb":4,"nbits":3,"access":"","reset":"0","doc":"Trigger selection"},{"name":"rsvd0","lsb":3,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"sms","lsb":0,"nbits":3,"access":"","reset":"0","doc":"Slave mode selection"}],"id":"tim15.smcr","name":"smcr","offset":"0x8","doc":"slave mode control register"},"tim15.dier":{"type":"reg","fields":[{"name":"rsvd2","lsb":15,"nbits":17,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"tde","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Trigger DMA request enable"},{"name":"rsvd1","lsb":11,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc2de","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 2 DMA request\n              enable"},{"name":"cc1de","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 DMA request\n              enable"},{"name":"ude","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Update DMA request enable"},{"name":"bie","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Break interrupt enable"},{"name":"tie","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Trigger interrupt enable"},{"name":"comie","lsb":5,"nbits":1,"access":"","reset":"0","doc":"COM interrupt enable"},{"name":"rsvd0","lsb":3,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc2ie","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 2 interrupt\n              enable"},{"name":"cc1ie","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 interrupt\n              enable"},{"name":"uie","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Update interrupt enable"}],"id":"tim15.dier","name":"dier","offset":"0xc","doc":"DMA/Interrupt enable register"},"tim15.sr":{"type":"reg","fields":[{"name":"rsvd2","lsb":11,"nbits":21,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc2of","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Capture/compare 2 overcapture\n              flag"},{"name":"cc1of","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 overcapture\n              flag"},{"name":"rsvd1","lsb":8,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"bif","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Break interrupt flag"},{"name":"tif","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Trigger interrupt flag"},{"name":"comif","lsb":5,"nbits":1,"access":"","reset":"0","doc":"COM interrupt flag"},{"name":"rsvd0","lsb":3,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc2if","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 2 interrupt\n              flag"},{"name":"cc1if","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Capture/compare 1 interrupt\n              flag"},{"name":"uif","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Update interrupt flag"}],"id":"tim15.sr","name":"sr","offset":"0x10","doc":"status register"},"tim15.egr":{"type":"reg","fields":[{"name":"rsvd1","lsb":8,"nbits":24,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"bg","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Break generation"},{"name":"tg","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Trigger generation"},{"name":"comg","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare control update\n              generation"},{"name":"rsvd0","lsb":3,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc2g","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Capture/compare 2\n              generation"},{"name":"cc1g","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Capture/compare 1\n              generation"},{"name":"ug","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Update generation"}],"id":"tim15.egr","name":"egr","offset":"0x14","doc":"event generation register"},"tim15.ccmr1_output":{"type":"reg","fields":[{"name":"rsvd1","lsb":15,"nbits":17,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"oc2m","lsb":12,"nbits":3,"access":"","reset":"0","doc":"Output Compare 2 mode"},{"name":"oc2pe","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Output Compare 2 preload\n              enable"},{"name":"oc2fe","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Output Compare 2 fast\n              enable"},{"name":"cc2s","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Capture/Compare 2\n              selection"},{"name":"rsvd0","lsb":7,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"oc1m","lsb":4,"nbits":3,"access":"","reset":"0","doc":"Output Compare 1 mode"},{"name":"oc1pe","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Output Compare 1 preload\n              enable"},{"name":"oc1fe","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Output Compare 1 fast\n              enable"},{"name":"cc1s","lsb":0,"nbits":2,"access":"","reset":"0","doc":"Capture/Compare 1\n              selection"}],"id":"tim15.ccmr1_output","name":"ccmr1_output","offset":"0x18","doc":"capture/compare mode register (output\n          mode)"},"tim15.ccmr1_input":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ic2f","lsb":12,"nbits":4,"access":"","reset":"0","doc":"Input capture 2 filter"},{"name":"ic2psc","lsb":10,"nbits":2,"access":"","reset":"0","doc":"Input capture 2 prescaler"},{"name":"cc2s","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Capture/Compare 2\n              selection"},{"name":"ic1f","lsb":4,"nbits":4,"access":"","reset":"0","doc":"Input capture 1 filter"},{"name":"ic1psc","lsb":2,"nbits":2,"access":"","reset":"0","doc":"Input capture 1 prescaler"},{"name":"cc1s","lsb":0,"nbits":2,"access":"","reset":"0","doc":"Capture/Compare 1\n              selection"}],"id":"tim15.ccmr1_input","name":"ccmr1_input","offset":"0x18","doc":"capture/compare mode register 1 (input\n          mode)"},"tim15.ccer":{"type":"reg","fields":[{"name":"rsvd1","lsb":8,"nbits":24,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc2np","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 2 output\n              Polarity"},{"name":"rsvd0","lsb":6,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc2p","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 2 output\n              Polarity"},{"name":"cc2e","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 2 output\n              enable"},{"name":"cc1np","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 output\n              Polarity"},{"name":"cc1ne","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 complementary output\n              enable"},{"name":"cc1p","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 output\n              Polarity"},{"name":"cc1e","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 output\n              enable"}],"id":"tim15.ccer","name":"ccer","offset":"0x20","doc":"capture/compare enable\n          register"},"tim15.cnt":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cnt","lsb":0,"nbits":16,"access":"","reset":"0","doc":"counter value"}],"id":"tim15.cnt","name":"cnt","offset":"0x24","doc":"counter"},"tim15.psc":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"psc","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Prescaler value"}],"id":"tim15.psc","name":"psc","offset":"0x28","doc":"prescaler"},"tim15.arr":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"arr","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Auto-reload value"}],"id":"tim15.arr","name":"arr","offset":"0x2c","doc":"auto-reload register"},"tim15.rcr":{"type":"reg","fields":[{"name":"rsvd0","lsb":8,"nbits":24,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"rep","lsb":0,"nbits":8,"access":"","reset":"0","doc":"Repetition counter value"}],"id":"tim15.rcr","name":"rcr","offset":"0x30","doc":"repetition counter register"},"tim15.ccr1":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ccr1","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Capture/Compare 1 value"}],"id":"tim15.ccr1","name":"ccr1","offset":"0x34","doc":"capture/compare register 1"},"tim15.ccr2":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ccr2","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Capture/Compare 2 value"}],"id":"tim15.ccr2","name":"ccr2","offset":"0x38","doc":"capture/compare register 2"},"tim15.bdtr":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"moe","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Main output enable"},{"name":"aoe","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Automatic output enable"},{"name":"bkp","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Break polarity"},{"name":"bke","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Break enable"},{"name":"ossr","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Off-state selection for Run\n              mode"},{"name":"ossi","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Off-state selection for Idle\n              mode"},{"name":"lock","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Lock configuration"},{"name":"dtg","lsb":0,"nbits":8,"access":"","reset":"0","doc":"Dead-time generator setup"}],"id":"tim15.bdtr","name":"bdtr","offset":"0x44","doc":"break and dead-time register"},"tim15.dcr":{"type":"reg","fields":[{"name":"rsvd1","lsb":13,"nbits":19,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"dbl","lsb":8,"nbits":5,"access":"","reset":"0","doc":"DMA burst length"},{"name":"rsvd0","lsb":5,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"dba","lsb":0,"nbits":5,"access":"","reset":"0","doc":"DMA base address"}],"id":"tim15.dcr","name":"dcr","offset":"0x48","doc":"DMA control register"},"tim15.dmar":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"dmab","lsb":0,"nbits":16,"access":"","reset":"0","doc":"DMA register for burst\n              accesses"}],"id":"tim15.dmar","name":"dmar","offset":"0x4c","doc":"DMA address for full transfer"},"tim16":{"type":"blk","children":["tim16.cr1","tim16.cr2","tim16.dier","tim16.sr","tim16.egr","tim16.ccmr1_output","tim16.ccmr1_input","tim16.ccer","tim16.cnt","tim16.psc","tim16.arr","tim16.rcr","tim16.ccr1","tim16.bdtr","tim16.dcr","tim16.dmar"],"id":"tim16","name":"tim16","offset":"0x40014400","doc":"General-purpose-timers"},"tim16.cr1":{"type":"reg","fields":[{"name":"rsvd1","lsb":10,"nbits":22,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ckd","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Clock division"},{"name":"arpe","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Auto-reload preload enable"},{"name":"rsvd0","lsb":4,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"opm","lsb":3,"nbits":1,"access":"","reset":"0","doc":"One-pulse mode"},{"name":"urs","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Update request source"},{"name":"udis","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Update disable"},{"name":"cen","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Counter enable"}],"id":"tim16.cr1","name":"cr1","offset":"0x0","doc":"control register 1"},"tim16.cr2":{"type":"reg","fields":[{"name":"rsvd2","lsb":10,"nbits":22,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ois1n","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Output Idle state 1"},{"name":"ois1","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Output Idle state 1"},{"name":"rsvd1","lsb":4,"nbits":4,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ccds","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Capture/compare DMA\n              selection"},{"name":"ccus","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Capture/compare control update\n              selection"},{"name":"rsvd0","lsb":1,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ccpc","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Capture/compare preloaded\n              control"}],"id":"tim16.cr2","name":"cr2","offset":"0x4","doc":"control register 2"},"tim16.dier":{"type":"reg","fields":[{"name":"rsvd2","lsb":15,"nbits":17,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"tde","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Trigger DMA request enable"},{"name":"rsvd1","lsb":10,"nbits":4,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc1de","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 DMA request\n              enable"},{"name":"ude","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Update DMA request enable"},{"name":"bie","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Break interrupt enable"},{"name":"tie","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Trigger interrupt enable"},{"name":"comie","lsb":5,"nbits":1,"access":"","reset":"0","doc":"COM interrupt enable"},{"name":"rsvd0","lsb":2,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc1ie","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 interrupt\n              enable"},{"name":"uie","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Update interrupt enable"}],"id":"tim16.dier","name":"dier","offset":"0xc","doc":"DMA/Interrupt enable register"},"tim16.sr":{"type":"reg","fields":[{"name":"rsvd2","lsb":10,"nbits":22,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc1of","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 overcapture\n              flag"},{"name":"rsvd1","lsb":8,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"bif","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Break interrupt flag"},{"name":"tif","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Trigger interrupt flag"},{"name":"comif","lsb":5,"nbits":1,"access":"","reset":"0","doc":"COM interrupt flag"},{"name":"rsvd0","lsb":2,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc1if","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Capture/compare 1 interrupt\n              flag"},{"name":"uif","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Update interrupt flag"}],"id":"tim16.sr","name":"sr","offset":"0x10","doc":"status register"},"tim16.egr":{"type":"reg","fields":[{"name":"rsvd1","lsb":8,"nbits":24,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"bg","lsb":7,"nbits":1,"access":"","reset":"0","doc":"Break generation"},{"name":"tg","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Trigger generation"},{"name":"comg","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare control update\n              generation"},{"name":"rsvd0","lsb":2,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc1g","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Capture/compare 1\n              generation"},{"name":"ug","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Update generation"}],"id":"tim16.egr","name":"egr","offset":"0x14","doc":"event generation register"},"tim16.ccmr1_output":{"type":"reg","fields":[{"name":"rsvd0","lsb":7,"nbits":25,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"oc1m","lsb":4,"nbits":3,"access":"","reset":"0","doc":"Output Compare 1 mode"},{"name":"oc1pe","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Output Compare 1 preload\n              enable"},{"name":"oc1fe","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Output Compare 1 fast\n              enable"},{"name":"cc1s","lsb":0,"nbits":2,"access":"","reset":"0","doc":"Capture/Compare 1\n              selection"}],"id":"tim16.ccmr1_output","name":"ccmr1_output","offset":"0x18","doc":"capture/compare mode register (output\n          mode)"},"tim16.ccmr1_input":{"type":"reg","fields":[{"name":"rsvd0","lsb":8,"nbits":24,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ic1f","lsb":4,"nbits":4,"access":"","reset":"0","doc":"Input capture 1 filter"},{"name":"ic1psc","lsb":2,"nbits":2,"access":"","reset":"0","doc":"Input capture 1 prescaler"},{"name":"cc1s","lsb":0,"nbits":2,"access":"","reset":"0","doc":"Capture/Compare 1\n              selection"}],"id":"tim16.ccmr1_input","name":"ccmr1_input","offset":"0x18","doc":"capture/compare mode register 1 (input\n          mode)"},"tim16.ccer":{"type":"reg","fields":[{"name":"rsvd0","lsb":4,"nbits":28,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cc1np","lsb":3,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 output\n              Polarity"},{"name":"cc1ne","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 complementary output\n              enable"},{"name":"cc1p","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 output\n              Polarity"},{"name":"cc1e","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Capture/Compare 1 output\n              enable"}],"id":"tim16.ccer","name":"ccer","offset":"0x20","doc":"capture/compare enable\n          register"},"tim16.cnt":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"cnt","lsb":0,"nbits":16,"access":"","reset":"0","doc":"counter value"}],"id":"tim16.cnt","name":"cnt","offset":"0x24","doc":"counter"},"tim16.psc":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"psc","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Prescaler value"}],"id":"tim16.psc","name":"psc","offset":"0x28","doc":"prescaler"},"tim16.arr":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"arr","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Auto-reload value"}],"id":"tim16.arr","name":"arr","offset":"0x2c","doc":"auto-reload register"},"tim16.rcr":{"type":"reg","fields":[{"name":"rsvd0","lsb":8,"nbits":24,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"rep","lsb":0,"nbits":8,"access":"","reset":"0","doc":"Repetition counter value"}],"id":"tim16.rcr","name":"rcr","offset":"0x30","doc":"repetition counter register"},"tim16.ccr1":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"ccr1","lsb":0,"nbits":16,"access":"","reset":"0","doc":"Capture/Compare 1 value"}],"id":"tim16.ccr1","name":"ccr1","offset":"0x34","doc":"capture/compare register 1"},"tim16.bdtr":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"moe","lsb":15,"nbits":1,"access":"","reset":"0","doc":"Main output enable"},{"name":"aoe","lsb":14,"nbits":1,"access":"","reset":"0","doc":"Automatic output enable"},{"name":"bkp","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Break polarity"},{"name":"bke","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Break enable"},{"name":"ossr","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Off-state selection for Run\n              mode"},{"name":"ossi","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Off-state selection for Idle\n              mode"},{"name":"lock","lsb":8,"nbits":2,"access":"","reset":"0","doc":"Lock configuration"},{"name":"dtg","lsb":0,"nbits":8,"access":"","reset":"0","doc":"Dead-time generator setup"}],"id":"tim16.bdtr","name":"bdtr","offset":"0x44","doc":"break and dead-time register"},"tim16.dcr":{"type":"reg","fields":[{"name":"rsvd1","lsb":13,"nbits":19,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"dbl","lsb":8,"nbits":5,"access":"","reset":"0","doc":"DMA burst length"},{"name":"rsvd0","lsb":5,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"dba","lsb":0,"nbits":5,"access":"","reset":"0","doc":"DMA base address"}],"id":"tim16.dcr","name":"dcr","offset":"0x48","doc":"DMA control register"},"tim16.dmar":{"type":"reg","fields":[{"name":"rsvd0","lsb":16,"nbits":16,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"dmab","lsb":0,"nbits":16,"access":"","reset":"0","doc":"DMA register for burst\n              accesses"}],"id":"tim16.dmar","name":"dmar","offset":"0x4c","doc":"DMA address for full transfer"},"tim17":{"type":"blk","children":[],"id":"tim17","name":"tim17","offset":"0x40014800","doc":""},"flash":{"type":"blk","children":["flash.acr","flash.keyr","flash.optkeyr","flash.sr","flash.cr","flash.ar","flash.obr","flash.wrpr"],"id":"flash","name":"flash","offset":"0x40022000","doc":"Flash"},"flash.acr":{"type":"reg","fields":[{"name":"rsvd1","lsb":6,"nbits":26,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"prftbs","lsb":5,"nbits":1,"access":"read-only","reset":"1","doc":"PRFTBS"},{"name":"prftbe","lsb":4,"nbits":1,"access":"read-write","reset":"1","doc":"PRFTBE"},{"name":"rsvd0","lsb":3,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"latency","lsb":0,"nbits":3,"access":"read-write","reset":"0","doc":"LATENCY"}],"id":"flash.acr","name":"acr","offset":"0x0","doc":"Flash access control register"},"flash.keyr":{"type":"reg","fields":[{"name":"fkeyr","lsb":0,"nbits":32,"access":"","reset":"0","doc":"Flash Key"}],"id":"flash.keyr","name":"keyr","offset":"0x4","doc":"Flash key register"},"flash.optkeyr":{"type":"reg","fields":[{"name":"optkeyr","lsb":0,"nbits":32,"access":"","reset":"0","doc":"Option byte key"}],"id":"flash.optkeyr","name":"optkeyr","offset":"0x8","doc":"Flash option key register"},"flash.sr":{"type":"reg","fields":[{"name":"rsvd2","lsb":6,"nbits":26,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"eop","lsb":5,"nbits":1,"access":"read-write","reset":"0","doc":"End of operation"},{"name":"wrprt","lsb":4,"nbits":1,"access":"read-write","reset":"0","doc":"Write protection error"},{"name":"rsvd1","lsb":3,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"pgerr","lsb":2,"nbits":1,"access":"read-write","reset":"0","doc":"Programming error"},{"name":"rsvd0","lsb":1,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"bsy","lsb":0,"nbits":1,"access":"read-only","reset":"0","doc":"Busy"}],"id":"flash.sr","name":"sr","offset":"0xc","doc":"Flash status register"},"flash.cr":{"type":"reg","fields":[{"name":"rsvd3","lsb":14,"nbits":18,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"force_optload","lsb":13,"nbits":1,"access":"","reset":"0","doc":"Force option byte loading"},{"name":"eopie","lsb":12,"nbits":1,"access":"","reset":"0","doc":"End of operation interrupt\n              enable"},{"name":"rsvd2","lsb":11,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"errie","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Error interrupt enable"},{"name":"optwre","lsb":9,"nbits":1,"access":"","reset":"0","doc":"Option bytes write enable"},{"name":"rsvd1","lsb":8,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"lock","lsb":7,"nbits":1,"access":"","reset":"1","doc":"Lock"},{"name":"strt","lsb":6,"nbits":1,"access":"","reset":"0","doc":"Start"},{"name":"opter","lsb":5,"nbits":1,"access":"","reset":"0","doc":"Option byte erase"},{"name":"optpg","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Option byte programming"},{"name":"rsvd0","lsb":3,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"mer","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Mass erase"},{"name":"per","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Page erase"},{"name":"pg","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Programming"}],"id":"flash.cr","name":"cr","offset":"0x10","doc":"Flash control register"},"flash.ar":{"type":"reg","fields":[{"name":"far","lsb":0,"nbits":32,"access":"","reset":"0","doc":"Flash address"}],"id":"flash.ar","name":"ar","offset":"0x14","doc":"Flash address register"},"flash.obr":{"type":"reg","fields":[{"name":"data1","lsb":24,"nbits":8,"access":"","reset":"3","doc":"Data1"},{"name":"data0","lsb":16,"nbits":8,"access":"","reset":"255","doc":"Data0"},{"name":"rsvd2","lsb":14,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"vdda_monitor","lsb":13,"nbits":1,"access":"","reset":"1","doc":"VDDA_MONITOR"},{"name":"boot1","lsb":12,"nbits":1,"access":"","reset":"1","doc":"BOOT1"},{"name":"rsvd1","lsb":11,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"nrst_stdby","lsb":10,"nbits":1,"access":"","reset":"1","doc":"nRST_STDBY"},{"name":"nrst_stop","lsb":9,"nbits":1,"access":"","reset":"1","doc":"nRST_STOP"},{"name":"wdg_sw","lsb":8,"nbits":1,"access":"","reset":"1","doc":"WDG_SW"},{"name":"rsvd0","lsb":3,"nbits":5,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"level2_prot","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Level 2 protection status"},{"name":"level1_prot","lsb":1,"nbits":1,"access":"","reset":"1","doc":"Level 1 protection status"},{"name":"opterr","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Option byte error"}],"id":"flash.obr","name":"obr","offset":"0x1c","doc":"Option byte register"},"flash.wrpr":{"type":"reg","fields":[{"name":"wrp","lsb":0,"nbits":32,"access":"","reset":"4294967295","doc":"Write protect"}],"id":"flash.wrpr","name":"wrpr","offset":"0x20","doc":"Write protection register"},"dbgmcu":{"type":"blk","children":["dbgmcu.idcode","dbgmcu.cr","dbgmcu.apblfz","dbgmcu.apbhfz"],"id":"dbgmcu","name":"dbgmcu","offset":"0x40015800","doc":"Debug support"},"dbgmcu.idcode":{"type":"reg","fields":[{"name":"rev_id","lsb":16,"nbits":16,"access":"","reset":"0","doc":"Revision Identifier"},{"name":"div_id","lsb":12,"nbits":4,"access":"","reset":"0","doc":"Division Identifier"},{"name":"dev_id","lsb":0,"nbits":12,"access":"","reset":"0","doc":"Device Identifier"}],"id":"dbgmcu.idcode","name":"idcode","offset":"0x0","doc":"MCU Device ID Code Register"},"dbgmcu.cr":{"type":"reg","fields":[{"name":"rsvd1","lsb":3,"nbits":29,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"dbg_standby","lsb":2,"nbits":1,"access":"","reset":"0","doc":"Debug Standby Mode"},{"name":"dbg_stop","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Debug Stop Mode"},{"name":"rsvd0","lsb":0,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"}],"id":"dbgmcu.cr","name":"cr","offset":"0x4","doc":"Debug MCU Configuration\n          Register"},"dbgmcu.apblfz":{"type":"reg","fields":[{"name":"rsvd4","lsb":22,"nbits":10,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"i2c1_smbus_timeout","lsb":21,"nbits":1,"access":"","reset":"0","doc":"SMBUS timeout mode stopped when Core is\n              halted"},{"name":"rsvd3","lsb":13,"nbits":8,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"dbg_iwdg_stop","lsb":12,"nbits":1,"access":"","reset":"0","doc":"Debug Independent Wachdog stopped when\n              Core is halted"},{"name":"dbg_wwdg_stop","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Debug Window Wachdog stopped when Core\n              is halted"},{"name":"dbg_rtc_stop","lsb":10,"nbits":1,"access":"","reset":"0","doc":"Debug RTC stopped when Core is\n              halted"},{"name":"rsvd2","lsb":9,"nbits":1,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"dbg_timer14_stop","lsb":8,"nbits":1,"access":"","reset":"0","doc":"Debug Timer 14 stopped when Core is\n              halted"},{"name":"rsvd1","lsb":5,"nbits":3,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"dbg_timer6_stop","lsb":4,"nbits":1,"access":"","reset":"0","doc":"Debug Timer 6 stopped when Core is\n              halted"},{"name":"rsvd0","lsb":2,"nbits":2,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"dbg_timer3_stop","lsb":1,"nbits":1,"access":"","reset":"0","doc":"Debug Timer 3 stopped when Core is\n              halted"},{"name":"dbg_timer2_stop","lsb":0,"nbits":1,"access":"","reset":"0","doc":"Debug Timer 2 stopped when Core is\n              halted"}],"id":"dbgmcu.apblfz","name":"apblfz","offset":"0x8","doc":"APB Low Freeze Register"},"dbgmcu.apbhfz":{"type":"reg","fields":[{"name":"rsvd2","lsb":19,"nbits":13,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"dbg_timer17_sto","lsb":18,"nbits":1,"access":"","reset":"0","doc":"Debug Timer 17 stopped when Core is\n              halted"},{"name":"dbg_timer16_sto","lsb":17,"nbits":1,"access":"","reset":"0","doc":"Debug Timer 16 stopped when Core is\n              halted"},{"name":"dbg_timer15_sto","lsb":16,"nbits":1,"access":"","reset":"0","doc":"Debug Timer 15 stopped when Core is\n              halted"},{"name":"rsvd0","lsb":12,"nbits":4,"access":"rsvd","reset":"0","doc":"Reserved"},{"name":"dbg_timer1_stop","lsb":11,"nbits":1,"access":"","reset":"0","doc":"Debug Timer 1 stopped when Core is\n              halted"},{"name":"rsvd1","lsb":0,"nbits":11,"access":"rsvd","reset":"0","doc":"Reserved"}],"id":"dbgmcu.apbhfz","name":"apbhfz","offset":"0xc","doc":"APB High Freeze Register"}}}
