# 1011-sequence-detector-
SystemVerilog project: 1011 Sequence Detector (Mealy, overlapping) with full FSM verification (directed + random testbenches, assertions, coverage, waveforms).
