Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Neugebauer, F., Polian, I., Hayes, J.P.","Framework for quantifying and managing accuracy in stochastic circuit design",2017,"Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017",,, 7926949,"1","6",,,10.23919/DATE.2017.7926949,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85020228360&doi=10.23919%2fDATE.2017.7926949&partnerID=40&md5=1c75fc6fc10d2334edd26ce3b8dec5e0",Conference Paper,Scopus,2-s2.0-85020228360
"Lee, V.T., Alaghi, A., Hayes, J.P., Sathe, V., Ceze, L.","Energy-efficient hybrid stochastic-binary neural networks for near-sensor computing",2017,"Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017",,, 7926951,"13","18",,,10.23919/DATE.2017.7926951,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85020218439&doi=10.23919%2fDATE.2017.7926951&partnerID=40&md5=29985eb653ef0be5d568360fac7d70ea",Conference Paper,Scopus,2-s2.0-85020218439
"Ting, P., Hayes, J.P.","On the role of sequential circuits in stochastic computing",2017,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","Part F127756",,,"475","478",,,10.1145/3060403.3060453,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85021198524&doi=10.1145%2f3060403.3060453&partnerID=40&md5=e28bb6391eb60b0afea6ca4f4c5dec30",Conference Paper,Scopus,2-s2.0-85021198524
"Alaghi, A., Chan, .W.-T.J., Hayes, J.P., Kahng, A.B., Li, J.","Trading accuracy for energy in stochastic circuit design",2017,"ACM Journal on Emerging Technologies in Computing Systems","13","3", 47,"","",,,10.1145/2990503,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85018858749&doi=10.1145%2f2990503&partnerID=40&md5=87f7412d80ff40cfff9f9e4ce2278ab8",Article,Scopus,2-s2.0-85018858749
"Ting, P.-S., Hayes, J.P.","Isolation-based decorrelation of stochastic circuits",2016,"Proceedings of the 34th IEEE International Conference on Computer Design, ICCD 2016",,, 7753265,"88","95",,1,10.1109/ICCD.2016.7753265,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85006722290&doi=10.1109%2fICCD.2016.7753265&partnerID=40&md5=025a052aac9e5803a735fc44b9c37d7f",Conference Paper,Scopus,2-s2.0-85006722290
"Chen, T.-H., Hayes, J.P.","Design of division circuits for stochastic computing",2016,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI","2016-September",, 7560183,"116","121",,1,10.1109/ISVLSI.2016.48,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84988917961&doi=10.1109%2fISVLSI.2016.48&partnerID=40&md5=0d7c7d20b2b576c51ccdf8308ee24cb0",Conference Paper,Scopus,2-s2.0-84988917961
"Alaghi, A., Chan, W.-T.J., Hayes, J.P., Kahng, A.B., Li, J.","Optimizing stochastic circuits for accuracy-energy tradeoffs",2016,"2015 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2015",,, 7372568,"178","185",,1,10.1109/ICCAD.2015.7372568,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964502629&doi=10.1109%2fICCAD.2015.7372568&partnerID=40&md5=d5be77c87785b2c2c7ccfd965d25bb0f",Conference Paper,Scopus,2-s2.0-84964502629
"Alaghi, A., Hayes, J.P.","STRAUSS: Spectral Transform Use in Stochastic Circuit Synthesis",2015,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","34","11", 7105882,"1770","1783",,5,10.1109/TCAD.2015.2432138,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84961777973&doi=10.1109%2fTCAD.2015.2432138&partnerID=40&md5=37732f07cb863a7bb01e29eccf7ddb1c",Article,Scopus,2-s2.0-84961777973
"Chen, I.-C., Hayes, J.P.","Low-Area and High-Speed Approximate Matrix-Vector Multiplier",2015,"Proceedings - 2015 IEEE 18th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2015",,, 7195663,"23","28",,,10.1109/DDECS.2015.35,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84954183695&doi=10.1109%2fDDECS.2015.35&partnerID=40&md5=a53a8048bac3338d1b1de6160fd34596",Conference Paper,Scopus,2-s2.0-84954183695
"Alaghi, A., Hayes, J.P.","On the functions realized by stochastic computing circuits",2015,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","20-22-May-2015",,,"331","336",,3,10.1145/2742060.2743758,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84955516105&doi=10.1145%2f2742060.2743758&partnerID=40&md5=6c0d5045086ffcf951fd54d0f739e346",Conference Paper,Scopus,2-s2.0-84955516105
"Hayes, J.P.","Introduction to stochastic computing and its challenges",2015,"Proceedings - Design Automation Conference","2015-July",, 7167243,"","",,5,10.1145/2744769.2747932,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944128114&doi=10.1145%2f2744769.2747932&partnerID=40&md5=3c15b5b4c2491d0932901f7114fbc95a",Conference Paper,Scopus,2-s2.0-84944128114
"Alaghi, A., Hayes, J.P.","Dimension reduction in statistical simulation of digital circuits",2015,"Simulation Series","47","8",,"1","8",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84928110887&partnerID=40&md5=61277c05b5661b7fe606db8116d2df76",Conference Paper,Scopus,2-s2.0-84928110887
"Chen, T.-H., Hayes, J.P.","Equivalence among stochastic logic circuits and its application",2015,"Proceedings - Design Automation Conference","2015-July",, 7167316,"","",,3,10.1145/2744769.2744837,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944096314&doi=10.1145%2f2744769.2744837&partnerID=40&md5=3833c01ffa566256022224c7b8378560",Conference Paper,Scopus,2-s2.0-84944096314
"Ting, P.-S., Hayes, J.P.","Stochastic logic realization of matrix operations",2014,"Proceedings - 2014 17th Euromicro Conference on Digital System Design, DSD 2014",,, 6927265,"356","364",,5,10.1109/DSD.2014.75,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84928794978&doi=10.1109%2fDSD.2014.75&partnerID=40&md5=9ebf10826ff48db350275cdf55855f43",Conference Paper,Scopus,2-s2.0-84928794978
"Chen, T.-H., Hayes, J.P.","Analyzing and controlling accuracy in stochastic circuits",2014,"2014 32nd IEEE International Conference on Computer Design, ICCD 2014",,, 6974707,"367","373",,3,10.1109/ICCD.2014.6974707,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84919678211&doi=10.1109%2fICCD.2014.6974707&partnerID=40&md5=ae102b9a89b2f38a54fb6739bd254bec",Conference Paper,Scopus,2-s2.0-84919678211
"Alaghi, A., Hayes, J.P.","Fast and accurate computation using stochastic circuits",2014,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6800290,"","",,13,10.7873/DATE2014.089,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903847792&doi=10.7873%2fDATE2014.089&partnerID=40&md5=10eb7560e0d80c13a6be0f745db9fa5c",Conference Paper,Scopus,2-s2.0-84903847792
"Paler, A., Kinseher, J., Polian, I., Hayes, J.P.","Approximate simulation of circuits with probabilistic behavior",2013,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 6653589,"95","100",,4,10.1109/DFT.2013.6653589,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891341685&doi=10.1109%2fDFT.2013.6653589&partnerID=40&md5=9d5392b50f1690edd5db5649d49a267b",Conference Paper,Scopus,2-s2.0-84891341685
"Krishnaswamy, S., Markov, I.L., Hayes, J.P.","Design, analysis and test of logic circuits under uncertainty",2013,"Lecture Notes in Electrical Engineering","115",,,"1","123",,1,10.1007/978-90-481-9644-9_1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84884314359&doi=10.1007%2f978-90-481-9644-9_1&partnerID=40&md5=e829977442241e9b0cf3580ca753ff97",Article,Scopus,2-s2.0-84884314359
"Chen, T.-H., Hayes, J.P.","Design of stochastic Viterbi decoders for convolutional codes",2013,"Proceedings of the 2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2013",,, 6549790,"66","71",,7,10.1109/DDECS.2013.6549790,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881326140&doi=10.1109%2fDDECS.2013.6549790&partnerID=40&md5=ef54956132476adad0d4a7629d95d49e",Conference Paper,Scopus,2-s2.0-84881326140
"Alaghi, A., Li, C., Hayes, J.P.","Stochastic circuits for real-time image-processing applications",2013,"Proceedings - Design Automation Conference",,, 136,"","",,57,10.1145/2463209.2488901,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879873288&doi=10.1145%2f2463209.2488901&partnerID=40&md5=8bdea19ecb49777a2a088e6b7f19e3ab",Conference Paper,Scopus,2-s2.0-84879873288
"Alaghi, A., Hayes, J.P.","Survey of stochastic computing",2013,"Transactions on Embedded Computing Systems","12","2 SUPPL.", 92,"","",,96,10.1145/2465787.2465794,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891879851&doi=10.1145%2f2465787.2465794&partnerID=40&md5=5dcffd740d366a8f313924d642d94749",Article,Scopus,2-s2.0-84891879851
"Alaghi, A., Hayes, J.P.","Exploiting correlation in stochastic circuit design",2013,"2013 IEEE 31st International Conference on Computer Design, ICCD 2013",,, 6657023,"39","46",,17,10.1109/ICCD.2013.6657023,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892555951&doi=10.1109%2fICCD.2013.6657023&partnerID=40&md5=acdfedb8d5f90dc427d2bb309015011b",Conference Paper,Scopus,2-s2.0-84892555951
"Alaghi, A., Hayes, J.P.","A spectral transform approach to stochastic circuits",2012,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 6378658,"315","321",,23,10.1109/ICCD.2012.6378658,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872064308&doi=10.1109%2fICCD.2012.6378658&partnerID=40&md5=d9eeefb54d7ded7b6b080aee886c966f",Conference Paper,Scopus,2-s2.0-84872064308
"Yu, C.-C., Alaghi, A., Hayes, J.P.","Scalable sampling methodology for logic simulation: Reduced-Ordered Monte Carlo",2012,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6386609,"195","201",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872333954&partnerID=40&md5=eca075a51ef5a39822dc8f7155ab22f3",Conference Paper,Scopus,2-s2.0-84872333954
"Lee, D.Y., Wentzloff, D.D., Hayes, J.P.","Wireless wafer probing for on-chip analog voltage measurement",2012,"Proceedings - 2012 IEEE Asian Solid-State Circuits Conference, A-SSCC",,, 6522691,"325","328",,,10.1109/IPEC.2012.6522691,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881079197&doi=10.1109%2fIPEC.2012.6522691&partnerID=40&md5=eeea91ed62218d9776a2f6de38fa10e6",Conference Paper,Scopus,2-s2.0-84881079197
"Yi, J., Hayes, J.P.","Robust coupling delay test sets",2012,"Journal of Electronic Testing: Theory and Applications (JETTA)","28","3",,"375","388",,,10.1007/s10836-012-5292-5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862215480&doi=10.1007%2fs10836-012-5292-5&partnerID=40&md5=c4d3c24bedec214382a87388d5fd524b",Article,Scopus,2-s2.0-84862215480
"Paler, A., Polian, I., Hayes, J.P.","Detection and diagnosis of faulty quantum circuits",2012,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 6164942,"181","186",,2,10.1109/ASPDAC.2012.6164942,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859982817&doi=10.1109%2fASPDAC.2012.6164942&partnerID=40&md5=a1d19836e1685ad9a465b27fb1967e76",Conference Paper,Scopus,2-s2.0-84859982817
"Zick, K.M., Hayes, J.P.","Low-cost sensing with ring oscillator arrays for healthier reconfigurable systems",2012,"ACM Transactions on Reconfigurable Technology and Systems","5","1",,"","",,11,10.1145/2133352.2133353,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867570616&doi=10.1145%2f2133352.2133353&partnerID=40&md5=73776c4c43ddbfa8d0c2a28839de7bfd",Article,Scopus,2-s2.0-84867570616
"Lee, D.Y., Wentzloff, D.D., Hayes, J.P.","A 900 Mbps single-channel capacitive I/O link for wireless wafer-level testing of integrated circuits",2011,"2011 Proceedings of Technical Papers: IEEE Asian Solid-State Circuits Conference 2011, A-SSCC 2011",,, 6123625,"153","156",,2,10.1109/ASSCC.2011.6123625,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863070474&doi=10.1109%2fASSCC.2011.6123625&partnerID=40&md5=240ef6c7b88e9bbd6eabfdabeddd89fc",Conference Paper,Scopus,2-s2.0-84863070474
"Paler, A., Alaghi, A., Polian, I., Hayes, J.P.","Tomographic testing and validation of probabilistic circuits",2011,"Proceedings - 16th IEEE European Test Symposium, ETS 2011",,, 5957924,"63","68",,6,10.1109/ETS.2011.43,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80051964770&doi=10.1109%2fETS.2011.43&partnerID=40&md5=4551e7ab62e4af01087066ddcdf4c9ad",Conference Paper,Scopus,2-s2.0-80051964770
"Lee, D.Y., Wentzloff, D.D., Hayes, J.P.","Wireless wafer-level testing of integrated circuits via capacitively-coupled channels",2011,"Proceedings of the 2011 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2011",,, 5783056,"99","104",,5,10.1109/DDECS.2011.5783056,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959992924&doi=10.1109%2fDDECS.2011.5783056&partnerID=40&md5=28cefb630cede7626021f7a1e7f7e0a0",Conference Paper,Scopus,2-s2.0-79959992924
"Polian, I., Hayes, J.P., Reddy, S.M., Becker, B.","Modeling and mitigating transient errors in logic circuits",2011,"IEEE Transactions on Dependable and Secure Computing","8","4", 5770298,"537","547",,16,10.1109/TDSC.2010.26,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957596919&doi=10.1109%2fTDSC.2010.26&partnerID=40&md5=b07d23d336891cc056deb85b15aadddc",Article,Scopus,2-s2.0-79957596919
"Yu, C.-C., Hayes, J.P.","Trigonometric method to handle realistic error probabilities in logic circuits",2011,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5763019,"64","69",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957538982&partnerID=40&md5=9ad62e5f5205129d1edd68f85b31ce36",Conference Paper,Scopus,2-s2.0-79957538982
"Polian, I., Hayes, J.P.","Selective hardening: Toward cost-effective error tolerance",2011,"IEEE Design and Test of Computers","28","3", 5654485,"54","62",,17,10.1109/MDT.2010.120,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79956280136&doi=10.1109%2fMDT.2010.120&partnerID=40&md5=ea1a63f430a7819ca2ddcfc9808230c4",Article,Scopus,2-s2.0-79956280136
"Polian, I., Hayes, J.P.","Advanced modeling of faults in Reversible circuits",2010,"Proceedings of IEEE East-West Design and Test Symposium, EWDTS'10",,, 5742135,"376","381",,9,10.1109/EWDTS.2010.5742135,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955958961&doi=10.1109%2fEWDTS.2010.5742135&partnerID=40&md5=1f4f513298159760cd3238a7cc91f509",Conference Paper,Scopus,2-s2.0-79955958961
"Zick, K.M., Hayes, J.P.","Toward physically-adaptive computing",2010,"Proceedings - 2010 4th IEEE International Conference on Self-Adaptive and Self-Organizing Systems, SASO 2010",,, 5630482,"124","133",,1,10.1109/SASO.2010.13,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952049739&doi=10.1109%2fSASO.2010.13&partnerID=40&md5=39a183a98f8172c3ff9991a3374859e9",Conference Paper,Scopus,2-s2.0-79952049739
"Zick, K.M., Hayes, J.P.","Self-test and adaptation for random variations in reliability",2010,"Proceedings - 2010 International Conference on Field Programmable Logic and Applications, FPL 2010",,, 5694246,"193","198",,3,10.1109/FPL.2010.47,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951737763&doi=10.1109%2fFPL.2010.47&partnerID=40&md5=4d5ae0510521415d245e0a068941a4bd",Conference Paper,Scopus,2-s2.0-79951737763
"Yu, C.-C., Hayes, J.P.","Scalable and accurate estimation of probabilistic behavior in sequential circuits",2010,"Proceedings of the IEEE VLSI Test Symposium",,, 5469586,"165","170",,7,10.1109/VTS.2010.5469586,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953899290&doi=10.1109%2fVTS.2010.5469586&partnerID=40&md5=9883aa2d73e9ec2289332db0c79ad2c5",Conference Paper,Scopus,2-s2.0-77953899290
"Zick, K.M., Hayes, J.P.","On-line sensing for healthier FPGA systems",2010,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"239","248",,42,10.1145/1723112.1723153,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951541230&doi=10.1145%2f1723112.1723153&partnerID=40&md5=fc89c6d56852eedf238c5358fc951cb8",Conference Paper,Scopus,2-s2.0-77951541230
"Viamontes, G.F., Markov, I.L., Hayes, J.P.","Quantum circuit simulation",2009,"Quantum Circuit Simulation",,,,"1","190",,5,10.1007/978-90-481-3065-8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84889793785&doi=10.1007%2f978-90-481-3065-8&partnerID=40&md5=20a9b2090dca5ef06d65001478f0440d",Book,Scopus,2-s2.0-84889793785
"Zick, K.M., Hayes, J.P.","On-line characterization and reconfiguration for single event upset variations",2009,"2009 15th IEEE International On-Line Testing Symposium, IOLTS 2009",,, 5196023,"243","248",,3,10.1109/IOLTS.2009.5196023,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449390006&doi=10.1109%2fIOLTS.2009.5196023&partnerID=40&md5=ebd97c994609033743f9d90b6a970fdc",Conference Paper,Scopus,2-s2.0-70449390006
"Krishnaswamy, S., Markov, I.L., Hayes, J.P.","Improving testability and soft-error resilience through retiming",2009,"Proceedings - Design Automation Conference",,, 5227049,"508","513",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350731302&partnerID=40&md5=3ef337d5aaafb601907a144c9fce64dd",Conference Paper,Scopus,2-s2.0-70350731302
"Marinissen, E.J., Dae, Y.L., Hayes, J.P., Sellathamby, C., Moore, B., Slupsky, S., Pujol, L.","Contactless testing: Possibility or pipe-dream?",2009,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5090751,"676","681",,28,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350053132&partnerID=40&md5=49317e2815899a76ce1a303512db7580",Conference Paper,Scopus,2-s2.0-70350053132
"Krishnaswamy, S., Plaza, S.M., Markov, I.L., Hayes, J.P.","Signature-based SER analysis and design of logic circuits",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","1",,"74","86",,47,10.1109/TCAD.2008.2009139,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950982557&doi=10.1109%2fTCAD.2008.2009139&partnerID=40&md5=73c9c502c840c40cff1451050272105a",Article,Scopus,2-s2.0-77950982557
"Cho, S., Hayes, J.P.","Optimizing router locations for minimum-energy wireless networks",2008,"Proceedings - Conference on Local Computer Networks, LCN",,, 4664230,"544","546",,,10.1109/LCN.2008.4664230,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-58049088753&doi=10.1109%2fLCN.2008.4664230&partnerID=40&md5=822fd67d5b28028def05c8405194fabb",Conference Paper,Scopus,2-s2.0-58049088753
"Zick, K.M., Hayes, J.P.","High-level vulnerability over space and time to insidious soft errors",2008,"Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT",,, 4695897,"161","168",,4,10.1109/HLDVT.2008.4695897,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67449124593&doi=10.1109%2fHLDVT.2008.4695897&partnerID=40&md5=63282a089361fde1178c700ff2bca3ed",Conference Paper,Scopus,2-s2.0-67449124593
"Krishnaswamy, S., Markov, I.L., Hayes, J.P.","On the role of timing masking in reliable logic circuit design",2008,"Proceedings - Design Automation Conference",,, 4555952,"924","929",,25,10.1109/DAC.2008.4555952,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51549088435&doi=10.1109%2fDAC.2008.4555952&partnerID=40&md5=42380584d9ea51117adf40ba541addc2",Conference Paper,Scopus,2-s2.0-51549088435
"Patel, K.N., Markov, I.L., Hayes, J.P.","Optimal synthesis of linear reversible circuits",2008,"Quantum Information and Computation","8","3-4",,"282","294",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-65649095125&partnerID=40&md5=4a7faf8b7013c0011503eb23d7c05358",Article,Scopus,2-s2.0-65649095125
"Krishnaswamy, S., Viamontes, G.F., Markov, I.L., Hayes, J.P.","Probabilistic transfer matrices in symbolic reliability analysis of logic circuits",2008,"ACM Transactions on Design Automation of Electronic Systems","13","1", 8,"","",,81,10.1145/1297666.1297674,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-40049089079&doi=10.1145%2f1297666.1297674&partnerID=40&md5=7e5eb1372f1730202b18ae8c97c1c1f2",Article,Scopus,2-s2.0-40049089079
"Das, R., Hayes, J.P.","Recovery from transition errors in sequential circuits",2007,"Proceedings - IDT'07 The 2nd International Design and Test Workshop",,, 4437439,"105","110",,1,10.1109/IDT.2007.4437439,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-44949148000&doi=10.1109%2fIDT.2007.4437439&partnerID=40&md5=384ffa729119cb181d4ee35a0a63cc24",Conference Paper,Scopus,2-s2.0-44949148000
"Das, R., Hayes, J.P.","Monitoring transient errors in sequential circuits",2007,"Proceedings of the Asian Test Symposium",,, 4388032,"319","322",,3,10.1109/ATS.2007.4388032,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-44949145255&doi=10.1109%2fATS.2007.4388032&partnerID=40&md5=ce84eddcb22ead8fb12cb70cf3bea281",Conference Paper,Scopus,2-s2.0-44949145255
"Cho, S., Hayes, J.P.","Power-Aware Link Maintenance (PALM) for mobile ad hoc networks",2007,"Proceedings - Conference on Local Computer Networks, LCN",,, 4367869,"403","410",,3,10.1109/LCN.2007.131,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47249140373&doi=10.1109%2fLCN.2007.131&partnerID=40&md5=4ec84e79691f1bd98f1d4f67485a384c",Conference Paper,Scopus,2-s2.0-47249140373
"Krishnaswamy, S., Plaza, S.M., Markov, I.L., Hayes, J.P.","Enhancing design robustness with reliability-aware resynthesis and logic simulation",2007,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4397258,"149","154",,42,10.1109/ICCAD.2007.4397258,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50249171831&doi=10.1109%2fICCAD.2007.4397258&partnerID=40&md5=db76b6e2da6e2adbcadef433a335e600",Conference Paper,Scopus,2-s2.0-50249171831
"Krishnaswamy, S., Markov, I.L., Hayes, J.P.","Tracking uncertainty with probabilistic logic circuit testing",2007,"IEEE Design and Test of Computers","24","4",,"312","321",,13,10.1109/MDT.2007.146,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49549090550&doi=10.1109%2fMDT.2007.146&partnerID=40&md5=b13284160e5dcca29fa2373d0973850e",Article,Scopus,2-s2.0-49549090550
"Viamontes, G.F., Markov, I.L., Hayes, J.P.","Checking equivalence of quantum circuits and states",2007,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4397246,"69","74",,31,10.1109/ICCAD.2007.4397246,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50249160164&doi=10.1109%2fICCAD.2007.4397246&partnerID=40&md5=dc44bcb52650f5314822231b5da2521d",Conference Paper,Scopus,2-s2.0-50249160164
"Hayes, J.P., Polian, I., Becker, B.","An analysis framework for transient-error tolerance",2007,"Proceedings of the IEEE VLSI Test Symposium",,, 4209921,"249","255",,38,10.1109/VTS.2007.13,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37549071089&doi=10.1109%2fVTS.2007.13&partnerID=40&md5=8fea1c570ac98a1e1f6c7ba0ad2e60e6",Conference Paper,Scopus,2-s2.0-37549071089
"Chen, J.-Y., Flynn, M.P., Hayes, J.P.","A fully integrated auto-calibrated super regenerative receiver in 0.13-μm CMOS",2007,"IEEE Journal of Solid-State Circuits","42","9",,"1976","1984",,94,10.1109/JSSC.2007.903092,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548278312&doi=10.1109%2fJSSC.2007.903092&partnerID=40&md5=b0569c1b5541595a60996f3efb9d8c6e",Conference Paper,Scopus,2-s2.0-34548278312
"Das, R., Markov, I.L., Hayes, J.P.","On-chip test generation using linear subspaces",2006,"Proceedings - Eleventh IEEE European Test Symposium, ETS 2006","2006",, 1628162,"111","116",,3,10.1109/ETS.2006.35,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845449139&doi=10.1109%2fETS.2006.35&partnerID=40&md5=ce7e00d9b8e7198abdf914536b5f9de6",Conference Paper,Scopus,2-s2.0-33845449139
"Chen, J.-Y., Flynn, M.P., Hayes, J.P.","A fully integrated auto-calibrated super-regenerative receiver",2006,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference",,, 1696199,"","",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247397388&partnerID=40&md5=3f47af1ffd9e57e09d4737fadc46c84e",Conference Paper,Scopus,2-s2.0-34247397388
"Gao, F., Hayes, J.P.","Exact and heuristic approaches to input vector control for leakage power reduction",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","11", 1715439,"2564","2571",,23,10.1109/TCAD.2006.875711,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750575848&doi=10.1109%2fTCAD.2006.875711&partnerID=40&md5=eaaec37718d1e7401a52050a6355e86d",Article,Scopus,2-s2.0-33750575848
"Prasad, A.K., Shende, V.V., Markov, I.L., Hayes, J.P., Patel, K.N.","Data structures and algorithms for simplifying reversible circuits",2006,"ACM Journal on Emerging Technologies in Computing Systems","2","4",,"277","293",,34,10.1145/1216396.1216399,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846695384&doi=10.1145%2f1216396.1216399&partnerID=40&md5=627b43fca3cf0670e3ce408c183c345c",Article,Scopus,2-s2.0-33846695384
"Yi, J., Hayes, J.P.","High-level delay test generation for modular circuits",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","3",,"576","590",,5,10.1109/TCAD.2005.853697,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33244455494&doi=10.1109%2fTCAD.2005.853697&partnerID=40&md5=5a6a9c16a47c2ce99c260c773b926958",Article,Scopus,2-s2.0-33244455494
"Yi, J., Hayes, J.P.","The coupling model for function and delay faults",2005,"Journal of Electronic Testing: Theory and Applications (JETTA)","21","6",,"631","649",,11,10.1007/s10836-005-3476-y,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27844556917&doi=10.1007%2fs10836-005-3476-y&partnerID=40&md5=e9789698506a25f61a213eefca8fabc8",Conference Paper,Scopus,2-s2.0-27844556917
"Gao, F., Hayes, J.P.","Total power reduction in CMOS circuits via gate sizing and multiple threshold voltages",2005,"Proceedings - Design Automation Conference",,, 4.1,"31","36",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944487123&partnerID=40&md5=9f48fc9d1dbe6273123eeda8e3070083",Conference Paper,Scopus,2-s2.0-27944487123
"Krishnaswamy, S., Markov, I.L., Hayes, J.P.","Logic circuit testing for transient faults",2005,"Proceedings of the 10th IEEE European Test Symposium, ETS 2005","2005",, 1430016,"102","107",,14,10.1109/ETS.2005.27,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33744501280&doi=10.1109%2fETS.2005.27&partnerID=40&md5=1a7933b958d025fb87ba8e4aa32722b8",Conference Paper,Scopus,2-s2.0-33744501280
"Krishnaswamy, S., Viamontes, G.F., Markov, I.L., Hayes, J.P.","Accurate reliability evaluation and enhancement via probabilistic transfer matrices",2005,"Proceedings -Design, Automation and Test in Europe, DATE '05","I",, 1395572,"282","287",,188,10.1109/DATE.2005.47,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646902164&doi=10.1109%2fDATE.2005.47&partnerID=40&md5=b00738f6f0cf5d97ff4f511e5e0ebee6",Conference Paper,Scopus,2-s2.0-33646902164
"Polian, I., Hayes, J.P., Kundu, S., Becker, B.","Transient fault characterization in dynamic noisy environments",2005,"Proceedings - International Test Conference","2005",, 1584070,"1039","1048",,21,10.1109/TEST.2005.1584070,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847105879&doi=10.1109%2fTEST.2005.1584070&partnerID=40&md5=f18e97431304841c6e775d7a28dd501e",Conference Paper,Scopus,2-s2.0-33847105879
"Chen, J.-Y., Flynn, M.P., Hayes, J.P.","A 3.6mW 2.4-GHz multi-channel super-regenerative receiver in 130nm CMOS",2005,"Proceedings of the Custom Integrated Circuits Conference","2005",, 1568680,"354","357",,5,10.1109/CICC.2005.1568680,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847130121&doi=10.1109%2fCICC.2005.1568680&partnerID=40&md5=63cb8292fc7a419124e0046374981db9",Conference Paper,Scopus,2-s2.0-33847130121
"Polian, I., Hayes, J.P., Fiehn, T., Becker, B.","A family of logical fault models for reversible circuits",2005,"Proceedings of the Asian Test Symposium","2005",, 1575466,"422","427",,70,10.1109/ATS.2005.9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846898079&doi=10.1109%2fATS.2005.9&partnerID=40&md5=68acdf2dfdb3c1e8a760c4de0f890b14",Conference Paper,Scopus,2-s2.0-33846898079
"Kandasamy, N., Abdelwahed, S., Sharp, G.C., Hayes, J.P.","An online control framework for designing self-optimizing computing systems: Application to power management",2005,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3460 LNCS",,,"174","188",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847737713&partnerID=40&md5=79fba111d3b9ae65c3baefe197af50a2",Conference Paper,Scopus,2-s2.0-33847737713
"Cho, S., Hayes, J.P.","Impact of mobility on connection stability in ad hoc networks",2005,"IEEE Wireless Communications and Networking Conference, WCNC","3",, NET19-3,"1650","1656",,47,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-24944474368&partnerID=40&md5=df129cf89353bc0b024885b2eb48839b",Conference Paper,Scopus,2-s2.0-24944474368
"Chowdhary, A., Hayes, J.P.","Area-optimal technology mapping for field-programmable gate arrays based on lookup tables",2005,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","24","7",,"999","1013",,1,10.1109/TCAD.2005.850893,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-22544475306&doi=10.1109%2fTCAD.2005.850893&partnerID=40&md5=db28bf8bd522f3833266af967bda05c6",Article,Scopus,2-s2.0-22544475306
"Kandasamy, N., Hayes, J.P., Murray, B.T.","Dependable communication synthesis for distributed embedded systems",2005,"Reliability Engineering and System Safety","89","1",,"81","92",,12,10.1016/j.ress.2004.08.008,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17844407916&doi=10.1016%2fj.ress.2004.08.008&partnerID=40&md5=8628ee7a2baeaedc7454fbb8221d117e",Conference Paper,Scopus,2-s2.0-17844407916
"Viamontes, G.F., Markov, I.L., Hayes, J.P.","Is quantum search practical?",2005,"Computing in Science and Engineering","7","3",,"62","70",,6,10.1109/MCSE.2005.53,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-19944374082&doi=10.1109%2fMCSE.2005.53&partnerID=40&md5=780966ebd8b72ffa846e43e3b2956963",Review,Scopus,2-s2.0-19944374082
"Kandasamy, N., Hayes, J.P., Murray, B.T.","Time-constrained failure diagnosis in distributed embedded systems: Application to actuator diagnosis",2005,"IEEE Transactions on Parallel and Distributed Systems","16","3",,"258","270",,16,10.1109/TPDS.2005.37,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-14844362934&doi=10.1109%2fTPDS.2005.37&partnerID=40&md5=a5fc72b56f3d3d28cf336119b07fc7a7",Article,Scopus,2-s2.0-14844362934
"Viamontes, G.F., Markov, I.L., Hayes, J.P.","Graph-based simulation of quantum computation in the density matrix representation",2005,"Quantum Information and Computation","5","2",,"113","130",,25,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244414296&partnerID=40&md5=69777710d365a1e8fbbf783a4d14674b",Article,Scopus,2-s2.0-16244414296
"Viamontes, G.F., Markov, I.L., Hayes, J.P.","Graph-based simulation of quantum computation in the density matrix representation",2004,"Proceedings of SPIE - The International Society for Optical Engineering","5436",,,"285","296",,7,10.1117/12.542767,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-10444274142&doi=10.1117%2f12.542767&partnerID=40&md5=022fda00f519641c60caa5376ca72f3c",Conference Paper,Scopus,2-s2.0-10444274142
"Gao, F., Hayes, J.P.","Gate sizing and V<inf>t</inf> assignment for active-mode leakage power reduction",2004,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"258","264",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17644375917&partnerID=40&md5=ddb01f704eccc8b5ec9c27cdb2c6d74c",Conference Paper,Scopus,2-s2.0-17644375917
"Gao, F., Hayes, J.P.","Exact and heuristic approaches to input vector control for leakage power reduction",2004,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 7B.1,"527","532",,32,10.1109/ICCAD.2004.1382634,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244401103&doi=10.1109%2fICCAD.2004.1382634&partnerID=40&md5=be2cb4ea15b7a312a21849c22dc6a131",Conference Paper,Scopus,2-s2.0-16244401103
"Hayes, J.P., Polian, I., Becker, B.","Testing for missing-gate faults in reversible circuits",2004,"Proceedings of the Asian Test Symposium",,,,"100","105",,57,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-13244264684&partnerID=40&md5=bea701560297b5f898a511fc0d541663",Conference Paper,Scopus,2-s2.0-13244264684
"Venkatasubramanian, R., Hayes, J.P.","Discovering 1-FT routes in mobile ad hoc networks",2004,"Proceedings of the International Conference on Dependable Systems and Networks",,,,"627","636",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4544335193&partnerID=40&md5=4ef4efae03cc7ddacd063bdf280bd3b8",Conference Paper,Scopus,2-s2.0-4544335193
"Kandasamy, N., Abdelwahed, S., Hayes, J.P.","Self-optimization in computer systems via online control: Application to power management",2004,"Proceedings - International Conference on Autonomic Computing",,,,"54","61",,47,10.1109/ICAC.2004.1301347,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4544338603&doi=10.1109%2fICAC.2004.1301347&partnerID=40&md5=a2479501346b8a6e4475956ed2deefc8",Conference Paper,Scopus,2-s2.0-4544338603
"Patel, K.N., Hayes, J.P., Markov, I.L.","Fault testing for reversible circuits",2004,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","23","8",,"1220","1230",,76,10.1109/TCAD.2004.831576,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3843147248&doi=10.1109%2fTCAD.2004.831576&partnerID=40&md5=1a488edebe034e1ce913ade958e6a239",Article,Scopus,2-s2.0-3843147248
"Viamontes, G.F., Markov, I.L., Hayes, J.P.","High-performance QuIDD-based simulation of quantum circuits",2004,"Proceedings - Design, Automation and Test in Europe Conference and Exhibition","2",,,"1354","1355",,13,10.1109/DATE.2004.1269084,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042561610&doi=10.1109%2fDATE.2004.1269084&partnerID=40&md5=0710b7d41b3c027e25f41eb83dd3f4f6",Conference Paper,Scopus,2-s2.0-3042561610
"Gao, F., Hayes, J.P.","ILP-Based Optimization of Sequential Circuits for Low Power",2003,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"140","145",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542329245&partnerID=40&md5=c9869c7e8e46392db581c298fc4d0176",Conference Paper,Scopus,2-s2.0-1542329245
"Kandasamy, N., Hayes, J.P., Murray, B.T.","Dependable communication synthesis for distributed embedded systems",2003,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2788",,,"275","288",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35248842114&partnerID=40&md5=45e70d97cc6fa1379237c5297bb0d218",Article,Scopus,2-s2.0-35248842114
"Gao, F., Hayes, J.P.","On-line monitor design of finite-state machines",2003,"Journal of Electronic Testing: Theory and Applications (JETTA)","19","5",,"537","548",,1,10.1023/A:1025173913889,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0141519076&doi=10.1023%2fA%3a1025173913889&partnerID=40&md5=02b40c8503245bc02ab5c9e483edce64",Article,Scopus,2-s2.0-0141519076
"Shende, V.V., Prasad, A.K., Markov, I.L., Hayes, J.P.","Synthesis of reversible logic circuits",2003,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","22","6",,"710","722",,287,10.1109/TCAD.2003.811448,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038718548&doi=10.1109%2fTCAD.2003.811448&partnerID=40&md5=3057304d3917f4492b8c835d487b66b5",Conference Paper,Scopus,2-s2.0-0038718548
"Kandasamy, N., Hayes, J.P., Murray, B.T.","Transparent recovery from intermittent faults in time-triggered distributed systems",2003,"IEEE Transactions on Computers","52","2",,"113","125",,52,10.1109/TC.2003.1176980,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037331028&doi=10.1109%2fTC.2003.1176980&partnerID=40&md5=1f9d74084a33f88a2da37b5fcd1f8f3d",Article,Scopus,2-s2.0-0037331028
"Blanton, R.D., Hayes, J.P.","On the properties of the input pattern fault model",2003,"ACM Transactions on Design Automation of Electronic Systems","8","1",,"108","124",,8,10.1145/606603.606609,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037222673&doi=10.1145%2f606603.606609&partnerID=40&md5=da1632c6b3fa2bf582134181b6546b03",Review,Scopus,2-s2.0-0037222673
"Viamontes, G.F., Rajagopalan, M., Markov, I.L., Hayes, J.P.","Gate-level simulation of quantum circuits",2003,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2003-January",, 1195031,"295","301",,27,10.1109/ASPDAC.2003.1195031,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84954408169&doi=10.1109%2fASPDAC.2003.1195031&partnerID=40&md5=94e14ca9d6c27289e440d3ff903c872f",Conference Paper,Scopus,2-s2.0-84954408169
"Patel, K.N., Hayes, J.P., Markov, I.L.","Fault testing for reversible circuits",2003,"Proceedings of the IEEE VLSI Test Symposium","2003-January",, 1197682,"410","416",,31,10.1109/VTEST.2003.1197682,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951613387&doi=10.1109%2fVTEST.2003.1197682&partnerID=40&md5=392426e53b48e495dba7a10a3e22d7b9",Conference Paper,Scopus,2-s2.0-79951613387
"Venkatasubramanian, R., Hayes, J.P., Murray, B.T.","Low-cost on-line fault detection using control flow assertions",2003,"Proceedings - 9th IEEE International On-Line Testing Symposium, IOLTS 2003",,, 1214380,"137","143",,101,10.1109/OLT.2003.1214380,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-81355162831&doi=10.1109%2fOLT.2003.1214380&partnerID=40&md5=55e6bf7ae8bc65eac8707544828b083b",Conference Paper,Scopus,2-s2.0-81355162831
"Kandasamy, N., Hayes, J.P., Murray, B.T.","Time-constrained failure diagnosis in distributed embedded systems",2002,"Proceedings of the 2002 International Conference on Dependable Systems and Networks",,,,"449","458",,4,10.1109/DSN.2002.1028930,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036927273&doi=10.1109%2fDSN.2002.1028930&partnerID=40&md5=ff97d5996db864a133f653c1426ebe51",Conference Paper,Scopus,2-s2.0-0036927273
"Shende, V.V., Prasad, A.K., Markov, I.L., Hayes, J.P.","Reversible logic circuit synthesis",2002,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"353","360",,68,10.1145/774572.774625,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036907069&doi=10.1145%2f774572.774625&partnerID=40&md5=e5a9d5b972ade4bf42f85770447e8ff6",Conference Paper,Scopus,2-s2.0-0036907069
"Nikolos, D., Hayes, J.P., Nicolaidis, M., Metra, C.","Guest editorial",2002,"Journal of Electronic Testing: Theory and Applications (JETTA)","18","3",,"259","260",,,10.1023/A:1015084620442,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036605274&doi=10.1023%2fA%3a1015084620442&partnerID=40&md5=65107f12a445568a4e31aec1cbdbcf8b",Editorial,Scopus,2-s2.0-0036605274
"Chowdhary, A., Hayes, J.P.","General technology mapping for field-programmable gate arrays based on lookup tables",2002,"ACM Transactions on Design Automation of Electronic Systems","7","1",,"1","32",,,10.1145/504914.504915,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036005090&doi=10.1145%2f504914.504915&partnerID=40&md5=bbae90e6f772adee0c7f7191c3f60604",Article,Scopus,2-s2.0-0036005090
"Gao, F., Hayes, J.P.","On-line monitor design of finite-state machines",2002,"Proceedings of the 8th IEEE International On-Line Testing Workshop, IOLTW 2002",,, 1030187,"74","78",,,10.1109/OLT.2002.1030187,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962626181&doi=10.1109%2fOLT.2002.1030187&partnerID=40&md5=4a19adfd38f708c9a6507365c4195647",Conference Paper,Scopus,2-s2.0-84962626181
"Kim, H., Hayes, J.P.","Delay fault testing of IP-based designs via symbolic path modelling",2001,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","9","5",,"661","678",,1,10.1109/92.953500,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035472868&doi=10.1109%2f92.953500&partnerID=40&md5=023d34c1e769c4cf0afcaba5d6736eb5",Article,Scopus,2-s2.0-0035472868
"Kim, H., Hayes, J.P.","Realization-independent ATPG for designs with unimplemented blocks",2001,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","20","2",,"290","306",,18,10.1109/43.908472,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035248749&doi=10.1109%2f43.908472&partnerID=40&md5=8d661c77d3118e13c2b00a3d722125e9",Article,Scopus,2-s2.0-0035248749
"Yalcin, H., Mortazavi, M., Palermo, R., Bamji, C., Sakallah, K.A., Hayes, J.P.","Fast and accurate timing characterization using functional information",2001,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","20","2",,"315","331",,4,10.1109/43.908474,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035248583&doi=10.1109%2f43.908474&partnerID=40&md5=4b0bf5c86716bd1abac7f7eceec97310",Article,Scopus,2-s2.0-0035248583
"Yi, J., Hayes, J.P.","A fault model for function and delay testing",2001,"Proceedings of the European Test Workshop","2001-January",, 946657,"27","34",,5,10.1109/ETW.2001.946657,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21244485674&doi=10.1109%2fETW.2001.946657&partnerID=40&md5=64097e67c9fcbbeedb47d098c96e5752",Conference Paper,Scopus,2-s2.0-21244485674
"Yalcin, H., Palermo, R., Mortazavi, M., Bamji, C., Sakallah, K., Hayes, J.","An advanced timing characterization method using mode dependency",2001,"Proceedings - Design Automation Conference",,,,"657","660",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034841399&partnerID=40&md5=2e29695293a638d14c8016ddb6b22ec5",Conference Paper,Scopus,2-s2.0-0034841399
"Al-Asaad, H., Hayes, J.P.","Logic design validation via simulation and automatic test pattern generation",2000,"Journal of Electronic Testing: Theory and Applications (JETTA)","16","6",,"575","589",,12,10.1023/A:1008302118244,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034510791&doi=10.1023%2fA%3a1008302118244&partnerID=40&md5=8d7f070f0409728af84ab0560612c20d",Article,Scopus,2-s2.0-0034510791
"Gupta, A., Hayes, J.P.","CLIP: Integer-programming-based optimal layout synthesis of 2D CMOS cells",2000,"ACM Transactions on Design Automation of Electronic Systems","5","3",,"510","547",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-23044524462&partnerID=40&md5=7df371a0e9f5565aaf683201195ae053",Article,Scopus,2-s2.0-23044524462
"Van Campenhout, D., Mudge, T., Hayes, J.P.","Collection and analysis of microprocessor design errors",2000,"IEEE Design and Test of Computers","17","4",,"51","60",,29,10.1109/54.895006,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0343371798&doi=10.1109%2f54.895006&partnerID=40&md5=75e053b8e99e5711525334288c7fbf38",Article,Scopus,2-s2.0-0343371798
"Blanton, R.D., Hayes, J.P.","On the design of fast, easily testable ALU's",2000,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","8","2",,"220","223",,5,10.1109/92.831442,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033897605&doi=10.1109%2f92.831442&partnerID=40&md5=4b91dcf4930a59360933a613c5aae1b4",Article,Scopus,2-s2.0-0033897605
"Al-Asaad, Hussain, Hayes, John P.","ESIM: a multimodel design error and fault simulator for logic circuits",2000,"Proceedings of the IEEE VLSI Test Symposium",,,,"221","228",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033733146&partnerID=40&md5=c0774d08e84eb248cbae70538db54e47",Article,Scopus,2-s2.0-0033733146
"Kim, Hyungwon, Hayes, John P.","Delay fault testing of IP-based designs via symbolic path modeling",1999,"IEEE International Test Conference (TC)",,,,"1045","1054",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033308978&partnerID=40&md5=a43799e92633f8da2e66eccc115af837",Conference Paper,Scopus,2-s2.0-0033308978
"Kandasamy, Nagarajan, Hayes, John P., Murray, Brian T.","Tolerating transient faults in statically scheduled safety-critical embedded systems",1999,"Proceedings of the IEEE Symposium on Reliable Distributed Systems",,,,"212","221",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033337749&partnerID=40&md5=447d4b8eee6010ae146878bdc77d5ebc",Conference Paper,Scopus,2-s2.0-0033337749
"Hansen, M.C., Yalcin, H., Hayes, J.P.","Unveiling the ISCAS-85 benchmarks: a case study in reverse engineering",1999,"IEEE Design and Test of Computers","16","3",,"72","80",,197,10.1109/54.785838,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033359923&doi=10.1109%2f54.785838&partnerID=40&md5=91de7e4bbc4678ffa3c5a352b13d29f7",Article,Scopus,2-s2.0-0033359923
"Gupta, Avaneendra, Hayes, John P.","Near-optimum hierarchical layout synthesis of two-dimensional CMOS cells",1999,"Proceedings of the IEEE International Conference on VLSI Design",,,,"453","459",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032715244&partnerID=40&md5=17627bc4d00e5eec4a428c91e06ac833",Conference Paper,Scopus,2-s2.0-0032715244
"Kim, Hyungwon, Hayes, John P.","Delay fault testing of designs with embedded IP cores",1999,"Proceedings of the IEEE VLSI Test Symposium",,,,"160","167",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032655689&partnerID=40&md5=f277ac93c32163b5e9f47730e7cfd371",Article,Scopus,2-s2.0-0032655689
"Van Campenhout, David, Mudge, Trevor, Hayes, John P.","High-level test generation for design verification of pipelined microprocessors",1999,"Proceedings - Design Automation Conference",,,,"185","188",,33,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032656331&partnerID=40&md5=3648c3e979c4b9cec1e87385dd35800f",Article,Scopus,2-s2.0-0032656331
"Gupta, Avaneendra, Hayes, John P.","Optimal 2-D cell layout with integrated transistor folding",1998,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"128","135",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032308186&partnerID=40&md5=d9bdc71d0010da57ecf6d139269e5e36",Conference Paper,Scopus,2-s2.0-0032308186
"Kim, Hyungwon, Hayes, John P.","High-coverage ATPG for datapath circuits with unimplemented blocks",1998,"IEEE International Test Conference (TC)",,,,"577","586",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032314398&partnerID=40&md5=41c702dbd3bcb4491d2d32d20ea4c19e",Conference Paper,Scopus,2-s2.0-0032314398
"Chakrabarty, K., Hayes, J.P.","Zero-aliasing space compaction of test responses using multiple parity signatures",1998,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","6","2",,"309","313",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032097873&partnerID=40&md5=a28869d5d9ad9555611d7d451a3da812",Article,Scopus,2-s2.0-0032097873
"Al-Asaad, H., Hayes, J.P., Murray, B.T.","Scalable test generators for high-speed datapath circuits",1998,"Journal of Electronic Testing: Theory and Applications (JETTA)","12","1-2",,"111","125",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032000124&partnerID=40&md5=c98c2116ae64c408b92e98b5edbd0120",Article,Scopus,2-s2.0-0032000124
"Chakrabarty, K., Murray, B.T., Hayes, J.P.","Optimal zero-aliasing space compaction of test responses",1998,"IEEE Transactions on Computers","47","11",,"1171","1187",,44,10.1109/12.736427,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032206192&doi=10.1109%2f12.736427&partnerID=40&md5=9fbd10a321c9ad0a3b869dc17f888986",Article,Scopus,2-s2.0-0032206192
"Van Campenhout, D., Al-Asaad, H., Hayes, J.P., Mudge, T., Brown, R.B.","High-level design verification of microprocessors via error modeling",1998,"ACM Transactions on Design Automation of Electronic Systems","3","4",,"581","599",,28,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-22644449714&partnerID=40&md5=f9e956571388e1efb9e011c803c4b172",Article,Scopus,2-s2.0-22644449714
"Al-Asaad, Hussain, Murray, Brian T., Hayes, John P.","Online BIST for embedded systems",1998,"IEEE Design and Test of Computers","15","4",,"17","24",,55,10.1109/54.735923,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032179724&doi=10.1109%2f54.735923&partnerID=40&md5=95df95c418db129d4b62fbadce55740e",Article,Scopus,2-s2.0-0032179724
"Ku, H.-K., Hayes, J.P.","Connective fault tolerance in multiple-bus systems",1997,"IEEE Transactions on Parallel and Distributed Systems","8","6",,"574","586",,7,10.1109/71.595574,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031163274&doi=10.1109%2f71.595574&partnerID=40&md5=bba64a2217221f0f8f8e4d55c423c667",Article,Scopus,2-s2.0-0031163274
"Chakrabarty, K., Hayes, J.P.","On the quality of accumulator-based compaction of test responses",1997,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","16","8",,"916","922",,8,10.1109/43.644618,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031197602&doi=10.1109%2f43.644618&partnerID=40&md5=871bab35896cc696dfc28e4e94395317",Article,Scopus,2-s2.0-0031197602
"Yalcin, H., Hayes, J.P.","Event propagation conditions in circuit delay computation",1997,"ACM Transactions on Design Automation of Electronic Systems","2","3",,"249","280",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0001341563&partnerID=40&md5=3f87d1747e2204969579bfb98fff1810",Article,Scopus,2-s2.0-0001341563
"Dutt, S., Hayes, J.P.","A Local-Sparing Design Methodology for Fault-Tolerant Multiprocessors",1997,"Computers and Mathematics with Applications","34","11",,"25","50",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031382660&partnerID=40&md5=4db427fb7da5ef6598448c4e3dc99e6a",Article,Scopus,2-s2.0-0031382660
"Ku, H.-K., Hayes, J.P.","Systematic design of fault-tolerant multiprocessors with shared buses",1997,"IEEE Transactions on Computers","46","4",,"439","455",,6,10.1109/12.588058,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031117709&doi=10.1109%2f12.588058&partnerID=40&md5=002d656933298d0cb73525cfed251dd1",Article,Scopus,2-s2.0-0031117709
"Blanton, R.D., Hayes, J.P.","Testability Properties of Divergent Trees",1997,"Journal of Electronic Testing: Theory and Applications (JETTA)","11","3",,"197","209",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031336563&partnerID=40&md5=5c6160f573d1c3868732d703fa9068af",Article,Scopus,2-s2.0-0031336563
"Blanton, R.D., Hayes, John P.","Properties of the input pattern fault model",1997,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"372","380",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031339329&partnerID=40&md5=0e6bffe3325bdbdf0f77fb83c0576c03",Conference Paper,Scopus,2-s2.0-0031339329
"Chowdhary, Amit, Hayes, John P.","General modeling and technology-mapping technique for LUT-based FPGAs",1997,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"43","49",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030715465&partnerID=40&md5=0fdbb4257014cb5251295addff74cbca",Conference Paper,Scopus,2-s2.0-0030715465
"Blanton, R.D., Hayes, John P.","Input pattern fault model and its application",1997,"Proceedings of European Design and Test Conference",,,,"628","",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030646017&partnerID=40&md5=e6d6c30e552d874e7a90d52f7550e2f8",Conference Paper,Scopus,2-s2.0-0030646017
"Gupta, Avaneendra, Hayes, John P.","CLIP: an optimizing layout generator for two-dimensional CMOS cells",1997,"Proceedings - Design Automation Conference",,,,"452","455",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030646146&partnerID=40&md5=469b511e267b02c9e3abd9c1f6c90197",Conference Paper,Scopus,2-s2.0-0030646146
"Gupta, A., Hayes, J.P.","Hierarchical technique for minimum-width layout of two-dimensional CMOS cells",1997,"Proceedings of the IEEE International Conference on VLSI Design",,,,"15","20",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030732607&partnerID=40&md5=05d2a78ddcfc7b83dbf2a648373c7d00",Conference Paper,Scopus,2-s2.0-0030732607
"Blanton, R.D., Hayes, J.P.","Testability of convergent tree circuits",1996,"IEEE Transactions on Computers","45","8",,"950","963",,15,10.1109/12.536237,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030215984&doi=10.1109%2f12.536237&partnerID=40&md5=5e1317b0941c1df368bbc683c0ba11ad",Article,Scopus,2-s2.0-0030215984
"Gupta, Avaneendra, Hayes, John P.","Width minimization of two-dimensional CMOS cells using integer programming",1996,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"660","667",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030410343&partnerID=40&md5=5648ec50963ac4294057bd1fa913a823",Conference Paper,Scopus,2-s2.0-0030410343
"Chakrabarty, K., Hayes, J.P.","Test response compaction using multiplexed parity trees",1996,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","15","11",,"1399","1408",,37,10.1109/43.543772,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030285141&doi=10.1109%2f43.543772&partnerID=40&md5=ed3523553eba58507e9680da12b0c368",Article,Scopus,2-s2.0-0030285141
"Yalcin, Hakan, Hayes, John P., Sakallah, Karem A.","Approximate timing analysis method for datapath circuits",1996,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"114","118",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030402212&partnerID=40&md5=0f4914614f61b9e9d0cfc7361ebdb02b",Conference Paper,Scopus,2-s2.0-0030402212
"Murray, B.T., Hayes, J.P.","Testing ICs: Getting to the core of the problem",1996,"Computer","29","11",,"32","38",,60,10.1109/2.544235,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030291568&doi=10.1109%2f2.544235&partnerID=40&md5=5b9d8b936a2718f1c61972d6f42a8fb4",Review,Scopus,2-s2.0-0030291568
"Ku, H.-K., Hayes, J.P.","Optimally edge fault-tolerant trees",1996,"Networks","27","3",,"203","214",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038879335&partnerID=40&md5=c690a781013c97f02434f34736168078",Article,Scopus,2-s2.0-0038879335
"Chakrabarty, Krishnendu, Hayes, John P.","Balance testing and balance-testable design of logic circuits",1996,"Journal of Electronic Testing: Theory and Applications (JETTA)","8","1",,"71","86",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030080374&partnerID=40&md5=023447e75c061b864cd5b305161d23d4",Article,Scopus,2-s2.0-0030080374
"Blanton, R.D., Hayes, John P.","Design of a fast, easily testable ALU",1996,"Proceedings of the IEEE VLSI Test Symposium",,,,"9","16",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029697687&partnerID=40&md5=94df93c3b84398c9c3f699873350f065",Conference Paper,Scopus,2-s2.0-0029697687
"Harary, F., Hayes, J.P.","Node fault tolerance in graphs",1996,"Networks","27","1",,"19","23",,30,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0039056009&partnerID=40&md5=b9d4f4f1a57d1677e4fa103098ba9ee8",Article,Scopus,2-s2.0-0039056009
"Gupta, Avaneendra, The, Siang-Chun, Hayes, John P.","XPRESS: A cell layout generator with integrated transistor folding",1996,"Proceedings of European Design and Test Conference",,,,"393","400",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029736618&partnerID=40&md5=ef1f34e21a299b3d9ca5947646e5c07d",Conference Paper,Scopus,2-s2.0-0029736618
"Al-Asaad, Hussain, Hayes, John P.","Design verification via simulation and automatic test pattern generation",1995,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"174","180",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029547608&partnerID=40&md5=bade6215bcac3cb4e674f923bad38705",Conference Paper,Scopus,2-s2.0-0029547608
"Hansen, Mark C., Hayes, John P.","High-level test generation using symbolic scheduling",1995,"IEEE International Test Conference (TC)",,,,"586","595",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029490489&partnerID=40&md5=8d1cee159104dab9163467adaa777bb2",Conference Paper,Scopus,2-s2.0-0029490489
"Yalcin, Hakan, Hayes, John P.","Hierarchical timing analysis using conditional delays",1995,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"371","377",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029488471&partnerID=40&md5=7f2d573880f1a313c3076cfde83482f7",Conference Paper,Scopus,2-s2.0-0029488471
"Chowdhary, Amit, Hayes, John P.","Technology mapping for field-programmable gate arrays using integer programming",1995,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"346","352",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029519121&partnerID=40&md5=30aa050c607e81b70529f8a94c3eefc6",Conference Paper,Scopus,2-s2.0-0029519121
"Chakrabarty, Krishnendu, Murray, Brian T., Hayes, John P.","Optimal space compaction of test responses",1995,"IEEE International Test Conference (TC)",,,,"834","843",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029490504&partnerID=40&md5=fa29af235d1c33e6bf4e15063b8cfff1",Conference Paper,Scopus,2-s2.0-0029490504
"Hansen, Mark C., Hayes, John P.","High-level test generation using physically-induced faults",1995,"Proceedings of the IEEE VLSI Test Symposium",,,,"20","28",,26,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029213805&partnerID=40&md5=822e5e819f20490db81c5ac99a38ed7a",Conference Paper,Scopus,2-s2.0-0029213805
"Chakrabarty, K., Hayes, J.P.","Cumulative Balance Testing of Logic Circuits",1995,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","3","1",,"72","83",,8,10.1109/92.365455,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0002588372&doi=10.1109%2f92.365455&partnerID=40&md5=2a86804308ca6bdb1d40f048e76e9e2c",Article,Scopus,2-s2.0-0002588372
"Ku, Hung-Kuei, Hayes, John P.","Structural fault tolerance in VLSI-based systems",1994,"Proceedings of the IEEE Great Lakes Symposium on VLSI",,,,"50","55",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028747616&partnerID=40&md5=cd22c0e2b1a415e7240cb206925faca9",Conference Paper,Scopus,2-s2.0-0028747616
"Chakrabarty, Krishnendu, Hayes, John P.","DFBT: a design-for-testability method based on balance testing",1994,"Proceedings - Design Automation Conference",,,,"351","357",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028602203&partnerID=40&md5=d609fde91994a590cd7106d74d77dc37",Conference Paper,Scopus,2-s2.0-0028602203
"Batek, M.J., Hayes, J.P.","Optimal Testing and Design of Adders",1994,"VLSI Design","1","4",,"285","298",,2,10.1155/1994/74269,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027961561&doi=10.1155%2f1994%2f74269&partnerID=40&md5=98a61990f8a554aa70f1101a7da5d71d",Article,Scopus,2-s2.0-0027961561
"Ku, Hung-Kuei, Hayes, John P.","Connectivity and fault tolerance of multiple-bus systems",1994,"Digest of Papers - International Symposium on Fault-Tolerant Computing",,,,"372","381",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027988879&partnerID=40&md5=943e354bcfff12b58cd993d248c3036c",Conference Paper,Scopus,2-s2.0-0027988879
"Chakrabart, Krishnendu, Hayes, John P.","Balance testing of logic circuits",1993,"Digest of Papers - International Symposium on Fault-Tolerant Computing",,,,"350","359",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027799980&partnerID=40&md5=490768248ecbeb40732477a8e8faf943",Conference Paper,Scopus,2-s2.0-0027799980
"Blanton, R.Shawn, Hayes, John P.","Efficient testing of tree circuits",1993,"Digest of Papers - International Symposium on Fault-Tolerant Computing",,,,"176","185",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027880596&partnerID=40&md5=77bb9273d553b01143bc53ce2365bf98",Conference Paper,Scopus,2-s2.0-0027880596
"Raghavan, R., Hayes, J.P.","Reducing Interference Among Vector Accesses in Interleaved Memories",1993,"IEEE Transactions on Computers","42","4",,"471","483",,8,10.1109/12.214693,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027577327&doi=10.1109%2f12.214693&partnerID=40&md5=34470435113c4015601b900cd7475d4c",Article,Scopus,2-s2.0-0027577327
"Batek, Michael J., Hayes, John P.","Test-set preserving logic transformations",1992,"Proceedings - Design Automation Conference",,,,"454","458",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026980596&partnerID=40&md5=8a2de2a4ac0f428e796163da1a3ee02c",Conference Paper,Scopus,2-s2.0-0026980596
"Murray, Brian T., Hayes, John P.","Test propagation through modules and circuits",1992,"Digest of Papers - International Test Conference",,,,"748","757",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026675980&partnerID=40&md5=fc025bf38fdf91eb95d7eab95aedaa2f",Conference Paper,Scopus,2-s2.0-0026675980
"Lee, T.C., Hayes, J.P.","Design of gracefully degradable hypercube-connected systems",1992,"Journal of Parallel and Distributed Computing","14","4",,"390","401",,3,10.1016/0743-7315(92)90077-Z,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38249015226&doi=10.1016%2f0743-7315%2892%2990077-Z&partnerID=40&md5=2352a9c436ab9f47c7cec2f4cea85da7",Article,Scopus,2-s2.0-38249015226
"Dutt, S., Hayes, J.P.","Some Practical Issues in the Design of Fault-Tolerant Multiprocessors",1992,"IEEE Transactions on Computers","41","5",,"588","598",,34,10.1109/12.142685,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026869240&doi=10.1109%2f12.142685&partnerID=40&md5=5c3e2e0fa39ea0ae86d62e5fb74b2af1",Article,Scopus,2-s2.0-0026869240
"Lee, T.C., Hayes, J.P.","A Fault-Tolerant Communication Scheme for Hypercube Computers",1992,"IEEE Transactions on Computers","41","10",,"1242","1256",,100,10.1109/12.166602,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026940067&doi=10.1109%2f12.166602&partnerID=40&md5=08e500baf344e8214aa35cb43c7585a2",Article,Scopus,2-s2.0-0026940067
"Cerny, E., Hayes, J.P., Rumin, N.C.","Accuracy of Magnitude-Class Calculations in Switch-Level Modeling",1992,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","11","4",,"443","452",,1,10.1109/43.125092,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026852016&doi=10.1109%2f43.125092&partnerID=40&md5=00b65f1de6b6f93a9256c85e7f784297",Article,Scopus,2-s2.0-0026852016
"Dutt, Shantanu, Hayes, John P.","Some practical issues in the design of fault-tolerant multiprocessors",1991,"Digest of Papers - FTCS (Fault-Tolerant Computing Symposium)",,,,"292","299",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026173472&partnerID=40&md5=9856c632c20145adfbd5fc4d8b4beeb4",Conference Paper,Scopus,2-s2.0-0026173472
"Maziasz, Robert L., Hayes, John P.","Exact width and height minimization of CMOS cells",1991,"Proceedings - Design Automation Conference",,,,"487","493",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026174992&partnerID=40&md5=8c2f5ecf9f9acefd1e95092104d29d37",Conference Paper,Scopus,2-s2.0-0026174992
"Dutt, S., Hayes, J.P.","Subcube Allocation in Hypercube Computers",1991,"IEEE Transactions on Computers","40","3",,"341","352",,38,10.1109/12.76413,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026119430&doi=10.1109%2f12.76413&partnerID=40&md5=97d8dbcd834f90122138dca2c774f854",Article,Scopus,2-s2.0-0026119430
"Dutt, S., Hayes, J.P.","Designing fault-tolerant systems using automorphisms",1991,"Journal of Parallel and Distributed Computing","12","3",,"249","268",,53,10.1016/0743-7315(91)90129-W,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026188277&doi=10.1016%2f0743-7315%2891%2990129-W&partnerID=40&md5=ca8546f8c7188fc86e6fff6d21051703",Article,Scopus,2-s2.0-0026188277
"Yanney, Raif M., Hayes, John P.","Line graph transformations to modeling large distributed systems",1990,"Proceedings. Second IEEE Workshop on Future Trends of Distributed Computing Systems Proceedings. Second IEEE Workshop on Future Trends of Distributed Computing Systems",,,,"479","486",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025556646&partnerID=40&md5=9f9c6fcb70dc76af61af3b8d95b28526",Conference Paper,Scopus,2-s2.0-0025556646
"Raghavan, Ram, Hayes, John P.","On randomly interleaved memories",1990,,,,,"49","58",,28,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025554980&partnerID=40&md5=cf237b46ea6f8e4f03ce523ce88574c5",Conference Paper,Scopus,2-s2.0-0025554980
"Bhattacharya, D., Hayes, J.P.","A hierarchical test generation methodology for digital circuits",1990,"Journal of Electronic Testing","1","2",,"103","123",,11,10.1007/BF00137388,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0004916247&doi=10.1007%2fBF00137388&partnerID=40&md5=12bb731d035e0004af6866f2f46e95a1",Article,Scopus,2-s2.0-0004916247
"Murray, B.T., Hayes, J.P.","Hierarchical Test Generation Using Precomputed Tests for Modules",1990,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","9","6",,"594","603",,58,10.1109/43.55189,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025438849&doi=10.1109%2f43.55189&partnerID=40&md5=a77cf23481ab717268d92fdd532bc8e4",Article,Scopus,2-s2.0-0025438849
"Maziasz, R.L., Hayes, J.P.","Layout Optimization of Static CMOS Functional Cells",1990,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","9","7",,"708","719",,17,10.1109/43.55210,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025464139&doi=10.1109%2f43.55210&partnerID=40&md5=82548ddcb34f62256b4c84f057aa05a0",Article,Scopus,2-s2.0-0025464139
"Bhattacharya, D., Hayes, J.P.","Designing for High-Level Test Generation",1990,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","9","7",,"752","766",,3,10.1109/43.55212,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025464666&doi=10.1109%2f43.55212&partnerID=40&md5=688792f3058ac63917897f10fcae1882",Article,Scopus,2-s2.0-0025464666
"Dutt, S., Hayes, J.P.","On Designing and Reconfiguring K-Fault-Tolerant Tree Architectures",1990,"IEEE Transactions on Computers","39","4",,"490","503",,35,10.1109/12.54842,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025419666&doi=10.1109%2f12.54842&partnerID=40&md5=15bb0d6b11d54dd29b5aaa690ded52ef",Article,Scopus,2-s2.0-0025419666
"Dutt, Shantanu, Hayes, John P.","Automorphic approach to the design of fault-tolerant multiprocessors",1989,"Digest of Papers - FTCS (Fault-Tolerant Computing Symposium)",,,,"496","503",,24,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024876336&partnerID=40&md5=2688ced16e6645b22ee5e9e6301da102",Conference Paper,Scopus,2-s2.0-0024876336
"Cerny, E., Hayes, J.P., Rumin, N.C.","Magnitude classes in switch-level modeling",1989,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"284","288",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024890981&partnerID=40&md5=fbef0ae472f9908814f8fe2429410699",Conference Paper,Scopus,2-s2.0-0024890981
"Harary, F., Hayes, J.P.","On meshy trees",1989,"International Journal of Computer Mathematics","29","2-4",,"131","138",,1,10.1080/00207168908803754,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80053519722&doi=10.1080%2f00207168908803754&partnerID=40&md5=2e4bd0a9d89da225b183c3abca5725f3",Article,Scopus,2-s2.0-80053519722
"Hayes, J.P., Mudge, T.","Hypercube Supercomputers",1989,"Proceedings of the IEEE","77","12",,"1829","1841",,71,10.1109/5.48826,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024940118&doi=10.1109%2f5.48826&partnerID=40&md5=42460ff46c8e61cd6f96a3d095dfab96",Article,Scopus,2-s2.0-0024940118
"Bhattacharya, D., Murray, B.T., Hayes, J.P.","High-Level Test Generation for VLSI",1989,"Computer","22","4",,"16","24",,2,10.1109/2.25379,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024646171&doi=10.1109%2f2.25379&partnerID=40&md5=c647fc1d8c693ad1d657cf2ba432f41a",Article,Scopus,2-s2.0-0024646171
"Dutt, Shantanu, Hayes, John P.","Design and reconfiguration strategies for near-optimal k-fault-tolerant tree architectures.",1988,"Digest of Papers - FTCS (Fault-Tolerant Computing Symposium)",,,,"328","333",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024126398&partnerID=40&md5=daeea9879a9d3e2ff3688c4c0e9796fc",Conference Paper,Scopus,2-s2.0-0024126398
"Murray, Brian T., Hayes, John P.","Hierarchical test generation using precomputed tests for modules",1988,"Digest of Papers - International Test Conference",,,,"221","229",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024122312&partnerID=40&md5=8eecb7ab8b216dc35fc28df395cdcc76",Conference Paper,Scopus,2-s2.0-0024122312
"Raghavan, Ram, Hayes, John P., Martin, William R.","Logic simulation on vector processors",1988,,,,,"268","271",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024168124&partnerID=40&md5=a4c31502193911933c4209b515d2a2f1",Conference Paper,Scopus,2-s2.0-0024168124
"Hayes, J.P., Meyer, J.F., Shin, K.G.","Multiprocessor systems for high performance high reliability applications",1988,"Proceedings of SPIE - The International Society for Optical Engineering","880",,,"142","149",,,10.1117/12.944045,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84958494456&doi=10.1117%2f12.944045&partnerID=40&md5=c9c1b7011f04d7cc77883a71abd38519",Article,Scopus,2-s2.0-84958494456
"You, Y., John, P.H.","Implementation of VLSI Self-Testing by Regularization",1988,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","7","12",,"1261","1271",,7,10.1109/43.16804,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024168133&doi=10.1109%2f43.16804&partnerID=40&md5=6527af823876eeb1f9480ea6fc4ae2ac",Article,Scopus,2-s2.0-0024168133
"Krishnan, M.S., Hayes, J.P.","A Normalized-Area Measure for VLSI Layouts",1988,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","7","3",,"411","419",,3,10.1109/43.3174,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023978677&doi=10.1109%2f43.3174&partnerID=40&md5=ff474e9547fa74950beafb5a65ddb47f",Article,Scopus,2-s2.0-0023978677
"Yanney, R.M., Hayes, J.P.","Fault recovery in distributed processing loop networks",1988,"Computer Networks and ISDN Systems","15","4",,"229","243",,,10.1016/0169-7552(88)90061-X,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023856062&doi=10.1016%2f0169-7552%2888%2990061-X&partnerID=40&md5=397a3d9ffe75093ea069627c828c1224",Article,Scopus,2-s2.0-0023856062
"Harary, F., Hayes, J.P., Wu, H.-J.","A survey of the theory of hypercube graphs",1988,"Computers and Mathematics with Applications","15","4",,"277","289",,134,10.1016/0898-1221(88)90213-1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022937687&doi=10.1016%2f0898-1221%2888%2990213-1&partnerID=40&md5=eb4ff030b52431fc2493eff5a0876a55",Article,Scopus,2-s2.0-0022937687
"Trombley, Henry W., Robinson, Andrew L., Hayes, John P.","MULTIPLEXED TEST STRUCTURES FOR IC PROCESS EVALUATION.",1987,"Digest of Papers - International Test Conference",,,,"451","457",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023530878&partnerID=40&md5=2e2efef52e8bc01072d1c8f333fa5006",Conference Paper,Scopus,2-s2.0-0023530878
"Hayes, John P.","INTRODUCTION TO SWITCH-LEVEL MODELING.",1987,"IEEE Design and Test of Computers","4","4",,"18","25",,9,10.1109/MDT.1987.295145,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023400368&doi=10.1109%2fMDT.1987.295145&partnerID=40&md5=ae5e5b5bde5f1482a6ba5b906c6bb8dd",Article,Scopus,2-s2.0-0023400368
"Hayes, John P.","DESIGN OF SELF-TESTING VLSI COMPONENTS.",1987,,,,,"56","59",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023174464&partnerID=40&md5=0cbb370b971c7dc11cacc50c9be77874",Conference Paper,Scopus,2-s2.0-0023174464
"Maziasz, Robert L., Hayes, John P.","LAYOUT OPTIMIZATION OF CMOS FUNCTIONAL CELLS.",1987,"Proceedings - Design Automation Conference",,,,"544","551",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023173253&partnerID=40&md5=033fb9c1669ddc21c8292174b703cb94",Conference Paper,Scopus,2-s2.0-0023173253
"Mudge, T.N., Hayes, J.P., Winsor, D.C.","Multiple Bus Architectures",1987,"Computer","20","6",,"42","48",,50,10.1109/MC.1987.1663590,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023367163&doi=10.1109%2fMC.1987.1663590&partnerID=40&md5=482de597911ee40c8391862e6493c864",Article,Scopus,2-s2.0-0023367163
"Yanney, Raif M., Hayes, John P.","FAULT RECOVERY IN LOOP NETWORKS.",1986,,,,,"313","320",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022940128&partnerID=40&md5=1299e48174c2baee105468cc59ac451f",Conference Paper,Scopus,2-s2.0-0022940128
"Hayes, John P., Mudge, Trevor N., Stout, Quentin F., Colley, Stephen, Palmer, John","ARCHITECTURE OF A HYPERCUBE SUPERCOMPUTER.",1986,"Proceedings of the International Conference on Parallel Processing",,,,"653","660",,91,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022874053&partnerID=40&md5=f84f57e473931d9ca5d3793ab95caf4e",Conference Paper,Scopus,2-s2.0-0022874053
"Hayes, John P.","DIGITAL SIMULATION WITH MULTIPLE LOGIC VALUES.",1986,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","CAD-5","2",,"274","283",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022705702&partnerID=40&md5=001e77c3235986ed4577fa54ab9b26f4",Article,Scopus,2-s2.0-0022705702
"Hayes, J.P.","Uncertainty, Energy, and Multiple-Valued Logics",1986,"IEEE Transactions on Computers","C-35","2",,"107","114",,5,10.1109/TC.1986.1676728,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022669758&doi=10.1109%2fTC.1986.1676728&partnerID=40&md5=0e76b3ebe9d07514ca62a3c53cf78bb0",Article,Scopus,2-s2.0-0022669758
"Hayes, J.P.","Pseudo-Boolean Logic Circuits",1986,"IEEE Transactions on Computers","C-35","7",,"602","612",,17,10.1109/TC.1986.1676801,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022752031&doi=10.1109%2fTC.1986.1676801&partnerID=40&md5=cb80060da070cdc49c8962a397a982dd",Article,Scopus,2-s2.0-0022752031
"Krishnan, M.S., Hayes, J.P.","An Array Layout Methodology for VLSI Circuits",1986,"IEEE Transactions on Computers","C-35","12",,"1055","1067",,2,10.1109/TC.1986.1676713,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022894545&doi=10.1109%2fTC.1986.1676713&partnerID=40&md5=f734169d0f38e813cd8da2bdff6df9f1",Article,Scopus,2-s2.0-0022894545
"Yanney, R.M., Hayes, J.P.","Distributed Recovery in Fault-Tolerant Multiprocessor Networks",1986,"IEEE Transactions on Computers","C-35","10",,"871","879",,9,10.1109/TC.1986.1676678,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022790642&doi=10.1109%2fTC.1986.1676678&partnerID=40&md5=8a2353c84e477e6301a1c8c75b2101ba",Article,Scopus,2-s2.0-0022790642
"Bhattacharya, D., Hayes, J.P.","FAST AND EASILY TESTABLE IMPLEMENTATION OF ARITHMETIC FUNCTIONS.",1986,"Digest of Papers - FTCS (Fault-Tolerant Computing Symposium)",,,,"324","329",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022565966&partnerID=40&md5=52b3de6b7bf03570c1f6a2140897432d",Conference Paper,Scopus,2-s2.0-0022565966
"Mudge, T.N., Hayes, J.P., Buzzard, G.D., Winsor, D.C.","Analysis of multiple-bus interconnection networks",1986,"Journal of Parallel and Distributed Computing","3","3",,"328","343",,21,10.1016/0743-7315(86)90019-5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022779003&doi=10.1016%2f0743-7315%2886%2990019-5&partnerID=40&md5=c0fe528b7033619acf05283b335a289f",Article,Scopus,2-s2.0-0022779003
"Shen, J.P., Hayes, J.P., Ciminiera, L., Serra, A.","Fault-tolerance and performance analysis of beta-networks",1986,"Parallel Computing","3","3",,"231","249",,,10.1016/0167-8191(86)90022-0,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022752655&doi=10.1016%2f0167-8191%2886%2990022-0&partnerID=40&md5=cdecec102718ebf968bb494c17088ec8",Article,Scopus,2-s2.0-0022752655
"Hayes, J.P., Mudge, T., Stout, Q.F., Colley, S., Palmer, J.","A Microprocessor-based Hypercube Supercomputer",1986,"IEEE Micro","6","5",,"6","17",,67,10.1109/MM.1986.304707,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022791361&doi=10.1109%2fMM.1986.304707&partnerID=40&md5=60c11d9bda71776836824bde7e995b67",Article,Scopus,2-s2.0-0022791361
"You, Younggap, Hayes, John P.","BUILT-IN TESTING APPROACH FOR REGULAR VLSI CIRCUITS.",1985,"Proceedings - IEEE International Symposium on Circuits and Systems",,,,"1309","1312",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022305585&partnerID=40&md5=f0c9a08e518bebe74f699ff7193dba98",Conference Paper,Scopus,2-s2.0-0022305585
"Bhattacharya, D., Hayes, J.P.","HIGH-LEVEL TEST GENERATION USING BUS FAULTS.",1985,"Digest of Papers - FTCS (Fault-Tolerant Computing Symposium)",,,,"65","70",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022207791&partnerID=40&md5=f551cd76c89d161f7622b639e7ca4687",Conference Paper,Scopus,2-s2.0-0022207791
"Hayes, John P.","FAULT MODELING.",1985,"IEEE Design and Test of Computers","2","2",,"88","95",,24,10.1109/MDT.1985.294873,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022045133&doi=10.1109%2fMDT.1985.294873&partnerID=40&md5=19a005cfe98c98507e5fdb004fe669a3",Article,Scopus,2-s2.0-0022045133
"You, Y., Hayes, J.P.","A Self-Testing Dynamic RAM Chip",1985,"IEEE Transactions on Electron Devices","32","2",,"508","515",,1,10.1109/T-ED.1985.21971,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945713472&doi=10.1109%2fT-ED.1985.21971&partnerID=40&md5=d20ebc45152f4849dd66207ac112a4e1",Article,Scopus,2-s2.0-84945713472
"You, Y., Hayes, J.P.","A Self-Testing Dynamic RAM Chip",1985,"IEEE Journal of Solid-State Circuits","20","1",,"428","435",,18,10.1109/JSSC.1985.1052325,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022009191&doi=10.1109%2fJSSC.1985.1052325&partnerID=40&md5=b1edd09f8b5f9cb5973a9a98138eff1e",Article,Scopus,2-s2.0-0022009191
"Hayes, John P.","SYSTEMATIC APPROACH TO MULTIVALUED DIGITAL SIMULATION.",1984,,,,,"177","182",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0021567523&partnerID=40&md5=f0a6bf3c1c0867459f5ea4e3ad9e0562",Conference Paper,Scopus,2-s2.0-0021567523
"You, Younggap, Hayes, John P.","SELF-TESTING DYNAMIC RAM CHIP.",1984,,,,,"159","168",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0021541954&partnerID=40&md5=c103d522ea58f8a20f0c430f958c3d2c",Conference Paper,Scopus,2-s2.0-0021541954
"Mudge, T.N., Hayes, J.P., Buzzard, G.D., Winsor, D.C.","ANALYSIS OF MULTIPLE BUS INTERCONNECTION NETWORKS.",1984,"Proceedings of the International Conference on Parallel Processing",,,,"228","232",,25,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0021545838&partnerID=40&md5=dd48bc58c73cadd16cc3f09aadb4a6c4",Conference Paper,Scopus,2-s2.0-0021545838
"Hayes, J.P.","Foreword—Reliable and Foult-Tolerant Computing",1984,"IEEE Transactions on Computers","C-33","6",,"465","466",,,10.1109/TC.1984.1676469,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944980143&doi=10.1109%2fTC.1984.1676469&partnerID=40&md5=b5338adadca5c4ed7f92bcbc31863fee",Editorial,Scopus,2-s2.0-84944980143
"Hayes, J.P.","Fault Modeling for Digital MOS Integrated Circuits",1984,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","3","3",,"200","208",,16,10.1109/TCAD.1984.1270076,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0021460599&doi=10.1109%2fTCAD.1984.1270076&partnerID=40&md5=fe5a64d0643e43ce15c7f0f505075685",Article,Scopus,2-s2.0-0021460599
"Kawai, Masato, Hayes, John P.","EXPERIMENTAL MOS FAULT SIMULATION PROGRAM CSASIM.",1984,"Proceedings - Design Automation Conference",,,,"2","9",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0021197567&partnerID=40&md5=2a260091481e5b81115d5de1363b4944",Conference Paper,Scopus,2-s2.0-0021197567
"Yanney, R.M., Hayes, J.P.","DISTRIBUTED RECOVERY IN FAULT-TOLERANT MULTIPROCESSOR NETWORKS.",1984,"Proceedings - International Conference on Distributed Computing Systems",,,,"514","525",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0021165326&partnerID=40&md5=00db528dde8bf47f880affcdf85cbc40",Conference Paper,Scopus,2-s2.0-0021165326
"Shen, J.P., Hayes, J.P.","Fault-Tolerance of Dynamic-Full-Access Interconnection Networks",1984,"IEEE Transactions on Computers","C-33","3",,"241","248",,20,10.1109/TC.1984.1676421,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0021392581&doi=10.1109%2fTC.1984.1676421&partnerID=40&md5=ac310929054a562f28673242854470ec",Article,Scopus,2-s2.0-0021392581
"Hayes, J.P.","A Unified Switching Theory with Applications to VLSI Design",1982,"Proceedings of the IEEE","70","10",,"1140","1151",,36,10.1109/PROC.1982.12446,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0020191676&doi=10.1109%2fPROC.1982.12446&partnerID=40&md5=3719403f7cc80849e31b57b8c2d188e6",Article,Scopus,2-s2.0-0020191676
"Shen, John P., Hayes, John P.","SYNTHESIS OF FAULT-TOLERANT BETA-NETWORKS.",1982,"Digest of Papers - FTCS (Fault-Tolerant Computing Symposium)",,,,"201","208",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0019930816&partnerID=40&md5=b4625cea9fb429e77aec37d4c3b96774",Conference Paper,Scopus,2-s2.0-0019930816
"Hayes, John P.","SURVEY OF bit-SLICED COMPUTER DESIGN.",1981,"Journal of Digital Systems","5","3",,"203","250",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0019607563&partnerID=40&md5=77218d21f1d3ffbef51169a30e03d224",Article,Scopus,2-s2.0-0019607563
"Sridhar, T., Hayes, John P.","SELF-TESTING BIT-SLICED MICROCOMPUTERS.",1981,"Digest of Papers - IEEE Computer Society International Conference",,,,"312","316",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0019537262&partnerID=40&md5=60955ad3688cad1e2ad1f73c8b9c1299",Article,Scopus,2-s2.0-0019537262
"Sridhar, T., Hayes, J.P.","Design of Easily Testable Bit-Sliced Systems",1981,"IEEE Transactions on Circuits and Systems","28","11",,"1046","1058",,6,10.1109/TCS.1981.1084935,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0019632998&doi=10.1109%2fTCS.1981.1084935&partnerID=40&md5=c12cf8cf48ba56583a20213b27168b24",Article,Scopus,2-s2.0-0019632998
"Sridhar, T., Hayes, J.P.","A Functional Approach to Testing Bit-Sliced Microprocessors",1981,"IEEE Transactions on Computers","C-30","8",,"563","571",,27,10.1109/TC.1981.1675841,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0019597550&doi=10.1109%2fTC.1981.1675841&partnerID=40&md5=96a51097e7a43c4479673e9175ba273d",Article,Scopus,2-s2.0-0019597550
"Hayes, J.P.","Technology changes in personal computers",1980,"IEEE Transactions on Systems, Man and Cybernetics","10","8",,"476","480",,1,10.1109/TSMC.1980.4308537,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0019132465&doi=10.1109%2fTSMC.1980.4308537&partnerID=40&md5=2700d8a926f13b1e00468fd6a869467e",Article,Scopus,2-s2.0-0019132465
"Hayes, John P.","CALCULUS FOR TESTING COMPLEX DIGITAL SYSTEMS.",1980,"Digest of Papers - FTCS (Fault-Tolerant Computing Symposium)",,,,"115","120",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0019282611&partnerID=40&md5=2d65eb6c55592e728ae6a35f9b045038",Article,Scopus,2-s2.0-0019282611
"Hayes, J.P.","Testing Memories for Single-Cell Pattern-Sensitive Faults",1980,"IEEE Transactions on Computers","C-29","3",,"249","254",,54,10.1109/TC.1980.1675556,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0018997597&doi=10.1109%2fTC.1980.1675556&partnerID=40&md5=cb1132d45ea9e9510de9a8bb1d70c082",Article,Scopus,2-s2.0-0018997597
"Goundan, A., Hayes, J.","Design of Totally Fault Locatable Combinational Networks",1980,"IEEE Transactions on Computers","C-29","1",,"33","44",,4,10.1109/TC.1980.1675454,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0018915457&doi=10.1109%2fTC.1980.1675454&partnerID=40&md5=134158eac32c5dce26916fe15032dbb3",Article,Scopus,2-s2.0-0018915457
"Hayes, J.P., McCluskey, E.J.","Testability Considerations in Microprocessor-Based Design",1980,"Computer","13","3",,"17","26",,10,10.1109/MC.1980.1653526,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0018996484&doi=10.1109%2fMC.1980.1653526&partnerID=40&md5=ac978fb3842b3bfc8bf3c8e3c06e1653",Article,Scopus,2-s2.0-0018996484
"Goundan, A., Hayes, J.P.","Identification of Equivalent Faults in Logic Networks",1980,"IEEE Transactions on Computers","C-29","11",,"978","985",,11,10.1109/TC.1980.1675492,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0019080569&doi=10.1109%2fTC.1980.1675492&partnerID=40&md5=f0d62f9ce2fb6fb50d31550c988fb418",Article,Scopus,2-s2.0-0019080569
"Hayes, John P.","TEST GENERATION USING EQUIVALENT NORMAL FORMS.",1979,"Journal of Design Automation &amp; Fault-Tolerant Computing","3","3-4",,"131","154",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0018752742&partnerID=40&md5=35a5e0e37e883c253f92365edd7bcb43",Article,Scopus,2-s2.0-0018752742
"Sridhar, T., Hayes, J.P.","TESTING BIT-SLICED MICROPROCESSORS.",1979,"Proceedings - Annual International Conference on Fault-Tolerant Computing",,,,"211","218",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0018296224&partnerID=40&md5=82153eeb791a7c4a1221354ad72bbaeb",Article,Scopus,2-s2.0-0018296224
"Nilles, J.M., Gray, P., Roy Carlson Jr., F., Hayes, J.","Personal computers and society",1979,"Telecommunications Policy","3","1",,"65","70",,,10.1016/0308-5961(79)90024-7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49249143419&doi=10.1016%2f0308-5961%2879%2990024-7&partnerID=40&md5=9e2a3d8451943dbb5a48c506c45b3efa",Article,Scopus,2-s2.0-49249143419
"Hayes, John P., Yanney, Raif","FAULT RECOVERY IN MULTIPROCESSOR NETWORKS.",1978,"Proceedings - Annual International Conference on Fault-Tolerant Computing",,,,"123","128",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0018048006&partnerID=40&md5=dd94386777aa5e047df4a517a0bd917a",Article,Scopus,2-s2.0-0018048006
"Hayes, J.P.","COMPONENT EXPANSION TECHNIQUES IN COMPUTER DESIGN.",1978,"Digital Processes","4","3-4",,"295","312",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0018009645&partnerID=40&md5=ab6ef17d16f42008689c15e103bbf653",Article,Scopus,2-s2.0-0018009645
"Hayes, J.P.","Path Complexity of Logic Networks",1978,"IEEE Transactions on Computers","C-27","5",,"459","462",,5,10.1109/TC.1978.1675127,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0017969063&doi=10.1109%2fTC.1978.1675127&partnerID=40&md5=8f86ebafa2a23ed83079acc189c7f208",Article,Scopus,2-s2.0-0017969063
"Hayes, J.P.","Generation of Optimal Transition Count Tests",1978,"IEEE Transactions on Computers","C-27","1",,"36","41",,7,10.1109/TC.1978.1674950,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0017924887&doi=10.1109%2fTC.1978.1674950&partnerID=40&md5=018d066f75b09188b065d6239783b1a7",Article,Scopus,2-s2.0-0017924887
"Hayes, John P.","CHECK SUM METHODS FOR TEST DATA COMPRESSION.",1976,"J Des Autom Fault Tolerant Comput","1","1",,"3","17",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0017007095&partnerID=40&md5=23cf5d4f3e61da72c7d19ee8cb259524",Article,Scopus,2-s2.0-0017007095
"Hayes, J.P.","Enumeration of Fanout-Free Boolean Functions",1976,"Journal of the ACM (JACM)","23","4",,"700","709",,7,10.1145/321978.321988,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0017009638&doi=10.1145%2f321978.321988&partnerID=40&md5=3b6bc56a64162c5ba2d2b9c6f371fc4c",Article,Scopus,2-s2.0-0017009638
"Hayes, J.P.","On the Properties of Irredundant Logic Networks",1976,"IEEE Transactions on Computers","C-25","9",,"884","892",,11,10.1109/TC.1976.1674713,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0016994352&doi=10.1109%2fTC.1976.1674713&partnerID=40&md5=d3e0cf7ef61307d0b98c2b9202fb6ae4",Article,Scopus,2-s2.0-0016994352
"Hayes, J.P.","Transition Count Testing of Combinational Logic Circuits",1976,"IEEE Transactions on Computers","C-25","6",,"613","620",,73,10.1109/TC.1976.1674661,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0016961340&doi=10.1109%2fTC.1976.1674661&partnerID=40&md5=57829068944fa82da5cf83addbae02dc",Article,Scopus,2-s2.0-0016961340
"Hayes, J.P.","A Graph Model for Fault-Tolerant Computing Systems",1976,"IEEE Transactions on Computers","C-25","9",,"875","884",,121,10.1109/TC.1976.1674712,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0016992757&doi=10.1109%2fTC.1976.1674712&partnerID=40&md5=2ab54bb2bfb0cf67d8e2545ef4e2bac4",Article,Scopus,2-s2.0-0016992757
"Hayes, J.P.","The Fanout Structure of Switching Functions",1975,"Journal of the ACM (JACM)","22","4",,"551","571",,26,10.1145/321906.321918,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0016562774&doi=10.1145%2f321906.321918&partnerID=40&md5=5e142e4ec3f11c1593e3de8a0be7cf50",Article,Scopus,2-s2.0-0016562774
"Hayes, J.P.","Detection of Pattern-Sensitive Faults in Random-Access Memories",1975,"IEEE Transactions on Computers","C-24","2",,"150","157",,63,10.1109/T-C.1975.224182,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0016470497&doi=10.1109%2fT-C.1975.224182&partnerID=40&md5=8ce191de7d41030f3e37118d0dd078d8",Article,Scopus,2-s2.0-0016470497
"Hayes, J.P.","On Modifying Logic Networks to Improve Their Diagnosability",1974,"IEEE Transactions on Computers","C-23","1",,"56","62",,26,10.1109/T-C.1974.223777,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0015986205&doi=10.1109%2fT-C.1974.223777&partnerID=40&md5=e5ca8e4fe96f54b06f3414579bbbb4cc",Article,Scopus,2-s2.0-0015986205
"Hayes, J.P., Friedman, A.D.","Test Point Placement to Simplify Fault Detection",1974,"IEEE Transactions on Computers","C-23","7",,"727","735",,40,10.1109/T-C.1974.224021,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0016080118&doi=10.1109%2fT-C.1974.224021&partnerID=40&md5=a0eef8a73ab3e00200df835a80f195d1",Article,Scopus,2-s2.0-0016080118
"Hayes, J.P., Friedman, Arthur D.","TEST POINT PLACEMENT TO SIMPLIFY FAULT DETECTION.",1973,,,,,"73","78",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0015752131&partnerID=40&md5=8d91acf4e8e347c62c65e6abe7973e0c",Article,Scopus,2-s2.0-0015752131
"Hayes, J.P.","On Realizations of Boolean Functions Requiring a Minimal or Near-Minimal Number of Tests",1971,"IEEE Transactions on Computers","C-20","12",,"1506","1513",,28,10.1109/T-C.1971.223163,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0015203081&doi=10.1109%2fT-C.1971.223163&partnerID=40&md5=948d9034c33ef86c5bc1d98e6b602eb4",Article,Scopus,2-s2.0-0015203081
"Hayes, J.P.","A NAND Model for Fault Diagnosis in Combinational Logic Networks",1971,"IEEE Transactions on Computers","C-20","12",,"1496","1506",,47,10.1109/T-C.1971.223162,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0015198646&doi=10.1109%2fT-C.1971.223162&partnerID=40&md5=a7c5a83e878370fe1a1a9690474eca65",Article,Scopus,2-s2.0-0015198646
