# compile vhdl design source files
vhdl xil_defaultlib  \
"project_tb_func_synth.vhd" \
"//vmware-host/Shared Folders/Scrivania/FSM_testbench1.vhd" \

# Do not sort compile order
nosort
