{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.73741,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79256,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0625859,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0677066,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00909541,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0677066,
	"finish__design__instance__count__class:antenna_cell": 177,
	"finish__design__instance__area__class:antenna_cell": 442.925,
	"finish__design__instance__count__class:clock_buffer": 440,
	"finish__design__instance__area__class:clock_buffer": 9479.09,
	"finish__design__instance__count__class:timing_repair_buffer": 1607,
	"finish__design__instance__area__class:timing_repair_buffer": 18341.3,
	"finish__design__instance__count__class:inverter": 658,
	"finish__design__instance__area__class:inverter": 2676.32,
	"finish__design__instance__count__class:clock_inverter": 196,
	"finish__design__instance__area__class:clock_inverter": 2235.89,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 79266,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11808,
	"finish__design__instance__area__class:multi_input_combinational_cell": 160665,
	"finish__design__instance__count": 17673,
	"finish__design__instance__area": 273107,
	"finish__timing__setup__tns": -186.485,
	"finish__timing__setup__ws": -3.14381,
	"finish__clock__skew__setup": 0.122703,
	"finish__clock__skew__hold": 0.122703,
	"finish__timing__drv__max_slew_limit": -0.0049211,
	"finish__timing__drv__max_slew": 23,
	"finish__timing__drv__max_cap_limit": 0.850609,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 525,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.387902,
	"finish__power__switching__total": 0.479889,
	"finish__power__leakage__total": 1.08195e-07,
	"finish__power__total": 0.867791,
	"finish__design__io": 771,
	"finish__design__die__area": 539924,
	"finish__design__core__area": 533832,
	"finish__design__instance__count": 24828,
	"finish__design__instance__area": 282059,
	"finish__design__instance__count__stdcell": 24828,
	"finish__design__instance__area__stdcell": 282059,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.528367,
	"finish__design__instance__utilization__stdcell": 0.528367,
	"finish__design__rows": 268,
	"finish__design__rows:unithd": 268,
	"finish__design__sites": 426656,
	"finish__design__sites:unithd": 426656,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}