{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589285898831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589285898832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 15:18:18 2020 " "Processing started: Tue May 12 15:18:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589285898832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589285898832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_UART_visualization -c DE2_115_UART_visualization " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_UART_visualization -c DE2_115_UART_visualization" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589285898833 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1589285899260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BTN_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file BTN_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BTN_counter " "Found entity 1: BTN_counter" {  } { { "BTN_counter.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/BTN_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589285919123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589285919123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UTx.v 1 1 " "Found 1 design units, including 1 entities, in source file UTx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UTx " "Found entity 1: UTx" {  } { { "UTx.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/UTx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589285919125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589285919125 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte uart_trans.v(20) " "Verilog HDL Declaration warning at uart_trans.v(20): \"byte\" is SystemVerilog-2005 keyword" {  } { { "uart_trans.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/uart_trans.v" 20 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1589285919126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_trans " "Found entity 1: uart_trans" {  } { { "uart_trans.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/uart_trans.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589285919126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589285919126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_uart_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file top_uart_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_uart_trans " "Found entity 1: top_uart_trans" {  } { { "top_uart_trans.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/top_uart_trans.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589285919128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589285919128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Gen_saw.v 1 1 " "Found 1 design units, including 1 entities, in source file Gen_saw.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gen_saw " "Found entity 1: Gen_saw" {  } { { "Gen_saw.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/Gen_saw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589285919129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589285919129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Gen_parabola_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file Gen_parabola_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gen_parabola_trans " "Found entity 1: Gen_parabola_trans" {  } { { "Gen_parabola_trans.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/Gen_parabola_trans.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589285919130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589285919130 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte CRC16_trans.v(4) " "Verilog HDL Declaration warning at CRC16_trans.v(4): \"byte\" is SystemVerilog-2005 keyword" {  } { { "CRC16_trans.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/CRC16_trans.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1589285919131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CRC16_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file CRC16_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC16_trans " "Found entity 1: CRC16_trans" {  } { { "CRC16_trans.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/CRC16_trans.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589285919131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589285919131 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "number_of_bytes uart_trans.v 2 top_uart_rx.v(2) " "Verilog HDL macro warning at top_uart_rx.v(2): overriding existing definition for macro \"number_of_bytes\", which was defined in \"uart_trans.v\", line 2" {  } { { "top_uart_rx.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/top_uart_rx.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1589285919132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file top_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_uart_rx " "Found entity 1: top_uart_rx" {  } { { "top_uart_rx.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/top_uart_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589285919133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589285919133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589285919134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589285919134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_uart " "Found entity 1: fifo_uart" {  } { { "fifo_uart.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/fifo_uart.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589285919136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589285919136 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte CRC16.v(4) " "Verilog HDL Declaration warning at CRC16.v(4): \"byte\" is SystemVerilog-2005 keyword" {  } { { "CRC16.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/CRC16.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1589285919137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CRC16.v 1 1 " "Found 1 design units, including 1 entities, in source file CRC16.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC16 " "Found entity 1: CRC16" {  } { { "CRC16.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/CRC16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589285919137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589285919137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRAM_control.v 1 1 " "Found 1 design units, including 1 entities, in source file SRAM_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_control " "Found entity 1: SRAM_control" {  } { { "SRAM_control.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/SRAM_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589285919138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589285919138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.v 1 1 " "Found 1 design units, including 1 entities, in source file button.v" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "button.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589285919139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589285919139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file SRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/SRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589285919141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589285919141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_signals.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_signals.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_signals " "Found entity 1: VGA_signals" {  } { { "VGA_signals.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/VGA_signals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589285919142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589285919142 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 DE2_115_UART_visualization.v(262) " "Verilog HDL Expression warning at DE2_115_UART_visualization.v(262): truncated literal to match 7 bits" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 262 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1589285919144 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 DE2_115_UART_visualization.v(263) " "Verilog HDL Expression warning at DE2_115_UART_visualization.v(263): truncated literal to match 7 bits" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 263 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1589285919144 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 DE2_115_UART_visualization.v(264) " "Verilog HDL Expression warning at DE2_115_UART_visualization.v(264): truncated literal to match 7 bits" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 264 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1589285919145 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 DE2_115_UART_visualization.v(265) " "Verilog HDL Expression warning at DE2_115_UART_visualization.v(265): truncated literal to match 7 bits" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 265 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1589285919145 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 DE2_115_UART_visualization.v(266) " "Verilog HDL Expression warning at DE2_115_UART_visualization.v(266): truncated literal to match 7 bits" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 266 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1589285919145 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 DE2_115_UART_visualization.v(267) " "Verilog HDL Expression warning at DE2_115_UART_visualization.v(267): truncated literal to match 7 bits" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 267 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1589285919145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE2_115_UART_visualization.v 1 1 " "Found 1 design units, including 1 entities, in source file DE2_115_UART_visualization.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_UART_visualization " "Found entity 1: DE2_115_UART_visualization" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589285919145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589285919145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "F78m75.v 1 1 " "Found 1 design units, including 1 entities, in source file F78m75.v" { { "Info" "ISGN_ENTITY_NAME" "1 F78m75 " "Found entity 1: F78m75" {  } { { "F78m75.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/F78m75.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589285919147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589285919147 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "next uart_trans.v(24) " "Verilog HDL Implicit Net warning at uart_trans.v(24): created implicit net for \"next\"" {  } { { "uart_trans.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/uart_trans.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285919147 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_UART_visualization " "Elaborating entity \"DE2_115_UART_visualization\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589285919262 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clr_end DE2_115_UART_visualization.v(100) " "Verilog HDL or VHDL warning at DE2_115_UART_visualization.v(100): object \"clr_end\" assigned a value but never read" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589285919269 "|DE2_115_UART_visualization"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE2_115_UART_visualization.v(225) " "Verilog HDL Case Statement warning at DE2_115_UART_visualization.v(225): case item expression never matches the case expression" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 225 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589285919270 "|DE2_115_UART_visualization"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE2_115_UART_visualization.v(226) " "Verilog HDL Case Statement warning at DE2_115_UART_visualization.v(226): case item expression never matches the case expression" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 226 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589285919270 "|DE2_115_UART_visualization"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE2_115_UART_visualization.v(227) " "Verilog HDL Case Statement warning at DE2_115_UART_visualization.v(227): case item expression never matches the case expression" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 227 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589285919270 "|DE2_115_UART_visualization"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE2_115_UART_visualization.v(228) " "Verilog HDL Case Statement warning at DE2_115_UART_visualization.v(228): case item expression never matches the case expression" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 228 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589285919270 "|DE2_115_UART_visualization"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE2_115_UART_visualization.v(229) " "Verilog HDL Case Statement warning at DE2_115_UART_visualization.v(229): case item expression never matches the case expression" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 229 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589285919270 "|DE2_115_UART_visualization"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE2_115_UART_visualization.v(230) " "Verilog HDL Case Statement warning at DE2_115_UART_visualization.v(230): case item expression never matches the case expression" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 230 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589285919270 "|DE2_115_UART_visualization"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE2_115_UART_visualization.v(231) " "Verilog HDL Case Statement warning at DE2_115_UART_visualization.v(231): case item expression never matches the case expression" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 231 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589285919270 "|DE2_115_UART_visualization"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE2_115_UART_visualization.v(232) " "Verilog HDL Case Statement warning at DE2_115_UART_visualization.v(232): case item expression never matches the case expression" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 232 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589285919270 "|DE2_115_UART_visualization"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] DE2_115_UART_visualization.v(16) " "Output port \"LEDG\[8\]\" at DE2_115_UART_visualization.v(16) has no driver" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589285919270 "|DE2_115_UART_visualization"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT DE2_115_UART_visualization.v(13) " "Output port \"SMA_CLKOUT\" at DE2_115_UART_visualization.v(13) has no driver" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589285919270 "|DE2_115_UART_visualization"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_RTS DE2_115_UART_visualization.v(40) " "Output port \"UART_RTS\" at DE2_115_UART_visualization.v(40) has no driver" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589285919270 "|DE2_115_UART_visualization"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2_115_UART_visualization.v(42) " "Output port \"UART_TXD\" at DE2_115_UART_visualization.v(42) has no driver" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589285919270 "|DE2_115_UART_visualization"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F78m75 F78m75:F78m75_inst " "Elaborating entity \"F78m75\" for hierarchy \"F78m75:F78m75_inst\"" {  } { { "DE2_115_UART_visualization.v" "F78m75_inst" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285919272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll F78m75:F78m75_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"F78m75:F78m75_inst\|altpll:altpll_component\"" {  } { { "F78m75.v" "altpll_component" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/F78m75.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285919369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "F78m75:F78m75_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"F78m75:F78m75_inst\|altpll:altpll_component\"" {  } { { "F78m75.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/F78m75.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285919371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F78m75:F78m75_inst\|altpll:altpll_component " "Instantiated megafunction \"F78m75:F78m75_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 40 " "Parameter \"clk0_divide_by\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 63 " "Parameter \"clk0_multiply_by\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=F78m75 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=F78m75\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbout PORT_UNUSED " "Parameter \"port_fbout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk6 PORT_UNUSED " "Parameter \"port_clk6\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk7 PORT_UNUSED " "Parameter \"port_clk7\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk8 PORT_UNUSED " "Parameter \"port_clk8\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk9 PORT_UNUSED " "Parameter \"port_clk9\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "using_fbmimicbidir_port OFF " "Parameter \"using_fbmimicbidir_port\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 10 " "Parameter \"width_clock\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919372 ""}  } { { "F78m75.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/F78m75.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589285919372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/F78m75_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/F78m75_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 F78m75_altpll " "Found entity 1: F78m75_altpll" {  } { { "db/F78m75_altpll.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/db/F78m75_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589285919464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589285919464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F78m75_altpll F78m75:F78m75_inst\|altpll:altpll_component\|F78m75_altpll:auto_generated " "Elaborating entity \"F78m75_altpll\" for hierarchy \"F78m75:F78m75_inst\|altpll:altpll_component\|F78m75_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/andrey/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285919465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_signals VGA_signals:VGA_signals " "Elaborating entity \"VGA_signals\" for hierarchy \"VGA_signals:VGA_signals\"" {  } { { "DE2_115_UART_visualization.v" "VGA_signals" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285919469 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA_signals.v(48) " "Verilog HDL assignment warning at VGA_signals.v(48): truncated value with size 32 to match size of target (12)" {  } { { "VGA_signals.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/VGA_signals.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919471 "|DE2_115_UART_visualization|VGA_signals:VGA_signals"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_signals.v(50) " "Verilog HDL assignment warning at VGA_signals.v(50): truncated value with size 32 to match size of target (10)" {  } { { "VGA_signals.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/VGA_signals.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919471 "|DE2_115_UART_visualization|VGA_signals:VGA_signals"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_signals.v(64) " "Verilog HDL assignment warning at VGA_signals.v(64): truncated value with size 32 to match size of target (1)" {  } { { "VGA_signals.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/VGA_signals.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919471 "|DE2_115_UART_visualization|VGA_signals:VGA_signals"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_signals.v(65) " "Verilog HDL assignment warning at VGA_signals.v(65): truncated value with size 32 to match size of target (1)" {  } { { "VGA_signals.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/VGA_signals.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919471 "|DE2_115_UART_visualization|VGA_signals:VGA_signals"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_signals.v(67) " "Verilog HDL assignment warning at VGA_signals.v(67): truncated value with size 32 to match size of target (1)" {  } { { "VGA_signals.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/VGA_signals.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919471 "|DE2_115_UART_visualization|VGA_signals:VGA_signals"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_signals.v(68) " "Verilog HDL assignment warning at VGA_signals.v(68): truncated value with size 32 to match size of target (1)" {  } { { "VGA_signals.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/VGA_signals.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919471 "|DE2_115_UART_visualization|VGA_signals:VGA_signals"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM SRAM:SRAM " "Elaborating entity \"SRAM\" for hierarchy \"SRAM:SRAM\"" {  } { { "DE2_115_UART_visualization.v" "SRAM" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285919472 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "strings_counter SRAM.v(35) " "Verilog HDL or VHDL warning at SRAM.v(35): object \"strings_counter\" assigned a value but never read" {  } { { "SRAM.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/SRAM.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589285919475 "|DE2_115_UART_visualization|SRAM:SRAM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ver_addr SRAM.v(37) " "Verilog HDL or VHDL warning at SRAM.v(37): object \"ver_addr\" assigned a value but never read" {  } { { "SRAM.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/SRAM.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589285919475 "|DE2_115_UART_visualization|SRAM:SRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 SRAM.v(54) " "Verilog HDL assignment warning at SRAM.v(54): truncated value with size 32 to match size of target (20)" {  } { { "SRAM.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/SRAM.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919475 "|DE2_115_UART_visualization|SRAM:SRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SRAM.v(61) " "Verilog HDL assignment warning at SRAM.v(61): truncated value with size 32 to match size of target (1)" {  } { { "SRAM.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/SRAM.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919475 "|DE2_115_UART_visualization|SRAM:SRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SRAM.v(64) " "Verilog HDL assignment warning at SRAM.v(64): truncated value with size 32 to match size of target (1)" {  } { { "SRAM.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/SRAM.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919475 "|DE2_115_UART_visualization|SRAM:SRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SRAM.v(83) " "Verilog HDL assignment warning at SRAM.v(83): truncated value with size 32 to match size of target (10)" {  } { { "SRAM.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/SRAM.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919475 "|DE2_115_UART_visualization|SRAM:SRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_control SRAM_control:SRAM_control " "Elaborating entity \"SRAM_control\" for hierarchy \"SRAM_control:SRAM_control\"" {  } { { "DE2_115_UART_visualization.v" "SRAM_control" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285919476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SRAM_control.v(23) " "Verilog HDL assignment warning at SRAM_control.v(23): truncated value with size 32 to match size of target (1)" {  } { { "SRAM_control.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/SRAM_control.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919477 "|DE2_115_UART_visualization|SRAM_control:SRAM_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SRAM_control.v(24) " "Verilog HDL assignment warning at SRAM_control.v(24): truncated value with size 32 to match size of target (1)" {  } { { "SRAM_control.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/SRAM_control.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919477 "|DE2_115_UART_visualization|SRAM_control:SRAM_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SRAM_control.v(28) " "Verilog HDL assignment warning at SRAM_control.v(28): truncated value with size 32 to match size of target (1)" {  } { { "SRAM_control.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/SRAM_control.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919477 "|DE2_115_UART_visualization|SRAM_control:SRAM_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SRAM_control.v(29) " "Verilog HDL assignment warning at SRAM_control.v(29): truncated value with size 32 to match size of target (1)" {  } { { "SRAM_control.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/SRAM_control.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919477 "|DE2_115_UART_visualization|SRAM_control:SRAM_control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "nCE SRAM_control.v(11) " "Output port \"nCE\" at SRAM_control.v(11) has no driver" {  } { { "SRAM_control.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/SRAM_control.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589285919478 "|DE2_115_UART_visualization|SRAM_control:SRAM_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button button:button_0 " "Elaborating entity \"button\" for hierarchy \"button:button_0\"" {  } { { "DE2_115_UART_visualization.v" "button_0" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285919479 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 button.v(18) " "Verilog HDL assignment warning at button.v(18): truncated value with size 32 to match size of target (18)" {  } { { "button.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/button.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919480 "|DE2_115_UART_visualization|button:button"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 button.v(19) " "Verilog HDL assignment warning at button.v(19): truncated value with size 32 to match size of target (18)" {  } { { "button.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/button.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919480 "|DE2_115_UART_visualization|button:button"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 button.v(20) " "Verilog HDL assignment warning at button.v(20): truncated value with size 32 to match size of target (1)" {  } { { "button.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/button.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919480 "|DE2_115_UART_visualization|button:button"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_uart_rx top_uart_rx:top_uart_rx " "Elaborating entity \"top_uart_rx\" for hierarchy \"top_uart_rx:top_uart_rx\"" {  } { { "DE2_115_UART_visualization.v" "top_uart_rx" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285919484 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 top_uart_rx.v(67) " "Verilog HDL assignment warning at top_uart_rx.v(67): truncated value with size 32 to match size of target (9)" {  } { { "top_uart_rx.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/top_uart_rx.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919487 "|DE2_115_UART_visualization|top_uart_rx:top_uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_uart_rx.v(68) " "Verilog HDL assignment warning at top_uart_rx.v(68): truncated value with size 32 to match size of target (1)" {  } { { "top_uart_rx.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/top_uart_rx.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919487 "|DE2_115_UART_visualization|top_uart_rx:top_uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_uart_rx.v(70) " "Verilog HDL assignment warning at top_uart_rx.v(70): truncated value with size 32 to match size of target (1)" {  } { { "top_uart_rx.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/top_uart_rx.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919487 "|DE2_115_UART_visualization|top_uart_rx:top_uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_uart_rx.v(77) " "Verilog HDL assignment warning at top_uart_rx.v(77): truncated value with size 32 to match size of target (1)" {  } { { "top_uart_rx.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/top_uart_rx.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919487 "|DE2_115_UART_visualization|top_uart_rx:top_uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_uart_rx.v(78) " "Verilog HDL assignment warning at top_uart_rx.v(78): truncated value with size 32 to match size of target (4)" {  } { { "top_uart_rx.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/top_uart_rx.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919487 "|DE2_115_UART_visualization|top_uart_rx:top_uart_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver top_uart_rx:top_uart_rx\|receiver:receiver " "Elaborating entity \"receiver\" for hierarchy \"top_uart_rx:top_uart_rx\|receiver:receiver\"" {  } { { "top_uart_rx.v" "receiver" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/top_uart_rx.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285919487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 receiver.v(20) " "Verilog HDL assignment warning at receiver.v(20): truncated value with size 32 to match size of target (4)" {  } { { "receiver.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/receiver.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919489 "|DE2_115_UART_visualization|top_uart_rx:top_uart_rx|receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 receiver.v(25) " "Verilog HDL assignment warning at receiver.v(25): truncated value with size 32 to match size of target (4)" {  } { { "receiver.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/receiver.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919489 "|DE2_115_UART_visualization|top_uart_rx:top_uart_rx|receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 receiver.v(26) " "Verilog HDL assignment warning at receiver.v(26): truncated value with size 32 to match size of target (4)" {  } { { "receiver.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/receiver.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919489 "|DE2_115_UART_visualization|top_uart_rx:top_uart_rx|receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 receiver.v(27) " "Verilog HDL assignment warning at receiver.v(27): truncated value with size 32 to match size of target (1)" {  } { { "receiver.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/receiver.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919489 "|DE2_115_UART_visualization|top_uart_rx:top_uart_rx|receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 receiver.v(30) " "Verilog HDL assignment warning at receiver.v(30): truncated value with size 32 to match size of target (1)" {  } { { "receiver.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/receiver.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919489 "|DE2_115_UART_visualization|top_uart_rx:top_uart_rx|receiver:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC16 top_uart_rx:top_uart_rx\|CRC16:CRC16 " "Elaborating entity \"CRC16\" for hierarchy \"top_uart_rx:top_uart_rx\|CRC16:CRC16\"" {  } { { "top_uart_rx.v" "CRC16" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/top_uart_rx.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285919490 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xor_sh CRC16.v(13) " "Verilog HDL or VHDL warning at CRC16.v(13): object \"xor_sh\" assigned a value but never read" {  } { { "CRC16.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/CRC16.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589285919491 "|DE2_115_UART_visualization|top_uart_rx:top_uart_rx|CRC16:CRC16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CRC16.v(31) " "Verilog HDL assignment warning at CRC16.v(31): truncated value with size 32 to match size of target (4)" {  } { { "CRC16.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/CRC16.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919491 "|DE2_115_UART_visualization|top_uart_rx:top_uart_rx|CRC16:CRC16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CRC16.v(33) " "Verilog HDL assignment warning at CRC16.v(33): truncated value with size 32 to match size of target (1)" {  } { { "CRC16.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/CRC16.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285919491 "|DE2_115_UART_visualization|top_uart_rx:top_uart_rx|CRC16:CRC16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_uart top_uart_rx:top_uart_rx\|fifo_uart:fifo_uart " "Elaborating entity \"fifo_uart\" for hierarchy \"top_uart_rx:top_uart_rx\|fifo_uart:fifo_uart\"" {  } { { "top_uart_rx.v" "fifo_uart" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/top_uart_rx.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285919492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo top_uart_rx:top_uart_rx\|fifo_uart:fifo_uart\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"top_uart_rx:top_uart_rx\|fifo_uart:fifo_uart\|scfifo:scfifo_component\"" {  } { { "fifo_uart.v" "scfifo_component" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/fifo_uart.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285919848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_uart_rx:top_uart_rx\|fifo_uart:fifo_uart\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"top_uart_rx:top_uart_rx\|fifo_uart:fifo_uart\|scfifo:scfifo_component\"" {  } { { "fifo_uart.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/fifo_uart.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285919849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_uart_rx:top_uart_rx\|fifo_uart:fifo_uart\|scfifo:scfifo_component " "Instantiated megafunction \"top_uart_rx:top_uart_rx\|fifo_uart:fifo_uart\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589285919849 ""}  } { { "fifo_uart.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/fifo_uart.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589285919849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_pi31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_pi31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_pi31 " "Found entity 1: scfifo_pi31" {  } { { "db/scfifo_pi31.tdf" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/db/scfifo_pi31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589285919926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589285919926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_pi31 top_uart_rx:top_uart_rx\|fifo_uart:fifo_uart\|scfifo:scfifo_component\|scfifo_pi31:auto_generated " "Elaborating entity \"scfifo_pi31\" for hierarchy \"top_uart_rx:top_uart_rx\|fifo_uart:fifo_uart\|scfifo:scfifo_component\|scfifo_pi31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/andrey/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285919927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ca31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ca31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ca31 " "Found entity 1: a_dpfifo_ca31" {  } { { "db/a_dpfifo_ca31.tdf" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/db/a_dpfifo_ca31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589285919934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589285919934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ca31 top_uart_rx:top_uart_rx\|fifo_uart:fifo_uart\|scfifo:scfifo_component\|scfifo_pi31:auto_generated\|a_dpfifo_ca31:dpfifo " "Elaborating entity \"a_dpfifo_ca31\" for hierarchy \"top_uart_rx:top_uart_rx\|fifo_uart:fifo_uart\|scfifo:scfifo_component\|scfifo_pi31:auto_generated\|a_dpfifo_ca31:dpfifo\"" {  } { { "db/scfifo_pi31.tdf" "dpfifo" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/db/scfifo_pi31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285919935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_18e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_18e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_18e " "Found entity 1: a_fefifo_18e" {  } { { "db/a_fefifo_18e.tdf" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/db/a_fefifo_18e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589285919942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589285919942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_18e top_uart_rx:top_uart_rx\|fifo_uart:fifo_uart\|scfifo:scfifo_component\|scfifo_pi31:auto_generated\|a_dpfifo_ca31:dpfifo\|a_fefifo_18e:fifo_state " "Elaborating entity \"a_fefifo_18e\" for hierarchy \"top_uart_rx:top_uart_rx\|fifo_uart:fifo_uart\|scfifo:scfifo_component\|scfifo_pi31:auto_generated\|a_dpfifo_ca31:dpfifo\|a_fefifo_18e:fifo_state\"" {  } { { "db/a_dpfifo_ca31.tdf" "fifo_state" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/db/a_dpfifo_ca31.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285919943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fo7 " "Found entity 1: cntr_fo7" {  } { { "db/cntr_fo7.tdf" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/db/cntr_fo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589285920020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589285920020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fo7 top_uart_rx:top_uart_rx\|fifo_uart:fifo_uart\|scfifo:scfifo_component\|scfifo_pi31:auto_generated\|a_dpfifo_ca31:dpfifo\|a_fefifo_18e:fifo_state\|cntr_fo7:count_usedw " "Elaborating entity \"cntr_fo7\" for hierarchy \"top_uart_rx:top_uart_rx\|fifo_uart:fifo_uart\|scfifo:scfifo_component\|scfifo_pi31:auto_generated\|a_dpfifo_ca31:dpfifo\|a_fefifo_18e:fifo_state\|cntr_fo7:count_usedw\"" {  } { { "db/a_fefifo_18e.tdf" "count_usedw" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/db/a_fefifo_18e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285920021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_skm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_skm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_skm1 " "Found entity 1: altsyncram_skm1" {  } { { "db/altsyncram_skm1.tdf" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/db/altsyncram_skm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589285920105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589285920105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_skm1 top_uart_rx:top_uart_rx\|fifo_uart:fifo_uart\|scfifo:scfifo_component\|scfifo_pi31:auto_generated\|a_dpfifo_ca31:dpfifo\|altsyncram_skm1:FIFOram " "Elaborating entity \"altsyncram_skm1\" for hierarchy \"top_uart_rx:top_uart_rx\|fifo_uart:fifo_uart\|scfifo:scfifo_component\|scfifo_pi31:auto_generated\|a_dpfifo_ca31:dpfifo\|altsyncram_skm1:FIFOram\"" {  } { { "db/a_dpfifo_ca31.tdf" "FIFOram" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/db/a_dpfifo_ca31.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285920106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ob " "Found entity 1: cntr_3ob" {  } { { "db/cntr_3ob.tdf" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/db/cntr_3ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589285920186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589285920186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ob top_uart_rx:top_uart_rx\|fifo_uart:fifo_uart\|scfifo:scfifo_component\|scfifo_pi31:auto_generated\|a_dpfifo_ca31:dpfifo\|cntr_3ob:rd_ptr_count " "Elaborating entity \"cntr_3ob\" for hierarchy \"top_uart_rx:top_uart_rx\|fifo_uart:fifo_uart\|scfifo:scfifo_component\|scfifo_pi31:auto_generated\|a_dpfifo_ca31:dpfifo\|cntr_3ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_ca31.tdf" "rd_ptr_count" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/db/a_dpfifo_ca31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285920186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_uart_trans top_uart_trans:top_uart_trans " "Elaborating entity \"top_uart_trans\" for hierarchy \"top_uart_trans:top_uart_trans\"" {  } { { "DE2_115_UART_visualization.v" "top_uart_trans" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285920193 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 top_uart_trans.v(30) " "Verilog HDL assignment warning at top_uart_trans.v(30): truncated value with size 32 to match size of target (17)" {  } { { "top_uart_trans.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/top_uart_trans.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285920196 "|DE2_115_UART_visualization|top_uart_trans:top_uart_trans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top_uart_trans.v(35) " "Verilog HDL assignment warning at top_uart_trans.v(35): truncated value with size 32 to match size of target (10)" {  } { { "top_uart_trans.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/top_uart_trans.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285920197 "|DE2_115_UART_visualization|top_uart_trans:top_uart_trans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_uart_trans.v(43) " "Verilog HDL assignment warning at top_uart_trans.v(43): truncated value with size 32 to match size of target (1)" {  } { { "top_uart_trans.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/top_uart_trans.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285920197 "|DE2_115_UART_visualization|top_uart_trans:top_uart_trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gen_parabola_trans top_uart_trans:top_uart_trans\|Gen_parabola_trans:Gen_parabola_trans " "Elaborating entity \"Gen_parabola_trans\" for hierarchy \"top_uart_trans:top_uart_trans\|Gen_parabola_trans:Gen_parabola_trans\"" {  } { { "top_uart_trans.v" "Gen_parabola_trans" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/top_uart_trans.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285920222 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Gen_parabola_trans.v(22) " "Verilog HDL assignment warning at Gen_parabola_trans.v(22): truncated value with size 32 to match size of target (10)" {  } { { "Gen_parabola_trans.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/Gen_parabola_trans.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285920223 "|DE2_115_UART_visualization|top_uart_trans:top_uart_trans|Gen_parabola_trans:Gen_parabola_trans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Gen_parabola_trans.v(26) " "Verilog HDL assignment warning at Gen_parabola_trans.v(26): truncated value with size 32 to match size of target (6)" {  } { { "Gen_parabola_trans.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/Gen_parabola_trans.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285920223 "|DE2_115_UART_visualization|top_uart_trans:top_uart_trans|Gen_parabola_trans:Gen_parabola_trans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Gen_parabola_trans.v(27) " "Verilog HDL assignment warning at Gen_parabola_trans.v(27): truncated value with size 32 to match size of target (1)" {  } { { "Gen_parabola_trans.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/Gen_parabola_trans.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285920224 "|DE2_115_UART_visualization|top_uart_trans:top_uart_trans|Gen_parabola_trans:Gen_parabola_trans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Gen_parabola_trans.v(28) " "Verilog HDL assignment warning at Gen_parabola_trans.v(28): truncated value with size 32 to match size of target (1)" {  } { { "Gen_parabola_trans.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/Gen_parabola_trans.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285920224 "|DE2_115_UART_visualization|top_uart_trans:top_uart_trans|Gen_parabola_trans:Gen_parabola_trans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Gen_parabola_trans.v(30) " "Verilog HDL assignment warning at Gen_parabola_trans.v(30): truncated value with size 32 to match size of target (4)" {  } { { "Gen_parabola_trans.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/Gen_parabola_trans.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285920224 "|DE2_115_UART_visualization|top_uart_trans:top_uart_trans|Gen_parabola_trans:Gen_parabola_trans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Gen_parabola_trans.v(31) " "Verilog HDL assignment warning at Gen_parabola_trans.v(31): truncated value with size 32 to match size of target (9)" {  } { { "Gen_parabola_trans.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/Gen_parabola_trans.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285920224 "|DE2_115_UART_visualization|top_uart_trans:top_uart_trans|Gen_parabola_trans:Gen_parabola_trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gen_saw top_uart_trans:top_uart_trans\|Gen_saw:Gen_saw " "Elaborating entity \"Gen_saw\" for hierarchy \"top_uart_trans:top_uart_trans\|Gen_saw:Gen_saw\"" {  } { { "top_uart_trans.v" "Gen_saw" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/top_uart_trans.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285920225 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "change Gen_saw.v(18) " "Verilog HDL or VHDL warning at Gen_saw.v(18): object \"change\" assigned a value but never read" {  } { { "Gen_saw.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/Gen_saw.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589285920226 "|DE2_115_UART_visualization|top_uart_trans:top_uart_trans|Gen_saw:Gen_saw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Gen_saw.v(20) " "Verilog HDL assignment warning at Gen_saw.v(20): truncated value with size 32 to match size of target (10)" {  } { { "Gen_saw.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/Gen_saw.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285920226 "|DE2_115_UART_visualization|top_uart_trans:top_uart_trans|Gen_saw:Gen_saw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Gen_saw.v(24) " "Verilog HDL assignment warning at Gen_saw.v(24): truncated value with size 32 to match size of target (6)" {  } { { "Gen_saw.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/Gen_saw.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285920226 "|DE2_115_UART_visualization|top_uart_trans:top_uart_trans|Gen_saw:Gen_saw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Gen_saw.v(25) " "Verilog HDL assignment warning at Gen_saw.v(25): truncated value with size 32 to match size of target (1)" {  } { { "Gen_saw.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/Gen_saw.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285920226 "|DE2_115_UART_visualization|top_uart_trans:top_uart_trans|Gen_saw:Gen_saw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Gen_saw.v(26) " "Verilog HDL assignment warning at Gen_saw.v(26): truncated value with size 32 to match size of target (1)" {  } { { "Gen_saw.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/Gen_saw.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285920226 "|DE2_115_UART_visualization|top_uart_trans:top_uart_trans|Gen_saw:Gen_saw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Gen_saw.v(27) " "Verilog HDL assignment warning at Gen_saw.v(27): truncated value with size 32 to match size of target (9)" {  } { { "Gen_saw.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/Gen_saw.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285920226 "|DE2_115_UART_visualization|top_uart_trans:top_uart_trans|Gen_saw:Gen_saw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_trans top_uart_trans:top_uart_trans\|uart_trans:uart_trans " "Elaborating entity \"uart_trans\" for hierarchy \"top_uart_trans:top_uart_trans\|uart_trans:uart_trans\"" {  } { { "top_uart_trans.v" "uart_trans" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/top_uart_trans.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285920227 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_trans.v(29) " "Verilog HDL assignment warning at uart_trans.v(29): truncated value with size 32 to match size of target (1)" {  } { { "uart_trans.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/uart_trans.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285920229 "|DE2_115_UART_visualization|top_uart_trans:top_uart_trans|uart_trans:uart_trans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_trans.v(30) " "Verilog HDL assignment warning at uart_trans.v(30): truncated value with size 32 to match size of target (5)" {  } { { "uart_trans.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/uart_trans.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285920229 "|DE2_115_UART_visualization|top_uart_trans:top_uart_trans|uart_trans:uart_trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UTx top_uart_trans:top_uart_trans\|uart_trans:uart_trans\|UTx:UTx " "Elaborating entity \"UTx\" for hierarchy \"top_uart_trans:top_uart_trans\|uart_trans:uart_trans\|UTx:UTx\"" {  } { { "uart_trans.v" "UTx" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/uart_trans.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285920230 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UTx.v(23) " "Verilog HDL assignment warning at UTx.v(23): truncated value with size 32 to match size of target (4)" {  } { { "UTx.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/UTx.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285920231 "|DE2_115_UART_visualization|top_uart_trans:top_uart_trans|uart_trans:uart_trans|UTx:UTx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UTx.v(24) " "Verilog HDL assignment warning at UTx.v(24): truncated value with size 32 to match size of target (4)" {  } { { "UTx.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/UTx.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285920231 "|DE2_115_UART_visualization|top_uart_trans:top_uart_trans|uart_trans:uart_trans|UTx:UTx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UTx.v(25) " "Verilog HDL assignment warning at UTx.v(25): truncated value with size 32 to match size of target (4)" {  } { { "UTx.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/UTx.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285920231 "|DE2_115_UART_visualization|top_uart_trans:top_uart_trans|uart_trans:uart_trans|UTx:UTx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UTx.v(27) " "Verilog HDL assignment warning at UTx.v(27): truncated value with size 32 to match size of target (1)" {  } { { "UTx.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/UTx.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285920232 "|DE2_115_UART_visualization|top_uart_trans:top_uart_trans|uart_trans:uart_trans|UTx:UTx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC16_trans top_uart_trans:top_uart_trans\|uart_trans:uart_trans\|CRC16_trans:CRC16_trans " "Elaborating entity \"CRC16_trans\" for hierarchy \"top_uart_trans:top_uart_trans\|uart_trans:uart_trans\|CRC16_trans:CRC16_trans\"" {  } { { "uart_trans.v" "CRC16_trans" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/uart_trans.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285920233 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xor_sh CRC16_trans.v(14) " "Verilog HDL or VHDL warning at CRC16_trans.v(14): object \"xor_sh\" assigned a value but never read" {  } { { "CRC16_trans.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/CRC16_trans.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589285920236 "|DE2_115_UART_visualization|top_uart_trans:top_uart_trans|uart_trans:uart_trans|CRC16_trans:CRC16_trans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CRC16_trans.v(33) " "Verilog HDL assignment warning at CRC16_trans.v(33): truncated value with size 32 to match size of target (4)" {  } { { "CRC16_trans.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/CRC16_trans.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285920236 "|DE2_115_UART_visualization|top_uart_trans:top_uart_trans|uart_trans:uart_trans|CRC16_trans:CRC16_trans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CRC16_trans.v(35) " "Verilog HDL assignment warning at CRC16_trans.v(35): truncated value with size 32 to match size of target (1)" {  } { { "CRC16_trans.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/CRC16_trans.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285920236 "|DE2_115_UART_visualization|top_uart_trans:top_uart_trans|uart_trans:uart_trans|CRC16_trans:CRC16_trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BTN_counter BTN_counter:BTN_counter " "Elaborating entity \"BTN_counter\" for hierarchy \"BTN_counter:BTN_counter\"" {  } { { "DE2_115_UART_visualization.v" "BTN_counter" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285920237 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 BTN_counter.v(10) " "Verilog HDL assignment warning at BTN_counter.v(10): truncated value with size 32 to match size of target (3)" {  } { { "BTN_counter.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/BTN_counter.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589285920238 "|DE2_115_UART_visualization|BTN_counter:BTN_counter"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1589285922038 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "bidirectional pin \"EX_IO\[0\]\" has no driver" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589285922078 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "bidirectional pin \"EX_IO\[1\]\" has no driver" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589285922078 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "bidirectional pin \"EX_IO\[2\]\" has no driver" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589285922078 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "bidirectional pin \"EX_IO\[3\]\" has no driver" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589285922078 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "bidirectional pin \"EX_IO\[4\]\" has no driver" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589285922078 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "bidirectional pin \"EX_IO\[5\]\" has no driver" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589285922078 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "bidirectional pin \"EX_IO\[6\]\" has no driver" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589285922078 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1589285922078 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] VCC " "Pin \"LEDG\[0\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RTS GND " "Pin \"UART_RTS\" is stuck at GND" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|UART_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] VCC " "Pin \"VGA_B\[0\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] VCC " "Pin \"VGA_B\[1\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] VCC " "Pin \"VGA_B\[2\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] VCC " "Pin \"VGA_B\[3\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] VCC " "Pin \"VGA_B\[4\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] VCC " "Pin \"VGA_B\[5\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] VCC " "Pin \"VGA_G\[0\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] VCC " "Pin \"VGA_G\[1\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] VCC " "Pin \"VGA_G\[2\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] VCC " "Pin \"VGA_G\[3\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] VCC " "Pin \"VGA_G\[4\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] VCC " "Pin \"VGA_R\[0\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] VCC " "Pin \"VGA_R\[1\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] VCC " "Pin \"VGA_R\[2\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] VCC " "Pin \"VGA_R\[3\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] VCC " "Pin \"VGA_R\[4\]\" is stuck at VCC" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589285922850 "|DE2_115_UART_visualization|SRAM_CE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1589285922850 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589285923038 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589285925060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589285925060 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589285925333 "|DE2_115_UART_visualization|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "No output dependent on input pin \"UART_CTS\"" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589285925333 "|DE2_115_UART_visualization|UART_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589285925333 "|DE2_115_UART_visualization|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1589285925333 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1284 " "Implemented 1284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589285925334 ""} { "Info" "ICUT_CUT_TM_OPINS" "140 " "Implemented 140 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589285925334 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "23 " "Implemented 23 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1589285925334 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1086 " "Implemented 1086 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589285925334 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1589285925334 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1589285925334 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589285925334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 165 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1027 " "Peak virtual memory: 1027 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589285925366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 15:18:45 2020 " "Processing ended: Tue May 12 15:18:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589285925366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589285925366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589285925366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589285925366 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1589285927101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589285927102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 15:18:46 2020 " "Processing started: Tue May 12 15:18:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589285927102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1589285927102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_115_UART_visualization -c DE2_115_UART_visualization " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_115_UART_visualization -c DE2_115_UART_visualization" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1589285927103 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1589285927192 ""}
{ "Info" "0" "" "Project  = DE2_115_UART_visualization" {  } {  } 0 0 "Project  = DE2_115_UART_visualization" 0 0 "Fitter" 0 0 1589285927193 ""}
{ "Info" "0" "" "Revision = DE2_115_UART_visualization" {  } {  } 0 0 "Revision = DE2_115_UART_visualization" 0 0 "Fitter" 0 0 1589285927193 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1589285927327 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115_UART_visualization EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115_UART_visualization\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1589285927353 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589285927451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589285927451 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "F78m75:F78m75_inst\|altpll:altpll_component\|F78m75_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"F78m75:F78m75_inst\|altpll:altpll_component\|F78m75_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "F78m75:F78m75_inst\|altpll:altpll_component\|F78m75_altpll:auto_generated\|wire_pll1_clk\[0\] 63 40 0 0 " "Implementing clock multiplication of 63, clock division of 40, and phase shift of 0 degrees (0 ps) for F78m75:F78m75_inst\|altpll:altpll_component\|F78m75_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/F78m75_altpll.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/db/F78m75_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1589285927582 ""}  } { { "db/F78m75_altpll.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/db/F78m75_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1589285927582 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1589285928229 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1589285928240 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589285928403 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589285928403 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589285928403 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589285928403 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589285928403 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589285928403 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589285928403 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589285928403 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589285928403 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1589285928403 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 2664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589285928415 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 2666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589285928415 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 2668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589285928415 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 2670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589285928415 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 2672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589285928415 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1589285928415 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1589285928427 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1589285929171 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_115_UART_visualization.SDC " "Synopsys Design Constraints File file not found: 'DE2_115_UART_visualization.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1589285931366 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1589285931367 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1589285931382 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1589285931407 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1589285931408 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1589285931410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "F78m75:F78m75_inst\|altpll:altpll_component\|F78m75_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node F78m75:F78m75_inst\|altpll:altpll_component\|F78m75_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589285931735 ""}  } { { "db/F78m75_altpll.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/db/F78m75_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589285931735 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1589285932523 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1589285932528 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1589285932529 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589285932537 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589285932548 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1589285932558 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1589285932558 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1589285932562 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1589285932709 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1589285932714 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1589285932714 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "F78m75:F78m75_inst\|altpll:altpll_component\|F78m75_altpll:auto_generated\|pll1 clk\[0\] VGA_CLK~output " "PLL \"F78m75:F78m75_inst\|altpll:altpll_component\|F78m75_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/F78m75_altpll.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/db/F78m75_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "/home/andrey/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "F78m75.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/F78m75.v" 88 0 0 } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 126 0 0 } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 47 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1589285932892 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589285933653 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589285933653 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1589285933653 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589285933654 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1589285933665 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1589285939984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589285940744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1589285940856 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1589285945971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589285945972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1589285947056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X34_Y12 X45_Y23 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X34_Y12 to location X45_Y23" {  } { { "loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X34_Y12 to location X45_Y23"} { { 12 { 0 ""} 34 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1589285955726 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1589285955726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1589285957600 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1589285957600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589285957603 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.35 " "Total time spent on timing analysis during the Fitter is 1.35 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1589285957906 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589285957941 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589285958929 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589285958932 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589285959838 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589285961183 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1589285962340 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "49 Cyclone IV E " "49 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SMA_CLKIN } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_CTS 3.3-V LVTTL J13 " "Pin UART_CTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { UART_CTS } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { UART_RXD } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL J10 " "Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[0] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL J14 " "Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[1] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL H13 " "Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[2] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL H14 " "Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[3] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL F14 " "Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[4] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL E10 " "Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[5] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL D9 " "Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[6] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[0] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[1] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[2] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[3] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[4] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[5] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[6] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[7] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[8] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[9] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[10] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[11] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[12] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[13] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[14] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[15] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[10] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[11] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[12] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[13] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[14] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[15] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[16] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[17] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[2] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589285962389 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1589285962389 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "7 " "Following 7 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[0] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589285962395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[1] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589285962395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[2] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589285962395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[3] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589285962395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[4] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589285962395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[5] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589285962395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[6] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589285962395 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1589285962395 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.fit.smsg " "Generated suppressed messages file /home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1589285962694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1454 " "Peak virtual memory: 1454 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589285963504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 15:19:23 2020 " "Processing ended: Tue May 12 15:19:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589285963504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589285963504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589285963504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1589285963504 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1589285965354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589285965356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 15:19:25 2020 " "Processing started: Tue May 12 15:19:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589285965356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1589285965356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_115_UART_visualization -c DE2_115_UART_visualization " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_115_UART_visualization -c DE2_115_UART_visualization" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1589285965356 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1589285971499 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1589285971747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "828 " "Peak virtual memory: 828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589285975353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 15:19:35 2020 " "Processing ended: Tue May 12 15:19:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589285975353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589285975353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589285975353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1589285975353 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1589285975644 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1589285977050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589285977051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 15:19:36 2020 " "Processing started: Tue May 12 15:19:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589285977051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1589285977051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_115_UART_visualization -c DE2_115_UART_visualization " "Command: quartus_sta DE2_115_UART_visualization -c DE2_115_UART_visualization" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1589285977052 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1589285977156 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1589285977407 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589285977482 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589285977482 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_115_UART_visualization.SDC " "Synopsys Design Constraints File file not found: 'DE2_115_UART_visualization.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1589285978548 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1589285978549 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1589285978561 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{F78m75_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40 -multiply_by 63 -duty_cycle 50.00 -name \{F78m75_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{F78m75_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{F78m75_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40 -multiply_by 63 -duty_cycle 50.00 -name \{F78m75_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{F78m75_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1589285978561 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589285978561 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1589285978562 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name button:button_0\|prev_state button:button_0\|prev_state " "create_clock -period 1.000 -name button:button_0\|prev_state button:button_0\|prev_state" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1589285978564 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589285978564 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1589285978578 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589285978579 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1589285978582 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1589285978598 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1589285978656 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1589285978656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.262 " "Worst-case setup slack is -1.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285978658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285978658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.262              -1.262 F78m75_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.262              -1.262 F78m75_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285978658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 button:button_0\|prev_state  " "    0.210               0.000 button:button_0\|prev_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285978658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589285978658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.217 " "Worst-case hold slack is 0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285978668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285978668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 F78m75_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.217               0.000 F78m75_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285978668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 button:button_0\|prev_state  " "    0.445               0.000 button:button_0\|prev_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285978668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589285978668 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589285978670 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589285978671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.285 " "Worst-case minimum pulse width slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285978674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285978674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 button:button_0\|prev_state  " "   -1.285              -1.285 button:button_0\|prev_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285978674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.054               0.000 F78m75_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.054               0.000 F78m75_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285978674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.819               0.000 CLOCK_50  " "    9.819               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285978674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589285978674 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589285978728 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589285978728 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589285978728 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589285978728 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.647 ns " "Worst Case Available Settling Time: 11.647 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589285978728 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589285978728 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589285978728 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1589285978735 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1589285978783 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1589285979755 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589285979974 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1589285980010 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1589285980010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.054 " "Worst-case setup slack is -1.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285980012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285980012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.054              -1.054 F78m75_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.054              -1.054 F78m75_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285980012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 button:button_0\|prev_state  " "    0.297               0.000 button:button_0\|prev_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285980012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589285980012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.101 " "Worst-case hold slack is 0.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285980026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285980026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 F78m75_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.101               0.000 F78m75_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285980026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 button:button_0\|prev_state  " "    0.398               0.000 button:button_0\|prev_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285980026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589285980026 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589285980029 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589285980032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.285 " "Worst-case minimum pulse width slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285980035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285980035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 button:button_0\|prev_state  " "   -1.285              -1.285 button:button_0\|prev_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285980035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.057               0.000 F78m75_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.057               0.000 F78m75_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285980035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.799               0.000 CLOCK_50  " "    9.799               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285980035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589285980035 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589285980090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589285980090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589285980090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589285980090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.741 ns " "Worst Case Available Settling Time: 11.741 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589285980090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589285980090 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589285980090 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1589285980096 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589285980302 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1589285980311 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1589285980311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.783 " "Worst-case setup slack is -0.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285980315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285980315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.783              -0.783 F78m75_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.783              -0.783 F78m75_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285980315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 button:button_0\|prev_state  " "    0.626               0.000 button:button_0\|prev_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285980315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589285980315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.139 " "Worst-case hold slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285980327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285980327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 F78m75_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.139               0.000 F78m75_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285980327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 button:button_0\|prev_state  " "    0.208               0.000 button:button_0\|prev_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285980327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589285980327 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589285980332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589285980337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285980343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285980343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 button:button_0\|prev_state  " "   -1.000              -1.000 button:button_0\|prev_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285980343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.102               0.000 F78m75_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.102               0.000 F78m75_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285980343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 CLOCK_50  " "    9.400               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589285980343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589285980343 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589285980402 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589285980402 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589285980402 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589285980402 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.183 ns " "Worst Case Available Settling Time: 12.183 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589285980402 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589285980402 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589285980402 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1589285981429 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1589285981434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "919 " "Peak virtual memory: 919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589285981578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 15:19:41 2020 " "Processing ended: Tue May 12 15:19:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589285981578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589285981578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589285981578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1589285981578 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 179 s " "Quartus Prime Full Compilation was successful. 0 errors, 179 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1589285981908 ""}
