<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › frv › include › asm › mb93493-regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>mb93493-regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* mb93493-regs.h: MB93493 companion chip registers</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2004 Red Hat, Inc. All Rights Reserved.</span>
<span class="cm"> * Written by David Howells (dhowells@redhat.com)</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation; either version</span>
<span class="cm"> * 2 of the License, or (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _ASM_MB93493_REGS_H</span>
<span class="cp">#define _ASM_MB93493_REGS_H</span>

<span class="cp">#include &lt;asm/mb-regs.h&gt;</span>
<span class="cp">#include &lt;asm/mb93493-irqs.h&gt;</span>

<span class="cp">#define __addr_MB93493(X)	((volatile unsigned long *)(__region_CS3 + (X)))</span>
<span class="cp">#define __get_MB93493(X)	({ *(volatile unsigned long *)(__region_CS3 + (X)); })</span>

<span class="cp">#define __set_MB93493(X,V)						\</span>
<span class="cp">do {									\</span>
<span class="cp">	*(volatile unsigned long *)(__region_CS3 + (X)) = (V); mb();	\</span>
<span class="cp">} while(0)</span>

<span class="cp">#define __get_MB93493_STSR(X)	__get_MB93493(0x3c0 + (X) * 4)</span>
<span class="cp">#define __set_MB93493_STSR(X,V)	__set_MB93493(0x3c0 + (X) * 4, (V))</span>
<span class="cp">#define MB93493_STSR_EN</span>

<span class="cp">#define __addr_MB93493_IQSR(X)	__addr_MB93493(0x3d0 + (X) * 4)</span>
<span class="cp">#define __get_MB93493_IQSR(X)	__get_MB93493(0x3d0 + (X) * 4)</span>
<span class="cp">#define __set_MB93493_IQSR(X,V)	__set_MB93493(0x3d0 + (X) * 4, (V))</span>

<span class="cp">#define __get_MB93493_DQSR(X)	__get_MB93493(0x3e0 + (X) * 4)</span>
<span class="cp">#define __set_MB93493_DQSR(X,V)	__set_MB93493(0x3e0 + (X) * 4, (V))</span>

<span class="cp">#define __get_MB93493_LBSER()	__get_MB93493(0x3f0)</span>
<span class="cp">#define __set_MB93493_LBSER(V)	__set_MB93493(0x3f0, (V))</span>

<span class="cp">#define MB93493_LBSER_VDC	0x00010000</span>
<span class="cp">#define MB93493_LBSER_VCC	0x00020000</span>
<span class="cp">#define MB93493_LBSER_AUDIO	0x00040000</span>
<span class="cp">#define MB93493_LBSER_I2C_0	0x00080000</span>
<span class="cp">#define MB93493_LBSER_I2C_1	0x00100000</span>
<span class="cp">#define MB93493_LBSER_USB	0x00200000</span>
<span class="cp">#define MB93493_LBSER_GPIO	0x00800000</span>
<span class="cp">#define MB93493_LBSER_PCMCIA	0x01000000</span>

<span class="cp">#define __get_MB93493_LBSR()	__get_MB93493(0x3fc)</span>
<span class="cp">#define __set_MB93493_LBSR(V)	__set_MB93493(0x3fc, (V))</span>

<span class="cm">/*</span>
<span class="cm"> * video display controller</span>
<span class="cm"> */</span>
<span class="cp">#define __get_MB93493_VDC(X)	__get_MB93493(MB93493_VDC_##X)</span>
<span class="cp">#define __set_MB93493_VDC(X,V)	__set_MB93493(MB93493_VDC_##X, (V))</span>

<span class="cp">#define MB93493_VDC_RCURSOR	0x140	</span><span class="cm">/* cursor position */</span><span class="cp"></span>
<span class="cp">#define MB93493_VDC_RCT1	0x144	</span><span class="cm">/* cursor colour 1 */</span><span class="cp"></span>
<span class="cp">#define MB93493_VDC_RCT2	0x148	</span><span class="cm">/* cursor colour 2 */</span><span class="cp"></span>
<span class="cp">#define MB93493_VDC_RHDC	0x150	</span><span class="cm">/* horizontal display period */</span><span class="cp"></span>
<span class="cp">#define MB93493_VDC_RH_MARGINS	0x154	</span><span class="cm">/* horizontal margin sizes */</span><span class="cp"></span>
<span class="cp">#define MB93493_VDC_RVDC	0x158	</span><span class="cm">/* vertical display period */</span><span class="cp"></span>
<span class="cp">#define MB93493_VDC_RV_MARGINS	0x15c	</span><span class="cm">/* vertical margin sizes */</span><span class="cp"></span>
<span class="cp">#define MB93493_VDC_RC		0x170	</span><span class="cm">/* VDC control */</span><span class="cp"></span>
<span class="cp">#define MB93493_VDC_RCLOCK	0x174	</span><span class="cm">/* clock divider, DMA req delay */</span><span class="cp"></span>
<span class="cp">#define MB93493_VDC_RBLACK	0x178	</span><span class="cm">/* black insert sizes */</span><span class="cp"></span>
<span class="cp">#define MB93493_VDC_RS		0x17c	</span><span class="cm">/* VDC status */</span><span class="cp"></span>

<span class="cp">#define __addr_MB93493_VDC_BCI(X)  ({ (volatile unsigned long *)(__region_CS3 + 0x000 + (X)); })</span>
<span class="cp">#define __addr_MB93493_VDC_TPO(X)  (__region_CS3 + 0x1c0 + (X))</span>

<span class="cp">#define VDC_TPO_WIDTH		32</span>

<span class="cp">#define VDC_RC_DSR		0x00000080	</span><span class="cm">/* VDC master reset */</span><span class="cp"></span>

<span class="cp">#define VDC_RS_IT		0x00060000	</span><span class="cm">/* interrupt indicators */</span><span class="cp"></span>
<span class="cp">#define VDC_RS_IT_UNDERFLOW	0x00040000	</span><span class="cm">/* - underflow event */</span><span class="cp"></span>
<span class="cp">#define VDC_RS_IT_VSYNC		0x00020000	</span><span class="cm">/* - VSYNC event */</span><span class="cp"></span>
<span class="cp">#define VDC_RS_DFI		0x00010000	</span><span class="cm">/* current interlace field number */</span><span class="cp"></span>
<span class="cp">#define VDC_RS_DFI_TOP		0x00000000	</span><span class="cm">/* - top field */</span><span class="cp"></span>
<span class="cp">#define VDC_RS_DFI_BOTTOM	0x00010000	</span><span class="cm">/* - bottom field */</span><span class="cp"></span>
<span class="cp">#define VDC_RS_DCSR		0x00000010	</span><span class="cm">/* cursor state */</span><span class="cp"></span>
<span class="cp">#define VDC_RS_DCM		0x00000003	</span><span class="cm">/* display mode */</span><span class="cp"></span>
<span class="cp">#define VDC_RS_DCM_DISABLED	0x00000000	</span><span class="cm">/* - display disabled */</span><span class="cp"></span>
<span class="cp">#define VDC_RS_DCM_STOPPED	0x00000001	</span><span class="cm">/* - VDC stopped */</span><span class="cp"></span>
<span class="cp">#define VDC_RS_DCM_FREERUNNING	0x00000002	</span><span class="cm">/* - VDC free-running */</span><span class="cp"></span>
<span class="cp">#define VDC_RS_DCM_TRANSFERRING	0x00000003	</span><span class="cm">/* - data being transferred to VDC */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * video capture controller</span>
<span class="cm"> */</span>
<span class="cp">#define __get_MB93493_VCC(X)	__get_MB93493(MB93493_VCC_##X)</span>
<span class="cp">#define __set_MB93493_VCC(X,V)	__set_MB93493(MB93493_VCC_##X, (V))</span>

<span class="cp">#define MB93493_VCC_RREDUCT	0x104	</span><span class="cm">/* reduction rate */</span><span class="cp"></span>
<span class="cp">#define MB93493_VCC_RHY		0x108	</span><span class="cm">/* horizontal brightness filter coefficients */</span><span class="cp"></span>
<span class="cp">#define MB93493_VCC_RHC		0x10c	</span><span class="cm">/* horizontal colour-difference filter coefficients */</span><span class="cp"></span>
<span class="cp">#define MB93493_VCC_RHSIZE	0x110	</span><span class="cm">/* horizontal cycle sizes */</span><span class="cp"></span>
<span class="cp">#define MB93493_VCC_RHBC	0x114	</span><span class="cm">/* horizontal back porch size */</span><span class="cp"></span>
<span class="cp">#define MB93493_VCC_RVCC	0x118	</span><span class="cm">/* vertical capture period */</span><span class="cp"></span>
<span class="cp">#define MB93493_VCC_RVBC	0x11c	</span><span class="cm">/* vertical back porch period */</span><span class="cp"></span>
<span class="cp">#define MB93493_VCC_RV		0x120	</span><span class="cm">/* vertical filter coefficients */</span><span class="cp"></span>
<span class="cp">#define MB93493_VCC_RDTS	0x128	</span><span class="cm">/* DMA transfer size */</span><span class="cp"></span>
<span class="cp">#define MB93493_VCC_RDTS_4B	0x01000000	</span><span class="cm">/* 4-byte transfer */</span><span class="cp"></span>
<span class="cp">#define MB93493_VCC_RDTS_32B	0x03000000	</span><span class="cm">/* 32-byte transfer */</span><span class="cp"></span>
<span class="cp">#define MB93493_VCC_RDTS_SHIFT	24</span>
<span class="cp">#define MB93493_VCC_RCC		0x130	</span><span class="cm">/* VCC control */</span><span class="cp"></span>
<span class="cp">#define MB93493_VCC_RIS		0x134	</span><span class="cm">/* VCC interrupt status */</span><span class="cp"></span>

<span class="cp">#define __addr_MB93493_VCC_TPI(X)  (__region_CS3 + 0x180 + (X))</span>

<span class="cp">#define VCC_RHSIZE_RHCC		0x000007ff</span>
<span class="cp">#define VCC_RHSIZE_RHCC_SHIFT	0</span>
<span class="cp">#define VCC_RHSIZE_RHTCC	0x0fff0000</span>
<span class="cp">#define VCC_RHSIZE_RHTCC_SHIFT	16</span>

<span class="cp">#define VCC_RVBC_RVBC		0x00003f00</span>
<span class="cp">#define VCC_RVBC_RVBC_SHIFT	8</span>

<span class="cp">#define VCC_RREDUCT_RHR		0x07ff0000</span>
<span class="cp">#define VCC_RREDUCT_RHR_SHIFT	16</span>
<span class="cp">#define VCC_RREDUCT_RVR		0x000007ff</span>
<span class="cp">#define VCC_RREDUCT_RVR_SHIFT	0</span>

<span class="cp">#define VCC_RCC_CE		0x00000001	</span><span class="cm">/* VCC enable */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_CS		0x00000002	</span><span class="cm">/* request video capture start */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_CPF		0x0000000c	</span><span class="cm">/* pixel format */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_CPF_YCBCR_16	0x00000000	</span><span class="cm">/* - YCbCr 4:2:2 16-bit format */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_CPF_RGB		0x00000004	</span><span class="cm">/* - RGB 4:4:4 format */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_CPF_YCBCR_24	0x00000008	</span><span class="cm">/* - YCbCr 4:2:2 24-bit format */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_CPF_BT656	0x0000000c	</span><span class="cm">/* - ITU R-BT.656 format */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_CPF_SHIFT	2</span>
<span class="cp">#define VCC_RCC_CSR		0x00000080	</span><span class="cm">/* request reset */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_HSIP		0x00000100	</span><span class="cm">/* HSYNC polarity */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_HSIP_LOACT	0x00000000	</span><span class="cm">/* - low active */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_HSIP_HIACT	0x00000100	</span><span class="cm">/* - high active */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_VSIP		0x00000200	</span><span class="cm">/* VSYNC polarity */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_VSIP_LOACT	0x00000000	</span><span class="cm">/* - low active */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_VSIP_HIACT	0x00000200	</span><span class="cm">/* - high active */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_CIE		0x00000800	</span><span class="cm">/* interrupt enable */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_CFP		0x00001000	</span><span class="cm">/* RGB pixel packing */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_CFP_4TO3	0x00000000	</span><span class="cm">/* - pack 4 pixels into 3 words */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_CFP_1TO1	0x00001000	</span><span class="cm">/* - pack 1 pixel into 1 words */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_CSM		0x00006000	</span><span class="cm">/* interlace specification */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_CSM_ONEPASS	0x00002000	</span><span class="cm">/* - non-interlaced */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_CSM_INTERLACE	0x00004000	</span><span class="cm">/* - interlaced */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_CSM_SHIFT	13</span>
<span class="cp">#define VCC_RCC_ES		0x00008000	</span><span class="cm">/* capture start polarity */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_ES_NEG		0x00000000	</span><span class="cm">/* - negative edge */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_ES_POS		0x00008000	</span><span class="cm">/* - positive edge */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_IFI		0x00080000	</span><span class="cm">/* inferlace field evaluation reverse */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_FDTS		0x00300000	</span><span class="cm">/* interlace field start */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_FDTS_3_8	0x00000000	</span><span class="cm">/* - 3/8 of horizontal entire cycle */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_FDTS_1_4	0x00100000	</span><span class="cm">/* - 1/4 of horizontal entire cycle */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_FDTS_7_16	0x00200000	</span><span class="cm">/* - 7/16 of horizontal entire cycle */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_FDTS_SHIFT	20</span>
<span class="cp">#define VCC_RCC_MOV		0x00400000	</span><span class="cm">/* test bit - always set to 1 */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_STP		0x00800000	</span><span class="cm">/* request video capture stop */</span><span class="cp"></span>
<span class="cp">#define VCC_RCC_TO		0x01000000	</span><span class="cm">/* input during top-field only */</span><span class="cp"></span>

<span class="cp">#define VCC_RIS_VSYNC		0x01000000	</span><span class="cm">/* VSYNC interrupt */</span><span class="cp"></span>
<span class="cp">#define VCC_RIS_OV		0x02000000	</span><span class="cm">/* overflow interrupt */</span><span class="cp"></span>
<span class="cp">#define VCC_RIS_BOTTOM		0x08000000	</span><span class="cm">/* interlace bottom field */</span><span class="cp"></span>
<span class="cp">#define VCC_RIS_STARTED		0x10000000	</span><span class="cm">/* capture started */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * I2C</span>
<span class="cm"> */</span>
<span class="cp">#define MB93493_I2C_BSR 	0x340		</span><span class="cm">/* bus status */</span><span class="cp"></span>
<span class="cp">#define MB93493_I2C_BCR		0x344		</span><span class="cm">/* bus control */</span><span class="cp"></span>
<span class="cp">#define MB93493_I2C_CCR		0x348		</span><span class="cm">/* clock control */</span><span class="cp"></span>
<span class="cp">#define MB93493_I2C_ADR		0x34c		</span><span class="cm">/* address */</span><span class="cp"></span>
<span class="cp">#define MB93493_I2C_DTR		0x350		</span><span class="cm">/* data */</span><span class="cp"></span>
<span class="cp">#define MB93493_I2C_BC2R	0x35c		</span><span class="cm">/* bus control 2 */</span><span class="cp"></span>

<span class="cp">#define __addr_MB93493_I2C(port,X)   (__region_CS3 + MB93493_I2C_##X + ((port)*0x20))</span>
<span class="cp">#define __get_MB93493_I2C(port,X)    __get_MB93493(MB93493_I2C_##X + ((port)*0x20))</span>
<span class="cp">#define __set_MB93493_I2C(port,X,V)  __set_MB93493(MB93493_I2C_##X + ((port)*0x20), (V))</span>

<span class="cp">#define I2C_BSR_BB	(1 &lt;&lt; 7)</span>

<span class="cm">/*</span>
<span class="cm"> * audio controller (I2S) registers</span>
<span class="cm"> */</span>
<span class="cp">#define __get_MB93493_I2S(X)	__get_MB93493(MB93493_I2S_##X)</span>
<span class="cp">#define __set_MB93493_I2S(X,V)	__set_MB93493(MB93493_I2S_##X, (V))</span>

<span class="cp">#define MB93493_I2S_ALDR	0x300		</span><span class="cm">/* L-channel data */</span><span class="cp"></span>
<span class="cp">#define MB93493_I2S_ARDR	0x304		</span><span class="cm">/* R-channel data */</span><span class="cp"></span>
<span class="cp">#define MB93493_I2S_APDR	0x308		</span><span class="cm">/* 16-bit packed data */</span><span class="cp"></span>
<span class="cp">#define MB93493_I2S_AISTR	0x310		</span><span class="cm">/* status */</span><span class="cp"></span>
<span class="cp">#define MB93493_I2S_AICR	0x314		</span><span class="cm">/* control */</span><span class="cp"></span>

<span class="cp">#define __addr_MB93493_I2S_ALDR(X)	(__region_CS3 + MB93493_I2S_ALDR + (X))</span>
<span class="cp">#define __addr_MB93493_I2S_ARDR(X)	(__region_CS3 + MB93493_I2S_ARDR + (X))</span>
<span class="cp">#define __addr_MB93493_I2S_APDR(X)	(__region_CS3 + MB93493_I2S_APDR + (X))</span>
<span class="cp">#define __addr_MB93493_I2S_ADR(X)	(__region_CS3 + 0x320 + (X))</span>

<span class="cp">#define I2S_AISTR_OTST		0x00000003	</span><span class="cm">/* status of output data transfer */</span><span class="cp"></span>
<span class="cp">#define I2S_AISTR_OTR		0x00000010	</span><span class="cm">/* output transfer request pending */</span><span class="cp"></span>
<span class="cp">#define I2S_AISTR_OUR		0x00000020	</span><span class="cm">/* output FIFO underrun detected */</span><span class="cp"></span>
<span class="cp">#define I2S_AISTR_OOR		0x00000040	</span><span class="cm">/* output FIFO overrun detected */</span><span class="cp"></span>
<span class="cp">#define I2S_AISTR_ODS		0x00000100	</span><span class="cm">/* output DMA transfer size */</span><span class="cp"></span>
<span class="cp">#define I2S_AISTR_ODE		0x00000400	</span><span class="cm">/* output DMA transfer request enable */</span><span class="cp"></span>
<span class="cp">#define I2S_AISTR_OTRIE		0x00001000	</span><span class="cm">/* output transfer request interrupt enable */</span><span class="cp"></span>
<span class="cp">#define I2S_AISTR_OURIE		0x00002000	</span><span class="cm">/* output FIFO underrun interrupt enable */</span><span class="cp"></span>
<span class="cp">#define I2S_AISTR_OORIE		0x00004000	</span><span class="cm">/* output FIFO overrun interrupt enable */</span><span class="cp"></span>
<span class="cp">#define I2S_AISTR__OUT_MASK	0x00007570</span>
<span class="cp">#define I2S_AISTR_ITST		0x00030000	</span><span class="cm">/* status of input data transfer */</span><span class="cp"></span>
<span class="cp">#define I2S_AISTR_ITST_SHIFT	16</span>
<span class="cp">#define I2S_AISTR_ITR		0x00100000	</span><span class="cm">/* input transfer request pending */</span><span class="cp"></span>
<span class="cp">#define I2S_AISTR_IUR		0x00200000	</span><span class="cm">/* input FIFO underrun detected */</span><span class="cp"></span>
<span class="cp">#define I2S_AISTR_IOR		0x00400000	</span><span class="cm">/* input FIFO overrun detected */</span><span class="cp"></span>
<span class="cp">#define I2S_AISTR_IDS		0x01000000	</span><span class="cm">/* input DMA transfer size */</span><span class="cp"></span>
<span class="cp">#define I2S_AISTR_IDE		0x04000000	</span><span class="cm">/* input DMA transfer request enable */</span><span class="cp"></span>
<span class="cp">#define I2S_AISTR_ITRIE		0x10000000	</span><span class="cm">/* input transfer request interrupt enable */</span><span class="cp"></span>
<span class="cp">#define I2S_AISTR_IURIE		0x20000000	</span><span class="cm">/* input FIFO underrun interrupt enable */</span><span class="cp"></span>
<span class="cp">#define I2S_AISTR_IORIE		0x40000000	</span><span class="cm">/* input FIFO overrun interrupt enable */</span><span class="cp"></span>
<span class="cp">#define I2S_AISTR__IN_MASK	0x75700000</span>

<span class="cp">#define I2S_AICR_MI		0x00000001	</span><span class="cm">/* mono input requested */</span><span class="cp"></span>
<span class="cp">#define I2S_AICR_AMI		0x00000002	</span><span class="cm">/* relation between LRCKI/FS1 and SDI */</span><span class="cp"></span>
<span class="cp">#define I2S_AICR_LRI		0x00000004	</span><span class="cm">/* function of LRCKI pin */</span><span class="cp"></span>
<span class="cp">#define I2S_AICR_SDMI		0x00000070	</span><span class="cm">/* format of input audio data */</span><span class="cp"></span>
<span class="cp">#define I2S_AICR_SDMI_SHIFT	4</span>
<span class="cp">#define I2S_AICR_CLI		0x00000080	</span><span class="cm">/* input FIFO clearing control */</span><span class="cp"></span>
<span class="cp">#define I2S_AICR_IM		0x00000300	</span><span class="cm">/* input state control */</span><span class="cp"></span>
<span class="cp">#define I2S_AICR_IM_SHIFT	8</span>
<span class="cp">#define I2S_AICR__IN_MASK	0x000003f7</span>
<span class="cp">#define I2S_AICR_MO		0x00001000	</span><span class="cm">/* mono output requested */</span><span class="cp"></span>
<span class="cp">#define I2S_AICR_AMO		0x00002000	</span><span class="cm">/* relation between LRCKO/FS0 and SDO */</span><span class="cp"></span>
<span class="cp">#define I2S_AICR_AMO_SHIFT	13</span>
<span class="cp">#define I2S_AICR_LRO		0x00004000	</span><span class="cm">/* function of LRCKO pin */</span><span class="cp"></span>
<span class="cp">#define I2S_AICR_SDMO		0x00070000	</span><span class="cm">/* format of output audio data */</span><span class="cp"></span>
<span class="cp">#define I2S_AICR_SDMO_SHIFT	16</span>
<span class="cp">#define I2S_AICR_CLO		0x00080000	</span><span class="cm">/* output FIFO clearing control */</span><span class="cp"></span>
<span class="cp">#define I2S_AICR_OM		0x00100000	</span><span class="cm">/* output state control */</span><span class="cp"></span>
<span class="cp">#define I2S_AICR__OUT_MASK	0x001f7000</span>
<span class="cp">#define I2S_AICR_DIV		0x03000000	</span><span class="cm">/* frequency division rate */</span><span class="cp"></span>
<span class="cp">#define I2S_AICR_DIV_SHIFT	24</span>
<span class="cp">#define I2S_AICR_FL		0x20000000	</span><span class="cm">/* frame length */</span><span class="cp"></span>
<span class="cp">#define I2S_AICR_FS		0x40000000	</span><span class="cm">/* frame sync method */</span><span class="cp"></span>
<span class="cp">#define I2S_AICR_ME		0x80000000	</span><span class="cm">/* master enable */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * PCMCIA</span>
<span class="cm"> */</span>
<span class="cp">#define __addr_MB93493_PCMCIA(X)  ((volatile unsigned long *)(__region_CS5 + (X)))</span>

<span class="cm">/*</span>
<span class="cm"> * GPIO</span>
<span class="cm"> */</span>
<span class="cp">#define __get_MB93493_GPIO_PDR(X)	__get_MB93493(0x380 + (X) * 0xc0)</span>
<span class="cp">#define __set_MB93493_GPIO_PDR(X,V)	__set_MB93493(0x380 + (X) * 0xc0, (V))</span>

<span class="cp">#define __get_MB93493_GPIO_GPDR(X)	__get_MB93493(0x384 + (X) * 0xc0)</span>
<span class="cp">#define __set_MB93493_GPIO_GPDR(X,V)	__set_MB93493(0x384 + (X) * 0xc0, (V))</span>

<span class="cp">#define __get_MB93493_GPIO_SIR(X)	__get_MB93493(0x388 + (X) * 0xc0)</span>
<span class="cp">#define __set_MB93493_GPIO_SIR(X,V)	__set_MB93493(0x388 + (X) * 0xc0, (V))</span>

<span class="cp">#define __get_MB93493_GPIO_SOR(X)	__get_MB93493(0x38c + (X) * 0xc0)</span>
<span class="cp">#define __set_MB93493_GPIO_SOR(X,V)	__set_MB93493(0x38c + (X) * 0xc0, (V))</span>

<span class="cp">#define __get_MB93493_GPIO_PDSR(X)	__get_MB93493(0x390 + (X) * 0xc0)</span>
<span class="cp">#define __set_MB93493_GPIO_PDSR(X,V)	__set_MB93493(0x390 + (X) * 0xc0, (V))</span>

<span class="cp">#define __get_MB93493_GPIO_PDCR(X)	__get_MB93493(0x394 + (X) * 0xc0)</span>
<span class="cp">#define __set_MB93493_GPIO_PDCR(X,V)	__set_MB93493(0x394 + (X) * 0xc0, (V))</span>

<span class="cp">#define __get_MB93493_GPIO_INTST(X)	__get_MB93493(0x398 + (X) * 0xc0)</span>
<span class="cp">#define __set_MB93493_GPIO_INTST(X,V)	__set_MB93493(0x398 + (X) * 0xc0, (V))</span>

<span class="cp">#define __get_MB93493_GPIO_IEHL(X)	__get_MB93493(0x39c + (X) * 0xc0)</span>
<span class="cp">#define __set_MB93493_GPIO_IEHL(X,V)	__set_MB93493(0x39c + (X) * 0xc0, (V))</span>

<span class="cp">#define __get_MB93493_GPIO_IELH(X)	__get_MB93493(0x3a0 + (X) * 0xc0)</span>
<span class="cp">#define __set_MB93493_GPIO_IELH(X,V)	__set_MB93493(0x3a0 + (X) * 0xc0, (V))</span>

<span class="cp">#endif </span><span class="cm">/* _ASM_MB93493_REGS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
