WIZBASE			EQU	$FC88
WIZ_MR			EQU	WIZBASE
WIZ_AR			EQU	WIZBASE+1
WIZ_DR			EQU	WIZBASE+3

WIZ_MR_RST		EQU	$80
WIZ_MR_PB		EQU	$10
WIZ_MR_PPPoE		EQU	$08
WIZ_MR_AI		EQU	$02
WIZ_MR_IND		EQU	$01

WIZ_PROTO_CLOSED	EQU	0
WIZ_PROTO_TCP		EQU	1
WIZ_PROTO_UDP		EQU	2
WIZ_PROTO_RAW		EQU	3

WIZ_Sn_MR_ND		EQU	$20
 
WIZ_CR_OPEN		EQU	$01
WIZ_CR_LISTEN		EQU	$02
WIZ_CR_CONNECT		EQU	$04
WIZ_CR_DISCON		EQU	$08
WIZ_CR_CLOSE		EQU	$10
WIZ_CR_SEND		EQU	$20
WIZ_CR_SEND_MAC		EQU	$21
WIZ_CR_SEND_KEEP	EQU	$22
WIZ_CR_RECV		EQU	$40
 
WIZ_INT_CON		EQU	$01
WIZ_INT_DISCON		EQU	$02
WIZ_INT_RECV		EQU	$04
WIZ_INT_TIMEOUT		EQU	$08
WIZ_INT_SEND_OK		EQU	$10
 
WIZ_SR_SOCK_CLOSED	EQU	$00
WIZ_SR_SOCK_INIT	EQU	$13
WIZ_SR_SOCK_LISTEN	EQU	$14
WIZ_SR_SOCK_ESTABLISHED	EQU	$17
WIZ_SR_SOCK_CLOSE_WAIT	EQU	$1c
WIZ_SR_SOCK_UDP		EQU	$22


WIZ_Sn_IR_SEND_OK	EQU	$10
WIZ_Sn_IR_TIMEOUT	EQU	$08
WIZ_Sn_IR_RECV		EQU	$04
WIZ_Sn_IR_DISCON	EQU	$02
WIZ_Sn_IR_CON		EQU	$01

WIZ_GLB_MR		EQU	$0000
WIZ_GLB_GWR		EQU	$0001
WIZ_GLB_SUBR		EQU	$0005
WIZ_GLB_SHAR		EQU	$0009
WIZ_GLB_SIPR		EQU	$000f
WIZ_GLB_IR		EQU	$0015
WIZ_GLB_IMR		EQU	$0016
WIZ_GLB_RTR		EQU	$0017
WIZ_GLB_RCR		EQU	$0019
WIZ_GLB_RMSR		EQU	$001A
WIZ_GLB_TMSR		EQU	$001B
WIZ_GLB_PATR		EQU	$001C
WIZ_GLB_UIPR		EQU	$002A
WIZ_GLB_UPORT		EQU	$002E

WIZ_Sn_MR		EQU	$0000
WIZ_Sn_CR		EQU	$0001
WIZ_Sn_IR		EQU	$0002
WIZ_Sn_SR		EQU	$0003
WIZ_Sn_PORT		EQU	$0004
WIZ_Sn_DHAR		EQU	$0006
WIZ_Sn_DIPR		EQU	$000C
WIZ_Sn_DPORT		EQU	$0010
WIZ_Sn_TX_FSR		EQU	$0020
WIZ_Sn_TX_WR		EQU	$0024
WIZ_Sn_RX_RSR		EQU	$0026
WIZ_Sn_RX_RD		EQU	$0028

WIZ_S0_MR		EQU	$400+WIZ_Sn_MR
WIZ_S0_CR		EQU	$400+WIZ_Sn_CR
WIZ_S0_IR		EQU	$400+WIZ_Sn_IR
WIZ_S0_SR		EQU	$400+WIZ_Sn_SR
WIZ_S0_PORT		EQU	$400+WIZ_Sn_PORT
WIZ_S0_DHAR		EQU	$400+WIZ_Sn_DHAR
WIZ_S0_DIPR		EQU	$400+WIZ_Sn_DIPR
WIZ_S0_DPORT		EQU	$400+WIZ_Sn_DPORT
WIZ_S0_TX_FSR		EQU	$400+WIZ_Sn_TX_FSR
WIZ_S0_TX_WR		EQU	$400+WIZ_Sn_TX_WR
WIZ_S0_RX_RSR		EQU	$400+WIZ_Sn_RX_RSR
WIZ_S0_RX_RD		EQU	$400+WIZ_Sn_RX_RD

WIZ_S1_MR		EQU	$500+WIZ_Sn_MR
WIZ_S1_CR		EQU	$500+WIZ_Sn_CR
WIZ_S1_IR		EQU	$500+WIZ_Sn_IR
WIZ_S1_SR		EQU	$500+WIZ_Sn_SR
WIZ_S1_PORT		EQU	$500+WIZ_Sn_PORT
WIZ_S1_DHAR		EQU	$500+WIZ_Sn_DHAR
WIZ_S1_DIPR		EQU	$500+WIZ_Sn_DIPR
WIZ_S1_DPORT		EQU	$500+WIZ_Sn_DPORT
WIZ_S1_TX_FSR		EQU	$500+WIZ_Sn_TX_FSR
WIZ_S1_TX_WR		EQU	$500+WIZ_Sn_TX_WR
WIZ_S1_RX_RSR		EQU	$500+WIZ_Sn_RX_RSR
WIZ_S1_RX_RD		EQU	$500+WIZ_Sn_RX_RD

WIZ_S2_MR		EQU	$600+WIZ_Sn_MR
WIZ_S2_CR		EQU	$600+WIZ_Sn_CR
WIZ_S2_IR		EQU	$600+WIZ_Sn_IR
WIZ_S2_SR		EQU	$600+WIZ_Sn_SR
WIZ_S2_PORT		EQU	$600+WIZ_Sn_PORT
WIZ_S2_DHAR		EQU	$600+WIZ_Sn_DHAR
WIZ_S2_DIPR		EQU	$600+WIZ_Sn_DIPR
WIZ_S2_DPORT		EQU	$600+WIZ_Sn_DPORT
WIZ_S2_TX_FSR		EQU	$600+WIZ_Sn_TX_FSR
WIZ_S2_TX_WR		EQU	$600+WIZ_Sn_TX_WR
WIZ_S2_RX_RSR		EQU	$600+WIZ_Sn_RX_RSR
WIZ_S2_RX_RD		EQU	$600+WIZ_Sn_RX_RD

WIZ_S3_MR		EQU	$700+WIZ_Sn_MR
WIZ_S3_CR		EQU	$700+WIZ_Sn_CR
WIZ_S3_IR		EQU	$700+WIZ_Sn_IR
WIZ_S3_SR		EQU	$700+WIZ_Sn_SR
WIZ_S3_PORT		EQU	$700+WIZ_Sn_PORT
WIZ_S3_DHAR		EQU	$700+WIZ_Sn_DHAR
WIZ_S3_DIPR		EQU	$700+WIZ_Sn_DIPR
WIZ_S3_DPORT		EQU	$700+WIZ_Sn_DPORT
WIZ_S3_TX_FSR		EQU	$700+WIZ_Sn_TX_FSR
WIZ_S3_TX_WR		EQU	$700+WIZ_Sn_TX_WR
WIZ_S3_RX_RSR		EQU	$700+WIZ_Sn_RX_RSR
WIZ_S3_RX_RD		EQU	$700+WIZ_Sn_RX_RD

WIZ_RX_BASE		EQU	$6000
WIZ_TX_BASE		EQU	$4000

; currently assume always 2K BUFFERs
WIZ_S0_RX_BASE		EQU	$6000 
WIZ_S1_RX_BASE		EQU	$6800 
WIZ_S2_RX_BASE		EQU	$7000 
WIZ_S3_RX_BASE		EQU	$7800 

WIZ_S0_TX_BASE		EQU	$4000 
WIZ_S1_TX_BASE		EQU	$4800 
WIZ_S2_TX_BASE		EQU	$5000 
WIZ_S3_TX_BASE		EQU	$5800 

WIZ_RX_MASK		EQU	$07FF
WIZ_TX_MASK		EQU	$07FF

WIZ_RX_LIM		EQU	$0800
WIZ_TX_LIM		EQU	$0800

