
micro-II.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000024ac  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  0800256c  0800256c  0001256c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080025ac  080025ac  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080025ac  080025ac  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080025ac  080025ac  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080025ac  080025ac  000125ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080025b4  080025b4  000125b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080025b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000444  2000000c  080025c4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000450  080025c4  00020450  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d1de  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000023dc  00000000  00000000  0002d255  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c58  00000000  00000000  0002f638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000970  00000000  00000000  00030290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003778  00000000  00000000  00030c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010446  00000000  00000000  00034378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00093a2d  00000000  00000000  000447be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002b58  00000000  00000000  000d81ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000dad44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002554 	.word	0x08002554

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002554 	.word	0x08002554

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <_ZN4BaseC1Ev>:

#define getTick() HAL_GetTick() // change include and this hal funtion to use this class on other micros.

class Base {
public:
    Base() : intervalMs_(0), elapsedTime_(0)
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	2200      	movs	r2, #0
 800022c:	601a      	str	r2, [r3, #0]
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	2200      	movs	r2, #0
 8000232:	609a      	str	r2, [r3, #8]
    {
        startTime_ = getTick(); // Using getTick() to get the initial time
 8000234:	f000 fd22 	bl	8000c7c <HAL_GetTick>
 8000238:	0002      	movs	r2, r0
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	605a      	str	r2, [r3, #4]
    }
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	0018      	movs	r0, r3
 8000242:	46bd      	mov	sp, r7
 8000244:	b002      	add	sp, #8
 8000246:	bd80      	pop	{r7, pc}

08000248 <main>:
Base BASE05;

uint16_t adcteste;

int main()
{
 8000248:	b580      	push	{r7, lr}
 800024a:	af00      	add	r7, sp, #0
	mainInit();
 800024c:	f000 f914 	bl	8000478 <mainInit>
	ADC_Init();
 8000250:	f000 f804 	bl	800025c <_Z8ADC_Initv>

	while(true)
	{
		adc_teste();
 8000254:	f000 f894 	bl	8000380 <_Z9adc_testev>
 8000258:	e7fc      	b.n	8000254 <main+0xc>
	...

0800025c <_Z8ADC_Initv>:
	  (void)BASE5.start(5000);
	  (void)BASE05.start(500);
}

// Function to initialize the ADC at the register level
void ADC_Init() {
 800025c:	b580      	push	{r7, lr}
 800025e:	af00      	add	r7, sp, #0
    // Enable the clock for GPIOA
    RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8000260:	4b32      	ldr	r3, [pc, #200]	; (800032c <_Z8ADC_Initv+0xd0>)
 8000262:	695a      	ldr	r2, [r3, #20]
 8000264:	4b31      	ldr	r3, [pc, #196]	; (800032c <_Z8ADC_Initv+0xd0>)
 8000266:	2180      	movs	r1, #128	; 0x80
 8000268:	0289      	lsls	r1, r1, #10
 800026a:	430a      	orrs	r2, r1
 800026c:	615a      	str	r2, [r3, #20]

    // Configure PA1 as an analog input
    // Set the MODER bits for PA1 to 11 (analog mode)
    GPIOA->MODER |= (0x3 << (1 * 2));
 800026e:	2390      	movs	r3, #144	; 0x90
 8000270:	05db      	lsls	r3, r3, #23
 8000272:	681a      	ldr	r2, [r3, #0]
 8000274:	2390      	movs	r3, #144	; 0x90
 8000276:	05db      	lsls	r3, r3, #23
 8000278:	210c      	movs	r1, #12
 800027a:	430a      	orrs	r2, r1
 800027c:	601a      	str	r2, [r3, #0]

    // Disable pull-up and pull-down resistors for PA1
    // Set the PUPDR bits for PA1 to 00 (no pull-up or pull-down)
    GPIOA->PUPDR &= ~(0x3 << (1 * 2));
 800027e:	2390      	movs	r3, #144	; 0x90
 8000280:	05db      	lsls	r3, r3, #23
 8000282:	68da      	ldr	r2, [r3, #12]
 8000284:	2390      	movs	r3, #144	; 0x90
 8000286:	05db      	lsls	r3, r3, #23
 8000288:	210c      	movs	r1, #12
 800028a:	438a      	bics	r2, r1
 800028c:	60da      	str	r2, [r3, #12]

    // Enable the clock for ADC
    RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 800028e:	4b27      	ldr	r3, [pc, #156]	; (800032c <_Z8ADC_Initv+0xd0>)
 8000290:	699a      	ldr	r2, [r3, #24]
 8000292:	4b26      	ldr	r3, [pc, #152]	; (800032c <_Z8ADC_Initv+0xd0>)
 8000294:	2180      	movs	r1, #128	; 0x80
 8000296:	0089      	lsls	r1, r1, #2
 8000298:	430a      	orrs	r2, r1
 800029a:	619a      	str	r2, [r3, #24]

    // Configure ADC resolution and data alignment

    // Clear the RES[1:0] bits in the ADC_CFGR1 register
    ADC1->CFGR1 &= ~(0x3 << 3);
 800029c:	4b24      	ldr	r3, [pc, #144]	; (8000330 <_Z8ADC_Initv+0xd4>)
 800029e:	68da      	ldr	r2, [r3, #12]
 80002a0:	4b23      	ldr	r3, [pc, #140]	; (8000330 <_Z8ADC_Initv+0xd4>)
 80002a2:	2118      	movs	r1, #24
 80002a4:	438a      	bics	r2, r1
 80002a6:	60da      	str	r2, [r3, #12]

    // Set the RES[1:0] bits to 00 (12-bit resolution)
    ADC1->CFGR1 |= (0x0 << 3);
 80002a8:	4a21      	ldr	r2, [pc, #132]	; (8000330 <_Z8ADC_Initv+0xd4>)
 80002aa:	4b21      	ldr	r3, [pc, #132]	; (8000330 <_Z8ADC_Initv+0xd4>)
 80002ac:	68d2      	ldr	r2, [r2, #12]
 80002ae:	60da      	str	r2, [r3, #12]

    // Configure ADC channel sequence and sampling time
    ADC1->CHSELR = ADC_CHSELR_CHSEL1; // Select channel 1 (pin A1)
 80002b0:	4b1f      	ldr	r3, [pc, #124]	; (8000330 <_Z8ADC_Initv+0xd4>)
 80002b2:	2202      	movs	r2, #2
 80002b4:	629a      	str	r2, [r3, #40]	; 0x28
    ADC1->SMPR &= ~ADC_SMPR_SMP; // Clear sample time bits
 80002b6:	4b1e      	ldr	r3, [pc, #120]	; (8000330 <_Z8ADC_Initv+0xd4>)
 80002b8:	695a      	ldr	r2, [r3, #20]
 80002ba:	4b1d      	ldr	r3, [pc, #116]	; (8000330 <_Z8ADC_Initv+0xd4>)
 80002bc:	2107      	movs	r1, #7
 80002be:	438a      	bics	r2, r1
 80002c0:	615a      	str	r2, [r3, #20]

    // Set the SMP[2:0] bits to 111 for 239.5 ADC clock cycles sampling time
    ADC1->SMPR |= (0x7);
 80002c2:	4b1b      	ldr	r3, [pc, #108]	; (8000330 <_Z8ADC_Initv+0xd4>)
 80002c4:	695a      	ldr	r2, [r3, #20]
 80002c6:	4b1a      	ldr	r3, [pc, #104]	; (8000330 <_Z8ADC_Initv+0xd4>)
 80002c8:	2107      	movs	r1, #7
 80002ca:	430a      	orrs	r2, r1
 80002cc:	615a      	str	r2, [r3, #20]

    // Calibrate the ADC
    ADC1->CR &= ~ADC_CR_ADEN; // Ensure ADC is disabled
 80002ce:	4b18      	ldr	r3, [pc, #96]	; (8000330 <_Z8ADC_Initv+0xd4>)
 80002d0:	689a      	ldr	r2, [r3, #8]
 80002d2:	4b17      	ldr	r3, [pc, #92]	; (8000330 <_Z8ADC_Initv+0xd4>)
 80002d4:	2101      	movs	r1, #1
 80002d6:	438a      	bics	r2, r1
 80002d8:	609a      	str	r2, [r3, #8]
    ADC1->CR |= ADC_CR_ADCAL; // Start calibration
 80002da:	4b15      	ldr	r3, [pc, #84]	; (8000330 <_Z8ADC_Initv+0xd4>)
 80002dc:	689a      	ldr	r2, [r3, #8]
 80002de:	4b14      	ldr	r3, [pc, #80]	; (8000330 <_Z8ADC_Initv+0xd4>)
 80002e0:	2180      	movs	r1, #128	; 0x80
 80002e2:	0609      	lsls	r1, r1, #24
 80002e4:	430a      	orrs	r2, r1
 80002e6:	609a      	str	r2, [r3, #8]
    while (ADC1->CR & ADC_CR_ADCAL); // Wait for calibration to complete
 80002e8:	46c0      	nop			; (mov r8, r8)
 80002ea:	4b11      	ldr	r3, [pc, #68]	; (8000330 <_Z8ADC_Initv+0xd4>)
 80002ec:	689b      	ldr	r3, [r3, #8]
 80002ee:	0fdb      	lsrs	r3, r3, #31
 80002f0:	b2db      	uxtb	r3, r3
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d1f9      	bne.n	80002ea <_Z8ADC_Initv+0x8e>

    // Enable continuous conversion mode
    ADC1->CFGR1 |= ADC_CFGR1_CONT; // Set the CONT bit to enable continuous conversion mode
 80002f6:	4b0e      	ldr	r3, [pc, #56]	; (8000330 <_Z8ADC_Initv+0xd4>)
 80002f8:	68da      	ldr	r2, [r3, #12]
 80002fa:	4b0d      	ldr	r3, [pc, #52]	; (8000330 <_Z8ADC_Initv+0xd4>)
 80002fc:	2180      	movs	r1, #128	; 0x80
 80002fe:	0189      	lsls	r1, r1, #6
 8000300:	430a      	orrs	r2, r1
 8000302:	60da      	str	r2, [r3, #12]

    // Enable the ADC
    ADC1->CR |= ADC_CR_ADEN; // Enable the ADC
 8000304:	4b0a      	ldr	r3, [pc, #40]	; (8000330 <_Z8ADC_Initv+0xd4>)
 8000306:	689a      	ldr	r2, [r3, #8]
 8000308:	4b09      	ldr	r3, [pc, #36]	; (8000330 <_Z8ADC_Initv+0xd4>)
 800030a:	2101      	movs	r1, #1
 800030c:	430a      	orrs	r2, r1
 800030e:	609a      	str	r2, [r3, #8]
    while (!(ADC1->ISR & ADC_ISR_ADRDY)); // Wait for ADC to be ready
 8000310:	46c0      	nop			; (mov r8, r8)
 8000312:	4b07      	ldr	r3, [pc, #28]	; (8000330 <_Z8ADC_Initv+0xd4>)
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	2201      	movs	r2, #1
 8000318:	4013      	ands	r3, r2
 800031a:	425a      	negs	r2, r3
 800031c:	4153      	adcs	r3, r2
 800031e:	b2db      	uxtb	r3, r3
 8000320:	2b00      	cmp	r3, #0
 8000322:	d1f6      	bne.n	8000312 <_Z8ADC_Initv+0xb6>
}
 8000324:	46c0      	nop			; (mov r8, r8)
 8000326:	46c0      	nop			; (mov r8, r8)
 8000328:	46bd      	mov	sp, r7
 800032a:	bd80      	pop	{r7, pc}
 800032c:	40021000 	.word	0x40021000
 8000330:	40012400 	.word	0x40012400

08000334 <_Z8Read_ADCv>:

// Function to read ADC value from pin A1
uint16_t Read_ADC() {
 8000334:	b580      	push	{r7, lr}
 8000336:	b082      	sub	sp, #8
 8000338:	af00      	add	r7, sp, #0
    // Start ADC conversion
    ADC1->CR |= ADC_CR_ADSTART;
 800033a:	4b10      	ldr	r3, [pc, #64]	; (800037c <_Z8Read_ADCv+0x48>)
 800033c:	689a      	ldr	r2, [r3, #8]
 800033e:	4b0f      	ldr	r3, [pc, #60]	; (800037c <_Z8Read_ADCv+0x48>)
 8000340:	2104      	movs	r1, #4
 8000342:	430a      	orrs	r2, r1
 8000344:	609a      	str	r2, [r3, #8]

    // Wait for conversion to complete
    while (!(ADC1->ISR & ADC_ISR_EOC));
 8000346:	46c0      	nop			; (mov r8, r8)
 8000348:	4b0c      	ldr	r3, [pc, #48]	; (800037c <_Z8Read_ADCv+0x48>)
 800034a:	681b      	ldr	r3, [r3, #0]
 800034c:	2204      	movs	r2, #4
 800034e:	4013      	ands	r3, r2
 8000350:	425a      	negs	r2, r3
 8000352:	4153      	adcs	r3, r2
 8000354:	b2db      	uxtb	r3, r3
 8000356:	2b00      	cmp	r3, #0
 8000358:	d1f6      	bne.n	8000348 <_Z8Read_ADCv+0x14>

    // Read ADC value
    uint16_t adc_value = ADC1->DR;
 800035a:	4b08      	ldr	r3, [pc, #32]	; (800037c <_Z8Read_ADCv+0x48>)
 800035c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800035e:	1dbb      	adds	r3, r7, #6
 8000360:	801a      	strh	r2, [r3, #0]

    // Clear end of conversion flag
    ADC1->ISR &= ~ADC_ISR_EOC;
 8000362:	4b06      	ldr	r3, [pc, #24]	; (800037c <_Z8Read_ADCv+0x48>)
 8000364:	681a      	ldr	r2, [r3, #0]
 8000366:	4b05      	ldr	r3, [pc, #20]	; (800037c <_Z8Read_ADCv+0x48>)
 8000368:	2104      	movs	r1, #4
 800036a:	438a      	bics	r2, r1
 800036c:	601a      	str	r2, [r3, #0]

    return adc_value;
 800036e:	1dbb      	adds	r3, r7, #6
 8000370:	881b      	ldrh	r3, [r3, #0]
}
 8000372:	0018      	movs	r0, r3
 8000374:	46bd      	mov	sp, r7
 8000376:	b002      	add	sp, #8
 8000378:	bd80      	pop	{r7, pc}
 800037a:	46c0      	nop			; (mov r8, r8)
 800037c:	40012400 	.word	0x40012400

08000380 <_Z9adc_testev>:

void adc_teste()
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b086      	sub	sp, #24
 8000384:	af00      	add	r7, sp, #0
//	GPIOC->MODER &= ~(3 << (2 * 7)); // Clear mode bits for pin 7
//	GPIOC->MODER |= (1 << (2 * 7)); // Set pin 7 as output mode
//	GPIOC->ODR |= (1 << 7); // Set pin 7 to high

	// Read ADC value from pin A1
	adcteste = Read_ADC();
 8000386:	f7ff ffd5 	bl	8000334 <_Z8Read_ADCv>
 800038a:	0003      	movs	r3, r0
 800038c:	001a      	movs	r2, r3
 800038e:	4b1b      	ldr	r3, [pc, #108]	; (80003fc <_Z9adc_testev+0x7c>)
 8000390:	801a      	strh	r2, [r3, #0]

	// Define the ADC value thresholds for LEDs
	uint16_t thresholds[] = {1000, 2000, 3000, 4000};
 8000392:	230c      	movs	r3, #12
 8000394:	18fb      	adds	r3, r7, r3
 8000396:	4a1a      	ldr	r2, [pc, #104]	; (8000400 <_Z9adc_testev+0x80>)
 8000398:	ca03      	ldmia	r2!, {r0, r1}
 800039a:	c303      	stmia	r3!, {r0, r1}
	uint16_t pins[] = {LD3_Pin, LD4_Pin, LD5_Pin, LD6_Pin};
 800039c:	1d3b      	adds	r3, r7, #4
 800039e:	4a19      	ldr	r2, [pc, #100]	; (8000404 <_Z9adc_testev+0x84>)
 80003a0:	ca03      	ldmia	r2!, {r0, r1}
 80003a2:	c303      	stmia	r3!, {r0, r1}

	// Iterate through the thresholds and set/reset the LEDs
	for (int i = 0; i < 4; i++) {
 80003a4:	2300      	movs	r3, #0
 80003a6:	617b      	str	r3, [r7, #20]
 80003a8:	e01e      	b.n	80003e8 <_Z9adc_testev+0x68>
		if (adcteste > thresholds[i]) {
 80003aa:	230c      	movs	r3, #12
 80003ac:	18fb      	adds	r3, r7, r3
 80003ae:	697a      	ldr	r2, [r7, #20]
 80003b0:	0052      	lsls	r2, r2, #1
 80003b2:	5ad2      	ldrh	r2, [r2, r3]
 80003b4:	4b11      	ldr	r3, [pc, #68]	; (80003fc <_Z9adc_testev+0x7c>)
 80003b6:	881b      	ldrh	r3, [r3, #0]
 80003b8:	429a      	cmp	r2, r3
 80003ba:	d209      	bcs.n	80003d0 <_Z9adc_testev+0x50>
			HAL_GPIO_WritePin(GPIOC, pins[i], GPIO_PIN_SET);
 80003bc:	1d3b      	adds	r3, r7, #4
 80003be:	697a      	ldr	r2, [r7, #20]
 80003c0:	0052      	lsls	r2, r2, #1
 80003c2:	5ad3      	ldrh	r3, [r2, r3]
 80003c4:	4810      	ldr	r0, [pc, #64]	; (8000408 <_Z9adc_testev+0x88>)
 80003c6:	2201      	movs	r2, #1
 80003c8:	0019      	movs	r1, r3
 80003ca:	f000 feb1 	bl	8001130 <HAL_GPIO_WritePin>
 80003ce:	e008      	b.n	80003e2 <_Z9adc_testev+0x62>
		} else {
			HAL_GPIO_WritePin(GPIOC, pins[i], GPIO_PIN_RESET);
 80003d0:	1d3b      	adds	r3, r7, #4
 80003d2:	697a      	ldr	r2, [r7, #20]
 80003d4:	0052      	lsls	r2, r2, #1
 80003d6:	5ad3      	ldrh	r3, [r2, r3]
 80003d8:	480b      	ldr	r0, [pc, #44]	; (8000408 <_Z9adc_testev+0x88>)
 80003da:	2200      	movs	r2, #0
 80003dc:	0019      	movs	r1, r3
 80003de:	f000 fea7 	bl	8001130 <HAL_GPIO_WritePin>
	for (int i = 0; i < 4; i++) {
 80003e2:	697b      	ldr	r3, [r7, #20]
 80003e4:	3301      	adds	r3, #1
 80003e6:	617b      	str	r3, [r7, #20]
 80003e8:	697b      	ldr	r3, [r7, #20]
 80003ea:	2b03      	cmp	r3, #3
 80003ec:	dddd      	ble.n	80003aa <_Z9adc_testev+0x2a>
		}
	}

	// Add a small delay for stability (you can adjust the delay as needed)
	HAL_Delay(100);
 80003ee:	2064      	movs	r0, #100	; 0x64
 80003f0:	f000 fc4e 	bl	8000c90 <HAL_Delay>
}
 80003f4:	46c0      	nop			; (mov r8, r8)
 80003f6:	46bd      	mov	sp, r7
 80003f8:	b006      	add	sp, #24
 80003fa:	bd80      	pop	{r7, pc}
 80003fc:	20000058 	.word	0x20000058
 8000400:	0800256c 	.word	0x0800256c
 8000404:	08002574 	.word	0x08002574
 8000408:	48000800 	.word	0x48000800

0800040c <_Z41__static_initialization_and_destruction_0ii>:
    }
}

void app_loop()
{
}
 800040c:	b580      	push	{r7, lr}
 800040e:	b082      	sub	sp, #8
 8000410:	af00      	add	r7, sp, #0
 8000412:	6078      	str	r0, [r7, #4]
 8000414:	6039      	str	r1, [r7, #0]
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	2b01      	cmp	r3, #1
 800041a:	d113      	bne.n	8000444 <_Z41__static_initialization_and_destruction_0ii+0x38>
 800041c:	683b      	ldr	r3, [r7, #0]
 800041e:	4a0b      	ldr	r2, [pc, #44]	; (800044c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8000420:	4293      	cmp	r3, r2
 8000422:	d10f      	bne.n	8000444 <_Z41__static_initialization_and_destruction_0ii+0x38>
Base BASE1;
 8000424:	4b0a      	ldr	r3, [pc, #40]	; (8000450 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8000426:	0018      	movs	r0, r3
 8000428:	f7ff fefa 	bl	8000220 <_ZN4BaseC1Ev>
Base BASE2;
 800042c:	4b09      	ldr	r3, [pc, #36]	; (8000454 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 800042e:	0018      	movs	r0, r3
 8000430:	f7ff fef6 	bl	8000220 <_ZN4BaseC1Ev>
Base BASE5;
 8000434:	4b08      	ldr	r3, [pc, #32]	; (8000458 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8000436:	0018      	movs	r0, r3
 8000438:	f7ff fef2 	bl	8000220 <_ZN4BaseC1Ev>
Base BASE05;
 800043c:	4b07      	ldr	r3, [pc, #28]	; (800045c <_Z41__static_initialization_and_destruction_0ii+0x50>)
 800043e:	0018      	movs	r0, r3
 8000440:	f7ff feee 	bl	8000220 <_ZN4BaseC1Ev>
}
 8000444:	46c0      	nop			; (mov r8, r8)
 8000446:	46bd      	mov	sp, r7
 8000448:	b002      	add	sp, #8
 800044a:	bd80      	pop	{r7, pc}
 800044c:	0000ffff 	.word	0x0000ffff
 8000450:	20000028 	.word	0x20000028
 8000454:	20000034 	.word	0x20000034
 8000458:	20000040 	.word	0x20000040
 800045c:	2000004c 	.word	0x2000004c

08000460 <_GLOBAL__sub_I_BASE1>:
 8000460:	b580      	push	{r7, lr}
 8000462:	af00      	add	r7, sp, #0
 8000464:	4b03      	ldr	r3, [pc, #12]	; (8000474 <_GLOBAL__sub_I_BASE1+0x14>)
 8000466:	0019      	movs	r1, r3
 8000468:	2001      	movs	r0, #1
 800046a:	f7ff ffcf 	bl	800040c <_Z41__static_initialization_and_destruction_0ii>
 800046e:	46bd      	mov	sp, r7
 8000470:	bd80      	pop	{r7, pc}
 8000472:	46c0      	nop			; (mov r8, r8)
 8000474:	0000ffff 	.word	0x0000ffff

08000478 <mainInit>:
int main(void)
{
  /* USER CODE BEGIN 1 */
#endif
void mainInit(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800047c:	f000 fba4 	bl	8000bc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000480:	f000 f80d 	bl	800049e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000484:	f000 f95a 	bl	800073c <MX_GPIO_Init>
  MX_I2C2_Init();
 8000488:	f000 f870 	bl	800056c <MX_I2C2_Init>
  MX_SPI2_Init();
 800048c:	f000 f8ae 	bl	80005ec <MX_SPI2_Init>
  MX_TSC_Init();
 8000490:	f000 f8ea 	bl	8000668 <MX_TSC_Init>
  MX_USB_PCD_Init();
 8000494:	f000 f92c 	bl	80006f0 <MX_USB_PCD_Init>

    /* USER CODE BEGIN 3 */
  }
#endif
  /* USER CODE END 3 */
}
 8000498:	46c0      	nop			; (mov r8, r8)
 800049a:	46bd      	mov	sp, r7
 800049c:	bd80      	pop	{r7, pc}

0800049e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800049e:	b590      	push	{r4, r7, lr}
 80004a0:	b099      	sub	sp, #100	; 0x64
 80004a2:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004a4:	242c      	movs	r4, #44	; 0x2c
 80004a6:	193b      	adds	r3, r7, r4
 80004a8:	0018      	movs	r0, r3
 80004aa:	2334      	movs	r3, #52	; 0x34
 80004ac:	001a      	movs	r2, r3
 80004ae:	2100      	movs	r1, #0
 80004b0:	f002 f823 	bl	80024fa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004b4:	231c      	movs	r3, #28
 80004b6:	18fb      	adds	r3, r7, r3
 80004b8:	0018      	movs	r0, r3
 80004ba:	2310      	movs	r3, #16
 80004bc:	001a      	movs	r2, r3
 80004be:	2100      	movs	r1, #0
 80004c0:	f002 f81b 	bl	80024fa <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004c4:	003b      	movs	r3, r7
 80004c6:	0018      	movs	r0, r3
 80004c8:	231c      	movs	r3, #28
 80004ca:	001a      	movs	r2, r3
 80004cc:	2100      	movs	r1, #0
 80004ce:	f002 f814 	bl	80024fa <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 80004d2:	0021      	movs	r1, r4
 80004d4:	187b      	adds	r3, r7, r1
 80004d6:	2222      	movs	r2, #34	; 0x22
 80004d8:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004da:	187b      	adds	r3, r7, r1
 80004dc:	2201      	movs	r2, #1
 80004de:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80004e0:	187b      	adds	r3, r7, r1
 80004e2:	2201      	movs	r2, #1
 80004e4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004e6:	187b      	adds	r3, r7, r1
 80004e8:	2210      	movs	r2, #16
 80004ea:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004ec:	187b      	adds	r3, r7, r1
 80004ee:	2202      	movs	r2, #2
 80004f0:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80004f2:	187b      	adds	r3, r7, r1
 80004f4:	2280      	movs	r2, #128	; 0x80
 80004f6:	0212      	lsls	r2, r2, #8
 80004f8:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80004fa:	187b      	adds	r3, r7, r1
 80004fc:	2280      	movs	r2, #128	; 0x80
 80004fe:	0352      	lsls	r2, r2, #13
 8000500:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000502:	187b      	adds	r3, r7, r1
 8000504:	2200      	movs	r2, #0
 8000506:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000508:	187b      	adds	r3, r7, r1
 800050a:	0018      	movs	r0, r3
 800050c:	f001 f886 	bl	800161c <HAL_RCC_OscConfig>
 8000510:	1e03      	subs	r3, r0, #0
 8000512:	d001      	beq.n	8000518 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000514:	f000 f98e 	bl	8000834 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000518:	211c      	movs	r1, #28
 800051a:	187b      	adds	r3, r7, r1
 800051c:	2207      	movs	r2, #7
 800051e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000520:	187b      	adds	r3, r7, r1
 8000522:	2202      	movs	r2, #2
 8000524:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000526:	187b      	adds	r3, r7, r1
 8000528:	2200      	movs	r2, #0
 800052a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800052c:	187b      	adds	r3, r7, r1
 800052e:	2200      	movs	r2, #0
 8000530:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000532:	187b      	adds	r3, r7, r1
 8000534:	2101      	movs	r1, #1
 8000536:	0018      	movs	r0, r3
 8000538:	f001 fbf6 	bl	8001d28 <HAL_RCC_ClockConfig>
 800053c:	1e03      	subs	r3, r0, #0
 800053e:	d001      	beq.n	8000544 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000540:	f000 f978 	bl	8000834 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000544:	003b      	movs	r3, r7
 8000546:	2280      	movs	r2, #128	; 0x80
 8000548:	0292      	lsls	r2, r2, #10
 800054a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800054c:	003b      	movs	r3, r7
 800054e:	2200      	movs	r2, #0
 8000550:	619a      	str	r2, [r3, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000552:	003b      	movs	r3, r7
 8000554:	0018      	movs	r0, r3
 8000556:	f001 fd33 	bl	8001fc0 <HAL_RCCEx_PeriphCLKConfig>
 800055a:	1e03      	subs	r3, r0, #0
 800055c:	d001      	beq.n	8000562 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800055e:	f000 f969 	bl	8000834 <Error_Handler>
  }
}
 8000562:	46c0      	nop			; (mov r8, r8)
 8000564:	46bd      	mov	sp, r7
 8000566:	b019      	add	sp, #100	; 0x64
 8000568:	bd90      	pop	{r4, r7, pc}
	...

0800056c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000570:	4b1b      	ldr	r3, [pc, #108]	; (80005e0 <MX_I2C2_Init+0x74>)
 8000572:	4a1c      	ldr	r2, [pc, #112]	; (80005e4 <MX_I2C2_Init+0x78>)
 8000574:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20303E5D;
 8000576:	4b1a      	ldr	r3, [pc, #104]	; (80005e0 <MX_I2C2_Init+0x74>)
 8000578:	4a1b      	ldr	r2, [pc, #108]	; (80005e8 <MX_I2C2_Init+0x7c>)
 800057a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800057c:	4b18      	ldr	r3, [pc, #96]	; (80005e0 <MX_I2C2_Init+0x74>)
 800057e:	2200      	movs	r2, #0
 8000580:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000582:	4b17      	ldr	r3, [pc, #92]	; (80005e0 <MX_I2C2_Init+0x74>)
 8000584:	2201      	movs	r2, #1
 8000586:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000588:	4b15      	ldr	r3, [pc, #84]	; (80005e0 <MX_I2C2_Init+0x74>)
 800058a:	2200      	movs	r2, #0
 800058c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800058e:	4b14      	ldr	r3, [pc, #80]	; (80005e0 <MX_I2C2_Init+0x74>)
 8000590:	2200      	movs	r2, #0
 8000592:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000594:	4b12      	ldr	r3, [pc, #72]	; (80005e0 <MX_I2C2_Init+0x74>)
 8000596:	2200      	movs	r2, #0
 8000598:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800059a:	4b11      	ldr	r3, [pc, #68]	; (80005e0 <MX_I2C2_Init+0x74>)
 800059c:	2200      	movs	r2, #0
 800059e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005a0:	4b0f      	ldr	r3, [pc, #60]	; (80005e0 <MX_I2C2_Init+0x74>)
 80005a2:	2200      	movs	r2, #0
 80005a4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80005a6:	4b0e      	ldr	r3, [pc, #56]	; (80005e0 <MX_I2C2_Init+0x74>)
 80005a8:	0018      	movs	r0, r3
 80005aa:	f000 fddf 	bl	800116c <HAL_I2C_Init>
 80005ae:	1e03      	subs	r3, r0, #0
 80005b0:	d001      	beq.n	80005b6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80005b2:	f000 f93f 	bl	8000834 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80005b6:	4b0a      	ldr	r3, [pc, #40]	; (80005e0 <MX_I2C2_Init+0x74>)
 80005b8:	2100      	movs	r1, #0
 80005ba:	0018      	movs	r0, r3
 80005bc:	f000 fe6c 	bl	8001298 <HAL_I2CEx_ConfigAnalogFilter>
 80005c0:	1e03      	subs	r3, r0, #0
 80005c2:	d001      	beq.n	80005c8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80005c4:	f000 f936 	bl	8000834 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80005c8:	4b05      	ldr	r3, [pc, #20]	; (80005e0 <MX_I2C2_Init+0x74>)
 80005ca:	2100      	movs	r1, #0
 80005cc:	0018      	movs	r0, r3
 80005ce:	f000 feaf 	bl	8001330 <HAL_I2CEx_ConfigDigitalFilter>
 80005d2:	1e03      	subs	r3, r0, #0
 80005d4:	d001      	beq.n	80005da <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80005d6:	f000 f92d 	bl	8000834 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80005da:	46c0      	nop			; (mov r8, r8)
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	2000005c 	.word	0x2000005c
 80005e4:	40005800 	.word	0x40005800
 80005e8:	20303e5d 	.word	0x20303e5d

080005ec <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80005f0:	4b1b      	ldr	r3, [pc, #108]	; (8000660 <MX_SPI2_Init+0x74>)
 80005f2:	4a1c      	ldr	r2, [pc, #112]	; (8000664 <MX_SPI2_Init+0x78>)
 80005f4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80005f6:	4b1a      	ldr	r3, [pc, #104]	; (8000660 <MX_SPI2_Init+0x74>)
 80005f8:	2282      	movs	r2, #130	; 0x82
 80005fa:	0052      	lsls	r2, r2, #1
 80005fc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80005fe:	4b18      	ldr	r3, [pc, #96]	; (8000660 <MX_SPI2_Init+0x74>)
 8000600:	2200      	movs	r2, #0
 8000602:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000604:	4b16      	ldr	r3, [pc, #88]	; (8000660 <MX_SPI2_Init+0x74>)
 8000606:	22c0      	movs	r2, #192	; 0xc0
 8000608:	0092      	lsls	r2, r2, #2
 800060a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800060c:	4b14      	ldr	r3, [pc, #80]	; (8000660 <MX_SPI2_Init+0x74>)
 800060e:	2200      	movs	r2, #0
 8000610:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000612:	4b13      	ldr	r3, [pc, #76]	; (8000660 <MX_SPI2_Init+0x74>)
 8000614:	2200      	movs	r2, #0
 8000616:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000618:	4b11      	ldr	r3, [pc, #68]	; (8000660 <MX_SPI2_Init+0x74>)
 800061a:	2280      	movs	r2, #128	; 0x80
 800061c:	0092      	lsls	r2, r2, #2
 800061e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000620:	4b0f      	ldr	r3, [pc, #60]	; (8000660 <MX_SPI2_Init+0x74>)
 8000622:	2208      	movs	r2, #8
 8000624:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000626:	4b0e      	ldr	r3, [pc, #56]	; (8000660 <MX_SPI2_Init+0x74>)
 8000628:	2200      	movs	r2, #0
 800062a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800062c:	4b0c      	ldr	r3, [pc, #48]	; (8000660 <MX_SPI2_Init+0x74>)
 800062e:	2200      	movs	r2, #0
 8000630:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000632:	4b0b      	ldr	r3, [pc, #44]	; (8000660 <MX_SPI2_Init+0x74>)
 8000634:	2200      	movs	r2, #0
 8000636:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000638:	4b09      	ldr	r3, [pc, #36]	; (8000660 <MX_SPI2_Init+0x74>)
 800063a:	2207      	movs	r2, #7
 800063c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800063e:	4b08      	ldr	r3, [pc, #32]	; (8000660 <MX_SPI2_Init+0x74>)
 8000640:	2200      	movs	r2, #0
 8000642:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000644:	4b06      	ldr	r3, [pc, #24]	; (8000660 <MX_SPI2_Init+0x74>)
 8000646:	2208      	movs	r2, #8
 8000648:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800064a:	4b05      	ldr	r3, [pc, #20]	; (8000660 <MX_SPI2_Init+0x74>)
 800064c:	0018      	movs	r0, r3
 800064e:	f001 fdb5 	bl	80021bc <HAL_SPI_Init>
 8000652:	1e03      	subs	r3, r0, #0
 8000654:	d001      	beq.n	800065a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000656:	f000 f8ed 	bl	8000834 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800065a:	46c0      	nop			; (mov r8, r8)
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}
 8000660:	200000b0 	.word	0x200000b0
 8000664:	40003800 	.word	0x40003800

08000668 <MX_TSC_Init>:
  * @brief TSC Initialization Function
  * @param None
  * @retval None
  */
static void MX_TSC_Init(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0

  /* USER CODE END TSC_Init 1 */

  /** Configure the TSC peripheral
  */
  htsc.Instance = TSC;
 800066c:	4b1e      	ldr	r3, [pc, #120]	; (80006e8 <MX_TSC_Init+0x80>)
 800066e:	4a1f      	ldr	r2, [pc, #124]	; (80006ec <MX_TSC_Init+0x84>)
 8000670:	601a      	str	r2, [r3, #0]
  htsc.Init.CTPulseHighLength = TSC_CTPH_2CYCLES;
 8000672:	4b1d      	ldr	r3, [pc, #116]	; (80006e8 <MX_TSC_Init+0x80>)
 8000674:	2280      	movs	r2, #128	; 0x80
 8000676:	0552      	lsls	r2, r2, #21
 8000678:	605a      	str	r2, [r3, #4]
  htsc.Init.CTPulseLowLength = TSC_CTPL_2CYCLES;
 800067a:	4b1b      	ldr	r3, [pc, #108]	; (80006e8 <MX_TSC_Init+0x80>)
 800067c:	2280      	movs	r2, #128	; 0x80
 800067e:	0452      	lsls	r2, r2, #17
 8000680:	609a      	str	r2, [r3, #8]
  htsc.Init.SpreadSpectrum = DISABLE;
 8000682:	4b19      	ldr	r3, [pc, #100]	; (80006e8 <MX_TSC_Init+0x80>)
 8000684:	2200      	movs	r2, #0
 8000686:	731a      	strb	r2, [r3, #12]
  htsc.Init.SpreadSpectrumDeviation = 1;
 8000688:	4b17      	ldr	r3, [pc, #92]	; (80006e8 <MX_TSC_Init+0x80>)
 800068a:	2201      	movs	r2, #1
 800068c:	611a      	str	r2, [r3, #16]
  htsc.Init.SpreadSpectrumPrescaler = TSC_SS_PRESC_DIV1;
 800068e:	4b16      	ldr	r3, [pc, #88]	; (80006e8 <MX_TSC_Init+0x80>)
 8000690:	2200      	movs	r2, #0
 8000692:	615a      	str	r2, [r3, #20]
  htsc.Init.PulseGeneratorPrescaler = TSC_PG_PRESC_DIV4;
 8000694:	4b14      	ldr	r3, [pc, #80]	; (80006e8 <MX_TSC_Init+0x80>)
 8000696:	2280      	movs	r2, #128	; 0x80
 8000698:	0192      	lsls	r2, r2, #6
 800069a:	619a      	str	r2, [r3, #24]
  htsc.Init.MaxCountValue = TSC_MCV_8191;
 800069c:	4b12      	ldr	r3, [pc, #72]	; (80006e8 <MX_TSC_Init+0x80>)
 800069e:	22a0      	movs	r2, #160	; 0xa0
 80006a0:	61da      	str	r2, [r3, #28]
  htsc.Init.IODefaultMode = TSC_IODEF_OUT_PP_LOW;
 80006a2:	4b11      	ldr	r3, [pc, #68]	; (80006e8 <MX_TSC_Init+0x80>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	621a      	str	r2, [r3, #32]
  htsc.Init.SynchroPinPolarity = TSC_SYNC_POLARITY_FALLING;
 80006a8:	4b0f      	ldr	r3, [pc, #60]	; (80006e8 <MX_TSC_Init+0x80>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	625a      	str	r2, [r3, #36]	; 0x24
  htsc.Init.AcquisitionMode = TSC_ACQ_MODE_NORMAL;
 80006ae:	4b0e      	ldr	r3, [pc, #56]	; (80006e8 <MX_TSC_Init+0x80>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	629a      	str	r2, [r3, #40]	; 0x28
  htsc.Init.MaxCountInterrupt = DISABLE;
 80006b4:	4b0c      	ldr	r3, [pc, #48]	; (80006e8 <MX_TSC_Init+0x80>)
 80006b6:	222c      	movs	r2, #44	; 0x2c
 80006b8:	2100      	movs	r1, #0
 80006ba:	5499      	strb	r1, [r3, r2]
  htsc.Init.ChannelIOs = TSC_GROUP1_IO3|TSC_GROUP2_IO3|TSC_GROUP3_IO2;
 80006bc:	4b0a      	ldr	r3, [pc, #40]	; (80006e8 <MX_TSC_Init+0x80>)
 80006be:	2291      	movs	r2, #145	; 0x91
 80006c0:	0092      	lsls	r2, r2, #2
 80006c2:	631a      	str	r2, [r3, #48]	; 0x30
  htsc.Init.ShieldIOs = 0;
 80006c4:	4b08      	ldr	r3, [pc, #32]	; (80006e8 <MX_TSC_Init+0x80>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	635a      	str	r2, [r3, #52]	; 0x34
  htsc.Init.SamplingIOs = TSC_GROUP1_IO4|TSC_GROUP2_IO4|TSC_GROUP3_IO3;
 80006ca:	4b07      	ldr	r3, [pc, #28]	; (80006e8 <MX_TSC_Init+0x80>)
 80006cc:	2291      	movs	r2, #145	; 0x91
 80006ce:	00d2      	lsls	r2, r2, #3
 80006d0:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_TSC_Init(&htsc) != HAL_OK)
 80006d2:	4b05      	ldr	r3, [pc, #20]	; (80006e8 <MX_TSC_Init+0x80>)
 80006d4:	0018      	movs	r0, r3
 80006d6:	f001 fe29 	bl	800232c <HAL_TSC_Init>
 80006da:	1e03      	subs	r3, r0, #0
 80006dc:	d001      	beq.n	80006e2 <MX_TSC_Init+0x7a>
  {
    Error_Handler();
 80006de:	f000 f8a9 	bl	8000834 <Error_Handler>
  }
  /* USER CODE BEGIN TSC_Init 2 */

  /* USER CODE END TSC_Init 2 */

}
 80006e2:	46c0      	nop			; (mov r8, r8)
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	20000114 	.word	0x20000114
 80006ec:	40024000 	.word	0x40024000

080006f0 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 80006f4:	4b0f      	ldr	r3, [pc, #60]	; (8000734 <MX_USB_PCD_Init+0x44>)
 80006f6:	4a10      	ldr	r2, [pc, #64]	; (8000738 <MX_USB_PCD_Init+0x48>)
 80006f8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80006fa:	4b0e      	ldr	r3, [pc, #56]	; (8000734 <MX_USB_PCD_Init+0x44>)
 80006fc:	2208      	movs	r2, #8
 80006fe:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000700:	4b0c      	ldr	r3, [pc, #48]	; (8000734 <MX_USB_PCD_Init+0x44>)
 8000702:	2202      	movs	r2, #2
 8000704:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000706:	4b0b      	ldr	r3, [pc, #44]	; (8000734 <MX_USB_PCD_Init+0x44>)
 8000708:	2202      	movs	r2, #2
 800070a:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800070c:	4b09      	ldr	r3, [pc, #36]	; (8000734 <MX_USB_PCD_Init+0x44>)
 800070e:	2200      	movs	r2, #0
 8000710:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8000712:	4b08      	ldr	r3, [pc, #32]	; (8000734 <MX_USB_PCD_Init+0x44>)
 8000714:	2200      	movs	r2, #0
 8000716:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000718:	4b06      	ldr	r3, [pc, #24]	; (8000734 <MX_USB_PCD_Init+0x44>)
 800071a:	2200      	movs	r2, #0
 800071c:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800071e:	4b05      	ldr	r3, [pc, #20]	; (8000734 <MX_USB_PCD_Init+0x44>)
 8000720:	0018      	movs	r0, r3
 8000722:	f000 fe51 	bl	80013c8 <HAL_PCD_Init>
 8000726:	1e03      	subs	r3, r0, #0
 8000728:	d001      	beq.n	800072e <MX_USB_PCD_Init+0x3e>
  {
    Error_Handler();
 800072a:	f000 f883 	bl	8000834 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 800072e:	46c0      	nop			; (mov r8, r8)
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	20000158 	.word	0x20000158
 8000738:	40005c00 	.word	0x40005c00

0800073c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800073c:	b590      	push	{r4, r7, lr}
 800073e:	b089      	sub	sp, #36	; 0x24
 8000740:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000742:	240c      	movs	r4, #12
 8000744:	193b      	adds	r3, r7, r4
 8000746:	0018      	movs	r0, r3
 8000748:	2314      	movs	r3, #20
 800074a:	001a      	movs	r2, r3
 800074c:	2100      	movs	r1, #0
 800074e:	f001 fed4 	bl	80024fa <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000752:	4b35      	ldr	r3, [pc, #212]	; (8000828 <MX_GPIO_Init+0xec>)
 8000754:	695a      	ldr	r2, [r3, #20]
 8000756:	4b34      	ldr	r3, [pc, #208]	; (8000828 <MX_GPIO_Init+0xec>)
 8000758:	2180      	movs	r1, #128	; 0x80
 800075a:	0309      	lsls	r1, r1, #12
 800075c:	430a      	orrs	r2, r1
 800075e:	615a      	str	r2, [r3, #20]
 8000760:	4b31      	ldr	r3, [pc, #196]	; (8000828 <MX_GPIO_Init+0xec>)
 8000762:	695a      	ldr	r2, [r3, #20]
 8000764:	2380      	movs	r3, #128	; 0x80
 8000766:	031b      	lsls	r3, r3, #12
 8000768:	4013      	ands	r3, r2
 800076a:	60bb      	str	r3, [r7, #8]
 800076c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800076e:	4b2e      	ldr	r3, [pc, #184]	; (8000828 <MX_GPIO_Init+0xec>)
 8000770:	695a      	ldr	r2, [r3, #20]
 8000772:	4b2d      	ldr	r3, [pc, #180]	; (8000828 <MX_GPIO_Init+0xec>)
 8000774:	2180      	movs	r1, #128	; 0x80
 8000776:	0289      	lsls	r1, r1, #10
 8000778:	430a      	orrs	r2, r1
 800077a:	615a      	str	r2, [r3, #20]
 800077c:	4b2a      	ldr	r3, [pc, #168]	; (8000828 <MX_GPIO_Init+0xec>)
 800077e:	695a      	ldr	r2, [r3, #20]
 8000780:	2380      	movs	r3, #128	; 0x80
 8000782:	029b      	lsls	r3, r3, #10
 8000784:	4013      	ands	r3, r2
 8000786:	607b      	str	r3, [r7, #4]
 8000788:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800078a:	4b27      	ldr	r3, [pc, #156]	; (8000828 <MX_GPIO_Init+0xec>)
 800078c:	695a      	ldr	r2, [r3, #20]
 800078e:	4b26      	ldr	r3, [pc, #152]	; (8000828 <MX_GPIO_Init+0xec>)
 8000790:	2180      	movs	r1, #128	; 0x80
 8000792:	02c9      	lsls	r1, r1, #11
 8000794:	430a      	orrs	r2, r1
 8000796:	615a      	str	r2, [r3, #20]
 8000798:	4b23      	ldr	r3, [pc, #140]	; (8000828 <MX_GPIO_Init+0xec>)
 800079a:	695a      	ldr	r2, [r3, #20]
 800079c:	2380      	movs	r3, #128	; 0x80
 800079e:	02db      	lsls	r3, r3, #11
 80007a0:	4013      	ands	r3, r2
 80007a2:	603b      	str	r3, [r7, #0]
 80007a4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|EXT_RESET_Pin|LD3_Pin|LD6_Pin
 80007a6:	4921      	ldr	r1, [pc, #132]	; (800082c <MX_GPIO_Init+0xf0>)
 80007a8:	4b21      	ldr	r3, [pc, #132]	; (8000830 <MX_GPIO_Init+0xf4>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	0018      	movs	r0, r3
 80007ae:	f000 fcbf 	bl	8001130 <HAL_GPIO_WritePin>
                          |LD4_Pin|LD5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin EXT_RESET_Pin LD3_Pin LD6_Pin
                           LD4_Pin LD5_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|EXT_RESET_Pin|LD3_Pin|LD6_Pin
 80007b2:	193b      	adds	r3, r7, r4
 80007b4:	4a1d      	ldr	r2, [pc, #116]	; (800082c <MX_GPIO_Init+0xf0>)
 80007b6:	601a      	str	r2, [r3, #0]
                          |LD4_Pin|LD5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007b8:	193b      	adds	r3, r7, r4
 80007ba:	2201      	movs	r2, #1
 80007bc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007be:	193b      	adds	r3, r7, r4
 80007c0:	2200      	movs	r2, #0
 80007c2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c4:	193b      	adds	r3, r7, r4
 80007c6:	2200      	movs	r2, #0
 80007c8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007ca:	193b      	adds	r3, r7, r4
 80007cc:	4a18      	ldr	r2, [pc, #96]	; (8000830 <MX_GPIO_Init+0xf4>)
 80007ce:	0019      	movs	r1, r3
 80007d0:	0010      	movs	r0, r2
 80007d2:	f000 fb35 	bl	8000e40 <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMS_INT1_Pin MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT1_Pin|MEMS_INT2_Pin;
 80007d6:	0021      	movs	r1, r4
 80007d8:	187b      	adds	r3, r7, r1
 80007da:	2206      	movs	r2, #6
 80007dc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80007de:	187b      	adds	r3, r7, r1
 80007e0:	2290      	movs	r2, #144	; 0x90
 80007e2:	0352      	lsls	r2, r2, #13
 80007e4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e6:	187b      	adds	r3, r7, r1
 80007e8:	2200      	movs	r2, #0
 80007ea:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007ec:	000c      	movs	r4, r1
 80007ee:	187b      	adds	r3, r7, r1
 80007f0:	4a0f      	ldr	r2, [pc, #60]	; (8000830 <MX_GPIO_Init+0xf4>)
 80007f2:	0019      	movs	r1, r3
 80007f4:	0010      	movs	r0, r2
 80007f6:	f000 fb23 	bl	8000e40 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007fa:	0021      	movs	r1, r4
 80007fc:	187b      	adds	r3, r7, r1
 80007fe:	2201      	movs	r2, #1
 8000800:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000802:	187b      	adds	r3, r7, r1
 8000804:	2290      	movs	r2, #144	; 0x90
 8000806:	0352      	lsls	r2, r2, #13
 8000808:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080a:	187b      	adds	r3, r7, r1
 800080c:	2200      	movs	r2, #0
 800080e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000810:	187a      	adds	r2, r7, r1
 8000812:	2390      	movs	r3, #144	; 0x90
 8000814:	05db      	lsls	r3, r3, #23
 8000816:	0011      	movs	r1, r2
 8000818:	0018      	movs	r0, r3
 800081a:	f000 fb11 	bl	8000e40 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800081e:	46c0      	nop			; (mov r8, r8)
 8000820:	46bd      	mov	sp, r7
 8000822:	b009      	add	sp, #36	; 0x24
 8000824:	bd90      	pop	{r4, r7, pc}
 8000826:	46c0      	nop			; (mov r8, r8)
 8000828:	40021000 	.word	0x40021000
 800082c:	000003e1 	.word	0x000003e1
 8000830:	48000800 	.word	0x48000800

08000834 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000838:	b672      	cpsid	i
}
 800083a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800083c:	e7fe      	b.n	800083c <Error_Handler+0x8>
	...

08000840 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000846:	4b0f      	ldr	r3, [pc, #60]	; (8000884 <HAL_MspInit+0x44>)
 8000848:	699a      	ldr	r2, [r3, #24]
 800084a:	4b0e      	ldr	r3, [pc, #56]	; (8000884 <HAL_MspInit+0x44>)
 800084c:	2101      	movs	r1, #1
 800084e:	430a      	orrs	r2, r1
 8000850:	619a      	str	r2, [r3, #24]
 8000852:	4b0c      	ldr	r3, [pc, #48]	; (8000884 <HAL_MspInit+0x44>)
 8000854:	699b      	ldr	r3, [r3, #24]
 8000856:	2201      	movs	r2, #1
 8000858:	4013      	ands	r3, r2
 800085a:	607b      	str	r3, [r7, #4]
 800085c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800085e:	4b09      	ldr	r3, [pc, #36]	; (8000884 <HAL_MspInit+0x44>)
 8000860:	69da      	ldr	r2, [r3, #28]
 8000862:	4b08      	ldr	r3, [pc, #32]	; (8000884 <HAL_MspInit+0x44>)
 8000864:	2180      	movs	r1, #128	; 0x80
 8000866:	0549      	lsls	r1, r1, #21
 8000868:	430a      	orrs	r2, r1
 800086a:	61da      	str	r2, [r3, #28]
 800086c:	4b05      	ldr	r3, [pc, #20]	; (8000884 <HAL_MspInit+0x44>)
 800086e:	69da      	ldr	r2, [r3, #28]
 8000870:	2380      	movs	r3, #128	; 0x80
 8000872:	055b      	lsls	r3, r3, #21
 8000874:	4013      	ands	r3, r2
 8000876:	603b      	str	r3, [r7, #0]
 8000878:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800087a:	46c0      	nop			; (mov r8, r8)
 800087c:	46bd      	mov	sp, r7
 800087e:	b002      	add	sp, #8
 8000880:	bd80      	pop	{r7, pc}
 8000882:	46c0      	nop			; (mov r8, r8)
 8000884:	40021000 	.word	0x40021000

08000888 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000888:	b590      	push	{r4, r7, lr}
 800088a:	b08b      	sub	sp, #44	; 0x2c
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000890:	2414      	movs	r4, #20
 8000892:	193b      	adds	r3, r7, r4
 8000894:	0018      	movs	r0, r3
 8000896:	2314      	movs	r3, #20
 8000898:	001a      	movs	r2, r3
 800089a:	2100      	movs	r1, #0
 800089c:	f001 fe2d 	bl	80024fa <memset>
  if(hi2c->Instance==I2C2)
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	4a1c      	ldr	r2, [pc, #112]	; (8000918 <HAL_I2C_MspInit+0x90>)
 80008a6:	4293      	cmp	r3, r2
 80008a8:	d132      	bne.n	8000910 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008aa:	4b1c      	ldr	r3, [pc, #112]	; (800091c <HAL_I2C_MspInit+0x94>)
 80008ac:	695a      	ldr	r2, [r3, #20]
 80008ae:	4b1b      	ldr	r3, [pc, #108]	; (800091c <HAL_I2C_MspInit+0x94>)
 80008b0:	2180      	movs	r1, #128	; 0x80
 80008b2:	02c9      	lsls	r1, r1, #11
 80008b4:	430a      	orrs	r2, r1
 80008b6:	615a      	str	r2, [r3, #20]
 80008b8:	4b18      	ldr	r3, [pc, #96]	; (800091c <HAL_I2C_MspInit+0x94>)
 80008ba:	695a      	ldr	r2, [r3, #20]
 80008bc:	2380      	movs	r3, #128	; 0x80
 80008be:	02db      	lsls	r3, r3, #11
 80008c0:	4013      	ands	r3, r2
 80008c2:	613b      	str	r3, [r7, #16]
 80008c4:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = I2C2_SCL_Pin|I2C2_SDA_Pin;
 80008c6:	193b      	adds	r3, r7, r4
 80008c8:	22c0      	movs	r2, #192	; 0xc0
 80008ca:	0112      	lsls	r2, r2, #4
 80008cc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008ce:	0021      	movs	r1, r4
 80008d0:	187b      	adds	r3, r7, r1
 80008d2:	2212      	movs	r2, #18
 80008d4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008d6:	187b      	adds	r3, r7, r1
 80008d8:	2201      	movs	r2, #1
 80008da:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008dc:	187b      	adds	r3, r7, r1
 80008de:	2203      	movs	r2, #3
 80008e0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C2;
 80008e2:	187b      	adds	r3, r7, r1
 80008e4:	2201      	movs	r2, #1
 80008e6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008e8:	187b      	adds	r3, r7, r1
 80008ea:	4a0d      	ldr	r2, [pc, #52]	; (8000920 <HAL_I2C_MspInit+0x98>)
 80008ec:	0019      	movs	r1, r3
 80008ee:	0010      	movs	r0, r2
 80008f0:	f000 faa6 	bl	8000e40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80008f4:	4b09      	ldr	r3, [pc, #36]	; (800091c <HAL_I2C_MspInit+0x94>)
 80008f6:	69da      	ldr	r2, [r3, #28]
 80008f8:	4b08      	ldr	r3, [pc, #32]	; (800091c <HAL_I2C_MspInit+0x94>)
 80008fa:	2180      	movs	r1, #128	; 0x80
 80008fc:	03c9      	lsls	r1, r1, #15
 80008fe:	430a      	orrs	r2, r1
 8000900:	61da      	str	r2, [r3, #28]
 8000902:	4b06      	ldr	r3, [pc, #24]	; (800091c <HAL_I2C_MspInit+0x94>)
 8000904:	69da      	ldr	r2, [r3, #28]
 8000906:	2380      	movs	r3, #128	; 0x80
 8000908:	03db      	lsls	r3, r3, #15
 800090a:	4013      	ands	r3, r2
 800090c:	60fb      	str	r3, [r7, #12]
 800090e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8000910:	46c0      	nop			; (mov r8, r8)
 8000912:	46bd      	mov	sp, r7
 8000914:	b00b      	add	sp, #44	; 0x2c
 8000916:	bd90      	pop	{r4, r7, pc}
 8000918:	40005800 	.word	0x40005800
 800091c:	40021000 	.word	0x40021000
 8000920:	48000400 	.word	0x48000400

08000924 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000924:	b590      	push	{r4, r7, lr}
 8000926:	b08b      	sub	sp, #44	; 0x2c
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800092c:	2414      	movs	r4, #20
 800092e:	193b      	adds	r3, r7, r4
 8000930:	0018      	movs	r0, r3
 8000932:	2314      	movs	r3, #20
 8000934:	001a      	movs	r2, r3
 8000936:	2100      	movs	r1, #0
 8000938:	f001 fddf 	bl	80024fa <memset>
  if(hspi->Instance==SPI2)
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	4a1c      	ldr	r2, [pc, #112]	; (80009b4 <HAL_SPI_MspInit+0x90>)
 8000942:	4293      	cmp	r3, r2
 8000944:	d132      	bne.n	80009ac <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000946:	4b1c      	ldr	r3, [pc, #112]	; (80009b8 <HAL_SPI_MspInit+0x94>)
 8000948:	69da      	ldr	r2, [r3, #28]
 800094a:	4b1b      	ldr	r3, [pc, #108]	; (80009b8 <HAL_SPI_MspInit+0x94>)
 800094c:	2180      	movs	r1, #128	; 0x80
 800094e:	01c9      	lsls	r1, r1, #7
 8000950:	430a      	orrs	r2, r1
 8000952:	61da      	str	r2, [r3, #28]
 8000954:	4b18      	ldr	r3, [pc, #96]	; (80009b8 <HAL_SPI_MspInit+0x94>)
 8000956:	69da      	ldr	r2, [r3, #28]
 8000958:	2380      	movs	r3, #128	; 0x80
 800095a:	01db      	lsls	r3, r3, #7
 800095c:	4013      	ands	r3, r2
 800095e:	613b      	str	r3, [r7, #16]
 8000960:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000962:	4b15      	ldr	r3, [pc, #84]	; (80009b8 <HAL_SPI_MspInit+0x94>)
 8000964:	695a      	ldr	r2, [r3, #20]
 8000966:	4b14      	ldr	r3, [pc, #80]	; (80009b8 <HAL_SPI_MspInit+0x94>)
 8000968:	2180      	movs	r1, #128	; 0x80
 800096a:	02c9      	lsls	r1, r1, #11
 800096c:	430a      	orrs	r2, r1
 800096e:	615a      	str	r2, [r3, #20]
 8000970:	4b11      	ldr	r3, [pc, #68]	; (80009b8 <HAL_SPI_MspInit+0x94>)
 8000972:	695a      	ldr	r2, [r3, #20]
 8000974:	2380      	movs	r3, #128	; 0x80
 8000976:	02db      	lsls	r3, r3, #11
 8000978:	4013      	ands	r3, r2
 800097a:	60fb      	str	r3, [r7, #12]
 800097c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SPI2_SCK_Pin|SPI2_MISO_Pin|SPI2_MOSI_Pin;
 800097e:	193b      	adds	r3, r7, r4
 8000980:	22e0      	movs	r2, #224	; 0xe0
 8000982:	0212      	lsls	r2, r2, #8
 8000984:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000986:	0021      	movs	r1, r4
 8000988:	187b      	adds	r3, r7, r1
 800098a:	2202      	movs	r2, #2
 800098c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098e:	187b      	adds	r3, r7, r1
 8000990:	2200      	movs	r2, #0
 8000992:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000994:	187b      	adds	r3, r7, r1
 8000996:	2203      	movs	r2, #3
 8000998:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 800099a:	187b      	adds	r3, r7, r1
 800099c:	2200      	movs	r2, #0
 800099e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009a0:	187b      	adds	r3, r7, r1
 80009a2:	4a06      	ldr	r2, [pc, #24]	; (80009bc <HAL_SPI_MspInit+0x98>)
 80009a4:	0019      	movs	r1, r3
 80009a6:	0010      	movs	r0, r2
 80009a8:	f000 fa4a 	bl	8000e40 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80009ac:	46c0      	nop			; (mov r8, r8)
 80009ae:	46bd      	mov	sp, r7
 80009b0:	b00b      	add	sp, #44	; 0x2c
 80009b2:	bd90      	pop	{r4, r7, pc}
 80009b4:	40003800 	.word	0x40003800
 80009b8:	40021000 	.word	0x40021000
 80009bc:	48000400 	.word	0x48000400

080009c0 <HAL_TSC_MspInit>:
* This function configures the hardware resources used in this example
* @param htsc: TSC handle pointer
* @retval None
*/
void HAL_TSC_MspInit(TSC_HandleTypeDef* htsc)
{
 80009c0:	b590      	push	{r4, r7, lr}
 80009c2:	b08b      	sub	sp, #44	; 0x2c
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009c8:	2414      	movs	r4, #20
 80009ca:	193b      	adds	r3, r7, r4
 80009cc:	0018      	movs	r0, r3
 80009ce:	2314      	movs	r3, #20
 80009d0:	001a      	movs	r2, r3
 80009d2:	2100      	movs	r1, #0
 80009d4:	f001 fd91 	bl	80024fa <memset>
  if(htsc->Instance==TSC)
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4a44      	ldr	r2, [pc, #272]	; (8000af0 <HAL_TSC_MspInit+0x130>)
 80009de:	4293      	cmp	r3, r2
 80009e0:	d000      	beq.n	80009e4 <HAL_TSC_MspInit+0x24>
 80009e2:	e080      	b.n	8000ae6 <HAL_TSC_MspInit+0x126>
  {
  /* USER CODE BEGIN TSC_MspInit 0 */

  /* USER CODE END TSC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TSC_CLK_ENABLE();
 80009e4:	4b43      	ldr	r3, [pc, #268]	; (8000af4 <HAL_TSC_MspInit+0x134>)
 80009e6:	695a      	ldr	r2, [r3, #20]
 80009e8:	4b42      	ldr	r3, [pc, #264]	; (8000af4 <HAL_TSC_MspInit+0x134>)
 80009ea:	2180      	movs	r1, #128	; 0x80
 80009ec:	0449      	lsls	r1, r1, #17
 80009ee:	430a      	orrs	r2, r1
 80009f0:	615a      	str	r2, [r3, #20]
 80009f2:	4b40      	ldr	r3, [pc, #256]	; (8000af4 <HAL_TSC_MspInit+0x134>)
 80009f4:	695a      	ldr	r2, [r3, #20]
 80009f6:	2380      	movs	r3, #128	; 0x80
 80009f8:	045b      	lsls	r3, r3, #17
 80009fa:	4013      	ands	r3, r2
 80009fc:	613b      	str	r3, [r7, #16]
 80009fe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a00:	4b3c      	ldr	r3, [pc, #240]	; (8000af4 <HAL_TSC_MspInit+0x134>)
 8000a02:	695a      	ldr	r2, [r3, #20]
 8000a04:	4b3b      	ldr	r3, [pc, #236]	; (8000af4 <HAL_TSC_MspInit+0x134>)
 8000a06:	2180      	movs	r1, #128	; 0x80
 8000a08:	0289      	lsls	r1, r1, #10
 8000a0a:	430a      	orrs	r2, r1
 8000a0c:	615a      	str	r2, [r3, #20]
 8000a0e:	4b39      	ldr	r3, [pc, #228]	; (8000af4 <HAL_TSC_MspInit+0x134>)
 8000a10:	695a      	ldr	r2, [r3, #20]
 8000a12:	2380      	movs	r3, #128	; 0x80
 8000a14:	029b      	lsls	r3, r3, #10
 8000a16:	4013      	ands	r3, r2
 8000a18:	60fb      	str	r3, [r7, #12]
 8000a1a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a1c:	4b35      	ldr	r3, [pc, #212]	; (8000af4 <HAL_TSC_MspInit+0x134>)
 8000a1e:	695a      	ldr	r2, [r3, #20]
 8000a20:	4b34      	ldr	r3, [pc, #208]	; (8000af4 <HAL_TSC_MspInit+0x134>)
 8000a22:	2180      	movs	r1, #128	; 0x80
 8000a24:	02c9      	lsls	r1, r1, #11
 8000a26:	430a      	orrs	r2, r1
 8000a28:	615a      	str	r2, [r3, #20]
 8000a2a:	4b32      	ldr	r3, [pc, #200]	; (8000af4 <HAL_TSC_MspInit+0x134>)
 8000a2c:	695a      	ldr	r2, [r3, #20]
 8000a2e:	2380      	movs	r3, #128	; 0x80
 8000a30:	02db      	lsls	r3, r3, #11
 8000a32:	4013      	ands	r3, r2
 8000a34:	60bb      	str	r3, [r7, #8]
 8000a36:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> TSC_G2_IO3
    PA7     ------> TSC_G2_IO4
    PB0     ------> TSC_G3_IO2
    PB1     ------> TSC_G3_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8000a38:	193b      	adds	r3, r7, r4
 8000a3a:	2244      	movs	r2, #68	; 0x44
 8000a3c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a3e:	193b      	adds	r3, r7, r4
 8000a40:	2202      	movs	r2, #2
 8000a42:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a44:	193b      	adds	r3, r7, r4
 8000a46:	2200      	movs	r2, #0
 8000a48:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4a:	193b      	adds	r3, r7, r4
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000a50:	193b      	adds	r3, r7, r4
 8000a52:	2203      	movs	r2, #3
 8000a54:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a56:	193a      	adds	r2, r7, r4
 8000a58:	2390      	movs	r3, #144	; 0x90
 8000a5a:	05db      	lsls	r3, r3, #23
 8000a5c:	0011      	movs	r1, r2
 8000a5e:	0018      	movs	r0, r3
 8000a60:	f000 f9ee 	bl	8000e40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7;
 8000a64:	193b      	adds	r3, r7, r4
 8000a66:	2288      	movs	r2, #136	; 0x88
 8000a68:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a6a:	193b      	adds	r3, r7, r4
 8000a6c:	2212      	movs	r2, #18
 8000a6e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a70:	193b      	adds	r3, r7, r4
 8000a72:	2200      	movs	r2, #0
 8000a74:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a76:	193b      	adds	r3, r7, r4
 8000a78:	2200      	movs	r2, #0
 8000a7a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000a7c:	193b      	adds	r3, r7, r4
 8000a7e:	2203      	movs	r2, #3
 8000a80:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a82:	193a      	adds	r2, r7, r4
 8000a84:	2390      	movs	r3, #144	; 0x90
 8000a86:	05db      	lsls	r3, r3, #23
 8000a88:	0011      	movs	r1, r2
 8000a8a:	0018      	movs	r0, r3
 8000a8c:	f000 f9d8 	bl	8000e40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a90:	193b      	adds	r3, r7, r4
 8000a92:	2201      	movs	r2, #1
 8000a94:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a96:	193b      	adds	r3, r7, r4
 8000a98:	2202      	movs	r2, #2
 8000a9a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9c:	193b      	adds	r3, r7, r4
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa2:	193b      	adds	r3, r7, r4
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000aa8:	193b      	adds	r3, r7, r4
 8000aaa:	2203      	movs	r2, #3
 8000aac:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aae:	193b      	adds	r3, r7, r4
 8000ab0:	4a11      	ldr	r2, [pc, #68]	; (8000af8 <HAL_TSC_MspInit+0x138>)
 8000ab2:	0019      	movs	r1, r3
 8000ab4:	0010      	movs	r0, r2
 8000ab6:	f000 f9c3 	bl	8000e40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000aba:	0021      	movs	r1, r4
 8000abc:	187b      	adds	r3, r7, r1
 8000abe:	2202      	movs	r2, #2
 8000ac0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ac2:	187b      	adds	r3, r7, r1
 8000ac4:	2212      	movs	r2, #18
 8000ac6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac8:	187b      	adds	r3, r7, r1
 8000aca:	2200      	movs	r2, #0
 8000acc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ace:	187b      	adds	r3, r7, r1
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000ad4:	187b      	adds	r3, r7, r1
 8000ad6:	2203      	movs	r2, #3
 8000ad8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ada:	187b      	adds	r3, r7, r1
 8000adc:	4a06      	ldr	r2, [pc, #24]	; (8000af8 <HAL_TSC_MspInit+0x138>)
 8000ade:	0019      	movs	r1, r3
 8000ae0:	0010      	movs	r0, r2
 8000ae2:	f000 f9ad 	bl	8000e40 <HAL_GPIO_Init>
  /* USER CODE BEGIN TSC_MspInit 1 */

  /* USER CODE END TSC_MspInit 1 */
  }

}
 8000ae6:	46c0      	nop			; (mov r8, r8)
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	b00b      	add	sp, #44	; 0x2c
 8000aec:	bd90      	pop	{r4, r7, pc}
 8000aee:	46c0      	nop			; (mov r8, r8)
 8000af0:	40024000 	.word	0x40024000
 8000af4:	40021000 	.word	0x40021000
 8000af8:	48000400 	.word	0x48000400

08000afc <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b084      	sub	sp, #16
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a0a      	ldr	r2, [pc, #40]	; (8000b34 <HAL_PCD_MspInit+0x38>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d10d      	bne.n	8000b2a <HAL_PCD_MspInit+0x2e>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000b0e:	4b0a      	ldr	r3, [pc, #40]	; (8000b38 <HAL_PCD_MspInit+0x3c>)
 8000b10:	69da      	ldr	r2, [r3, #28]
 8000b12:	4b09      	ldr	r3, [pc, #36]	; (8000b38 <HAL_PCD_MspInit+0x3c>)
 8000b14:	2180      	movs	r1, #128	; 0x80
 8000b16:	0409      	lsls	r1, r1, #16
 8000b18:	430a      	orrs	r2, r1
 8000b1a:	61da      	str	r2, [r3, #28]
 8000b1c:	4b06      	ldr	r3, [pc, #24]	; (8000b38 <HAL_PCD_MspInit+0x3c>)
 8000b1e:	69da      	ldr	r2, [r3, #28]
 8000b20:	2380      	movs	r3, #128	; 0x80
 8000b22:	041b      	lsls	r3, r3, #16
 8000b24:	4013      	ands	r3, r2
 8000b26:	60fb      	str	r3, [r7, #12]
 8000b28:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8000b2a:	46c0      	nop			; (mov r8, r8)
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	b004      	add	sp, #16
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	46c0      	nop			; (mov r8, r8)
 8000b34:	40005c00 	.word	0x40005c00
 8000b38:	40021000 	.word	0x40021000

08000b3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b40:	e7fe      	b.n	8000b40 <NMI_Handler+0x4>

08000b42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b42:	b580      	push	{r7, lr}
 8000b44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b46:	e7fe      	b.n	8000b46 <HardFault_Handler+0x4>

08000b48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b4c:	46c0      	nop			; (mov r8, r8)
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}

08000b52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b52:	b580      	push	{r7, lr}
 8000b54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b56:	46c0      	nop			; (mov r8, r8)
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}

08000b5c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b60:	f000 f87a 	bl	8000c58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b64:	46c0      	nop			; (mov r8, r8)
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}

08000b6a <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b6a:	b580      	push	{r7, lr}
 8000b6c:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000b6e:	46c0      	nop			; (mov r8, r8)
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}

08000b74 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b74:	480d      	ldr	r0, [pc, #52]	; (8000bac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b76:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b78:	f7ff fff7 	bl	8000b6a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b7c:	480c      	ldr	r0, [pc, #48]	; (8000bb0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b7e:	490d      	ldr	r1, [pc, #52]	; (8000bb4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b80:	4a0d      	ldr	r2, [pc, #52]	; (8000bb8 <LoopForever+0xe>)
  movs r3, #0
 8000b82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b84:	e002      	b.n	8000b8c <LoopCopyDataInit>

08000b86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b8a:	3304      	adds	r3, #4

08000b8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b90:	d3f9      	bcc.n	8000b86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b92:	4a0a      	ldr	r2, [pc, #40]	; (8000bbc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b94:	4c0a      	ldr	r4, [pc, #40]	; (8000bc0 <LoopForever+0x16>)
  movs r3, #0
 8000b96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b98:	e001      	b.n	8000b9e <LoopFillZerobss>

08000b9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b9c:	3204      	adds	r2, #4

08000b9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ba0:	d3fb      	bcc.n	8000b9a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000ba2:	f001 fcb3 	bl	800250c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ba6:	f7ff fb4f 	bl	8000248 <main>

08000baa <LoopForever>:

LoopForever:
    b LoopForever
 8000baa:	e7fe      	b.n	8000baa <LoopForever>
  ldr   r0, =_estack
 8000bac:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000bb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bb4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000bb8:	080025b8 	.word	0x080025b8
  ldr r2, =_sbss
 8000bbc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000bc0:	20000450 	.word	0x20000450

08000bc4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000bc4:	e7fe      	b.n	8000bc4 <ADC1_COMP_IRQHandler>
	...

08000bc8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bcc:	4b07      	ldr	r3, [pc, #28]	; (8000bec <HAL_Init+0x24>)
 8000bce:	681a      	ldr	r2, [r3, #0]
 8000bd0:	4b06      	ldr	r3, [pc, #24]	; (8000bec <HAL_Init+0x24>)
 8000bd2:	2110      	movs	r1, #16
 8000bd4:	430a      	orrs	r2, r1
 8000bd6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000bd8:	2000      	movs	r0, #0
 8000bda:	f000 f809 	bl	8000bf0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bde:	f7ff fe2f 	bl	8000840 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000be2:	2300      	movs	r3, #0
}
 8000be4:	0018      	movs	r0, r3
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	46c0      	nop			; (mov r8, r8)
 8000bec:	40022000 	.word	0x40022000

08000bf0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bf0:	b590      	push	{r4, r7, lr}
 8000bf2:	b083      	sub	sp, #12
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bf8:	4b14      	ldr	r3, [pc, #80]	; (8000c4c <HAL_InitTick+0x5c>)
 8000bfa:	681c      	ldr	r4, [r3, #0]
 8000bfc:	4b14      	ldr	r3, [pc, #80]	; (8000c50 <HAL_InitTick+0x60>)
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	0019      	movs	r1, r3
 8000c02:	23fa      	movs	r3, #250	; 0xfa
 8000c04:	0098      	lsls	r0, r3, #2
 8000c06:	f7ff fa7f 	bl	8000108 <__udivsi3>
 8000c0a:	0003      	movs	r3, r0
 8000c0c:	0019      	movs	r1, r3
 8000c0e:	0020      	movs	r0, r4
 8000c10:	f7ff fa7a 	bl	8000108 <__udivsi3>
 8000c14:	0003      	movs	r3, r0
 8000c16:	0018      	movs	r0, r3
 8000c18:	f000 f905 	bl	8000e26 <HAL_SYSTICK_Config>
 8000c1c:	1e03      	subs	r3, r0, #0
 8000c1e:	d001      	beq.n	8000c24 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000c20:	2301      	movs	r3, #1
 8000c22:	e00f      	b.n	8000c44 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	2b03      	cmp	r3, #3
 8000c28:	d80b      	bhi.n	8000c42 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c2a:	6879      	ldr	r1, [r7, #4]
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	425b      	negs	r3, r3
 8000c30:	2200      	movs	r2, #0
 8000c32:	0018      	movs	r0, r3
 8000c34:	f000 f8e2 	bl	8000dfc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c38:	4b06      	ldr	r3, [pc, #24]	; (8000c54 <HAL_InitTick+0x64>)
 8000c3a:	687a      	ldr	r2, [r7, #4]
 8000c3c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	e000      	b.n	8000c44 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000c42:	2301      	movs	r3, #1
}
 8000c44:	0018      	movs	r0, r3
 8000c46:	46bd      	mov	sp, r7
 8000c48:	b003      	add	sp, #12
 8000c4a:	bd90      	pop	{r4, r7, pc}
 8000c4c:	20000000 	.word	0x20000000
 8000c50:	20000008 	.word	0x20000008
 8000c54:	20000004 	.word	0x20000004

08000c58 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c5c:	4b05      	ldr	r3, [pc, #20]	; (8000c74 <HAL_IncTick+0x1c>)
 8000c5e:	781b      	ldrb	r3, [r3, #0]
 8000c60:	001a      	movs	r2, r3
 8000c62:	4b05      	ldr	r3, [pc, #20]	; (8000c78 <HAL_IncTick+0x20>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	18d2      	adds	r2, r2, r3
 8000c68:	4b03      	ldr	r3, [pc, #12]	; (8000c78 <HAL_IncTick+0x20>)
 8000c6a:	601a      	str	r2, [r3, #0]
}
 8000c6c:	46c0      	nop			; (mov r8, r8)
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	46c0      	nop			; (mov r8, r8)
 8000c74:	20000008 	.word	0x20000008
 8000c78:	2000044c 	.word	0x2000044c

08000c7c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
  return uwTick;
 8000c80:	4b02      	ldr	r3, [pc, #8]	; (8000c8c <HAL_GetTick+0x10>)
 8000c82:	681b      	ldr	r3, [r3, #0]
}
 8000c84:	0018      	movs	r0, r3
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	46c0      	nop			; (mov r8, r8)
 8000c8c:	2000044c 	.word	0x2000044c

08000c90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b084      	sub	sp, #16
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c98:	f7ff fff0 	bl	8000c7c <HAL_GetTick>
 8000c9c:	0003      	movs	r3, r0
 8000c9e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	3301      	adds	r3, #1
 8000ca8:	d005      	beq.n	8000cb6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000caa:	4b0a      	ldr	r3, [pc, #40]	; (8000cd4 <HAL_Delay+0x44>)
 8000cac:	781b      	ldrb	r3, [r3, #0]
 8000cae:	001a      	movs	r2, r3
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	189b      	adds	r3, r3, r2
 8000cb4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000cb6:	46c0      	nop			; (mov r8, r8)
 8000cb8:	f7ff ffe0 	bl	8000c7c <HAL_GetTick>
 8000cbc:	0002      	movs	r2, r0
 8000cbe:	68bb      	ldr	r3, [r7, #8]
 8000cc0:	1ad3      	subs	r3, r2, r3
 8000cc2:	68fa      	ldr	r2, [r7, #12]
 8000cc4:	429a      	cmp	r2, r3
 8000cc6:	d8f7      	bhi.n	8000cb8 <HAL_Delay+0x28>
  {
  }
}
 8000cc8:	46c0      	nop			; (mov r8, r8)
 8000cca:	46c0      	nop			; (mov r8, r8)
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	b004      	add	sp, #16
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	46c0      	nop			; (mov r8, r8)
 8000cd4:	20000008 	.word	0x20000008

08000cd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cd8:	b590      	push	{r4, r7, lr}
 8000cda:	b083      	sub	sp, #12
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	0002      	movs	r2, r0
 8000ce0:	6039      	str	r1, [r7, #0]
 8000ce2:	1dfb      	adds	r3, r7, #7
 8000ce4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ce6:	1dfb      	adds	r3, r7, #7
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	2b7f      	cmp	r3, #127	; 0x7f
 8000cec:	d828      	bhi.n	8000d40 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cee:	4a2f      	ldr	r2, [pc, #188]	; (8000dac <__NVIC_SetPriority+0xd4>)
 8000cf0:	1dfb      	adds	r3, r7, #7
 8000cf2:	781b      	ldrb	r3, [r3, #0]
 8000cf4:	b25b      	sxtb	r3, r3
 8000cf6:	089b      	lsrs	r3, r3, #2
 8000cf8:	33c0      	adds	r3, #192	; 0xc0
 8000cfa:	009b      	lsls	r3, r3, #2
 8000cfc:	589b      	ldr	r3, [r3, r2]
 8000cfe:	1dfa      	adds	r2, r7, #7
 8000d00:	7812      	ldrb	r2, [r2, #0]
 8000d02:	0011      	movs	r1, r2
 8000d04:	2203      	movs	r2, #3
 8000d06:	400a      	ands	r2, r1
 8000d08:	00d2      	lsls	r2, r2, #3
 8000d0a:	21ff      	movs	r1, #255	; 0xff
 8000d0c:	4091      	lsls	r1, r2
 8000d0e:	000a      	movs	r2, r1
 8000d10:	43d2      	mvns	r2, r2
 8000d12:	401a      	ands	r2, r3
 8000d14:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	019b      	lsls	r3, r3, #6
 8000d1a:	22ff      	movs	r2, #255	; 0xff
 8000d1c:	401a      	ands	r2, r3
 8000d1e:	1dfb      	adds	r3, r7, #7
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	0018      	movs	r0, r3
 8000d24:	2303      	movs	r3, #3
 8000d26:	4003      	ands	r3, r0
 8000d28:	00db      	lsls	r3, r3, #3
 8000d2a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d2c:	481f      	ldr	r0, [pc, #124]	; (8000dac <__NVIC_SetPriority+0xd4>)
 8000d2e:	1dfb      	adds	r3, r7, #7
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	b25b      	sxtb	r3, r3
 8000d34:	089b      	lsrs	r3, r3, #2
 8000d36:	430a      	orrs	r2, r1
 8000d38:	33c0      	adds	r3, #192	; 0xc0
 8000d3a:	009b      	lsls	r3, r3, #2
 8000d3c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000d3e:	e031      	b.n	8000da4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d40:	4a1b      	ldr	r2, [pc, #108]	; (8000db0 <__NVIC_SetPriority+0xd8>)
 8000d42:	1dfb      	adds	r3, r7, #7
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	0019      	movs	r1, r3
 8000d48:	230f      	movs	r3, #15
 8000d4a:	400b      	ands	r3, r1
 8000d4c:	3b08      	subs	r3, #8
 8000d4e:	089b      	lsrs	r3, r3, #2
 8000d50:	3306      	adds	r3, #6
 8000d52:	009b      	lsls	r3, r3, #2
 8000d54:	18d3      	adds	r3, r2, r3
 8000d56:	3304      	adds	r3, #4
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	1dfa      	adds	r2, r7, #7
 8000d5c:	7812      	ldrb	r2, [r2, #0]
 8000d5e:	0011      	movs	r1, r2
 8000d60:	2203      	movs	r2, #3
 8000d62:	400a      	ands	r2, r1
 8000d64:	00d2      	lsls	r2, r2, #3
 8000d66:	21ff      	movs	r1, #255	; 0xff
 8000d68:	4091      	lsls	r1, r2
 8000d6a:	000a      	movs	r2, r1
 8000d6c:	43d2      	mvns	r2, r2
 8000d6e:	401a      	ands	r2, r3
 8000d70:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	019b      	lsls	r3, r3, #6
 8000d76:	22ff      	movs	r2, #255	; 0xff
 8000d78:	401a      	ands	r2, r3
 8000d7a:	1dfb      	adds	r3, r7, #7
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	0018      	movs	r0, r3
 8000d80:	2303      	movs	r3, #3
 8000d82:	4003      	ands	r3, r0
 8000d84:	00db      	lsls	r3, r3, #3
 8000d86:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d88:	4809      	ldr	r0, [pc, #36]	; (8000db0 <__NVIC_SetPriority+0xd8>)
 8000d8a:	1dfb      	adds	r3, r7, #7
 8000d8c:	781b      	ldrb	r3, [r3, #0]
 8000d8e:	001c      	movs	r4, r3
 8000d90:	230f      	movs	r3, #15
 8000d92:	4023      	ands	r3, r4
 8000d94:	3b08      	subs	r3, #8
 8000d96:	089b      	lsrs	r3, r3, #2
 8000d98:	430a      	orrs	r2, r1
 8000d9a:	3306      	adds	r3, #6
 8000d9c:	009b      	lsls	r3, r3, #2
 8000d9e:	18c3      	adds	r3, r0, r3
 8000da0:	3304      	adds	r3, #4
 8000da2:	601a      	str	r2, [r3, #0]
}
 8000da4:	46c0      	nop			; (mov r8, r8)
 8000da6:	46bd      	mov	sp, r7
 8000da8:	b003      	add	sp, #12
 8000daa:	bd90      	pop	{r4, r7, pc}
 8000dac:	e000e100 	.word	0xe000e100
 8000db0:	e000ed00 	.word	0xe000ed00

08000db4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	1e5a      	subs	r2, r3, #1
 8000dc0:	2380      	movs	r3, #128	; 0x80
 8000dc2:	045b      	lsls	r3, r3, #17
 8000dc4:	429a      	cmp	r2, r3
 8000dc6:	d301      	bcc.n	8000dcc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dc8:	2301      	movs	r3, #1
 8000dca:	e010      	b.n	8000dee <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dcc:	4b0a      	ldr	r3, [pc, #40]	; (8000df8 <SysTick_Config+0x44>)
 8000dce:	687a      	ldr	r2, [r7, #4]
 8000dd0:	3a01      	subs	r2, #1
 8000dd2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	425b      	negs	r3, r3
 8000dd8:	2103      	movs	r1, #3
 8000dda:	0018      	movs	r0, r3
 8000ddc:	f7ff ff7c 	bl	8000cd8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000de0:	4b05      	ldr	r3, [pc, #20]	; (8000df8 <SysTick_Config+0x44>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000de6:	4b04      	ldr	r3, [pc, #16]	; (8000df8 <SysTick_Config+0x44>)
 8000de8:	2207      	movs	r2, #7
 8000dea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000dec:	2300      	movs	r3, #0
}
 8000dee:	0018      	movs	r0, r3
 8000df0:	46bd      	mov	sp, r7
 8000df2:	b002      	add	sp, #8
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	46c0      	nop			; (mov r8, r8)
 8000df8:	e000e010 	.word	0xe000e010

08000dfc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b084      	sub	sp, #16
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	60b9      	str	r1, [r7, #8]
 8000e04:	607a      	str	r2, [r7, #4]
 8000e06:	210f      	movs	r1, #15
 8000e08:	187b      	adds	r3, r7, r1
 8000e0a:	1c02      	adds	r2, r0, #0
 8000e0c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000e0e:	68ba      	ldr	r2, [r7, #8]
 8000e10:	187b      	adds	r3, r7, r1
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	b25b      	sxtb	r3, r3
 8000e16:	0011      	movs	r1, r2
 8000e18:	0018      	movs	r0, r3
 8000e1a:	f7ff ff5d 	bl	8000cd8 <__NVIC_SetPriority>
}
 8000e1e:	46c0      	nop			; (mov r8, r8)
 8000e20:	46bd      	mov	sp, r7
 8000e22:	b004      	add	sp, #16
 8000e24:	bd80      	pop	{r7, pc}

08000e26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e26:	b580      	push	{r7, lr}
 8000e28:	b082      	sub	sp, #8
 8000e2a:	af00      	add	r7, sp, #0
 8000e2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	0018      	movs	r0, r3
 8000e32:	f7ff ffbf 	bl	8000db4 <SysTick_Config>
 8000e36:	0003      	movs	r3, r0
}
 8000e38:	0018      	movs	r0, r3
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	b002      	add	sp, #8
 8000e3e:	bd80      	pop	{r7, pc}

08000e40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b086      	sub	sp, #24
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
 8000e48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e4e:	e155      	b.n	80010fc <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	2101      	movs	r1, #1
 8000e56:	697a      	ldr	r2, [r7, #20]
 8000e58:	4091      	lsls	r1, r2
 8000e5a:	000a      	movs	r2, r1
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d100      	bne.n	8000e68 <HAL_GPIO_Init+0x28>
 8000e66:	e146      	b.n	80010f6 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	2203      	movs	r2, #3
 8000e6e:	4013      	ands	r3, r2
 8000e70:	2b01      	cmp	r3, #1
 8000e72:	d005      	beq.n	8000e80 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	2203      	movs	r2, #3
 8000e7a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e7c:	2b02      	cmp	r3, #2
 8000e7e:	d130      	bne.n	8000ee2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	689b      	ldr	r3, [r3, #8]
 8000e84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000e86:	697b      	ldr	r3, [r7, #20]
 8000e88:	005b      	lsls	r3, r3, #1
 8000e8a:	2203      	movs	r2, #3
 8000e8c:	409a      	lsls	r2, r3
 8000e8e:	0013      	movs	r3, r2
 8000e90:	43da      	mvns	r2, r3
 8000e92:	693b      	ldr	r3, [r7, #16]
 8000e94:	4013      	ands	r3, r2
 8000e96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	68da      	ldr	r2, [r3, #12]
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	005b      	lsls	r3, r3, #1
 8000ea0:	409a      	lsls	r2, r3
 8000ea2:	0013      	movs	r3, r2
 8000ea4:	693a      	ldr	r2, [r7, #16]
 8000ea6:	4313      	orrs	r3, r2
 8000ea8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	693a      	ldr	r2, [r7, #16]
 8000eae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	409a      	lsls	r2, r3
 8000ebc:	0013      	movs	r3, r2
 8000ebe:	43da      	mvns	r2, r3
 8000ec0:	693b      	ldr	r3, [r7, #16]
 8000ec2:	4013      	ands	r3, r2
 8000ec4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	091b      	lsrs	r3, r3, #4
 8000ecc:	2201      	movs	r2, #1
 8000ece:	401a      	ands	r2, r3
 8000ed0:	697b      	ldr	r3, [r7, #20]
 8000ed2:	409a      	lsls	r2, r3
 8000ed4:	0013      	movs	r3, r2
 8000ed6:	693a      	ldr	r2, [r7, #16]
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	693a      	ldr	r2, [r7, #16]
 8000ee0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	2203      	movs	r2, #3
 8000ee8:	4013      	ands	r3, r2
 8000eea:	2b03      	cmp	r3, #3
 8000eec:	d017      	beq.n	8000f1e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	68db      	ldr	r3, [r3, #12]
 8000ef2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000ef4:	697b      	ldr	r3, [r7, #20]
 8000ef6:	005b      	lsls	r3, r3, #1
 8000ef8:	2203      	movs	r2, #3
 8000efa:	409a      	lsls	r2, r3
 8000efc:	0013      	movs	r3, r2
 8000efe:	43da      	mvns	r2, r3
 8000f00:	693b      	ldr	r3, [r7, #16]
 8000f02:	4013      	ands	r3, r2
 8000f04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	689a      	ldr	r2, [r3, #8]
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	005b      	lsls	r3, r3, #1
 8000f0e:	409a      	lsls	r2, r3
 8000f10:	0013      	movs	r3, r2
 8000f12:	693a      	ldr	r2, [r7, #16]
 8000f14:	4313      	orrs	r3, r2
 8000f16:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	693a      	ldr	r2, [r7, #16]
 8000f1c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	685b      	ldr	r3, [r3, #4]
 8000f22:	2203      	movs	r2, #3
 8000f24:	4013      	ands	r3, r2
 8000f26:	2b02      	cmp	r3, #2
 8000f28:	d123      	bne.n	8000f72 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f2a:	697b      	ldr	r3, [r7, #20]
 8000f2c:	08da      	lsrs	r2, r3, #3
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	3208      	adds	r2, #8
 8000f32:	0092      	lsls	r2, r2, #2
 8000f34:	58d3      	ldr	r3, [r2, r3]
 8000f36:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	2207      	movs	r2, #7
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	009b      	lsls	r3, r3, #2
 8000f40:	220f      	movs	r2, #15
 8000f42:	409a      	lsls	r2, r3
 8000f44:	0013      	movs	r3, r2
 8000f46:	43da      	mvns	r2, r3
 8000f48:	693b      	ldr	r3, [r7, #16]
 8000f4a:	4013      	ands	r3, r2
 8000f4c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	691a      	ldr	r2, [r3, #16]
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	2107      	movs	r1, #7
 8000f56:	400b      	ands	r3, r1
 8000f58:	009b      	lsls	r3, r3, #2
 8000f5a:	409a      	lsls	r2, r3
 8000f5c:	0013      	movs	r3, r2
 8000f5e:	693a      	ldr	r2, [r7, #16]
 8000f60:	4313      	orrs	r3, r2
 8000f62:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f64:	697b      	ldr	r3, [r7, #20]
 8000f66:	08da      	lsrs	r2, r3, #3
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	3208      	adds	r2, #8
 8000f6c:	0092      	lsls	r2, r2, #2
 8000f6e:	6939      	ldr	r1, [r7, #16]
 8000f70:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	005b      	lsls	r3, r3, #1
 8000f7c:	2203      	movs	r2, #3
 8000f7e:	409a      	lsls	r2, r3
 8000f80:	0013      	movs	r3, r2
 8000f82:	43da      	mvns	r2, r3
 8000f84:	693b      	ldr	r3, [r7, #16]
 8000f86:	4013      	ands	r3, r2
 8000f88:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	2203      	movs	r2, #3
 8000f90:	401a      	ands	r2, r3
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	005b      	lsls	r3, r3, #1
 8000f96:	409a      	lsls	r2, r3
 8000f98:	0013      	movs	r3, r2
 8000f9a:	693a      	ldr	r2, [r7, #16]
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	693a      	ldr	r2, [r7, #16]
 8000fa4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	685a      	ldr	r2, [r3, #4]
 8000faa:	23c0      	movs	r3, #192	; 0xc0
 8000fac:	029b      	lsls	r3, r3, #10
 8000fae:	4013      	ands	r3, r2
 8000fb0:	d100      	bne.n	8000fb4 <HAL_GPIO_Init+0x174>
 8000fb2:	e0a0      	b.n	80010f6 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fb4:	4b57      	ldr	r3, [pc, #348]	; (8001114 <HAL_GPIO_Init+0x2d4>)
 8000fb6:	699a      	ldr	r2, [r3, #24]
 8000fb8:	4b56      	ldr	r3, [pc, #344]	; (8001114 <HAL_GPIO_Init+0x2d4>)
 8000fba:	2101      	movs	r1, #1
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	619a      	str	r2, [r3, #24]
 8000fc0:	4b54      	ldr	r3, [pc, #336]	; (8001114 <HAL_GPIO_Init+0x2d4>)
 8000fc2:	699b      	ldr	r3, [r3, #24]
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	4013      	ands	r3, r2
 8000fc8:	60bb      	str	r3, [r7, #8]
 8000fca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000fcc:	4a52      	ldr	r2, [pc, #328]	; (8001118 <HAL_GPIO_Init+0x2d8>)
 8000fce:	697b      	ldr	r3, [r7, #20]
 8000fd0:	089b      	lsrs	r3, r3, #2
 8000fd2:	3302      	adds	r3, #2
 8000fd4:	009b      	lsls	r3, r3, #2
 8000fd6:	589b      	ldr	r3, [r3, r2]
 8000fd8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000fda:	697b      	ldr	r3, [r7, #20]
 8000fdc:	2203      	movs	r2, #3
 8000fde:	4013      	ands	r3, r2
 8000fe0:	009b      	lsls	r3, r3, #2
 8000fe2:	220f      	movs	r2, #15
 8000fe4:	409a      	lsls	r2, r3
 8000fe6:	0013      	movs	r3, r2
 8000fe8:	43da      	mvns	r2, r3
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	4013      	ands	r3, r2
 8000fee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ff0:	687a      	ldr	r2, [r7, #4]
 8000ff2:	2390      	movs	r3, #144	; 0x90
 8000ff4:	05db      	lsls	r3, r3, #23
 8000ff6:	429a      	cmp	r2, r3
 8000ff8:	d019      	beq.n	800102e <HAL_GPIO_Init+0x1ee>
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	4a47      	ldr	r2, [pc, #284]	; (800111c <HAL_GPIO_Init+0x2dc>)
 8000ffe:	4293      	cmp	r3, r2
 8001000:	d013      	beq.n	800102a <HAL_GPIO_Init+0x1ea>
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	4a46      	ldr	r2, [pc, #280]	; (8001120 <HAL_GPIO_Init+0x2e0>)
 8001006:	4293      	cmp	r3, r2
 8001008:	d00d      	beq.n	8001026 <HAL_GPIO_Init+0x1e6>
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	4a45      	ldr	r2, [pc, #276]	; (8001124 <HAL_GPIO_Init+0x2e4>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d007      	beq.n	8001022 <HAL_GPIO_Init+0x1e2>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	4a44      	ldr	r2, [pc, #272]	; (8001128 <HAL_GPIO_Init+0x2e8>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d101      	bne.n	800101e <HAL_GPIO_Init+0x1de>
 800101a:	2304      	movs	r3, #4
 800101c:	e008      	b.n	8001030 <HAL_GPIO_Init+0x1f0>
 800101e:	2305      	movs	r3, #5
 8001020:	e006      	b.n	8001030 <HAL_GPIO_Init+0x1f0>
 8001022:	2303      	movs	r3, #3
 8001024:	e004      	b.n	8001030 <HAL_GPIO_Init+0x1f0>
 8001026:	2302      	movs	r3, #2
 8001028:	e002      	b.n	8001030 <HAL_GPIO_Init+0x1f0>
 800102a:	2301      	movs	r3, #1
 800102c:	e000      	b.n	8001030 <HAL_GPIO_Init+0x1f0>
 800102e:	2300      	movs	r3, #0
 8001030:	697a      	ldr	r2, [r7, #20]
 8001032:	2103      	movs	r1, #3
 8001034:	400a      	ands	r2, r1
 8001036:	0092      	lsls	r2, r2, #2
 8001038:	4093      	lsls	r3, r2
 800103a:	693a      	ldr	r2, [r7, #16]
 800103c:	4313      	orrs	r3, r2
 800103e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001040:	4935      	ldr	r1, [pc, #212]	; (8001118 <HAL_GPIO_Init+0x2d8>)
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	089b      	lsrs	r3, r3, #2
 8001046:	3302      	adds	r3, #2
 8001048:	009b      	lsls	r3, r3, #2
 800104a:	693a      	ldr	r2, [r7, #16]
 800104c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800104e:	4b37      	ldr	r3, [pc, #220]	; (800112c <HAL_GPIO_Init+0x2ec>)
 8001050:	689b      	ldr	r3, [r3, #8]
 8001052:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	43da      	mvns	r2, r3
 8001058:	693b      	ldr	r3, [r7, #16]
 800105a:	4013      	ands	r3, r2
 800105c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	685a      	ldr	r2, [r3, #4]
 8001062:	2380      	movs	r3, #128	; 0x80
 8001064:	035b      	lsls	r3, r3, #13
 8001066:	4013      	ands	r3, r2
 8001068:	d003      	beq.n	8001072 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 800106a:	693a      	ldr	r2, [r7, #16]
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	4313      	orrs	r3, r2
 8001070:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001072:	4b2e      	ldr	r3, [pc, #184]	; (800112c <HAL_GPIO_Init+0x2ec>)
 8001074:	693a      	ldr	r2, [r7, #16]
 8001076:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001078:	4b2c      	ldr	r3, [pc, #176]	; (800112c <HAL_GPIO_Init+0x2ec>)
 800107a:	68db      	ldr	r3, [r3, #12]
 800107c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	43da      	mvns	r2, r3
 8001082:	693b      	ldr	r3, [r7, #16]
 8001084:	4013      	ands	r3, r2
 8001086:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	685a      	ldr	r2, [r3, #4]
 800108c:	2380      	movs	r3, #128	; 0x80
 800108e:	039b      	lsls	r3, r3, #14
 8001090:	4013      	ands	r3, r2
 8001092:	d003      	beq.n	800109c <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8001094:	693a      	ldr	r2, [r7, #16]
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	4313      	orrs	r3, r2
 800109a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800109c:	4b23      	ldr	r3, [pc, #140]	; (800112c <HAL_GPIO_Init+0x2ec>)
 800109e:	693a      	ldr	r2, [r7, #16]
 80010a0:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80010a2:	4b22      	ldr	r3, [pc, #136]	; (800112c <HAL_GPIO_Init+0x2ec>)
 80010a4:	685b      	ldr	r3, [r3, #4]
 80010a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	43da      	mvns	r2, r3
 80010ac:	693b      	ldr	r3, [r7, #16]
 80010ae:	4013      	ands	r3, r2
 80010b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	685a      	ldr	r2, [r3, #4]
 80010b6:	2380      	movs	r3, #128	; 0x80
 80010b8:	029b      	lsls	r3, r3, #10
 80010ba:	4013      	ands	r3, r2
 80010bc:	d003      	beq.n	80010c6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80010be:	693a      	ldr	r2, [r7, #16]
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80010c6:	4b19      	ldr	r3, [pc, #100]	; (800112c <HAL_GPIO_Init+0x2ec>)
 80010c8:	693a      	ldr	r2, [r7, #16]
 80010ca:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80010cc:	4b17      	ldr	r3, [pc, #92]	; (800112c <HAL_GPIO_Init+0x2ec>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	43da      	mvns	r2, r3
 80010d6:	693b      	ldr	r3, [r7, #16]
 80010d8:	4013      	ands	r3, r2
 80010da:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	685a      	ldr	r2, [r3, #4]
 80010e0:	2380      	movs	r3, #128	; 0x80
 80010e2:	025b      	lsls	r3, r3, #9
 80010e4:	4013      	ands	r3, r2
 80010e6:	d003      	beq.n	80010f0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80010e8:	693a      	ldr	r2, [r7, #16]
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	4313      	orrs	r3, r2
 80010ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80010f0:	4b0e      	ldr	r3, [pc, #56]	; (800112c <HAL_GPIO_Init+0x2ec>)
 80010f2:	693a      	ldr	r2, [r7, #16]
 80010f4:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80010f6:	697b      	ldr	r3, [r7, #20]
 80010f8:	3301      	adds	r3, #1
 80010fa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	40da      	lsrs	r2, r3
 8001104:	1e13      	subs	r3, r2, #0
 8001106:	d000      	beq.n	800110a <HAL_GPIO_Init+0x2ca>
 8001108:	e6a2      	b.n	8000e50 <HAL_GPIO_Init+0x10>
  } 
}
 800110a:	46c0      	nop			; (mov r8, r8)
 800110c:	46c0      	nop			; (mov r8, r8)
 800110e:	46bd      	mov	sp, r7
 8001110:	b006      	add	sp, #24
 8001112:	bd80      	pop	{r7, pc}
 8001114:	40021000 	.word	0x40021000
 8001118:	40010000 	.word	0x40010000
 800111c:	48000400 	.word	0x48000400
 8001120:	48000800 	.word	0x48000800
 8001124:	48000c00 	.word	0x48000c00
 8001128:	48001000 	.word	0x48001000
 800112c:	40010400 	.word	0x40010400

08001130 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	0008      	movs	r0, r1
 800113a:	0011      	movs	r1, r2
 800113c:	1cbb      	adds	r3, r7, #2
 800113e:	1c02      	adds	r2, r0, #0
 8001140:	801a      	strh	r2, [r3, #0]
 8001142:	1c7b      	adds	r3, r7, #1
 8001144:	1c0a      	adds	r2, r1, #0
 8001146:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001148:	1c7b      	adds	r3, r7, #1
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d004      	beq.n	800115a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001150:	1cbb      	adds	r3, r7, #2
 8001152:	881a      	ldrh	r2, [r3, #0]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001158:	e003      	b.n	8001162 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800115a:	1cbb      	adds	r3, r7, #2
 800115c:	881a      	ldrh	r2, [r3, #0]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001162:	46c0      	nop			; (mov r8, r8)
 8001164:	46bd      	mov	sp, r7
 8001166:	b002      	add	sp, #8
 8001168:	bd80      	pop	{r7, pc}
	...

0800116c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d101      	bne.n	800117e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800117a:	2301      	movs	r3, #1
 800117c:	e082      	b.n	8001284 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	2241      	movs	r2, #65	; 0x41
 8001182:	5c9b      	ldrb	r3, [r3, r2]
 8001184:	b2db      	uxtb	r3, r3
 8001186:	2b00      	cmp	r3, #0
 8001188:	d107      	bne.n	800119a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2240      	movs	r2, #64	; 0x40
 800118e:	2100      	movs	r1, #0
 8001190:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	0018      	movs	r0, r3
 8001196:	f7ff fb77 	bl	8000888 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	2241      	movs	r2, #65	; 0x41
 800119e:	2124      	movs	r1, #36	; 0x24
 80011a0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2101      	movs	r1, #1
 80011ae:	438a      	bics	r2, r1
 80011b0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	685a      	ldr	r2, [r3, #4]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4934      	ldr	r1, [pc, #208]	; (800128c <HAL_I2C_Init+0x120>)
 80011bc:	400a      	ands	r2, r1
 80011be:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	689a      	ldr	r2, [r3, #8]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4931      	ldr	r1, [pc, #196]	; (8001290 <HAL_I2C_Init+0x124>)
 80011cc:	400a      	ands	r2, r1
 80011ce:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	68db      	ldr	r3, [r3, #12]
 80011d4:	2b01      	cmp	r3, #1
 80011d6:	d108      	bne.n	80011ea <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	689a      	ldr	r2, [r3, #8]
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	2180      	movs	r1, #128	; 0x80
 80011e2:	0209      	lsls	r1, r1, #8
 80011e4:	430a      	orrs	r2, r1
 80011e6:	609a      	str	r2, [r3, #8]
 80011e8:	e007      	b.n	80011fa <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	689a      	ldr	r2, [r3, #8]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	2184      	movs	r1, #132	; 0x84
 80011f4:	0209      	lsls	r1, r1, #8
 80011f6:	430a      	orrs	r2, r1
 80011f8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	68db      	ldr	r3, [r3, #12]
 80011fe:	2b02      	cmp	r3, #2
 8001200:	d104      	bne.n	800120c <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	2280      	movs	r2, #128	; 0x80
 8001208:	0112      	lsls	r2, r2, #4
 800120a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	685a      	ldr	r2, [r3, #4]
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	491f      	ldr	r1, [pc, #124]	; (8001294 <HAL_I2C_Init+0x128>)
 8001218:	430a      	orrs	r2, r1
 800121a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	68da      	ldr	r2, [r3, #12]
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	491a      	ldr	r1, [pc, #104]	; (8001290 <HAL_I2C_Init+0x124>)
 8001228:	400a      	ands	r2, r1
 800122a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	691a      	ldr	r2, [r3, #16]
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	695b      	ldr	r3, [r3, #20]
 8001234:	431a      	orrs	r2, r3
 8001236:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	699b      	ldr	r3, [r3, #24]
 800123c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	430a      	orrs	r2, r1
 8001244:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	69d9      	ldr	r1, [r3, #28]
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6a1a      	ldr	r2, [r3, #32]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	430a      	orrs	r2, r1
 8001254:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	681a      	ldr	r2, [r3, #0]
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	2101      	movs	r1, #1
 8001262:	430a      	orrs	r2, r1
 8001264:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2200      	movs	r2, #0
 800126a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2241      	movs	r2, #65	; 0x41
 8001270:	2120      	movs	r1, #32
 8001272:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2200      	movs	r2, #0
 8001278:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	2242      	movs	r2, #66	; 0x42
 800127e:	2100      	movs	r1, #0
 8001280:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001282:	2300      	movs	r3, #0
}
 8001284:	0018      	movs	r0, r3
 8001286:	46bd      	mov	sp, r7
 8001288:	b002      	add	sp, #8
 800128a:	bd80      	pop	{r7, pc}
 800128c:	f0ffffff 	.word	0xf0ffffff
 8001290:	ffff7fff 	.word	0xffff7fff
 8001294:	02008000 	.word	0x02008000

08001298 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	2241      	movs	r2, #65	; 0x41
 80012a6:	5c9b      	ldrb	r3, [r3, r2]
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	2b20      	cmp	r3, #32
 80012ac:	d138      	bne.n	8001320 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2240      	movs	r2, #64	; 0x40
 80012b2:	5c9b      	ldrb	r3, [r3, r2]
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	d101      	bne.n	80012bc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80012b8:	2302      	movs	r3, #2
 80012ba:	e032      	b.n	8001322 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2240      	movs	r2, #64	; 0x40
 80012c0:	2101      	movs	r1, #1
 80012c2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2241      	movs	r2, #65	; 0x41
 80012c8:	2124      	movs	r1, #36	; 0x24
 80012ca:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	681a      	ldr	r2, [r3, #0]
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	2101      	movs	r1, #1
 80012d8:	438a      	bics	r2, r1
 80012da:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4911      	ldr	r1, [pc, #68]	; (800132c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80012e8:	400a      	ands	r2, r1
 80012ea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	6819      	ldr	r1, [r3, #0]
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	683a      	ldr	r2, [r7, #0]
 80012f8:	430a      	orrs	r2, r1
 80012fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	2101      	movs	r1, #1
 8001308:	430a      	orrs	r2, r1
 800130a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2241      	movs	r2, #65	; 0x41
 8001310:	2120      	movs	r1, #32
 8001312:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2240      	movs	r2, #64	; 0x40
 8001318:	2100      	movs	r1, #0
 800131a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800131c:	2300      	movs	r3, #0
 800131e:	e000      	b.n	8001322 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001320:	2302      	movs	r3, #2
  }
}
 8001322:	0018      	movs	r0, r3
 8001324:	46bd      	mov	sp, r7
 8001326:	b002      	add	sp, #8
 8001328:	bd80      	pop	{r7, pc}
 800132a:	46c0      	nop			; (mov r8, r8)
 800132c:	ffffefff 	.word	0xffffefff

08001330 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
 8001338:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2241      	movs	r2, #65	; 0x41
 800133e:	5c9b      	ldrb	r3, [r3, r2]
 8001340:	b2db      	uxtb	r3, r3
 8001342:	2b20      	cmp	r3, #32
 8001344:	d139      	bne.n	80013ba <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2240      	movs	r2, #64	; 0x40
 800134a:	5c9b      	ldrb	r3, [r3, r2]
 800134c:	2b01      	cmp	r3, #1
 800134e:	d101      	bne.n	8001354 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001350:	2302      	movs	r3, #2
 8001352:	e033      	b.n	80013bc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2240      	movs	r2, #64	; 0x40
 8001358:	2101      	movs	r1, #1
 800135a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2241      	movs	r2, #65	; 0x41
 8001360:	2124      	movs	r1, #36	; 0x24
 8001362:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	681a      	ldr	r2, [r3, #0]
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	2101      	movs	r1, #1
 8001370:	438a      	bics	r2, r1
 8001372:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	4a11      	ldr	r2, [pc, #68]	; (80013c4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001380:	4013      	ands	r3, r2
 8001382:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	021b      	lsls	r3, r3, #8
 8001388:	68fa      	ldr	r2, [r7, #12]
 800138a:	4313      	orrs	r3, r2
 800138c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	68fa      	ldr	r2, [r7, #12]
 8001394:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	2101      	movs	r1, #1
 80013a2:	430a      	orrs	r2, r1
 80013a4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2241      	movs	r2, #65	; 0x41
 80013aa:	2120      	movs	r1, #32
 80013ac:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	2240      	movs	r2, #64	; 0x40
 80013b2:	2100      	movs	r1, #0
 80013b4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80013b6:	2300      	movs	r3, #0
 80013b8:	e000      	b.n	80013bc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80013ba:	2302      	movs	r3, #2
  }
}
 80013bc:	0018      	movs	r0, r3
 80013be:	46bd      	mov	sp, r7
 80013c0:	b004      	add	sp, #16
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	fffff0ff 	.word	0xfffff0ff

080013c8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80013c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013ca:	b08b      	sub	sp, #44	; 0x2c
 80013cc:	af06      	add	r7, sp, #24
 80013ce:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d101      	bne.n	80013da <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80013d6:	2301      	movs	r3, #1
 80013d8:	e0f0      	b.n	80015bc <HAL_PCD_Init+0x1f4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	4a79      	ldr	r2, [pc, #484]	; (80015c4 <HAL_PCD_Init+0x1fc>)
 80013de:	5c9b      	ldrb	r3, [r3, r2]
 80013e0:	b2db      	uxtb	r3, r3
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d108      	bne.n	80013f8 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80013e6:	687a      	ldr	r2, [r7, #4]
 80013e8:	23aa      	movs	r3, #170	; 0xaa
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	2100      	movs	r1, #0
 80013ee:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	0018      	movs	r0, r3
 80013f4:	f7ff fb82 	bl	8000afc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	4a72      	ldr	r2, [pc, #456]	; (80015c4 <HAL_PCD_Init+0x1fc>)
 80013fc:	2103      	movs	r1, #3
 80013fe:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	0018      	movs	r0, r3
 8001406:	f001 f837 	bl	8002478 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800140a:	230f      	movs	r3, #15
 800140c:	18fb      	adds	r3, r7, r3
 800140e:	2200      	movs	r2, #0
 8001410:	701a      	strb	r2, [r3, #0]
 8001412:	e049      	b.n	80014a8 <HAL_PCD_Init+0xe0>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001414:	200f      	movs	r0, #15
 8001416:	183b      	adds	r3, r7, r0
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	6879      	ldr	r1, [r7, #4]
 800141c:	1c5a      	adds	r2, r3, #1
 800141e:	0013      	movs	r3, r2
 8001420:	009b      	lsls	r3, r3, #2
 8001422:	189b      	adds	r3, r3, r2
 8001424:	00db      	lsls	r3, r3, #3
 8001426:	18cb      	adds	r3, r1, r3
 8001428:	3301      	adds	r3, #1
 800142a:	2201      	movs	r2, #1
 800142c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800142e:	183b      	adds	r3, r7, r0
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	6879      	ldr	r1, [r7, #4]
 8001434:	1c5a      	adds	r2, r3, #1
 8001436:	0013      	movs	r3, r2
 8001438:	009b      	lsls	r3, r3, #2
 800143a:	189b      	adds	r3, r3, r2
 800143c:	00db      	lsls	r3, r3, #3
 800143e:	183a      	adds	r2, r7, r0
 8001440:	7812      	ldrb	r2, [r2, #0]
 8001442:	545a      	strb	r2, [r3, r1]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001444:	183b      	adds	r3, r7, r0
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	6879      	ldr	r1, [r7, #4]
 800144a:	1c5a      	adds	r2, r3, #1
 800144c:	0013      	movs	r3, r2
 800144e:	009b      	lsls	r3, r3, #2
 8001450:	189b      	adds	r3, r3, r2
 8001452:	00db      	lsls	r3, r3, #3
 8001454:	18cb      	adds	r3, r1, r3
 8001456:	3303      	adds	r3, #3
 8001458:	2200      	movs	r2, #0
 800145a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800145c:	183b      	adds	r3, r7, r0
 800145e:	781a      	ldrb	r2, [r3, #0]
 8001460:	6879      	ldr	r1, [r7, #4]
 8001462:	0013      	movs	r3, r2
 8001464:	009b      	lsls	r3, r3, #2
 8001466:	189b      	adds	r3, r3, r2
 8001468:	00db      	lsls	r3, r3, #3
 800146a:	18cb      	adds	r3, r1, r3
 800146c:	3338      	adds	r3, #56	; 0x38
 800146e:	2200      	movs	r2, #0
 8001470:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001472:	183b      	adds	r3, r7, r0
 8001474:	781a      	ldrb	r2, [r3, #0]
 8001476:	6879      	ldr	r1, [r7, #4]
 8001478:	0013      	movs	r3, r2
 800147a:	009b      	lsls	r3, r3, #2
 800147c:	189b      	adds	r3, r3, r2
 800147e:	00db      	lsls	r3, r3, #3
 8001480:	18cb      	adds	r3, r1, r3
 8001482:	333c      	adds	r3, #60	; 0x3c
 8001484:	2200      	movs	r2, #0
 8001486:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001488:	183b      	adds	r3, r7, r0
 800148a:	781a      	ldrb	r2, [r3, #0]
 800148c:	6879      	ldr	r1, [r7, #4]
 800148e:	0013      	movs	r3, r2
 8001490:	009b      	lsls	r3, r3, #2
 8001492:	189b      	adds	r3, r3, r2
 8001494:	00db      	lsls	r3, r3, #3
 8001496:	18cb      	adds	r3, r1, r3
 8001498:	3340      	adds	r3, #64	; 0x40
 800149a:	2200      	movs	r2, #0
 800149c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800149e:	183b      	adds	r3, r7, r0
 80014a0:	781a      	ldrb	r2, [r3, #0]
 80014a2:	183b      	adds	r3, r7, r0
 80014a4:	3201      	adds	r2, #1
 80014a6:	701a      	strb	r2, [r3, #0]
 80014a8:	210f      	movs	r1, #15
 80014aa:	187b      	adds	r3, r7, r1
 80014ac:	781a      	ldrb	r2, [r3, #0]
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	d3ae      	bcc.n	8001414 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80014b6:	187b      	adds	r3, r7, r1
 80014b8:	2200      	movs	r2, #0
 80014ba:	701a      	strb	r2, [r3, #0]
 80014bc:	e056      	b.n	800156c <HAL_PCD_Init+0x1a4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80014be:	240f      	movs	r4, #15
 80014c0:	193b      	adds	r3, r7, r4
 80014c2:	781a      	ldrb	r2, [r3, #0]
 80014c4:	6878      	ldr	r0, [r7, #4]
 80014c6:	236a      	movs	r3, #106	; 0x6a
 80014c8:	33ff      	adds	r3, #255	; 0xff
 80014ca:	0019      	movs	r1, r3
 80014cc:	0013      	movs	r3, r2
 80014ce:	009b      	lsls	r3, r3, #2
 80014d0:	189b      	adds	r3, r3, r2
 80014d2:	00db      	lsls	r3, r3, #3
 80014d4:	18c3      	adds	r3, r0, r3
 80014d6:	185b      	adds	r3, r3, r1
 80014d8:	2200      	movs	r2, #0
 80014da:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80014dc:	193b      	adds	r3, r7, r4
 80014de:	781a      	ldrb	r2, [r3, #0]
 80014e0:	6878      	ldr	r0, [r7, #4]
 80014e2:	23b4      	movs	r3, #180	; 0xb4
 80014e4:	0059      	lsls	r1, r3, #1
 80014e6:	0013      	movs	r3, r2
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	189b      	adds	r3, r3, r2
 80014ec:	00db      	lsls	r3, r3, #3
 80014ee:	18c3      	adds	r3, r0, r3
 80014f0:	185b      	adds	r3, r3, r1
 80014f2:	193a      	adds	r2, r7, r4
 80014f4:	7812      	ldrb	r2, [r2, #0]
 80014f6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80014f8:	193b      	adds	r3, r7, r4
 80014fa:	781a      	ldrb	r2, [r3, #0]
 80014fc:	6878      	ldr	r0, [r7, #4]
 80014fe:	236c      	movs	r3, #108	; 0x6c
 8001500:	33ff      	adds	r3, #255	; 0xff
 8001502:	0019      	movs	r1, r3
 8001504:	0013      	movs	r3, r2
 8001506:	009b      	lsls	r3, r3, #2
 8001508:	189b      	adds	r3, r3, r2
 800150a:	00db      	lsls	r3, r3, #3
 800150c:	18c3      	adds	r3, r0, r3
 800150e:	185b      	adds	r3, r3, r1
 8001510:	2200      	movs	r2, #0
 8001512:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001514:	193b      	adds	r3, r7, r4
 8001516:	781a      	ldrb	r2, [r3, #0]
 8001518:	6878      	ldr	r0, [r7, #4]
 800151a:	23bc      	movs	r3, #188	; 0xbc
 800151c:	0059      	lsls	r1, r3, #1
 800151e:	0013      	movs	r3, r2
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	189b      	adds	r3, r3, r2
 8001524:	00db      	lsls	r3, r3, #3
 8001526:	18c3      	adds	r3, r0, r3
 8001528:	185b      	adds	r3, r3, r1
 800152a:	2200      	movs	r2, #0
 800152c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800152e:	193b      	adds	r3, r7, r4
 8001530:	781a      	ldrb	r2, [r3, #0]
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	23be      	movs	r3, #190	; 0xbe
 8001536:	0059      	lsls	r1, r3, #1
 8001538:	0013      	movs	r3, r2
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	189b      	adds	r3, r3, r2
 800153e:	00db      	lsls	r3, r3, #3
 8001540:	18c3      	adds	r3, r0, r3
 8001542:	185b      	adds	r3, r3, r1
 8001544:	2200      	movs	r2, #0
 8001546:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001548:	193b      	adds	r3, r7, r4
 800154a:	781a      	ldrb	r2, [r3, #0]
 800154c:	6878      	ldr	r0, [r7, #4]
 800154e:	23c0      	movs	r3, #192	; 0xc0
 8001550:	0059      	lsls	r1, r3, #1
 8001552:	0013      	movs	r3, r2
 8001554:	009b      	lsls	r3, r3, #2
 8001556:	189b      	adds	r3, r3, r2
 8001558:	00db      	lsls	r3, r3, #3
 800155a:	18c3      	adds	r3, r0, r3
 800155c:	185b      	adds	r3, r3, r1
 800155e:	2200      	movs	r2, #0
 8001560:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001562:	193b      	adds	r3, r7, r4
 8001564:	781a      	ldrb	r2, [r3, #0]
 8001566:	193b      	adds	r3, r7, r4
 8001568:	3201      	adds	r2, #1
 800156a:	701a      	strb	r2, [r3, #0]
 800156c:	230f      	movs	r3, #15
 800156e:	18fb      	adds	r3, r7, r3
 8001570:	781a      	ldrb	r2, [r3, #0]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	429a      	cmp	r2, r3
 8001578:	d3a1      	bcc.n	80014be <HAL_PCD_Init+0xf6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6818      	ldr	r0, [r3, #0]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	466a      	mov	r2, sp
 8001582:	0011      	movs	r1, r2
 8001584:	001a      	movs	r2, r3
 8001586:	3210      	adds	r2, #16
 8001588:	ca70      	ldmia	r2!, {r4, r5, r6}
 800158a:	c170      	stmia	r1!, {r4, r5, r6}
 800158c:	ca30      	ldmia	r2!, {r4, r5}
 800158e:	c130      	stmia	r1!, {r4, r5}
 8001590:	6859      	ldr	r1, [r3, #4]
 8001592:	689a      	ldr	r2, [r3, #8]
 8001594:	68db      	ldr	r3, [r3, #12]
 8001596:	f000 ff89 	bl	80024ac <USB_DevInit>

  hpcd->USB_Address = 0U;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2224      	movs	r2, #36	; 0x24
 800159e:	2100      	movs	r1, #0
 80015a0:	5499      	strb	r1, [r3, r2]
  hpcd->State = HAL_PCD_STATE_READY;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	4a07      	ldr	r2, [pc, #28]	; (80015c4 <HAL_PCD_Init+0x1fc>)
 80015a6:	2101      	movs	r1, #1
 80015a8:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	69db      	ldr	r3, [r3, #28]
 80015ae:	2b01      	cmp	r3, #1
 80015b0:	d103      	bne.n	80015ba <HAL_PCD_Init+0x1f2>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	0018      	movs	r0, r3
 80015b6:	f000 f807 	bl	80015c8 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80015ba:	2300      	movs	r3, #0
}
 80015bc:	0018      	movs	r0, r3
 80015be:	46bd      	mov	sp, r7
 80015c0:	b005      	add	sp, #20
 80015c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015c4:	000002a9 	.word	0x000002a9

080015c8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80015d6:	687a      	ldr	r2, [r7, #4]
 80015d8:	23ba      	movs	r3, #186	; 0xba
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	2101      	movs	r1, #1
 80015de:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 80015e0:	687a      	ldr	r2, [r7, #4]
 80015e2:	23b8      	movs	r3, #184	; 0xb8
 80015e4:	009b      	lsls	r3, r3, #2
 80015e6:	2100      	movs	r1, #0
 80015e8:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	2254      	movs	r2, #84	; 0x54
 80015ee:	5a9b      	ldrh	r3, [r3, r2]
 80015f0:	b29b      	uxth	r3, r3
 80015f2:	2201      	movs	r2, #1
 80015f4:	4313      	orrs	r3, r2
 80015f6:	b299      	uxth	r1, r3
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	2254      	movs	r2, #84	; 0x54
 80015fc:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	2254      	movs	r2, #84	; 0x54
 8001602:	5a9b      	ldrh	r3, [r3, r2]
 8001604:	b29b      	uxth	r3, r3
 8001606:	2202      	movs	r2, #2
 8001608:	4313      	orrs	r3, r2
 800160a:	b299      	uxth	r1, r3
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	2254      	movs	r2, #84	; 0x54
 8001610:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8001612:	2300      	movs	r3, #0
}
 8001614:	0018      	movs	r0, r3
 8001616:	46bd      	mov	sp, r7
 8001618:	b004      	add	sp, #16
 800161a:	bd80      	pop	{r7, pc}

0800161c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b088      	sub	sp, #32
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d102      	bne.n	8001630 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800162a:	2301      	movs	r3, #1
 800162c:	f000 fb76 	bl	8001d1c <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	2201      	movs	r2, #1
 8001636:	4013      	ands	r3, r2
 8001638:	d100      	bne.n	800163c <HAL_RCC_OscConfig+0x20>
 800163a:	e08e      	b.n	800175a <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800163c:	4bc5      	ldr	r3, [pc, #788]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	220c      	movs	r2, #12
 8001642:	4013      	ands	r3, r2
 8001644:	2b04      	cmp	r3, #4
 8001646:	d00e      	beq.n	8001666 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001648:	4bc2      	ldr	r3, [pc, #776]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	220c      	movs	r2, #12
 800164e:	4013      	ands	r3, r2
 8001650:	2b08      	cmp	r3, #8
 8001652:	d117      	bne.n	8001684 <HAL_RCC_OscConfig+0x68>
 8001654:	4bbf      	ldr	r3, [pc, #764]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 8001656:	685a      	ldr	r2, [r3, #4]
 8001658:	23c0      	movs	r3, #192	; 0xc0
 800165a:	025b      	lsls	r3, r3, #9
 800165c:	401a      	ands	r2, r3
 800165e:	2380      	movs	r3, #128	; 0x80
 8001660:	025b      	lsls	r3, r3, #9
 8001662:	429a      	cmp	r2, r3
 8001664:	d10e      	bne.n	8001684 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001666:	4bbb      	ldr	r3, [pc, #748]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	2380      	movs	r3, #128	; 0x80
 800166c:	029b      	lsls	r3, r3, #10
 800166e:	4013      	ands	r3, r2
 8001670:	d100      	bne.n	8001674 <HAL_RCC_OscConfig+0x58>
 8001672:	e071      	b.n	8001758 <HAL_RCC_OscConfig+0x13c>
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d000      	beq.n	800167e <HAL_RCC_OscConfig+0x62>
 800167c:	e06c      	b.n	8001758 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	f000 fb4c 	bl	8001d1c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	2b01      	cmp	r3, #1
 800168a:	d107      	bne.n	800169c <HAL_RCC_OscConfig+0x80>
 800168c:	4bb1      	ldr	r3, [pc, #708]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	4bb0      	ldr	r3, [pc, #704]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 8001692:	2180      	movs	r1, #128	; 0x80
 8001694:	0249      	lsls	r1, r1, #9
 8001696:	430a      	orrs	r2, r1
 8001698:	601a      	str	r2, [r3, #0]
 800169a:	e02f      	b.n	80016fc <HAL_RCC_OscConfig+0xe0>
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d10c      	bne.n	80016be <HAL_RCC_OscConfig+0xa2>
 80016a4:	4bab      	ldr	r3, [pc, #684]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 80016a6:	681a      	ldr	r2, [r3, #0]
 80016a8:	4baa      	ldr	r3, [pc, #680]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 80016aa:	49ab      	ldr	r1, [pc, #684]	; (8001958 <HAL_RCC_OscConfig+0x33c>)
 80016ac:	400a      	ands	r2, r1
 80016ae:	601a      	str	r2, [r3, #0]
 80016b0:	4ba8      	ldr	r3, [pc, #672]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	4ba7      	ldr	r3, [pc, #668]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 80016b6:	49a9      	ldr	r1, [pc, #676]	; (800195c <HAL_RCC_OscConfig+0x340>)
 80016b8:	400a      	ands	r2, r1
 80016ba:	601a      	str	r2, [r3, #0]
 80016bc:	e01e      	b.n	80016fc <HAL_RCC_OscConfig+0xe0>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	2b05      	cmp	r3, #5
 80016c4:	d10e      	bne.n	80016e4 <HAL_RCC_OscConfig+0xc8>
 80016c6:	4ba3      	ldr	r3, [pc, #652]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 80016c8:	681a      	ldr	r2, [r3, #0]
 80016ca:	4ba2      	ldr	r3, [pc, #648]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 80016cc:	2180      	movs	r1, #128	; 0x80
 80016ce:	02c9      	lsls	r1, r1, #11
 80016d0:	430a      	orrs	r2, r1
 80016d2:	601a      	str	r2, [r3, #0]
 80016d4:	4b9f      	ldr	r3, [pc, #636]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 80016d6:	681a      	ldr	r2, [r3, #0]
 80016d8:	4b9e      	ldr	r3, [pc, #632]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 80016da:	2180      	movs	r1, #128	; 0x80
 80016dc:	0249      	lsls	r1, r1, #9
 80016de:	430a      	orrs	r2, r1
 80016e0:	601a      	str	r2, [r3, #0]
 80016e2:	e00b      	b.n	80016fc <HAL_RCC_OscConfig+0xe0>
 80016e4:	4b9b      	ldr	r3, [pc, #620]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 80016e6:	681a      	ldr	r2, [r3, #0]
 80016e8:	4b9a      	ldr	r3, [pc, #616]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 80016ea:	499b      	ldr	r1, [pc, #620]	; (8001958 <HAL_RCC_OscConfig+0x33c>)
 80016ec:	400a      	ands	r2, r1
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	4b98      	ldr	r3, [pc, #608]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	4b97      	ldr	r3, [pc, #604]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 80016f6:	4999      	ldr	r1, [pc, #612]	; (800195c <HAL_RCC_OscConfig+0x340>)
 80016f8:	400a      	ands	r2, r1
 80016fa:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d014      	beq.n	800172e <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001704:	f7ff faba 	bl	8000c7c <HAL_GetTick>
 8001708:	0003      	movs	r3, r0
 800170a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800170c:	e008      	b.n	8001720 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800170e:	f7ff fab5 	bl	8000c7c <HAL_GetTick>
 8001712:	0002      	movs	r2, r0
 8001714:	69bb      	ldr	r3, [r7, #24]
 8001716:	1ad3      	subs	r3, r2, r3
 8001718:	2b64      	cmp	r3, #100	; 0x64
 800171a:	d901      	bls.n	8001720 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 800171c:	2303      	movs	r3, #3
 800171e:	e2fd      	b.n	8001d1c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001720:	4b8c      	ldr	r3, [pc, #560]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	2380      	movs	r3, #128	; 0x80
 8001726:	029b      	lsls	r3, r3, #10
 8001728:	4013      	ands	r3, r2
 800172a:	d0f0      	beq.n	800170e <HAL_RCC_OscConfig+0xf2>
 800172c:	e015      	b.n	800175a <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800172e:	f7ff faa5 	bl	8000c7c <HAL_GetTick>
 8001732:	0003      	movs	r3, r0
 8001734:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001736:	e008      	b.n	800174a <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001738:	f7ff faa0 	bl	8000c7c <HAL_GetTick>
 800173c:	0002      	movs	r2, r0
 800173e:	69bb      	ldr	r3, [r7, #24]
 8001740:	1ad3      	subs	r3, r2, r3
 8001742:	2b64      	cmp	r3, #100	; 0x64
 8001744:	d901      	bls.n	800174a <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8001746:	2303      	movs	r3, #3
 8001748:	e2e8      	b.n	8001d1c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800174a:	4b82      	ldr	r3, [pc, #520]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	2380      	movs	r3, #128	; 0x80
 8001750:	029b      	lsls	r3, r3, #10
 8001752:	4013      	ands	r3, r2
 8001754:	d1f0      	bne.n	8001738 <HAL_RCC_OscConfig+0x11c>
 8001756:	e000      	b.n	800175a <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001758:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	2202      	movs	r2, #2
 8001760:	4013      	ands	r3, r2
 8001762:	d100      	bne.n	8001766 <HAL_RCC_OscConfig+0x14a>
 8001764:	e06c      	b.n	8001840 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001766:	4b7b      	ldr	r3, [pc, #492]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	220c      	movs	r2, #12
 800176c:	4013      	ands	r3, r2
 800176e:	d00e      	beq.n	800178e <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001770:	4b78      	ldr	r3, [pc, #480]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	220c      	movs	r2, #12
 8001776:	4013      	ands	r3, r2
 8001778:	2b08      	cmp	r3, #8
 800177a:	d11f      	bne.n	80017bc <HAL_RCC_OscConfig+0x1a0>
 800177c:	4b75      	ldr	r3, [pc, #468]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 800177e:	685a      	ldr	r2, [r3, #4]
 8001780:	23c0      	movs	r3, #192	; 0xc0
 8001782:	025b      	lsls	r3, r3, #9
 8001784:	401a      	ands	r2, r3
 8001786:	2380      	movs	r3, #128	; 0x80
 8001788:	021b      	lsls	r3, r3, #8
 800178a:	429a      	cmp	r2, r3
 800178c:	d116      	bne.n	80017bc <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800178e:	4b71      	ldr	r3, [pc, #452]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	2202      	movs	r2, #2
 8001794:	4013      	ands	r3, r2
 8001796:	d005      	beq.n	80017a4 <HAL_RCC_OscConfig+0x188>
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	2b01      	cmp	r3, #1
 800179e:	d001      	beq.n	80017a4 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80017a0:	2301      	movs	r3, #1
 80017a2:	e2bb      	b.n	8001d1c <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017a4:	4b6b      	ldr	r3, [pc, #428]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	22f8      	movs	r2, #248	; 0xf8
 80017aa:	4393      	bics	r3, r2
 80017ac:	0019      	movs	r1, r3
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	691b      	ldr	r3, [r3, #16]
 80017b2:	00da      	lsls	r2, r3, #3
 80017b4:	4b67      	ldr	r3, [pc, #412]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 80017b6:	430a      	orrs	r2, r1
 80017b8:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017ba:	e041      	b.n	8001840 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	68db      	ldr	r3, [r3, #12]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d024      	beq.n	800180e <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017c4:	4b63      	ldr	r3, [pc, #396]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 80017c6:	681a      	ldr	r2, [r3, #0]
 80017c8:	4b62      	ldr	r3, [pc, #392]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 80017ca:	2101      	movs	r1, #1
 80017cc:	430a      	orrs	r2, r1
 80017ce:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017d0:	f7ff fa54 	bl	8000c7c <HAL_GetTick>
 80017d4:	0003      	movs	r3, r0
 80017d6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017d8:	e008      	b.n	80017ec <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017da:	f7ff fa4f 	bl	8000c7c <HAL_GetTick>
 80017de:	0002      	movs	r2, r0
 80017e0:	69bb      	ldr	r3, [r7, #24]
 80017e2:	1ad3      	subs	r3, r2, r3
 80017e4:	2b02      	cmp	r3, #2
 80017e6:	d901      	bls.n	80017ec <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80017e8:	2303      	movs	r3, #3
 80017ea:	e297      	b.n	8001d1c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017ec:	4b59      	ldr	r3, [pc, #356]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	2202      	movs	r2, #2
 80017f2:	4013      	ands	r3, r2
 80017f4:	d0f1      	beq.n	80017da <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017f6:	4b57      	ldr	r3, [pc, #348]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	22f8      	movs	r2, #248	; 0xf8
 80017fc:	4393      	bics	r3, r2
 80017fe:	0019      	movs	r1, r3
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	691b      	ldr	r3, [r3, #16]
 8001804:	00da      	lsls	r2, r3, #3
 8001806:	4b53      	ldr	r3, [pc, #332]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 8001808:	430a      	orrs	r2, r1
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	e018      	b.n	8001840 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800180e:	4b51      	ldr	r3, [pc, #324]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	4b50      	ldr	r3, [pc, #320]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 8001814:	2101      	movs	r1, #1
 8001816:	438a      	bics	r2, r1
 8001818:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800181a:	f7ff fa2f 	bl	8000c7c <HAL_GetTick>
 800181e:	0003      	movs	r3, r0
 8001820:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001822:	e008      	b.n	8001836 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001824:	f7ff fa2a 	bl	8000c7c <HAL_GetTick>
 8001828:	0002      	movs	r2, r0
 800182a:	69bb      	ldr	r3, [r7, #24]
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	2b02      	cmp	r3, #2
 8001830:	d901      	bls.n	8001836 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8001832:	2303      	movs	r3, #3
 8001834:	e272      	b.n	8001d1c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001836:	4b47      	ldr	r3, [pc, #284]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	2202      	movs	r2, #2
 800183c:	4013      	ands	r3, r2
 800183e:	d1f1      	bne.n	8001824 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	2208      	movs	r2, #8
 8001846:	4013      	ands	r3, r2
 8001848:	d036      	beq.n	80018b8 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	69db      	ldr	r3, [r3, #28]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d019      	beq.n	8001886 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001852:	4b40      	ldr	r3, [pc, #256]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 8001854:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001856:	4b3f      	ldr	r3, [pc, #252]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 8001858:	2101      	movs	r1, #1
 800185a:	430a      	orrs	r2, r1
 800185c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800185e:	f7ff fa0d 	bl	8000c7c <HAL_GetTick>
 8001862:	0003      	movs	r3, r0
 8001864:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001866:	e008      	b.n	800187a <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001868:	f7ff fa08 	bl	8000c7c <HAL_GetTick>
 800186c:	0002      	movs	r2, r0
 800186e:	69bb      	ldr	r3, [r7, #24]
 8001870:	1ad3      	subs	r3, r2, r3
 8001872:	2b02      	cmp	r3, #2
 8001874:	d901      	bls.n	800187a <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8001876:	2303      	movs	r3, #3
 8001878:	e250      	b.n	8001d1c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800187a:	4b36      	ldr	r3, [pc, #216]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 800187c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800187e:	2202      	movs	r2, #2
 8001880:	4013      	ands	r3, r2
 8001882:	d0f1      	beq.n	8001868 <HAL_RCC_OscConfig+0x24c>
 8001884:	e018      	b.n	80018b8 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001886:	4b33      	ldr	r3, [pc, #204]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 8001888:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800188a:	4b32      	ldr	r3, [pc, #200]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 800188c:	2101      	movs	r1, #1
 800188e:	438a      	bics	r2, r1
 8001890:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001892:	f7ff f9f3 	bl	8000c7c <HAL_GetTick>
 8001896:	0003      	movs	r3, r0
 8001898:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800189a:	e008      	b.n	80018ae <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800189c:	f7ff f9ee 	bl	8000c7c <HAL_GetTick>
 80018a0:	0002      	movs	r2, r0
 80018a2:	69bb      	ldr	r3, [r7, #24]
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	2b02      	cmp	r3, #2
 80018a8:	d901      	bls.n	80018ae <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80018aa:	2303      	movs	r3, #3
 80018ac:	e236      	b.n	8001d1c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018ae:	4b29      	ldr	r3, [pc, #164]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 80018b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b2:	2202      	movs	r2, #2
 80018b4:	4013      	ands	r3, r2
 80018b6:	d1f1      	bne.n	800189c <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	2204      	movs	r2, #4
 80018be:	4013      	ands	r3, r2
 80018c0:	d100      	bne.n	80018c4 <HAL_RCC_OscConfig+0x2a8>
 80018c2:	e0b5      	b.n	8001a30 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018c4:	201f      	movs	r0, #31
 80018c6:	183b      	adds	r3, r7, r0
 80018c8:	2200      	movs	r2, #0
 80018ca:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018cc:	4b21      	ldr	r3, [pc, #132]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 80018ce:	69da      	ldr	r2, [r3, #28]
 80018d0:	2380      	movs	r3, #128	; 0x80
 80018d2:	055b      	lsls	r3, r3, #21
 80018d4:	4013      	ands	r3, r2
 80018d6:	d110      	bne.n	80018fa <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018d8:	4b1e      	ldr	r3, [pc, #120]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 80018da:	69da      	ldr	r2, [r3, #28]
 80018dc:	4b1d      	ldr	r3, [pc, #116]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 80018de:	2180      	movs	r1, #128	; 0x80
 80018e0:	0549      	lsls	r1, r1, #21
 80018e2:	430a      	orrs	r2, r1
 80018e4:	61da      	str	r2, [r3, #28]
 80018e6:	4b1b      	ldr	r3, [pc, #108]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 80018e8:	69da      	ldr	r2, [r3, #28]
 80018ea:	2380      	movs	r3, #128	; 0x80
 80018ec:	055b      	lsls	r3, r3, #21
 80018ee:	4013      	ands	r3, r2
 80018f0:	60fb      	str	r3, [r7, #12]
 80018f2:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80018f4:	183b      	adds	r3, r7, r0
 80018f6:	2201      	movs	r2, #1
 80018f8:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018fa:	4b19      	ldr	r3, [pc, #100]	; (8001960 <HAL_RCC_OscConfig+0x344>)
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	2380      	movs	r3, #128	; 0x80
 8001900:	005b      	lsls	r3, r3, #1
 8001902:	4013      	ands	r3, r2
 8001904:	d11a      	bne.n	800193c <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001906:	4b16      	ldr	r3, [pc, #88]	; (8001960 <HAL_RCC_OscConfig+0x344>)
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	4b15      	ldr	r3, [pc, #84]	; (8001960 <HAL_RCC_OscConfig+0x344>)
 800190c:	2180      	movs	r1, #128	; 0x80
 800190e:	0049      	lsls	r1, r1, #1
 8001910:	430a      	orrs	r2, r1
 8001912:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001914:	f7ff f9b2 	bl	8000c7c <HAL_GetTick>
 8001918:	0003      	movs	r3, r0
 800191a:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800191c:	e008      	b.n	8001930 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800191e:	f7ff f9ad 	bl	8000c7c <HAL_GetTick>
 8001922:	0002      	movs	r2, r0
 8001924:	69bb      	ldr	r3, [r7, #24]
 8001926:	1ad3      	subs	r3, r2, r3
 8001928:	2b64      	cmp	r3, #100	; 0x64
 800192a:	d901      	bls.n	8001930 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 800192c:	2303      	movs	r3, #3
 800192e:	e1f5      	b.n	8001d1c <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001930:	4b0b      	ldr	r3, [pc, #44]	; (8001960 <HAL_RCC_OscConfig+0x344>)
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	2380      	movs	r3, #128	; 0x80
 8001936:	005b      	lsls	r3, r3, #1
 8001938:	4013      	ands	r3, r2
 800193a:	d0f0      	beq.n	800191e <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	2b01      	cmp	r3, #1
 8001942:	d10f      	bne.n	8001964 <HAL_RCC_OscConfig+0x348>
 8001944:	4b03      	ldr	r3, [pc, #12]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 8001946:	6a1a      	ldr	r2, [r3, #32]
 8001948:	4b02      	ldr	r3, [pc, #8]	; (8001954 <HAL_RCC_OscConfig+0x338>)
 800194a:	2101      	movs	r1, #1
 800194c:	430a      	orrs	r2, r1
 800194e:	621a      	str	r2, [r3, #32]
 8001950:	e036      	b.n	80019c0 <HAL_RCC_OscConfig+0x3a4>
 8001952:	46c0      	nop			; (mov r8, r8)
 8001954:	40021000 	.word	0x40021000
 8001958:	fffeffff 	.word	0xfffeffff
 800195c:	fffbffff 	.word	0xfffbffff
 8001960:	40007000 	.word	0x40007000
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d10c      	bne.n	8001986 <HAL_RCC_OscConfig+0x36a>
 800196c:	4bca      	ldr	r3, [pc, #808]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 800196e:	6a1a      	ldr	r2, [r3, #32]
 8001970:	4bc9      	ldr	r3, [pc, #804]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001972:	2101      	movs	r1, #1
 8001974:	438a      	bics	r2, r1
 8001976:	621a      	str	r2, [r3, #32]
 8001978:	4bc7      	ldr	r3, [pc, #796]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 800197a:	6a1a      	ldr	r2, [r3, #32]
 800197c:	4bc6      	ldr	r3, [pc, #792]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 800197e:	2104      	movs	r1, #4
 8001980:	438a      	bics	r2, r1
 8001982:	621a      	str	r2, [r3, #32]
 8001984:	e01c      	b.n	80019c0 <HAL_RCC_OscConfig+0x3a4>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	2b05      	cmp	r3, #5
 800198c:	d10c      	bne.n	80019a8 <HAL_RCC_OscConfig+0x38c>
 800198e:	4bc2      	ldr	r3, [pc, #776]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001990:	6a1a      	ldr	r2, [r3, #32]
 8001992:	4bc1      	ldr	r3, [pc, #772]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001994:	2104      	movs	r1, #4
 8001996:	430a      	orrs	r2, r1
 8001998:	621a      	str	r2, [r3, #32]
 800199a:	4bbf      	ldr	r3, [pc, #764]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 800199c:	6a1a      	ldr	r2, [r3, #32]
 800199e:	4bbe      	ldr	r3, [pc, #760]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 80019a0:	2101      	movs	r1, #1
 80019a2:	430a      	orrs	r2, r1
 80019a4:	621a      	str	r2, [r3, #32]
 80019a6:	e00b      	b.n	80019c0 <HAL_RCC_OscConfig+0x3a4>
 80019a8:	4bbb      	ldr	r3, [pc, #748]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 80019aa:	6a1a      	ldr	r2, [r3, #32]
 80019ac:	4bba      	ldr	r3, [pc, #744]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 80019ae:	2101      	movs	r1, #1
 80019b0:	438a      	bics	r2, r1
 80019b2:	621a      	str	r2, [r3, #32]
 80019b4:	4bb8      	ldr	r3, [pc, #736]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 80019b6:	6a1a      	ldr	r2, [r3, #32]
 80019b8:	4bb7      	ldr	r3, [pc, #732]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 80019ba:	2104      	movs	r1, #4
 80019bc:	438a      	bics	r2, r1
 80019be:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	689b      	ldr	r3, [r3, #8]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d014      	beq.n	80019f2 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019c8:	f7ff f958 	bl	8000c7c <HAL_GetTick>
 80019cc:	0003      	movs	r3, r0
 80019ce:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019d0:	e009      	b.n	80019e6 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019d2:	f7ff f953 	bl	8000c7c <HAL_GetTick>
 80019d6:	0002      	movs	r2, r0
 80019d8:	69bb      	ldr	r3, [r7, #24]
 80019da:	1ad3      	subs	r3, r2, r3
 80019dc:	4aaf      	ldr	r2, [pc, #700]	; (8001c9c <HAL_RCC_OscConfig+0x680>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d901      	bls.n	80019e6 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	e19a      	b.n	8001d1c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019e6:	4bac      	ldr	r3, [pc, #688]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 80019e8:	6a1b      	ldr	r3, [r3, #32]
 80019ea:	2202      	movs	r2, #2
 80019ec:	4013      	ands	r3, r2
 80019ee:	d0f0      	beq.n	80019d2 <HAL_RCC_OscConfig+0x3b6>
 80019f0:	e013      	b.n	8001a1a <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019f2:	f7ff f943 	bl	8000c7c <HAL_GetTick>
 80019f6:	0003      	movs	r3, r0
 80019f8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019fa:	e009      	b.n	8001a10 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019fc:	f7ff f93e 	bl	8000c7c <HAL_GetTick>
 8001a00:	0002      	movs	r2, r0
 8001a02:	69bb      	ldr	r3, [r7, #24]
 8001a04:	1ad3      	subs	r3, r2, r3
 8001a06:	4aa5      	ldr	r2, [pc, #660]	; (8001c9c <HAL_RCC_OscConfig+0x680>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d901      	bls.n	8001a10 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	e185      	b.n	8001d1c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a10:	4ba1      	ldr	r3, [pc, #644]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001a12:	6a1b      	ldr	r3, [r3, #32]
 8001a14:	2202      	movs	r2, #2
 8001a16:	4013      	ands	r3, r2
 8001a18:	d1f0      	bne.n	80019fc <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a1a:	231f      	movs	r3, #31
 8001a1c:	18fb      	adds	r3, r7, r3
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	2b01      	cmp	r3, #1
 8001a22:	d105      	bne.n	8001a30 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a24:	4b9c      	ldr	r3, [pc, #624]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001a26:	69da      	ldr	r2, [r3, #28]
 8001a28:	4b9b      	ldr	r3, [pc, #620]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001a2a:	499d      	ldr	r1, [pc, #628]	; (8001ca0 <HAL_RCC_OscConfig+0x684>)
 8001a2c:	400a      	ands	r2, r1
 8001a2e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	2210      	movs	r2, #16
 8001a36:	4013      	ands	r3, r2
 8001a38:	d063      	beq.n	8001b02 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	695b      	ldr	r3, [r3, #20]
 8001a3e:	2b01      	cmp	r3, #1
 8001a40:	d12a      	bne.n	8001a98 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001a42:	4b95      	ldr	r3, [pc, #596]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001a44:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a46:	4b94      	ldr	r3, [pc, #592]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001a48:	2104      	movs	r1, #4
 8001a4a:	430a      	orrs	r2, r1
 8001a4c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001a4e:	4b92      	ldr	r3, [pc, #584]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001a50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a52:	4b91      	ldr	r3, [pc, #580]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001a54:	2101      	movs	r1, #1
 8001a56:	430a      	orrs	r2, r1
 8001a58:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a5a:	f7ff f90f 	bl	8000c7c <HAL_GetTick>
 8001a5e:	0003      	movs	r3, r0
 8001a60:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001a62:	e008      	b.n	8001a76 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001a64:	f7ff f90a 	bl	8000c7c <HAL_GetTick>
 8001a68:	0002      	movs	r2, r0
 8001a6a:	69bb      	ldr	r3, [r7, #24]
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	2b02      	cmp	r3, #2
 8001a70:	d901      	bls.n	8001a76 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001a72:	2303      	movs	r3, #3
 8001a74:	e152      	b.n	8001d1c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001a76:	4b88      	ldr	r3, [pc, #544]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001a78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a7a:	2202      	movs	r2, #2
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	d0f1      	beq.n	8001a64 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001a80:	4b85      	ldr	r3, [pc, #532]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001a82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a84:	22f8      	movs	r2, #248	; 0xf8
 8001a86:	4393      	bics	r3, r2
 8001a88:	0019      	movs	r1, r3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	699b      	ldr	r3, [r3, #24]
 8001a8e:	00da      	lsls	r2, r3, #3
 8001a90:	4b81      	ldr	r3, [pc, #516]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001a92:	430a      	orrs	r2, r1
 8001a94:	635a      	str	r2, [r3, #52]	; 0x34
 8001a96:	e034      	b.n	8001b02 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	695b      	ldr	r3, [r3, #20]
 8001a9c:	3305      	adds	r3, #5
 8001a9e:	d111      	bne.n	8001ac4 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001aa0:	4b7d      	ldr	r3, [pc, #500]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001aa2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001aa4:	4b7c      	ldr	r3, [pc, #496]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001aa6:	2104      	movs	r1, #4
 8001aa8:	438a      	bics	r2, r1
 8001aaa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001aac:	4b7a      	ldr	r3, [pc, #488]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001aae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ab0:	22f8      	movs	r2, #248	; 0xf8
 8001ab2:	4393      	bics	r3, r2
 8001ab4:	0019      	movs	r1, r3
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	699b      	ldr	r3, [r3, #24]
 8001aba:	00da      	lsls	r2, r3, #3
 8001abc:	4b76      	ldr	r3, [pc, #472]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001abe:	430a      	orrs	r2, r1
 8001ac0:	635a      	str	r2, [r3, #52]	; 0x34
 8001ac2:	e01e      	b.n	8001b02 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001ac4:	4b74      	ldr	r3, [pc, #464]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001ac6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ac8:	4b73      	ldr	r3, [pc, #460]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001aca:	2104      	movs	r1, #4
 8001acc:	430a      	orrs	r2, r1
 8001ace:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001ad0:	4b71      	ldr	r3, [pc, #452]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001ad2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ad4:	4b70      	ldr	r3, [pc, #448]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001ad6:	2101      	movs	r1, #1
 8001ad8:	438a      	bics	r2, r1
 8001ada:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001adc:	f7ff f8ce 	bl	8000c7c <HAL_GetTick>
 8001ae0:	0003      	movs	r3, r0
 8001ae2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001ae4:	e008      	b.n	8001af8 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001ae6:	f7ff f8c9 	bl	8000c7c <HAL_GetTick>
 8001aea:	0002      	movs	r2, r0
 8001aec:	69bb      	ldr	r3, [r7, #24]
 8001aee:	1ad3      	subs	r3, r2, r3
 8001af0:	2b02      	cmp	r3, #2
 8001af2:	d901      	bls.n	8001af8 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8001af4:	2303      	movs	r3, #3
 8001af6:	e111      	b.n	8001d1c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001af8:	4b67      	ldr	r3, [pc, #412]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001afa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001afc:	2202      	movs	r2, #2
 8001afe:	4013      	ands	r3, r2
 8001b00:	d1f1      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	2220      	movs	r2, #32
 8001b08:	4013      	ands	r3, r2
 8001b0a:	d05c      	beq.n	8001bc6 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001b0c:	4b62      	ldr	r3, [pc, #392]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	220c      	movs	r2, #12
 8001b12:	4013      	ands	r3, r2
 8001b14:	2b0c      	cmp	r3, #12
 8001b16:	d00e      	beq.n	8001b36 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001b18:	4b5f      	ldr	r3, [pc, #380]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	220c      	movs	r2, #12
 8001b1e:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001b20:	2b08      	cmp	r3, #8
 8001b22:	d114      	bne.n	8001b4e <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001b24:	4b5c      	ldr	r3, [pc, #368]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001b26:	685a      	ldr	r2, [r3, #4]
 8001b28:	23c0      	movs	r3, #192	; 0xc0
 8001b2a:	025b      	lsls	r3, r3, #9
 8001b2c:	401a      	ands	r2, r3
 8001b2e:	23c0      	movs	r3, #192	; 0xc0
 8001b30:	025b      	lsls	r3, r3, #9
 8001b32:	429a      	cmp	r2, r3
 8001b34:	d10b      	bne.n	8001b4e <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001b36:	4b58      	ldr	r3, [pc, #352]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001b38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b3a:	2380      	movs	r3, #128	; 0x80
 8001b3c:	029b      	lsls	r3, r3, #10
 8001b3e:	4013      	ands	r3, r2
 8001b40:	d040      	beq.n	8001bc4 <HAL_RCC_OscConfig+0x5a8>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6a1b      	ldr	r3, [r3, #32]
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d03c      	beq.n	8001bc4 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e0e6      	b.n	8001d1c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6a1b      	ldr	r3, [r3, #32]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d01b      	beq.n	8001b8e <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001b56:	4b50      	ldr	r3, [pc, #320]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001b58:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b5a:	4b4f      	ldr	r3, [pc, #316]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001b5c:	2180      	movs	r1, #128	; 0x80
 8001b5e:	0249      	lsls	r1, r1, #9
 8001b60:	430a      	orrs	r2, r1
 8001b62:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b64:	f7ff f88a 	bl	8000c7c <HAL_GetTick>
 8001b68:	0003      	movs	r3, r0
 8001b6a:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001b6c:	e008      	b.n	8001b80 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b6e:	f7ff f885 	bl	8000c7c <HAL_GetTick>
 8001b72:	0002      	movs	r2, r0
 8001b74:	69bb      	ldr	r3, [r7, #24]
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	2b02      	cmp	r3, #2
 8001b7a:	d901      	bls.n	8001b80 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001b7c:	2303      	movs	r3, #3
 8001b7e:	e0cd      	b.n	8001d1c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001b80:	4b45      	ldr	r3, [pc, #276]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001b82:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b84:	2380      	movs	r3, #128	; 0x80
 8001b86:	029b      	lsls	r3, r3, #10
 8001b88:	4013      	ands	r3, r2
 8001b8a:	d0f0      	beq.n	8001b6e <HAL_RCC_OscConfig+0x552>
 8001b8c:	e01b      	b.n	8001bc6 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001b8e:	4b42      	ldr	r3, [pc, #264]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001b90:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b92:	4b41      	ldr	r3, [pc, #260]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001b94:	4943      	ldr	r1, [pc, #268]	; (8001ca4 <HAL_RCC_OscConfig+0x688>)
 8001b96:	400a      	ands	r2, r1
 8001b98:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b9a:	f7ff f86f 	bl	8000c7c <HAL_GetTick>
 8001b9e:	0003      	movs	r3, r0
 8001ba0:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001ba2:	e008      	b.n	8001bb6 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ba4:	f7ff f86a 	bl	8000c7c <HAL_GetTick>
 8001ba8:	0002      	movs	r2, r0
 8001baa:	69bb      	ldr	r3, [r7, #24]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d901      	bls.n	8001bb6 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e0b2      	b.n	8001d1c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001bb6:	4b38      	ldr	r3, [pc, #224]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001bb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001bba:	2380      	movs	r3, #128	; 0x80
 8001bbc:	029b      	lsls	r3, r3, #10
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	d1f0      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x588>
 8001bc2:	e000      	b.n	8001bc6 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001bc4:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d100      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x5b4>
 8001bce:	e0a4      	b.n	8001d1a <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bd0:	4b31      	ldr	r3, [pc, #196]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	220c      	movs	r2, #12
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	2b08      	cmp	r3, #8
 8001bda:	d100      	bne.n	8001bde <HAL_RCC_OscConfig+0x5c2>
 8001bdc:	e078      	b.n	8001cd0 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	d14c      	bne.n	8001c80 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001be6:	4b2c      	ldr	r3, [pc, #176]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	4b2b      	ldr	r3, [pc, #172]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001bec:	492e      	ldr	r1, [pc, #184]	; (8001ca8 <HAL_RCC_OscConfig+0x68c>)
 8001bee:	400a      	ands	r2, r1
 8001bf0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bf2:	f7ff f843 	bl	8000c7c <HAL_GetTick>
 8001bf6:	0003      	movs	r3, r0
 8001bf8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bfa:	e008      	b.n	8001c0e <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bfc:	f7ff f83e 	bl	8000c7c <HAL_GetTick>
 8001c00:	0002      	movs	r2, r0
 8001c02:	69bb      	ldr	r3, [r7, #24]
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	2b02      	cmp	r3, #2
 8001c08:	d901      	bls.n	8001c0e <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001c0a:	2303      	movs	r3, #3
 8001c0c:	e086      	b.n	8001d1c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c0e:	4b22      	ldr	r3, [pc, #136]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	2380      	movs	r3, #128	; 0x80
 8001c14:	049b      	lsls	r3, r3, #18
 8001c16:	4013      	ands	r3, r2
 8001c18:	d1f0      	bne.n	8001bfc <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c1a:	4b1f      	ldr	r3, [pc, #124]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001c1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c1e:	220f      	movs	r2, #15
 8001c20:	4393      	bics	r3, r2
 8001c22:	0019      	movs	r1, r3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c28:	4b1b      	ldr	r3, [pc, #108]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001c2a:	430a      	orrs	r2, r1
 8001c2c:	62da      	str	r2, [r3, #44]	; 0x2c
 8001c2e:	4b1a      	ldr	r3, [pc, #104]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	4a1e      	ldr	r2, [pc, #120]	; (8001cac <HAL_RCC_OscConfig+0x690>)
 8001c34:	4013      	ands	r3, r2
 8001c36:	0019      	movs	r1, r3
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c40:	431a      	orrs	r2, r3
 8001c42:	4b15      	ldr	r3, [pc, #84]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001c44:	430a      	orrs	r2, r1
 8001c46:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c48:	4b13      	ldr	r3, [pc, #76]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	4b12      	ldr	r3, [pc, #72]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001c4e:	2180      	movs	r1, #128	; 0x80
 8001c50:	0449      	lsls	r1, r1, #17
 8001c52:	430a      	orrs	r2, r1
 8001c54:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c56:	f7ff f811 	bl	8000c7c <HAL_GetTick>
 8001c5a:	0003      	movs	r3, r0
 8001c5c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c5e:	e008      	b.n	8001c72 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c60:	f7ff f80c 	bl	8000c7c <HAL_GetTick>
 8001c64:	0002      	movs	r2, r0
 8001c66:	69bb      	ldr	r3, [r7, #24]
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	2b02      	cmp	r3, #2
 8001c6c:	d901      	bls.n	8001c72 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	e054      	b.n	8001d1c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c72:	4b09      	ldr	r3, [pc, #36]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	2380      	movs	r3, #128	; 0x80
 8001c78:	049b      	lsls	r3, r3, #18
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	d0f0      	beq.n	8001c60 <HAL_RCC_OscConfig+0x644>
 8001c7e:	e04c      	b.n	8001d1a <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c80:	4b05      	ldr	r3, [pc, #20]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	4b04      	ldr	r3, [pc, #16]	; (8001c98 <HAL_RCC_OscConfig+0x67c>)
 8001c86:	4908      	ldr	r1, [pc, #32]	; (8001ca8 <HAL_RCC_OscConfig+0x68c>)
 8001c88:	400a      	ands	r2, r1
 8001c8a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c8c:	f7fe fff6 	bl	8000c7c <HAL_GetTick>
 8001c90:	0003      	movs	r3, r0
 8001c92:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c94:	e015      	b.n	8001cc2 <HAL_RCC_OscConfig+0x6a6>
 8001c96:	46c0      	nop			; (mov r8, r8)
 8001c98:	40021000 	.word	0x40021000
 8001c9c:	00001388 	.word	0x00001388
 8001ca0:	efffffff 	.word	0xefffffff
 8001ca4:	fffeffff 	.word	0xfffeffff
 8001ca8:	feffffff 	.word	0xfeffffff
 8001cac:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cb0:	f7fe ffe4 	bl	8000c7c <HAL_GetTick>
 8001cb4:	0002      	movs	r2, r0
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	1ad3      	subs	r3, r2, r3
 8001cba:	2b02      	cmp	r3, #2
 8001cbc:	d901      	bls.n	8001cc2 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8001cbe:	2303      	movs	r3, #3
 8001cc0:	e02c      	b.n	8001d1c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cc2:	4b18      	ldr	r3, [pc, #96]	; (8001d24 <HAL_RCC_OscConfig+0x708>)
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	2380      	movs	r3, #128	; 0x80
 8001cc8:	049b      	lsls	r3, r3, #18
 8001cca:	4013      	ands	r3, r2
 8001ccc:	d1f0      	bne.n	8001cb0 <HAL_RCC_OscConfig+0x694>
 8001cce:	e024      	b.n	8001d1a <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d101      	bne.n	8001cdc <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	e01f      	b.n	8001d1c <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001cdc:	4b11      	ldr	r3, [pc, #68]	; (8001d24 <HAL_RCC_OscConfig+0x708>)
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001ce2:	4b10      	ldr	r3, [pc, #64]	; (8001d24 <HAL_RCC_OscConfig+0x708>)
 8001ce4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ce6:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ce8:	697a      	ldr	r2, [r7, #20]
 8001cea:	23c0      	movs	r3, #192	; 0xc0
 8001cec:	025b      	lsls	r3, r3, #9
 8001cee:	401a      	ands	r2, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d10e      	bne.n	8001d16 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001cf8:	693b      	ldr	r3, [r7, #16]
 8001cfa:	220f      	movs	r2, #15
 8001cfc:	401a      	ands	r2, r3
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d02:	429a      	cmp	r2, r3
 8001d04:	d107      	bne.n	8001d16 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001d06:	697a      	ldr	r2, [r7, #20]
 8001d08:	23f0      	movs	r3, #240	; 0xf0
 8001d0a:	039b      	lsls	r3, r3, #14
 8001d0c:	401a      	ands	r2, r3
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001d12:	429a      	cmp	r2, r3
 8001d14:	d001      	beq.n	8001d1a <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	e000      	b.n	8001d1c <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001d1a:	2300      	movs	r3, #0
}
 8001d1c:	0018      	movs	r0, r3
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	b008      	add	sp, #32
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	40021000 	.word	0x40021000

08001d28 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b084      	sub	sp, #16
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d101      	bne.n	8001d3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	e0bf      	b.n	8001ebc <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d3c:	4b61      	ldr	r3, [pc, #388]	; (8001ec4 <HAL_RCC_ClockConfig+0x19c>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	2201      	movs	r2, #1
 8001d42:	4013      	ands	r3, r2
 8001d44:	683a      	ldr	r2, [r7, #0]
 8001d46:	429a      	cmp	r2, r3
 8001d48:	d911      	bls.n	8001d6e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d4a:	4b5e      	ldr	r3, [pc, #376]	; (8001ec4 <HAL_RCC_ClockConfig+0x19c>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	2201      	movs	r2, #1
 8001d50:	4393      	bics	r3, r2
 8001d52:	0019      	movs	r1, r3
 8001d54:	4b5b      	ldr	r3, [pc, #364]	; (8001ec4 <HAL_RCC_ClockConfig+0x19c>)
 8001d56:	683a      	ldr	r2, [r7, #0]
 8001d58:	430a      	orrs	r2, r1
 8001d5a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d5c:	4b59      	ldr	r3, [pc, #356]	; (8001ec4 <HAL_RCC_ClockConfig+0x19c>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	2201      	movs	r2, #1
 8001d62:	4013      	ands	r3, r2
 8001d64:	683a      	ldr	r2, [r7, #0]
 8001d66:	429a      	cmp	r2, r3
 8001d68:	d001      	beq.n	8001d6e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	e0a6      	b.n	8001ebc <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	2202      	movs	r2, #2
 8001d74:	4013      	ands	r3, r2
 8001d76:	d015      	beq.n	8001da4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	2204      	movs	r2, #4
 8001d7e:	4013      	ands	r3, r2
 8001d80:	d006      	beq.n	8001d90 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001d82:	4b51      	ldr	r3, [pc, #324]	; (8001ec8 <HAL_RCC_ClockConfig+0x1a0>)
 8001d84:	685a      	ldr	r2, [r3, #4]
 8001d86:	4b50      	ldr	r3, [pc, #320]	; (8001ec8 <HAL_RCC_ClockConfig+0x1a0>)
 8001d88:	21e0      	movs	r1, #224	; 0xe0
 8001d8a:	00c9      	lsls	r1, r1, #3
 8001d8c:	430a      	orrs	r2, r1
 8001d8e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d90:	4b4d      	ldr	r3, [pc, #308]	; (8001ec8 <HAL_RCC_ClockConfig+0x1a0>)
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	22f0      	movs	r2, #240	; 0xf0
 8001d96:	4393      	bics	r3, r2
 8001d98:	0019      	movs	r1, r3
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	689a      	ldr	r2, [r3, #8]
 8001d9e:	4b4a      	ldr	r3, [pc, #296]	; (8001ec8 <HAL_RCC_ClockConfig+0x1a0>)
 8001da0:	430a      	orrs	r2, r1
 8001da2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	2201      	movs	r2, #1
 8001daa:	4013      	ands	r3, r2
 8001dac:	d04c      	beq.n	8001e48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	2b01      	cmp	r3, #1
 8001db4:	d107      	bne.n	8001dc6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001db6:	4b44      	ldr	r3, [pc, #272]	; (8001ec8 <HAL_RCC_ClockConfig+0x1a0>)
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	2380      	movs	r3, #128	; 0x80
 8001dbc:	029b      	lsls	r3, r3, #10
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	d120      	bne.n	8001e04 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e07a      	b.n	8001ebc <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	2b02      	cmp	r3, #2
 8001dcc:	d107      	bne.n	8001dde <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dce:	4b3e      	ldr	r3, [pc, #248]	; (8001ec8 <HAL_RCC_ClockConfig+0x1a0>)
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	2380      	movs	r3, #128	; 0x80
 8001dd4:	049b      	lsls	r3, r3, #18
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	d114      	bne.n	8001e04 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e06e      	b.n	8001ebc <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	2b03      	cmp	r3, #3
 8001de4:	d107      	bne.n	8001df6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001de6:	4b38      	ldr	r3, [pc, #224]	; (8001ec8 <HAL_RCC_ClockConfig+0x1a0>)
 8001de8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001dea:	2380      	movs	r3, #128	; 0x80
 8001dec:	029b      	lsls	r3, r3, #10
 8001dee:	4013      	ands	r3, r2
 8001df0:	d108      	bne.n	8001e04 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	e062      	b.n	8001ebc <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001df6:	4b34      	ldr	r3, [pc, #208]	; (8001ec8 <HAL_RCC_ClockConfig+0x1a0>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	2202      	movs	r2, #2
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	d101      	bne.n	8001e04 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e05b      	b.n	8001ebc <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e04:	4b30      	ldr	r3, [pc, #192]	; (8001ec8 <HAL_RCC_ClockConfig+0x1a0>)
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	2203      	movs	r2, #3
 8001e0a:	4393      	bics	r3, r2
 8001e0c:	0019      	movs	r1, r3
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	685a      	ldr	r2, [r3, #4]
 8001e12:	4b2d      	ldr	r3, [pc, #180]	; (8001ec8 <HAL_RCC_ClockConfig+0x1a0>)
 8001e14:	430a      	orrs	r2, r1
 8001e16:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e18:	f7fe ff30 	bl	8000c7c <HAL_GetTick>
 8001e1c:	0003      	movs	r3, r0
 8001e1e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e20:	e009      	b.n	8001e36 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e22:	f7fe ff2b 	bl	8000c7c <HAL_GetTick>
 8001e26:	0002      	movs	r2, r0
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	1ad3      	subs	r3, r2, r3
 8001e2c:	4a27      	ldr	r2, [pc, #156]	; (8001ecc <HAL_RCC_ClockConfig+0x1a4>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d901      	bls.n	8001e36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e32:	2303      	movs	r3, #3
 8001e34:	e042      	b.n	8001ebc <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e36:	4b24      	ldr	r3, [pc, #144]	; (8001ec8 <HAL_RCC_ClockConfig+0x1a0>)
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	220c      	movs	r2, #12
 8001e3c:	401a      	ands	r2, r3
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d1ec      	bne.n	8001e22 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e48:	4b1e      	ldr	r3, [pc, #120]	; (8001ec4 <HAL_RCC_ClockConfig+0x19c>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	4013      	ands	r3, r2
 8001e50:	683a      	ldr	r2, [r7, #0]
 8001e52:	429a      	cmp	r2, r3
 8001e54:	d211      	bcs.n	8001e7a <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e56:	4b1b      	ldr	r3, [pc, #108]	; (8001ec4 <HAL_RCC_ClockConfig+0x19c>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	4393      	bics	r3, r2
 8001e5e:	0019      	movs	r1, r3
 8001e60:	4b18      	ldr	r3, [pc, #96]	; (8001ec4 <HAL_RCC_ClockConfig+0x19c>)
 8001e62:	683a      	ldr	r2, [r7, #0]
 8001e64:	430a      	orrs	r2, r1
 8001e66:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e68:	4b16      	ldr	r3, [pc, #88]	; (8001ec4 <HAL_RCC_ClockConfig+0x19c>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	4013      	ands	r3, r2
 8001e70:	683a      	ldr	r2, [r7, #0]
 8001e72:	429a      	cmp	r2, r3
 8001e74:	d001      	beq.n	8001e7a <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e020      	b.n	8001ebc <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	2204      	movs	r2, #4
 8001e80:	4013      	ands	r3, r2
 8001e82:	d009      	beq.n	8001e98 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001e84:	4b10      	ldr	r3, [pc, #64]	; (8001ec8 <HAL_RCC_ClockConfig+0x1a0>)
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	4a11      	ldr	r2, [pc, #68]	; (8001ed0 <HAL_RCC_ClockConfig+0x1a8>)
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	0019      	movs	r1, r3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	68da      	ldr	r2, [r3, #12]
 8001e92:	4b0d      	ldr	r3, [pc, #52]	; (8001ec8 <HAL_RCC_ClockConfig+0x1a0>)
 8001e94:	430a      	orrs	r2, r1
 8001e96:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001e98:	f000 f820 	bl	8001edc <HAL_RCC_GetSysClockFreq>
 8001e9c:	0001      	movs	r1, r0
 8001e9e:	4b0a      	ldr	r3, [pc, #40]	; (8001ec8 <HAL_RCC_ClockConfig+0x1a0>)
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	091b      	lsrs	r3, r3, #4
 8001ea4:	220f      	movs	r2, #15
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	4a0a      	ldr	r2, [pc, #40]	; (8001ed4 <HAL_RCC_ClockConfig+0x1ac>)
 8001eaa:	5cd3      	ldrb	r3, [r2, r3]
 8001eac:	000a      	movs	r2, r1
 8001eae:	40da      	lsrs	r2, r3
 8001eb0:	4b09      	ldr	r3, [pc, #36]	; (8001ed8 <HAL_RCC_ClockConfig+0x1b0>)
 8001eb2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001eb4:	2000      	movs	r0, #0
 8001eb6:	f7fe fe9b 	bl	8000bf0 <HAL_InitTick>
  
  return HAL_OK;
 8001eba:	2300      	movs	r3, #0
}
 8001ebc:	0018      	movs	r0, r3
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	b004      	add	sp, #16
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	40022000 	.word	0x40022000
 8001ec8:	40021000 	.word	0x40021000
 8001ecc:	00001388 	.word	0x00001388
 8001ed0:	fffff8ff 	.word	0xfffff8ff
 8001ed4:	0800257c 	.word	0x0800257c
 8001ed8:	20000000 	.word	0x20000000

08001edc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b086      	sub	sp, #24
 8001ee0:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	60fb      	str	r3, [r7, #12]
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	60bb      	str	r3, [r7, #8]
 8001eea:	2300      	movs	r3, #0
 8001eec:	617b      	str	r3, [r7, #20]
 8001eee:	2300      	movs	r3, #0
 8001ef0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001ef6:	4b2d      	ldr	r3, [pc, #180]	; (8001fac <HAL_RCC_GetSysClockFreq+0xd0>)
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	220c      	movs	r2, #12
 8001f00:	4013      	ands	r3, r2
 8001f02:	2b0c      	cmp	r3, #12
 8001f04:	d046      	beq.n	8001f94 <HAL_RCC_GetSysClockFreq+0xb8>
 8001f06:	d848      	bhi.n	8001f9a <HAL_RCC_GetSysClockFreq+0xbe>
 8001f08:	2b04      	cmp	r3, #4
 8001f0a:	d002      	beq.n	8001f12 <HAL_RCC_GetSysClockFreq+0x36>
 8001f0c:	2b08      	cmp	r3, #8
 8001f0e:	d003      	beq.n	8001f18 <HAL_RCC_GetSysClockFreq+0x3c>
 8001f10:	e043      	b.n	8001f9a <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f12:	4b27      	ldr	r3, [pc, #156]	; (8001fb0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001f14:	613b      	str	r3, [r7, #16]
      break;
 8001f16:	e043      	b.n	8001fa0 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	0c9b      	lsrs	r3, r3, #18
 8001f1c:	220f      	movs	r2, #15
 8001f1e:	4013      	ands	r3, r2
 8001f20:	4a24      	ldr	r2, [pc, #144]	; (8001fb4 <HAL_RCC_GetSysClockFreq+0xd8>)
 8001f22:	5cd3      	ldrb	r3, [r2, r3]
 8001f24:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001f26:	4b21      	ldr	r3, [pc, #132]	; (8001fac <HAL_RCC_GetSysClockFreq+0xd0>)
 8001f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f2a:	220f      	movs	r2, #15
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	4a22      	ldr	r2, [pc, #136]	; (8001fb8 <HAL_RCC_GetSysClockFreq+0xdc>)
 8001f30:	5cd3      	ldrb	r3, [r2, r3]
 8001f32:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001f34:	68fa      	ldr	r2, [r7, #12]
 8001f36:	23c0      	movs	r3, #192	; 0xc0
 8001f38:	025b      	lsls	r3, r3, #9
 8001f3a:	401a      	ands	r2, r3
 8001f3c:	2380      	movs	r3, #128	; 0x80
 8001f3e:	025b      	lsls	r3, r3, #9
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d109      	bne.n	8001f58 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001f44:	68b9      	ldr	r1, [r7, #8]
 8001f46:	481a      	ldr	r0, [pc, #104]	; (8001fb0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001f48:	f7fe f8de 	bl	8000108 <__udivsi3>
 8001f4c:	0003      	movs	r3, r0
 8001f4e:	001a      	movs	r2, r3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	4353      	muls	r3, r2
 8001f54:	617b      	str	r3, [r7, #20]
 8001f56:	e01a      	b.n	8001f8e <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001f58:	68fa      	ldr	r2, [r7, #12]
 8001f5a:	23c0      	movs	r3, #192	; 0xc0
 8001f5c:	025b      	lsls	r3, r3, #9
 8001f5e:	401a      	ands	r2, r3
 8001f60:	23c0      	movs	r3, #192	; 0xc0
 8001f62:	025b      	lsls	r3, r3, #9
 8001f64:	429a      	cmp	r2, r3
 8001f66:	d109      	bne.n	8001f7c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001f68:	68b9      	ldr	r1, [r7, #8]
 8001f6a:	4814      	ldr	r0, [pc, #80]	; (8001fbc <HAL_RCC_GetSysClockFreq+0xe0>)
 8001f6c:	f7fe f8cc 	bl	8000108 <__udivsi3>
 8001f70:	0003      	movs	r3, r0
 8001f72:	001a      	movs	r2, r3
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	4353      	muls	r3, r2
 8001f78:	617b      	str	r3, [r7, #20]
 8001f7a:	e008      	b.n	8001f8e <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001f7c:	68b9      	ldr	r1, [r7, #8]
 8001f7e:	480c      	ldr	r0, [pc, #48]	; (8001fb0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001f80:	f7fe f8c2 	bl	8000108 <__udivsi3>
 8001f84:	0003      	movs	r3, r0
 8001f86:	001a      	movs	r2, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	4353      	muls	r3, r2
 8001f8c:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	613b      	str	r3, [r7, #16]
      break;
 8001f92:	e005      	b.n	8001fa0 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001f94:	4b09      	ldr	r3, [pc, #36]	; (8001fbc <HAL_RCC_GetSysClockFreq+0xe0>)
 8001f96:	613b      	str	r3, [r7, #16]
      break;
 8001f98:	e002      	b.n	8001fa0 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f9a:	4b05      	ldr	r3, [pc, #20]	; (8001fb0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001f9c:	613b      	str	r3, [r7, #16]
      break;
 8001f9e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001fa0:	693b      	ldr	r3, [r7, #16]
}
 8001fa2:	0018      	movs	r0, r3
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	b006      	add	sp, #24
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	46c0      	nop			; (mov r8, r8)
 8001fac:	40021000 	.word	0x40021000
 8001fb0:	007a1200 	.word	0x007a1200
 8001fb4:	0800258c 	.word	0x0800258c
 8001fb8:	0800259c 	.word	0x0800259c
 8001fbc:	02dc6c00 	.word	0x02dc6c00

08001fc0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b086      	sub	sp, #24
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	2380      	movs	r3, #128	; 0x80
 8001fd6:	025b      	lsls	r3, r3, #9
 8001fd8:	4013      	ands	r3, r2
 8001fda:	d100      	bne.n	8001fde <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001fdc:	e08e      	b.n	80020fc <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001fde:	2017      	movs	r0, #23
 8001fe0:	183b      	adds	r3, r7, r0
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fe6:	4b6e      	ldr	r3, [pc, #440]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001fe8:	69da      	ldr	r2, [r3, #28]
 8001fea:	2380      	movs	r3, #128	; 0x80
 8001fec:	055b      	lsls	r3, r3, #21
 8001fee:	4013      	ands	r3, r2
 8001ff0:	d110      	bne.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001ff2:	4b6b      	ldr	r3, [pc, #428]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001ff4:	69da      	ldr	r2, [r3, #28]
 8001ff6:	4b6a      	ldr	r3, [pc, #424]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001ff8:	2180      	movs	r1, #128	; 0x80
 8001ffa:	0549      	lsls	r1, r1, #21
 8001ffc:	430a      	orrs	r2, r1
 8001ffe:	61da      	str	r2, [r3, #28]
 8002000:	4b67      	ldr	r3, [pc, #412]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002002:	69da      	ldr	r2, [r3, #28]
 8002004:	2380      	movs	r3, #128	; 0x80
 8002006:	055b      	lsls	r3, r3, #21
 8002008:	4013      	ands	r3, r2
 800200a:	60bb      	str	r3, [r7, #8]
 800200c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800200e:	183b      	adds	r3, r7, r0
 8002010:	2201      	movs	r2, #1
 8002012:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002014:	4b63      	ldr	r3, [pc, #396]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	2380      	movs	r3, #128	; 0x80
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	4013      	ands	r3, r2
 800201e:	d11a      	bne.n	8002056 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002020:	4b60      	ldr	r3, [pc, #384]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	4b5f      	ldr	r3, [pc, #380]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002026:	2180      	movs	r1, #128	; 0x80
 8002028:	0049      	lsls	r1, r1, #1
 800202a:	430a      	orrs	r2, r1
 800202c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800202e:	f7fe fe25 	bl	8000c7c <HAL_GetTick>
 8002032:	0003      	movs	r3, r0
 8002034:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002036:	e008      	b.n	800204a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002038:	f7fe fe20 	bl	8000c7c <HAL_GetTick>
 800203c:	0002      	movs	r2, r0
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	1ad3      	subs	r3, r2, r3
 8002042:	2b64      	cmp	r3, #100	; 0x64
 8002044:	d901      	bls.n	800204a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002046:	2303      	movs	r3, #3
 8002048:	e0a6      	b.n	8002198 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800204a:	4b56      	ldr	r3, [pc, #344]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	2380      	movs	r3, #128	; 0x80
 8002050:	005b      	lsls	r3, r3, #1
 8002052:	4013      	ands	r3, r2
 8002054:	d0f0      	beq.n	8002038 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002056:	4b52      	ldr	r3, [pc, #328]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002058:	6a1a      	ldr	r2, [r3, #32]
 800205a:	23c0      	movs	r3, #192	; 0xc0
 800205c:	009b      	lsls	r3, r3, #2
 800205e:	4013      	ands	r3, r2
 8002060:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d034      	beq.n	80020d2 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	685a      	ldr	r2, [r3, #4]
 800206c:	23c0      	movs	r3, #192	; 0xc0
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	4013      	ands	r3, r2
 8002072:	68fa      	ldr	r2, [r7, #12]
 8002074:	429a      	cmp	r2, r3
 8002076:	d02c      	beq.n	80020d2 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002078:	4b49      	ldr	r3, [pc, #292]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800207a:	6a1b      	ldr	r3, [r3, #32]
 800207c:	4a4a      	ldr	r2, [pc, #296]	; (80021a8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800207e:	4013      	ands	r3, r2
 8002080:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002082:	4b47      	ldr	r3, [pc, #284]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002084:	6a1a      	ldr	r2, [r3, #32]
 8002086:	4b46      	ldr	r3, [pc, #280]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002088:	2180      	movs	r1, #128	; 0x80
 800208a:	0249      	lsls	r1, r1, #9
 800208c:	430a      	orrs	r2, r1
 800208e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002090:	4b43      	ldr	r3, [pc, #268]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002092:	6a1a      	ldr	r2, [r3, #32]
 8002094:	4b42      	ldr	r3, [pc, #264]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002096:	4945      	ldr	r1, [pc, #276]	; (80021ac <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8002098:	400a      	ands	r2, r1
 800209a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800209c:	4b40      	ldr	r3, [pc, #256]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800209e:	68fa      	ldr	r2, [r7, #12]
 80020a0:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	2201      	movs	r2, #1
 80020a6:	4013      	ands	r3, r2
 80020a8:	d013      	beq.n	80020d2 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020aa:	f7fe fde7 	bl	8000c7c <HAL_GetTick>
 80020ae:	0003      	movs	r3, r0
 80020b0:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020b2:	e009      	b.n	80020c8 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020b4:	f7fe fde2 	bl	8000c7c <HAL_GetTick>
 80020b8:	0002      	movs	r2, r0
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	4a3c      	ldr	r2, [pc, #240]	; (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d901      	bls.n	80020c8 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80020c4:	2303      	movs	r3, #3
 80020c6:	e067      	b.n	8002198 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020c8:	4b35      	ldr	r3, [pc, #212]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80020ca:	6a1b      	ldr	r3, [r3, #32]
 80020cc:	2202      	movs	r2, #2
 80020ce:	4013      	ands	r3, r2
 80020d0:	d0f0      	beq.n	80020b4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80020d2:	4b33      	ldr	r3, [pc, #204]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80020d4:	6a1b      	ldr	r3, [r3, #32]
 80020d6:	4a34      	ldr	r2, [pc, #208]	; (80021a8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80020d8:	4013      	ands	r3, r2
 80020da:	0019      	movs	r1, r3
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	685a      	ldr	r2, [r3, #4]
 80020e0:	4b2f      	ldr	r3, [pc, #188]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80020e2:	430a      	orrs	r2, r1
 80020e4:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80020e6:	2317      	movs	r3, #23
 80020e8:	18fb      	adds	r3, r7, r3
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d105      	bne.n	80020fc <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020f0:	4b2b      	ldr	r3, [pc, #172]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80020f2:	69da      	ldr	r2, [r3, #28]
 80020f4:	4b2a      	ldr	r3, [pc, #168]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80020f6:	492f      	ldr	r1, [pc, #188]	; (80021b4 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 80020f8:	400a      	ands	r2, r1
 80020fa:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2201      	movs	r2, #1
 8002102:	4013      	ands	r3, r2
 8002104:	d009      	beq.n	800211a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002106:	4b26      	ldr	r3, [pc, #152]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210a:	2203      	movs	r2, #3
 800210c:	4393      	bics	r3, r2
 800210e:	0019      	movs	r1, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	689a      	ldr	r2, [r3, #8]
 8002114:	4b22      	ldr	r3, [pc, #136]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002116:	430a      	orrs	r2, r1
 8002118:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	2202      	movs	r2, #2
 8002120:	4013      	ands	r3, r2
 8002122:	d009      	beq.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002124:	4b1e      	ldr	r3, [pc, #120]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002128:	4a23      	ldr	r2, [pc, #140]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800212a:	4013      	ands	r3, r2
 800212c:	0019      	movs	r1, r3
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	68da      	ldr	r2, [r3, #12]
 8002132:	4b1b      	ldr	r3, [pc, #108]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002134:	430a      	orrs	r2, r1
 8002136:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2220      	movs	r2, #32
 800213e:	4013      	ands	r3, r2
 8002140:	d009      	beq.n	8002156 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002142:	4b17      	ldr	r3, [pc, #92]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002146:	2210      	movs	r2, #16
 8002148:	4393      	bics	r3, r2
 800214a:	0019      	movs	r1, r3
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	691a      	ldr	r2, [r3, #16]
 8002150:	4b13      	ldr	r3, [pc, #76]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002152:	430a      	orrs	r2, r1
 8002154:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	2380      	movs	r3, #128	; 0x80
 800215c:	029b      	lsls	r3, r3, #10
 800215e:	4013      	ands	r3, r2
 8002160:	d009      	beq.n	8002176 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002162:	4b0f      	ldr	r3, [pc, #60]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002166:	2280      	movs	r2, #128	; 0x80
 8002168:	4393      	bics	r3, r2
 800216a:	0019      	movs	r1, r3
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	699a      	ldr	r2, [r3, #24]
 8002170:	4b0b      	ldr	r3, [pc, #44]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002172:	430a      	orrs	r2, r1
 8002174:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	2380      	movs	r3, #128	; 0x80
 800217c:	00db      	lsls	r3, r3, #3
 800217e:	4013      	ands	r3, r2
 8002180:	d009      	beq.n	8002196 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002182:	4b07      	ldr	r3, [pc, #28]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002186:	2240      	movs	r2, #64	; 0x40
 8002188:	4393      	bics	r3, r2
 800218a:	0019      	movs	r1, r3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	695a      	ldr	r2, [r3, #20]
 8002190:	4b03      	ldr	r3, [pc, #12]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002192:	430a      	orrs	r2, r1
 8002194:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002196:	2300      	movs	r3, #0
}
 8002198:	0018      	movs	r0, r3
 800219a:	46bd      	mov	sp, r7
 800219c:	b006      	add	sp, #24
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	40021000 	.word	0x40021000
 80021a4:	40007000 	.word	0x40007000
 80021a8:	fffffcff 	.word	0xfffffcff
 80021ac:	fffeffff 	.word	0xfffeffff
 80021b0:	00001388 	.word	0x00001388
 80021b4:	efffffff 	.word	0xefffffff
 80021b8:	fffcffff 	.word	0xfffcffff

080021bc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d101      	bne.n	80021ce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e0a8      	b.n	8002320 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d109      	bne.n	80021ea <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	685a      	ldr	r2, [r3, #4]
 80021da:	2382      	movs	r3, #130	; 0x82
 80021dc:	005b      	lsls	r3, r3, #1
 80021de:	429a      	cmp	r2, r3
 80021e0:	d009      	beq.n	80021f6 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2200      	movs	r2, #0
 80021e6:	61da      	str	r2, [r3, #28]
 80021e8:	e005      	b.n	80021f6 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2200      	movs	r2, #0
 80021ee:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2200      	movs	r2, #0
 80021f4:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2200      	movs	r2, #0
 80021fa:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	225d      	movs	r2, #93	; 0x5d
 8002200:	5c9b      	ldrb	r3, [r3, r2]
 8002202:	b2db      	uxtb	r3, r3
 8002204:	2b00      	cmp	r3, #0
 8002206:	d107      	bne.n	8002218 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	225c      	movs	r2, #92	; 0x5c
 800220c:	2100      	movs	r1, #0
 800220e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	0018      	movs	r0, r3
 8002214:	f7fe fb86 	bl	8000924 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	225d      	movs	r2, #93	; 0x5d
 800221c:	2102      	movs	r1, #2
 800221e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	2140      	movs	r1, #64	; 0x40
 800222c:	438a      	bics	r2, r1
 800222e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	68da      	ldr	r2, [r3, #12]
 8002234:	23e0      	movs	r3, #224	; 0xe0
 8002236:	00db      	lsls	r3, r3, #3
 8002238:	429a      	cmp	r2, r3
 800223a:	d902      	bls.n	8002242 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800223c:	2300      	movs	r3, #0
 800223e:	60fb      	str	r3, [r7, #12]
 8002240:	e002      	b.n	8002248 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002242:	2380      	movs	r3, #128	; 0x80
 8002244:	015b      	lsls	r3, r3, #5
 8002246:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	68da      	ldr	r2, [r3, #12]
 800224c:	23f0      	movs	r3, #240	; 0xf0
 800224e:	011b      	lsls	r3, r3, #4
 8002250:	429a      	cmp	r2, r3
 8002252:	d008      	beq.n	8002266 <HAL_SPI_Init+0xaa>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	68da      	ldr	r2, [r3, #12]
 8002258:	23e0      	movs	r3, #224	; 0xe0
 800225a:	00db      	lsls	r3, r3, #3
 800225c:	429a      	cmp	r2, r3
 800225e:	d002      	beq.n	8002266 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2200      	movs	r2, #0
 8002264:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	685a      	ldr	r2, [r3, #4]
 800226a:	2382      	movs	r3, #130	; 0x82
 800226c:	005b      	lsls	r3, r3, #1
 800226e:	401a      	ands	r2, r3
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6899      	ldr	r1, [r3, #8]
 8002274:	2384      	movs	r3, #132	; 0x84
 8002276:	021b      	lsls	r3, r3, #8
 8002278:	400b      	ands	r3, r1
 800227a:	431a      	orrs	r2, r3
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	691b      	ldr	r3, [r3, #16]
 8002280:	2102      	movs	r1, #2
 8002282:	400b      	ands	r3, r1
 8002284:	431a      	orrs	r2, r3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	695b      	ldr	r3, [r3, #20]
 800228a:	2101      	movs	r1, #1
 800228c:	400b      	ands	r3, r1
 800228e:	431a      	orrs	r2, r3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6999      	ldr	r1, [r3, #24]
 8002294:	2380      	movs	r3, #128	; 0x80
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	400b      	ands	r3, r1
 800229a:	431a      	orrs	r2, r3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	69db      	ldr	r3, [r3, #28]
 80022a0:	2138      	movs	r1, #56	; 0x38
 80022a2:	400b      	ands	r3, r1
 80022a4:	431a      	orrs	r2, r3
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6a1b      	ldr	r3, [r3, #32]
 80022aa:	2180      	movs	r1, #128	; 0x80
 80022ac:	400b      	ands	r3, r1
 80022ae:	431a      	orrs	r2, r3
 80022b0:	0011      	movs	r1, r2
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80022b6:	2380      	movs	r3, #128	; 0x80
 80022b8:	019b      	lsls	r3, r3, #6
 80022ba:	401a      	ands	r2, r3
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	430a      	orrs	r2, r1
 80022c2:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	699b      	ldr	r3, [r3, #24]
 80022c8:	0c1b      	lsrs	r3, r3, #16
 80022ca:	2204      	movs	r2, #4
 80022cc:	401a      	ands	r2, r3
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022d2:	2110      	movs	r1, #16
 80022d4:	400b      	ands	r3, r1
 80022d6:	431a      	orrs	r2, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022dc:	2108      	movs	r1, #8
 80022de:	400b      	ands	r3, r1
 80022e0:	431a      	orrs	r2, r3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	68d9      	ldr	r1, [r3, #12]
 80022e6:	23f0      	movs	r3, #240	; 0xf0
 80022e8:	011b      	lsls	r3, r3, #4
 80022ea:	400b      	ands	r3, r1
 80022ec:	431a      	orrs	r2, r3
 80022ee:	0011      	movs	r1, r2
 80022f0:	68fa      	ldr	r2, [r7, #12]
 80022f2:	2380      	movs	r3, #128	; 0x80
 80022f4:	015b      	lsls	r3, r3, #5
 80022f6:	401a      	ands	r2, r3
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	430a      	orrs	r2, r1
 80022fe:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	69da      	ldr	r2, [r3, #28]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4907      	ldr	r1, [pc, #28]	; (8002328 <HAL_SPI_Init+0x16c>)
 800230c:	400a      	ands	r2, r1
 800230e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2200      	movs	r2, #0
 8002314:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	225d      	movs	r2, #93	; 0x5d
 800231a:	2101      	movs	r1, #1
 800231c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800231e:	2300      	movs	r3, #0
}
 8002320:	0018      	movs	r0, r3
 8002322:	46bd      	mov	sp, r7
 8002324:	b004      	add	sp, #16
 8002326:	bd80      	pop	{r7, pc}
 8002328:	fffff7ff 	.word	0xfffff7ff

0800232c <HAL_TSC_Init>:
  *         in the TSC_InitTypeDef structure and initialize the associated handle.
  * @param  htsc TSC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TSC_Init(TSC_HandleTypeDef *htsc)
{
 800232c:	b590      	push	{r4, r7, lr}
 800232e:	b083      	sub	sp, #12
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  /* Check TSC handle allocation */
  if (htsc == NULL)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d101      	bne.n	800233e <HAL_TSC_Init+0x12>
  {
    return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e074      	b.n	8002428 <HAL_TSC_Init+0xfc>
  assert_param(IS_TSC_MCE_IT(htsc->Init.MaxCountInterrupt));
  assert_param(IS_TSC_GROUP(htsc->Init.ChannelIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.ShieldIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.SamplingIOs));

  if (htsc->State == HAL_TSC_STATE_RESET)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	223c      	movs	r2, #60	; 0x3c
 8002342:	5c9b      	ldrb	r3, [r3, r2]
 8002344:	b2db      	uxtb	r3, r3
 8002346:	2b00      	cmp	r3, #0
 8002348:	d107      	bne.n	800235a <HAL_TSC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htsc->Lock = HAL_UNLOCKED;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	223d      	movs	r2, #61	; 0x3d
 800234e:	2100      	movs	r1, #0
 8002350:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    htsc->MspInitCallback(htsc);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_TSC_MspInit(htsc);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	0018      	movs	r0, r3
 8002356:	f7fe fb33 	bl	80009c0 <HAL_TSC_MspInit>
#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */
  }

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_BUSY;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	223c      	movs	r2, #60	; 0x3c
 800235e:	2102      	movs	r1, #2
 8002360:	5499      	strb	r1, [r3, r2]

  /*--------------------------------------------------------------------------*/
  /* Set TSC parameters */

  /* Enable TSC */
  htsc->Instance->CR = TSC_CR_TSCE;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	2201      	movs	r2, #1
 8002368:	601a      	str	r2, [r3, #0]

  /* Set all functions */
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	6819      	ldr	r1, [r3, #0]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	685a      	ldr	r2, [r3, #4]
                         htsc->Init.CTPulseLowLength |
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	689b      	ldr	r3, [r3, #8]
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8002378:	431a      	orrs	r2, r3
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	691b      	ldr	r3, [r3, #16]
 800237e:	045b      	lsls	r3, r3, #17
                         htsc->Init.CTPulseLowLength |
 8002380:	431a      	orrs	r2, r3
                         htsc->Init.SpreadSpectrumPrescaler |
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	695b      	ldr	r3, [r3, #20]
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 8002386:	431a      	orrs	r2, r3
                         htsc->Init.PulseGeneratorPrescaler |
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	699b      	ldr	r3, [r3, #24]
                         htsc->Init.SpreadSpectrumPrescaler |
 800238c:	431a      	orrs	r2, r3
                         htsc->Init.MaxCountValue |
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	69db      	ldr	r3, [r3, #28]
                         htsc->Init.PulseGeneratorPrescaler |
 8002392:	431a      	orrs	r2, r3
                         htsc->Init.SynchroPinPolarity |
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         htsc->Init.MaxCountValue |
 8002398:	431a      	orrs	r2, r3
                         htsc->Init.AcquisitionMode);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         htsc->Init.SynchroPinPolarity |
 800239e:	431a      	orrs	r2, r3
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	430a      	orrs	r2, r1
 80023a6:	601a      	str	r2, [r3, #0]

  /* Spread spectrum */
  if (htsc->Init.SpreadSpectrum == ENABLE)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	7b1b      	ldrb	r3, [r3, #12]
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	d108      	bne.n	80023c2 <HAL_TSC_Init+0x96>
  {
    htsc->Instance->CR |= TSC_CR_SSE;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	2180      	movs	r1, #128	; 0x80
 80023bc:	0249      	lsls	r1, r1, #9
 80023be:	430a      	orrs	r2, r1
 80023c0:	601a      	str	r2, [r3, #0]
  }

  /* Disable Schmitt trigger hysteresis on all used TSC IOs */
  htsc->Instance->IOHCR = (~(htsc->Init.ChannelIOs | htsc->Init.ShieldIOs | htsc->Init.SamplingIOs));
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023ca:	431a      	orrs	r2, r3
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023d0:	431a      	orrs	r2, r3
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	43d2      	mvns	r2, r2
 80023d8:	611a      	str	r2, [r3, #16]

  /* Set channel and shield IOs */
  htsc->Instance->IOCCR = (htsc->Init.ChannelIOs | htsc->Init.ShieldIOs);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	430a      	orrs	r2, r1
 80023e8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set sampling IOs */
  htsc->Instance->IOSCR = htsc->Init.SamplingIOs;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	687a      	ldr	r2, [r7, #4]
 80023f0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80023f2:	621a      	str	r2, [r3, #32]

  /* Set the groups to be acquired */
  htsc->Instance->IOGCSR = TSC_extract_groups(htsc->Init.ChannelIOs);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681c      	ldr	r4, [r3, #0]
 80023fc:	0010      	movs	r0, r2
 80023fe:	f000 f817 	bl	8002430 <TSC_extract_groups>
 8002402:	0003      	movs	r3, r0
 8002404:	6323      	str	r3, [r4, #48]	; 0x30

  /* Disable interrupts */
  htsc->Instance->IER &= (~(TSC_IT_EOA | TSC_IT_MCE));
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	685a      	ldr	r2, [r3, #4]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2103      	movs	r1, #3
 8002412:	438a      	bics	r2, r1
 8002414:	605a      	str	r2, [r3, #4]

  /* Clear flags */
  htsc->Instance->ICR = (TSC_FLAG_EOA | TSC_FLAG_MCE);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	2203      	movs	r2, #3
 800241c:	609a      	str	r2, [r3, #8]

  /*--------------------------------------------------------------------------*/

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_READY;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	223c      	movs	r2, #60	; 0x3c
 8002422:	2101      	movs	r1, #1
 8002424:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8002426:	2300      	movs	r3, #0
}
 8002428:	0018      	movs	r0, r3
 800242a:	46bd      	mov	sp, r7
 800242c:	b003      	add	sp, #12
 800242e:	bd90      	pop	{r4, r7, pc}

08002430 <TSC_extract_groups>:
  * @brief  Utility function used to set the acquired groups mask.
  * @param  iomask Channels IOs mask
  * @retval Acquired groups mask
  */
static uint32_t TSC_extract_groups(uint32_t iomask)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b084      	sub	sp, #16
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  uint32_t groups = 0UL;
 8002438:	2300      	movs	r3, #0
 800243a:	60fb      	str	r3, [r7, #12]
  uint32_t idx;

  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 800243c:	2300      	movs	r3, #0
 800243e:	60bb      	str	r3, [r7, #8]
 8002440:	e011      	b.n	8002466 <TSC_extract_groups+0x36>
  {
    if ((iomask & (0x0FUL << (idx * 4UL))) != 0UL)
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	220f      	movs	r2, #15
 8002448:	409a      	lsls	r2, r3
 800244a:	0013      	movs	r3, r2
 800244c:	687a      	ldr	r2, [r7, #4]
 800244e:	4013      	ands	r3, r2
 8002450:	d006      	beq.n	8002460 <TSC_extract_groups+0x30>
    {
      groups |= (1UL << idx);
 8002452:	2201      	movs	r2, #1
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	409a      	lsls	r2, r3
 8002458:	0013      	movs	r3, r2
 800245a:	68fa      	ldr	r2, [r7, #12]
 800245c:	4313      	orrs	r3, r2
 800245e:	60fb      	str	r3, [r7, #12]
  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	3301      	adds	r3, #1
 8002464:	60bb      	str	r3, [r7, #8]
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	2b07      	cmp	r3, #7
 800246a:	d9ea      	bls.n	8002442 <TSC_extract_groups+0x12>
    }
  }

  return groups;
 800246c:	68fb      	ldr	r3, [r7, #12]
}
 800246e:	0018      	movs	r0, r3
 8002470:	46bd      	mov	sp, r7
 8002472:	b004      	add	sp, #16
 8002474:	bd80      	pop	{r7, pc}
	...

08002478 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b084      	sub	sp, #16
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8002480:	4b09      	ldr	r3, [pc, #36]	; (80024a8 <USB_DisableGlobalInt+0x30>)
 8002482:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2240      	movs	r2, #64	; 0x40
 8002488:	5a9b      	ldrh	r3, [r3, r2]
 800248a:	b29b      	uxth	r3, r3
 800248c:	68fa      	ldr	r2, [r7, #12]
 800248e:	b292      	uxth	r2, r2
 8002490:	43d2      	mvns	r2, r2
 8002492:	b292      	uxth	r2, r2
 8002494:	4013      	ands	r3, r2
 8002496:	b299      	uxth	r1, r3
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2240      	movs	r2, #64	; 0x40
 800249c:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800249e:	2300      	movs	r3, #0
}
 80024a0:	0018      	movs	r0, r3
 80024a2:	46bd      	mov	sp, r7
 80024a4:	b004      	add	sp, #16
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	0000bf80 	.word	0x0000bf80

080024ac <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80024ac:	b084      	sub	sp, #16
 80024ae:	b590      	push	{r4, r7, lr}
 80024b0:	b083      	sub	sp, #12
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	6078      	str	r0, [r7, #4]
 80024b6:	2004      	movs	r0, #4
 80024b8:	2410      	movs	r4, #16
 80024ba:	1900      	adds	r0, r0, r4
 80024bc:	2408      	movs	r4, #8
 80024be:	46a4      	mov	ip, r4
 80024c0:	44bc      	add	ip, r7
 80024c2:	4460      	add	r0, ip
 80024c4:	6001      	str	r1, [r0, #0]
 80024c6:	6042      	str	r2, [r0, #4]
 80024c8:	6083      	str	r3, [r0, #8]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2240      	movs	r2, #64	; 0x40
 80024ce:	2101      	movs	r1, #1
 80024d0:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2240      	movs	r2, #64	; 0x40
 80024d6:	2100      	movs	r1, #0
 80024d8:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2244      	movs	r2, #68	; 0x44
 80024de:	2100      	movs	r1, #0
 80024e0:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2250      	movs	r2, #80	; 0x50
 80024e6:	2100      	movs	r1, #0
 80024e8:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 80024ea:	2300      	movs	r3, #0
}
 80024ec:	0018      	movs	r0, r3
 80024ee:	46bd      	mov	sp, r7
 80024f0:	b003      	add	sp, #12
 80024f2:	bc90      	pop	{r4, r7}
 80024f4:	bc08      	pop	{r3}
 80024f6:	b004      	add	sp, #16
 80024f8:	4718      	bx	r3

080024fa <memset>:
 80024fa:	0003      	movs	r3, r0
 80024fc:	1882      	adds	r2, r0, r2
 80024fe:	4293      	cmp	r3, r2
 8002500:	d100      	bne.n	8002504 <memset+0xa>
 8002502:	4770      	bx	lr
 8002504:	7019      	strb	r1, [r3, #0]
 8002506:	3301      	adds	r3, #1
 8002508:	e7f9      	b.n	80024fe <memset+0x4>
	...

0800250c <__libc_init_array>:
 800250c:	b570      	push	{r4, r5, r6, lr}
 800250e:	2600      	movs	r6, #0
 8002510:	4c0c      	ldr	r4, [pc, #48]	; (8002544 <__libc_init_array+0x38>)
 8002512:	4d0d      	ldr	r5, [pc, #52]	; (8002548 <__libc_init_array+0x3c>)
 8002514:	1b64      	subs	r4, r4, r5
 8002516:	10a4      	asrs	r4, r4, #2
 8002518:	42a6      	cmp	r6, r4
 800251a:	d109      	bne.n	8002530 <__libc_init_array+0x24>
 800251c:	2600      	movs	r6, #0
 800251e:	f000 f819 	bl	8002554 <_init>
 8002522:	4c0a      	ldr	r4, [pc, #40]	; (800254c <__libc_init_array+0x40>)
 8002524:	4d0a      	ldr	r5, [pc, #40]	; (8002550 <__libc_init_array+0x44>)
 8002526:	1b64      	subs	r4, r4, r5
 8002528:	10a4      	asrs	r4, r4, #2
 800252a:	42a6      	cmp	r6, r4
 800252c:	d105      	bne.n	800253a <__libc_init_array+0x2e>
 800252e:	bd70      	pop	{r4, r5, r6, pc}
 8002530:	00b3      	lsls	r3, r6, #2
 8002532:	58eb      	ldr	r3, [r5, r3]
 8002534:	4798      	blx	r3
 8002536:	3601      	adds	r6, #1
 8002538:	e7ee      	b.n	8002518 <__libc_init_array+0xc>
 800253a:	00b3      	lsls	r3, r6, #2
 800253c:	58eb      	ldr	r3, [r5, r3]
 800253e:	4798      	blx	r3
 8002540:	3601      	adds	r6, #1
 8002542:	e7f2      	b.n	800252a <__libc_init_array+0x1e>
 8002544:	080025ac 	.word	0x080025ac
 8002548:	080025ac 	.word	0x080025ac
 800254c:	080025b4 	.word	0x080025b4
 8002550:	080025ac 	.word	0x080025ac

08002554 <_init>:
 8002554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002556:	46c0      	nop			; (mov r8, r8)
 8002558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800255a:	bc08      	pop	{r3}
 800255c:	469e      	mov	lr, r3
 800255e:	4770      	bx	lr

08002560 <_fini>:
 8002560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002562:	46c0      	nop			; (mov r8, r8)
 8002564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002566:	bc08      	pop	{r3}
 8002568:	469e      	mov	lr, r3
 800256a:	4770      	bx	lr
