
*** Running vivado
    with args -log ALU_Display.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU_Display.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ALU_Display.tcl -notrace
Command: synth_design -top ALU_Display -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 102408 
WARNING: [Synth 8-2611] redeclaration of ansi port judge is not allowed [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/TruncateModule.v:16]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 896.188 ; gain = 241.125
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ALU_Display' [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALU_32bit_Display.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_32bit' [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:3]
INFO: [Synth 8-6157] synthesizing module 'Decoder_3To8' [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/DecoderModule.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Decoder_3To8' (1#1) [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/DecoderModule.v:4]
INFO: [Synth 8-6157] synthesizing module 'CLA_Add_32bit' [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/AdderModule.v:172]
INFO: [Synth 8-6157] synthesizing module 'CLA_Add_16bit' [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/AdderModule.v:112]
INFO: [Synth 8-6157] synthesizing module 'CLA_Add_4bit' [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/AdderModule.v:52]
INFO: [Synth 8-6157] synthesizing module 'Add_1bit' [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/AdderModule.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Add_1bit' (2#1) [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/AdderModule.v:3]
INFO: [Synth 8-6157] synthesizing module 'CLA_4bit' [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/AdderModule.v:18]
INFO: [Synth 8-6155] done synthesizing module 'CLA_4bit' (3#1) [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/AdderModule.v:18]
INFO: [Synth 8-6155] done synthesizing module 'CLA_Add_4bit' (4#1) [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/AdderModule.v:52]
INFO: [Synth 8-6155] done synthesizing module 'CLA_Add_16bit' (5#1) [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/AdderModule.v:112]
INFO: [Synth 8-6155] done synthesizing module 'CLA_Add_32bit' (6#1) [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/AdderModule.v:172]
INFO: [Synth 8-6157] synthesizing module 'shifter_32bit' [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v:1125]
INFO: [Synth 8-6157] synthesizing module 'shifter_1bit' [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v:3]
INFO: [Synth 8-6157] synthesizing module 'Decoder_2To4' [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/DecoderModule.v:26]
INFO: [Synth 8-6155] done synthesizing module 'Decoder_2To4' (7#1) [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/DecoderModule.v:26]
INFO: [Synth 8-6155] done synthesizing module 'shifter_1bit' (8#1) [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v:3]
INFO: [Synth 8-6157] synthesizing module 'shifter_2bit' [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v:227]
INFO: [Synth 8-6155] done synthesizing module 'shifter_2bit' (9#1) [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v:227]
INFO: [Synth 8-6157] synthesizing module 'shifter_4bit' [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v:451]
INFO: [Synth 8-6155] done synthesizing module 'shifter_4bit' (10#1) [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v:451]
INFO: [Synth 8-6157] synthesizing module 'shifter_8bit' [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v:675]
INFO: [Synth 8-6155] done synthesizing module 'shifter_8bit' (11#1) [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v:675]
INFO: [Synth 8-6157] synthesizing module 'shifter_16bit' [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v:899]
INFO: [Synth 8-6155] done synthesizing module 'shifter_16bit' (12#1) [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v:899]
INFO: [Synth 8-6155] done synthesizing module 'shifter_32bit' (13#1) [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/ShiftModule.v:1125]
INFO: [Synth 8-6157] synthesizing module 'Truncate_32bit' [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/TruncateModule.v:207]
INFO: [Synth 8-6157] synthesizing module 'Cut_decoder' [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/TruncateModule.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Cut_decoder' (14#1) [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/TruncateModule.v:3]
INFO: [Synth 8-6157] synthesizing module 'CutL' [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/TruncateModule.v:51]
INFO: [Synth 8-6155] done synthesizing module 'CutL' (15#1) [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/TruncateModule.v:51]
INFO: [Synth 8-6157] synthesizing module 'CutR' [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/TruncateModule.v:129]
INFO: [Synth 8-6155] done synthesizing module 'CutR' (16#1) [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/TruncateModule.v:129]
INFO: [Synth 8-6155] done synthesizing module 'Truncate_32bit' (17#1) [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/TruncateModule.v:207]
INFO: [Synth 8-6157] synthesizing module 'And_32bit' [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/AndModule.v:3]
INFO: [Synth 8-6155] done synthesizing module 'And_32bit' (18#1) [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/AndModule.v:3]
INFO: [Synth 8-6157] synthesizing module 'Or_32bit' [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/OrModule.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Or_32bit' (19#1) [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/OrModule.v:3]
INFO: [Synth 8-6157] synthesizing module 'Not_32bit' [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/NotModule.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Not_32bit' (20#1) [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/NotModule.v:3]
INFO: [Synth 8-6157] synthesizing module 'Xor_32bit' [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/XorModule.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Xor_32bit' (21#1) [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/XorModule.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_32bit' (22#1) [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALUModule.v:3]
INFO: [Synth 8-6157] synthesizing module 'lcd_module' [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.runs/synth_1/.Xil/Vivado-91252-BEAKCOo/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lcd_module' (23#1) [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.runs/synth_1/.Xil/Vivado-91252-BEAKCOo/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Display' (24#1) [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/sources_1/new/ALU_32bit_Display.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 976.355 ; gain = 321.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 980.148 ; gain = 325.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 980.148 ; gain = 325.086
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 980.148 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/constrs_1/new/ALU_32bit.xdc]
Finished Parsing XDC File [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/constrs_1/new/ALU_32bit.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.srcs/constrs_1/new/ALU_32bit.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ALU_Display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ALU_Display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1110.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1110.172 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1110.172 ; gain = 455.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1110.172 ; gain = 455.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1110.172 ; gain = 455.109
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "display_name" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1110.172 ; gain = 455.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU_Display 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module Add_1bit 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Xor_32bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'display_name_reg[3]' (FD) to 'display_name_reg[9]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[4]' (FD) to 'display_name_reg[18]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[7]' (FD) to 'display_name_reg[29]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[12]' (FD) to 'display_name_reg[16]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[13]' (FD) to 'display_name_reg[29]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[15]' (FD) to 'display_name_reg[29]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[16]' (FD) to 'display_name_reg[19]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[20]' (FD) to 'display_name_reg[29]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[21]' (FD) to 'display_name_reg[29]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[23]' (FD) to 'display_name_reg[29]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[24]' (FD) to 'display_name_reg[29]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[25]' (FD) to 'display_name_reg[30]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[26]' (FD) to 'display_name_reg[29]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[27]' (FD) to 'display_name_reg[29]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[28]' (FD) to 'display_name_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display_name_reg[29] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1110.172 ; gain = 455.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1110.172 ; gain = 455.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1110.172 ; gain = 455.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1110.172 ; gain = 455.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1110.172 ; gain = 455.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1110.172 ; gain = 455.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1110.172 ; gain = 455.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1110.172 ; gain = 455.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1110.172 ; gain = 455.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1110.172 ; gain = 455.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |lcd_module    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |lcd_module |     1|
|2     |BUFG       |     1|
|3     |LUT1       |     2|
|4     |LUT2       |    43|
|5     |LUT3       |    15|
|6     |LUT4       |    50|
|7     |LUT5       |   146|
|8     |LUT6       |   286|
|9     |FDRE       |   124|
|10    |IBUF       |     6|
|11    |OBUF       |     9|
+------+-----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   729|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1110.172 ; gain = 455.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1110.172 ; gain = 325.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1110.172 ; gain = 455.109
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1117.719 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1117.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1117.719 ; gain = 808.387
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1117.719 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/MyProgramme/Vivado/32bit_ALU/32bit_ALU.runs/synth_1/ALU_Display.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALU_Display_utilization_synth.rpt -pb ALU_Display_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 12 23:47:54 2021...
