INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado_HLS/2017.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'koernerja' on host 'ece1373-a2-cont1.lxd' (Linux_x86_64 version 4.4.0-119-generic) on Fri Jun 28 05:40:24 UTC 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.3 LTS
INFO: [HLS 200-10] In directory '/home/koernerja/Desktop/ece1373_project_seizure/hls_proj'
INFO: [HLS 200-10] Opening project '/home/koernerja/Desktop/ece1373_project_seizure/hls_proj/lstm_proj'.
INFO: [HLS 200-10] Adding design file '../data/tensorflow_data/logits_series.txt' to the project
INFO: [HLS 200-10] Adding design file '../data/tensorflow_data/states_series.txt' to the project
INFO: [HLS 200-10] Adding design file '../data/tensorflow_data/predictions_series.txt' to the project
INFO: [HLS 200-10] Adding design file '../data/tensorflow_data/x_test_se.txt' to the project
INFO: [HLS 200-10] Adding design file '../data/tensorflow_data/Wy.txt' to the project
INFO: [HLS 200-10] Adding design file '../data/tensorflow_data/Wxo.txt' to the project
INFO: [HLS 200-10] Adding design file '../data/tensorflow_data/Wxi.txt' to the project
INFO: [HLS 200-10] Adding design file '../data/tensorflow_data/Wxf.txt' to the project
INFO: [HLS 200-10] Adding design file '../data/tensorflow_data/Wxc.txt' to the project
INFO: [HLS 200-10] Adding design file '../data/tensorflow_data/Who.txt' to the project
INFO: [HLS 200-10] Adding design file '../data/tensorflow_data/Whi.txt' to the project
INFO: [HLS 200-10] Adding design file '../data/tensorflow_data/Whf.txt' to the project
INFO: [HLS 200-10] Adding design file '../data/tensorflow_data/Whc.txt' to the project
INFO: [HLS 200-10] Adding design file '../data/tensorflow_data/by.txt' to the project
INFO: [HLS 200-10] Adding design file '../data/tensorflow_data/bo.txt' to the project
INFO: [HLS 200-10] Adding design file '../data/tensorflow_data/bf.txt' to the project
INFO: [HLS 200-10] Adding design file '../data/tensorflow_data/bc.txt' to the project
INFO: [HLS 200-10] Adding design file '../data/tensorflow_data/bi.txt' to the project
INFO: [HLS 200-10] Adding design file '../c_code/top/lstm_test.cpp' to the project
INFO: [HLS 200-10] Adding design file '../c_code/top/lstm.cpp' to the project
INFO: [HLS 200-10] Adding design file '../c_code/matrix_vector_mult/mv_state.cpp' to the project
INFO: [HLS 200-10] Adding design file '../c_code/matrix_vector_mult/mv_output.cpp' to the project
INFO: [HLS 200-10] Adding design file '../c_code/matrix_vector_mult/mv_input.cpp' to the project
INFO: [HLS 200-10] Adding design file '../c_code/ElemWiseVecMul/ElemWiseVecMul.cpp' to the project
INFO: [HLS 200-10] Adding design file '../c_code/ElemWiseVecAdd/ElemWiseVecAdd.cpp' to the project
INFO: [HLS 200-10] Adding design file '../c_code/ElemWiseSigmoid/ElemWiseSigmoid.cpp' to the project
INFO: [HLS 200-10] Adding design file '../c_code/ElemWiseTanh/ElemWiseTanh.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../c_code/top/lstm_test.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/koernerja/Desktop/ece1373_project_seizure/hls_proj/lstm_proj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xcvu095-ffvc1517-2-e'
INFO: [HLS 200-10] Analyzing design file '../c_code/ElemWiseTanh/ElemWiseTanh.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../c_code/ElemWiseSigmoid/ElemWiseSigmoid.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../c_code/ElemWiseVecAdd/ElemWiseVecAdd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../c_code/ElemWiseVecMul/ElemWiseVecMul.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../c_code/matrix_vector_mult/mv_input.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../c_code/matrix_vector_mult/mv_output.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../c_code/matrix_vector_mult/mv_state.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../c_code/top/lstm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../c_code/top/lstm_test.cpp' ... 
WARNING: [HLS 200-40] Skipped source file 'bi.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'bc.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'bf.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'bo.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'by.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'Whc.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'Whf.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'Whi.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'Who.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'Wxc.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'Wxf.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'Wxi.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'Wxo.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'Wy.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'x_test_se.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'predictions_series.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'states_series.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'logits_series.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:07:52 ; elapsed = 00:04:00 . Memory (MB): peak = 351.039 ; gain = 16.719 ; free physical = 59120 ; free virtual = 124526
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:08:10 ; elapsed = 00:04:20 . Memory (MB): peak = 351.039 ; gain = 16.719 ; free physical = 58882 ; free virtual = 124288
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)4, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 2, true, (ap_q_mode)4, (ap_o_mode)0, 0>::ap_fixed_base<16, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)4, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 2, true, (ap_q_mode)4, (ap_o_mode)0, 0>::ap_fixed_base<9, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)4, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 2, true, (ap_q_mode)4, (ap_o_mode)0, 0>::ap_fixed_base<10, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)4, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 2, true, (ap_q_mode)4, (ap_o_mode)0, 0>::ap_fixed_base' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)4, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 2, true, (ap_q_mode)4, (ap_o_mode)0, 0>::ap_fixed_base<17, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)4, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 2, true, (ap_q_mode)4, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)4, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<8, 2, true, (ap_q_mode)4, (ap_o_mode)0, 0>::ap_fixed_base<16, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)4, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<8, 2, true, (ap_q_mode)4, (ap_o_mode)0, 0>::ap_fixed_base' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)4, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<8, 2, true, (ap_q_mode)4, (ap_o_mode)0, 0>::ap_fixed_base<17, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:08:34 ; elapsed = 00:04:45 . Memory (MB): peak = 1183.043 ; gain = 848.723 ; free physical = 57968 ; free virtual = 123374
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:08:39 ; elapsed = 00:04:50 . Memory (MB): peak = 1436.676 ; gain = 1102.355 ; free physical = 57705 ; free virtual = 123111
INFO: [XFORM 203-501] Unrolling loop 'Loop-14.2' (../c_code/top/lstm.cpp:185) in function 'lstm' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../c_code/matrix_vector_mult/mv_output.cpp:41) in function 'mv_output' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (../c_code/matrix_vector_mult/mv_output.cpp:46) in function 'mv_output' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../c_code/matrix_vector_mult/mv_output.cpp:49) in function 'mv_output' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (../c_code/matrix_vector_mult/mv_output.cpp:52) in function 'mv_output' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (../c_code/matrix_vector_mult/mv_output.cpp:55) in function 'mv_output' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../c_code/matrix_vector_mult/mv_output.cpp:58) in function 'mv_output' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../c_code/ElemWiseVecAdd/ElemWiseVecAdd.cpp:25) in function 'ElemWiseVecAdd' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../c_code/ElemWiseVecMul/ElemWiseVecMul.cpp:24) in function 'ElemWiseVecMul' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../c_code/ElemWiseTanh/ElemWiseTanh.cpp:23) in function 'ElemWiseTanh' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../c_code/ElemWiseSigmoid/ElemWiseSigmoid.cpp:22) in function 'ElemWiseSigmoid' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../c_code/ElemWiseVecAdd/ElemWiseVecAdd.cpp:53) in function 'ElemWiseVecAdd3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../c_code/matrix_vector_mult/mv_input.cpp:46) in function 'mv_input' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (../c_code/matrix_vector_mult/mv_input.cpp:53) in function 'mv_input' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.3' (../c_code/matrix_vector_mult/mv_input.cpp:56) in function 'mv_input' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.4' (../c_code/matrix_vector_mult/mv_input.cpp:60) in function 'mv_input' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.5' (../c_code/matrix_vector_mult/mv_input.cpp:63) in function 'mv_input' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.6' (../c_code/matrix_vector_mult/mv_input.cpp:66) in function 'mv_input' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.7' (../c_code/matrix_vector_mult/mv_input.cpp:70) in function 'mv_input' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../c_code/matrix_vector_mult/mv_state.cpp:44) in function 'mv_state' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (../c_code/matrix_vector_mult/mv_state.cpp:49) in function 'mv_state' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.3' (../c_code/matrix_vector_mult/mv_state.cpp:52) in function 'mv_state' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.4' (../c_code/matrix_vector_mult/mv_state.cpp:55) in function 'mv_state' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.5' (../c_code/matrix_vector_mult/mv_state.cpp:58) in function 'mv_state' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.6' (../c_code/matrix_vector_mult/mv_state.cpp:61) in function 'mv_state' completely.
WARNING: [XFORM 203-104] Completely partitioning array 'inputBRAM.V' (../c_code/top/lstm.cpp:36) accessed through non-constant indices on dimension 1 (../c_code/top/lstm.cpp:144:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'inputBRAM.V' (../c_code/top/lstm.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'WhfBRAM.V' (../c_code/top/lstm.cpp:38) in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-101] Partitioning array 'WxfBRAM.V' (../c_code/top/lstm.cpp:40) in dimension 1 with a cyclic factor 110.
WARNING: [XFORM 203-104] Completely partitioning array 'bfBRAM.V' (../c_code/top/lstm.cpp:42) accessed through non-constant indices on dimension 1 (../c_code/top/lstm.cpp:121:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'bfBRAM.V' (../c_code/top/lstm.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'WhiBRAM.V' (../c_code/top/lstm.cpp:45) in dimension 1 with a cyclic factor 64.
WARNING: [XFORM 203-104] Completely partitioning array 'biBRAM.V' (../c_code/top/lstm.cpp:49) accessed through non-constant indices on dimension 1 (../c_code/top/lstm.cpp:126:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'biBRAM.V' (../c_code/top/lstm.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'WhcBRAM.V' (../c_code/top/lstm.cpp:51) in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-101] Partitioning array 'WxcBRAM.V' (../c_code/top/lstm.cpp:53) in dimension 1 with a cyclic factor 110.
WARNING: [XFORM 203-104] Completely partitioning array 'bcBRAM.V' (../c_code/top/lstm.cpp:55) accessed through non-constant indices on dimension 1 (../c_code/top/lstm.cpp:131:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'bcBRAM.V' (../c_code/top/lstm.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'WhoBRAM.V' (../c_code/top/lstm.cpp:57) in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-101] Partitioning array 'WxoBRAM.V' (../c_code/top/lstm.cpp:59) in dimension 1 with a cyclic factor 110.
WARNING: [XFORM 203-104] Completely partitioning array 'boBRAM.V' (../c_code/top/lstm.cpp:61) accessed through non-constant indices on dimension 1 (../c_code/top/lstm.cpp:136:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'boBRAM.V' (../c_code/top/lstm.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'h_tmin1.V' (../c_code/top/lstm.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C_tmin1.V' (../c_code/top/lstm.cpp:71) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mul_w_h.V' (../c_code/top/lstm.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mul_w_x.V' (../c_code/top/lstm.cpp:79) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum_wh_wx_b_f.V' (../c_code/top/lstm.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum_wh_wx_b_i.V' (../c_code/top/lstm.cpp:83) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum_wh_wx_b_c.V' (../c_code/top/lstm.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum_wh_wx_b_o.V' (../c_code/top/lstm.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ftBRAM.V' (../c_code/top/lstm.cpp:89) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'itBRAM.V' (../c_code/top/lstm.cpp:91) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'CtildaBRAM.V' (../c_code/top/lstm.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'OtBRAM.V' (../c_code/top/lstm.cpp:95) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mul_ft_ctmin1.V' (../c_code/top/lstm.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mul_it_ctilda.V' (../c_code/top/lstm.cpp:100) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'CtBRAM.V' (../c_code/top/lstm.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tanh_ct.V' (../c_code/top/lstm.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'htBRAM.V' (../c_code/top/lstm.cpp:106) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'wgt_output.V' (../c_code/top/lstm.cpp:108) accessed through non-constant indices on dimension 1 (../c_code/top/lstm.cpp:138:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'wgt_output.V' (../c_code/top/lstm.cpp:108) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (../c_code/matrix_vector_mult/mv_output.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'add1.V' (../c_code/matrix_vector_mult/mv_output.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'add2.V' (../c_code/matrix_vector_mult/mv_output.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'add3.V' (../c_code/matrix_vector_mult/mv_output.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'add4.V' (../c_code/matrix_vector_mult/mv_output.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'add5.V' (../c_code/matrix_vector_mult/mv_output.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (../c_code/matrix_vector_mult/mv_input.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'add1.V' (../c_code/matrix_vector_mult/mv_input.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'add2.V' (../c_code/matrix_vector_mult/mv_input.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'add3.V' (../c_code/matrix_vector_mult/mv_input.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'add4.V' (../c_code/matrix_vector_mult/mv_input.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'add5.V' (../c_code/matrix_vector_mult/mv_input.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'add6.V' (../c_code/matrix_vector_mult/mv_input.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (../c_code/matrix_vector_mult/mv_state.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'add1.V' (../c_code/matrix_vector_mult/mv_state.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'add2.V' (../c_code/matrix_vector_mult/mv_state.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'add3.V' (../c_code/matrix_vector_mult/mv_state.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'add4.V' (../c_code/matrix_vector_mult/mv_state.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'add5.V' (../c_code/matrix_vector_mult/mv_state.cpp:31) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'mul_w_x.V' (../c_code/top/lstm.cpp:79) accessed through non-constant indices on dimension 1 (../c_code/matrix_vector_mult/mv_input.cpp:73:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'mul_w_h.V' (../c_code/top/lstm.cpp:77) accessed through non-constant indices on dimension 1 (../c_code/matrix_vector_mult/mv_state.cpp:64:21), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'sigmoidSingle' into 'lstm' (../c_code/top/lstm.cpp:182) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../c_code/matrix_vector_mult/mv_state.cpp:37:27) in function 'mv_state'... converting 765 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../c_code/matrix_vector_mult/mv_output.cpp:7:26) to (../c_code/matrix_vector_mult/mv_output.cpp:68:1) in function 'mv_output'... converting 765 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../c_code/matrix_vector_mult/mv_input.cpp:48:14) to (../c_code/matrix_vector_mult/mv_input.cpp:41:27) in function 'mv_input.1'... converting 1317 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../c_code/matrix_vector_mult/mv_input.cpp:41:27) in function 'mv_input'... converting 1317 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../c_code/top/lstm.cpp:147:3) to (../c_code/top/lstm.cpp:142:26) in function 'lstm'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../c_code/ElemWiseVecMul/ElemWiseVecMul.cpp:11:12) to (../c_code/ElemWiseVecMul/ElemWiseVecMul.cpp:29:1) in function 'ElemWiseVecMul'... converting 513 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../c_code/ElemWiseVecAdd/ElemWiseVecAdd.cpp:37:12) to (../c_code/ElemWiseVecAdd/ElemWiseVecAdd.cpp:58:1) in function 'ElemWiseVecAdd3'... converting 257 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../c_code/ElemWiseVecAdd/ElemWiseVecAdd.cpp:11:12) to (../c_code/ElemWiseVecAdd/ElemWiseVecAdd.cpp:33:1) in function 'ElemWiseVecAdd'... converting 257 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../c_code/ElemWiseTanh/ElemWiseTanh.cpp:11:12) to (../c_code/ElemWiseTanh/ElemWiseTanh.cpp:49:1) in function 'ElemWiseTanh'... converting 129 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../c_code/ElemWiseSigmoid/ElemWiseSigmoid.cpp:11:12) to (../c_code/ElemWiseSigmoid/ElemWiseSigmoid.cpp:35:1) in function 'ElemWiseSigmoid'... converting 129 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:11:22 ; elapsed = 00:07:33 . Memory (MB): peak = 1948.676 ; gain = 1614.355 ; free physical = 56983 ; free virtual = 122389
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-14' (../c_code/top/lstm.cpp:142:14) in function 'lstm' : 
WARNING: [XFORM 203-542] the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-811] Inferring bus burst read of length 4096 on port 'mem.V' (../c_code/top/lstm.cpp:119:2).
INFO: [XFORM 203-811] Inferring bus burst read of length 7040 on port 'mem.V' (../c_code/top/lstm.cpp:120:2).
INFO: [XFORM 203-811] Inferring bus burst read of length 64 on port 'mem.V' (../c_code/top/lstm.cpp:121:2).
INFO: [XFORM 203-811] Inferring bus burst read of length 4096 on port 'mem.V' (../c_code/top/lstm.cpp:124:2).
INFO: [XFORM 203-811] Inferring bus burst read of length 7040 on port 'mem.V' (../c_code/top/lstm.cpp:125:2).
INFO: [XFORM 203-811] Inferring bus burst read of length 64 on port 'mem.V' (../c_code/top/lstm.cpp:126:2).
INFO: [XFORM 203-811] Inferring bus burst read of length 4096 on port 'mem.V' (../c_code/top/lstm.cpp:129:2).
INFO: [XFORM 203-811] Inferring bus burst read of length 7040 on port 'mem.V' (../c_code/top/lstm.cpp:130:2).
INFO: [XFORM 203-811] Inferring bus burst read of length 64 on port 'mem.V' (../c_code/top/lstm.cpp:131:2).
INFO: [XFORM 203-811] Inferring bus burst read of length 4096 on port 'mem.V' (../c_code/top/lstm.cpp:134:2).
INFO: [XFORM 203-811] Inferring bus burst read of length 7040 on port 'mem.V' (../c_code/top/lstm.cpp:135:2).
INFO: [XFORM 203-811] Inferring bus burst read of length 64 on port 'mem.V' (../c_code/top/lstm.cpp:136:2).
INFO: [XFORM 203-811] Inferring bus burst read of length 64 on port 'mem.V' (../c_code/top/lstm.cpp:138:2).
INFO: [XFORM 203-811] Inferring bus burst read of length 110 on port 'mem.V' (../c_code/top/lstm.cpp:144:3).
INFO: [XFORM 203-811] Inferring bus burst write of length 61440 on port 'mem.V' (../c_code/top/lstm.cpp:183:3).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:23:54 ; elapsed = 00:20:07 . Memory (MB): peak = 2342.863 ; gain = 2008.543 ; free physical = 56476 ; free virtual = 121882
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lstm' ...
WARNING: [SYN 201-103] Legalizing function name 'mv_input.1' to 'mv_input_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'mv_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1211.38 seconds; current allocated memory: 1.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.1 seconds; current allocated memory: 1.853 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'mv_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.75 seconds; current allocated memory: 1.873 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.83 seconds; current allocated memory: 1.903 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'ElemWiseVecAdd3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.5 seconds; current allocated memory: 1.912 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.08 seconds; current allocated memory: 1.918 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'ElemWiseSigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.3 seconds; current allocated memory: 1.921 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 1.924 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'mv_input_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.29 seconds; current allocated memory: 1.943 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 22.6 seconds; current allocated memory: 1.973 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'ElemWiseTanh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.42 seconds; current allocated memory: 1.979 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 1.981 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'ElemWiseVecMul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.08 seconds; current allocated memory: 1.988 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.42 seconds; current allocated memory: 1.997 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'ElemWiseVecAdd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.62 seconds; current allocated memory: 2.002 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.4 seconds; current allocated memory: 2.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'mv_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.03 seconds; current allocated memory: 2.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.66 seconds; current allocated memory: 2.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.WhfBRAM.V.addr.mem.V'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.WxfBRAM.V.addr.mem.V'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.bfBRAM.V.addr.mem.V'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.WhiBRAM.V.addr.mem.V'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.WxiBRAM.V.addr.mem.V'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.biBRAM.V.addr.mem.V'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.WhcBRAM.V.addr.mem.V'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.WxcBRAM.V.addr.mem.V'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.bcBRAM.V.addr.mem.V'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.WhoBRAM.V.addr.mem.V'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.WxoBRAM.V.addr.mem.V'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.boBRAM.V.addr.mem.V'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.wgt_output.V.addr.mem.V'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.inputBRAM.V.addr.mem.V'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.42 seconds; current allocated memory: 2.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 67.07 seconds; current allocated memory: 2.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mv_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lstm_mux_646_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lstm_mux_646_8_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mv_state'.
INFO: [HLS 200-111]  Elapsed time: 43.07 seconds; current allocated memory: 2.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mv_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'lstm_mux_646_1_1' is changed to 'lstm_mux_646_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'lstm_mux_646_8_1' is changed to 'lstm_mux_646_8_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'lstm_mux_646_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lstm_mux_646_8_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mv_input'.
INFO: [HLS 200-111]  Elapsed time: 21.56 seconds; current allocated memory: 2.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ElemWiseVecAdd3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ElemWiseVecAdd3'.
INFO: [HLS 200-111]  Elapsed time: 33.28 seconds; current allocated memory: 2.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ElemWiseSigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ElemWiseSigmoid'.
INFO: [HLS 200-111]  Elapsed time: 8.83 seconds; current allocated memory: 2.489 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mv_input_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'lstm_mux_646_1_1' is changed to 'lstm_mux_646_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'lstm_mux_646_8_1' is changed to 'lstm_mux_646_8_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'lstm_mux_646_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lstm_mux_646_8_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mv_input_1'.
INFO: [HLS 200-111]  Elapsed time: 5.81 seconds; current allocated memory: 2.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ElemWiseTanh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ElemWiseTanh'.
INFO: [HLS 200-111]  Elapsed time: 34.09 seconds; current allocated memory: 2.702 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ElemWiseVecMul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ElemWiseVecMul'.
INFO: [HLS 200-111]  Elapsed time: 3.26 seconds; current allocated memory: 2.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ElemWiseVecAdd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ElemWiseVecAdd'.
INFO: [HLS 200-111]  Elapsed time: 13.27 seconds; current allocated memory: 2.788 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mv_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mv_output'.
INFO: [HLS 200-111]  Elapsed time: 6.04 seconds; current allocated memory: 2.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lstm/mem_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lstm/input_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lstm/output_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lstm' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_offset' and 'output_offset' to AXI-Lite port CTRL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lstm'.
INFO: [HLS 200-111]  Elapsed time: 36.66 seconds; current allocated memory: 2.952 GB.
INFO: [RTMG 210-278] Implementing memory 'lstm_WhfBRAM_0_V_ram' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'lstm_WxiBRAM_V_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:31:23 ; elapsed = 00:29:20 . Memory (MB): peak = 3604.707 ; gain = 3270.387 ; free physical = 54756 ; free virtual = 120162
INFO: [SYSC 207-301] Generating SystemC RTL for lstm.
INFO: [VHDL 208-304] Generating VHDL RTL for lstm.
INFO: [VLOG 209-307] Generating Verilog RTL for lstm.
INFO: [HLS 200-112] Total elapsed time: 1761.41 seconds; peak allocated memory: 2.952 GB.
