{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622570043986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622570043987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 01 11:54:03 2021 " "Processing started: Tue Jun 01 11:54:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622570043987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1622570043987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VectorProcessor -c VectorProcessor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off VectorProcessor -c VectorProcessor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1622570043987 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1622570044466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1622570044466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Register " "Found entity 1: PC_Register" {  } { { "PC_Register.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/PC_Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622570052094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622570052094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instr_Mem " "Found entity 1: Instr_Mem" {  } { { "Instr_Mem.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Instr_Mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622570052095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622570052095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_Adder " "Found entity 1: Fetch_Adder" {  } { { "Fetch_Adder.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Fetch_Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622570052096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622570052096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/vectorprocessor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/vectorprocessor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VectorProcessor_tb " "Found entity 1: VectorProcessor_tb" {  } { { "Testbench/VectorProcessor_tb.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench/VectorProcessor_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622570052098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622570052098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_WB " "Found entity 1: MUX_WB" {  } { { "MUX_WB.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/MUX_WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622570052099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622570052099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alue/adder_vv.sv 1 1 " "Found 1 design units, including 1 entities, in source file alue/adder_vv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_VV " "Found entity 1: ADDER_VV" {  } { { "ALUe/ADDER_VV.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622570052100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622570052100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alue/alu_ve.sv 1 1 " "Found 1 design units, including 1 entities, in source file alue/alu_ve.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_VE " "Found entity 1: ALU_VE" {  } { { "ALUe/ALU_VE.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622570052102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622570052102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alue/mux_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alue/mux_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_ALU " "Found entity 1: MUX_ALU" {  } { { "ALUe/MUX_ALU.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/MUX_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622570052103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622570052103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alue/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alue/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALUe/ALU.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622570052104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622570052104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "ALU_Control.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALU_Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622570052105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622570052105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "Pipes/MEM_WB.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes/MEM_WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622570052107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622570052107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "Pipes/IF_ID.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes/IF_ID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622570052108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622570052108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "Pipes/ID_EX.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes/ID_EX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622570052109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622570052109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "Pipes/EX_MEM.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes/EX_MEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622570052111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622570052111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extendzero.sv 1 1 " "Found 1 design units, including 1 entities, in source file extendzero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extendZero " "Found entity 1: extendZero" {  } { { "extendZero.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/extendZero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622570052112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622570052112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "file_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file file_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 File_Register " "Found entity 1: File_Register" {  } { { "File_Register.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/File_Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622570052113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622570052113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622570052114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622570052114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file wb_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB_Stage " "Found entity 1: WB_Stage" {  } { { "WB_Stage.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/WB_Stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622570052116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622570052116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Stage " "Found entity 1: MEM_Stage" {  } { { "MEM_Stage.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/MEM_Stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622570052117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622570052117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_Stage " "Found entity 1: Fetch_Stage" {  } { { "Fetch_Stage.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Fetch_Stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622570052118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622570052118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exec_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file exec_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXEC_Stage " "Found entity 1: EXEC_Stage" {  } { { "EXEC_Stage.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/EXEC_Stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622570052119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622570052119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mem MEM Decode_Stage.sv(13) " "Verilog HDL Declaration information at Decode_Stage.sv(13): object \"mem\" differs only in case from object \"MEM\" in the same scope" {  } { { "Decode_Stage.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Decode_Stage.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1622570052121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wb WB Decode_Stage.sv(14) " "Verilog HDL Declaration information at Decode_Stage.sv(14): object \"wb\" differs only in case from object \"WB\" in the same scope" {  } { { "Decode_Stage.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Decode_Stage.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1622570052121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_Stage " "Found entity 1: Decode_Stage" {  } { { "Decode_Stage.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Decode_Stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622570052121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622570052121 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Data_Mem.sv(9) " "Verilog HDL information at Data_Mem.sv(9): always construct contains both blocking and non-blocking assignments" {  } { { "Data_Mem.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Data_Mem.sv" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1622570052122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Mem " "Found entity 1: Data_Mem" {  } { { "Data_Mem.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Data_Mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622570052122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622570052122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectorprocessor.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectorprocessor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VectorProcessor " "Found entity 1: VectorProcessor" {  } { { "VectorProcessor.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622570052124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622570052124 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VectorProcessor_tb " "Elaborating entity \"VectorProcessor_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1622570052160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VectorProcessor VectorProcessor:DUT " "Elaborating entity \"VectorProcessor\" for hierarchy \"VectorProcessor:DUT\"" {  } { { "Testbench/VectorProcessor_tb.sv" "DUT" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench/VectorProcessor_tb.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622570052161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch_Stage VectorProcessor:DUT\|Fetch_Stage:fs " "Elaborating entity \"Fetch_Stage\" for hierarchy \"VectorProcessor:DUT\|Fetch_Stage:fs\"" {  } { { "VectorProcessor.sv" "fs" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622570052162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Register VectorProcessor:DUT\|Fetch_Stage:fs\|PC_Register:pcNext " "Elaborating entity \"PC_Register\" for hierarchy \"VectorProcessor:DUT\|Fetch_Stage:fs\|PC_Register:pcNext\"" {  } { { "Fetch_Stage.sv" "pcNext" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Fetch_Stage.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622570052163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch_Adder VectorProcessor:DUT\|Fetch_Stage:fs\|Fetch_Adder:fAdder " "Elaborating entity \"Fetch_Adder\" for hierarchy \"VectorProcessor:DUT\|Fetch_Stage:fs\|Fetch_Adder:fAdder\"" {  } { { "Fetch_Stage.sv" "fAdder" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Fetch_Stage.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622570052164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Mem VectorProcessor:DUT\|Fetch_Stage:fs\|Instr_Mem:instrMem " "Elaborating entity \"Instr_Mem\" for hierarchy \"VectorProcessor:DUT\|Fetch_Stage:fs\|Instr_Mem:instrMem\"" {  } { { "Fetch_Stage.sv" "instrMem" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Fetch_Stage.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622570052165 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "33 0 50 Instr_Mem.sv(7) " "Verilog HDL warning at Instr_Mem.sv(7): number of words (33) in memory file does not match the number of elements in the address range \[0:50\]" {  } { { "Instr_Mem.sv" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Instr_Mem.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1622570052166 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 21 memFile.mem(1) " "Verilog HDL assignment warning at memFile.mem(1): truncated value with size 24 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052166 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(2) " "Verilog HDL assignment warning at memFile.mem(2): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052166 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(3) " "Verilog HDL assignment warning at memFile.mem(3): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052166 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(4) " "Verilog HDL assignment warning at memFile.mem(4): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052166 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(5) " "Verilog HDL assignment warning at memFile.mem(5): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052166 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(6) " "Verilog HDL assignment warning at memFile.mem(6): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052166 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(7) " "Verilog HDL assignment warning at memFile.mem(7): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052166 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(8) " "Verilog HDL assignment warning at memFile.mem(8): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052166 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(9) " "Verilog HDL assignment warning at memFile.mem(9): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052166 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(10) " "Verilog HDL assignment warning at memFile.mem(10): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052166 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(11) " "Verilog HDL assignment warning at memFile.mem(11): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052166 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(12) " "Verilog HDL assignment warning at memFile.mem(12): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052167 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(13) " "Verilog HDL assignment warning at memFile.mem(13): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052167 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(14) " "Verilog HDL assignment warning at memFile.mem(14): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052167 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(15) " "Verilog HDL assignment warning at memFile.mem(15): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052167 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(16) " "Verilog HDL assignment warning at memFile.mem(16): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052167 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(17) " "Verilog HDL assignment warning at memFile.mem(17): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052167 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(18) " "Verilog HDL assignment warning at memFile.mem(18): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052167 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(19) " "Verilog HDL assignment warning at memFile.mem(19): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052167 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(20) " "Verilog HDL assignment warning at memFile.mem(20): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052167 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(21) " "Verilog HDL assignment warning at memFile.mem(21): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052167 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(22) " "Verilog HDL assignment warning at memFile.mem(22): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052167 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(23) " "Verilog HDL assignment warning at memFile.mem(23): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052167 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(24) " "Verilog HDL assignment warning at memFile.mem(24): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052167 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(25) " "Verilog HDL assignment warning at memFile.mem(25): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052167 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(26) " "Verilog HDL assignment warning at memFile.mem(26): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052167 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(27) " "Verilog HDL assignment warning at memFile.mem(27): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052167 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(28) " "Verilog HDL assignment warning at memFile.mem(28): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052167 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(29) " "Verilog HDL assignment warning at memFile.mem(29): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052167 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(30) " "Verilog HDL assignment warning at memFile.mem(30): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052167 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(31) " "Verilog HDL assignment warning at memFile.mem(31): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052167 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(32) " "Verilog HDL assignment warning at memFile.mem(32): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052167 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 memFile.mem(33) " "Verilog HDL assignment warning at memFile.mem(33): truncated value with size 32 to match size of target (21)" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" "" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/memFile.mem" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622570052168 "|VectorProcessor_tb|VectorProcessor:DUT|Fetch_Stage:fs|Instr_Mem:instrMem"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1622570052220 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/output_files/VectorProcessor.map.smsg " "Generated suppressed messages file C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/output_files/VectorProcessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1622570052357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622570052366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 01 11:54:12 2021 " "Processing ended: Tue Jun 01 11:54:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622570052366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622570052366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622570052366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1622570052366 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 36 s " "Quartus Prime Flow was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1622570052979 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622570053555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622570053561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 01 11:54:13 2021 " "Processing started: Tue Jun 01 11:54:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622570053561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1622570053561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t d:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim VectorProcessor VectorProcessor " "Command: quartus_sh -t d:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim VectorProcessor VectorProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1622570053561 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim VectorProcessor VectorProcessor " "Quartus(args): --rtl_sim VectorProcessor VectorProcessor" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1622570053561 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1622570053759 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1622570053851 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1622570053852 ""}
{ "Warning" "0" "" "Warning: File VectorProcessor_run_msim_rtl_verilog.do already exists - backing up current file as VectorProcessor_run_msim_rtl_verilog.do.bak1" {  } {  } 0 0 "Warning: File VectorProcessor_run_msim_rtl_verilog.do already exists - backing up current file as VectorProcessor_run_msim_rtl_verilog.do.bak1" 0 0 "Shell" 0 0 1622570053912 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/simulation/modelsim/VectorProcessor_run_msim_rtl_verilog.do" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/simulation/modelsim/VectorProcessor_run_msim_rtl_verilog.do" "0" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/simulation/modelsim/VectorProcessor_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/simulation/modelsim/VectorProcessor_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1622570053929 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1622570053930 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1622570053932 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1622570053932 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor_nativelink_simulation.rpt" {  } { { "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor_nativelink_simulation.rpt" "0" { Text "C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1622570053932 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1622570053933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622570053933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 01 11:54:13 2021 " "Processing ended: Tue Jun 01 11:54:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622570053933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622570053933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622570053933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1622570053933 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 37 s " "Quartus Prime Flow was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1622570150565 ""}
