// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module decoder_decoder_bit_Block_split148_proc3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        temp_trellis_survivor_V_address0,
        temp_trellis_survivor_V_ce0,
        temp_trellis_survivor_V_we0,
        temp_trellis_survivor_V_d0,
        y0300_dout,
        y0300_empty_n,
        y0300_read,
        y1301_dout,
        y1301_empty_n,
        y1301_read,
        ap_return
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [5:0] temp_trellis_survivor_V_address0;
output   temp_trellis_survivor_V_ce0;
output   temp_trellis_survivor_V_we0;
output  [32:0] temp_trellis_survivor_V_d0;
input  [0:0] y0300_dout;
input   y0300_empty_n;
output   y0300_read;
input  [0:0] y1301_dout;
input   y1301_empty_n;
output   y1301_read;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] temp_trellis_survivor_V_address0;
reg temp_trellis_survivor_V_ce0;
reg temp_trellis_survivor_V_we0;
reg[32:0] temp_trellis_survivor_V_d0;
reg y0300_read;
reg y1301_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [0:0] t;
reg   [5:0] trellis_table_0_0_address0;
reg    trellis_table_0_0_ce0;
reg    trellis_table_0_0_we0;
wire   [0:0] trellis_table_0_0_q0;
wire   [5:0] trellis_table_0_0_address1;
reg    trellis_table_0_0_ce1;
reg    trellis_table_0_0_we1;
reg   [5:0] trellis_table_0_1_address0;
reg    trellis_table_0_1_ce0;
reg    trellis_table_0_1_we0;
wire   [0:0] trellis_table_0_1_q0;
wire   [5:0] trellis_table_0_1_address1;
reg    trellis_table_0_1_ce1;
reg    trellis_table_0_1_we1;
reg   [5:0] trellis_table_1_0_address0;
reg    trellis_table_1_0_ce0;
reg    trellis_table_1_0_we0;
wire   [0:0] trellis_table_1_0_q0;
wire   [5:0] trellis_table_1_0_address1;
reg    trellis_table_1_0_ce1;
reg    trellis_table_1_0_we1;
reg   [5:0] trellis_table_1_1_address0;
reg    trellis_table_1_1_ce0;
reg    trellis_table_1_1_we0;
wire   [0:0] trellis_table_1_1_q0;
wire   [5:0] trellis_table_1_1_address1;
reg    trellis_table_1_1_ce1;
reg    trellis_table_1_1_we1;
reg   [5:0] trellis_metric_address0;
reg    trellis_metric_ce0;
reg    trellis_metric_we0;
reg   [31:0] trellis_metric_d0;
wire   [31:0] trellis_metric_q0;
wire   [5:0] trellis_metric_address1;
reg    trellis_metric_ce1;
wire   [31:0] trellis_metric_q1;
reg   [31:0] trellis_survivor_V_0;
reg   [31:0] trellis_survivor_V_1;
reg   [31:0] trellis_survivor_V_2;
reg   [31:0] trellis_survivor_V_3;
reg   [31:0] trellis_survivor_V_4;
reg   [31:0] trellis_survivor_V_5;
reg   [31:0] trellis_survivor_V_6;
reg   [31:0] trellis_survivor_V_7;
reg   [31:0] trellis_survivor_V_8;
reg   [31:0] trellis_survivor_V_9;
reg   [31:0] trellis_survivor_V_10;
reg   [31:0] trellis_survivor_V_11;
reg   [31:0] trellis_survivor_V_12;
reg   [31:0] trellis_survivor_V_13;
reg   [31:0] trellis_survivor_V_14;
reg   [31:0] trellis_survivor_V_15;
reg   [31:0] trellis_survivor_V_16;
reg   [31:0] trellis_survivor_V_17;
reg   [31:0] trellis_survivor_V_18;
reg   [31:0] trellis_survivor_V_19;
reg   [31:0] trellis_survivor_V_20;
reg   [31:0] trellis_survivor_V_21;
reg   [31:0] trellis_survivor_V_22;
reg   [31:0] trellis_survivor_V_23;
reg   [31:0] trellis_survivor_V_24;
reg   [31:0] trellis_survivor_V_25;
reg   [31:0] trellis_survivor_V_26;
reg   [31:0] trellis_survivor_V_27;
reg   [31:0] trellis_survivor_V_28;
reg   [31:0] trellis_survivor_V_29;
reg   [31:0] trellis_survivor_V_30;
reg   [31:0] trellis_survivor_V_31;
reg   [31:0] trellis_survivor_V_32;
reg   [31:0] trellis_survivor_V_33;
reg   [31:0] trellis_survivor_V_34;
reg   [31:0] trellis_survivor_V_35;
reg   [31:0] trellis_survivor_V_36;
reg   [31:0] trellis_survivor_V_37;
reg   [31:0] trellis_survivor_V_38;
reg   [31:0] trellis_survivor_V_39;
reg   [31:0] trellis_survivor_V_40;
reg   [31:0] trellis_survivor_V_41;
reg   [31:0] trellis_survivor_V_42;
reg   [31:0] trellis_survivor_V_43;
reg   [31:0] trellis_survivor_V_44;
reg   [31:0] trellis_survivor_V_45;
reg   [31:0] trellis_survivor_V_46;
reg   [31:0] trellis_survivor_V_47;
reg   [31:0] trellis_survivor_V_48;
reg   [31:0] trellis_survivor_V_49;
reg   [31:0] trellis_survivor_V_50;
reg   [31:0] trellis_survivor_V_51;
reg   [31:0] trellis_survivor_V_52;
reg   [31:0] trellis_survivor_V_53;
reg   [31:0] trellis_survivor_V_54;
reg   [31:0] trellis_survivor_V_55;
reg   [31:0] trellis_survivor_V_56;
reg   [31:0] trellis_survivor_V_57;
reg   [31:0] trellis_survivor_V_58;
reg   [31:0] trellis_survivor_V_59;
reg   [31:0] trellis_survivor_V_60;
reg   [31:0] trellis_survivor_V_61;
reg   [31:0] trellis_survivor_V_62;
reg   [31:0] trellis_survivor_V_63;
reg    y0300_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln136_fu_789_p2;
reg   [0:0] t_load_reg_1891;
reg    y1301_blk_n;
wire   [0:0] t_load_load_fu_772_p1;
reg   [0:0] tmp_9_reg_1915;
reg   [0:0] tmp_10_reg_1921;
wire   [6:0] add_ln166_fu_1008_p2;
reg   [6:0] add_ln166_reg_1930;
wire    ap_CS_fsm_state3;
wire   [5:0] empty_26_fu_1014_p1;
reg   [5:0] empty_26_reg_1935;
wire   [0:0] icmp_ln166_fu_1002_p2;
reg   [5:0] temp_trellis_metric_addr_1_reg_1969;
reg   [5:0] temp_trellis_survivor_V_addr_1_reg_1974;
wire   [31:0] up_fu_1180_p2;
reg   [31:0] up_reg_1984;
wire    ap_CS_fsm_state4;
wire   [31:0] down_fu_1196_p2;
reg   [31:0] down_reg_1990;
wire   [0:0] icmp_ln177_fu_1202_p2;
reg   [0:0] icmp_ln177_reg_1996;
wire   [32:0] r_V_fu_1464_p3;
wire    ap_CS_fsm_state5;
wire   [32:0] or_ln223_fu_1472_p2;
wire   [0:0] normal_flag_1_fu_1488_p2;
reg   [0:0] normal_flag_1_reg_2202;
wire    ap_CS_fsm_state6;
wire   [31:0] temp_trellis_metric_q0;
reg   [31:0] best_metric_reg_2207;
wire    ap_CS_fsm_state8;
reg   [5:0] temp_trellis_metric_address0;
reg    temp_trellis_metric_ce0;
reg    temp_trellis_metric_we0;
reg   [31:0] temp_trellis_metric_d0;
wire    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_ap_start;
wire    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_ap_done;
wire    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_ap_idle;
wire    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_ap_ready;
wire   [5:0] grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_temp_trellis_metric_address0;
wire    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_temp_trellis_metric_ce0;
wire   [31:0] grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_best_branch_out;
wire    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_best_branch_out_ap_vld;
wire    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_ap_start;
wire    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_ap_done;
wire    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_ap_idle;
wire    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_ap_ready;
wire   [5:0] grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_temp_trellis_metric_address0;
wire    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_temp_trellis_metric_ce0;
wire   [5:0] grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_trellis_metric_address0;
wire    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_trellis_metric_ce0;
wire    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_trellis_metric_we0;
wire   [31:0] grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_trellis_metric_d0;
wire    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_ap_start;
wire    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_ap_done;
wire    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_ap_idle;
wire    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_ap_ready;
wire   [5:0] grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_temp_trellis_metric_address0;
wire    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_temp_trellis_metric_ce0;
wire   [5:0] grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_trellis_metric_address0;
wire    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_trellis_metric_ce0;
wire    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_trellis_metric_we0;
wire   [31:0] grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_trellis_metric_d0;
reg   [0:0] normal_flag_reg_587;
wire    ap_CS_fsm_state7;
reg    ap_predicate_op83_read_state2;
reg    ap_predicate_op84_read_state2;
reg    ap_block_state2;
reg   [31:0] UnifiedRetVal_i_i_reg_599;
reg   [32:0] storemerge14_reg_732;
reg   [31:0] cmp227_pn_in_reg_742;
reg    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_ap_start_reg;
reg   [11:0] ap_NS_fsm;
wire    ap_NS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_ap_start_reg;
wire   [63:0] zext_ln148_fu_847_p1;
wire   [0:0] icmp_ln137_fu_811_p2;
wire   [63:0] zext_ln152_fu_833_p1;
wire   [63:0] zext_ln136_fu_784_p1;
wire   [63:0] zext_ln130_fu_992_p1;
wire   [63:0] p_pn_fu_1116_p1;
wire   [63:0] p_pn13_fu_1129_p1;
wire   [31:0] trunc_ln186_fu_1478_p1;
reg   [6:0] i_fu_358;
wire   [6:0] add_ln136_fu_795_p2;
reg    ap_block_state1;
reg   [6:0] i_1_fu_362;
wire   [0:0] xor_ln148_2_fu_939_p2;
wire   [0:0] xor_ln152_2_fu_919_p2;
wire   [0:0] xor_ln149_3_fu_965_p2;
wire   [0:0] xor_ln153_2_fu_899_p2;
wire   [1:0] tmp_fu_801_p4;
wire   [4:0] trunc_ln147_1_fu_821_p1;
wire   [5:0] ns_0_fu_825_p3;
wire   [5:0] ns_1_fu_841_p2;
wire   [0:0] trunc_ln147_fu_817_p1;
wire   [0:0] tmp_3_fu_863_p3;
wire   [0:0] tmp_2_fu_855_p3;
wire   [0:0] tmp_5_fu_879_p3;
wire   [0:0] xor_ln153_1_fu_893_p2;
wire   [0:0] xor_ln153_fu_887_p2;
wire   [0:0] tmp_4_fu_871_p3;
wire   [0:0] xor_ln152_1_fu_913_p2;
wire   [0:0] xor_ln152_fu_907_p2;
wire   [0:0] xor_ln148_1_fu_933_p2;
wire   [0:0] xor_ln148_fu_927_p2;
wire   [0:0] xor_ln149_1_fu_953_p2;
wire   [0:0] xor_ln149_2_fu_959_p2;
wire   [0:0] xor_ln149_fu_947_p2;
wire   [6:0] zext_ln168_1_fu_1022_p1;
wire   [6:0] add_ln168_fu_1026_p2;
wire   [6:0] sub_ln168_fu_1040_p2;
wire   [5:0] trunc_ln168_1_fu_1046_p4;
wire   [0:0] tmp_8_fu_1032_p3;
wire   [5:0] sub_ln168_1_fu_1056_p2;
wire   [5:0] trunc_ln168_2_fu_1062_p4;
wire   [5:0] select_ln168_fu_1072_p3;
wire   [4:0] div185_udiv_fu_1086_p4;
wire   [0:0] empty_27_fu_1018_p1;
wire   [5:0] xor_ln170_2_fu_1080_p2;
wire   [5:0] or_ln_fu_1100_p3;
wire   [5:0] p_pn_v_fu_1108_p3;
wire   [5:0] div185_udiv_cast_fu_1096_p1;
wire   [5:0] p_pn13_v_fu_1121_p3;
wire   [0:0] xor_ln168_fu_1134_p2;
wire   [0:0] xor_ln168_1_fu_1143_p2;
wire   [0:0] xor_ln170_fu_1152_p2;
wire   [0:0] xor_ln170_1_fu_1161_p2;
wire   [1:0] zext_ln170_fu_1148_p1;
wire   [1:0] zext_ln168_fu_1139_p1;
wire   [1:0] add_ln173_fu_1170_p2;
wire   [31:0] zext_ln126_fu_1176_p1;
wire   [1:0] zext_ln167_fu_1166_p1;
wire   [1:0] zext_ln170_1_fu_1157_p1;
wire   [1:0] add_ln174_fu_1186_p2;
wire   [31:0] zext_ln126_1_fu_1192_p1;
wire   [0:0] icmp_ln186_fu_1482_p2;
reg    ap_block_state12_on_subcall_done;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 12'd1;
#0 t = 1'd0;
#0 trellis_survivor_V_0 = 32'd0;
#0 trellis_survivor_V_1 = 32'd0;
#0 trellis_survivor_V_2 = 32'd0;
#0 trellis_survivor_V_3 = 32'd0;
#0 trellis_survivor_V_4 = 32'd0;
#0 trellis_survivor_V_5 = 32'd0;
#0 trellis_survivor_V_6 = 32'd0;
#0 trellis_survivor_V_7 = 32'd0;
#0 trellis_survivor_V_8 = 32'd0;
#0 trellis_survivor_V_9 = 32'd0;
#0 trellis_survivor_V_10 = 32'd0;
#0 trellis_survivor_V_11 = 32'd0;
#0 trellis_survivor_V_12 = 32'd0;
#0 trellis_survivor_V_13 = 32'd0;
#0 trellis_survivor_V_14 = 32'd0;
#0 trellis_survivor_V_15 = 32'd0;
#0 trellis_survivor_V_16 = 32'd0;
#0 trellis_survivor_V_17 = 32'd0;
#0 trellis_survivor_V_18 = 32'd0;
#0 trellis_survivor_V_19 = 32'd0;
#0 trellis_survivor_V_20 = 32'd0;
#0 trellis_survivor_V_21 = 32'd0;
#0 trellis_survivor_V_22 = 32'd0;
#0 trellis_survivor_V_23 = 32'd0;
#0 trellis_survivor_V_24 = 32'd0;
#0 trellis_survivor_V_25 = 32'd0;
#0 trellis_survivor_V_26 = 32'd0;
#0 trellis_survivor_V_27 = 32'd0;
#0 trellis_survivor_V_28 = 32'd0;
#0 trellis_survivor_V_29 = 32'd0;
#0 trellis_survivor_V_30 = 32'd0;
#0 trellis_survivor_V_31 = 32'd0;
#0 trellis_survivor_V_32 = 32'd0;
#0 trellis_survivor_V_33 = 32'd0;
#0 trellis_survivor_V_34 = 32'd0;
#0 trellis_survivor_V_35 = 32'd0;
#0 trellis_survivor_V_36 = 32'd0;
#0 trellis_survivor_V_37 = 32'd0;
#0 trellis_survivor_V_38 = 32'd0;
#0 trellis_survivor_V_39 = 32'd0;
#0 trellis_survivor_V_40 = 32'd0;
#0 trellis_survivor_V_41 = 32'd0;
#0 trellis_survivor_V_42 = 32'd0;
#0 trellis_survivor_V_43 = 32'd0;
#0 trellis_survivor_V_44 = 32'd0;
#0 trellis_survivor_V_45 = 32'd0;
#0 trellis_survivor_V_46 = 32'd0;
#0 trellis_survivor_V_47 = 32'd0;
#0 trellis_survivor_V_48 = 32'd0;
#0 trellis_survivor_V_49 = 32'd0;
#0 trellis_survivor_V_50 = 32'd0;
#0 trellis_survivor_V_51 = 32'd0;
#0 trellis_survivor_V_52 = 32'd0;
#0 trellis_survivor_V_53 = 32'd0;
#0 trellis_survivor_V_54 = 32'd0;
#0 trellis_survivor_V_55 = 32'd0;
#0 trellis_survivor_V_56 = 32'd0;
#0 trellis_survivor_V_57 = 32'd0;
#0 trellis_survivor_V_58 = 32'd0;
#0 trellis_survivor_V_59 = 32'd0;
#0 trellis_survivor_V_60 = 32'd0;
#0 trellis_survivor_V_61 = 32'd0;
#0 trellis_survivor_V_62 = 32'd0;
#0 trellis_survivor_V_63 = 32'd0;
#0 grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_ap_start_reg = 1'b0;
#0 grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_ap_start_reg = 1'b0;
#0 grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_ap_start_reg = 1'b0;
end

decoder_decoder_bit_Block_split148_proc3_trellis_table_0_0 #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
trellis_table_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(trellis_table_0_0_address0),
    .ce0(trellis_table_0_0_ce0),
    .we0(trellis_table_0_0_we0),
    .d0(xor_ln152_2_fu_919_p2),
    .q0(trellis_table_0_0_q0),
    .address1(trellis_table_0_0_address1),
    .ce1(trellis_table_0_0_ce1),
    .we1(trellis_table_0_0_we1),
    .d1(xor_ln148_2_fu_939_p2)
);

decoder_decoder_bit_Block_split148_proc3_trellis_table_0_0 #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
trellis_table_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(trellis_table_0_1_address0),
    .ce0(trellis_table_0_1_ce0),
    .we0(trellis_table_0_1_we0),
    .d0(xor_ln153_2_fu_899_p2),
    .q0(trellis_table_0_1_q0),
    .address1(trellis_table_0_1_address1),
    .ce1(trellis_table_0_1_ce1),
    .we1(trellis_table_0_1_we1),
    .d1(xor_ln149_3_fu_965_p2)
);

decoder_decoder_bit_Block_split148_proc3_trellis_table_0_0 #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
trellis_table_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(trellis_table_1_0_address0),
    .ce0(trellis_table_1_0_ce0),
    .we0(trellis_table_1_0_we0),
    .d0(xor_ln152_2_fu_919_p2),
    .q0(trellis_table_1_0_q0),
    .address1(trellis_table_1_0_address1),
    .ce1(trellis_table_1_0_ce1),
    .we1(trellis_table_1_0_we1),
    .d1(xor_ln148_2_fu_939_p2)
);

decoder_decoder_bit_Block_split148_proc3_trellis_table_0_0 #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
trellis_table_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(trellis_table_1_1_address0),
    .ce0(trellis_table_1_1_ce0),
    .we0(trellis_table_1_1_we0),
    .d0(xor_ln153_2_fu_899_p2),
    .q0(trellis_table_1_1_q0),
    .address1(trellis_table_1_1_address1),
    .ce1(trellis_table_1_1_ce1),
    .we1(trellis_table_1_1_we1),
    .d1(xor_ln149_3_fu_965_p2)
);

decoder_decoder_bit_Block_split148_proc3_trellis_metric #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
trellis_metric_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(trellis_metric_address0),
    .ce0(trellis_metric_ce0),
    .we0(trellis_metric_we0),
    .d0(trellis_metric_d0),
    .q0(trellis_metric_q0),
    .address1(trellis_metric_address1),
    .ce1(trellis_metric_ce1),
    .q1(trellis_metric_q1)
);

decoder_decoder_bit_Block_split148_proc3_temp_trellis_metric #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
temp_trellis_metric_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(temp_trellis_metric_address0),
    .ce0(temp_trellis_metric_ce0),
    .we0(temp_trellis_metric_we0),
    .d0(temp_trellis_metric_d0),
    .q0(temp_trellis_metric_q0)
);

decoder_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3 grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_ap_start),
    .ap_done(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_ap_done),
    .ap_idle(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_ap_idle),
    .ap_ready(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_ap_ready),
    .best_metric(best_metric_reg_2207),
    .temp_trellis_metric_address0(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_temp_trellis_metric_address0),
    .temp_trellis_metric_ce0(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_temp_trellis_metric_ce0),
    .temp_trellis_metric_q0(temp_trellis_metric_q0),
    .best_branch_out(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_best_branch_out),
    .best_branch_out_ap_vld(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_best_branch_out_ap_vld)
);

decoder_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5 grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_ap_start),
    .ap_done(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_ap_done),
    .ap_idle(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_ap_idle),
    .ap_ready(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_ap_ready),
    .temp_trellis_metric_address0(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_temp_trellis_metric_address0),
    .temp_trellis_metric_ce0(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_temp_trellis_metric_ce0),
    .temp_trellis_metric_q0(temp_trellis_metric_q0),
    .trellis_metric_address0(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_trellis_metric_address0),
    .trellis_metric_ce0(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_trellis_metric_ce0),
    .trellis_metric_we0(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_trellis_metric_we0),
    .trellis_metric_d0(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_trellis_metric_d0)
);

decoder_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4 grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_ap_start),
    .ap_done(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_ap_done),
    .ap_idle(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_ap_idle),
    .ap_ready(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_ap_ready),
    .temp_trellis_metric_address0(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_temp_trellis_metric_address0),
    .temp_trellis_metric_ce0(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_temp_trellis_metric_ce0),
    .temp_trellis_metric_q0(temp_trellis_metric_q0),
    .trellis_metric_address0(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_trellis_metric_address0),
    .trellis_metric_ce0(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_trellis_metric_ce0),
    .trellis_metric_we0(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_trellis_metric_we0),
    .trellis_metric_d0(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_trellis_metric_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state12) & (1'b0 == ap_block_state12_on_subcall_done))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state9) & (1'b1 == ap_CS_fsm_state8))) begin
            grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_ap_start_reg <= 1'b1;
        end else if ((grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_ap_ready == 1'b1)) begin
            grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_ap_start_reg <= 1'b0;
    end else begin
        if (((normal_flag_reg_587 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
            grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_ap_start_reg <= 1'b1;
        end else if ((grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_ap_ready == 1'b1)) begin
            grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_ap_start_reg <= 1'b0;
    end else begin
        if (((normal_flag_reg_587 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
            grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_ap_start_reg <= 1'b1;
        end else if ((grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_ap_ready == 1'b1)) begin
            grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((empty_26_reg_1935 == 6'd63)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_63;
        end else if ((empty_26_reg_1935 == 6'd62)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_62;
        end else if ((empty_26_reg_1935 == 6'd61)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_61;
        end else if ((empty_26_reg_1935 == 6'd60)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_60;
        end else if ((empty_26_reg_1935 == 6'd59)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_59;
        end else if ((empty_26_reg_1935 == 6'd58)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_58;
        end else if ((empty_26_reg_1935 == 6'd57)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_57;
        end else if ((empty_26_reg_1935 == 6'd56)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_56;
        end else if ((empty_26_reg_1935 == 6'd55)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_55;
        end else if ((empty_26_reg_1935 == 6'd54)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_54;
        end else if ((empty_26_reg_1935 == 6'd53)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_53;
        end else if ((empty_26_reg_1935 == 6'd52)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_52;
        end else if ((empty_26_reg_1935 == 6'd51)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_51;
        end else if ((empty_26_reg_1935 == 6'd50)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_50;
        end else if ((empty_26_reg_1935 == 6'd49)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_49;
        end else if ((empty_26_reg_1935 == 6'd48)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_48;
        end else if ((empty_26_reg_1935 == 6'd47)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_47;
        end else if ((empty_26_reg_1935 == 6'd46)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_46;
        end else if ((empty_26_reg_1935 == 6'd45)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_45;
        end else if ((empty_26_reg_1935 == 6'd44)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_44;
        end else if ((empty_26_reg_1935 == 6'd43)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_43;
        end else if ((empty_26_reg_1935 == 6'd42)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_42;
        end else if ((empty_26_reg_1935 == 6'd41)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_41;
        end else if ((empty_26_reg_1935 == 6'd40)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_40;
        end else if ((empty_26_reg_1935 == 6'd39)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_39;
        end else if ((empty_26_reg_1935 == 6'd38)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_38;
        end else if ((empty_26_reg_1935 == 6'd37)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_37;
        end else if ((empty_26_reg_1935 == 6'd36)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_36;
        end else if ((empty_26_reg_1935 == 6'd35)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_35;
        end else if ((empty_26_reg_1935 == 6'd34)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_34;
        end else if ((empty_26_reg_1935 == 6'd33)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_33;
        end else if ((empty_26_reg_1935 == 6'd32)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_32;
        end else if ((empty_26_reg_1935 == 6'd31)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_31;
        end else if ((empty_26_reg_1935 == 6'd30)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_30;
        end else if ((empty_26_reg_1935 == 6'd29)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_29;
        end else if ((empty_26_reg_1935 == 6'd28)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_28;
        end else if ((empty_26_reg_1935 == 6'd27)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_27;
        end else if ((empty_26_reg_1935 == 6'd26)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_26;
        end else if ((empty_26_reg_1935 == 6'd25)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_25;
        end else if ((empty_26_reg_1935 == 6'd24)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_24;
        end else if ((empty_26_reg_1935 == 6'd23)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_23;
        end else if ((empty_26_reg_1935 == 6'd22)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_22;
        end else if ((empty_26_reg_1935 == 6'd21)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_21;
        end else if ((empty_26_reg_1935 == 6'd20)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_20;
        end else if ((empty_26_reg_1935 == 6'd19)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_19;
        end else if ((empty_26_reg_1935 == 6'd18)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_18;
        end else if ((empty_26_reg_1935 == 6'd17)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_17;
        end else if ((empty_26_reg_1935 == 6'd16)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_16;
        end else if ((empty_26_reg_1935 == 6'd15)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_15;
        end else if ((empty_26_reg_1935 == 6'd14)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_14;
        end else if ((empty_26_reg_1935 == 6'd13)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_13;
        end else if ((empty_26_reg_1935 == 6'd12)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_12;
        end else if ((empty_26_reg_1935 == 6'd11)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_11;
        end else if ((empty_26_reg_1935 == 6'd10)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_10;
        end else if ((empty_26_reg_1935 == 6'd9)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_9;
        end else if ((empty_26_reg_1935 == 6'd8)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_8;
        end else if ((empty_26_reg_1935 == 6'd7)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_7;
        end else if ((empty_26_reg_1935 == 6'd6)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_6;
        end else if ((empty_26_reg_1935 == 6'd5)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_5;
        end else if ((empty_26_reg_1935 == 6'd4)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_4;
        end else if ((empty_26_reg_1935 == 6'd3)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_3;
        end else if ((empty_26_reg_1935 == 6'd2)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_2;
        end else if ((empty_26_reg_1935 == 6'd1)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_1;
        end else if ((empty_26_reg_1935 == 6'd0)) begin
            UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        if ((icmp_ln177_reg_1996 == 1'd1)) begin
            cmp227_pn_in_reg_742 <= down_reg_1990;
        end else if ((icmp_ln177_reg_1996 == 1'd0)) begin
            cmp227_pn_in_reg_742 <= up_reg_1984;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1))) & (1'b1 == ap_CS_fsm_state2) & ((t_load_reg_1891 == 1'd1) | (icmp_ln136_fu_789_p2 == 1'd1)))) begin
        i_1_fu_362 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        i_1_fu_362 <= add_ln166_reg_1930;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (t_load_load_fu_772_p1 == 1'd0))) begin
        i_fu_358 <= 7'd0;
    end else if ((~(((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1))) & (1'b1 == ap_CS_fsm_state2) & (t_load_reg_1891 == 1'd0) & (icmp_ln136_fu_789_p2 == 1'd0))) begin
        i_fu_358 <= add_ln136_fu_795_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1))) & (1'b1 == ap_CS_fsm_state2) & ((t_load_reg_1891 == 1'd1) | (icmp_ln136_fu_789_p2 == 1'd1)))) begin
        normal_flag_reg_587 <= 1'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        normal_flag_reg_587 <= normal_flag_1_reg_2202;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        if ((icmp_ln177_reg_1996 == 1'd1)) begin
            storemerge14_reg_732 <= or_ln223_fu_1472_p2;
        end else if ((icmp_ln177_reg_1996 == 1'd0)) begin
            storemerge14_reg_732 <= r_V_fu_1464_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln166_reg_1930 <= add_ln166_fu_1008_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        best_metric_reg_2207 <= temp_trellis_metric_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        down_reg_1990 <= down_fu_1196_p2;
        icmp_ln177_reg_1996 <= icmp_ln177_fu_1202_p2;
        up_reg_1984 <= up_fu_1180_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln166_fu_1002_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        empty_26_reg_1935 <= empty_26_fu_1014_p1;
        temp_trellis_metric_addr_1_reg_1969 <= zext_ln130_fu_992_p1;
        temp_trellis_survivor_V_addr_1_reg_1974 <= zext_ln130_fu_992_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        normal_flag_1_reg_2202 <= normal_flag_1_fu_1488_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1))) & (1'b1 == ap_CS_fsm_state2) & (t_load_reg_1891 == 1'd0) & (icmp_ln136_fu_789_p2 == 1'd1))) begin
        t <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        t_load_reg_1891 <= t;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & ((t_load_reg_1891 == 1'd1) | (icmp_ln136_fu_789_p2 == 1'd1)))) begin
        tmp_10_reg_1921 <= y1301_dout;
        tmp_9_reg_1915 <= y0300_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_0 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_1 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd10) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_10 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd11) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_11 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd12) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_12 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd13) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_13 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd14) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_14 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd15) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_15 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd16) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_16 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd17) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_17 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd18) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_18 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd19) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_19 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd2) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_2 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd20) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_20 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd21) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_21 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd22) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_22 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd23) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_23 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd24) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_24 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd25) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_25 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd26) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_26 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd27) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_27 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd28) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_28 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd29) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_29 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd3) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_3 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd30) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_30 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd31) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_31 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd32) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_32 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd33) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_33 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd34) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_34 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd35) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_35 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd36) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_36 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd37) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_37 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd38) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_38 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd39) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_39 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd4) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_4 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd40) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_40 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd41) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_41 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd42) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_42 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd43) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_43 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd44) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_44 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd45) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_45 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd46) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_46 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd47) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_47 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd48) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_48 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd49) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_49 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd5) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_5 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd50) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_50 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd51) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_51 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd52) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_52 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd53) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_53 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd54) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_54 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd55) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_55 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd56) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_56 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd57) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_57 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd58) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_58 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd59) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_59 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd6) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_6 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd60) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_60 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd61) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_61 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd62) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_62 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd63) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_63 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd7) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_7 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd8) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_8 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_26_reg_1935 == 6'd9) & (1'b1 == ap_CS_fsm_state6))) begin
        trellis_survivor_V_9 <= trunc_ln186_fu_1478_p1;
    end
end

always @ (*) begin
    if ((grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state12_on_subcall_done)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1)))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) & (1'b0 == ap_block_state12_on_subcall_done))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) & (1'b0 == ap_block_state12_on_subcall_done))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln177_reg_1996 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln177_reg_1996 == 1'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
        temp_trellis_metric_address0 = temp_trellis_metric_addr_1_reg_1969;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_trellis_metric_address0 = 64'd0;
    end else if (((normal_flag_reg_587 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        temp_trellis_metric_address0 = grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_temp_trellis_metric_address0;
    end else if (((normal_flag_reg_587 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        temp_trellis_metric_address0 = grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_temp_trellis_metric_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        temp_trellis_metric_address0 = grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_temp_trellis_metric_address0;
    end else begin
        temp_trellis_metric_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln177_reg_1996 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln177_reg_1996 == 1'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
        temp_trellis_metric_ce0 = 1'b1;
    end else if (((normal_flag_reg_587 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        temp_trellis_metric_ce0 = grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_temp_trellis_metric_ce0;
    end else if (((normal_flag_reg_587 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        temp_trellis_metric_ce0 = grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_temp_trellis_metric_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        temp_trellis_metric_ce0 = grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_temp_trellis_metric_ce0;
    end else begin
        temp_trellis_metric_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        if ((icmp_ln177_reg_1996 == 1'd1)) begin
            temp_trellis_metric_d0 = down_reg_1990;
        end else if ((icmp_ln177_reg_1996 == 1'd0)) begin
            temp_trellis_metric_d0 = up_reg_1984;
        end else begin
            temp_trellis_metric_d0 = 'bx;
        end
    end else begin
        temp_trellis_metric_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln177_reg_1996 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln177_reg_1996 == 1'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
        temp_trellis_metric_we0 = 1'b1;
    end else begin
        temp_trellis_metric_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        temp_trellis_survivor_V_address0 = temp_trellis_survivor_V_addr_1_reg_1974;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        temp_trellis_survivor_V_address0 = 64'd0;
    end else begin
        temp_trellis_survivor_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        temp_trellis_survivor_V_ce0 = 1'b1;
    end else begin
        temp_trellis_survivor_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        temp_trellis_survivor_V_d0 = storemerge14_reg_732;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        temp_trellis_survivor_V_d0 = 33'd0;
    end else begin
        temp_trellis_survivor_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        temp_trellis_survivor_V_we0 = 1'b1;
    end else begin
        temp_trellis_survivor_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        trellis_metric_address0 = p_pn13_fu_1129_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (t_load_reg_1891 == 1'd0) & (icmp_ln136_fu_789_p2 == 1'd1))) begin
        trellis_metric_address0 = 6'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (t_load_reg_1891 == 1'd0) & (icmp_ln136_fu_789_p2 == 1'd0))) begin
        trellis_metric_address0 = zext_ln136_fu_784_p1;
    end else if (((normal_flag_reg_587 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        trellis_metric_address0 = grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_trellis_metric_address0;
    end else if (((normal_flag_reg_587 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        trellis_metric_address0 = grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_trellis_metric_address0;
    end else begin
        trellis_metric_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~(((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1))) & (1'b1 == ap_CS_fsm_state2) & (t_load_reg_1891 == 1'd0) & (icmp_ln136_fu_789_p2 == 1'd0)) | (~(((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1))) & (1'b1 == ap_CS_fsm_state2) & (t_load_reg_1891 == 1'd0) & (icmp_ln136_fu_789_p2 == 1'd1)))) begin
        trellis_metric_ce0 = 1'b1;
    end else if (((normal_flag_reg_587 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        trellis_metric_ce0 = grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_trellis_metric_ce0;
    end else if (((normal_flag_reg_587 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        trellis_metric_ce0 = grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_trellis_metric_ce0;
    end else begin
        trellis_metric_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        trellis_metric_ce1 = 1'b1;
    end else begin
        trellis_metric_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (t_load_reg_1891 == 1'd0) & (icmp_ln136_fu_789_p2 == 1'd1))) begin
        trellis_metric_d0 = 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (t_load_reg_1891 == 1'd0) & (icmp_ln136_fu_789_p2 == 1'd0))) begin
        trellis_metric_d0 = 32'd500;
    end else if (((normal_flag_reg_587 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        trellis_metric_d0 = grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_trellis_metric_d0;
    end else if (((normal_flag_reg_587 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        trellis_metric_d0 = grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_trellis_metric_d0;
    end else begin
        trellis_metric_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1))) & (1'b1 == ap_CS_fsm_state2) & (t_load_reg_1891 == 1'd0) & (icmp_ln136_fu_789_p2 == 1'd0)) | (~(((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1))) & (1'b1 == ap_CS_fsm_state2) & (t_load_reg_1891 == 1'd0) & (icmp_ln136_fu_789_p2 == 1'd1)))) begin
        trellis_metric_we0 = 1'b1;
    end else if (((normal_flag_reg_587 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        trellis_metric_we0 = grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_trellis_metric_we0;
    end else if (((normal_flag_reg_587 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        trellis_metric_we0 = grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_trellis_metric_we0;
    end else begin
        trellis_metric_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        trellis_table_0_0_address0 = zext_ln130_fu_992_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        trellis_table_0_0_address0 = zext_ln152_fu_833_p1;
    end else begin
        trellis_table_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~(((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1))) & (1'b1 == ap_CS_fsm_state2)))) begin
        trellis_table_0_0_ce0 = 1'b1;
    end else begin
        trellis_table_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1))) & (1'b1 == ap_CS_fsm_state2))) begin
        trellis_table_0_0_ce1 = 1'b1;
    end else begin
        trellis_table_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1))) & (icmp_ln137_fu_811_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (t_load_reg_1891 == 1'd0) & (icmp_ln136_fu_789_p2 == 1'd0))) begin
        trellis_table_0_0_we0 = 1'b1;
    end else begin
        trellis_table_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1))) & (icmp_ln137_fu_811_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (t_load_reg_1891 == 1'd0) & (icmp_ln136_fu_789_p2 == 1'd0))) begin
        trellis_table_0_0_we1 = 1'b1;
    end else begin
        trellis_table_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        trellis_table_0_1_address0 = zext_ln130_fu_992_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        trellis_table_0_1_address0 = zext_ln152_fu_833_p1;
    end else begin
        trellis_table_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~(((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1))) & (1'b1 == ap_CS_fsm_state2)))) begin
        trellis_table_0_1_ce0 = 1'b1;
    end else begin
        trellis_table_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1))) & (1'b1 == ap_CS_fsm_state2))) begin
        trellis_table_0_1_ce1 = 1'b1;
    end else begin
        trellis_table_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1))) & (icmp_ln137_fu_811_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (t_load_reg_1891 == 1'd0) & (icmp_ln136_fu_789_p2 == 1'd0))) begin
        trellis_table_0_1_we0 = 1'b1;
    end else begin
        trellis_table_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1))) & (icmp_ln137_fu_811_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (t_load_reg_1891 == 1'd0) & (icmp_ln136_fu_789_p2 == 1'd0))) begin
        trellis_table_0_1_we1 = 1'b1;
    end else begin
        trellis_table_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        trellis_table_1_0_address0 = zext_ln130_fu_992_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        trellis_table_1_0_address0 = zext_ln152_fu_833_p1;
    end else begin
        trellis_table_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~(((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1))) & (1'b1 == ap_CS_fsm_state2)))) begin
        trellis_table_1_0_ce0 = 1'b1;
    end else begin
        trellis_table_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1))) & (1'b1 == ap_CS_fsm_state2))) begin
        trellis_table_1_0_ce1 = 1'b1;
    end else begin
        trellis_table_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1))) & (icmp_ln137_fu_811_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (t_load_reg_1891 == 1'd0) & (icmp_ln136_fu_789_p2 == 1'd0))) begin
        trellis_table_1_0_we0 = 1'b1;
    end else begin
        trellis_table_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1))) & (icmp_ln137_fu_811_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (t_load_reg_1891 == 1'd0) & (icmp_ln136_fu_789_p2 == 1'd0))) begin
        trellis_table_1_0_we1 = 1'b1;
    end else begin
        trellis_table_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        trellis_table_1_1_address0 = zext_ln130_fu_992_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        trellis_table_1_1_address0 = zext_ln152_fu_833_p1;
    end else begin
        trellis_table_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~(((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1))) & (1'b1 == ap_CS_fsm_state2)))) begin
        trellis_table_1_1_ce0 = 1'b1;
    end else begin
        trellis_table_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1))) & (1'b1 == ap_CS_fsm_state2))) begin
        trellis_table_1_1_ce1 = 1'b1;
    end else begin
        trellis_table_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1))) & (icmp_ln137_fu_811_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (t_load_reg_1891 == 1'd0) & (icmp_ln136_fu_789_p2 == 1'd0))) begin
        trellis_table_1_1_we0 = 1'b1;
    end else begin
        trellis_table_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1))) & (icmp_ln137_fu_811_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (t_load_reg_1891 == 1'd0) & (icmp_ln136_fu_789_p2 == 1'd0))) begin
        trellis_table_1_1_we1 = 1'b1;
    end else begin
        trellis_table_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & ((t_load_reg_1891 == 1'd1) | (icmp_ln136_fu_789_p2 == 1'd1)))) begin
        y0300_blk_n = y0300_empty_n;
    end else begin
        y0300_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1))) & (ap_predicate_op83_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        y0300_read = 1'b1;
    end else begin
        y0300_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & ((t_load_reg_1891 == 1'd1) | (icmp_ln136_fu_789_p2 == 1'd1)))) begin
        y1301_blk_n = y1301_empty_n;
    end else begin
        y1301_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1))) & (ap_predicate_op84_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        y1301_read = 1'b1;
    end else begin
        y1301_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~(((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1))) & (1'b1 == ap_CS_fsm_state2) & ((t_load_reg_1891 == 1'd1) | (icmp_ln136_fu_789_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~(((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1))) & (1'b1 == ap_CS_fsm_state2) & (t_load_reg_1891 == 1'd0) & (icmp_ln136_fu_789_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln166_fu_1002_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (1'b0 == ap_block_state12_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln136_fu_795_p2 = (i_fu_358 + 7'd1);

assign add_ln166_fu_1008_p2 = (i_1_fu_362 + 7'd1);

assign add_ln168_fu_1026_p2 = ($signed(zext_ln168_1_fu_1022_p1) + $signed(7'd127));

assign add_ln173_fu_1170_p2 = (zext_ln170_fu_1148_p1 + zext_ln168_fu_1139_p1);

assign add_ln174_fu_1186_p2 = (zext_ln167_fu_1166_p1 + zext_ln170_1_fu_1157_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_NS_fsm_state9 = ap_NS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state12_on_subcall_done = (((normal_flag_reg_587 == 1'd1) & (grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_ap_done == 1'b0)) | ((normal_flag_reg_587 == 1'd0) & (grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_ap_done == 1'b0)));
end

always @ (*) begin
    ap_block_state2 = (((y1301_empty_n == 1'b0) & (ap_predicate_op84_read_state2 == 1'b1)) | ((y0300_empty_n == 1'b0) & (ap_predicate_op83_read_state2 == 1'b1)));
end

always @ (*) begin
    ap_predicate_op83_read_state2 = ((t_load_reg_1891 == 1'd1) | (icmp_ln136_fu_789_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op84_read_state2 = ((t_load_reg_1891 == 1'd1) | (icmp_ln136_fu_789_p2 == 1'd1));
end

assign ap_return = grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_best_branch_out;

assign div185_udiv_cast_fu_1096_p1 = div185_udiv_fu_1086_p4;

assign div185_udiv_fu_1086_p4 = {{i_1_fu_362[5:1]}};

assign down_fu_1196_p2 = (trellis_metric_q1 + zext_ln126_1_fu_1192_p1);

assign empty_26_fu_1014_p1 = i_1_fu_362[5:0];

assign empty_27_fu_1018_p1 = i_1_fu_362[0:0];

assign grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_ap_start = grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3_fu_751_ap_start_reg;

assign grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_ap_start = grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4_fu_765_ap_start_reg;

assign grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_ap_start = grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_221_5_fu_758_ap_start_reg;

assign icmp_ln136_fu_789_p2 = ((i_fu_358 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln137_fu_811_p2 = ((tmp_fu_801_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln166_fu_1002_p2 = ((i_1_fu_362 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln177_fu_1202_p2 = (($signed(up_fu_1180_p2) > $signed(down_fu_1196_p2)) ? 1'b1 : 1'b0);

assign icmp_ln186_fu_1482_p2 = (($signed(cmp227_pn_in_reg_742) > $signed(32'd100000000)) ? 1'b1 : 1'b0);

assign normal_flag_1_fu_1488_p2 = (normal_flag_reg_587 | icmp_ln186_fu_1482_p2);

assign ns_0_fu_825_p3 = {{trunc_ln147_1_fu_821_p1}, {1'd0}};

assign ns_1_fu_841_p2 = (ns_0_fu_825_p3 | 6'd1);

assign or_ln223_fu_1472_p2 = (r_V_fu_1464_p3 | 33'd1);

assign or_ln_fu_1100_p3 = {{1'd1}, {div185_udiv_fu_1086_p4}};

assign p_pn13_fu_1129_p1 = p_pn13_v_fu_1121_p3;

assign p_pn13_v_fu_1121_p3 = ((empty_27_fu_1018_p1[0:0] == 1'b1) ? select_ln168_fu_1072_p3 : div185_udiv_cast_fu_1096_p1);

assign p_pn_fu_1116_p1 = p_pn_v_fu_1108_p3;

assign p_pn_v_fu_1108_p3 = ((empty_27_fu_1018_p1[0:0] == 1'b1) ? xor_ln170_2_fu_1080_p2 : or_ln_fu_1100_p3);

assign r_V_fu_1464_p3 = {{UnifiedRetVal_i_i_reg_599}, {1'd0}};

assign select_ln168_fu_1072_p3 = ((tmp_8_fu_1032_p3[0:0] == 1'b1) ? sub_ln168_1_fu_1056_p2 : trunc_ln168_2_fu_1062_p4);

assign sub_ln168_1_fu_1056_p2 = (6'd0 - trunc_ln168_1_fu_1046_p4);

assign sub_ln168_fu_1040_p2 = (7'd1 - zext_ln168_1_fu_1022_p1);

assign t_load_load_fu_772_p1 = t;

assign tmp_2_fu_855_p3 = i_fu_358[32'd1];

assign tmp_3_fu_863_p3 = i_fu_358[32'd2];

assign tmp_4_fu_871_p3 = i_fu_358[32'd4];

assign tmp_5_fu_879_p3 = i_fu_358[32'd5];

assign tmp_8_fu_1032_p3 = add_ln168_fu_1026_p2[32'd6];

assign tmp_fu_801_p4 = {{i_fu_358[6:5]}};

assign trellis_metric_address1 = p_pn_fu_1116_p1;

assign trellis_table_0_0_address1 = zext_ln148_fu_847_p1;

assign trellis_table_0_1_address1 = zext_ln148_fu_847_p1;

assign trellis_table_1_0_address1 = zext_ln148_fu_847_p1;

assign trellis_table_1_1_address1 = zext_ln148_fu_847_p1;

assign trunc_ln147_1_fu_821_p1 = i_fu_358[4:0];

assign trunc_ln147_fu_817_p1 = i_fu_358[0:0];

assign trunc_ln168_1_fu_1046_p4 = {{sub_ln168_fu_1040_p2[6:1]}};

assign trunc_ln168_2_fu_1062_p4 = {{add_ln168_fu_1026_p2[6:1]}};

assign trunc_ln186_fu_1478_p1 = storemerge14_reg_732[31:0];

assign up_fu_1180_p2 = (trellis_metric_q0 + zext_ln126_fu_1176_p1);

assign xor_ln148_1_fu_933_p2 = (xor_ln153_1_fu_893_p2 ^ tmp_4_fu_871_p3);

assign xor_ln148_2_fu_939_p2 = (xor_ln148_fu_927_p2 ^ xor_ln148_1_fu_933_p2);

assign xor_ln148_fu_927_p2 = (tmp_3_fu_863_p3 ^ 1'd1);

assign xor_ln149_1_fu_953_p2 = (trunc_ln147_fu_817_p1 ^ tmp_5_fu_879_p3);

assign xor_ln149_2_fu_959_p2 = (xor_ln149_1_fu_953_p2 ^ tmp_3_fu_863_p3);

assign xor_ln149_3_fu_965_p2 = (xor_ln149_fu_947_p2 ^ xor_ln149_2_fu_959_p2);

assign xor_ln149_fu_947_p2 = (tmp_2_fu_855_p3 ^ 1'd1);

assign xor_ln152_1_fu_913_p2 = (tmp_5_fu_879_p3 ^ tmp_4_fu_871_p3);

assign xor_ln152_2_fu_919_p2 = (xor_ln152_fu_907_p2 ^ xor_ln152_1_fu_913_p2);

assign xor_ln152_fu_907_p2 = (tmp_3_fu_863_p3 ^ tmp_2_fu_855_p3);

assign xor_ln153_1_fu_893_p2 = (tmp_5_fu_879_p3 ^ tmp_2_fu_855_p3);

assign xor_ln153_2_fu_899_p2 = (xor_ln153_fu_887_p2 ^ xor_ln153_1_fu_893_p2);

assign xor_ln153_fu_887_p2 = (trunc_ln147_fu_817_p1 ^ tmp_3_fu_863_p3);

assign xor_ln168_1_fu_1143_p2 = (trellis_table_0_1_q0 ^ tmp_10_reg_1921);

assign xor_ln168_fu_1134_p2 = (trellis_table_0_0_q0 ^ tmp_9_reg_1915);

assign xor_ln170_1_fu_1161_p2 = (trellis_table_1_1_q0 ^ tmp_10_reg_1921);

assign xor_ln170_2_fu_1080_p2 = (select_ln168_fu_1072_p3 ^ 6'd32);

assign xor_ln170_fu_1152_p2 = (trellis_table_1_0_q0 ^ tmp_9_reg_1915);

assign zext_ln126_1_fu_1192_p1 = add_ln174_fu_1186_p2;

assign zext_ln126_fu_1176_p1 = add_ln173_fu_1170_p2;

assign zext_ln130_fu_992_p1 = i_1_fu_362;

assign zext_ln136_fu_784_p1 = i_fu_358;

assign zext_ln148_fu_847_p1 = ns_1_fu_841_p2;

assign zext_ln152_fu_833_p1 = ns_0_fu_825_p3;

assign zext_ln167_fu_1166_p1 = xor_ln170_1_fu_1161_p2;

assign zext_ln168_1_fu_1022_p1 = empty_26_fu_1014_p1;

assign zext_ln168_fu_1139_p1 = xor_ln168_fu_1134_p2;

assign zext_ln170_1_fu_1157_p1 = xor_ln170_fu_1152_p2;

assign zext_ln170_fu_1148_p1 = xor_ln168_1_fu_1143_p2;

endmodule //decoder_decoder_bit_Block_split148_proc3
