Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:17:31 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/diffeq1/post_route_timing_summary.rpt
| Design       : diffeq_paj_convert
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 161 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.282     -186.354                     79                  554        0.125        0.000                      0                  554        4.500        0.000                       0                   209  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -4.282     -186.354                     79                  554        0.125        0.000                      0                  554        4.500        0.000                       0                   209  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           79  Failing Endpoints,  Worst Slack       -4.282ns,  Total Violation     -186.354ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.282ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.214ns  (logic 10.523ns (74.033%)  route 3.691ns (25.967%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=217, unset)          0.704     0.704    clk
    DSP48_X2Y31          DSP48E1                                      r  temp__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     3.802 r  temp__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.804    temp__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     4.911 r  temp__1/P[0]
                         net (fo=2, routed)           0.789     5.700    temp__1_n_105
    SLICE_X34Y71         LUT2 (Prop_lut2_I0_O)        0.097     5.797 r  u_var2_i_62/O
                         net (fo=1, routed)           0.000     5.797    u_var2_i_62_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.199 r  u_var2_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.199    u_var2_i_34_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.291 r  u_var2_i_29/CO[3]
                         net (fo=1, routed)           0.000     6.291    u_var2_i_29_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.528 r  u_var2_i_24/O[3]
                         net (fo=6, routed)           0.415     6.942    B[27]
    SLICE_X35Y73         LUT2 (Prop_lut2_I1_O)        0.222     7.164 r  u_var2_i_30__0/O
                         net (fo=1, routed)           0.000     7.164    u_var2_i_30__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.463 r  u_var2_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.463    u_var2_i_3__1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.697 r  u_var2_i_2__1/O[3]
                         net (fo=1, routed)           0.499     8.197    u_var3[31]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_B[14]_P[4])
                                                      2.827    11.024 r  u_var2/P[4]
                         net (fo=1, routed)           0.683    11.707    u_var2_n_101
    SLICE_X36Y73         LUT2 (Prop_lut2_I1_O)        0.097    11.804 r  u_var[27]_i_15/O
                         net (fo=1, routed)           0.000    11.804    u_var[27]_i_15_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.206 r  u_var_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.206    u_var_reg[27]_i_11_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    12.386 f  u_var_reg[31]_i_12/O[2]
                         net (fo=2, routed)           0.396    12.782    u_var_reg[31]_i_12_n_5
    SLICE_X37Y74         LUT3 (Prop_lut3_I0_O)        0.235    13.017 r  u_var[27]_i_3/O
                         net (fo=2, routed)           0.461    13.478    u_var[27]_i_3_n_0
    SLICE_X37Y74         LUT4 (Prop_lut4_I3_O)        0.240    13.718 r  u_var[27]_i_7/O
                         net (fo=1, routed)           0.000    13.718    u_var[27]_i_7_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    14.017 r  u_var_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.007    14.024    u_var_reg[27]_i_2_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    14.254 r  u_var_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.192    14.447    u_var0[29]
    SLICE_X39Y75         LUT3 (Prop_lut3_I0_O)        0.225    14.672 r  u_var[29]_i_1/O
                         net (fo=2, routed)           0.246    14.918    u_var[29]
    SLICE_X38Y74         FDRE                                         r  psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=217, unset)          0.669    10.669    clk
    SLICE_X38Y74         FDRE                                         r  psdsp_2/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X38Y74         FDRE (Setup_fdre_C_D)        0.002    10.635    psdsp_2
  -------------------------------------------------------------------
                         required time                         10.635    
                         arrival time                         -14.918    
  -------------------------------------------------------------------
                         slack                                 -4.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 y_var_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Youtport_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.301%)  route 0.089ns (38.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=217, unset)          0.411     0.411    clk
    SLICE_X33Y74         FDRE                                         r  y_var_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  y_var_reg[31]/Q
                         net (fo=3, routed)           0.089     0.641    y_var_reg[31]
    SLICE_X32Y74         FDRE                                         r  Youtport_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=217, unset)          0.432     0.432    clk
    SLICE_X32Y74         FDRE                                         r  Youtport_reg[31]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y74         FDRE (Hold_fdre_C_D)         0.083     0.515    Youtport_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y69  Uoutport_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y69  Uoutport_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y69  Uoutport_reg[0]/C



