
BTL_Nhung.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008148  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000448  08008258  08008258  00009258  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080086a0  080086a0  0000a210  2**0
                  CONTENTS
  4 .ARM          00000008  080086a0  080086a0  000096a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080086a8  080086a8  0000a210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080086a8  080086a8  000096a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080086ac  080086ac  000096ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000210  20000000  080086b0  0000a000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003d4  20000210  080088c0  0000a210  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005e4  080088c0  0000a5e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a210  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000806f  00000000  00000000  0000a239  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000183d  00000000  00000000  000122a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008e0  00000000  00000000  00013ae8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006c3  00000000  00000000  000143c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017ebd  00000000  00000000  00014a8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ac51  00000000  00000000  0002c948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000852a3  00000000  00000000  00037599  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bc83c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003980  00000000  00000000  000bc880  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  000c0200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000210 	.word	0x20000210
 800012c:	00000000 	.word	0x00000000
 8000130:	08008240 	.word	0x08008240

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000214 	.word	0x20000214
 800014c:	08008240 	.word	0x08008240

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2uiz>:
 8001110:	0042      	lsls	r2, r0, #1
 8001112:	d20e      	bcs.n	8001132 <__aeabi_f2uiz+0x22>
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001118:	d30b      	bcc.n	8001132 <__aeabi_f2uiz+0x22>
 800111a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d409      	bmi.n	8001138 <__aeabi_f2uiz+0x28>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800112c:	fa23 f002 	lsr.w	r0, r3, r2
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr
 8001138:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800113c:	d101      	bne.n	8001142 <__aeabi_f2uiz+0x32>
 800113e:	0242      	lsls	r2, r0, #9
 8001140:	d102      	bne.n	8001148 <__aeabi_f2uiz+0x38>
 8001142:	f04f 30ff 	mov.w	r0, #4294967295
 8001146:	4770      	bx	lr
 8001148:	f04f 0000 	mov.w	r0, #0
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop

08001150 <CLCD_Delay>:
******************************************************************************************************************/
#include "CLCD_I2C.h"

//************************** Low Level Function ****************************************************************//
static void CLCD_Delay(uint16_t Time)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	4603      	mov	r3, r0
 8001158:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(Time);
 800115a:	88fb      	ldrh	r3, [r7, #6]
 800115c:	4618      	mov	r0, r3
 800115e:	f001 ffd7 	bl	8003110 <HAL_Delay>
}
 8001162:	bf00      	nop
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}

0800116a <CLCD_WriteI2C>:
static void CLCD_WriteI2C(CLCD_I2C_Name* LCD, uint8_t Data, uint8_t Mode)
{
 800116a:	b580      	push	{r7, lr}
 800116c:	b086      	sub	sp, #24
 800116e:	af02      	add	r7, sp, #8
 8001170:	6078      	str	r0, [r7, #4]
 8001172:	460b      	mov	r3, r1
 8001174:	70fb      	strb	r3, [r7, #3]
 8001176:	4613      	mov	r3, r2
 8001178:	70bb      	strb	r3, [r7, #2]
	char Data_H;
	char Data_L;
	uint8_t Data_I2C[4];
	Data_H = Data&0xF0;
 800117a:	78fb      	ldrb	r3, [r7, #3]
 800117c:	f023 030f 	bic.w	r3, r3, #15
 8001180:	73fb      	strb	r3, [r7, #15]
	Data_L = (Data<<4)&0xF0;
 8001182:	78fb      	ldrb	r3, [r7, #3]
 8001184:	011b      	lsls	r3, r3, #4
 8001186:	73bb      	strb	r3, [r7, #14]
	if(LCD->BACKLIGHT)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	7adb      	ldrb	r3, [r3, #11]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d007      	beq.n	80011a0 <CLCD_WriteI2C+0x36>
	{
		Data_H |= LCD_BACKLIGHT; 
 8001190:	7bfb      	ldrb	r3, [r7, #15]
 8001192:	f043 0308 	orr.w	r3, r3, #8
 8001196:	73fb      	strb	r3, [r7, #15]
		Data_L |= LCD_BACKLIGHT; 
 8001198:	7bbb      	ldrb	r3, [r7, #14]
 800119a:	f043 0308 	orr.w	r3, r3, #8
 800119e:	73bb      	strb	r3, [r7, #14]
	}
	if(Mode == CLCD_DATA)
 80011a0:	78bb      	ldrb	r3, [r7, #2]
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d108      	bne.n	80011b8 <CLCD_WriteI2C+0x4e>
	{
		Data_H |= LCD_RS;
 80011a6:	7bfb      	ldrb	r3, [r7, #15]
 80011a8:	f043 0301 	orr.w	r3, r3, #1
 80011ac:	73fb      	strb	r3, [r7, #15]
		Data_L |= LCD_RS;
 80011ae:	7bbb      	ldrb	r3, [r7, #14]
 80011b0:	f043 0301 	orr.w	r3, r3, #1
 80011b4:	73bb      	strb	r3, [r7, #14]
 80011b6:	e00a      	b.n	80011ce <CLCD_WriteI2C+0x64>
	}
	else if(Mode == CLCD_COMMAND)
 80011b8:	78bb      	ldrb	r3, [r7, #2]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d107      	bne.n	80011ce <CLCD_WriteI2C+0x64>
	{
		Data_H &= ~LCD_RS;
 80011be:	7bfb      	ldrb	r3, [r7, #15]
 80011c0:	f023 0301 	bic.w	r3, r3, #1
 80011c4:	73fb      	strb	r3, [r7, #15]
		Data_L &= ~LCD_RS;
 80011c6:	7bbb      	ldrb	r3, [r7, #14]
 80011c8:	f023 0301 	bic.w	r3, r3, #1
 80011cc:	73bb      	strb	r3, [r7, #14]
	}
	Data_I2C[0] = Data_H|LCD_EN;
 80011ce:	7bfb      	ldrb	r3, [r7, #15]
 80011d0:	f043 0304 	orr.w	r3, r3, #4
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	723b      	strb	r3, [r7, #8]
	CLCD_Delay(1);
 80011d8:	2001      	movs	r0, #1
 80011da:	f7ff ffb9 	bl	8001150 <CLCD_Delay>
	Data_I2C[1] = Data_H;
 80011de:	7bfb      	ldrb	r3, [r7, #15]
 80011e0:	727b      	strb	r3, [r7, #9]
	Data_I2C[2] = Data_L|LCD_EN;
 80011e2:	7bbb      	ldrb	r3, [r7, #14]
 80011e4:	f043 0304 	orr.w	r3, r3, #4
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	72bb      	strb	r3, [r7, #10]
	CLCD_Delay(1);
 80011ec:	2001      	movs	r0, #1
 80011ee:	f7ff ffaf 	bl	8001150 <CLCD_Delay>
	Data_I2C[3] = Data_L;
 80011f2:	7bbb      	ldrb	r3, [r7, #14]
 80011f4:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(LCD->I2C, LCD->ADDRESS, (uint8_t *)Data_I2C, sizeof(Data_I2C), 1000);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	6818      	ldr	r0, [r3, #0]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	791b      	ldrb	r3, [r3, #4]
 80011fe:	4619      	mov	r1, r3
 8001200:	f107 0208 	add.w	r2, r7, #8
 8001204:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001208:	9300      	str	r3, [sp, #0]
 800120a:	2304      	movs	r3, #4
 800120c:	f002 fb50 	bl	80038b0 <HAL_I2C_Master_Transmit>
}
 8001210:	bf00      	nop
 8001212:	3710      	adds	r7, #16
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}

08001218 <CLCD_I2C_Init>:


//************************** High Level Function ****************************************************************//
void CLCD_I2C_Init(CLCD_I2C_Name* LCD, I2C_HandleTypeDef* hi2c_CLCD, uint8_t Address, uint8_t Colums, uint8_t Rows)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b084      	sub	sp, #16
 800121c:	af00      	add	r7, sp, #0
 800121e:	60f8      	str	r0, [r7, #12]
 8001220:	60b9      	str	r1, [r7, #8]
 8001222:	4611      	mov	r1, r2
 8001224:	461a      	mov	r2, r3
 8001226:	460b      	mov	r3, r1
 8001228:	71fb      	strb	r3, [r7, #7]
 800122a:	4613      	mov	r3, r2
 800122c:	71bb      	strb	r3, [r7, #6]
	LCD->I2C = hi2c_CLCD;
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	68ba      	ldr	r2, [r7, #8]
 8001232:	601a      	str	r2, [r3, #0]
	LCD->ADDRESS = Address;
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	79fa      	ldrb	r2, [r7, #7]
 8001238:	711a      	strb	r2, [r3, #4]
	LCD->COLUMS = Colums;
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	79ba      	ldrb	r2, [r7, #6]
 800123e:	715a      	strb	r2, [r3, #5]
	LCD->ROWS = Rows;
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	7e3a      	ldrb	r2, [r7, #24]
 8001244:	719a      	strb	r2, [r3, #6]
	
	LCD->FUNCTIONSET = LCD_FUNCTIONSET|LCD_4BITMODE|LCD_2LINE|LCD_5x8DOTS;
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	2228      	movs	r2, #40	@ 0x28
 800124a:	729a      	strb	r2, [r3, #10]
	LCD->ENTRYMODE = LCD_ENTRYMODESET|LCD_ENTRYLEFT|LCD_ENTRYSHIFTDECREMENT;
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	2206      	movs	r2, #6
 8001250:	71da      	strb	r2, [r3, #7]
	LCD->DISPLAYCTRL = LCD_DISPLAYCONTROL|LCD_DISPLAYON|LCD_CURSOROFF|LCD_BLINKOFF;
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	220c      	movs	r2, #12
 8001256:	721a      	strb	r2, [r3, #8]
	LCD->CURSORSHIFT = LCD_CURSORSHIFT|LCD_CURSORMOVE|LCD_MOVERIGHT;
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	2214      	movs	r2, #20
 800125c:	725a      	strb	r2, [r3, #9]
	LCD->BACKLIGHT = LCD_BACKLIGHT;
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	2208      	movs	r2, #8
 8001262:	72da      	strb	r2, [r3, #11]

	CLCD_Delay(50);
 8001264:	2032      	movs	r0, #50	@ 0x32
 8001266:	f7ff ff73 	bl	8001150 <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 800126a:	2200      	movs	r2, #0
 800126c:	2133      	movs	r1, #51	@ 0x33
 800126e:	68f8      	ldr	r0, [r7, #12]
 8001270:	f7ff ff7b 	bl	800116a <CLCD_WriteI2C>
//	CLCD_Delay(5);
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 8001274:	2200      	movs	r2, #0
 8001276:	2133      	movs	r1, #51	@ 0x33
 8001278:	68f8      	ldr	r0, [r7, #12]
 800127a:	f7ff ff76 	bl	800116a <CLCD_WriteI2C>
	CLCD_Delay(5);
 800127e:	2005      	movs	r0, #5
 8001280:	f7ff ff66 	bl	8001150 <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x32, CLCD_COMMAND);
 8001284:	2200      	movs	r2, #0
 8001286:	2132      	movs	r1, #50	@ 0x32
 8001288:	68f8      	ldr	r0, [r7, #12]
 800128a:	f7ff ff6e 	bl	800116a <CLCD_WriteI2C>
	CLCD_Delay(5);
 800128e:	2005      	movs	r0, #5
 8001290:	f7ff ff5e 	bl	8001150 <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x20, CLCD_COMMAND);
 8001294:	2200      	movs	r2, #0
 8001296:	2120      	movs	r1, #32
 8001298:	68f8      	ldr	r0, [r7, #12]
 800129a:	f7ff ff66 	bl	800116a <CLCD_WriteI2C>
	CLCD_Delay(5);
 800129e:	2005      	movs	r0, #5
 80012a0:	f7ff ff56 	bl	8001150 <CLCD_Delay>
	
	CLCD_WriteI2C(LCD, LCD->ENTRYMODE,CLCD_COMMAND);
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	79db      	ldrb	r3, [r3, #7]
 80012a8:	2200      	movs	r2, #0
 80012aa:	4619      	mov	r1, r3
 80012ac:	68f8      	ldr	r0, [r7, #12]
 80012ae:	f7ff ff5c 	bl	800116a <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->DISPLAYCTRL,CLCD_COMMAND);
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	7a1b      	ldrb	r3, [r3, #8]
 80012b6:	2200      	movs	r2, #0
 80012b8:	4619      	mov	r1, r3
 80012ba:	68f8      	ldr	r0, [r7, #12]
 80012bc:	f7ff ff55 	bl	800116a <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->CURSORSHIFT,CLCD_COMMAND);
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	7a5b      	ldrb	r3, [r3, #9]
 80012c4:	2200      	movs	r2, #0
 80012c6:	4619      	mov	r1, r3
 80012c8:	68f8      	ldr	r0, [r7, #12]
 80012ca:	f7ff ff4e 	bl	800116a <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->FUNCTIONSET,CLCD_COMMAND);
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	7a9b      	ldrb	r3, [r3, #10]
 80012d2:	2200      	movs	r2, #0
 80012d4:	4619      	mov	r1, r3
 80012d6:	68f8      	ldr	r0, [r7, #12]
 80012d8:	f7ff ff47 	bl	800116a <CLCD_WriteI2C>
	
	CLCD_WriteI2C(LCD, LCD_CLEARDISPLAY,CLCD_COMMAND);
 80012dc:	2200      	movs	r2, #0
 80012de:	2101      	movs	r1, #1
 80012e0:	68f8      	ldr	r0, [r7, #12]
 80012e2:	f7ff ff42 	bl	800116a <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD_RETURNHOME,CLCD_COMMAND);
 80012e6:	2200      	movs	r2, #0
 80012e8:	2102      	movs	r1, #2
 80012ea:	68f8      	ldr	r0, [r7, #12]
 80012ec:	f7ff ff3d 	bl	800116a <CLCD_WriteI2C>
}
 80012f0:	bf00      	nop
 80012f2:	3710      	adds	r7, #16
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <CLCD_I2C_SetCursor>:
void CLCD_I2C_SetCursor(CLCD_I2C_Name* LCD, uint8_t Xpos, uint8_t Ypos)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
 8001300:	460b      	mov	r3, r1
 8001302:	70fb      	strb	r3, [r7, #3]
 8001304:	4613      	mov	r3, r2
 8001306:	70bb      	strb	r3, [r7, #2]
	uint8_t DRAM_ADDRESS = 0x00;
 8001308:	2300      	movs	r3, #0
 800130a:	73fb      	strb	r3, [r7, #15]
	if(Xpos >= LCD->COLUMS)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	795b      	ldrb	r3, [r3, #5]
 8001310:	78fa      	ldrb	r2, [r7, #3]
 8001312:	429a      	cmp	r2, r3
 8001314:	d303      	bcc.n	800131e <CLCD_I2C_SetCursor+0x26>
	{
		Xpos = LCD->COLUMS - 1;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	795b      	ldrb	r3, [r3, #5]
 800131a:	3b01      	subs	r3, #1
 800131c:	70fb      	strb	r3, [r7, #3]
	}
	if(Ypos >= LCD->ROWS)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	799b      	ldrb	r3, [r3, #6]
 8001322:	78ba      	ldrb	r2, [r7, #2]
 8001324:	429a      	cmp	r2, r3
 8001326:	d303      	bcc.n	8001330 <CLCD_I2C_SetCursor+0x38>
	{
		Ypos = LCD->ROWS -1;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	799b      	ldrb	r3, [r3, #6]
 800132c:	3b01      	subs	r3, #1
 800132e:	70bb      	strb	r3, [r7, #2]
	}
	if(Ypos == 0)
 8001330:	78bb      	ldrb	r3, [r7, #2]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d102      	bne.n	800133c <CLCD_I2C_SetCursor+0x44>
	{
		DRAM_ADDRESS = 0x00 + Xpos;
 8001336:	78fb      	ldrb	r3, [r7, #3]
 8001338:	73fb      	strb	r3, [r7, #15]
 800133a:	e013      	b.n	8001364 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 1)
 800133c:	78bb      	ldrb	r3, [r7, #2]
 800133e:	2b01      	cmp	r3, #1
 8001340:	d103      	bne.n	800134a <CLCD_I2C_SetCursor+0x52>
	{
		DRAM_ADDRESS = 0x40 + Xpos;
 8001342:	78fb      	ldrb	r3, [r7, #3]
 8001344:	3340      	adds	r3, #64	@ 0x40
 8001346:	73fb      	strb	r3, [r7, #15]
 8001348:	e00c      	b.n	8001364 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 2)
 800134a:	78bb      	ldrb	r3, [r7, #2]
 800134c:	2b02      	cmp	r3, #2
 800134e:	d103      	bne.n	8001358 <CLCD_I2C_SetCursor+0x60>
	{
		DRAM_ADDRESS = 0x14 + Xpos;
 8001350:	78fb      	ldrb	r3, [r7, #3]
 8001352:	3314      	adds	r3, #20
 8001354:	73fb      	strb	r3, [r7, #15]
 8001356:	e005      	b.n	8001364 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 3)
 8001358:	78bb      	ldrb	r3, [r7, #2]
 800135a:	2b03      	cmp	r3, #3
 800135c:	d102      	bne.n	8001364 <CLCD_I2C_SetCursor+0x6c>
	{
		DRAM_ADDRESS = 0x54 + Xpos;
 800135e:	78fb      	ldrb	r3, [r7, #3]
 8001360:	3354      	adds	r3, #84	@ 0x54
 8001362:	73fb      	strb	r3, [r7, #15]
	}
	CLCD_WriteI2C(LCD, LCD_SETDDRAMADDR|DRAM_ADDRESS, CLCD_COMMAND);
 8001364:	7bfb      	ldrb	r3, [r7, #15]
 8001366:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800136a:	b2db      	uxtb	r3, r3
 800136c:	2200      	movs	r2, #0
 800136e:	4619      	mov	r1, r3
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f7ff fefa 	bl	800116a <CLCD_WriteI2C>
}
 8001376:	bf00      	nop
 8001378:	3710      	adds	r7, #16
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}

0800137e <CLCD_I2C_WriteChar>:
void CLCD_I2C_WriteChar(CLCD_I2C_Name* LCD, char character)
{
 800137e:	b580      	push	{r7, lr}
 8001380:	b082      	sub	sp, #8
 8001382:	af00      	add	r7, sp, #0
 8001384:	6078      	str	r0, [r7, #4]
 8001386:	460b      	mov	r3, r1
 8001388:	70fb      	strb	r3, [r7, #3]
	CLCD_WriteI2C(LCD, character, CLCD_DATA);
 800138a:	78fb      	ldrb	r3, [r7, #3]
 800138c:	2201      	movs	r2, #1
 800138e:	4619      	mov	r1, r3
 8001390:	6878      	ldr	r0, [r7, #4]
 8001392:	f7ff feea 	bl	800116a <CLCD_WriteI2C>
}
 8001396:	bf00      	nop
 8001398:	3708      	adds	r7, #8
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}

0800139e <CLCD_I2C_WriteString>:
void CLCD_I2C_WriteString(CLCD_I2C_Name* LCD, char *String)
{
 800139e:	b580      	push	{r7, lr}
 80013a0:	b082      	sub	sp, #8
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	6078      	str	r0, [r7, #4]
 80013a6:	6039      	str	r1, [r7, #0]
	while(*String)CLCD_I2C_WriteChar(LCD, *String++);
 80013a8:	e007      	b.n	80013ba <CLCD_I2C_WriteString+0x1c>
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	1c5a      	adds	r2, r3, #1
 80013ae:	603a      	str	r2, [r7, #0]
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	4619      	mov	r1, r3
 80013b4:	6878      	ldr	r0, [r7, #4]
 80013b6:	f7ff ffe2 	bl	800137e <CLCD_I2C_WriteChar>
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d1f3      	bne.n	80013aa <CLCD_I2C_WriteString+0xc>
}
 80013c2:	bf00      	nop
 80013c4:	bf00      	nop
 80013c6:	3708      	adds	r7, #8
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}

080013cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013d0:	4b04      	ldr	r3, [pc, #16]	@ (80013e4 <__NVIC_GetPriorityGrouping+0x18>)
 80013d2:	68db      	ldr	r3, [r3, #12]
 80013d4:	0a1b      	lsrs	r3, r3, #8
 80013d6:	f003 0307 	and.w	r3, r3, #7
}
 80013da:	4618      	mov	r0, r3
 80013dc:	46bd      	mov	sp, r7
 80013de:	bc80      	pop	{r7}
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	e000ed00 	.word	0xe000ed00

080013e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	4603      	mov	r3, r0
 80013f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	db0b      	blt.n	8001412 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013fa:	79fb      	ldrb	r3, [r7, #7]
 80013fc:	f003 021f 	and.w	r2, r3, #31
 8001400:	4906      	ldr	r1, [pc, #24]	@ (800141c <__NVIC_EnableIRQ+0x34>)
 8001402:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001406:	095b      	lsrs	r3, r3, #5
 8001408:	2001      	movs	r0, #1
 800140a:	fa00 f202 	lsl.w	r2, r0, r2
 800140e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001412:	bf00      	nop
 8001414:	370c      	adds	r7, #12
 8001416:	46bd      	mov	sp, r7
 8001418:	bc80      	pop	{r7}
 800141a:	4770      	bx	lr
 800141c:	e000e100 	.word	0xe000e100

08001420 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	4603      	mov	r3, r0
 8001428:	6039      	str	r1, [r7, #0]
 800142a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800142c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001430:	2b00      	cmp	r3, #0
 8001432:	db0a      	blt.n	800144a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	b2da      	uxtb	r2, r3
 8001438:	490c      	ldr	r1, [pc, #48]	@ (800146c <__NVIC_SetPriority+0x4c>)
 800143a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800143e:	0112      	lsls	r2, r2, #4
 8001440:	b2d2      	uxtb	r2, r2
 8001442:	440b      	add	r3, r1
 8001444:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001448:	e00a      	b.n	8001460 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	b2da      	uxtb	r2, r3
 800144e:	4908      	ldr	r1, [pc, #32]	@ (8001470 <__NVIC_SetPriority+0x50>)
 8001450:	79fb      	ldrb	r3, [r7, #7]
 8001452:	f003 030f 	and.w	r3, r3, #15
 8001456:	3b04      	subs	r3, #4
 8001458:	0112      	lsls	r2, r2, #4
 800145a:	b2d2      	uxtb	r2, r2
 800145c:	440b      	add	r3, r1
 800145e:	761a      	strb	r2, [r3, #24]
}
 8001460:	bf00      	nop
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	bc80      	pop	{r7}
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop
 800146c:	e000e100 	.word	0xe000e100
 8001470:	e000ed00 	.word	0xe000ed00

08001474 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001474:	b480      	push	{r7}
 8001476:	b089      	sub	sp, #36	@ 0x24
 8001478:	af00      	add	r7, sp, #0
 800147a:	60f8      	str	r0, [r7, #12]
 800147c:	60b9      	str	r1, [r7, #8]
 800147e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	f003 0307 	and.w	r3, r3, #7
 8001486:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001488:	69fb      	ldr	r3, [r7, #28]
 800148a:	f1c3 0307 	rsb	r3, r3, #7
 800148e:	2b04      	cmp	r3, #4
 8001490:	bf28      	it	cs
 8001492:	2304      	movcs	r3, #4
 8001494:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001496:	69fb      	ldr	r3, [r7, #28]
 8001498:	3304      	adds	r3, #4
 800149a:	2b06      	cmp	r3, #6
 800149c:	d902      	bls.n	80014a4 <NVIC_EncodePriority+0x30>
 800149e:	69fb      	ldr	r3, [r7, #28]
 80014a0:	3b03      	subs	r3, #3
 80014a2:	e000      	b.n	80014a6 <NVIC_EncodePriority+0x32>
 80014a4:	2300      	movs	r3, #0
 80014a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014a8:	f04f 32ff 	mov.w	r2, #4294967295
 80014ac:	69bb      	ldr	r3, [r7, #24]
 80014ae:	fa02 f303 	lsl.w	r3, r2, r3
 80014b2:	43da      	mvns	r2, r3
 80014b4:	68bb      	ldr	r3, [r7, #8]
 80014b6:	401a      	ands	r2, r3
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014bc:	f04f 31ff 	mov.w	r1, #4294967295
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	fa01 f303 	lsl.w	r3, r1, r3
 80014c6:	43d9      	mvns	r1, r3
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014cc:	4313      	orrs	r3, r2
         );
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	3724      	adds	r7, #36	@ 0x24
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bc80      	pop	{r7}
 80014d6:	4770      	bx	lr

080014d8 <GPIOx_Init>:
char BUFFER[100];


// LIB GPIO
void GPIOx_Init(GPIO_TypeDef  *GPIOx, uint8_t Pin, uint8_t Mode, uint8_t Pull, uint8_t Speed)
{
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
 80014e0:	4608      	mov	r0, r1
 80014e2:	4611      	mov	r1, r2
 80014e4:	461a      	mov	r2, r3
 80014e6:	4603      	mov	r3, r0
 80014e8:	70fb      	strb	r3, [r7, #3]
 80014ea:	460b      	mov	r3, r1
 80014ec:	70bb      	strb	r3, [r7, #2]
 80014ee:	4613      	mov	r3, r2
 80014f0:	707b      	strb	r3, [r7, #1]

		if(GPIOx==GPIOA)RCC->APB2ENR |= 1<<2; //GPIOA bit so 2
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4a3d      	ldr	r2, [pc, #244]	@ (80015ec <GPIOx_Init+0x114>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d106      	bne.n	8001508 <GPIOx_Init+0x30>
 80014fa:	4b3d      	ldr	r3, [pc, #244]	@ (80015f0 <GPIOx_Init+0x118>)
 80014fc:	699b      	ldr	r3, [r3, #24]
 80014fe:	4a3c      	ldr	r2, [pc, #240]	@ (80015f0 <GPIOx_Init+0x118>)
 8001500:	f043 0304 	orr.w	r3, r3, #4
 8001504:	6193      	str	r3, [r2, #24]
 8001506:	e01f      	b.n	8001548 <GPIOx_Init+0x70>
		else if(GPIOx==GPIOB)RCC->APB2ENR |= 1<<3; //GPIOB bit so 3
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	4a3a      	ldr	r2, [pc, #232]	@ (80015f4 <GPIOx_Init+0x11c>)
 800150c:	4293      	cmp	r3, r2
 800150e:	d106      	bne.n	800151e <GPIOx_Init+0x46>
 8001510:	4b37      	ldr	r3, [pc, #220]	@ (80015f0 <GPIOx_Init+0x118>)
 8001512:	699b      	ldr	r3, [r3, #24]
 8001514:	4a36      	ldr	r2, [pc, #216]	@ (80015f0 <GPIOx_Init+0x118>)
 8001516:	f043 0308 	orr.w	r3, r3, #8
 800151a:	6193      	str	r3, [r2, #24]
 800151c:	e014      	b.n	8001548 <GPIOx_Init+0x70>
		else if(GPIOx==GPIOC)RCC->APB2ENR |= 1<<4; //GPIOC bit so 4
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	4a35      	ldr	r2, [pc, #212]	@ (80015f8 <GPIOx_Init+0x120>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d106      	bne.n	8001534 <GPIOx_Init+0x5c>
 8001526:	4b32      	ldr	r3, [pc, #200]	@ (80015f0 <GPIOx_Init+0x118>)
 8001528:	699b      	ldr	r3, [r3, #24]
 800152a:	4a31      	ldr	r2, [pc, #196]	@ (80015f0 <GPIOx_Init+0x118>)
 800152c:	f043 0310 	orr.w	r3, r3, #16
 8001530:	6193      	str	r3, [r2, #24]
 8001532:	e009      	b.n	8001548 <GPIOx_Init+0x70>
		else if(GPIOx==GPIOD)RCC->APB2ENR |= 1<<5; //GPIOD bit so 5
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	4a31      	ldr	r2, [pc, #196]	@ (80015fc <GPIOx_Init+0x124>)
 8001538:	4293      	cmp	r3, r2
 800153a:	d105      	bne.n	8001548 <GPIOx_Init+0x70>
 800153c:	4b2c      	ldr	r3, [pc, #176]	@ (80015f0 <GPIOx_Init+0x118>)
 800153e:	699b      	ldr	r3, [r3, #24]
 8001540:	4a2b      	ldr	r2, [pc, #172]	@ (80015f0 <GPIOx_Init+0x118>)
 8001542:	f043 0320 	orr.w	r3, r3, #32
 8001546:	6193      	str	r3, [r2, #24]

		if(Pin<8){
 8001548:	78fb      	ldrb	r3, [r7, #3]
 800154a:	2b07      	cmp	r3, #7
 800154c:	d818      	bhi.n	8001580 <GPIOx_Init+0xa8>
			GPIOx->CRL &=~(0xF<<Pin*4);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	78fa      	ldrb	r2, [r7, #3]
 8001554:	0092      	lsls	r2, r2, #2
 8001556:	210f      	movs	r1, #15
 8001558:	fa01 f202 	lsl.w	r2, r1, r2
 800155c:	43d2      	mvns	r2, r2
 800155e:	401a      	ands	r2, r3
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	601a      	str	r2, [r3, #0]
			GPIOx->CRL |=((Mode<<2)+Speed)<<(Pin*4);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	78ba      	ldrb	r2, [r7, #2]
 800156a:	0091      	lsls	r1, r2, #2
 800156c:	7c3a      	ldrb	r2, [r7, #16]
 800156e:	4411      	add	r1, r2
 8001570:	78fa      	ldrb	r2, [r7, #3]
 8001572:	0092      	lsls	r2, r2, #2
 8001574:	fa01 f202 	lsl.w	r2, r1, r2
 8001578:	431a      	orrs	r2, r3
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	601a      	str	r2, [r3, #0]
 800157e:	e019      	b.n	80015b4 <GPIOx_Init+0xdc>
		}else{
			GPIOx->CRH &=~(0xF<<((Pin-8)*4));
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	78fa      	ldrb	r2, [r7, #3]
 8001586:	3a08      	subs	r2, #8
 8001588:	0092      	lsls	r2, r2, #2
 800158a:	210f      	movs	r1, #15
 800158c:	fa01 f202 	lsl.w	r2, r1, r2
 8001590:	43d2      	mvns	r2, r2
 8001592:	401a      	ands	r2, r3
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	605a      	str	r2, [r3, #4]
			GPIOx->CRH |=((Mode<<2)+Speed)<<((Pin-8)*4);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	78ba      	ldrb	r2, [r7, #2]
 800159e:	0091      	lsls	r1, r2, #2
 80015a0:	7c3a      	ldrb	r2, [r7, #16]
 80015a2:	4411      	add	r1, r2
 80015a4:	78fa      	ldrb	r2, [r7, #3]
 80015a6:	3a08      	subs	r2, #8
 80015a8:	0092      	lsls	r2, r2, #2
 80015aa:	fa01 f202 	lsl.w	r2, r1, r2
 80015ae:	431a      	orrs	r2, r3
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	605a      	str	r2, [r3, #4]
		}
		if(Pull==PU)GPIOx->ODR |= 1<<(Pin);
 80015b4:	787b      	ldrb	r3, [r7, #1]
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d109      	bne.n	80015ce <GPIOx_Init+0xf6>
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	68db      	ldr	r3, [r3, #12]
 80015be:	78fa      	ldrb	r2, [r7, #3]
 80015c0:	2101      	movs	r1, #1
 80015c2:	fa01 f202 	lsl.w	r2, r1, r2
 80015c6:	431a      	orrs	r2, r3
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	60da      	str	r2, [r3, #12]
		else GPIOx->ODR &= ~(1<<Pin);
}
 80015cc:	e009      	b.n	80015e2 <GPIOx_Init+0x10a>
		else GPIOx->ODR &= ~(1<<Pin);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	68db      	ldr	r3, [r3, #12]
 80015d2:	78fa      	ldrb	r2, [r7, #3]
 80015d4:	2101      	movs	r1, #1
 80015d6:	fa01 f202 	lsl.w	r2, r1, r2
 80015da:	43d2      	mvns	r2, r2
 80015dc:	401a      	ands	r2, r3
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	60da      	str	r2, [r3, #12]
}
 80015e2:	bf00      	nop
 80015e4:	370c      	adds	r7, #12
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bc80      	pop	{r7}
 80015ea:	4770      	bx	lr
 80015ec:	40010800 	.word	0x40010800
 80015f0:	40021000 	.word	0x40021000
 80015f4:	40010c00 	.word	0x40010c00
 80015f8:	40011000 	.word	0x40011000
 80015fc:	40011400 	.word	0x40011400

08001600 <GPIO_WritePin>:


//------------ WRITE -------READ------------TOGGLEpin
void GPIO_WritePin(GPIO_TypeDef  *GPIOx, uint8_t Pin, uint8_t Value){
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
 8001608:	460b      	mov	r3, r1
 800160a:	70fb      	strb	r3, [r7, #3]
 800160c:	4613      	mov	r3, r2
 800160e:	70bb      	strb	r3, [r7, #2]
	if(Value==1)GPIOx->BSRR |= 1<<Pin;  //SET  = 1
 8001610:	78bb      	ldrb	r3, [r7, #2]
 8001612:	2b01      	cmp	r3, #1
 8001614:	d109      	bne.n	800162a <GPIO_WritePin+0x2a>
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	691b      	ldr	r3, [r3, #16]
 800161a:	78fa      	ldrb	r2, [r7, #3]
 800161c:	2101      	movs	r1, #1
 800161e:	fa01 f202 	lsl.w	r2, r1, r2
 8001622:	431a      	orrs	r2, r3
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	611a      	str	r2, [r3, #16]
	else GPIOx->BSRR |= 1<<(Pin+16);  //RESET PB2 = 0
}
 8001628:	e009      	b.n	800163e <GPIO_WritePin+0x3e>
	else GPIOx->BSRR |= 1<<(Pin+16);  //RESET PB2 = 0
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	691b      	ldr	r3, [r3, #16]
 800162e:	78fa      	ldrb	r2, [r7, #3]
 8001630:	3210      	adds	r2, #16
 8001632:	2101      	movs	r1, #1
 8001634:	fa01 f202 	lsl.w	r2, r1, r2
 8001638:	431a      	orrs	r2, r3
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	611a      	str	r2, [r3, #16]
}
 800163e:	bf00      	nop
 8001640:	370c      	adds	r7, #12
 8001642:	46bd      	mov	sp, r7
 8001644:	bc80      	pop	{r7}
 8001646:	4770      	bx	lr

08001648 <GPIO_ReadPin>:

uint8_t GPIO_ReadPin(GPIO_TypeDef  *GPIOx, uint8_t Pin){
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	460b      	mov	r3, r1
 8001652:	70fb      	strb	r3, [r7, #3]
	return((GPIOx->IDR &(1<<Pin))==0)? 0:1;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	689b      	ldr	r3, [r3, #8]
 8001658:	78fa      	ldrb	r2, [r7, #3]
 800165a:	2101      	movs	r1, #1
 800165c:	fa01 f202 	lsl.w	r2, r1, r2
 8001660:	4013      	ands	r3, r2
 8001662:	2b00      	cmp	r3, #0
 8001664:	bf14      	ite	ne
 8001666:	2301      	movne	r3, #1
 8001668:	2300      	moveq	r3, #0
 800166a:	b2db      	uxtb	r3, r3
}
 800166c:	4618      	mov	r0, r3
 800166e:	370c      	adds	r7, #12
 8001670:	46bd      	mov	sp, r7
 8001672:	bc80      	pop	{r7}
 8001674:	4770      	bx	lr

08001676 <NVICx_Init>:


//------------EXTI-----------------


void NVICx_Init(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority){
 8001676:	b580      	push	{r7, lr}
 8001678:	b086      	sub	sp, #24
 800167a:	af00      	add	r7, sp, #0
 800167c:	4603      	mov	r3, r0
 800167e:	60b9      	str	r1, [r7, #8]
 8001680:	607a      	str	r2, [r7, #4]
 8001682:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001684:	2300      	movs	r3, #0
 8001686:	617b      	str	r3, [r7, #20]
  prioritygroup = NVIC_GetPriorityGrouping();
 8001688:	f7ff fea0 	bl	80013cc <__NVIC_GetPriorityGrouping>
 800168c:	6178      	str	r0, [r7, #20]
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800168e:	687a      	ldr	r2, [r7, #4]
 8001690:	68b9      	ldr	r1, [r7, #8]
 8001692:	6978      	ldr	r0, [r7, #20]
 8001694:	f7ff feee 	bl	8001474 <NVIC_EncodePriority>
 8001698:	4602      	mov	r2, r0
 800169a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800169e:	4611      	mov	r1, r2
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7ff febd 	bl	8001420 <__NVIC_SetPriority>
	NVIC_EnableIRQ(IRQn);
 80016a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016aa:	4618      	mov	r0, r3
 80016ac:	f7ff fe9c 	bl	80013e8 <__NVIC_EnableIRQ>
}
 80016b0:	bf00      	nop
 80016b2:	3718      	adds	r7, #24
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}

080016b8 <EXTIx_Init>:
void EXTIx_Init(GPIO_TypeDef  *GPIOx, uint8_t Pin, EXTI_trigger Trigger){
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b086      	sub	sp, #24
 80016bc:	af02      	add	r7, sp, #8
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	460b      	mov	r3, r1
 80016c2:	70fb      	strb	r3, [r7, #3]
 80016c4:	4613      	mov	r3, r2
 80016c6:	70bb      	strb	r3, [r7, #2]

	IRQn_Type IRQn;
	uint8_t port=0;
 80016c8:	2300      	movs	r3, #0
 80016ca:	73bb      	strb	r3, [r7, #14]

	RCC->APB2ENR |= (1<<0); //Bit 0 AFIOEN: Alternate function I/O clock enable
 80016cc:	4b7e      	ldr	r3, [pc, #504]	@ (80018c8 <EXTIx_Init+0x210>)
 80016ce:	699b      	ldr	r3, [r3, #24]
 80016d0:	4a7d      	ldr	r2, [pc, #500]	@ (80018c8 <EXTIx_Init+0x210>)
 80016d2:	f043 0301 	orr.w	r3, r3, #1
 80016d6:	6193      	str	r3, [r2, #24]

	if(GPIOx==GPIOA){port=portA;	}
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	4a7c      	ldr	r2, [pc, #496]	@ (80018cc <EXTIx_Init+0x214>)
 80016dc:	4293      	cmp	r3, r2
 80016de:	d101      	bne.n	80016e4 <EXTIx_Init+0x2c>
 80016e0:	2300      	movs	r3, #0
 80016e2:	73bb      	strb	r3, [r7, #14]
	if(GPIOx==GPIOB){port=portB;	}
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	4a7a      	ldr	r2, [pc, #488]	@ (80018d0 <EXTIx_Init+0x218>)
 80016e8:	4293      	cmp	r3, r2
 80016ea:	d101      	bne.n	80016f0 <EXTIx_Init+0x38>
 80016ec:	2301      	movs	r3, #1
 80016ee:	73bb      	strb	r3, [r7, #14]
	if(GPIOx==GPIOC){port=portC;	}
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	4a78      	ldr	r2, [pc, #480]	@ (80018d4 <EXTIx_Init+0x21c>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d101      	bne.n	80016fc <EXTIx_Init+0x44>
 80016f8:	2302      	movs	r3, #2
 80016fa:	73bb      	strb	r3, [r7, #14]
	if(GPIOx==GPIOD){port=portD;	}
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	4a76      	ldr	r2, [pc, #472]	@ (80018d8 <EXTIx_Init+0x220>)
 8001700:	4293      	cmp	r3, r2
 8001702:	d101      	bne.n	8001708 <EXTIx_Init+0x50>
 8001704:	2303      	movs	r3, #3
 8001706:	73bb      	strb	r3, [r7, #14]
	if(GPIOx==GPIOE){port=portE;	}
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	4a74      	ldr	r2, [pc, #464]	@ (80018dc <EXTIx_Init+0x224>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d101      	bne.n	8001714 <EXTIx_Init+0x5c>
 8001710:	2304      	movs	r3, #4
 8001712:	73bb      	strb	r3, [r7, #14]



	if(Pin==0) 	{IRQn=EXTI0_IRQn;}
 8001714:	78fb      	ldrb	r3, [r7, #3]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d101      	bne.n	800171e <EXTIx_Init+0x66>
 800171a:	2306      	movs	r3, #6
 800171c:	73fb      	strb	r3, [r7, #15]
	if(Pin==1) 	{IRQn=EXTI1_IRQn;}
 800171e:	78fb      	ldrb	r3, [r7, #3]
 8001720:	2b01      	cmp	r3, #1
 8001722:	d101      	bne.n	8001728 <EXTIx_Init+0x70>
 8001724:	2307      	movs	r3, #7
 8001726:	73fb      	strb	r3, [r7, #15]
	if(Pin==2) 	{IRQn=EXTI2_IRQn;}
 8001728:	78fb      	ldrb	r3, [r7, #3]
 800172a:	2b02      	cmp	r3, #2
 800172c:	d101      	bne.n	8001732 <EXTIx_Init+0x7a>
 800172e:	2308      	movs	r3, #8
 8001730:	73fb      	strb	r3, [r7, #15]
	if(Pin==3) 	{IRQn=EXTI3_IRQn;}
 8001732:	78fb      	ldrb	r3, [r7, #3]
 8001734:	2b03      	cmp	r3, #3
 8001736:	d101      	bne.n	800173c <EXTIx_Init+0x84>
 8001738:	2309      	movs	r3, #9
 800173a:	73fb      	strb	r3, [r7, #15]
	if(Pin==4) 	{IRQn=EXTI4_IRQn;}
 800173c:	78fb      	ldrb	r3, [r7, #3]
 800173e:	2b04      	cmp	r3, #4
 8001740:	d101      	bne.n	8001746 <EXTIx_Init+0x8e>
 8001742:	230a      	movs	r3, #10
 8001744:	73fb      	strb	r3, [r7, #15]
	if(Pin==5) 	{IRQn=EXTI9_5_IRQn;}
 8001746:	78fb      	ldrb	r3, [r7, #3]
 8001748:	2b05      	cmp	r3, #5
 800174a:	d101      	bne.n	8001750 <EXTIx_Init+0x98>
 800174c:	2317      	movs	r3, #23
 800174e:	73fb      	strb	r3, [r7, #15]
	if(Pin==6) 	{IRQn=EXTI9_5_IRQn;}
 8001750:	78fb      	ldrb	r3, [r7, #3]
 8001752:	2b06      	cmp	r3, #6
 8001754:	d101      	bne.n	800175a <EXTIx_Init+0xa2>
 8001756:	2317      	movs	r3, #23
 8001758:	73fb      	strb	r3, [r7, #15]
	if(Pin==7) 	{IRQn=EXTI9_5_IRQn;}
 800175a:	78fb      	ldrb	r3, [r7, #3]
 800175c:	2b07      	cmp	r3, #7
 800175e:	d101      	bne.n	8001764 <EXTIx_Init+0xac>
 8001760:	2317      	movs	r3, #23
 8001762:	73fb      	strb	r3, [r7, #15]
	if(Pin==8) 	{IRQn=EXTI9_5_IRQn;}
 8001764:	78fb      	ldrb	r3, [r7, #3]
 8001766:	2b08      	cmp	r3, #8
 8001768:	d101      	bne.n	800176e <EXTIx_Init+0xb6>
 800176a:	2317      	movs	r3, #23
 800176c:	73fb      	strb	r3, [r7, #15]
	if(Pin==9) 	{IRQn=EXTI9_5_IRQn;}
 800176e:	78fb      	ldrb	r3, [r7, #3]
 8001770:	2b09      	cmp	r3, #9
 8001772:	d101      	bne.n	8001778 <EXTIx_Init+0xc0>
 8001774:	2317      	movs	r3, #23
 8001776:	73fb      	strb	r3, [r7, #15]
	if(Pin==10) {IRQn=EXTI15_10_IRQn;}
 8001778:	78fb      	ldrb	r3, [r7, #3]
 800177a:	2b0a      	cmp	r3, #10
 800177c:	d101      	bne.n	8001782 <EXTIx_Init+0xca>
 800177e:	2328      	movs	r3, #40	@ 0x28
 8001780:	73fb      	strb	r3, [r7, #15]
	if(Pin==11) {IRQn=EXTI15_10_IRQn;}
 8001782:	78fb      	ldrb	r3, [r7, #3]
 8001784:	2b0b      	cmp	r3, #11
 8001786:	d101      	bne.n	800178c <EXTIx_Init+0xd4>
 8001788:	2328      	movs	r3, #40	@ 0x28
 800178a:	73fb      	strb	r3, [r7, #15]
	if(Pin==12) {IRQn=EXTI15_10_IRQn;}
 800178c:	78fb      	ldrb	r3, [r7, #3]
 800178e:	2b0c      	cmp	r3, #12
 8001790:	d101      	bne.n	8001796 <EXTIx_Init+0xde>
 8001792:	2328      	movs	r3, #40	@ 0x28
 8001794:	73fb      	strb	r3, [r7, #15]
	if(Pin==13) {IRQn=EXTI15_10_IRQn;}
 8001796:	78fb      	ldrb	r3, [r7, #3]
 8001798:	2b0d      	cmp	r3, #13
 800179a:	d101      	bne.n	80017a0 <EXTIx_Init+0xe8>
 800179c:	2328      	movs	r3, #40	@ 0x28
 800179e:	73fb      	strb	r3, [r7, #15]
	if(Pin==14) {IRQn=EXTI15_10_IRQn;}
 80017a0:	78fb      	ldrb	r3, [r7, #3]
 80017a2:	2b0e      	cmp	r3, #14
 80017a4:	d101      	bne.n	80017aa <EXTIx_Init+0xf2>
 80017a6:	2328      	movs	r3, #40	@ 0x28
 80017a8:	73fb      	strb	r3, [r7, #15]
	if(Pin==15) {IRQn=EXTI15_10_IRQn;}
 80017aa:	78fb      	ldrb	r3, [r7, #3]
 80017ac:	2b0f      	cmp	r3, #15
 80017ae:	d101      	bne.n	80017b4 <EXTIx_Init+0xfc>
 80017b0:	2328      	movs	r3, #40	@ 0x28
 80017b2:	73fb      	strb	r3, [r7, #15]

	if (Trigger == RISING) 			 {GPIOx_Init(GPIOx,Pin, INPUT_PUPD, PD, 0); EXTI->RTSR |= 1<<Pin;}
 80017b4:	78bb      	ldrb	r3, [r7, #2]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d112      	bne.n	80017e0 <EXTIx_Init+0x128>
 80017ba:	78f9      	ldrb	r1, [r7, #3]
 80017bc:	2300      	movs	r3, #0
 80017be:	9300      	str	r3, [sp, #0]
 80017c0:	2302      	movs	r3, #2
 80017c2:	2202      	movs	r2, #2
 80017c4:	6878      	ldr	r0, [r7, #4]
 80017c6:	f7ff fe87 	bl	80014d8 <GPIOx_Init>
 80017ca:	4b45      	ldr	r3, [pc, #276]	@ (80018e0 <EXTIx_Init+0x228>)
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	78fa      	ldrb	r2, [r7, #3]
 80017d0:	2101      	movs	r1, #1
 80017d2:	fa01 f202 	lsl.w	r2, r1, r2
 80017d6:	4611      	mov	r1, r2
 80017d8:	4a41      	ldr	r2, [pc, #260]	@ (80018e0 <EXTIx_Init+0x228>)
 80017da:	430b      	orrs	r3, r1
 80017dc:	6093      	str	r3, [r2, #8]
 80017de:	e034      	b.n	800184a <EXTIx_Init+0x192>
	else if (Trigger == FALLING) {GPIOx_Init(GPIOx,Pin, INPUT_PUPD, PU, 0);	EXTI->FTSR |=	1<<Pin;}
 80017e0:	78bb      	ldrb	r3, [r7, #2]
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d112      	bne.n	800180c <EXTIx_Init+0x154>
 80017e6:	78f9      	ldrb	r1, [r7, #3]
 80017e8:	2300      	movs	r3, #0
 80017ea:	9300      	str	r3, [sp, #0]
 80017ec:	2301      	movs	r3, #1
 80017ee:	2202      	movs	r2, #2
 80017f0:	6878      	ldr	r0, [r7, #4]
 80017f2:	f7ff fe71 	bl	80014d8 <GPIOx_Init>
 80017f6:	4b3a      	ldr	r3, [pc, #232]	@ (80018e0 <EXTIx_Init+0x228>)
 80017f8:	68db      	ldr	r3, [r3, #12]
 80017fa:	78fa      	ldrb	r2, [r7, #3]
 80017fc:	2101      	movs	r1, #1
 80017fe:	fa01 f202 	lsl.w	r2, r1, r2
 8001802:	4611      	mov	r1, r2
 8001804:	4a36      	ldr	r2, [pc, #216]	@ (80018e0 <EXTIx_Init+0x228>)
 8001806:	430b      	orrs	r3, r1
 8001808:	60d3      	str	r3, [r2, #12]
 800180a:	e01e      	b.n	800184a <EXTIx_Init+0x192>
	else if	(Trigger == CHANGE)	 {GPIOx_Init(GPIOx,Pin, INPUT_FLOATING, NOPULL, 0);EXTI->RTSR |= 1<<Pin;EXTI->FTSR |=	1<<Pin;}
 800180c:	78bb      	ldrb	r3, [r7, #2]
 800180e:	2b02      	cmp	r3, #2
 8001810:	d11b      	bne.n	800184a <EXTIx_Init+0x192>
 8001812:	78f9      	ldrb	r1, [r7, #3]
 8001814:	2300      	movs	r3, #0
 8001816:	9300      	str	r3, [sp, #0]
 8001818:	2300      	movs	r3, #0
 800181a:	2201      	movs	r2, #1
 800181c:	6878      	ldr	r0, [r7, #4]
 800181e:	f7ff fe5b 	bl	80014d8 <GPIOx_Init>
 8001822:	4b2f      	ldr	r3, [pc, #188]	@ (80018e0 <EXTIx_Init+0x228>)
 8001824:	689b      	ldr	r3, [r3, #8]
 8001826:	78fa      	ldrb	r2, [r7, #3]
 8001828:	2101      	movs	r1, #1
 800182a:	fa01 f202 	lsl.w	r2, r1, r2
 800182e:	4611      	mov	r1, r2
 8001830:	4a2b      	ldr	r2, [pc, #172]	@ (80018e0 <EXTIx_Init+0x228>)
 8001832:	430b      	orrs	r3, r1
 8001834:	6093      	str	r3, [r2, #8]
 8001836:	4b2a      	ldr	r3, [pc, #168]	@ (80018e0 <EXTIx_Init+0x228>)
 8001838:	68db      	ldr	r3, [r3, #12]
 800183a:	78fa      	ldrb	r2, [r7, #3]
 800183c:	2101      	movs	r1, #1
 800183e:	fa01 f202 	lsl.w	r2, r1, r2
 8001842:	4611      	mov	r1, r2
 8001844:	4a26      	ldr	r2, [pc, #152]	@ (80018e0 <EXTIx_Init+0x228>)
 8001846:	430b      	orrs	r3, r1
 8001848:	60d3      	str	r3, [r2, #12]


	AFIO->EXTICR[Pin/4] &= ~(0xf<<((Pin%4)*4));
 800184a:	4a26      	ldr	r2, [pc, #152]	@ (80018e4 <EXTIx_Init+0x22c>)
 800184c:	78fb      	ldrb	r3, [r7, #3]
 800184e:	089b      	lsrs	r3, r3, #2
 8001850:	b2d8      	uxtb	r0, r3
 8001852:	4603      	mov	r3, r0
 8001854:	3302      	adds	r3, #2
 8001856:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800185a:	78fa      	ldrb	r2, [r7, #3]
 800185c:	f002 0203 	and.w	r2, r2, #3
 8001860:	0092      	lsls	r2, r2, #2
 8001862:	210f      	movs	r1, #15
 8001864:	fa01 f202 	lsl.w	r2, r1, r2
 8001868:	43d2      	mvns	r2, r2
 800186a:	491e      	ldr	r1, [pc, #120]	@ (80018e4 <EXTIx_Init+0x22c>)
 800186c:	401a      	ands	r2, r3
 800186e:	1c83      	adds	r3, r0, #2
 8001870:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	AFIO->EXTICR[Pin/4] |= (port<<((Pin%4)*4));
 8001874:	4a1b      	ldr	r2, [pc, #108]	@ (80018e4 <EXTIx_Init+0x22c>)
 8001876:	78fb      	ldrb	r3, [r7, #3]
 8001878:	089b      	lsrs	r3, r3, #2
 800187a:	b2d8      	uxtb	r0, r3
 800187c:	4603      	mov	r3, r0
 800187e:	3302      	adds	r3, #2
 8001880:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001884:	7bb9      	ldrb	r1, [r7, #14]
 8001886:	78fa      	ldrb	r2, [r7, #3]
 8001888:	f002 0203 	and.w	r2, r2, #3
 800188c:	0092      	lsls	r2, r2, #2
 800188e:	fa01 f202 	lsl.w	r2, r1, r2
 8001892:	4914      	ldr	r1, [pc, #80]	@ (80018e4 <EXTIx_Init+0x22c>)
 8001894:	431a      	orrs	r2, r3
 8001896:	1c83      	adds	r3, r0, #2
 8001898:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	EXTI->IMR |= 1<<Pin;
 800189c:	4b10      	ldr	r3, [pc, #64]	@ (80018e0 <EXTIx_Init+0x228>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	78fa      	ldrb	r2, [r7, #3]
 80018a2:	2101      	movs	r1, #1
 80018a4:	fa01 f202 	lsl.w	r2, r1, r2
 80018a8:	4611      	mov	r1, r2
 80018aa:	4a0d      	ldr	r2, [pc, #52]	@ (80018e0 <EXTIx_Init+0x228>)
 80018ac:	430b      	orrs	r3, r1
 80018ae:	6013      	str	r3, [r2, #0]
	NVICx_Init(IRQn, 0x0a, Pin); //TIM IRQn
 80018b0:	78fa      	ldrb	r2, [r7, #3]
 80018b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018b6:	210a      	movs	r1, #10
 80018b8:	4618      	mov	r0, r3
 80018ba:	f7ff fedc 	bl	8001676 <NVICx_Init>

}
 80018be:	bf00      	nop
 80018c0:	3710      	adds	r7, #16
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	40021000 	.word	0x40021000
 80018cc:	40010800 	.word	0x40010800
 80018d0:	40010c00 	.word	0x40010c00
 80018d4:	40011000 	.word	0x40011000
 80018d8:	40011400 	.word	0x40011400
 80018dc:	40011800 	.word	0x40011800
 80018e0:	40010400 	.word	0x40010400
 80018e4:	40010000 	.word	0x40010000

080018e8 <EXTI0_IRQHandler>:
volatile uint32_t dem_exti0 = 0;
volatile uint32_t last_press_time0 = 0;
#define DEBOUNCE_TIME 250

void EXTI0_IRQHandler(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
  //systemState=0;
	if(EXTI->PR  & (1<<0)){
 80018ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001960 <EXTI0_IRQHandler+0x78>)
 80018f0:	695b      	ldr	r3, [r3, #20]
 80018f2:	f003 0301 	and.w	r3, r3, #1
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d028      	beq.n	800194c <EXTI0_IRQHandler+0x64>
		if(GPIO_ReadPin(GPIOB,0)==0){
 80018fa:	2100      	movs	r1, #0
 80018fc:	4819      	ldr	r0, [pc, #100]	@ (8001964 <EXTI0_IRQHandler+0x7c>)
 80018fe:	f7ff fea3 	bl	8001648 <GPIO_ReadPin>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d121      	bne.n	800194c <EXTI0_IRQHandler+0x64>

			uint32_t current_time = HAL_GetTick();
 8001908:	f001 fbf8 	bl	80030fc <HAL_GetTick>
 800190c:	6078      	str	r0, [r7, #4]

			if ((current_time - last_press_time0) >= DEBOUNCE_TIME ) {
 800190e:	4b16      	ldr	r3, [pc, #88]	@ (8001968 <EXTI0_IRQHandler+0x80>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	687a      	ldr	r2, [r7, #4]
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	2bf9      	cmp	r3, #249	@ 0xf9
 8001918:	d918      	bls.n	800194c <EXTI0_IRQHandler+0x64>

						systemState = !systemState;
 800191a:	4b14      	ldr	r3, [pc, #80]	@ (800196c <EXTI0_IRQHandler+0x84>)
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	2b00      	cmp	r3, #0
 8001920:	bf0c      	ite	eq
 8001922:	2301      	moveq	r3, #1
 8001924:	2300      	movne	r3, #0
 8001926:	b2db      	uxtb	r3, r3
 8001928:	461a      	mov	r2, r3
 800192a:	4b10      	ldr	r3, [pc, #64]	@ (800196c <EXTI0_IRQHandler+0x84>)
 800192c:	701a      	strb	r2, [r3, #0]
						if(systemState==0){flag_exti0=1;}
 800192e:	4b0f      	ldr	r3, [pc, #60]	@ (800196c <EXTI0_IRQHandler+0x84>)
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d102      	bne.n	800193c <EXTI0_IRQHandler+0x54>
 8001936:	4b0e      	ldr	r3, [pc, #56]	@ (8001970 <EXTI0_IRQHandler+0x88>)
 8001938:	2201      	movs	r2, #1
 800193a:	701a      	strb	r2, [r3, #0]
						dem_exti0++;
 800193c:	4b0d      	ldr	r3, [pc, #52]	@ (8001974 <EXTI0_IRQHandler+0x8c>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	3301      	adds	r3, #1
 8001942:	4a0c      	ldr	r2, [pc, #48]	@ (8001974 <EXTI0_IRQHandler+0x8c>)
 8001944:	6013      	str	r3, [r2, #0]
						last_press_time0 = current_time;
 8001946:	4a08      	ldr	r2, [pc, #32]	@ (8001968 <EXTI0_IRQHandler+0x80>)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6013      	str	r3, [r2, #0]
			}
	}

}
	EXTI->PR |=(1<<0);
 800194c:	4b04      	ldr	r3, [pc, #16]	@ (8001960 <EXTI0_IRQHandler+0x78>)
 800194e:	695b      	ldr	r3, [r3, #20]
 8001950:	4a03      	ldr	r2, [pc, #12]	@ (8001960 <EXTI0_IRQHandler+0x78>)
 8001952:	f043 0301 	orr.w	r3, r3, #1
 8001956:	6153      	str	r3, [r2, #20]
}
 8001958:	bf00      	nop
 800195a:	3708      	adds	r7, #8
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}
 8001960:	40010400 	.word	0x40010400
 8001964:	40010c00 	.word	0x40010c00
 8001968:	20000484 	.word	0x20000484
 800196c:	20000288 	.word	0x20000288
 8001970:	20000418 	.word	0x20000418
 8001974:	20000480 	.word	0x20000480

08001978 <EXTI1_IRQHandler>:
volatile uint32_t dem_exti1 = 0;
volatile uint32_t last_press_time1 = 0;
volatile uint8_t stable_state1 = 0;
void EXTI1_IRQHandler(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0

	if(EXTI->PR  & (1<<1)){
 800197e:	4b15      	ldr	r3, [pc, #84]	@ (80019d4 <EXTI1_IRQHandler+0x5c>)
 8001980:	695b      	ldr	r3, [r3, #20]
 8001982:	f003 0302 	and.w	r3, r3, #2
 8001986:	2b00      	cmp	r3, #0
 8001988:	d01a      	beq.n	80019c0 <EXTI1_IRQHandler+0x48>
		if(GPIO_ReadPin(GPIOB,1)==0){
 800198a:	2101      	movs	r1, #1
 800198c:	4812      	ldr	r0, [pc, #72]	@ (80019d8 <EXTI1_IRQHandler+0x60>)
 800198e:	f7ff fe5b 	bl	8001648 <GPIO_ReadPin>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d113      	bne.n	80019c0 <EXTI1_IRQHandler+0x48>
		uint32_t current_time = HAL_GetTick();
 8001998:	f001 fbb0 	bl	80030fc <HAL_GetTick>
 800199c:	6078      	str	r0, [r7, #4]

			if ((current_time - last_press_time1) >= DEBOUNCE_TIME) {
 800199e:	4b0f      	ldr	r3, [pc, #60]	@ (80019dc <EXTI1_IRQHandler+0x64>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	687a      	ldr	r2, [r7, #4]
 80019a4:	1ad3      	subs	r3, r2, r3
 80019a6:	2bf9      	cmp	r3, #249	@ 0xf9
 80019a8:	d90a      	bls.n	80019c0 <EXTI1_IRQHandler+0x48>

						dem_exti1++;
 80019aa:	4b0d      	ldr	r3, [pc, #52]	@ (80019e0 <EXTI1_IRQHandler+0x68>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	3301      	adds	r3, #1
 80019b0:	4a0b      	ldr	r2, [pc, #44]	@ (80019e0 <EXTI1_IRQHandler+0x68>)
 80019b2:	6013      	str	r3, [r2, #0]
						reset=1;
 80019b4:	4b0b      	ldr	r3, [pc, #44]	@ (80019e4 <EXTI1_IRQHandler+0x6c>)
 80019b6:	2201      	movs	r2, #1
 80019b8:	701a      	strb	r2, [r3, #0]
						last_press_time1 = current_time;
 80019ba:	4a08      	ldr	r2, [pc, #32]	@ (80019dc <EXTI1_IRQHandler+0x64>)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6013      	str	r3, [r2, #0]
			}
	}
}

	EXTI->PR |=(1<<1);
 80019c0:	4b04      	ldr	r3, [pc, #16]	@ (80019d4 <EXTI1_IRQHandler+0x5c>)
 80019c2:	695b      	ldr	r3, [r3, #20]
 80019c4:	4a03      	ldr	r2, [pc, #12]	@ (80019d4 <EXTI1_IRQHandler+0x5c>)
 80019c6:	f043 0302 	orr.w	r3, r3, #2
 80019ca:	6153      	str	r3, [r2, #20]
}
 80019cc:	bf00      	nop
 80019ce:	3708      	adds	r7, #8
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	40010400 	.word	0x40010400
 80019d8:	40010c00 	.word	0x40010c00
 80019dc:	2000048c 	.word	0x2000048c
 80019e0:	20000488 	.word	0x20000488
 80019e4:	20000419 	.word	0x20000419

080019e8 <ADCx_Init>:


// -------------------LIB ADC------------------

void ADCx_Init(ADC_TypeDef *ADCx,uint8_t Channel){
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b084      	sub	sp, #16
 80019ec:	af02      	add	r7, sp, #8
 80019ee:	6078      	str	r0, [r7, #4]
 80019f0:	460b      	mov	r3, r1
 80019f2:	70fb      	strb	r3, [r7, #3]
	if(ADCx==ADC1) RCC->APB2ENR |= 1<<9;//adc1
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	4a8d      	ldr	r2, [pc, #564]	@ (8001c2c <ADCx_Init+0x244>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d105      	bne.n	8001a08 <ADCx_Init+0x20>
 80019fc:	4b8c      	ldr	r3, [pc, #560]	@ (8001c30 <ADCx_Init+0x248>)
 80019fe:	699b      	ldr	r3, [r3, #24]
 8001a00:	4a8b      	ldr	r2, [pc, #556]	@ (8001c30 <ADCx_Init+0x248>)
 8001a02:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a06:	6193      	str	r3, [r2, #24]
	if(ADCx==ADC2) RCC->APB2ENR |= 1<<10;//adc1
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	4a8a      	ldr	r2, [pc, #552]	@ (8001c34 <ADCx_Init+0x24c>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d105      	bne.n	8001a1c <ADCx_Init+0x34>
 8001a10:	4b87      	ldr	r3, [pc, #540]	@ (8001c30 <ADCx_Init+0x248>)
 8001a12:	699b      	ldr	r3, [r3, #24]
 8001a14:	4a86      	ldr	r2, [pc, #536]	@ (8001c30 <ADCx_Init+0x248>)
 8001a16:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a1a:	6193      	str	r3, [r2, #24]
	if(Channel==ADC_Channel_0) GPIOx_Init(GPIOA, 0,INPUT_ANALOG,NOPULL,0);
 8001a1c:	78fb      	ldrb	r3, [r7, #3]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d107      	bne.n	8001a32 <ADCx_Init+0x4a>
 8001a22:	2300      	movs	r3, #0
 8001a24:	9300      	str	r3, [sp, #0]
 8001a26:	2300      	movs	r3, #0
 8001a28:	2200      	movs	r2, #0
 8001a2a:	2100      	movs	r1, #0
 8001a2c:	4882      	ldr	r0, [pc, #520]	@ (8001c38 <ADCx_Init+0x250>)
 8001a2e:	f7ff fd53 	bl	80014d8 <GPIOx_Init>
	if(Channel==ADC_Channel_1) GPIOx_Init(GPIOA, 1,INPUT_ANALOG,NOPULL,0);
 8001a32:	78fb      	ldrb	r3, [r7, #3]
 8001a34:	2b01      	cmp	r3, #1
 8001a36:	d107      	bne.n	8001a48 <ADCx_Init+0x60>
 8001a38:	2300      	movs	r3, #0
 8001a3a:	9300      	str	r3, [sp, #0]
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	2200      	movs	r2, #0
 8001a40:	2101      	movs	r1, #1
 8001a42:	487d      	ldr	r0, [pc, #500]	@ (8001c38 <ADCx_Init+0x250>)
 8001a44:	f7ff fd48 	bl	80014d8 <GPIOx_Init>
	if(Channel==ADC_Channel_2) GPIOx_Init(GPIOA, 2,INPUT_ANALOG,NOPULL,0);
 8001a48:	78fb      	ldrb	r3, [r7, #3]
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	d107      	bne.n	8001a5e <ADCx_Init+0x76>
 8001a4e:	2300      	movs	r3, #0
 8001a50:	9300      	str	r3, [sp, #0]
 8001a52:	2300      	movs	r3, #0
 8001a54:	2200      	movs	r2, #0
 8001a56:	2102      	movs	r1, #2
 8001a58:	4877      	ldr	r0, [pc, #476]	@ (8001c38 <ADCx_Init+0x250>)
 8001a5a:	f7ff fd3d 	bl	80014d8 <GPIOx_Init>
	if(Channel==ADC_Channel_3) GPIOx_Init(GPIOA, 3,INPUT_ANALOG,NOPULL,0);
 8001a5e:	78fb      	ldrb	r3, [r7, #3]
 8001a60:	2b03      	cmp	r3, #3
 8001a62:	d107      	bne.n	8001a74 <ADCx_Init+0x8c>
 8001a64:	2300      	movs	r3, #0
 8001a66:	9300      	str	r3, [sp, #0]
 8001a68:	2300      	movs	r3, #0
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	2103      	movs	r1, #3
 8001a6e:	4872      	ldr	r0, [pc, #456]	@ (8001c38 <ADCx_Init+0x250>)
 8001a70:	f7ff fd32 	bl	80014d8 <GPIOx_Init>
	if(Channel==ADC_Channel_4) GPIOx_Init(GPIOA, 4,INPUT_ANALOG,NOPULL,0);
 8001a74:	78fb      	ldrb	r3, [r7, #3]
 8001a76:	2b04      	cmp	r3, #4
 8001a78:	d107      	bne.n	8001a8a <ADCx_Init+0xa2>
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	9300      	str	r3, [sp, #0]
 8001a7e:	2300      	movs	r3, #0
 8001a80:	2200      	movs	r2, #0
 8001a82:	2104      	movs	r1, #4
 8001a84:	486c      	ldr	r0, [pc, #432]	@ (8001c38 <ADCx_Init+0x250>)
 8001a86:	f7ff fd27 	bl	80014d8 <GPIOx_Init>
	if(Channel==ADC_Channel_5) GPIOx_Init(GPIOA, 5,INPUT_ANALOG,NOPULL,0);
 8001a8a:	78fb      	ldrb	r3, [r7, #3]
 8001a8c:	2b05      	cmp	r3, #5
 8001a8e:	d107      	bne.n	8001aa0 <ADCx_Init+0xb8>
 8001a90:	2300      	movs	r3, #0
 8001a92:	9300      	str	r3, [sp, #0]
 8001a94:	2300      	movs	r3, #0
 8001a96:	2200      	movs	r2, #0
 8001a98:	2105      	movs	r1, #5
 8001a9a:	4867      	ldr	r0, [pc, #412]	@ (8001c38 <ADCx_Init+0x250>)
 8001a9c:	f7ff fd1c 	bl	80014d8 <GPIOx_Init>
	if(Channel==ADC_Channel_6) GPIOx_Init(GPIOA, 6,INPUT_ANALOG,NOPULL,0);
 8001aa0:	78fb      	ldrb	r3, [r7, #3]
 8001aa2:	2b06      	cmp	r3, #6
 8001aa4:	d107      	bne.n	8001ab6 <ADCx_Init+0xce>
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	9300      	str	r3, [sp, #0]
 8001aaa:	2300      	movs	r3, #0
 8001aac:	2200      	movs	r2, #0
 8001aae:	2106      	movs	r1, #6
 8001ab0:	4861      	ldr	r0, [pc, #388]	@ (8001c38 <ADCx_Init+0x250>)
 8001ab2:	f7ff fd11 	bl	80014d8 <GPIOx_Init>
	if(Channel==ADC_Channel_7) GPIOx_Init(GPIOA, 7,INPUT_ANALOG,NOPULL,0);
 8001ab6:	78fb      	ldrb	r3, [r7, #3]
 8001ab8:	2b07      	cmp	r3, #7
 8001aba:	d107      	bne.n	8001acc <ADCx_Init+0xe4>
 8001abc:	2300      	movs	r3, #0
 8001abe:	9300      	str	r3, [sp, #0]
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	2107      	movs	r1, #7
 8001ac6:	485c      	ldr	r0, [pc, #368]	@ (8001c38 <ADCx_Init+0x250>)
 8001ac8:	f7ff fd06 	bl	80014d8 <GPIOx_Init>
	if(Channel==ADC_Channel_8) GPIOx_Init(GPIOB, 0,INPUT_ANALOG,NOPULL,0);
 8001acc:	78fb      	ldrb	r3, [r7, #3]
 8001ace:	2b08      	cmp	r3, #8
 8001ad0:	d107      	bne.n	8001ae2 <ADCx_Init+0xfa>
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	9300      	str	r3, [sp, #0]
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	2200      	movs	r2, #0
 8001ada:	2100      	movs	r1, #0
 8001adc:	4857      	ldr	r0, [pc, #348]	@ (8001c3c <ADCx_Init+0x254>)
 8001ade:	f7ff fcfb 	bl	80014d8 <GPIOx_Init>
	if(Channel==ADC_Channel_9) GPIOx_Init(GPIOB, 1,INPUT_ANALOG,NOPULL,0);
 8001ae2:	78fb      	ldrb	r3, [r7, #3]
 8001ae4:	2b09      	cmp	r3, #9
 8001ae6:	d107      	bne.n	8001af8 <ADCx_Init+0x110>
 8001ae8:	2300      	movs	r3, #0
 8001aea:	9300      	str	r3, [sp, #0]
 8001aec:	2300      	movs	r3, #0
 8001aee:	2200      	movs	r2, #0
 8001af0:	2101      	movs	r1, #1
 8001af2:	4852      	ldr	r0, [pc, #328]	@ (8001c3c <ADCx_Init+0x254>)
 8001af4:	f7ff fcf0 	bl	80014d8 <GPIOx_Init>
	ADCx->CR1 |=0<<8; //0: Scan mode disabled
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	685a      	ldr	r2, [r3, #4]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	605a      	str	r2, [r3, #4]
	//ADCx->CR2|= (1<<1)|(1<<0);//1: Continuous conversion mode; 1: Enable ADC and to start conversion
	//ADCx->CR1 |=(0<<11); //0:  Discontinuous mode on regular channels disabled
	ADCx->CR2|= (1<<0);//1: Continuous conversion mode; 1: Enable ADC and to start conversion
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	f043 0201 	orr.w	r2, r3, #1
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	609a      	str	r2, [r3, #8]
	ADCx->CR2|=0<<11;//0: Right Alignment
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	689a      	ldr	r2, [r3, #8]
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	609a      	str	r2, [r3, #8]
	ADCx->CR2|=1<<20;//1: Conversion on external event enabled
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	609a      	str	r2, [r3, #8]

	ADCx->CR2 &=~(7<<17);// ghi 3 bit 1 sau do dao nguoc bit 17 18 19 = 0 0 0
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	f423 2260 	bic.w	r2, r3, #917504	@ 0xe0000
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	609a      	str	r2, [r3, #8]
	ADCx->CR2 |=7<<17; //ghi 3 bit 1 vao 3 bit 17 18 19 1 1 1
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	f443 2260 	orr.w	r2, r3, #917504	@ 0xe0000
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	609a      	str	r2, [r3, #8]

	ADCx->SQR1&=~(15<<20);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b3c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	62da      	str	r2, [r3, #44]	@ 0x2c
	ADCx->SQR1|=(0<<20);//0000: 1 conversion
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	62da      	str	r2, [r3, #44]	@ 0x2c

	if(Channel<10){
 8001b4c:	78fb      	ldrb	r3, [r7, #3]
 8001b4e:	2b09      	cmp	r3, #9
 8001b50:	d81b      	bhi.n	8001b8a <ADCx_Init+0x1a2>
	ADCx->SMPR2&=~(7<<Channel*3);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6919      	ldr	r1, [r3, #16]
 8001b56:	78fa      	ldrb	r2, [r7, #3]
 8001b58:	4613      	mov	r3, r2
 8001b5a:	005b      	lsls	r3, r3, #1
 8001b5c:	4413      	add	r3, r2
 8001b5e:	2207      	movs	r2, #7
 8001b60:	fa02 f303 	lsl.w	r3, r2, r3
 8001b64:	43db      	mvns	r3, r3
 8001b66:	ea01 0203 	and.w	r2, r1, r3
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	611a      	str	r2, [r3, #16]
	ADCx->SMPR2|=(7<<Channel*3);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6919      	ldr	r1, [r3, #16]
 8001b72:	78fa      	ldrb	r2, [r7, #3]
 8001b74:	4613      	mov	r3, r2
 8001b76:	005b      	lsls	r3, r3, #1
 8001b78:	4413      	add	r3, r2
 8001b7a:	2207      	movs	r2, #7
 8001b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b80:	ea41 0203 	orr.w	r2, r1, r3
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	611a      	str	r2, [r3, #16]
 8001b88:	e01e      	b.n	8001bc8 <ADCx_Init+0x1e0>
	}
	else{
		ADCx->SMPR1&=~(7<<((Channel-10)*3));
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	68d9      	ldr	r1, [r3, #12]
 8001b8e:	78fb      	ldrb	r3, [r7, #3]
 8001b90:	f1a3 020a 	sub.w	r2, r3, #10
 8001b94:	4613      	mov	r3, r2
 8001b96:	005b      	lsls	r3, r3, #1
 8001b98:	4413      	add	r3, r2
 8001b9a:	2207      	movs	r2, #7
 8001b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba0:	43db      	mvns	r3, r3
 8001ba2:	ea01 0203 	and.w	r2, r1, r3
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	60da      	str	r2, [r3, #12]
		ADCx->SMPR1|=(7<<((Channel-10)*3));
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	68d9      	ldr	r1, [r3, #12]
 8001bae:	78fb      	ldrb	r3, [r7, #3]
 8001bb0:	f1a3 020a 	sub.w	r2, r3, #10
 8001bb4:	4613      	mov	r3, r2
 8001bb6:	005b      	lsls	r3, r3, #1
 8001bb8:	4413      	add	r3, r2
 8001bba:	2207      	movs	r2, #7
 8001bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc0:	ea41 0203 	orr.w	r2, r1, r3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	60da      	str	r2, [r3, #12]
	}
	ADCx->SQR3&=~(31<<0);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bcc:	f023 021f 	bic.w	r2, r3, #31
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	635a      	str	r2, [r3, #52]	@ 0x34
	ADCx->SQR3|= Channel;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001bd8:	78fb      	ldrb	r3, [r7, #3]
 8001bda:	431a      	orrs	r2, r3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	635a      	str	r2, [r3, #52]	@ 0x34

	ADCx->CR2|=1<<3;//1: Initialize calibration register.
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	689b      	ldr	r3, [r3, #8]
 8001be4:	f043 0208 	orr.w	r2, r3, #8
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	609a      	str	r2, [r3, #8]
	while(ADCx->CR2&(1<<3));
 8001bec:	bf00      	nop
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	f003 0308 	and.w	r3, r3, #8
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d1f9      	bne.n	8001bee <ADCx_Init+0x206>

	ADCx->CR2|=1<<2;//1: Enable calibration.
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	689b      	ldr	r3, [r3, #8]
 8001bfe:	f043 0204 	orr.w	r2, r3, #4
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	609a      	str	r2, [r3, #8]
	while(ADCx->CR2&(1<<2));
 8001c06:	bf00      	nop
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	f003 0304 	and.w	r3, r3, #4
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d1f9      	bne.n	8001c08 <ADCx_Init+0x220>

	ADCx->CR2|=(1<<22)| (1<<0); // 1: Starts conversion of regular channels  // 1: Enable ADC and to start conversion
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001c1c:	f043 0301 	orr.w	r3, r3, #1
 8001c20:	687a      	ldr	r2, [r7, #4]
 8001c22:	6093      	str	r3, [r2, #8]
}
 8001c24:	bf00      	nop
 8001c26:	3708      	adds	r7, #8
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	40012400 	.word	0x40012400
 8001c30:	40021000 	.word	0x40021000
 8001c34:	40012800 	.word	0x40012800
 8001c38:	40010800 	.word	0x40010800
 8001c3c:	40010c00 	.word	0x40010c00

08001c40 <ADCx_Read>:
uint16_t ADCx_Read(ADC_TypeDef *ADCx,uint32_t Channel){
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	6039      	str	r1, [r7, #0]

	if(Channel<10){
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	2b09      	cmp	r3, #9
 8001c4e:	d81b      	bhi.n	8001c88 <ADCx_Read+0x48>
	ADCx->SMPR2&=~(7<<Channel*3);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6919      	ldr	r1, [r3, #16]
 8001c54:	683a      	ldr	r2, [r7, #0]
 8001c56:	4613      	mov	r3, r2
 8001c58:	005b      	lsls	r3, r3, #1
 8001c5a:	4413      	add	r3, r2
 8001c5c:	2207      	movs	r2, #7
 8001c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c62:	43db      	mvns	r3, r3
 8001c64:	ea01 0203 	and.w	r2, r1, r3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	611a      	str	r2, [r3, #16]
	ADCx->SMPR2|=(7<<Channel*3);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6919      	ldr	r1, [r3, #16]
 8001c70:	683a      	ldr	r2, [r7, #0]
 8001c72:	4613      	mov	r3, r2
 8001c74:	005b      	lsls	r3, r3, #1
 8001c76:	4413      	add	r3, r2
 8001c78:	2207      	movs	r2, #7
 8001c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7e:	ea41 0203 	orr.w	r2, r1, r3
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	611a      	str	r2, [r3, #16]
 8001c86:	e01c      	b.n	8001cc2 <ADCx_Read+0x82>
	}
	else{
		ADCx->SMPR1&=~(7<<((Channel-10)*3));
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	68d9      	ldr	r1, [r3, #12]
 8001c8c:	683a      	ldr	r2, [r7, #0]
 8001c8e:	4613      	mov	r3, r2
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	4413      	add	r3, r2
 8001c94:	3b1e      	subs	r3, #30
 8001c96:	2207      	movs	r2, #7
 8001c98:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9c:	43db      	mvns	r3, r3
 8001c9e:	ea01 0203 	and.w	r2, r1, r3
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	60da      	str	r2, [r3, #12]
		ADCx->SMPR1|=(7<<((Channel-10)*3));
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	68d9      	ldr	r1, [r3, #12]
 8001caa:	683a      	ldr	r2, [r7, #0]
 8001cac:	4613      	mov	r3, r2
 8001cae:	005b      	lsls	r3, r3, #1
 8001cb0:	4413      	add	r3, r2
 8001cb2:	3b1e      	subs	r3, #30
 8001cb4:	2207      	movs	r2, #7
 8001cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cba:	ea41 0203 	orr.w	r2, r1, r3
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	60da      	str	r2, [r3, #12]
	}
	//ADCx->SQR3&=~(31<<0);
	ADCx->SQR3= Channel;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	683a      	ldr	r2, [r7, #0]
 8001cc6:	635a      	str	r2, [r3, #52]	@ 0x34
	ADCx->CR2|=(1<<22)| (1<<0); // 1: Starts conversion of regular channels  // 1: Enable ADC and to start conversion
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001cd0:	f043 0301 	orr.w	r3, r3, #1
 8001cd4:	687a      	ldr	r2, [r7, #4]
 8001cd6:	6093      	str	r3, [r2, #8]
	while(!(ADCx->SR&(1<<1)));// Conversation complete
 8001cd8:	bf00      	nop
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 0302 	and.w	r3, r3, #2
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d0f9      	beq.n	8001cda <ADCx_Read+0x9a>
		return ADCx->DR;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cea:	b29b      	uxth	r3, r3
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	370c      	adds	r7, #12
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bc80      	pop	{r7}
 8001cf4:	4770      	bx	lr
	...

08001cf8 <TIMx_Init>:

//----------------------LIB TIMER---------------------
//TIMER


void TIMx_Init(TIM_TypeDef *TIMx,uint16_t ARR, uint16_t PSC){
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
 8001d00:	460b      	mov	r3, r1
 8001d02:	807b      	strh	r3, [r7, #2]
 8001d04:	4613      	mov	r3, r2
 8001d06:	803b      	strh	r3, [r7, #0]
	uint8_t t=0;  // SubPriority
 8001d08:	2300      	movs	r3, #0
 8001d0a:	73fb      	strb	r3, [r7, #15]
	IRQn_Type IRQn;
	if(TIMx==TIM1) {RCC->APB2ENR|= 1<<11;IRQn= TIM1_UP_IRQn, t=1;}  // RCC TIM1
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	4a26      	ldr	r2, [pc, #152]	@ (8001da8 <TIMx_Init+0xb0>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d109      	bne.n	8001d28 <TIMx_Init+0x30>
 8001d14:	4b25      	ldr	r3, [pc, #148]	@ (8001dac <TIMx_Init+0xb4>)
 8001d16:	699b      	ldr	r3, [r3, #24]
 8001d18:	4a24      	ldr	r2, [pc, #144]	@ (8001dac <TIMx_Init+0xb4>)
 8001d1a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001d1e:	6193      	str	r3, [r2, #24]
 8001d20:	2319      	movs	r3, #25
 8001d22:	73bb      	strb	r3, [r7, #14]
 8001d24:	2301      	movs	r3, #1
 8001d26:	73fb      	strb	r3, [r7, #15]

	if(TIMx==TIM2) {RCC->APB1ENR|= 1<<0; IRQn= TIM2_IRQn; t=2;}  // RCC TIM2
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d2e:	d109      	bne.n	8001d44 <TIMx_Init+0x4c>
 8001d30:	4b1e      	ldr	r3, [pc, #120]	@ (8001dac <TIMx_Init+0xb4>)
 8001d32:	69db      	ldr	r3, [r3, #28]
 8001d34:	4a1d      	ldr	r2, [pc, #116]	@ (8001dac <TIMx_Init+0xb4>)
 8001d36:	f043 0301 	orr.w	r3, r3, #1
 8001d3a:	61d3      	str	r3, [r2, #28]
 8001d3c:	231c      	movs	r3, #28
 8001d3e:	73bb      	strb	r3, [r7, #14]
 8001d40:	2302      	movs	r3, #2
 8001d42:	73fb      	strb	r3, [r7, #15]
	if(TIMx==TIM3) {RCC->APB1ENR|= 1<<1; IRQn= TIM3_IRQn; t=3;}  // RCC TIM3
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	4a1a      	ldr	r2, [pc, #104]	@ (8001db0 <TIMx_Init+0xb8>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d109      	bne.n	8001d60 <TIMx_Init+0x68>
 8001d4c:	4b17      	ldr	r3, [pc, #92]	@ (8001dac <TIMx_Init+0xb4>)
 8001d4e:	69db      	ldr	r3, [r3, #28]
 8001d50:	4a16      	ldr	r2, [pc, #88]	@ (8001dac <TIMx_Init+0xb4>)
 8001d52:	f043 0302 	orr.w	r3, r3, #2
 8001d56:	61d3      	str	r3, [r2, #28]
 8001d58:	231d      	movs	r3, #29
 8001d5a:	73bb      	strb	r3, [r7, #14]
 8001d5c:	2303      	movs	r3, #3
 8001d5e:	73fb      	strb	r3, [r7, #15]
	if(TIMx==TIM4) {RCC->APB1ENR|= 1<<2; IRQn= TIM4_IRQn; t=4;}	 // RCC TIM4
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	4a14      	ldr	r2, [pc, #80]	@ (8001db4 <TIMx_Init+0xbc>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d109      	bne.n	8001d7c <TIMx_Init+0x84>
 8001d68:	4b10      	ldr	r3, [pc, #64]	@ (8001dac <TIMx_Init+0xb4>)
 8001d6a:	69db      	ldr	r3, [r3, #28]
 8001d6c:	4a0f      	ldr	r2, [pc, #60]	@ (8001dac <TIMx_Init+0xb4>)
 8001d6e:	f043 0304 	orr.w	r3, r3, #4
 8001d72:	61d3      	str	r3, [r2, #28]
 8001d74:	231e      	movs	r3, #30
 8001d76:	73bb      	strb	r3, [r7, #14]
 8001d78:	2304      	movs	r3, #4
 8001d7a:	73fb      	strb	r3, [r7, #15]


	TIMx->PSC= PSC-1;  // ARR
 8001d7c:	883b      	ldrh	r3, [r7, #0]
 8001d7e:	3b01      	subs	r3, #1
 8001d80:	461a      	mov	r2, r3
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	629a      	str	r2, [r3, #40]	@ 0x28
	TIMx->ARR= ARR-1;  // PSC
 8001d86:	887b      	ldrh	r3, [r7, #2]
 8001d88:	3b01      	subs	r3, #1
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	62da      	str	r2, [r3, #44]	@ 0x2c

	//TIMx->DIER|= 1<<0; //	 UIE 1: Update interrupt enabled. START IT
	NVICx_Init(IRQn, 1, t); //TIM IRQn
 8001d90:	7bfa      	ldrb	r2, [r7, #15]
 8001d92:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001d96:	2101      	movs	r1, #1
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f7ff fc6c 	bl	8001676 <NVICx_Init>

	//TIMx->CR1|= 1<<0;  //  CEN 1: Counter enabled

}
 8001d9e:	bf00      	nop
 8001da0:	3710      	adds	r7, #16
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	40012c00 	.word	0x40012c00
 8001dac:	40021000 	.word	0x40021000
 8001db0:	40000400 	.word	0x40000400
 8001db4:	40000800 	.word	0x40000800

08001db8 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
  if(TIM2->SR  & (1<<0)){
 8001dbc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001dc0:	691b      	ldr	r3, [r3, #16]
 8001dc2:	f003 0301 	and.w	r3, r3, #1
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d017      	beq.n	8001dfa <TIM2_IRQHandler+0x42>
		ledRedState = !ledRedState;
 8001dca:	4b11      	ldr	r3, [pc, #68]	@ (8001e10 <TIM2_IRQHandler+0x58>)
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	b2db      	uxtb	r3, r3
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	bf0c      	ite	eq
 8001dd4:	2301      	moveq	r3, #1
 8001dd6:	2300      	movne	r3, #0
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	461a      	mov	r2, r3
 8001ddc:	4b0c      	ldr	r3, [pc, #48]	@ (8001e10 <TIM2_IRQHandler+0x58>)
 8001dde:	701a      	strb	r2, [r3, #0]
		GPIO_WritePin(GPIOA, 3, ledRedState);
 8001de0:	4b0b      	ldr	r3, [pc, #44]	@ (8001e10 <TIM2_IRQHandler+0x58>)
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	461a      	mov	r2, r3
 8001de8:	2103      	movs	r1, #3
 8001dea:	480a      	ldr	r0, [pc, #40]	@ (8001e14 <TIM2_IRQHandler+0x5c>)
 8001dec:	f7ff fc08 	bl	8001600 <GPIO_WritePin>
		TIM2->ARR= ledPeriod;  // ARR
 8001df0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001df4:	4b08      	ldr	r3, [pc, #32]	@ (8001e18 <TIM2_IRQHandler+0x60>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	62d3      	str	r3, [r2, #44]	@ 0x2c
	}

	TIM2->SR  &=~(1<<0);
 8001dfa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001dfe:	691b      	ldr	r3, [r3, #16]
 8001e00:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e04:	f023 0301 	bic.w	r3, r3, #1
 8001e08:	6113      	str	r3, [r2, #16]
}
 8001e0a:	bf00      	nop
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	20000280 	.word	0x20000280
 8001e14:	40010800 	.word	0x40010800
 8001e18:	20000000 	.word	0x20000000

08001e1c <USARTx_Init>:


//---------------USART----------------
void USARTx_Init(USART_TypeDef *USARTx, USART_Pin Pins, uint32_t Baud){
 8001e1c:	b5b0      	push	{r4, r5, r7, lr}
 8001e1e:	b08a      	sub	sp, #40	@ 0x28
 8001e20:	af02      	add	r7, sp, #8
 8001e22:	60f8      	str	r0, [r7, #12]
 8001e24:	460b      	mov	r3, r1
 8001e26:	607a      	str	r2, [r7, #4]
 8001e28:	72fb      	strb	r3, [r7, #11]
	uint8_t u=0;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	77fb      	strb	r3, [r7, #31]
	IRQn_Type IRQn;
	uint32_t PCLKx=0;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	61bb      	str	r3, [r7, #24]

	float USARTDIV=0.0;
 8001e32:	f04f 0300 	mov.w	r3, #0
 8001e36:	617b      	str	r3, [r7, #20]
	uint16_t Mantissa=0 , Fraction=0;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	827b      	strh	r3, [r7, #18]
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	823b      	strh	r3, [r7, #16]

	RCC->APB2ENR |= (1<<0); //Bit 0 AFIOEN: Alternate function I/O clock enable
 8001e40:	4b81      	ldr	r3, [pc, #516]	@ (8002048 <USARTx_Init+0x22c>)
 8001e42:	699b      	ldr	r3, [r3, #24]
 8001e44:	4a80      	ldr	r2, [pc, #512]	@ (8002048 <USARTx_Init+0x22c>)
 8001e46:	f043 0301 	orr.w	r3, r3, #1
 8001e4a:	6193      	str	r3, [r2, #24]

 if			(USARTx==USART1) {PCLKx=(HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);RCC->APB2ENR |= (1<<14); IRQn=USART1_IRQn; u=1;}
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	4a7f      	ldr	r2, [pc, #508]	@ (800204c <USARTx_Init+0x230>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d117      	bne.n	8001e84 <USARTx_Init+0x68>
 8001e54:	f002 fc44 	bl	80046e0 <HAL_RCC_GetHCLKFreq>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	4b7b      	ldr	r3, [pc, #492]	@ (8002048 <USARTx_Init+0x22c>)
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	0adb      	lsrs	r3, r3, #11
 8001e60:	f003 0307 	and.w	r3, r3, #7
 8001e64:	497a      	ldr	r1, [pc, #488]	@ (8002050 <USARTx_Init+0x234>)
 8001e66:	5ccb      	ldrb	r3, [r1, r3]
 8001e68:	fa22 f303 	lsr.w	r3, r2, r3
 8001e6c:	61bb      	str	r3, [r7, #24]
 8001e6e:	4b76      	ldr	r3, [pc, #472]	@ (8002048 <USARTx_Init+0x22c>)
 8001e70:	699b      	ldr	r3, [r3, #24]
 8001e72:	4a75      	ldr	r2, [pc, #468]	@ (8002048 <USARTx_Init+0x22c>)
 8001e74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e78:	6193      	str	r3, [r2, #24]
 8001e7a:	2325      	movs	r3, #37	@ 0x25
 8001e7c:	77bb      	strb	r3, [r7, #30]
 8001e7e:	2301      	movs	r3, #1
 8001e80:	77fb      	strb	r3, [r7, #31]
 8001e82:	e036      	b.n	8001ef2 <USARTx_Init+0xd6>
 else if(USARTx==USART2) {PCLKx=(HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);RCC->APB1ENR |= (1<<17); IRQn=USART2_IRQn; u=2;}
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	4a73      	ldr	r2, [pc, #460]	@ (8002054 <USARTx_Init+0x238>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d117      	bne.n	8001ebc <USARTx_Init+0xa0>
 8001e8c:	f002 fc28 	bl	80046e0 <HAL_RCC_GetHCLKFreq>
 8001e90:	4602      	mov	r2, r0
 8001e92:	4b6d      	ldr	r3, [pc, #436]	@ (8002048 <USARTx_Init+0x22c>)
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	0a1b      	lsrs	r3, r3, #8
 8001e98:	f003 0307 	and.w	r3, r3, #7
 8001e9c:	496c      	ldr	r1, [pc, #432]	@ (8002050 <USARTx_Init+0x234>)
 8001e9e:	5ccb      	ldrb	r3, [r1, r3]
 8001ea0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ea4:	61bb      	str	r3, [r7, #24]
 8001ea6:	4b68      	ldr	r3, [pc, #416]	@ (8002048 <USARTx_Init+0x22c>)
 8001ea8:	69db      	ldr	r3, [r3, #28]
 8001eaa:	4a67      	ldr	r2, [pc, #412]	@ (8002048 <USARTx_Init+0x22c>)
 8001eac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001eb0:	61d3      	str	r3, [r2, #28]
 8001eb2:	2326      	movs	r3, #38	@ 0x26
 8001eb4:	77bb      	strb	r3, [r7, #30]
 8001eb6:	2302      	movs	r3, #2
 8001eb8:	77fb      	strb	r3, [r7, #31]
 8001eba:	e01a      	b.n	8001ef2 <USARTx_Init+0xd6>
 else if(USARTx==USART3) {PCLKx=(HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);RCC->APB1ENR |= (1<<18); IRQn=USART3_IRQn; u=3;}
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	4a66      	ldr	r2, [pc, #408]	@ (8002058 <USARTx_Init+0x23c>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d116      	bne.n	8001ef2 <USARTx_Init+0xd6>
 8001ec4:	f002 fc0c 	bl	80046e0 <HAL_RCC_GetHCLKFreq>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	4b5f      	ldr	r3, [pc, #380]	@ (8002048 <USARTx_Init+0x22c>)
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	0a1b      	lsrs	r3, r3, #8
 8001ed0:	f003 0307 	and.w	r3, r3, #7
 8001ed4:	495e      	ldr	r1, [pc, #376]	@ (8002050 <USARTx_Init+0x234>)
 8001ed6:	5ccb      	ldrb	r3, [r1, r3]
 8001ed8:	fa22 f303 	lsr.w	r3, r2, r3
 8001edc:	61bb      	str	r3, [r7, #24]
 8001ede:	4b5a      	ldr	r3, [pc, #360]	@ (8002048 <USARTx_Init+0x22c>)
 8001ee0:	69db      	ldr	r3, [r3, #28]
 8001ee2:	4a59      	ldr	r2, [pc, #356]	@ (8002048 <USARTx_Init+0x22c>)
 8001ee4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ee8:	61d3      	str	r3, [r2, #28]
 8001eea:	2327      	movs	r3, #39	@ 0x27
 8001eec:	77bb      	strb	r3, [r7, #30]
 8001eee:	2303      	movs	r3, #3
 8001ef0:	77fb      	strb	r3, [r7, #31]


	if(Pins == PA9PA10){ //USART1
 8001ef2:	7afb      	ldrb	r3, [r7, #11]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d10f      	bne.n	8001f18 <USARTx_Init+0xfc>
		GPIOx_Init(GPIOA, 9, OUTPUT_AF_PP,NOPULL,MODE_OUTPUT_50MHZ);// TX
 8001ef8:	2303      	movs	r3, #3
 8001efa:	9300      	str	r3, [sp, #0]
 8001efc:	2300      	movs	r3, #0
 8001efe:	2202      	movs	r2, #2
 8001f00:	2109      	movs	r1, #9
 8001f02:	4856      	ldr	r0, [pc, #344]	@ (800205c <USARTx_Init+0x240>)
 8001f04:	f7ff fae8 	bl	80014d8 <GPIOx_Init>
		GPIOx_Init(GPIOA, 10, INPUT_FLOATING,NOPULL,0);// RX
 8001f08:	2300      	movs	r3, #0
 8001f0a:	9300      	str	r3, [sp, #0]
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	2201      	movs	r2, #1
 8001f10:	210a      	movs	r1, #10
 8001f12:	4852      	ldr	r0, [pc, #328]	@ (800205c <USARTx_Init+0x240>)
 8001f14:	f7ff fae0 	bl	80014d8 <GPIOx_Init>
	}
	if(Pins == PB6PB7){ //USART1
 8001f18:	7afb      	ldrb	r3, [r7, #11]
 8001f1a:	2b01      	cmp	r3, #1
 8001f1c:	d115      	bne.n	8001f4a <USARTx_Init+0x12e>
		AFIO->MAPR |= 1<<2; //remap PB6 PB7 ennable
 8001f1e:	4b50      	ldr	r3, [pc, #320]	@ (8002060 <USARTx_Init+0x244>)
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	4a4f      	ldr	r2, [pc, #316]	@ (8002060 <USARTx_Init+0x244>)
 8001f24:	f043 0304 	orr.w	r3, r3, #4
 8001f28:	6053      	str	r3, [r2, #4]
		GPIOx_Init(GPIOB, 6, OUTPUT_AF_PP,NOPULL,MODE_OUTPUT_50MHZ);// TX
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	9300      	str	r3, [sp, #0]
 8001f2e:	2300      	movs	r3, #0
 8001f30:	2202      	movs	r2, #2
 8001f32:	2106      	movs	r1, #6
 8001f34:	484b      	ldr	r0, [pc, #300]	@ (8002064 <USARTx_Init+0x248>)
 8001f36:	f7ff facf 	bl	80014d8 <GPIOx_Init>
		GPIOx_Init(GPIOB, 7, INPUT_FLOATING,NOPULL,0);// RX
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	9300      	str	r3, [sp, #0]
 8001f3e:	2300      	movs	r3, #0
 8001f40:	2201      	movs	r2, #1
 8001f42:	2107      	movs	r1, #7
 8001f44:	4847      	ldr	r0, [pc, #284]	@ (8002064 <USARTx_Init+0x248>)
 8001f46:	f7ff fac7 	bl	80014d8 <GPIOx_Init>
	}
	if(Pins == PA2PA3){ //USART2
 8001f4a:	7afb      	ldrb	r3, [r7, #11]
 8001f4c:	2b02      	cmp	r3, #2
 8001f4e:	d10f      	bne.n	8001f70 <USARTx_Init+0x154>
		GPIOx_Init(GPIOA, 2, OUTPUT_AF_PP,NOPULL,MODE_OUTPUT_50MHZ);// TX
 8001f50:	2303      	movs	r3, #3
 8001f52:	9300      	str	r3, [sp, #0]
 8001f54:	2300      	movs	r3, #0
 8001f56:	2202      	movs	r2, #2
 8001f58:	2102      	movs	r1, #2
 8001f5a:	4840      	ldr	r0, [pc, #256]	@ (800205c <USARTx_Init+0x240>)
 8001f5c:	f7ff fabc 	bl	80014d8 <GPIOx_Init>
		GPIOx_Init(GPIOA, 3, INPUT_FLOATING,NOPULL,0);// RX
 8001f60:	2300      	movs	r3, #0
 8001f62:	9300      	str	r3, [sp, #0]
 8001f64:	2300      	movs	r3, #0
 8001f66:	2201      	movs	r2, #1
 8001f68:	2103      	movs	r1, #3
 8001f6a:	483c      	ldr	r0, [pc, #240]	@ (800205c <USARTx_Init+0x240>)
 8001f6c:	f7ff fab4 	bl	80014d8 <GPIOx_Init>
	}
	if(Pins == PB10PB11){ //USART3
 8001f70:	7afb      	ldrb	r3, [r7, #11]
 8001f72:	2b03      	cmp	r3, #3
 8001f74:	d10f      	bne.n	8001f96 <USARTx_Init+0x17a>
		GPIOx_Init(GPIOB, 10, OUTPUT_AF_PP,NOPULL,MODE_OUTPUT_50MHZ);// TX
 8001f76:	2303      	movs	r3, #3
 8001f78:	9300      	str	r3, [sp, #0]
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	2202      	movs	r2, #2
 8001f7e:	210a      	movs	r1, #10
 8001f80:	4838      	ldr	r0, [pc, #224]	@ (8002064 <USARTx_Init+0x248>)
 8001f82:	f7ff faa9 	bl	80014d8 <GPIOx_Init>
		GPIOx_Init(GPIOB, 11, INPUT_FLOATING,NOPULL,0);// RX
 8001f86:	2300      	movs	r3, #0
 8001f88:	9300      	str	r3, [sp, #0]
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	210b      	movs	r1, #11
 8001f90:	4834      	ldr	r0, [pc, #208]	@ (8002064 <USARTx_Init+0x248>)
 8001f92:	f7ff faa1 	bl	80014d8 <GPIOx_Init>
	}

	USARTDIV= (float)PCLKx/(16.0 * Baud );
 8001f96:	69b8      	ldr	r0, [r7, #24]
 8001f98:	f7fe fe9c 	bl	8000cd4 <__aeabi_ui2f>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f7fe fa42 	bl	8000428 <__aeabi_f2d>
 8001fa4:	4604      	mov	r4, r0
 8001fa6:	460d      	mov	r5, r1
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	f7fe fa1b 	bl	80003e4 <__aeabi_ui2d>
 8001fae:	f04f 0200 	mov.w	r2, #0
 8001fb2:	4b2d      	ldr	r3, [pc, #180]	@ (8002068 <USARTx_Init+0x24c>)
 8001fb4:	f7fe fa90 	bl	80004d8 <__aeabi_dmul>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	460b      	mov	r3, r1
 8001fbc:	4620      	mov	r0, r4
 8001fbe:	4629      	mov	r1, r5
 8001fc0:	f7fe fbb4 	bl	800072c <__aeabi_ddiv>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	460b      	mov	r3, r1
 8001fc8:	4610      	mov	r0, r2
 8001fca:	4619      	mov	r1, r3
 8001fcc:	f7fe fd7c 	bl	8000ac8 <__aeabi_d2f>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	617b      	str	r3, [r7, #20]
	Mantissa=(uint16_t)USARTDIV;
 8001fd4:	6978      	ldr	r0, [r7, #20]
 8001fd6:	f7ff f89b 	bl	8001110 <__aeabi_f2uiz>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	827b      	strh	r3, [r7, #18]
	Fraction=(uint16_t)(USARTDIV- Mantissa)*16;
 8001fde:	8a7b      	ldrh	r3, [r7, #18]
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f7fe fe7b 	bl	8000cdc <__aeabi_i2f>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	4619      	mov	r1, r3
 8001fea:	6978      	ldr	r0, [r7, #20]
 8001fec:	f7fe fdc0 	bl	8000b70 <__aeabi_fsub>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f7ff f88c 	bl	8001110 <__aeabi_f2uiz>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	b29b      	uxth	r3, r3
 8001ffc:	011b      	lsls	r3, r3, #4
 8001ffe:	823b      	strh	r3, [r7, #16]

	USARTx->BRR = (Mantissa<<4) + Fraction;  //Baud
 8002000:	8a7b      	ldrh	r3, [r7, #18]
 8002002:	011a      	lsls	r2, r3, #4
 8002004:	8a3b      	ldrh	r3, [r7, #16]
 8002006:	4413      	add	r3, r2
 8002008:	461a      	mov	r2, r3
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	609a      	str	r2, [r3, #8]


	USARTx->CR1 |= (1<<2) | (1<<3); //Bit 2 RE: Receiver enable Bit 3 TE: Transmitter enable
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	68db      	ldr	r3, [r3, #12]
 8002012:	f043 020c 	orr.w	r2, r3, #12
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	60da      	str	r2, [r3, #12]
	USARTx->CR1 |= 1<<5; //Bit 5 RXNEIE: RXNE interrupt enable
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	68db      	ldr	r3, [r3, #12]
 800201e:	f043 0220 	orr.w	r2, r3, #32
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	60da      	str	r2, [r3, #12]
	NVICx_Init(IRQn, 1, u);
 8002026:	7ffa      	ldrb	r2, [r7, #31]
 8002028:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800202c:	2101      	movs	r1, #1
 800202e:	4618      	mov	r0, r3
 8002030:	f7ff fb21 	bl	8001676 <NVICx_Init>

	USARTx->CR1 |= 1<<13;  //Bit 13 UE: USART enable
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	60da      	str	r2, [r3, #12]

}
 8002040:	bf00      	nop
 8002042:	3720      	adds	r7, #32
 8002044:	46bd      	mov	sp, r7
 8002046:	bdb0      	pop	{r4, r5, r7, pc}
 8002048:	40021000 	.word	0x40021000
 800204c:	40013800 	.word	0x40013800
 8002050:	080082e4 	.word	0x080082e4
 8002054:	40004400 	.word	0x40004400
 8002058:	40004800 	.word	0x40004800
 800205c:	40010800 	.word	0x40010800
 8002060:	40010000 	.word	0x40010000
 8002064:	40010c00 	.word	0x40010c00
 8002068:	40300000 	.word	0x40300000

0800206c <USARTtoBUFF>:

void USARTtoBUFF(USART_ST *u, char c){
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	460b      	mov	r3, r1
 8002076:	70fb      	strb	r3, [r7, #3]
	if(u->in<u->size){
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	88da      	ldrh	r2, [r3, #6]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	889b      	ldrh	r3, [r3, #4]
 8002080:	429a      	cmp	r2, r3
 8002082:	d21b      	bcs.n	80020bc <USARTtoBUFF+0x50>
		u->buffer[u->in] = c;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	687a      	ldr	r2, [r7, #4]
 800208a:	88d2      	ldrh	r2, [r2, #6]
 800208c:	4413      	add	r3, r2
 800208e:	78fa      	ldrb	r2, [r7, #3]
 8002090:	701a      	strb	r2, [r3, #0]
		u->in++;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	88db      	ldrh	r3, [r3, #6]
 8002096:	3301      	adds	r3, #1
 8002098:	b29a      	uxth	r2, r3
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	80da      	strh	r2, [r3, #6]
		u->num++;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	895b      	ldrh	r3, [r3, #10]
 80020a2:	3301      	adds	r3, #1
 80020a4:	b29a      	uxth	r2, r3
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	815a      	strh	r2, [r3, #10]
	if(u->in == u->size) u->in=0;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	88da      	ldrh	r2, [r3, #6]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	889b      	ldrh	r3, [r3, #4]
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d102      	bne.n	80020bc <USARTtoBUFF+0x50>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2200      	movs	r2, #0
 80020ba:	80da      	strh	r2, [r3, #6]
	}
}
 80020bc:	bf00      	nop
 80020be:	370c      	adds	r7, #12
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bc80      	pop	{r7}
 80020c4:	4770      	bx	lr
	...

080020c8 <USARTx_GetC>:



char USARTx_GetC(USART_TypeDef* USARTx){
 80020c8:	b480      	push	{r7}
 80020ca:	b085      	sub	sp, #20
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
		USART_ST *u;
		char c=0;
 80020d0:	2300      	movs	r3, #0
 80020d2:	72fb      	strb	r3, [r7, #11]
		if			(USARTx==USART1)  	{u=&USART1_ST;}
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	4a1c      	ldr	r2, [pc, #112]	@ (8002148 <USARTx_GetC+0x80>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d102      	bne.n	80020e2 <USARTx_GetC+0x1a>
 80020dc:	4b1b      	ldr	r3, [pc, #108]	@ (800214c <USARTx_GetC+0x84>)
 80020de:	60fb      	str	r3, [r7, #12]
 80020e0:	e00c      	b.n	80020fc <USARTx_GetC+0x34>
		else if(USARTx==USART2) 		{u=&USART2_ST;}
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4a1a      	ldr	r2, [pc, #104]	@ (8002150 <USARTx_GetC+0x88>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d102      	bne.n	80020f0 <USARTx_GetC+0x28>
 80020ea:	4b1a      	ldr	r3, [pc, #104]	@ (8002154 <USARTx_GetC+0x8c>)
 80020ec:	60fb      	str	r3, [r7, #12]
 80020ee:	e005      	b.n	80020fc <USARTx_GetC+0x34>
		else if(USARTx==USART3) 		{u=&USART3_ST;}
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	4a19      	ldr	r2, [pc, #100]	@ (8002158 <USARTx_GetC+0x90>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d101      	bne.n	80020fc <USARTx_GetC+0x34>
 80020f8:	4b18      	ldr	r3, [pc, #96]	@ (800215c <USARTx_GetC+0x94>)
 80020fa:	60fb      	str	r3, [r7, #12]

	if(u->num>0){
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	895b      	ldrh	r3, [r3, #10]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d01b      	beq.n	800213c <USARTx_GetC+0x74>

		c=u->buffer[u->out];
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	68fa      	ldr	r2, [r7, #12]
 800210a:	8912      	ldrh	r2, [r2, #8]
 800210c:	4413      	add	r3, r2
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	72fb      	strb	r3, [r7, #11]
		u->out++;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	891b      	ldrh	r3, [r3, #8]
 8002116:	3301      	adds	r3, #1
 8002118:	b29a      	uxth	r2, r3
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	811a      	strh	r2, [r3, #8]
		u->num--;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	895b      	ldrh	r3, [r3, #10]
 8002122:	3b01      	subs	r3, #1
 8002124:	b29a      	uxth	r2, r3
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	815a      	strh	r2, [r3, #10]
		if(u->out==u->size) u->out=0;
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	891a      	ldrh	r2, [r3, #8]
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	889b      	ldrh	r3, [r3, #4]
 8002132:	429a      	cmp	r2, r3
 8002134:	d102      	bne.n	800213c <USARTx_GetC+0x74>
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	2200      	movs	r2, #0
 800213a:	811a      	strh	r2, [r3, #8]
	}

		return c;
 800213c:	7afb      	ldrb	r3, [r7, #11]
}
 800213e:	4618      	mov	r0, r3
 8002140:	3714      	adds	r7, #20
 8002142:	46bd      	mov	sp, r7
 8002144:	bc80      	pop	{r7}
 8002146:	4770      	bx	lr
 8002148:	40013800 	.word	0x40013800
 800214c:	20000004 	.word	0x20000004
 8002150:	40004400 	.word	0x40004400
 8002154:	20000010 	.word	0x20000010
 8002158:	40004800 	.word	0x40004800
 800215c:	2000001c 	.word	0x2000001c

08002160 <USARTx_isEMPTY>:


uint16_t USARTx_isEMPTY(USART_TypeDef* USARTx){
 8002160:	b480      	push	{r7}
 8002162:	b085      	sub	sp, #20
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
		USART_ST *u;
		if			(USARTx==USART1)  	{u=&USART1_ST;}
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	4a0d      	ldr	r2, [pc, #52]	@ (80021a0 <USARTx_isEMPTY+0x40>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d102      	bne.n	8002176 <USARTx_isEMPTY+0x16>
 8002170:	4b0c      	ldr	r3, [pc, #48]	@ (80021a4 <USARTx_isEMPTY+0x44>)
 8002172:	60fb      	str	r3, [r7, #12]
 8002174:	e00c      	b.n	8002190 <USARTx_isEMPTY+0x30>
		else if(USARTx==USART2) 		{u=&USART2_ST;}
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4a0b      	ldr	r2, [pc, #44]	@ (80021a8 <USARTx_isEMPTY+0x48>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d102      	bne.n	8002184 <USARTx_isEMPTY+0x24>
 800217e:	4b0b      	ldr	r3, [pc, #44]	@ (80021ac <USARTx_isEMPTY+0x4c>)
 8002180:	60fb      	str	r3, [r7, #12]
 8002182:	e005      	b.n	8002190 <USARTx_isEMPTY+0x30>
		else if(USARTx==USART3) 		{u=&USART3_ST;}
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	4a0a      	ldr	r2, [pc, #40]	@ (80021b0 <USARTx_isEMPTY+0x50>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d101      	bne.n	8002190 <USARTx_isEMPTY+0x30>
 800218c:	4b09      	ldr	r3, [pc, #36]	@ (80021b4 <USARTx_isEMPTY+0x54>)
 800218e:	60fb      	str	r3, [r7, #12]

			return u->num;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	895b      	ldrh	r3, [r3, #10]
}
 8002194:	4618      	mov	r0, r3
 8002196:	3714      	adds	r7, #20
 8002198:	46bd      	mov	sp, r7
 800219a:	bc80      	pop	{r7}
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop
 80021a0:	40013800 	.word	0x40013800
 80021a4:	20000004 	.word	0x20000004
 80021a8:	40004400 	.word	0x40004400
 80021ac:	20000010 	.word	0x20000010
 80021b0:	40004800 	.word	0x40004800
 80021b4:	2000001c 	.word	0x2000001c

080021b8 <USARTx_GetS>:



uint16_t USARTx_GetS(USART_TypeDef* USARTx, char *Str, uint16_t len){
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b086      	sub	sp, #24
 80021bc:	af00      	add	r7, sp, #0
 80021be:	60f8      	str	r0, [r7, #12]
 80021c0:	60b9      	str	r1, [r7, #8]
 80021c2:	4613      	mov	r3, r2
 80021c4:	80fb      	strh	r3, [r7, #6]
	uint16_t i=0;
 80021c6:	2300      	movs	r3, #0
 80021c8:	82fb      	strh	r3, [r7, #22]
	char c=0;
 80021ca:	2300      	movs	r3, #0
 80021cc:	757b      	strb	r3, [r7, #21]

	if(USARTx_isEMPTY(USARTx)==0) return 0;
 80021ce:	68f8      	ldr	r0, [r7, #12]
 80021d0:	f7ff ffc6 	bl	8002160 <USARTx_isEMPTY>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d11b      	bne.n	8002212 <USARTx_GetS+0x5a>
 80021da:	2300      	movs	r3, #0
 80021dc:	e023      	b.n	8002226 <USARTx_GetS+0x6e>

	while(i<len){
	c = USARTx_GetC(USARTx);
 80021de:	68f8      	ldr	r0, [r7, #12]
 80021e0:	f7ff ff72 	bl	80020c8 <USARTx_GetC>
 80021e4:	4603      	mov	r3, r0
 80021e6:	757b      	strb	r3, [r7, #21]
	if(c){
 80021e8:	7d7b      	ldrb	r3, [r7, #21]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d011      	beq.n	8002212 <USARTx_GetS+0x5a>
		Str[i]=c;
 80021ee:	8afb      	ldrh	r3, [r7, #22]
 80021f0:	68ba      	ldr	r2, [r7, #8]
 80021f2:	4413      	add	r3, r2
 80021f4:	7d7a      	ldrb	r2, [r7, #21]
 80021f6:	701a      	strb	r2, [r3, #0]
		if(Str[i]=='\n') {i++; break;}
 80021f8:	8afb      	ldrh	r3, [r7, #22]
 80021fa:	68ba      	ldr	r2, [r7, #8]
 80021fc:	4413      	add	r3, r2
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	2b0a      	cmp	r3, #10
 8002202:	d103      	bne.n	800220c <USARTx_GetS+0x54>
 8002204:	8afb      	ldrh	r3, [r7, #22]
 8002206:	3301      	adds	r3, #1
 8002208:	82fb      	strh	r3, [r7, #22]
 800220a:	e006      	b.n	800221a <USARTx_GetS+0x62>
		else i++;
 800220c:	8afb      	ldrh	r3, [r7, #22]
 800220e:	3301      	adds	r3, #1
 8002210:	82fb      	strh	r3, [r7, #22]
	while(i<len){
 8002212:	8afa      	ldrh	r2, [r7, #22]
 8002214:	88fb      	ldrh	r3, [r7, #6]
 8002216:	429a      	cmp	r2, r3
 8002218:	d3e1      	bcc.n	80021de <USARTx_GetS+0x26>

	}
}
	Str[i]='\0';
 800221a:	8afb      	ldrh	r3, [r7, #22]
 800221c:	68ba      	ldr	r2, [r7, #8]
 800221e:	4413      	add	r3, r2
 8002220:	2200      	movs	r2, #0
 8002222:	701a      	strb	r2, [r3, #0]
	return i;
 8002224:	8afb      	ldrh	r3, [r7, #22]
}
 8002226:	4618      	mov	r0, r3
 8002228:	3718      	adds	r7, #24
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
	...

08002230 <USART1_IRQHandler>:

void USART1_IRQHandler(void){
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
  if ((USART1->SR & USART_SR_RXNE) != RESET){
 8002234:	4b07      	ldr	r3, [pc, #28]	@ (8002254 <USART1_IRQHandler+0x24>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 0320 	and.w	r3, r3, #32
 800223c:	2b00      	cmp	r3, #0
 800223e:	d006      	beq.n	800224e <USART1_IRQHandler+0x1e>

			//USARTx_PutC(USART1,USART1->DR);
				USARTtoBUFF(&USART1_ST, USART1->DR);
 8002240:	4b04      	ldr	r3, [pc, #16]	@ (8002254 <USART1_IRQHandler+0x24>)
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	b2db      	uxtb	r3, r3
 8002246:	4619      	mov	r1, r3
 8002248:	4803      	ldr	r0, [pc, #12]	@ (8002258 <USART1_IRQHandler+0x28>)
 800224a:	f7ff ff0f 	bl	800206c <USARTtoBUFF>
	}
}
 800224e:	bf00      	nop
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	40013800 	.word	0x40013800
 8002258:	20000004 	.word	0x20000004

0800225c <USARTx_PutC>:
void USARTx_PutC(USART_TypeDef *USARTx,char c){
 800225c:	b480      	push	{r7}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	460b      	mov	r3, r1
 8002266:	70fb      	strb	r3, [r7, #3]
		while((USARTx->SR & (1<<7))==0); //Bit 7 TXE: Transmit data register empty
 8002268:	bf00      	nop
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002272:	2b00      	cmp	r3, #0
 8002274:	d0f9      	beq.n	800226a <USARTx_PutC+0xe>
		USARTx->DR= c;
 8002276:	78fa      	ldrb	r2, [r7, #3]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	605a      	str	r2, [r3, #4]


}
 800227c:	bf00      	nop
 800227e:	370c      	adds	r7, #12
 8002280:	46bd      	mov	sp, r7
 8002282:	bc80      	pop	{r7}
 8002284:	4770      	bx	lr

08002286 <USARTx_PutS>:

void USARTx_PutS(USART_TypeDef *USARTx,char *Str){
 8002286:	b580      	push	{r7, lr}
 8002288:	b082      	sub	sp, #8
 800228a:	af00      	add	r7, sp, #0
 800228c:	6078      	str	r0, [r7, #4]
 800228e:	6039      	str	r1, [r7, #0]

	while(*Str) USARTx_PutC(USARTx, * Str++);
 8002290:	e007      	b.n	80022a2 <USARTx_PutS+0x1c>
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	1c5a      	adds	r2, r3, #1
 8002296:	603a      	str	r2, [r7, #0]
 8002298:	781b      	ldrb	r3, [r3, #0]
 800229a:	4619      	mov	r1, r3
 800229c:	6878      	ldr	r0, [r7, #4]
 800229e:	f7ff ffdd 	bl	800225c <USARTx_PutC>
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d1f3      	bne.n	8002292 <USARTx_PutS+0xc>
}
 80022aa:	bf00      	nop
 80022ac:	bf00      	nop
 80022ae:	3708      	adds	r7, #8
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	0000      	movs	r0, r0
	...

080022b8 <calculatePPM>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

float Ro = 300559.0; // Calibrated in clean air
// tinh toan gia tri PPM
float calculatePPM(uint32_t adcValue) {
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b086      	sub	sp, #24
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  float Vout = (adcValue * 3.3) / 4095.0; // Vref = 3.3V
 80022c0:	6878      	ldr	r0, [r7, #4]
 80022c2:	f7fe f88f 	bl	80003e4 <__aeabi_ui2d>
 80022c6:	a33e      	add	r3, pc, #248	@ (adr r3, 80023c0 <calculatePPM+0x108>)
 80022c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022cc:	f7fe f904 	bl	80004d8 <__aeabi_dmul>
 80022d0:	4602      	mov	r2, r0
 80022d2:	460b      	mov	r3, r1
 80022d4:	4610      	mov	r0, r2
 80022d6:	4619      	mov	r1, r3
 80022d8:	a33b      	add	r3, pc, #236	@ (adr r3, 80023c8 <calculatePPM+0x110>)
 80022da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022de:	f7fe fa25 	bl	800072c <__aeabi_ddiv>
 80022e2:	4602      	mov	r2, r0
 80022e4:	460b      	mov	r3, r1
 80022e6:	4610      	mov	r0, r2
 80022e8:	4619      	mov	r1, r3
 80022ea:	f7fe fbed 	bl	8000ac8 <__aeabi_d2f>
 80022ee:	4603      	mov	r3, r0
 80022f0:	613b      	str	r3, [r7, #16]
  float Rs = ((5.0 * 10000.0) / Vout) - 10000.0; // Vcc = 5V, Rl = 10kO
 80022f2:	6938      	ldr	r0, [r7, #16]
 80022f4:	f7fe f898 	bl	8000428 <__aeabi_f2d>
 80022f8:	4602      	mov	r2, r0
 80022fa:	460b      	mov	r3, r1
 80022fc:	a134      	add	r1, pc, #208	@ (adr r1, 80023d0 <calculatePPM+0x118>)
 80022fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002302:	f7fe fa13 	bl	800072c <__aeabi_ddiv>
 8002306:	4602      	mov	r2, r0
 8002308:	460b      	mov	r3, r1
 800230a:	4610      	mov	r0, r2
 800230c:	4619      	mov	r1, r3
 800230e:	a332      	add	r3, pc, #200	@ (adr r3, 80023d8 <calculatePPM+0x120>)
 8002310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002314:	f7fd ff28 	bl	8000168 <__aeabi_dsub>
 8002318:	4602      	mov	r2, r0
 800231a:	460b      	mov	r3, r1
 800231c:	4610      	mov	r0, r2
 800231e:	4619      	mov	r1, r3
 8002320:	f7fe fbd2 	bl	8000ac8 <__aeabi_d2f>
 8002324:	4603      	mov	r3, r0
 8002326:	60fb      	str	r3, [r7, #12]
  float ratio = Rs / Ro;
 8002328:	4b2d      	ldr	r3, [pc, #180]	@ (80023e0 <calculatePPM+0x128>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4619      	mov	r1, r3
 800232e:	68f8      	ldr	r0, [r7, #12]
 8002330:	f7fe fddc 	bl	8000eec <__aeabi_fdiv>
 8002334:	4603      	mov	r3, r0
 8002336:	60bb      	str	r3, [r7, #8]
  float ppm= 94.0 * pow(ratio, -1.5); // Formula for LPG
 8002338:	68b8      	ldr	r0, [r7, #8]
 800233a:	f7fe f875 	bl	8000428 <__aeabi_f2d>
 800233e:	f04f 0200 	mov.w	r2, #0
 8002342:	4b28      	ldr	r3, [pc, #160]	@ (80023e4 <calculatePPM+0x12c>)
 8002344:	f005 f86e 	bl	8007424 <pow>
 8002348:	f04f 0200 	mov.w	r2, #0
 800234c:	4b26      	ldr	r3, [pc, #152]	@ (80023e8 <calculatePPM+0x130>)
 800234e:	f7fe f8c3 	bl	80004d8 <__aeabi_dmul>
 8002352:	4602      	mov	r2, r0
 8002354:	460b      	mov	r3, r1
 8002356:	4610      	mov	r0, r2
 8002358:	4619      	mov	r1, r3
 800235a:	f7fe fbb5 	bl	8000ac8 <__aeabi_d2f>
 800235e:	4603      	mov	r3, r0
 8002360:	617b      	str	r3, [r7, #20]
	ppm = (float)((int)(ppm * 100 + 0.5)) / 100;
 8002362:	4922      	ldr	r1, [pc, #136]	@ (80023ec <calculatePPM+0x134>)
 8002364:	6978      	ldr	r0, [r7, #20]
 8002366:	f7fe fd0d 	bl	8000d84 <__aeabi_fmul>
 800236a:	4603      	mov	r3, r0
 800236c:	4618      	mov	r0, r3
 800236e:	f7fe f85b 	bl	8000428 <__aeabi_f2d>
 8002372:	f04f 0200 	mov.w	r2, #0
 8002376:	4b1e      	ldr	r3, [pc, #120]	@ (80023f0 <calculatePPM+0x138>)
 8002378:	f7fd fef8 	bl	800016c <__adddf3>
 800237c:	4602      	mov	r2, r0
 800237e:	460b      	mov	r3, r1
 8002380:	4610      	mov	r0, r2
 8002382:	4619      	mov	r1, r3
 8002384:	f7fe fb58 	bl	8000a38 <__aeabi_d2iz>
 8002388:	4603      	mov	r3, r0
 800238a:	4618      	mov	r0, r3
 800238c:	f7fe fca6 	bl	8000cdc <__aeabi_i2f>
 8002390:	4603      	mov	r3, r0
 8002392:	4916      	ldr	r1, [pc, #88]	@ (80023ec <calculatePPM+0x134>)
 8002394:	4618      	mov	r0, r3
 8002396:	f7fe fda9 	bl	8000eec <__aeabi_fdiv>
 800239a:	4603      	mov	r3, r0
 800239c:	617b      	str	r3, [r7, #20]
	if (ppm > 10000.0) ppm = 10000.0; // Cap at maximum detectable range
 800239e:	4915      	ldr	r1, [pc, #84]	@ (80023f4 <calculatePPM+0x13c>)
 80023a0:	6978      	ldr	r0, [r7, #20]
 80023a2:	f7fe feab 	bl	80010fc <__aeabi_fcmpgt>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d001      	beq.n	80023b0 <calculatePPM+0xf8>
 80023ac:	4b11      	ldr	r3, [pc, #68]	@ (80023f4 <calculatePPM+0x13c>)
 80023ae:	617b      	str	r3, [r7, #20]
  return ppm;
 80023b0:	697b      	ldr	r3, [r7, #20]
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3718      	adds	r7, #24
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	f3af 8000 	nop.w
 80023c0:	66666666 	.word	0x66666666
 80023c4:	400a6666 	.word	0x400a6666
 80023c8:	00000000 	.word	0x00000000
 80023cc:	40affe00 	.word	0x40affe00
 80023d0:	00000000 	.word	0x00000000
 80023d4:	40e86a00 	.word	0x40e86a00
 80023d8:	00000000 	.word	0x00000000
 80023dc:	40c38800 	.word	0x40c38800
 80023e0:	20000028 	.word	0x20000028
 80023e4:	bff80000 	.word	0xbff80000
 80023e8:	40578000 	.word	0x40578000
 80023ec:	42c80000 	.word	0x42c80000
 80023f0:	3fe00000 	.word	0x3fe00000
 80023f4:	461c4000 	.word	0x461c4000

080023f8 <sendPPM>:
//Gui ppm sang ESP32 qua UART de hien thi len E_RA APP
void sendPPM(float ppm) {
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]

		sprintf(buffer_1,"PPM:%.2f\r\n", ppm);
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f7fe f811 	bl	8000428 <__aeabi_f2d>
 8002406:	4602      	mov	r2, r0
 8002408:	460b      	mov	r3, r1
 800240a:	4906      	ldr	r1, [pc, #24]	@ (8002424 <sendPPM+0x2c>)
 800240c:	4806      	ldr	r0, [pc, #24]	@ (8002428 <sendPPM+0x30>)
 800240e:	f002 fec1 	bl	8005194 <siprintf>
		USARTx_PutS(USART1,buffer_1);//
 8002412:	4905      	ldr	r1, [pc, #20]	@ (8002428 <sendPPM+0x30>)
 8002414:	4805      	ldr	r0, [pc, #20]	@ (800242c <sendPPM+0x34>)
 8002416:	f7ff ff36 	bl	8002286 <USARTx_PutS>
}
 800241a:	bf00      	nop
 800241c:	3708      	adds	r7, #8
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	08008258 	.word	0x08008258
 8002428:	20000230 	.word	0x20000230
 800242c:	40013800 	.word	0x40013800

08002430 <control_OUTPUT>:
//SET BUZZER, RELAY khi ppm>500
void control_OUTPUT(float ppm) {
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  if (ppm > 500) {
 8002438:	490f      	ldr	r1, [pc, #60]	@ (8002478 <control_OUTPUT+0x48>)
 800243a:	6878      	ldr	r0, [r7, #4]
 800243c:	f7fe fe5e 	bl	80010fc <__aeabi_fcmpgt>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d00a      	beq.n	800245c <control_OUTPUT+0x2c>
    GPIO_WritePin(GPIOA, 4, 1);
 8002446:	2201      	movs	r2, #1
 8002448:	2104      	movs	r1, #4
 800244a:	480c      	ldr	r0, [pc, #48]	@ (800247c <control_OUTPUT+0x4c>)
 800244c:	f7ff f8d8 	bl	8001600 <GPIO_WritePin>
		GPIO_WritePin(GPIOA, 5, 1);
 8002450:	2201      	movs	r2, #1
 8002452:	2105      	movs	r1, #5
 8002454:	4809      	ldr	r0, [pc, #36]	@ (800247c <control_OUTPUT+0x4c>)
 8002456:	f7ff f8d3 	bl	8001600 <GPIO_WritePin>
  } else {
    GPIO_WritePin(GPIOA, 4, 0);
		GPIO_WritePin(GPIOA, 5, 0);
  }
}
 800245a:	e009      	b.n	8002470 <control_OUTPUT+0x40>
    GPIO_WritePin(GPIOA, 4, 0);
 800245c:	2200      	movs	r2, #0
 800245e:	2104      	movs	r1, #4
 8002460:	4806      	ldr	r0, [pc, #24]	@ (800247c <control_OUTPUT+0x4c>)
 8002462:	f7ff f8cd 	bl	8001600 <GPIO_WritePin>
		GPIO_WritePin(GPIOA, 5, 0);
 8002466:	2200      	movs	r2, #0
 8002468:	2105      	movs	r1, #5
 800246a:	4804      	ldr	r0, [pc, #16]	@ (800247c <control_OUTPUT+0x4c>)
 800246c:	f7ff f8c8 	bl	8001600 <GPIO_WritePin>
}
 8002470:	bf00      	nop
 8002472:	3708      	adds	r7, #8
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	43fa0000 	.word	0x43fa0000
 800247c:	40010800 	.word	0x40010800

08002480 <controlLED>:
//DIEU KHIEN LED THEO PPM
void controlLED(float ppm) {
 8002480:	b580      	push	{r7, lr}
 8002482:	b084      	sub	sp, #16
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]

  if (ppm < 200) {// khong co khi gas
 8002488:	4984      	ldr	r1, [pc, #528]	@ (800269c <controlLED+0x21c>)
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	f7fe fe18 	bl	80010c0 <__aeabi_fcmplt>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d04c      	beq.n	8002530 <controlLED+0xb0>
    GPIO_WritePin(GPIOA, 1, 1);
 8002496:	2201      	movs	r2, #1
 8002498:	2101      	movs	r1, #1
 800249a:	4881      	ldr	r0, [pc, #516]	@ (80026a0 <controlLED+0x220>)
 800249c:	f7ff f8b0 	bl	8001600 <GPIO_WritePin>
		GPIO_WritePin(GPIOA, 2, 0);
 80024a0:	2200      	movs	r2, #0
 80024a2:	2102      	movs	r1, #2
 80024a4:	487e      	ldr	r0, [pc, #504]	@ (80026a0 <controlLED+0x220>)
 80024a6:	f7ff f8ab 	bl	8001600 <GPIO_WritePin>
		GPIO_WritePin(GPIOA, 3, 0);
 80024aa:	2200      	movs	r2, #0
 80024ac:	2103      	movs	r1, #3
 80024ae:	487c      	ldr	r0, [pc, #496]	@ (80026a0 <controlLED+0x220>)
 80024b0:	f7ff f8a6 	bl	8001600 <GPIO_WritePin>

    TIM2->CR1 &= ~(1 << 0);
 80024b4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80024be:	f023 0301 	bic.w	r3, r3, #1
 80024c2:	6013      	str	r3, [r2, #0]
		TIM2->DIER &= ~(1 << 0);
 80024c4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80024c8:	68db      	ldr	r3, [r3, #12]
 80024ca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80024ce:	f023 0301 	bic.w	r3, r3, #1
 80024d2:	60d3      	str	r3, [r2, #12]

					CLCD_I2C_SetCursor(&LCD1, 0, 0);
 80024d4:	2200      	movs	r2, #0
 80024d6:	2100      	movs	r1, #0
 80024d8:	4872      	ldr	r0, [pc, #456]	@ (80026a4 <controlLED+0x224>)
 80024da:	f7fe ff0d 	bl	80012f8 <CLCD_I2C_SetCursor>
					CLCD_I2C_WriteString(&LCD1,"PPM:");
 80024de:	4972      	ldr	r1, [pc, #456]	@ (80026a8 <controlLED+0x228>)
 80024e0:	4870      	ldr	r0, [pc, #448]	@ (80026a4 <controlLED+0x224>)
 80024e2:	f7fe ff5c 	bl	800139e <CLCD_I2C_WriteString>

					CLCD_I2C_SetCursor(&LCD1, 4, 0);
 80024e6:	2200      	movs	r2, #0
 80024e8:	2104      	movs	r1, #4
 80024ea:	486e      	ldr	r0, [pc, #440]	@ (80026a4 <controlLED+0x224>)
 80024ec:	f7fe ff04 	bl	80012f8 <CLCD_I2C_SetCursor>
					sprintf(buffer_ppm,"%.2f",ppm);
 80024f0:	6878      	ldr	r0, [r7, #4]
 80024f2:	f7fd ff99 	bl	8000428 <__aeabi_f2d>
 80024f6:	4602      	mov	r2, r0
 80024f8:	460b      	mov	r3, r1
 80024fa:	496c      	ldr	r1, [pc, #432]	@ (80026ac <controlLED+0x22c>)
 80024fc:	486c      	ldr	r0, [pc, #432]	@ (80026b0 <controlLED+0x230>)
 80024fe:	f002 fe49 	bl	8005194 <siprintf>
					CLCD_I2C_WriteString(&LCD1,buffer_ppm);
 8002502:	496b      	ldr	r1, [pc, #428]	@ (80026b0 <controlLED+0x230>)
 8002504:	4867      	ldr	r0, [pc, #412]	@ (80026a4 <controlLED+0x224>)
 8002506:	f7fe ff4a 	bl	800139e <CLCD_I2C_WriteString>

					CLCD_I2C_SetCursor(&LCD1, 0, 1);
 800250a:	2201      	movs	r2, #1
 800250c:	2100      	movs	r1, #0
 800250e:	4865      	ldr	r0, [pc, #404]	@ (80026a4 <controlLED+0x224>)
 8002510:	f7fe fef2 	bl	80012f8 <CLCD_I2C_SetCursor>
					CLCD_I2C_WriteString(&LCD1,"State: 1");
 8002514:	4967      	ldr	r1, [pc, #412]	@ (80026b4 <controlLED+0x234>)
 8002516:	4863      	ldr	r0, [pc, #396]	@ (80026a4 <controlLED+0x224>)
 8002518:	f7fe ff41 	bl	800139e <CLCD_I2C_WriteString>

					CLCD_I2C_SetCursor(&LCD1, 9, 1);
 800251c:	2201      	movs	r2, #1
 800251e:	2109      	movs	r1, #9
 8002520:	4860      	ldr	r0, [pc, #384]	@ (80026a4 <controlLED+0x224>)
 8002522:	f7fe fee9 	bl	80012f8 <CLCD_I2C_SetCursor>
					CLCD_I2C_WriteString(&LCD1,"Alarm:0");
 8002526:	4964      	ldr	r1, [pc, #400]	@ (80026b8 <controlLED+0x238>)
 8002528:	485e      	ldr	r0, [pc, #376]	@ (80026a4 <controlLED+0x224>)
 800252a:	f7fe ff38 	bl	800139e <CLCD_I2C_WriteString>
    ledPeriod = (uint32_t)(10000.0 / (2.0 * freq)) - 1;

		TIM2->DIER|= 1<<0; //	 UIE 1: Update interrupt enabled. START IT
		TIM2->CR1|= 1<<0;  //  CEN 1: Counter enabled
  }
}
 800252e:	e164      	b.n	80027fa <controlLED+0x37a>
  } else if (ppm >= 200 && ppm <300) {// khi gas thap
 8002530:	495a      	ldr	r1, [pc, #360]	@ (800269c <controlLED+0x21c>)
 8002532:	6878      	ldr	r0, [r7, #4]
 8002534:	f7fe fdd8 	bl	80010e8 <__aeabi_fcmpge>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d053      	beq.n	80025e6 <controlLED+0x166>
 800253e:	495f      	ldr	r1, [pc, #380]	@ (80026bc <controlLED+0x23c>)
 8002540:	6878      	ldr	r0, [r7, #4]
 8002542:	f7fe fdbd 	bl	80010c0 <__aeabi_fcmplt>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d04c      	beq.n	80025e6 <controlLED+0x166>
		GPIO_WritePin(GPIOA, 1, 0);
 800254c:	2200      	movs	r2, #0
 800254e:	2101      	movs	r1, #1
 8002550:	4853      	ldr	r0, [pc, #332]	@ (80026a0 <controlLED+0x220>)
 8002552:	f7ff f855 	bl	8001600 <GPIO_WritePin>
    GPIO_WritePin(GPIOA, 2, 1);
 8002556:	2201      	movs	r2, #1
 8002558:	2102      	movs	r1, #2
 800255a:	4851      	ldr	r0, [pc, #324]	@ (80026a0 <controlLED+0x220>)
 800255c:	f7ff f850 	bl	8001600 <GPIO_WritePin>
		GPIO_WritePin(GPIOA, 3, 0);
 8002560:	2200      	movs	r2, #0
 8002562:	2103      	movs	r1, #3
 8002564:	484e      	ldr	r0, [pc, #312]	@ (80026a0 <controlLED+0x220>)
 8002566:	f7ff f84b 	bl	8001600 <GPIO_WritePin>
    TIM2->CR1 &= ~(1 << 0);
 800256a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002574:	f023 0301 	bic.w	r3, r3, #1
 8002578:	6013      	str	r3, [r2, #0]
		TIM2->DIER &= ~(1 << 0);
 800257a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002584:	f023 0301 	bic.w	r3, r3, #1
 8002588:	60d3      	str	r3, [r2, #12]
			CLCD_I2C_SetCursor(&LCD1, 0, 0);
 800258a:	2200      	movs	r2, #0
 800258c:	2100      	movs	r1, #0
 800258e:	4845      	ldr	r0, [pc, #276]	@ (80026a4 <controlLED+0x224>)
 8002590:	f7fe feb2 	bl	80012f8 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(&LCD1,"PPM:");
 8002594:	4944      	ldr	r1, [pc, #272]	@ (80026a8 <controlLED+0x228>)
 8002596:	4843      	ldr	r0, [pc, #268]	@ (80026a4 <controlLED+0x224>)
 8002598:	f7fe ff01 	bl	800139e <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(&LCD1, 4, 0);
 800259c:	2200      	movs	r2, #0
 800259e:	2104      	movs	r1, #4
 80025a0:	4840      	ldr	r0, [pc, #256]	@ (80026a4 <controlLED+0x224>)
 80025a2:	f7fe fea9 	bl	80012f8 <CLCD_I2C_SetCursor>
			sprintf(buffer_ppm,"%.2f",ppm);
 80025a6:	6878      	ldr	r0, [r7, #4]
 80025a8:	f7fd ff3e 	bl	8000428 <__aeabi_f2d>
 80025ac:	4602      	mov	r2, r0
 80025ae:	460b      	mov	r3, r1
 80025b0:	493e      	ldr	r1, [pc, #248]	@ (80026ac <controlLED+0x22c>)
 80025b2:	483f      	ldr	r0, [pc, #252]	@ (80026b0 <controlLED+0x230>)
 80025b4:	f002 fdee 	bl	8005194 <siprintf>
			CLCD_I2C_WriteString(&LCD1,buffer_ppm);
 80025b8:	493d      	ldr	r1, [pc, #244]	@ (80026b0 <controlLED+0x230>)
 80025ba:	483a      	ldr	r0, [pc, #232]	@ (80026a4 <controlLED+0x224>)
 80025bc:	f7fe feef 	bl	800139e <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(&LCD1, 0, 1);
 80025c0:	2201      	movs	r2, #1
 80025c2:	2100      	movs	r1, #0
 80025c4:	4837      	ldr	r0, [pc, #220]	@ (80026a4 <controlLED+0x224>)
 80025c6:	f7fe fe97 	bl	80012f8 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(&LCD1,"State: 1");
 80025ca:	493a      	ldr	r1, [pc, #232]	@ (80026b4 <controlLED+0x234>)
 80025cc:	4835      	ldr	r0, [pc, #212]	@ (80026a4 <controlLED+0x224>)
 80025ce:	f7fe fee6 	bl	800139e <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(&LCD1, 9, 1);
 80025d2:	2201      	movs	r2, #1
 80025d4:	2109      	movs	r1, #9
 80025d6:	4833      	ldr	r0, [pc, #204]	@ (80026a4 <controlLED+0x224>)
 80025d8:	f7fe fe8e 	bl	80012f8 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(&LCD1,"Alarm:1");
 80025dc:	4938      	ldr	r1, [pc, #224]	@ (80026c0 <controlLED+0x240>)
 80025de:	4831      	ldr	r0, [pc, #196]	@ (80026a4 <controlLED+0x224>)
 80025e0:	f7fe fedd 	bl	800139e <CLCD_I2C_WriteString>
 80025e4:	e109      	b.n	80027fa <controlLED+0x37a>
  } else if (ppm >= 300 && ppm < 500) {//nong do khi gas cao
 80025e6:	4935      	ldr	r1, [pc, #212]	@ (80026bc <controlLED+0x23c>)
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f7fe fd7d 	bl	80010e8 <__aeabi_fcmpge>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d06d      	beq.n	80026d0 <controlLED+0x250>
 80025f4:	4933      	ldr	r1, [pc, #204]	@ (80026c4 <controlLED+0x244>)
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	f7fe fd62 	bl	80010c0 <__aeabi_fcmplt>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d066      	beq.n	80026d0 <controlLED+0x250>
		ledPeriod = 5000;//500ms
 8002602:	4b31      	ldr	r3, [pc, #196]	@ (80026c8 <controlLED+0x248>)
 8002604:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002608:	601a      	str	r2, [r3, #0]
		TIM2->DIER|= 1<<0; //	 UIE 1: Update interrupt enabled. START IT
 800260a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002614:	f043 0301 	orr.w	r3, r3, #1
 8002618:	60d3      	str	r3, [r2, #12]
		TIM2->CR1|= 1<<0;  //  CEN 1: Counter enabled
 800261a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002624:	f043 0301 	orr.w	r3, r3, #1
 8002628:	6013      	str	r3, [r2, #0]
			CLCD_I2C_SetCursor(&LCD1, 0, 0);
 800262a:	2200      	movs	r2, #0
 800262c:	2100      	movs	r1, #0
 800262e:	481d      	ldr	r0, [pc, #116]	@ (80026a4 <controlLED+0x224>)
 8002630:	f7fe fe62 	bl	80012f8 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(&LCD1,"PPM:");
 8002634:	491c      	ldr	r1, [pc, #112]	@ (80026a8 <controlLED+0x228>)
 8002636:	481b      	ldr	r0, [pc, #108]	@ (80026a4 <controlLED+0x224>)
 8002638:	f7fe feb1 	bl	800139e <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(&LCD1, 4, 0);
 800263c:	2200      	movs	r2, #0
 800263e:	2104      	movs	r1, #4
 8002640:	4818      	ldr	r0, [pc, #96]	@ (80026a4 <controlLED+0x224>)
 8002642:	f7fe fe59 	bl	80012f8 <CLCD_I2C_SetCursor>
			sprintf(buffer_ppm,"%.2f",ppm);
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f7fd feee 	bl	8000428 <__aeabi_f2d>
 800264c:	4602      	mov	r2, r0
 800264e:	460b      	mov	r3, r1
 8002650:	4916      	ldr	r1, [pc, #88]	@ (80026ac <controlLED+0x22c>)
 8002652:	4817      	ldr	r0, [pc, #92]	@ (80026b0 <controlLED+0x230>)
 8002654:	f002 fd9e 	bl	8005194 <siprintf>
			CLCD_I2C_WriteString(&LCD1,buffer_ppm);
 8002658:	4915      	ldr	r1, [pc, #84]	@ (80026b0 <controlLED+0x230>)
 800265a:	4812      	ldr	r0, [pc, #72]	@ (80026a4 <controlLED+0x224>)
 800265c:	f7fe fe9f 	bl	800139e <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(&LCD1, 0, 1);
 8002660:	2201      	movs	r2, #1
 8002662:	2100      	movs	r1, #0
 8002664:	480f      	ldr	r0, [pc, #60]	@ (80026a4 <controlLED+0x224>)
 8002666:	f7fe fe47 	bl	80012f8 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(&LCD1,"State: 1");
 800266a:	4912      	ldr	r1, [pc, #72]	@ (80026b4 <controlLED+0x234>)
 800266c:	480d      	ldr	r0, [pc, #52]	@ (80026a4 <controlLED+0x224>)
 800266e:	f7fe fe96 	bl	800139e <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(&LCD1, 9, 1);
 8002672:	2201      	movs	r2, #1
 8002674:	2109      	movs	r1, #9
 8002676:	480b      	ldr	r0, [pc, #44]	@ (80026a4 <controlLED+0x224>)
 8002678:	f7fe fe3e 	bl	80012f8 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(&LCD1,"Alarm:2");
 800267c:	4913      	ldr	r1, [pc, #76]	@ (80026cc <controlLED+0x24c>)
 800267e:	4809      	ldr	r0, [pc, #36]	@ (80026a4 <controlLED+0x224>)
 8002680:	f7fe fe8d 	bl	800139e <CLCD_I2C_WriteString>
		GPIO_WritePin(GPIOA, 1, 0);
 8002684:	2200      	movs	r2, #0
 8002686:	2101      	movs	r1, #1
 8002688:	4805      	ldr	r0, [pc, #20]	@ (80026a0 <controlLED+0x220>)
 800268a:	f7fe ffb9 	bl	8001600 <GPIO_WritePin>
		GPIO_WritePin(GPIOA, 2, 0);
 800268e:	2200      	movs	r2, #0
 8002690:	2102      	movs	r1, #2
 8002692:	4803      	ldr	r0, [pc, #12]	@ (80026a0 <controlLED+0x220>)
 8002694:	f7fe ffb4 	bl	8001600 <GPIO_WritePin>
 8002698:	e0af      	b.n	80027fa <controlLED+0x37a>
 800269a:	bf00      	nop
 800269c:	43480000 	.word	0x43480000
 80026a0:	40010800 	.word	0x40010800
 80026a4:	2000040c 	.word	0x2000040c
 80026a8:	08008264 	.word	0x08008264
 80026ac:	0800826c 	.word	0x0800826c
 80026b0:	20000270 	.word	0x20000270
 80026b4:	08008274 	.word	0x08008274
 80026b8:	08008280 	.word	0x08008280
 80026bc:	43960000 	.word	0x43960000
 80026c0:	08008288 	.word	0x08008288
 80026c4:	43fa0000 	.word	0x43fa0000
 80026c8:	20000000 	.word	0x20000000
 80026cc:	08008290 	.word	0x08008290
		GPIO_WritePin(GPIOA, 1, 0);
 80026d0:	2200      	movs	r2, #0
 80026d2:	2101      	movs	r1, #1
 80026d4:	4850      	ldr	r0, [pc, #320]	@ (8002818 <controlLED+0x398>)
 80026d6:	f7fe ff93 	bl	8001600 <GPIO_WritePin>
		GPIO_WritePin(GPIOA, 2, 0);
 80026da:	2200      	movs	r2, #0
 80026dc:	2102      	movs	r1, #2
 80026de:	484e      	ldr	r0, [pc, #312]	@ (8002818 <controlLED+0x398>)
 80026e0:	f7fe ff8e 	bl	8001600 <GPIO_WritePin>
			CLCD_I2C_SetCursor(&LCD1, 0, 0);
 80026e4:	2200      	movs	r2, #0
 80026e6:	2100      	movs	r1, #0
 80026e8:	484c      	ldr	r0, [pc, #304]	@ (800281c <controlLED+0x39c>)
 80026ea:	f7fe fe05 	bl	80012f8 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(&LCD1,"PPM:");
 80026ee:	494c      	ldr	r1, [pc, #304]	@ (8002820 <controlLED+0x3a0>)
 80026f0:	484a      	ldr	r0, [pc, #296]	@ (800281c <controlLED+0x39c>)
 80026f2:	f7fe fe54 	bl	800139e <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(&LCD1, 4, 0);
 80026f6:	2200      	movs	r2, #0
 80026f8:	2104      	movs	r1, #4
 80026fa:	4848      	ldr	r0, [pc, #288]	@ (800281c <controlLED+0x39c>)
 80026fc:	f7fe fdfc 	bl	80012f8 <CLCD_I2C_SetCursor>
			sprintf(buffer_ppm,"%.2f",ppm);
 8002700:	6878      	ldr	r0, [r7, #4]
 8002702:	f7fd fe91 	bl	8000428 <__aeabi_f2d>
 8002706:	4602      	mov	r2, r0
 8002708:	460b      	mov	r3, r1
 800270a:	4946      	ldr	r1, [pc, #280]	@ (8002824 <controlLED+0x3a4>)
 800270c:	4846      	ldr	r0, [pc, #280]	@ (8002828 <controlLED+0x3a8>)
 800270e:	f002 fd41 	bl	8005194 <siprintf>
			CLCD_I2C_WriteString(&LCD1,buffer_ppm);
 8002712:	4945      	ldr	r1, [pc, #276]	@ (8002828 <controlLED+0x3a8>)
 8002714:	4841      	ldr	r0, [pc, #260]	@ (800281c <controlLED+0x39c>)
 8002716:	f7fe fe42 	bl	800139e <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(&LCD1, 0, 1);
 800271a:	2201      	movs	r2, #1
 800271c:	2100      	movs	r1, #0
 800271e:	483f      	ldr	r0, [pc, #252]	@ (800281c <controlLED+0x39c>)
 8002720:	f7fe fdea 	bl	80012f8 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(&LCD1,"State: 1");
 8002724:	4941      	ldr	r1, [pc, #260]	@ (800282c <controlLED+0x3ac>)
 8002726:	483d      	ldr	r0, [pc, #244]	@ (800281c <controlLED+0x39c>)
 8002728:	f7fe fe39 	bl	800139e <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(&LCD1, 9, 1);
 800272c:	2201      	movs	r2, #1
 800272e:	2109      	movs	r1, #9
 8002730:	483a      	ldr	r0, [pc, #232]	@ (800281c <controlLED+0x39c>)
 8002732:	f7fe fde1 	bl	80012f8 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(&LCD1,"Alarm:3");
 8002736:	493e      	ldr	r1, [pc, #248]	@ (8002830 <controlLED+0x3b0>)
 8002738:	4838      	ldr	r0, [pc, #224]	@ (800281c <controlLED+0x39c>)
 800273a:	f7fe fe30 	bl	800139e <CLCD_I2C_WriteString>
    float freq = 2.0 + ((ppm - 500.0) / 9500.0) * 8.0; // 2hz-10hz
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	f7fd fe72 	bl	8000428 <__aeabi_f2d>
 8002744:	f04f 0200 	mov.w	r2, #0
 8002748:	4b3a      	ldr	r3, [pc, #232]	@ (8002834 <controlLED+0x3b4>)
 800274a:	f7fd fd0d 	bl	8000168 <__aeabi_dsub>
 800274e:	4602      	mov	r2, r0
 8002750:	460b      	mov	r3, r1
 8002752:	4610      	mov	r0, r2
 8002754:	4619      	mov	r1, r3
 8002756:	a32c      	add	r3, pc, #176	@ (adr r3, 8002808 <controlLED+0x388>)
 8002758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800275c:	f7fd ffe6 	bl	800072c <__aeabi_ddiv>
 8002760:	4602      	mov	r2, r0
 8002762:	460b      	mov	r3, r1
 8002764:	4610      	mov	r0, r2
 8002766:	4619      	mov	r1, r3
 8002768:	f04f 0200 	mov.w	r2, #0
 800276c:	4b32      	ldr	r3, [pc, #200]	@ (8002838 <controlLED+0x3b8>)
 800276e:	f7fd feb3 	bl	80004d8 <__aeabi_dmul>
 8002772:	4602      	mov	r2, r0
 8002774:	460b      	mov	r3, r1
 8002776:	4610      	mov	r0, r2
 8002778:	4619      	mov	r1, r3
 800277a:	f04f 0200 	mov.w	r2, #0
 800277e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002782:	f7fd fcf3 	bl	800016c <__adddf3>
 8002786:	4602      	mov	r2, r0
 8002788:	460b      	mov	r3, r1
 800278a:	4610      	mov	r0, r2
 800278c:	4619      	mov	r1, r3
 800278e:	f7fe f99b 	bl	8000ac8 <__aeabi_d2f>
 8002792:	4603      	mov	r3, r0
 8002794:	60fb      	str	r3, [r7, #12]
    if (freq > 10.0) freq = 10.0;
 8002796:	4929      	ldr	r1, [pc, #164]	@ (800283c <controlLED+0x3bc>)
 8002798:	68f8      	ldr	r0, [r7, #12]
 800279a:	f7fe fcaf 	bl	80010fc <__aeabi_fcmpgt>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d001      	beq.n	80027a8 <controlLED+0x328>
 80027a4:	4b25      	ldr	r3, [pc, #148]	@ (800283c <controlLED+0x3bc>)
 80027a6:	60fb      	str	r3, [r7, #12]
    ledPeriod = (uint32_t)(10000.0 / (2.0 * freq)) - 1;
 80027a8:	68f8      	ldr	r0, [r7, #12]
 80027aa:	f7fd fe3d 	bl	8000428 <__aeabi_f2d>
 80027ae:	4602      	mov	r2, r0
 80027b0:	460b      	mov	r3, r1
 80027b2:	f7fd fcdb 	bl	800016c <__adddf3>
 80027b6:	4602      	mov	r2, r0
 80027b8:	460b      	mov	r3, r1
 80027ba:	a115      	add	r1, pc, #84	@ (adr r1, 8002810 <controlLED+0x390>)
 80027bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80027c0:	f7fd ffb4 	bl	800072c <__aeabi_ddiv>
 80027c4:	4602      	mov	r2, r0
 80027c6:	460b      	mov	r3, r1
 80027c8:	4610      	mov	r0, r2
 80027ca:	4619      	mov	r1, r3
 80027cc:	f7fe f95c 	bl	8000a88 <__aeabi_d2uiz>
 80027d0:	4603      	mov	r3, r0
 80027d2:	3b01      	subs	r3, #1
 80027d4:	4a1a      	ldr	r2, [pc, #104]	@ (8002840 <controlLED+0x3c0>)
 80027d6:	6013      	str	r3, [r2, #0]
		TIM2->DIER|= 1<<0; //	 UIE 1: Update interrupt enabled. START IT
 80027d8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80027dc:	68db      	ldr	r3, [r3, #12]
 80027de:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80027e2:	f043 0301 	orr.w	r3, r3, #1
 80027e6:	60d3      	str	r3, [r2, #12]
		TIM2->CR1|= 1<<0;  //  CEN 1: Counter enabled
 80027e8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80027f2:	f043 0301 	orr.w	r3, r3, #1
 80027f6:	6013      	str	r3, [r2, #0]
}
 80027f8:	e7ff      	b.n	80027fa <controlLED+0x37a>
 80027fa:	bf00      	nop
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	f3af 8000 	nop.w
 8002808:	00000000 	.word	0x00000000
 800280c:	40c28e00 	.word	0x40c28e00
 8002810:	00000000 	.word	0x00000000
 8002814:	40c38800 	.word	0x40c38800
 8002818:	40010800 	.word	0x40010800
 800281c:	2000040c 	.word	0x2000040c
 8002820:	08008264 	.word	0x08008264
 8002824:	0800826c 	.word	0x0800826c
 8002828:	20000270 	.word	0x20000270
 800282c:	08008274 	.word	0x08008274
 8002830:	08008298 	.word	0x08008298
 8002834:	407f4000 	.word	0x407f4000
 8002838:	40200000 	.word	0x40200000
 800283c:	41200000 	.word	0x41200000
 8002840:	20000000 	.word	0x20000000

08002844 <resetSystem>:
}
//doc gia tri RecordCount khi stm32 khoi dong
void loadRecordCount() {
  FlashReadData(RECORD_COUNT_ADDR, (uint8_t*)&recordCount, sizeof(recordCount));
}
void resetSystem() { //khi nhan nut SW2 RESET HE THONG
 8002844:	b580      	push	{r7, lr}
 8002846:	af00      	add	r7, sp, #0


					CLCD_I2C_SetCursor(&LCD1, 0, 0);
 8002848:	2200      	movs	r2, #0
 800284a:	2100      	movs	r1, #0
 800284c:	4825      	ldr	r0, [pc, #148]	@ (80028e4 <resetSystem+0xa0>)
 800284e:	f7fe fd53 	bl	80012f8 <CLCD_I2C_SetCursor>
					CLCD_I2C_WriteString(&LCD1,"                ");
 8002852:	4925      	ldr	r1, [pc, #148]	@ (80028e8 <resetSystem+0xa4>)
 8002854:	4823      	ldr	r0, [pc, #140]	@ (80028e4 <resetSystem+0xa0>)
 8002856:	f7fe fda2 	bl	800139e <CLCD_I2C_WriteString>

					CLCD_I2C_SetCursor(&LCD1, 0, 1);
 800285a:	2201      	movs	r2, #1
 800285c:	2100      	movs	r1, #0
 800285e:	4821      	ldr	r0, [pc, #132]	@ (80028e4 <resetSystem+0xa0>)
 8002860:	f7fe fd4a 	bl	80012f8 <CLCD_I2C_SetCursor>
					CLCD_I2C_WriteString(&LCD1,"State: 0");
 8002864:	4921      	ldr	r1, [pc, #132]	@ (80028ec <resetSystem+0xa8>)
 8002866:	481f      	ldr	r0, [pc, #124]	@ (80028e4 <resetSystem+0xa0>)
 8002868:	f7fe fd99 	bl	800139e <CLCD_I2C_WriteString>

					CLCD_I2C_SetCursor(&LCD1, 9, 1);
 800286c:	2201      	movs	r2, #1
 800286e:	2109      	movs	r1, #9
 8002870:	481c      	ldr	r0, [pc, #112]	@ (80028e4 <resetSystem+0xa0>)
 8002872:	f7fe fd41 	bl	80012f8 <CLCD_I2C_SetCursor>
					CLCD_I2C_WriteString(&LCD1,"       ");
 8002876:	491e      	ldr	r1, [pc, #120]	@ (80028f0 <resetSystem+0xac>)
 8002878:	481a      	ldr	r0, [pc, #104]	@ (80028e4 <resetSystem+0xa0>)
 800287a:	f7fe fd90 	bl	800139e <CLCD_I2C_WriteString>
  recordCount = 0;
 800287e:	4b1d      	ldr	r3, [pc, #116]	@ (80028f4 <resetSystem+0xb0>)
 8002880:	2200      	movs	r2, #0
 8002882:	601a      	str	r2, [r3, #0]
  //saveRecordCount();
//  for (uint32_t i = 0; i < MAX_RECORDS; i++) {
//    FlashEraseSector(FLASH_BASE_ADDR + i * PAGE_SIZE);
//  }
  systemState = 0;  // cho ve trang thai dung STOP
 8002884:	4b1c      	ldr	r3, [pc, #112]	@ (80028f8 <resetSystem+0xb4>)
 8002886:	2200      	movs	r2, #0
 8002888:	701a      	strb	r2, [r3, #0]
  GPIO_WritePin(GPIOA, 1 ,0);
 800288a:	2200      	movs	r2, #0
 800288c:	2101      	movs	r1, #1
 800288e:	481b      	ldr	r0, [pc, #108]	@ (80028fc <resetSystem+0xb8>)
 8002890:	f7fe feb6 	bl	8001600 <GPIO_WritePin>
	GPIO_WritePin(GPIOA, 2, 0);
 8002894:	2200      	movs	r2, #0
 8002896:	2102      	movs	r1, #2
 8002898:	4818      	ldr	r0, [pc, #96]	@ (80028fc <resetSystem+0xb8>)
 800289a:	f7fe feb1 	bl	8001600 <GPIO_WritePin>
	GPIO_WritePin(GPIOA, 3, 0);
 800289e:	2200      	movs	r2, #0
 80028a0:	2103      	movs	r1, #3
 80028a2:	4816      	ldr	r0, [pc, #88]	@ (80028fc <resetSystem+0xb8>)
 80028a4:	f7fe feac 	bl	8001600 <GPIO_WritePin>
	GPIO_WritePin(GPIOA, 4, 0);
 80028a8:	2200      	movs	r2, #0
 80028aa:	2104      	movs	r1, #4
 80028ac:	4813      	ldr	r0, [pc, #76]	@ (80028fc <resetSystem+0xb8>)
 80028ae:	f7fe fea7 	bl	8001600 <GPIO_WritePin>
	GPIO_WritePin(GPIOA, 5, 0);
 80028b2:	2200      	movs	r2, #0
 80028b4:	2105      	movs	r1, #5
 80028b6:	4811      	ldr	r0, [pc, #68]	@ (80028fc <resetSystem+0xb8>)
 80028b8:	f7fe fea2 	bl	8001600 <GPIO_WritePin>
	GPIO_WritePin(GPIOA,6,1);  // khi he thong o trang thai dung thi LED_GREEN ON
 80028bc:	2201      	movs	r2, #1
 80028be:	2106      	movs	r1, #6
 80028c0:	480e      	ldr	r0, [pc, #56]	@ (80028fc <resetSystem+0xb8>)
 80028c2:	f7fe fe9d 	bl	8001600 <GPIO_WritePin>

  TIM1->CR1 &= ~(1 << 0);
 80028c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002900 <resetSystem+0xbc>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a0d      	ldr	r2, [pc, #52]	@ (8002900 <resetSystem+0xbc>)
 80028cc:	f023 0301 	bic.w	r3, r3, #1
 80028d0:	6013      	str	r3, [r2, #0]
	TIM1->DIER &= ~(1 << 0);
 80028d2:	4b0b      	ldr	r3, [pc, #44]	@ (8002900 <resetSystem+0xbc>)
 80028d4:	68db      	ldr	r3, [r3, #12]
 80028d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002900 <resetSystem+0xbc>)
 80028d8:	f023 0301 	bic.w	r3, r3, #1
 80028dc:	60d3      	str	r3, [r2, #12]
}
 80028de:	bf00      	nop
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	2000040c 	.word	0x2000040c
 80028e8:	080082a0 	.word	0x080082a0
 80028ec:	080082b4 	.word	0x080082b4
 80028f0:	080082c0 	.word	0x080082c0
 80028f4:	2000022c 	.word	0x2000022c
 80028f8:	20000288 	.word	0x20000288
 80028fc:	40010800 	.word	0x40010800
 8002900:	40012c00 	.word	0x40012c00

08002904 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b086      	sub	sp, #24
 8002908:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800290a:	f000 fb9f 	bl	800304c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800290e:	f000 f999 	bl	8002c44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_I2C1_Init();
 8002912:	f000 f9dd 	bl	8002cd0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
	GPIOx_Init(GPIOA,1, OUTPUT_PP, NOPULL, MODE_OUTPUT_50MHZ);  //LED BLUE
 8002916:	2303      	movs	r3, #3
 8002918:	9300      	str	r3, [sp, #0]
 800291a:	2300      	movs	r3, #0
 800291c:	2200      	movs	r2, #0
 800291e:	2101      	movs	r1, #1
 8002920:	48b5      	ldr	r0, [pc, #724]	@ (8002bf8 <main+0x2f4>)
 8002922:	f7fe fdd9 	bl	80014d8 <GPIOx_Init>
	GPIOx_Init(GPIOA,2, OUTPUT_PP, NOPULL, MODE_OUTPUT_50MHZ);	//LED YELLOW
 8002926:	2303      	movs	r3, #3
 8002928:	9300      	str	r3, [sp, #0]
 800292a:	2300      	movs	r3, #0
 800292c:	2200      	movs	r2, #0
 800292e:	2102      	movs	r1, #2
 8002930:	48b1      	ldr	r0, [pc, #708]	@ (8002bf8 <main+0x2f4>)
 8002932:	f7fe fdd1 	bl	80014d8 <GPIOx_Init>
	GPIOx_Init(GPIOA,3, OUTPUT_PP, NOPULL, MODE_OUTPUT_50MHZ);	//LED RED
 8002936:	2303      	movs	r3, #3
 8002938:	9300      	str	r3, [sp, #0]
 800293a:	2300      	movs	r3, #0
 800293c:	2200      	movs	r2, #0
 800293e:	2103      	movs	r1, #3
 8002940:	48ad      	ldr	r0, [pc, #692]	@ (8002bf8 <main+0x2f4>)
 8002942:	f7fe fdc9 	bl	80014d8 <GPIOx_Init>
	GPIOx_Init(GPIOA,4, OUTPUT_PP, NOPULL, MODE_OUTPUT_50MHZ);	//VAN GAS
 8002946:	2303      	movs	r3, #3
 8002948:	9300      	str	r3, [sp, #0]
 800294a:	2300      	movs	r3, #0
 800294c:	2200      	movs	r2, #0
 800294e:	2104      	movs	r1, #4
 8002950:	48a9      	ldr	r0, [pc, #676]	@ (8002bf8 <main+0x2f4>)
 8002952:	f7fe fdc1 	bl	80014d8 <GPIOx_Init>
	GPIOx_Init(GPIOA,5, OUTPUT_PP, NOPULL, MODE_OUTPUT_50MHZ);	//BUZZER
 8002956:	2303      	movs	r3, #3
 8002958:	9300      	str	r3, [sp, #0]
 800295a:	2300      	movs	r3, #0
 800295c:	2200      	movs	r2, #0
 800295e:	2105      	movs	r1, #5
 8002960:	48a5      	ldr	r0, [pc, #660]	@ (8002bf8 <main+0x2f4>)
 8002962:	f7fe fdb9 	bl	80014d8 <GPIOx_Init>
	GPIOx_Init(GPIOA,6, OUTPUT_PP, NOPULL, MODE_OUTPUT_50MHZ);	//LED GREEN
 8002966:	2303      	movs	r3, #3
 8002968:	9300      	str	r3, [sp, #0]
 800296a:	2300      	movs	r3, #0
 800296c:	2200      	movs	r2, #0
 800296e:	2106      	movs	r1, #6
 8002970:	48a1      	ldr	r0, [pc, #644]	@ (8002bf8 <main+0x2f4>)
 8002972:	f7fe fdb1 	bl	80014d8 <GPIOx_Init>
	GPIOx_Init(GPIOB,2, OUTPUT_PP, NOPULL, MODE_OUTPUT_50MHZ);	//LED PB2 ONBOARD
 8002976:	2303      	movs	r3, #3
 8002978:	9300      	str	r3, [sp, #0]
 800297a:	2300      	movs	r3, #0
 800297c:	2200      	movs	r2, #0
 800297e:	2102      	movs	r1, #2
 8002980:	489e      	ldr	r0, [pc, #632]	@ (8002bfc <main+0x2f8>)
 8002982:	f7fe fda9 	bl	80014d8 <GPIOx_Init>
	EXTIx_Init(GPIOB,0, FALLING);
 8002986:	2201      	movs	r2, #1
 8002988:	2100      	movs	r1, #0
 800298a:	489c      	ldr	r0, [pc, #624]	@ (8002bfc <main+0x2f8>)
 800298c:	f7fe fe94 	bl	80016b8 <EXTIx_Init>
	EXTIx_Init(GPIOB,1, FALLING);
 8002990:	2201      	movs	r2, #1
 8002992:	2101      	movs	r1, #1
 8002994:	4899      	ldr	r0, [pc, #612]	@ (8002bfc <main+0x2f8>)
 8002996:	f7fe fe8f 	bl	80016b8 <EXTIx_Init>
	ADCx_Init(ADC1,ADC_Channel_0);															//ADC
 800299a:	2100      	movs	r1, #0
 800299c:	4898      	ldr	r0, [pc, #608]	@ (8002c00 <main+0x2fc>)
 800299e:	f7ff f823 	bl	80019e8 <ADCx_Init>
	TIMx_Init(TIM2,5000, 7200);																	//TIMER1 500ms
 80029a2:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80029a6:	f241 3188 	movw	r1, #5000	@ 0x1388
 80029aa:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80029ae:	f7ff f9a3 	bl	8001cf8 <TIMx_Init>

	//USARx1_Init(USART3, PB10PB11, 115200);											//USART3 PB10 TX PB11 RX 1152000 BAUDRATE


	CLCD_I2C_Init(&LCD1,&hi2c1,0x4e,16,2);
 80029b2:	2302      	movs	r3, #2
 80029b4:	9300      	str	r3, [sp, #0]
 80029b6:	2310      	movs	r3, #16
 80029b8:	224e      	movs	r2, #78	@ 0x4e
 80029ba:	4992      	ldr	r1, [pc, #584]	@ (8002c04 <main+0x300>)
 80029bc:	4892      	ldr	r0, [pc, #584]	@ (8002c08 <main+0x304>)
 80029be:	f7fe fc2b 	bl	8001218 <CLCD_I2C_Init>

	CLCD_I2C_SetCursor(&LCD1, 0, 0);
 80029c2:	2200      	movs	r2, #0
 80029c4:	2100      	movs	r1, #0
 80029c6:	4890      	ldr	r0, [pc, #576]	@ (8002c08 <main+0x304>)
 80029c8:	f7fe fc96 	bl	80012f8 <CLCD_I2C_SetCursor>
	CLCD_I2C_WriteString(&LCD1,"");
 80029cc:	498f      	ldr	r1, [pc, #572]	@ (8002c0c <main+0x308>)
 80029ce:	488e      	ldr	r0, [pc, #568]	@ (8002c08 <main+0x304>)
 80029d0:	f7fe fce5 	bl	800139e <CLCD_I2C_WriteString>
	CLCD_I2C_SetCursor(&LCD1, 0, 1);
 80029d4:	2201      	movs	r2, #1
 80029d6:	2100      	movs	r1, #0
 80029d8:	488b      	ldr	r0, [pc, #556]	@ (8002c08 <main+0x304>)
 80029da:	f7fe fc8d 	bl	80012f8 <CLCD_I2C_SetCursor>
	CLCD_I2C_WriteString(&LCD1,"State: 0");
 80029de:	498c      	ldr	r1, [pc, #560]	@ (8002c10 <main+0x30c>)
 80029e0:	4889      	ldr	r0, [pc, #548]	@ (8002c08 <main+0x304>)
 80029e2:	f7fe fcdc 	bl	800139e <CLCD_I2C_WriteString>



	GPIO_WritePin(GPIOA, 1 ,0);
 80029e6:	2200      	movs	r2, #0
 80029e8:	2101      	movs	r1, #1
 80029ea:	4883      	ldr	r0, [pc, #524]	@ (8002bf8 <main+0x2f4>)
 80029ec:	f7fe fe08 	bl	8001600 <GPIO_WritePin>
	GPIO_WritePin(GPIOA, 2, 0);
 80029f0:	2200      	movs	r2, #0
 80029f2:	2102      	movs	r1, #2
 80029f4:	4880      	ldr	r0, [pc, #512]	@ (8002bf8 <main+0x2f4>)
 80029f6:	f7fe fe03 	bl	8001600 <GPIO_WritePin>
	GPIO_WritePin(GPIOA, 3, 0);
 80029fa:	2200      	movs	r2, #0
 80029fc:	2103      	movs	r1, #3
 80029fe:	487e      	ldr	r0, [pc, #504]	@ (8002bf8 <main+0x2f4>)
 8002a00:	f7fe fdfe 	bl	8001600 <GPIO_WritePin>
	GPIO_WritePin(GPIOA, 4, 0);
 8002a04:	2200      	movs	r2, #0
 8002a06:	2104      	movs	r1, #4
 8002a08:	487b      	ldr	r0, [pc, #492]	@ (8002bf8 <main+0x2f4>)
 8002a0a:	f7fe fdf9 	bl	8001600 <GPIO_WritePin>
	GPIO_WritePin(GPIOA, 5, 0);
 8002a0e:	2200      	movs	r2, #0
 8002a10:	2105      	movs	r1, #5
 8002a12:	4879      	ldr	r0, [pc, #484]	@ (8002bf8 <main+0x2f4>)
 8002a14:	f7fe fdf4 	bl	8001600 <GPIO_WritePin>
	GPIO_WritePin(GPIOA,6,1);  // khi he thong o trang thai dung thi LED_GREEN ON
 8002a18:	2201      	movs	r2, #1
 8002a1a:	2106      	movs	r1, #6
 8002a1c:	4876      	ldr	r0, [pc, #472]	@ (8002bf8 <main+0x2f4>)
 8002a1e:	f7fe fdef 	bl	8001600 <GPIO_WritePin>
	//loadRecordCount();

	uint32_t lastPPMTime = 0;
 8002a22:	2300      	movs	r3, #0
 8002a24:	60fb      	str	r3, [r7, #12]
  uint32_t Interval = 500;
 8002a26:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002a2a:	60bb      	str	r3, [r7, #8]

	USARTx_Init(USART1, PA9PA10, 115200);												//USART1 PA9 TX PA10 RX 1152000 BAUDRATE
 8002a2c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002a30:	2100      	movs	r1, #0
 8002a32:	4878      	ldr	r0, [pc, #480]	@ (8002c14 <main+0x310>)
 8002a34:	f7ff f9f2 	bl	8001e1c <USARTx_Init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


				uint32_t currentTime = HAL_GetTick();
 8002a38:	f000 fb60 	bl	80030fc <HAL_GetTick>
 8002a3c:	6078      	str	r0, [r7, #4]
    if (systemState == 1 &&currentTime - lastPPMTime >= Interval) // Trang thai Hoat Dong
 8002a3e:	4b76      	ldr	r3, [pc, #472]	@ (8002c18 <main+0x314>)
 8002a40:	781b      	ldrb	r3, [r3, #0]
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	d151      	bne.n	8002aea <main+0x1e6>
 8002a46:	687a      	ldr	r2, [r7, #4]
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	1ad3      	subs	r3, r2, r3
 8002a4c:	68ba      	ldr	r2, [r7, #8]
 8002a4e:	429a      	cmp	r2, r3
 8002a50:	d84b      	bhi.n	8002aea <main+0x1e6>
			{
				//GPIO_TogglePin(GPIOB,2);
				GPIO_WritePin(GPIOA,6,0);
 8002a52:	2200      	movs	r2, #0
 8002a54:	2106      	movs	r1, #6
 8002a56:	4868      	ldr	r0, [pc, #416]	@ (8002bf8 <main+0x2f4>)
 8002a58:	f7fe fdd2 	bl	8001600 <GPIO_WritePin>
				lastPPMTime = currentTime;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	60fb      	str	r3, [r7, #12]
				adc_ch0=ADCx_Read(ADC1,ADC_Channel_0);
 8002a60:	2100      	movs	r1, #0
 8002a62:	4867      	ldr	r0, [pc, #412]	@ (8002c00 <main+0x2fc>)
 8002a64:	f7ff f8ec 	bl	8001c40 <ADCx_Read>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	4b6b      	ldr	r3, [pc, #428]	@ (8002c1c <main+0x318>)
 8002a6e:	801a      	strh	r2, [r3, #0]
				ppm = calculatePPM(adc_ch0);
 8002a70:	4b6a      	ldr	r3, [pc, #424]	@ (8002c1c <main+0x318>)
 8002a72:	881b      	ldrh	r3, [r3, #0]
 8002a74:	4618      	mov	r0, r3
 8002a76:	f7ff fc1f 	bl	80022b8 <calculatePPM>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	4a68      	ldr	r2, [pc, #416]	@ (8002c20 <main+0x31c>)
 8002a7e:	6013      	str	r3, [r2, #0]

				CLCD_I2C_SetCursor(&LCD1, 0, 0);
 8002a80:	2200      	movs	r2, #0
 8002a82:	2100      	movs	r1, #0
 8002a84:	4860      	ldr	r0, [pc, #384]	@ (8002c08 <main+0x304>)
 8002a86:	f7fe fc37 	bl	80012f8 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(&LCD1,"PPM:");
 8002a8a:	4966      	ldr	r1, [pc, #408]	@ (8002c24 <main+0x320>)
 8002a8c:	485e      	ldr	r0, [pc, #376]	@ (8002c08 <main+0x304>)
 8002a8e:	f7fe fc86 	bl	800139e <CLCD_I2C_WriteString>

				CLCD_I2C_SetCursor(&LCD1, 4, 0);
 8002a92:	2200      	movs	r2, #0
 8002a94:	2104      	movs	r1, #4
 8002a96:	485c      	ldr	r0, [pc, #368]	@ (8002c08 <main+0x304>)
 8002a98:	f7fe fc2e 	bl	80012f8 <CLCD_I2C_SetCursor>
				sprintf(buffer_ppm,"%.2f",ppm);
 8002a9c:	4b60      	ldr	r3, [pc, #384]	@ (8002c20 <main+0x31c>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f7fd fcc1 	bl	8000428 <__aeabi_f2d>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	460b      	mov	r3, r1
 8002aaa:	495f      	ldr	r1, [pc, #380]	@ (8002c28 <main+0x324>)
 8002aac:	485f      	ldr	r0, [pc, #380]	@ (8002c2c <main+0x328>)
 8002aae:	f002 fb71 	bl	8005194 <siprintf>
				CLCD_I2C_WriteString(&LCD1,buffer_ppm);
 8002ab2:	495e      	ldr	r1, [pc, #376]	@ (8002c2c <main+0x328>)
 8002ab4:	4854      	ldr	r0, [pc, #336]	@ (8002c08 <main+0x304>)
 8002ab6:	f7fe fc72 	bl	800139e <CLCD_I2C_WriteString>

				CLCD_I2C_SetCursor(&LCD1, 0, 1);
 8002aba:	2201      	movs	r2, #1
 8002abc:	2100      	movs	r1, #0
 8002abe:	4852      	ldr	r0, [pc, #328]	@ (8002c08 <main+0x304>)
 8002ac0:	f7fe fc1a 	bl	80012f8 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(&LCD1,"State: 1");
 8002ac4:	495a      	ldr	r1, [pc, #360]	@ (8002c30 <main+0x32c>)
 8002ac6:	4850      	ldr	r0, [pc, #320]	@ (8002c08 <main+0x304>)
 8002ac8:	f7fe fc69 	bl	800139e <CLCD_I2C_WriteString>

				control_OUTPUT(ppm);
 8002acc:	4b54      	ldr	r3, [pc, #336]	@ (8002c20 <main+0x31c>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f7ff fcad 	bl	8002430 <control_OUTPUT>

				controlLED(ppm);
 8002ad6:	4b52      	ldr	r3, [pc, #328]	@ (8002c20 <main+0x31c>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4618      	mov	r0, r3
 8002adc:	f7ff fcd0 	bl	8002480 <controlLED>
				sendPPM(ppm);
 8002ae0:	4b4f      	ldr	r3, [pc, #316]	@ (8002c20 <main+0x31c>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f7ff fc87 	bl	80023f8 <sendPPM>
		}

			if (flag_exti0==1 && systemState == 0) {
 8002aea:	4b52      	ldr	r3, [pc, #328]	@ (8002c34 <main+0x330>)
 8002aec:	781b      	ldrb	r3, [r3, #0]
 8002aee:	2b01      	cmp	r3, #1
 8002af0:	d15a      	bne.n	8002ba8 <main+0x2a4>
 8002af2:	4b49      	ldr	r3, [pc, #292]	@ (8002c18 <main+0x314>)
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d156      	bne.n	8002ba8 <main+0x2a4>


				CLCD_I2C_SetCursor(&LCD1, 0, 0);
 8002afa:	2200      	movs	r2, #0
 8002afc:	2100      	movs	r1, #0
 8002afe:	4842      	ldr	r0, [pc, #264]	@ (8002c08 <main+0x304>)
 8002b00:	f7fe fbfa 	bl	80012f8 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(&LCD1,"PPM:");
 8002b04:	4947      	ldr	r1, [pc, #284]	@ (8002c24 <main+0x320>)
 8002b06:	4840      	ldr	r0, [pc, #256]	@ (8002c08 <main+0x304>)
 8002b08:	f7fe fc49 	bl	800139e <CLCD_I2C_WriteString>

				CLCD_I2C_SetCursor(&LCD1, 4, 0);
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	2104      	movs	r1, #4
 8002b10:	483d      	ldr	r0, [pc, #244]	@ (8002c08 <main+0x304>)
 8002b12:	f7fe fbf1 	bl	80012f8 <CLCD_I2C_SetCursor>
				sprintf(buffer_ppm,"%.2f",ppm);
 8002b16:	4b42      	ldr	r3, [pc, #264]	@ (8002c20 <main+0x31c>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f7fd fc84 	bl	8000428 <__aeabi_f2d>
 8002b20:	4602      	mov	r2, r0
 8002b22:	460b      	mov	r3, r1
 8002b24:	4940      	ldr	r1, [pc, #256]	@ (8002c28 <main+0x324>)
 8002b26:	4841      	ldr	r0, [pc, #260]	@ (8002c2c <main+0x328>)
 8002b28:	f002 fb34 	bl	8005194 <siprintf>
				CLCD_I2C_WriteString(&LCD1,buffer_ppm);
 8002b2c:	493f      	ldr	r1, [pc, #252]	@ (8002c2c <main+0x328>)
 8002b2e:	4836      	ldr	r0, [pc, #216]	@ (8002c08 <main+0x304>)
 8002b30:	f7fe fc35 	bl	800139e <CLCD_I2C_WriteString>

				CLCD_I2C_SetCursor(&LCD1, 0, 1);
 8002b34:	2201      	movs	r2, #1
 8002b36:	2100      	movs	r1, #0
 8002b38:	4833      	ldr	r0, [pc, #204]	@ (8002c08 <main+0x304>)
 8002b3a:	f7fe fbdd 	bl	80012f8 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(&LCD1,"State: 0");
 8002b3e:	4934      	ldr	r1, [pc, #208]	@ (8002c10 <main+0x30c>)
 8002b40:	4831      	ldr	r0, [pc, #196]	@ (8002c08 <main+0x304>)
 8002b42:	f7fe fc2c 	bl	800139e <CLCD_I2C_WriteString>

				GPIO_WritePin(GPIOA, 1 ,0);
 8002b46:	2200      	movs	r2, #0
 8002b48:	2101      	movs	r1, #1
 8002b4a:	482b      	ldr	r0, [pc, #172]	@ (8002bf8 <main+0x2f4>)
 8002b4c:	f7fe fd58 	bl	8001600 <GPIO_WritePin>
				GPIO_WritePin(GPIOA, 2, 0);
 8002b50:	2200      	movs	r2, #0
 8002b52:	2102      	movs	r1, #2
 8002b54:	4828      	ldr	r0, [pc, #160]	@ (8002bf8 <main+0x2f4>)
 8002b56:	f7fe fd53 	bl	8001600 <GPIO_WritePin>
				GPIO_WritePin(GPIOA, 3, 0);
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	2103      	movs	r1, #3
 8002b5e:	4826      	ldr	r0, [pc, #152]	@ (8002bf8 <main+0x2f4>)
 8002b60:	f7fe fd4e 	bl	8001600 <GPIO_WritePin>
				GPIO_WritePin(GPIOA, 4, 0);
 8002b64:	2200      	movs	r2, #0
 8002b66:	2104      	movs	r1, #4
 8002b68:	4823      	ldr	r0, [pc, #140]	@ (8002bf8 <main+0x2f4>)
 8002b6a:	f7fe fd49 	bl	8001600 <GPIO_WritePin>
				GPIO_WritePin(GPIOA, 5, 0);
 8002b6e:	2200      	movs	r2, #0
 8002b70:	2105      	movs	r1, #5
 8002b72:	4821      	ldr	r0, [pc, #132]	@ (8002bf8 <main+0x2f4>)
 8002b74:	f7fe fd44 	bl	8001600 <GPIO_WritePin>
				GPIO_WritePin(GPIOA,6,1);  // khi he thong o trang thai dung thi LED_GREEN ON
 8002b78:	2201      	movs	r2, #1
 8002b7a:	2106      	movs	r1, #6
 8002b7c:	481e      	ldr	r0, [pc, #120]	@ (8002bf8 <main+0x2f4>)
 8002b7e:	f7fe fd3f 	bl	8001600 <GPIO_WritePin>
				TIM2->CR1 &= ~(1 << 0);
 8002b82:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002b8c:	f023 0301 	bic.w	r3, r3, #1
 8002b90:	6013      	str	r3, [r2, #0]
				TIM2->DIER &= ~(1 << 0);
 8002b92:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002b9c:	f023 0301 	bic.w	r3, r3, #1
 8002ba0:	60d3      	str	r3, [r2, #12]
				flag_exti0=0;
 8002ba2:	4b24      	ldr	r3, [pc, #144]	@ (8002c34 <main+0x330>)
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	701a      	strb	r2, [r3, #0]
			}
			if(reset==1){
 8002ba8:	4b23      	ldr	r3, [pc, #140]	@ (8002c38 <main+0x334>)
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d104      	bne.n	8002bba <main+0x2b6>
				resetSystem();
 8002bb0:	f7ff fe48 	bl	8002844 <resetSystem>
				reset=0;
 8002bb4:	4b20      	ldr	r3, [pc, #128]	@ (8002c38 <main+0x334>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	701a      	strb	r2, [r3, #0]
			}

			// nhan data tu ESP32 qua UART

			if (USARTx_GetS(USART1, BUFFER, 100))
 8002bba:	2264      	movs	r2, #100	@ 0x64
 8002bbc:	491f      	ldr	r1, [pc, #124]	@ (8002c3c <main+0x338>)
 8002bbe:	4815      	ldr	r0, [pc, #84]	@ (8002c14 <main+0x310>)
 8002bc0:	f7ff fafa 	bl	80021b8 <USARTx_GetS>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	f43f af36 	beq.w	8002a38 <main+0x134>
				{
					GPIO_WritePin(GPIOB,2,1);
 8002bcc:	2201      	movs	r2, #1
 8002bce:	2102      	movs	r1, #2
 8002bd0:	480a      	ldr	r0, [pc, #40]	@ (8002bfc <main+0x2f8>)
 8002bd2:	f7fe fd15 	bl	8001600 <GPIO_WritePin>
						if (strncmp(BUFFER, "TIME:", 5) == 0) {
 8002bd6:	2205      	movs	r2, #5
 8002bd8:	4919      	ldr	r1, [pc, #100]	@ (8002c40 <main+0x33c>)
 8002bda:	4818      	ldr	r0, [pc, #96]	@ (8002c3c <main+0x338>)
 8002bdc:	f002 fb45 	bl	800526a <strncmp>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d102      	bne.n	8002bec <main+0x2e8>
								if (strlen(BUFFER) <= 40) {
 8002be6:	4815      	ldr	r0, [pc, #84]	@ (8002c3c <main+0x338>)
 8002be8:	f7fd fab2 	bl	8000150 <strlen>
										//saveLogToFlash(BUFFER);
								}
						}
						GPIO_WritePin(GPIOB,2,0);
 8002bec:	2200      	movs	r2, #0
 8002bee:	2102      	movs	r1, #2
 8002bf0:	4802      	ldr	r0, [pc, #8]	@ (8002bfc <main+0x2f8>)
 8002bf2:	f7fe fd05 	bl	8001600 <GPIO_WritePin>
  {
 8002bf6:	e71f      	b.n	8002a38 <main+0x134>
 8002bf8:	40010800 	.word	0x40010800
 8002bfc:	40010c00 	.word	0x40010c00
 8002c00:	40012400 	.word	0x40012400
 8002c04:	200003b8 	.word	0x200003b8
 8002c08:	2000040c 	.word	0x2000040c
 8002c0c:	080082c8 	.word	0x080082c8
 8002c10:	080082b4 	.word	0x080082b4
 8002c14:	40013800 	.word	0x40013800
 8002c18:	20000288 	.word	0x20000288
 8002c1c:	2000041a 	.word	0x2000041a
 8002c20:	20000284 	.word	0x20000284
 8002c24:	08008264 	.word	0x08008264
 8002c28:	0800826c 	.word	0x0800826c
 8002c2c:	20000270 	.word	0x20000270
 8002c30:	08008274 	.word	0x08008274
 8002c34:	20000418 	.word	0x20000418
 8002c38:	20000419 	.word	0x20000419
 8002c3c:	2000041c 	.word	0x2000041c
 8002c40:	080082cc 	.word	0x080082cc

08002c44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b090      	sub	sp, #64	@ 0x40
 8002c48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c4a:	f107 0318 	add.w	r3, r7, #24
 8002c4e:	2228      	movs	r2, #40	@ 0x28
 8002c50:	2100      	movs	r1, #0
 8002c52:	4618      	mov	r0, r3
 8002c54:	f002 fb01 	bl	800525a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c58:	1d3b      	adds	r3, r7, #4
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	601a      	str	r2, [r3, #0]
 8002c5e:	605a      	str	r2, [r3, #4]
 8002c60:	609a      	str	r2, [r3, #8]
 8002c62:	60da      	str	r2, [r3, #12]
 8002c64:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002c66:	2301      	movs	r3, #1
 8002c68:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002c6a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002c6e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002c70:	2300      	movs	r3, #0
 8002c72:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002c74:	2301      	movs	r3, #1
 8002c76:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c78:	2302      	movs	r3, #2
 8002c7a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002c7c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002c80:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002c82:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8002c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c88:	f107 0318 	add.w	r3, r7, #24
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f001 f967 	bl	8003f60 <HAL_RCC_OscConfig>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d001      	beq.n	8002c9c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002c98:	f000 f848 	bl	8002d2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c9c:	230f      	movs	r3, #15
 8002c9e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002ca0:	2302      	movs	r3, #2
 8002ca2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002ca8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002cac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002cb2:	1d3b      	adds	r3, r7, #4
 8002cb4:	2102      	movs	r1, #2
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f001 fbd4 	bl	8004464 <HAL_RCC_ClockConfig>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d001      	beq.n	8002cc6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8002cc2:	f000 f833 	bl	8002d2c <Error_Handler>
  }
}
 8002cc6:	bf00      	nop
 8002cc8:	3740      	adds	r7, #64	@ 0x40
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
	...

08002cd0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002cd4:	4b12      	ldr	r3, [pc, #72]	@ (8002d20 <MX_I2C1_Init+0x50>)
 8002cd6:	4a13      	ldr	r2, [pc, #76]	@ (8002d24 <MX_I2C1_Init+0x54>)
 8002cd8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002cda:	4b11      	ldr	r3, [pc, #68]	@ (8002d20 <MX_I2C1_Init+0x50>)
 8002cdc:	4a12      	ldr	r2, [pc, #72]	@ (8002d28 <MX_I2C1_Init+0x58>)
 8002cde:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002ce0:	4b0f      	ldr	r3, [pc, #60]	@ (8002d20 <MX_I2C1_Init+0x50>)
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002ce6:	4b0e      	ldr	r3, [pc, #56]	@ (8002d20 <MX_I2C1_Init+0x50>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002cec:	4b0c      	ldr	r3, [pc, #48]	@ (8002d20 <MX_I2C1_Init+0x50>)
 8002cee:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002cf2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002cf4:	4b0a      	ldr	r3, [pc, #40]	@ (8002d20 <MX_I2C1_Init+0x50>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002cfa:	4b09      	ldr	r3, [pc, #36]	@ (8002d20 <MX_I2C1_Init+0x50>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002d00:	4b07      	ldr	r3, [pc, #28]	@ (8002d20 <MX_I2C1_Init+0x50>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002d06:	4b06      	ldr	r3, [pc, #24]	@ (8002d20 <MX_I2C1_Init+0x50>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002d0c:	4804      	ldr	r0, [pc, #16]	@ (8002d20 <MX_I2C1_Init+0x50>)
 8002d0e:	f000 fc8b 	bl	8003628 <HAL_I2C_Init>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d001      	beq.n	8002d1c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002d18:	f000 f808 	bl	8002d2c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002d1c:	bf00      	nop
 8002d1e:	bd80      	pop	{r7, pc}
 8002d20:	200003b8 	.word	0x200003b8
 8002d24:	40005400 	.word	0x40005400
 8002d28:	000186a0 	.word	0x000186a0

08002d2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d30:	b672      	cpsid	i
}
 8002d32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d34:	bf00      	nop
 8002d36:	e7fd      	b.n	8002d34 <Error_Handler+0x8>

08002d38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b085      	sub	sp, #20
 8002d3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002d3e:	4b15      	ldr	r3, [pc, #84]	@ (8002d94 <HAL_MspInit+0x5c>)
 8002d40:	699b      	ldr	r3, [r3, #24]
 8002d42:	4a14      	ldr	r2, [pc, #80]	@ (8002d94 <HAL_MspInit+0x5c>)
 8002d44:	f043 0301 	orr.w	r3, r3, #1
 8002d48:	6193      	str	r3, [r2, #24]
 8002d4a:	4b12      	ldr	r3, [pc, #72]	@ (8002d94 <HAL_MspInit+0x5c>)
 8002d4c:	699b      	ldr	r3, [r3, #24]
 8002d4e:	f003 0301 	and.w	r3, r3, #1
 8002d52:	60bb      	str	r3, [r7, #8]
 8002d54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d56:	4b0f      	ldr	r3, [pc, #60]	@ (8002d94 <HAL_MspInit+0x5c>)
 8002d58:	69db      	ldr	r3, [r3, #28]
 8002d5a:	4a0e      	ldr	r2, [pc, #56]	@ (8002d94 <HAL_MspInit+0x5c>)
 8002d5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d60:	61d3      	str	r3, [r2, #28]
 8002d62:	4b0c      	ldr	r3, [pc, #48]	@ (8002d94 <HAL_MspInit+0x5c>)
 8002d64:	69db      	ldr	r3, [r3, #28]
 8002d66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d6a:	607b      	str	r3, [r7, #4]
 8002d6c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002d6e:	4b0a      	ldr	r3, [pc, #40]	@ (8002d98 <HAL_MspInit+0x60>)
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	60fb      	str	r3, [r7, #12]
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002d7a:	60fb      	str	r3, [r7, #12]
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002d82:	60fb      	str	r3, [r7, #12]
 8002d84:	4a04      	ldr	r2, [pc, #16]	@ (8002d98 <HAL_MspInit+0x60>)
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d8a:	bf00      	nop
 8002d8c:	3714      	adds	r7, #20
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bc80      	pop	{r7}
 8002d92:	4770      	bx	lr
 8002d94:	40021000 	.word	0x40021000
 8002d98:	40010000 	.word	0x40010000

08002d9c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b088      	sub	sp, #32
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002da4:	f107 0310 	add.w	r3, r7, #16
 8002da8:	2200      	movs	r2, #0
 8002daa:	601a      	str	r2, [r3, #0]
 8002dac:	605a      	str	r2, [r3, #4]
 8002dae:	609a      	str	r2, [r3, #8]
 8002db0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a15      	ldr	r2, [pc, #84]	@ (8002e0c <HAL_I2C_MspInit+0x70>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d123      	bne.n	8002e04 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dbc:	4b14      	ldr	r3, [pc, #80]	@ (8002e10 <HAL_I2C_MspInit+0x74>)
 8002dbe:	699b      	ldr	r3, [r3, #24]
 8002dc0:	4a13      	ldr	r2, [pc, #76]	@ (8002e10 <HAL_I2C_MspInit+0x74>)
 8002dc2:	f043 0308 	orr.w	r3, r3, #8
 8002dc6:	6193      	str	r3, [r2, #24]
 8002dc8:	4b11      	ldr	r3, [pc, #68]	@ (8002e10 <HAL_I2C_MspInit+0x74>)
 8002dca:	699b      	ldr	r3, [r3, #24]
 8002dcc:	f003 0308 	and.w	r3, r3, #8
 8002dd0:	60fb      	str	r3, [r7, #12]
 8002dd2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002dd4:	23c0      	movs	r3, #192	@ 0xc0
 8002dd6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002dd8:	2312      	movs	r3, #18
 8002dda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ddc:	2303      	movs	r3, #3
 8002dde:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002de0:	f107 0310 	add.w	r3, r7, #16
 8002de4:	4619      	mov	r1, r3
 8002de6:	480b      	ldr	r0, [pc, #44]	@ (8002e14 <HAL_I2C_MspInit+0x78>)
 8002de8:	f000 fa9a 	bl	8003320 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002dec:	4b08      	ldr	r3, [pc, #32]	@ (8002e10 <HAL_I2C_MspInit+0x74>)
 8002dee:	69db      	ldr	r3, [r3, #28]
 8002df0:	4a07      	ldr	r2, [pc, #28]	@ (8002e10 <HAL_I2C_MspInit+0x74>)
 8002df2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002df6:	61d3      	str	r3, [r2, #28]
 8002df8:	4b05      	ldr	r3, [pc, #20]	@ (8002e10 <HAL_I2C_MspInit+0x74>)
 8002dfa:	69db      	ldr	r3, [r3, #28]
 8002dfc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e00:	60bb      	str	r3, [r7, #8]
 8002e02:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002e04:	bf00      	nop
 8002e06:	3720      	adds	r7, #32
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}
 8002e0c:	40005400 	.word	0x40005400
 8002e10:	40021000 	.word	0x40021000
 8002e14:	40010c00 	.word	0x40010c00

08002e18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e1c:	bf00      	nop
 8002e1e:	e7fd      	b.n	8002e1c <NMI_Handler+0x4>

08002e20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e20:	b480      	push	{r7}
 8002e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e24:	bf00      	nop
 8002e26:	e7fd      	b.n	8002e24 <HardFault_Handler+0x4>

08002e28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e2c:	bf00      	nop
 8002e2e:	e7fd      	b.n	8002e2c <MemManage_Handler+0x4>

08002e30 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e34:	bf00      	nop
 8002e36:	e7fd      	b.n	8002e34 <BusFault_Handler+0x4>

08002e38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e3c:	bf00      	nop
 8002e3e:	e7fd      	b.n	8002e3c <UsageFault_Handler+0x4>

08002e40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e40:	b480      	push	{r7}
 8002e42:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e44:	bf00      	nop
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bc80      	pop	{r7}
 8002e4a:	4770      	bx	lr

08002e4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e50:	bf00      	nop
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bc80      	pop	{r7}
 8002e56:	4770      	bx	lr

08002e58 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e5c:	bf00      	nop
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bc80      	pop	{r7}
 8002e62:	4770      	bx	lr

08002e64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e68:	f000 f936 	bl	80030d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e6c:	bf00      	nop
 8002e6e:	bd80      	pop	{r7, pc}

08002e70 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002e70:	b480      	push	{r7}
 8002e72:	af00      	add	r7, sp, #0
  return 1;
 8002e74:	2301      	movs	r3, #1
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bc80      	pop	{r7}
 8002e7c:	4770      	bx	lr

08002e7e <_kill>:

int _kill(int pid, int sig)
{
 8002e7e:	b580      	push	{r7, lr}
 8002e80:	b082      	sub	sp, #8
 8002e82:	af00      	add	r7, sp, #0
 8002e84:	6078      	str	r0, [r7, #4]
 8002e86:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002e88:	f002 fa4c 	bl	8005324 <__errno>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	2216      	movs	r2, #22
 8002e90:	601a      	str	r2, [r3, #0]
  return -1;
 8002e92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	3708      	adds	r7, #8
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}

08002e9e <_exit>:

void _exit (int status)
{
 8002e9e:	b580      	push	{r7, lr}
 8002ea0:	b082      	sub	sp, #8
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002ea6:	f04f 31ff 	mov.w	r1, #4294967295
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f7ff ffe7 	bl	8002e7e <_kill>
  while (1) {}    /* Make sure we hang here */
 8002eb0:	bf00      	nop
 8002eb2:	e7fd      	b.n	8002eb0 <_exit+0x12>

08002eb4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b086      	sub	sp, #24
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	60f8      	str	r0, [r7, #12]
 8002ebc:	60b9      	str	r1, [r7, #8]
 8002ebe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	617b      	str	r3, [r7, #20]
 8002ec4:	e00a      	b.n	8002edc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002ec6:	f3af 8000 	nop.w
 8002eca:	4601      	mov	r1, r0
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	1c5a      	adds	r2, r3, #1
 8002ed0:	60ba      	str	r2, [r7, #8]
 8002ed2:	b2ca      	uxtb	r2, r1
 8002ed4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	3301      	adds	r3, #1
 8002eda:	617b      	str	r3, [r7, #20]
 8002edc:	697a      	ldr	r2, [r7, #20]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	dbf0      	blt.n	8002ec6 <_read+0x12>
  }

  return len;
 8002ee4:	687b      	ldr	r3, [r7, #4]
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3718      	adds	r7, #24
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}

08002eee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002eee:	b580      	push	{r7, lr}
 8002ef0:	b086      	sub	sp, #24
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	60f8      	str	r0, [r7, #12]
 8002ef6:	60b9      	str	r1, [r7, #8]
 8002ef8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002efa:	2300      	movs	r3, #0
 8002efc:	617b      	str	r3, [r7, #20]
 8002efe:	e009      	b.n	8002f14 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	1c5a      	adds	r2, r3, #1
 8002f04:	60ba      	str	r2, [r7, #8]
 8002f06:	781b      	ldrb	r3, [r3, #0]
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	3301      	adds	r3, #1
 8002f12:	617b      	str	r3, [r7, #20]
 8002f14:	697a      	ldr	r2, [r7, #20]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	dbf1      	blt.n	8002f00 <_write+0x12>
  }
  return len;
 8002f1c:	687b      	ldr	r3, [r7, #4]
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3718      	adds	r7, #24
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}

08002f26 <_close>:

int _close(int file)
{
 8002f26:	b480      	push	{r7}
 8002f28:	b083      	sub	sp, #12
 8002f2a:	af00      	add	r7, sp, #0
 8002f2c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002f2e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	370c      	adds	r7, #12
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bc80      	pop	{r7}
 8002f3a:	4770      	bx	lr

08002f3c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b083      	sub	sp, #12
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
 8002f44:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002f4c:	605a      	str	r2, [r3, #4]
  return 0;
 8002f4e:	2300      	movs	r3, #0
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	370c      	adds	r7, #12
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bc80      	pop	{r7}
 8002f58:	4770      	bx	lr

08002f5a <_isatty>:

int _isatty(int file)
{
 8002f5a:	b480      	push	{r7}
 8002f5c:	b083      	sub	sp, #12
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002f62:	2301      	movs	r3, #1
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	370c      	adds	r7, #12
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bc80      	pop	{r7}
 8002f6c:	4770      	bx	lr

08002f6e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002f6e:	b480      	push	{r7}
 8002f70:	b085      	sub	sp, #20
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	60f8      	str	r0, [r7, #12]
 8002f76:	60b9      	str	r1, [r7, #8]
 8002f78:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002f7a:	2300      	movs	r3, #0
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3714      	adds	r7, #20
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bc80      	pop	{r7}
 8002f84:	4770      	bx	lr
	...

08002f88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b086      	sub	sp, #24
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f90:	4a14      	ldr	r2, [pc, #80]	@ (8002fe4 <_sbrk+0x5c>)
 8002f92:	4b15      	ldr	r3, [pc, #84]	@ (8002fe8 <_sbrk+0x60>)
 8002f94:	1ad3      	subs	r3, r2, r3
 8002f96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f9c:	4b13      	ldr	r3, [pc, #76]	@ (8002fec <_sbrk+0x64>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d102      	bne.n	8002faa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002fa4:	4b11      	ldr	r3, [pc, #68]	@ (8002fec <_sbrk+0x64>)
 8002fa6:	4a12      	ldr	r2, [pc, #72]	@ (8002ff0 <_sbrk+0x68>)
 8002fa8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002faa:	4b10      	ldr	r3, [pc, #64]	@ (8002fec <_sbrk+0x64>)
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4413      	add	r3, r2
 8002fb2:	693a      	ldr	r2, [r7, #16]
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	d207      	bcs.n	8002fc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002fb8:	f002 f9b4 	bl	8005324 <__errno>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	220c      	movs	r2, #12
 8002fc0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002fc2:	f04f 33ff 	mov.w	r3, #4294967295
 8002fc6:	e009      	b.n	8002fdc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002fc8:	4b08      	ldr	r3, [pc, #32]	@ (8002fec <_sbrk+0x64>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002fce:	4b07      	ldr	r3, [pc, #28]	@ (8002fec <_sbrk+0x64>)
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	4413      	add	r3, r2
 8002fd6:	4a05      	ldr	r2, [pc, #20]	@ (8002fec <_sbrk+0x64>)
 8002fd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002fda:	68fb      	ldr	r3, [r7, #12]
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3718      	adds	r7, #24
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	20005000 	.word	0x20005000
 8002fe8:	00000400 	.word	0x00000400
 8002fec:	20000490 	.word	0x20000490
 8002ff0:	200005e8 	.word	0x200005e8

08002ff4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ff8:	bf00      	nop
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bc80      	pop	{r7}
 8002ffe:	4770      	bx	lr

08003000 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003000:	f7ff fff8 	bl	8002ff4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003004:	480b      	ldr	r0, [pc, #44]	@ (8003034 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003006:	490c      	ldr	r1, [pc, #48]	@ (8003038 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003008:	4a0c      	ldr	r2, [pc, #48]	@ (800303c <LoopFillZerobss+0x16>)
  movs r3, #0
 800300a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800300c:	e002      	b.n	8003014 <LoopCopyDataInit>

0800300e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800300e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003010:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003012:	3304      	adds	r3, #4

08003014 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003014:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003016:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003018:	d3f9      	bcc.n	800300e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800301a:	4a09      	ldr	r2, [pc, #36]	@ (8003040 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800301c:	4c09      	ldr	r4, [pc, #36]	@ (8003044 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800301e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003020:	e001      	b.n	8003026 <LoopFillZerobss>

08003022 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003022:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003024:	3204      	adds	r2, #4

08003026 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003026:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003028:	d3fb      	bcc.n	8003022 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800302a:	f002 f981 	bl	8005330 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800302e:	f7ff fc69 	bl	8002904 <main>
  bx lr
 8003032:	4770      	bx	lr
  ldr r0, =_sdata
 8003034:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003038:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 800303c:	080086b0 	.word	0x080086b0
  ldr r2, =_sbss
 8003040:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 8003044:	200005e4 	.word	0x200005e4

08003048 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003048:	e7fe      	b.n	8003048 <ADC1_2_IRQHandler>
	...

0800304c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003050:	4b08      	ldr	r3, [pc, #32]	@ (8003074 <HAL_Init+0x28>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a07      	ldr	r2, [pc, #28]	@ (8003074 <HAL_Init+0x28>)
 8003056:	f043 0310 	orr.w	r3, r3, #16
 800305a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800305c:	2003      	movs	r0, #3
 800305e:	f000 f92b 	bl	80032b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003062:	200f      	movs	r0, #15
 8003064:	f000 f808 	bl	8003078 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003068:	f7ff fe66 	bl	8002d38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800306c:	2300      	movs	r3, #0
}
 800306e:	4618      	mov	r0, r3
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	40022000 	.word	0x40022000

08003078 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003080:	4b12      	ldr	r3, [pc, #72]	@ (80030cc <HAL_InitTick+0x54>)
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	4b12      	ldr	r3, [pc, #72]	@ (80030d0 <HAL_InitTick+0x58>)
 8003086:	781b      	ldrb	r3, [r3, #0]
 8003088:	4619      	mov	r1, r3
 800308a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800308e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003092:	fbb2 f3f3 	udiv	r3, r2, r3
 8003096:	4618      	mov	r0, r3
 8003098:	f000 f935 	bl	8003306 <HAL_SYSTICK_Config>
 800309c:	4603      	mov	r3, r0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d001      	beq.n	80030a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e00e      	b.n	80030c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2b0f      	cmp	r3, #15
 80030aa:	d80a      	bhi.n	80030c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030ac:	2200      	movs	r2, #0
 80030ae:	6879      	ldr	r1, [r7, #4]
 80030b0:	f04f 30ff 	mov.w	r0, #4294967295
 80030b4:	f000 f90b 	bl	80032ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80030b8:	4a06      	ldr	r2, [pc, #24]	@ (80030d4 <HAL_InitTick+0x5c>)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80030be:	2300      	movs	r3, #0
 80030c0:	e000      	b.n	80030c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	3708      	adds	r7, #8
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	2000002c 	.word	0x2000002c
 80030d0:	20000034 	.word	0x20000034
 80030d4:	20000030 	.word	0x20000030

080030d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030d8:	b480      	push	{r7}
 80030da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030dc:	4b05      	ldr	r3, [pc, #20]	@ (80030f4 <HAL_IncTick+0x1c>)
 80030de:	781b      	ldrb	r3, [r3, #0]
 80030e0:	461a      	mov	r2, r3
 80030e2:	4b05      	ldr	r3, [pc, #20]	@ (80030f8 <HAL_IncTick+0x20>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4413      	add	r3, r2
 80030e8:	4a03      	ldr	r2, [pc, #12]	@ (80030f8 <HAL_IncTick+0x20>)
 80030ea:	6013      	str	r3, [r2, #0]
}
 80030ec:	bf00      	nop
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bc80      	pop	{r7}
 80030f2:	4770      	bx	lr
 80030f4:	20000034 	.word	0x20000034
 80030f8:	20000494 	.word	0x20000494

080030fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030fc:	b480      	push	{r7}
 80030fe:	af00      	add	r7, sp, #0
  return uwTick;
 8003100:	4b02      	ldr	r3, [pc, #8]	@ (800310c <HAL_GetTick+0x10>)
 8003102:	681b      	ldr	r3, [r3, #0]
}
 8003104:	4618      	mov	r0, r3
 8003106:	46bd      	mov	sp, r7
 8003108:	bc80      	pop	{r7}
 800310a:	4770      	bx	lr
 800310c:	20000494 	.word	0x20000494

08003110 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b084      	sub	sp, #16
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003118:	f7ff fff0 	bl	80030fc <HAL_GetTick>
 800311c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003128:	d005      	beq.n	8003136 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800312a:	4b0a      	ldr	r3, [pc, #40]	@ (8003154 <HAL_Delay+0x44>)
 800312c:	781b      	ldrb	r3, [r3, #0]
 800312e:	461a      	mov	r2, r3
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	4413      	add	r3, r2
 8003134:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003136:	bf00      	nop
 8003138:	f7ff ffe0 	bl	80030fc <HAL_GetTick>
 800313c:	4602      	mov	r2, r0
 800313e:	68bb      	ldr	r3, [r7, #8]
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	68fa      	ldr	r2, [r7, #12]
 8003144:	429a      	cmp	r2, r3
 8003146:	d8f7      	bhi.n	8003138 <HAL_Delay+0x28>
  {
  }
}
 8003148:	bf00      	nop
 800314a:	bf00      	nop
 800314c:	3710      	adds	r7, #16
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	20000034 	.word	0x20000034

08003158 <__NVIC_SetPriorityGrouping>:
{
 8003158:	b480      	push	{r7}
 800315a:	b085      	sub	sp, #20
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	f003 0307 	and.w	r3, r3, #7
 8003166:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003168:	4b0c      	ldr	r3, [pc, #48]	@ (800319c <__NVIC_SetPriorityGrouping+0x44>)
 800316a:	68db      	ldr	r3, [r3, #12]
 800316c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800316e:	68ba      	ldr	r2, [r7, #8]
 8003170:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003174:	4013      	ands	r3, r2
 8003176:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003180:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003184:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003188:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800318a:	4a04      	ldr	r2, [pc, #16]	@ (800319c <__NVIC_SetPriorityGrouping+0x44>)
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	60d3      	str	r3, [r2, #12]
}
 8003190:	bf00      	nop
 8003192:	3714      	adds	r7, #20
 8003194:	46bd      	mov	sp, r7
 8003196:	bc80      	pop	{r7}
 8003198:	4770      	bx	lr
 800319a:	bf00      	nop
 800319c:	e000ed00 	.word	0xe000ed00

080031a0 <__NVIC_GetPriorityGrouping>:
{
 80031a0:	b480      	push	{r7}
 80031a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031a4:	4b04      	ldr	r3, [pc, #16]	@ (80031b8 <__NVIC_GetPriorityGrouping+0x18>)
 80031a6:	68db      	ldr	r3, [r3, #12]
 80031a8:	0a1b      	lsrs	r3, r3, #8
 80031aa:	f003 0307 	and.w	r3, r3, #7
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bc80      	pop	{r7}
 80031b4:	4770      	bx	lr
 80031b6:	bf00      	nop
 80031b8:	e000ed00 	.word	0xe000ed00

080031bc <__NVIC_SetPriority>:
{
 80031bc:	b480      	push	{r7}
 80031be:	b083      	sub	sp, #12
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	4603      	mov	r3, r0
 80031c4:	6039      	str	r1, [r7, #0]
 80031c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	db0a      	blt.n	80031e6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	b2da      	uxtb	r2, r3
 80031d4:	490c      	ldr	r1, [pc, #48]	@ (8003208 <__NVIC_SetPriority+0x4c>)
 80031d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031da:	0112      	lsls	r2, r2, #4
 80031dc:	b2d2      	uxtb	r2, r2
 80031de:	440b      	add	r3, r1
 80031e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80031e4:	e00a      	b.n	80031fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	b2da      	uxtb	r2, r3
 80031ea:	4908      	ldr	r1, [pc, #32]	@ (800320c <__NVIC_SetPriority+0x50>)
 80031ec:	79fb      	ldrb	r3, [r7, #7]
 80031ee:	f003 030f 	and.w	r3, r3, #15
 80031f2:	3b04      	subs	r3, #4
 80031f4:	0112      	lsls	r2, r2, #4
 80031f6:	b2d2      	uxtb	r2, r2
 80031f8:	440b      	add	r3, r1
 80031fa:	761a      	strb	r2, [r3, #24]
}
 80031fc:	bf00      	nop
 80031fe:	370c      	adds	r7, #12
 8003200:	46bd      	mov	sp, r7
 8003202:	bc80      	pop	{r7}
 8003204:	4770      	bx	lr
 8003206:	bf00      	nop
 8003208:	e000e100 	.word	0xe000e100
 800320c:	e000ed00 	.word	0xe000ed00

08003210 <NVIC_EncodePriority>:
{
 8003210:	b480      	push	{r7}
 8003212:	b089      	sub	sp, #36	@ 0x24
 8003214:	af00      	add	r7, sp, #0
 8003216:	60f8      	str	r0, [r7, #12]
 8003218:	60b9      	str	r1, [r7, #8]
 800321a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	f003 0307 	and.w	r3, r3, #7
 8003222:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003224:	69fb      	ldr	r3, [r7, #28]
 8003226:	f1c3 0307 	rsb	r3, r3, #7
 800322a:	2b04      	cmp	r3, #4
 800322c:	bf28      	it	cs
 800322e:	2304      	movcs	r3, #4
 8003230:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003232:	69fb      	ldr	r3, [r7, #28]
 8003234:	3304      	adds	r3, #4
 8003236:	2b06      	cmp	r3, #6
 8003238:	d902      	bls.n	8003240 <NVIC_EncodePriority+0x30>
 800323a:	69fb      	ldr	r3, [r7, #28]
 800323c:	3b03      	subs	r3, #3
 800323e:	e000      	b.n	8003242 <NVIC_EncodePriority+0x32>
 8003240:	2300      	movs	r3, #0
 8003242:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003244:	f04f 32ff 	mov.w	r2, #4294967295
 8003248:	69bb      	ldr	r3, [r7, #24]
 800324a:	fa02 f303 	lsl.w	r3, r2, r3
 800324e:	43da      	mvns	r2, r3
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	401a      	ands	r2, r3
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003258:	f04f 31ff 	mov.w	r1, #4294967295
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	fa01 f303 	lsl.w	r3, r1, r3
 8003262:	43d9      	mvns	r1, r3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003268:	4313      	orrs	r3, r2
}
 800326a:	4618      	mov	r0, r3
 800326c:	3724      	adds	r7, #36	@ 0x24
 800326e:	46bd      	mov	sp, r7
 8003270:	bc80      	pop	{r7}
 8003272:	4770      	bx	lr

08003274 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b082      	sub	sp, #8
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	3b01      	subs	r3, #1
 8003280:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003284:	d301      	bcc.n	800328a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003286:	2301      	movs	r3, #1
 8003288:	e00f      	b.n	80032aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800328a:	4a0a      	ldr	r2, [pc, #40]	@ (80032b4 <SysTick_Config+0x40>)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	3b01      	subs	r3, #1
 8003290:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003292:	210f      	movs	r1, #15
 8003294:	f04f 30ff 	mov.w	r0, #4294967295
 8003298:	f7ff ff90 	bl	80031bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800329c:	4b05      	ldr	r3, [pc, #20]	@ (80032b4 <SysTick_Config+0x40>)
 800329e:	2200      	movs	r2, #0
 80032a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032a2:	4b04      	ldr	r3, [pc, #16]	@ (80032b4 <SysTick_Config+0x40>)
 80032a4:	2207      	movs	r2, #7
 80032a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032a8:	2300      	movs	r3, #0
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	3708      	adds	r7, #8
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}
 80032b2:	bf00      	nop
 80032b4:	e000e010 	.word	0xe000e010

080032b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b082      	sub	sp, #8
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032c0:	6878      	ldr	r0, [r7, #4]
 80032c2:	f7ff ff49 	bl	8003158 <__NVIC_SetPriorityGrouping>
}
 80032c6:	bf00      	nop
 80032c8:	3708      	adds	r7, #8
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}

080032ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80032ce:	b580      	push	{r7, lr}
 80032d0:	b086      	sub	sp, #24
 80032d2:	af00      	add	r7, sp, #0
 80032d4:	4603      	mov	r3, r0
 80032d6:	60b9      	str	r1, [r7, #8]
 80032d8:	607a      	str	r2, [r7, #4]
 80032da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80032dc:	2300      	movs	r3, #0
 80032de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80032e0:	f7ff ff5e 	bl	80031a0 <__NVIC_GetPriorityGrouping>
 80032e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032e6:	687a      	ldr	r2, [r7, #4]
 80032e8:	68b9      	ldr	r1, [r7, #8]
 80032ea:	6978      	ldr	r0, [r7, #20]
 80032ec:	f7ff ff90 	bl	8003210 <NVIC_EncodePriority>
 80032f0:	4602      	mov	r2, r0
 80032f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032f6:	4611      	mov	r1, r2
 80032f8:	4618      	mov	r0, r3
 80032fa:	f7ff ff5f 	bl	80031bc <__NVIC_SetPriority>
}
 80032fe:	bf00      	nop
 8003300:	3718      	adds	r7, #24
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}

08003306 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003306:	b580      	push	{r7, lr}
 8003308:	b082      	sub	sp, #8
 800330a:	af00      	add	r7, sp, #0
 800330c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	f7ff ffb0 	bl	8003274 <SysTick_Config>
 8003314:	4603      	mov	r3, r0
}
 8003316:	4618      	mov	r0, r3
 8003318:	3708      	adds	r7, #8
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}
	...

08003320 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003320:	b480      	push	{r7}
 8003322:	b08b      	sub	sp, #44	@ 0x2c
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
 8003328:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800332a:	2300      	movs	r3, #0
 800332c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800332e:	2300      	movs	r3, #0
 8003330:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003332:	e169      	b.n	8003608 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003334:	2201      	movs	r2, #1
 8003336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003338:	fa02 f303 	lsl.w	r3, r2, r3
 800333c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	69fa      	ldr	r2, [r7, #28]
 8003344:	4013      	ands	r3, r2
 8003346:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003348:	69ba      	ldr	r2, [r7, #24]
 800334a:	69fb      	ldr	r3, [r7, #28]
 800334c:	429a      	cmp	r2, r3
 800334e:	f040 8158 	bne.w	8003602 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	4a9a      	ldr	r2, [pc, #616]	@ (80035c0 <HAL_GPIO_Init+0x2a0>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d05e      	beq.n	800341a <HAL_GPIO_Init+0xfa>
 800335c:	4a98      	ldr	r2, [pc, #608]	@ (80035c0 <HAL_GPIO_Init+0x2a0>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d875      	bhi.n	800344e <HAL_GPIO_Init+0x12e>
 8003362:	4a98      	ldr	r2, [pc, #608]	@ (80035c4 <HAL_GPIO_Init+0x2a4>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d058      	beq.n	800341a <HAL_GPIO_Init+0xfa>
 8003368:	4a96      	ldr	r2, [pc, #600]	@ (80035c4 <HAL_GPIO_Init+0x2a4>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d86f      	bhi.n	800344e <HAL_GPIO_Init+0x12e>
 800336e:	4a96      	ldr	r2, [pc, #600]	@ (80035c8 <HAL_GPIO_Init+0x2a8>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d052      	beq.n	800341a <HAL_GPIO_Init+0xfa>
 8003374:	4a94      	ldr	r2, [pc, #592]	@ (80035c8 <HAL_GPIO_Init+0x2a8>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d869      	bhi.n	800344e <HAL_GPIO_Init+0x12e>
 800337a:	4a94      	ldr	r2, [pc, #592]	@ (80035cc <HAL_GPIO_Init+0x2ac>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d04c      	beq.n	800341a <HAL_GPIO_Init+0xfa>
 8003380:	4a92      	ldr	r2, [pc, #584]	@ (80035cc <HAL_GPIO_Init+0x2ac>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d863      	bhi.n	800344e <HAL_GPIO_Init+0x12e>
 8003386:	4a92      	ldr	r2, [pc, #584]	@ (80035d0 <HAL_GPIO_Init+0x2b0>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d046      	beq.n	800341a <HAL_GPIO_Init+0xfa>
 800338c:	4a90      	ldr	r2, [pc, #576]	@ (80035d0 <HAL_GPIO_Init+0x2b0>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d85d      	bhi.n	800344e <HAL_GPIO_Init+0x12e>
 8003392:	2b12      	cmp	r3, #18
 8003394:	d82a      	bhi.n	80033ec <HAL_GPIO_Init+0xcc>
 8003396:	2b12      	cmp	r3, #18
 8003398:	d859      	bhi.n	800344e <HAL_GPIO_Init+0x12e>
 800339a:	a201      	add	r2, pc, #4	@ (adr r2, 80033a0 <HAL_GPIO_Init+0x80>)
 800339c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033a0:	0800341b 	.word	0x0800341b
 80033a4:	080033f5 	.word	0x080033f5
 80033a8:	08003407 	.word	0x08003407
 80033ac:	08003449 	.word	0x08003449
 80033b0:	0800344f 	.word	0x0800344f
 80033b4:	0800344f 	.word	0x0800344f
 80033b8:	0800344f 	.word	0x0800344f
 80033bc:	0800344f 	.word	0x0800344f
 80033c0:	0800344f 	.word	0x0800344f
 80033c4:	0800344f 	.word	0x0800344f
 80033c8:	0800344f 	.word	0x0800344f
 80033cc:	0800344f 	.word	0x0800344f
 80033d0:	0800344f 	.word	0x0800344f
 80033d4:	0800344f 	.word	0x0800344f
 80033d8:	0800344f 	.word	0x0800344f
 80033dc:	0800344f 	.word	0x0800344f
 80033e0:	0800344f 	.word	0x0800344f
 80033e4:	080033fd 	.word	0x080033fd
 80033e8:	08003411 	.word	0x08003411
 80033ec:	4a79      	ldr	r2, [pc, #484]	@ (80035d4 <HAL_GPIO_Init+0x2b4>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d013      	beq.n	800341a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80033f2:	e02c      	b.n	800344e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	623b      	str	r3, [r7, #32]
          break;
 80033fa:	e029      	b.n	8003450 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	3304      	adds	r3, #4
 8003402:	623b      	str	r3, [r7, #32]
          break;
 8003404:	e024      	b.n	8003450 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	3308      	adds	r3, #8
 800340c:	623b      	str	r3, [r7, #32]
          break;
 800340e:	e01f      	b.n	8003450 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	68db      	ldr	r3, [r3, #12]
 8003414:	330c      	adds	r3, #12
 8003416:	623b      	str	r3, [r7, #32]
          break;
 8003418:	e01a      	b.n	8003450 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	689b      	ldr	r3, [r3, #8]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d102      	bne.n	8003428 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003422:	2304      	movs	r3, #4
 8003424:	623b      	str	r3, [r7, #32]
          break;
 8003426:	e013      	b.n	8003450 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	2b01      	cmp	r3, #1
 800342e:	d105      	bne.n	800343c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003430:	2308      	movs	r3, #8
 8003432:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	69fa      	ldr	r2, [r7, #28]
 8003438:	611a      	str	r2, [r3, #16]
          break;
 800343a:	e009      	b.n	8003450 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800343c:	2308      	movs	r3, #8
 800343e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	69fa      	ldr	r2, [r7, #28]
 8003444:	615a      	str	r2, [r3, #20]
          break;
 8003446:	e003      	b.n	8003450 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003448:	2300      	movs	r3, #0
 800344a:	623b      	str	r3, [r7, #32]
          break;
 800344c:	e000      	b.n	8003450 <HAL_GPIO_Init+0x130>
          break;
 800344e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003450:	69bb      	ldr	r3, [r7, #24]
 8003452:	2bff      	cmp	r3, #255	@ 0xff
 8003454:	d801      	bhi.n	800345a <HAL_GPIO_Init+0x13a>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	e001      	b.n	800345e <HAL_GPIO_Init+0x13e>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	3304      	adds	r3, #4
 800345e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003460:	69bb      	ldr	r3, [r7, #24]
 8003462:	2bff      	cmp	r3, #255	@ 0xff
 8003464:	d802      	bhi.n	800346c <HAL_GPIO_Init+0x14c>
 8003466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	e002      	b.n	8003472 <HAL_GPIO_Init+0x152>
 800346c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800346e:	3b08      	subs	r3, #8
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	210f      	movs	r1, #15
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	fa01 f303 	lsl.w	r3, r1, r3
 8003480:	43db      	mvns	r3, r3
 8003482:	401a      	ands	r2, r3
 8003484:	6a39      	ldr	r1, [r7, #32]
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	fa01 f303 	lsl.w	r3, r1, r3
 800348c:	431a      	orrs	r2, r3
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800349a:	2b00      	cmp	r3, #0
 800349c:	f000 80b1 	beq.w	8003602 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80034a0:	4b4d      	ldr	r3, [pc, #308]	@ (80035d8 <HAL_GPIO_Init+0x2b8>)
 80034a2:	699b      	ldr	r3, [r3, #24]
 80034a4:	4a4c      	ldr	r2, [pc, #304]	@ (80035d8 <HAL_GPIO_Init+0x2b8>)
 80034a6:	f043 0301 	orr.w	r3, r3, #1
 80034aa:	6193      	str	r3, [r2, #24]
 80034ac:	4b4a      	ldr	r3, [pc, #296]	@ (80035d8 <HAL_GPIO_Init+0x2b8>)
 80034ae:	699b      	ldr	r3, [r3, #24]
 80034b0:	f003 0301 	and.w	r3, r3, #1
 80034b4:	60bb      	str	r3, [r7, #8]
 80034b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80034b8:	4a48      	ldr	r2, [pc, #288]	@ (80035dc <HAL_GPIO_Init+0x2bc>)
 80034ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034bc:	089b      	lsrs	r3, r3, #2
 80034be:	3302      	adds	r3, #2
 80034c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80034c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c8:	f003 0303 	and.w	r3, r3, #3
 80034cc:	009b      	lsls	r3, r3, #2
 80034ce:	220f      	movs	r2, #15
 80034d0:	fa02 f303 	lsl.w	r3, r2, r3
 80034d4:	43db      	mvns	r3, r3
 80034d6:	68fa      	ldr	r2, [r7, #12]
 80034d8:	4013      	ands	r3, r2
 80034da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	4a40      	ldr	r2, [pc, #256]	@ (80035e0 <HAL_GPIO_Init+0x2c0>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d013      	beq.n	800350c <HAL_GPIO_Init+0x1ec>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	4a3f      	ldr	r2, [pc, #252]	@ (80035e4 <HAL_GPIO_Init+0x2c4>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d00d      	beq.n	8003508 <HAL_GPIO_Init+0x1e8>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	4a3e      	ldr	r2, [pc, #248]	@ (80035e8 <HAL_GPIO_Init+0x2c8>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d007      	beq.n	8003504 <HAL_GPIO_Init+0x1e4>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	4a3d      	ldr	r2, [pc, #244]	@ (80035ec <HAL_GPIO_Init+0x2cc>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d101      	bne.n	8003500 <HAL_GPIO_Init+0x1e0>
 80034fc:	2303      	movs	r3, #3
 80034fe:	e006      	b.n	800350e <HAL_GPIO_Init+0x1ee>
 8003500:	2304      	movs	r3, #4
 8003502:	e004      	b.n	800350e <HAL_GPIO_Init+0x1ee>
 8003504:	2302      	movs	r3, #2
 8003506:	e002      	b.n	800350e <HAL_GPIO_Init+0x1ee>
 8003508:	2301      	movs	r3, #1
 800350a:	e000      	b.n	800350e <HAL_GPIO_Init+0x1ee>
 800350c:	2300      	movs	r3, #0
 800350e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003510:	f002 0203 	and.w	r2, r2, #3
 8003514:	0092      	lsls	r2, r2, #2
 8003516:	4093      	lsls	r3, r2
 8003518:	68fa      	ldr	r2, [r7, #12]
 800351a:	4313      	orrs	r3, r2
 800351c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800351e:	492f      	ldr	r1, [pc, #188]	@ (80035dc <HAL_GPIO_Init+0x2bc>)
 8003520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003522:	089b      	lsrs	r3, r3, #2
 8003524:	3302      	adds	r3, #2
 8003526:	68fa      	ldr	r2, [r7, #12]
 8003528:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003534:	2b00      	cmp	r3, #0
 8003536:	d006      	beq.n	8003546 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003538:	4b2d      	ldr	r3, [pc, #180]	@ (80035f0 <HAL_GPIO_Init+0x2d0>)
 800353a:	689a      	ldr	r2, [r3, #8]
 800353c:	492c      	ldr	r1, [pc, #176]	@ (80035f0 <HAL_GPIO_Init+0x2d0>)
 800353e:	69bb      	ldr	r3, [r7, #24]
 8003540:	4313      	orrs	r3, r2
 8003542:	608b      	str	r3, [r1, #8]
 8003544:	e006      	b.n	8003554 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003546:	4b2a      	ldr	r3, [pc, #168]	@ (80035f0 <HAL_GPIO_Init+0x2d0>)
 8003548:	689a      	ldr	r2, [r3, #8]
 800354a:	69bb      	ldr	r3, [r7, #24]
 800354c:	43db      	mvns	r3, r3
 800354e:	4928      	ldr	r1, [pc, #160]	@ (80035f0 <HAL_GPIO_Init+0x2d0>)
 8003550:	4013      	ands	r3, r2
 8003552:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800355c:	2b00      	cmp	r3, #0
 800355e:	d006      	beq.n	800356e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003560:	4b23      	ldr	r3, [pc, #140]	@ (80035f0 <HAL_GPIO_Init+0x2d0>)
 8003562:	68da      	ldr	r2, [r3, #12]
 8003564:	4922      	ldr	r1, [pc, #136]	@ (80035f0 <HAL_GPIO_Init+0x2d0>)
 8003566:	69bb      	ldr	r3, [r7, #24]
 8003568:	4313      	orrs	r3, r2
 800356a:	60cb      	str	r3, [r1, #12]
 800356c:	e006      	b.n	800357c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800356e:	4b20      	ldr	r3, [pc, #128]	@ (80035f0 <HAL_GPIO_Init+0x2d0>)
 8003570:	68da      	ldr	r2, [r3, #12]
 8003572:	69bb      	ldr	r3, [r7, #24]
 8003574:	43db      	mvns	r3, r3
 8003576:	491e      	ldr	r1, [pc, #120]	@ (80035f0 <HAL_GPIO_Init+0x2d0>)
 8003578:	4013      	ands	r3, r2
 800357a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003584:	2b00      	cmp	r3, #0
 8003586:	d006      	beq.n	8003596 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003588:	4b19      	ldr	r3, [pc, #100]	@ (80035f0 <HAL_GPIO_Init+0x2d0>)
 800358a:	685a      	ldr	r2, [r3, #4]
 800358c:	4918      	ldr	r1, [pc, #96]	@ (80035f0 <HAL_GPIO_Init+0x2d0>)
 800358e:	69bb      	ldr	r3, [r7, #24]
 8003590:	4313      	orrs	r3, r2
 8003592:	604b      	str	r3, [r1, #4]
 8003594:	e006      	b.n	80035a4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003596:	4b16      	ldr	r3, [pc, #88]	@ (80035f0 <HAL_GPIO_Init+0x2d0>)
 8003598:	685a      	ldr	r2, [r3, #4]
 800359a:	69bb      	ldr	r3, [r7, #24]
 800359c:	43db      	mvns	r3, r3
 800359e:	4914      	ldr	r1, [pc, #80]	@ (80035f0 <HAL_GPIO_Init+0x2d0>)
 80035a0:	4013      	ands	r3, r2
 80035a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d021      	beq.n	80035f4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80035b0:	4b0f      	ldr	r3, [pc, #60]	@ (80035f0 <HAL_GPIO_Init+0x2d0>)
 80035b2:	681a      	ldr	r2, [r3, #0]
 80035b4:	490e      	ldr	r1, [pc, #56]	@ (80035f0 <HAL_GPIO_Init+0x2d0>)
 80035b6:	69bb      	ldr	r3, [r7, #24]
 80035b8:	4313      	orrs	r3, r2
 80035ba:	600b      	str	r3, [r1, #0]
 80035bc:	e021      	b.n	8003602 <HAL_GPIO_Init+0x2e2>
 80035be:	bf00      	nop
 80035c0:	10320000 	.word	0x10320000
 80035c4:	10310000 	.word	0x10310000
 80035c8:	10220000 	.word	0x10220000
 80035cc:	10210000 	.word	0x10210000
 80035d0:	10120000 	.word	0x10120000
 80035d4:	10110000 	.word	0x10110000
 80035d8:	40021000 	.word	0x40021000
 80035dc:	40010000 	.word	0x40010000
 80035e0:	40010800 	.word	0x40010800
 80035e4:	40010c00 	.word	0x40010c00
 80035e8:	40011000 	.word	0x40011000
 80035ec:	40011400 	.word	0x40011400
 80035f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80035f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003624 <HAL_GPIO_Init+0x304>)
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	69bb      	ldr	r3, [r7, #24]
 80035fa:	43db      	mvns	r3, r3
 80035fc:	4909      	ldr	r1, [pc, #36]	@ (8003624 <HAL_GPIO_Init+0x304>)
 80035fe:	4013      	ands	r3, r2
 8003600:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003604:	3301      	adds	r3, #1
 8003606:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	681a      	ldr	r2, [r3, #0]
 800360c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800360e:	fa22 f303 	lsr.w	r3, r2, r3
 8003612:	2b00      	cmp	r3, #0
 8003614:	f47f ae8e 	bne.w	8003334 <HAL_GPIO_Init+0x14>
  }
}
 8003618:	bf00      	nop
 800361a:	bf00      	nop
 800361c:	372c      	adds	r7, #44	@ 0x2c
 800361e:	46bd      	mov	sp, r7
 8003620:	bc80      	pop	{r7}
 8003622:	4770      	bx	lr
 8003624:	40010400 	.word	0x40010400

08003628 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d101      	bne.n	800363a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e12b      	b.n	8003892 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003640:	b2db      	uxtb	r3, r3
 8003642:	2b00      	cmp	r3, #0
 8003644:	d106      	bne.n	8003654 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2200      	movs	r2, #0
 800364a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f7ff fba4 	bl	8002d9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2224      	movs	r2, #36	@ 0x24
 8003658:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f022 0201 	bic.w	r2, r2, #1
 800366a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800367a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800368a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800368c:	f001 f832 	bl	80046f4 <HAL_RCC_GetPCLK1Freq>
 8003690:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	4a81      	ldr	r2, [pc, #516]	@ (800389c <HAL_I2C_Init+0x274>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d807      	bhi.n	80036ac <HAL_I2C_Init+0x84>
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	4a80      	ldr	r2, [pc, #512]	@ (80038a0 <HAL_I2C_Init+0x278>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	bf94      	ite	ls
 80036a4:	2301      	movls	r3, #1
 80036a6:	2300      	movhi	r3, #0
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	e006      	b.n	80036ba <HAL_I2C_Init+0x92>
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	4a7d      	ldr	r2, [pc, #500]	@ (80038a4 <HAL_I2C_Init+0x27c>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	bf94      	ite	ls
 80036b4:	2301      	movls	r3, #1
 80036b6:	2300      	movhi	r3, #0
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d001      	beq.n	80036c2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	e0e7      	b.n	8003892 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	4a78      	ldr	r2, [pc, #480]	@ (80038a8 <HAL_I2C_Init+0x280>)
 80036c6:	fba2 2303 	umull	r2, r3, r2, r3
 80036ca:	0c9b      	lsrs	r3, r3, #18
 80036cc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	68ba      	ldr	r2, [r7, #8]
 80036de:	430a      	orrs	r2, r1
 80036e0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	6a1b      	ldr	r3, [r3, #32]
 80036e8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	4a6a      	ldr	r2, [pc, #424]	@ (800389c <HAL_I2C_Init+0x274>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d802      	bhi.n	80036fc <HAL_I2C_Init+0xd4>
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	3301      	adds	r3, #1
 80036fa:	e009      	b.n	8003710 <HAL_I2C_Init+0xe8>
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003702:	fb02 f303 	mul.w	r3, r2, r3
 8003706:	4a69      	ldr	r2, [pc, #420]	@ (80038ac <HAL_I2C_Init+0x284>)
 8003708:	fba2 2303 	umull	r2, r3, r2, r3
 800370c:	099b      	lsrs	r3, r3, #6
 800370e:	3301      	adds	r3, #1
 8003710:	687a      	ldr	r2, [r7, #4]
 8003712:	6812      	ldr	r2, [r2, #0]
 8003714:	430b      	orrs	r3, r1
 8003716:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	69db      	ldr	r3, [r3, #28]
 800371e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003722:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	495c      	ldr	r1, [pc, #368]	@ (800389c <HAL_I2C_Init+0x274>)
 800372c:	428b      	cmp	r3, r1
 800372e:	d819      	bhi.n	8003764 <HAL_I2C_Init+0x13c>
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	1e59      	subs	r1, r3, #1
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	005b      	lsls	r3, r3, #1
 800373a:	fbb1 f3f3 	udiv	r3, r1, r3
 800373e:	1c59      	adds	r1, r3, #1
 8003740:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003744:	400b      	ands	r3, r1
 8003746:	2b00      	cmp	r3, #0
 8003748:	d00a      	beq.n	8003760 <HAL_I2C_Init+0x138>
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	1e59      	subs	r1, r3, #1
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	005b      	lsls	r3, r3, #1
 8003754:	fbb1 f3f3 	udiv	r3, r1, r3
 8003758:	3301      	adds	r3, #1
 800375a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800375e:	e051      	b.n	8003804 <HAL_I2C_Init+0x1dc>
 8003760:	2304      	movs	r3, #4
 8003762:	e04f      	b.n	8003804 <HAL_I2C_Init+0x1dc>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d111      	bne.n	8003790 <HAL_I2C_Init+0x168>
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	1e58      	subs	r0, r3, #1
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6859      	ldr	r1, [r3, #4]
 8003774:	460b      	mov	r3, r1
 8003776:	005b      	lsls	r3, r3, #1
 8003778:	440b      	add	r3, r1
 800377a:	fbb0 f3f3 	udiv	r3, r0, r3
 800377e:	3301      	adds	r3, #1
 8003780:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003784:	2b00      	cmp	r3, #0
 8003786:	bf0c      	ite	eq
 8003788:	2301      	moveq	r3, #1
 800378a:	2300      	movne	r3, #0
 800378c:	b2db      	uxtb	r3, r3
 800378e:	e012      	b.n	80037b6 <HAL_I2C_Init+0x18e>
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	1e58      	subs	r0, r3, #1
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6859      	ldr	r1, [r3, #4]
 8003798:	460b      	mov	r3, r1
 800379a:	009b      	lsls	r3, r3, #2
 800379c:	440b      	add	r3, r1
 800379e:	0099      	lsls	r1, r3, #2
 80037a0:	440b      	add	r3, r1
 80037a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80037a6:	3301      	adds	r3, #1
 80037a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	bf0c      	ite	eq
 80037b0:	2301      	moveq	r3, #1
 80037b2:	2300      	movne	r3, #0
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d001      	beq.n	80037be <HAL_I2C_Init+0x196>
 80037ba:	2301      	movs	r3, #1
 80037bc:	e022      	b.n	8003804 <HAL_I2C_Init+0x1dc>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d10e      	bne.n	80037e4 <HAL_I2C_Init+0x1bc>
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	1e58      	subs	r0, r3, #1
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6859      	ldr	r1, [r3, #4]
 80037ce:	460b      	mov	r3, r1
 80037d0:	005b      	lsls	r3, r3, #1
 80037d2:	440b      	add	r3, r1
 80037d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80037d8:	3301      	adds	r3, #1
 80037da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80037e2:	e00f      	b.n	8003804 <HAL_I2C_Init+0x1dc>
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	1e58      	subs	r0, r3, #1
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6859      	ldr	r1, [r3, #4]
 80037ec:	460b      	mov	r3, r1
 80037ee:	009b      	lsls	r3, r3, #2
 80037f0:	440b      	add	r3, r1
 80037f2:	0099      	lsls	r1, r3, #2
 80037f4:	440b      	add	r3, r1
 80037f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80037fa:	3301      	adds	r3, #1
 80037fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003800:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003804:	6879      	ldr	r1, [r7, #4]
 8003806:	6809      	ldr	r1, [r1, #0]
 8003808:	4313      	orrs	r3, r2
 800380a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	69da      	ldr	r2, [r3, #28]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6a1b      	ldr	r3, [r3, #32]
 800381e:	431a      	orrs	r2, r3
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	430a      	orrs	r2, r1
 8003826:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003832:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	6911      	ldr	r1, [r2, #16]
 800383a:	687a      	ldr	r2, [r7, #4]
 800383c:	68d2      	ldr	r2, [r2, #12]
 800383e:	4311      	orrs	r1, r2
 8003840:	687a      	ldr	r2, [r7, #4]
 8003842:	6812      	ldr	r2, [r2, #0]
 8003844:	430b      	orrs	r3, r1
 8003846:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	695a      	ldr	r2, [r3, #20]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	699b      	ldr	r3, [r3, #24]
 800385a:	431a      	orrs	r2, r3
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	430a      	orrs	r2, r1
 8003862:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f042 0201 	orr.w	r2, r2, #1
 8003872:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2200      	movs	r2, #0
 8003878:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2220      	movs	r2, #32
 800387e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2200      	movs	r2, #0
 8003886:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2200      	movs	r2, #0
 800388c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003890:	2300      	movs	r3, #0
}
 8003892:	4618      	mov	r0, r3
 8003894:	3710      	adds	r7, #16
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}
 800389a:	bf00      	nop
 800389c:	000186a0 	.word	0x000186a0
 80038a0:	001e847f 	.word	0x001e847f
 80038a4:	003d08ff 	.word	0x003d08ff
 80038a8:	431bde83 	.word	0x431bde83
 80038ac:	10624dd3 	.word	0x10624dd3

080038b0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b088      	sub	sp, #32
 80038b4:	af02      	add	r7, sp, #8
 80038b6:	60f8      	str	r0, [r7, #12]
 80038b8:	607a      	str	r2, [r7, #4]
 80038ba:	461a      	mov	r2, r3
 80038bc:	460b      	mov	r3, r1
 80038be:	817b      	strh	r3, [r7, #10]
 80038c0:	4613      	mov	r3, r2
 80038c2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80038c4:	f7ff fc1a 	bl	80030fc <HAL_GetTick>
 80038c8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	2b20      	cmp	r3, #32
 80038d4:	f040 80e0 	bne.w	8003a98 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	9300      	str	r3, [sp, #0]
 80038dc:	2319      	movs	r3, #25
 80038de:	2201      	movs	r2, #1
 80038e0:	4970      	ldr	r1, [pc, #448]	@ (8003aa4 <HAL_I2C_Master_Transmit+0x1f4>)
 80038e2:	68f8      	ldr	r0, [r7, #12]
 80038e4:	f000 f964 	bl	8003bb0 <I2C_WaitOnFlagUntilTimeout>
 80038e8:	4603      	mov	r3, r0
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d001      	beq.n	80038f2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80038ee:	2302      	movs	r3, #2
 80038f0:	e0d3      	b.n	8003a9a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	d101      	bne.n	8003900 <HAL_I2C_Master_Transmit+0x50>
 80038fc:	2302      	movs	r3, #2
 80038fe:	e0cc      	b.n	8003a9a <HAL_I2C_Master_Transmit+0x1ea>
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	2201      	movs	r2, #1
 8003904:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f003 0301 	and.w	r3, r3, #1
 8003912:	2b01      	cmp	r3, #1
 8003914:	d007      	beq.n	8003926 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f042 0201 	orr.w	r2, r2, #1
 8003924:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003934:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2221      	movs	r2, #33	@ 0x21
 800393a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2210      	movs	r2, #16
 8003942:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2200      	movs	r2, #0
 800394a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	893a      	ldrh	r2, [r7, #8]
 8003956:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800395c:	b29a      	uxth	r2, r3
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	4a50      	ldr	r2, [pc, #320]	@ (8003aa8 <HAL_I2C_Master_Transmit+0x1f8>)
 8003966:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003968:	8979      	ldrh	r1, [r7, #10]
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	6a3a      	ldr	r2, [r7, #32]
 800396e:	68f8      	ldr	r0, [r7, #12]
 8003970:	f000 f89c 	bl	8003aac <I2C_MasterRequestWrite>
 8003974:	4603      	mov	r3, r0
 8003976:	2b00      	cmp	r3, #0
 8003978:	d001      	beq.n	800397e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e08d      	b.n	8003a9a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800397e:	2300      	movs	r3, #0
 8003980:	613b      	str	r3, [r7, #16]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	695b      	ldr	r3, [r3, #20]
 8003988:	613b      	str	r3, [r7, #16]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	699b      	ldr	r3, [r3, #24]
 8003990:	613b      	str	r3, [r7, #16]
 8003992:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003994:	e066      	b.n	8003a64 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003996:	697a      	ldr	r2, [r7, #20]
 8003998:	6a39      	ldr	r1, [r7, #32]
 800399a:	68f8      	ldr	r0, [r7, #12]
 800399c:	f000 fa22 	bl	8003de4 <I2C_WaitOnTXEFlagUntilTimeout>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d00d      	beq.n	80039c2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039aa:	2b04      	cmp	r3, #4
 80039ac:	d107      	bne.n	80039be <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039bc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e06b      	b.n	8003a9a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039c6:	781a      	ldrb	r2, [r3, #0]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d2:	1c5a      	adds	r2, r3, #1
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039dc:	b29b      	uxth	r3, r3
 80039de:	3b01      	subs	r3, #1
 80039e0:	b29a      	uxth	r2, r3
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039ea:	3b01      	subs	r3, #1
 80039ec:	b29a      	uxth	r2, r3
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	695b      	ldr	r3, [r3, #20]
 80039f8:	f003 0304 	and.w	r3, r3, #4
 80039fc:	2b04      	cmp	r3, #4
 80039fe:	d11b      	bne.n	8003a38 <HAL_I2C_Master_Transmit+0x188>
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d017      	beq.n	8003a38 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a0c:	781a      	ldrb	r2, [r3, #0]
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a18:	1c5a      	adds	r2, r3, #1
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	3b01      	subs	r3, #1
 8003a26:	b29a      	uxth	r2, r3
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a30:	3b01      	subs	r3, #1
 8003a32:	b29a      	uxth	r2, r3
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a38:	697a      	ldr	r2, [r7, #20]
 8003a3a:	6a39      	ldr	r1, [r7, #32]
 8003a3c:	68f8      	ldr	r0, [r7, #12]
 8003a3e:	f000 fa19 	bl	8003e74 <I2C_WaitOnBTFFlagUntilTimeout>
 8003a42:	4603      	mov	r3, r0
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d00d      	beq.n	8003a64 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a4c:	2b04      	cmp	r3, #4
 8003a4e:	d107      	bne.n	8003a60 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a5e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003a60:	2301      	movs	r3, #1
 8003a62:	e01a      	b.n	8003a9a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d194      	bne.n	8003996 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a7a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2220      	movs	r2, #32
 8003a80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2200      	movs	r2, #0
 8003a88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003a94:	2300      	movs	r3, #0
 8003a96:	e000      	b.n	8003a9a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003a98:	2302      	movs	r3, #2
  }
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3718      	adds	r7, #24
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}
 8003aa2:	bf00      	nop
 8003aa4:	00100002 	.word	0x00100002
 8003aa8:	ffff0000 	.word	0xffff0000

08003aac <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b088      	sub	sp, #32
 8003ab0:	af02      	add	r7, sp, #8
 8003ab2:	60f8      	str	r0, [r7, #12]
 8003ab4:	607a      	str	r2, [r7, #4]
 8003ab6:	603b      	str	r3, [r7, #0]
 8003ab8:	460b      	mov	r3, r1
 8003aba:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ac0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	2b08      	cmp	r3, #8
 8003ac6:	d006      	beq.n	8003ad6 <I2C_MasterRequestWrite+0x2a>
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	2b01      	cmp	r3, #1
 8003acc:	d003      	beq.n	8003ad6 <I2C_MasterRequestWrite+0x2a>
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003ad4:	d108      	bne.n	8003ae8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ae4:	601a      	str	r2, [r3, #0]
 8003ae6:	e00b      	b.n	8003b00 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aec:	2b12      	cmp	r3, #18
 8003aee:	d107      	bne.n	8003b00 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003afe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	9300      	str	r3, [sp, #0]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2200      	movs	r2, #0
 8003b08:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003b0c:	68f8      	ldr	r0, [r7, #12]
 8003b0e:	f000 f84f 	bl	8003bb0 <I2C_WaitOnFlagUntilTimeout>
 8003b12:	4603      	mov	r3, r0
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d00d      	beq.n	8003b34 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b26:	d103      	bne.n	8003b30 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b2e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003b30:	2303      	movs	r3, #3
 8003b32:	e035      	b.n	8003ba0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	691b      	ldr	r3, [r3, #16]
 8003b38:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b3c:	d108      	bne.n	8003b50 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b3e:	897b      	ldrh	r3, [r7, #10]
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	461a      	mov	r2, r3
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003b4c:	611a      	str	r2, [r3, #16]
 8003b4e:	e01b      	b.n	8003b88 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003b50:	897b      	ldrh	r3, [r7, #10]
 8003b52:	11db      	asrs	r3, r3, #7
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	f003 0306 	and.w	r3, r3, #6
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	f063 030f 	orn	r3, r3, #15
 8003b60:	b2da      	uxtb	r2, r3
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	687a      	ldr	r2, [r7, #4]
 8003b6c:	490e      	ldr	r1, [pc, #56]	@ (8003ba8 <I2C_MasterRequestWrite+0xfc>)
 8003b6e:	68f8      	ldr	r0, [r7, #12]
 8003b70:	f000 f898 	bl	8003ca4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b74:	4603      	mov	r3, r0
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d001      	beq.n	8003b7e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e010      	b.n	8003ba0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003b7e:	897b      	ldrh	r3, [r7, #10]
 8003b80:	b2da      	uxtb	r2, r3
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	687a      	ldr	r2, [r7, #4]
 8003b8c:	4907      	ldr	r1, [pc, #28]	@ (8003bac <I2C_MasterRequestWrite+0x100>)
 8003b8e:	68f8      	ldr	r0, [r7, #12]
 8003b90:	f000 f888 	bl	8003ca4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b94:	4603      	mov	r3, r0
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d001      	beq.n	8003b9e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e000      	b.n	8003ba0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003b9e:	2300      	movs	r3, #0
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	3718      	adds	r7, #24
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd80      	pop	{r7, pc}
 8003ba8:	00010008 	.word	0x00010008
 8003bac:	00010002 	.word	0x00010002

08003bb0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b084      	sub	sp, #16
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	60f8      	str	r0, [r7, #12]
 8003bb8:	60b9      	str	r1, [r7, #8]
 8003bba:	603b      	str	r3, [r7, #0]
 8003bbc:	4613      	mov	r3, r2
 8003bbe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bc0:	e048      	b.n	8003c54 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bc8:	d044      	beq.n	8003c54 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bca:	f7ff fa97 	bl	80030fc <HAL_GetTick>
 8003bce:	4602      	mov	r2, r0
 8003bd0:	69bb      	ldr	r3, [r7, #24]
 8003bd2:	1ad3      	subs	r3, r2, r3
 8003bd4:	683a      	ldr	r2, [r7, #0]
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d302      	bcc.n	8003be0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d139      	bne.n	8003c54 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	0c1b      	lsrs	r3, r3, #16
 8003be4:	b2db      	uxtb	r3, r3
 8003be6:	2b01      	cmp	r3, #1
 8003be8:	d10d      	bne.n	8003c06 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	695b      	ldr	r3, [r3, #20]
 8003bf0:	43da      	mvns	r2, r3
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	b29b      	uxth	r3, r3
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	bf0c      	ite	eq
 8003bfc:	2301      	moveq	r3, #1
 8003bfe:	2300      	movne	r3, #0
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	461a      	mov	r2, r3
 8003c04:	e00c      	b.n	8003c20 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	699b      	ldr	r3, [r3, #24]
 8003c0c:	43da      	mvns	r2, r3
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	4013      	ands	r3, r2
 8003c12:	b29b      	uxth	r3, r3
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	bf0c      	ite	eq
 8003c18:	2301      	moveq	r3, #1
 8003c1a:	2300      	movne	r3, #0
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	461a      	mov	r2, r3
 8003c20:	79fb      	ldrb	r3, [r7, #7]
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d116      	bne.n	8003c54 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2220      	movs	r2, #32
 8003c30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2200      	movs	r2, #0
 8003c38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c40:	f043 0220 	orr.w	r2, r3, #32
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e023      	b.n	8003c9c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	0c1b      	lsrs	r3, r3, #16
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d10d      	bne.n	8003c7a <I2C_WaitOnFlagUntilTimeout+0xca>
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	695b      	ldr	r3, [r3, #20]
 8003c64:	43da      	mvns	r2, r3
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	4013      	ands	r3, r2
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	bf0c      	ite	eq
 8003c70:	2301      	moveq	r3, #1
 8003c72:	2300      	movne	r3, #0
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	461a      	mov	r2, r3
 8003c78:	e00c      	b.n	8003c94 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	699b      	ldr	r3, [r3, #24]
 8003c80:	43da      	mvns	r2, r3
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	4013      	ands	r3, r2
 8003c86:	b29b      	uxth	r3, r3
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	bf0c      	ite	eq
 8003c8c:	2301      	moveq	r3, #1
 8003c8e:	2300      	movne	r3, #0
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	461a      	mov	r2, r3
 8003c94:	79fb      	ldrb	r3, [r7, #7]
 8003c96:	429a      	cmp	r2, r3
 8003c98:	d093      	beq.n	8003bc2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c9a:	2300      	movs	r3, #0
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	3710      	adds	r7, #16
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}

08003ca4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b084      	sub	sp, #16
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	60f8      	str	r0, [r7, #12]
 8003cac:	60b9      	str	r1, [r7, #8]
 8003cae:	607a      	str	r2, [r7, #4]
 8003cb0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003cb2:	e071      	b.n	8003d98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	695b      	ldr	r3, [r3, #20]
 8003cba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cc2:	d123      	bne.n	8003d0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cd2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003cdc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2220      	movs	r2, #32
 8003ce8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cf8:	f043 0204 	orr.w	r2, r3, #4
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2200      	movs	r2, #0
 8003d04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e067      	b.n	8003ddc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d12:	d041      	beq.n	8003d98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d14:	f7ff f9f2 	bl	80030fc <HAL_GetTick>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	1ad3      	subs	r3, r2, r3
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d302      	bcc.n	8003d2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d136      	bne.n	8003d98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	0c1b      	lsrs	r3, r3, #16
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d10c      	bne.n	8003d4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	695b      	ldr	r3, [r3, #20]
 8003d3a:	43da      	mvns	r2, r3
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	4013      	ands	r3, r2
 8003d40:	b29b      	uxth	r3, r3
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	bf14      	ite	ne
 8003d46:	2301      	movne	r3, #1
 8003d48:	2300      	moveq	r3, #0
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	e00b      	b.n	8003d66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	699b      	ldr	r3, [r3, #24]
 8003d54:	43da      	mvns	r2, r3
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	4013      	ands	r3, r2
 8003d5a:	b29b      	uxth	r3, r3
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	bf14      	ite	ne
 8003d60:	2301      	movne	r3, #1
 8003d62:	2300      	moveq	r3, #0
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d016      	beq.n	8003d98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2220      	movs	r2, #32
 8003d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d84:	f043 0220 	orr.w	r2, r3, #32
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e021      	b.n	8003ddc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	0c1b      	lsrs	r3, r3, #16
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	d10c      	bne.n	8003dbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	695b      	ldr	r3, [r3, #20]
 8003da8:	43da      	mvns	r2, r3
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	4013      	ands	r3, r2
 8003dae:	b29b      	uxth	r3, r3
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	bf14      	ite	ne
 8003db4:	2301      	movne	r3, #1
 8003db6:	2300      	moveq	r3, #0
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	e00b      	b.n	8003dd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	699b      	ldr	r3, [r3, #24]
 8003dc2:	43da      	mvns	r2, r3
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	4013      	ands	r3, r2
 8003dc8:	b29b      	uxth	r3, r3
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	bf14      	ite	ne
 8003dce:	2301      	movne	r3, #1
 8003dd0:	2300      	moveq	r3, #0
 8003dd2:	b2db      	uxtb	r3, r3
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	f47f af6d 	bne.w	8003cb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003dda:	2300      	movs	r3, #0
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	3710      	adds	r7, #16
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}

08003de4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b084      	sub	sp, #16
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	60f8      	str	r0, [r7, #12]
 8003dec:	60b9      	str	r1, [r7, #8]
 8003dee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003df0:	e034      	b.n	8003e5c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003df2:	68f8      	ldr	r0, [r7, #12]
 8003df4:	f000 f886 	bl	8003f04 <I2C_IsAcknowledgeFailed>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d001      	beq.n	8003e02 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e034      	b.n	8003e6c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e08:	d028      	beq.n	8003e5c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e0a:	f7ff f977 	bl	80030fc <HAL_GetTick>
 8003e0e:	4602      	mov	r2, r0
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	1ad3      	subs	r3, r2, r3
 8003e14:	68ba      	ldr	r2, [r7, #8]
 8003e16:	429a      	cmp	r2, r3
 8003e18:	d302      	bcc.n	8003e20 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d11d      	bne.n	8003e5c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	695b      	ldr	r3, [r3, #20]
 8003e26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e2a:	2b80      	cmp	r3, #128	@ 0x80
 8003e2c:	d016      	beq.n	8003e5c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2200      	movs	r2, #0
 8003e32:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2220      	movs	r2, #32
 8003e38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e48:	f043 0220 	orr.w	r2, r3, #32
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2200      	movs	r2, #0
 8003e54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e007      	b.n	8003e6c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	695b      	ldr	r3, [r3, #20]
 8003e62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e66:	2b80      	cmp	r3, #128	@ 0x80
 8003e68:	d1c3      	bne.n	8003df2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e6a:	2300      	movs	r3, #0
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	3710      	adds	r7, #16
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}

08003e74 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b084      	sub	sp, #16
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	60f8      	str	r0, [r7, #12]
 8003e7c:	60b9      	str	r1, [r7, #8]
 8003e7e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e80:	e034      	b.n	8003eec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e82:	68f8      	ldr	r0, [r7, #12]
 8003e84:	f000 f83e 	bl	8003f04 <I2C_IsAcknowledgeFailed>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d001      	beq.n	8003e92 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e034      	b.n	8003efc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e98:	d028      	beq.n	8003eec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e9a:	f7ff f92f 	bl	80030fc <HAL_GetTick>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	1ad3      	subs	r3, r2, r3
 8003ea4:	68ba      	ldr	r2, [r7, #8]
 8003ea6:	429a      	cmp	r2, r3
 8003ea8:	d302      	bcc.n	8003eb0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d11d      	bne.n	8003eec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	695b      	ldr	r3, [r3, #20]
 8003eb6:	f003 0304 	and.w	r3, r3, #4
 8003eba:	2b04      	cmp	r3, #4
 8003ebc:	d016      	beq.n	8003eec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	2220      	movs	r2, #32
 8003ec8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed8:	f043 0220 	orr.w	r2, r3, #32
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e007      	b.n	8003efc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	695b      	ldr	r3, [r3, #20]
 8003ef2:	f003 0304 	and.w	r3, r3, #4
 8003ef6:	2b04      	cmp	r3, #4
 8003ef8:	d1c3      	bne.n	8003e82 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003efa:	2300      	movs	r3, #0
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3710      	adds	r7, #16
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}

08003f04 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b083      	sub	sp, #12
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	695b      	ldr	r3, [r3, #20]
 8003f12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f1a:	d11b      	bne.n	8003f54 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003f24:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2220      	movs	r2, #32
 8003f30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2200      	movs	r2, #0
 8003f38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f40:	f043 0204 	orr.w	r2, r3, #4
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	e000      	b.n	8003f56 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003f54:	2300      	movs	r3, #0
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	370c      	adds	r7, #12
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bc80      	pop	{r7}
 8003f5e:	4770      	bx	lr

08003f60 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b086      	sub	sp, #24
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d101      	bne.n	8003f72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e272      	b.n	8004458 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 0301 	and.w	r3, r3, #1
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	f000 8087 	beq.w	800408e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f80:	4b92      	ldr	r3, [pc, #584]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f003 030c 	and.w	r3, r3, #12
 8003f88:	2b04      	cmp	r3, #4
 8003f8a:	d00c      	beq.n	8003fa6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003f8c:	4b8f      	ldr	r3, [pc, #572]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	f003 030c 	and.w	r3, r3, #12
 8003f94:	2b08      	cmp	r3, #8
 8003f96:	d112      	bne.n	8003fbe <HAL_RCC_OscConfig+0x5e>
 8003f98:	4b8c      	ldr	r3, [pc, #560]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fa0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fa4:	d10b      	bne.n	8003fbe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fa6:	4b89      	ldr	r3, [pc, #548]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d06c      	beq.n	800408c <HAL_RCC_OscConfig+0x12c>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d168      	bne.n	800408c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e24c      	b.n	8004458 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fc6:	d106      	bne.n	8003fd6 <HAL_RCC_OscConfig+0x76>
 8003fc8:	4b80      	ldr	r3, [pc, #512]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a7f      	ldr	r2, [pc, #508]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 8003fce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fd2:	6013      	str	r3, [r2, #0]
 8003fd4:	e02e      	b.n	8004034 <HAL_RCC_OscConfig+0xd4>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d10c      	bne.n	8003ff8 <HAL_RCC_OscConfig+0x98>
 8003fde:	4b7b      	ldr	r3, [pc, #492]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a7a      	ldr	r2, [pc, #488]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 8003fe4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fe8:	6013      	str	r3, [r2, #0]
 8003fea:	4b78      	ldr	r3, [pc, #480]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a77      	ldr	r2, [pc, #476]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 8003ff0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ff4:	6013      	str	r3, [r2, #0]
 8003ff6:	e01d      	b.n	8004034 <HAL_RCC_OscConfig+0xd4>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004000:	d10c      	bne.n	800401c <HAL_RCC_OscConfig+0xbc>
 8004002:	4b72      	ldr	r3, [pc, #456]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a71      	ldr	r2, [pc, #452]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 8004008:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800400c:	6013      	str	r3, [r2, #0]
 800400e:	4b6f      	ldr	r3, [pc, #444]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a6e      	ldr	r2, [pc, #440]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 8004014:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004018:	6013      	str	r3, [r2, #0]
 800401a:	e00b      	b.n	8004034 <HAL_RCC_OscConfig+0xd4>
 800401c:	4b6b      	ldr	r3, [pc, #428]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a6a      	ldr	r2, [pc, #424]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 8004022:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004026:	6013      	str	r3, [r2, #0]
 8004028:	4b68      	ldr	r3, [pc, #416]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a67      	ldr	r2, [pc, #412]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 800402e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004032:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d013      	beq.n	8004064 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800403c:	f7ff f85e 	bl	80030fc <HAL_GetTick>
 8004040:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004042:	e008      	b.n	8004056 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004044:	f7ff f85a 	bl	80030fc <HAL_GetTick>
 8004048:	4602      	mov	r2, r0
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	1ad3      	subs	r3, r2, r3
 800404e:	2b64      	cmp	r3, #100	@ 0x64
 8004050:	d901      	bls.n	8004056 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004052:	2303      	movs	r3, #3
 8004054:	e200      	b.n	8004458 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004056:	4b5d      	ldr	r3, [pc, #372]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800405e:	2b00      	cmp	r3, #0
 8004060:	d0f0      	beq.n	8004044 <HAL_RCC_OscConfig+0xe4>
 8004062:	e014      	b.n	800408e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004064:	f7ff f84a 	bl	80030fc <HAL_GetTick>
 8004068:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800406a:	e008      	b.n	800407e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800406c:	f7ff f846 	bl	80030fc <HAL_GetTick>
 8004070:	4602      	mov	r2, r0
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	1ad3      	subs	r3, r2, r3
 8004076:	2b64      	cmp	r3, #100	@ 0x64
 8004078:	d901      	bls.n	800407e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800407a:	2303      	movs	r3, #3
 800407c:	e1ec      	b.n	8004458 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800407e:	4b53      	ldr	r3, [pc, #332]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004086:	2b00      	cmp	r3, #0
 8004088:	d1f0      	bne.n	800406c <HAL_RCC_OscConfig+0x10c>
 800408a:	e000      	b.n	800408e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800408c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0302 	and.w	r3, r3, #2
 8004096:	2b00      	cmp	r3, #0
 8004098:	d063      	beq.n	8004162 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800409a:	4b4c      	ldr	r3, [pc, #304]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	f003 030c 	and.w	r3, r3, #12
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d00b      	beq.n	80040be <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80040a6:	4b49      	ldr	r3, [pc, #292]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	f003 030c 	and.w	r3, r3, #12
 80040ae:	2b08      	cmp	r3, #8
 80040b0:	d11c      	bne.n	80040ec <HAL_RCC_OscConfig+0x18c>
 80040b2:	4b46      	ldr	r3, [pc, #280]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d116      	bne.n	80040ec <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040be:	4b43      	ldr	r3, [pc, #268]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 0302 	and.w	r3, r3, #2
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d005      	beq.n	80040d6 <HAL_RCC_OscConfig+0x176>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	691b      	ldr	r3, [r3, #16]
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d001      	beq.n	80040d6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	e1c0      	b.n	8004458 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040d6:	4b3d      	ldr	r3, [pc, #244]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	695b      	ldr	r3, [r3, #20]
 80040e2:	00db      	lsls	r3, r3, #3
 80040e4:	4939      	ldr	r1, [pc, #228]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 80040e6:	4313      	orrs	r3, r2
 80040e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040ea:	e03a      	b.n	8004162 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	691b      	ldr	r3, [r3, #16]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d020      	beq.n	8004136 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040f4:	4b36      	ldr	r3, [pc, #216]	@ (80041d0 <HAL_RCC_OscConfig+0x270>)
 80040f6:	2201      	movs	r2, #1
 80040f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040fa:	f7fe ffff 	bl	80030fc <HAL_GetTick>
 80040fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004100:	e008      	b.n	8004114 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004102:	f7fe fffb 	bl	80030fc <HAL_GetTick>
 8004106:	4602      	mov	r2, r0
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	1ad3      	subs	r3, r2, r3
 800410c:	2b02      	cmp	r3, #2
 800410e:	d901      	bls.n	8004114 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004110:	2303      	movs	r3, #3
 8004112:	e1a1      	b.n	8004458 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004114:	4b2d      	ldr	r3, [pc, #180]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 0302 	and.w	r3, r3, #2
 800411c:	2b00      	cmp	r3, #0
 800411e:	d0f0      	beq.n	8004102 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004120:	4b2a      	ldr	r3, [pc, #168]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	695b      	ldr	r3, [r3, #20]
 800412c:	00db      	lsls	r3, r3, #3
 800412e:	4927      	ldr	r1, [pc, #156]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 8004130:	4313      	orrs	r3, r2
 8004132:	600b      	str	r3, [r1, #0]
 8004134:	e015      	b.n	8004162 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004136:	4b26      	ldr	r3, [pc, #152]	@ (80041d0 <HAL_RCC_OscConfig+0x270>)
 8004138:	2200      	movs	r2, #0
 800413a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800413c:	f7fe ffde 	bl	80030fc <HAL_GetTick>
 8004140:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004142:	e008      	b.n	8004156 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004144:	f7fe ffda 	bl	80030fc <HAL_GetTick>
 8004148:	4602      	mov	r2, r0
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	2b02      	cmp	r3, #2
 8004150:	d901      	bls.n	8004156 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004152:	2303      	movs	r3, #3
 8004154:	e180      	b.n	8004458 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004156:	4b1d      	ldr	r3, [pc, #116]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f003 0302 	and.w	r3, r3, #2
 800415e:	2b00      	cmp	r3, #0
 8004160:	d1f0      	bne.n	8004144 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0308 	and.w	r3, r3, #8
 800416a:	2b00      	cmp	r3, #0
 800416c:	d03a      	beq.n	80041e4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	699b      	ldr	r3, [r3, #24]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d019      	beq.n	80041aa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004176:	4b17      	ldr	r3, [pc, #92]	@ (80041d4 <HAL_RCC_OscConfig+0x274>)
 8004178:	2201      	movs	r2, #1
 800417a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800417c:	f7fe ffbe 	bl	80030fc <HAL_GetTick>
 8004180:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004182:	e008      	b.n	8004196 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004184:	f7fe ffba 	bl	80030fc <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	2b02      	cmp	r3, #2
 8004190:	d901      	bls.n	8004196 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004192:	2303      	movs	r3, #3
 8004194:	e160      	b.n	8004458 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004196:	4b0d      	ldr	r3, [pc, #52]	@ (80041cc <HAL_RCC_OscConfig+0x26c>)
 8004198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800419a:	f003 0302 	and.w	r3, r3, #2
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d0f0      	beq.n	8004184 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80041a2:	2001      	movs	r0, #1
 80041a4:	f000 faba 	bl	800471c <RCC_Delay>
 80041a8:	e01c      	b.n	80041e4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041aa:	4b0a      	ldr	r3, [pc, #40]	@ (80041d4 <HAL_RCC_OscConfig+0x274>)
 80041ac:	2200      	movs	r2, #0
 80041ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041b0:	f7fe ffa4 	bl	80030fc <HAL_GetTick>
 80041b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041b6:	e00f      	b.n	80041d8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041b8:	f7fe ffa0 	bl	80030fc <HAL_GetTick>
 80041bc:	4602      	mov	r2, r0
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	1ad3      	subs	r3, r2, r3
 80041c2:	2b02      	cmp	r3, #2
 80041c4:	d908      	bls.n	80041d8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80041c6:	2303      	movs	r3, #3
 80041c8:	e146      	b.n	8004458 <HAL_RCC_OscConfig+0x4f8>
 80041ca:	bf00      	nop
 80041cc:	40021000 	.word	0x40021000
 80041d0:	42420000 	.word	0x42420000
 80041d4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041d8:	4b92      	ldr	r3, [pc, #584]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 80041da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041dc:	f003 0302 	and.w	r3, r3, #2
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d1e9      	bne.n	80041b8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f003 0304 	and.w	r3, r3, #4
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	f000 80a6 	beq.w	800433e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041f2:	2300      	movs	r3, #0
 80041f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041f6:	4b8b      	ldr	r3, [pc, #556]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 80041f8:	69db      	ldr	r3, [r3, #28]
 80041fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d10d      	bne.n	800421e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004202:	4b88      	ldr	r3, [pc, #544]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 8004204:	69db      	ldr	r3, [r3, #28]
 8004206:	4a87      	ldr	r2, [pc, #540]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 8004208:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800420c:	61d3      	str	r3, [r2, #28]
 800420e:	4b85      	ldr	r3, [pc, #532]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 8004210:	69db      	ldr	r3, [r3, #28]
 8004212:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004216:	60bb      	str	r3, [r7, #8]
 8004218:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800421a:	2301      	movs	r3, #1
 800421c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800421e:	4b82      	ldr	r3, [pc, #520]	@ (8004428 <HAL_RCC_OscConfig+0x4c8>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004226:	2b00      	cmp	r3, #0
 8004228:	d118      	bne.n	800425c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800422a:	4b7f      	ldr	r3, [pc, #508]	@ (8004428 <HAL_RCC_OscConfig+0x4c8>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a7e      	ldr	r2, [pc, #504]	@ (8004428 <HAL_RCC_OscConfig+0x4c8>)
 8004230:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004234:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004236:	f7fe ff61 	bl	80030fc <HAL_GetTick>
 800423a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800423c:	e008      	b.n	8004250 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800423e:	f7fe ff5d 	bl	80030fc <HAL_GetTick>
 8004242:	4602      	mov	r2, r0
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	1ad3      	subs	r3, r2, r3
 8004248:	2b64      	cmp	r3, #100	@ 0x64
 800424a:	d901      	bls.n	8004250 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800424c:	2303      	movs	r3, #3
 800424e:	e103      	b.n	8004458 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004250:	4b75      	ldr	r3, [pc, #468]	@ (8004428 <HAL_RCC_OscConfig+0x4c8>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004258:	2b00      	cmp	r3, #0
 800425a:	d0f0      	beq.n	800423e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	68db      	ldr	r3, [r3, #12]
 8004260:	2b01      	cmp	r3, #1
 8004262:	d106      	bne.n	8004272 <HAL_RCC_OscConfig+0x312>
 8004264:	4b6f      	ldr	r3, [pc, #444]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 8004266:	6a1b      	ldr	r3, [r3, #32]
 8004268:	4a6e      	ldr	r2, [pc, #440]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 800426a:	f043 0301 	orr.w	r3, r3, #1
 800426e:	6213      	str	r3, [r2, #32]
 8004270:	e02d      	b.n	80042ce <HAL_RCC_OscConfig+0x36e>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	68db      	ldr	r3, [r3, #12]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d10c      	bne.n	8004294 <HAL_RCC_OscConfig+0x334>
 800427a:	4b6a      	ldr	r3, [pc, #424]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 800427c:	6a1b      	ldr	r3, [r3, #32]
 800427e:	4a69      	ldr	r2, [pc, #420]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 8004280:	f023 0301 	bic.w	r3, r3, #1
 8004284:	6213      	str	r3, [r2, #32]
 8004286:	4b67      	ldr	r3, [pc, #412]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 8004288:	6a1b      	ldr	r3, [r3, #32]
 800428a:	4a66      	ldr	r2, [pc, #408]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 800428c:	f023 0304 	bic.w	r3, r3, #4
 8004290:	6213      	str	r3, [r2, #32]
 8004292:	e01c      	b.n	80042ce <HAL_RCC_OscConfig+0x36e>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	2b05      	cmp	r3, #5
 800429a:	d10c      	bne.n	80042b6 <HAL_RCC_OscConfig+0x356>
 800429c:	4b61      	ldr	r3, [pc, #388]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 800429e:	6a1b      	ldr	r3, [r3, #32]
 80042a0:	4a60      	ldr	r2, [pc, #384]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 80042a2:	f043 0304 	orr.w	r3, r3, #4
 80042a6:	6213      	str	r3, [r2, #32]
 80042a8:	4b5e      	ldr	r3, [pc, #376]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 80042aa:	6a1b      	ldr	r3, [r3, #32]
 80042ac:	4a5d      	ldr	r2, [pc, #372]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 80042ae:	f043 0301 	orr.w	r3, r3, #1
 80042b2:	6213      	str	r3, [r2, #32]
 80042b4:	e00b      	b.n	80042ce <HAL_RCC_OscConfig+0x36e>
 80042b6:	4b5b      	ldr	r3, [pc, #364]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 80042b8:	6a1b      	ldr	r3, [r3, #32]
 80042ba:	4a5a      	ldr	r2, [pc, #360]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 80042bc:	f023 0301 	bic.w	r3, r3, #1
 80042c0:	6213      	str	r3, [r2, #32]
 80042c2:	4b58      	ldr	r3, [pc, #352]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 80042c4:	6a1b      	ldr	r3, [r3, #32]
 80042c6:	4a57      	ldr	r2, [pc, #348]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 80042c8:	f023 0304 	bic.w	r3, r3, #4
 80042cc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	68db      	ldr	r3, [r3, #12]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d015      	beq.n	8004302 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042d6:	f7fe ff11 	bl	80030fc <HAL_GetTick>
 80042da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042dc:	e00a      	b.n	80042f4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042de:	f7fe ff0d 	bl	80030fc <HAL_GetTick>
 80042e2:	4602      	mov	r2, r0
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	1ad3      	subs	r3, r2, r3
 80042e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d901      	bls.n	80042f4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80042f0:	2303      	movs	r3, #3
 80042f2:	e0b1      	b.n	8004458 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042f4:	4b4b      	ldr	r3, [pc, #300]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 80042f6:	6a1b      	ldr	r3, [r3, #32]
 80042f8:	f003 0302 	and.w	r3, r3, #2
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d0ee      	beq.n	80042de <HAL_RCC_OscConfig+0x37e>
 8004300:	e014      	b.n	800432c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004302:	f7fe fefb 	bl	80030fc <HAL_GetTick>
 8004306:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004308:	e00a      	b.n	8004320 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800430a:	f7fe fef7 	bl	80030fc <HAL_GetTick>
 800430e:	4602      	mov	r2, r0
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	1ad3      	subs	r3, r2, r3
 8004314:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004318:	4293      	cmp	r3, r2
 800431a:	d901      	bls.n	8004320 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800431c:	2303      	movs	r3, #3
 800431e:	e09b      	b.n	8004458 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004320:	4b40      	ldr	r3, [pc, #256]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 8004322:	6a1b      	ldr	r3, [r3, #32]
 8004324:	f003 0302 	and.w	r3, r3, #2
 8004328:	2b00      	cmp	r3, #0
 800432a:	d1ee      	bne.n	800430a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800432c:	7dfb      	ldrb	r3, [r7, #23]
 800432e:	2b01      	cmp	r3, #1
 8004330:	d105      	bne.n	800433e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004332:	4b3c      	ldr	r3, [pc, #240]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 8004334:	69db      	ldr	r3, [r3, #28]
 8004336:	4a3b      	ldr	r2, [pc, #236]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 8004338:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800433c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	69db      	ldr	r3, [r3, #28]
 8004342:	2b00      	cmp	r3, #0
 8004344:	f000 8087 	beq.w	8004456 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004348:	4b36      	ldr	r3, [pc, #216]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	f003 030c 	and.w	r3, r3, #12
 8004350:	2b08      	cmp	r3, #8
 8004352:	d061      	beq.n	8004418 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	69db      	ldr	r3, [r3, #28]
 8004358:	2b02      	cmp	r3, #2
 800435a:	d146      	bne.n	80043ea <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800435c:	4b33      	ldr	r3, [pc, #204]	@ (800442c <HAL_RCC_OscConfig+0x4cc>)
 800435e:	2200      	movs	r2, #0
 8004360:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004362:	f7fe fecb 	bl	80030fc <HAL_GetTick>
 8004366:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004368:	e008      	b.n	800437c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800436a:	f7fe fec7 	bl	80030fc <HAL_GetTick>
 800436e:	4602      	mov	r2, r0
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	1ad3      	subs	r3, r2, r3
 8004374:	2b02      	cmp	r3, #2
 8004376:	d901      	bls.n	800437c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004378:	2303      	movs	r3, #3
 800437a:	e06d      	b.n	8004458 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800437c:	4b29      	ldr	r3, [pc, #164]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004384:	2b00      	cmp	r3, #0
 8004386:	d1f0      	bne.n	800436a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6a1b      	ldr	r3, [r3, #32]
 800438c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004390:	d108      	bne.n	80043a4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004392:	4b24      	ldr	r3, [pc, #144]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	4921      	ldr	r1, [pc, #132]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 80043a0:	4313      	orrs	r3, r2
 80043a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80043a4:	4b1f      	ldr	r3, [pc, #124]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6a19      	ldr	r1, [r3, #32]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043b4:	430b      	orrs	r3, r1
 80043b6:	491b      	ldr	r1, [pc, #108]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 80043b8:	4313      	orrs	r3, r2
 80043ba:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043bc:	4b1b      	ldr	r3, [pc, #108]	@ (800442c <HAL_RCC_OscConfig+0x4cc>)
 80043be:	2201      	movs	r2, #1
 80043c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043c2:	f7fe fe9b 	bl	80030fc <HAL_GetTick>
 80043c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80043c8:	e008      	b.n	80043dc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043ca:	f7fe fe97 	bl	80030fc <HAL_GetTick>
 80043ce:	4602      	mov	r2, r0
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	1ad3      	subs	r3, r2, r3
 80043d4:	2b02      	cmp	r3, #2
 80043d6:	d901      	bls.n	80043dc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80043d8:	2303      	movs	r3, #3
 80043da:	e03d      	b.n	8004458 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80043dc:	4b11      	ldr	r3, [pc, #68]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d0f0      	beq.n	80043ca <HAL_RCC_OscConfig+0x46a>
 80043e8:	e035      	b.n	8004456 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043ea:	4b10      	ldr	r3, [pc, #64]	@ (800442c <HAL_RCC_OscConfig+0x4cc>)
 80043ec:	2200      	movs	r2, #0
 80043ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043f0:	f7fe fe84 	bl	80030fc <HAL_GetTick>
 80043f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043f6:	e008      	b.n	800440a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043f8:	f7fe fe80 	bl	80030fc <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	2b02      	cmp	r3, #2
 8004404:	d901      	bls.n	800440a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	e026      	b.n	8004458 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800440a:	4b06      	ldr	r3, [pc, #24]	@ (8004424 <HAL_RCC_OscConfig+0x4c4>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004412:	2b00      	cmp	r3, #0
 8004414:	d1f0      	bne.n	80043f8 <HAL_RCC_OscConfig+0x498>
 8004416:	e01e      	b.n	8004456 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	69db      	ldr	r3, [r3, #28]
 800441c:	2b01      	cmp	r3, #1
 800441e:	d107      	bne.n	8004430 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	e019      	b.n	8004458 <HAL_RCC_OscConfig+0x4f8>
 8004424:	40021000 	.word	0x40021000
 8004428:	40007000 	.word	0x40007000
 800442c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004430:	4b0b      	ldr	r3, [pc, #44]	@ (8004460 <HAL_RCC_OscConfig+0x500>)
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6a1b      	ldr	r3, [r3, #32]
 8004440:	429a      	cmp	r2, r3
 8004442:	d106      	bne.n	8004452 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800444e:	429a      	cmp	r2, r3
 8004450:	d001      	beq.n	8004456 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004452:	2301      	movs	r3, #1
 8004454:	e000      	b.n	8004458 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004456:	2300      	movs	r3, #0
}
 8004458:	4618      	mov	r0, r3
 800445a:	3718      	adds	r7, #24
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}
 8004460:	40021000 	.word	0x40021000

08004464 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b084      	sub	sp, #16
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
 800446c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d101      	bne.n	8004478 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	e0d0      	b.n	800461a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004478:	4b6a      	ldr	r3, [pc, #424]	@ (8004624 <HAL_RCC_ClockConfig+0x1c0>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f003 0307 	and.w	r3, r3, #7
 8004480:	683a      	ldr	r2, [r7, #0]
 8004482:	429a      	cmp	r2, r3
 8004484:	d910      	bls.n	80044a8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004486:	4b67      	ldr	r3, [pc, #412]	@ (8004624 <HAL_RCC_ClockConfig+0x1c0>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f023 0207 	bic.w	r2, r3, #7
 800448e:	4965      	ldr	r1, [pc, #404]	@ (8004624 <HAL_RCC_ClockConfig+0x1c0>)
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	4313      	orrs	r3, r2
 8004494:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004496:	4b63      	ldr	r3, [pc, #396]	@ (8004624 <HAL_RCC_ClockConfig+0x1c0>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f003 0307 	and.w	r3, r3, #7
 800449e:	683a      	ldr	r2, [r7, #0]
 80044a0:	429a      	cmp	r2, r3
 80044a2:	d001      	beq.n	80044a8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	e0b8      	b.n	800461a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 0302 	and.w	r3, r3, #2
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d020      	beq.n	80044f6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f003 0304 	and.w	r3, r3, #4
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d005      	beq.n	80044cc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044c0:	4b59      	ldr	r3, [pc, #356]	@ (8004628 <HAL_RCC_ClockConfig+0x1c4>)
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	4a58      	ldr	r2, [pc, #352]	@ (8004628 <HAL_RCC_ClockConfig+0x1c4>)
 80044c6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80044ca:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 0308 	and.w	r3, r3, #8
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d005      	beq.n	80044e4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80044d8:	4b53      	ldr	r3, [pc, #332]	@ (8004628 <HAL_RCC_ClockConfig+0x1c4>)
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	4a52      	ldr	r2, [pc, #328]	@ (8004628 <HAL_RCC_ClockConfig+0x1c4>)
 80044de:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80044e2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044e4:	4b50      	ldr	r3, [pc, #320]	@ (8004628 <HAL_RCC_ClockConfig+0x1c4>)
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	494d      	ldr	r1, [pc, #308]	@ (8004628 <HAL_RCC_ClockConfig+0x1c4>)
 80044f2:	4313      	orrs	r3, r2
 80044f4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f003 0301 	and.w	r3, r3, #1
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d040      	beq.n	8004584 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	2b01      	cmp	r3, #1
 8004508:	d107      	bne.n	800451a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800450a:	4b47      	ldr	r3, [pc, #284]	@ (8004628 <HAL_RCC_ClockConfig+0x1c4>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004512:	2b00      	cmp	r3, #0
 8004514:	d115      	bne.n	8004542 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e07f      	b.n	800461a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	2b02      	cmp	r3, #2
 8004520:	d107      	bne.n	8004532 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004522:	4b41      	ldr	r3, [pc, #260]	@ (8004628 <HAL_RCC_ClockConfig+0x1c4>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800452a:	2b00      	cmp	r3, #0
 800452c:	d109      	bne.n	8004542 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e073      	b.n	800461a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004532:	4b3d      	ldr	r3, [pc, #244]	@ (8004628 <HAL_RCC_ClockConfig+0x1c4>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 0302 	and.w	r3, r3, #2
 800453a:	2b00      	cmp	r3, #0
 800453c:	d101      	bne.n	8004542 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e06b      	b.n	800461a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004542:	4b39      	ldr	r3, [pc, #228]	@ (8004628 <HAL_RCC_ClockConfig+0x1c4>)
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	f023 0203 	bic.w	r2, r3, #3
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	4936      	ldr	r1, [pc, #216]	@ (8004628 <HAL_RCC_ClockConfig+0x1c4>)
 8004550:	4313      	orrs	r3, r2
 8004552:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004554:	f7fe fdd2 	bl	80030fc <HAL_GetTick>
 8004558:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800455a:	e00a      	b.n	8004572 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800455c:	f7fe fdce 	bl	80030fc <HAL_GetTick>
 8004560:	4602      	mov	r2, r0
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	f241 3288 	movw	r2, #5000	@ 0x1388
 800456a:	4293      	cmp	r3, r2
 800456c:	d901      	bls.n	8004572 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800456e:	2303      	movs	r3, #3
 8004570:	e053      	b.n	800461a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004572:	4b2d      	ldr	r3, [pc, #180]	@ (8004628 <HAL_RCC_ClockConfig+0x1c4>)
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	f003 020c 	and.w	r2, r3, #12
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	009b      	lsls	r3, r3, #2
 8004580:	429a      	cmp	r2, r3
 8004582:	d1eb      	bne.n	800455c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004584:	4b27      	ldr	r3, [pc, #156]	@ (8004624 <HAL_RCC_ClockConfig+0x1c0>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f003 0307 	and.w	r3, r3, #7
 800458c:	683a      	ldr	r2, [r7, #0]
 800458e:	429a      	cmp	r2, r3
 8004590:	d210      	bcs.n	80045b4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004592:	4b24      	ldr	r3, [pc, #144]	@ (8004624 <HAL_RCC_ClockConfig+0x1c0>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f023 0207 	bic.w	r2, r3, #7
 800459a:	4922      	ldr	r1, [pc, #136]	@ (8004624 <HAL_RCC_ClockConfig+0x1c0>)
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	4313      	orrs	r3, r2
 80045a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045a2:	4b20      	ldr	r3, [pc, #128]	@ (8004624 <HAL_RCC_ClockConfig+0x1c0>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 0307 	and.w	r3, r3, #7
 80045aa:	683a      	ldr	r2, [r7, #0]
 80045ac:	429a      	cmp	r2, r3
 80045ae:	d001      	beq.n	80045b4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	e032      	b.n	800461a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f003 0304 	and.w	r3, r3, #4
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d008      	beq.n	80045d2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045c0:	4b19      	ldr	r3, [pc, #100]	@ (8004628 <HAL_RCC_ClockConfig+0x1c4>)
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	68db      	ldr	r3, [r3, #12]
 80045cc:	4916      	ldr	r1, [pc, #88]	@ (8004628 <HAL_RCC_ClockConfig+0x1c4>)
 80045ce:	4313      	orrs	r3, r2
 80045d0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f003 0308 	and.w	r3, r3, #8
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d009      	beq.n	80045f2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80045de:	4b12      	ldr	r3, [pc, #72]	@ (8004628 <HAL_RCC_ClockConfig+0x1c4>)
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	691b      	ldr	r3, [r3, #16]
 80045ea:	00db      	lsls	r3, r3, #3
 80045ec:	490e      	ldr	r1, [pc, #56]	@ (8004628 <HAL_RCC_ClockConfig+0x1c4>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80045f2:	f000 f821 	bl	8004638 <HAL_RCC_GetSysClockFreq>
 80045f6:	4602      	mov	r2, r0
 80045f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004628 <HAL_RCC_ClockConfig+0x1c4>)
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	091b      	lsrs	r3, r3, #4
 80045fe:	f003 030f 	and.w	r3, r3, #15
 8004602:	490a      	ldr	r1, [pc, #40]	@ (800462c <HAL_RCC_ClockConfig+0x1c8>)
 8004604:	5ccb      	ldrb	r3, [r1, r3]
 8004606:	fa22 f303 	lsr.w	r3, r2, r3
 800460a:	4a09      	ldr	r2, [pc, #36]	@ (8004630 <HAL_RCC_ClockConfig+0x1cc>)
 800460c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800460e:	4b09      	ldr	r3, [pc, #36]	@ (8004634 <HAL_RCC_ClockConfig+0x1d0>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4618      	mov	r0, r3
 8004614:	f7fe fd30 	bl	8003078 <HAL_InitTick>

  return HAL_OK;
 8004618:	2300      	movs	r3, #0
}
 800461a:	4618      	mov	r0, r3
 800461c:	3710      	adds	r7, #16
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}
 8004622:	bf00      	nop
 8004624:	40022000 	.word	0x40022000
 8004628:	40021000 	.word	0x40021000
 800462c:	080082d4 	.word	0x080082d4
 8004630:	2000002c 	.word	0x2000002c
 8004634:	20000030 	.word	0x20000030

08004638 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004638:	b480      	push	{r7}
 800463a:	b087      	sub	sp, #28
 800463c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800463e:	2300      	movs	r3, #0
 8004640:	60fb      	str	r3, [r7, #12]
 8004642:	2300      	movs	r3, #0
 8004644:	60bb      	str	r3, [r7, #8]
 8004646:	2300      	movs	r3, #0
 8004648:	617b      	str	r3, [r7, #20]
 800464a:	2300      	movs	r3, #0
 800464c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800464e:	2300      	movs	r3, #0
 8004650:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004652:	4b1e      	ldr	r3, [pc, #120]	@ (80046cc <HAL_RCC_GetSysClockFreq+0x94>)
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	f003 030c 	and.w	r3, r3, #12
 800465e:	2b04      	cmp	r3, #4
 8004660:	d002      	beq.n	8004668 <HAL_RCC_GetSysClockFreq+0x30>
 8004662:	2b08      	cmp	r3, #8
 8004664:	d003      	beq.n	800466e <HAL_RCC_GetSysClockFreq+0x36>
 8004666:	e027      	b.n	80046b8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004668:	4b19      	ldr	r3, [pc, #100]	@ (80046d0 <HAL_RCC_GetSysClockFreq+0x98>)
 800466a:	613b      	str	r3, [r7, #16]
      break;
 800466c:	e027      	b.n	80046be <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	0c9b      	lsrs	r3, r3, #18
 8004672:	f003 030f 	and.w	r3, r3, #15
 8004676:	4a17      	ldr	r2, [pc, #92]	@ (80046d4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004678:	5cd3      	ldrb	r3, [r2, r3]
 800467a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004682:	2b00      	cmp	r3, #0
 8004684:	d010      	beq.n	80046a8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004686:	4b11      	ldr	r3, [pc, #68]	@ (80046cc <HAL_RCC_GetSysClockFreq+0x94>)
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	0c5b      	lsrs	r3, r3, #17
 800468c:	f003 0301 	and.w	r3, r3, #1
 8004690:	4a11      	ldr	r2, [pc, #68]	@ (80046d8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004692:	5cd3      	ldrb	r3, [r2, r3]
 8004694:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	4a0d      	ldr	r2, [pc, #52]	@ (80046d0 <HAL_RCC_GetSysClockFreq+0x98>)
 800469a:	fb03 f202 	mul.w	r2, r3, r2
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80046a4:	617b      	str	r3, [r7, #20]
 80046a6:	e004      	b.n	80046b2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	4a0c      	ldr	r2, [pc, #48]	@ (80046dc <HAL_RCC_GetSysClockFreq+0xa4>)
 80046ac:	fb02 f303 	mul.w	r3, r2, r3
 80046b0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	613b      	str	r3, [r7, #16]
      break;
 80046b6:	e002      	b.n	80046be <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80046b8:	4b05      	ldr	r3, [pc, #20]	@ (80046d0 <HAL_RCC_GetSysClockFreq+0x98>)
 80046ba:	613b      	str	r3, [r7, #16]
      break;
 80046bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80046be:	693b      	ldr	r3, [r7, #16]
}
 80046c0:	4618      	mov	r0, r3
 80046c2:	371c      	adds	r7, #28
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bc80      	pop	{r7}
 80046c8:	4770      	bx	lr
 80046ca:	bf00      	nop
 80046cc:	40021000 	.word	0x40021000
 80046d0:	007a1200 	.word	0x007a1200
 80046d4:	080082ec 	.word	0x080082ec
 80046d8:	080082fc 	.word	0x080082fc
 80046dc:	003d0900 	.word	0x003d0900

080046e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046e0:	b480      	push	{r7}
 80046e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046e4:	4b02      	ldr	r3, [pc, #8]	@ (80046f0 <HAL_RCC_GetHCLKFreq+0x10>)
 80046e6:	681b      	ldr	r3, [r3, #0]
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bc80      	pop	{r7}
 80046ee:	4770      	bx	lr
 80046f0:	2000002c 	.word	0x2000002c

080046f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80046f8:	f7ff fff2 	bl	80046e0 <HAL_RCC_GetHCLKFreq>
 80046fc:	4602      	mov	r2, r0
 80046fe:	4b05      	ldr	r3, [pc, #20]	@ (8004714 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	0a1b      	lsrs	r3, r3, #8
 8004704:	f003 0307 	and.w	r3, r3, #7
 8004708:	4903      	ldr	r1, [pc, #12]	@ (8004718 <HAL_RCC_GetPCLK1Freq+0x24>)
 800470a:	5ccb      	ldrb	r3, [r1, r3]
 800470c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004710:	4618      	mov	r0, r3
 8004712:	bd80      	pop	{r7, pc}
 8004714:	40021000 	.word	0x40021000
 8004718:	080082e4 	.word	0x080082e4

0800471c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800471c:	b480      	push	{r7}
 800471e:	b085      	sub	sp, #20
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004724:	4b0a      	ldr	r3, [pc, #40]	@ (8004750 <RCC_Delay+0x34>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a0a      	ldr	r2, [pc, #40]	@ (8004754 <RCC_Delay+0x38>)
 800472a:	fba2 2303 	umull	r2, r3, r2, r3
 800472e:	0a5b      	lsrs	r3, r3, #9
 8004730:	687a      	ldr	r2, [r7, #4]
 8004732:	fb02 f303 	mul.w	r3, r2, r3
 8004736:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004738:	bf00      	nop
  }
  while (Delay --);
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	1e5a      	subs	r2, r3, #1
 800473e:	60fa      	str	r2, [r7, #12]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d1f9      	bne.n	8004738 <RCC_Delay+0x1c>
}
 8004744:	bf00      	nop
 8004746:	bf00      	nop
 8004748:	3714      	adds	r7, #20
 800474a:	46bd      	mov	sp, r7
 800474c:	bc80      	pop	{r7}
 800474e:	4770      	bx	lr
 8004750:	2000002c 	.word	0x2000002c
 8004754:	10624dd3 	.word	0x10624dd3

08004758 <__cvt>:
 8004758:	2b00      	cmp	r3, #0
 800475a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800475e:	461d      	mov	r5, r3
 8004760:	bfbb      	ittet	lt
 8004762:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004766:	461d      	movlt	r5, r3
 8004768:	2300      	movge	r3, #0
 800476a:	232d      	movlt	r3, #45	@ 0x2d
 800476c:	b088      	sub	sp, #32
 800476e:	4614      	mov	r4, r2
 8004770:	bfb8      	it	lt
 8004772:	4614      	movlt	r4, r2
 8004774:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004776:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004778:	7013      	strb	r3, [r2, #0]
 800477a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800477c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004780:	f023 0820 	bic.w	r8, r3, #32
 8004784:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004788:	d005      	beq.n	8004796 <__cvt+0x3e>
 800478a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800478e:	d100      	bne.n	8004792 <__cvt+0x3a>
 8004790:	3601      	adds	r6, #1
 8004792:	2302      	movs	r3, #2
 8004794:	e000      	b.n	8004798 <__cvt+0x40>
 8004796:	2303      	movs	r3, #3
 8004798:	aa07      	add	r2, sp, #28
 800479a:	9204      	str	r2, [sp, #16]
 800479c:	aa06      	add	r2, sp, #24
 800479e:	e9cd a202 	strd	sl, r2, [sp, #8]
 80047a2:	e9cd 3600 	strd	r3, r6, [sp]
 80047a6:	4622      	mov	r2, r4
 80047a8:	462b      	mov	r3, r5
 80047aa:	f000 fe81 	bl	80054b0 <_dtoa_r>
 80047ae:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80047b2:	4607      	mov	r7, r0
 80047b4:	d119      	bne.n	80047ea <__cvt+0x92>
 80047b6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80047b8:	07db      	lsls	r3, r3, #31
 80047ba:	d50e      	bpl.n	80047da <__cvt+0x82>
 80047bc:	eb00 0906 	add.w	r9, r0, r6
 80047c0:	2200      	movs	r2, #0
 80047c2:	2300      	movs	r3, #0
 80047c4:	4620      	mov	r0, r4
 80047c6:	4629      	mov	r1, r5
 80047c8:	f7fc f8ee 	bl	80009a8 <__aeabi_dcmpeq>
 80047cc:	b108      	cbz	r0, 80047d2 <__cvt+0x7a>
 80047ce:	f8cd 901c 	str.w	r9, [sp, #28]
 80047d2:	2230      	movs	r2, #48	@ 0x30
 80047d4:	9b07      	ldr	r3, [sp, #28]
 80047d6:	454b      	cmp	r3, r9
 80047d8:	d31e      	bcc.n	8004818 <__cvt+0xc0>
 80047da:	4638      	mov	r0, r7
 80047dc:	9b07      	ldr	r3, [sp, #28]
 80047de:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80047e0:	1bdb      	subs	r3, r3, r7
 80047e2:	6013      	str	r3, [r2, #0]
 80047e4:	b008      	add	sp, #32
 80047e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047ea:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80047ee:	eb00 0906 	add.w	r9, r0, r6
 80047f2:	d1e5      	bne.n	80047c0 <__cvt+0x68>
 80047f4:	7803      	ldrb	r3, [r0, #0]
 80047f6:	2b30      	cmp	r3, #48	@ 0x30
 80047f8:	d10a      	bne.n	8004810 <__cvt+0xb8>
 80047fa:	2200      	movs	r2, #0
 80047fc:	2300      	movs	r3, #0
 80047fe:	4620      	mov	r0, r4
 8004800:	4629      	mov	r1, r5
 8004802:	f7fc f8d1 	bl	80009a8 <__aeabi_dcmpeq>
 8004806:	b918      	cbnz	r0, 8004810 <__cvt+0xb8>
 8004808:	f1c6 0601 	rsb	r6, r6, #1
 800480c:	f8ca 6000 	str.w	r6, [sl]
 8004810:	f8da 3000 	ldr.w	r3, [sl]
 8004814:	4499      	add	r9, r3
 8004816:	e7d3      	b.n	80047c0 <__cvt+0x68>
 8004818:	1c59      	adds	r1, r3, #1
 800481a:	9107      	str	r1, [sp, #28]
 800481c:	701a      	strb	r2, [r3, #0]
 800481e:	e7d9      	b.n	80047d4 <__cvt+0x7c>

08004820 <__exponent>:
 8004820:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004822:	2900      	cmp	r1, #0
 8004824:	bfb6      	itet	lt
 8004826:	232d      	movlt	r3, #45	@ 0x2d
 8004828:	232b      	movge	r3, #43	@ 0x2b
 800482a:	4249      	neglt	r1, r1
 800482c:	2909      	cmp	r1, #9
 800482e:	7002      	strb	r2, [r0, #0]
 8004830:	7043      	strb	r3, [r0, #1]
 8004832:	dd29      	ble.n	8004888 <__exponent+0x68>
 8004834:	f10d 0307 	add.w	r3, sp, #7
 8004838:	461d      	mov	r5, r3
 800483a:	270a      	movs	r7, #10
 800483c:	fbb1 f6f7 	udiv	r6, r1, r7
 8004840:	461a      	mov	r2, r3
 8004842:	fb07 1416 	mls	r4, r7, r6, r1
 8004846:	3430      	adds	r4, #48	@ 0x30
 8004848:	f802 4c01 	strb.w	r4, [r2, #-1]
 800484c:	460c      	mov	r4, r1
 800484e:	2c63      	cmp	r4, #99	@ 0x63
 8004850:	4631      	mov	r1, r6
 8004852:	f103 33ff 	add.w	r3, r3, #4294967295
 8004856:	dcf1      	bgt.n	800483c <__exponent+0x1c>
 8004858:	3130      	adds	r1, #48	@ 0x30
 800485a:	1e94      	subs	r4, r2, #2
 800485c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004860:	4623      	mov	r3, r4
 8004862:	1c41      	adds	r1, r0, #1
 8004864:	42ab      	cmp	r3, r5
 8004866:	d30a      	bcc.n	800487e <__exponent+0x5e>
 8004868:	f10d 0309 	add.w	r3, sp, #9
 800486c:	1a9b      	subs	r3, r3, r2
 800486e:	42ac      	cmp	r4, r5
 8004870:	bf88      	it	hi
 8004872:	2300      	movhi	r3, #0
 8004874:	3302      	adds	r3, #2
 8004876:	4403      	add	r3, r0
 8004878:	1a18      	subs	r0, r3, r0
 800487a:	b003      	add	sp, #12
 800487c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800487e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004882:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004886:	e7ed      	b.n	8004864 <__exponent+0x44>
 8004888:	2330      	movs	r3, #48	@ 0x30
 800488a:	3130      	adds	r1, #48	@ 0x30
 800488c:	7083      	strb	r3, [r0, #2]
 800488e:	70c1      	strb	r1, [r0, #3]
 8004890:	1d03      	adds	r3, r0, #4
 8004892:	e7f1      	b.n	8004878 <__exponent+0x58>

08004894 <_printf_float>:
 8004894:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004898:	b091      	sub	sp, #68	@ 0x44
 800489a:	460c      	mov	r4, r1
 800489c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80048a0:	4616      	mov	r6, r2
 80048a2:	461f      	mov	r7, r3
 80048a4:	4605      	mov	r5, r0
 80048a6:	f000 fcf3 	bl	8005290 <_localeconv_r>
 80048aa:	6803      	ldr	r3, [r0, #0]
 80048ac:	4618      	mov	r0, r3
 80048ae:	9308      	str	r3, [sp, #32]
 80048b0:	f7fb fc4e 	bl	8000150 <strlen>
 80048b4:	2300      	movs	r3, #0
 80048b6:	930e      	str	r3, [sp, #56]	@ 0x38
 80048b8:	f8d8 3000 	ldr.w	r3, [r8]
 80048bc:	9009      	str	r0, [sp, #36]	@ 0x24
 80048be:	3307      	adds	r3, #7
 80048c0:	f023 0307 	bic.w	r3, r3, #7
 80048c4:	f103 0208 	add.w	r2, r3, #8
 80048c8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80048cc:	f8d4 b000 	ldr.w	fp, [r4]
 80048d0:	f8c8 2000 	str.w	r2, [r8]
 80048d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80048d8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80048dc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80048de:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80048e2:	f04f 32ff 	mov.w	r2, #4294967295
 80048e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80048ea:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80048ee:	4b9c      	ldr	r3, [pc, #624]	@ (8004b60 <_printf_float+0x2cc>)
 80048f0:	f7fc f88c 	bl	8000a0c <__aeabi_dcmpun>
 80048f4:	bb70      	cbnz	r0, 8004954 <_printf_float+0xc0>
 80048f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80048fa:	f04f 32ff 	mov.w	r2, #4294967295
 80048fe:	4b98      	ldr	r3, [pc, #608]	@ (8004b60 <_printf_float+0x2cc>)
 8004900:	f7fc f866 	bl	80009d0 <__aeabi_dcmple>
 8004904:	bb30      	cbnz	r0, 8004954 <_printf_float+0xc0>
 8004906:	2200      	movs	r2, #0
 8004908:	2300      	movs	r3, #0
 800490a:	4640      	mov	r0, r8
 800490c:	4649      	mov	r1, r9
 800490e:	f7fc f855 	bl	80009bc <__aeabi_dcmplt>
 8004912:	b110      	cbz	r0, 800491a <_printf_float+0x86>
 8004914:	232d      	movs	r3, #45	@ 0x2d
 8004916:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800491a:	4a92      	ldr	r2, [pc, #584]	@ (8004b64 <_printf_float+0x2d0>)
 800491c:	4b92      	ldr	r3, [pc, #584]	@ (8004b68 <_printf_float+0x2d4>)
 800491e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004922:	bf94      	ite	ls
 8004924:	4690      	movls	r8, r2
 8004926:	4698      	movhi	r8, r3
 8004928:	2303      	movs	r3, #3
 800492a:	f04f 0900 	mov.w	r9, #0
 800492e:	6123      	str	r3, [r4, #16]
 8004930:	f02b 0304 	bic.w	r3, fp, #4
 8004934:	6023      	str	r3, [r4, #0]
 8004936:	4633      	mov	r3, r6
 8004938:	4621      	mov	r1, r4
 800493a:	4628      	mov	r0, r5
 800493c:	9700      	str	r7, [sp, #0]
 800493e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004940:	f000 f9d4 	bl	8004cec <_printf_common>
 8004944:	3001      	adds	r0, #1
 8004946:	f040 8090 	bne.w	8004a6a <_printf_float+0x1d6>
 800494a:	f04f 30ff 	mov.w	r0, #4294967295
 800494e:	b011      	add	sp, #68	@ 0x44
 8004950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004954:	4642      	mov	r2, r8
 8004956:	464b      	mov	r3, r9
 8004958:	4640      	mov	r0, r8
 800495a:	4649      	mov	r1, r9
 800495c:	f7fc f856 	bl	8000a0c <__aeabi_dcmpun>
 8004960:	b148      	cbz	r0, 8004976 <_printf_float+0xe2>
 8004962:	464b      	mov	r3, r9
 8004964:	2b00      	cmp	r3, #0
 8004966:	bfb8      	it	lt
 8004968:	232d      	movlt	r3, #45	@ 0x2d
 800496a:	4a80      	ldr	r2, [pc, #512]	@ (8004b6c <_printf_float+0x2d8>)
 800496c:	bfb8      	it	lt
 800496e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004972:	4b7f      	ldr	r3, [pc, #508]	@ (8004b70 <_printf_float+0x2dc>)
 8004974:	e7d3      	b.n	800491e <_printf_float+0x8a>
 8004976:	6863      	ldr	r3, [r4, #4]
 8004978:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800497c:	1c5a      	adds	r2, r3, #1
 800497e:	d13f      	bne.n	8004a00 <_printf_float+0x16c>
 8004980:	2306      	movs	r3, #6
 8004982:	6063      	str	r3, [r4, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800498a:	6023      	str	r3, [r4, #0]
 800498c:	9206      	str	r2, [sp, #24]
 800498e:	aa0e      	add	r2, sp, #56	@ 0x38
 8004990:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004994:	aa0d      	add	r2, sp, #52	@ 0x34
 8004996:	9203      	str	r2, [sp, #12]
 8004998:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800499c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80049a0:	6863      	ldr	r3, [r4, #4]
 80049a2:	4642      	mov	r2, r8
 80049a4:	9300      	str	r3, [sp, #0]
 80049a6:	4628      	mov	r0, r5
 80049a8:	464b      	mov	r3, r9
 80049aa:	910a      	str	r1, [sp, #40]	@ 0x28
 80049ac:	f7ff fed4 	bl	8004758 <__cvt>
 80049b0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80049b2:	4680      	mov	r8, r0
 80049b4:	2947      	cmp	r1, #71	@ 0x47
 80049b6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80049b8:	d128      	bne.n	8004a0c <_printf_float+0x178>
 80049ba:	1cc8      	adds	r0, r1, #3
 80049bc:	db02      	blt.n	80049c4 <_printf_float+0x130>
 80049be:	6863      	ldr	r3, [r4, #4]
 80049c0:	4299      	cmp	r1, r3
 80049c2:	dd40      	ble.n	8004a46 <_printf_float+0x1b2>
 80049c4:	f1aa 0a02 	sub.w	sl, sl, #2
 80049c8:	fa5f fa8a 	uxtb.w	sl, sl
 80049cc:	4652      	mov	r2, sl
 80049ce:	3901      	subs	r1, #1
 80049d0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80049d4:	910d      	str	r1, [sp, #52]	@ 0x34
 80049d6:	f7ff ff23 	bl	8004820 <__exponent>
 80049da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80049dc:	4681      	mov	r9, r0
 80049de:	1813      	adds	r3, r2, r0
 80049e0:	2a01      	cmp	r2, #1
 80049e2:	6123      	str	r3, [r4, #16]
 80049e4:	dc02      	bgt.n	80049ec <_printf_float+0x158>
 80049e6:	6822      	ldr	r2, [r4, #0]
 80049e8:	07d2      	lsls	r2, r2, #31
 80049ea:	d501      	bpl.n	80049f0 <_printf_float+0x15c>
 80049ec:	3301      	adds	r3, #1
 80049ee:	6123      	str	r3, [r4, #16]
 80049f0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d09e      	beq.n	8004936 <_printf_float+0xa2>
 80049f8:	232d      	movs	r3, #45	@ 0x2d
 80049fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80049fe:	e79a      	b.n	8004936 <_printf_float+0xa2>
 8004a00:	2947      	cmp	r1, #71	@ 0x47
 8004a02:	d1bf      	bne.n	8004984 <_printf_float+0xf0>
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d1bd      	bne.n	8004984 <_printf_float+0xf0>
 8004a08:	2301      	movs	r3, #1
 8004a0a:	e7ba      	b.n	8004982 <_printf_float+0xee>
 8004a0c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004a10:	d9dc      	bls.n	80049cc <_printf_float+0x138>
 8004a12:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004a16:	d118      	bne.n	8004a4a <_printf_float+0x1b6>
 8004a18:	2900      	cmp	r1, #0
 8004a1a:	6863      	ldr	r3, [r4, #4]
 8004a1c:	dd0b      	ble.n	8004a36 <_printf_float+0x1a2>
 8004a1e:	6121      	str	r1, [r4, #16]
 8004a20:	b913      	cbnz	r3, 8004a28 <_printf_float+0x194>
 8004a22:	6822      	ldr	r2, [r4, #0]
 8004a24:	07d0      	lsls	r0, r2, #31
 8004a26:	d502      	bpl.n	8004a2e <_printf_float+0x19a>
 8004a28:	3301      	adds	r3, #1
 8004a2a:	440b      	add	r3, r1
 8004a2c:	6123      	str	r3, [r4, #16]
 8004a2e:	f04f 0900 	mov.w	r9, #0
 8004a32:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004a34:	e7dc      	b.n	80049f0 <_printf_float+0x15c>
 8004a36:	b913      	cbnz	r3, 8004a3e <_printf_float+0x1aa>
 8004a38:	6822      	ldr	r2, [r4, #0]
 8004a3a:	07d2      	lsls	r2, r2, #31
 8004a3c:	d501      	bpl.n	8004a42 <_printf_float+0x1ae>
 8004a3e:	3302      	adds	r3, #2
 8004a40:	e7f4      	b.n	8004a2c <_printf_float+0x198>
 8004a42:	2301      	movs	r3, #1
 8004a44:	e7f2      	b.n	8004a2c <_printf_float+0x198>
 8004a46:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004a4a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004a4c:	4299      	cmp	r1, r3
 8004a4e:	db05      	blt.n	8004a5c <_printf_float+0x1c8>
 8004a50:	6823      	ldr	r3, [r4, #0]
 8004a52:	6121      	str	r1, [r4, #16]
 8004a54:	07d8      	lsls	r0, r3, #31
 8004a56:	d5ea      	bpl.n	8004a2e <_printf_float+0x19a>
 8004a58:	1c4b      	adds	r3, r1, #1
 8004a5a:	e7e7      	b.n	8004a2c <_printf_float+0x198>
 8004a5c:	2900      	cmp	r1, #0
 8004a5e:	bfcc      	ite	gt
 8004a60:	2201      	movgt	r2, #1
 8004a62:	f1c1 0202 	rsble	r2, r1, #2
 8004a66:	4413      	add	r3, r2
 8004a68:	e7e0      	b.n	8004a2c <_printf_float+0x198>
 8004a6a:	6823      	ldr	r3, [r4, #0]
 8004a6c:	055a      	lsls	r2, r3, #21
 8004a6e:	d407      	bmi.n	8004a80 <_printf_float+0x1ec>
 8004a70:	6923      	ldr	r3, [r4, #16]
 8004a72:	4642      	mov	r2, r8
 8004a74:	4631      	mov	r1, r6
 8004a76:	4628      	mov	r0, r5
 8004a78:	47b8      	blx	r7
 8004a7a:	3001      	adds	r0, #1
 8004a7c:	d12b      	bne.n	8004ad6 <_printf_float+0x242>
 8004a7e:	e764      	b.n	800494a <_printf_float+0xb6>
 8004a80:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004a84:	f240 80dc 	bls.w	8004c40 <_printf_float+0x3ac>
 8004a88:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	2300      	movs	r3, #0
 8004a90:	f7fb ff8a 	bl	80009a8 <__aeabi_dcmpeq>
 8004a94:	2800      	cmp	r0, #0
 8004a96:	d033      	beq.n	8004b00 <_printf_float+0x26c>
 8004a98:	2301      	movs	r3, #1
 8004a9a:	4631      	mov	r1, r6
 8004a9c:	4628      	mov	r0, r5
 8004a9e:	4a35      	ldr	r2, [pc, #212]	@ (8004b74 <_printf_float+0x2e0>)
 8004aa0:	47b8      	blx	r7
 8004aa2:	3001      	adds	r0, #1
 8004aa4:	f43f af51 	beq.w	800494a <_printf_float+0xb6>
 8004aa8:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004aac:	4543      	cmp	r3, r8
 8004aae:	db02      	blt.n	8004ab6 <_printf_float+0x222>
 8004ab0:	6823      	ldr	r3, [r4, #0]
 8004ab2:	07d8      	lsls	r0, r3, #31
 8004ab4:	d50f      	bpl.n	8004ad6 <_printf_float+0x242>
 8004ab6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004aba:	4631      	mov	r1, r6
 8004abc:	4628      	mov	r0, r5
 8004abe:	47b8      	blx	r7
 8004ac0:	3001      	adds	r0, #1
 8004ac2:	f43f af42 	beq.w	800494a <_printf_float+0xb6>
 8004ac6:	f04f 0900 	mov.w	r9, #0
 8004aca:	f108 38ff 	add.w	r8, r8, #4294967295
 8004ace:	f104 0a1a 	add.w	sl, r4, #26
 8004ad2:	45c8      	cmp	r8, r9
 8004ad4:	dc09      	bgt.n	8004aea <_printf_float+0x256>
 8004ad6:	6823      	ldr	r3, [r4, #0]
 8004ad8:	079b      	lsls	r3, r3, #30
 8004ada:	f100 8102 	bmi.w	8004ce2 <_printf_float+0x44e>
 8004ade:	68e0      	ldr	r0, [r4, #12]
 8004ae0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004ae2:	4298      	cmp	r0, r3
 8004ae4:	bfb8      	it	lt
 8004ae6:	4618      	movlt	r0, r3
 8004ae8:	e731      	b.n	800494e <_printf_float+0xba>
 8004aea:	2301      	movs	r3, #1
 8004aec:	4652      	mov	r2, sl
 8004aee:	4631      	mov	r1, r6
 8004af0:	4628      	mov	r0, r5
 8004af2:	47b8      	blx	r7
 8004af4:	3001      	adds	r0, #1
 8004af6:	f43f af28 	beq.w	800494a <_printf_float+0xb6>
 8004afa:	f109 0901 	add.w	r9, r9, #1
 8004afe:	e7e8      	b.n	8004ad2 <_printf_float+0x23e>
 8004b00:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	dc38      	bgt.n	8004b78 <_printf_float+0x2e4>
 8004b06:	2301      	movs	r3, #1
 8004b08:	4631      	mov	r1, r6
 8004b0a:	4628      	mov	r0, r5
 8004b0c:	4a19      	ldr	r2, [pc, #100]	@ (8004b74 <_printf_float+0x2e0>)
 8004b0e:	47b8      	blx	r7
 8004b10:	3001      	adds	r0, #1
 8004b12:	f43f af1a 	beq.w	800494a <_printf_float+0xb6>
 8004b16:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004b1a:	ea59 0303 	orrs.w	r3, r9, r3
 8004b1e:	d102      	bne.n	8004b26 <_printf_float+0x292>
 8004b20:	6823      	ldr	r3, [r4, #0]
 8004b22:	07d9      	lsls	r1, r3, #31
 8004b24:	d5d7      	bpl.n	8004ad6 <_printf_float+0x242>
 8004b26:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004b2a:	4631      	mov	r1, r6
 8004b2c:	4628      	mov	r0, r5
 8004b2e:	47b8      	blx	r7
 8004b30:	3001      	adds	r0, #1
 8004b32:	f43f af0a 	beq.w	800494a <_printf_float+0xb6>
 8004b36:	f04f 0a00 	mov.w	sl, #0
 8004b3a:	f104 0b1a 	add.w	fp, r4, #26
 8004b3e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004b40:	425b      	negs	r3, r3
 8004b42:	4553      	cmp	r3, sl
 8004b44:	dc01      	bgt.n	8004b4a <_printf_float+0x2b6>
 8004b46:	464b      	mov	r3, r9
 8004b48:	e793      	b.n	8004a72 <_printf_float+0x1de>
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	465a      	mov	r2, fp
 8004b4e:	4631      	mov	r1, r6
 8004b50:	4628      	mov	r0, r5
 8004b52:	47b8      	blx	r7
 8004b54:	3001      	adds	r0, #1
 8004b56:	f43f aef8 	beq.w	800494a <_printf_float+0xb6>
 8004b5a:	f10a 0a01 	add.w	sl, sl, #1
 8004b5e:	e7ee      	b.n	8004b3e <_printf_float+0x2aa>
 8004b60:	7fefffff 	.word	0x7fefffff
 8004b64:	080082fe 	.word	0x080082fe
 8004b68:	08008302 	.word	0x08008302
 8004b6c:	08008306 	.word	0x08008306
 8004b70:	0800830a 	.word	0x0800830a
 8004b74:	0800830e 	.word	0x0800830e
 8004b78:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004b7a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004b7e:	4553      	cmp	r3, sl
 8004b80:	bfa8      	it	ge
 8004b82:	4653      	movge	r3, sl
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	4699      	mov	r9, r3
 8004b88:	dc36      	bgt.n	8004bf8 <_printf_float+0x364>
 8004b8a:	f04f 0b00 	mov.w	fp, #0
 8004b8e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b92:	f104 021a 	add.w	r2, r4, #26
 8004b96:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004b98:	930a      	str	r3, [sp, #40]	@ 0x28
 8004b9a:	eba3 0309 	sub.w	r3, r3, r9
 8004b9e:	455b      	cmp	r3, fp
 8004ba0:	dc31      	bgt.n	8004c06 <_printf_float+0x372>
 8004ba2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004ba4:	459a      	cmp	sl, r3
 8004ba6:	dc3a      	bgt.n	8004c1e <_printf_float+0x38a>
 8004ba8:	6823      	ldr	r3, [r4, #0]
 8004baa:	07da      	lsls	r2, r3, #31
 8004bac:	d437      	bmi.n	8004c1e <_printf_float+0x38a>
 8004bae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004bb0:	ebaa 0903 	sub.w	r9, sl, r3
 8004bb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004bb6:	ebaa 0303 	sub.w	r3, sl, r3
 8004bba:	4599      	cmp	r9, r3
 8004bbc:	bfa8      	it	ge
 8004bbe:	4699      	movge	r9, r3
 8004bc0:	f1b9 0f00 	cmp.w	r9, #0
 8004bc4:	dc33      	bgt.n	8004c2e <_printf_float+0x39a>
 8004bc6:	f04f 0800 	mov.w	r8, #0
 8004bca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004bce:	f104 0b1a 	add.w	fp, r4, #26
 8004bd2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004bd4:	ebaa 0303 	sub.w	r3, sl, r3
 8004bd8:	eba3 0309 	sub.w	r3, r3, r9
 8004bdc:	4543      	cmp	r3, r8
 8004bde:	f77f af7a 	ble.w	8004ad6 <_printf_float+0x242>
 8004be2:	2301      	movs	r3, #1
 8004be4:	465a      	mov	r2, fp
 8004be6:	4631      	mov	r1, r6
 8004be8:	4628      	mov	r0, r5
 8004bea:	47b8      	blx	r7
 8004bec:	3001      	adds	r0, #1
 8004bee:	f43f aeac 	beq.w	800494a <_printf_float+0xb6>
 8004bf2:	f108 0801 	add.w	r8, r8, #1
 8004bf6:	e7ec      	b.n	8004bd2 <_printf_float+0x33e>
 8004bf8:	4642      	mov	r2, r8
 8004bfa:	4631      	mov	r1, r6
 8004bfc:	4628      	mov	r0, r5
 8004bfe:	47b8      	blx	r7
 8004c00:	3001      	adds	r0, #1
 8004c02:	d1c2      	bne.n	8004b8a <_printf_float+0x2f6>
 8004c04:	e6a1      	b.n	800494a <_printf_float+0xb6>
 8004c06:	2301      	movs	r3, #1
 8004c08:	4631      	mov	r1, r6
 8004c0a:	4628      	mov	r0, r5
 8004c0c:	920a      	str	r2, [sp, #40]	@ 0x28
 8004c0e:	47b8      	blx	r7
 8004c10:	3001      	adds	r0, #1
 8004c12:	f43f ae9a 	beq.w	800494a <_printf_float+0xb6>
 8004c16:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004c18:	f10b 0b01 	add.w	fp, fp, #1
 8004c1c:	e7bb      	b.n	8004b96 <_printf_float+0x302>
 8004c1e:	4631      	mov	r1, r6
 8004c20:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004c24:	4628      	mov	r0, r5
 8004c26:	47b8      	blx	r7
 8004c28:	3001      	adds	r0, #1
 8004c2a:	d1c0      	bne.n	8004bae <_printf_float+0x31a>
 8004c2c:	e68d      	b.n	800494a <_printf_float+0xb6>
 8004c2e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004c30:	464b      	mov	r3, r9
 8004c32:	4631      	mov	r1, r6
 8004c34:	4628      	mov	r0, r5
 8004c36:	4442      	add	r2, r8
 8004c38:	47b8      	blx	r7
 8004c3a:	3001      	adds	r0, #1
 8004c3c:	d1c3      	bne.n	8004bc6 <_printf_float+0x332>
 8004c3e:	e684      	b.n	800494a <_printf_float+0xb6>
 8004c40:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004c44:	f1ba 0f01 	cmp.w	sl, #1
 8004c48:	dc01      	bgt.n	8004c4e <_printf_float+0x3ba>
 8004c4a:	07db      	lsls	r3, r3, #31
 8004c4c:	d536      	bpl.n	8004cbc <_printf_float+0x428>
 8004c4e:	2301      	movs	r3, #1
 8004c50:	4642      	mov	r2, r8
 8004c52:	4631      	mov	r1, r6
 8004c54:	4628      	mov	r0, r5
 8004c56:	47b8      	blx	r7
 8004c58:	3001      	adds	r0, #1
 8004c5a:	f43f ae76 	beq.w	800494a <_printf_float+0xb6>
 8004c5e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004c62:	4631      	mov	r1, r6
 8004c64:	4628      	mov	r0, r5
 8004c66:	47b8      	blx	r7
 8004c68:	3001      	adds	r0, #1
 8004c6a:	f43f ae6e 	beq.w	800494a <_printf_float+0xb6>
 8004c6e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004c72:	2200      	movs	r2, #0
 8004c74:	2300      	movs	r3, #0
 8004c76:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004c7a:	f7fb fe95 	bl	80009a8 <__aeabi_dcmpeq>
 8004c7e:	b9c0      	cbnz	r0, 8004cb2 <_printf_float+0x41e>
 8004c80:	4653      	mov	r3, sl
 8004c82:	f108 0201 	add.w	r2, r8, #1
 8004c86:	4631      	mov	r1, r6
 8004c88:	4628      	mov	r0, r5
 8004c8a:	47b8      	blx	r7
 8004c8c:	3001      	adds	r0, #1
 8004c8e:	d10c      	bne.n	8004caa <_printf_float+0x416>
 8004c90:	e65b      	b.n	800494a <_printf_float+0xb6>
 8004c92:	2301      	movs	r3, #1
 8004c94:	465a      	mov	r2, fp
 8004c96:	4631      	mov	r1, r6
 8004c98:	4628      	mov	r0, r5
 8004c9a:	47b8      	blx	r7
 8004c9c:	3001      	adds	r0, #1
 8004c9e:	f43f ae54 	beq.w	800494a <_printf_float+0xb6>
 8004ca2:	f108 0801 	add.w	r8, r8, #1
 8004ca6:	45d0      	cmp	r8, sl
 8004ca8:	dbf3      	blt.n	8004c92 <_printf_float+0x3fe>
 8004caa:	464b      	mov	r3, r9
 8004cac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004cb0:	e6e0      	b.n	8004a74 <_printf_float+0x1e0>
 8004cb2:	f04f 0800 	mov.w	r8, #0
 8004cb6:	f104 0b1a 	add.w	fp, r4, #26
 8004cba:	e7f4      	b.n	8004ca6 <_printf_float+0x412>
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	4642      	mov	r2, r8
 8004cc0:	e7e1      	b.n	8004c86 <_printf_float+0x3f2>
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	464a      	mov	r2, r9
 8004cc6:	4631      	mov	r1, r6
 8004cc8:	4628      	mov	r0, r5
 8004cca:	47b8      	blx	r7
 8004ccc:	3001      	adds	r0, #1
 8004cce:	f43f ae3c 	beq.w	800494a <_printf_float+0xb6>
 8004cd2:	f108 0801 	add.w	r8, r8, #1
 8004cd6:	68e3      	ldr	r3, [r4, #12]
 8004cd8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004cda:	1a5b      	subs	r3, r3, r1
 8004cdc:	4543      	cmp	r3, r8
 8004cde:	dcf0      	bgt.n	8004cc2 <_printf_float+0x42e>
 8004ce0:	e6fd      	b.n	8004ade <_printf_float+0x24a>
 8004ce2:	f04f 0800 	mov.w	r8, #0
 8004ce6:	f104 0919 	add.w	r9, r4, #25
 8004cea:	e7f4      	b.n	8004cd6 <_printf_float+0x442>

08004cec <_printf_common>:
 8004cec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cf0:	4616      	mov	r6, r2
 8004cf2:	4698      	mov	r8, r3
 8004cf4:	688a      	ldr	r2, [r1, #8]
 8004cf6:	690b      	ldr	r3, [r1, #16]
 8004cf8:	4607      	mov	r7, r0
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	bfb8      	it	lt
 8004cfe:	4613      	movlt	r3, r2
 8004d00:	6033      	str	r3, [r6, #0]
 8004d02:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004d06:	460c      	mov	r4, r1
 8004d08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004d0c:	b10a      	cbz	r2, 8004d12 <_printf_common+0x26>
 8004d0e:	3301      	adds	r3, #1
 8004d10:	6033      	str	r3, [r6, #0]
 8004d12:	6823      	ldr	r3, [r4, #0]
 8004d14:	0699      	lsls	r1, r3, #26
 8004d16:	bf42      	ittt	mi
 8004d18:	6833      	ldrmi	r3, [r6, #0]
 8004d1a:	3302      	addmi	r3, #2
 8004d1c:	6033      	strmi	r3, [r6, #0]
 8004d1e:	6825      	ldr	r5, [r4, #0]
 8004d20:	f015 0506 	ands.w	r5, r5, #6
 8004d24:	d106      	bne.n	8004d34 <_printf_common+0x48>
 8004d26:	f104 0a19 	add.w	sl, r4, #25
 8004d2a:	68e3      	ldr	r3, [r4, #12]
 8004d2c:	6832      	ldr	r2, [r6, #0]
 8004d2e:	1a9b      	subs	r3, r3, r2
 8004d30:	42ab      	cmp	r3, r5
 8004d32:	dc2b      	bgt.n	8004d8c <_printf_common+0xa0>
 8004d34:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004d38:	6822      	ldr	r2, [r4, #0]
 8004d3a:	3b00      	subs	r3, #0
 8004d3c:	bf18      	it	ne
 8004d3e:	2301      	movne	r3, #1
 8004d40:	0692      	lsls	r2, r2, #26
 8004d42:	d430      	bmi.n	8004da6 <_printf_common+0xba>
 8004d44:	4641      	mov	r1, r8
 8004d46:	4638      	mov	r0, r7
 8004d48:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004d4c:	47c8      	blx	r9
 8004d4e:	3001      	adds	r0, #1
 8004d50:	d023      	beq.n	8004d9a <_printf_common+0xae>
 8004d52:	6823      	ldr	r3, [r4, #0]
 8004d54:	6922      	ldr	r2, [r4, #16]
 8004d56:	f003 0306 	and.w	r3, r3, #6
 8004d5a:	2b04      	cmp	r3, #4
 8004d5c:	bf14      	ite	ne
 8004d5e:	2500      	movne	r5, #0
 8004d60:	6833      	ldreq	r3, [r6, #0]
 8004d62:	f04f 0600 	mov.w	r6, #0
 8004d66:	bf08      	it	eq
 8004d68:	68e5      	ldreq	r5, [r4, #12]
 8004d6a:	f104 041a 	add.w	r4, r4, #26
 8004d6e:	bf08      	it	eq
 8004d70:	1aed      	subeq	r5, r5, r3
 8004d72:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004d76:	bf08      	it	eq
 8004d78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	bfc4      	itt	gt
 8004d80:	1a9b      	subgt	r3, r3, r2
 8004d82:	18ed      	addgt	r5, r5, r3
 8004d84:	42b5      	cmp	r5, r6
 8004d86:	d11a      	bne.n	8004dbe <_printf_common+0xd2>
 8004d88:	2000      	movs	r0, #0
 8004d8a:	e008      	b.n	8004d9e <_printf_common+0xb2>
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	4652      	mov	r2, sl
 8004d90:	4641      	mov	r1, r8
 8004d92:	4638      	mov	r0, r7
 8004d94:	47c8      	blx	r9
 8004d96:	3001      	adds	r0, #1
 8004d98:	d103      	bne.n	8004da2 <_printf_common+0xb6>
 8004d9a:	f04f 30ff 	mov.w	r0, #4294967295
 8004d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004da2:	3501      	adds	r5, #1
 8004da4:	e7c1      	b.n	8004d2a <_printf_common+0x3e>
 8004da6:	2030      	movs	r0, #48	@ 0x30
 8004da8:	18e1      	adds	r1, r4, r3
 8004daa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004dae:	1c5a      	adds	r2, r3, #1
 8004db0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004db4:	4422      	add	r2, r4
 8004db6:	3302      	adds	r3, #2
 8004db8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004dbc:	e7c2      	b.n	8004d44 <_printf_common+0x58>
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	4622      	mov	r2, r4
 8004dc2:	4641      	mov	r1, r8
 8004dc4:	4638      	mov	r0, r7
 8004dc6:	47c8      	blx	r9
 8004dc8:	3001      	adds	r0, #1
 8004dca:	d0e6      	beq.n	8004d9a <_printf_common+0xae>
 8004dcc:	3601      	adds	r6, #1
 8004dce:	e7d9      	b.n	8004d84 <_printf_common+0x98>

08004dd0 <_printf_i>:
 8004dd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004dd4:	7e0f      	ldrb	r7, [r1, #24]
 8004dd6:	4691      	mov	r9, r2
 8004dd8:	2f78      	cmp	r7, #120	@ 0x78
 8004dda:	4680      	mov	r8, r0
 8004ddc:	460c      	mov	r4, r1
 8004dde:	469a      	mov	sl, r3
 8004de0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004de2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004de6:	d807      	bhi.n	8004df8 <_printf_i+0x28>
 8004de8:	2f62      	cmp	r7, #98	@ 0x62
 8004dea:	d80a      	bhi.n	8004e02 <_printf_i+0x32>
 8004dec:	2f00      	cmp	r7, #0
 8004dee:	f000 80d3 	beq.w	8004f98 <_printf_i+0x1c8>
 8004df2:	2f58      	cmp	r7, #88	@ 0x58
 8004df4:	f000 80ba 	beq.w	8004f6c <_printf_i+0x19c>
 8004df8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004dfc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004e00:	e03a      	b.n	8004e78 <_printf_i+0xa8>
 8004e02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004e06:	2b15      	cmp	r3, #21
 8004e08:	d8f6      	bhi.n	8004df8 <_printf_i+0x28>
 8004e0a:	a101      	add	r1, pc, #4	@ (adr r1, 8004e10 <_printf_i+0x40>)
 8004e0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004e10:	08004e69 	.word	0x08004e69
 8004e14:	08004e7d 	.word	0x08004e7d
 8004e18:	08004df9 	.word	0x08004df9
 8004e1c:	08004df9 	.word	0x08004df9
 8004e20:	08004df9 	.word	0x08004df9
 8004e24:	08004df9 	.word	0x08004df9
 8004e28:	08004e7d 	.word	0x08004e7d
 8004e2c:	08004df9 	.word	0x08004df9
 8004e30:	08004df9 	.word	0x08004df9
 8004e34:	08004df9 	.word	0x08004df9
 8004e38:	08004df9 	.word	0x08004df9
 8004e3c:	08004f7f 	.word	0x08004f7f
 8004e40:	08004ea7 	.word	0x08004ea7
 8004e44:	08004f39 	.word	0x08004f39
 8004e48:	08004df9 	.word	0x08004df9
 8004e4c:	08004df9 	.word	0x08004df9
 8004e50:	08004fa1 	.word	0x08004fa1
 8004e54:	08004df9 	.word	0x08004df9
 8004e58:	08004ea7 	.word	0x08004ea7
 8004e5c:	08004df9 	.word	0x08004df9
 8004e60:	08004df9 	.word	0x08004df9
 8004e64:	08004f41 	.word	0x08004f41
 8004e68:	6833      	ldr	r3, [r6, #0]
 8004e6a:	1d1a      	adds	r2, r3, #4
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	6032      	str	r2, [r6, #0]
 8004e70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004e74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e09e      	b.n	8004fba <_printf_i+0x1ea>
 8004e7c:	6833      	ldr	r3, [r6, #0]
 8004e7e:	6820      	ldr	r0, [r4, #0]
 8004e80:	1d19      	adds	r1, r3, #4
 8004e82:	6031      	str	r1, [r6, #0]
 8004e84:	0606      	lsls	r6, r0, #24
 8004e86:	d501      	bpl.n	8004e8c <_printf_i+0xbc>
 8004e88:	681d      	ldr	r5, [r3, #0]
 8004e8a:	e003      	b.n	8004e94 <_printf_i+0xc4>
 8004e8c:	0645      	lsls	r5, r0, #25
 8004e8e:	d5fb      	bpl.n	8004e88 <_printf_i+0xb8>
 8004e90:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004e94:	2d00      	cmp	r5, #0
 8004e96:	da03      	bge.n	8004ea0 <_printf_i+0xd0>
 8004e98:	232d      	movs	r3, #45	@ 0x2d
 8004e9a:	426d      	negs	r5, r5
 8004e9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ea0:	230a      	movs	r3, #10
 8004ea2:	4859      	ldr	r0, [pc, #356]	@ (8005008 <_printf_i+0x238>)
 8004ea4:	e011      	b.n	8004eca <_printf_i+0xfa>
 8004ea6:	6821      	ldr	r1, [r4, #0]
 8004ea8:	6833      	ldr	r3, [r6, #0]
 8004eaa:	0608      	lsls	r0, r1, #24
 8004eac:	f853 5b04 	ldr.w	r5, [r3], #4
 8004eb0:	d402      	bmi.n	8004eb8 <_printf_i+0xe8>
 8004eb2:	0649      	lsls	r1, r1, #25
 8004eb4:	bf48      	it	mi
 8004eb6:	b2ad      	uxthmi	r5, r5
 8004eb8:	2f6f      	cmp	r7, #111	@ 0x6f
 8004eba:	6033      	str	r3, [r6, #0]
 8004ebc:	bf14      	ite	ne
 8004ebe:	230a      	movne	r3, #10
 8004ec0:	2308      	moveq	r3, #8
 8004ec2:	4851      	ldr	r0, [pc, #324]	@ (8005008 <_printf_i+0x238>)
 8004ec4:	2100      	movs	r1, #0
 8004ec6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004eca:	6866      	ldr	r6, [r4, #4]
 8004ecc:	2e00      	cmp	r6, #0
 8004ece:	bfa8      	it	ge
 8004ed0:	6821      	ldrge	r1, [r4, #0]
 8004ed2:	60a6      	str	r6, [r4, #8]
 8004ed4:	bfa4      	itt	ge
 8004ed6:	f021 0104 	bicge.w	r1, r1, #4
 8004eda:	6021      	strge	r1, [r4, #0]
 8004edc:	b90d      	cbnz	r5, 8004ee2 <_printf_i+0x112>
 8004ede:	2e00      	cmp	r6, #0
 8004ee0:	d04b      	beq.n	8004f7a <_printf_i+0x1aa>
 8004ee2:	4616      	mov	r6, r2
 8004ee4:	fbb5 f1f3 	udiv	r1, r5, r3
 8004ee8:	fb03 5711 	mls	r7, r3, r1, r5
 8004eec:	5dc7      	ldrb	r7, [r0, r7]
 8004eee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004ef2:	462f      	mov	r7, r5
 8004ef4:	42bb      	cmp	r3, r7
 8004ef6:	460d      	mov	r5, r1
 8004ef8:	d9f4      	bls.n	8004ee4 <_printf_i+0x114>
 8004efa:	2b08      	cmp	r3, #8
 8004efc:	d10b      	bne.n	8004f16 <_printf_i+0x146>
 8004efe:	6823      	ldr	r3, [r4, #0]
 8004f00:	07df      	lsls	r7, r3, #31
 8004f02:	d508      	bpl.n	8004f16 <_printf_i+0x146>
 8004f04:	6923      	ldr	r3, [r4, #16]
 8004f06:	6861      	ldr	r1, [r4, #4]
 8004f08:	4299      	cmp	r1, r3
 8004f0a:	bfde      	ittt	le
 8004f0c:	2330      	movle	r3, #48	@ 0x30
 8004f0e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004f12:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004f16:	1b92      	subs	r2, r2, r6
 8004f18:	6122      	str	r2, [r4, #16]
 8004f1a:	464b      	mov	r3, r9
 8004f1c:	4621      	mov	r1, r4
 8004f1e:	4640      	mov	r0, r8
 8004f20:	f8cd a000 	str.w	sl, [sp]
 8004f24:	aa03      	add	r2, sp, #12
 8004f26:	f7ff fee1 	bl	8004cec <_printf_common>
 8004f2a:	3001      	adds	r0, #1
 8004f2c:	d14a      	bne.n	8004fc4 <_printf_i+0x1f4>
 8004f2e:	f04f 30ff 	mov.w	r0, #4294967295
 8004f32:	b004      	add	sp, #16
 8004f34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f38:	6823      	ldr	r3, [r4, #0]
 8004f3a:	f043 0320 	orr.w	r3, r3, #32
 8004f3e:	6023      	str	r3, [r4, #0]
 8004f40:	2778      	movs	r7, #120	@ 0x78
 8004f42:	4832      	ldr	r0, [pc, #200]	@ (800500c <_printf_i+0x23c>)
 8004f44:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004f48:	6823      	ldr	r3, [r4, #0]
 8004f4a:	6831      	ldr	r1, [r6, #0]
 8004f4c:	061f      	lsls	r7, r3, #24
 8004f4e:	f851 5b04 	ldr.w	r5, [r1], #4
 8004f52:	d402      	bmi.n	8004f5a <_printf_i+0x18a>
 8004f54:	065f      	lsls	r7, r3, #25
 8004f56:	bf48      	it	mi
 8004f58:	b2ad      	uxthmi	r5, r5
 8004f5a:	6031      	str	r1, [r6, #0]
 8004f5c:	07d9      	lsls	r1, r3, #31
 8004f5e:	bf44      	itt	mi
 8004f60:	f043 0320 	orrmi.w	r3, r3, #32
 8004f64:	6023      	strmi	r3, [r4, #0]
 8004f66:	b11d      	cbz	r5, 8004f70 <_printf_i+0x1a0>
 8004f68:	2310      	movs	r3, #16
 8004f6a:	e7ab      	b.n	8004ec4 <_printf_i+0xf4>
 8004f6c:	4826      	ldr	r0, [pc, #152]	@ (8005008 <_printf_i+0x238>)
 8004f6e:	e7e9      	b.n	8004f44 <_printf_i+0x174>
 8004f70:	6823      	ldr	r3, [r4, #0]
 8004f72:	f023 0320 	bic.w	r3, r3, #32
 8004f76:	6023      	str	r3, [r4, #0]
 8004f78:	e7f6      	b.n	8004f68 <_printf_i+0x198>
 8004f7a:	4616      	mov	r6, r2
 8004f7c:	e7bd      	b.n	8004efa <_printf_i+0x12a>
 8004f7e:	6833      	ldr	r3, [r6, #0]
 8004f80:	6825      	ldr	r5, [r4, #0]
 8004f82:	1d18      	adds	r0, r3, #4
 8004f84:	6961      	ldr	r1, [r4, #20]
 8004f86:	6030      	str	r0, [r6, #0]
 8004f88:	062e      	lsls	r6, r5, #24
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	d501      	bpl.n	8004f92 <_printf_i+0x1c2>
 8004f8e:	6019      	str	r1, [r3, #0]
 8004f90:	e002      	b.n	8004f98 <_printf_i+0x1c8>
 8004f92:	0668      	lsls	r0, r5, #25
 8004f94:	d5fb      	bpl.n	8004f8e <_printf_i+0x1be>
 8004f96:	8019      	strh	r1, [r3, #0]
 8004f98:	2300      	movs	r3, #0
 8004f9a:	4616      	mov	r6, r2
 8004f9c:	6123      	str	r3, [r4, #16]
 8004f9e:	e7bc      	b.n	8004f1a <_printf_i+0x14a>
 8004fa0:	6833      	ldr	r3, [r6, #0]
 8004fa2:	2100      	movs	r1, #0
 8004fa4:	1d1a      	adds	r2, r3, #4
 8004fa6:	6032      	str	r2, [r6, #0]
 8004fa8:	681e      	ldr	r6, [r3, #0]
 8004faa:	6862      	ldr	r2, [r4, #4]
 8004fac:	4630      	mov	r0, r6
 8004fae:	f000 f9e6 	bl	800537e <memchr>
 8004fb2:	b108      	cbz	r0, 8004fb8 <_printf_i+0x1e8>
 8004fb4:	1b80      	subs	r0, r0, r6
 8004fb6:	6060      	str	r0, [r4, #4]
 8004fb8:	6863      	ldr	r3, [r4, #4]
 8004fba:	6123      	str	r3, [r4, #16]
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004fc2:	e7aa      	b.n	8004f1a <_printf_i+0x14a>
 8004fc4:	4632      	mov	r2, r6
 8004fc6:	4649      	mov	r1, r9
 8004fc8:	4640      	mov	r0, r8
 8004fca:	6923      	ldr	r3, [r4, #16]
 8004fcc:	47d0      	blx	sl
 8004fce:	3001      	adds	r0, #1
 8004fd0:	d0ad      	beq.n	8004f2e <_printf_i+0x15e>
 8004fd2:	6823      	ldr	r3, [r4, #0]
 8004fd4:	079b      	lsls	r3, r3, #30
 8004fd6:	d413      	bmi.n	8005000 <_printf_i+0x230>
 8004fd8:	68e0      	ldr	r0, [r4, #12]
 8004fda:	9b03      	ldr	r3, [sp, #12]
 8004fdc:	4298      	cmp	r0, r3
 8004fde:	bfb8      	it	lt
 8004fe0:	4618      	movlt	r0, r3
 8004fe2:	e7a6      	b.n	8004f32 <_printf_i+0x162>
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	4632      	mov	r2, r6
 8004fe8:	4649      	mov	r1, r9
 8004fea:	4640      	mov	r0, r8
 8004fec:	47d0      	blx	sl
 8004fee:	3001      	adds	r0, #1
 8004ff0:	d09d      	beq.n	8004f2e <_printf_i+0x15e>
 8004ff2:	3501      	adds	r5, #1
 8004ff4:	68e3      	ldr	r3, [r4, #12]
 8004ff6:	9903      	ldr	r1, [sp, #12]
 8004ff8:	1a5b      	subs	r3, r3, r1
 8004ffa:	42ab      	cmp	r3, r5
 8004ffc:	dcf2      	bgt.n	8004fe4 <_printf_i+0x214>
 8004ffe:	e7eb      	b.n	8004fd8 <_printf_i+0x208>
 8005000:	2500      	movs	r5, #0
 8005002:	f104 0619 	add.w	r6, r4, #25
 8005006:	e7f5      	b.n	8004ff4 <_printf_i+0x224>
 8005008:	08008310 	.word	0x08008310
 800500c:	08008321 	.word	0x08008321

08005010 <std>:
 8005010:	2300      	movs	r3, #0
 8005012:	b510      	push	{r4, lr}
 8005014:	4604      	mov	r4, r0
 8005016:	e9c0 3300 	strd	r3, r3, [r0]
 800501a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800501e:	6083      	str	r3, [r0, #8]
 8005020:	8181      	strh	r1, [r0, #12]
 8005022:	6643      	str	r3, [r0, #100]	@ 0x64
 8005024:	81c2      	strh	r2, [r0, #14]
 8005026:	6183      	str	r3, [r0, #24]
 8005028:	4619      	mov	r1, r3
 800502a:	2208      	movs	r2, #8
 800502c:	305c      	adds	r0, #92	@ 0x5c
 800502e:	f000 f914 	bl	800525a <memset>
 8005032:	4b0d      	ldr	r3, [pc, #52]	@ (8005068 <std+0x58>)
 8005034:	6224      	str	r4, [r4, #32]
 8005036:	6263      	str	r3, [r4, #36]	@ 0x24
 8005038:	4b0c      	ldr	r3, [pc, #48]	@ (800506c <std+0x5c>)
 800503a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800503c:	4b0c      	ldr	r3, [pc, #48]	@ (8005070 <std+0x60>)
 800503e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005040:	4b0c      	ldr	r3, [pc, #48]	@ (8005074 <std+0x64>)
 8005042:	6323      	str	r3, [r4, #48]	@ 0x30
 8005044:	4b0c      	ldr	r3, [pc, #48]	@ (8005078 <std+0x68>)
 8005046:	429c      	cmp	r4, r3
 8005048:	d006      	beq.n	8005058 <std+0x48>
 800504a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800504e:	4294      	cmp	r4, r2
 8005050:	d002      	beq.n	8005058 <std+0x48>
 8005052:	33d0      	adds	r3, #208	@ 0xd0
 8005054:	429c      	cmp	r4, r3
 8005056:	d105      	bne.n	8005064 <std+0x54>
 8005058:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800505c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005060:	f000 b98a 	b.w	8005378 <__retarget_lock_init_recursive>
 8005064:	bd10      	pop	{r4, pc}
 8005066:	bf00      	nop
 8005068:	080051d5 	.word	0x080051d5
 800506c:	080051f7 	.word	0x080051f7
 8005070:	0800522f 	.word	0x0800522f
 8005074:	08005253 	.word	0x08005253
 8005078:	20000498 	.word	0x20000498

0800507c <stdio_exit_handler>:
 800507c:	4a02      	ldr	r2, [pc, #8]	@ (8005088 <stdio_exit_handler+0xc>)
 800507e:	4903      	ldr	r1, [pc, #12]	@ (800508c <stdio_exit_handler+0x10>)
 8005080:	4803      	ldr	r0, [pc, #12]	@ (8005090 <stdio_exit_handler+0x14>)
 8005082:	f000 b869 	b.w	8005158 <_fwalk_sglue>
 8005086:	bf00      	nop
 8005088:	20000038 	.word	0x20000038
 800508c:	08006ced 	.word	0x08006ced
 8005090:	20000048 	.word	0x20000048

08005094 <cleanup_stdio>:
 8005094:	6841      	ldr	r1, [r0, #4]
 8005096:	4b0c      	ldr	r3, [pc, #48]	@ (80050c8 <cleanup_stdio+0x34>)
 8005098:	b510      	push	{r4, lr}
 800509a:	4299      	cmp	r1, r3
 800509c:	4604      	mov	r4, r0
 800509e:	d001      	beq.n	80050a4 <cleanup_stdio+0x10>
 80050a0:	f001 fe24 	bl	8006cec <_fflush_r>
 80050a4:	68a1      	ldr	r1, [r4, #8]
 80050a6:	4b09      	ldr	r3, [pc, #36]	@ (80050cc <cleanup_stdio+0x38>)
 80050a8:	4299      	cmp	r1, r3
 80050aa:	d002      	beq.n	80050b2 <cleanup_stdio+0x1e>
 80050ac:	4620      	mov	r0, r4
 80050ae:	f001 fe1d 	bl	8006cec <_fflush_r>
 80050b2:	68e1      	ldr	r1, [r4, #12]
 80050b4:	4b06      	ldr	r3, [pc, #24]	@ (80050d0 <cleanup_stdio+0x3c>)
 80050b6:	4299      	cmp	r1, r3
 80050b8:	d004      	beq.n	80050c4 <cleanup_stdio+0x30>
 80050ba:	4620      	mov	r0, r4
 80050bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050c0:	f001 be14 	b.w	8006cec <_fflush_r>
 80050c4:	bd10      	pop	{r4, pc}
 80050c6:	bf00      	nop
 80050c8:	20000498 	.word	0x20000498
 80050cc:	20000500 	.word	0x20000500
 80050d0:	20000568 	.word	0x20000568

080050d4 <global_stdio_init.part.0>:
 80050d4:	b510      	push	{r4, lr}
 80050d6:	4b0b      	ldr	r3, [pc, #44]	@ (8005104 <global_stdio_init.part.0+0x30>)
 80050d8:	4c0b      	ldr	r4, [pc, #44]	@ (8005108 <global_stdio_init.part.0+0x34>)
 80050da:	4a0c      	ldr	r2, [pc, #48]	@ (800510c <global_stdio_init.part.0+0x38>)
 80050dc:	4620      	mov	r0, r4
 80050de:	601a      	str	r2, [r3, #0]
 80050e0:	2104      	movs	r1, #4
 80050e2:	2200      	movs	r2, #0
 80050e4:	f7ff ff94 	bl	8005010 <std>
 80050e8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80050ec:	2201      	movs	r2, #1
 80050ee:	2109      	movs	r1, #9
 80050f0:	f7ff ff8e 	bl	8005010 <std>
 80050f4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80050f8:	2202      	movs	r2, #2
 80050fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050fe:	2112      	movs	r1, #18
 8005100:	f7ff bf86 	b.w	8005010 <std>
 8005104:	200005d0 	.word	0x200005d0
 8005108:	20000498 	.word	0x20000498
 800510c:	0800507d 	.word	0x0800507d

08005110 <__sfp_lock_acquire>:
 8005110:	4801      	ldr	r0, [pc, #4]	@ (8005118 <__sfp_lock_acquire+0x8>)
 8005112:	f000 b932 	b.w	800537a <__retarget_lock_acquire_recursive>
 8005116:	bf00      	nop
 8005118:	200005d9 	.word	0x200005d9

0800511c <__sfp_lock_release>:
 800511c:	4801      	ldr	r0, [pc, #4]	@ (8005124 <__sfp_lock_release+0x8>)
 800511e:	f000 b92d 	b.w	800537c <__retarget_lock_release_recursive>
 8005122:	bf00      	nop
 8005124:	200005d9 	.word	0x200005d9

08005128 <__sinit>:
 8005128:	b510      	push	{r4, lr}
 800512a:	4604      	mov	r4, r0
 800512c:	f7ff fff0 	bl	8005110 <__sfp_lock_acquire>
 8005130:	6a23      	ldr	r3, [r4, #32]
 8005132:	b11b      	cbz	r3, 800513c <__sinit+0x14>
 8005134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005138:	f7ff bff0 	b.w	800511c <__sfp_lock_release>
 800513c:	4b04      	ldr	r3, [pc, #16]	@ (8005150 <__sinit+0x28>)
 800513e:	6223      	str	r3, [r4, #32]
 8005140:	4b04      	ldr	r3, [pc, #16]	@ (8005154 <__sinit+0x2c>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d1f5      	bne.n	8005134 <__sinit+0xc>
 8005148:	f7ff ffc4 	bl	80050d4 <global_stdio_init.part.0>
 800514c:	e7f2      	b.n	8005134 <__sinit+0xc>
 800514e:	bf00      	nop
 8005150:	08005095 	.word	0x08005095
 8005154:	200005d0 	.word	0x200005d0

08005158 <_fwalk_sglue>:
 8005158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800515c:	4607      	mov	r7, r0
 800515e:	4688      	mov	r8, r1
 8005160:	4614      	mov	r4, r2
 8005162:	2600      	movs	r6, #0
 8005164:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005168:	f1b9 0901 	subs.w	r9, r9, #1
 800516c:	d505      	bpl.n	800517a <_fwalk_sglue+0x22>
 800516e:	6824      	ldr	r4, [r4, #0]
 8005170:	2c00      	cmp	r4, #0
 8005172:	d1f7      	bne.n	8005164 <_fwalk_sglue+0xc>
 8005174:	4630      	mov	r0, r6
 8005176:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800517a:	89ab      	ldrh	r3, [r5, #12]
 800517c:	2b01      	cmp	r3, #1
 800517e:	d907      	bls.n	8005190 <_fwalk_sglue+0x38>
 8005180:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005184:	3301      	adds	r3, #1
 8005186:	d003      	beq.n	8005190 <_fwalk_sglue+0x38>
 8005188:	4629      	mov	r1, r5
 800518a:	4638      	mov	r0, r7
 800518c:	47c0      	blx	r8
 800518e:	4306      	orrs	r6, r0
 8005190:	3568      	adds	r5, #104	@ 0x68
 8005192:	e7e9      	b.n	8005168 <_fwalk_sglue+0x10>

08005194 <siprintf>:
 8005194:	b40e      	push	{r1, r2, r3}
 8005196:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800519a:	b500      	push	{lr}
 800519c:	b09c      	sub	sp, #112	@ 0x70
 800519e:	ab1d      	add	r3, sp, #116	@ 0x74
 80051a0:	9002      	str	r0, [sp, #8]
 80051a2:	9006      	str	r0, [sp, #24]
 80051a4:	9107      	str	r1, [sp, #28]
 80051a6:	9104      	str	r1, [sp, #16]
 80051a8:	4808      	ldr	r0, [pc, #32]	@ (80051cc <siprintf+0x38>)
 80051aa:	4909      	ldr	r1, [pc, #36]	@ (80051d0 <siprintf+0x3c>)
 80051ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80051b0:	9105      	str	r1, [sp, #20]
 80051b2:	6800      	ldr	r0, [r0, #0]
 80051b4:	a902      	add	r1, sp, #8
 80051b6:	9301      	str	r3, [sp, #4]
 80051b8:	f001 fc1c 	bl	80069f4 <_svfiprintf_r>
 80051bc:	2200      	movs	r2, #0
 80051be:	9b02      	ldr	r3, [sp, #8]
 80051c0:	701a      	strb	r2, [r3, #0]
 80051c2:	b01c      	add	sp, #112	@ 0x70
 80051c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80051c8:	b003      	add	sp, #12
 80051ca:	4770      	bx	lr
 80051cc:	20000044 	.word	0x20000044
 80051d0:	ffff0208 	.word	0xffff0208

080051d4 <__sread>:
 80051d4:	b510      	push	{r4, lr}
 80051d6:	460c      	mov	r4, r1
 80051d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051dc:	f000 f87e 	bl	80052dc <_read_r>
 80051e0:	2800      	cmp	r0, #0
 80051e2:	bfab      	itete	ge
 80051e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80051e6:	89a3      	ldrhlt	r3, [r4, #12]
 80051e8:	181b      	addge	r3, r3, r0
 80051ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80051ee:	bfac      	ite	ge
 80051f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80051f2:	81a3      	strhlt	r3, [r4, #12]
 80051f4:	bd10      	pop	{r4, pc}

080051f6 <__swrite>:
 80051f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80051fa:	461f      	mov	r7, r3
 80051fc:	898b      	ldrh	r3, [r1, #12]
 80051fe:	4605      	mov	r5, r0
 8005200:	05db      	lsls	r3, r3, #23
 8005202:	460c      	mov	r4, r1
 8005204:	4616      	mov	r6, r2
 8005206:	d505      	bpl.n	8005214 <__swrite+0x1e>
 8005208:	2302      	movs	r3, #2
 800520a:	2200      	movs	r2, #0
 800520c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005210:	f000 f852 	bl	80052b8 <_lseek_r>
 8005214:	89a3      	ldrh	r3, [r4, #12]
 8005216:	4632      	mov	r2, r6
 8005218:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800521c:	81a3      	strh	r3, [r4, #12]
 800521e:	4628      	mov	r0, r5
 8005220:	463b      	mov	r3, r7
 8005222:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005226:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800522a:	f000 b869 	b.w	8005300 <_write_r>

0800522e <__sseek>:
 800522e:	b510      	push	{r4, lr}
 8005230:	460c      	mov	r4, r1
 8005232:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005236:	f000 f83f 	bl	80052b8 <_lseek_r>
 800523a:	1c43      	adds	r3, r0, #1
 800523c:	89a3      	ldrh	r3, [r4, #12]
 800523e:	bf15      	itete	ne
 8005240:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005242:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005246:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800524a:	81a3      	strheq	r3, [r4, #12]
 800524c:	bf18      	it	ne
 800524e:	81a3      	strhne	r3, [r4, #12]
 8005250:	bd10      	pop	{r4, pc}

08005252 <__sclose>:
 8005252:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005256:	f000 b81f 	b.w	8005298 <_close_r>

0800525a <memset>:
 800525a:	4603      	mov	r3, r0
 800525c:	4402      	add	r2, r0
 800525e:	4293      	cmp	r3, r2
 8005260:	d100      	bne.n	8005264 <memset+0xa>
 8005262:	4770      	bx	lr
 8005264:	f803 1b01 	strb.w	r1, [r3], #1
 8005268:	e7f9      	b.n	800525e <memset+0x4>

0800526a <strncmp>:
 800526a:	b510      	push	{r4, lr}
 800526c:	b16a      	cbz	r2, 800528a <strncmp+0x20>
 800526e:	3901      	subs	r1, #1
 8005270:	1884      	adds	r4, r0, r2
 8005272:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005276:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800527a:	429a      	cmp	r2, r3
 800527c:	d103      	bne.n	8005286 <strncmp+0x1c>
 800527e:	42a0      	cmp	r0, r4
 8005280:	d001      	beq.n	8005286 <strncmp+0x1c>
 8005282:	2a00      	cmp	r2, #0
 8005284:	d1f5      	bne.n	8005272 <strncmp+0x8>
 8005286:	1ad0      	subs	r0, r2, r3
 8005288:	bd10      	pop	{r4, pc}
 800528a:	4610      	mov	r0, r2
 800528c:	e7fc      	b.n	8005288 <strncmp+0x1e>
	...

08005290 <_localeconv_r>:
 8005290:	4800      	ldr	r0, [pc, #0]	@ (8005294 <_localeconv_r+0x4>)
 8005292:	4770      	bx	lr
 8005294:	20000184 	.word	0x20000184

08005298 <_close_r>:
 8005298:	b538      	push	{r3, r4, r5, lr}
 800529a:	2300      	movs	r3, #0
 800529c:	4d05      	ldr	r5, [pc, #20]	@ (80052b4 <_close_r+0x1c>)
 800529e:	4604      	mov	r4, r0
 80052a0:	4608      	mov	r0, r1
 80052a2:	602b      	str	r3, [r5, #0]
 80052a4:	f7fd fe3f 	bl	8002f26 <_close>
 80052a8:	1c43      	adds	r3, r0, #1
 80052aa:	d102      	bne.n	80052b2 <_close_r+0x1a>
 80052ac:	682b      	ldr	r3, [r5, #0]
 80052ae:	b103      	cbz	r3, 80052b2 <_close_r+0x1a>
 80052b0:	6023      	str	r3, [r4, #0]
 80052b2:	bd38      	pop	{r3, r4, r5, pc}
 80052b4:	200005d4 	.word	0x200005d4

080052b8 <_lseek_r>:
 80052b8:	b538      	push	{r3, r4, r5, lr}
 80052ba:	4604      	mov	r4, r0
 80052bc:	4608      	mov	r0, r1
 80052be:	4611      	mov	r1, r2
 80052c0:	2200      	movs	r2, #0
 80052c2:	4d05      	ldr	r5, [pc, #20]	@ (80052d8 <_lseek_r+0x20>)
 80052c4:	602a      	str	r2, [r5, #0]
 80052c6:	461a      	mov	r2, r3
 80052c8:	f7fd fe51 	bl	8002f6e <_lseek>
 80052cc:	1c43      	adds	r3, r0, #1
 80052ce:	d102      	bne.n	80052d6 <_lseek_r+0x1e>
 80052d0:	682b      	ldr	r3, [r5, #0]
 80052d2:	b103      	cbz	r3, 80052d6 <_lseek_r+0x1e>
 80052d4:	6023      	str	r3, [r4, #0]
 80052d6:	bd38      	pop	{r3, r4, r5, pc}
 80052d8:	200005d4 	.word	0x200005d4

080052dc <_read_r>:
 80052dc:	b538      	push	{r3, r4, r5, lr}
 80052de:	4604      	mov	r4, r0
 80052e0:	4608      	mov	r0, r1
 80052e2:	4611      	mov	r1, r2
 80052e4:	2200      	movs	r2, #0
 80052e6:	4d05      	ldr	r5, [pc, #20]	@ (80052fc <_read_r+0x20>)
 80052e8:	602a      	str	r2, [r5, #0]
 80052ea:	461a      	mov	r2, r3
 80052ec:	f7fd fde2 	bl	8002eb4 <_read>
 80052f0:	1c43      	adds	r3, r0, #1
 80052f2:	d102      	bne.n	80052fa <_read_r+0x1e>
 80052f4:	682b      	ldr	r3, [r5, #0]
 80052f6:	b103      	cbz	r3, 80052fa <_read_r+0x1e>
 80052f8:	6023      	str	r3, [r4, #0]
 80052fa:	bd38      	pop	{r3, r4, r5, pc}
 80052fc:	200005d4 	.word	0x200005d4

08005300 <_write_r>:
 8005300:	b538      	push	{r3, r4, r5, lr}
 8005302:	4604      	mov	r4, r0
 8005304:	4608      	mov	r0, r1
 8005306:	4611      	mov	r1, r2
 8005308:	2200      	movs	r2, #0
 800530a:	4d05      	ldr	r5, [pc, #20]	@ (8005320 <_write_r+0x20>)
 800530c:	602a      	str	r2, [r5, #0]
 800530e:	461a      	mov	r2, r3
 8005310:	f7fd fded 	bl	8002eee <_write>
 8005314:	1c43      	adds	r3, r0, #1
 8005316:	d102      	bne.n	800531e <_write_r+0x1e>
 8005318:	682b      	ldr	r3, [r5, #0]
 800531a:	b103      	cbz	r3, 800531e <_write_r+0x1e>
 800531c:	6023      	str	r3, [r4, #0]
 800531e:	bd38      	pop	{r3, r4, r5, pc}
 8005320:	200005d4 	.word	0x200005d4

08005324 <__errno>:
 8005324:	4b01      	ldr	r3, [pc, #4]	@ (800532c <__errno+0x8>)
 8005326:	6818      	ldr	r0, [r3, #0]
 8005328:	4770      	bx	lr
 800532a:	bf00      	nop
 800532c:	20000044 	.word	0x20000044

08005330 <__libc_init_array>:
 8005330:	b570      	push	{r4, r5, r6, lr}
 8005332:	2600      	movs	r6, #0
 8005334:	4d0c      	ldr	r5, [pc, #48]	@ (8005368 <__libc_init_array+0x38>)
 8005336:	4c0d      	ldr	r4, [pc, #52]	@ (800536c <__libc_init_array+0x3c>)
 8005338:	1b64      	subs	r4, r4, r5
 800533a:	10a4      	asrs	r4, r4, #2
 800533c:	42a6      	cmp	r6, r4
 800533e:	d109      	bne.n	8005354 <__libc_init_array+0x24>
 8005340:	f002 ff7e 	bl	8008240 <_init>
 8005344:	2600      	movs	r6, #0
 8005346:	4d0a      	ldr	r5, [pc, #40]	@ (8005370 <__libc_init_array+0x40>)
 8005348:	4c0a      	ldr	r4, [pc, #40]	@ (8005374 <__libc_init_array+0x44>)
 800534a:	1b64      	subs	r4, r4, r5
 800534c:	10a4      	asrs	r4, r4, #2
 800534e:	42a6      	cmp	r6, r4
 8005350:	d105      	bne.n	800535e <__libc_init_array+0x2e>
 8005352:	bd70      	pop	{r4, r5, r6, pc}
 8005354:	f855 3b04 	ldr.w	r3, [r5], #4
 8005358:	4798      	blx	r3
 800535a:	3601      	adds	r6, #1
 800535c:	e7ee      	b.n	800533c <__libc_init_array+0xc>
 800535e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005362:	4798      	blx	r3
 8005364:	3601      	adds	r6, #1
 8005366:	e7f2      	b.n	800534e <__libc_init_array+0x1e>
 8005368:	080086a8 	.word	0x080086a8
 800536c:	080086a8 	.word	0x080086a8
 8005370:	080086a8 	.word	0x080086a8
 8005374:	080086ac 	.word	0x080086ac

08005378 <__retarget_lock_init_recursive>:
 8005378:	4770      	bx	lr

0800537a <__retarget_lock_acquire_recursive>:
 800537a:	4770      	bx	lr

0800537c <__retarget_lock_release_recursive>:
 800537c:	4770      	bx	lr

0800537e <memchr>:
 800537e:	4603      	mov	r3, r0
 8005380:	b510      	push	{r4, lr}
 8005382:	b2c9      	uxtb	r1, r1
 8005384:	4402      	add	r2, r0
 8005386:	4293      	cmp	r3, r2
 8005388:	4618      	mov	r0, r3
 800538a:	d101      	bne.n	8005390 <memchr+0x12>
 800538c:	2000      	movs	r0, #0
 800538e:	e003      	b.n	8005398 <memchr+0x1a>
 8005390:	7804      	ldrb	r4, [r0, #0]
 8005392:	3301      	adds	r3, #1
 8005394:	428c      	cmp	r4, r1
 8005396:	d1f6      	bne.n	8005386 <memchr+0x8>
 8005398:	bd10      	pop	{r4, pc}

0800539a <quorem>:
 800539a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800539e:	6903      	ldr	r3, [r0, #16]
 80053a0:	690c      	ldr	r4, [r1, #16]
 80053a2:	4607      	mov	r7, r0
 80053a4:	42a3      	cmp	r3, r4
 80053a6:	db7e      	blt.n	80054a6 <quorem+0x10c>
 80053a8:	3c01      	subs	r4, #1
 80053aa:	00a3      	lsls	r3, r4, #2
 80053ac:	f100 0514 	add.w	r5, r0, #20
 80053b0:	f101 0814 	add.w	r8, r1, #20
 80053b4:	9300      	str	r3, [sp, #0]
 80053b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80053ba:	9301      	str	r3, [sp, #4]
 80053bc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80053c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80053c4:	3301      	adds	r3, #1
 80053c6:	429a      	cmp	r2, r3
 80053c8:	fbb2 f6f3 	udiv	r6, r2, r3
 80053cc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80053d0:	d32e      	bcc.n	8005430 <quorem+0x96>
 80053d2:	f04f 0a00 	mov.w	sl, #0
 80053d6:	46c4      	mov	ip, r8
 80053d8:	46ae      	mov	lr, r5
 80053da:	46d3      	mov	fp, sl
 80053dc:	f85c 3b04 	ldr.w	r3, [ip], #4
 80053e0:	b298      	uxth	r0, r3
 80053e2:	fb06 a000 	mla	r0, r6, r0, sl
 80053e6:	0c1b      	lsrs	r3, r3, #16
 80053e8:	0c02      	lsrs	r2, r0, #16
 80053ea:	fb06 2303 	mla	r3, r6, r3, r2
 80053ee:	f8de 2000 	ldr.w	r2, [lr]
 80053f2:	b280      	uxth	r0, r0
 80053f4:	b292      	uxth	r2, r2
 80053f6:	1a12      	subs	r2, r2, r0
 80053f8:	445a      	add	r2, fp
 80053fa:	f8de 0000 	ldr.w	r0, [lr]
 80053fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005402:	b29b      	uxth	r3, r3
 8005404:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005408:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800540c:	b292      	uxth	r2, r2
 800540e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005412:	45e1      	cmp	r9, ip
 8005414:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005418:	f84e 2b04 	str.w	r2, [lr], #4
 800541c:	d2de      	bcs.n	80053dc <quorem+0x42>
 800541e:	9b00      	ldr	r3, [sp, #0]
 8005420:	58eb      	ldr	r3, [r5, r3]
 8005422:	b92b      	cbnz	r3, 8005430 <quorem+0x96>
 8005424:	9b01      	ldr	r3, [sp, #4]
 8005426:	3b04      	subs	r3, #4
 8005428:	429d      	cmp	r5, r3
 800542a:	461a      	mov	r2, r3
 800542c:	d32f      	bcc.n	800548e <quorem+0xf4>
 800542e:	613c      	str	r4, [r7, #16]
 8005430:	4638      	mov	r0, r7
 8005432:	f001 f97b 	bl	800672c <__mcmp>
 8005436:	2800      	cmp	r0, #0
 8005438:	db25      	blt.n	8005486 <quorem+0xec>
 800543a:	4629      	mov	r1, r5
 800543c:	2000      	movs	r0, #0
 800543e:	f858 2b04 	ldr.w	r2, [r8], #4
 8005442:	f8d1 c000 	ldr.w	ip, [r1]
 8005446:	fa1f fe82 	uxth.w	lr, r2
 800544a:	fa1f f38c 	uxth.w	r3, ip
 800544e:	eba3 030e 	sub.w	r3, r3, lr
 8005452:	4403      	add	r3, r0
 8005454:	0c12      	lsrs	r2, r2, #16
 8005456:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800545a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800545e:	b29b      	uxth	r3, r3
 8005460:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005464:	45c1      	cmp	r9, r8
 8005466:	ea4f 4022 	mov.w	r0, r2, asr #16
 800546a:	f841 3b04 	str.w	r3, [r1], #4
 800546e:	d2e6      	bcs.n	800543e <quorem+0xa4>
 8005470:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005474:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005478:	b922      	cbnz	r2, 8005484 <quorem+0xea>
 800547a:	3b04      	subs	r3, #4
 800547c:	429d      	cmp	r5, r3
 800547e:	461a      	mov	r2, r3
 8005480:	d30b      	bcc.n	800549a <quorem+0x100>
 8005482:	613c      	str	r4, [r7, #16]
 8005484:	3601      	adds	r6, #1
 8005486:	4630      	mov	r0, r6
 8005488:	b003      	add	sp, #12
 800548a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800548e:	6812      	ldr	r2, [r2, #0]
 8005490:	3b04      	subs	r3, #4
 8005492:	2a00      	cmp	r2, #0
 8005494:	d1cb      	bne.n	800542e <quorem+0x94>
 8005496:	3c01      	subs	r4, #1
 8005498:	e7c6      	b.n	8005428 <quorem+0x8e>
 800549a:	6812      	ldr	r2, [r2, #0]
 800549c:	3b04      	subs	r3, #4
 800549e:	2a00      	cmp	r2, #0
 80054a0:	d1ef      	bne.n	8005482 <quorem+0xe8>
 80054a2:	3c01      	subs	r4, #1
 80054a4:	e7ea      	b.n	800547c <quorem+0xe2>
 80054a6:	2000      	movs	r0, #0
 80054a8:	e7ee      	b.n	8005488 <quorem+0xee>
 80054aa:	0000      	movs	r0, r0
 80054ac:	0000      	movs	r0, r0
	...

080054b0 <_dtoa_r>:
 80054b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054b4:	4614      	mov	r4, r2
 80054b6:	461d      	mov	r5, r3
 80054b8:	69c7      	ldr	r7, [r0, #28]
 80054ba:	b097      	sub	sp, #92	@ 0x5c
 80054bc:	4683      	mov	fp, r0
 80054be:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80054c2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80054c4:	b97f      	cbnz	r7, 80054e6 <_dtoa_r+0x36>
 80054c6:	2010      	movs	r0, #16
 80054c8:	f000 fe02 	bl	80060d0 <malloc>
 80054cc:	4602      	mov	r2, r0
 80054ce:	f8cb 001c 	str.w	r0, [fp, #28]
 80054d2:	b920      	cbnz	r0, 80054de <_dtoa_r+0x2e>
 80054d4:	21ef      	movs	r1, #239	@ 0xef
 80054d6:	4ba8      	ldr	r3, [pc, #672]	@ (8005778 <_dtoa_r+0x2c8>)
 80054d8:	48a8      	ldr	r0, [pc, #672]	@ (800577c <_dtoa_r+0x2cc>)
 80054da:	f001 fc67 	bl	8006dac <__assert_func>
 80054de:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80054e2:	6007      	str	r7, [r0, #0]
 80054e4:	60c7      	str	r7, [r0, #12]
 80054e6:	f8db 301c 	ldr.w	r3, [fp, #28]
 80054ea:	6819      	ldr	r1, [r3, #0]
 80054ec:	b159      	cbz	r1, 8005506 <_dtoa_r+0x56>
 80054ee:	685a      	ldr	r2, [r3, #4]
 80054f0:	2301      	movs	r3, #1
 80054f2:	4093      	lsls	r3, r2
 80054f4:	604a      	str	r2, [r1, #4]
 80054f6:	608b      	str	r3, [r1, #8]
 80054f8:	4658      	mov	r0, fp
 80054fa:	f000 fedf 	bl	80062bc <_Bfree>
 80054fe:	2200      	movs	r2, #0
 8005500:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005504:	601a      	str	r2, [r3, #0]
 8005506:	1e2b      	subs	r3, r5, #0
 8005508:	bfaf      	iteee	ge
 800550a:	2300      	movge	r3, #0
 800550c:	2201      	movlt	r2, #1
 800550e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005512:	9303      	strlt	r3, [sp, #12]
 8005514:	bfa8      	it	ge
 8005516:	6033      	strge	r3, [r6, #0]
 8005518:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800551c:	4b98      	ldr	r3, [pc, #608]	@ (8005780 <_dtoa_r+0x2d0>)
 800551e:	bfb8      	it	lt
 8005520:	6032      	strlt	r2, [r6, #0]
 8005522:	ea33 0308 	bics.w	r3, r3, r8
 8005526:	d112      	bne.n	800554e <_dtoa_r+0x9e>
 8005528:	f242 730f 	movw	r3, #9999	@ 0x270f
 800552c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800552e:	6013      	str	r3, [r2, #0]
 8005530:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005534:	4323      	orrs	r3, r4
 8005536:	f000 8550 	beq.w	8005fda <_dtoa_r+0xb2a>
 800553a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800553c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8005784 <_dtoa_r+0x2d4>
 8005540:	2b00      	cmp	r3, #0
 8005542:	f000 8552 	beq.w	8005fea <_dtoa_r+0xb3a>
 8005546:	f10a 0303 	add.w	r3, sl, #3
 800554a:	f000 bd4c 	b.w	8005fe6 <_dtoa_r+0xb36>
 800554e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005552:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005556:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800555a:	2200      	movs	r2, #0
 800555c:	2300      	movs	r3, #0
 800555e:	f7fb fa23 	bl	80009a8 <__aeabi_dcmpeq>
 8005562:	4607      	mov	r7, r0
 8005564:	b158      	cbz	r0, 800557e <_dtoa_r+0xce>
 8005566:	2301      	movs	r3, #1
 8005568:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800556a:	6013      	str	r3, [r2, #0]
 800556c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800556e:	b113      	cbz	r3, 8005576 <_dtoa_r+0xc6>
 8005570:	4b85      	ldr	r3, [pc, #532]	@ (8005788 <_dtoa_r+0x2d8>)
 8005572:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005574:	6013      	str	r3, [r2, #0]
 8005576:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800578c <_dtoa_r+0x2dc>
 800557a:	f000 bd36 	b.w	8005fea <_dtoa_r+0xb3a>
 800557e:	ab14      	add	r3, sp, #80	@ 0x50
 8005580:	9301      	str	r3, [sp, #4]
 8005582:	ab15      	add	r3, sp, #84	@ 0x54
 8005584:	9300      	str	r3, [sp, #0]
 8005586:	4658      	mov	r0, fp
 8005588:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800558c:	f001 f97e 	bl	800688c <__d2b>
 8005590:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005594:	4681      	mov	r9, r0
 8005596:	2e00      	cmp	r6, #0
 8005598:	d077      	beq.n	800568a <_dtoa_r+0x1da>
 800559a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800559e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80055a0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80055a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80055a8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80055ac:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80055b0:	9712      	str	r7, [sp, #72]	@ 0x48
 80055b2:	4619      	mov	r1, r3
 80055b4:	2200      	movs	r2, #0
 80055b6:	4b76      	ldr	r3, [pc, #472]	@ (8005790 <_dtoa_r+0x2e0>)
 80055b8:	f7fa fdd6 	bl	8000168 <__aeabi_dsub>
 80055bc:	a368      	add	r3, pc, #416	@ (adr r3, 8005760 <_dtoa_r+0x2b0>)
 80055be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c2:	f7fa ff89 	bl	80004d8 <__aeabi_dmul>
 80055c6:	a368      	add	r3, pc, #416	@ (adr r3, 8005768 <_dtoa_r+0x2b8>)
 80055c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055cc:	f7fa fdce 	bl	800016c <__adddf3>
 80055d0:	4604      	mov	r4, r0
 80055d2:	4630      	mov	r0, r6
 80055d4:	460d      	mov	r5, r1
 80055d6:	f7fa ff15 	bl	8000404 <__aeabi_i2d>
 80055da:	a365      	add	r3, pc, #404	@ (adr r3, 8005770 <_dtoa_r+0x2c0>)
 80055dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055e0:	f7fa ff7a 	bl	80004d8 <__aeabi_dmul>
 80055e4:	4602      	mov	r2, r0
 80055e6:	460b      	mov	r3, r1
 80055e8:	4620      	mov	r0, r4
 80055ea:	4629      	mov	r1, r5
 80055ec:	f7fa fdbe 	bl	800016c <__adddf3>
 80055f0:	4604      	mov	r4, r0
 80055f2:	460d      	mov	r5, r1
 80055f4:	f7fb fa20 	bl	8000a38 <__aeabi_d2iz>
 80055f8:	2200      	movs	r2, #0
 80055fa:	4607      	mov	r7, r0
 80055fc:	2300      	movs	r3, #0
 80055fe:	4620      	mov	r0, r4
 8005600:	4629      	mov	r1, r5
 8005602:	f7fb f9db 	bl	80009bc <__aeabi_dcmplt>
 8005606:	b140      	cbz	r0, 800561a <_dtoa_r+0x16a>
 8005608:	4638      	mov	r0, r7
 800560a:	f7fa fefb 	bl	8000404 <__aeabi_i2d>
 800560e:	4622      	mov	r2, r4
 8005610:	462b      	mov	r3, r5
 8005612:	f7fb f9c9 	bl	80009a8 <__aeabi_dcmpeq>
 8005616:	b900      	cbnz	r0, 800561a <_dtoa_r+0x16a>
 8005618:	3f01      	subs	r7, #1
 800561a:	2f16      	cmp	r7, #22
 800561c:	d853      	bhi.n	80056c6 <_dtoa_r+0x216>
 800561e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005622:	4b5c      	ldr	r3, [pc, #368]	@ (8005794 <_dtoa_r+0x2e4>)
 8005624:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800562c:	f7fb f9c6 	bl	80009bc <__aeabi_dcmplt>
 8005630:	2800      	cmp	r0, #0
 8005632:	d04a      	beq.n	80056ca <_dtoa_r+0x21a>
 8005634:	2300      	movs	r3, #0
 8005636:	3f01      	subs	r7, #1
 8005638:	930f      	str	r3, [sp, #60]	@ 0x3c
 800563a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800563c:	1b9b      	subs	r3, r3, r6
 800563e:	1e5a      	subs	r2, r3, #1
 8005640:	bf46      	itte	mi
 8005642:	f1c3 0801 	rsbmi	r8, r3, #1
 8005646:	2300      	movmi	r3, #0
 8005648:	f04f 0800 	movpl.w	r8, #0
 800564c:	9209      	str	r2, [sp, #36]	@ 0x24
 800564e:	bf48      	it	mi
 8005650:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005652:	2f00      	cmp	r7, #0
 8005654:	db3b      	blt.n	80056ce <_dtoa_r+0x21e>
 8005656:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005658:	970e      	str	r7, [sp, #56]	@ 0x38
 800565a:	443b      	add	r3, r7
 800565c:	9309      	str	r3, [sp, #36]	@ 0x24
 800565e:	2300      	movs	r3, #0
 8005660:	930a      	str	r3, [sp, #40]	@ 0x28
 8005662:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005664:	2b09      	cmp	r3, #9
 8005666:	d866      	bhi.n	8005736 <_dtoa_r+0x286>
 8005668:	2b05      	cmp	r3, #5
 800566a:	bfc4      	itt	gt
 800566c:	3b04      	subgt	r3, #4
 800566e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005670:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005672:	bfc8      	it	gt
 8005674:	2400      	movgt	r4, #0
 8005676:	f1a3 0302 	sub.w	r3, r3, #2
 800567a:	bfd8      	it	le
 800567c:	2401      	movle	r4, #1
 800567e:	2b03      	cmp	r3, #3
 8005680:	d864      	bhi.n	800574c <_dtoa_r+0x29c>
 8005682:	e8df f003 	tbb	[pc, r3]
 8005686:	382b      	.short	0x382b
 8005688:	5636      	.short	0x5636
 800568a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800568e:	441e      	add	r6, r3
 8005690:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005694:	2b20      	cmp	r3, #32
 8005696:	bfc1      	itttt	gt
 8005698:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800569c:	fa08 f803 	lslgt.w	r8, r8, r3
 80056a0:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80056a4:	fa24 f303 	lsrgt.w	r3, r4, r3
 80056a8:	bfd6      	itet	le
 80056aa:	f1c3 0320 	rsble	r3, r3, #32
 80056ae:	ea48 0003 	orrgt.w	r0, r8, r3
 80056b2:	fa04 f003 	lslle.w	r0, r4, r3
 80056b6:	f7fa fe95 	bl	80003e4 <__aeabi_ui2d>
 80056ba:	2201      	movs	r2, #1
 80056bc:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80056c0:	3e01      	subs	r6, #1
 80056c2:	9212      	str	r2, [sp, #72]	@ 0x48
 80056c4:	e775      	b.n	80055b2 <_dtoa_r+0x102>
 80056c6:	2301      	movs	r3, #1
 80056c8:	e7b6      	b.n	8005638 <_dtoa_r+0x188>
 80056ca:	900f      	str	r0, [sp, #60]	@ 0x3c
 80056cc:	e7b5      	b.n	800563a <_dtoa_r+0x18a>
 80056ce:	427b      	negs	r3, r7
 80056d0:	930a      	str	r3, [sp, #40]	@ 0x28
 80056d2:	2300      	movs	r3, #0
 80056d4:	eba8 0807 	sub.w	r8, r8, r7
 80056d8:	930e      	str	r3, [sp, #56]	@ 0x38
 80056da:	e7c2      	b.n	8005662 <_dtoa_r+0x1b2>
 80056dc:	2300      	movs	r3, #0
 80056de:	930b      	str	r3, [sp, #44]	@ 0x2c
 80056e0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	dc35      	bgt.n	8005752 <_dtoa_r+0x2a2>
 80056e6:	2301      	movs	r3, #1
 80056e8:	461a      	mov	r2, r3
 80056ea:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80056ee:	9221      	str	r2, [sp, #132]	@ 0x84
 80056f0:	e00b      	b.n	800570a <_dtoa_r+0x25a>
 80056f2:	2301      	movs	r3, #1
 80056f4:	e7f3      	b.n	80056de <_dtoa_r+0x22e>
 80056f6:	2300      	movs	r3, #0
 80056f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80056fa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80056fc:	18fb      	adds	r3, r7, r3
 80056fe:	9308      	str	r3, [sp, #32]
 8005700:	3301      	adds	r3, #1
 8005702:	2b01      	cmp	r3, #1
 8005704:	9307      	str	r3, [sp, #28]
 8005706:	bfb8      	it	lt
 8005708:	2301      	movlt	r3, #1
 800570a:	2100      	movs	r1, #0
 800570c:	2204      	movs	r2, #4
 800570e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005712:	f102 0514 	add.w	r5, r2, #20
 8005716:	429d      	cmp	r5, r3
 8005718:	d91f      	bls.n	800575a <_dtoa_r+0x2aa>
 800571a:	6041      	str	r1, [r0, #4]
 800571c:	4658      	mov	r0, fp
 800571e:	f000 fd8d 	bl	800623c <_Balloc>
 8005722:	4682      	mov	sl, r0
 8005724:	2800      	cmp	r0, #0
 8005726:	d139      	bne.n	800579c <_dtoa_r+0x2ec>
 8005728:	4602      	mov	r2, r0
 800572a:	f240 11af 	movw	r1, #431	@ 0x1af
 800572e:	4b1a      	ldr	r3, [pc, #104]	@ (8005798 <_dtoa_r+0x2e8>)
 8005730:	e6d2      	b.n	80054d8 <_dtoa_r+0x28>
 8005732:	2301      	movs	r3, #1
 8005734:	e7e0      	b.n	80056f8 <_dtoa_r+0x248>
 8005736:	2401      	movs	r4, #1
 8005738:	2300      	movs	r3, #0
 800573a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800573c:	9320      	str	r3, [sp, #128]	@ 0x80
 800573e:	f04f 33ff 	mov.w	r3, #4294967295
 8005742:	2200      	movs	r2, #0
 8005744:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005748:	2312      	movs	r3, #18
 800574a:	e7d0      	b.n	80056ee <_dtoa_r+0x23e>
 800574c:	2301      	movs	r3, #1
 800574e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005750:	e7f5      	b.n	800573e <_dtoa_r+0x28e>
 8005752:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005754:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005758:	e7d7      	b.n	800570a <_dtoa_r+0x25a>
 800575a:	3101      	adds	r1, #1
 800575c:	0052      	lsls	r2, r2, #1
 800575e:	e7d8      	b.n	8005712 <_dtoa_r+0x262>
 8005760:	636f4361 	.word	0x636f4361
 8005764:	3fd287a7 	.word	0x3fd287a7
 8005768:	8b60c8b3 	.word	0x8b60c8b3
 800576c:	3fc68a28 	.word	0x3fc68a28
 8005770:	509f79fb 	.word	0x509f79fb
 8005774:	3fd34413 	.word	0x3fd34413
 8005778:	0800833f 	.word	0x0800833f
 800577c:	08008356 	.word	0x08008356
 8005780:	7ff00000 	.word	0x7ff00000
 8005784:	0800833b 	.word	0x0800833b
 8005788:	0800830f 	.word	0x0800830f
 800578c:	0800830e 	.word	0x0800830e
 8005790:	3ff80000 	.word	0x3ff80000
 8005794:	08008450 	.word	0x08008450
 8005798:	080083ae 	.word	0x080083ae
 800579c:	f8db 301c 	ldr.w	r3, [fp, #28]
 80057a0:	6018      	str	r0, [r3, #0]
 80057a2:	9b07      	ldr	r3, [sp, #28]
 80057a4:	2b0e      	cmp	r3, #14
 80057a6:	f200 80a4 	bhi.w	80058f2 <_dtoa_r+0x442>
 80057aa:	2c00      	cmp	r4, #0
 80057ac:	f000 80a1 	beq.w	80058f2 <_dtoa_r+0x442>
 80057b0:	2f00      	cmp	r7, #0
 80057b2:	dd33      	ble.n	800581c <_dtoa_r+0x36c>
 80057b4:	4b86      	ldr	r3, [pc, #536]	@ (80059d0 <_dtoa_r+0x520>)
 80057b6:	f007 020f 	and.w	r2, r7, #15
 80057ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80057be:	05f8      	lsls	r0, r7, #23
 80057c0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80057c4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80057c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80057cc:	d516      	bpl.n	80057fc <_dtoa_r+0x34c>
 80057ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80057d2:	4b80      	ldr	r3, [pc, #512]	@ (80059d4 <_dtoa_r+0x524>)
 80057d4:	2603      	movs	r6, #3
 80057d6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80057da:	f7fa ffa7 	bl	800072c <__aeabi_ddiv>
 80057de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80057e2:	f004 040f 	and.w	r4, r4, #15
 80057e6:	4d7b      	ldr	r5, [pc, #492]	@ (80059d4 <_dtoa_r+0x524>)
 80057e8:	b954      	cbnz	r4, 8005800 <_dtoa_r+0x350>
 80057ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80057ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80057f2:	f7fa ff9b 	bl	800072c <__aeabi_ddiv>
 80057f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80057fa:	e028      	b.n	800584e <_dtoa_r+0x39e>
 80057fc:	2602      	movs	r6, #2
 80057fe:	e7f2      	b.n	80057e6 <_dtoa_r+0x336>
 8005800:	07e1      	lsls	r1, r4, #31
 8005802:	d508      	bpl.n	8005816 <_dtoa_r+0x366>
 8005804:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005808:	e9d5 2300 	ldrd	r2, r3, [r5]
 800580c:	f7fa fe64 	bl	80004d8 <__aeabi_dmul>
 8005810:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005814:	3601      	adds	r6, #1
 8005816:	1064      	asrs	r4, r4, #1
 8005818:	3508      	adds	r5, #8
 800581a:	e7e5      	b.n	80057e8 <_dtoa_r+0x338>
 800581c:	f000 80d2 	beq.w	80059c4 <_dtoa_r+0x514>
 8005820:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005824:	427c      	negs	r4, r7
 8005826:	4b6a      	ldr	r3, [pc, #424]	@ (80059d0 <_dtoa_r+0x520>)
 8005828:	f004 020f 	and.w	r2, r4, #15
 800582c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005834:	f7fa fe50 	bl	80004d8 <__aeabi_dmul>
 8005838:	2602      	movs	r6, #2
 800583a:	2300      	movs	r3, #0
 800583c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005840:	4d64      	ldr	r5, [pc, #400]	@ (80059d4 <_dtoa_r+0x524>)
 8005842:	1124      	asrs	r4, r4, #4
 8005844:	2c00      	cmp	r4, #0
 8005846:	f040 80b2 	bne.w	80059ae <_dtoa_r+0x4fe>
 800584a:	2b00      	cmp	r3, #0
 800584c:	d1d3      	bne.n	80057f6 <_dtoa_r+0x346>
 800584e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005852:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005854:	2b00      	cmp	r3, #0
 8005856:	f000 80b7 	beq.w	80059c8 <_dtoa_r+0x518>
 800585a:	2200      	movs	r2, #0
 800585c:	4620      	mov	r0, r4
 800585e:	4629      	mov	r1, r5
 8005860:	4b5d      	ldr	r3, [pc, #372]	@ (80059d8 <_dtoa_r+0x528>)
 8005862:	f7fb f8ab 	bl	80009bc <__aeabi_dcmplt>
 8005866:	2800      	cmp	r0, #0
 8005868:	f000 80ae 	beq.w	80059c8 <_dtoa_r+0x518>
 800586c:	9b07      	ldr	r3, [sp, #28]
 800586e:	2b00      	cmp	r3, #0
 8005870:	f000 80aa 	beq.w	80059c8 <_dtoa_r+0x518>
 8005874:	9b08      	ldr	r3, [sp, #32]
 8005876:	2b00      	cmp	r3, #0
 8005878:	dd37      	ble.n	80058ea <_dtoa_r+0x43a>
 800587a:	1e7b      	subs	r3, r7, #1
 800587c:	4620      	mov	r0, r4
 800587e:	9304      	str	r3, [sp, #16]
 8005880:	2200      	movs	r2, #0
 8005882:	4629      	mov	r1, r5
 8005884:	4b55      	ldr	r3, [pc, #340]	@ (80059dc <_dtoa_r+0x52c>)
 8005886:	f7fa fe27 	bl	80004d8 <__aeabi_dmul>
 800588a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800588e:	9c08      	ldr	r4, [sp, #32]
 8005890:	3601      	adds	r6, #1
 8005892:	4630      	mov	r0, r6
 8005894:	f7fa fdb6 	bl	8000404 <__aeabi_i2d>
 8005898:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800589c:	f7fa fe1c 	bl	80004d8 <__aeabi_dmul>
 80058a0:	2200      	movs	r2, #0
 80058a2:	4b4f      	ldr	r3, [pc, #316]	@ (80059e0 <_dtoa_r+0x530>)
 80058a4:	f7fa fc62 	bl	800016c <__adddf3>
 80058a8:	4605      	mov	r5, r0
 80058aa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80058ae:	2c00      	cmp	r4, #0
 80058b0:	f040 809a 	bne.w	80059e8 <_dtoa_r+0x538>
 80058b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058b8:	2200      	movs	r2, #0
 80058ba:	4b4a      	ldr	r3, [pc, #296]	@ (80059e4 <_dtoa_r+0x534>)
 80058bc:	f7fa fc54 	bl	8000168 <__aeabi_dsub>
 80058c0:	4602      	mov	r2, r0
 80058c2:	460b      	mov	r3, r1
 80058c4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80058c8:	462a      	mov	r2, r5
 80058ca:	4633      	mov	r3, r6
 80058cc:	f7fb f894 	bl	80009f8 <__aeabi_dcmpgt>
 80058d0:	2800      	cmp	r0, #0
 80058d2:	f040 828e 	bne.w	8005df2 <_dtoa_r+0x942>
 80058d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058da:	462a      	mov	r2, r5
 80058dc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80058e0:	f7fb f86c 	bl	80009bc <__aeabi_dcmplt>
 80058e4:	2800      	cmp	r0, #0
 80058e6:	f040 8127 	bne.w	8005b38 <_dtoa_r+0x688>
 80058ea:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80058ee:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80058f2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	f2c0 8163 	blt.w	8005bc0 <_dtoa_r+0x710>
 80058fa:	2f0e      	cmp	r7, #14
 80058fc:	f300 8160 	bgt.w	8005bc0 <_dtoa_r+0x710>
 8005900:	4b33      	ldr	r3, [pc, #204]	@ (80059d0 <_dtoa_r+0x520>)
 8005902:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005906:	e9d3 3400 	ldrd	r3, r4, [r3]
 800590a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800590e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005910:	2b00      	cmp	r3, #0
 8005912:	da03      	bge.n	800591c <_dtoa_r+0x46c>
 8005914:	9b07      	ldr	r3, [sp, #28]
 8005916:	2b00      	cmp	r3, #0
 8005918:	f340 8100 	ble.w	8005b1c <_dtoa_r+0x66c>
 800591c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005920:	4656      	mov	r6, sl
 8005922:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005926:	4620      	mov	r0, r4
 8005928:	4629      	mov	r1, r5
 800592a:	f7fa feff 	bl	800072c <__aeabi_ddiv>
 800592e:	f7fb f883 	bl	8000a38 <__aeabi_d2iz>
 8005932:	4680      	mov	r8, r0
 8005934:	f7fa fd66 	bl	8000404 <__aeabi_i2d>
 8005938:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800593c:	f7fa fdcc 	bl	80004d8 <__aeabi_dmul>
 8005940:	4602      	mov	r2, r0
 8005942:	460b      	mov	r3, r1
 8005944:	4620      	mov	r0, r4
 8005946:	4629      	mov	r1, r5
 8005948:	f7fa fc0e 	bl	8000168 <__aeabi_dsub>
 800594c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005950:	9d07      	ldr	r5, [sp, #28]
 8005952:	f806 4b01 	strb.w	r4, [r6], #1
 8005956:	eba6 040a 	sub.w	r4, r6, sl
 800595a:	42a5      	cmp	r5, r4
 800595c:	4602      	mov	r2, r0
 800595e:	460b      	mov	r3, r1
 8005960:	f040 8116 	bne.w	8005b90 <_dtoa_r+0x6e0>
 8005964:	f7fa fc02 	bl	800016c <__adddf3>
 8005968:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800596c:	4604      	mov	r4, r0
 800596e:	460d      	mov	r5, r1
 8005970:	f7fb f842 	bl	80009f8 <__aeabi_dcmpgt>
 8005974:	2800      	cmp	r0, #0
 8005976:	f040 80f8 	bne.w	8005b6a <_dtoa_r+0x6ba>
 800597a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800597e:	4620      	mov	r0, r4
 8005980:	4629      	mov	r1, r5
 8005982:	f7fb f811 	bl	80009a8 <__aeabi_dcmpeq>
 8005986:	b118      	cbz	r0, 8005990 <_dtoa_r+0x4e0>
 8005988:	f018 0f01 	tst.w	r8, #1
 800598c:	f040 80ed 	bne.w	8005b6a <_dtoa_r+0x6ba>
 8005990:	4649      	mov	r1, r9
 8005992:	4658      	mov	r0, fp
 8005994:	f000 fc92 	bl	80062bc <_Bfree>
 8005998:	2300      	movs	r3, #0
 800599a:	7033      	strb	r3, [r6, #0]
 800599c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800599e:	3701      	adds	r7, #1
 80059a0:	601f      	str	r7, [r3, #0]
 80059a2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	f000 8320 	beq.w	8005fea <_dtoa_r+0xb3a>
 80059aa:	601e      	str	r6, [r3, #0]
 80059ac:	e31d      	b.n	8005fea <_dtoa_r+0xb3a>
 80059ae:	07e2      	lsls	r2, r4, #31
 80059b0:	d505      	bpl.n	80059be <_dtoa_r+0x50e>
 80059b2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80059b6:	f7fa fd8f 	bl	80004d8 <__aeabi_dmul>
 80059ba:	2301      	movs	r3, #1
 80059bc:	3601      	adds	r6, #1
 80059be:	1064      	asrs	r4, r4, #1
 80059c0:	3508      	adds	r5, #8
 80059c2:	e73f      	b.n	8005844 <_dtoa_r+0x394>
 80059c4:	2602      	movs	r6, #2
 80059c6:	e742      	b.n	800584e <_dtoa_r+0x39e>
 80059c8:	9c07      	ldr	r4, [sp, #28]
 80059ca:	9704      	str	r7, [sp, #16]
 80059cc:	e761      	b.n	8005892 <_dtoa_r+0x3e2>
 80059ce:	bf00      	nop
 80059d0:	08008450 	.word	0x08008450
 80059d4:	08008428 	.word	0x08008428
 80059d8:	3ff00000 	.word	0x3ff00000
 80059dc:	40240000 	.word	0x40240000
 80059e0:	401c0000 	.word	0x401c0000
 80059e4:	40140000 	.word	0x40140000
 80059e8:	4b70      	ldr	r3, [pc, #448]	@ (8005bac <_dtoa_r+0x6fc>)
 80059ea:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80059ec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80059f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80059f4:	4454      	add	r4, sl
 80059f6:	2900      	cmp	r1, #0
 80059f8:	d045      	beq.n	8005a86 <_dtoa_r+0x5d6>
 80059fa:	2000      	movs	r0, #0
 80059fc:	496c      	ldr	r1, [pc, #432]	@ (8005bb0 <_dtoa_r+0x700>)
 80059fe:	f7fa fe95 	bl	800072c <__aeabi_ddiv>
 8005a02:	4633      	mov	r3, r6
 8005a04:	462a      	mov	r2, r5
 8005a06:	f7fa fbaf 	bl	8000168 <__aeabi_dsub>
 8005a0a:	4656      	mov	r6, sl
 8005a0c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005a10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a14:	f7fb f810 	bl	8000a38 <__aeabi_d2iz>
 8005a18:	4605      	mov	r5, r0
 8005a1a:	f7fa fcf3 	bl	8000404 <__aeabi_i2d>
 8005a1e:	4602      	mov	r2, r0
 8005a20:	460b      	mov	r3, r1
 8005a22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a26:	f7fa fb9f 	bl	8000168 <__aeabi_dsub>
 8005a2a:	4602      	mov	r2, r0
 8005a2c:	460b      	mov	r3, r1
 8005a2e:	3530      	adds	r5, #48	@ 0x30
 8005a30:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005a34:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005a38:	f806 5b01 	strb.w	r5, [r6], #1
 8005a3c:	f7fa ffbe 	bl	80009bc <__aeabi_dcmplt>
 8005a40:	2800      	cmp	r0, #0
 8005a42:	d163      	bne.n	8005b0c <_dtoa_r+0x65c>
 8005a44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a48:	2000      	movs	r0, #0
 8005a4a:	495a      	ldr	r1, [pc, #360]	@ (8005bb4 <_dtoa_r+0x704>)
 8005a4c:	f7fa fb8c 	bl	8000168 <__aeabi_dsub>
 8005a50:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005a54:	f7fa ffb2 	bl	80009bc <__aeabi_dcmplt>
 8005a58:	2800      	cmp	r0, #0
 8005a5a:	f040 8087 	bne.w	8005b6c <_dtoa_r+0x6bc>
 8005a5e:	42a6      	cmp	r6, r4
 8005a60:	f43f af43 	beq.w	80058ea <_dtoa_r+0x43a>
 8005a64:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005a68:	2200      	movs	r2, #0
 8005a6a:	4b53      	ldr	r3, [pc, #332]	@ (8005bb8 <_dtoa_r+0x708>)
 8005a6c:	f7fa fd34 	bl	80004d8 <__aeabi_dmul>
 8005a70:	2200      	movs	r2, #0
 8005a72:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005a76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a7a:	4b4f      	ldr	r3, [pc, #316]	@ (8005bb8 <_dtoa_r+0x708>)
 8005a7c:	f7fa fd2c 	bl	80004d8 <__aeabi_dmul>
 8005a80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a84:	e7c4      	b.n	8005a10 <_dtoa_r+0x560>
 8005a86:	4631      	mov	r1, r6
 8005a88:	4628      	mov	r0, r5
 8005a8a:	f7fa fd25 	bl	80004d8 <__aeabi_dmul>
 8005a8e:	4656      	mov	r6, sl
 8005a90:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005a94:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005a96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a9a:	f7fa ffcd 	bl	8000a38 <__aeabi_d2iz>
 8005a9e:	4605      	mov	r5, r0
 8005aa0:	f7fa fcb0 	bl	8000404 <__aeabi_i2d>
 8005aa4:	4602      	mov	r2, r0
 8005aa6:	460b      	mov	r3, r1
 8005aa8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005aac:	f7fa fb5c 	bl	8000168 <__aeabi_dsub>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	460b      	mov	r3, r1
 8005ab4:	3530      	adds	r5, #48	@ 0x30
 8005ab6:	f806 5b01 	strb.w	r5, [r6], #1
 8005aba:	42a6      	cmp	r6, r4
 8005abc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005ac0:	f04f 0200 	mov.w	r2, #0
 8005ac4:	d124      	bne.n	8005b10 <_dtoa_r+0x660>
 8005ac6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005aca:	4b39      	ldr	r3, [pc, #228]	@ (8005bb0 <_dtoa_r+0x700>)
 8005acc:	f7fa fb4e 	bl	800016c <__adddf3>
 8005ad0:	4602      	mov	r2, r0
 8005ad2:	460b      	mov	r3, r1
 8005ad4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ad8:	f7fa ff8e 	bl	80009f8 <__aeabi_dcmpgt>
 8005adc:	2800      	cmp	r0, #0
 8005ade:	d145      	bne.n	8005b6c <_dtoa_r+0x6bc>
 8005ae0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005ae4:	2000      	movs	r0, #0
 8005ae6:	4932      	ldr	r1, [pc, #200]	@ (8005bb0 <_dtoa_r+0x700>)
 8005ae8:	f7fa fb3e 	bl	8000168 <__aeabi_dsub>
 8005aec:	4602      	mov	r2, r0
 8005aee:	460b      	mov	r3, r1
 8005af0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005af4:	f7fa ff62 	bl	80009bc <__aeabi_dcmplt>
 8005af8:	2800      	cmp	r0, #0
 8005afa:	f43f aef6 	beq.w	80058ea <_dtoa_r+0x43a>
 8005afe:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005b00:	1e73      	subs	r3, r6, #1
 8005b02:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005b04:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005b08:	2b30      	cmp	r3, #48	@ 0x30
 8005b0a:	d0f8      	beq.n	8005afe <_dtoa_r+0x64e>
 8005b0c:	9f04      	ldr	r7, [sp, #16]
 8005b0e:	e73f      	b.n	8005990 <_dtoa_r+0x4e0>
 8005b10:	4b29      	ldr	r3, [pc, #164]	@ (8005bb8 <_dtoa_r+0x708>)
 8005b12:	f7fa fce1 	bl	80004d8 <__aeabi_dmul>
 8005b16:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b1a:	e7bc      	b.n	8005a96 <_dtoa_r+0x5e6>
 8005b1c:	d10c      	bne.n	8005b38 <_dtoa_r+0x688>
 8005b1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b22:	2200      	movs	r2, #0
 8005b24:	4b25      	ldr	r3, [pc, #148]	@ (8005bbc <_dtoa_r+0x70c>)
 8005b26:	f7fa fcd7 	bl	80004d8 <__aeabi_dmul>
 8005b2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005b2e:	f7fa ff59 	bl	80009e4 <__aeabi_dcmpge>
 8005b32:	2800      	cmp	r0, #0
 8005b34:	f000 815b 	beq.w	8005dee <_dtoa_r+0x93e>
 8005b38:	2400      	movs	r4, #0
 8005b3a:	4625      	mov	r5, r4
 8005b3c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005b3e:	4656      	mov	r6, sl
 8005b40:	43db      	mvns	r3, r3
 8005b42:	9304      	str	r3, [sp, #16]
 8005b44:	2700      	movs	r7, #0
 8005b46:	4621      	mov	r1, r4
 8005b48:	4658      	mov	r0, fp
 8005b4a:	f000 fbb7 	bl	80062bc <_Bfree>
 8005b4e:	2d00      	cmp	r5, #0
 8005b50:	d0dc      	beq.n	8005b0c <_dtoa_r+0x65c>
 8005b52:	b12f      	cbz	r7, 8005b60 <_dtoa_r+0x6b0>
 8005b54:	42af      	cmp	r7, r5
 8005b56:	d003      	beq.n	8005b60 <_dtoa_r+0x6b0>
 8005b58:	4639      	mov	r1, r7
 8005b5a:	4658      	mov	r0, fp
 8005b5c:	f000 fbae 	bl	80062bc <_Bfree>
 8005b60:	4629      	mov	r1, r5
 8005b62:	4658      	mov	r0, fp
 8005b64:	f000 fbaa 	bl	80062bc <_Bfree>
 8005b68:	e7d0      	b.n	8005b0c <_dtoa_r+0x65c>
 8005b6a:	9704      	str	r7, [sp, #16]
 8005b6c:	4633      	mov	r3, r6
 8005b6e:	461e      	mov	r6, r3
 8005b70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005b74:	2a39      	cmp	r2, #57	@ 0x39
 8005b76:	d107      	bne.n	8005b88 <_dtoa_r+0x6d8>
 8005b78:	459a      	cmp	sl, r3
 8005b7a:	d1f8      	bne.n	8005b6e <_dtoa_r+0x6be>
 8005b7c:	9a04      	ldr	r2, [sp, #16]
 8005b7e:	3201      	adds	r2, #1
 8005b80:	9204      	str	r2, [sp, #16]
 8005b82:	2230      	movs	r2, #48	@ 0x30
 8005b84:	f88a 2000 	strb.w	r2, [sl]
 8005b88:	781a      	ldrb	r2, [r3, #0]
 8005b8a:	3201      	adds	r2, #1
 8005b8c:	701a      	strb	r2, [r3, #0]
 8005b8e:	e7bd      	b.n	8005b0c <_dtoa_r+0x65c>
 8005b90:	2200      	movs	r2, #0
 8005b92:	4b09      	ldr	r3, [pc, #36]	@ (8005bb8 <_dtoa_r+0x708>)
 8005b94:	f7fa fca0 	bl	80004d8 <__aeabi_dmul>
 8005b98:	2200      	movs	r2, #0
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	4604      	mov	r4, r0
 8005b9e:	460d      	mov	r5, r1
 8005ba0:	f7fa ff02 	bl	80009a8 <__aeabi_dcmpeq>
 8005ba4:	2800      	cmp	r0, #0
 8005ba6:	f43f aebc 	beq.w	8005922 <_dtoa_r+0x472>
 8005baa:	e6f1      	b.n	8005990 <_dtoa_r+0x4e0>
 8005bac:	08008450 	.word	0x08008450
 8005bb0:	3fe00000 	.word	0x3fe00000
 8005bb4:	3ff00000 	.word	0x3ff00000
 8005bb8:	40240000 	.word	0x40240000
 8005bbc:	40140000 	.word	0x40140000
 8005bc0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005bc2:	2a00      	cmp	r2, #0
 8005bc4:	f000 80db 	beq.w	8005d7e <_dtoa_r+0x8ce>
 8005bc8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005bca:	2a01      	cmp	r2, #1
 8005bcc:	f300 80bf 	bgt.w	8005d4e <_dtoa_r+0x89e>
 8005bd0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005bd2:	2a00      	cmp	r2, #0
 8005bd4:	f000 80b7 	beq.w	8005d46 <_dtoa_r+0x896>
 8005bd8:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005bdc:	4646      	mov	r6, r8
 8005bde:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005be0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005be2:	2101      	movs	r1, #1
 8005be4:	441a      	add	r2, r3
 8005be6:	4658      	mov	r0, fp
 8005be8:	4498      	add	r8, r3
 8005bea:	9209      	str	r2, [sp, #36]	@ 0x24
 8005bec:	f000 fc1a 	bl	8006424 <__i2b>
 8005bf0:	4605      	mov	r5, r0
 8005bf2:	b15e      	cbz	r6, 8005c0c <_dtoa_r+0x75c>
 8005bf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	dd08      	ble.n	8005c0c <_dtoa_r+0x75c>
 8005bfa:	42b3      	cmp	r3, r6
 8005bfc:	bfa8      	it	ge
 8005bfe:	4633      	movge	r3, r6
 8005c00:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c02:	eba8 0803 	sub.w	r8, r8, r3
 8005c06:	1af6      	subs	r6, r6, r3
 8005c08:	1ad3      	subs	r3, r2, r3
 8005c0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c0e:	b1f3      	cbz	r3, 8005c4e <_dtoa_r+0x79e>
 8005c10:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	f000 80b7 	beq.w	8005d86 <_dtoa_r+0x8d6>
 8005c18:	b18c      	cbz	r4, 8005c3e <_dtoa_r+0x78e>
 8005c1a:	4629      	mov	r1, r5
 8005c1c:	4622      	mov	r2, r4
 8005c1e:	4658      	mov	r0, fp
 8005c20:	f000 fcbe 	bl	80065a0 <__pow5mult>
 8005c24:	464a      	mov	r2, r9
 8005c26:	4601      	mov	r1, r0
 8005c28:	4605      	mov	r5, r0
 8005c2a:	4658      	mov	r0, fp
 8005c2c:	f000 fc10 	bl	8006450 <__multiply>
 8005c30:	4649      	mov	r1, r9
 8005c32:	9004      	str	r0, [sp, #16]
 8005c34:	4658      	mov	r0, fp
 8005c36:	f000 fb41 	bl	80062bc <_Bfree>
 8005c3a:	9b04      	ldr	r3, [sp, #16]
 8005c3c:	4699      	mov	r9, r3
 8005c3e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c40:	1b1a      	subs	r2, r3, r4
 8005c42:	d004      	beq.n	8005c4e <_dtoa_r+0x79e>
 8005c44:	4649      	mov	r1, r9
 8005c46:	4658      	mov	r0, fp
 8005c48:	f000 fcaa 	bl	80065a0 <__pow5mult>
 8005c4c:	4681      	mov	r9, r0
 8005c4e:	2101      	movs	r1, #1
 8005c50:	4658      	mov	r0, fp
 8005c52:	f000 fbe7 	bl	8006424 <__i2b>
 8005c56:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005c58:	4604      	mov	r4, r0
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	f000 81c9 	beq.w	8005ff2 <_dtoa_r+0xb42>
 8005c60:	461a      	mov	r2, r3
 8005c62:	4601      	mov	r1, r0
 8005c64:	4658      	mov	r0, fp
 8005c66:	f000 fc9b 	bl	80065a0 <__pow5mult>
 8005c6a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005c6c:	4604      	mov	r4, r0
 8005c6e:	2b01      	cmp	r3, #1
 8005c70:	f300 808f 	bgt.w	8005d92 <_dtoa_r+0x8e2>
 8005c74:	9b02      	ldr	r3, [sp, #8]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	f040 8087 	bne.w	8005d8a <_dtoa_r+0x8da>
 8005c7c:	9b03      	ldr	r3, [sp, #12]
 8005c7e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	f040 8083 	bne.w	8005d8e <_dtoa_r+0x8de>
 8005c88:	9b03      	ldr	r3, [sp, #12]
 8005c8a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005c8e:	0d1b      	lsrs	r3, r3, #20
 8005c90:	051b      	lsls	r3, r3, #20
 8005c92:	b12b      	cbz	r3, 8005ca0 <_dtoa_r+0x7f0>
 8005c94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c96:	f108 0801 	add.w	r8, r8, #1
 8005c9a:	3301      	adds	r3, #1
 8005c9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ca2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	f000 81aa 	beq.w	8005ffe <_dtoa_r+0xb4e>
 8005caa:	6923      	ldr	r3, [r4, #16]
 8005cac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005cb0:	6918      	ldr	r0, [r3, #16]
 8005cb2:	f000 fb6b 	bl	800638c <__hi0bits>
 8005cb6:	f1c0 0020 	rsb	r0, r0, #32
 8005cba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cbc:	4418      	add	r0, r3
 8005cbe:	f010 001f 	ands.w	r0, r0, #31
 8005cc2:	d071      	beq.n	8005da8 <_dtoa_r+0x8f8>
 8005cc4:	f1c0 0320 	rsb	r3, r0, #32
 8005cc8:	2b04      	cmp	r3, #4
 8005cca:	dd65      	ble.n	8005d98 <_dtoa_r+0x8e8>
 8005ccc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cce:	f1c0 001c 	rsb	r0, r0, #28
 8005cd2:	4403      	add	r3, r0
 8005cd4:	4480      	add	r8, r0
 8005cd6:	4406      	add	r6, r0
 8005cd8:	9309      	str	r3, [sp, #36]	@ 0x24
 8005cda:	f1b8 0f00 	cmp.w	r8, #0
 8005cde:	dd05      	ble.n	8005cec <_dtoa_r+0x83c>
 8005ce0:	4649      	mov	r1, r9
 8005ce2:	4642      	mov	r2, r8
 8005ce4:	4658      	mov	r0, fp
 8005ce6:	f000 fcb5 	bl	8006654 <__lshift>
 8005cea:	4681      	mov	r9, r0
 8005cec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	dd05      	ble.n	8005cfe <_dtoa_r+0x84e>
 8005cf2:	4621      	mov	r1, r4
 8005cf4:	461a      	mov	r2, r3
 8005cf6:	4658      	mov	r0, fp
 8005cf8:	f000 fcac 	bl	8006654 <__lshift>
 8005cfc:	4604      	mov	r4, r0
 8005cfe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d053      	beq.n	8005dac <_dtoa_r+0x8fc>
 8005d04:	4621      	mov	r1, r4
 8005d06:	4648      	mov	r0, r9
 8005d08:	f000 fd10 	bl	800672c <__mcmp>
 8005d0c:	2800      	cmp	r0, #0
 8005d0e:	da4d      	bge.n	8005dac <_dtoa_r+0x8fc>
 8005d10:	1e7b      	subs	r3, r7, #1
 8005d12:	4649      	mov	r1, r9
 8005d14:	9304      	str	r3, [sp, #16]
 8005d16:	220a      	movs	r2, #10
 8005d18:	2300      	movs	r3, #0
 8005d1a:	4658      	mov	r0, fp
 8005d1c:	f000 faf0 	bl	8006300 <__multadd>
 8005d20:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d22:	4681      	mov	r9, r0
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	f000 816c 	beq.w	8006002 <_dtoa_r+0xb52>
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	4629      	mov	r1, r5
 8005d2e:	220a      	movs	r2, #10
 8005d30:	4658      	mov	r0, fp
 8005d32:	f000 fae5 	bl	8006300 <__multadd>
 8005d36:	9b08      	ldr	r3, [sp, #32]
 8005d38:	4605      	mov	r5, r0
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	dc61      	bgt.n	8005e02 <_dtoa_r+0x952>
 8005d3e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005d40:	2b02      	cmp	r3, #2
 8005d42:	dc3b      	bgt.n	8005dbc <_dtoa_r+0x90c>
 8005d44:	e05d      	b.n	8005e02 <_dtoa_r+0x952>
 8005d46:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005d48:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005d4c:	e746      	b.n	8005bdc <_dtoa_r+0x72c>
 8005d4e:	9b07      	ldr	r3, [sp, #28]
 8005d50:	1e5c      	subs	r4, r3, #1
 8005d52:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d54:	42a3      	cmp	r3, r4
 8005d56:	bfbf      	itttt	lt
 8005d58:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005d5a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8005d5c:	1ae3      	sublt	r3, r4, r3
 8005d5e:	18d2      	addlt	r2, r2, r3
 8005d60:	bfa8      	it	ge
 8005d62:	1b1c      	subge	r4, r3, r4
 8005d64:	9b07      	ldr	r3, [sp, #28]
 8005d66:	bfbe      	ittt	lt
 8005d68:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005d6a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8005d6c:	2400      	movlt	r4, #0
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	bfb5      	itete	lt
 8005d72:	eba8 0603 	sublt.w	r6, r8, r3
 8005d76:	4646      	movge	r6, r8
 8005d78:	2300      	movlt	r3, #0
 8005d7a:	9b07      	ldrge	r3, [sp, #28]
 8005d7c:	e730      	b.n	8005be0 <_dtoa_r+0x730>
 8005d7e:	4646      	mov	r6, r8
 8005d80:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005d82:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005d84:	e735      	b.n	8005bf2 <_dtoa_r+0x742>
 8005d86:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005d88:	e75c      	b.n	8005c44 <_dtoa_r+0x794>
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	e788      	b.n	8005ca0 <_dtoa_r+0x7f0>
 8005d8e:	9b02      	ldr	r3, [sp, #8]
 8005d90:	e786      	b.n	8005ca0 <_dtoa_r+0x7f0>
 8005d92:	2300      	movs	r3, #0
 8005d94:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d96:	e788      	b.n	8005caa <_dtoa_r+0x7fa>
 8005d98:	d09f      	beq.n	8005cda <_dtoa_r+0x82a>
 8005d9a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d9c:	331c      	adds	r3, #28
 8005d9e:	441a      	add	r2, r3
 8005da0:	4498      	add	r8, r3
 8005da2:	441e      	add	r6, r3
 8005da4:	9209      	str	r2, [sp, #36]	@ 0x24
 8005da6:	e798      	b.n	8005cda <_dtoa_r+0x82a>
 8005da8:	4603      	mov	r3, r0
 8005daa:	e7f6      	b.n	8005d9a <_dtoa_r+0x8ea>
 8005dac:	9b07      	ldr	r3, [sp, #28]
 8005dae:	9704      	str	r7, [sp, #16]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	dc20      	bgt.n	8005df6 <_dtoa_r+0x946>
 8005db4:	9308      	str	r3, [sp, #32]
 8005db6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005db8:	2b02      	cmp	r3, #2
 8005dba:	dd1e      	ble.n	8005dfa <_dtoa_r+0x94a>
 8005dbc:	9b08      	ldr	r3, [sp, #32]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	f47f aebc 	bne.w	8005b3c <_dtoa_r+0x68c>
 8005dc4:	4621      	mov	r1, r4
 8005dc6:	2205      	movs	r2, #5
 8005dc8:	4658      	mov	r0, fp
 8005dca:	f000 fa99 	bl	8006300 <__multadd>
 8005dce:	4601      	mov	r1, r0
 8005dd0:	4604      	mov	r4, r0
 8005dd2:	4648      	mov	r0, r9
 8005dd4:	f000 fcaa 	bl	800672c <__mcmp>
 8005dd8:	2800      	cmp	r0, #0
 8005dda:	f77f aeaf 	ble.w	8005b3c <_dtoa_r+0x68c>
 8005dde:	2331      	movs	r3, #49	@ 0x31
 8005de0:	4656      	mov	r6, sl
 8005de2:	f806 3b01 	strb.w	r3, [r6], #1
 8005de6:	9b04      	ldr	r3, [sp, #16]
 8005de8:	3301      	adds	r3, #1
 8005dea:	9304      	str	r3, [sp, #16]
 8005dec:	e6aa      	b.n	8005b44 <_dtoa_r+0x694>
 8005dee:	9c07      	ldr	r4, [sp, #28]
 8005df0:	9704      	str	r7, [sp, #16]
 8005df2:	4625      	mov	r5, r4
 8005df4:	e7f3      	b.n	8005dde <_dtoa_r+0x92e>
 8005df6:	9b07      	ldr	r3, [sp, #28]
 8005df8:	9308      	str	r3, [sp, #32]
 8005dfa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	f000 8104 	beq.w	800600a <_dtoa_r+0xb5a>
 8005e02:	2e00      	cmp	r6, #0
 8005e04:	dd05      	ble.n	8005e12 <_dtoa_r+0x962>
 8005e06:	4629      	mov	r1, r5
 8005e08:	4632      	mov	r2, r6
 8005e0a:	4658      	mov	r0, fp
 8005e0c:	f000 fc22 	bl	8006654 <__lshift>
 8005e10:	4605      	mov	r5, r0
 8005e12:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d05a      	beq.n	8005ece <_dtoa_r+0xa1e>
 8005e18:	4658      	mov	r0, fp
 8005e1a:	6869      	ldr	r1, [r5, #4]
 8005e1c:	f000 fa0e 	bl	800623c <_Balloc>
 8005e20:	4606      	mov	r6, r0
 8005e22:	b928      	cbnz	r0, 8005e30 <_dtoa_r+0x980>
 8005e24:	4602      	mov	r2, r0
 8005e26:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005e2a:	4b83      	ldr	r3, [pc, #524]	@ (8006038 <_dtoa_r+0xb88>)
 8005e2c:	f7ff bb54 	b.w	80054d8 <_dtoa_r+0x28>
 8005e30:	692a      	ldr	r2, [r5, #16]
 8005e32:	f105 010c 	add.w	r1, r5, #12
 8005e36:	3202      	adds	r2, #2
 8005e38:	0092      	lsls	r2, r2, #2
 8005e3a:	300c      	adds	r0, #12
 8005e3c:	f000 ffa8 	bl	8006d90 <memcpy>
 8005e40:	2201      	movs	r2, #1
 8005e42:	4631      	mov	r1, r6
 8005e44:	4658      	mov	r0, fp
 8005e46:	f000 fc05 	bl	8006654 <__lshift>
 8005e4a:	462f      	mov	r7, r5
 8005e4c:	4605      	mov	r5, r0
 8005e4e:	f10a 0301 	add.w	r3, sl, #1
 8005e52:	9307      	str	r3, [sp, #28]
 8005e54:	9b08      	ldr	r3, [sp, #32]
 8005e56:	4453      	add	r3, sl
 8005e58:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005e5a:	9b02      	ldr	r3, [sp, #8]
 8005e5c:	f003 0301 	and.w	r3, r3, #1
 8005e60:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e62:	9b07      	ldr	r3, [sp, #28]
 8005e64:	4621      	mov	r1, r4
 8005e66:	3b01      	subs	r3, #1
 8005e68:	4648      	mov	r0, r9
 8005e6a:	9302      	str	r3, [sp, #8]
 8005e6c:	f7ff fa95 	bl	800539a <quorem>
 8005e70:	4639      	mov	r1, r7
 8005e72:	9008      	str	r0, [sp, #32]
 8005e74:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005e78:	4648      	mov	r0, r9
 8005e7a:	f000 fc57 	bl	800672c <__mcmp>
 8005e7e:	462a      	mov	r2, r5
 8005e80:	9009      	str	r0, [sp, #36]	@ 0x24
 8005e82:	4621      	mov	r1, r4
 8005e84:	4658      	mov	r0, fp
 8005e86:	f000 fc6d 	bl	8006764 <__mdiff>
 8005e8a:	68c2      	ldr	r2, [r0, #12]
 8005e8c:	4606      	mov	r6, r0
 8005e8e:	bb02      	cbnz	r2, 8005ed2 <_dtoa_r+0xa22>
 8005e90:	4601      	mov	r1, r0
 8005e92:	4648      	mov	r0, r9
 8005e94:	f000 fc4a 	bl	800672c <__mcmp>
 8005e98:	4602      	mov	r2, r0
 8005e9a:	4631      	mov	r1, r6
 8005e9c:	4658      	mov	r0, fp
 8005e9e:	920c      	str	r2, [sp, #48]	@ 0x30
 8005ea0:	f000 fa0c 	bl	80062bc <_Bfree>
 8005ea4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005ea6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005ea8:	9e07      	ldr	r6, [sp, #28]
 8005eaa:	ea43 0102 	orr.w	r1, r3, r2
 8005eae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005eb0:	4319      	orrs	r1, r3
 8005eb2:	d110      	bne.n	8005ed6 <_dtoa_r+0xa26>
 8005eb4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005eb8:	d029      	beq.n	8005f0e <_dtoa_r+0xa5e>
 8005eba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	dd02      	ble.n	8005ec6 <_dtoa_r+0xa16>
 8005ec0:	9b08      	ldr	r3, [sp, #32]
 8005ec2:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005ec6:	9b02      	ldr	r3, [sp, #8]
 8005ec8:	f883 8000 	strb.w	r8, [r3]
 8005ecc:	e63b      	b.n	8005b46 <_dtoa_r+0x696>
 8005ece:	4628      	mov	r0, r5
 8005ed0:	e7bb      	b.n	8005e4a <_dtoa_r+0x99a>
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	e7e1      	b.n	8005e9a <_dtoa_r+0x9ea>
 8005ed6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	db04      	blt.n	8005ee6 <_dtoa_r+0xa36>
 8005edc:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8005ede:	430b      	orrs	r3, r1
 8005ee0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005ee2:	430b      	orrs	r3, r1
 8005ee4:	d120      	bne.n	8005f28 <_dtoa_r+0xa78>
 8005ee6:	2a00      	cmp	r2, #0
 8005ee8:	dded      	ble.n	8005ec6 <_dtoa_r+0xa16>
 8005eea:	4649      	mov	r1, r9
 8005eec:	2201      	movs	r2, #1
 8005eee:	4658      	mov	r0, fp
 8005ef0:	f000 fbb0 	bl	8006654 <__lshift>
 8005ef4:	4621      	mov	r1, r4
 8005ef6:	4681      	mov	r9, r0
 8005ef8:	f000 fc18 	bl	800672c <__mcmp>
 8005efc:	2800      	cmp	r0, #0
 8005efe:	dc03      	bgt.n	8005f08 <_dtoa_r+0xa58>
 8005f00:	d1e1      	bne.n	8005ec6 <_dtoa_r+0xa16>
 8005f02:	f018 0f01 	tst.w	r8, #1
 8005f06:	d0de      	beq.n	8005ec6 <_dtoa_r+0xa16>
 8005f08:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005f0c:	d1d8      	bne.n	8005ec0 <_dtoa_r+0xa10>
 8005f0e:	2339      	movs	r3, #57	@ 0x39
 8005f10:	9a02      	ldr	r2, [sp, #8]
 8005f12:	7013      	strb	r3, [r2, #0]
 8005f14:	4633      	mov	r3, r6
 8005f16:	461e      	mov	r6, r3
 8005f18:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005f1c:	3b01      	subs	r3, #1
 8005f1e:	2a39      	cmp	r2, #57	@ 0x39
 8005f20:	d052      	beq.n	8005fc8 <_dtoa_r+0xb18>
 8005f22:	3201      	adds	r2, #1
 8005f24:	701a      	strb	r2, [r3, #0]
 8005f26:	e60e      	b.n	8005b46 <_dtoa_r+0x696>
 8005f28:	2a00      	cmp	r2, #0
 8005f2a:	dd07      	ble.n	8005f3c <_dtoa_r+0xa8c>
 8005f2c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005f30:	d0ed      	beq.n	8005f0e <_dtoa_r+0xa5e>
 8005f32:	9a02      	ldr	r2, [sp, #8]
 8005f34:	f108 0301 	add.w	r3, r8, #1
 8005f38:	7013      	strb	r3, [r2, #0]
 8005f3a:	e604      	b.n	8005b46 <_dtoa_r+0x696>
 8005f3c:	9b07      	ldr	r3, [sp, #28]
 8005f3e:	9a07      	ldr	r2, [sp, #28]
 8005f40:	f803 8c01 	strb.w	r8, [r3, #-1]
 8005f44:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d028      	beq.n	8005f9c <_dtoa_r+0xaec>
 8005f4a:	4649      	mov	r1, r9
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	220a      	movs	r2, #10
 8005f50:	4658      	mov	r0, fp
 8005f52:	f000 f9d5 	bl	8006300 <__multadd>
 8005f56:	42af      	cmp	r7, r5
 8005f58:	4681      	mov	r9, r0
 8005f5a:	f04f 0300 	mov.w	r3, #0
 8005f5e:	f04f 020a 	mov.w	r2, #10
 8005f62:	4639      	mov	r1, r7
 8005f64:	4658      	mov	r0, fp
 8005f66:	d107      	bne.n	8005f78 <_dtoa_r+0xac8>
 8005f68:	f000 f9ca 	bl	8006300 <__multadd>
 8005f6c:	4607      	mov	r7, r0
 8005f6e:	4605      	mov	r5, r0
 8005f70:	9b07      	ldr	r3, [sp, #28]
 8005f72:	3301      	adds	r3, #1
 8005f74:	9307      	str	r3, [sp, #28]
 8005f76:	e774      	b.n	8005e62 <_dtoa_r+0x9b2>
 8005f78:	f000 f9c2 	bl	8006300 <__multadd>
 8005f7c:	4629      	mov	r1, r5
 8005f7e:	4607      	mov	r7, r0
 8005f80:	2300      	movs	r3, #0
 8005f82:	220a      	movs	r2, #10
 8005f84:	4658      	mov	r0, fp
 8005f86:	f000 f9bb 	bl	8006300 <__multadd>
 8005f8a:	4605      	mov	r5, r0
 8005f8c:	e7f0      	b.n	8005f70 <_dtoa_r+0xac0>
 8005f8e:	9b08      	ldr	r3, [sp, #32]
 8005f90:	2700      	movs	r7, #0
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	bfcc      	ite	gt
 8005f96:	461e      	movgt	r6, r3
 8005f98:	2601      	movle	r6, #1
 8005f9a:	4456      	add	r6, sl
 8005f9c:	4649      	mov	r1, r9
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	4658      	mov	r0, fp
 8005fa2:	f000 fb57 	bl	8006654 <__lshift>
 8005fa6:	4621      	mov	r1, r4
 8005fa8:	4681      	mov	r9, r0
 8005faa:	f000 fbbf 	bl	800672c <__mcmp>
 8005fae:	2800      	cmp	r0, #0
 8005fb0:	dcb0      	bgt.n	8005f14 <_dtoa_r+0xa64>
 8005fb2:	d102      	bne.n	8005fba <_dtoa_r+0xb0a>
 8005fb4:	f018 0f01 	tst.w	r8, #1
 8005fb8:	d1ac      	bne.n	8005f14 <_dtoa_r+0xa64>
 8005fba:	4633      	mov	r3, r6
 8005fbc:	461e      	mov	r6, r3
 8005fbe:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005fc2:	2a30      	cmp	r2, #48	@ 0x30
 8005fc4:	d0fa      	beq.n	8005fbc <_dtoa_r+0xb0c>
 8005fc6:	e5be      	b.n	8005b46 <_dtoa_r+0x696>
 8005fc8:	459a      	cmp	sl, r3
 8005fca:	d1a4      	bne.n	8005f16 <_dtoa_r+0xa66>
 8005fcc:	9b04      	ldr	r3, [sp, #16]
 8005fce:	3301      	adds	r3, #1
 8005fd0:	9304      	str	r3, [sp, #16]
 8005fd2:	2331      	movs	r3, #49	@ 0x31
 8005fd4:	f88a 3000 	strb.w	r3, [sl]
 8005fd8:	e5b5      	b.n	8005b46 <_dtoa_r+0x696>
 8005fda:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005fdc:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800603c <_dtoa_r+0xb8c>
 8005fe0:	b11b      	cbz	r3, 8005fea <_dtoa_r+0xb3a>
 8005fe2:	f10a 0308 	add.w	r3, sl, #8
 8005fe6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005fe8:	6013      	str	r3, [r2, #0]
 8005fea:	4650      	mov	r0, sl
 8005fec:	b017      	add	sp, #92	@ 0x5c
 8005fee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ff2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	f77f ae3d 	ble.w	8005c74 <_dtoa_r+0x7c4>
 8005ffa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ffc:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ffe:	2001      	movs	r0, #1
 8006000:	e65b      	b.n	8005cba <_dtoa_r+0x80a>
 8006002:	9b08      	ldr	r3, [sp, #32]
 8006004:	2b00      	cmp	r3, #0
 8006006:	f77f aed6 	ble.w	8005db6 <_dtoa_r+0x906>
 800600a:	4656      	mov	r6, sl
 800600c:	4621      	mov	r1, r4
 800600e:	4648      	mov	r0, r9
 8006010:	f7ff f9c3 	bl	800539a <quorem>
 8006014:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006018:	9b08      	ldr	r3, [sp, #32]
 800601a:	f806 8b01 	strb.w	r8, [r6], #1
 800601e:	eba6 020a 	sub.w	r2, r6, sl
 8006022:	4293      	cmp	r3, r2
 8006024:	ddb3      	ble.n	8005f8e <_dtoa_r+0xade>
 8006026:	4649      	mov	r1, r9
 8006028:	2300      	movs	r3, #0
 800602a:	220a      	movs	r2, #10
 800602c:	4658      	mov	r0, fp
 800602e:	f000 f967 	bl	8006300 <__multadd>
 8006032:	4681      	mov	r9, r0
 8006034:	e7ea      	b.n	800600c <_dtoa_r+0xb5c>
 8006036:	bf00      	nop
 8006038:	080083ae 	.word	0x080083ae
 800603c:	08008332 	.word	0x08008332

08006040 <_free_r>:
 8006040:	b538      	push	{r3, r4, r5, lr}
 8006042:	4605      	mov	r5, r0
 8006044:	2900      	cmp	r1, #0
 8006046:	d040      	beq.n	80060ca <_free_r+0x8a>
 8006048:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800604c:	1f0c      	subs	r4, r1, #4
 800604e:	2b00      	cmp	r3, #0
 8006050:	bfb8      	it	lt
 8006052:	18e4      	addlt	r4, r4, r3
 8006054:	f000 f8e6 	bl	8006224 <__malloc_lock>
 8006058:	4a1c      	ldr	r2, [pc, #112]	@ (80060cc <_free_r+0x8c>)
 800605a:	6813      	ldr	r3, [r2, #0]
 800605c:	b933      	cbnz	r3, 800606c <_free_r+0x2c>
 800605e:	6063      	str	r3, [r4, #4]
 8006060:	6014      	str	r4, [r2, #0]
 8006062:	4628      	mov	r0, r5
 8006064:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006068:	f000 b8e2 	b.w	8006230 <__malloc_unlock>
 800606c:	42a3      	cmp	r3, r4
 800606e:	d908      	bls.n	8006082 <_free_r+0x42>
 8006070:	6820      	ldr	r0, [r4, #0]
 8006072:	1821      	adds	r1, r4, r0
 8006074:	428b      	cmp	r3, r1
 8006076:	bf01      	itttt	eq
 8006078:	6819      	ldreq	r1, [r3, #0]
 800607a:	685b      	ldreq	r3, [r3, #4]
 800607c:	1809      	addeq	r1, r1, r0
 800607e:	6021      	streq	r1, [r4, #0]
 8006080:	e7ed      	b.n	800605e <_free_r+0x1e>
 8006082:	461a      	mov	r2, r3
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	b10b      	cbz	r3, 800608c <_free_r+0x4c>
 8006088:	42a3      	cmp	r3, r4
 800608a:	d9fa      	bls.n	8006082 <_free_r+0x42>
 800608c:	6811      	ldr	r1, [r2, #0]
 800608e:	1850      	adds	r0, r2, r1
 8006090:	42a0      	cmp	r0, r4
 8006092:	d10b      	bne.n	80060ac <_free_r+0x6c>
 8006094:	6820      	ldr	r0, [r4, #0]
 8006096:	4401      	add	r1, r0
 8006098:	1850      	adds	r0, r2, r1
 800609a:	4283      	cmp	r3, r0
 800609c:	6011      	str	r1, [r2, #0]
 800609e:	d1e0      	bne.n	8006062 <_free_r+0x22>
 80060a0:	6818      	ldr	r0, [r3, #0]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	4408      	add	r0, r1
 80060a6:	6010      	str	r0, [r2, #0]
 80060a8:	6053      	str	r3, [r2, #4]
 80060aa:	e7da      	b.n	8006062 <_free_r+0x22>
 80060ac:	d902      	bls.n	80060b4 <_free_r+0x74>
 80060ae:	230c      	movs	r3, #12
 80060b0:	602b      	str	r3, [r5, #0]
 80060b2:	e7d6      	b.n	8006062 <_free_r+0x22>
 80060b4:	6820      	ldr	r0, [r4, #0]
 80060b6:	1821      	adds	r1, r4, r0
 80060b8:	428b      	cmp	r3, r1
 80060ba:	bf01      	itttt	eq
 80060bc:	6819      	ldreq	r1, [r3, #0]
 80060be:	685b      	ldreq	r3, [r3, #4]
 80060c0:	1809      	addeq	r1, r1, r0
 80060c2:	6021      	streq	r1, [r4, #0]
 80060c4:	6063      	str	r3, [r4, #4]
 80060c6:	6054      	str	r4, [r2, #4]
 80060c8:	e7cb      	b.n	8006062 <_free_r+0x22>
 80060ca:	bd38      	pop	{r3, r4, r5, pc}
 80060cc:	200005e0 	.word	0x200005e0

080060d0 <malloc>:
 80060d0:	4b02      	ldr	r3, [pc, #8]	@ (80060dc <malloc+0xc>)
 80060d2:	4601      	mov	r1, r0
 80060d4:	6818      	ldr	r0, [r3, #0]
 80060d6:	f000 b825 	b.w	8006124 <_malloc_r>
 80060da:	bf00      	nop
 80060dc:	20000044 	.word	0x20000044

080060e0 <sbrk_aligned>:
 80060e0:	b570      	push	{r4, r5, r6, lr}
 80060e2:	4e0f      	ldr	r6, [pc, #60]	@ (8006120 <sbrk_aligned+0x40>)
 80060e4:	460c      	mov	r4, r1
 80060e6:	6831      	ldr	r1, [r6, #0]
 80060e8:	4605      	mov	r5, r0
 80060ea:	b911      	cbnz	r1, 80060f2 <sbrk_aligned+0x12>
 80060ec:	f000 fe40 	bl	8006d70 <_sbrk_r>
 80060f0:	6030      	str	r0, [r6, #0]
 80060f2:	4621      	mov	r1, r4
 80060f4:	4628      	mov	r0, r5
 80060f6:	f000 fe3b 	bl	8006d70 <_sbrk_r>
 80060fa:	1c43      	adds	r3, r0, #1
 80060fc:	d103      	bne.n	8006106 <sbrk_aligned+0x26>
 80060fe:	f04f 34ff 	mov.w	r4, #4294967295
 8006102:	4620      	mov	r0, r4
 8006104:	bd70      	pop	{r4, r5, r6, pc}
 8006106:	1cc4      	adds	r4, r0, #3
 8006108:	f024 0403 	bic.w	r4, r4, #3
 800610c:	42a0      	cmp	r0, r4
 800610e:	d0f8      	beq.n	8006102 <sbrk_aligned+0x22>
 8006110:	1a21      	subs	r1, r4, r0
 8006112:	4628      	mov	r0, r5
 8006114:	f000 fe2c 	bl	8006d70 <_sbrk_r>
 8006118:	3001      	adds	r0, #1
 800611a:	d1f2      	bne.n	8006102 <sbrk_aligned+0x22>
 800611c:	e7ef      	b.n	80060fe <sbrk_aligned+0x1e>
 800611e:	bf00      	nop
 8006120:	200005dc 	.word	0x200005dc

08006124 <_malloc_r>:
 8006124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006128:	1ccd      	adds	r5, r1, #3
 800612a:	f025 0503 	bic.w	r5, r5, #3
 800612e:	3508      	adds	r5, #8
 8006130:	2d0c      	cmp	r5, #12
 8006132:	bf38      	it	cc
 8006134:	250c      	movcc	r5, #12
 8006136:	2d00      	cmp	r5, #0
 8006138:	4606      	mov	r6, r0
 800613a:	db01      	blt.n	8006140 <_malloc_r+0x1c>
 800613c:	42a9      	cmp	r1, r5
 800613e:	d904      	bls.n	800614a <_malloc_r+0x26>
 8006140:	230c      	movs	r3, #12
 8006142:	6033      	str	r3, [r6, #0]
 8006144:	2000      	movs	r0, #0
 8006146:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800614a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006220 <_malloc_r+0xfc>
 800614e:	f000 f869 	bl	8006224 <__malloc_lock>
 8006152:	f8d8 3000 	ldr.w	r3, [r8]
 8006156:	461c      	mov	r4, r3
 8006158:	bb44      	cbnz	r4, 80061ac <_malloc_r+0x88>
 800615a:	4629      	mov	r1, r5
 800615c:	4630      	mov	r0, r6
 800615e:	f7ff ffbf 	bl	80060e0 <sbrk_aligned>
 8006162:	1c43      	adds	r3, r0, #1
 8006164:	4604      	mov	r4, r0
 8006166:	d158      	bne.n	800621a <_malloc_r+0xf6>
 8006168:	f8d8 4000 	ldr.w	r4, [r8]
 800616c:	4627      	mov	r7, r4
 800616e:	2f00      	cmp	r7, #0
 8006170:	d143      	bne.n	80061fa <_malloc_r+0xd6>
 8006172:	2c00      	cmp	r4, #0
 8006174:	d04b      	beq.n	800620e <_malloc_r+0xea>
 8006176:	6823      	ldr	r3, [r4, #0]
 8006178:	4639      	mov	r1, r7
 800617a:	4630      	mov	r0, r6
 800617c:	eb04 0903 	add.w	r9, r4, r3
 8006180:	f000 fdf6 	bl	8006d70 <_sbrk_r>
 8006184:	4581      	cmp	r9, r0
 8006186:	d142      	bne.n	800620e <_malloc_r+0xea>
 8006188:	6821      	ldr	r1, [r4, #0]
 800618a:	4630      	mov	r0, r6
 800618c:	1a6d      	subs	r5, r5, r1
 800618e:	4629      	mov	r1, r5
 8006190:	f7ff ffa6 	bl	80060e0 <sbrk_aligned>
 8006194:	3001      	adds	r0, #1
 8006196:	d03a      	beq.n	800620e <_malloc_r+0xea>
 8006198:	6823      	ldr	r3, [r4, #0]
 800619a:	442b      	add	r3, r5
 800619c:	6023      	str	r3, [r4, #0]
 800619e:	f8d8 3000 	ldr.w	r3, [r8]
 80061a2:	685a      	ldr	r2, [r3, #4]
 80061a4:	bb62      	cbnz	r2, 8006200 <_malloc_r+0xdc>
 80061a6:	f8c8 7000 	str.w	r7, [r8]
 80061aa:	e00f      	b.n	80061cc <_malloc_r+0xa8>
 80061ac:	6822      	ldr	r2, [r4, #0]
 80061ae:	1b52      	subs	r2, r2, r5
 80061b0:	d420      	bmi.n	80061f4 <_malloc_r+0xd0>
 80061b2:	2a0b      	cmp	r2, #11
 80061b4:	d917      	bls.n	80061e6 <_malloc_r+0xc2>
 80061b6:	1961      	adds	r1, r4, r5
 80061b8:	42a3      	cmp	r3, r4
 80061ba:	6025      	str	r5, [r4, #0]
 80061bc:	bf18      	it	ne
 80061be:	6059      	strne	r1, [r3, #4]
 80061c0:	6863      	ldr	r3, [r4, #4]
 80061c2:	bf08      	it	eq
 80061c4:	f8c8 1000 	streq.w	r1, [r8]
 80061c8:	5162      	str	r2, [r4, r5]
 80061ca:	604b      	str	r3, [r1, #4]
 80061cc:	4630      	mov	r0, r6
 80061ce:	f000 f82f 	bl	8006230 <__malloc_unlock>
 80061d2:	f104 000b 	add.w	r0, r4, #11
 80061d6:	1d23      	adds	r3, r4, #4
 80061d8:	f020 0007 	bic.w	r0, r0, #7
 80061dc:	1ac2      	subs	r2, r0, r3
 80061de:	bf1c      	itt	ne
 80061e0:	1a1b      	subne	r3, r3, r0
 80061e2:	50a3      	strne	r3, [r4, r2]
 80061e4:	e7af      	b.n	8006146 <_malloc_r+0x22>
 80061e6:	6862      	ldr	r2, [r4, #4]
 80061e8:	42a3      	cmp	r3, r4
 80061ea:	bf0c      	ite	eq
 80061ec:	f8c8 2000 	streq.w	r2, [r8]
 80061f0:	605a      	strne	r2, [r3, #4]
 80061f2:	e7eb      	b.n	80061cc <_malloc_r+0xa8>
 80061f4:	4623      	mov	r3, r4
 80061f6:	6864      	ldr	r4, [r4, #4]
 80061f8:	e7ae      	b.n	8006158 <_malloc_r+0x34>
 80061fa:	463c      	mov	r4, r7
 80061fc:	687f      	ldr	r7, [r7, #4]
 80061fe:	e7b6      	b.n	800616e <_malloc_r+0x4a>
 8006200:	461a      	mov	r2, r3
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	42a3      	cmp	r3, r4
 8006206:	d1fb      	bne.n	8006200 <_malloc_r+0xdc>
 8006208:	2300      	movs	r3, #0
 800620a:	6053      	str	r3, [r2, #4]
 800620c:	e7de      	b.n	80061cc <_malloc_r+0xa8>
 800620e:	230c      	movs	r3, #12
 8006210:	4630      	mov	r0, r6
 8006212:	6033      	str	r3, [r6, #0]
 8006214:	f000 f80c 	bl	8006230 <__malloc_unlock>
 8006218:	e794      	b.n	8006144 <_malloc_r+0x20>
 800621a:	6005      	str	r5, [r0, #0]
 800621c:	e7d6      	b.n	80061cc <_malloc_r+0xa8>
 800621e:	bf00      	nop
 8006220:	200005e0 	.word	0x200005e0

08006224 <__malloc_lock>:
 8006224:	4801      	ldr	r0, [pc, #4]	@ (800622c <__malloc_lock+0x8>)
 8006226:	f7ff b8a8 	b.w	800537a <__retarget_lock_acquire_recursive>
 800622a:	bf00      	nop
 800622c:	200005d8 	.word	0x200005d8

08006230 <__malloc_unlock>:
 8006230:	4801      	ldr	r0, [pc, #4]	@ (8006238 <__malloc_unlock+0x8>)
 8006232:	f7ff b8a3 	b.w	800537c <__retarget_lock_release_recursive>
 8006236:	bf00      	nop
 8006238:	200005d8 	.word	0x200005d8

0800623c <_Balloc>:
 800623c:	b570      	push	{r4, r5, r6, lr}
 800623e:	69c6      	ldr	r6, [r0, #28]
 8006240:	4604      	mov	r4, r0
 8006242:	460d      	mov	r5, r1
 8006244:	b976      	cbnz	r6, 8006264 <_Balloc+0x28>
 8006246:	2010      	movs	r0, #16
 8006248:	f7ff ff42 	bl	80060d0 <malloc>
 800624c:	4602      	mov	r2, r0
 800624e:	61e0      	str	r0, [r4, #28]
 8006250:	b920      	cbnz	r0, 800625c <_Balloc+0x20>
 8006252:	216b      	movs	r1, #107	@ 0x6b
 8006254:	4b17      	ldr	r3, [pc, #92]	@ (80062b4 <_Balloc+0x78>)
 8006256:	4818      	ldr	r0, [pc, #96]	@ (80062b8 <_Balloc+0x7c>)
 8006258:	f000 fda8 	bl	8006dac <__assert_func>
 800625c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006260:	6006      	str	r6, [r0, #0]
 8006262:	60c6      	str	r6, [r0, #12]
 8006264:	69e6      	ldr	r6, [r4, #28]
 8006266:	68f3      	ldr	r3, [r6, #12]
 8006268:	b183      	cbz	r3, 800628c <_Balloc+0x50>
 800626a:	69e3      	ldr	r3, [r4, #28]
 800626c:	68db      	ldr	r3, [r3, #12]
 800626e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006272:	b9b8      	cbnz	r0, 80062a4 <_Balloc+0x68>
 8006274:	2101      	movs	r1, #1
 8006276:	fa01 f605 	lsl.w	r6, r1, r5
 800627a:	1d72      	adds	r2, r6, #5
 800627c:	4620      	mov	r0, r4
 800627e:	0092      	lsls	r2, r2, #2
 8006280:	f000 fdb2 	bl	8006de8 <_calloc_r>
 8006284:	b160      	cbz	r0, 80062a0 <_Balloc+0x64>
 8006286:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800628a:	e00e      	b.n	80062aa <_Balloc+0x6e>
 800628c:	2221      	movs	r2, #33	@ 0x21
 800628e:	2104      	movs	r1, #4
 8006290:	4620      	mov	r0, r4
 8006292:	f000 fda9 	bl	8006de8 <_calloc_r>
 8006296:	69e3      	ldr	r3, [r4, #28]
 8006298:	60f0      	str	r0, [r6, #12]
 800629a:	68db      	ldr	r3, [r3, #12]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d1e4      	bne.n	800626a <_Balloc+0x2e>
 80062a0:	2000      	movs	r0, #0
 80062a2:	bd70      	pop	{r4, r5, r6, pc}
 80062a4:	6802      	ldr	r2, [r0, #0]
 80062a6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80062aa:	2300      	movs	r3, #0
 80062ac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80062b0:	e7f7      	b.n	80062a2 <_Balloc+0x66>
 80062b2:	bf00      	nop
 80062b4:	0800833f 	.word	0x0800833f
 80062b8:	080083bf 	.word	0x080083bf

080062bc <_Bfree>:
 80062bc:	b570      	push	{r4, r5, r6, lr}
 80062be:	69c6      	ldr	r6, [r0, #28]
 80062c0:	4605      	mov	r5, r0
 80062c2:	460c      	mov	r4, r1
 80062c4:	b976      	cbnz	r6, 80062e4 <_Bfree+0x28>
 80062c6:	2010      	movs	r0, #16
 80062c8:	f7ff ff02 	bl	80060d0 <malloc>
 80062cc:	4602      	mov	r2, r0
 80062ce:	61e8      	str	r0, [r5, #28]
 80062d0:	b920      	cbnz	r0, 80062dc <_Bfree+0x20>
 80062d2:	218f      	movs	r1, #143	@ 0x8f
 80062d4:	4b08      	ldr	r3, [pc, #32]	@ (80062f8 <_Bfree+0x3c>)
 80062d6:	4809      	ldr	r0, [pc, #36]	@ (80062fc <_Bfree+0x40>)
 80062d8:	f000 fd68 	bl	8006dac <__assert_func>
 80062dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80062e0:	6006      	str	r6, [r0, #0]
 80062e2:	60c6      	str	r6, [r0, #12]
 80062e4:	b13c      	cbz	r4, 80062f6 <_Bfree+0x3a>
 80062e6:	69eb      	ldr	r3, [r5, #28]
 80062e8:	6862      	ldr	r2, [r4, #4]
 80062ea:	68db      	ldr	r3, [r3, #12]
 80062ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80062f0:	6021      	str	r1, [r4, #0]
 80062f2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80062f6:	bd70      	pop	{r4, r5, r6, pc}
 80062f8:	0800833f 	.word	0x0800833f
 80062fc:	080083bf 	.word	0x080083bf

08006300 <__multadd>:
 8006300:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006304:	4607      	mov	r7, r0
 8006306:	460c      	mov	r4, r1
 8006308:	461e      	mov	r6, r3
 800630a:	2000      	movs	r0, #0
 800630c:	690d      	ldr	r5, [r1, #16]
 800630e:	f101 0c14 	add.w	ip, r1, #20
 8006312:	f8dc 3000 	ldr.w	r3, [ip]
 8006316:	3001      	adds	r0, #1
 8006318:	b299      	uxth	r1, r3
 800631a:	fb02 6101 	mla	r1, r2, r1, r6
 800631e:	0c1e      	lsrs	r6, r3, #16
 8006320:	0c0b      	lsrs	r3, r1, #16
 8006322:	fb02 3306 	mla	r3, r2, r6, r3
 8006326:	b289      	uxth	r1, r1
 8006328:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800632c:	4285      	cmp	r5, r0
 800632e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006332:	f84c 1b04 	str.w	r1, [ip], #4
 8006336:	dcec      	bgt.n	8006312 <__multadd+0x12>
 8006338:	b30e      	cbz	r6, 800637e <__multadd+0x7e>
 800633a:	68a3      	ldr	r3, [r4, #8]
 800633c:	42ab      	cmp	r3, r5
 800633e:	dc19      	bgt.n	8006374 <__multadd+0x74>
 8006340:	6861      	ldr	r1, [r4, #4]
 8006342:	4638      	mov	r0, r7
 8006344:	3101      	adds	r1, #1
 8006346:	f7ff ff79 	bl	800623c <_Balloc>
 800634a:	4680      	mov	r8, r0
 800634c:	b928      	cbnz	r0, 800635a <__multadd+0x5a>
 800634e:	4602      	mov	r2, r0
 8006350:	21ba      	movs	r1, #186	@ 0xba
 8006352:	4b0c      	ldr	r3, [pc, #48]	@ (8006384 <__multadd+0x84>)
 8006354:	480c      	ldr	r0, [pc, #48]	@ (8006388 <__multadd+0x88>)
 8006356:	f000 fd29 	bl	8006dac <__assert_func>
 800635a:	6922      	ldr	r2, [r4, #16]
 800635c:	f104 010c 	add.w	r1, r4, #12
 8006360:	3202      	adds	r2, #2
 8006362:	0092      	lsls	r2, r2, #2
 8006364:	300c      	adds	r0, #12
 8006366:	f000 fd13 	bl	8006d90 <memcpy>
 800636a:	4621      	mov	r1, r4
 800636c:	4638      	mov	r0, r7
 800636e:	f7ff ffa5 	bl	80062bc <_Bfree>
 8006372:	4644      	mov	r4, r8
 8006374:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006378:	3501      	adds	r5, #1
 800637a:	615e      	str	r6, [r3, #20]
 800637c:	6125      	str	r5, [r4, #16]
 800637e:	4620      	mov	r0, r4
 8006380:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006384:	080083ae 	.word	0x080083ae
 8006388:	080083bf 	.word	0x080083bf

0800638c <__hi0bits>:
 800638c:	4603      	mov	r3, r0
 800638e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006392:	bf3a      	itte	cc
 8006394:	0403      	lslcc	r3, r0, #16
 8006396:	2010      	movcc	r0, #16
 8006398:	2000      	movcs	r0, #0
 800639a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800639e:	bf3c      	itt	cc
 80063a0:	021b      	lslcc	r3, r3, #8
 80063a2:	3008      	addcc	r0, #8
 80063a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80063a8:	bf3c      	itt	cc
 80063aa:	011b      	lslcc	r3, r3, #4
 80063ac:	3004      	addcc	r0, #4
 80063ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063b2:	bf3c      	itt	cc
 80063b4:	009b      	lslcc	r3, r3, #2
 80063b6:	3002      	addcc	r0, #2
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	db05      	blt.n	80063c8 <__hi0bits+0x3c>
 80063bc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80063c0:	f100 0001 	add.w	r0, r0, #1
 80063c4:	bf08      	it	eq
 80063c6:	2020      	moveq	r0, #32
 80063c8:	4770      	bx	lr

080063ca <__lo0bits>:
 80063ca:	6803      	ldr	r3, [r0, #0]
 80063cc:	4602      	mov	r2, r0
 80063ce:	f013 0007 	ands.w	r0, r3, #7
 80063d2:	d00b      	beq.n	80063ec <__lo0bits+0x22>
 80063d4:	07d9      	lsls	r1, r3, #31
 80063d6:	d421      	bmi.n	800641c <__lo0bits+0x52>
 80063d8:	0798      	lsls	r0, r3, #30
 80063da:	bf49      	itett	mi
 80063dc:	085b      	lsrmi	r3, r3, #1
 80063de:	089b      	lsrpl	r3, r3, #2
 80063e0:	2001      	movmi	r0, #1
 80063e2:	6013      	strmi	r3, [r2, #0]
 80063e4:	bf5c      	itt	pl
 80063e6:	2002      	movpl	r0, #2
 80063e8:	6013      	strpl	r3, [r2, #0]
 80063ea:	4770      	bx	lr
 80063ec:	b299      	uxth	r1, r3
 80063ee:	b909      	cbnz	r1, 80063f4 <__lo0bits+0x2a>
 80063f0:	2010      	movs	r0, #16
 80063f2:	0c1b      	lsrs	r3, r3, #16
 80063f4:	b2d9      	uxtb	r1, r3
 80063f6:	b909      	cbnz	r1, 80063fc <__lo0bits+0x32>
 80063f8:	3008      	adds	r0, #8
 80063fa:	0a1b      	lsrs	r3, r3, #8
 80063fc:	0719      	lsls	r1, r3, #28
 80063fe:	bf04      	itt	eq
 8006400:	091b      	lsreq	r3, r3, #4
 8006402:	3004      	addeq	r0, #4
 8006404:	0799      	lsls	r1, r3, #30
 8006406:	bf04      	itt	eq
 8006408:	089b      	lsreq	r3, r3, #2
 800640a:	3002      	addeq	r0, #2
 800640c:	07d9      	lsls	r1, r3, #31
 800640e:	d403      	bmi.n	8006418 <__lo0bits+0x4e>
 8006410:	085b      	lsrs	r3, r3, #1
 8006412:	f100 0001 	add.w	r0, r0, #1
 8006416:	d003      	beq.n	8006420 <__lo0bits+0x56>
 8006418:	6013      	str	r3, [r2, #0]
 800641a:	4770      	bx	lr
 800641c:	2000      	movs	r0, #0
 800641e:	4770      	bx	lr
 8006420:	2020      	movs	r0, #32
 8006422:	4770      	bx	lr

08006424 <__i2b>:
 8006424:	b510      	push	{r4, lr}
 8006426:	460c      	mov	r4, r1
 8006428:	2101      	movs	r1, #1
 800642a:	f7ff ff07 	bl	800623c <_Balloc>
 800642e:	4602      	mov	r2, r0
 8006430:	b928      	cbnz	r0, 800643e <__i2b+0x1a>
 8006432:	f240 1145 	movw	r1, #325	@ 0x145
 8006436:	4b04      	ldr	r3, [pc, #16]	@ (8006448 <__i2b+0x24>)
 8006438:	4804      	ldr	r0, [pc, #16]	@ (800644c <__i2b+0x28>)
 800643a:	f000 fcb7 	bl	8006dac <__assert_func>
 800643e:	2301      	movs	r3, #1
 8006440:	6144      	str	r4, [r0, #20]
 8006442:	6103      	str	r3, [r0, #16]
 8006444:	bd10      	pop	{r4, pc}
 8006446:	bf00      	nop
 8006448:	080083ae 	.word	0x080083ae
 800644c:	080083bf 	.word	0x080083bf

08006450 <__multiply>:
 8006450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006454:	4614      	mov	r4, r2
 8006456:	690a      	ldr	r2, [r1, #16]
 8006458:	6923      	ldr	r3, [r4, #16]
 800645a:	460f      	mov	r7, r1
 800645c:	429a      	cmp	r2, r3
 800645e:	bfa2      	ittt	ge
 8006460:	4623      	movge	r3, r4
 8006462:	460c      	movge	r4, r1
 8006464:	461f      	movge	r7, r3
 8006466:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800646a:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800646e:	68a3      	ldr	r3, [r4, #8]
 8006470:	6861      	ldr	r1, [r4, #4]
 8006472:	eb0a 0609 	add.w	r6, sl, r9
 8006476:	42b3      	cmp	r3, r6
 8006478:	b085      	sub	sp, #20
 800647a:	bfb8      	it	lt
 800647c:	3101      	addlt	r1, #1
 800647e:	f7ff fedd 	bl	800623c <_Balloc>
 8006482:	b930      	cbnz	r0, 8006492 <__multiply+0x42>
 8006484:	4602      	mov	r2, r0
 8006486:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800648a:	4b43      	ldr	r3, [pc, #268]	@ (8006598 <__multiply+0x148>)
 800648c:	4843      	ldr	r0, [pc, #268]	@ (800659c <__multiply+0x14c>)
 800648e:	f000 fc8d 	bl	8006dac <__assert_func>
 8006492:	f100 0514 	add.w	r5, r0, #20
 8006496:	462b      	mov	r3, r5
 8006498:	2200      	movs	r2, #0
 800649a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800649e:	4543      	cmp	r3, r8
 80064a0:	d321      	bcc.n	80064e6 <__multiply+0x96>
 80064a2:	f107 0114 	add.w	r1, r7, #20
 80064a6:	f104 0214 	add.w	r2, r4, #20
 80064aa:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80064ae:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80064b2:	9302      	str	r3, [sp, #8]
 80064b4:	1b13      	subs	r3, r2, r4
 80064b6:	3b15      	subs	r3, #21
 80064b8:	f023 0303 	bic.w	r3, r3, #3
 80064bc:	3304      	adds	r3, #4
 80064be:	f104 0715 	add.w	r7, r4, #21
 80064c2:	42ba      	cmp	r2, r7
 80064c4:	bf38      	it	cc
 80064c6:	2304      	movcc	r3, #4
 80064c8:	9301      	str	r3, [sp, #4]
 80064ca:	9b02      	ldr	r3, [sp, #8]
 80064cc:	9103      	str	r1, [sp, #12]
 80064ce:	428b      	cmp	r3, r1
 80064d0:	d80c      	bhi.n	80064ec <__multiply+0x9c>
 80064d2:	2e00      	cmp	r6, #0
 80064d4:	dd03      	ble.n	80064de <__multiply+0x8e>
 80064d6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d05a      	beq.n	8006594 <__multiply+0x144>
 80064de:	6106      	str	r6, [r0, #16]
 80064e0:	b005      	add	sp, #20
 80064e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064e6:	f843 2b04 	str.w	r2, [r3], #4
 80064ea:	e7d8      	b.n	800649e <__multiply+0x4e>
 80064ec:	f8b1 a000 	ldrh.w	sl, [r1]
 80064f0:	f1ba 0f00 	cmp.w	sl, #0
 80064f4:	d023      	beq.n	800653e <__multiply+0xee>
 80064f6:	46a9      	mov	r9, r5
 80064f8:	f04f 0c00 	mov.w	ip, #0
 80064fc:	f104 0e14 	add.w	lr, r4, #20
 8006500:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006504:	f8d9 3000 	ldr.w	r3, [r9]
 8006508:	fa1f fb87 	uxth.w	fp, r7
 800650c:	b29b      	uxth	r3, r3
 800650e:	fb0a 330b 	mla	r3, sl, fp, r3
 8006512:	4463      	add	r3, ip
 8006514:	f8d9 c000 	ldr.w	ip, [r9]
 8006518:	0c3f      	lsrs	r7, r7, #16
 800651a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800651e:	fb0a c707 	mla	r7, sl, r7, ip
 8006522:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006526:	b29b      	uxth	r3, r3
 8006528:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800652c:	4572      	cmp	r2, lr
 800652e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006532:	f849 3b04 	str.w	r3, [r9], #4
 8006536:	d8e3      	bhi.n	8006500 <__multiply+0xb0>
 8006538:	9b01      	ldr	r3, [sp, #4]
 800653a:	f845 c003 	str.w	ip, [r5, r3]
 800653e:	9b03      	ldr	r3, [sp, #12]
 8006540:	3104      	adds	r1, #4
 8006542:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006546:	f1b9 0f00 	cmp.w	r9, #0
 800654a:	d021      	beq.n	8006590 <__multiply+0x140>
 800654c:	46ae      	mov	lr, r5
 800654e:	f04f 0a00 	mov.w	sl, #0
 8006552:	682b      	ldr	r3, [r5, #0]
 8006554:	f104 0c14 	add.w	ip, r4, #20
 8006558:	f8bc b000 	ldrh.w	fp, [ip]
 800655c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006560:	b29b      	uxth	r3, r3
 8006562:	fb09 770b 	mla	r7, r9, fp, r7
 8006566:	4457      	add	r7, sl
 8006568:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800656c:	f84e 3b04 	str.w	r3, [lr], #4
 8006570:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006574:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006578:	f8be 3000 	ldrh.w	r3, [lr]
 800657c:	4562      	cmp	r2, ip
 800657e:	fb09 330a 	mla	r3, r9, sl, r3
 8006582:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006586:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800658a:	d8e5      	bhi.n	8006558 <__multiply+0x108>
 800658c:	9f01      	ldr	r7, [sp, #4]
 800658e:	51eb      	str	r3, [r5, r7]
 8006590:	3504      	adds	r5, #4
 8006592:	e79a      	b.n	80064ca <__multiply+0x7a>
 8006594:	3e01      	subs	r6, #1
 8006596:	e79c      	b.n	80064d2 <__multiply+0x82>
 8006598:	080083ae 	.word	0x080083ae
 800659c:	080083bf 	.word	0x080083bf

080065a0 <__pow5mult>:
 80065a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065a4:	4615      	mov	r5, r2
 80065a6:	f012 0203 	ands.w	r2, r2, #3
 80065aa:	4607      	mov	r7, r0
 80065ac:	460e      	mov	r6, r1
 80065ae:	d007      	beq.n	80065c0 <__pow5mult+0x20>
 80065b0:	4c25      	ldr	r4, [pc, #148]	@ (8006648 <__pow5mult+0xa8>)
 80065b2:	3a01      	subs	r2, #1
 80065b4:	2300      	movs	r3, #0
 80065b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80065ba:	f7ff fea1 	bl	8006300 <__multadd>
 80065be:	4606      	mov	r6, r0
 80065c0:	10ad      	asrs	r5, r5, #2
 80065c2:	d03d      	beq.n	8006640 <__pow5mult+0xa0>
 80065c4:	69fc      	ldr	r4, [r7, #28]
 80065c6:	b97c      	cbnz	r4, 80065e8 <__pow5mult+0x48>
 80065c8:	2010      	movs	r0, #16
 80065ca:	f7ff fd81 	bl	80060d0 <malloc>
 80065ce:	4602      	mov	r2, r0
 80065d0:	61f8      	str	r0, [r7, #28]
 80065d2:	b928      	cbnz	r0, 80065e0 <__pow5mult+0x40>
 80065d4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80065d8:	4b1c      	ldr	r3, [pc, #112]	@ (800664c <__pow5mult+0xac>)
 80065da:	481d      	ldr	r0, [pc, #116]	@ (8006650 <__pow5mult+0xb0>)
 80065dc:	f000 fbe6 	bl	8006dac <__assert_func>
 80065e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80065e4:	6004      	str	r4, [r0, #0]
 80065e6:	60c4      	str	r4, [r0, #12]
 80065e8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80065ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80065f0:	b94c      	cbnz	r4, 8006606 <__pow5mult+0x66>
 80065f2:	f240 2171 	movw	r1, #625	@ 0x271
 80065f6:	4638      	mov	r0, r7
 80065f8:	f7ff ff14 	bl	8006424 <__i2b>
 80065fc:	2300      	movs	r3, #0
 80065fe:	4604      	mov	r4, r0
 8006600:	f8c8 0008 	str.w	r0, [r8, #8]
 8006604:	6003      	str	r3, [r0, #0]
 8006606:	f04f 0900 	mov.w	r9, #0
 800660a:	07eb      	lsls	r3, r5, #31
 800660c:	d50a      	bpl.n	8006624 <__pow5mult+0x84>
 800660e:	4631      	mov	r1, r6
 8006610:	4622      	mov	r2, r4
 8006612:	4638      	mov	r0, r7
 8006614:	f7ff ff1c 	bl	8006450 <__multiply>
 8006618:	4680      	mov	r8, r0
 800661a:	4631      	mov	r1, r6
 800661c:	4638      	mov	r0, r7
 800661e:	f7ff fe4d 	bl	80062bc <_Bfree>
 8006622:	4646      	mov	r6, r8
 8006624:	106d      	asrs	r5, r5, #1
 8006626:	d00b      	beq.n	8006640 <__pow5mult+0xa0>
 8006628:	6820      	ldr	r0, [r4, #0]
 800662a:	b938      	cbnz	r0, 800663c <__pow5mult+0x9c>
 800662c:	4622      	mov	r2, r4
 800662e:	4621      	mov	r1, r4
 8006630:	4638      	mov	r0, r7
 8006632:	f7ff ff0d 	bl	8006450 <__multiply>
 8006636:	6020      	str	r0, [r4, #0]
 8006638:	f8c0 9000 	str.w	r9, [r0]
 800663c:	4604      	mov	r4, r0
 800663e:	e7e4      	b.n	800660a <__pow5mult+0x6a>
 8006640:	4630      	mov	r0, r6
 8006642:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006646:	bf00      	nop
 8006648:	08008418 	.word	0x08008418
 800664c:	0800833f 	.word	0x0800833f
 8006650:	080083bf 	.word	0x080083bf

08006654 <__lshift>:
 8006654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006658:	460c      	mov	r4, r1
 800665a:	4607      	mov	r7, r0
 800665c:	4691      	mov	r9, r2
 800665e:	6923      	ldr	r3, [r4, #16]
 8006660:	6849      	ldr	r1, [r1, #4]
 8006662:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006666:	68a3      	ldr	r3, [r4, #8]
 8006668:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800666c:	f108 0601 	add.w	r6, r8, #1
 8006670:	42b3      	cmp	r3, r6
 8006672:	db0b      	blt.n	800668c <__lshift+0x38>
 8006674:	4638      	mov	r0, r7
 8006676:	f7ff fde1 	bl	800623c <_Balloc>
 800667a:	4605      	mov	r5, r0
 800667c:	b948      	cbnz	r0, 8006692 <__lshift+0x3e>
 800667e:	4602      	mov	r2, r0
 8006680:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006684:	4b27      	ldr	r3, [pc, #156]	@ (8006724 <__lshift+0xd0>)
 8006686:	4828      	ldr	r0, [pc, #160]	@ (8006728 <__lshift+0xd4>)
 8006688:	f000 fb90 	bl	8006dac <__assert_func>
 800668c:	3101      	adds	r1, #1
 800668e:	005b      	lsls	r3, r3, #1
 8006690:	e7ee      	b.n	8006670 <__lshift+0x1c>
 8006692:	2300      	movs	r3, #0
 8006694:	f100 0114 	add.w	r1, r0, #20
 8006698:	f100 0210 	add.w	r2, r0, #16
 800669c:	4618      	mov	r0, r3
 800669e:	4553      	cmp	r3, sl
 80066a0:	db33      	blt.n	800670a <__lshift+0xb6>
 80066a2:	6920      	ldr	r0, [r4, #16]
 80066a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80066a8:	f104 0314 	add.w	r3, r4, #20
 80066ac:	f019 091f 	ands.w	r9, r9, #31
 80066b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80066b4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80066b8:	d02b      	beq.n	8006712 <__lshift+0xbe>
 80066ba:	468a      	mov	sl, r1
 80066bc:	2200      	movs	r2, #0
 80066be:	f1c9 0e20 	rsb	lr, r9, #32
 80066c2:	6818      	ldr	r0, [r3, #0]
 80066c4:	fa00 f009 	lsl.w	r0, r0, r9
 80066c8:	4310      	orrs	r0, r2
 80066ca:	f84a 0b04 	str.w	r0, [sl], #4
 80066ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80066d2:	459c      	cmp	ip, r3
 80066d4:	fa22 f20e 	lsr.w	r2, r2, lr
 80066d8:	d8f3      	bhi.n	80066c2 <__lshift+0x6e>
 80066da:	ebac 0304 	sub.w	r3, ip, r4
 80066de:	3b15      	subs	r3, #21
 80066e0:	f023 0303 	bic.w	r3, r3, #3
 80066e4:	3304      	adds	r3, #4
 80066e6:	f104 0015 	add.w	r0, r4, #21
 80066ea:	4584      	cmp	ip, r0
 80066ec:	bf38      	it	cc
 80066ee:	2304      	movcc	r3, #4
 80066f0:	50ca      	str	r2, [r1, r3]
 80066f2:	b10a      	cbz	r2, 80066f8 <__lshift+0xa4>
 80066f4:	f108 0602 	add.w	r6, r8, #2
 80066f8:	3e01      	subs	r6, #1
 80066fa:	4638      	mov	r0, r7
 80066fc:	4621      	mov	r1, r4
 80066fe:	612e      	str	r6, [r5, #16]
 8006700:	f7ff fddc 	bl	80062bc <_Bfree>
 8006704:	4628      	mov	r0, r5
 8006706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800670a:	f842 0f04 	str.w	r0, [r2, #4]!
 800670e:	3301      	adds	r3, #1
 8006710:	e7c5      	b.n	800669e <__lshift+0x4a>
 8006712:	3904      	subs	r1, #4
 8006714:	f853 2b04 	ldr.w	r2, [r3], #4
 8006718:	459c      	cmp	ip, r3
 800671a:	f841 2f04 	str.w	r2, [r1, #4]!
 800671e:	d8f9      	bhi.n	8006714 <__lshift+0xc0>
 8006720:	e7ea      	b.n	80066f8 <__lshift+0xa4>
 8006722:	bf00      	nop
 8006724:	080083ae 	.word	0x080083ae
 8006728:	080083bf 	.word	0x080083bf

0800672c <__mcmp>:
 800672c:	4603      	mov	r3, r0
 800672e:	690a      	ldr	r2, [r1, #16]
 8006730:	6900      	ldr	r0, [r0, #16]
 8006732:	b530      	push	{r4, r5, lr}
 8006734:	1a80      	subs	r0, r0, r2
 8006736:	d10e      	bne.n	8006756 <__mcmp+0x2a>
 8006738:	3314      	adds	r3, #20
 800673a:	3114      	adds	r1, #20
 800673c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006740:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006744:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006748:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800674c:	4295      	cmp	r5, r2
 800674e:	d003      	beq.n	8006758 <__mcmp+0x2c>
 8006750:	d205      	bcs.n	800675e <__mcmp+0x32>
 8006752:	f04f 30ff 	mov.w	r0, #4294967295
 8006756:	bd30      	pop	{r4, r5, pc}
 8006758:	42a3      	cmp	r3, r4
 800675a:	d3f3      	bcc.n	8006744 <__mcmp+0x18>
 800675c:	e7fb      	b.n	8006756 <__mcmp+0x2a>
 800675e:	2001      	movs	r0, #1
 8006760:	e7f9      	b.n	8006756 <__mcmp+0x2a>
	...

08006764 <__mdiff>:
 8006764:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006768:	4689      	mov	r9, r1
 800676a:	4606      	mov	r6, r0
 800676c:	4611      	mov	r1, r2
 800676e:	4648      	mov	r0, r9
 8006770:	4614      	mov	r4, r2
 8006772:	f7ff ffdb 	bl	800672c <__mcmp>
 8006776:	1e05      	subs	r5, r0, #0
 8006778:	d112      	bne.n	80067a0 <__mdiff+0x3c>
 800677a:	4629      	mov	r1, r5
 800677c:	4630      	mov	r0, r6
 800677e:	f7ff fd5d 	bl	800623c <_Balloc>
 8006782:	4602      	mov	r2, r0
 8006784:	b928      	cbnz	r0, 8006792 <__mdiff+0x2e>
 8006786:	f240 2137 	movw	r1, #567	@ 0x237
 800678a:	4b3e      	ldr	r3, [pc, #248]	@ (8006884 <__mdiff+0x120>)
 800678c:	483e      	ldr	r0, [pc, #248]	@ (8006888 <__mdiff+0x124>)
 800678e:	f000 fb0d 	bl	8006dac <__assert_func>
 8006792:	2301      	movs	r3, #1
 8006794:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006798:	4610      	mov	r0, r2
 800679a:	b003      	add	sp, #12
 800679c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067a0:	bfbc      	itt	lt
 80067a2:	464b      	movlt	r3, r9
 80067a4:	46a1      	movlt	r9, r4
 80067a6:	4630      	mov	r0, r6
 80067a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80067ac:	bfba      	itte	lt
 80067ae:	461c      	movlt	r4, r3
 80067b0:	2501      	movlt	r5, #1
 80067b2:	2500      	movge	r5, #0
 80067b4:	f7ff fd42 	bl	800623c <_Balloc>
 80067b8:	4602      	mov	r2, r0
 80067ba:	b918      	cbnz	r0, 80067c4 <__mdiff+0x60>
 80067bc:	f240 2145 	movw	r1, #581	@ 0x245
 80067c0:	4b30      	ldr	r3, [pc, #192]	@ (8006884 <__mdiff+0x120>)
 80067c2:	e7e3      	b.n	800678c <__mdiff+0x28>
 80067c4:	f100 0b14 	add.w	fp, r0, #20
 80067c8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80067cc:	f109 0310 	add.w	r3, r9, #16
 80067d0:	60c5      	str	r5, [r0, #12]
 80067d2:	f04f 0c00 	mov.w	ip, #0
 80067d6:	f109 0514 	add.w	r5, r9, #20
 80067da:	46d9      	mov	r9, fp
 80067dc:	6926      	ldr	r6, [r4, #16]
 80067de:	f104 0e14 	add.w	lr, r4, #20
 80067e2:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80067e6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80067ea:	9301      	str	r3, [sp, #4]
 80067ec:	9b01      	ldr	r3, [sp, #4]
 80067ee:	f85e 0b04 	ldr.w	r0, [lr], #4
 80067f2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80067f6:	b281      	uxth	r1, r0
 80067f8:	9301      	str	r3, [sp, #4]
 80067fa:	fa1f f38a 	uxth.w	r3, sl
 80067fe:	1a5b      	subs	r3, r3, r1
 8006800:	0c00      	lsrs	r0, r0, #16
 8006802:	4463      	add	r3, ip
 8006804:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006808:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800680c:	b29b      	uxth	r3, r3
 800680e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006812:	4576      	cmp	r6, lr
 8006814:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006818:	f849 3b04 	str.w	r3, [r9], #4
 800681c:	d8e6      	bhi.n	80067ec <__mdiff+0x88>
 800681e:	1b33      	subs	r3, r6, r4
 8006820:	3b15      	subs	r3, #21
 8006822:	f023 0303 	bic.w	r3, r3, #3
 8006826:	3415      	adds	r4, #21
 8006828:	3304      	adds	r3, #4
 800682a:	42a6      	cmp	r6, r4
 800682c:	bf38      	it	cc
 800682e:	2304      	movcc	r3, #4
 8006830:	441d      	add	r5, r3
 8006832:	445b      	add	r3, fp
 8006834:	461e      	mov	r6, r3
 8006836:	462c      	mov	r4, r5
 8006838:	4544      	cmp	r4, r8
 800683a:	d30e      	bcc.n	800685a <__mdiff+0xf6>
 800683c:	f108 0103 	add.w	r1, r8, #3
 8006840:	1b49      	subs	r1, r1, r5
 8006842:	f021 0103 	bic.w	r1, r1, #3
 8006846:	3d03      	subs	r5, #3
 8006848:	45a8      	cmp	r8, r5
 800684a:	bf38      	it	cc
 800684c:	2100      	movcc	r1, #0
 800684e:	440b      	add	r3, r1
 8006850:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006854:	b199      	cbz	r1, 800687e <__mdiff+0x11a>
 8006856:	6117      	str	r7, [r2, #16]
 8006858:	e79e      	b.n	8006798 <__mdiff+0x34>
 800685a:	46e6      	mov	lr, ip
 800685c:	f854 1b04 	ldr.w	r1, [r4], #4
 8006860:	fa1f fc81 	uxth.w	ip, r1
 8006864:	44f4      	add	ip, lr
 8006866:	0c08      	lsrs	r0, r1, #16
 8006868:	4471      	add	r1, lr
 800686a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800686e:	b289      	uxth	r1, r1
 8006870:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006874:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006878:	f846 1b04 	str.w	r1, [r6], #4
 800687c:	e7dc      	b.n	8006838 <__mdiff+0xd4>
 800687e:	3f01      	subs	r7, #1
 8006880:	e7e6      	b.n	8006850 <__mdiff+0xec>
 8006882:	bf00      	nop
 8006884:	080083ae 	.word	0x080083ae
 8006888:	080083bf 	.word	0x080083bf

0800688c <__d2b>:
 800688c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006890:	2101      	movs	r1, #1
 8006892:	4690      	mov	r8, r2
 8006894:	4699      	mov	r9, r3
 8006896:	9e08      	ldr	r6, [sp, #32]
 8006898:	f7ff fcd0 	bl	800623c <_Balloc>
 800689c:	4604      	mov	r4, r0
 800689e:	b930      	cbnz	r0, 80068ae <__d2b+0x22>
 80068a0:	4602      	mov	r2, r0
 80068a2:	f240 310f 	movw	r1, #783	@ 0x30f
 80068a6:	4b23      	ldr	r3, [pc, #140]	@ (8006934 <__d2b+0xa8>)
 80068a8:	4823      	ldr	r0, [pc, #140]	@ (8006938 <__d2b+0xac>)
 80068aa:	f000 fa7f 	bl	8006dac <__assert_func>
 80068ae:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80068b2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80068b6:	b10d      	cbz	r5, 80068bc <__d2b+0x30>
 80068b8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80068bc:	9301      	str	r3, [sp, #4]
 80068be:	f1b8 0300 	subs.w	r3, r8, #0
 80068c2:	d024      	beq.n	800690e <__d2b+0x82>
 80068c4:	4668      	mov	r0, sp
 80068c6:	9300      	str	r3, [sp, #0]
 80068c8:	f7ff fd7f 	bl	80063ca <__lo0bits>
 80068cc:	e9dd 1200 	ldrd	r1, r2, [sp]
 80068d0:	b1d8      	cbz	r0, 800690a <__d2b+0x7e>
 80068d2:	f1c0 0320 	rsb	r3, r0, #32
 80068d6:	fa02 f303 	lsl.w	r3, r2, r3
 80068da:	430b      	orrs	r3, r1
 80068dc:	40c2      	lsrs	r2, r0
 80068de:	6163      	str	r3, [r4, #20]
 80068e0:	9201      	str	r2, [sp, #4]
 80068e2:	9b01      	ldr	r3, [sp, #4]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	bf0c      	ite	eq
 80068e8:	2201      	moveq	r2, #1
 80068ea:	2202      	movne	r2, #2
 80068ec:	61a3      	str	r3, [r4, #24]
 80068ee:	6122      	str	r2, [r4, #16]
 80068f0:	b1ad      	cbz	r5, 800691e <__d2b+0x92>
 80068f2:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80068f6:	4405      	add	r5, r0
 80068f8:	6035      	str	r5, [r6, #0]
 80068fa:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80068fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006900:	6018      	str	r0, [r3, #0]
 8006902:	4620      	mov	r0, r4
 8006904:	b002      	add	sp, #8
 8006906:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800690a:	6161      	str	r1, [r4, #20]
 800690c:	e7e9      	b.n	80068e2 <__d2b+0x56>
 800690e:	a801      	add	r0, sp, #4
 8006910:	f7ff fd5b 	bl	80063ca <__lo0bits>
 8006914:	9b01      	ldr	r3, [sp, #4]
 8006916:	2201      	movs	r2, #1
 8006918:	6163      	str	r3, [r4, #20]
 800691a:	3020      	adds	r0, #32
 800691c:	e7e7      	b.n	80068ee <__d2b+0x62>
 800691e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006922:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006926:	6030      	str	r0, [r6, #0]
 8006928:	6918      	ldr	r0, [r3, #16]
 800692a:	f7ff fd2f 	bl	800638c <__hi0bits>
 800692e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006932:	e7e4      	b.n	80068fe <__d2b+0x72>
 8006934:	080083ae 	.word	0x080083ae
 8006938:	080083bf 	.word	0x080083bf

0800693c <__ssputs_r>:
 800693c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006940:	461f      	mov	r7, r3
 8006942:	688e      	ldr	r6, [r1, #8]
 8006944:	4682      	mov	sl, r0
 8006946:	42be      	cmp	r6, r7
 8006948:	460c      	mov	r4, r1
 800694a:	4690      	mov	r8, r2
 800694c:	680b      	ldr	r3, [r1, #0]
 800694e:	d82d      	bhi.n	80069ac <__ssputs_r+0x70>
 8006950:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006954:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006958:	d026      	beq.n	80069a8 <__ssputs_r+0x6c>
 800695a:	6965      	ldr	r5, [r4, #20]
 800695c:	6909      	ldr	r1, [r1, #16]
 800695e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006962:	eba3 0901 	sub.w	r9, r3, r1
 8006966:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800696a:	1c7b      	adds	r3, r7, #1
 800696c:	444b      	add	r3, r9
 800696e:	106d      	asrs	r5, r5, #1
 8006970:	429d      	cmp	r5, r3
 8006972:	bf38      	it	cc
 8006974:	461d      	movcc	r5, r3
 8006976:	0553      	lsls	r3, r2, #21
 8006978:	d527      	bpl.n	80069ca <__ssputs_r+0x8e>
 800697a:	4629      	mov	r1, r5
 800697c:	f7ff fbd2 	bl	8006124 <_malloc_r>
 8006980:	4606      	mov	r6, r0
 8006982:	b360      	cbz	r0, 80069de <__ssputs_r+0xa2>
 8006984:	464a      	mov	r2, r9
 8006986:	6921      	ldr	r1, [r4, #16]
 8006988:	f000 fa02 	bl	8006d90 <memcpy>
 800698c:	89a3      	ldrh	r3, [r4, #12]
 800698e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006992:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006996:	81a3      	strh	r3, [r4, #12]
 8006998:	6126      	str	r6, [r4, #16]
 800699a:	444e      	add	r6, r9
 800699c:	6026      	str	r6, [r4, #0]
 800699e:	463e      	mov	r6, r7
 80069a0:	6165      	str	r5, [r4, #20]
 80069a2:	eba5 0509 	sub.w	r5, r5, r9
 80069a6:	60a5      	str	r5, [r4, #8]
 80069a8:	42be      	cmp	r6, r7
 80069aa:	d900      	bls.n	80069ae <__ssputs_r+0x72>
 80069ac:	463e      	mov	r6, r7
 80069ae:	4632      	mov	r2, r6
 80069b0:	4641      	mov	r1, r8
 80069b2:	6820      	ldr	r0, [r4, #0]
 80069b4:	f000 f9c2 	bl	8006d3c <memmove>
 80069b8:	2000      	movs	r0, #0
 80069ba:	68a3      	ldr	r3, [r4, #8]
 80069bc:	1b9b      	subs	r3, r3, r6
 80069be:	60a3      	str	r3, [r4, #8]
 80069c0:	6823      	ldr	r3, [r4, #0]
 80069c2:	4433      	add	r3, r6
 80069c4:	6023      	str	r3, [r4, #0]
 80069c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069ca:	462a      	mov	r2, r5
 80069cc:	f000 fa32 	bl	8006e34 <_realloc_r>
 80069d0:	4606      	mov	r6, r0
 80069d2:	2800      	cmp	r0, #0
 80069d4:	d1e0      	bne.n	8006998 <__ssputs_r+0x5c>
 80069d6:	4650      	mov	r0, sl
 80069d8:	6921      	ldr	r1, [r4, #16]
 80069da:	f7ff fb31 	bl	8006040 <_free_r>
 80069de:	230c      	movs	r3, #12
 80069e0:	f8ca 3000 	str.w	r3, [sl]
 80069e4:	89a3      	ldrh	r3, [r4, #12]
 80069e6:	f04f 30ff 	mov.w	r0, #4294967295
 80069ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80069ee:	81a3      	strh	r3, [r4, #12]
 80069f0:	e7e9      	b.n	80069c6 <__ssputs_r+0x8a>
	...

080069f4 <_svfiprintf_r>:
 80069f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069f8:	4698      	mov	r8, r3
 80069fa:	898b      	ldrh	r3, [r1, #12]
 80069fc:	4607      	mov	r7, r0
 80069fe:	061b      	lsls	r3, r3, #24
 8006a00:	460d      	mov	r5, r1
 8006a02:	4614      	mov	r4, r2
 8006a04:	b09d      	sub	sp, #116	@ 0x74
 8006a06:	d510      	bpl.n	8006a2a <_svfiprintf_r+0x36>
 8006a08:	690b      	ldr	r3, [r1, #16]
 8006a0a:	b973      	cbnz	r3, 8006a2a <_svfiprintf_r+0x36>
 8006a0c:	2140      	movs	r1, #64	@ 0x40
 8006a0e:	f7ff fb89 	bl	8006124 <_malloc_r>
 8006a12:	6028      	str	r0, [r5, #0]
 8006a14:	6128      	str	r0, [r5, #16]
 8006a16:	b930      	cbnz	r0, 8006a26 <_svfiprintf_r+0x32>
 8006a18:	230c      	movs	r3, #12
 8006a1a:	603b      	str	r3, [r7, #0]
 8006a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8006a20:	b01d      	add	sp, #116	@ 0x74
 8006a22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a26:	2340      	movs	r3, #64	@ 0x40
 8006a28:	616b      	str	r3, [r5, #20]
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a2e:	2320      	movs	r3, #32
 8006a30:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006a34:	2330      	movs	r3, #48	@ 0x30
 8006a36:	f04f 0901 	mov.w	r9, #1
 8006a3a:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a3e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8006bd8 <_svfiprintf_r+0x1e4>
 8006a42:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006a46:	4623      	mov	r3, r4
 8006a48:	469a      	mov	sl, r3
 8006a4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a4e:	b10a      	cbz	r2, 8006a54 <_svfiprintf_r+0x60>
 8006a50:	2a25      	cmp	r2, #37	@ 0x25
 8006a52:	d1f9      	bne.n	8006a48 <_svfiprintf_r+0x54>
 8006a54:	ebba 0b04 	subs.w	fp, sl, r4
 8006a58:	d00b      	beq.n	8006a72 <_svfiprintf_r+0x7e>
 8006a5a:	465b      	mov	r3, fp
 8006a5c:	4622      	mov	r2, r4
 8006a5e:	4629      	mov	r1, r5
 8006a60:	4638      	mov	r0, r7
 8006a62:	f7ff ff6b 	bl	800693c <__ssputs_r>
 8006a66:	3001      	adds	r0, #1
 8006a68:	f000 80a7 	beq.w	8006bba <_svfiprintf_r+0x1c6>
 8006a6c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a6e:	445a      	add	r2, fp
 8006a70:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a72:	f89a 3000 	ldrb.w	r3, [sl]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	f000 809f 	beq.w	8006bba <_svfiprintf_r+0x1c6>
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	f04f 32ff 	mov.w	r2, #4294967295
 8006a82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a86:	f10a 0a01 	add.w	sl, sl, #1
 8006a8a:	9304      	str	r3, [sp, #16]
 8006a8c:	9307      	str	r3, [sp, #28]
 8006a8e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006a92:	931a      	str	r3, [sp, #104]	@ 0x68
 8006a94:	4654      	mov	r4, sl
 8006a96:	2205      	movs	r2, #5
 8006a98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a9c:	484e      	ldr	r0, [pc, #312]	@ (8006bd8 <_svfiprintf_r+0x1e4>)
 8006a9e:	f7fe fc6e 	bl	800537e <memchr>
 8006aa2:	9a04      	ldr	r2, [sp, #16]
 8006aa4:	b9d8      	cbnz	r0, 8006ade <_svfiprintf_r+0xea>
 8006aa6:	06d0      	lsls	r0, r2, #27
 8006aa8:	bf44      	itt	mi
 8006aaa:	2320      	movmi	r3, #32
 8006aac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ab0:	0711      	lsls	r1, r2, #28
 8006ab2:	bf44      	itt	mi
 8006ab4:	232b      	movmi	r3, #43	@ 0x2b
 8006ab6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006aba:	f89a 3000 	ldrb.w	r3, [sl]
 8006abe:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ac0:	d015      	beq.n	8006aee <_svfiprintf_r+0xfa>
 8006ac2:	4654      	mov	r4, sl
 8006ac4:	2000      	movs	r0, #0
 8006ac6:	f04f 0c0a 	mov.w	ip, #10
 8006aca:	9a07      	ldr	r2, [sp, #28]
 8006acc:	4621      	mov	r1, r4
 8006ace:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ad2:	3b30      	subs	r3, #48	@ 0x30
 8006ad4:	2b09      	cmp	r3, #9
 8006ad6:	d94b      	bls.n	8006b70 <_svfiprintf_r+0x17c>
 8006ad8:	b1b0      	cbz	r0, 8006b08 <_svfiprintf_r+0x114>
 8006ada:	9207      	str	r2, [sp, #28]
 8006adc:	e014      	b.n	8006b08 <_svfiprintf_r+0x114>
 8006ade:	eba0 0308 	sub.w	r3, r0, r8
 8006ae2:	fa09 f303 	lsl.w	r3, r9, r3
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	46a2      	mov	sl, r4
 8006aea:	9304      	str	r3, [sp, #16]
 8006aec:	e7d2      	b.n	8006a94 <_svfiprintf_r+0xa0>
 8006aee:	9b03      	ldr	r3, [sp, #12]
 8006af0:	1d19      	adds	r1, r3, #4
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	9103      	str	r1, [sp, #12]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	bfbb      	ittet	lt
 8006afa:	425b      	neglt	r3, r3
 8006afc:	f042 0202 	orrlt.w	r2, r2, #2
 8006b00:	9307      	strge	r3, [sp, #28]
 8006b02:	9307      	strlt	r3, [sp, #28]
 8006b04:	bfb8      	it	lt
 8006b06:	9204      	strlt	r2, [sp, #16]
 8006b08:	7823      	ldrb	r3, [r4, #0]
 8006b0a:	2b2e      	cmp	r3, #46	@ 0x2e
 8006b0c:	d10a      	bne.n	8006b24 <_svfiprintf_r+0x130>
 8006b0e:	7863      	ldrb	r3, [r4, #1]
 8006b10:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b12:	d132      	bne.n	8006b7a <_svfiprintf_r+0x186>
 8006b14:	9b03      	ldr	r3, [sp, #12]
 8006b16:	3402      	adds	r4, #2
 8006b18:	1d1a      	adds	r2, r3, #4
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	9203      	str	r2, [sp, #12]
 8006b1e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006b22:	9305      	str	r3, [sp, #20]
 8006b24:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8006bdc <_svfiprintf_r+0x1e8>
 8006b28:	2203      	movs	r2, #3
 8006b2a:	4650      	mov	r0, sl
 8006b2c:	7821      	ldrb	r1, [r4, #0]
 8006b2e:	f7fe fc26 	bl	800537e <memchr>
 8006b32:	b138      	cbz	r0, 8006b44 <_svfiprintf_r+0x150>
 8006b34:	2240      	movs	r2, #64	@ 0x40
 8006b36:	9b04      	ldr	r3, [sp, #16]
 8006b38:	eba0 000a 	sub.w	r0, r0, sl
 8006b3c:	4082      	lsls	r2, r0
 8006b3e:	4313      	orrs	r3, r2
 8006b40:	3401      	adds	r4, #1
 8006b42:	9304      	str	r3, [sp, #16]
 8006b44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b48:	2206      	movs	r2, #6
 8006b4a:	4825      	ldr	r0, [pc, #148]	@ (8006be0 <_svfiprintf_r+0x1ec>)
 8006b4c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006b50:	f7fe fc15 	bl	800537e <memchr>
 8006b54:	2800      	cmp	r0, #0
 8006b56:	d036      	beq.n	8006bc6 <_svfiprintf_r+0x1d2>
 8006b58:	4b22      	ldr	r3, [pc, #136]	@ (8006be4 <_svfiprintf_r+0x1f0>)
 8006b5a:	bb1b      	cbnz	r3, 8006ba4 <_svfiprintf_r+0x1b0>
 8006b5c:	9b03      	ldr	r3, [sp, #12]
 8006b5e:	3307      	adds	r3, #7
 8006b60:	f023 0307 	bic.w	r3, r3, #7
 8006b64:	3308      	adds	r3, #8
 8006b66:	9303      	str	r3, [sp, #12]
 8006b68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b6a:	4433      	add	r3, r6
 8006b6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b6e:	e76a      	b.n	8006a46 <_svfiprintf_r+0x52>
 8006b70:	460c      	mov	r4, r1
 8006b72:	2001      	movs	r0, #1
 8006b74:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b78:	e7a8      	b.n	8006acc <_svfiprintf_r+0xd8>
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	f04f 0c0a 	mov.w	ip, #10
 8006b80:	4619      	mov	r1, r3
 8006b82:	3401      	adds	r4, #1
 8006b84:	9305      	str	r3, [sp, #20]
 8006b86:	4620      	mov	r0, r4
 8006b88:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b8c:	3a30      	subs	r2, #48	@ 0x30
 8006b8e:	2a09      	cmp	r2, #9
 8006b90:	d903      	bls.n	8006b9a <_svfiprintf_r+0x1a6>
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d0c6      	beq.n	8006b24 <_svfiprintf_r+0x130>
 8006b96:	9105      	str	r1, [sp, #20]
 8006b98:	e7c4      	b.n	8006b24 <_svfiprintf_r+0x130>
 8006b9a:	4604      	mov	r4, r0
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006ba2:	e7f0      	b.n	8006b86 <_svfiprintf_r+0x192>
 8006ba4:	ab03      	add	r3, sp, #12
 8006ba6:	9300      	str	r3, [sp, #0]
 8006ba8:	462a      	mov	r2, r5
 8006baa:	4638      	mov	r0, r7
 8006bac:	4b0e      	ldr	r3, [pc, #56]	@ (8006be8 <_svfiprintf_r+0x1f4>)
 8006bae:	a904      	add	r1, sp, #16
 8006bb0:	f7fd fe70 	bl	8004894 <_printf_float>
 8006bb4:	1c42      	adds	r2, r0, #1
 8006bb6:	4606      	mov	r6, r0
 8006bb8:	d1d6      	bne.n	8006b68 <_svfiprintf_r+0x174>
 8006bba:	89ab      	ldrh	r3, [r5, #12]
 8006bbc:	065b      	lsls	r3, r3, #25
 8006bbe:	f53f af2d 	bmi.w	8006a1c <_svfiprintf_r+0x28>
 8006bc2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006bc4:	e72c      	b.n	8006a20 <_svfiprintf_r+0x2c>
 8006bc6:	ab03      	add	r3, sp, #12
 8006bc8:	9300      	str	r3, [sp, #0]
 8006bca:	462a      	mov	r2, r5
 8006bcc:	4638      	mov	r0, r7
 8006bce:	4b06      	ldr	r3, [pc, #24]	@ (8006be8 <_svfiprintf_r+0x1f4>)
 8006bd0:	a904      	add	r1, sp, #16
 8006bd2:	f7fe f8fd 	bl	8004dd0 <_printf_i>
 8006bd6:	e7ed      	b.n	8006bb4 <_svfiprintf_r+0x1c0>
 8006bd8:	08008518 	.word	0x08008518
 8006bdc:	0800851e 	.word	0x0800851e
 8006be0:	08008522 	.word	0x08008522
 8006be4:	08004895 	.word	0x08004895
 8006be8:	0800693d 	.word	0x0800693d

08006bec <__sflush_r>:
 8006bec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bf2:	0716      	lsls	r6, r2, #28
 8006bf4:	4605      	mov	r5, r0
 8006bf6:	460c      	mov	r4, r1
 8006bf8:	d454      	bmi.n	8006ca4 <__sflush_r+0xb8>
 8006bfa:	684b      	ldr	r3, [r1, #4]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	dc02      	bgt.n	8006c06 <__sflush_r+0x1a>
 8006c00:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	dd48      	ble.n	8006c98 <__sflush_r+0xac>
 8006c06:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006c08:	2e00      	cmp	r6, #0
 8006c0a:	d045      	beq.n	8006c98 <__sflush_r+0xac>
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006c12:	682f      	ldr	r7, [r5, #0]
 8006c14:	6a21      	ldr	r1, [r4, #32]
 8006c16:	602b      	str	r3, [r5, #0]
 8006c18:	d030      	beq.n	8006c7c <__sflush_r+0x90>
 8006c1a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006c1c:	89a3      	ldrh	r3, [r4, #12]
 8006c1e:	0759      	lsls	r1, r3, #29
 8006c20:	d505      	bpl.n	8006c2e <__sflush_r+0x42>
 8006c22:	6863      	ldr	r3, [r4, #4]
 8006c24:	1ad2      	subs	r2, r2, r3
 8006c26:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006c28:	b10b      	cbz	r3, 8006c2e <__sflush_r+0x42>
 8006c2a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006c2c:	1ad2      	subs	r2, r2, r3
 8006c2e:	2300      	movs	r3, #0
 8006c30:	4628      	mov	r0, r5
 8006c32:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006c34:	6a21      	ldr	r1, [r4, #32]
 8006c36:	47b0      	blx	r6
 8006c38:	1c43      	adds	r3, r0, #1
 8006c3a:	89a3      	ldrh	r3, [r4, #12]
 8006c3c:	d106      	bne.n	8006c4c <__sflush_r+0x60>
 8006c3e:	6829      	ldr	r1, [r5, #0]
 8006c40:	291d      	cmp	r1, #29
 8006c42:	d82b      	bhi.n	8006c9c <__sflush_r+0xb0>
 8006c44:	4a28      	ldr	r2, [pc, #160]	@ (8006ce8 <__sflush_r+0xfc>)
 8006c46:	410a      	asrs	r2, r1
 8006c48:	07d6      	lsls	r6, r2, #31
 8006c4a:	d427      	bmi.n	8006c9c <__sflush_r+0xb0>
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	6062      	str	r2, [r4, #4]
 8006c50:	6922      	ldr	r2, [r4, #16]
 8006c52:	04d9      	lsls	r1, r3, #19
 8006c54:	6022      	str	r2, [r4, #0]
 8006c56:	d504      	bpl.n	8006c62 <__sflush_r+0x76>
 8006c58:	1c42      	adds	r2, r0, #1
 8006c5a:	d101      	bne.n	8006c60 <__sflush_r+0x74>
 8006c5c:	682b      	ldr	r3, [r5, #0]
 8006c5e:	b903      	cbnz	r3, 8006c62 <__sflush_r+0x76>
 8006c60:	6560      	str	r0, [r4, #84]	@ 0x54
 8006c62:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006c64:	602f      	str	r7, [r5, #0]
 8006c66:	b1b9      	cbz	r1, 8006c98 <__sflush_r+0xac>
 8006c68:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006c6c:	4299      	cmp	r1, r3
 8006c6e:	d002      	beq.n	8006c76 <__sflush_r+0x8a>
 8006c70:	4628      	mov	r0, r5
 8006c72:	f7ff f9e5 	bl	8006040 <_free_r>
 8006c76:	2300      	movs	r3, #0
 8006c78:	6363      	str	r3, [r4, #52]	@ 0x34
 8006c7a:	e00d      	b.n	8006c98 <__sflush_r+0xac>
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	4628      	mov	r0, r5
 8006c80:	47b0      	blx	r6
 8006c82:	4602      	mov	r2, r0
 8006c84:	1c50      	adds	r0, r2, #1
 8006c86:	d1c9      	bne.n	8006c1c <__sflush_r+0x30>
 8006c88:	682b      	ldr	r3, [r5, #0]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d0c6      	beq.n	8006c1c <__sflush_r+0x30>
 8006c8e:	2b1d      	cmp	r3, #29
 8006c90:	d001      	beq.n	8006c96 <__sflush_r+0xaa>
 8006c92:	2b16      	cmp	r3, #22
 8006c94:	d11d      	bne.n	8006cd2 <__sflush_r+0xe6>
 8006c96:	602f      	str	r7, [r5, #0]
 8006c98:	2000      	movs	r0, #0
 8006c9a:	e021      	b.n	8006ce0 <__sflush_r+0xf4>
 8006c9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ca0:	b21b      	sxth	r3, r3
 8006ca2:	e01a      	b.n	8006cda <__sflush_r+0xee>
 8006ca4:	690f      	ldr	r7, [r1, #16]
 8006ca6:	2f00      	cmp	r7, #0
 8006ca8:	d0f6      	beq.n	8006c98 <__sflush_r+0xac>
 8006caa:	0793      	lsls	r3, r2, #30
 8006cac:	bf18      	it	ne
 8006cae:	2300      	movne	r3, #0
 8006cb0:	680e      	ldr	r6, [r1, #0]
 8006cb2:	bf08      	it	eq
 8006cb4:	694b      	ldreq	r3, [r1, #20]
 8006cb6:	1bf6      	subs	r6, r6, r7
 8006cb8:	600f      	str	r7, [r1, #0]
 8006cba:	608b      	str	r3, [r1, #8]
 8006cbc:	2e00      	cmp	r6, #0
 8006cbe:	ddeb      	ble.n	8006c98 <__sflush_r+0xac>
 8006cc0:	4633      	mov	r3, r6
 8006cc2:	463a      	mov	r2, r7
 8006cc4:	4628      	mov	r0, r5
 8006cc6:	6a21      	ldr	r1, [r4, #32]
 8006cc8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8006ccc:	47e0      	blx	ip
 8006cce:	2800      	cmp	r0, #0
 8006cd0:	dc07      	bgt.n	8006ce2 <__sflush_r+0xf6>
 8006cd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006cda:	f04f 30ff 	mov.w	r0, #4294967295
 8006cde:	81a3      	strh	r3, [r4, #12]
 8006ce0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ce2:	4407      	add	r7, r0
 8006ce4:	1a36      	subs	r6, r6, r0
 8006ce6:	e7e9      	b.n	8006cbc <__sflush_r+0xd0>
 8006ce8:	dfbffffe 	.word	0xdfbffffe

08006cec <_fflush_r>:
 8006cec:	b538      	push	{r3, r4, r5, lr}
 8006cee:	690b      	ldr	r3, [r1, #16]
 8006cf0:	4605      	mov	r5, r0
 8006cf2:	460c      	mov	r4, r1
 8006cf4:	b913      	cbnz	r3, 8006cfc <_fflush_r+0x10>
 8006cf6:	2500      	movs	r5, #0
 8006cf8:	4628      	mov	r0, r5
 8006cfa:	bd38      	pop	{r3, r4, r5, pc}
 8006cfc:	b118      	cbz	r0, 8006d06 <_fflush_r+0x1a>
 8006cfe:	6a03      	ldr	r3, [r0, #32]
 8006d00:	b90b      	cbnz	r3, 8006d06 <_fflush_r+0x1a>
 8006d02:	f7fe fa11 	bl	8005128 <__sinit>
 8006d06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d0f3      	beq.n	8006cf6 <_fflush_r+0xa>
 8006d0e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006d10:	07d0      	lsls	r0, r2, #31
 8006d12:	d404      	bmi.n	8006d1e <_fflush_r+0x32>
 8006d14:	0599      	lsls	r1, r3, #22
 8006d16:	d402      	bmi.n	8006d1e <_fflush_r+0x32>
 8006d18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006d1a:	f7fe fb2e 	bl	800537a <__retarget_lock_acquire_recursive>
 8006d1e:	4628      	mov	r0, r5
 8006d20:	4621      	mov	r1, r4
 8006d22:	f7ff ff63 	bl	8006bec <__sflush_r>
 8006d26:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006d28:	4605      	mov	r5, r0
 8006d2a:	07da      	lsls	r2, r3, #31
 8006d2c:	d4e4      	bmi.n	8006cf8 <_fflush_r+0xc>
 8006d2e:	89a3      	ldrh	r3, [r4, #12]
 8006d30:	059b      	lsls	r3, r3, #22
 8006d32:	d4e1      	bmi.n	8006cf8 <_fflush_r+0xc>
 8006d34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006d36:	f7fe fb21 	bl	800537c <__retarget_lock_release_recursive>
 8006d3a:	e7dd      	b.n	8006cf8 <_fflush_r+0xc>

08006d3c <memmove>:
 8006d3c:	4288      	cmp	r0, r1
 8006d3e:	b510      	push	{r4, lr}
 8006d40:	eb01 0402 	add.w	r4, r1, r2
 8006d44:	d902      	bls.n	8006d4c <memmove+0x10>
 8006d46:	4284      	cmp	r4, r0
 8006d48:	4623      	mov	r3, r4
 8006d4a:	d807      	bhi.n	8006d5c <memmove+0x20>
 8006d4c:	1e43      	subs	r3, r0, #1
 8006d4e:	42a1      	cmp	r1, r4
 8006d50:	d008      	beq.n	8006d64 <memmove+0x28>
 8006d52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006d56:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006d5a:	e7f8      	b.n	8006d4e <memmove+0x12>
 8006d5c:	4601      	mov	r1, r0
 8006d5e:	4402      	add	r2, r0
 8006d60:	428a      	cmp	r2, r1
 8006d62:	d100      	bne.n	8006d66 <memmove+0x2a>
 8006d64:	bd10      	pop	{r4, pc}
 8006d66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006d6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006d6e:	e7f7      	b.n	8006d60 <memmove+0x24>

08006d70 <_sbrk_r>:
 8006d70:	b538      	push	{r3, r4, r5, lr}
 8006d72:	2300      	movs	r3, #0
 8006d74:	4d05      	ldr	r5, [pc, #20]	@ (8006d8c <_sbrk_r+0x1c>)
 8006d76:	4604      	mov	r4, r0
 8006d78:	4608      	mov	r0, r1
 8006d7a:	602b      	str	r3, [r5, #0]
 8006d7c:	f7fc f904 	bl	8002f88 <_sbrk>
 8006d80:	1c43      	adds	r3, r0, #1
 8006d82:	d102      	bne.n	8006d8a <_sbrk_r+0x1a>
 8006d84:	682b      	ldr	r3, [r5, #0]
 8006d86:	b103      	cbz	r3, 8006d8a <_sbrk_r+0x1a>
 8006d88:	6023      	str	r3, [r4, #0]
 8006d8a:	bd38      	pop	{r3, r4, r5, pc}
 8006d8c:	200005d4 	.word	0x200005d4

08006d90 <memcpy>:
 8006d90:	440a      	add	r2, r1
 8006d92:	4291      	cmp	r1, r2
 8006d94:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d98:	d100      	bne.n	8006d9c <memcpy+0xc>
 8006d9a:	4770      	bx	lr
 8006d9c:	b510      	push	{r4, lr}
 8006d9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006da2:	4291      	cmp	r1, r2
 8006da4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006da8:	d1f9      	bne.n	8006d9e <memcpy+0xe>
 8006daa:	bd10      	pop	{r4, pc}

08006dac <__assert_func>:
 8006dac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006dae:	4614      	mov	r4, r2
 8006db0:	461a      	mov	r2, r3
 8006db2:	4b09      	ldr	r3, [pc, #36]	@ (8006dd8 <__assert_func+0x2c>)
 8006db4:	4605      	mov	r5, r0
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	68d8      	ldr	r0, [r3, #12]
 8006dba:	b954      	cbnz	r4, 8006dd2 <__assert_func+0x26>
 8006dbc:	4b07      	ldr	r3, [pc, #28]	@ (8006ddc <__assert_func+0x30>)
 8006dbe:	461c      	mov	r4, r3
 8006dc0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006dc4:	9100      	str	r1, [sp, #0]
 8006dc6:	462b      	mov	r3, r5
 8006dc8:	4905      	ldr	r1, [pc, #20]	@ (8006de0 <__assert_func+0x34>)
 8006dca:	f000 f86f 	bl	8006eac <fiprintf>
 8006dce:	f000 f87f 	bl	8006ed0 <abort>
 8006dd2:	4b04      	ldr	r3, [pc, #16]	@ (8006de4 <__assert_func+0x38>)
 8006dd4:	e7f4      	b.n	8006dc0 <__assert_func+0x14>
 8006dd6:	bf00      	nop
 8006dd8:	20000044 	.word	0x20000044
 8006ddc:	0800856e 	.word	0x0800856e
 8006de0:	08008540 	.word	0x08008540
 8006de4:	08008533 	.word	0x08008533

08006de8 <_calloc_r>:
 8006de8:	b570      	push	{r4, r5, r6, lr}
 8006dea:	fba1 5402 	umull	r5, r4, r1, r2
 8006dee:	b93c      	cbnz	r4, 8006e00 <_calloc_r+0x18>
 8006df0:	4629      	mov	r1, r5
 8006df2:	f7ff f997 	bl	8006124 <_malloc_r>
 8006df6:	4606      	mov	r6, r0
 8006df8:	b928      	cbnz	r0, 8006e06 <_calloc_r+0x1e>
 8006dfa:	2600      	movs	r6, #0
 8006dfc:	4630      	mov	r0, r6
 8006dfe:	bd70      	pop	{r4, r5, r6, pc}
 8006e00:	220c      	movs	r2, #12
 8006e02:	6002      	str	r2, [r0, #0]
 8006e04:	e7f9      	b.n	8006dfa <_calloc_r+0x12>
 8006e06:	462a      	mov	r2, r5
 8006e08:	4621      	mov	r1, r4
 8006e0a:	f7fe fa26 	bl	800525a <memset>
 8006e0e:	e7f5      	b.n	8006dfc <_calloc_r+0x14>

08006e10 <__ascii_mbtowc>:
 8006e10:	b082      	sub	sp, #8
 8006e12:	b901      	cbnz	r1, 8006e16 <__ascii_mbtowc+0x6>
 8006e14:	a901      	add	r1, sp, #4
 8006e16:	b142      	cbz	r2, 8006e2a <__ascii_mbtowc+0x1a>
 8006e18:	b14b      	cbz	r3, 8006e2e <__ascii_mbtowc+0x1e>
 8006e1a:	7813      	ldrb	r3, [r2, #0]
 8006e1c:	600b      	str	r3, [r1, #0]
 8006e1e:	7812      	ldrb	r2, [r2, #0]
 8006e20:	1e10      	subs	r0, r2, #0
 8006e22:	bf18      	it	ne
 8006e24:	2001      	movne	r0, #1
 8006e26:	b002      	add	sp, #8
 8006e28:	4770      	bx	lr
 8006e2a:	4610      	mov	r0, r2
 8006e2c:	e7fb      	b.n	8006e26 <__ascii_mbtowc+0x16>
 8006e2e:	f06f 0001 	mvn.w	r0, #1
 8006e32:	e7f8      	b.n	8006e26 <__ascii_mbtowc+0x16>

08006e34 <_realloc_r>:
 8006e34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e38:	4680      	mov	r8, r0
 8006e3a:	4615      	mov	r5, r2
 8006e3c:	460c      	mov	r4, r1
 8006e3e:	b921      	cbnz	r1, 8006e4a <_realloc_r+0x16>
 8006e40:	4611      	mov	r1, r2
 8006e42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006e46:	f7ff b96d 	b.w	8006124 <_malloc_r>
 8006e4a:	b92a      	cbnz	r2, 8006e58 <_realloc_r+0x24>
 8006e4c:	f7ff f8f8 	bl	8006040 <_free_r>
 8006e50:	2400      	movs	r4, #0
 8006e52:	4620      	mov	r0, r4
 8006e54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e58:	f000 f841 	bl	8006ede <_malloc_usable_size_r>
 8006e5c:	4285      	cmp	r5, r0
 8006e5e:	4606      	mov	r6, r0
 8006e60:	d802      	bhi.n	8006e68 <_realloc_r+0x34>
 8006e62:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006e66:	d8f4      	bhi.n	8006e52 <_realloc_r+0x1e>
 8006e68:	4629      	mov	r1, r5
 8006e6a:	4640      	mov	r0, r8
 8006e6c:	f7ff f95a 	bl	8006124 <_malloc_r>
 8006e70:	4607      	mov	r7, r0
 8006e72:	2800      	cmp	r0, #0
 8006e74:	d0ec      	beq.n	8006e50 <_realloc_r+0x1c>
 8006e76:	42b5      	cmp	r5, r6
 8006e78:	462a      	mov	r2, r5
 8006e7a:	4621      	mov	r1, r4
 8006e7c:	bf28      	it	cs
 8006e7e:	4632      	movcs	r2, r6
 8006e80:	f7ff ff86 	bl	8006d90 <memcpy>
 8006e84:	4621      	mov	r1, r4
 8006e86:	4640      	mov	r0, r8
 8006e88:	f7ff f8da 	bl	8006040 <_free_r>
 8006e8c:	463c      	mov	r4, r7
 8006e8e:	e7e0      	b.n	8006e52 <_realloc_r+0x1e>

08006e90 <__ascii_wctomb>:
 8006e90:	4603      	mov	r3, r0
 8006e92:	4608      	mov	r0, r1
 8006e94:	b141      	cbz	r1, 8006ea8 <__ascii_wctomb+0x18>
 8006e96:	2aff      	cmp	r2, #255	@ 0xff
 8006e98:	d904      	bls.n	8006ea4 <__ascii_wctomb+0x14>
 8006e9a:	228a      	movs	r2, #138	@ 0x8a
 8006e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8006ea0:	601a      	str	r2, [r3, #0]
 8006ea2:	4770      	bx	lr
 8006ea4:	2001      	movs	r0, #1
 8006ea6:	700a      	strb	r2, [r1, #0]
 8006ea8:	4770      	bx	lr
	...

08006eac <fiprintf>:
 8006eac:	b40e      	push	{r1, r2, r3}
 8006eae:	b503      	push	{r0, r1, lr}
 8006eb0:	4601      	mov	r1, r0
 8006eb2:	ab03      	add	r3, sp, #12
 8006eb4:	4805      	ldr	r0, [pc, #20]	@ (8006ecc <fiprintf+0x20>)
 8006eb6:	f853 2b04 	ldr.w	r2, [r3], #4
 8006eba:	6800      	ldr	r0, [r0, #0]
 8006ebc:	9301      	str	r3, [sp, #4]
 8006ebe:	f000 f83d 	bl	8006f3c <_vfiprintf_r>
 8006ec2:	b002      	add	sp, #8
 8006ec4:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ec8:	b003      	add	sp, #12
 8006eca:	4770      	bx	lr
 8006ecc:	20000044 	.word	0x20000044

08006ed0 <abort>:
 8006ed0:	2006      	movs	r0, #6
 8006ed2:	b508      	push	{r3, lr}
 8006ed4:	f000 fa06 	bl	80072e4 <raise>
 8006ed8:	2001      	movs	r0, #1
 8006eda:	f7fb ffe0 	bl	8002e9e <_exit>

08006ede <_malloc_usable_size_r>:
 8006ede:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ee2:	1f18      	subs	r0, r3, #4
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	bfbc      	itt	lt
 8006ee8:	580b      	ldrlt	r3, [r1, r0]
 8006eea:	18c0      	addlt	r0, r0, r3
 8006eec:	4770      	bx	lr

08006eee <__sfputc_r>:
 8006eee:	6893      	ldr	r3, [r2, #8]
 8006ef0:	b410      	push	{r4}
 8006ef2:	3b01      	subs	r3, #1
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	6093      	str	r3, [r2, #8]
 8006ef8:	da07      	bge.n	8006f0a <__sfputc_r+0x1c>
 8006efa:	6994      	ldr	r4, [r2, #24]
 8006efc:	42a3      	cmp	r3, r4
 8006efe:	db01      	blt.n	8006f04 <__sfputc_r+0x16>
 8006f00:	290a      	cmp	r1, #10
 8006f02:	d102      	bne.n	8006f0a <__sfputc_r+0x1c>
 8006f04:	bc10      	pop	{r4}
 8006f06:	f000 b931 	b.w	800716c <__swbuf_r>
 8006f0a:	6813      	ldr	r3, [r2, #0]
 8006f0c:	1c58      	adds	r0, r3, #1
 8006f0e:	6010      	str	r0, [r2, #0]
 8006f10:	7019      	strb	r1, [r3, #0]
 8006f12:	4608      	mov	r0, r1
 8006f14:	bc10      	pop	{r4}
 8006f16:	4770      	bx	lr

08006f18 <__sfputs_r>:
 8006f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f1a:	4606      	mov	r6, r0
 8006f1c:	460f      	mov	r7, r1
 8006f1e:	4614      	mov	r4, r2
 8006f20:	18d5      	adds	r5, r2, r3
 8006f22:	42ac      	cmp	r4, r5
 8006f24:	d101      	bne.n	8006f2a <__sfputs_r+0x12>
 8006f26:	2000      	movs	r0, #0
 8006f28:	e007      	b.n	8006f3a <__sfputs_r+0x22>
 8006f2a:	463a      	mov	r2, r7
 8006f2c:	4630      	mov	r0, r6
 8006f2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f32:	f7ff ffdc 	bl	8006eee <__sfputc_r>
 8006f36:	1c43      	adds	r3, r0, #1
 8006f38:	d1f3      	bne.n	8006f22 <__sfputs_r+0xa>
 8006f3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006f3c <_vfiprintf_r>:
 8006f3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f40:	460d      	mov	r5, r1
 8006f42:	4614      	mov	r4, r2
 8006f44:	4698      	mov	r8, r3
 8006f46:	4606      	mov	r6, r0
 8006f48:	b09d      	sub	sp, #116	@ 0x74
 8006f4a:	b118      	cbz	r0, 8006f54 <_vfiprintf_r+0x18>
 8006f4c:	6a03      	ldr	r3, [r0, #32]
 8006f4e:	b90b      	cbnz	r3, 8006f54 <_vfiprintf_r+0x18>
 8006f50:	f7fe f8ea 	bl	8005128 <__sinit>
 8006f54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006f56:	07d9      	lsls	r1, r3, #31
 8006f58:	d405      	bmi.n	8006f66 <_vfiprintf_r+0x2a>
 8006f5a:	89ab      	ldrh	r3, [r5, #12]
 8006f5c:	059a      	lsls	r2, r3, #22
 8006f5e:	d402      	bmi.n	8006f66 <_vfiprintf_r+0x2a>
 8006f60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006f62:	f7fe fa0a 	bl	800537a <__retarget_lock_acquire_recursive>
 8006f66:	89ab      	ldrh	r3, [r5, #12]
 8006f68:	071b      	lsls	r3, r3, #28
 8006f6a:	d501      	bpl.n	8006f70 <_vfiprintf_r+0x34>
 8006f6c:	692b      	ldr	r3, [r5, #16]
 8006f6e:	b99b      	cbnz	r3, 8006f98 <_vfiprintf_r+0x5c>
 8006f70:	4629      	mov	r1, r5
 8006f72:	4630      	mov	r0, r6
 8006f74:	f000 f938 	bl	80071e8 <__swsetup_r>
 8006f78:	b170      	cbz	r0, 8006f98 <_vfiprintf_r+0x5c>
 8006f7a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006f7c:	07dc      	lsls	r4, r3, #31
 8006f7e:	d504      	bpl.n	8006f8a <_vfiprintf_r+0x4e>
 8006f80:	f04f 30ff 	mov.w	r0, #4294967295
 8006f84:	b01d      	add	sp, #116	@ 0x74
 8006f86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f8a:	89ab      	ldrh	r3, [r5, #12]
 8006f8c:	0598      	lsls	r0, r3, #22
 8006f8e:	d4f7      	bmi.n	8006f80 <_vfiprintf_r+0x44>
 8006f90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006f92:	f7fe f9f3 	bl	800537c <__retarget_lock_release_recursive>
 8006f96:	e7f3      	b.n	8006f80 <_vfiprintf_r+0x44>
 8006f98:	2300      	movs	r3, #0
 8006f9a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f9c:	2320      	movs	r3, #32
 8006f9e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006fa2:	2330      	movs	r3, #48	@ 0x30
 8006fa4:	f04f 0901 	mov.w	r9, #1
 8006fa8:	f8cd 800c 	str.w	r8, [sp, #12]
 8006fac:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007158 <_vfiprintf_r+0x21c>
 8006fb0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006fb4:	4623      	mov	r3, r4
 8006fb6:	469a      	mov	sl, r3
 8006fb8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006fbc:	b10a      	cbz	r2, 8006fc2 <_vfiprintf_r+0x86>
 8006fbe:	2a25      	cmp	r2, #37	@ 0x25
 8006fc0:	d1f9      	bne.n	8006fb6 <_vfiprintf_r+0x7a>
 8006fc2:	ebba 0b04 	subs.w	fp, sl, r4
 8006fc6:	d00b      	beq.n	8006fe0 <_vfiprintf_r+0xa4>
 8006fc8:	465b      	mov	r3, fp
 8006fca:	4622      	mov	r2, r4
 8006fcc:	4629      	mov	r1, r5
 8006fce:	4630      	mov	r0, r6
 8006fd0:	f7ff ffa2 	bl	8006f18 <__sfputs_r>
 8006fd4:	3001      	adds	r0, #1
 8006fd6:	f000 80a7 	beq.w	8007128 <_vfiprintf_r+0x1ec>
 8006fda:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006fdc:	445a      	add	r2, fp
 8006fde:	9209      	str	r2, [sp, #36]	@ 0x24
 8006fe0:	f89a 3000 	ldrb.w	r3, [sl]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	f000 809f 	beq.w	8007128 <_vfiprintf_r+0x1ec>
 8006fea:	2300      	movs	r3, #0
 8006fec:	f04f 32ff 	mov.w	r2, #4294967295
 8006ff0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ff4:	f10a 0a01 	add.w	sl, sl, #1
 8006ff8:	9304      	str	r3, [sp, #16]
 8006ffa:	9307      	str	r3, [sp, #28]
 8006ffc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007000:	931a      	str	r3, [sp, #104]	@ 0x68
 8007002:	4654      	mov	r4, sl
 8007004:	2205      	movs	r2, #5
 8007006:	f814 1b01 	ldrb.w	r1, [r4], #1
 800700a:	4853      	ldr	r0, [pc, #332]	@ (8007158 <_vfiprintf_r+0x21c>)
 800700c:	f7fe f9b7 	bl	800537e <memchr>
 8007010:	9a04      	ldr	r2, [sp, #16]
 8007012:	b9d8      	cbnz	r0, 800704c <_vfiprintf_r+0x110>
 8007014:	06d1      	lsls	r1, r2, #27
 8007016:	bf44      	itt	mi
 8007018:	2320      	movmi	r3, #32
 800701a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800701e:	0713      	lsls	r3, r2, #28
 8007020:	bf44      	itt	mi
 8007022:	232b      	movmi	r3, #43	@ 0x2b
 8007024:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007028:	f89a 3000 	ldrb.w	r3, [sl]
 800702c:	2b2a      	cmp	r3, #42	@ 0x2a
 800702e:	d015      	beq.n	800705c <_vfiprintf_r+0x120>
 8007030:	4654      	mov	r4, sl
 8007032:	2000      	movs	r0, #0
 8007034:	f04f 0c0a 	mov.w	ip, #10
 8007038:	9a07      	ldr	r2, [sp, #28]
 800703a:	4621      	mov	r1, r4
 800703c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007040:	3b30      	subs	r3, #48	@ 0x30
 8007042:	2b09      	cmp	r3, #9
 8007044:	d94b      	bls.n	80070de <_vfiprintf_r+0x1a2>
 8007046:	b1b0      	cbz	r0, 8007076 <_vfiprintf_r+0x13a>
 8007048:	9207      	str	r2, [sp, #28]
 800704a:	e014      	b.n	8007076 <_vfiprintf_r+0x13a>
 800704c:	eba0 0308 	sub.w	r3, r0, r8
 8007050:	fa09 f303 	lsl.w	r3, r9, r3
 8007054:	4313      	orrs	r3, r2
 8007056:	46a2      	mov	sl, r4
 8007058:	9304      	str	r3, [sp, #16]
 800705a:	e7d2      	b.n	8007002 <_vfiprintf_r+0xc6>
 800705c:	9b03      	ldr	r3, [sp, #12]
 800705e:	1d19      	adds	r1, r3, #4
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	9103      	str	r1, [sp, #12]
 8007064:	2b00      	cmp	r3, #0
 8007066:	bfbb      	ittet	lt
 8007068:	425b      	neglt	r3, r3
 800706a:	f042 0202 	orrlt.w	r2, r2, #2
 800706e:	9307      	strge	r3, [sp, #28]
 8007070:	9307      	strlt	r3, [sp, #28]
 8007072:	bfb8      	it	lt
 8007074:	9204      	strlt	r2, [sp, #16]
 8007076:	7823      	ldrb	r3, [r4, #0]
 8007078:	2b2e      	cmp	r3, #46	@ 0x2e
 800707a:	d10a      	bne.n	8007092 <_vfiprintf_r+0x156>
 800707c:	7863      	ldrb	r3, [r4, #1]
 800707e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007080:	d132      	bne.n	80070e8 <_vfiprintf_r+0x1ac>
 8007082:	9b03      	ldr	r3, [sp, #12]
 8007084:	3402      	adds	r4, #2
 8007086:	1d1a      	adds	r2, r3, #4
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	9203      	str	r2, [sp, #12]
 800708c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007090:	9305      	str	r3, [sp, #20]
 8007092:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800715c <_vfiprintf_r+0x220>
 8007096:	2203      	movs	r2, #3
 8007098:	4650      	mov	r0, sl
 800709a:	7821      	ldrb	r1, [r4, #0]
 800709c:	f7fe f96f 	bl	800537e <memchr>
 80070a0:	b138      	cbz	r0, 80070b2 <_vfiprintf_r+0x176>
 80070a2:	2240      	movs	r2, #64	@ 0x40
 80070a4:	9b04      	ldr	r3, [sp, #16]
 80070a6:	eba0 000a 	sub.w	r0, r0, sl
 80070aa:	4082      	lsls	r2, r0
 80070ac:	4313      	orrs	r3, r2
 80070ae:	3401      	adds	r4, #1
 80070b0:	9304      	str	r3, [sp, #16]
 80070b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070b6:	2206      	movs	r2, #6
 80070b8:	4829      	ldr	r0, [pc, #164]	@ (8007160 <_vfiprintf_r+0x224>)
 80070ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80070be:	f7fe f95e 	bl	800537e <memchr>
 80070c2:	2800      	cmp	r0, #0
 80070c4:	d03f      	beq.n	8007146 <_vfiprintf_r+0x20a>
 80070c6:	4b27      	ldr	r3, [pc, #156]	@ (8007164 <_vfiprintf_r+0x228>)
 80070c8:	bb1b      	cbnz	r3, 8007112 <_vfiprintf_r+0x1d6>
 80070ca:	9b03      	ldr	r3, [sp, #12]
 80070cc:	3307      	adds	r3, #7
 80070ce:	f023 0307 	bic.w	r3, r3, #7
 80070d2:	3308      	adds	r3, #8
 80070d4:	9303      	str	r3, [sp, #12]
 80070d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070d8:	443b      	add	r3, r7
 80070da:	9309      	str	r3, [sp, #36]	@ 0x24
 80070dc:	e76a      	b.n	8006fb4 <_vfiprintf_r+0x78>
 80070de:	460c      	mov	r4, r1
 80070e0:	2001      	movs	r0, #1
 80070e2:	fb0c 3202 	mla	r2, ip, r2, r3
 80070e6:	e7a8      	b.n	800703a <_vfiprintf_r+0xfe>
 80070e8:	2300      	movs	r3, #0
 80070ea:	f04f 0c0a 	mov.w	ip, #10
 80070ee:	4619      	mov	r1, r3
 80070f0:	3401      	adds	r4, #1
 80070f2:	9305      	str	r3, [sp, #20]
 80070f4:	4620      	mov	r0, r4
 80070f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80070fa:	3a30      	subs	r2, #48	@ 0x30
 80070fc:	2a09      	cmp	r2, #9
 80070fe:	d903      	bls.n	8007108 <_vfiprintf_r+0x1cc>
 8007100:	2b00      	cmp	r3, #0
 8007102:	d0c6      	beq.n	8007092 <_vfiprintf_r+0x156>
 8007104:	9105      	str	r1, [sp, #20]
 8007106:	e7c4      	b.n	8007092 <_vfiprintf_r+0x156>
 8007108:	4604      	mov	r4, r0
 800710a:	2301      	movs	r3, #1
 800710c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007110:	e7f0      	b.n	80070f4 <_vfiprintf_r+0x1b8>
 8007112:	ab03      	add	r3, sp, #12
 8007114:	9300      	str	r3, [sp, #0]
 8007116:	462a      	mov	r2, r5
 8007118:	4630      	mov	r0, r6
 800711a:	4b13      	ldr	r3, [pc, #76]	@ (8007168 <_vfiprintf_r+0x22c>)
 800711c:	a904      	add	r1, sp, #16
 800711e:	f7fd fbb9 	bl	8004894 <_printf_float>
 8007122:	4607      	mov	r7, r0
 8007124:	1c78      	adds	r0, r7, #1
 8007126:	d1d6      	bne.n	80070d6 <_vfiprintf_r+0x19a>
 8007128:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800712a:	07d9      	lsls	r1, r3, #31
 800712c:	d405      	bmi.n	800713a <_vfiprintf_r+0x1fe>
 800712e:	89ab      	ldrh	r3, [r5, #12]
 8007130:	059a      	lsls	r2, r3, #22
 8007132:	d402      	bmi.n	800713a <_vfiprintf_r+0x1fe>
 8007134:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007136:	f7fe f921 	bl	800537c <__retarget_lock_release_recursive>
 800713a:	89ab      	ldrh	r3, [r5, #12]
 800713c:	065b      	lsls	r3, r3, #25
 800713e:	f53f af1f 	bmi.w	8006f80 <_vfiprintf_r+0x44>
 8007142:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007144:	e71e      	b.n	8006f84 <_vfiprintf_r+0x48>
 8007146:	ab03      	add	r3, sp, #12
 8007148:	9300      	str	r3, [sp, #0]
 800714a:	462a      	mov	r2, r5
 800714c:	4630      	mov	r0, r6
 800714e:	4b06      	ldr	r3, [pc, #24]	@ (8007168 <_vfiprintf_r+0x22c>)
 8007150:	a904      	add	r1, sp, #16
 8007152:	f7fd fe3d 	bl	8004dd0 <_printf_i>
 8007156:	e7e4      	b.n	8007122 <_vfiprintf_r+0x1e6>
 8007158:	08008518 	.word	0x08008518
 800715c:	0800851e 	.word	0x0800851e
 8007160:	08008522 	.word	0x08008522
 8007164:	08004895 	.word	0x08004895
 8007168:	08006f19 	.word	0x08006f19

0800716c <__swbuf_r>:
 800716c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800716e:	460e      	mov	r6, r1
 8007170:	4614      	mov	r4, r2
 8007172:	4605      	mov	r5, r0
 8007174:	b118      	cbz	r0, 800717e <__swbuf_r+0x12>
 8007176:	6a03      	ldr	r3, [r0, #32]
 8007178:	b90b      	cbnz	r3, 800717e <__swbuf_r+0x12>
 800717a:	f7fd ffd5 	bl	8005128 <__sinit>
 800717e:	69a3      	ldr	r3, [r4, #24]
 8007180:	60a3      	str	r3, [r4, #8]
 8007182:	89a3      	ldrh	r3, [r4, #12]
 8007184:	071a      	lsls	r2, r3, #28
 8007186:	d501      	bpl.n	800718c <__swbuf_r+0x20>
 8007188:	6923      	ldr	r3, [r4, #16]
 800718a:	b943      	cbnz	r3, 800719e <__swbuf_r+0x32>
 800718c:	4621      	mov	r1, r4
 800718e:	4628      	mov	r0, r5
 8007190:	f000 f82a 	bl	80071e8 <__swsetup_r>
 8007194:	b118      	cbz	r0, 800719e <__swbuf_r+0x32>
 8007196:	f04f 37ff 	mov.w	r7, #4294967295
 800719a:	4638      	mov	r0, r7
 800719c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800719e:	6823      	ldr	r3, [r4, #0]
 80071a0:	6922      	ldr	r2, [r4, #16]
 80071a2:	b2f6      	uxtb	r6, r6
 80071a4:	1a98      	subs	r0, r3, r2
 80071a6:	6963      	ldr	r3, [r4, #20]
 80071a8:	4637      	mov	r7, r6
 80071aa:	4283      	cmp	r3, r0
 80071ac:	dc05      	bgt.n	80071ba <__swbuf_r+0x4e>
 80071ae:	4621      	mov	r1, r4
 80071b0:	4628      	mov	r0, r5
 80071b2:	f7ff fd9b 	bl	8006cec <_fflush_r>
 80071b6:	2800      	cmp	r0, #0
 80071b8:	d1ed      	bne.n	8007196 <__swbuf_r+0x2a>
 80071ba:	68a3      	ldr	r3, [r4, #8]
 80071bc:	3b01      	subs	r3, #1
 80071be:	60a3      	str	r3, [r4, #8]
 80071c0:	6823      	ldr	r3, [r4, #0]
 80071c2:	1c5a      	adds	r2, r3, #1
 80071c4:	6022      	str	r2, [r4, #0]
 80071c6:	701e      	strb	r6, [r3, #0]
 80071c8:	6962      	ldr	r2, [r4, #20]
 80071ca:	1c43      	adds	r3, r0, #1
 80071cc:	429a      	cmp	r2, r3
 80071ce:	d004      	beq.n	80071da <__swbuf_r+0x6e>
 80071d0:	89a3      	ldrh	r3, [r4, #12]
 80071d2:	07db      	lsls	r3, r3, #31
 80071d4:	d5e1      	bpl.n	800719a <__swbuf_r+0x2e>
 80071d6:	2e0a      	cmp	r6, #10
 80071d8:	d1df      	bne.n	800719a <__swbuf_r+0x2e>
 80071da:	4621      	mov	r1, r4
 80071dc:	4628      	mov	r0, r5
 80071de:	f7ff fd85 	bl	8006cec <_fflush_r>
 80071e2:	2800      	cmp	r0, #0
 80071e4:	d0d9      	beq.n	800719a <__swbuf_r+0x2e>
 80071e6:	e7d6      	b.n	8007196 <__swbuf_r+0x2a>

080071e8 <__swsetup_r>:
 80071e8:	b538      	push	{r3, r4, r5, lr}
 80071ea:	4b29      	ldr	r3, [pc, #164]	@ (8007290 <__swsetup_r+0xa8>)
 80071ec:	4605      	mov	r5, r0
 80071ee:	6818      	ldr	r0, [r3, #0]
 80071f0:	460c      	mov	r4, r1
 80071f2:	b118      	cbz	r0, 80071fc <__swsetup_r+0x14>
 80071f4:	6a03      	ldr	r3, [r0, #32]
 80071f6:	b90b      	cbnz	r3, 80071fc <__swsetup_r+0x14>
 80071f8:	f7fd ff96 	bl	8005128 <__sinit>
 80071fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007200:	0719      	lsls	r1, r3, #28
 8007202:	d422      	bmi.n	800724a <__swsetup_r+0x62>
 8007204:	06da      	lsls	r2, r3, #27
 8007206:	d407      	bmi.n	8007218 <__swsetup_r+0x30>
 8007208:	2209      	movs	r2, #9
 800720a:	602a      	str	r2, [r5, #0]
 800720c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007210:	f04f 30ff 	mov.w	r0, #4294967295
 8007214:	81a3      	strh	r3, [r4, #12]
 8007216:	e033      	b.n	8007280 <__swsetup_r+0x98>
 8007218:	0758      	lsls	r0, r3, #29
 800721a:	d512      	bpl.n	8007242 <__swsetup_r+0x5a>
 800721c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800721e:	b141      	cbz	r1, 8007232 <__swsetup_r+0x4a>
 8007220:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007224:	4299      	cmp	r1, r3
 8007226:	d002      	beq.n	800722e <__swsetup_r+0x46>
 8007228:	4628      	mov	r0, r5
 800722a:	f7fe ff09 	bl	8006040 <_free_r>
 800722e:	2300      	movs	r3, #0
 8007230:	6363      	str	r3, [r4, #52]	@ 0x34
 8007232:	89a3      	ldrh	r3, [r4, #12]
 8007234:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007238:	81a3      	strh	r3, [r4, #12]
 800723a:	2300      	movs	r3, #0
 800723c:	6063      	str	r3, [r4, #4]
 800723e:	6923      	ldr	r3, [r4, #16]
 8007240:	6023      	str	r3, [r4, #0]
 8007242:	89a3      	ldrh	r3, [r4, #12]
 8007244:	f043 0308 	orr.w	r3, r3, #8
 8007248:	81a3      	strh	r3, [r4, #12]
 800724a:	6923      	ldr	r3, [r4, #16]
 800724c:	b94b      	cbnz	r3, 8007262 <__swsetup_r+0x7a>
 800724e:	89a3      	ldrh	r3, [r4, #12]
 8007250:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007254:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007258:	d003      	beq.n	8007262 <__swsetup_r+0x7a>
 800725a:	4621      	mov	r1, r4
 800725c:	4628      	mov	r0, r5
 800725e:	f000 f882 	bl	8007366 <__smakebuf_r>
 8007262:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007266:	f013 0201 	ands.w	r2, r3, #1
 800726a:	d00a      	beq.n	8007282 <__swsetup_r+0x9a>
 800726c:	2200      	movs	r2, #0
 800726e:	60a2      	str	r2, [r4, #8]
 8007270:	6962      	ldr	r2, [r4, #20]
 8007272:	4252      	negs	r2, r2
 8007274:	61a2      	str	r2, [r4, #24]
 8007276:	6922      	ldr	r2, [r4, #16]
 8007278:	b942      	cbnz	r2, 800728c <__swsetup_r+0xa4>
 800727a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800727e:	d1c5      	bne.n	800720c <__swsetup_r+0x24>
 8007280:	bd38      	pop	{r3, r4, r5, pc}
 8007282:	0799      	lsls	r1, r3, #30
 8007284:	bf58      	it	pl
 8007286:	6962      	ldrpl	r2, [r4, #20]
 8007288:	60a2      	str	r2, [r4, #8]
 800728a:	e7f4      	b.n	8007276 <__swsetup_r+0x8e>
 800728c:	2000      	movs	r0, #0
 800728e:	e7f7      	b.n	8007280 <__swsetup_r+0x98>
 8007290:	20000044 	.word	0x20000044

08007294 <_raise_r>:
 8007294:	291f      	cmp	r1, #31
 8007296:	b538      	push	{r3, r4, r5, lr}
 8007298:	4605      	mov	r5, r0
 800729a:	460c      	mov	r4, r1
 800729c:	d904      	bls.n	80072a8 <_raise_r+0x14>
 800729e:	2316      	movs	r3, #22
 80072a0:	6003      	str	r3, [r0, #0]
 80072a2:	f04f 30ff 	mov.w	r0, #4294967295
 80072a6:	bd38      	pop	{r3, r4, r5, pc}
 80072a8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80072aa:	b112      	cbz	r2, 80072b2 <_raise_r+0x1e>
 80072ac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80072b0:	b94b      	cbnz	r3, 80072c6 <_raise_r+0x32>
 80072b2:	4628      	mov	r0, r5
 80072b4:	f000 f830 	bl	8007318 <_getpid_r>
 80072b8:	4622      	mov	r2, r4
 80072ba:	4601      	mov	r1, r0
 80072bc:	4628      	mov	r0, r5
 80072be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80072c2:	f000 b817 	b.w	80072f4 <_kill_r>
 80072c6:	2b01      	cmp	r3, #1
 80072c8:	d00a      	beq.n	80072e0 <_raise_r+0x4c>
 80072ca:	1c59      	adds	r1, r3, #1
 80072cc:	d103      	bne.n	80072d6 <_raise_r+0x42>
 80072ce:	2316      	movs	r3, #22
 80072d0:	6003      	str	r3, [r0, #0]
 80072d2:	2001      	movs	r0, #1
 80072d4:	e7e7      	b.n	80072a6 <_raise_r+0x12>
 80072d6:	2100      	movs	r1, #0
 80072d8:	4620      	mov	r0, r4
 80072da:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80072de:	4798      	blx	r3
 80072e0:	2000      	movs	r0, #0
 80072e2:	e7e0      	b.n	80072a6 <_raise_r+0x12>

080072e4 <raise>:
 80072e4:	4b02      	ldr	r3, [pc, #8]	@ (80072f0 <raise+0xc>)
 80072e6:	4601      	mov	r1, r0
 80072e8:	6818      	ldr	r0, [r3, #0]
 80072ea:	f7ff bfd3 	b.w	8007294 <_raise_r>
 80072ee:	bf00      	nop
 80072f0:	20000044 	.word	0x20000044

080072f4 <_kill_r>:
 80072f4:	b538      	push	{r3, r4, r5, lr}
 80072f6:	2300      	movs	r3, #0
 80072f8:	4d06      	ldr	r5, [pc, #24]	@ (8007314 <_kill_r+0x20>)
 80072fa:	4604      	mov	r4, r0
 80072fc:	4608      	mov	r0, r1
 80072fe:	4611      	mov	r1, r2
 8007300:	602b      	str	r3, [r5, #0]
 8007302:	f7fb fdbc 	bl	8002e7e <_kill>
 8007306:	1c43      	adds	r3, r0, #1
 8007308:	d102      	bne.n	8007310 <_kill_r+0x1c>
 800730a:	682b      	ldr	r3, [r5, #0]
 800730c:	b103      	cbz	r3, 8007310 <_kill_r+0x1c>
 800730e:	6023      	str	r3, [r4, #0]
 8007310:	bd38      	pop	{r3, r4, r5, pc}
 8007312:	bf00      	nop
 8007314:	200005d4 	.word	0x200005d4

08007318 <_getpid_r>:
 8007318:	f7fb bdaa 	b.w	8002e70 <_getpid>

0800731c <__swhatbuf_r>:
 800731c:	b570      	push	{r4, r5, r6, lr}
 800731e:	460c      	mov	r4, r1
 8007320:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007324:	4615      	mov	r5, r2
 8007326:	2900      	cmp	r1, #0
 8007328:	461e      	mov	r6, r3
 800732a:	b096      	sub	sp, #88	@ 0x58
 800732c:	da0c      	bge.n	8007348 <__swhatbuf_r+0x2c>
 800732e:	89a3      	ldrh	r3, [r4, #12]
 8007330:	2100      	movs	r1, #0
 8007332:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007336:	bf14      	ite	ne
 8007338:	2340      	movne	r3, #64	@ 0x40
 800733a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800733e:	2000      	movs	r0, #0
 8007340:	6031      	str	r1, [r6, #0]
 8007342:	602b      	str	r3, [r5, #0]
 8007344:	b016      	add	sp, #88	@ 0x58
 8007346:	bd70      	pop	{r4, r5, r6, pc}
 8007348:	466a      	mov	r2, sp
 800734a:	f000 f849 	bl	80073e0 <_fstat_r>
 800734e:	2800      	cmp	r0, #0
 8007350:	dbed      	blt.n	800732e <__swhatbuf_r+0x12>
 8007352:	9901      	ldr	r1, [sp, #4]
 8007354:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007358:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800735c:	4259      	negs	r1, r3
 800735e:	4159      	adcs	r1, r3
 8007360:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007364:	e7eb      	b.n	800733e <__swhatbuf_r+0x22>

08007366 <__smakebuf_r>:
 8007366:	898b      	ldrh	r3, [r1, #12]
 8007368:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800736a:	079d      	lsls	r5, r3, #30
 800736c:	4606      	mov	r6, r0
 800736e:	460c      	mov	r4, r1
 8007370:	d507      	bpl.n	8007382 <__smakebuf_r+0x1c>
 8007372:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007376:	6023      	str	r3, [r4, #0]
 8007378:	6123      	str	r3, [r4, #16]
 800737a:	2301      	movs	r3, #1
 800737c:	6163      	str	r3, [r4, #20]
 800737e:	b003      	add	sp, #12
 8007380:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007382:	466a      	mov	r2, sp
 8007384:	ab01      	add	r3, sp, #4
 8007386:	f7ff ffc9 	bl	800731c <__swhatbuf_r>
 800738a:	9f00      	ldr	r7, [sp, #0]
 800738c:	4605      	mov	r5, r0
 800738e:	4639      	mov	r1, r7
 8007390:	4630      	mov	r0, r6
 8007392:	f7fe fec7 	bl	8006124 <_malloc_r>
 8007396:	b948      	cbnz	r0, 80073ac <__smakebuf_r+0x46>
 8007398:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800739c:	059a      	lsls	r2, r3, #22
 800739e:	d4ee      	bmi.n	800737e <__smakebuf_r+0x18>
 80073a0:	f023 0303 	bic.w	r3, r3, #3
 80073a4:	f043 0302 	orr.w	r3, r3, #2
 80073a8:	81a3      	strh	r3, [r4, #12]
 80073aa:	e7e2      	b.n	8007372 <__smakebuf_r+0xc>
 80073ac:	89a3      	ldrh	r3, [r4, #12]
 80073ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80073b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073b6:	81a3      	strh	r3, [r4, #12]
 80073b8:	9b01      	ldr	r3, [sp, #4]
 80073ba:	6020      	str	r0, [r4, #0]
 80073bc:	b15b      	cbz	r3, 80073d6 <__smakebuf_r+0x70>
 80073be:	4630      	mov	r0, r6
 80073c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80073c4:	f000 f81e 	bl	8007404 <_isatty_r>
 80073c8:	b128      	cbz	r0, 80073d6 <__smakebuf_r+0x70>
 80073ca:	89a3      	ldrh	r3, [r4, #12]
 80073cc:	f023 0303 	bic.w	r3, r3, #3
 80073d0:	f043 0301 	orr.w	r3, r3, #1
 80073d4:	81a3      	strh	r3, [r4, #12]
 80073d6:	89a3      	ldrh	r3, [r4, #12]
 80073d8:	431d      	orrs	r5, r3
 80073da:	81a5      	strh	r5, [r4, #12]
 80073dc:	e7cf      	b.n	800737e <__smakebuf_r+0x18>
	...

080073e0 <_fstat_r>:
 80073e0:	b538      	push	{r3, r4, r5, lr}
 80073e2:	2300      	movs	r3, #0
 80073e4:	4d06      	ldr	r5, [pc, #24]	@ (8007400 <_fstat_r+0x20>)
 80073e6:	4604      	mov	r4, r0
 80073e8:	4608      	mov	r0, r1
 80073ea:	4611      	mov	r1, r2
 80073ec:	602b      	str	r3, [r5, #0]
 80073ee:	f7fb fda5 	bl	8002f3c <_fstat>
 80073f2:	1c43      	adds	r3, r0, #1
 80073f4:	d102      	bne.n	80073fc <_fstat_r+0x1c>
 80073f6:	682b      	ldr	r3, [r5, #0]
 80073f8:	b103      	cbz	r3, 80073fc <_fstat_r+0x1c>
 80073fa:	6023      	str	r3, [r4, #0]
 80073fc:	bd38      	pop	{r3, r4, r5, pc}
 80073fe:	bf00      	nop
 8007400:	200005d4 	.word	0x200005d4

08007404 <_isatty_r>:
 8007404:	b538      	push	{r3, r4, r5, lr}
 8007406:	2300      	movs	r3, #0
 8007408:	4d05      	ldr	r5, [pc, #20]	@ (8007420 <_isatty_r+0x1c>)
 800740a:	4604      	mov	r4, r0
 800740c:	4608      	mov	r0, r1
 800740e:	602b      	str	r3, [r5, #0]
 8007410:	f7fb fda3 	bl	8002f5a <_isatty>
 8007414:	1c43      	adds	r3, r0, #1
 8007416:	d102      	bne.n	800741e <_isatty_r+0x1a>
 8007418:	682b      	ldr	r3, [r5, #0]
 800741a:	b103      	cbz	r3, 800741e <_isatty_r+0x1a>
 800741c:	6023      	str	r3, [r4, #0]
 800741e:	bd38      	pop	{r3, r4, r5, pc}
 8007420:	200005d4 	.word	0x200005d4

08007424 <pow>:
 8007424:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007428:	4614      	mov	r4, r2
 800742a:	461d      	mov	r5, r3
 800742c:	4680      	mov	r8, r0
 800742e:	4689      	mov	r9, r1
 8007430:	f000 f866 	bl	8007500 <__ieee754_pow>
 8007434:	4622      	mov	r2, r4
 8007436:	4606      	mov	r6, r0
 8007438:	460f      	mov	r7, r1
 800743a:	462b      	mov	r3, r5
 800743c:	4620      	mov	r0, r4
 800743e:	4629      	mov	r1, r5
 8007440:	f7f9 fae4 	bl	8000a0c <__aeabi_dcmpun>
 8007444:	bbc8      	cbnz	r0, 80074ba <pow+0x96>
 8007446:	2200      	movs	r2, #0
 8007448:	2300      	movs	r3, #0
 800744a:	4640      	mov	r0, r8
 800744c:	4649      	mov	r1, r9
 800744e:	f7f9 faab 	bl	80009a8 <__aeabi_dcmpeq>
 8007452:	b1b8      	cbz	r0, 8007484 <pow+0x60>
 8007454:	2200      	movs	r2, #0
 8007456:	2300      	movs	r3, #0
 8007458:	4620      	mov	r0, r4
 800745a:	4629      	mov	r1, r5
 800745c:	f7f9 faa4 	bl	80009a8 <__aeabi_dcmpeq>
 8007460:	2800      	cmp	r0, #0
 8007462:	d141      	bne.n	80074e8 <pow+0xc4>
 8007464:	4620      	mov	r0, r4
 8007466:	4629      	mov	r1, r5
 8007468:	f000 f844 	bl	80074f4 <finite>
 800746c:	b328      	cbz	r0, 80074ba <pow+0x96>
 800746e:	2200      	movs	r2, #0
 8007470:	2300      	movs	r3, #0
 8007472:	4620      	mov	r0, r4
 8007474:	4629      	mov	r1, r5
 8007476:	f7f9 faa1 	bl	80009bc <__aeabi_dcmplt>
 800747a:	b1f0      	cbz	r0, 80074ba <pow+0x96>
 800747c:	f7fd ff52 	bl	8005324 <__errno>
 8007480:	2322      	movs	r3, #34	@ 0x22
 8007482:	e019      	b.n	80074b8 <pow+0x94>
 8007484:	4630      	mov	r0, r6
 8007486:	4639      	mov	r1, r7
 8007488:	f000 f834 	bl	80074f4 <finite>
 800748c:	b9c8      	cbnz	r0, 80074c2 <pow+0x9e>
 800748e:	4640      	mov	r0, r8
 8007490:	4649      	mov	r1, r9
 8007492:	f000 f82f 	bl	80074f4 <finite>
 8007496:	b1a0      	cbz	r0, 80074c2 <pow+0x9e>
 8007498:	4620      	mov	r0, r4
 800749a:	4629      	mov	r1, r5
 800749c:	f000 f82a 	bl	80074f4 <finite>
 80074a0:	b178      	cbz	r0, 80074c2 <pow+0x9e>
 80074a2:	4632      	mov	r2, r6
 80074a4:	463b      	mov	r3, r7
 80074a6:	4630      	mov	r0, r6
 80074a8:	4639      	mov	r1, r7
 80074aa:	f7f9 faaf 	bl	8000a0c <__aeabi_dcmpun>
 80074ae:	2800      	cmp	r0, #0
 80074b0:	d0e4      	beq.n	800747c <pow+0x58>
 80074b2:	f7fd ff37 	bl	8005324 <__errno>
 80074b6:	2321      	movs	r3, #33	@ 0x21
 80074b8:	6003      	str	r3, [r0, #0]
 80074ba:	4630      	mov	r0, r6
 80074bc:	4639      	mov	r1, r7
 80074be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074c2:	2200      	movs	r2, #0
 80074c4:	2300      	movs	r3, #0
 80074c6:	4630      	mov	r0, r6
 80074c8:	4639      	mov	r1, r7
 80074ca:	f7f9 fa6d 	bl	80009a8 <__aeabi_dcmpeq>
 80074ce:	2800      	cmp	r0, #0
 80074d0:	d0f3      	beq.n	80074ba <pow+0x96>
 80074d2:	4640      	mov	r0, r8
 80074d4:	4649      	mov	r1, r9
 80074d6:	f000 f80d 	bl	80074f4 <finite>
 80074da:	2800      	cmp	r0, #0
 80074dc:	d0ed      	beq.n	80074ba <pow+0x96>
 80074de:	4620      	mov	r0, r4
 80074e0:	4629      	mov	r1, r5
 80074e2:	f000 f807 	bl	80074f4 <finite>
 80074e6:	e7c8      	b.n	800747a <pow+0x56>
 80074e8:	2600      	movs	r6, #0
 80074ea:	4f01      	ldr	r7, [pc, #4]	@ (80074f0 <pow+0xcc>)
 80074ec:	e7e5      	b.n	80074ba <pow+0x96>
 80074ee:	bf00      	nop
 80074f0:	3ff00000 	.word	0x3ff00000

080074f4 <finite>:
 80074f4:	f041 4000 	orr.w	r0, r1, #2147483648	@ 0x80000000
 80074f8:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 80074fc:	0fc0      	lsrs	r0, r0, #31
 80074fe:	4770      	bx	lr

08007500 <__ieee754_pow>:
 8007500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007504:	b091      	sub	sp, #68	@ 0x44
 8007506:	e9cd 2300 	strd	r2, r3, [sp]
 800750a:	468b      	mov	fp, r1
 800750c:	e9dd 1800 	ldrd	r1, r8, [sp]
 8007510:	f028 4700 	bic.w	r7, r8, #2147483648	@ 0x80000000
 8007514:	4682      	mov	sl, r0
 8007516:	ea57 0001 	orrs.w	r0, r7, r1
 800751a:	d112      	bne.n	8007542 <__ieee754_pow+0x42>
 800751c:	4653      	mov	r3, sl
 800751e:	f48b 2200 	eor.w	r2, fp, #524288	@ 0x80000
 8007522:	18db      	adds	r3, r3, r3
 8007524:	4152      	adcs	r2, r2
 8007526:	4298      	cmp	r0, r3
 8007528:	4b91      	ldr	r3, [pc, #580]	@ (8007770 <__ieee754_pow+0x270>)
 800752a:	4193      	sbcs	r3, r2
 800752c:	f080 84ce 	bcs.w	8007ecc <__ieee754_pow+0x9cc>
 8007530:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007534:	4650      	mov	r0, sl
 8007536:	4659      	mov	r1, fp
 8007538:	f7f8 fe18 	bl	800016c <__adddf3>
 800753c:	b011      	add	sp, #68	@ 0x44
 800753e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007542:	4b8c      	ldr	r3, [pc, #560]	@ (8007774 <__ieee754_pow+0x274>)
 8007544:	f02b 4600 	bic.w	r6, fp, #2147483648	@ 0x80000000
 8007548:	429e      	cmp	r6, r3
 800754a:	465d      	mov	r5, fp
 800754c:	46d1      	mov	r9, sl
 800754e:	d807      	bhi.n	8007560 <__ieee754_pow+0x60>
 8007550:	d102      	bne.n	8007558 <__ieee754_pow+0x58>
 8007552:	f1ba 0f00 	cmp.w	sl, #0
 8007556:	d1eb      	bne.n	8007530 <__ieee754_pow+0x30>
 8007558:	429f      	cmp	r7, r3
 800755a:	d801      	bhi.n	8007560 <__ieee754_pow+0x60>
 800755c:	d10f      	bne.n	800757e <__ieee754_pow+0x7e>
 800755e:	b171      	cbz	r1, 800757e <__ieee754_pow+0x7e>
 8007560:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8007564:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8007568:	ea55 0509 	orrs.w	r5, r5, r9
 800756c:	d1e0      	bne.n	8007530 <__ieee754_pow+0x30>
 800756e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007572:	18db      	adds	r3, r3, r3
 8007574:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8007578:	4152      	adcs	r2, r2
 800757a:	429d      	cmp	r5, r3
 800757c:	e7d4      	b.n	8007528 <__ieee754_pow+0x28>
 800757e:	2d00      	cmp	r5, #0
 8007580:	4633      	mov	r3, r6
 8007582:	da39      	bge.n	80075f8 <__ieee754_pow+0xf8>
 8007584:	4a7c      	ldr	r2, [pc, #496]	@ (8007778 <__ieee754_pow+0x278>)
 8007586:	4297      	cmp	r7, r2
 8007588:	d84e      	bhi.n	8007628 <__ieee754_pow+0x128>
 800758a:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800758e:	4297      	cmp	r7, r2
 8007590:	f240 84ab 	bls.w	8007eea <__ieee754_pow+0x9ea>
 8007594:	153a      	asrs	r2, r7, #20
 8007596:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800759a:	2a14      	cmp	r2, #20
 800759c:	dd0f      	ble.n	80075be <__ieee754_pow+0xbe>
 800759e:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 80075a2:	fa21 f402 	lsr.w	r4, r1, r2
 80075a6:	fa04 f202 	lsl.w	r2, r4, r2
 80075aa:	428a      	cmp	r2, r1
 80075ac:	f040 849d 	bne.w	8007eea <__ieee754_pow+0x9ea>
 80075b0:	f004 0401 	and.w	r4, r4, #1
 80075b4:	f1c4 0402 	rsb	r4, r4, #2
 80075b8:	2900      	cmp	r1, #0
 80075ba:	d15a      	bne.n	8007672 <__ieee754_pow+0x172>
 80075bc:	e00e      	b.n	80075dc <__ieee754_pow+0xdc>
 80075be:	2900      	cmp	r1, #0
 80075c0:	d156      	bne.n	8007670 <__ieee754_pow+0x170>
 80075c2:	f1c2 0214 	rsb	r2, r2, #20
 80075c6:	fa47 f402 	asr.w	r4, r7, r2
 80075ca:	fa04 f202 	lsl.w	r2, r4, r2
 80075ce:	42ba      	cmp	r2, r7
 80075d0:	f040 8488 	bne.w	8007ee4 <__ieee754_pow+0x9e4>
 80075d4:	f004 0401 	and.w	r4, r4, #1
 80075d8:	f1c4 0402 	rsb	r4, r4, #2
 80075dc:	4a67      	ldr	r2, [pc, #412]	@ (800777c <__ieee754_pow+0x27c>)
 80075de:	4297      	cmp	r7, r2
 80075e0:	d130      	bne.n	8007644 <__ieee754_pow+0x144>
 80075e2:	f1b8 0f00 	cmp.w	r8, #0
 80075e6:	f280 8479 	bge.w	8007edc <__ieee754_pow+0x9dc>
 80075ea:	4652      	mov	r2, sl
 80075ec:	465b      	mov	r3, fp
 80075ee:	2000      	movs	r0, #0
 80075f0:	4962      	ldr	r1, [pc, #392]	@ (800777c <__ieee754_pow+0x27c>)
 80075f2:	f7f9 f89b 	bl	800072c <__aeabi_ddiv>
 80075f6:	e7a1      	b.n	800753c <__ieee754_pow+0x3c>
 80075f8:	2400      	movs	r4, #0
 80075fa:	2900      	cmp	r1, #0
 80075fc:	d139      	bne.n	8007672 <__ieee754_pow+0x172>
 80075fe:	4a5d      	ldr	r2, [pc, #372]	@ (8007774 <__ieee754_pow+0x274>)
 8007600:	4297      	cmp	r7, r2
 8007602:	d1eb      	bne.n	80075dc <__ieee754_pow+0xdc>
 8007604:	f106 4340 	add.w	r3, r6, #3221225472	@ 0xc0000000
 8007608:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 800760c:	ea53 0309 	orrs.w	r3, r3, r9
 8007610:	f000 845c 	beq.w	8007ecc <__ieee754_pow+0x9cc>
 8007614:	4b5a      	ldr	r3, [pc, #360]	@ (8007780 <__ieee754_pow+0x280>)
 8007616:	429e      	cmp	r6, r3
 8007618:	d908      	bls.n	800762c <__ieee754_pow+0x12c>
 800761a:	f1b8 0f00 	cmp.w	r8, #0
 800761e:	f2c0 8459 	blt.w	8007ed4 <__ieee754_pow+0x9d4>
 8007622:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007626:	e789      	b.n	800753c <__ieee754_pow+0x3c>
 8007628:	2402      	movs	r4, #2
 800762a:	e7e6      	b.n	80075fa <__ieee754_pow+0xfa>
 800762c:	f1b8 0f00 	cmp.w	r8, #0
 8007630:	f04f 0000 	mov.w	r0, #0
 8007634:	f04f 0100 	mov.w	r1, #0
 8007638:	da80      	bge.n	800753c <__ieee754_pow+0x3c>
 800763a:	e9dd 0300 	ldrd	r0, r3, [sp]
 800763e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8007642:	e77b      	b.n	800753c <__ieee754_pow+0x3c>
 8007644:	f1b8 4f80 	cmp.w	r8, #1073741824	@ 0x40000000
 8007648:	d106      	bne.n	8007658 <__ieee754_pow+0x158>
 800764a:	4652      	mov	r2, sl
 800764c:	465b      	mov	r3, fp
 800764e:	4650      	mov	r0, sl
 8007650:	4659      	mov	r1, fp
 8007652:	f7f8 ff41 	bl	80004d8 <__aeabi_dmul>
 8007656:	e771      	b.n	800753c <__ieee754_pow+0x3c>
 8007658:	4a4a      	ldr	r2, [pc, #296]	@ (8007784 <__ieee754_pow+0x284>)
 800765a:	4590      	cmp	r8, r2
 800765c:	d109      	bne.n	8007672 <__ieee754_pow+0x172>
 800765e:	2d00      	cmp	r5, #0
 8007660:	db07      	blt.n	8007672 <__ieee754_pow+0x172>
 8007662:	4650      	mov	r0, sl
 8007664:	4659      	mov	r1, fp
 8007666:	b011      	add	sp, #68	@ 0x44
 8007668:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800766c:	f000 bd12 	b.w	8008094 <__ieee754_sqrt>
 8007670:	2400      	movs	r4, #0
 8007672:	4650      	mov	r0, sl
 8007674:	4659      	mov	r1, fp
 8007676:	9302      	str	r3, [sp, #8]
 8007678:	f000 fc6a 	bl	8007f50 <fabs>
 800767c:	9b02      	ldr	r3, [sp, #8]
 800767e:	f1b9 0f00 	cmp.w	r9, #0
 8007682:	d127      	bne.n	80076d4 <__ieee754_pow+0x1d4>
 8007684:	4a3d      	ldr	r2, [pc, #244]	@ (800777c <__ieee754_pow+0x27c>)
 8007686:	f025 4c40 	bic.w	ip, r5, #3221225472	@ 0xc0000000
 800768a:	4594      	cmp	ip, r2
 800768c:	d000      	beq.n	8007690 <__ieee754_pow+0x190>
 800768e:	bb0e      	cbnz	r6, 80076d4 <__ieee754_pow+0x1d4>
 8007690:	f1b8 0f00 	cmp.w	r8, #0
 8007694:	da05      	bge.n	80076a2 <__ieee754_pow+0x1a2>
 8007696:	4602      	mov	r2, r0
 8007698:	460b      	mov	r3, r1
 800769a:	2000      	movs	r0, #0
 800769c:	4937      	ldr	r1, [pc, #220]	@ (800777c <__ieee754_pow+0x27c>)
 800769e:	f7f9 f845 	bl	800072c <__aeabi_ddiv>
 80076a2:	2d00      	cmp	r5, #0
 80076a4:	f6bf af4a 	bge.w	800753c <__ieee754_pow+0x3c>
 80076a8:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 80076ac:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 80076b0:	4326      	orrs	r6, r4
 80076b2:	d108      	bne.n	80076c6 <__ieee754_pow+0x1c6>
 80076b4:	4602      	mov	r2, r0
 80076b6:	460b      	mov	r3, r1
 80076b8:	4610      	mov	r0, r2
 80076ba:	4619      	mov	r1, r3
 80076bc:	f7f8 fd54 	bl	8000168 <__aeabi_dsub>
 80076c0:	4602      	mov	r2, r0
 80076c2:	460b      	mov	r3, r1
 80076c4:	e795      	b.n	80075f2 <__ieee754_pow+0xf2>
 80076c6:	2c01      	cmp	r4, #1
 80076c8:	f47f af38 	bne.w	800753c <__ieee754_pow+0x3c>
 80076cc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80076d0:	4619      	mov	r1, r3
 80076d2:	e733      	b.n	800753c <__ieee754_pow+0x3c>
 80076d4:	0fea      	lsrs	r2, r5, #31
 80076d6:	3a01      	subs	r2, #1
 80076d8:	ea52 0c04 	orrs.w	ip, r2, r4
 80076dc:	d102      	bne.n	80076e4 <__ieee754_pow+0x1e4>
 80076de:	4652      	mov	r2, sl
 80076e0:	465b      	mov	r3, fp
 80076e2:	e7e9      	b.n	80076b8 <__ieee754_pow+0x1b8>
 80076e4:	f04f 0900 	mov.w	r9, #0
 80076e8:	3c01      	subs	r4, #1
 80076ea:	4314      	orrs	r4, r2
 80076ec:	bf14      	ite	ne
 80076ee:	f8df a08c 	ldrne.w	sl, [pc, #140]	@ 800777c <__ieee754_pow+0x27c>
 80076f2:	f8df a094 	ldreq.w	sl, [pc, #148]	@ 8007788 <__ieee754_pow+0x288>
 80076f6:	f1b7 4f84 	cmp.w	r7, #1107296256	@ 0x42000000
 80076fa:	e9cd 9a02 	strd	r9, sl, [sp, #8]
 80076fe:	f240 8107 	bls.w	8007910 <__ieee754_pow+0x410>
 8007702:	4b22      	ldr	r3, [pc, #136]	@ (800778c <__ieee754_pow+0x28c>)
 8007704:	429f      	cmp	r7, r3
 8007706:	4b1e      	ldr	r3, [pc, #120]	@ (8007780 <__ieee754_pow+0x280>)
 8007708:	d913      	bls.n	8007732 <__ieee754_pow+0x232>
 800770a:	429e      	cmp	r6, r3
 800770c:	d808      	bhi.n	8007720 <__ieee754_pow+0x220>
 800770e:	f1b8 0f00 	cmp.w	r8, #0
 8007712:	da08      	bge.n	8007726 <__ieee754_pow+0x226>
 8007714:	2000      	movs	r0, #0
 8007716:	b011      	add	sp, #68	@ 0x44
 8007718:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800771c:	f000 bcb4 	b.w	8008088 <__math_oflow>
 8007720:	f1b8 0f00 	cmp.w	r8, #0
 8007724:	dcf6      	bgt.n	8007714 <__ieee754_pow+0x214>
 8007726:	2000      	movs	r0, #0
 8007728:	b011      	add	sp, #68	@ 0x44
 800772a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800772e:	f000 bca6 	b.w	800807e <__math_uflow>
 8007732:	429e      	cmp	r6, r3
 8007734:	d20c      	bcs.n	8007750 <__ieee754_pow+0x250>
 8007736:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800773a:	2200      	movs	r2, #0
 800773c:	2300      	movs	r3, #0
 800773e:	f7f9 f93d 	bl	80009bc <__aeabi_dcmplt>
 8007742:	3800      	subs	r0, #0
 8007744:	bf18      	it	ne
 8007746:	2001      	movne	r0, #1
 8007748:	f1b8 0f00 	cmp.w	r8, #0
 800774c:	daec      	bge.n	8007728 <__ieee754_pow+0x228>
 800774e:	e7e2      	b.n	8007716 <__ieee754_pow+0x216>
 8007750:	4b0a      	ldr	r3, [pc, #40]	@ (800777c <__ieee754_pow+0x27c>)
 8007752:	2200      	movs	r2, #0
 8007754:	429e      	cmp	r6, r3
 8007756:	d91b      	bls.n	8007790 <__ieee754_pow+0x290>
 8007758:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800775c:	2300      	movs	r3, #0
 800775e:	f7f9 f92d 	bl	80009bc <__aeabi_dcmplt>
 8007762:	3800      	subs	r0, #0
 8007764:	bf18      	it	ne
 8007766:	2001      	movne	r0, #1
 8007768:	f1b8 0f00 	cmp.w	r8, #0
 800776c:	dcd3      	bgt.n	8007716 <__ieee754_pow+0x216>
 800776e:	e7db      	b.n	8007728 <__ieee754_pow+0x228>
 8007770:	fff00000 	.word	0xfff00000
 8007774:	7ff00000 	.word	0x7ff00000
 8007778:	433fffff 	.word	0x433fffff
 800777c:	3ff00000 	.word	0x3ff00000
 8007780:	3fefffff 	.word	0x3fefffff
 8007784:	3fe00000 	.word	0x3fe00000
 8007788:	bff00000 	.word	0xbff00000
 800778c:	43f00000 	.word	0x43f00000
 8007790:	4b5b      	ldr	r3, [pc, #364]	@ (8007900 <__ieee754_pow+0x400>)
 8007792:	f7f8 fce9 	bl	8000168 <__aeabi_dsub>
 8007796:	a352      	add	r3, pc, #328	@ (adr r3, 80078e0 <__ieee754_pow+0x3e0>)
 8007798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800779c:	4604      	mov	r4, r0
 800779e:	460d      	mov	r5, r1
 80077a0:	f7f8 fe9a 	bl	80004d8 <__aeabi_dmul>
 80077a4:	a350      	add	r3, pc, #320	@ (adr r3, 80078e8 <__ieee754_pow+0x3e8>)
 80077a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077aa:	4606      	mov	r6, r0
 80077ac:	460f      	mov	r7, r1
 80077ae:	4620      	mov	r0, r4
 80077b0:	4629      	mov	r1, r5
 80077b2:	f7f8 fe91 	bl	80004d8 <__aeabi_dmul>
 80077b6:	2200      	movs	r2, #0
 80077b8:	4682      	mov	sl, r0
 80077ba:	468b      	mov	fp, r1
 80077bc:	4620      	mov	r0, r4
 80077be:	4629      	mov	r1, r5
 80077c0:	4b50      	ldr	r3, [pc, #320]	@ (8007904 <__ieee754_pow+0x404>)
 80077c2:	f7f8 fe89 	bl	80004d8 <__aeabi_dmul>
 80077c6:	4602      	mov	r2, r0
 80077c8:	460b      	mov	r3, r1
 80077ca:	a149      	add	r1, pc, #292	@ (adr r1, 80078f0 <__ieee754_pow+0x3f0>)
 80077cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80077d0:	f7f8 fcca 	bl	8000168 <__aeabi_dsub>
 80077d4:	4622      	mov	r2, r4
 80077d6:	462b      	mov	r3, r5
 80077d8:	f7f8 fe7e 	bl	80004d8 <__aeabi_dmul>
 80077dc:	4602      	mov	r2, r0
 80077de:	460b      	mov	r3, r1
 80077e0:	2000      	movs	r0, #0
 80077e2:	4949      	ldr	r1, [pc, #292]	@ (8007908 <__ieee754_pow+0x408>)
 80077e4:	f7f8 fcc0 	bl	8000168 <__aeabi_dsub>
 80077e8:	4622      	mov	r2, r4
 80077ea:	4680      	mov	r8, r0
 80077ec:	4689      	mov	r9, r1
 80077ee:	462b      	mov	r3, r5
 80077f0:	4620      	mov	r0, r4
 80077f2:	4629      	mov	r1, r5
 80077f4:	f7f8 fe70 	bl	80004d8 <__aeabi_dmul>
 80077f8:	4602      	mov	r2, r0
 80077fa:	460b      	mov	r3, r1
 80077fc:	4640      	mov	r0, r8
 80077fe:	4649      	mov	r1, r9
 8007800:	f7f8 fe6a 	bl	80004d8 <__aeabi_dmul>
 8007804:	a33c      	add	r3, pc, #240	@ (adr r3, 80078f8 <__ieee754_pow+0x3f8>)
 8007806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800780a:	f7f8 fe65 	bl	80004d8 <__aeabi_dmul>
 800780e:	4602      	mov	r2, r0
 8007810:	460b      	mov	r3, r1
 8007812:	4650      	mov	r0, sl
 8007814:	4659      	mov	r1, fp
 8007816:	f7f8 fca7 	bl	8000168 <__aeabi_dsub>
 800781a:	2400      	movs	r4, #0
 800781c:	4602      	mov	r2, r0
 800781e:	460b      	mov	r3, r1
 8007820:	4680      	mov	r8, r0
 8007822:	4689      	mov	r9, r1
 8007824:	4630      	mov	r0, r6
 8007826:	4639      	mov	r1, r7
 8007828:	f7f8 fca0 	bl	800016c <__adddf3>
 800782c:	4632      	mov	r2, r6
 800782e:	463b      	mov	r3, r7
 8007830:	4620      	mov	r0, r4
 8007832:	460d      	mov	r5, r1
 8007834:	f7f8 fc98 	bl	8000168 <__aeabi_dsub>
 8007838:	4602      	mov	r2, r0
 800783a:	460b      	mov	r3, r1
 800783c:	4640      	mov	r0, r8
 800783e:	4649      	mov	r1, r9
 8007840:	f7f8 fc92 	bl	8000168 <__aeabi_dsub>
 8007844:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007848:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800784c:	2300      	movs	r3, #0
 800784e:	9304      	str	r3, [sp, #16]
 8007850:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8007854:	4606      	mov	r6, r0
 8007856:	460f      	mov	r7, r1
 8007858:	e9dd 0100 	ldrd	r0, r1, [sp]
 800785c:	4652      	mov	r2, sl
 800785e:	465b      	mov	r3, fp
 8007860:	f7f8 fc82 	bl	8000168 <__aeabi_dsub>
 8007864:	4622      	mov	r2, r4
 8007866:	462b      	mov	r3, r5
 8007868:	f7f8 fe36 	bl	80004d8 <__aeabi_dmul>
 800786c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007870:	4680      	mov	r8, r0
 8007872:	4689      	mov	r9, r1
 8007874:	4630      	mov	r0, r6
 8007876:	4639      	mov	r1, r7
 8007878:	f7f8 fe2e 	bl	80004d8 <__aeabi_dmul>
 800787c:	4602      	mov	r2, r0
 800787e:	460b      	mov	r3, r1
 8007880:	4640      	mov	r0, r8
 8007882:	4649      	mov	r1, r9
 8007884:	f7f8 fc72 	bl	800016c <__adddf3>
 8007888:	4652      	mov	r2, sl
 800788a:	465b      	mov	r3, fp
 800788c:	4606      	mov	r6, r0
 800788e:	460f      	mov	r7, r1
 8007890:	4620      	mov	r0, r4
 8007892:	4629      	mov	r1, r5
 8007894:	f7f8 fe20 	bl	80004d8 <__aeabi_dmul>
 8007898:	460b      	mov	r3, r1
 800789a:	4602      	mov	r2, r0
 800789c:	4680      	mov	r8, r0
 800789e:	4689      	mov	r9, r1
 80078a0:	4630      	mov	r0, r6
 80078a2:	4639      	mov	r1, r7
 80078a4:	f7f8 fc62 	bl	800016c <__adddf3>
 80078a8:	4b18      	ldr	r3, [pc, #96]	@ (800790c <__ieee754_pow+0x40c>)
 80078aa:	4604      	mov	r4, r0
 80078ac:	4299      	cmp	r1, r3
 80078ae:	460d      	mov	r5, r1
 80078b0:	468a      	mov	sl, r1
 80078b2:	468b      	mov	fp, r1
 80078b4:	f340 82e0 	ble.w	8007e78 <__ieee754_pow+0x978>
 80078b8:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 80078bc:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 80078c0:	4303      	orrs	r3, r0
 80078c2:	f000 81df 	beq.w	8007c84 <__ieee754_pow+0x784>
 80078c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80078ca:	2200      	movs	r2, #0
 80078cc:	2300      	movs	r3, #0
 80078ce:	f7f9 f875 	bl	80009bc <__aeabi_dcmplt>
 80078d2:	3800      	subs	r0, #0
 80078d4:	bf18      	it	ne
 80078d6:	2001      	movne	r0, #1
 80078d8:	e71d      	b.n	8007716 <__ieee754_pow+0x216>
 80078da:	bf00      	nop
 80078dc:	f3af 8000 	nop.w
 80078e0:	60000000 	.word	0x60000000
 80078e4:	3ff71547 	.word	0x3ff71547
 80078e8:	f85ddf44 	.word	0xf85ddf44
 80078ec:	3e54ae0b 	.word	0x3e54ae0b
 80078f0:	55555555 	.word	0x55555555
 80078f4:	3fd55555 	.word	0x3fd55555
 80078f8:	652b82fe 	.word	0x652b82fe
 80078fc:	3ff71547 	.word	0x3ff71547
 8007900:	3ff00000 	.word	0x3ff00000
 8007904:	3fd00000 	.word	0x3fd00000
 8007908:	3fe00000 	.word	0x3fe00000
 800790c:	408fffff 	.word	0x408fffff
 8007910:	4ad3      	ldr	r2, [pc, #844]	@ (8007c60 <__ieee754_pow+0x760>)
 8007912:	402a      	ands	r2, r5
 8007914:	2a00      	cmp	r2, #0
 8007916:	f040 817a 	bne.w	8007c0e <__ieee754_pow+0x70e>
 800791a:	4bd2      	ldr	r3, [pc, #840]	@ (8007c64 <__ieee754_pow+0x764>)
 800791c:	2200      	movs	r2, #0
 800791e:	f7f8 fddb 	bl	80004d8 <__aeabi_dmul>
 8007922:	f06f 0434 	mvn.w	r4, #52	@ 0x34
 8007926:	460b      	mov	r3, r1
 8007928:	151a      	asrs	r2, r3, #20
 800792a:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800792e:	4422      	add	r2, r4
 8007930:	920a      	str	r2, [sp, #40]	@ 0x28
 8007932:	4acd      	ldr	r2, [pc, #820]	@ (8007c68 <__ieee754_pow+0x768>)
 8007934:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007938:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 800793c:	4293      	cmp	r3, r2
 800793e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8007942:	dd08      	ble.n	8007956 <__ieee754_pow+0x456>
 8007944:	4ac9      	ldr	r2, [pc, #804]	@ (8007c6c <__ieee754_pow+0x76c>)
 8007946:	4293      	cmp	r3, r2
 8007948:	f340 8163 	ble.w	8007c12 <__ieee754_pow+0x712>
 800794c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800794e:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8007952:	3301      	adds	r3, #1
 8007954:	930a      	str	r3, [sp, #40]	@ 0x28
 8007956:	2600      	movs	r6, #0
 8007958:	00f3      	lsls	r3, r6, #3
 800795a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800795c:	4bc4      	ldr	r3, [pc, #784]	@ (8007c70 <__ieee754_pow+0x770>)
 800795e:	4629      	mov	r1, r5
 8007960:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007964:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007968:	461a      	mov	r2, r3
 800796a:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800796e:	4623      	mov	r3, r4
 8007970:	4682      	mov	sl, r0
 8007972:	f7f8 fbf9 	bl	8000168 <__aeabi_dsub>
 8007976:	4652      	mov	r2, sl
 8007978:	462b      	mov	r3, r5
 800797a:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800797e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007982:	f7f8 fbf3 	bl	800016c <__adddf3>
 8007986:	4602      	mov	r2, r0
 8007988:	460b      	mov	r3, r1
 800798a:	2000      	movs	r0, #0
 800798c:	49b9      	ldr	r1, [pc, #740]	@ (8007c74 <__ieee754_pow+0x774>)
 800798e:	f7f8 fecd 	bl	800072c <__aeabi_ddiv>
 8007992:	4602      	mov	r2, r0
 8007994:	460b      	mov	r3, r1
 8007996:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800799a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800799e:	f7f8 fd9b 	bl	80004d8 <__aeabi_dmul>
 80079a2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80079a6:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 80079aa:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80079ae:	2300      	movs	r3, #0
 80079b0:	2200      	movs	r2, #0
 80079b2:	46ab      	mov	fp, r5
 80079b4:	106d      	asrs	r5, r5, #1
 80079b6:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 80079ba:	9304      	str	r3, [sp, #16]
 80079bc:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 80079c0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80079c4:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 80079c8:	4640      	mov	r0, r8
 80079ca:	4649      	mov	r1, r9
 80079cc:	4614      	mov	r4, r2
 80079ce:	461d      	mov	r5, r3
 80079d0:	f7f8 fd82 	bl	80004d8 <__aeabi_dmul>
 80079d4:	4602      	mov	r2, r0
 80079d6:	460b      	mov	r3, r1
 80079d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80079dc:	f7f8 fbc4 	bl	8000168 <__aeabi_dsub>
 80079e0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80079e4:	4606      	mov	r6, r0
 80079e6:	460f      	mov	r7, r1
 80079e8:	4620      	mov	r0, r4
 80079ea:	4629      	mov	r1, r5
 80079ec:	f7f8 fbbc 	bl	8000168 <__aeabi_dsub>
 80079f0:	4602      	mov	r2, r0
 80079f2:	460b      	mov	r3, r1
 80079f4:	4650      	mov	r0, sl
 80079f6:	4659      	mov	r1, fp
 80079f8:	f7f8 fbb6 	bl	8000168 <__aeabi_dsub>
 80079fc:	4642      	mov	r2, r8
 80079fe:	464b      	mov	r3, r9
 8007a00:	f7f8 fd6a 	bl	80004d8 <__aeabi_dmul>
 8007a04:	4602      	mov	r2, r0
 8007a06:	460b      	mov	r3, r1
 8007a08:	4630      	mov	r0, r6
 8007a0a:	4639      	mov	r1, r7
 8007a0c:	f7f8 fbac 	bl	8000168 <__aeabi_dsub>
 8007a10:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007a14:	f7f8 fd60 	bl	80004d8 <__aeabi_dmul>
 8007a18:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007a1c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007a20:	4610      	mov	r0, r2
 8007a22:	4619      	mov	r1, r3
 8007a24:	f7f8 fd58 	bl	80004d8 <__aeabi_dmul>
 8007a28:	a37b      	add	r3, pc, #492	@ (adr r3, 8007c18 <__ieee754_pow+0x718>)
 8007a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a2e:	4604      	mov	r4, r0
 8007a30:	460d      	mov	r5, r1
 8007a32:	f7f8 fd51 	bl	80004d8 <__aeabi_dmul>
 8007a36:	a37a      	add	r3, pc, #488	@ (adr r3, 8007c20 <__ieee754_pow+0x720>)
 8007a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a3c:	f7f8 fb96 	bl	800016c <__adddf3>
 8007a40:	4622      	mov	r2, r4
 8007a42:	462b      	mov	r3, r5
 8007a44:	f7f8 fd48 	bl	80004d8 <__aeabi_dmul>
 8007a48:	a377      	add	r3, pc, #476	@ (adr r3, 8007c28 <__ieee754_pow+0x728>)
 8007a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a4e:	f7f8 fb8d 	bl	800016c <__adddf3>
 8007a52:	4622      	mov	r2, r4
 8007a54:	462b      	mov	r3, r5
 8007a56:	f7f8 fd3f 	bl	80004d8 <__aeabi_dmul>
 8007a5a:	a375      	add	r3, pc, #468	@ (adr r3, 8007c30 <__ieee754_pow+0x730>)
 8007a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a60:	f7f8 fb84 	bl	800016c <__adddf3>
 8007a64:	4622      	mov	r2, r4
 8007a66:	462b      	mov	r3, r5
 8007a68:	f7f8 fd36 	bl	80004d8 <__aeabi_dmul>
 8007a6c:	a372      	add	r3, pc, #456	@ (adr r3, 8007c38 <__ieee754_pow+0x738>)
 8007a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a72:	f7f8 fb7b 	bl	800016c <__adddf3>
 8007a76:	4622      	mov	r2, r4
 8007a78:	462b      	mov	r3, r5
 8007a7a:	f7f8 fd2d 	bl	80004d8 <__aeabi_dmul>
 8007a7e:	a370      	add	r3, pc, #448	@ (adr r3, 8007c40 <__ieee754_pow+0x740>)
 8007a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a84:	f7f8 fb72 	bl	800016c <__adddf3>
 8007a88:	4622      	mov	r2, r4
 8007a8a:	4606      	mov	r6, r0
 8007a8c:	460f      	mov	r7, r1
 8007a8e:	462b      	mov	r3, r5
 8007a90:	4620      	mov	r0, r4
 8007a92:	4629      	mov	r1, r5
 8007a94:	f7f8 fd20 	bl	80004d8 <__aeabi_dmul>
 8007a98:	4602      	mov	r2, r0
 8007a9a:	460b      	mov	r3, r1
 8007a9c:	4630      	mov	r0, r6
 8007a9e:	4639      	mov	r1, r7
 8007aa0:	f7f8 fd1a 	bl	80004d8 <__aeabi_dmul>
 8007aa4:	4604      	mov	r4, r0
 8007aa6:	460d      	mov	r5, r1
 8007aa8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007aac:	4642      	mov	r2, r8
 8007aae:	464b      	mov	r3, r9
 8007ab0:	f7f8 fb5c 	bl	800016c <__adddf3>
 8007ab4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007ab8:	f7f8 fd0e 	bl	80004d8 <__aeabi_dmul>
 8007abc:	4622      	mov	r2, r4
 8007abe:	462b      	mov	r3, r5
 8007ac0:	f7f8 fb54 	bl	800016c <__adddf3>
 8007ac4:	4642      	mov	r2, r8
 8007ac6:	4682      	mov	sl, r0
 8007ac8:	468b      	mov	fp, r1
 8007aca:	464b      	mov	r3, r9
 8007acc:	4640      	mov	r0, r8
 8007ace:	4649      	mov	r1, r9
 8007ad0:	f7f8 fd02 	bl	80004d8 <__aeabi_dmul>
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	4b68      	ldr	r3, [pc, #416]	@ (8007c78 <__ieee754_pow+0x778>)
 8007ad8:	4606      	mov	r6, r0
 8007ada:	460f      	mov	r7, r1
 8007adc:	f7f8 fb46 	bl	800016c <__adddf3>
 8007ae0:	4652      	mov	r2, sl
 8007ae2:	465b      	mov	r3, fp
 8007ae4:	f7f8 fb42 	bl	800016c <__adddf3>
 8007ae8:	2400      	movs	r4, #0
 8007aea:	460d      	mov	r5, r1
 8007aec:	4622      	mov	r2, r4
 8007aee:	460b      	mov	r3, r1
 8007af0:	4640      	mov	r0, r8
 8007af2:	4649      	mov	r1, r9
 8007af4:	f7f8 fcf0 	bl	80004d8 <__aeabi_dmul>
 8007af8:	2200      	movs	r2, #0
 8007afa:	4680      	mov	r8, r0
 8007afc:	4689      	mov	r9, r1
 8007afe:	4620      	mov	r0, r4
 8007b00:	4629      	mov	r1, r5
 8007b02:	4b5d      	ldr	r3, [pc, #372]	@ (8007c78 <__ieee754_pow+0x778>)
 8007b04:	f7f8 fb30 	bl	8000168 <__aeabi_dsub>
 8007b08:	4632      	mov	r2, r6
 8007b0a:	463b      	mov	r3, r7
 8007b0c:	f7f8 fb2c 	bl	8000168 <__aeabi_dsub>
 8007b10:	4602      	mov	r2, r0
 8007b12:	460b      	mov	r3, r1
 8007b14:	4650      	mov	r0, sl
 8007b16:	4659      	mov	r1, fp
 8007b18:	f7f8 fb26 	bl	8000168 <__aeabi_dsub>
 8007b1c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007b20:	f7f8 fcda 	bl	80004d8 <__aeabi_dmul>
 8007b24:	4622      	mov	r2, r4
 8007b26:	4606      	mov	r6, r0
 8007b28:	460f      	mov	r7, r1
 8007b2a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007b2e:	462b      	mov	r3, r5
 8007b30:	f7f8 fcd2 	bl	80004d8 <__aeabi_dmul>
 8007b34:	4602      	mov	r2, r0
 8007b36:	460b      	mov	r3, r1
 8007b38:	4630      	mov	r0, r6
 8007b3a:	4639      	mov	r1, r7
 8007b3c:	f7f8 fb16 	bl	800016c <__adddf3>
 8007b40:	2400      	movs	r4, #0
 8007b42:	4606      	mov	r6, r0
 8007b44:	460f      	mov	r7, r1
 8007b46:	4602      	mov	r2, r0
 8007b48:	460b      	mov	r3, r1
 8007b4a:	4640      	mov	r0, r8
 8007b4c:	4649      	mov	r1, r9
 8007b4e:	f7f8 fb0d 	bl	800016c <__adddf3>
 8007b52:	a33d      	add	r3, pc, #244	@ (adr r3, 8007c48 <__ieee754_pow+0x748>)
 8007b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b58:	4620      	mov	r0, r4
 8007b5a:	460d      	mov	r5, r1
 8007b5c:	f7f8 fcbc 	bl	80004d8 <__aeabi_dmul>
 8007b60:	4642      	mov	r2, r8
 8007b62:	464b      	mov	r3, r9
 8007b64:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007b68:	4620      	mov	r0, r4
 8007b6a:	4629      	mov	r1, r5
 8007b6c:	f7f8 fafc 	bl	8000168 <__aeabi_dsub>
 8007b70:	4602      	mov	r2, r0
 8007b72:	460b      	mov	r3, r1
 8007b74:	4630      	mov	r0, r6
 8007b76:	4639      	mov	r1, r7
 8007b78:	f7f8 faf6 	bl	8000168 <__aeabi_dsub>
 8007b7c:	a334      	add	r3, pc, #208	@ (adr r3, 8007c50 <__ieee754_pow+0x750>)
 8007b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b82:	f7f8 fca9 	bl	80004d8 <__aeabi_dmul>
 8007b86:	a334      	add	r3, pc, #208	@ (adr r3, 8007c58 <__ieee754_pow+0x758>)
 8007b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b8c:	4606      	mov	r6, r0
 8007b8e:	460f      	mov	r7, r1
 8007b90:	4620      	mov	r0, r4
 8007b92:	4629      	mov	r1, r5
 8007b94:	f7f8 fca0 	bl	80004d8 <__aeabi_dmul>
 8007b98:	4602      	mov	r2, r0
 8007b9a:	460b      	mov	r3, r1
 8007b9c:	4630      	mov	r0, r6
 8007b9e:	4639      	mov	r1, r7
 8007ba0:	f7f8 fae4 	bl	800016c <__adddf3>
 8007ba4:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007ba6:	4b35      	ldr	r3, [pc, #212]	@ (8007c7c <__ieee754_pow+0x77c>)
 8007ba8:	2400      	movs	r4, #0
 8007baa:	4413      	add	r3, r2
 8007bac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bb0:	f7f8 fadc 	bl	800016c <__adddf3>
 8007bb4:	4682      	mov	sl, r0
 8007bb6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007bb8:	468b      	mov	fp, r1
 8007bba:	f7f8 fc23 	bl	8000404 <__aeabi_i2d>
 8007bbe:	4606      	mov	r6, r0
 8007bc0:	460f      	mov	r7, r1
 8007bc2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007bc4:	4b2e      	ldr	r3, [pc, #184]	@ (8007c80 <__ieee754_pow+0x780>)
 8007bc6:	4413      	add	r3, r2
 8007bc8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007bcc:	4652      	mov	r2, sl
 8007bce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007bd2:	465b      	mov	r3, fp
 8007bd4:	f7f8 faca 	bl	800016c <__adddf3>
 8007bd8:	4642      	mov	r2, r8
 8007bda:	464b      	mov	r3, r9
 8007bdc:	f7f8 fac6 	bl	800016c <__adddf3>
 8007be0:	4632      	mov	r2, r6
 8007be2:	463b      	mov	r3, r7
 8007be4:	f7f8 fac2 	bl	800016c <__adddf3>
 8007be8:	4632      	mov	r2, r6
 8007bea:	463b      	mov	r3, r7
 8007bec:	4620      	mov	r0, r4
 8007bee:	460d      	mov	r5, r1
 8007bf0:	f7f8 faba 	bl	8000168 <__aeabi_dsub>
 8007bf4:	4642      	mov	r2, r8
 8007bf6:	464b      	mov	r3, r9
 8007bf8:	f7f8 fab6 	bl	8000168 <__aeabi_dsub>
 8007bfc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c00:	f7f8 fab2 	bl	8000168 <__aeabi_dsub>
 8007c04:	4602      	mov	r2, r0
 8007c06:	460b      	mov	r3, r1
 8007c08:	4650      	mov	r0, sl
 8007c0a:	4659      	mov	r1, fp
 8007c0c:	e618      	b.n	8007840 <__ieee754_pow+0x340>
 8007c0e:	2400      	movs	r4, #0
 8007c10:	e68a      	b.n	8007928 <__ieee754_pow+0x428>
 8007c12:	2601      	movs	r6, #1
 8007c14:	e6a0      	b.n	8007958 <__ieee754_pow+0x458>
 8007c16:	bf00      	nop
 8007c18:	4a454eef 	.word	0x4a454eef
 8007c1c:	3fca7e28 	.word	0x3fca7e28
 8007c20:	93c9db65 	.word	0x93c9db65
 8007c24:	3fcd864a 	.word	0x3fcd864a
 8007c28:	a91d4101 	.word	0xa91d4101
 8007c2c:	3fd17460 	.word	0x3fd17460
 8007c30:	518f264d 	.word	0x518f264d
 8007c34:	3fd55555 	.word	0x3fd55555
 8007c38:	db6fabff 	.word	0xdb6fabff
 8007c3c:	3fdb6db6 	.word	0x3fdb6db6
 8007c40:	33333303 	.word	0x33333303
 8007c44:	3fe33333 	.word	0x3fe33333
 8007c48:	e0000000 	.word	0xe0000000
 8007c4c:	3feec709 	.word	0x3feec709
 8007c50:	dc3a03fd 	.word	0xdc3a03fd
 8007c54:	3feec709 	.word	0x3feec709
 8007c58:	145b01f5 	.word	0x145b01f5
 8007c5c:	be3e2fe0 	.word	0xbe3e2fe0
 8007c60:	7ff00000 	.word	0x7ff00000
 8007c64:	43400000 	.word	0x43400000
 8007c68:	0003988e 	.word	0x0003988e
 8007c6c:	000bb679 	.word	0x000bb679
 8007c70:	08008690 	.word	0x08008690
 8007c74:	3ff00000 	.word	0x3ff00000
 8007c78:	40080000 	.word	0x40080000
 8007c7c:	08008670 	.word	0x08008670
 8007c80:	08008680 	.word	0x08008680
 8007c84:	a39a      	add	r3, pc, #616	@ (adr r3, 8007ef0 <__ieee754_pow+0x9f0>)
 8007c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c8a:	4630      	mov	r0, r6
 8007c8c:	4639      	mov	r1, r7
 8007c8e:	f7f8 fa6d 	bl	800016c <__adddf3>
 8007c92:	4642      	mov	r2, r8
 8007c94:	e9cd 0100 	strd	r0, r1, [sp]
 8007c98:	464b      	mov	r3, r9
 8007c9a:	4620      	mov	r0, r4
 8007c9c:	4629      	mov	r1, r5
 8007c9e:	f7f8 fa63 	bl	8000168 <__aeabi_dsub>
 8007ca2:	4602      	mov	r2, r0
 8007ca4:	460b      	mov	r3, r1
 8007ca6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007caa:	f7f8 fea5 	bl	80009f8 <__aeabi_dcmpgt>
 8007cae:	2800      	cmp	r0, #0
 8007cb0:	f47f ae09 	bne.w	80078c6 <__ieee754_pow+0x3c6>
 8007cb4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8007cb8:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8007cbc:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8007cc0:	fa43 fa0a 	asr.w	sl, r3, sl
 8007cc4:	44da      	add	sl, fp
 8007cc6:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8007cca:	489b      	ldr	r0, [pc, #620]	@ (8007f38 <__ieee754_pow+0xa38>)
 8007ccc:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8007cd0:	4108      	asrs	r0, r1
 8007cd2:	ea00 030a 	and.w	r3, r0, sl
 8007cd6:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8007cda:	f1c1 0114 	rsb	r1, r1, #20
 8007cde:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8007ce2:	4640      	mov	r0, r8
 8007ce4:	fa4a fa01 	asr.w	sl, sl, r1
 8007ce8:	f1bb 0f00 	cmp.w	fp, #0
 8007cec:	4649      	mov	r1, r9
 8007cee:	f04f 0200 	mov.w	r2, #0
 8007cf2:	bfb8      	it	lt
 8007cf4:	f1ca 0a00 	rsblt	sl, sl, #0
 8007cf8:	f7f8 fa36 	bl	8000168 <__aeabi_dsub>
 8007cfc:	4680      	mov	r8, r0
 8007cfe:	4689      	mov	r9, r1
 8007d00:	2400      	movs	r4, #0
 8007d02:	4632      	mov	r2, r6
 8007d04:	463b      	mov	r3, r7
 8007d06:	4640      	mov	r0, r8
 8007d08:	4649      	mov	r1, r9
 8007d0a:	f7f8 fa2f 	bl	800016c <__adddf3>
 8007d0e:	a37a      	add	r3, pc, #488	@ (adr r3, 8007ef8 <__ieee754_pow+0x9f8>)
 8007d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d14:	4620      	mov	r0, r4
 8007d16:	460d      	mov	r5, r1
 8007d18:	f7f8 fbde 	bl	80004d8 <__aeabi_dmul>
 8007d1c:	4642      	mov	r2, r8
 8007d1e:	464b      	mov	r3, r9
 8007d20:	e9cd 0100 	strd	r0, r1, [sp]
 8007d24:	4620      	mov	r0, r4
 8007d26:	4629      	mov	r1, r5
 8007d28:	f7f8 fa1e 	bl	8000168 <__aeabi_dsub>
 8007d2c:	4602      	mov	r2, r0
 8007d2e:	460b      	mov	r3, r1
 8007d30:	4630      	mov	r0, r6
 8007d32:	4639      	mov	r1, r7
 8007d34:	f7f8 fa18 	bl	8000168 <__aeabi_dsub>
 8007d38:	a371      	add	r3, pc, #452	@ (adr r3, 8007f00 <__ieee754_pow+0xa00>)
 8007d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d3e:	f7f8 fbcb 	bl	80004d8 <__aeabi_dmul>
 8007d42:	a371      	add	r3, pc, #452	@ (adr r3, 8007f08 <__ieee754_pow+0xa08>)
 8007d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d48:	4680      	mov	r8, r0
 8007d4a:	4689      	mov	r9, r1
 8007d4c:	4620      	mov	r0, r4
 8007d4e:	4629      	mov	r1, r5
 8007d50:	f7f8 fbc2 	bl	80004d8 <__aeabi_dmul>
 8007d54:	4602      	mov	r2, r0
 8007d56:	460b      	mov	r3, r1
 8007d58:	4640      	mov	r0, r8
 8007d5a:	4649      	mov	r1, r9
 8007d5c:	f7f8 fa06 	bl	800016c <__adddf3>
 8007d60:	4604      	mov	r4, r0
 8007d62:	460d      	mov	r5, r1
 8007d64:	4602      	mov	r2, r0
 8007d66:	460b      	mov	r3, r1
 8007d68:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007d6c:	f7f8 f9fe 	bl	800016c <__adddf3>
 8007d70:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d74:	4680      	mov	r8, r0
 8007d76:	4689      	mov	r9, r1
 8007d78:	f7f8 f9f6 	bl	8000168 <__aeabi_dsub>
 8007d7c:	4602      	mov	r2, r0
 8007d7e:	460b      	mov	r3, r1
 8007d80:	4620      	mov	r0, r4
 8007d82:	4629      	mov	r1, r5
 8007d84:	f7f8 f9f0 	bl	8000168 <__aeabi_dsub>
 8007d88:	4642      	mov	r2, r8
 8007d8a:	4606      	mov	r6, r0
 8007d8c:	460f      	mov	r7, r1
 8007d8e:	464b      	mov	r3, r9
 8007d90:	4640      	mov	r0, r8
 8007d92:	4649      	mov	r1, r9
 8007d94:	f7f8 fba0 	bl	80004d8 <__aeabi_dmul>
 8007d98:	a35d      	add	r3, pc, #372	@ (adr r3, 8007f10 <__ieee754_pow+0xa10>)
 8007d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d9e:	4604      	mov	r4, r0
 8007da0:	460d      	mov	r5, r1
 8007da2:	f7f8 fb99 	bl	80004d8 <__aeabi_dmul>
 8007da6:	a35c      	add	r3, pc, #368	@ (adr r3, 8007f18 <__ieee754_pow+0xa18>)
 8007da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dac:	f7f8 f9dc 	bl	8000168 <__aeabi_dsub>
 8007db0:	4622      	mov	r2, r4
 8007db2:	462b      	mov	r3, r5
 8007db4:	f7f8 fb90 	bl	80004d8 <__aeabi_dmul>
 8007db8:	a359      	add	r3, pc, #356	@ (adr r3, 8007f20 <__ieee754_pow+0xa20>)
 8007dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dbe:	f7f8 f9d5 	bl	800016c <__adddf3>
 8007dc2:	4622      	mov	r2, r4
 8007dc4:	462b      	mov	r3, r5
 8007dc6:	f7f8 fb87 	bl	80004d8 <__aeabi_dmul>
 8007dca:	a357      	add	r3, pc, #348	@ (adr r3, 8007f28 <__ieee754_pow+0xa28>)
 8007dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dd0:	f7f8 f9ca 	bl	8000168 <__aeabi_dsub>
 8007dd4:	4622      	mov	r2, r4
 8007dd6:	462b      	mov	r3, r5
 8007dd8:	f7f8 fb7e 	bl	80004d8 <__aeabi_dmul>
 8007ddc:	a354      	add	r3, pc, #336	@ (adr r3, 8007f30 <__ieee754_pow+0xa30>)
 8007dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007de2:	f7f8 f9c3 	bl	800016c <__adddf3>
 8007de6:	4622      	mov	r2, r4
 8007de8:	462b      	mov	r3, r5
 8007dea:	f7f8 fb75 	bl	80004d8 <__aeabi_dmul>
 8007dee:	4602      	mov	r2, r0
 8007df0:	460b      	mov	r3, r1
 8007df2:	4640      	mov	r0, r8
 8007df4:	4649      	mov	r1, r9
 8007df6:	f7f8 f9b7 	bl	8000168 <__aeabi_dsub>
 8007dfa:	4604      	mov	r4, r0
 8007dfc:	460d      	mov	r5, r1
 8007dfe:	4602      	mov	r2, r0
 8007e00:	460b      	mov	r3, r1
 8007e02:	4640      	mov	r0, r8
 8007e04:	4649      	mov	r1, r9
 8007e06:	f7f8 fb67 	bl	80004d8 <__aeabi_dmul>
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	e9cd 0100 	strd	r0, r1, [sp]
 8007e10:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007e14:	4620      	mov	r0, r4
 8007e16:	4629      	mov	r1, r5
 8007e18:	f7f8 f9a6 	bl	8000168 <__aeabi_dsub>
 8007e1c:	4602      	mov	r2, r0
 8007e1e:	460b      	mov	r3, r1
 8007e20:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e24:	f7f8 fc82 	bl	800072c <__aeabi_ddiv>
 8007e28:	4632      	mov	r2, r6
 8007e2a:	4604      	mov	r4, r0
 8007e2c:	460d      	mov	r5, r1
 8007e2e:	463b      	mov	r3, r7
 8007e30:	4640      	mov	r0, r8
 8007e32:	4649      	mov	r1, r9
 8007e34:	f7f8 fb50 	bl	80004d8 <__aeabi_dmul>
 8007e38:	4632      	mov	r2, r6
 8007e3a:	463b      	mov	r3, r7
 8007e3c:	f7f8 f996 	bl	800016c <__adddf3>
 8007e40:	4602      	mov	r2, r0
 8007e42:	460b      	mov	r3, r1
 8007e44:	4620      	mov	r0, r4
 8007e46:	4629      	mov	r1, r5
 8007e48:	f7f8 f98e 	bl	8000168 <__aeabi_dsub>
 8007e4c:	4642      	mov	r2, r8
 8007e4e:	464b      	mov	r3, r9
 8007e50:	f7f8 f98a 	bl	8000168 <__aeabi_dsub>
 8007e54:	4602      	mov	r2, r0
 8007e56:	460b      	mov	r3, r1
 8007e58:	2000      	movs	r0, #0
 8007e5a:	4938      	ldr	r1, [pc, #224]	@ (8007f3c <__ieee754_pow+0xa3c>)
 8007e5c:	f7f8 f984 	bl	8000168 <__aeabi_dsub>
 8007e60:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8007e64:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
 8007e68:	da2e      	bge.n	8007ec8 <__ieee754_pow+0x9c8>
 8007e6a:	4652      	mov	r2, sl
 8007e6c:	f000 f874 	bl	8007f58 <scalbn>
 8007e70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007e74:	f7ff bbed 	b.w	8007652 <__ieee754_pow+0x152>
 8007e78:	4c31      	ldr	r4, [pc, #196]	@ (8007f40 <__ieee754_pow+0xa40>)
 8007e7a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8007e7e:	42a3      	cmp	r3, r4
 8007e80:	d91a      	bls.n	8007eb8 <__ieee754_pow+0x9b8>
 8007e82:	4b30      	ldr	r3, [pc, #192]	@ (8007f44 <__ieee754_pow+0xa44>)
 8007e84:	440b      	add	r3, r1
 8007e86:	4303      	orrs	r3, r0
 8007e88:	d009      	beq.n	8007e9e <__ieee754_pow+0x99e>
 8007e8a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e8e:	2200      	movs	r2, #0
 8007e90:	2300      	movs	r3, #0
 8007e92:	f7f8 fd93 	bl	80009bc <__aeabi_dcmplt>
 8007e96:	3800      	subs	r0, #0
 8007e98:	bf18      	it	ne
 8007e9a:	2001      	movne	r0, #1
 8007e9c:	e444      	b.n	8007728 <__ieee754_pow+0x228>
 8007e9e:	4642      	mov	r2, r8
 8007ea0:	464b      	mov	r3, r9
 8007ea2:	f7f8 f961 	bl	8000168 <__aeabi_dsub>
 8007ea6:	4632      	mov	r2, r6
 8007ea8:	463b      	mov	r3, r7
 8007eaa:	f7f8 fd9b 	bl	80009e4 <__aeabi_dcmpge>
 8007eae:	2800      	cmp	r0, #0
 8007eb0:	d1eb      	bne.n	8007e8a <__ieee754_pow+0x98a>
 8007eb2:	f8df a094 	ldr.w	sl, [pc, #148]	@ 8007f48 <__ieee754_pow+0xa48>
 8007eb6:	e6fd      	b.n	8007cb4 <__ieee754_pow+0x7b4>
 8007eb8:	469a      	mov	sl, r3
 8007eba:	4b24      	ldr	r3, [pc, #144]	@ (8007f4c <__ieee754_pow+0xa4c>)
 8007ebc:	459a      	cmp	sl, r3
 8007ebe:	f63f aef9 	bhi.w	8007cb4 <__ieee754_pow+0x7b4>
 8007ec2:	f8dd a010 	ldr.w	sl, [sp, #16]
 8007ec6:	e71b      	b.n	8007d00 <__ieee754_pow+0x800>
 8007ec8:	4621      	mov	r1, r4
 8007eca:	e7d1      	b.n	8007e70 <__ieee754_pow+0x970>
 8007ecc:	2000      	movs	r0, #0
 8007ece:	491b      	ldr	r1, [pc, #108]	@ (8007f3c <__ieee754_pow+0xa3c>)
 8007ed0:	f7ff bb34 	b.w	800753c <__ieee754_pow+0x3c>
 8007ed4:	2000      	movs	r0, #0
 8007ed6:	2100      	movs	r1, #0
 8007ed8:	f7ff bb30 	b.w	800753c <__ieee754_pow+0x3c>
 8007edc:	4650      	mov	r0, sl
 8007ede:	4659      	mov	r1, fp
 8007ee0:	f7ff bb2c 	b.w	800753c <__ieee754_pow+0x3c>
 8007ee4:	460c      	mov	r4, r1
 8007ee6:	f7ff bb79 	b.w	80075dc <__ieee754_pow+0xdc>
 8007eea:	2400      	movs	r4, #0
 8007eec:	f7ff bb64 	b.w	80075b8 <__ieee754_pow+0xb8>
 8007ef0:	652b82fe 	.word	0x652b82fe
 8007ef4:	3c971547 	.word	0x3c971547
 8007ef8:	00000000 	.word	0x00000000
 8007efc:	3fe62e43 	.word	0x3fe62e43
 8007f00:	fefa39ef 	.word	0xfefa39ef
 8007f04:	3fe62e42 	.word	0x3fe62e42
 8007f08:	0ca86c39 	.word	0x0ca86c39
 8007f0c:	be205c61 	.word	0xbe205c61
 8007f10:	72bea4d0 	.word	0x72bea4d0
 8007f14:	3e663769 	.word	0x3e663769
 8007f18:	c5d26bf1 	.word	0xc5d26bf1
 8007f1c:	3ebbbd41 	.word	0x3ebbbd41
 8007f20:	af25de2c 	.word	0xaf25de2c
 8007f24:	3f11566a 	.word	0x3f11566a
 8007f28:	16bebd93 	.word	0x16bebd93
 8007f2c:	3f66c16c 	.word	0x3f66c16c
 8007f30:	5555553e 	.word	0x5555553e
 8007f34:	3fc55555 	.word	0x3fc55555
 8007f38:	fff00000 	.word	0xfff00000
 8007f3c:	3ff00000 	.word	0x3ff00000
 8007f40:	4090cbff 	.word	0x4090cbff
 8007f44:	3f6f3400 	.word	0x3f6f3400
 8007f48:	4090cc00 	.word	0x4090cc00
 8007f4c:	3fe00000 	.word	0x3fe00000

08007f50 <fabs>:
 8007f50:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8007f54:	4619      	mov	r1, r3
 8007f56:	4770      	bx	lr

08007f58 <scalbn>:
 8007f58:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 8007f5c:	4616      	mov	r6, r2
 8007f5e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007f62:	4683      	mov	fp, r0
 8007f64:	468c      	mov	ip, r1
 8007f66:	460b      	mov	r3, r1
 8007f68:	b982      	cbnz	r2, 8007f8c <scalbn+0x34>
 8007f6a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8007f6e:	4303      	orrs	r3, r0
 8007f70:	d039      	beq.n	8007fe6 <scalbn+0x8e>
 8007f72:	4b2f      	ldr	r3, [pc, #188]	@ (8008030 <scalbn+0xd8>)
 8007f74:	2200      	movs	r2, #0
 8007f76:	f7f8 faaf 	bl	80004d8 <__aeabi_dmul>
 8007f7a:	4b2e      	ldr	r3, [pc, #184]	@ (8008034 <scalbn+0xdc>)
 8007f7c:	4683      	mov	fp, r0
 8007f7e:	429e      	cmp	r6, r3
 8007f80:	468c      	mov	ip, r1
 8007f82:	da0d      	bge.n	8007fa0 <scalbn+0x48>
 8007f84:	a326      	add	r3, pc, #152	@ (adr r3, 8008020 <scalbn+0xc8>)
 8007f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f8a:	e01b      	b.n	8007fc4 <scalbn+0x6c>
 8007f8c:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 8007f90:	42ba      	cmp	r2, r7
 8007f92:	d109      	bne.n	8007fa8 <scalbn+0x50>
 8007f94:	4602      	mov	r2, r0
 8007f96:	f7f8 f8e9 	bl	800016c <__adddf3>
 8007f9a:	4683      	mov	fp, r0
 8007f9c:	468c      	mov	ip, r1
 8007f9e:	e022      	b.n	8007fe6 <scalbn+0x8e>
 8007fa0:	460b      	mov	r3, r1
 8007fa2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007fa6:	3a36      	subs	r2, #54	@ 0x36
 8007fa8:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8007fac:	428e      	cmp	r6, r1
 8007fae:	dd0c      	ble.n	8007fca <scalbn+0x72>
 8007fb0:	a31d      	add	r3, pc, #116	@ (adr r3, 8008028 <scalbn+0xd0>)
 8007fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fb6:	461c      	mov	r4, r3
 8007fb8:	ea4f 71dc 	mov.w	r1, ip, lsr #31
 8007fbc:	f361 74df 	bfi	r4, r1, #31, #1
 8007fc0:	4621      	mov	r1, r4
 8007fc2:	481d      	ldr	r0, [pc, #116]	@ (8008038 <scalbn+0xe0>)
 8007fc4:	f7f8 fa88 	bl	80004d8 <__aeabi_dmul>
 8007fc8:	e7e7      	b.n	8007f9a <scalbn+0x42>
 8007fca:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8007fce:	4432      	add	r2, r6
 8007fd0:	428a      	cmp	r2, r1
 8007fd2:	dced      	bgt.n	8007fb0 <scalbn+0x58>
 8007fd4:	2a00      	cmp	r2, #0
 8007fd6:	dd0a      	ble.n	8007fee <scalbn+0x96>
 8007fd8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8007fdc:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8007fe0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007fe4:	46ac      	mov	ip, r5
 8007fe6:	4658      	mov	r0, fp
 8007fe8:	4661      	mov	r1, ip
 8007fea:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 8007fee:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8007ff2:	da09      	bge.n	8008008 <scalbn+0xb0>
 8007ff4:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 8007ff8:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 8007ffc:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 8008000:	480e      	ldr	r0, [pc, #56]	@ (800803c <scalbn+0xe4>)
 8008002:	f041 011f 	orr.w	r1, r1, #31
 8008006:	e7bd      	b.n	8007f84 <scalbn+0x2c>
 8008008:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800800c:	3236      	adds	r2, #54	@ 0x36
 800800e:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8008012:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008016:	4658      	mov	r0, fp
 8008018:	4629      	mov	r1, r5
 800801a:	2200      	movs	r2, #0
 800801c:	4b08      	ldr	r3, [pc, #32]	@ (8008040 <scalbn+0xe8>)
 800801e:	e7d1      	b.n	8007fc4 <scalbn+0x6c>
 8008020:	c2f8f359 	.word	0xc2f8f359
 8008024:	01a56e1f 	.word	0x01a56e1f
 8008028:	8800759c 	.word	0x8800759c
 800802c:	7e37e43c 	.word	0x7e37e43c
 8008030:	43500000 	.word	0x43500000
 8008034:	ffff3cb0 	.word	0xffff3cb0
 8008038:	8800759c 	.word	0x8800759c
 800803c:	c2f8f359 	.word	0xc2f8f359
 8008040:	3c900000 	.word	0x3c900000

08008044 <with_errno>:
 8008044:	b570      	push	{r4, r5, r6, lr}
 8008046:	4604      	mov	r4, r0
 8008048:	460d      	mov	r5, r1
 800804a:	4616      	mov	r6, r2
 800804c:	f7fd f96a 	bl	8005324 <__errno>
 8008050:	4629      	mov	r1, r5
 8008052:	6006      	str	r6, [r0, #0]
 8008054:	4620      	mov	r0, r4
 8008056:	bd70      	pop	{r4, r5, r6, pc}

08008058 <xflow>:
 8008058:	b513      	push	{r0, r1, r4, lr}
 800805a:	4604      	mov	r4, r0
 800805c:	4619      	mov	r1, r3
 800805e:	4610      	mov	r0, r2
 8008060:	b10c      	cbz	r4, 8008066 <xflow+0xe>
 8008062:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8008066:	e9cd 2300 	strd	r2, r3, [sp]
 800806a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800806e:	f7f8 fa33 	bl	80004d8 <__aeabi_dmul>
 8008072:	2222      	movs	r2, #34	@ 0x22
 8008074:	b002      	add	sp, #8
 8008076:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800807a:	f7ff bfe3 	b.w	8008044 <with_errno>

0800807e <__math_uflow>:
 800807e:	2200      	movs	r2, #0
 8008080:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008084:	f7ff bfe8 	b.w	8008058 <xflow>

08008088 <__math_oflow>:
 8008088:	2200      	movs	r2, #0
 800808a:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 800808e:	f7ff bfe3 	b.w	8008058 <xflow>
	...

08008094 <__ieee754_sqrt>:
 8008094:	4a67      	ldr	r2, [pc, #412]	@ (8008234 <__ieee754_sqrt+0x1a0>)
 8008096:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800809a:	438a      	bics	r2, r1
 800809c:	4606      	mov	r6, r0
 800809e:	460f      	mov	r7, r1
 80080a0:	460b      	mov	r3, r1
 80080a2:	4604      	mov	r4, r0
 80080a4:	d10e      	bne.n	80080c4 <__ieee754_sqrt+0x30>
 80080a6:	4602      	mov	r2, r0
 80080a8:	f7f8 fa16 	bl	80004d8 <__aeabi_dmul>
 80080ac:	4602      	mov	r2, r0
 80080ae:	460b      	mov	r3, r1
 80080b0:	4630      	mov	r0, r6
 80080b2:	4639      	mov	r1, r7
 80080b4:	f7f8 f85a 	bl	800016c <__adddf3>
 80080b8:	4606      	mov	r6, r0
 80080ba:	460f      	mov	r7, r1
 80080bc:	4630      	mov	r0, r6
 80080be:	4639      	mov	r1, r7
 80080c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080c4:	2900      	cmp	r1, #0
 80080c6:	dc0c      	bgt.n	80080e2 <__ieee754_sqrt+0x4e>
 80080c8:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 80080cc:	4302      	orrs	r2, r0
 80080ce:	d0f5      	beq.n	80080bc <__ieee754_sqrt+0x28>
 80080d0:	b189      	cbz	r1, 80080f6 <__ieee754_sqrt+0x62>
 80080d2:	4602      	mov	r2, r0
 80080d4:	f7f8 f848 	bl	8000168 <__aeabi_dsub>
 80080d8:	4602      	mov	r2, r0
 80080da:	460b      	mov	r3, r1
 80080dc:	f7f8 fb26 	bl	800072c <__aeabi_ddiv>
 80080e0:	e7ea      	b.n	80080b8 <__ieee754_sqrt+0x24>
 80080e2:	150a      	asrs	r2, r1, #20
 80080e4:	d115      	bne.n	8008112 <__ieee754_sqrt+0x7e>
 80080e6:	2100      	movs	r1, #0
 80080e8:	e009      	b.n	80080fe <__ieee754_sqrt+0x6a>
 80080ea:	0ae3      	lsrs	r3, r4, #11
 80080ec:	3a15      	subs	r2, #21
 80080ee:	0564      	lsls	r4, r4, #21
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d0fa      	beq.n	80080ea <__ieee754_sqrt+0x56>
 80080f4:	e7f7      	b.n	80080e6 <__ieee754_sqrt+0x52>
 80080f6:	460a      	mov	r2, r1
 80080f8:	e7fa      	b.n	80080f0 <__ieee754_sqrt+0x5c>
 80080fa:	005b      	lsls	r3, r3, #1
 80080fc:	3101      	adds	r1, #1
 80080fe:	02d8      	lsls	r0, r3, #11
 8008100:	d5fb      	bpl.n	80080fa <__ieee754_sqrt+0x66>
 8008102:	1e48      	subs	r0, r1, #1
 8008104:	1a12      	subs	r2, r2, r0
 8008106:	f1c1 0020 	rsb	r0, r1, #32
 800810a:	fa24 f000 	lsr.w	r0, r4, r0
 800810e:	4303      	orrs	r3, r0
 8008110:	408c      	lsls	r4, r1
 8008112:	2600      	movs	r6, #0
 8008114:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8008118:	2116      	movs	r1, #22
 800811a:	07d2      	lsls	r2, r2, #31
 800811c:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8008120:	4632      	mov	r2, r6
 8008122:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008126:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800812a:	bf5c      	itt	pl
 800812c:	005b      	lslpl	r3, r3, #1
 800812e:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 8008132:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008136:	bf58      	it	pl
 8008138:	0064      	lslpl	r4, r4, #1
 800813a:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800813e:	107f      	asrs	r7, r7, #1
 8008140:	0064      	lsls	r4, r4, #1
 8008142:	1815      	adds	r5, r2, r0
 8008144:	429d      	cmp	r5, r3
 8008146:	bfde      	ittt	le
 8008148:	182a      	addle	r2, r5, r0
 800814a:	1b5b      	suble	r3, r3, r5
 800814c:	1836      	addle	r6, r6, r0
 800814e:	0fe5      	lsrs	r5, r4, #31
 8008150:	3901      	subs	r1, #1
 8008152:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8008156:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800815a:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800815e:	d1f0      	bne.n	8008142 <__ieee754_sqrt+0xae>
 8008160:	460d      	mov	r5, r1
 8008162:	f04f 0a20 	mov.w	sl, #32
 8008166:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800816a:	429a      	cmp	r2, r3
 800816c:	eb01 0c00 	add.w	ip, r1, r0
 8008170:	db02      	blt.n	8008178 <__ieee754_sqrt+0xe4>
 8008172:	d113      	bne.n	800819c <__ieee754_sqrt+0x108>
 8008174:	45a4      	cmp	ip, r4
 8008176:	d811      	bhi.n	800819c <__ieee754_sqrt+0x108>
 8008178:	f1bc 0f00 	cmp.w	ip, #0
 800817c:	eb0c 0100 	add.w	r1, ip, r0
 8008180:	da42      	bge.n	8008208 <__ieee754_sqrt+0x174>
 8008182:	2900      	cmp	r1, #0
 8008184:	db40      	blt.n	8008208 <__ieee754_sqrt+0x174>
 8008186:	f102 0e01 	add.w	lr, r2, #1
 800818a:	1a9b      	subs	r3, r3, r2
 800818c:	4672      	mov	r2, lr
 800818e:	45a4      	cmp	ip, r4
 8008190:	bf88      	it	hi
 8008192:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8008196:	eba4 040c 	sub.w	r4, r4, ip
 800819a:	4405      	add	r5, r0
 800819c:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 80081a0:	f1ba 0a01 	subs.w	sl, sl, #1
 80081a4:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 80081a8:	ea4f 0444 	mov.w	r4, r4, lsl #1
 80081ac:	ea4f 0050 	mov.w	r0, r0, lsr #1
 80081b0:	d1db      	bne.n	800816a <__ieee754_sqrt+0xd6>
 80081b2:	431c      	orrs	r4, r3
 80081b4:	d01a      	beq.n	80081ec <__ieee754_sqrt+0x158>
 80081b6:	4c20      	ldr	r4, [pc, #128]	@ (8008238 <__ieee754_sqrt+0x1a4>)
 80081b8:	f8df b080 	ldr.w	fp, [pc, #128]	@ 800823c <__ieee754_sqrt+0x1a8>
 80081bc:	e9d4 0100 	ldrd	r0, r1, [r4]
 80081c0:	e9db 2300 	ldrd	r2, r3, [fp]
 80081c4:	f7f7 ffd0 	bl	8000168 <__aeabi_dsub>
 80081c8:	e9d4 8900 	ldrd	r8, r9, [r4]
 80081cc:	4602      	mov	r2, r0
 80081ce:	460b      	mov	r3, r1
 80081d0:	4640      	mov	r0, r8
 80081d2:	4649      	mov	r1, r9
 80081d4:	f7f8 fbfc 	bl	80009d0 <__aeabi_dcmple>
 80081d8:	b140      	cbz	r0, 80081ec <__ieee754_sqrt+0x158>
 80081da:	e9d4 0100 	ldrd	r0, r1, [r4]
 80081de:	e9db 2300 	ldrd	r2, r3, [fp]
 80081e2:	f1b5 3fff 	cmp.w	r5, #4294967295
 80081e6:	d111      	bne.n	800820c <__ieee754_sqrt+0x178>
 80081e8:	4655      	mov	r5, sl
 80081ea:	3601      	adds	r6, #1
 80081ec:	1072      	asrs	r2, r6, #1
 80081ee:	086b      	lsrs	r3, r5, #1
 80081f0:	07f1      	lsls	r1, r6, #31
 80081f2:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 80081f6:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 80081fa:	bf48      	it	mi
 80081fc:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8008200:	4618      	mov	r0, r3
 8008202:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 8008206:	e757      	b.n	80080b8 <__ieee754_sqrt+0x24>
 8008208:	4696      	mov	lr, r2
 800820a:	e7be      	b.n	800818a <__ieee754_sqrt+0xf6>
 800820c:	f7f7 ffae 	bl	800016c <__adddf3>
 8008210:	e9d4 8900 	ldrd	r8, r9, [r4]
 8008214:	4602      	mov	r2, r0
 8008216:	460b      	mov	r3, r1
 8008218:	4640      	mov	r0, r8
 800821a:	4649      	mov	r1, r9
 800821c:	f7f8 fbce 	bl	80009bc <__aeabi_dcmplt>
 8008220:	b120      	cbz	r0, 800822c <__ieee754_sqrt+0x198>
 8008222:	1ca8      	adds	r0, r5, #2
 8008224:	bf08      	it	eq
 8008226:	3601      	addeq	r6, #1
 8008228:	3502      	adds	r5, #2
 800822a:	e7df      	b.n	80081ec <__ieee754_sqrt+0x158>
 800822c:	1c6b      	adds	r3, r5, #1
 800822e:	f023 0501 	bic.w	r5, r3, #1
 8008232:	e7db      	b.n	80081ec <__ieee754_sqrt+0x158>
 8008234:	7ff00000 	.word	0x7ff00000
 8008238:	20000208 	.word	0x20000208
 800823c:	20000200 	.word	0x20000200

08008240 <_init>:
 8008240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008242:	bf00      	nop
 8008244:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008246:	bc08      	pop	{r3}
 8008248:	469e      	mov	lr, r3
 800824a:	4770      	bx	lr

0800824c <_fini>:
 800824c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800824e:	bf00      	nop
 8008250:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008252:	bc08      	pop	{r3}
 8008254:	469e      	mov	lr, r3
 8008256:	4770      	bx	lr
