{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671033078189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671033078190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 14 22:51:18 2022 " "Processing started: Wed Dec 14 22:51:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671033078190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671033078190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off XTEA -c XTEA " "Command: quartus_map --read_settings_files=on --write_settings_files=off XTEA -c XTEA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671033078190 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1671033078689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encrypt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encrypt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encrypt-FSM " "Found design unit 1: encrypt-FSM" {  } { { "encrypt.vhd" "" { Text "C:/Users/Daven/Documents/ITB Data/Praktikum Sisdig/XTEA/encrypt.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671033079247 ""} { "Info" "ISGN_ENTITY_NAME" "1 encrypt " "Found entity 1: encrypt" {  } { { "encrypt.vhd" "" { Text "C:/Users/Daven/Documents/ITB Data/Praktikum Sisdig/XTEA/encrypt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671033079247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671033079247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrypt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decrypt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decrypt-FSM " "Found design unit 1: decrypt-FSM" {  } { { "decrypt.vhd" "" { Text "C:/Users/Daven/Documents/ITB Data/Praktikum Sisdig/XTEA/decrypt.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671033079251 ""} { "Info" "ISGN_ENTITY_NAME" "1 decrypt " "Found entity 1: decrypt" {  } { { "decrypt.vhd" "" { Text "C:/Users/Daven/Documents/ITB Data/Praktikum Sisdig/XTEA/decrypt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671033079251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671033079251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XTEA-XTEA_arc " "Found design unit 1: XTEA-XTEA_arc" {  } { { "XTEA.vhd" "" { Text "C:/Users/Daven/Documents/ITB Data/Praktikum Sisdig/XTEA/XTEA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671033079255 ""} { "Info" "ISGN_ENTITY_NAME" "1 XTEA " "Found entity 1: XTEA" {  } { { "XTEA.vhd" "" { Text "C:/Users/Daven/Documents/ITB Data/Praktikum Sisdig/XTEA/XTEA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671033079255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671033079255 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "output_ready XTEA.vhd(72) " "VHDL error at XTEA.vhd(72): object \"output_ready\" is used but not declared" {  } { { "XTEA.vhd" "" { Text "C:/Users/Daven/Documents/ITB Data/Praktikum Sisdig/XTEA/XTEA.vhd" 72 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1671033079257 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671033079405 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 14 22:51:19 2022 " "Processing ended: Wed Dec 14 22:51:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671033079405 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671033079405 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671033079405 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671033079405 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671033080039 ""}
