; or1k instruction bus master
[master or1k_i]
slaves =
 ddr2_bus
 rom0

; or1k data bus master
[master or1k_d]
slaves =
 ddr2_bus
 uart0
 gpio0
 switch0

; debug master
[master dbg]
slaves =
 ddr2_bus
 uart0
 gpio0
 switch0

; DDR2 SDRAM (128MB)
; Have several ports with buffering features,
; so we split each port into a seperate slave
[slave ddr2_bus]
offset=0
size=0x8000000

;[slave ddr2_ibus]
;offset=0
;size=0x8000000

[slave rom0]
offset=0xf0000000
size=1024

[slave uart0]
datawidth=8
offset=0x90000000
size=1024

[slave gpio0]
datawidth=8
offset=0x91000000
size=2

[slave switch0]
datawidth=8
offset=0xb8000000
size=1
