Info: Generated by version: 18.1 build 222
Info: Starting: Create simulation model
Info: qsys-generate C:\Users\ahaas\AppData\Local\Temp\alt9404_3265990298192936513.dir\0003_alt_em10g32_0_gen\rtl\phy\alt_usxgmii_phy.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\ahaas\AppData\Local\Temp\alt9404_3265990298192936513.dir\0003_alt_em10g32_0_gen\rtl\phy\alt_usxgmii_phy --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: alt_usxgmii_phy.alt_mge_phy_0.alt_mge_xcvr_native: The "rx_pma_clkout" port is not to be used to clock the data interface (Relevant parameter: "Enable rx_pma_clkout port" (enable_port_rx_pma_clkout)).
Info: alt_usxgmii_phy.alt_mge_phy_0.alt_mge_xcvr_native: Note - When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure
Info: alt_usxgmii_phy.alt_mge_phy_0.alt_mge_xcvr_native: For the selected device(10CX220YF780I5G), core speed grade is 5.
Info: alt_usxgmii_phy.alt_mge_phy_0.alt_mge_xcvr_native: Note - The external TX PLL IP must be configured with an output clock frequency of 5156.25 MHz.
Info: alt_usxgmii_phy.alt_mge_phy_0.alt_mge_xcvr_native: tx_parallel_data: For each 128 bit word  the 64 active data bits are tx_parallel_data[63:0];
Info: alt_usxgmii_phy.alt_mge_phy_0.alt_mge_xcvr_native: rx_parallel_data: For each 128 bit word  the 64 active data bits are rx_parallel_data[63:0];
Info: alt_usxgmii_phy: "Transforming system: alt_usxgmii_phy"
Info: alt_usxgmii_phy: "Naming system components in system: alt_usxgmii_phy"
Info: alt_usxgmii_phy: "Processing generation queue"
Info: alt_usxgmii_phy: "Generating: alt_usxgmii_phy"
Info: alt_usxgmii_phy: "Generating: alt_usxgmii_phy_alt_mge_phy_181_ofhxqti"
Info: alt_usxgmii_phy: "Generating: alt_mge_phy_pcs"
Info: alt_usxgmii_phy: "Generating: alt_mge16_phy_xcvr_term"
Info: alt_usxgmii_phy: "Generating: alt_usxgmii_phy_altera_xcvr_native_a10_181_abaevuq"
Info: alt_mge_xcvr_native: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: alt_mge_xcvr_native: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: alt_mge_xcvr_native: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_resync.sv MENTOR_SPECIFIC
Info: alt_mge_xcvr_native: add_fileset_file ./mentor/alt_xcvr_arbiter.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_arbiter.sv MENTOR_SPECIFIC
Info: alt_mge_xcvr_native: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
Info: alt_mge_xcvr_native: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
Info: alt_mge_xcvr_native: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: alt_mge_xcvr_native: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
Info: alt_mge_xcvr_native: add_fileset_file ./mentor/twentynm_pcs.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor/twentynm_pcs.sv MENTOR_SPECIFIC
Info: alt_mge_xcvr_native: add_fileset_file ./mentor/twentynm_pma.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor/twentynm_pma.sv MENTOR_SPECIFIC
Info: alt_mge_xcvr_native: add_fileset_file ./mentor/twentynm_xcvr_avmm.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor/twentynm_xcvr_avmm.sv MENTOR_SPECIFIC
Info: alt_mge_xcvr_native: add_fileset_file ./mentor/twentynm_xcvr_native.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor/twentynm_xcvr_native.sv MENTOR_SPECIFIC
Info: alt_mge_xcvr_native: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
Info: alt_mge_xcvr_native: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
Info: alt_mge_xcvr_native: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
Info: alt_mge_xcvr_native: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
Info: alt_mge_xcvr_native: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
Info: alt_mge_xcvr_native: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
Info: alt_mge_xcvr_native: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
Info: alt_mge_xcvr_native: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv
Info: alt_mge_xcvr_native: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv
Info: alt_mge_xcvr_native: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv
Info: alt_mge_xcvr_native: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv
Info: alt_mge_xcvr_native: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv
Info: alt_mge_xcvr_native: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv
Info: alt_mge_xcvr_native: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv
Info: alt_mge_xcvr_native: Building configuration data for reconfiguration profile 0
Info: alt_mge_xcvr_native: Validating reconfiguration profile 0
Info: alt_mge_xcvr_native: The "rx_pma_clkout" port is not to be used to clock the data interface (Relevant parameter: "Enable rx_pma_clkout port" (enable_port_rx_pma_clkout)).
Info: alt_mge_xcvr_native: Note - When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure
Info: alt_mge_xcvr_native: Current IP configuration matches reconfiguration profile 0
Info: alt_mge_xcvr_native: For the selected device(10CX220YF780I5G), core speed grade is 5.
Info: alt_mge_xcvr_native: Generating configuration files for reconfiguration profile 0
Info: alt_mge_xcvr_native: Generating SystemVerilog configuration file for reconfiguration profile 0
Info: alt_mge_xcvr_native: Generating C header configuration file for reconfiguration profile 0
Info: alt_mge_xcvr_native: Generating MIF configuration file for reconfiguration profile 0
Info: alt_usxgmii_phy: Done "alt_usxgmii_phy" with 5 modules, 189 files
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/ahaas/AppData/Local/Temp/alt9404_3265990298192936513.dir/0003_alt_em10g32_0_gen/rtl/phy/alt_usxgmii_phy/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/ahaas/AppData/Local/Temp/alt9404_3265990298192936513.dir/0003_alt_em10g32_0_gen/rtl/phy/alt_usxgmii_phy/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/ahaas/AppData/Local/Temp/alt9404_3265990298192936513.dir/0003_alt_em10g32_0_gen/rtl/phy/alt_usxgmii_phy/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=C:\Users\ahaas\AppData\Local\Temp\alt9404_3265990298192936513.dir\0003_alt_em10g32_0_gen\rtl\phy\alt_usxgmii_phy.ip --output-directory=C:/Users/ahaas/AppData/Local/Temp/alt9404_3265990298192936513.dir/0003_alt_em10g32_0_gen/rtl/phy/alt_usxgmii_phy/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/ahaas/AppData/Local/Temp/alt9404_3265990298192936513.dir/0003_alt_em10g32_0_gen/rtl/phy/alt_usxgmii_phy/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/ahaas/AppData/Local/Temp/alt9404_3265990298192936513.dir/0003_alt_em10g32_0_gen/rtl/phy/alt_usxgmii_phy/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/ahaas/AppData/Local/Temp/alt9404_3265990298192936513.dir/0003_alt_em10g32_0_gen/rtl/phy/alt_usxgmii_phy/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\ahaas\AppData\Local\Temp\alt9404_3265990298192936513.dir\0003_alt_em10g32_0_gen\rtl\phy\alt_usxgmii_phy.ip --synthesis=VERILOG --output-directory=C:\Users\ahaas\AppData\Local\Temp\alt9404_3265990298192936513.dir\0003_alt_em10g32_0_gen\rtl\phy\alt_usxgmii_phy --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: alt_usxgmii_phy.alt_mge_phy_0.alt_mge_xcvr_native: The "rx_pma_clkout" port is not to be used to clock the data interface (Relevant parameter: "Enable rx_pma_clkout port" (enable_port_rx_pma_clkout)).
Info: alt_usxgmii_phy.alt_mge_phy_0.alt_mge_xcvr_native: Note - When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure
Info: alt_usxgmii_phy.alt_mge_phy_0.alt_mge_xcvr_native: For the selected device(10CX220YF780I5G), core speed grade is 5.
Info: alt_usxgmii_phy.alt_mge_phy_0.alt_mge_xcvr_native: Note - The external TX PLL IP must be configured with an output clock frequency of 5156.25 MHz.
Info: alt_usxgmii_phy.alt_mge_phy_0.alt_mge_xcvr_native: tx_parallel_data: For each 128 bit word  the 64 active data bits are tx_parallel_data[63:0];
Info: alt_usxgmii_phy.alt_mge_phy_0.alt_mge_xcvr_native: rx_parallel_data: For each 128 bit word  the 64 active data bits are rx_parallel_data[63:0];
Info: alt_usxgmii_phy: "Transforming system: alt_usxgmii_phy"
Info: alt_usxgmii_phy: "Naming system components in system: alt_usxgmii_phy"
Info: alt_usxgmii_phy: "Processing generation queue"
Info: alt_usxgmii_phy: "Generating: alt_usxgmii_phy"
Info: alt_usxgmii_phy: "Generating: alt_usxgmii_phy_alt_mge_phy_181_ofhxqti"
Info: alt_usxgmii_phy: "Generating: alt_mge_phy_pcs"
Info: alt_usxgmii_phy: "Generating: alt_mge16_phy_xcvr_term"
Info: alt_usxgmii_phy: "Generating: alt_usxgmii_phy_altera_xcvr_native_a10_181_abaevuq"
Info: alt_mge_xcvr_native: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: alt_mge_xcvr_native: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: alt_mge_xcvr_native: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
Info: alt_mge_xcvr_native: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
Info: alt_mge_xcvr_native: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: alt_mge_xcvr_native: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
Info: alt_mge_xcvr_native: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
Info: alt_mge_xcvr_native: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
Info: alt_mge_xcvr_native: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
Info: alt_mge_xcvr_native: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
Info: alt_mge_xcvr_native: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
Info: alt_mge_xcvr_native: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
Info: alt_mge_xcvr_native: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
Info: alt_mge_xcvr_native: add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc
Info: alt_mge_xcvr_native: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv
Info: alt_mge_xcvr_native: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv
Info: alt_mge_xcvr_native: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv
Info: alt_mge_xcvr_native: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv
Info: alt_mge_xcvr_native: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv
Info: alt_mge_xcvr_native: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv
Info: alt_mge_xcvr_native: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv
Info: alt_mge_xcvr_native: Building configuration data for reconfiguration profile 0
Info: alt_mge_xcvr_native: Validating reconfiguration profile 0
Info: alt_mge_xcvr_native: The "rx_pma_clkout" port is not to be used to clock the data interface (Relevant parameter: "Enable rx_pma_clkout port" (enable_port_rx_pma_clkout)).
Info: alt_mge_xcvr_native: Note - When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure
Info: alt_mge_xcvr_native: Current IP configuration matches reconfiguration profile 0
Info: alt_mge_xcvr_native: For the selected device(10CX220YF780I5G), core speed grade is 5.
Info: alt_mge_xcvr_native: Generating configuration files for reconfiguration profile 0
Info: alt_mge_xcvr_native: Generating SystemVerilog configuration file for reconfiguration profile 0
Info: alt_mge_xcvr_native: Generating C header configuration file for reconfiguration profile 0
Info: alt_mge_xcvr_native: Generating MIF configuration file for reconfiguration profile 0
Info: alt_usxgmii_phy: Done "alt_usxgmii_phy" with 5 modules, 116 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate C:\Users\ahaas\AppData\Local\Temp\alt9404_3265990298192936513.dir\0003_alt_em10g32_0_gen\rtl\phy\alt_usxgmii_phy.ip --synthesis=VERILOG --ipxact --output-directory=C:\Users\ahaas\AppData\Local\Temp\alt9404_3265990298192936513.dir\0003_alt_em10g32_0_gen\rtl\phy\alt_usxgmii_phy --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: Finished: IP-XACT
