
USBjoy_DiscoveryBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010444  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000db4  08010508  08010508  00011508  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080112bc  080112bc  00013360  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080112bc  080112bc  00013360  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080112bc  080112bc  00013360  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080112bc  080112bc  000122bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080112c0  080112c0  000122c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000360  20000000  080112c4  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c7c  20000360  08011624  00013360  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000fdc  08011624  00013fdc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00013360  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c738  00000000  00000000  00013388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047d4  00000000  00000000  0002fac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001908  00000000  00000000  00034298  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001345  00000000  00000000  00035ba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000206f9  00000000  00000000  00036ee5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022c91  00000000  00000000  000575de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000aba95  00000000  00000000  0007a26f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00125d04  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000068e8  00000000  00000000  00125d48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  0012c630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000360 	.word	0x20000360
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080104ec 	.word	0x080104ec

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000364 	.word	0x20000364
 8000104:	080104ec 	.word	0x080104ec

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f000 ffc5 	bl	80013cc <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 ff09 	bl	8001264 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 ffb7 	bl	80013cc <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 ffad 	bl	80013cc <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 ff33 	bl	80012ec <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 ff29 	bl	80012ec <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_dadd>:
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	464f      	mov	r7, r9
 80004ac:	4646      	mov	r6, r8
 80004ae:	46d6      	mov	lr, sl
 80004b0:	b5c0      	push	{r6, r7, lr}
 80004b2:	b082      	sub	sp, #8
 80004b4:	9000      	str	r0, [sp, #0]
 80004b6:	9101      	str	r1, [sp, #4]
 80004b8:	030e      	lsls	r6, r1, #12
 80004ba:	004c      	lsls	r4, r1, #1
 80004bc:	0fcd      	lsrs	r5, r1, #31
 80004be:	0a71      	lsrs	r1, r6, #9
 80004c0:	9e00      	ldr	r6, [sp, #0]
 80004c2:	005f      	lsls	r7, r3, #1
 80004c4:	0f76      	lsrs	r6, r6, #29
 80004c6:	430e      	orrs	r6, r1
 80004c8:	9900      	ldr	r1, [sp, #0]
 80004ca:	9200      	str	r2, [sp, #0]
 80004cc:	9301      	str	r3, [sp, #4]
 80004ce:	00c9      	lsls	r1, r1, #3
 80004d0:	4689      	mov	r9, r1
 80004d2:	0319      	lsls	r1, r3, #12
 80004d4:	0d7b      	lsrs	r3, r7, #21
 80004d6:	4698      	mov	r8, r3
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	0a49      	lsrs	r1, r1, #9
 80004dc:	0fdb      	lsrs	r3, r3, #31
 80004de:	469c      	mov	ip, r3
 80004e0:	9b00      	ldr	r3, [sp, #0]
 80004e2:	9a00      	ldr	r2, [sp, #0]
 80004e4:	0f5b      	lsrs	r3, r3, #29
 80004e6:	430b      	orrs	r3, r1
 80004e8:	4641      	mov	r1, r8
 80004ea:	0d64      	lsrs	r4, r4, #21
 80004ec:	00d2      	lsls	r2, r2, #3
 80004ee:	1a61      	subs	r1, r4, r1
 80004f0:	4565      	cmp	r5, ip
 80004f2:	d100      	bne.n	80004f6 <__aeabi_dadd+0x4e>
 80004f4:	e0a6      	b.n	8000644 <__aeabi_dadd+0x19c>
 80004f6:	2900      	cmp	r1, #0
 80004f8:	dd72      	ble.n	80005e0 <__aeabi_dadd+0x138>
 80004fa:	4647      	mov	r7, r8
 80004fc:	2f00      	cmp	r7, #0
 80004fe:	d100      	bne.n	8000502 <__aeabi_dadd+0x5a>
 8000500:	e0dd      	b.n	80006be <__aeabi_dadd+0x216>
 8000502:	4fcc      	ldr	r7, [pc, #816]	@ (8000834 <__aeabi_dadd+0x38c>)
 8000504:	42bc      	cmp	r4, r7
 8000506:	d100      	bne.n	800050a <__aeabi_dadd+0x62>
 8000508:	e19a      	b.n	8000840 <__aeabi_dadd+0x398>
 800050a:	2701      	movs	r7, #1
 800050c:	2938      	cmp	r1, #56	@ 0x38
 800050e:	dc17      	bgt.n	8000540 <__aeabi_dadd+0x98>
 8000510:	2780      	movs	r7, #128	@ 0x80
 8000512:	043f      	lsls	r7, r7, #16
 8000514:	433b      	orrs	r3, r7
 8000516:	291f      	cmp	r1, #31
 8000518:	dd00      	ble.n	800051c <__aeabi_dadd+0x74>
 800051a:	e1dd      	b.n	80008d8 <__aeabi_dadd+0x430>
 800051c:	2720      	movs	r7, #32
 800051e:	1a78      	subs	r0, r7, r1
 8000520:	001f      	movs	r7, r3
 8000522:	4087      	lsls	r7, r0
 8000524:	46ba      	mov	sl, r7
 8000526:	0017      	movs	r7, r2
 8000528:	40cf      	lsrs	r7, r1
 800052a:	4684      	mov	ip, r0
 800052c:	0038      	movs	r0, r7
 800052e:	4657      	mov	r7, sl
 8000530:	4307      	orrs	r7, r0
 8000532:	4660      	mov	r0, ip
 8000534:	4082      	lsls	r2, r0
 8000536:	40cb      	lsrs	r3, r1
 8000538:	1e50      	subs	r0, r2, #1
 800053a:	4182      	sbcs	r2, r0
 800053c:	1af6      	subs	r6, r6, r3
 800053e:	4317      	orrs	r7, r2
 8000540:	464b      	mov	r3, r9
 8000542:	1bdf      	subs	r7, r3, r7
 8000544:	45b9      	cmp	r9, r7
 8000546:	4180      	sbcs	r0, r0
 8000548:	4240      	negs	r0, r0
 800054a:	1a36      	subs	r6, r6, r0
 800054c:	0233      	lsls	r3, r6, #8
 800054e:	d400      	bmi.n	8000552 <__aeabi_dadd+0xaa>
 8000550:	e0ff      	b.n	8000752 <__aeabi_dadd+0x2aa>
 8000552:	0276      	lsls	r6, r6, #9
 8000554:	0a76      	lsrs	r6, r6, #9
 8000556:	2e00      	cmp	r6, #0
 8000558:	d100      	bne.n	800055c <__aeabi_dadd+0xb4>
 800055a:	e13c      	b.n	80007d6 <__aeabi_dadd+0x32e>
 800055c:	0030      	movs	r0, r6
 800055e:	f001 ff43 	bl	80023e8 <__clzsi2>
 8000562:	0003      	movs	r3, r0
 8000564:	3b08      	subs	r3, #8
 8000566:	2120      	movs	r1, #32
 8000568:	0038      	movs	r0, r7
 800056a:	1aca      	subs	r2, r1, r3
 800056c:	40d0      	lsrs	r0, r2
 800056e:	409e      	lsls	r6, r3
 8000570:	0002      	movs	r2, r0
 8000572:	409f      	lsls	r7, r3
 8000574:	4332      	orrs	r2, r6
 8000576:	429c      	cmp	r4, r3
 8000578:	dd00      	ble.n	800057c <__aeabi_dadd+0xd4>
 800057a:	e1a6      	b.n	80008ca <__aeabi_dadd+0x422>
 800057c:	1b18      	subs	r0, r3, r4
 800057e:	3001      	adds	r0, #1
 8000580:	1a09      	subs	r1, r1, r0
 8000582:	003e      	movs	r6, r7
 8000584:	408f      	lsls	r7, r1
 8000586:	40c6      	lsrs	r6, r0
 8000588:	1e7b      	subs	r3, r7, #1
 800058a:	419f      	sbcs	r7, r3
 800058c:	0013      	movs	r3, r2
 800058e:	408b      	lsls	r3, r1
 8000590:	4337      	orrs	r7, r6
 8000592:	431f      	orrs	r7, r3
 8000594:	40c2      	lsrs	r2, r0
 8000596:	003b      	movs	r3, r7
 8000598:	0016      	movs	r6, r2
 800059a:	2400      	movs	r4, #0
 800059c:	4313      	orrs	r3, r2
 800059e:	d100      	bne.n	80005a2 <__aeabi_dadd+0xfa>
 80005a0:	e1df      	b.n	8000962 <__aeabi_dadd+0x4ba>
 80005a2:	077b      	lsls	r3, r7, #29
 80005a4:	d100      	bne.n	80005a8 <__aeabi_dadd+0x100>
 80005a6:	e332      	b.n	8000c0e <__aeabi_dadd+0x766>
 80005a8:	230f      	movs	r3, #15
 80005aa:	003a      	movs	r2, r7
 80005ac:	403b      	ands	r3, r7
 80005ae:	2b04      	cmp	r3, #4
 80005b0:	d004      	beq.n	80005bc <__aeabi_dadd+0x114>
 80005b2:	1d3a      	adds	r2, r7, #4
 80005b4:	42ba      	cmp	r2, r7
 80005b6:	41bf      	sbcs	r7, r7
 80005b8:	427f      	negs	r7, r7
 80005ba:	19f6      	adds	r6, r6, r7
 80005bc:	0233      	lsls	r3, r6, #8
 80005be:	d400      	bmi.n	80005c2 <__aeabi_dadd+0x11a>
 80005c0:	e323      	b.n	8000c0a <__aeabi_dadd+0x762>
 80005c2:	4b9c      	ldr	r3, [pc, #624]	@ (8000834 <__aeabi_dadd+0x38c>)
 80005c4:	3401      	adds	r4, #1
 80005c6:	429c      	cmp	r4, r3
 80005c8:	d100      	bne.n	80005cc <__aeabi_dadd+0x124>
 80005ca:	e0b4      	b.n	8000736 <__aeabi_dadd+0x28e>
 80005cc:	4b9a      	ldr	r3, [pc, #616]	@ (8000838 <__aeabi_dadd+0x390>)
 80005ce:	0564      	lsls	r4, r4, #21
 80005d0:	401e      	ands	r6, r3
 80005d2:	0d64      	lsrs	r4, r4, #21
 80005d4:	0777      	lsls	r7, r6, #29
 80005d6:	08d2      	lsrs	r2, r2, #3
 80005d8:	0276      	lsls	r6, r6, #9
 80005da:	4317      	orrs	r7, r2
 80005dc:	0b36      	lsrs	r6, r6, #12
 80005de:	e0ac      	b.n	800073a <__aeabi_dadd+0x292>
 80005e0:	2900      	cmp	r1, #0
 80005e2:	d100      	bne.n	80005e6 <__aeabi_dadd+0x13e>
 80005e4:	e07e      	b.n	80006e4 <__aeabi_dadd+0x23c>
 80005e6:	4641      	mov	r1, r8
 80005e8:	1b09      	subs	r1, r1, r4
 80005ea:	2c00      	cmp	r4, #0
 80005ec:	d000      	beq.n	80005f0 <__aeabi_dadd+0x148>
 80005ee:	e160      	b.n	80008b2 <__aeabi_dadd+0x40a>
 80005f0:	0034      	movs	r4, r6
 80005f2:	4648      	mov	r0, r9
 80005f4:	4304      	orrs	r4, r0
 80005f6:	d100      	bne.n	80005fa <__aeabi_dadd+0x152>
 80005f8:	e1c9      	b.n	800098e <__aeabi_dadd+0x4e6>
 80005fa:	1e4c      	subs	r4, r1, #1
 80005fc:	2901      	cmp	r1, #1
 80005fe:	d100      	bne.n	8000602 <__aeabi_dadd+0x15a>
 8000600:	e22e      	b.n	8000a60 <__aeabi_dadd+0x5b8>
 8000602:	4d8c      	ldr	r5, [pc, #560]	@ (8000834 <__aeabi_dadd+0x38c>)
 8000604:	42a9      	cmp	r1, r5
 8000606:	d100      	bne.n	800060a <__aeabi_dadd+0x162>
 8000608:	e224      	b.n	8000a54 <__aeabi_dadd+0x5ac>
 800060a:	2701      	movs	r7, #1
 800060c:	2c38      	cmp	r4, #56	@ 0x38
 800060e:	dc11      	bgt.n	8000634 <__aeabi_dadd+0x18c>
 8000610:	0021      	movs	r1, r4
 8000612:	291f      	cmp	r1, #31
 8000614:	dd00      	ble.n	8000618 <__aeabi_dadd+0x170>
 8000616:	e20b      	b.n	8000a30 <__aeabi_dadd+0x588>
 8000618:	2420      	movs	r4, #32
 800061a:	0037      	movs	r7, r6
 800061c:	4648      	mov	r0, r9
 800061e:	1a64      	subs	r4, r4, r1
 8000620:	40a7      	lsls	r7, r4
 8000622:	40c8      	lsrs	r0, r1
 8000624:	4307      	orrs	r7, r0
 8000626:	4648      	mov	r0, r9
 8000628:	40a0      	lsls	r0, r4
 800062a:	40ce      	lsrs	r6, r1
 800062c:	1e44      	subs	r4, r0, #1
 800062e:	41a0      	sbcs	r0, r4
 8000630:	1b9b      	subs	r3, r3, r6
 8000632:	4307      	orrs	r7, r0
 8000634:	1bd7      	subs	r7, r2, r7
 8000636:	42ba      	cmp	r2, r7
 8000638:	4192      	sbcs	r2, r2
 800063a:	4252      	negs	r2, r2
 800063c:	4665      	mov	r5, ip
 800063e:	4644      	mov	r4, r8
 8000640:	1a9e      	subs	r6, r3, r2
 8000642:	e783      	b.n	800054c <__aeabi_dadd+0xa4>
 8000644:	2900      	cmp	r1, #0
 8000646:	dc00      	bgt.n	800064a <__aeabi_dadd+0x1a2>
 8000648:	e09c      	b.n	8000784 <__aeabi_dadd+0x2dc>
 800064a:	4647      	mov	r7, r8
 800064c:	2f00      	cmp	r7, #0
 800064e:	d167      	bne.n	8000720 <__aeabi_dadd+0x278>
 8000650:	001f      	movs	r7, r3
 8000652:	4317      	orrs	r7, r2
 8000654:	d100      	bne.n	8000658 <__aeabi_dadd+0x1b0>
 8000656:	e0e4      	b.n	8000822 <__aeabi_dadd+0x37a>
 8000658:	1e48      	subs	r0, r1, #1
 800065a:	2901      	cmp	r1, #1
 800065c:	d100      	bne.n	8000660 <__aeabi_dadd+0x1b8>
 800065e:	e19b      	b.n	8000998 <__aeabi_dadd+0x4f0>
 8000660:	4f74      	ldr	r7, [pc, #464]	@ (8000834 <__aeabi_dadd+0x38c>)
 8000662:	42b9      	cmp	r1, r7
 8000664:	d100      	bne.n	8000668 <__aeabi_dadd+0x1c0>
 8000666:	e0eb      	b.n	8000840 <__aeabi_dadd+0x398>
 8000668:	2701      	movs	r7, #1
 800066a:	0001      	movs	r1, r0
 800066c:	2838      	cmp	r0, #56	@ 0x38
 800066e:	dc11      	bgt.n	8000694 <__aeabi_dadd+0x1ec>
 8000670:	291f      	cmp	r1, #31
 8000672:	dd00      	ble.n	8000676 <__aeabi_dadd+0x1ce>
 8000674:	e1c7      	b.n	8000a06 <__aeabi_dadd+0x55e>
 8000676:	2720      	movs	r7, #32
 8000678:	1a78      	subs	r0, r7, r1
 800067a:	001f      	movs	r7, r3
 800067c:	4684      	mov	ip, r0
 800067e:	4087      	lsls	r7, r0
 8000680:	0010      	movs	r0, r2
 8000682:	40c8      	lsrs	r0, r1
 8000684:	4307      	orrs	r7, r0
 8000686:	4660      	mov	r0, ip
 8000688:	4082      	lsls	r2, r0
 800068a:	40cb      	lsrs	r3, r1
 800068c:	1e50      	subs	r0, r2, #1
 800068e:	4182      	sbcs	r2, r0
 8000690:	18f6      	adds	r6, r6, r3
 8000692:	4317      	orrs	r7, r2
 8000694:	444f      	add	r7, r9
 8000696:	454f      	cmp	r7, r9
 8000698:	4180      	sbcs	r0, r0
 800069a:	4240      	negs	r0, r0
 800069c:	1836      	adds	r6, r6, r0
 800069e:	0233      	lsls	r3, r6, #8
 80006a0:	d557      	bpl.n	8000752 <__aeabi_dadd+0x2aa>
 80006a2:	4b64      	ldr	r3, [pc, #400]	@ (8000834 <__aeabi_dadd+0x38c>)
 80006a4:	3401      	adds	r4, #1
 80006a6:	429c      	cmp	r4, r3
 80006a8:	d045      	beq.n	8000736 <__aeabi_dadd+0x28e>
 80006aa:	2101      	movs	r1, #1
 80006ac:	4b62      	ldr	r3, [pc, #392]	@ (8000838 <__aeabi_dadd+0x390>)
 80006ae:	087a      	lsrs	r2, r7, #1
 80006b0:	401e      	ands	r6, r3
 80006b2:	4039      	ands	r1, r7
 80006b4:	430a      	orrs	r2, r1
 80006b6:	07f7      	lsls	r7, r6, #31
 80006b8:	4317      	orrs	r7, r2
 80006ba:	0876      	lsrs	r6, r6, #1
 80006bc:	e771      	b.n	80005a2 <__aeabi_dadd+0xfa>
 80006be:	001f      	movs	r7, r3
 80006c0:	4317      	orrs	r7, r2
 80006c2:	d100      	bne.n	80006c6 <__aeabi_dadd+0x21e>
 80006c4:	e0ad      	b.n	8000822 <__aeabi_dadd+0x37a>
 80006c6:	1e4f      	subs	r7, r1, #1
 80006c8:	46bc      	mov	ip, r7
 80006ca:	2901      	cmp	r1, #1
 80006cc:	d100      	bne.n	80006d0 <__aeabi_dadd+0x228>
 80006ce:	e182      	b.n	80009d6 <__aeabi_dadd+0x52e>
 80006d0:	4f58      	ldr	r7, [pc, #352]	@ (8000834 <__aeabi_dadd+0x38c>)
 80006d2:	42b9      	cmp	r1, r7
 80006d4:	d100      	bne.n	80006d8 <__aeabi_dadd+0x230>
 80006d6:	e190      	b.n	80009fa <__aeabi_dadd+0x552>
 80006d8:	4661      	mov	r1, ip
 80006da:	2701      	movs	r7, #1
 80006dc:	2938      	cmp	r1, #56	@ 0x38
 80006de:	dd00      	ble.n	80006e2 <__aeabi_dadd+0x23a>
 80006e0:	e72e      	b.n	8000540 <__aeabi_dadd+0x98>
 80006e2:	e718      	b.n	8000516 <__aeabi_dadd+0x6e>
 80006e4:	4f55      	ldr	r7, [pc, #340]	@ (800083c <__aeabi_dadd+0x394>)
 80006e6:	1c61      	adds	r1, r4, #1
 80006e8:	4239      	tst	r1, r7
 80006ea:	d000      	beq.n	80006ee <__aeabi_dadd+0x246>
 80006ec:	e0d0      	b.n	8000890 <__aeabi_dadd+0x3e8>
 80006ee:	0031      	movs	r1, r6
 80006f0:	4648      	mov	r0, r9
 80006f2:	001f      	movs	r7, r3
 80006f4:	4301      	orrs	r1, r0
 80006f6:	4317      	orrs	r7, r2
 80006f8:	2c00      	cmp	r4, #0
 80006fa:	d000      	beq.n	80006fe <__aeabi_dadd+0x256>
 80006fc:	e13d      	b.n	800097a <__aeabi_dadd+0x4d2>
 80006fe:	2900      	cmp	r1, #0
 8000700:	d100      	bne.n	8000704 <__aeabi_dadd+0x25c>
 8000702:	e1bc      	b.n	8000a7e <__aeabi_dadd+0x5d6>
 8000704:	2f00      	cmp	r7, #0
 8000706:	d000      	beq.n	800070a <__aeabi_dadd+0x262>
 8000708:	e1bf      	b.n	8000a8a <__aeabi_dadd+0x5e2>
 800070a:	464b      	mov	r3, r9
 800070c:	2100      	movs	r1, #0
 800070e:	08d8      	lsrs	r0, r3, #3
 8000710:	0777      	lsls	r7, r6, #29
 8000712:	4307      	orrs	r7, r0
 8000714:	08f0      	lsrs	r0, r6, #3
 8000716:	0306      	lsls	r6, r0, #12
 8000718:	054c      	lsls	r4, r1, #21
 800071a:	0b36      	lsrs	r6, r6, #12
 800071c:	0d64      	lsrs	r4, r4, #21
 800071e:	e00c      	b.n	800073a <__aeabi_dadd+0x292>
 8000720:	4f44      	ldr	r7, [pc, #272]	@ (8000834 <__aeabi_dadd+0x38c>)
 8000722:	42bc      	cmp	r4, r7
 8000724:	d100      	bne.n	8000728 <__aeabi_dadd+0x280>
 8000726:	e08b      	b.n	8000840 <__aeabi_dadd+0x398>
 8000728:	2701      	movs	r7, #1
 800072a:	2938      	cmp	r1, #56	@ 0x38
 800072c:	dcb2      	bgt.n	8000694 <__aeabi_dadd+0x1ec>
 800072e:	2780      	movs	r7, #128	@ 0x80
 8000730:	043f      	lsls	r7, r7, #16
 8000732:	433b      	orrs	r3, r7
 8000734:	e79c      	b.n	8000670 <__aeabi_dadd+0x1c8>
 8000736:	2600      	movs	r6, #0
 8000738:	2700      	movs	r7, #0
 800073a:	0524      	lsls	r4, r4, #20
 800073c:	4334      	orrs	r4, r6
 800073e:	07ed      	lsls	r5, r5, #31
 8000740:	432c      	orrs	r4, r5
 8000742:	0038      	movs	r0, r7
 8000744:	0021      	movs	r1, r4
 8000746:	b002      	add	sp, #8
 8000748:	bce0      	pop	{r5, r6, r7}
 800074a:	46ba      	mov	sl, r7
 800074c:	46b1      	mov	r9, r6
 800074e:	46a8      	mov	r8, r5
 8000750:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000752:	077b      	lsls	r3, r7, #29
 8000754:	d004      	beq.n	8000760 <__aeabi_dadd+0x2b8>
 8000756:	230f      	movs	r3, #15
 8000758:	403b      	ands	r3, r7
 800075a:	2b04      	cmp	r3, #4
 800075c:	d000      	beq.n	8000760 <__aeabi_dadd+0x2b8>
 800075e:	e728      	b.n	80005b2 <__aeabi_dadd+0x10a>
 8000760:	08f8      	lsrs	r0, r7, #3
 8000762:	4b34      	ldr	r3, [pc, #208]	@ (8000834 <__aeabi_dadd+0x38c>)
 8000764:	0777      	lsls	r7, r6, #29
 8000766:	4307      	orrs	r7, r0
 8000768:	08f0      	lsrs	r0, r6, #3
 800076a:	429c      	cmp	r4, r3
 800076c:	d000      	beq.n	8000770 <__aeabi_dadd+0x2c8>
 800076e:	e24a      	b.n	8000c06 <__aeabi_dadd+0x75e>
 8000770:	003b      	movs	r3, r7
 8000772:	4303      	orrs	r3, r0
 8000774:	d059      	beq.n	800082a <__aeabi_dadd+0x382>
 8000776:	2680      	movs	r6, #128	@ 0x80
 8000778:	0336      	lsls	r6, r6, #12
 800077a:	4306      	orrs	r6, r0
 800077c:	0336      	lsls	r6, r6, #12
 800077e:	4c2d      	ldr	r4, [pc, #180]	@ (8000834 <__aeabi_dadd+0x38c>)
 8000780:	0b36      	lsrs	r6, r6, #12
 8000782:	e7da      	b.n	800073a <__aeabi_dadd+0x292>
 8000784:	2900      	cmp	r1, #0
 8000786:	d061      	beq.n	800084c <__aeabi_dadd+0x3a4>
 8000788:	4641      	mov	r1, r8
 800078a:	1b09      	subs	r1, r1, r4
 800078c:	2c00      	cmp	r4, #0
 800078e:	d100      	bne.n	8000792 <__aeabi_dadd+0x2ea>
 8000790:	e0b9      	b.n	8000906 <__aeabi_dadd+0x45e>
 8000792:	4c28      	ldr	r4, [pc, #160]	@ (8000834 <__aeabi_dadd+0x38c>)
 8000794:	45a0      	cmp	r8, r4
 8000796:	d100      	bne.n	800079a <__aeabi_dadd+0x2f2>
 8000798:	e1a5      	b.n	8000ae6 <__aeabi_dadd+0x63e>
 800079a:	2701      	movs	r7, #1
 800079c:	2938      	cmp	r1, #56	@ 0x38
 800079e:	dc13      	bgt.n	80007c8 <__aeabi_dadd+0x320>
 80007a0:	2480      	movs	r4, #128	@ 0x80
 80007a2:	0424      	lsls	r4, r4, #16
 80007a4:	4326      	orrs	r6, r4
 80007a6:	291f      	cmp	r1, #31
 80007a8:	dd00      	ble.n	80007ac <__aeabi_dadd+0x304>
 80007aa:	e1c8      	b.n	8000b3e <__aeabi_dadd+0x696>
 80007ac:	2420      	movs	r4, #32
 80007ae:	0037      	movs	r7, r6
 80007b0:	4648      	mov	r0, r9
 80007b2:	1a64      	subs	r4, r4, r1
 80007b4:	40a7      	lsls	r7, r4
 80007b6:	40c8      	lsrs	r0, r1
 80007b8:	4307      	orrs	r7, r0
 80007ba:	4648      	mov	r0, r9
 80007bc:	40a0      	lsls	r0, r4
 80007be:	40ce      	lsrs	r6, r1
 80007c0:	1e44      	subs	r4, r0, #1
 80007c2:	41a0      	sbcs	r0, r4
 80007c4:	199b      	adds	r3, r3, r6
 80007c6:	4307      	orrs	r7, r0
 80007c8:	18bf      	adds	r7, r7, r2
 80007ca:	4297      	cmp	r7, r2
 80007cc:	4192      	sbcs	r2, r2
 80007ce:	4252      	negs	r2, r2
 80007d0:	4644      	mov	r4, r8
 80007d2:	18d6      	adds	r6, r2, r3
 80007d4:	e763      	b.n	800069e <__aeabi_dadd+0x1f6>
 80007d6:	0038      	movs	r0, r7
 80007d8:	f001 fe06 	bl	80023e8 <__clzsi2>
 80007dc:	0003      	movs	r3, r0
 80007de:	3318      	adds	r3, #24
 80007e0:	2b1f      	cmp	r3, #31
 80007e2:	dc00      	bgt.n	80007e6 <__aeabi_dadd+0x33e>
 80007e4:	e6bf      	b.n	8000566 <__aeabi_dadd+0xbe>
 80007e6:	003a      	movs	r2, r7
 80007e8:	3808      	subs	r0, #8
 80007ea:	4082      	lsls	r2, r0
 80007ec:	429c      	cmp	r4, r3
 80007ee:	dd00      	ble.n	80007f2 <__aeabi_dadd+0x34a>
 80007f0:	e083      	b.n	80008fa <__aeabi_dadd+0x452>
 80007f2:	1b1b      	subs	r3, r3, r4
 80007f4:	1c58      	adds	r0, r3, #1
 80007f6:	281f      	cmp	r0, #31
 80007f8:	dc00      	bgt.n	80007fc <__aeabi_dadd+0x354>
 80007fa:	e1b4      	b.n	8000b66 <__aeabi_dadd+0x6be>
 80007fc:	0017      	movs	r7, r2
 80007fe:	3b1f      	subs	r3, #31
 8000800:	40df      	lsrs	r7, r3
 8000802:	2820      	cmp	r0, #32
 8000804:	d005      	beq.n	8000812 <__aeabi_dadd+0x36a>
 8000806:	2340      	movs	r3, #64	@ 0x40
 8000808:	1a1b      	subs	r3, r3, r0
 800080a:	409a      	lsls	r2, r3
 800080c:	1e53      	subs	r3, r2, #1
 800080e:	419a      	sbcs	r2, r3
 8000810:	4317      	orrs	r7, r2
 8000812:	2400      	movs	r4, #0
 8000814:	2f00      	cmp	r7, #0
 8000816:	d00a      	beq.n	800082e <__aeabi_dadd+0x386>
 8000818:	077b      	lsls	r3, r7, #29
 800081a:	d000      	beq.n	800081e <__aeabi_dadd+0x376>
 800081c:	e6c4      	b.n	80005a8 <__aeabi_dadd+0x100>
 800081e:	0026      	movs	r6, r4
 8000820:	e79e      	b.n	8000760 <__aeabi_dadd+0x2b8>
 8000822:	464b      	mov	r3, r9
 8000824:	000c      	movs	r4, r1
 8000826:	08d8      	lsrs	r0, r3, #3
 8000828:	e79b      	b.n	8000762 <__aeabi_dadd+0x2ba>
 800082a:	2700      	movs	r7, #0
 800082c:	4c01      	ldr	r4, [pc, #4]	@ (8000834 <__aeabi_dadd+0x38c>)
 800082e:	2600      	movs	r6, #0
 8000830:	e783      	b.n	800073a <__aeabi_dadd+0x292>
 8000832:	46c0      	nop			@ (mov r8, r8)
 8000834:	000007ff 	.word	0x000007ff
 8000838:	ff7fffff 	.word	0xff7fffff
 800083c:	000007fe 	.word	0x000007fe
 8000840:	464b      	mov	r3, r9
 8000842:	0777      	lsls	r7, r6, #29
 8000844:	08d8      	lsrs	r0, r3, #3
 8000846:	4307      	orrs	r7, r0
 8000848:	08f0      	lsrs	r0, r6, #3
 800084a:	e791      	b.n	8000770 <__aeabi_dadd+0x2c8>
 800084c:	4fcd      	ldr	r7, [pc, #820]	@ (8000b84 <__aeabi_dadd+0x6dc>)
 800084e:	1c61      	adds	r1, r4, #1
 8000850:	4239      	tst	r1, r7
 8000852:	d16b      	bne.n	800092c <__aeabi_dadd+0x484>
 8000854:	0031      	movs	r1, r6
 8000856:	4648      	mov	r0, r9
 8000858:	4301      	orrs	r1, r0
 800085a:	2c00      	cmp	r4, #0
 800085c:	d000      	beq.n	8000860 <__aeabi_dadd+0x3b8>
 800085e:	e14b      	b.n	8000af8 <__aeabi_dadd+0x650>
 8000860:	001f      	movs	r7, r3
 8000862:	4317      	orrs	r7, r2
 8000864:	2900      	cmp	r1, #0
 8000866:	d100      	bne.n	800086a <__aeabi_dadd+0x3c2>
 8000868:	e181      	b.n	8000b6e <__aeabi_dadd+0x6c6>
 800086a:	2f00      	cmp	r7, #0
 800086c:	d100      	bne.n	8000870 <__aeabi_dadd+0x3c8>
 800086e:	e74c      	b.n	800070a <__aeabi_dadd+0x262>
 8000870:	444a      	add	r2, r9
 8000872:	454a      	cmp	r2, r9
 8000874:	4180      	sbcs	r0, r0
 8000876:	18f6      	adds	r6, r6, r3
 8000878:	4240      	negs	r0, r0
 800087a:	1836      	adds	r6, r6, r0
 800087c:	0233      	lsls	r3, r6, #8
 800087e:	d500      	bpl.n	8000882 <__aeabi_dadd+0x3da>
 8000880:	e1b0      	b.n	8000be4 <__aeabi_dadd+0x73c>
 8000882:	0017      	movs	r7, r2
 8000884:	4691      	mov	r9, r2
 8000886:	4337      	orrs	r7, r6
 8000888:	d000      	beq.n	800088c <__aeabi_dadd+0x3e4>
 800088a:	e73e      	b.n	800070a <__aeabi_dadd+0x262>
 800088c:	2600      	movs	r6, #0
 800088e:	e754      	b.n	800073a <__aeabi_dadd+0x292>
 8000890:	4649      	mov	r1, r9
 8000892:	1a89      	subs	r1, r1, r2
 8000894:	4688      	mov	r8, r1
 8000896:	45c1      	cmp	r9, r8
 8000898:	41bf      	sbcs	r7, r7
 800089a:	1af1      	subs	r1, r6, r3
 800089c:	427f      	negs	r7, r7
 800089e:	1bc9      	subs	r1, r1, r7
 80008a0:	020f      	lsls	r7, r1, #8
 80008a2:	d461      	bmi.n	8000968 <__aeabi_dadd+0x4c0>
 80008a4:	4647      	mov	r7, r8
 80008a6:	430f      	orrs	r7, r1
 80008a8:	d100      	bne.n	80008ac <__aeabi_dadd+0x404>
 80008aa:	e0bd      	b.n	8000a28 <__aeabi_dadd+0x580>
 80008ac:	000e      	movs	r6, r1
 80008ae:	4647      	mov	r7, r8
 80008b0:	e651      	b.n	8000556 <__aeabi_dadd+0xae>
 80008b2:	4cb5      	ldr	r4, [pc, #724]	@ (8000b88 <__aeabi_dadd+0x6e0>)
 80008b4:	45a0      	cmp	r8, r4
 80008b6:	d100      	bne.n	80008ba <__aeabi_dadd+0x412>
 80008b8:	e100      	b.n	8000abc <__aeabi_dadd+0x614>
 80008ba:	2701      	movs	r7, #1
 80008bc:	2938      	cmp	r1, #56	@ 0x38
 80008be:	dd00      	ble.n	80008c2 <__aeabi_dadd+0x41a>
 80008c0:	e6b8      	b.n	8000634 <__aeabi_dadd+0x18c>
 80008c2:	2480      	movs	r4, #128	@ 0x80
 80008c4:	0424      	lsls	r4, r4, #16
 80008c6:	4326      	orrs	r6, r4
 80008c8:	e6a3      	b.n	8000612 <__aeabi_dadd+0x16a>
 80008ca:	4eb0      	ldr	r6, [pc, #704]	@ (8000b8c <__aeabi_dadd+0x6e4>)
 80008cc:	1ae4      	subs	r4, r4, r3
 80008ce:	4016      	ands	r6, r2
 80008d0:	077b      	lsls	r3, r7, #29
 80008d2:	d000      	beq.n	80008d6 <__aeabi_dadd+0x42e>
 80008d4:	e73f      	b.n	8000756 <__aeabi_dadd+0x2ae>
 80008d6:	e743      	b.n	8000760 <__aeabi_dadd+0x2b8>
 80008d8:	000f      	movs	r7, r1
 80008da:	0018      	movs	r0, r3
 80008dc:	3f20      	subs	r7, #32
 80008de:	40f8      	lsrs	r0, r7
 80008e0:	4684      	mov	ip, r0
 80008e2:	2920      	cmp	r1, #32
 80008e4:	d003      	beq.n	80008ee <__aeabi_dadd+0x446>
 80008e6:	2740      	movs	r7, #64	@ 0x40
 80008e8:	1a79      	subs	r1, r7, r1
 80008ea:	408b      	lsls	r3, r1
 80008ec:	431a      	orrs	r2, r3
 80008ee:	1e53      	subs	r3, r2, #1
 80008f0:	419a      	sbcs	r2, r3
 80008f2:	4663      	mov	r3, ip
 80008f4:	0017      	movs	r7, r2
 80008f6:	431f      	orrs	r7, r3
 80008f8:	e622      	b.n	8000540 <__aeabi_dadd+0x98>
 80008fa:	48a4      	ldr	r0, [pc, #656]	@ (8000b8c <__aeabi_dadd+0x6e4>)
 80008fc:	1ae1      	subs	r1, r4, r3
 80008fe:	4010      	ands	r0, r2
 8000900:	0747      	lsls	r7, r0, #29
 8000902:	08c0      	lsrs	r0, r0, #3
 8000904:	e707      	b.n	8000716 <__aeabi_dadd+0x26e>
 8000906:	0034      	movs	r4, r6
 8000908:	4648      	mov	r0, r9
 800090a:	4304      	orrs	r4, r0
 800090c:	d100      	bne.n	8000910 <__aeabi_dadd+0x468>
 800090e:	e0fa      	b.n	8000b06 <__aeabi_dadd+0x65e>
 8000910:	1e4c      	subs	r4, r1, #1
 8000912:	2901      	cmp	r1, #1
 8000914:	d100      	bne.n	8000918 <__aeabi_dadd+0x470>
 8000916:	e0d7      	b.n	8000ac8 <__aeabi_dadd+0x620>
 8000918:	4f9b      	ldr	r7, [pc, #620]	@ (8000b88 <__aeabi_dadd+0x6e0>)
 800091a:	42b9      	cmp	r1, r7
 800091c:	d100      	bne.n	8000920 <__aeabi_dadd+0x478>
 800091e:	e0e2      	b.n	8000ae6 <__aeabi_dadd+0x63e>
 8000920:	2701      	movs	r7, #1
 8000922:	2c38      	cmp	r4, #56	@ 0x38
 8000924:	dd00      	ble.n	8000928 <__aeabi_dadd+0x480>
 8000926:	e74f      	b.n	80007c8 <__aeabi_dadd+0x320>
 8000928:	0021      	movs	r1, r4
 800092a:	e73c      	b.n	80007a6 <__aeabi_dadd+0x2fe>
 800092c:	4c96      	ldr	r4, [pc, #600]	@ (8000b88 <__aeabi_dadd+0x6e0>)
 800092e:	42a1      	cmp	r1, r4
 8000930:	d100      	bne.n	8000934 <__aeabi_dadd+0x48c>
 8000932:	e0dd      	b.n	8000af0 <__aeabi_dadd+0x648>
 8000934:	444a      	add	r2, r9
 8000936:	454a      	cmp	r2, r9
 8000938:	4180      	sbcs	r0, r0
 800093a:	18f3      	adds	r3, r6, r3
 800093c:	4240      	negs	r0, r0
 800093e:	1818      	adds	r0, r3, r0
 8000940:	07c7      	lsls	r7, r0, #31
 8000942:	0852      	lsrs	r2, r2, #1
 8000944:	4317      	orrs	r7, r2
 8000946:	0846      	lsrs	r6, r0, #1
 8000948:	0752      	lsls	r2, r2, #29
 800094a:	d005      	beq.n	8000958 <__aeabi_dadd+0x4b0>
 800094c:	220f      	movs	r2, #15
 800094e:	000c      	movs	r4, r1
 8000950:	403a      	ands	r2, r7
 8000952:	2a04      	cmp	r2, #4
 8000954:	d000      	beq.n	8000958 <__aeabi_dadd+0x4b0>
 8000956:	e62c      	b.n	80005b2 <__aeabi_dadd+0x10a>
 8000958:	0776      	lsls	r6, r6, #29
 800095a:	08ff      	lsrs	r7, r7, #3
 800095c:	4337      	orrs	r7, r6
 800095e:	0900      	lsrs	r0, r0, #4
 8000960:	e6d9      	b.n	8000716 <__aeabi_dadd+0x26e>
 8000962:	2700      	movs	r7, #0
 8000964:	2600      	movs	r6, #0
 8000966:	e6e8      	b.n	800073a <__aeabi_dadd+0x292>
 8000968:	4649      	mov	r1, r9
 800096a:	1a57      	subs	r7, r2, r1
 800096c:	42ba      	cmp	r2, r7
 800096e:	4192      	sbcs	r2, r2
 8000970:	1b9e      	subs	r6, r3, r6
 8000972:	4252      	negs	r2, r2
 8000974:	4665      	mov	r5, ip
 8000976:	1ab6      	subs	r6, r6, r2
 8000978:	e5ed      	b.n	8000556 <__aeabi_dadd+0xae>
 800097a:	2900      	cmp	r1, #0
 800097c:	d000      	beq.n	8000980 <__aeabi_dadd+0x4d8>
 800097e:	e0c6      	b.n	8000b0e <__aeabi_dadd+0x666>
 8000980:	2f00      	cmp	r7, #0
 8000982:	d167      	bne.n	8000a54 <__aeabi_dadd+0x5ac>
 8000984:	2680      	movs	r6, #128	@ 0x80
 8000986:	2500      	movs	r5, #0
 8000988:	4c7f      	ldr	r4, [pc, #508]	@ (8000b88 <__aeabi_dadd+0x6e0>)
 800098a:	0336      	lsls	r6, r6, #12
 800098c:	e6d5      	b.n	800073a <__aeabi_dadd+0x292>
 800098e:	4665      	mov	r5, ip
 8000990:	000c      	movs	r4, r1
 8000992:	001e      	movs	r6, r3
 8000994:	08d0      	lsrs	r0, r2, #3
 8000996:	e6e4      	b.n	8000762 <__aeabi_dadd+0x2ba>
 8000998:	444a      	add	r2, r9
 800099a:	454a      	cmp	r2, r9
 800099c:	4180      	sbcs	r0, r0
 800099e:	18f3      	adds	r3, r6, r3
 80009a0:	4240      	negs	r0, r0
 80009a2:	1818      	adds	r0, r3, r0
 80009a4:	0011      	movs	r1, r2
 80009a6:	0203      	lsls	r3, r0, #8
 80009a8:	d400      	bmi.n	80009ac <__aeabi_dadd+0x504>
 80009aa:	e096      	b.n	8000ada <__aeabi_dadd+0x632>
 80009ac:	4b77      	ldr	r3, [pc, #476]	@ (8000b8c <__aeabi_dadd+0x6e4>)
 80009ae:	0849      	lsrs	r1, r1, #1
 80009b0:	4018      	ands	r0, r3
 80009b2:	07c3      	lsls	r3, r0, #31
 80009b4:	430b      	orrs	r3, r1
 80009b6:	0844      	lsrs	r4, r0, #1
 80009b8:	0749      	lsls	r1, r1, #29
 80009ba:	d100      	bne.n	80009be <__aeabi_dadd+0x516>
 80009bc:	e129      	b.n	8000c12 <__aeabi_dadd+0x76a>
 80009be:	220f      	movs	r2, #15
 80009c0:	401a      	ands	r2, r3
 80009c2:	2a04      	cmp	r2, #4
 80009c4:	d100      	bne.n	80009c8 <__aeabi_dadd+0x520>
 80009c6:	e0ea      	b.n	8000b9e <__aeabi_dadd+0x6f6>
 80009c8:	1d1f      	adds	r7, r3, #4
 80009ca:	429f      	cmp	r7, r3
 80009cc:	41b6      	sbcs	r6, r6
 80009ce:	4276      	negs	r6, r6
 80009d0:	1936      	adds	r6, r6, r4
 80009d2:	2402      	movs	r4, #2
 80009d4:	e6c4      	b.n	8000760 <__aeabi_dadd+0x2b8>
 80009d6:	4649      	mov	r1, r9
 80009d8:	1a8f      	subs	r7, r1, r2
 80009da:	45b9      	cmp	r9, r7
 80009dc:	4180      	sbcs	r0, r0
 80009de:	1af6      	subs	r6, r6, r3
 80009e0:	4240      	negs	r0, r0
 80009e2:	1a36      	subs	r6, r6, r0
 80009e4:	0233      	lsls	r3, r6, #8
 80009e6:	d406      	bmi.n	80009f6 <__aeabi_dadd+0x54e>
 80009e8:	0773      	lsls	r3, r6, #29
 80009ea:	08ff      	lsrs	r7, r7, #3
 80009ec:	2101      	movs	r1, #1
 80009ee:	431f      	orrs	r7, r3
 80009f0:	08f0      	lsrs	r0, r6, #3
 80009f2:	e690      	b.n	8000716 <__aeabi_dadd+0x26e>
 80009f4:	4665      	mov	r5, ip
 80009f6:	2401      	movs	r4, #1
 80009f8:	e5ab      	b.n	8000552 <__aeabi_dadd+0xaa>
 80009fa:	464b      	mov	r3, r9
 80009fc:	0777      	lsls	r7, r6, #29
 80009fe:	08d8      	lsrs	r0, r3, #3
 8000a00:	4307      	orrs	r7, r0
 8000a02:	08f0      	lsrs	r0, r6, #3
 8000a04:	e6b4      	b.n	8000770 <__aeabi_dadd+0x2c8>
 8000a06:	000f      	movs	r7, r1
 8000a08:	0018      	movs	r0, r3
 8000a0a:	3f20      	subs	r7, #32
 8000a0c:	40f8      	lsrs	r0, r7
 8000a0e:	4684      	mov	ip, r0
 8000a10:	2920      	cmp	r1, #32
 8000a12:	d003      	beq.n	8000a1c <__aeabi_dadd+0x574>
 8000a14:	2740      	movs	r7, #64	@ 0x40
 8000a16:	1a79      	subs	r1, r7, r1
 8000a18:	408b      	lsls	r3, r1
 8000a1a:	431a      	orrs	r2, r3
 8000a1c:	1e53      	subs	r3, r2, #1
 8000a1e:	419a      	sbcs	r2, r3
 8000a20:	4663      	mov	r3, ip
 8000a22:	0017      	movs	r7, r2
 8000a24:	431f      	orrs	r7, r3
 8000a26:	e635      	b.n	8000694 <__aeabi_dadd+0x1ec>
 8000a28:	2500      	movs	r5, #0
 8000a2a:	2400      	movs	r4, #0
 8000a2c:	2600      	movs	r6, #0
 8000a2e:	e684      	b.n	800073a <__aeabi_dadd+0x292>
 8000a30:	000c      	movs	r4, r1
 8000a32:	0035      	movs	r5, r6
 8000a34:	3c20      	subs	r4, #32
 8000a36:	40e5      	lsrs	r5, r4
 8000a38:	2920      	cmp	r1, #32
 8000a3a:	d005      	beq.n	8000a48 <__aeabi_dadd+0x5a0>
 8000a3c:	2440      	movs	r4, #64	@ 0x40
 8000a3e:	1a61      	subs	r1, r4, r1
 8000a40:	408e      	lsls	r6, r1
 8000a42:	4649      	mov	r1, r9
 8000a44:	4331      	orrs	r1, r6
 8000a46:	4689      	mov	r9, r1
 8000a48:	4648      	mov	r0, r9
 8000a4a:	1e41      	subs	r1, r0, #1
 8000a4c:	4188      	sbcs	r0, r1
 8000a4e:	0007      	movs	r7, r0
 8000a50:	432f      	orrs	r7, r5
 8000a52:	e5ef      	b.n	8000634 <__aeabi_dadd+0x18c>
 8000a54:	08d2      	lsrs	r2, r2, #3
 8000a56:	075f      	lsls	r7, r3, #29
 8000a58:	4665      	mov	r5, ip
 8000a5a:	4317      	orrs	r7, r2
 8000a5c:	08d8      	lsrs	r0, r3, #3
 8000a5e:	e687      	b.n	8000770 <__aeabi_dadd+0x2c8>
 8000a60:	1a17      	subs	r7, r2, r0
 8000a62:	42ba      	cmp	r2, r7
 8000a64:	4192      	sbcs	r2, r2
 8000a66:	1b9e      	subs	r6, r3, r6
 8000a68:	4252      	negs	r2, r2
 8000a6a:	1ab6      	subs	r6, r6, r2
 8000a6c:	0233      	lsls	r3, r6, #8
 8000a6e:	d4c1      	bmi.n	80009f4 <__aeabi_dadd+0x54c>
 8000a70:	0773      	lsls	r3, r6, #29
 8000a72:	08ff      	lsrs	r7, r7, #3
 8000a74:	4665      	mov	r5, ip
 8000a76:	2101      	movs	r1, #1
 8000a78:	431f      	orrs	r7, r3
 8000a7a:	08f0      	lsrs	r0, r6, #3
 8000a7c:	e64b      	b.n	8000716 <__aeabi_dadd+0x26e>
 8000a7e:	2f00      	cmp	r7, #0
 8000a80:	d07b      	beq.n	8000b7a <__aeabi_dadd+0x6d2>
 8000a82:	4665      	mov	r5, ip
 8000a84:	001e      	movs	r6, r3
 8000a86:	4691      	mov	r9, r2
 8000a88:	e63f      	b.n	800070a <__aeabi_dadd+0x262>
 8000a8a:	1a81      	subs	r1, r0, r2
 8000a8c:	4688      	mov	r8, r1
 8000a8e:	45c1      	cmp	r9, r8
 8000a90:	41a4      	sbcs	r4, r4
 8000a92:	1af1      	subs	r1, r6, r3
 8000a94:	4264      	negs	r4, r4
 8000a96:	1b09      	subs	r1, r1, r4
 8000a98:	2480      	movs	r4, #128	@ 0x80
 8000a9a:	0424      	lsls	r4, r4, #16
 8000a9c:	4221      	tst	r1, r4
 8000a9e:	d077      	beq.n	8000b90 <__aeabi_dadd+0x6e8>
 8000aa0:	1a10      	subs	r0, r2, r0
 8000aa2:	4282      	cmp	r2, r0
 8000aa4:	4192      	sbcs	r2, r2
 8000aa6:	0007      	movs	r7, r0
 8000aa8:	1b9e      	subs	r6, r3, r6
 8000aaa:	4252      	negs	r2, r2
 8000aac:	1ab6      	subs	r6, r6, r2
 8000aae:	4337      	orrs	r7, r6
 8000ab0:	d000      	beq.n	8000ab4 <__aeabi_dadd+0x60c>
 8000ab2:	e0a0      	b.n	8000bf6 <__aeabi_dadd+0x74e>
 8000ab4:	4665      	mov	r5, ip
 8000ab6:	2400      	movs	r4, #0
 8000ab8:	2600      	movs	r6, #0
 8000aba:	e63e      	b.n	800073a <__aeabi_dadd+0x292>
 8000abc:	075f      	lsls	r7, r3, #29
 8000abe:	08d2      	lsrs	r2, r2, #3
 8000ac0:	4665      	mov	r5, ip
 8000ac2:	4317      	orrs	r7, r2
 8000ac4:	08d8      	lsrs	r0, r3, #3
 8000ac6:	e653      	b.n	8000770 <__aeabi_dadd+0x2c8>
 8000ac8:	1881      	adds	r1, r0, r2
 8000aca:	4291      	cmp	r1, r2
 8000acc:	4192      	sbcs	r2, r2
 8000ace:	18f0      	adds	r0, r6, r3
 8000ad0:	4252      	negs	r2, r2
 8000ad2:	1880      	adds	r0, r0, r2
 8000ad4:	0203      	lsls	r3, r0, #8
 8000ad6:	d500      	bpl.n	8000ada <__aeabi_dadd+0x632>
 8000ad8:	e768      	b.n	80009ac <__aeabi_dadd+0x504>
 8000ada:	0747      	lsls	r7, r0, #29
 8000adc:	08c9      	lsrs	r1, r1, #3
 8000ade:	430f      	orrs	r7, r1
 8000ae0:	08c0      	lsrs	r0, r0, #3
 8000ae2:	2101      	movs	r1, #1
 8000ae4:	e617      	b.n	8000716 <__aeabi_dadd+0x26e>
 8000ae6:	08d2      	lsrs	r2, r2, #3
 8000ae8:	075f      	lsls	r7, r3, #29
 8000aea:	4317      	orrs	r7, r2
 8000aec:	08d8      	lsrs	r0, r3, #3
 8000aee:	e63f      	b.n	8000770 <__aeabi_dadd+0x2c8>
 8000af0:	000c      	movs	r4, r1
 8000af2:	2600      	movs	r6, #0
 8000af4:	2700      	movs	r7, #0
 8000af6:	e620      	b.n	800073a <__aeabi_dadd+0x292>
 8000af8:	2900      	cmp	r1, #0
 8000afa:	d156      	bne.n	8000baa <__aeabi_dadd+0x702>
 8000afc:	075f      	lsls	r7, r3, #29
 8000afe:	08d2      	lsrs	r2, r2, #3
 8000b00:	4317      	orrs	r7, r2
 8000b02:	08d8      	lsrs	r0, r3, #3
 8000b04:	e634      	b.n	8000770 <__aeabi_dadd+0x2c8>
 8000b06:	000c      	movs	r4, r1
 8000b08:	001e      	movs	r6, r3
 8000b0a:	08d0      	lsrs	r0, r2, #3
 8000b0c:	e629      	b.n	8000762 <__aeabi_dadd+0x2ba>
 8000b0e:	08c1      	lsrs	r1, r0, #3
 8000b10:	0770      	lsls	r0, r6, #29
 8000b12:	4301      	orrs	r1, r0
 8000b14:	08f0      	lsrs	r0, r6, #3
 8000b16:	2f00      	cmp	r7, #0
 8000b18:	d062      	beq.n	8000be0 <__aeabi_dadd+0x738>
 8000b1a:	2480      	movs	r4, #128	@ 0x80
 8000b1c:	0324      	lsls	r4, r4, #12
 8000b1e:	4220      	tst	r0, r4
 8000b20:	d007      	beq.n	8000b32 <__aeabi_dadd+0x68a>
 8000b22:	08de      	lsrs	r6, r3, #3
 8000b24:	4226      	tst	r6, r4
 8000b26:	d104      	bne.n	8000b32 <__aeabi_dadd+0x68a>
 8000b28:	4665      	mov	r5, ip
 8000b2a:	0030      	movs	r0, r6
 8000b2c:	08d1      	lsrs	r1, r2, #3
 8000b2e:	075b      	lsls	r3, r3, #29
 8000b30:	4319      	orrs	r1, r3
 8000b32:	0f4f      	lsrs	r7, r1, #29
 8000b34:	00c9      	lsls	r1, r1, #3
 8000b36:	08c9      	lsrs	r1, r1, #3
 8000b38:	077f      	lsls	r7, r7, #29
 8000b3a:	430f      	orrs	r7, r1
 8000b3c:	e618      	b.n	8000770 <__aeabi_dadd+0x2c8>
 8000b3e:	000c      	movs	r4, r1
 8000b40:	0030      	movs	r0, r6
 8000b42:	3c20      	subs	r4, #32
 8000b44:	40e0      	lsrs	r0, r4
 8000b46:	4684      	mov	ip, r0
 8000b48:	2920      	cmp	r1, #32
 8000b4a:	d005      	beq.n	8000b58 <__aeabi_dadd+0x6b0>
 8000b4c:	2440      	movs	r4, #64	@ 0x40
 8000b4e:	1a61      	subs	r1, r4, r1
 8000b50:	408e      	lsls	r6, r1
 8000b52:	4649      	mov	r1, r9
 8000b54:	4331      	orrs	r1, r6
 8000b56:	4689      	mov	r9, r1
 8000b58:	4648      	mov	r0, r9
 8000b5a:	1e41      	subs	r1, r0, #1
 8000b5c:	4188      	sbcs	r0, r1
 8000b5e:	4661      	mov	r1, ip
 8000b60:	0007      	movs	r7, r0
 8000b62:	430f      	orrs	r7, r1
 8000b64:	e630      	b.n	80007c8 <__aeabi_dadd+0x320>
 8000b66:	2120      	movs	r1, #32
 8000b68:	2700      	movs	r7, #0
 8000b6a:	1a09      	subs	r1, r1, r0
 8000b6c:	e50e      	b.n	800058c <__aeabi_dadd+0xe4>
 8000b6e:	001e      	movs	r6, r3
 8000b70:	2f00      	cmp	r7, #0
 8000b72:	d000      	beq.n	8000b76 <__aeabi_dadd+0x6ce>
 8000b74:	e522      	b.n	80005bc <__aeabi_dadd+0x114>
 8000b76:	2400      	movs	r4, #0
 8000b78:	e758      	b.n	8000a2c <__aeabi_dadd+0x584>
 8000b7a:	2500      	movs	r5, #0
 8000b7c:	2400      	movs	r4, #0
 8000b7e:	2600      	movs	r6, #0
 8000b80:	e5db      	b.n	800073a <__aeabi_dadd+0x292>
 8000b82:	46c0      	nop			@ (mov r8, r8)
 8000b84:	000007fe 	.word	0x000007fe
 8000b88:	000007ff 	.word	0x000007ff
 8000b8c:	ff7fffff 	.word	0xff7fffff
 8000b90:	4647      	mov	r7, r8
 8000b92:	430f      	orrs	r7, r1
 8000b94:	d100      	bne.n	8000b98 <__aeabi_dadd+0x6f0>
 8000b96:	e747      	b.n	8000a28 <__aeabi_dadd+0x580>
 8000b98:	000e      	movs	r6, r1
 8000b9a:	46c1      	mov	r9, r8
 8000b9c:	e5b5      	b.n	800070a <__aeabi_dadd+0x262>
 8000b9e:	08df      	lsrs	r7, r3, #3
 8000ba0:	0764      	lsls	r4, r4, #29
 8000ba2:	2102      	movs	r1, #2
 8000ba4:	4327      	orrs	r7, r4
 8000ba6:	0900      	lsrs	r0, r0, #4
 8000ba8:	e5b5      	b.n	8000716 <__aeabi_dadd+0x26e>
 8000baa:	0019      	movs	r1, r3
 8000bac:	08c0      	lsrs	r0, r0, #3
 8000bae:	0777      	lsls	r7, r6, #29
 8000bb0:	4307      	orrs	r7, r0
 8000bb2:	4311      	orrs	r1, r2
 8000bb4:	08f0      	lsrs	r0, r6, #3
 8000bb6:	2900      	cmp	r1, #0
 8000bb8:	d100      	bne.n	8000bbc <__aeabi_dadd+0x714>
 8000bba:	e5d9      	b.n	8000770 <__aeabi_dadd+0x2c8>
 8000bbc:	2180      	movs	r1, #128	@ 0x80
 8000bbe:	0309      	lsls	r1, r1, #12
 8000bc0:	4208      	tst	r0, r1
 8000bc2:	d007      	beq.n	8000bd4 <__aeabi_dadd+0x72c>
 8000bc4:	08dc      	lsrs	r4, r3, #3
 8000bc6:	420c      	tst	r4, r1
 8000bc8:	d104      	bne.n	8000bd4 <__aeabi_dadd+0x72c>
 8000bca:	08d2      	lsrs	r2, r2, #3
 8000bcc:	075b      	lsls	r3, r3, #29
 8000bce:	431a      	orrs	r2, r3
 8000bd0:	0017      	movs	r7, r2
 8000bd2:	0020      	movs	r0, r4
 8000bd4:	0f7b      	lsrs	r3, r7, #29
 8000bd6:	00ff      	lsls	r7, r7, #3
 8000bd8:	08ff      	lsrs	r7, r7, #3
 8000bda:	075b      	lsls	r3, r3, #29
 8000bdc:	431f      	orrs	r7, r3
 8000bde:	e5c7      	b.n	8000770 <__aeabi_dadd+0x2c8>
 8000be0:	000f      	movs	r7, r1
 8000be2:	e5c5      	b.n	8000770 <__aeabi_dadd+0x2c8>
 8000be4:	4b12      	ldr	r3, [pc, #72]	@ (8000c30 <__aeabi_dadd+0x788>)
 8000be6:	08d2      	lsrs	r2, r2, #3
 8000be8:	4033      	ands	r3, r6
 8000bea:	075f      	lsls	r7, r3, #29
 8000bec:	025b      	lsls	r3, r3, #9
 8000bee:	2401      	movs	r4, #1
 8000bf0:	4317      	orrs	r7, r2
 8000bf2:	0b1e      	lsrs	r6, r3, #12
 8000bf4:	e5a1      	b.n	800073a <__aeabi_dadd+0x292>
 8000bf6:	4226      	tst	r6, r4
 8000bf8:	d012      	beq.n	8000c20 <__aeabi_dadd+0x778>
 8000bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8000c30 <__aeabi_dadd+0x788>)
 8000bfc:	4665      	mov	r5, ip
 8000bfe:	0002      	movs	r2, r0
 8000c00:	2401      	movs	r4, #1
 8000c02:	401e      	ands	r6, r3
 8000c04:	e4e6      	b.n	80005d4 <__aeabi_dadd+0x12c>
 8000c06:	0021      	movs	r1, r4
 8000c08:	e585      	b.n	8000716 <__aeabi_dadd+0x26e>
 8000c0a:	0017      	movs	r7, r2
 8000c0c:	e5a8      	b.n	8000760 <__aeabi_dadd+0x2b8>
 8000c0e:	003a      	movs	r2, r7
 8000c10:	e4d4      	b.n	80005bc <__aeabi_dadd+0x114>
 8000c12:	08db      	lsrs	r3, r3, #3
 8000c14:	0764      	lsls	r4, r4, #29
 8000c16:	431c      	orrs	r4, r3
 8000c18:	0027      	movs	r7, r4
 8000c1a:	2102      	movs	r1, #2
 8000c1c:	0900      	lsrs	r0, r0, #4
 8000c1e:	e57a      	b.n	8000716 <__aeabi_dadd+0x26e>
 8000c20:	08c0      	lsrs	r0, r0, #3
 8000c22:	0777      	lsls	r7, r6, #29
 8000c24:	4307      	orrs	r7, r0
 8000c26:	4665      	mov	r5, ip
 8000c28:	2100      	movs	r1, #0
 8000c2a:	08f0      	lsrs	r0, r6, #3
 8000c2c:	e573      	b.n	8000716 <__aeabi_dadd+0x26e>
 8000c2e:	46c0      	nop			@ (mov r8, r8)
 8000c30:	ff7fffff 	.word	0xff7fffff

08000c34 <__aeabi_ddiv>:
 8000c34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c36:	46de      	mov	lr, fp
 8000c38:	4645      	mov	r5, r8
 8000c3a:	4657      	mov	r7, sl
 8000c3c:	464e      	mov	r6, r9
 8000c3e:	b5e0      	push	{r5, r6, r7, lr}
 8000c40:	b087      	sub	sp, #28
 8000c42:	9200      	str	r2, [sp, #0]
 8000c44:	9301      	str	r3, [sp, #4]
 8000c46:	030b      	lsls	r3, r1, #12
 8000c48:	0b1b      	lsrs	r3, r3, #12
 8000c4a:	469b      	mov	fp, r3
 8000c4c:	0fca      	lsrs	r2, r1, #31
 8000c4e:	004b      	lsls	r3, r1, #1
 8000c50:	0004      	movs	r4, r0
 8000c52:	4680      	mov	r8, r0
 8000c54:	0d5b      	lsrs	r3, r3, #21
 8000c56:	9202      	str	r2, [sp, #8]
 8000c58:	d100      	bne.n	8000c5c <__aeabi_ddiv+0x28>
 8000c5a:	e098      	b.n	8000d8e <__aeabi_ddiv+0x15a>
 8000c5c:	4a7c      	ldr	r2, [pc, #496]	@ (8000e50 <__aeabi_ddiv+0x21c>)
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d037      	beq.n	8000cd2 <__aeabi_ddiv+0x9e>
 8000c62:	4659      	mov	r1, fp
 8000c64:	0f42      	lsrs	r2, r0, #29
 8000c66:	00c9      	lsls	r1, r1, #3
 8000c68:	430a      	orrs	r2, r1
 8000c6a:	2180      	movs	r1, #128	@ 0x80
 8000c6c:	0409      	lsls	r1, r1, #16
 8000c6e:	4311      	orrs	r1, r2
 8000c70:	00c2      	lsls	r2, r0, #3
 8000c72:	4690      	mov	r8, r2
 8000c74:	4a77      	ldr	r2, [pc, #476]	@ (8000e54 <__aeabi_ddiv+0x220>)
 8000c76:	4689      	mov	r9, r1
 8000c78:	4692      	mov	sl, r2
 8000c7a:	449a      	add	sl, r3
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	2400      	movs	r4, #0
 8000c80:	9303      	str	r3, [sp, #12]
 8000c82:	9e00      	ldr	r6, [sp, #0]
 8000c84:	9f01      	ldr	r7, [sp, #4]
 8000c86:	033b      	lsls	r3, r7, #12
 8000c88:	0b1b      	lsrs	r3, r3, #12
 8000c8a:	469b      	mov	fp, r3
 8000c8c:	007b      	lsls	r3, r7, #1
 8000c8e:	0030      	movs	r0, r6
 8000c90:	0d5b      	lsrs	r3, r3, #21
 8000c92:	0ffd      	lsrs	r5, r7, #31
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d059      	beq.n	8000d4c <__aeabi_ddiv+0x118>
 8000c98:	4a6d      	ldr	r2, [pc, #436]	@ (8000e50 <__aeabi_ddiv+0x21c>)
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	d048      	beq.n	8000d30 <__aeabi_ddiv+0xfc>
 8000c9e:	4659      	mov	r1, fp
 8000ca0:	0f72      	lsrs	r2, r6, #29
 8000ca2:	00c9      	lsls	r1, r1, #3
 8000ca4:	430a      	orrs	r2, r1
 8000ca6:	2180      	movs	r1, #128	@ 0x80
 8000ca8:	0409      	lsls	r1, r1, #16
 8000caa:	4311      	orrs	r1, r2
 8000cac:	468b      	mov	fp, r1
 8000cae:	4969      	ldr	r1, [pc, #420]	@ (8000e54 <__aeabi_ddiv+0x220>)
 8000cb0:	00f2      	lsls	r2, r6, #3
 8000cb2:	468c      	mov	ip, r1
 8000cb4:	4651      	mov	r1, sl
 8000cb6:	4463      	add	r3, ip
 8000cb8:	1acb      	subs	r3, r1, r3
 8000cba:	469a      	mov	sl, r3
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	9e02      	ldr	r6, [sp, #8]
 8000cc0:	406e      	eors	r6, r5
 8000cc2:	b2f6      	uxtb	r6, r6
 8000cc4:	2c0f      	cmp	r4, #15
 8000cc6:	d900      	bls.n	8000cca <__aeabi_ddiv+0x96>
 8000cc8:	e0ce      	b.n	8000e68 <__aeabi_ddiv+0x234>
 8000cca:	4b63      	ldr	r3, [pc, #396]	@ (8000e58 <__aeabi_ddiv+0x224>)
 8000ccc:	00a4      	lsls	r4, r4, #2
 8000cce:	591b      	ldr	r3, [r3, r4]
 8000cd0:	469f      	mov	pc, r3
 8000cd2:	465a      	mov	r2, fp
 8000cd4:	4302      	orrs	r2, r0
 8000cd6:	4691      	mov	r9, r2
 8000cd8:	d000      	beq.n	8000cdc <__aeabi_ddiv+0xa8>
 8000cda:	e090      	b.n	8000dfe <__aeabi_ddiv+0x1ca>
 8000cdc:	469a      	mov	sl, r3
 8000cde:	2302      	movs	r3, #2
 8000ce0:	4690      	mov	r8, r2
 8000ce2:	2408      	movs	r4, #8
 8000ce4:	9303      	str	r3, [sp, #12]
 8000ce6:	e7cc      	b.n	8000c82 <__aeabi_ddiv+0x4e>
 8000ce8:	46cb      	mov	fp, r9
 8000cea:	4642      	mov	r2, r8
 8000cec:	9d02      	ldr	r5, [sp, #8]
 8000cee:	9903      	ldr	r1, [sp, #12]
 8000cf0:	2902      	cmp	r1, #2
 8000cf2:	d100      	bne.n	8000cf6 <__aeabi_ddiv+0xc2>
 8000cf4:	e1de      	b.n	80010b4 <__aeabi_ddiv+0x480>
 8000cf6:	2903      	cmp	r1, #3
 8000cf8:	d100      	bne.n	8000cfc <__aeabi_ddiv+0xc8>
 8000cfa:	e08d      	b.n	8000e18 <__aeabi_ddiv+0x1e4>
 8000cfc:	2901      	cmp	r1, #1
 8000cfe:	d000      	beq.n	8000d02 <__aeabi_ddiv+0xce>
 8000d00:	e179      	b.n	8000ff6 <__aeabi_ddiv+0x3c2>
 8000d02:	002e      	movs	r6, r5
 8000d04:	2200      	movs	r2, #0
 8000d06:	2300      	movs	r3, #0
 8000d08:	2400      	movs	r4, #0
 8000d0a:	4690      	mov	r8, r2
 8000d0c:	051b      	lsls	r3, r3, #20
 8000d0e:	4323      	orrs	r3, r4
 8000d10:	07f6      	lsls	r6, r6, #31
 8000d12:	4333      	orrs	r3, r6
 8000d14:	4640      	mov	r0, r8
 8000d16:	0019      	movs	r1, r3
 8000d18:	b007      	add	sp, #28
 8000d1a:	bcf0      	pop	{r4, r5, r6, r7}
 8000d1c:	46bb      	mov	fp, r7
 8000d1e:	46b2      	mov	sl, r6
 8000d20:	46a9      	mov	r9, r5
 8000d22:	46a0      	mov	r8, r4
 8000d24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d26:	2200      	movs	r2, #0
 8000d28:	2400      	movs	r4, #0
 8000d2a:	4690      	mov	r8, r2
 8000d2c:	4b48      	ldr	r3, [pc, #288]	@ (8000e50 <__aeabi_ddiv+0x21c>)
 8000d2e:	e7ed      	b.n	8000d0c <__aeabi_ddiv+0xd8>
 8000d30:	465a      	mov	r2, fp
 8000d32:	9b00      	ldr	r3, [sp, #0]
 8000d34:	431a      	orrs	r2, r3
 8000d36:	4b49      	ldr	r3, [pc, #292]	@ (8000e5c <__aeabi_ddiv+0x228>)
 8000d38:	469c      	mov	ip, r3
 8000d3a:	44e2      	add	sl, ip
 8000d3c:	2a00      	cmp	r2, #0
 8000d3e:	d159      	bne.n	8000df4 <__aeabi_ddiv+0x1c0>
 8000d40:	2302      	movs	r3, #2
 8000d42:	431c      	orrs	r4, r3
 8000d44:	2300      	movs	r3, #0
 8000d46:	2102      	movs	r1, #2
 8000d48:	469b      	mov	fp, r3
 8000d4a:	e7b8      	b.n	8000cbe <__aeabi_ddiv+0x8a>
 8000d4c:	465a      	mov	r2, fp
 8000d4e:	9b00      	ldr	r3, [sp, #0]
 8000d50:	431a      	orrs	r2, r3
 8000d52:	d049      	beq.n	8000de8 <__aeabi_ddiv+0x1b4>
 8000d54:	465b      	mov	r3, fp
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d100      	bne.n	8000d5c <__aeabi_ddiv+0x128>
 8000d5a:	e19c      	b.n	8001096 <__aeabi_ddiv+0x462>
 8000d5c:	4658      	mov	r0, fp
 8000d5e:	f001 fb43 	bl	80023e8 <__clzsi2>
 8000d62:	0002      	movs	r2, r0
 8000d64:	0003      	movs	r3, r0
 8000d66:	3a0b      	subs	r2, #11
 8000d68:	271d      	movs	r7, #29
 8000d6a:	9e00      	ldr	r6, [sp, #0]
 8000d6c:	1aba      	subs	r2, r7, r2
 8000d6e:	0019      	movs	r1, r3
 8000d70:	4658      	mov	r0, fp
 8000d72:	40d6      	lsrs	r6, r2
 8000d74:	3908      	subs	r1, #8
 8000d76:	4088      	lsls	r0, r1
 8000d78:	0032      	movs	r2, r6
 8000d7a:	4302      	orrs	r2, r0
 8000d7c:	4693      	mov	fp, r2
 8000d7e:	9a00      	ldr	r2, [sp, #0]
 8000d80:	408a      	lsls	r2, r1
 8000d82:	4937      	ldr	r1, [pc, #220]	@ (8000e60 <__aeabi_ddiv+0x22c>)
 8000d84:	4453      	add	r3, sl
 8000d86:	468a      	mov	sl, r1
 8000d88:	2100      	movs	r1, #0
 8000d8a:	449a      	add	sl, r3
 8000d8c:	e797      	b.n	8000cbe <__aeabi_ddiv+0x8a>
 8000d8e:	465b      	mov	r3, fp
 8000d90:	4303      	orrs	r3, r0
 8000d92:	4699      	mov	r9, r3
 8000d94:	d021      	beq.n	8000dda <__aeabi_ddiv+0x1a6>
 8000d96:	465b      	mov	r3, fp
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d100      	bne.n	8000d9e <__aeabi_ddiv+0x16a>
 8000d9c:	e169      	b.n	8001072 <__aeabi_ddiv+0x43e>
 8000d9e:	4658      	mov	r0, fp
 8000da0:	f001 fb22 	bl	80023e8 <__clzsi2>
 8000da4:	230b      	movs	r3, #11
 8000da6:	425b      	negs	r3, r3
 8000da8:	469c      	mov	ip, r3
 8000daa:	0002      	movs	r2, r0
 8000dac:	4484      	add	ip, r0
 8000dae:	4666      	mov	r6, ip
 8000db0:	231d      	movs	r3, #29
 8000db2:	1b9b      	subs	r3, r3, r6
 8000db4:	0026      	movs	r6, r4
 8000db6:	0011      	movs	r1, r2
 8000db8:	4658      	mov	r0, fp
 8000dba:	40de      	lsrs	r6, r3
 8000dbc:	3908      	subs	r1, #8
 8000dbe:	4088      	lsls	r0, r1
 8000dc0:	0033      	movs	r3, r6
 8000dc2:	4303      	orrs	r3, r0
 8000dc4:	4699      	mov	r9, r3
 8000dc6:	0023      	movs	r3, r4
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	4698      	mov	r8, r3
 8000dcc:	4b25      	ldr	r3, [pc, #148]	@ (8000e64 <__aeabi_ddiv+0x230>)
 8000dce:	2400      	movs	r4, #0
 8000dd0:	1a9b      	subs	r3, r3, r2
 8000dd2:	469a      	mov	sl, r3
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	9303      	str	r3, [sp, #12]
 8000dd8:	e753      	b.n	8000c82 <__aeabi_ddiv+0x4e>
 8000dda:	2300      	movs	r3, #0
 8000ddc:	4698      	mov	r8, r3
 8000dde:	469a      	mov	sl, r3
 8000de0:	3301      	adds	r3, #1
 8000de2:	2404      	movs	r4, #4
 8000de4:	9303      	str	r3, [sp, #12]
 8000de6:	e74c      	b.n	8000c82 <__aeabi_ddiv+0x4e>
 8000de8:	2301      	movs	r3, #1
 8000dea:	431c      	orrs	r4, r3
 8000dec:	2300      	movs	r3, #0
 8000dee:	2101      	movs	r1, #1
 8000df0:	469b      	mov	fp, r3
 8000df2:	e764      	b.n	8000cbe <__aeabi_ddiv+0x8a>
 8000df4:	2303      	movs	r3, #3
 8000df6:	0032      	movs	r2, r6
 8000df8:	2103      	movs	r1, #3
 8000dfa:	431c      	orrs	r4, r3
 8000dfc:	e75f      	b.n	8000cbe <__aeabi_ddiv+0x8a>
 8000dfe:	469a      	mov	sl, r3
 8000e00:	2303      	movs	r3, #3
 8000e02:	46d9      	mov	r9, fp
 8000e04:	240c      	movs	r4, #12
 8000e06:	9303      	str	r3, [sp, #12]
 8000e08:	e73b      	b.n	8000c82 <__aeabi_ddiv+0x4e>
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	2480      	movs	r4, #128	@ 0x80
 8000e0e:	4698      	mov	r8, r3
 8000e10:	2600      	movs	r6, #0
 8000e12:	4b0f      	ldr	r3, [pc, #60]	@ (8000e50 <__aeabi_ddiv+0x21c>)
 8000e14:	0324      	lsls	r4, r4, #12
 8000e16:	e779      	b.n	8000d0c <__aeabi_ddiv+0xd8>
 8000e18:	2480      	movs	r4, #128	@ 0x80
 8000e1a:	465b      	mov	r3, fp
 8000e1c:	0324      	lsls	r4, r4, #12
 8000e1e:	431c      	orrs	r4, r3
 8000e20:	0324      	lsls	r4, r4, #12
 8000e22:	002e      	movs	r6, r5
 8000e24:	4690      	mov	r8, r2
 8000e26:	4b0a      	ldr	r3, [pc, #40]	@ (8000e50 <__aeabi_ddiv+0x21c>)
 8000e28:	0b24      	lsrs	r4, r4, #12
 8000e2a:	e76f      	b.n	8000d0c <__aeabi_ddiv+0xd8>
 8000e2c:	2480      	movs	r4, #128	@ 0x80
 8000e2e:	464b      	mov	r3, r9
 8000e30:	0324      	lsls	r4, r4, #12
 8000e32:	4223      	tst	r3, r4
 8000e34:	d002      	beq.n	8000e3c <__aeabi_ddiv+0x208>
 8000e36:	465b      	mov	r3, fp
 8000e38:	4223      	tst	r3, r4
 8000e3a:	d0f0      	beq.n	8000e1e <__aeabi_ddiv+0x1ea>
 8000e3c:	2480      	movs	r4, #128	@ 0x80
 8000e3e:	464b      	mov	r3, r9
 8000e40:	0324      	lsls	r4, r4, #12
 8000e42:	431c      	orrs	r4, r3
 8000e44:	0324      	lsls	r4, r4, #12
 8000e46:	9e02      	ldr	r6, [sp, #8]
 8000e48:	4b01      	ldr	r3, [pc, #4]	@ (8000e50 <__aeabi_ddiv+0x21c>)
 8000e4a:	0b24      	lsrs	r4, r4, #12
 8000e4c:	e75e      	b.n	8000d0c <__aeabi_ddiv+0xd8>
 8000e4e:	46c0      	nop			@ (mov r8, r8)
 8000e50:	000007ff 	.word	0x000007ff
 8000e54:	fffffc01 	.word	0xfffffc01
 8000e58:	08010580 	.word	0x08010580
 8000e5c:	fffff801 	.word	0xfffff801
 8000e60:	000003f3 	.word	0x000003f3
 8000e64:	fffffc0d 	.word	0xfffffc0d
 8000e68:	45cb      	cmp	fp, r9
 8000e6a:	d200      	bcs.n	8000e6e <__aeabi_ddiv+0x23a>
 8000e6c:	e0f8      	b.n	8001060 <__aeabi_ddiv+0x42c>
 8000e6e:	d100      	bne.n	8000e72 <__aeabi_ddiv+0x23e>
 8000e70:	e0f3      	b.n	800105a <__aeabi_ddiv+0x426>
 8000e72:	2301      	movs	r3, #1
 8000e74:	425b      	negs	r3, r3
 8000e76:	469c      	mov	ip, r3
 8000e78:	4644      	mov	r4, r8
 8000e7a:	4648      	mov	r0, r9
 8000e7c:	2500      	movs	r5, #0
 8000e7e:	44e2      	add	sl, ip
 8000e80:	465b      	mov	r3, fp
 8000e82:	0e17      	lsrs	r7, r2, #24
 8000e84:	021b      	lsls	r3, r3, #8
 8000e86:	431f      	orrs	r7, r3
 8000e88:	0c19      	lsrs	r1, r3, #16
 8000e8a:	043b      	lsls	r3, r7, #16
 8000e8c:	0212      	lsls	r2, r2, #8
 8000e8e:	9700      	str	r7, [sp, #0]
 8000e90:	0c1f      	lsrs	r7, r3, #16
 8000e92:	4691      	mov	r9, r2
 8000e94:	9102      	str	r1, [sp, #8]
 8000e96:	9703      	str	r7, [sp, #12]
 8000e98:	f7ff f9d8 	bl	800024c <__aeabi_uidivmod>
 8000e9c:	0002      	movs	r2, r0
 8000e9e:	437a      	muls	r2, r7
 8000ea0:	040b      	lsls	r3, r1, #16
 8000ea2:	0c21      	lsrs	r1, r4, #16
 8000ea4:	4680      	mov	r8, r0
 8000ea6:	4319      	orrs	r1, r3
 8000ea8:	428a      	cmp	r2, r1
 8000eaa:	d909      	bls.n	8000ec0 <__aeabi_ddiv+0x28c>
 8000eac:	9f00      	ldr	r7, [sp, #0]
 8000eae:	2301      	movs	r3, #1
 8000eb0:	46bc      	mov	ip, r7
 8000eb2:	425b      	negs	r3, r3
 8000eb4:	4461      	add	r1, ip
 8000eb6:	469c      	mov	ip, r3
 8000eb8:	44e0      	add	r8, ip
 8000eba:	428f      	cmp	r7, r1
 8000ebc:	d800      	bhi.n	8000ec0 <__aeabi_ddiv+0x28c>
 8000ebe:	e15c      	b.n	800117a <__aeabi_ddiv+0x546>
 8000ec0:	1a88      	subs	r0, r1, r2
 8000ec2:	9902      	ldr	r1, [sp, #8]
 8000ec4:	f7ff f9c2 	bl	800024c <__aeabi_uidivmod>
 8000ec8:	9a03      	ldr	r2, [sp, #12]
 8000eca:	0424      	lsls	r4, r4, #16
 8000ecc:	4342      	muls	r2, r0
 8000ece:	0409      	lsls	r1, r1, #16
 8000ed0:	0c24      	lsrs	r4, r4, #16
 8000ed2:	0003      	movs	r3, r0
 8000ed4:	430c      	orrs	r4, r1
 8000ed6:	42a2      	cmp	r2, r4
 8000ed8:	d906      	bls.n	8000ee8 <__aeabi_ddiv+0x2b4>
 8000eda:	9900      	ldr	r1, [sp, #0]
 8000edc:	3b01      	subs	r3, #1
 8000ede:	468c      	mov	ip, r1
 8000ee0:	4464      	add	r4, ip
 8000ee2:	42a1      	cmp	r1, r4
 8000ee4:	d800      	bhi.n	8000ee8 <__aeabi_ddiv+0x2b4>
 8000ee6:	e142      	b.n	800116e <__aeabi_ddiv+0x53a>
 8000ee8:	1aa0      	subs	r0, r4, r2
 8000eea:	4642      	mov	r2, r8
 8000eec:	0412      	lsls	r2, r2, #16
 8000eee:	431a      	orrs	r2, r3
 8000ef0:	4693      	mov	fp, r2
 8000ef2:	464b      	mov	r3, r9
 8000ef4:	4659      	mov	r1, fp
 8000ef6:	0c1b      	lsrs	r3, r3, #16
 8000ef8:	001f      	movs	r7, r3
 8000efa:	9304      	str	r3, [sp, #16]
 8000efc:	040b      	lsls	r3, r1, #16
 8000efe:	4649      	mov	r1, r9
 8000f00:	0409      	lsls	r1, r1, #16
 8000f02:	0c09      	lsrs	r1, r1, #16
 8000f04:	000c      	movs	r4, r1
 8000f06:	0c1b      	lsrs	r3, r3, #16
 8000f08:	435c      	muls	r4, r3
 8000f0a:	0c12      	lsrs	r2, r2, #16
 8000f0c:	437b      	muls	r3, r7
 8000f0e:	4688      	mov	r8, r1
 8000f10:	4351      	muls	r1, r2
 8000f12:	437a      	muls	r2, r7
 8000f14:	0c27      	lsrs	r7, r4, #16
 8000f16:	46bc      	mov	ip, r7
 8000f18:	185b      	adds	r3, r3, r1
 8000f1a:	4463      	add	r3, ip
 8000f1c:	4299      	cmp	r1, r3
 8000f1e:	d903      	bls.n	8000f28 <__aeabi_ddiv+0x2f4>
 8000f20:	2180      	movs	r1, #128	@ 0x80
 8000f22:	0249      	lsls	r1, r1, #9
 8000f24:	468c      	mov	ip, r1
 8000f26:	4462      	add	r2, ip
 8000f28:	0c19      	lsrs	r1, r3, #16
 8000f2a:	0424      	lsls	r4, r4, #16
 8000f2c:	041b      	lsls	r3, r3, #16
 8000f2e:	0c24      	lsrs	r4, r4, #16
 8000f30:	188a      	adds	r2, r1, r2
 8000f32:	191c      	adds	r4, r3, r4
 8000f34:	4290      	cmp	r0, r2
 8000f36:	d302      	bcc.n	8000f3e <__aeabi_ddiv+0x30a>
 8000f38:	d116      	bne.n	8000f68 <__aeabi_ddiv+0x334>
 8000f3a:	42a5      	cmp	r5, r4
 8000f3c:	d214      	bcs.n	8000f68 <__aeabi_ddiv+0x334>
 8000f3e:	465b      	mov	r3, fp
 8000f40:	9f00      	ldr	r7, [sp, #0]
 8000f42:	3b01      	subs	r3, #1
 8000f44:	444d      	add	r5, r9
 8000f46:	9305      	str	r3, [sp, #20]
 8000f48:	454d      	cmp	r5, r9
 8000f4a:	419b      	sbcs	r3, r3
 8000f4c:	46bc      	mov	ip, r7
 8000f4e:	425b      	negs	r3, r3
 8000f50:	4463      	add	r3, ip
 8000f52:	18c0      	adds	r0, r0, r3
 8000f54:	4287      	cmp	r7, r0
 8000f56:	d300      	bcc.n	8000f5a <__aeabi_ddiv+0x326>
 8000f58:	e102      	b.n	8001160 <__aeabi_ddiv+0x52c>
 8000f5a:	4282      	cmp	r2, r0
 8000f5c:	d900      	bls.n	8000f60 <__aeabi_ddiv+0x32c>
 8000f5e:	e129      	b.n	80011b4 <__aeabi_ddiv+0x580>
 8000f60:	d100      	bne.n	8000f64 <__aeabi_ddiv+0x330>
 8000f62:	e124      	b.n	80011ae <__aeabi_ddiv+0x57a>
 8000f64:	9b05      	ldr	r3, [sp, #20]
 8000f66:	469b      	mov	fp, r3
 8000f68:	1b2c      	subs	r4, r5, r4
 8000f6a:	42a5      	cmp	r5, r4
 8000f6c:	41ad      	sbcs	r5, r5
 8000f6e:	9b00      	ldr	r3, [sp, #0]
 8000f70:	1a80      	subs	r0, r0, r2
 8000f72:	426d      	negs	r5, r5
 8000f74:	1b40      	subs	r0, r0, r5
 8000f76:	4283      	cmp	r3, r0
 8000f78:	d100      	bne.n	8000f7c <__aeabi_ddiv+0x348>
 8000f7a:	e10f      	b.n	800119c <__aeabi_ddiv+0x568>
 8000f7c:	9902      	ldr	r1, [sp, #8]
 8000f7e:	f7ff f965 	bl	800024c <__aeabi_uidivmod>
 8000f82:	9a03      	ldr	r2, [sp, #12]
 8000f84:	040b      	lsls	r3, r1, #16
 8000f86:	4342      	muls	r2, r0
 8000f88:	0c21      	lsrs	r1, r4, #16
 8000f8a:	0005      	movs	r5, r0
 8000f8c:	4319      	orrs	r1, r3
 8000f8e:	428a      	cmp	r2, r1
 8000f90:	d900      	bls.n	8000f94 <__aeabi_ddiv+0x360>
 8000f92:	e0cb      	b.n	800112c <__aeabi_ddiv+0x4f8>
 8000f94:	1a88      	subs	r0, r1, r2
 8000f96:	9902      	ldr	r1, [sp, #8]
 8000f98:	f7ff f958 	bl	800024c <__aeabi_uidivmod>
 8000f9c:	9a03      	ldr	r2, [sp, #12]
 8000f9e:	0424      	lsls	r4, r4, #16
 8000fa0:	4342      	muls	r2, r0
 8000fa2:	0409      	lsls	r1, r1, #16
 8000fa4:	0c24      	lsrs	r4, r4, #16
 8000fa6:	0003      	movs	r3, r0
 8000fa8:	430c      	orrs	r4, r1
 8000faa:	42a2      	cmp	r2, r4
 8000fac:	d900      	bls.n	8000fb0 <__aeabi_ddiv+0x37c>
 8000fae:	e0ca      	b.n	8001146 <__aeabi_ddiv+0x512>
 8000fb0:	4641      	mov	r1, r8
 8000fb2:	1aa4      	subs	r4, r4, r2
 8000fb4:	042a      	lsls	r2, r5, #16
 8000fb6:	431a      	orrs	r2, r3
 8000fb8:	9f04      	ldr	r7, [sp, #16]
 8000fba:	0413      	lsls	r3, r2, #16
 8000fbc:	0c1b      	lsrs	r3, r3, #16
 8000fbe:	4359      	muls	r1, r3
 8000fc0:	4640      	mov	r0, r8
 8000fc2:	437b      	muls	r3, r7
 8000fc4:	469c      	mov	ip, r3
 8000fc6:	0c15      	lsrs	r5, r2, #16
 8000fc8:	4368      	muls	r0, r5
 8000fca:	0c0b      	lsrs	r3, r1, #16
 8000fcc:	4484      	add	ip, r0
 8000fce:	4463      	add	r3, ip
 8000fd0:	437d      	muls	r5, r7
 8000fd2:	4298      	cmp	r0, r3
 8000fd4:	d903      	bls.n	8000fde <__aeabi_ddiv+0x3aa>
 8000fd6:	2080      	movs	r0, #128	@ 0x80
 8000fd8:	0240      	lsls	r0, r0, #9
 8000fda:	4684      	mov	ip, r0
 8000fdc:	4465      	add	r5, ip
 8000fde:	0c18      	lsrs	r0, r3, #16
 8000fe0:	0409      	lsls	r1, r1, #16
 8000fe2:	041b      	lsls	r3, r3, #16
 8000fe4:	0c09      	lsrs	r1, r1, #16
 8000fe6:	1940      	adds	r0, r0, r5
 8000fe8:	185b      	adds	r3, r3, r1
 8000fea:	4284      	cmp	r4, r0
 8000fec:	d327      	bcc.n	800103e <__aeabi_ddiv+0x40a>
 8000fee:	d023      	beq.n	8001038 <__aeabi_ddiv+0x404>
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	0035      	movs	r5, r6
 8000ff4:	431a      	orrs	r2, r3
 8000ff6:	4b94      	ldr	r3, [pc, #592]	@ (8001248 <__aeabi_ddiv+0x614>)
 8000ff8:	4453      	add	r3, sl
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	dd60      	ble.n	80010c0 <__aeabi_ddiv+0x48c>
 8000ffe:	0751      	lsls	r1, r2, #29
 8001000:	d000      	beq.n	8001004 <__aeabi_ddiv+0x3d0>
 8001002:	e086      	b.n	8001112 <__aeabi_ddiv+0x4de>
 8001004:	002e      	movs	r6, r5
 8001006:	08d1      	lsrs	r1, r2, #3
 8001008:	465a      	mov	r2, fp
 800100a:	01d2      	lsls	r2, r2, #7
 800100c:	d506      	bpl.n	800101c <__aeabi_ddiv+0x3e8>
 800100e:	465a      	mov	r2, fp
 8001010:	4b8e      	ldr	r3, [pc, #568]	@ (800124c <__aeabi_ddiv+0x618>)
 8001012:	401a      	ands	r2, r3
 8001014:	2380      	movs	r3, #128	@ 0x80
 8001016:	4693      	mov	fp, r2
 8001018:	00db      	lsls	r3, r3, #3
 800101a:	4453      	add	r3, sl
 800101c:	4a8c      	ldr	r2, [pc, #560]	@ (8001250 <__aeabi_ddiv+0x61c>)
 800101e:	4293      	cmp	r3, r2
 8001020:	dd00      	ble.n	8001024 <__aeabi_ddiv+0x3f0>
 8001022:	e680      	b.n	8000d26 <__aeabi_ddiv+0xf2>
 8001024:	465a      	mov	r2, fp
 8001026:	0752      	lsls	r2, r2, #29
 8001028:	430a      	orrs	r2, r1
 800102a:	4690      	mov	r8, r2
 800102c:	465a      	mov	r2, fp
 800102e:	055b      	lsls	r3, r3, #21
 8001030:	0254      	lsls	r4, r2, #9
 8001032:	0b24      	lsrs	r4, r4, #12
 8001034:	0d5b      	lsrs	r3, r3, #21
 8001036:	e669      	b.n	8000d0c <__aeabi_ddiv+0xd8>
 8001038:	0035      	movs	r5, r6
 800103a:	2b00      	cmp	r3, #0
 800103c:	d0db      	beq.n	8000ff6 <__aeabi_ddiv+0x3c2>
 800103e:	9d00      	ldr	r5, [sp, #0]
 8001040:	1e51      	subs	r1, r2, #1
 8001042:	46ac      	mov	ip, r5
 8001044:	4464      	add	r4, ip
 8001046:	42ac      	cmp	r4, r5
 8001048:	d200      	bcs.n	800104c <__aeabi_ddiv+0x418>
 800104a:	e09e      	b.n	800118a <__aeabi_ddiv+0x556>
 800104c:	4284      	cmp	r4, r0
 800104e:	d200      	bcs.n	8001052 <__aeabi_ddiv+0x41e>
 8001050:	e0e1      	b.n	8001216 <__aeabi_ddiv+0x5e2>
 8001052:	d100      	bne.n	8001056 <__aeabi_ddiv+0x422>
 8001054:	e0ee      	b.n	8001234 <__aeabi_ddiv+0x600>
 8001056:	000a      	movs	r2, r1
 8001058:	e7ca      	b.n	8000ff0 <__aeabi_ddiv+0x3bc>
 800105a:	4542      	cmp	r2, r8
 800105c:	d900      	bls.n	8001060 <__aeabi_ddiv+0x42c>
 800105e:	e708      	b.n	8000e72 <__aeabi_ddiv+0x23e>
 8001060:	464b      	mov	r3, r9
 8001062:	07dc      	lsls	r4, r3, #31
 8001064:	0858      	lsrs	r0, r3, #1
 8001066:	4643      	mov	r3, r8
 8001068:	085b      	lsrs	r3, r3, #1
 800106a:	431c      	orrs	r4, r3
 800106c:	4643      	mov	r3, r8
 800106e:	07dd      	lsls	r5, r3, #31
 8001070:	e706      	b.n	8000e80 <__aeabi_ddiv+0x24c>
 8001072:	f001 f9b9 	bl	80023e8 <__clzsi2>
 8001076:	2315      	movs	r3, #21
 8001078:	469c      	mov	ip, r3
 800107a:	4484      	add	ip, r0
 800107c:	0002      	movs	r2, r0
 800107e:	4663      	mov	r3, ip
 8001080:	3220      	adds	r2, #32
 8001082:	2b1c      	cmp	r3, #28
 8001084:	dc00      	bgt.n	8001088 <__aeabi_ddiv+0x454>
 8001086:	e692      	b.n	8000dae <__aeabi_ddiv+0x17a>
 8001088:	0023      	movs	r3, r4
 800108a:	3808      	subs	r0, #8
 800108c:	4083      	lsls	r3, r0
 800108e:	4699      	mov	r9, r3
 8001090:	2300      	movs	r3, #0
 8001092:	4698      	mov	r8, r3
 8001094:	e69a      	b.n	8000dcc <__aeabi_ddiv+0x198>
 8001096:	f001 f9a7 	bl	80023e8 <__clzsi2>
 800109a:	0002      	movs	r2, r0
 800109c:	0003      	movs	r3, r0
 800109e:	3215      	adds	r2, #21
 80010a0:	3320      	adds	r3, #32
 80010a2:	2a1c      	cmp	r2, #28
 80010a4:	dc00      	bgt.n	80010a8 <__aeabi_ddiv+0x474>
 80010a6:	e65f      	b.n	8000d68 <__aeabi_ddiv+0x134>
 80010a8:	9900      	ldr	r1, [sp, #0]
 80010aa:	3808      	subs	r0, #8
 80010ac:	4081      	lsls	r1, r0
 80010ae:	2200      	movs	r2, #0
 80010b0:	468b      	mov	fp, r1
 80010b2:	e666      	b.n	8000d82 <__aeabi_ddiv+0x14e>
 80010b4:	2200      	movs	r2, #0
 80010b6:	002e      	movs	r6, r5
 80010b8:	2400      	movs	r4, #0
 80010ba:	4690      	mov	r8, r2
 80010bc:	4b65      	ldr	r3, [pc, #404]	@ (8001254 <__aeabi_ddiv+0x620>)
 80010be:	e625      	b.n	8000d0c <__aeabi_ddiv+0xd8>
 80010c0:	002e      	movs	r6, r5
 80010c2:	2101      	movs	r1, #1
 80010c4:	1ac9      	subs	r1, r1, r3
 80010c6:	2938      	cmp	r1, #56	@ 0x38
 80010c8:	dd00      	ble.n	80010cc <__aeabi_ddiv+0x498>
 80010ca:	e61b      	b.n	8000d04 <__aeabi_ddiv+0xd0>
 80010cc:	291f      	cmp	r1, #31
 80010ce:	dc7e      	bgt.n	80011ce <__aeabi_ddiv+0x59a>
 80010d0:	4861      	ldr	r0, [pc, #388]	@ (8001258 <__aeabi_ddiv+0x624>)
 80010d2:	0014      	movs	r4, r2
 80010d4:	4450      	add	r0, sl
 80010d6:	465b      	mov	r3, fp
 80010d8:	4082      	lsls	r2, r0
 80010da:	4083      	lsls	r3, r0
 80010dc:	40cc      	lsrs	r4, r1
 80010de:	1e50      	subs	r0, r2, #1
 80010e0:	4182      	sbcs	r2, r0
 80010e2:	4323      	orrs	r3, r4
 80010e4:	431a      	orrs	r2, r3
 80010e6:	465b      	mov	r3, fp
 80010e8:	40cb      	lsrs	r3, r1
 80010ea:	0751      	lsls	r1, r2, #29
 80010ec:	d009      	beq.n	8001102 <__aeabi_ddiv+0x4ce>
 80010ee:	210f      	movs	r1, #15
 80010f0:	4011      	ands	r1, r2
 80010f2:	2904      	cmp	r1, #4
 80010f4:	d005      	beq.n	8001102 <__aeabi_ddiv+0x4ce>
 80010f6:	1d11      	adds	r1, r2, #4
 80010f8:	4291      	cmp	r1, r2
 80010fa:	4192      	sbcs	r2, r2
 80010fc:	4252      	negs	r2, r2
 80010fe:	189b      	adds	r3, r3, r2
 8001100:	000a      	movs	r2, r1
 8001102:	0219      	lsls	r1, r3, #8
 8001104:	d400      	bmi.n	8001108 <__aeabi_ddiv+0x4d4>
 8001106:	e09b      	b.n	8001240 <__aeabi_ddiv+0x60c>
 8001108:	2200      	movs	r2, #0
 800110a:	2301      	movs	r3, #1
 800110c:	2400      	movs	r4, #0
 800110e:	4690      	mov	r8, r2
 8001110:	e5fc      	b.n	8000d0c <__aeabi_ddiv+0xd8>
 8001112:	210f      	movs	r1, #15
 8001114:	4011      	ands	r1, r2
 8001116:	2904      	cmp	r1, #4
 8001118:	d100      	bne.n	800111c <__aeabi_ddiv+0x4e8>
 800111a:	e773      	b.n	8001004 <__aeabi_ddiv+0x3d0>
 800111c:	1d11      	adds	r1, r2, #4
 800111e:	4291      	cmp	r1, r2
 8001120:	4192      	sbcs	r2, r2
 8001122:	4252      	negs	r2, r2
 8001124:	002e      	movs	r6, r5
 8001126:	08c9      	lsrs	r1, r1, #3
 8001128:	4493      	add	fp, r2
 800112a:	e76d      	b.n	8001008 <__aeabi_ddiv+0x3d4>
 800112c:	9b00      	ldr	r3, [sp, #0]
 800112e:	3d01      	subs	r5, #1
 8001130:	469c      	mov	ip, r3
 8001132:	4461      	add	r1, ip
 8001134:	428b      	cmp	r3, r1
 8001136:	d900      	bls.n	800113a <__aeabi_ddiv+0x506>
 8001138:	e72c      	b.n	8000f94 <__aeabi_ddiv+0x360>
 800113a:	428a      	cmp	r2, r1
 800113c:	d800      	bhi.n	8001140 <__aeabi_ddiv+0x50c>
 800113e:	e729      	b.n	8000f94 <__aeabi_ddiv+0x360>
 8001140:	1e85      	subs	r5, r0, #2
 8001142:	4461      	add	r1, ip
 8001144:	e726      	b.n	8000f94 <__aeabi_ddiv+0x360>
 8001146:	9900      	ldr	r1, [sp, #0]
 8001148:	3b01      	subs	r3, #1
 800114a:	468c      	mov	ip, r1
 800114c:	4464      	add	r4, ip
 800114e:	42a1      	cmp	r1, r4
 8001150:	d900      	bls.n	8001154 <__aeabi_ddiv+0x520>
 8001152:	e72d      	b.n	8000fb0 <__aeabi_ddiv+0x37c>
 8001154:	42a2      	cmp	r2, r4
 8001156:	d800      	bhi.n	800115a <__aeabi_ddiv+0x526>
 8001158:	e72a      	b.n	8000fb0 <__aeabi_ddiv+0x37c>
 800115a:	1e83      	subs	r3, r0, #2
 800115c:	4464      	add	r4, ip
 800115e:	e727      	b.n	8000fb0 <__aeabi_ddiv+0x37c>
 8001160:	4287      	cmp	r7, r0
 8001162:	d000      	beq.n	8001166 <__aeabi_ddiv+0x532>
 8001164:	e6fe      	b.n	8000f64 <__aeabi_ddiv+0x330>
 8001166:	45a9      	cmp	r9, r5
 8001168:	d900      	bls.n	800116c <__aeabi_ddiv+0x538>
 800116a:	e6fb      	b.n	8000f64 <__aeabi_ddiv+0x330>
 800116c:	e6f5      	b.n	8000f5a <__aeabi_ddiv+0x326>
 800116e:	42a2      	cmp	r2, r4
 8001170:	d800      	bhi.n	8001174 <__aeabi_ddiv+0x540>
 8001172:	e6b9      	b.n	8000ee8 <__aeabi_ddiv+0x2b4>
 8001174:	1e83      	subs	r3, r0, #2
 8001176:	4464      	add	r4, ip
 8001178:	e6b6      	b.n	8000ee8 <__aeabi_ddiv+0x2b4>
 800117a:	428a      	cmp	r2, r1
 800117c:	d800      	bhi.n	8001180 <__aeabi_ddiv+0x54c>
 800117e:	e69f      	b.n	8000ec0 <__aeabi_ddiv+0x28c>
 8001180:	46bc      	mov	ip, r7
 8001182:	1e83      	subs	r3, r0, #2
 8001184:	4698      	mov	r8, r3
 8001186:	4461      	add	r1, ip
 8001188:	e69a      	b.n	8000ec0 <__aeabi_ddiv+0x28c>
 800118a:	000a      	movs	r2, r1
 800118c:	4284      	cmp	r4, r0
 800118e:	d000      	beq.n	8001192 <__aeabi_ddiv+0x55e>
 8001190:	e72e      	b.n	8000ff0 <__aeabi_ddiv+0x3bc>
 8001192:	454b      	cmp	r3, r9
 8001194:	d000      	beq.n	8001198 <__aeabi_ddiv+0x564>
 8001196:	e72b      	b.n	8000ff0 <__aeabi_ddiv+0x3bc>
 8001198:	0035      	movs	r5, r6
 800119a:	e72c      	b.n	8000ff6 <__aeabi_ddiv+0x3c2>
 800119c:	4b2a      	ldr	r3, [pc, #168]	@ (8001248 <__aeabi_ddiv+0x614>)
 800119e:	4a2f      	ldr	r2, [pc, #188]	@ (800125c <__aeabi_ddiv+0x628>)
 80011a0:	4453      	add	r3, sl
 80011a2:	4592      	cmp	sl, r2
 80011a4:	db43      	blt.n	800122e <__aeabi_ddiv+0x5fa>
 80011a6:	2201      	movs	r2, #1
 80011a8:	2100      	movs	r1, #0
 80011aa:	4493      	add	fp, r2
 80011ac:	e72c      	b.n	8001008 <__aeabi_ddiv+0x3d4>
 80011ae:	42ac      	cmp	r4, r5
 80011b0:	d800      	bhi.n	80011b4 <__aeabi_ddiv+0x580>
 80011b2:	e6d7      	b.n	8000f64 <__aeabi_ddiv+0x330>
 80011b4:	2302      	movs	r3, #2
 80011b6:	425b      	negs	r3, r3
 80011b8:	469c      	mov	ip, r3
 80011ba:	9900      	ldr	r1, [sp, #0]
 80011bc:	444d      	add	r5, r9
 80011be:	454d      	cmp	r5, r9
 80011c0:	419b      	sbcs	r3, r3
 80011c2:	44e3      	add	fp, ip
 80011c4:	468c      	mov	ip, r1
 80011c6:	425b      	negs	r3, r3
 80011c8:	4463      	add	r3, ip
 80011ca:	18c0      	adds	r0, r0, r3
 80011cc:	e6cc      	b.n	8000f68 <__aeabi_ddiv+0x334>
 80011ce:	201f      	movs	r0, #31
 80011d0:	4240      	negs	r0, r0
 80011d2:	1ac3      	subs	r3, r0, r3
 80011d4:	4658      	mov	r0, fp
 80011d6:	40d8      	lsrs	r0, r3
 80011d8:	2920      	cmp	r1, #32
 80011da:	d004      	beq.n	80011e6 <__aeabi_ddiv+0x5b2>
 80011dc:	4659      	mov	r1, fp
 80011de:	4b20      	ldr	r3, [pc, #128]	@ (8001260 <__aeabi_ddiv+0x62c>)
 80011e0:	4453      	add	r3, sl
 80011e2:	4099      	lsls	r1, r3
 80011e4:	430a      	orrs	r2, r1
 80011e6:	1e53      	subs	r3, r2, #1
 80011e8:	419a      	sbcs	r2, r3
 80011ea:	2307      	movs	r3, #7
 80011ec:	0019      	movs	r1, r3
 80011ee:	4302      	orrs	r2, r0
 80011f0:	2400      	movs	r4, #0
 80011f2:	4011      	ands	r1, r2
 80011f4:	4213      	tst	r3, r2
 80011f6:	d009      	beq.n	800120c <__aeabi_ddiv+0x5d8>
 80011f8:	3308      	adds	r3, #8
 80011fa:	4013      	ands	r3, r2
 80011fc:	2b04      	cmp	r3, #4
 80011fe:	d01d      	beq.n	800123c <__aeabi_ddiv+0x608>
 8001200:	1d13      	adds	r3, r2, #4
 8001202:	4293      	cmp	r3, r2
 8001204:	4189      	sbcs	r1, r1
 8001206:	001a      	movs	r2, r3
 8001208:	4249      	negs	r1, r1
 800120a:	0749      	lsls	r1, r1, #29
 800120c:	08d2      	lsrs	r2, r2, #3
 800120e:	430a      	orrs	r2, r1
 8001210:	4690      	mov	r8, r2
 8001212:	2300      	movs	r3, #0
 8001214:	e57a      	b.n	8000d0c <__aeabi_ddiv+0xd8>
 8001216:	4649      	mov	r1, r9
 8001218:	9f00      	ldr	r7, [sp, #0]
 800121a:	004d      	lsls	r5, r1, #1
 800121c:	454d      	cmp	r5, r9
 800121e:	4189      	sbcs	r1, r1
 8001220:	46bc      	mov	ip, r7
 8001222:	4249      	negs	r1, r1
 8001224:	4461      	add	r1, ip
 8001226:	46a9      	mov	r9, r5
 8001228:	3a02      	subs	r2, #2
 800122a:	1864      	adds	r4, r4, r1
 800122c:	e7ae      	b.n	800118c <__aeabi_ddiv+0x558>
 800122e:	2201      	movs	r2, #1
 8001230:	4252      	negs	r2, r2
 8001232:	e746      	b.n	80010c2 <__aeabi_ddiv+0x48e>
 8001234:	4599      	cmp	r9, r3
 8001236:	d3ee      	bcc.n	8001216 <__aeabi_ddiv+0x5e2>
 8001238:	000a      	movs	r2, r1
 800123a:	e7aa      	b.n	8001192 <__aeabi_ddiv+0x55e>
 800123c:	2100      	movs	r1, #0
 800123e:	e7e5      	b.n	800120c <__aeabi_ddiv+0x5d8>
 8001240:	0759      	lsls	r1, r3, #29
 8001242:	025b      	lsls	r3, r3, #9
 8001244:	0b1c      	lsrs	r4, r3, #12
 8001246:	e7e1      	b.n	800120c <__aeabi_ddiv+0x5d8>
 8001248:	000003ff 	.word	0x000003ff
 800124c:	feffffff 	.word	0xfeffffff
 8001250:	000007fe 	.word	0x000007fe
 8001254:	000007ff 	.word	0x000007ff
 8001258:	0000041e 	.word	0x0000041e
 800125c:	fffffc02 	.word	0xfffffc02
 8001260:	0000043e 	.word	0x0000043e

08001264 <__eqdf2>:
 8001264:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001266:	4657      	mov	r7, sl
 8001268:	46de      	mov	lr, fp
 800126a:	464e      	mov	r6, r9
 800126c:	4645      	mov	r5, r8
 800126e:	b5e0      	push	{r5, r6, r7, lr}
 8001270:	000d      	movs	r5, r1
 8001272:	0004      	movs	r4, r0
 8001274:	0fe8      	lsrs	r0, r5, #31
 8001276:	4683      	mov	fp, r0
 8001278:	0309      	lsls	r1, r1, #12
 800127a:	0fd8      	lsrs	r0, r3, #31
 800127c:	0b09      	lsrs	r1, r1, #12
 800127e:	4682      	mov	sl, r0
 8001280:	4819      	ldr	r0, [pc, #100]	@ (80012e8 <__eqdf2+0x84>)
 8001282:	468c      	mov	ip, r1
 8001284:	031f      	lsls	r7, r3, #12
 8001286:	0069      	lsls	r1, r5, #1
 8001288:	005e      	lsls	r6, r3, #1
 800128a:	0d49      	lsrs	r1, r1, #21
 800128c:	0b3f      	lsrs	r7, r7, #12
 800128e:	0d76      	lsrs	r6, r6, #21
 8001290:	4281      	cmp	r1, r0
 8001292:	d018      	beq.n	80012c6 <__eqdf2+0x62>
 8001294:	4286      	cmp	r6, r0
 8001296:	d00f      	beq.n	80012b8 <__eqdf2+0x54>
 8001298:	2001      	movs	r0, #1
 800129a:	42b1      	cmp	r1, r6
 800129c:	d10d      	bne.n	80012ba <__eqdf2+0x56>
 800129e:	45bc      	cmp	ip, r7
 80012a0:	d10b      	bne.n	80012ba <__eqdf2+0x56>
 80012a2:	4294      	cmp	r4, r2
 80012a4:	d109      	bne.n	80012ba <__eqdf2+0x56>
 80012a6:	45d3      	cmp	fp, sl
 80012a8:	d01c      	beq.n	80012e4 <__eqdf2+0x80>
 80012aa:	2900      	cmp	r1, #0
 80012ac:	d105      	bne.n	80012ba <__eqdf2+0x56>
 80012ae:	4660      	mov	r0, ip
 80012b0:	4320      	orrs	r0, r4
 80012b2:	1e43      	subs	r3, r0, #1
 80012b4:	4198      	sbcs	r0, r3
 80012b6:	e000      	b.n	80012ba <__eqdf2+0x56>
 80012b8:	2001      	movs	r0, #1
 80012ba:	bcf0      	pop	{r4, r5, r6, r7}
 80012bc:	46bb      	mov	fp, r7
 80012be:	46b2      	mov	sl, r6
 80012c0:	46a9      	mov	r9, r5
 80012c2:	46a0      	mov	r8, r4
 80012c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012c6:	2001      	movs	r0, #1
 80012c8:	428e      	cmp	r6, r1
 80012ca:	d1f6      	bne.n	80012ba <__eqdf2+0x56>
 80012cc:	4661      	mov	r1, ip
 80012ce:	4339      	orrs	r1, r7
 80012d0:	000f      	movs	r7, r1
 80012d2:	4317      	orrs	r7, r2
 80012d4:	4327      	orrs	r7, r4
 80012d6:	d1f0      	bne.n	80012ba <__eqdf2+0x56>
 80012d8:	465b      	mov	r3, fp
 80012da:	4652      	mov	r2, sl
 80012dc:	1a98      	subs	r0, r3, r2
 80012de:	1e43      	subs	r3, r0, #1
 80012e0:	4198      	sbcs	r0, r3
 80012e2:	e7ea      	b.n	80012ba <__eqdf2+0x56>
 80012e4:	2000      	movs	r0, #0
 80012e6:	e7e8      	b.n	80012ba <__eqdf2+0x56>
 80012e8:	000007ff 	.word	0x000007ff

080012ec <__gedf2>:
 80012ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012ee:	4657      	mov	r7, sl
 80012f0:	464e      	mov	r6, r9
 80012f2:	4645      	mov	r5, r8
 80012f4:	46de      	mov	lr, fp
 80012f6:	b5e0      	push	{r5, r6, r7, lr}
 80012f8:	000d      	movs	r5, r1
 80012fa:	030e      	lsls	r6, r1, #12
 80012fc:	0049      	lsls	r1, r1, #1
 80012fe:	0d49      	lsrs	r1, r1, #21
 8001300:	468a      	mov	sl, r1
 8001302:	0fdf      	lsrs	r7, r3, #31
 8001304:	0fe9      	lsrs	r1, r5, #31
 8001306:	46bc      	mov	ip, r7
 8001308:	b083      	sub	sp, #12
 800130a:	4f2f      	ldr	r7, [pc, #188]	@ (80013c8 <__gedf2+0xdc>)
 800130c:	0004      	movs	r4, r0
 800130e:	4680      	mov	r8, r0
 8001310:	9101      	str	r1, [sp, #4]
 8001312:	0058      	lsls	r0, r3, #1
 8001314:	0319      	lsls	r1, r3, #12
 8001316:	4691      	mov	r9, r2
 8001318:	0b36      	lsrs	r6, r6, #12
 800131a:	0b09      	lsrs	r1, r1, #12
 800131c:	0d40      	lsrs	r0, r0, #21
 800131e:	45ba      	cmp	sl, r7
 8001320:	d01d      	beq.n	800135e <__gedf2+0x72>
 8001322:	42b8      	cmp	r0, r7
 8001324:	d00d      	beq.n	8001342 <__gedf2+0x56>
 8001326:	4657      	mov	r7, sl
 8001328:	2f00      	cmp	r7, #0
 800132a:	d12a      	bne.n	8001382 <__gedf2+0x96>
 800132c:	4334      	orrs	r4, r6
 800132e:	2800      	cmp	r0, #0
 8001330:	d124      	bne.n	800137c <__gedf2+0x90>
 8001332:	430a      	orrs	r2, r1
 8001334:	d036      	beq.n	80013a4 <__gedf2+0xb8>
 8001336:	2c00      	cmp	r4, #0
 8001338:	d141      	bne.n	80013be <__gedf2+0xd2>
 800133a:	4663      	mov	r3, ip
 800133c:	0058      	lsls	r0, r3, #1
 800133e:	3801      	subs	r0, #1
 8001340:	e015      	b.n	800136e <__gedf2+0x82>
 8001342:	4311      	orrs	r1, r2
 8001344:	d138      	bne.n	80013b8 <__gedf2+0xcc>
 8001346:	4653      	mov	r3, sl
 8001348:	2b00      	cmp	r3, #0
 800134a:	d101      	bne.n	8001350 <__gedf2+0x64>
 800134c:	4326      	orrs	r6, r4
 800134e:	d0f4      	beq.n	800133a <__gedf2+0x4e>
 8001350:	9b01      	ldr	r3, [sp, #4]
 8001352:	4563      	cmp	r3, ip
 8001354:	d107      	bne.n	8001366 <__gedf2+0x7a>
 8001356:	9b01      	ldr	r3, [sp, #4]
 8001358:	0058      	lsls	r0, r3, #1
 800135a:	3801      	subs	r0, #1
 800135c:	e007      	b.n	800136e <__gedf2+0x82>
 800135e:	4326      	orrs	r6, r4
 8001360:	d12a      	bne.n	80013b8 <__gedf2+0xcc>
 8001362:	4550      	cmp	r0, sl
 8001364:	d021      	beq.n	80013aa <__gedf2+0xbe>
 8001366:	2001      	movs	r0, #1
 8001368:	9b01      	ldr	r3, [sp, #4]
 800136a:	425f      	negs	r7, r3
 800136c:	4338      	orrs	r0, r7
 800136e:	b003      	add	sp, #12
 8001370:	bcf0      	pop	{r4, r5, r6, r7}
 8001372:	46bb      	mov	fp, r7
 8001374:	46b2      	mov	sl, r6
 8001376:	46a9      	mov	r9, r5
 8001378:	46a0      	mov	r8, r4
 800137a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800137c:	2c00      	cmp	r4, #0
 800137e:	d0dc      	beq.n	800133a <__gedf2+0x4e>
 8001380:	e7e6      	b.n	8001350 <__gedf2+0x64>
 8001382:	2800      	cmp	r0, #0
 8001384:	d0ef      	beq.n	8001366 <__gedf2+0x7a>
 8001386:	9b01      	ldr	r3, [sp, #4]
 8001388:	4563      	cmp	r3, ip
 800138a:	d1ec      	bne.n	8001366 <__gedf2+0x7a>
 800138c:	4582      	cmp	sl, r0
 800138e:	dcea      	bgt.n	8001366 <__gedf2+0x7a>
 8001390:	dbe1      	blt.n	8001356 <__gedf2+0x6a>
 8001392:	428e      	cmp	r6, r1
 8001394:	d8e7      	bhi.n	8001366 <__gedf2+0x7a>
 8001396:	d1de      	bne.n	8001356 <__gedf2+0x6a>
 8001398:	45c8      	cmp	r8, r9
 800139a:	d8e4      	bhi.n	8001366 <__gedf2+0x7a>
 800139c:	2000      	movs	r0, #0
 800139e:	45c8      	cmp	r8, r9
 80013a0:	d2e5      	bcs.n	800136e <__gedf2+0x82>
 80013a2:	e7d8      	b.n	8001356 <__gedf2+0x6a>
 80013a4:	2c00      	cmp	r4, #0
 80013a6:	d0e2      	beq.n	800136e <__gedf2+0x82>
 80013a8:	e7dd      	b.n	8001366 <__gedf2+0x7a>
 80013aa:	4311      	orrs	r1, r2
 80013ac:	d104      	bne.n	80013b8 <__gedf2+0xcc>
 80013ae:	9b01      	ldr	r3, [sp, #4]
 80013b0:	4563      	cmp	r3, ip
 80013b2:	d1d8      	bne.n	8001366 <__gedf2+0x7a>
 80013b4:	2000      	movs	r0, #0
 80013b6:	e7da      	b.n	800136e <__gedf2+0x82>
 80013b8:	2002      	movs	r0, #2
 80013ba:	4240      	negs	r0, r0
 80013bc:	e7d7      	b.n	800136e <__gedf2+0x82>
 80013be:	9b01      	ldr	r3, [sp, #4]
 80013c0:	4563      	cmp	r3, ip
 80013c2:	d0e6      	beq.n	8001392 <__gedf2+0xa6>
 80013c4:	e7cf      	b.n	8001366 <__gedf2+0x7a>
 80013c6:	46c0      	nop			@ (mov r8, r8)
 80013c8:	000007ff 	.word	0x000007ff

080013cc <__ledf2>:
 80013cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013ce:	4657      	mov	r7, sl
 80013d0:	464e      	mov	r6, r9
 80013d2:	4645      	mov	r5, r8
 80013d4:	46de      	mov	lr, fp
 80013d6:	b5e0      	push	{r5, r6, r7, lr}
 80013d8:	000d      	movs	r5, r1
 80013da:	030e      	lsls	r6, r1, #12
 80013dc:	0049      	lsls	r1, r1, #1
 80013de:	0d49      	lsrs	r1, r1, #21
 80013e0:	468a      	mov	sl, r1
 80013e2:	0fdf      	lsrs	r7, r3, #31
 80013e4:	0fe9      	lsrs	r1, r5, #31
 80013e6:	46bc      	mov	ip, r7
 80013e8:	b083      	sub	sp, #12
 80013ea:	4f2e      	ldr	r7, [pc, #184]	@ (80014a4 <__ledf2+0xd8>)
 80013ec:	0004      	movs	r4, r0
 80013ee:	4680      	mov	r8, r0
 80013f0:	9101      	str	r1, [sp, #4]
 80013f2:	0058      	lsls	r0, r3, #1
 80013f4:	0319      	lsls	r1, r3, #12
 80013f6:	4691      	mov	r9, r2
 80013f8:	0b36      	lsrs	r6, r6, #12
 80013fa:	0b09      	lsrs	r1, r1, #12
 80013fc:	0d40      	lsrs	r0, r0, #21
 80013fe:	45ba      	cmp	sl, r7
 8001400:	d01e      	beq.n	8001440 <__ledf2+0x74>
 8001402:	42b8      	cmp	r0, r7
 8001404:	d00d      	beq.n	8001422 <__ledf2+0x56>
 8001406:	4657      	mov	r7, sl
 8001408:	2f00      	cmp	r7, #0
 800140a:	d127      	bne.n	800145c <__ledf2+0x90>
 800140c:	4334      	orrs	r4, r6
 800140e:	2800      	cmp	r0, #0
 8001410:	d133      	bne.n	800147a <__ledf2+0xae>
 8001412:	430a      	orrs	r2, r1
 8001414:	d034      	beq.n	8001480 <__ledf2+0xb4>
 8001416:	2c00      	cmp	r4, #0
 8001418:	d140      	bne.n	800149c <__ledf2+0xd0>
 800141a:	4663      	mov	r3, ip
 800141c:	0058      	lsls	r0, r3, #1
 800141e:	3801      	subs	r0, #1
 8001420:	e015      	b.n	800144e <__ledf2+0x82>
 8001422:	4311      	orrs	r1, r2
 8001424:	d112      	bne.n	800144c <__ledf2+0x80>
 8001426:	4653      	mov	r3, sl
 8001428:	2b00      	cmp	r3, #0
 800142a:	d101      	bne.n	8001430 <__ledf2+0x64>
 800142c:	4326      	orrs	r6, r4
 800142e:	d0f4      	beq.n	800141a <__ledf2+0x4e>
 8001430:	9b01      	ldr	r3, [sp, #4]
 8001432:	4563      	cmp	r3, ip
 8001434:	d01d      	beq.n	8001472 <__ledf2+0xa6>
 8001436:	2001      	movs	r0, #1
 8001438:	9b01      	ldr	r3, [sp, #4]
 800143a:	425f      	negs	r7, r3
 800143c:	4338      	orrs	r0, r7
 800143e:	e006      	b.n	800144e <__ledf2+0x82>
 8001440:	4326      	orrs	r6, r4
 8001442:	d103      	bne.n	800144c <__ledf2+0x80>
 8001444:	4550      	cmp	r0, sl
 8001446:	d1f6      	bne.n	8001436 <__ledf2+0x6a>
 8001448:	4311      	orrs	r1, r2
 800144a:	d01c      	beq.n	8001486 <__ledf2+0xba>
 800144c:	2002      	movs	r0, #2
 800144e:	b003      	add	sp, #12
 8001450:	bcf0      	pop	{r4, r5, r6, r7}
 8001452:	46bb      	mov	fp, r7
 8001454:	46b2      	mov	sl, r6
 8001456:	46a9      	mov	r9, r5
 8001458:	46a0      	mov	r8, r4
 800145a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800145c:	2800      	cmp	r0, #0
 800145e:	d0ea      	beq.n	8001436 <__ledf2+0x6a>
 8001460:	9b01      	ldr	r3, [sp, #4]
 8001462:	4563      	cmp	r3, ip
 8001464:	d1e7      	bne.n	8001436 <__ledf2+0x6a>
 8001466:	4582      	cmp	sl, r0
 8001468:	dce5      	bgt.n	8001436 <__ledf2+0x6a>
 800146a:	db02      	blt.n	8001472 <__ledf2+0xa6>
 800146c:	428e      	cmp	r6, r1
 800146e:	d8e2      	bhi.n	8001436 <__ledf2+0x6a>
 8001470:	d00e      	beq.n	8001490 <__ledf2+0xc4>
 8001472:	9b01      	ldr	r3, [sp, #4]
 8001474:	0058      	lsls	r0, r3, #1
 8001476:	3801      	subs	r0, #1
 8001478:	e7e9      	b.n	800144e <__ledf2+0x82>
 800147a:	2c00      	cmp	r4, #0
 800147c:	d0cd      	beq.n	800141a <__ledf2+0x4e>
 800147e:	e7d7      	b.n	8001430 <__ledf2+0x64>
 8001480:	2c00      	cmp	r4, #0
 8001482:	d0e4      	beq.n	800144e <__ledf2+0x82>
 8001484:	e7d7      	b.n	8001436 <__ledf2+0x6a>
 8001486:	9b01      	ldr	r3, [sp, #4]
 8001488:	2000      	movs	r0, #0
 800148a:	4563      	cmp	r3, ip
 800148c:	d0df      	beq.n	800144e <__ledf2+0x82>
 800148e:	e7d2      	b.n	8001436 <__ledf2+0x6a>
 8001490:	45c8      	cmp	r8, r9
 8001492:	d8d0      	bhi.n	8001436 <__ledf2+0x6a>
 8001494:	2000      	movs	r0, #0
 8001496:	45c8      	cmp	r8, r9
 8001498:	d2d9      	bcs.n	800144e <__ledf2+0x82>
 800149a:	e7ea      	b.n	8001472 <__ledf2+0xa6>
 800149c:	9b01      	ldr	r3, [sp, #4]
 800149e:	4563      	cmp	r3, ip
 80014a0:	d0e4      	beq.n	800146c <__ledf2+0xa0>
 80014a2:	e7c8      	b.n	8001436 <__ledf2+0x6a>
 80014a4:	000007ff 	.word	0x000007ff

080014a8 <__aeabi_dmul>:
 80014a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014aa:	4657      	mov	r7, sl
 80014ac:	464e      	mov	r6, r9
 80014ae:	46de      	mov	lr, fp
 80014b0:	4645      	mov	r5, r8
 80014b2:	b5e0      	push	{r5, r6, r7, lr}
 80014b4:	001f      	movs	r7, r3
 80014b6:	030b      	lsls	r3, r1, #12
 80014b8:	0b1b      	lsrs	r3, r3, #12
 80014ba:	0016      	movs	r6, r2
 80014bc:	469a      	mov	sl, r3
 80014be:	0fca      	lsrs	r2, r1, #31
 80014c0:	004b      	lsls	r3, r1, #1
 80014c2:	0004      	movs	r4, r0
 80014c4:	4691      	mov	r9, r2
 80014c6:	b085      	sub	sp, #20
 80014c8:	0d5b      	lsrs	r3, r3, #21
 80014ca:	d100      	bne.n	80014ce <__aeabi_dmul+0x26>
 80014cc:	e1cf      	b.n	800186e <__aeabi_dmul+0x3c6>
 80014ce:	4acd      	ldr	r2, [pc, #820]	@ (8001804 <__aeabi_dmul+0x35c>)
 80014d0:	4293      	cmp	r3, r2
 80014d2:	d055      	beq.n	8001580 <__aeabi_dmul+0xd8>
 80014d4:	4651      	mov	r1, sl
 80014d6:	0f42      	lsrs	r2, r0, #29
 80014d8:	00c9      	lsls	r1, r1, #3
 80014da:	430a      	orrs	r2, r1
 80014dc:	2180      	movs	r1, #128	@ 0x80
 80014de:	0409      	lsls	r1, r1, #16
 80014e0:	4311      	orrs	r1, r2
 80014e2:	00c2      	lsls	r2, r0, #3
 80014e4:	4690      	mov	r8, r2
 80014e6:	4ac8      	ldr	r2, [pc, #800]	@ (8001808 <__aeabi_dmul+0x360>)
 80014e8:	468a      	mov	sl, r1
 80014ea:	4693      	mov	fp, r2
 80014ec:	449b      	add	fp, r3
 80014ee:	2300      	movs	r3, #0
 80014f0:	2500      	movs	r5, #0
 80014f2:	9302      	str	r3, [sp, #8]
 80014f4:	033c      	lsls	r4, r7, #12
 80014f6:	007b      	lsls	r3, r7, #1
 80014f8:	0ffa      	lsrs	r2, r7, #31
 80014fa:	9601      	str	r6, [sp, #4]
 80014fc:	0b24      	lsrs	r4, r4, #12
 80014fe:	0d5b      	lsrs	r3, r3, #21
 8001500:	9200      	str	r2, [sp, #0]
 8001502:	d100      	bne.n	8001506 <__aeabi_dmul+0x5e>
 8001504:	e188      	b.n	8001818 <__aeabi_dmul+0x370>
 8001506:	4abf      	ldr	r2, [pc, #764]	@ (8001804 <__aeabi_dmul+0x35c>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d100      	bne.n	800150e <__aeabi_dmul+0x66>
 800150c:	e092      	b.n	8001634 <__aeabi_dmul+0x18c>
 800150e:	4abe      	ldr	r2, [pc, #760]	@ (8001808 <__aeabi_dmul+0x360>)
 8001510:	4694      	mov	ip, r2
 8001512:	4463      	add	r3, ip
 8001514:	449b      	add	fp, r3
 8001516:	2d0a      	cmp	r5, #10
 8001518:	dc42      	bgt.n	80015a0 <__aeabi_dmul+0xf8>
 800151a:	00e4      	lsls	r4, r4, #3
 800151c:	0f73      	lsrs	r3, r6, #29
 800151e:	4323      	orrs	r3, r4
 8001520:	2480      	movs	r4, #128	@ 0x80
 8001522:	4649      	mov	r1, r9
 8001524:	0424      	lsls	r4, r4, #16
 8001526:	431c      	orrs	r4, r3
 8001528:	00f3      	lsls	r3, r6, #3
 800152a:	9301      	str	r3, [sp, #4]
 800152c:	9b00      	ldr	r3, [sp, #0]
 800152e:	2000      	movs	r0, #0
 8001530:	4059      	eors	r1, r3
 8001532:	b2cb      	uxtb	r3, r1
 8001534:	9303      	str	r3, [sp, #12]
 8001536:	2d02      	cmp	r5, #2
 8001538:	dc00      	bgt.n	800153c <__aeabi_dmul+0x94>
 800153a:	e094      	b.n	8001666 <__aeabi_dmul+0x1be>
 800153c:	2301      	movs	r3, #1
 800153e:	40ab      	lsls	r3, r5
 8001540:	001d      	movs	r5, r3
 8001542:	23a6      	movs	r3, #166	@ 0xa6
 8001544:	002a      	movs	r2, r5
 8001546:	00db      	lsls	r3, r3, #3
 8001548:	401a      	ands	r2, r3
 800154a:	421d      	tst	r5, r3
 800154c:	d000      	beq.n	8001550 <__aeabi_dmul+0xa8>
 800154e:	e229      	b.n	80019a4 <__aeabi_dmul+0x4fc>
 8001550:	2390      	movs	r3, #144	@ 0x90
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	421d      	tst	r5, r3
 8001556:	d100      	bne.n	800155a <__aeabi_dmul+0xb2>
 8001558:	e24d      	b.n	80019f6 <__aeabi_dmul+0x54e>
 800155a:	2300      	movs	r3, #0
 800155c:	2480      	movs	r4, #128	@ 0x80
 800155e:	4699      	mov	r9, r3
 8001560:	0324      	lsls	r4, r4, #12
 8001562:	4ba8      	ldr	r3, [pc, #672]	@ (8001804 <__aeabi_dmul+0x35c>)
 8001564:	0010      	movs	r0, r2
 8001566:	464a      	mov	r2, r9
 8001568:	051b      	lsls	r3, r3, #20
 800156a:	4323      	orrs	r3, r4
 800156c:	07d2      	lsls	r2, r2, #31
 800156e:	4313      	orrs	r3, r2
 8001570:	0019      	movs	r1, r3
 8001572:	b005      	add	sp, #20
 8001574:	bcf0      	pop	{r4, r5, r6, r7}
 8001576:	46bb      	mov	fp, r7
 8001578:	46b2      	mov	sl, r6
 800157a:	46a9      	mov	r9, r5
 800157c:	46a0      	mov	r8, r4
 800157e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001580:	4652      	mov	r2, sl
 8001582:	4302      	orrs	r2, r0
 8001584:	4690      	mov	r8, r2
 8001586:	d000      	beq.n	800158a <__aeabi_dmul+0xe2>
 8001588:	e1ac      	b.n	80018e4 <__aeabi_dmul+0x43c>
 800158a:	469b      	mov	fp, r3
 800158c:	2302      	movs	r3, #2
 800158e:	4692      	mov	sl, r2
 8001590:	2508      	movs	r5, #8
 8001592:	9302      	str	r3, [sp, #8]
 8001594:	e7ae      	b.n	80014f4 <__aeabi_dmul+0x4c>
 8001596:	9b00      	ldr	r3, [sp, #0]
 8001598:	46a2      	mov	sl, r4
 800159a:	4699      	mov	r9, r3
 800159c:	9b01      	ldr	r3, [sp, #4]
 800159e:	4698      	mov	r8, r3
 80015a0:	9b02      	ldr	r3, [sp, #8]
 80015a2:	2b02      	cmp	r3, #2
 80015a4:	d100      	bne.n	80015a8 <__aeabi_dmul+0x100>
 80015a6:	e1ca      	b.n	800193e <__aeabi_dmul+0x496>
 80015a8:	2b03      	cmp	r3, #3
 80015aa:	d100      	bne.n	80015ae <__aeabi_dmul+0x106>
 80015ac:	e192      	b.n	80018d4 <__aeabi_dmul+0x42c>
 80015ae:	2b01      	cmp	r3, #1
 80015b0:	d110      	bne.n	80015d4 <__aeabi_dmul+0x12c>
 80015b2:	2300      	movs	r3, #0
 80015b4:	2400      	movs	r4, #0
 80015b6:	2200      	movs	r2, #0
 80015b8:	e7d4      	b.n	8001564 <__aeabi_dmul+0xbc>
 80015ba:	2201      	movs	r2, #1
 80015bc:	087b      	lsrs	r3, r7, #1
 80015be:	403a      	ands	r2, r7
 80015c0:	4313      	orrs	r3, r2
 80015c2:	4652      	mov	r2, sl
 80015c4:	07d2      	lsls	r2, r2, #31
 80015c6:	4313      	orrs	r3, r2
 80015c8:	4698      	mov	r8, r3
 80015ca:	4653      	mov	r3, sl
 80015cc:	085b      	lsrs	r3, r3, #1
 80015ce:	469a      	mov	sl, r3
 80015d0:	9b03      	ldr	r3, [sp, #12]
 80015d2:	4699      	mov	r9, r3
 80015d4:	465b      	mov	r3, fp
 80015d6:	1c58      	adds	r0, r3, #1
 80015d8:	2380      	movs	r3, #128	@ 0x80
 80015da:	00db      	lsls	r3, r3, #3
 80015dc:	445b      	add	r3, fp
 80015de:	2b00      	cmp	r3, #0
 80015e0:	dc00      	bgt.n	80015e4 <__aeabi_dmul+0x13c>
 80015e2:	e1b1      	b.n	8001948 <__aeabi_dmul+0x4a0>
 80015e4:	4642      	mov	r2, r8
 80015e6:	0752      	lsls	r2, r2, #29
 80015e8:	d00b      	beq.n	8001602 <__aeabi_dmul+0x15a>
 80015ea:	220f      	movs	r2, #15
 80015ec:	4641      	mov	r1, r8
 80015ee:	400a      	ands	r2, r1
 80015f0:	2a04      	cmp	r2, #4
 80015f2:	d006      	beq.n	8001602 <__aeabi_dmul+0x15a>
 80015f4:	4642      	mov	r2, r8
 80015f6:	1d11      	adds	r1, r2, #4
 80015f8:	4541      	cmp	r1, r8
 80015fa:	4192      	sbcs	r2, r2
 80015fc:	4688      	mov	r8, r1
 80015fe:	4252      	negs	r2, r2
 8001600:	4492      	add	sl, r2
 8001602:	4652      	mov	r2, sl
 8001604:	01d2      	lsls	r2, r2, #7
 8001606:	d506      	bpl.n	8001616 <__aeabi_dmul+0x16e>
 8001608:	4652      	mov	r2, sl
 800160a:	4b80      	ldr	r3, [pc, #512]	@ (800180c <__aeabi_dmul+0x364>)
 800160c:	401a      	ands	r2, r3
 800160e:	2380      	movs	r3, #128	@ 0x80
 8001610:	4692      	mov	sl, r2
 8001612:	00db      	lsls	r3, r3, #3
 8001614:	18c3      	adds	r3, r0, r3
 8001616:	4a7e      	ldr	r2, [pc, #504]	@ (8001810 <__aeabi_dmul+0x368>)
 8001618:	4293      	cmp	r3, r2
 800161a:	dd00      	ble.n	800161e <__aeabi_dmul+0x176>
 800161c:	e18f      	b.n	800193e <__aeabi_dmul+0x496>
 800161e:	4642      	mov	r2, r8
 8001620:	08d1      	lsrs	r1, r2, #3
 8001622:	4652      	mov	r2, sl
 8001624:	0752      	lsls	r2, r2, #29
 8001626:	430a      	orrs	r2, r1
 8001628:	4651      	mov	r1, sl
 800162a:	055b      	lsls	r3, r3, #21
 800162c:	024c      	lsls	r4, r1, #9
 800162e:	0b24      	lsrs	r4, r4, #12
 8001630:	0d5b      	lsrs	r3, r3, #21
 8001632:	e797      	b.n	8001564 <__aeabi_dmul+0xbc>
 8001634:	4b73      	ldr	r3, [pc, #460]	@ (8001804 <__aeabi_dmul+0x35c>)
 8001636:	4326      	orrs	r6, r4
 8001638:	469c      	mov	ip, r3
 800163a:	44e3      	add	fp, ip
 800163c:	2e00      	cmp	r6, #0
 800163e:	d100      	bne.n	8001642 <__aeabi_dmul+0x19a>
 8001640:	e16f      	b.n	8001922 <__aeabi_dmul+0x47a>
 8001642:	2303      	movs	r3, #3
 8001644:	4649      	mov	r1, r9
 8001646:	431d      	orrs	r5, r3
 8001648:	9b00      	ldr	r3, [sp, #0]
 800164a:	4059      	eors	r1, r3
 800164c:	b2cb      	uxtb	r3, r1
 800164e:	9303      	str	r3, [sp, #12]
 8001650:	2d0a      	cmp	r5, #10
 8001652:	dd00      	ble.n	8001656 <__aeabi_dmul+0x1ae>
 8001654:	e133      	b.n	80018be <__aeabi_dmul+0x416>
 8001656:	2301      	movs	r3, #1
 8001658:	40ab      	lsls	r3, r5
 800165a:	001d      	movs	r5, r3
 800165c:	2303      	movs	r3, #3
 800165e:	9302      	str	r3, [sp, #8]
 8001660:	2288      	movs	r2, #136	@ 0x88
 8001662:	422a      	tst	r2, r5
 8001664:	d197      	bne.n	8001596 <__aeabi_dmul+0xee>
 8001666:	4642      	mov	r2, r8
 8001668:	4643      	mov	r3, r8
 800166a:	0412      	lsls	r2, r2, #16
 800166c:	0c12      	lsrs	r2, r2, #16
 800166e:	0016      	movs	r6, r2
 8001670:	9801      	ldr	r0, [sp, #4]
 8001672:	0c1d      	lsrs	r5, r3, #16
 8001674:	0c03      	lsrs	r3, r0, #16
 8001676:	0400      	lsls	r0, r0, #16
 8001678:	0c00      	lsrs	r0, r0, #16
 800167a:	4346      	muls	r6, r0
 800167c:	46b4      	mov	ip, r6
 800167e:	001e      	movs	r6, r3
 8001680:	436e      	muls	r6, r5
 8001682:	9600      	str	r6, [sp, #0]
 8001684:	0016      	movs	r6, r2
 8001686:	0007      	movs	r7, r0
 8001688:	435e      	muls	r6, r3
 800168a:	4661      	mov	r1, ip
 800168c:	46b0      	mov	r8, r6
 800168e:	436f      	muls	r7, r5
 8001690:	0c0e      	lsrs	r6, r1, #16
 8001692:	44b8      	add	r8, r7
 8001694:	4446      	add	r6, r8
 8001696:	42b7      	cmp	r7, r6
 8001698:	d905      	bls.n	80016a6 <__aeabi_dmul+0x1fe>
 800169a:	2180      	movs	r1, #128	@ 0x80
 800169c:	0249      	lsls	r1, r1, #9
 800169e:	4688      	mov	r8, r1
 80016a0:	9f00      	ldr	r7, [sp, #0]
 80016a2:	4447      	add	r7, r8
 80016a4:	9700      	str	r7, [sp, #0]
 80016a6:	4661      	mov	r1, ip
 80016a8:	0409      	lsls	r1, r1, #16
 80016aa:	0c09      	lsrs	r1, r1, #16
 80016ac:	0c37      	lsrs	r7, r6, #16
 80016ae:	0436      	lsls	r6, r6, #16
 80016b0:	468c      	mov	ip, r1
 80016b2:	0031      	movs	r1, r6
 80016b4:	4461      	add	r1, ip
 80016b6:	9101      	str	r1, [sp, #4]
 80016b8:	0011      	movs	r1, r2
 80016ba:	0c26      	lsrs	r6, r4, #16
 80016bc:	0424      	lsls	r4, r4, #16
 80016be:	0c24      	lsrs	r4, r4, #16
 80016c0:	4361      	muls	r1, r4
 80016c2:	468c      	mov	ip, r1
 80016c4:	0021      	movs	r1, r4
 80016c6:	4369      	muls	r1, r5
 80016c8:	4689      	mov	r9, r1
 80016ca:	4661      	mov	r1, ip
 80016cc:	0c09      	lsrs	r1, r1, #16
 80016ce:	4688      	mov	r8, r1
 80016d0:	4372      	muls	r2, r6
 80016d2:	444a      	add	r2, r9
 80016d4:	4442      	add	r2, r8
 80016d6:	4375      	muls	r5, r6
 80016d8:	4591      	cmp	r9, r2
 80016da:	d903      	bls.n	80016e4 <__aeabi_dmul+0x23c>
 80016dc:	2180      	movs	r1, #128	@ 0x80
 80016de:	0249      	lsls	r1, r1, #9
 80016e0:	4688      	mov	r8, r1
 80016e2:	4445      	add	r5, r8
 80016e4:	0c11      	lsrs	r1, r2, #16
 80016e6:	4688      	mov	r8, r1
 80016e8:	4661      	mov	r1, ip
 80016ea:	0409      	lsls	r1, r1, #16
 80016ec:	0c09      	lsrs	r1, r1, #16
 80016ee:	468c      	mov	ip, r1
 80016f0:	0412      	lsls	r2, r2, #16
 80016f2:	4462      	add	r2, ip
 80016f4:	18b9      	adds	r1, r7, r2
 80016f6:	9102      	str	r1, [sp, #8]
 80016f8:	4651      	mov	r1, sl
 80016fa:	0c09      	lsrs	r1, r1, #16
 80016fc:	468c      	mov	ip, r1
 80016fe:	4651      	mov	r1, sl
 8001700:	040f      	lsls	r7, r1, #16
 8001702:	0c3f      	lsrs	r7, r7, #16
 8001704:	0039      	movs	r1, r7
 8001706:	4341      	muls	r1, r0
 8001708:	4445      	add	r5, r8
 800170a:	4688      	mov	r8, r1
 800170c:	4661      	mov	r1, ip
 800170e:	4341      	muls	r1, r0
 8001710:	468a      	mov	sl, r1
 8001712:	4641      	mov	r1, r8
 8001714:	4660      	mov	r0, ip
 8001716:	0c09      	lsrs	r1, r1, #16
 8001718:	4689      	mov	r9, r1
 800171a:	4358      	muls	r0, r3
 800171c:	437b      	muls	r3, r7
 800171e:	4453      	add	r3, sl
 8001720:	444b      	add	r3, r9
 8001722:	459a      	cmp	sl, r3
 8001724:	d903      	bls.n	800172e <__aeabi_dmul+0x286>
 8001726:	2180      	movs	r1, #128	@ 0x80
 8001728:	0249      	lsls	r1, r1, #9
 800172a:	4689      	mov	r9, r1
 800172c:	4448      	add	r0, r9
 800172e:	0c19      	lsrs	r1, r3, #16
 8001730:	4689      	mov	r9, r1
 8001732:	4641      	mov	r1, r8
 8001734:	0409      	lsls	r1, r1, #16
 8001736:	0c09      	lsrs	r1, r1, #16
 8001738:	4688      	mov	r8, r1
 800173a:	0039      	movs	r1, r7
 800173c:	4361      	muls	r1, r4
 800173e:	041b      	lsls	r3, r3, #16
 8001740:	4443      	add	r3, r8
 8001742:	4688      	mov	r8, r1
 8001744:	4661      	mov	r1, ip
 8001746:	434c      	muls	r4, r1
 8001748:	4371      	muls	r1, r6
 800174a:	468c      	mov	ip, r1
 800174c:	4641      	mov	r1, r8
 800174e:	4377      	muls	r7, r6
 8001750:	0c0e      	lsrs	r6, r1, #16
 8001752:	193f      	adds	r7, r7, r4
 8001754:	19f6      	adds	r6, r6, r7
 8001756:	4448      	add	r0, r9
 8001758:	42b4      	cmp	r4, r6
 800175a:	d903      	bls.n	8001764 <__aeabi_dmul+0x2bc>
 800175c:	2180      	movs	r1, #128	@ 0x80
 800175e:	0249      	lsls	r1, r1, #9
 8001760:	4689      	mov	r9, r1
 8001762:	44cc      	add	ip, r9
 8001764:	9902      	ldr	r1, [sp, #8]
 8001766:	9f00      	ldr	r7, [sp, #0]
 8001768:	4689      	mov	r9, r1
 800176a:	0431      	lsls	r1, r6, #16
 800176c:	444f      	add	r7, r9
 800176e:	4689      	mov	r9, r1
 8001770:	4641      	mov	r1, r8
 8001772:	4297      	cmp	r7, r2
 8001774:	4192      	sbcs	r2, r2
 8001776:	040c      	lsls	r4, r1, #16
 8001778:	0c24      	lsrs	r4, r4, #16
 800177a:	444c      	add	r4, r9
 800177c:	18ff      	adds	r7, r7, r3
 800177e:	4252      	negs	r2, r2
 8001780:	1964      	adds	r4, r4, r5
 8001782:	18a1      	adds	r1, r4, r2
 8001784:	429f      	cmp	r7, r3
 8001786:	419b      	sbcs	r3, r3
 8001788:	4688      	mov	r8, r1
 800178a:	4682      	mov	sl, r0
 800178c:	425b      	negs	r3, r3
 800178e:	4699      	mov	r9, r3
 8001790:	4590      	cmp	r8, r2
 8001792:	4192      	sbcs	r2, r2
 8001794:	42ac      	cmp	r4, r5
 8001796:	41a4      	sbcs	r4, r4
 8001798:	44c2      	add	sl, r8
 800179a:	44d1      	add	r9, sl
 800179c:	4252      	negs	r2, r2
 800179e:	4264      	negs	r4, r4
 80017a0:	4314      	orrs	r4, r2
 80017a2:	4599      	cmp	r9, r3
 80017a4:	419b      	sbcs	r3, r3
 80017a6:	4582      	cmp	sl, r0
 80017a8:	4192      	sbcs	r2, r2
 80017aa:	425b      	negs	r3, r3
 80017ac:	4252      	negs	r2, r2
 80017ae:	4313      	orrs	r3, r2
 80017b0:	464a      	mov	r2, r9
 80017b2:	0c36      	lsrs	r6, r6, #16
 80017b4:	19a4      	adds	r4, r4, r6
 80017b6:	18e3      	adds	r3, r4, r3
 80017b8:	4463      	add	r3, ip
 80017ba:	025b      	lsls	r3, r3, #9
 80017bc:	0dd2      	lsrs	r2, r2, #23
 80017be:	431a      	orrs	r2, r3
 80017c0:	9901      	ldr	r1, [sp, #4]
 80017c2:	4692      	mov	sl, r2
 80017c4:	027a      	lsls	r2, r7, #9
 80017c6:	430a      	orrs	r2, r1
 80017c8:	1e50      	subs	r0, r2, #1
 80017ca:	4182      	sbcs	r2, r0
 80017cc:	0dff      	lsrs	r7, r7, #23
 80017ce:	4317      	orrs	r7, r2
 80017d0:	464a      	mov	r2, r9
 80017d2:	0252      	lsls	r2, r2, #9
 80017d4:	4317      	orrs	r7, r2
 80017d6:	46b8      	mov	r8, r7
 80017d8:	01db      	lsls	r3, r3, #7
 80017da:	d500      	bpl.n	80017de <__aeabi_dmul+0x336>
 80017dc:	e6ed      	b.n	80015ba <__aeabi_dmul+0x112>
 80017de:	4b0d      	ldr	r3, [pc, #52]	@ (8001814 <__aeabi_dmul+0x36c>)
 80017e0:	9a03      	ldr	r2, [sp, #12]
 80017e2:	445b      	add	r3, fp
 80017e4:	4691      	mov	r9, r2
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	dc00      	bgt.n	80017ec <__aeabi_dmul+0x344>
 80017ea:	e0ac      	b.n	8001946 <__aeabi_dmul+0x49e>
 80017ec:	003a      	movs	r2, r7
 80017ee:	0752      	lsls	r2, r2, #29
 80017f0:	d100      	bne.n	80017f4 <__aeabi_dmul+0x34c>
 80017f2:	e710      	b.n	8001616 <__aeabi_dmul+0x16e>
 80017f4:	220f      	movs	r2, #15
 80017f6:	4658      	mov	r0, fp
 80017f8:	403a      	ands	r2, r7
 80017fa:	2a04      	cmp	r2, #4
 80017fc:	d000      	beq.n	8001800 <__aeabi_dmul+0x358>
 80017fe:	e6f9      	b.n	80015f4 <__aeabi_dmul+0x14c>
 8001800:	e709      	b.n	8001616 <__aeabi_dmul+0x16e>
 8001802:	46c0      	nop			@ (mov r8, r8)
 8001804:	000007ff 	.word	0x000007ff
 8001808:	fffffc01 	.word	0xfffffc01
 800180c:	feffffff 	.word	0xfeffffff
 8001810:	000007fe 	.word	0x000007fe
 8001814:	000003ff 	.word	0x000003ff
 8001818:	0022      	movs	r2, r4
 800181a:	4332      	orrs	r2, r6
 800181c:	d06f      	beq.n	80018fe <__aeabi_dmul+0x456>
 800181e:	2c00      	cmp	r4, #0
 8001820:	d100      	bne.n	8001824 <__aeabi_dmul+0x37c>
 8001822:	e0c2      	b.n	80019aa <__aeabi_dmul+0x502>
 8001824:	0020      	movs	r0, r4
 8001826:	f000 fddf 	bl	80023e8 <__clzsi2>
 800182a:	0002      	movs	r2, r0
 800182c:	0003      	movs	r3, r0
 800182e:	3a0b      	subs	r2, #11
 8001830:	201d      	movs	r0, #29
 8001832:	1a82      	subs	r2, r0, r2
 8001834:	0030      	movs	r0, r6
 8001836:	0019      	movs	r1, r3
 8001838:	40d0      	lsrs	r0, r2
 800183a:	3908      	subs	r1, #8
 800183c:	408c      	lsls	r4, r1
 800183e:	0002      	movs	r2, r0
 8001840:	4322      	orrs	r2, r4
 8001842:	0034      	movs	r4, r6
 8001844:	408c      	lsls	r4, r1
 8001846:	4659      	mov	r1, fp
 8001848:	1acb      	subs	r3, r1, r3
 800184a:	4986      	ldr	r1, [pc, #536]	@ (8001a64 <__aeabi_dmul+0x5bc>)
 800184c:	468b      	mov	fp, r1
 800184e:	449b      	add	fp, r3
 8001850:	2d0a      	cmp	r5, #10
 8001852:	dd00      	ble.n	8001856 <__aeabi_dmul+0x3ae>
 8001854:	e6a4      	b.n	80015a0 <__aeabi_dmul+0xf8>
 8001856:	4649      	mov	r1, r9
 8001858:	9b00      	ldr	r3, [sp, #0]
 800185a:	9401      	str	r4, [sp, #4]
 800185c:	4059      	eors	r1, r3
 800185e:	b2cb      	uxtb	r3, r1
 8001860:	0014      	movs	r4, r2
 8001862:	2000      	movs	r0, #0
 8001864:	9303      	str	r3, [sp, #12]
 8001866:	2d02      	cmp	r5, #2
 8001868:	dd00      	ble.n	800186c <__aeabi_dmul+0x3c4>
 800186a:	e667      	b.n	800153c <__aeabi_dmul+0x94>
 800186c:	e6fb      	b.n	8001666 <__aeabi_dmul+0x1be>
 800186e:	4653      	mov	r3, sl
 8001870:	4303      	orrs	r3, r0
 8001872:	4698      	mov	r8, r3
 8001874:	d03c      	beq.n	80018f0 <__aeabi_dmul+0x448>
 8001876:	4653      	mov	r3, sl
 8001878:	2b00      	cmp	r3, #0
 800187a:	d100      	bne.n	800187e <__aeabi_dmul+0x3d6>
 800187c:	e0a3      	b.n	80019c6 <__aeabi_dmul+0x51e>
 800187e:	4650      	mov	r0, sl
 8001880:	f000 fdb2 	bl	80023e8 <__clzsi2>
 8001884:	230b      	movs	r3, #11
 8001886:	425b      	negs	r3, r3
 8001888:	469c      	mov	ip, r3
 800188a:	0002      	movs	r2, r0
 800188c:	4484      	add	ip, r0
 800188e:	0011      	movs	r1, r2
 8001890:	4650      	mov	r0, sl
 8001892:	3908      	subs	r1, #8
 8001894:	4088      	lsls	r0, r1
 8001896:	231d      	movs	r3, #29
 8001898:	4680      	mov	r8, r0
 800189a:	4660      	mov	r0, ip
 800189c:	1a1b      	subs	r3, r3, r0
 800189e:	0020      	movs	r0, r4
 80018a0:	40d8      	lsrs	r0, r3
 80018a2:	0003      	movs	r3, r0
 80018a4:	4640      	mov	r0, r8
 80018a6:	4303      	orrs	r3, r0
 80018a8:	469a      	mov	sl, r3
 80018aa:	0023      	movs	r3, r4
 80018ac:	408b      	lsls	r3, r1
 80018ae:	4698      	mov	r8, r3
 80018b0:	4b6c      	ldr	r3, [pc, #432]	@ (8001a64 <__aeabi_dmul+0x5bc>)
 80018b2:	2500      	movs	r5, #0
 80018b4:	1a9b      	subs	r3, r3, r2
 80018b6:	469b      	mov	fp, r3
 80018b8:	2300      	movs	r3, #0
 80018ba:	9302      	str	r3, [sp, #8]
 80018bc:	e61a      	b.n	80014f4 <__aeabi_dmul+0x4c>
 80018be:	2d0f      	cmp	r5, #15
 80018c0:	d000      	beq.n	80018c4 <__aeabi_dmul+0x41c>
 80018c2:	e0c9      	b.n	8001a58 <__aeabi_dmul+0x5b0>
 80018c4:	2380      	movs	r3, #128	@ 0x80
 80018c6:	4652      	mov	r2, sl
 80018c8:	031b      	lsls	r3, r3, #12
 80018ca:	421a      	tst	r2, r3
 80018cc:	d002      	beq.n	80018d4 <__aeabi_dmul+0x42c>
 80018ce:	421c      	tst	r4, r3
 80018d0:	d100      	bne.n	80018d4 <__aeabi_dmul+0x42c>
 80018d2:	e092      	b.n	80019fa <__aeabi_dmul+0x552>
 80018d4:	2480      	movs	r4, #128	@ 0x80
 80018d6:	4653      	mov	r3, sl
 80018d8:	0324      	lsls	r4, r4, #12
 80018da:	431c      	orrs	r4, r3
 80018dc:	0324      	lsls	r4, r4, #12
 80018de:	4642      	mov	r2, r8
 80018e0:	0b24      	lsrs	r4, r4, #12
 80018e2:	e63e      	b.n	8001562 <__aeabi_dmul+0xba>
 80018e4:	469b      	mov	fp, r3
 80018e6:	2303      	movs	r3, #3
 80018e8:	4680      	mov	r8, r0
 80018ea:	250c      	movs	r5, #12
 80018ec:	9302      	str	r3, [sp, #8]
 80018ee:	e601      	b.n	80014f4 <__aeabi_dmul+0x4c>
 80018f0:	2300      	movs	r3, #0
 80018f2:	469a      	mov	sl, r3
 80018f4:	469b      	mov	fp, r3
 80018f6:	3301      	adds	r3, #1
 80018f8:	2504      	movs	r5, #4
 80018fa:	9302      	str	r3, [sp, #8]
 80018fc:	e5fa      	b.n	80014f4 <__aeabi_dmul+0x4c>
 80018fe:	2101      	movs	r1, #1
 8001900:	430d      	orrs	r5, r1
 8001902:	2d0a      	cmp	r5, #10
 8001904:	dd00      	ble.n	8001908 <__aeabi_dmul+0x460>
 8001906:	e64b      	b.n	80015a0 <__aeabi_dmul+0xf8>
 8001908:	4649      	mov	r1, r9
 800190a:	9800      	ldr	r0, [sp, #0]
 800190c:	4041      	eors	r1, r0
 800190e:	b2c9      	uxtb	r1, r1
 8001910:	9103      	str	r1, [sp, #12]
 8001912:	2d02      	cmp	r5, #2
 8001914:	dc00      	bgt.n	8001918 <__aeabi_dmul+0x470>
 8001916:	e096      	b.n	8001a46 <__aeabi_dmul+0x59e>
 8001918:	2300      	movs	r3, #0
 800191a:	2400      	movs	r4, #0
 800191c:	2001      	movs	r0, #1
 800191e:	9301      	str	r3, [sp, #4]
 8001920:	e60c      	b.n	800153c <__aeabi_dmul+0x94>
 8001922:	4649      	mov	r1, r9
 8001924:	2302      	movs	r3, #2
 8001926:	9a00      	ldr	r2, [sp, #0]
 8001928:	432b      	orrs	r3, r5
 800192a:	4051      	eors	r1, r2
 800192c:	b2ca      	uxtb	r2, r1
 800192e:	9203      	str	r2, [sp, #12]
 8001930:	2b0a      	cmp	r3, #10
 8001932:	dd00      	ble.n	8001936 <__aeabi_dmul+0x48e>
 8001934:	e634      	b.n	80015a0 <__aeabi_dmul+0xf8>
 8001936:	2d00      	cmp	r5, #0
 8001938:	d157      	bne.n	80019ea <__aeabi_dmul+0x542>
 800193a:	9b03      	ldr	r3, [sp, #12]
 800193c:	4699      	mov	r9, r3
 800193e:	2400      	movs	r4, #0
 8001940:	2200      	movs	r2, #0
 8001942:	4b49      	ldr	r3, [pc, #292]	@ (8001a68 <__aeabi_dmul+0x5c0>)
 8001944:	e60e      	b.n	8001564 <__aeabi_dmul+0xbc>
 8001946:	4658      	mov	r0, fp
 8001948:	2101      	movs	r1, #1
 800194a:	1ac9      	subs	r1, r1, r3
 800194c:	2938      	cmp	r1, #56	@ 0x38
 800194e:	dd00      	ble.n	8001952 <__aeabi_dmul+0x4aa>
 8001950:	e62f      	b.n	80015b2 <__aeabi_dmul+0x10a>
 8001952:	291f      	cmp	r1, #31
 8001954:	dd56      	ble.n	8001a04 <__aeabi_dmul+0x55c>
 8001956:	221f      	movs	r2, #31
 8001958:	4654      	mov	r4, sl
 800195a:	4252      	negs	r2, r2
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	40dc      	lsrs	r4, r3
 8001960:	2920      	cmp	r1, #32
 8001962:	d007      	beq.n	8001974 <__aeabi_dmul+0x4cc>
 8001964:	4b41      	ldr	r3, [pc, #260]	@ (8001a6c <__aeabi_dmul+0x5c4>)
 8001966:	4642      	mov	r2, r8
 8001968:	469c      	mov	ip, r3
 800196a:	4653      	mov	r3, sl
 800196c:	4460      	add	r0, ip
 800196e:	4083      	lsls	r3, r0
 8001970:	431a      	orrs	r2, r3
 8001972:	4690      	mov	r8, r2
 8001974:	4642      	mov	r2, r8
 8001976:	2107      	movs	r1, #7
 8001978:	1e53      	subs	r3, r2, #1
 800197a:	419a      	sbcs	r2, r3
 800197c:	000b      	movs	r3, r1
 800197e:	4322      	orrs	r2, r4
 8001980:	4013      	ands	r3, r2
 8001982:	2400      	movs	r4, #0
 8001984:	4211      	tst	r1, r2
 8001986:	d009      	beq.n	800199c <__aeabi_dmul+0x4f4>
 8001988:	230f      	movs	r3, #15
 800198a:	4013      	ands	r3, r2
 800198c:	2b04      	cmp	r3, #4
 800198e:	d05d      	beq.n	8001a4c <__aeabi_dmul+0x5a4>
 8001990:	1d11      	adds	r1, r2, #4
 8001992:	4291      	cmp	r1, r2
 8001994:	419b      	sbcs	r3, r3
 8001996:	000a      	movs	r2, r1
 8001998:	425b      	negs	r3, r3
 800199a:	075b      	lsls	r3, r3, #29
 800199c:	08d2      	lsrs	r2, r2, #3
 800199e:	431a      	orrs	r2, r3
 80019a0:	2300      	movs	r3, #0
 80019a2:	e5df      	b.n	8001564 <__aeabi_dmul+0xbc>
 80019a4:	9b03      	ldr	r3, [sp, #12]
 80019a6:	4699      	mov	r9, r3
 80019a8:	e5fa      	b.n	80015a0 <__aeabi_dmul+0xf8>
 80019aa:	9801      	ldr	r0, [sp, #4]
 80019ac:	f000 fd1c 	bl	80023e8 <__clzsi2>
 80019b0:	0002      	movs	r2, r0
 80019b2:	0003      	movs	r3, r0
 80019b4:	3215      	adds	r2, #21
 80019b6:	3320      	adds	r3, #32
 80019b8:	2a1c      	cmp	r2, #28
 80019ba:	dc00      	bgt.n	80019be <__aeabi_dmul+0x516>
 80019bc:	e738      	b.n	8001830 <__aeabi_dmul+0x388>
 80019be:	9a01      	ldr	r2, [sp, #4]
 80019c0:	3808      	subs	r0, #8
 80019c2:	4082      	lsls	r2, r0
 80019c4:	e73f      	b.n	8001846 <__aeabi_dmul+0x39e>
 80019c6:	f000 fd0f 	bl	80023e8 <__clzsi2>
 80019ca:	2315      	movs	r3, #21
 80019cc:	469c      	mov	ip, r3
 80019ce:	4484      	add	ip, r0
 80019d0:	0002      	movs	r2, r0
 80019d2:	4663      	mov	r3, ip
 80019d4:	3220      	adds	r2, #32
 80019d6:	2b1c      	cmp	r3, #28
 80019d8:	dc00      	bgt.n	80019dc <__aeabi_dmul+0x534>
 80019da:	e758      	b.n	800188e <__aeabi_dmul+0x3e6>
 80019dc:	2300      	movs	r3, #0
 80019de:	4698      	mov	r8, r3
 80019e0:	0023      	movs	r3, r4
 80019e2:	3808      	subs	r0, #8
 80019e4:	4083      	lsls	r3, r0
 80019e6:	469a      	mov	sl, r3
 80019e8:	e762      	b.n	80018b0 <__aeabi_dmul+0x408>
 80019ea:	001d      	movs	r5, r3
 80019ec:	2300      	movs	r3, #0
 80019ee:	2400      	movs	r4, #0
 80019f0:	2002      	movs	r0, #2
 80019f2:	9301      	str	r3, [sp, #4]
 80019f4:	e5a2      	b.n	800153c <__aeabi_dmul+0x94>
 80019f6:	9002      	str	r0, [sp, #8]
 80019f8:	e632      	b.n	8001660 <__aeabi_dmul+0x1b8>
 80019fa:	431c      	orrs	r4, r3
 80019fc:	9b00      	ldr	r3, [sp, #0]
 80019fe:	9a01      	ldr	r2, [sp, #4]
 8001a00:	4699      	mov	r9, r3
 8001a02:	e5ae      	b.n	8001562 <__aeabi_dmul+0xba>
 8001a04:	4b1a      	ldr	r3, [pc, #104]	@ (8001a70 <__aeabi_dmul+0x5c8>)
 8001a06:	4652      	mov	r2, sl
 8001a08:	18c3      	adds	r3, r0, r3
 8001a0a:	4640      	mov	r0, r8
 8001a0c:	409a      	lsls	r2, r3
 8001a0e:	40c8      	lsrs	r0, r1
 8001a10:	4302      	orrs	r2, r0
 8001a12:	4640      	mov	r0, r8
 8001a14:	4098      	lsls	r0, r3
 8001a16:	0003      	movs	r3, r0
 8001a18:	1e58      	subs	r0, r3, #1
 8001a1a:	4183      	sbcs	r3, r0
 8001a1c:	4654      	mov	r4, sl
 8001a1e:	431a      	orrs	r2, r3
 8001a20:	40cc      	lsrs	r4, r1
 8001a22:	0753      	lsls	r3, r2, #29
 8001a24:	d009      	beq.n	8001a3a <__aeabi_dmul+0x592>
 8001a26:	230f      	movs	r3, #15
 8001a28:	4013      	ands	r3, r2
 8001a2a:	2b04      	cmp	r3, #4
 8001a2c:	d005      	beq.n	8001a3a <__aeabi_dmul+0x592>
 8001a2e:	1d13      	adds	r3, r2, #4
 8001a30:	4293      	cmp	r3, r2
 8001a32:	4192      	sbcs	r2, r2
 8001a34:	4252      	negs	r2, r2
 8001a36:	18a4      	adds	r4, r4, r2
 8001a38:	001a      	movs	r2, r3
 8001a3a:	0223      	lsls	r3, r4, #8
 8001a3c:	d508      	bpl.n	8001a50 <__aeabi_dmul+0x5a8>
 8001a3e:	2301      	movs	r3, #1
 8001a40:	2400      	movs	r4, #0
 8001a42:	2200      	movs	r2, #0
 8001a44:	e58e      	b.n	8001564 <__aeabi_dmul+0xbc>
 8001a46:	4689      	mov	r9, r1
 8001a48:	2400      	movs	r4, #0
 8001a4a:	e58b      	b.n	8001564 <__aeabi_dmul+0xbc>
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	e7a5      	b.n	800199c <__aeabi_dmul+0x4f4>
 8001a50:	0763      	lsls	r3, r4, #29
 8001a52:	0264      	lsls	r4, r4, #9
 8001a54:	0b24      	lsrs	r4, r4, #12
 8001a56:	e7a1      	b.n	800199c <__aeabi_dmul+0x4f4>
 8001a58:	9b00      	ldr	r3, [sp, #0]
 8001a5a:	46a2      	mov	sl, r4
 8001a5c:	4699      	mov	r9, r3
 8001a5e:	9b01      	ldr	r3, [sp, #4]
 8001a60:	4698      	mov	r8, r3
 8001a62:	e737      	b.n	80018d4 <__aeabi_dmul+0x42c>
 8001a64:	fffffc0d 	.word	0xfffffc0d
 8001a68:	000007ff 	.word	0x000007ff
 8001a6c:	0000043e 	.word	0x0000043e
 8001a70:	0000041e 	.word	0x0000041e

08001a74 <__aeabi_dsub>:
 8001a74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a76:	4657      	mov	r7, sl
 8001a78:	464e      	mov	r6, r9
 8001a7a:	4645      	mov	r5, r8
 8001a7c:	46de      	mov	lr, fp
 8001a7e:	b5e0      	push	{r5, r6, r7, lr}
 8001a80:	b083      	sub	sp, #12
 8001a82:	9000      	str	r0, [sp, #0]
 8001a84:	9101      	str	r1, [sp, #4]
 8001a86:	030c      	lsls	r4, r1, #12
 8001a88:	004d      	lsls	r5, r1, #1
 8001a8a:	0fce      	lsrs	r6, r1, #31
 8001a8c:	0a61      	lsrs	r1, r4, #9
 8001a8e:	9c00      	ldr	r4, [sp, #0]
 8001a90:	005f      	lsls	r7, r3, #1
 8001a92:	0f64      	lsrs	r4, r4, #29
 8001a94:	430c      	orrs	r4, r1
 8001a96:	9900      	ldr	r1, [sp, #0]
 8001a98:	9200      	str	r2, [sp, #0]
 8001a9a:	9301      	str	r3, [sp, #4]
 8001a9c:	00c8      	lsls	r0, r1, #3
 8001a9e:	0319      	lsls	r1, r3, #12
 8001aa0:	0d7b      	lsrs	r3, r7, #21
 8001aa2:	4699      	mov	r9, r3
 8001aa4:	9b01      	ldr	r3, [sp, #4]
 8001aa6:	4fcc      	ldr	r7, [pc, #816]	@ (8001dd8 <__aeabi_dsub+0x364>)
 8001aa8:	0fdb      	lsrs	r3, r3, #31
 8001aaa:	469c      	mov	ip, r3
 8001aac:	0a4b      	lsrs	r3, r1, #9
 8001aae:	9900      	ldr	r1, [sp, #0]
 8001ab0:	4680      	mov	r8, r0
 8001ab2:	0f49      	lsrs	r1, r1, #29
 8001ab4:	4319      	orrs	r1, r3
 8001ab6:	9b00      	ldr	r3, [sp, #0]
 8001ab8:	468b      	mov	fp, r1
 8001aba:	00da      	lsls	r2, r3, #3
 8001abc:	4692      	mov	sl, r2
 8001abe:	0d6d      	lsrs	r5, r5, #21
 8001ac0:	45b9      	cmp	r9, r7
 8001ac2:	d100      	bne.n	8001ac6 <__aeabi_dsub+0x52>
 8001ac4:	e0bf      	b.n	8001c46 <__aeabi_dsub+0x1d2>
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	4661      	mov	r1, ip
 8001aca:	4059      	eors	r1, r3
 8001acc:	464b      	mov	r3, r9
 8001ace:	468c      	mov	ip, r1
 8001ad0:	1aeb      	subs	r3, r5, r3
 8001ad2:	428e      	cmp	r6, r1
 8001ad4:	d075      	beq.n	8001bc2 <__aeabi_dsub+0x14e>
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	dc00      	bgt.n	8001adc <__aeabi_dsub+0x68>
 8001ada:	e2a3      	b.n	8002024 <__aeabi_dsub+0x5b0>
 8001adc:	4649      	mov	r1, r9
 8001ade:	2900      	cmp	r1, #0
 8001ae0:	d100      	bne.n	8001ae4 <__aeabi_dsub+0x70>
 8001ae2:	e0ce      	b.n	8001c82 <__aeabi_dsub+0x20e>
 8001ae4:	42bd      	cmp	r5, r7
 8001ae6:	d100      	bne.n	8001aea <__aeabi_dsub+0x76>
 8001ae8:	e200      	b.n	8001eec <__aeabi_dsub+0x478>
 8001aea:	2701      	movs	r7, #1
 8001aec:	2b38      	cmp	r3, #56	@ 0x38
 8001aee:	dc19      	bgt.n	8001b24 <__aeabi_dsub+0xb0>
 8001af0:	2780      	movs	r7, #128	@ 0x80
 8001af2:	4659      	mov	r1, fp
 8001af4:	043f      	lsls	r7, r7, #16
 8001af6:	4339      	orrs	r1, r7
 8001af8:	468b      	mov	fp, r1
 8001afa:	2b1f      	cmp	r3, #31
 8001afc:	dd00      	ble.n	8001b00 <__aeabi_dsub+0x8c>
 8001afe:	e1fa      	b.n	8001ef6 <__aeabi_dsub+0x482>
 8001b00:	2720      	movs	r7, #32
 8001b02:	1af9      	subs	r1, r7, r3
 8001b04:	468c      	mov	ip, r1
 8001b06:	4659      	mov	r1, fp
 8001b08:	4667      	mov	r7, ip
 8001b0a:	40b9      	lsls	r1, r7
 8001b0c:	000f      	movs	r7, r1
 8001b0e:	0011      	movs	r1, r2
 8001b10:	40d9      	lsrs	r1, r3
 8001b12:	430f      	orrs	r7, r1
 8001b14:	4661      	mov	r1, ip
 8001b16:	408a      	lsls	r2, r1
 8001b18:	1e51      	subs	r1, r2, #1
 8001b1a:	418a      	sbcs	r2, r1
 8001b1c:	4659      	mov	r1, fp
 8001b1e:	40d9      	lsrs	r1, r3
 8001b20:	4317      	orrs	r7, r2
 8001b22:	1a64      	subs	r4, r4, r1
 8001b24:	1bc7      	subs	r7, r0, r7
 8001b26:	42b8      	cmp	r0, r7
 8001b28:	4180      	sbcs	r0, r0
 8001b2a:	4240      	negs	r0, r0
 8001b2c:	1a24      	subs	r4, r4, r0
 8001b2e:	0223      	lsls	r3, r4, #8
 8001b30:	d400      	bmi.n	8001b34 <__aeabi_dsub+0xc0>
 8001b32:	e140      	b.n	8001db6 <__aeabi_dsub+0x342>
 8001b34:	0264      	lsls	r4, r4, #9
 8001b36:	0a64      	lsrs	r4, r4, #9
 8001b38:	2c00      	cmp	r4, #0
 8001b3a:	d100      	bne.n	8001b3e <__aeabi_dsub+0xca>
 8001b3c:	e154      	b.n	8001de8 <__aeabi_dsub+0x374>
 8001b3e:	0020      	movs	r0, r4
 8001b40:	f000 fc52 	bl	80023e8 <__clzsi2>
 8001b44:	0003      	movs	r3, r0
 8001b46:	3b08      	subs	r3, #8
 8001b48:	2120      	movs	r1, #32
 8001b4a:	0038      	movs	r0, r7
 8001b4c:	1aca      	subs	r2, r1, r3
 8001b4e:	40d0      	lsrs	r0, r2
 8001b50:	409c      	lsls	r4, r3
 8001b52:	0002      	movs	r2, r0
 8001b54:	409f      	lsls	r7, r3
 8001b56:	4322      	orrs	r2, r4
 8001b58:	429d      	cmp	r5, r3
 8001b5a:	dd00      	ble.n	8001b5e <__aeabi_dsub+0xea>
 8001b5c:	e1a6      	b.n	8001eac <__aeabi_dsub+0x438>
 8001b5e:	1b58      	subs	r0, r3, r5
 8001b60:	3001      	adds	r0, #1
 8001b62:	1a09      	subs	r1, r1, r0
 8001b64:	003c      	movs	r4, r7
 8001b66:	408f      	lsls	r7, r1
 8001b68:	40c4      	lsrs	r4, r0
 8001b6a:	1e7b      	subs	r3, r7, #1
 8001b6c:	419f      	sbcs	r7, r3
 8001b6e:	0013      	movs	r3, r2
 8001b70:	408b      	lsls	r3, r1
 8001b72:	4327      	orrs	r7, r4
 8001b74:	431f      	orrs	r7, r3
 8001b76:	40c2      	lsrs	r2, r0
 8001b78:	003b      	movs	r3, r7
 8001b7a:	0014      	movs	r4, r2
 8001b7c:	2500      	movs	r5, #0
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	d100      	bne.n	8001b84 <__aeabi_dsub+0x110>
 8001b82:	e1f7      	b.n	8001f74 <__aeabi_dsub+0x500>
 8001b84:	077b      	lsls	r3, r7, #29
 8001b86:	d100      	bne.n	8001b8a <__aeabi_dsub+0x116>
 8001b88:	e377      	b.n	800227a <__aeabi_dsub+0x806>
 8001b8a:	230f      	movs	r3, #15
 8001b8c:	0038      	movs	r0, r7
 8001b8e:	403b      	ands	r3, r7
 8001b90:	2b04      	cmp	r3, #4
 8001b92:	d004      	beq.n	8001b9e <__aeabi_dsub+0x12a>
 8001b94:	1d38      	adds	r0, r7, #4
 8001b96:	42b8      	cmp	r0, r7
 8001b98:	41bf      	sbcs	r7, r7
 8001b9a:	427f      	negs	r7, r7
 8001b9c:	19e4      	adds	r4, r4, r7
 8001b9e:	0223      	lsls	r3, r4, #8
 8001ba0:	d400      	bmi.n	8001ba4 <__aeabi_dsub+0x130>
 8001ba2:	e368      	b.n	8002276 <__aeabi_dsub+0x802>
 8001ba4:	4b8c      	ldr	r3, [pc, #560]	@ (8001dd8 <__aeabi_dsub+0x364>)
 8001ba6:	3501      	adds	r5, #1
 8001ba8:	429d      	cmp	r5, r3
 8001baa:	d100      	bne.n	8001bae <__aeabi_dsub+0x13a>
 8001bac:	e0f4      	b.n	8001d98 <__aeabi_dsub+0x324>
 8001bae:	4b8b      	ldr	r3, [pc, #556]	@ (8001ddc <__aeabi_dsub+0x368>)
 8001bb0:	056d      	lsls	r5, r5, #21
 8001bb2:	401c      	ands	r4, r3
 8001bb4:	0d6d      	lsrs	r5, r5, #21
 8001bb6:	0767      	lsls	r7, r4, #29
 8001bb8:	08c0      	lsrs	r0, r0, #3
 8001bba:	0264      	lsls	r4, r4, #9
 8001bbc:	4307      	orrs	r7, r0
 8001bbe:	0b24      	lsrs	r4, r4, #12
 8001bc0:	e0ec      	b.n	8001d9c <__aeabi_dsub+0x328>
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	dc00      	bgt.n	8001bc8 <__aeabi_dsub+0x154>
 8001bc6:	e329      	b.n	800221c <__aeabi_dsub+0x7a8>
 8001bc8:	4649      	mov	r1, r9
 8001bca:	2900      	cmp	r1, #0
 8001bcc:	d000      	beq.n	8001bd0 <__aeabi_dsub+0x15c>
 8001bce:	e0d6      	b.n	8001d7e <__aeabi_dsub+0x30a>
 8001bd0:	4659      	mov	r1, fp
 8001bd2:	4311      	orrs	r1, r2
 8001bd4:	d100      	bne.n	8001bd8 <__aeabi_dsub+0x164>
 8001bd6:	e12e      	b.n	8001e36 <__aeabi_dsub+0x3c2>
 8001bd8:	1e59      	subs	r1, r3, #1
 8001bda:	2b01      	cmp	r3, #1
 8001bdc:	d100      	bne.n	8001be0 <__aeabi_dsub+0x16c>
 8001bde:	e1e6      	b.n	8001fae <__aeabi_dsub+0x53a>
 8001be0:	42bb      	cmp	r3, r7
 8001be2:	d100      	bne.n	8001be6 <__aeabi_dsub+0x172>
 8001be4:	e182      	b.n	8001eec <__aeabi_dsub+0x478>
 8001be6:	2701      	movs	r7, #1
 8001be8:	000b      	movs	r3, r1
 8001bea:	2938      	cmp	r1, #56	@ 0x38
 8001bec:	dc14      	bgt.n	8001c18 <__aeabi_dsub+0x1a4>
 8001bee:	2b1f      	cmp	r3, #31
 8001bf0:	dd00      	ble.n	8001bf4 <__aeabi_dsub+0x180>
 8001bf2:	e23c      	b.n	800206e <__aeabi_dsub+0x5fa>
 8001bf4:	2720      	movs	r7, #32
 8001bf6:	1af9      	subs	r1, r7, r3
 8001bf8:	468c      	mov	ip, r1
 8001bfa:	4659      	mov	r1, fp
 8001bfc:	4667      	mov	r7, ip
 8001bfe:	40b9      	lsls	r1, r7
 8001c00:	000f      	movs	r7, r1
 8001c02:	0011      	movs	r1, r2
 8001c04:	40d9      	lsrs	r1, r3
 8001c06:	430f      	orrs	r7, r1
 8001c08:	4661      	mov	r1, ip
 8001c0a:	408a      	lsls	r2, r1
 8001c0c:	1e51      	subs	r1, r2, #1
 8001c0e:	418a      	sbcs	r2, r1
 8001c10:	4659      	mov	r1, fp
 8001c12:	40d9      	lsrs	r1, r3
 8001c14:	4317      	orrs	r7, r2
 8001c16:	1864      	adds	r4, r4, r1
 8001c18:	183f      	adds	r7, r7, r0
 8001c1a:	4287      	cmp	r7, r0
 8001c1c:	4180      	sbcs	r0, r0
 8001c1e:	4240      	negs	r0, r0
 8001c20:	1824      	adds	r4, r4, r0
 8001c22:	0223      	lsls	r3, r4, #8
 8001c24:	d400      	bmi.n	8001c28 <__aeabi_dsub+0x1b4>
 8001c26:	e0c6      	b.n	8001db6 <__aeabi_dsub+0x342>
 8001c28:	4b6b      	ldr	r3, [pc, #428]	@ (8001dd8 <__aeabi_dsub+0x364>)
 8001c2a:	3501      	adds	r5, #1
 8001c2c:	429d      	cmp	r5, r3
 8001c2e:	d100      	bne.n	8001c32 <__aeabi_dsub+0x1be>
 8001c30:	e0b2      	b.n	8001d98 <__aeabi_dsub+0x324>
 8001c32:	2101      	movs	r1, #1
 8001c34:	4b69      	ldr	r3, [pc, #420]	@ (8001ddc <__aeabi_dsub+0x368>)
 8001c36:	087a      	lsrs	r2, r7, #1
 8001c38:	401c      	ands	r4, r3
 8001c3a:	4039      	ands	r1, r7
 8001c3c:	430a      	orrs	r2, r1
 8001c3e:	07e7      	lsls	r7, r4, #31
 8001c40:	4317      	orrs	r7, r2
 8001c42:	0864      	lsrs	r4, r4, #1
 8001c44:	e79e      	b.n	8001b84 <__aeabi_dsub+0x110>
 8001c46:	4b66      	ldr	r3, [pc, #408]	@ (8001de0 <__aeabi_dsub+0x36c>)
 8001c48:	4311      	orrs	r1, r2
 8001c4a:	468a      	mov	sl, r1
 8001c4c:	18eb      	adds	r3, r5, r3
 8001c4e:	2900      	cmp	r1, #0
 8001c50:	d028      	beq.n	8001ca4 <__aeabi_dsub+0x230>
 8001c52:	4566      	cmp	r6, ip
 8001c54:	d02c      	beq.n	8001cb0 <__aeabi_dsub+0x23c>
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d05b      	beq.n	8001d12 <__aeabi_dsub+0x29e>
 8001c5a:	2d00      	cmp	r5, #0
 8001c5c:	d100      	bne.n	8001c60 <__aeabi_dsub+0x1ec>
 8001c5e:	e12c      	b.n	8001eba <__aeabi_dsub+0x446>
 8001c60:	465b      	mov	r3, fp
 8001c62:	4666      	mov	r6, ip
 8001c64:	075f      	lsls	r7, r3, #29
 8001c66:	08d2      	lsrs	r2, r2, #3
 8001c68:	4317      	orrs	r7, r2
 8001c6a:	08dd      	lsrs	r5, r3, #3
 8001c6c:	003b      	movs	r3, r7
 8001c6e:	432b      	orrs	r3, r5
 8001c70:	d100      	bne.n	8001c74 <__aeabi_dsub+0x200>
 8001c72:	e0e2      	b.n	8001e3a <__aeabi_dsub+0x3c6>
 8001c74:	2480      	movs	r4, #128	@ 0x80
 8001c76:	0324      	lsls	r4, r4, #12
 8001c78:	432c      	orrs	r4, r5
 8001c7a:	0324      	lsls	r4, r4, #12
 8001c7c:	4d56      	ldr	r5, [pc, #344]	@ (8001dd8 <__aeabi_dsub+0x364>)
 8001c7e:	0b24      	lsrs	r4, r4, #12
 8001c80:	e08c      	b.n	8001d9c <__aeabi_dsub+0x328>
 8001c82:	4659      	mov	r1, fp
 8001c84:	4311      	orrs	r1, r2
 8001c86:	d100      	bne.n	8001c8a <__aeabi_dsub+0x216>
 8001c88:	e0d5      	b.n	8001e36 <__aeabi_dsub+0x3c2>
 8001c8a:	1e59      	subs	r1, r3, #1
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d100      	bne.n	8001c92 <__aeabi_dsub+0x21e>
 8001c90:	e1b9      	b.n	8002006 <__aeabi_dsub+0x592>
 8001c92:	42bb      	cmp	r3, r7
 8001c94:	d100      	bne.n	8001c98 <__aeabi_dsub+0x224>
 8001c96:	e1b1      	b.n	8001ffc <__aeabi_dsub+0x588>
 8001c98:	2701      	movs	r7, #1
 8001c9a:	000b      	movs	r3, r1
 8001c9c:	2938      	cmp	r1, #56	@ 0x38
 8001c9e:	dd00      	ble.n	8001ca2 <__aeabi_dsub+0x22e>
 8001ca0:	e740      	b.n	8001b24 <__aeabi_dsub+0xb0>
 8001ca2:	e72a      	b.n	8001afa <__aeabi_dsub+0x86>
 8001ca4:	4661      	mov	r1, ip
 8001ca6:	2701      	movs	r7, #1
 8001ca8:	4079      	eors	r1, r7
 8001caa:	468c      	mov	ip, r1
 8001cac:	4566      	cmp	r6, ip
 8001cae:	d1d2      	bne.n	8001c56 <__aeabi_dsub+0x1e2>
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d100      	bne.n	8001cb6 <__aeabi_dsub+0x242>
 8001cb4:	e0c5      	b.n	8001e42 <__aeabi_dsub+0x3ce>
 8001cb6:	2d00      	cmp	r5, #0
 8001cb8:	d000      	beq.n	8001cbc <__aeabi_dsub+0x248>
 8001cba:	e155      	b.n	8001f68 <__aeabi_dsub+0x4f4>
 8001cbc:	464b      	mov	r3, r9
 8001cbe:	0025      	movs	r5, r4
 8001cc0:	4305      	orrs	r5, r0
 8001cc2:	d100      	bne.n	8001cc6 <__aeabi_dsub+0x252>
 8001cc4:	e212      	b.n	80020ec <__aeabi_dsub+0x678>
 8001cc6:	1e59      	subs	r1, r3, #1
 8001cc8:	468c      	mov	ip, r1
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d100      	bne.n	8001cd0 <__aeabi_dsub+0x25c>
 8001cce:	e249      	b.n	8002164 <__aeabi_dsub+0x6f0>
 8001cd0:	4d41      	ldr	r5, [pc, #260]	@ (8001dd8 <__aeabi_dsub+0x364>)
 8001cd2:	42ab      	cmp	r3, r5
 8001cd4:	d100      	bne.n	8001cd8 <__aeabi_dsub+0x264>
 8001cd6:	e28f      	b.n	80021f8 <__aeabi_dsub+0x784>
 8001cd8:	2701      	movs	r7, #1
 8001cda:	2938      	cmp	r1, #56	@ 0x38
 8001cdc:	dc11      	bgt.n	8001d02 <__aeabi_dsub+0x28e>
 8001cde:	4663      	mov	r3, ip
 8001ce0:	2b1f      	cmp	r3, #31
 8001ce2:	dd00      	ble.n	8001ce6 <__aeabi_dsub+0x272>
 8001ce4:	e25b      	b.n	800219e <__aeabi_dsub+0x72a>
 8001ce6:	4661      	mov	r1, ip
 8001ce8:	2320      	movs	r3, #32
 8001cea:	0027      	movs	r7, r4
 8001cec:	1a5b      	subs	r3, r3, r1
 8001cee:	0005      	movs	r5, r0
 8001cf0:	4098      	lsls	r0, r3
 8001cf2:	409f      	lsls	r7, r3
 8001cf4:	40cd      	lsrs	r5, r1
 8001cf6:	1e43      	subs	r3, r0, #1
 8001cf8:	4198      	sbcs	r0, r3
 8001cfa:	40cc      	lsrs	r4, r1
 8001cfc:	432f      	orrs	r7, r5
 8001cfe:	4307      	orrs	r7, r0
 8001d00:	44a3      	add	fp, r4
 8001d02:	18bf      	adds	r7, r7, r2
 8001d04:	4297      	cmp	r7, r2
 8001d06:	4192      	sbcs	r2, r2
 8001d08:	4252      	negs	r2, r2
 8001d0a:	445a      	add	r2, fp
 8001d0c:	0014      	movs	r4, r2
 8001d0e:	464d      	mov	r5, r9
 8001d10:	e787      	b.n	8001c22 <__aeabi_dsub+0x1ae>
 8001d12:	4f34      	ldr	r7, [pc, #208]	@ (8001de4 <__aeabi_dsub+0x370>)
 8001d14:	1c6b      	adds	r3, r5, #1
 8001d16:	423b      	tst	r3, r7
 8001d18:	d000      	beq.n	8001d1c <__aeabi_dsub+0x2a8>
 8001d1a:	e0b6      	b.n	8001e8a <__aeabi_dsub+0x416>
 8001d1c:	4659      	mov	r1, fp
 8001d1e:	0023      	movs	r3, r4
 8001d20:	4311      	orrs	r1, r2
 8001d22:	000f      	movs	r7, r1
 8001d24:	4303      	orrs	r3, r0
 8001d26:	2d00      	cmp	r5, #0
 8001d28:	d000      	beq.n	8001d2c <__aeabi_dsub+0x2b8>
 8001d2a:	e126      	b.n	8001f7a <__aeabi_dsub+0x506>
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d100      	bne.n	8001d32 <__aeabi_dsub+0x2be>
 8001d30:	e1c0      	b.n	80020b4 <__aeabi_dsub+0x640>
 8001d32:	2900      	cmp	r1, #0
 8001d34:	d100      	bne.n	8001d38 <__aeabi_dsub+0x2c4>
 8001d36:	e0a1      	b.n	8001e7c <__aeabi_dsub+0x408>
 8001d38:	1a83      	subs	r3, r0, r2
 8001d3a:	4698      	mov	r8, r3
 8001d3c:	465b      	mov	r3, fp
 8001d3e:	4540      	cmp	r0, r8
 8001d40:	41ad      	sbcs	r5, r5
 8001d42:	1ae3      	subs	r3, r4, r3
 8001d44:	426d      	negs	r5, r5
 8001d46:	1b5b      	subs	r3, r3, r5
 8001d48:	2580      	movs	r5, #128	@ 0x80
 8001d4a:	042d      	lsls	r5, r5, #16
 8001d4c:	422b      	tst	r3, r5
 8001d4e:	d100      	bne.n	8001d52 <__aeabi_dsub+0x2de>
 8001d50:	e14b      	b.n	8001fea <__aeabi_dsub+0x576>
 8001d52:	465b      	mov	r3, fp
 8001d54:	1a10      	subs	r0, r2, r0
 8001d56:	4282      	cmp	r2, r0
 8001d58:	4192      	sbcs	r2, r2
 8001d5a:	1b1c      	subs	r4, r3, r4
 8001d5c:	0007      	movs	r7, r0
 8001d5e:	2601      	movs	r6, #1
 8001d60:	4663      	mov	r3, ip
 8001d62:	4252      	negs	r2, r2
 8001d64:	1aa4      	subs	r4, r4, r2
 8001d66:	4327      	orrs	r7, r4
 8001d68:	401e      	ands	r6, r3
 8001d6a:	2f00      	cmp	r7, #0
 8001d6c:	d100      	bne.n	8001d70 <__aeabi_dsub+0x2fc>
 8001d6e:	e142      	b.n	8001ff6 <__aeabi_dsub+0x582>
 8001d70:	422c      	tst	r4, r5
 8001d72:	d100      	bne.n	8001d76 <__aeabi_dsub+0x302>
 8001d74:	e26d      	b.n	8002252 <__aeabi_dsub+0x7de>
 8001d76:	4b19      	ldr	r3, [pc, #100]	@ (8001ddc <__aeabi_dsub+0x368>)
 8001d78:	2501      	movs	r5, #1
 8001d7a:	401c      	ands	r4, r3
 8001d7c:	e71b      	b.n	8001bb6 <__aeabi_dsub+0x142>
 8001d7e:	42bd      	cmp	r5, r7
 8001d80:	d100      	bne.n	8001d84 <__aeabi_dsub+0x310>
 8001d82:	e13b      	b.n	8001ffc <__aeabi_dsub+0x588>
 8001d84:	2701      	movs	r7, #1
 8001d86:	2b38      	cmp	r3, #56	@ 0x38
 8001d88:	dd00      	ble.n	8001d8c <__aeabi_dsub+0x318>
 8001d8a:	e745      	b.n	8001c18 <__aeabi_dsub+0x1a4>
 8001d8c:	2780      	movs	r7, #128	@ 0x80
 8001d8e:	4659      	mov	r1, fp
 8001d90:	043f      	lsls	r7, r7, #16
 8001d92:	4339      	orrs	r1, r7
 8001d94:	468b      	mov	fp, r1
 8001d96:	e72a      	b.n	8001bee <__aeabi_dsub+0x17a>
 8001d98:	2400      	movs	r4, #0
 8001d9a:	2700      	movs	r7, #0
 8001d9c:	052d      	lsls	r5, r5, #20
 8001d9e:	4325      	orrs	r5, r4
 8001da0:	07f6      	lsls	r6, r6, #31
 8001da2:	4335      	orrs	r5, r6
 8001da4:	0038      	movs	r0, r7
 8001da6:	0029      	movs	r1, r5
 8001da8:	b003      	add	sp, #12
 8001daa:	bcf0      	pop	{r4, r5, r6, r7}
 8001dac:	46bb      	mov	fp, r7
 8001dae:	46b2      	mov	sl, r6
 8001db0:	46a9      	mov	r9, r5
 8001db2:	46a0      	mov	r8, r4
 8001db4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001db6:	077b      	lsls	r3, r7, #29
 8001db8:	d004      	beq.n	8001dc4 <__aeabi_dsub+0x350>
 8001dba:	230f      	movs	r3, #15
 8001dbc:	403b      	ands	r3, r7
 8001dbe:	2b04      	cmp	r3, #4
 8001dc0:	d000      	beq.n	8001dc4 <__aeabi_dsub+0x350>
 8001dc2:	e6e7      	b.n	8001b94 <__aeabi_dsub+0x120>
 8001dc4:	002b      	movs	r3, r5
 8001dc6:	08f8      	lsrs	r0, r7, #3
 8001dc8:	4a03      	ldr	r2, [pc, #12]	@ (8001dd8 <__aeabi_dsub+0x364>)
 8001dca:	0767      	lsls	r7, r4, #29
 8001dcc:	4307      	orrs	r7, r0
 8001dce:	08e5      	lsrs	r5, r4, #3
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d100      	bne.n	8001dd6 <__aeabi_dsub+0x362>
 8001dd4:	e74a      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 8001dd6:	e0a5      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 8001dd8:	000007ff 	.word	0x000007ff
 8001ddc:	ff7fffff 	.word	0xff7fffff
 8001de0:	fffff801 	.word	0xfffff801
 8001de4:	000007fe 	.word	0x000007fe
 8001de8:	0038      	movs	r0, r7
 8001dea:	f000 fafd 	bl	80023e8 <__clzsi2>
 8001dee:	0003      	movs	r3, r0
 8001df0:	3318      	adds	r3, #24
 8001df2:	2b1f      	cmp	r3, #31
 8001df4:	dc00      	bgt.n	8001df8 <__aeabi_dsub+0x384>
 8001df6:	e6a7      	b.n	8001b48 <__aeabi_dsub+0xd4>
 8001df8:	003a      	movs	r2, r7
 8001dfa:	3808      	subs	r0, #8
 8001dfc:	4082      	lsls	r2, r0
 8001dfe:	429d      	cmp	r5, r3
 8001e00:	dd00      	ble.n	8001e04 <__aeabi_dsub+0x390>
 8001e02:	e08a      	b.n	8001f1a <__aeabi_dsub+0x4a6>
 8001e04:	1b5b      	subs	r3, r3, r5
 8001e06:	1c58      	adds	r0, r3, #1
 8001e08:	281f      	cmp	r0, #31
 8001e0a:	dc00      	bgt.n	8001e0e <__aeabi_dsub+0x39a>
 8001e0c:	e1d8      	b.n	80021c0 <__aeabi_dsub+0x74c>
 8001e0e:	0017      	movs	r7, r2
 8001e10:	3b1f      	subs	r3, #31
 8001e12:	40df      	lsrs	r7, r3
 8001e14:	2820      	cmp	r0, #32
 8001e16:	d005      	beq.n	8001e24 <__aeabi_dsub+0x3b0>
 8001e18:	2340      	movs	r3, #64	@ 0x40
 8001e1a:	1a1b      	subs	r3, r3, r0
 8001e1c:	409a      	lsls	r2, r3
 8001e1e:	1e53      	subs	r3, r2, #1
 8001e20:	419a      	sbcs	r2, r3
 8001e22:	4317      	orrs	r7, r2
 8001e24:	2500      	movs	r5, #0
 8001e26:	2f00      	cmp	r7, #0
 8001e28:	d100      	bne.n	8001e2c <__aeabi_dsub+0x3b8>
 8001e2a:	e0e5      	b.n	8001ff8 <__aeabi_dsub+0x584>
 8001e2c:	077b      	lsls	r3, r7, #29
 8001e2e:	d000      	beq.n	8001e32 <__aeabi_dsub+0x3be>
 8001e30:	e6ab      	b.n	8001b8a <__aeabi_dsub+0x116>
 8001e32:	002c      	movs	r4, r5
 8001e34:	e7c6      	b.n	8001dc4 <__aeabi_dsub+0x350>
 8001e36:	08c0      	lsrs	r0, r0, #3
 8001e38:	e7c6      	b.n	8001dc8 <__aeabi_dsub+0x354>
 8001e3a:	2700      	movs	r7, #0
 8001e3c:	2400      	movs	r4, #0
 8001e3e:	4dd1      	ldr	r5, [pc, #836]	@ (8002184 <__aeabi_dsub+0x710>)
 8001e40:	e7ac      	b.n	8001d9c <__aeabi_dsub+0x328>
 8001e42:	4fd1      	ldr	r7, [pc, #836]	@ (8002188 <__aeabi_dsub+0x714>)
 8001e44:	1c6b      	adds	r3, r5, #1
 8001e46:	423b      	tst	r3, r7
 8001e48:	d171      	bne.n	8001f2e <__aeabi_dsub+0x4ba>
 8001e4a:	0023      	movs	r3, r4
 8001e4c:	4303      	orrs	r3, r0
 8001e4e:	2d00      	cmp	r5, #0
 8001e50:	d000      	beq.n	8001e54 <__aeabi_dsub+0x3e0>
 8001e52:	e14e      	b.n	80020f2 <__aeabi_dsub+0x67e>
 8001e54:	4657      	mov	r7, sl
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d100      	bne.n	8001e5c <__aeabi_dsub+0x3e8>
 8001e5a:	e1b5      	b.n	80021c8 <__aeabi_dsub+0x754>
 8001e5c:	2f00      	cmp	r7, #0
 8001e5e:	d00d      	beq.n	8001e7c <__aeabi_dsub+0x408>
 8001e60:	1883      	adds	r3, r0, r2
 8001e62:	4283      	cmp	r3, r0
 8001e64:	4180      	sbcs	r0, r0
 8001e66:	445c      	add	r4, fp
 8001e68:	4240      	negs	r0, r0
 8001e6a:	1824      	adds	r4, r4, r0
 8001e6c:	0222      	lsls	r2, r4, #8
 8001e6e:	d500      	bpl.n	8001e72 <__aeabi_dsub+0x3fe>
 8001e70:	e1c8      	b.n	8002204 <__aeabi_dsub+0x790>
 8001e72:	001f      	movs	r7, r3
 8001e74:	4698      	mov	r8, r3
 8001e76:	4327      	orrs	r7, r4
 8001e78:	d100      	bne.n	8001e7c <__aeabi_dsub+0x408>
 8001e7a:	e0bc      	b.n	8001ff6 <__aeabi_dsub+0x582>
 8001e7c:	4643      	mov	r3, r8
 8001e7e:	0767      	lsls	r7, r4, #29
 8001e80:	08db      	lsrs	r3, r3, #3
 8001e82:	431f      	orrs	r7, r3
 8001e84:	08e5      	lsrs	r5, r4, #3
 8001e86:	2300      	movs	r3, #0
 8001e88:	e04c      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 8001e8a:	1a83      	subs	r3, r0, r2
 8001e8c:	4698      	mov	r8, r3
 8001e8e:	465b      	mov	r3, fp
 8001e90:	4540      	cmp	r0, r8
 8001e92:	41bf      	sbcs	r7, r7
 8001e94:	1ae3      	subs	r3, r4, r3
 8001e96:	427f      	negs	r7, r7
 8001e98:	1bdb      	subs	r3, r3, r7
 8001e9a:	021f      	lsls	r7, r3, #8
 8001e9c:	d47c      	bmi.n	8001f98 <__aeabi_dsub+0x524>
 8001e9e:	4647      	mov	r7, r8
 8001ea0:	431f      	orrs	r7, r3
 8001ea2:	d100      	bne.n	8001ea6 <__aeabi_dsub+0x432>
 8001ea4:	e0a6      	b.n	8001ff4 <__aeabi_dsub+0x580>
 8001ea6:	001c      	movs	r4, r3
 8001ea8:	4647      	mov	r7, r8
 8001eaa:	e645      	b.n	8001b38 <__aeabi_dsub+0xc4>
 8001eac:	4cb7      	ldr	r4, [pc, #732]	@ (800218c <__aeabi_dsub+0x718>)
 8001eae:	1aed      	subs	r5, r5, r3
 8001eb0:	4014      	ands	r4, r2
 8001eb2:	077b      	lsls	r3, r7, #29
 8001eb4:	d000      	beq.n	8001eb8 <__aeabi_dsub+0x444>
 8001eb6:	e780      	b.n	8001dba <__aeabi_dsub+0x346>
 8001eb8:	e784      	b.n	8001dc4 <__aeabi_dsub+0x350>
 8001eba:	464b      	mov	r3, r9
 8001ebc:	0025      	movs	r5, r4
 8001ebe:	4305      	orrs	r5, r0
 8001ec0:	d066      	beq.n	8001f90 <__aeabi_dsub+0x51c>
 8001ec2:	1e5f      	subs	r7, r3, #1
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d100      	bne.n	8001eca <__aeabi_dsub+0x456>
 8001ec8:	e0fc      	b.n	80020c4 <__aeabi_dsub+0x650>
 8001eca:	4dae      	ldr	r5, [pc, #696]	@ (8002184 <__aeabi_dsub+0x710>)
 8001ecc:	42ab      	cmp	r3, r5
 8001ece:	d100      	bne.n	8001ed2 <__aeabi_dsub+0x45e>
 8001ed0:	e15e      	b.n	8002190 <__aeabi_dsub+0x71c>
 8001ed2:	4666      	mov	r6, ip
 8001ed4:	2f38      	cmp	r7, #56	@ 0x38
 8001ed6:	dc00      	bgt.n	8001eda <__aeabi_dsub+0x466>
 8001ed8:	e0b4      	b.n	8002044 <__aeabi_dsub+0x5d0>
 8001eda:	2001      	movs	r0, #1
 8001edc:	1a17      	subs	r7, r2, r0
 8001ede:	42ba      	cmp	r2, r7
 8001ee0:	4192      	sbcs	r2, r2
 8001ee2:	465b      	mov	r3, fp
 8001ee4:	4252      	negs	r2, r2
 8001ee6:	464d      	mov	r5, r9
 8001ee8:	1a9c      	subs	r4, r3, r2
 8001eea:	e620      	b.n	8001b2e <__aeabi_dsub+0xba>
 8001eec:	0767      	lsls	r7, r4, #29
 8001eee:	08c0      	lsrs	r0, r0, #3
 8001ef0:	4307      	orrs	r7, r0
 8001ef2:	08e5      	lsrs	r5, r4, #3
 8001ef4:	e6ba      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 8001ef6:	001f      	movs	r7, r3
 8001ef8:	4659      	mov	r1, fp
 8001efa:	3f20      	subs	r7, #32
 8001efc:	40f9      	lsrs	r1, r7
 8001efe:	000f      	movs	r7, r1
 8001f00:	2b20      	cmp	r3, #32
 8001f02:	d005      	beq.n	8001f10 <__aeabi_dsub+0x49c>
 8001f04:	2140      	movs	r1, #64	@ 0x40
 8001f06:	1acb      	subs	r3, r1, r3
 8001f08:	4659      	mov	r1, fp
 8001f0a:	4099      	lsls	r1, r3
 8001f0c:	430a      	orrs	r2, r1
 8001f0e:	4692      	mov	sl, r2
 8001f10:	4653      	mov	r3, sl
 8001f12:	1e5a      	subs	r2, r3, #1
 8001f14:	4193      	sbcs	r3, r2
 8001f16:	431f      	orrs	r7, r3
 8001f18:	e604      	b.n	8001b24 <__aeabi_dsub+0xb0>
 8001f1a:	1aeb      	subs	r3, r5, r3
 8001f1c:	4d9b      	ldr	r5, [pc, #620]	@ (800218c <__aeabi_dsub+0x718>)
 8001f1e:	4015      	ands	r5, r2
 8001f20:	076f      	lsls	r7, r5, #29
 8001f22:	08ed      	lsrs	r5, r5, #3
 8001f24:	032c      	lsls	r4, r5, #12
 8001f26:	055d      	lsls	r5, r3, #21
 8001f28:	0b24      	lsrs	r4, r4, #12
 8001f2a:	0d6d      	lsrs	r5, r5, #21
 8001f2c:	e736      	b.n	8001d9c <__aeabi_dsub+0x328>
 8001f2e:	4d95      	ldr	r5, [pc, #596]	@ (8002184 <__aeabi_dsub+0x710>)
 8001f30:	42ab      	cmp	r3, r5
 8001f32:	d100      	bne.n	8001f36 <__aeabi_dsub+0x4c2>
 8001f34:	e0d6      	b.n	80020e4 <__aeabi_dsub+0x670>
 8001f36:	1882      	adds	r2, r0, r2
 8001f38:	0021      	movs	r1, r4
 8001f3a:	4282      	cmp	r2, r0
 8001f3c:	4180      	sbcs	r0, r0
 8001f3e:	4459      	add	r1, fp
 8001f40:	4240      	negs	r0, r0
 8001f42:	1808      	adds	r0, r1, r0
 8001f44:	07c7      	lsls	r7, r0, #31
 8001f46:	0852      	lsrs	r2, r2, #1
 8001f48:	4317      	orrs	r7, r2
 8001f4a:	0844      	lsrs	r4, r0, #1
 8001f4c:	0752      	lsls	r2, r2, #29
 8001f4e:	d400      	bmi.n	8001f52 <__aeabi_dsub+0x4de>
 8001f50:	e185      	b.n	800225e <__aeabi_dsub+0x7ea>
 8001f52:	220f      	movs	r2, #15
 8001f54:	001d      	movs	r5, r3
 8001f56:	403a      	ands	r2, r7
 8001f58:	2a04      	cmp	r2, #4
 8001f5a:	d000      	beq.n	8001f5e <__aeabi_dsub+0x4ea>
 8001f5c:	e61a      	b.n	8001b94 <__aeabi_dsub+0x120>
 8001f5e:	08ff      	lsrs	r7, r7, #3
 8001f60:	0764      	lsls	r4, r4, #29
 8001f62:	4327      	orrs	r7, r4
 8001f64:	0905      	lsrs	r5, r0, #4
 8001f66:	e7dd      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 8001f68:	465b      	mov	r3, fp
 8001f6a:	08d2      	lsrs	r2, r2, #3
 8001f6c:	075f      	lsls	r7, r3, #29
 8001f6e:	4317      	orrs	r7, r2
 8001f70:	08dd      	lsrs	r5, r3, #3
 8001f72:	e67b      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 8001f74:	2700      	movs	r7, #0
 8001f76:	2400      	movs	r4, #0
 8001f78:	e710      	b.n	8001d9c <__aeabi_dsub+0x328>
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d000      	beq.n	8001f80 <__aeabi_dsub+0x50c>
 8001f7e:	e0d6      	b.n	800212e <__aeabi_dsub+0x6ba>
 8001f80:	2900      	cmp	r1, #0
 8001f82:	d000      	beq.n	8001f86 <__aeabi_dsub+0x512>
 8001f84:	e12f      	b.n	80021e6 <__aeabi_dsub+0x772>
 8001f86:	2480      	movs	r4, #128	@ 0x80
 8001f88:	2600      	movs	r6, #0
 8001f8a:	4d7e      	ldr	r5, [pc, #504]	@ (8002184 <__aeabi_dsub+0x710>)
 8001f8c:	0324      	lsls	r4, r4, #12
 8001f8e:	e705      	b.n	8001d9c <__aeabi_dsub+0x328>
 8001f90:	4666      	mov	r6, ip
 8001f92:	465c      	mov	r4, fp
 8001f94:	08d0      	lsrs	r0, r2, #3
 8001f96:	e717      	b.n	8001dc8 <__aeabi_dsub+0x354>
 8001f98:	465b      	mov	r3, fp
 8001f9a:	1a17      	subs	r7, r2, r0
 8001f9c:	42ba      	cmp	r2, r7
 8001f9e:	4192      	sbcs	r2, r2
 8001fa0:	1b1c      	subs	r4, r3, r4
 8001fa2:	2601      	movs	r6, #1
 8001fa4:	4663      	mov	r3, ip
 8001fa6:	4252      	negs	r2, r2
 8001fa8:	1aa4      	subs	r4, r4, r2
 8001faa:	401e      	ands	r6, r3
 8001fac:	e5c4      	b.n	8001b38 <__aeabi_dsub+0xc4>
 8001fae:	1883      	adds	r3, r0, r2
 8001fb0:	4283      	cmp	r3, r0
 8001fb2:	4180      	sbcs	r0, r0
 8001fb4:	445c      	add	r4, fp
 8001fb6:	4240      	negs	r0, r0
 8001fb8:	1825      	adds	r5, r4, r0
 8001fba:	022a      	lsls	r2, r5, #8
 8001fbc:	d400      	bmi.n	8001fc0 <__aeabi_dsub+0x54c>
 8001fbe:	e0da      	b.n	8002176 <__aeabi_dsub+0x702>
 8001fc0:	4a72      	ldr	r2, [pc, #456]	@ (800218c <__aeabi_dsub+0x718>)
 8001fc2:	085b      	lsrs	r3, r3, #1
 8001fc4:	4015      	ands	r5, r2
 8001fc6:	07ea      	lsls	r2, r5, #31
 8001fc8:	431a      	orrs	r2, r3
 8001fca:	0869      	lsrs	r1, r5, #1
 8001fcc:	075b      	lsls	r3, r3, #29
 8001fce:	d400      	bmi.n	8001fd2 <__aeabi_dsub+0x55e>
 8001fd0:	e14a      	b.n	8002268 <__aeabi_dsub+0x7f4>
 8001fd2:	230f      	movs	r3, #15
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	2b04      	cmp	r3, #4
 8001fd8:	d100      	bne.n	8001fdc <__aeabi_dsub+0x568>
 8001fda:	e0fc      	b.n	80021d6 <__aeabi_dsub+0x762>
 8001fdc:	1d17      	adds	r7, r2, #4
 8001fde:	4297      	cmp	r7, r2
 8001fe0:	41a4      	sbcs	r4, r4
 8001fe2:	4264      	negs	r4, r4
 8001fe4:	2502      	movs	r5, #2
 8001fe6:	1864      	adds	r4, r4, r1
 8001fe8:	e6ec      	b.n	8001dc4 <__aeabi_dsub+0x350>
 8001fea:	4647      	mov	r7, r8
 8001fec:	001c      	movs	r4, r3
 8001fee:	431f      	orrs	r7, r3
 8001ff0:	d000      	beq.n	8001ff4 <__aeabi_dsub+0x580>
 8001ff2:	e743      	b.n	8001e7c <__aeabi_dsub+0x408>
 8001ff4:	2600      	movs	r6, #0
 8001ff6:	2500      	movs	r5, #0
 8001ff8:	2400      	movs	r4, #0
 8001ffa:	e6cf      	b.n	8001d9c <__aeabi_dsub+0x328>
 8001ffc:	08c0      	lsrs	r0, r0, #3
 8001ffe:	0767      	lsls	r7, r4, #29
 8002000:	4307      	orrs	r7, r0
 8002002:	08e5      	lsrs	r5, r4, #3
 8002004:	e632      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 8002006:	1a87      	subs	r7, r0, r2
 8002008:	465b      	mov	r3, fp
 800200a:	42b8      	cmp	r0, r7
 800200c:	4180      	sbcs	r0, r0
 800200e:	1ae4      	subs	r4, r4, r3
 8002010:	4240      	negs	r0, r0
 8002012:	1a24      	subs	r4, r4, r0
 8002014:	0223      	lsls	r3, r4, #8
 8002016:	d428      	bmi.n	800206a <__aeabi_dsub+0x5f6>
 8002018:	0763      	lsls	r3, r4, #29
 800201a:	08ff      	lsrs	r7, r7, #3
 800201c:	431f      	orrs	r7, r3
 800201e:	08e5      	lsrs	r5, r4, #3
 8002020:	2301      	movs	r3, #1
 8002022:	e77f      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 8002024:	2b00      	cmp	r3, #0
 8002026:	d100      	bne.n	800202a <__aeabi_dsub+0x5b6>
 8002028:	e673      	b.n	8001d12 <__aeabi_dsub+0x29e>
 800202a:	464b      	mov	r3, r9
 800202c:	1b5f      	subs	r7, r3, r5
 800202e:	003b      	movs	r3, r7
 8002030:	2d00      	cmp	r5, #0
 8002032:	d100      	bne.n	8002036 <__aeabi_dsub+0x5c2>
 8002034:	e742      	b.n	8001ebc <__aeabi_dsub+0x448>
 8002036:	2f38      	cmp	r7, #56	@ 0x38
 8002038:	dd00      	ble.n	800203c <__aeabi_dsub+0x5c8>
 800203a:	e0ec      	b.n	8002216 <__aeabi_dsub+0x7a2>
 800203c:	2380      	movs	r3, #128	@ 0x80
 800203e:	000e      	movs	r6, r1
 8002040:	041b      	lsls	r3, r3, #16
 8002042:	431c      	orrs	r4, r3
 8002044:	2f1f      	cmp	r7, #31
 8002046:	dc25      	bgt.n	8002094 <__aeabi_dsub+0x620>
 8002048:	2520      	movs	r5, #32
 800204a:	0023      	movs	r3, r4
 800204c:	1bed      	subs	r5, r5, r7
 800204e:	0001      	movs	r1, r0
 8002050:	40a8      	lsls	r0, r5
 8002052:	40ab      	lsls	r3, r5
 8002054:	40f9      	lsrs	r1, r7
 8002056:	1e45      	subs	r5, r0, #1
 8002058:	41a8      	sbcs	r0, r5
 800205a:	430b      	orrs	r3, r1
 800205c:	40fc      	lsrs	r4, r7
 800205e:	4318      	orrs	r0, r3
 8002060:	465b      	mov	r3, fp
 8002062:	1b1b      	subs	r3, r3, r4
 8002064:	469b      	mov	fp, r3
 8002066:	e739      	b.n	8001edc <__aeabi_dsub+0x468>
 8002068:	4666      	mov	r6, ip
 800206a:	2501      	movs	r5, #1
 800206c:	e562      	b.n	8001b34 <__aeabi_dsub+0xc0>
 800206e:	001f      	movs	r7, r3
 8002070:	4659      	mov	r1, fp
 8002072:	3f20      	subs	r7, #32
 8002074:	40f9      	lsrs	r1, r7
 8002076:	468c      	mov	ip, r1
 8002078:	2b20      	cmp	r3, #32
 800207a:	d005      	beq.n	8002088 <__aeabi_dsub+0x614>
 800207c:	2740      	movs	r7, #64	@ 0x40
 800207e:	4659      	mov	r1, fp
 8002080:	1afb      	subs	r3, r7, r3
 8002082:	4099      	lsls	r1, r3
 8002084:	430a      	orrs	r2, r1
 8002086:	4692      	mov	sl, r2
 8002088:	4657      	mov	r7, sl
 800208a:	1e7b      	subs	r3, r7, #1
 800208c:	419f      	sbcs	r7, r3
 800208e:	4663      	mov	r3, ip
 8002090:	431f      	orrs	r7, r3
 8002092:	e5c1      	b.n	8001c18 <__aeabi_dsub+0x1a4>
 8002094:	003b      	movs	r3, r7
 8002096:	0025      	movs	r5, r4
 8002098:	3b20      	subs	r3, #32
 800209a:	40dd      	lsrs	r5, r3
 800209c:	2f20      	cmp	r7, #32
 800209e:	d004      	beq.n	80020aa <__aeabi_dsub+0x636>
 80020a0:	2340      	movs	r3, #64	@ 0x40
 80020a2:	1bdb      	subs	r3, r3, r7
 80020a4:	409c      	lsls	r4, r3
 80020a6:	4320      	orrs	r0, r4
 80020a8:	4680      	mov	r8, r0
 80020aa:	4640      	mov	r0, r8
 80020ac:	1e43      	subs	r3, r0, #1
 80020ae:	4198      	sbcs	r0, r3
 80020b0:	4328      	orrs	r0, r5
 80020b2:	e713      	b.n	8001edc <__aeabi_dsub+0x468>
 80020b4:	2900      	cmp	r1, #0
 80020b6:	d09d      	beq.n	8001ff4 <__aeabi_dsub+0x580>
 80020b8:	2601      	movs	r6, #1
 80020ba:	4663      	mov	r3, ip
 80020bc:	465c      	mov	r4, fp
 80020be:	4690      	mov	r8, r2
 80020c0:	401e      	ands	r6, r3
 80020c2:	e6db      	b.n	8001e7c <__aeabi_dsub+0x408>
 80020c4:	1a17      	subs	r7, r2, r0
 80020c6:	465b      	mov	r3, fp
 80020c8:	42ba      	cmp	r2, r7
 80020ca:	4192      	sbcs	r2, r2
 80020cc:	1b1c      	subs	r4, r3, r4
 80020ce:	4252      	negs	r2, r2
 80020d0:	1aa4      	subs	r4, r4, r2
 80020d2:	0223      	lsls	r3, r4, #8
 80020d4:	d4c8      	bmi.n	8002068 <__aeabi_dsub+0x5f4>
 80020d6:	0763      	lsls	r3, r4, #29
 80020d8:	08ff      	lsrs	r7, r7, #3
 80020da:	431f      	orrs	r7, r3
 80020dc:	4666      	mov	r6, ip
 80020de:	2301      	movs	r3, #1
 80020e0:	08e5      	lsrs	r5, r4, #3
 80020e2:	e71f      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 80020e4:	001d      	movs	r5, r3
 80020e6:	2400      	movs	r4, #0
 80020e8:	2700      	movs	r7, #0
 80020ea:	e657      	b.n	8001d9c <__aeabi_dsub+0x328>
 80020ec:	465c      	mov	r4, fp
 80020ee:	08d0      	lsrs	r0, r2, #3
 80020f0:	e66a      	b.n	8001dc8 <__aeabi_dsub+0x354>
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d100      	bne.n	80020f8 <__aeabi_dsub+0x684>
 80020f6:	e737      	b.n	8001f68 <__aeabi_dsub+0x4f4>
 80020f8:	4653      	mov	r3, sl
 80020fa:	08c0      	lsrs	r0, r0, #3
 80020fc:	0767      	lsls	r7, r4, #29
 80020fe:	4307      	orrs	r7, r0
 8002100:	08e5      	lsrs	r5, r4, #3
 8002102:	2b00      	cmp	r3, #0
 8002104:	d100      	bne.n	8002108 <__aeabi_dsub+0x694>
 8002106:	e5b1      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 8002108:	2380      	movs	r3, #128	@ 0x80
 800210a:	031b      	lsls	r3, r3, #12
 800210c:	421d      	tst	r5, r3
 800210e:	d008      	beq.n	8002122 <__aeabi_dsub+0x6ae>
 8002110:	4659      	mov	r1, fp
 8002112:	08c8      	lsrs	r0, r1, #3
 8002114:	4218      	tst	r0, r3
 8002116:	d104      	bne.n	8002122 <__aeabi_dsub+0x6ae>
 8002118:	08d2      	lsrs	r2, r2, #3
 800211a:	0749      	lsls	r1, r1, #29
 800211c:	430a      	orrs	r2, r1
 800211e:	0017      	movs	r7, r2
 8002120:	0005      	movs	r5, r0
 8002122:	0f7b      	lsrs	r3, r7, #29
 8002124:	00ff      	lsls	r7, r7, #3
 8002126:	08ff      	lsrs	r7, r7, #3
 8002128:	075b      	lsls	r3, r3, #29
 800212a:	431f      	orrs	r7, r3
 800212c:	e59e      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 800212e:	08c0      	lsrs	r0, r0, #3
 8002130:	0763      	lsls	r3, r4, #29
 8002132:	4318      	orrs	r0, r3
 8002134:	08e5      	lsrs	r5, r4, #3
 8002136:	2900      	cmp	r1, #0
 8002138:	d053      	beq.n	80021e2 <__aeabi_dsub+0x76e>
 800213a:	2380      	movs	r3, #128	@ 0x80
 800213c:	031b      	lsls	r3, r3, #12
 800213e:	421d      	tst	r5, r3
 8002140:	d00a      	beq.n	8002158 <__aeabi_dsub+0x6e4>
 8002142:	4659      	mov	r1, fp
 8002144:	08cc      	lsrs	r4, r1, #3
 8002146:	421c      	tst	r4, r3
 8002148:	d106      	bne.n	8002158 <__aeabi_dsub+0x6e4>
 800214a:	2601      	movs	r6, #1
 800214c:	4663      	mov	r3, ip
 800214e:	0025      	movs	r5, r4
 8002150:	08d0      	lsrs	r0, r2, #3
 8002152:	0749      	lsls	r1, r1, #29
 8002154:	4308      	orrs	r0, r1
 8002156:	401e      	ands	r6, r3
 8002158:	0f47      	lsrs	r7, r0, #29
 800215a:	00c0      	lsls	r0, r0, #3
 800215c:	08c0      	lsrs	r0, r0, #3
 800215e:	077f      	lsls	r7, r7, #29
 8002160:	4307      	orrs	r7, r0
 8002162:	e583      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 8002164:	1883      	adds	r3, r0, r2
 8002166:	4293      	cmp	r3, r2
 8002168:	4192      	sbcs	r2, r2
 800216a:	445c      	add	r4, fp
 800216c:	4252      	negs	r2, r2
 800216e:	18a5      	adds	r5, r4, r2
 8002170:	022a      	lsls	r2, r5, #8
 8002172:	d500      	bpl.n	8002176 <__aeabi_dsub+0x702>
 8002174:	e724      	b.n	8001fc0 <__aeabi_dsub+0x54c>
 8002176:	076f      	lsls	r7, r5, #29
 8002178:	08db      	lsrs	r3, r3, #3
 800217a:	431f      	orrs	r7, r3
 800217c:	08ed      	lsrs	r5, r5, #3
 800217e:	2301      	movs	r3, #1
 8002180:	e6d0      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 8002182:	46c0      	nop			@ (mov r8, r8)
 8002184:	000007ff 	.word	0x000007ff
 8002188:	000007fe 	.word	0x000007fe
 800218c:	ff7fffff 	.word	0xff7fffff
 8002190:	465b      	mov	r3, fp
 8002192:	08d2      	lsrs	r2, r2, #3
 8002194:	075f      	lsls	r7, r3, #29
 8002196:	4666      	mov	r6, ip
 8002198:	4317      	orrs	r7, r2
 800219a:	08dd      	lsrs	r5, r3, #3
 800219c:	e566      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 800219e:	0025      	movs	r5, r4
 80021a0:	3b20      	subs	r3, #32
 80021a2:	40dd      	lsrs	r5, r3
 80021a4:	4663      	mov	r3, ip
 80021a6:	2b20      	cmp	r3, #32
 80021a8:	d005      	beq.n	80021b6 <__aeabi_dsub+0x742>
 80021aa:	2340      	movs	r3, #64	@ 0x40
 80021ac:	4661      	mov	r1, ip
 80021ae:	1a5b      	subs	r3, r3, r1
 80021b0:	409c      	lsls	r4, r3
 80021b2:	4320      	orrs	r0, r4
 80021b4:	4680      	mov	r8, r0
 80021b6:	4647      	mov	r7, r8
 80021b8:	1e7b      	subs	r3, r7, #1
 80021ba:	419f      	sbcs	r7, r3
 80021bc:	432f      	orrs	r7, r5
 80021be:	e5a0      	b.n	8001d02 <__aeabi_dsub+0x28e>
 80021c0:	2120      	movs	r1, #32
 80021c2:	2700      	movs	r7, #0
 80021c4:	1a09      	subs	r1, r1, r0
 80021c6:	e4d2      	b.n	8001b6e <__aeabi_dsub+0xfa>
 80021c8:	2f00      	cmp	r7, #0
 80021ca:	d100      	bne.n	80021ce <__aeabi_dsub+0x75a>
 80021cc:	e713      	b.n	8001ff6 <__aeabi_dsub+0x582>
 80021ce:	465c      	mov	r4, fp
 80021d0:	0017      	movs	r7, r2
 80021d2:	2500      	movs	r5, #0
 80021d4:	e5f6      	b.n	8001dc4 <__aeabi_dsub+0x350>
 80021d6:	08d7      	lsrs	r7, r2, #3
 80021d8:	0749      	lsls	r1, r1, #29
 80021da:	2302      	movs	r3, #2
 80021dc:	430f      	orrs	r7, r1
 80021de:	092d      	lsrs	r5, r5, #4
 80021e0:	e6a0      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 80021e2:	0007      	movs	r7, r0
 80021e4:	e542      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 80021e6:	465b      	mov	r3, fp
 80021e8:	2601      	movs	r6, #1
 80021ea:	075f      	lsls	r7, r3, #29
 80021ec:	08dd      	lsrs	r5, r3, #3
 80021ee:	4663      	mov	r3, ip
 80021f0:	08d2      	lsrs	r2, r2, #3
 80021f2:	4317      	orrs	r7, r2
 80021f4:	401e      	ands	r6, r3
 80021f6:	e539      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 80021f8:	465b      	mov	r3, fp
 80021fa:	08d2      	lsrs	r2, r2, #3
 80021fc:	075f      	lsls	r7, r3, #29
 80021fe:	4317      	orrs	r7, r2
 8002200:	08dd      	lsrs	r5, r3, #3
 8002202:	e533      	b.n	8001c6c <__aeabi_dsub+0x1f8>
 8002204:	4a1e      	ldr	r2, [pc, #120]	@ (8002280 <__aeabi_dsub+0x80c>)
 8002206:	08db      	lsrs	r3, r3, #3
 8002208:	4022      	ands	r2, r4
 800220a:	0757      	lsls	r7, r2, #29
 800220c:	0252      	lsls	r2, r2, #9
 800220e:	2501      	movs	r5, #1
 8002210:	431f      	orrs	r7, r3
 8002212:	0b14      	lsrs	r4, r2, #12
 8002214:	e5c2      	b.n	8001d9c <__aeabi_dsub+0x328>
 8002216:	000e      	movs	r6, r1
 8002218:	2001      	movs	r0, #1
 800221a:	e65f      	b.n	8001edc <__aeabi_dsub+0x468>
 800221c:	2b00      	cmp	r3, #0
 800221e:	d00d      	beq.n	800223c <__aeabi_dsub+0x7c8>
 8002220:	464b      	mov	r3, r9
 8002222:	1b5b      	subs	r3, r3, r5
 8002224:	469c      	mov	ip, r3
 8002226:	2d00      	cmp	r5, #0
 8002228:	d100      	bne.n	800222c <__aeabi_dsub+0x7b8>
 800222a:	e548      	b.n	8001cbe <__aeabi_dsub+0x24a>
 800222c:	2701      	movs	r7, #1
 800222e:	2b38      	cmp	r3, #56	@ 0x38
 8002230:	dd00      	ble.n	8002234 <__aeabi_dsub+0x7c0>
 8002232:	e566      	b.n	8001d02 <__aeabi_dsub+0x28e>
 8002234:	2380      	movs	r3, #128	@ 0x80
 8002236:	041b      	lsls	r3, r3, #16
 8002238:	431c      	orrs	r4, r3
 800223a:	e550      	b.n	8001cde <__aeabi_dsub+0x26a>
 800223c:	1c6b      	adds	r3, r5, #1
 800223e:	4d11      	ldr	r5, [pc, #68]	@ (8002284 <__aeabi_dsub+0x810>)
 8002240:	422b      	tst	r3, r5
 8002242:	d000      	beq.n	8002246 <__aeabi_dsub+0x7d2>
 8002244:	e673      	b.n	8001f2e <__aeabi_dsub+0x4ba>
 8002246:	4659      	mov	r1, fp
 8002248:	0023      	movs	r3, r4
 800224a:	4311      	orrs	r1, r2
 800224c:	468a      	mov	sl, r1
 800224e:	4303      	orrs	r3, r0
 8002250:	e600      	b.n	8001e54 <__aeabi_dsub+0x3e0>
 8002252:	0767      	lsls	r7, r4, #29
 8002254:	08c0      	lsrs	r0, r0, #3
 8002256:	2300      	movs	r3, #0
 8002258:	4307      	orrs	r7, r0
 800225a:	08e5      	lsrs	r5, r4, #3
 800225c:	e662      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 800225e:	0764      	lsls	r4, r4, #29
 8002260:	08ff      	lsrs	r7, r7, #3
 8002262:	4327      	orrs	r7, r4
 8002264:	0905      	lsrs	r5, r0, #4
 8002266:	e65d      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 8002268:	08d2      	lsrs	r2, r2, #3
 800226a:	0749      	lsls	r1, r1, #29
 800226c:	4311      	orrs	r1, r2
 800226e:	000f      	movs	r7, r1
 8002270:	2302      	movs	r3, #2
 8002272:	092d      	lsrs	r5, r5, #4
 8002274:	e656      	b.n	8001f24 <__aeabi_dsub+0x4b0>
 8002276:	0007      	movs	r7, r0
 8002278:	e5a4      	b.n	8001dc4 <__aeabi_dsub+0x350>
 800227a:	0038      	movs	r0, r7
 800227c:	e48f      	b.n	8001b9e <__aeabi_dsub+0x12a>
 800227e:	46c0      	nop			@ (mov r8, r8)
 8002280:	ff7fffff 	.word	0xff7fffff
 8002284:	000007fe 	.word	0x000007fe

08002288 <__aeabi_dcmpun>:
 8002288:	b5f0      	push	{r4, r5, r6, r7, lr}
 800228a:	46c6      	mov	lr, r8
 800228c:	031e      	lsls	r6, r3, #12
 800228e:	0b36      	lsrs	r6, r6, #12
 8002290:	46b0      	mov	r8, r6
 8002292:	4e0d      	ldr	r6, [pc, #52]	@ (80022c8 <__aeabi_dcmpun+0x40>)
 8002294:	030c      	lsls	r4, r1, #12
 8002296:	004d      	lsls	r5, r1, #1
 8002298:	005f      	lsls	r7, r3, #1
 800229a:	b500      	push	{lr}
 800229c:	0b24      	lsrs	r4, r4, #12
 800229e:	0d6d      	lsrs	r5, r5, #21
 80022a0:	0d7f      	lsrs	r7, r7, #21
 80022a2:	42b5      	cmp	r5, r6
 80022a4:	d00b      	beq.n	80022be <__aeabi_dcmpun+0x36>
 80022a6:	4908      	ldr	r1, [pc, #32]	@ (80022c8 <__aeabi_dcmpun+0x40>)
 80022a8:	2000      	movs	r0, #0
 80022aa:	428f      	cmp	r7, r1
 80022ac:	d104      	bne.n	80022b8 <__aeabi_dcmpun+0x30>
 80022ae:	4646      	mov	r6, r8
 80022b0:	4316      	orrs	r6, r2
 80022b2:	0030      	movs	r0, r6
 80022b4:	1e43      	subs	r3, r0, #1
 80022b6:	4198      	sbcs	r0, r3
 80022b8:	bc80      	pop	{r7}
 80022ba:	46b8      	mov	r8, r7
 80022bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022be:	4304      	orrs	r4, r0
 80022c0:	2001      	movs	r0, #1
 80022c2:	2c00      	cmp	r4, #0
 80022c4:	d1f8      	bne.n	80022b8 <__aeabi_dcmpun+0x30>
 80022c6:	e7ee      	b.n	80022a6 <__aeabi_dcmpun+0x1e>
 80022c8:	000007ff 	.word	0x000007ff

080022cc <__aeabi_d2iz>:
 80022cc:	000b      	movs	r3, r1
 80022ce:	0002      	movs	r2, r0
 80022d0:	b570      	push	{r4, r5, r6, lr}
 80022d2:	4d16      	ldr	r5, [pc, #88]	@ (800232c <__aeabi_d2iz+0x60>)
 80022d4:	030c      	lsls	r4, r1, #12
 80022d6:	b082      	sub	sp, #8
 80022d8:	0049      	lsls	r1, r1, #1
 80022da:	2000      	movs	r0, #0
 80022dc:	9200      	str	r2, [sp, #0]
 80022de:	9301      	str	r3, [sp, #4]
 80022e0:	0b24      	lsrs	r4, r4, #12
 80022e2:	0d49      	lsrs	r1, r1, #21
 80022e4:	0fde      	lsrs	r6, r3, #31
 80022e6:	42a9      	cmp	r1, r5
 80022e8:	dd04      	ble.n	80022f4 <__aeabi_d2iz+0x28>
 80022ea:	4811      	ldr	r0, [pc, #68]	@ (8002330 <__aeabi_d2iz+0x64>)
 80022ec:	4281      	cmp	r1, r0
 80022ee:	dd03      	ble.n	80022f8 <__aeabi_d2iz+0x2c>
 80022f0:	4b10      	ldr	r3, [pc, #64]	@ (8002334 <__aeabi_d2iz+0x68>)
 80022f2:	18f0      	adds	r0, r6, r3
 80022f4:	b002      	add	sp, #8
 80022f6:	bd70      	pop	{r4, r5, r6, pc}
 80022f8:	2080      	movs	r0, #128	@ 0x80
 80022fa:	0340      	lsls	r0, r0, #13
 80022fc:	4320      	orrs	r0, r4
 80022fe:	4c0e      	ldr	r4, [pc, #56]	@ (8002338 <__aeabi_d2iz+0x6c>)
 8002300:	1a64      	subs	r4, r4, r1
 8002302:	2c1f      	cmp	r4, #31
 8002304:	dd08      	ble.n	8002318 <__aeabi_d2iz+0x4c>
 8002306:	4b0d      	ldr	r3, [pc, #52]	@ (800233c <__aeabi_d2iz+0x70>)
 8002308:	1a5b      	subs	r3, r3, r1
 800230a:	40d8      	lsrs	r0, r3
 800230c:	0003      	movs	r3, r0
 800230e:	4258      	negs	r0, r3
 8002310:	2e00      	cmp	r6, #0
 8002312:	d1ef      	bne.n	80022f4 <__aeabi_d2iz+0x28>
 8002314:	0018      	movs	r0, r3
 8002316:	e7ed      	b.n	80022f4 <__aeabi_d2iz+0x28>
 8002318:	4b09      	ldr	r3, [pc, #36]	@ (8002340 <__aeabi_d2iz+0x74>)
 800231a:	9a00      	ldr	r2, [sp, #0]
 800231c:	469c      	mov	ip, r3
 800231e:	0003      	movs	r3, r0
 8002320:	4461      	add	r1, ip
 8002322:	408b      	lsls	r3, r1
 8002324:	40e2      	lsrs	r2, r4
 8002326:	4313      	orrs	r3, r2
 8002328:	e7f1      	b.n	800230e <__aeabi_d2iz+0x42>
 800232a:	46c0      	nop			@ (mov r8, r8)
 800232c:	000003fe 	.word	0x000003fe
 8002330:	0000041d 	.word	0x0000041d
 8002334:	7fffffff 	.word	0x7fffffff
 8002338:	00000433 	.word	0x00000433
 800233c:	00000413 	.word	0x00000413
 8002340:	fffffbed 	.word	0xfffffbed

08002344 <__aeabi_i2d>:
 8002344:	b570      	push	{r4, r5, r6, lr}
 8002346:	2800      	cmp	r0, #0
 8002348:	d016      	beq.n	8002378 <__aeabi_i2d+0x34>
 800234a:	17c3      	asrs	r3, r0, #31
 800234c:	18c5      	adds	r5, r0, r3
 800234e:	405d      	eors	r5, r3
 8002350:	0fc4      	lsrs	r4, r0, #31
 8002352:	0028      	movs	r0, r5
 8002354:	f000 f848 	bl	80023e8 <__clzsi2>
 8002358:	4b10      	ldr	r3, [pc, #64]	@ (800239c <__aeabi_i2d+0x58>)
 800235a:	1a1b      	subs	r3, r3, r0
 800235c:	055b      	lsls	r3, r3, #21
 800235e:	0d5b      	lsrs	r3, r3, #21
 8002360:	280a      	cmp	r0, #10
 8002362:	dc14      	bgt.n	800238e <__aeabi_i2d+0x4a>
 8002364:	0002      	movs	r2, r0
 8002366:	002e      	movs	r6, r5
 8002368:	3215      	adds	r2, #21
 800236a:	4096      	lsls	r6, r2
 800236c:	220b      	movs	r2, #11
 800236e:	1a12      	subs	r2, r2, r0
 8002370:	40d5      	lsrs	r5, r2
 8002372:	032d      	lsls	r5, r5, #12
 8002374:	0b2d      	lsrs	r5, r5, #12
 8002376:	e003      	b.n	8002380 <__aeabi_i2d+0x3c>
 8002378:	2400      	movs	r4, #0
 800237a:	2300      	movs	r3, #0
 800237c:	2500      	movs	r5, #0
 800237e:	2600      	movs	r6, #0
 8002380:	051b      	lsls	r3, r3, #20
 8002382:	432b      	orrs	r3, r5
 8002384:	07e4      	lsls	r4, r4, #31
 8002386:	4323      	orrs	r3, r4
 8002388:	0030      	movs	r0, r6
 800238a:	0019      	movs	r1, r3
 800238c:	bd70      	pop	{r4, r5, r6, pc}
 800238e:	380b      	subs	r0, #11
 8002390:	4085      	lsls	r5, r0
 8002392:	032d      	lsls	r5, r5, #12
 8002394:	2600      	movs	r6, #0
 8002396:	0b2d      	lsrs	r5, r5, #12
 8002398:	e7f2      	b.n	8002380 <__aeabi_i2d+0x3c>
 800239a:	46c0      	nop			@ (mov r8, r8)
 800239c:	0000041e 	.word	0x0000041e

080023a0 <__aeabi_ui2d>:
 80023a0:	b510      	push	{r4, lr}
 80023a2:	1e04      	subs	r4, r0, #0
 80023a4:	d010      	beq.n	80023c8 <__aeabi_ui2d+0x28>
 80023a6:	f000 f81f 	bl	80023e8 <__clzsi2>
 80023aa:	4b0e      	ldr	r3, [pc, #56]	@ (80023e4 <__aeabi_ui2d+0x44>)
 80023ac:	1a1b      	subs	r3, r3, r0
 80023ae:	055b      	lsls	r3, r3, #21
 80023b0:	0d5b      	lsrs	r3, r3, #21
 80023b2:	280a      	cmp	r0, #10
 80023b4:	dc0f      	bgt.n	80023d6 <__aeabi_ui2d+0x36>
 80023b6:	220b      	movs	r2, #11
 80023b8:	0021      	movs	r1, r4
 80023ba:	1a12      	subs	r2, r2, r0
 80023bc:	40d1      	lsrs	r1, r2
 80023be:	3015      	adds	r0, #21
 80023c0:	030a      	lsls	r2, r1, #12
 80023c2:	4084      	lsls	r4, r0
 80023c4:	0b12      	lsrs	r2, r2, #12
 80023c6:	e001      	b.n	80023cc <__aeabi_ui2d+0x2c>
 80023c8:	2300      	movs	r3, #0
 80023ca:	2200      	movs	r2, #0
 80023cc:	051b      	lsls	r3, r3, #20
 80023ce:	4313      	orrs	r3, r2
 80023d0:	0020      	movs	r0, r4
 80023d2:	0019      	movs	r1, r3
 80023d4:	bd10      	pop	{r4, pc}
 80023d6:	0022      	movs	r2, r4
 80023d8:	380b      	subs	r0, #11
 80023da:	4082      	lsls	r2, r0
 80023dc:	0312      	lsls	r2, r2, #12
 80023de:	2400      	movs	r4, #0
 80023e0:	0b12      	lsrs	r2, r2, #12
 80023e2:	e7f3      	b.n	80023cc <__aeabi_ui2d+0x2c>
 80023e4:	0000041e 	.word	0x0000041e

080023e8 <__clzsi2>:
 80023e8:	211c      	movs	r1, #28
 80023ea:	2301      	movs	r3, #1
 80023ec:	041b      	lsls	r3, r3, #16
 80023ee:	4298      	cmp	r0, r3
 80023f0:	d301      	bcc.n	80023f6 <__clzsi2+0xe>
 80023f2:	0c00      	lsrs	r0, r0, #16
 80023f4:	3910      	subs	r1, #16
 80023f6:	0a1b      	lsrs	r3, r3, #8
 80023f8:	4298      	cmp	r0, r3
 80023fa:	d301      	bcc.n	8002400 <__clzsi2+0x18>
 80023fc:	0a00      	lsrs	r0, r0, #8
 80023fe:	3908      	subs	r1, #8
 8002400:	091b      	lsrs	r3, r3, #4
 8002402:	4298      	cmp	r0, r3
 8002404:	d301      	bcc.n	800240a <__clzsi2+0x22>
 8002406:	0900      	lsrs	r0, r0, #4
 8002408:	3904      	subs	r1, #4
 800240a:	a202      	add	r2, pc, #8	@ (adr r2, 8002414 <__clzsi2+0x2c>)
 800240c:	5c10      	ldrb	r0, [r2, r0]
 800240e:	1840      	adds	r0, r0, r1
 8002410:	4770      	bx	lr
 8002412:	46c0      	nop			@ (mov r8, r8)
 8002414:	02020304 	.word	0x02020304
 8002418:	01010101 	.word	0x01010101
	...

08002424 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002424:	b590      	push	{r4, r7, lr}
 8002426:	4cb0      	ldr	r4, [pc, #704]	@ (80026e8 <main+0x2c4>)
 8002428:	44a5      	add	sp, r4
 800242a:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800242c:	f001 f840 	bl	80034b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002430:	f000 f982 	bl	8002738 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002434:	f000 fc38 	bl	8002ca8 <MX_GPIO_Init>
  MX_DMA_Init();
 8002438:	f000 fc10 	bl	8002c5c <MX_DMA_Init>
  MX_USB_DEVICE_Init();
 800243c:	f00a f9c0 	bl	800c7c0 <MX_USB_DEVICE_Init>
  MX_ADC_Init();
 8002440:	f000 f9ee 	bl	8002820 <MX_ADC_Init>
  MX_SPI2_Init();
 8002444:	f000 fad0 	bl	80029e8 <MX_SPI2_Init>
  MX_TIM1_Init();
 8002448:	f000 fb0c 	bl	8002a64 <MX_TIM1_Init>
  MX_TIM3_Init();
 800244c:	f000 fb72 	bl	8002b34 <MX_TIM3_Init>
  MX_USART4_UART_Init();
 8002450:	f000 fbd4 	bl	8002bfc <MX_USART4_UART_Init>
  MX_RTC_Init();
 8002454:	f000 fa66 	bl	8002924 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  uint8_t tx_buf[256 * 64 / 2];
  SSD1322_API_init();
 8002458:	f00a fec2 	bl	800d1e0 <SSD1322_API_init>

  //     
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 800245c:	4ba3      	ldr	r3, [pc, #652]	@ (80026ec <main+0x2c8>)
 800245e:	213c      	movs	r1, #60	@ 0x3c
 8002460:	0018      	movs	r0, r3
 8002462:	f005 fd9b 	bl	8007f9c <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8002466:	4ba2      	ldr	r3, [pc, #648]	@ (80026f0 <main+0x2cc>)
 8002468:	213c      	movs	r1, #60	@ 0x3c
 800246a:	0018      	movs	r0, r3
 800246c:	f005 fd96 	bl	8007f9c <HAL_TIM_Encoder_Start>

  //    
  HAL_ADCEx_Calibration_Start(&hadc);
 8002470:	4ba0      	ldr	r3, [pc, #640]	@ (80026f4 <main+0x2d0>)
 8002472:	0018      	movs	r0, r3
 8002474:	f001 fc8c 	bl	8003d90 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc, (uint32_t *)adcData, 4);
 8002478:	499f      	ldr	r1, [pc, #636]	@ (80026f8 <main+0x2d4>)
 800247a:	4b9e      	ldr	r3, [pc, #632]	@ (80026f4 <main+0x2d0>)
 800247c:	2204      	movs	r2, #4
 800247e:	0018      	movs	r0, r3
 8002480:	f001 f9de 	bl	8003840 <HAL_ADC_Start_DMA>

  uint8_t len = 6;
 8002484:	4b9d      	ldr	r3, [pc, #628]	@ (80026fc <main+0x2d8>)
 8002486:	18fb      	adds	r3, r7, r3
 8002488:	2206      	movs	r2, #6
 800248a:	701a      	strb	r2, [r3, #0]
  uint8_t buf[6] = {};
 800248c:	4b9c      	ldr	r3, [pc, #624]	@ (8002700 <main+0x2dc>)
 800248e:	4a9d      	ldr	r2, [pc, #628]	@ (8002704 <main+0x2e0>)
 8002490:	189b      	adds	r3, r3, r2
 8002492:	19db      	adds	r3, r3, r7
 8002494:	0018      	movs	r0, r3
 8002496:	2306      	movs	r3, #6
 8002498:	001a      	movs	r2, r3
 800249a:	2100      	movs	r1, #0
 800249c:	f00c f870 	bl	800e580 <memset>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

		encode = __HAL_TIM_GET_COUNTER(&htim3);
 80024a0:	4b93      	ldr	r3, [pc, #588]	@ (80026f0 <main+0x2cc>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80024a6:	4b98      	ldr	r3, [pc, #608]	@ (8002708 <main+0x2e4>)
 80024a8:	601a      	str	r2, [r3, #0]
//		  encode /= 10;
//		  len--;
//		}
		//Set frame buffer size in pixels - it is used to avoid writing to memory outside frame buffer
		//Normally it has to only be done once on initialization, but buffer size is changed near the end of while(1);.
		set_buffer_size(256, 64);
 80024aa:	2380      	movs	r3, #128	@ 0x80
 80024ac:	005b      	lsls	r3, r3, #1
 80024ae:	2140      	movs	r1, #64	@ 0x40
 80024b0:	0018      	movs	r0, r3
 80024b2:	f00a ff6f 	bl	800d394 <set_buffer_size>
		// Fill buffer with zeros to clear any garbage values
		fill_buffer(tx_buf, 0);
 80024b6:	230c      	movs	r3, #12
 80024b8:	18fb      	adds	r3, r7, r3
 80024ba:	2100      	movs	r1, #0
 80024bc:	0018      	movs	r0, r3
 80024be:	f00a ff83 	bl	800d3c8 <fill_buffer>

		select_font(&FreeMono12pt7b);
 80024c2:	4b92      	ldr	r3, [pc, #584]	@ (800270c <main+0x2e8>)
 80024c4:	0018      	movs	r0, r3
 80024c6:	f00b f853 	bl	800d570 <select_font>
		// now text will we written with that font
		len = 0;
 80024ca:	4b8c      	ldr	r3, [pc, #560]	@ (80026fc <main+0x2d8>)
 80024cc:	18fb      	adds	r3, r7, r3
 80024ce:	2200      	movs	r2, #0
 80024d0:	701a      	strb	r2, [r3, #0]
		while(encode){
 80024d2:	e02c      	b.n	800252e <main+0x10a>
			draw_char(tx_buf, '0'+(encode % 10), 50 - (len*10), 20, 15);
 80024d4:	4b8c      	ldr	r3, [pc, #560]	@ (8002708 <main+0x2e4>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	210a      	movs	r1, #10
 80024da:	0018      	movs	r0, r3
 80024dc:	f7fd feb6 	bl	800024c <__aeabi_uidivmod>
 80024e0:	000b      	movs	r3, r1
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	3330      	adds	r3, #48	@ 0x30
 80024e6:	b2d9      	uxtb	r1, r3
 80024e8:	4c84      	ldr	r4, [pc, #528]	@ (80026fc <main+0x2d8>)
 80024ea:	193b      	adds	r3, r7, r4
 80024ec:	781b      	ldrb	r3, [r3, #0]
 80024ee:	b29b      	uxth	r3, r3
 80024f0:	1c1a      	adds	r2, r3, #0
 80024f2:	0352      	lsls	r2, r2, #13
 80024f4:	1ad2      	subs	r2, r2, r3
 80024f6:	0092      	lsls	r2, r2, #2
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	18db      	adds	r3, r3, r3
 80024fc:	b29b      	uxth	r3, r3
 80024fe:	3332      	adds	r3, #50	@ 0x32
 8002500:	b29a      	uxth	r2, r3
 8002502:	230c      	movs	r3, #12
 8002504:	18f8      	adds	r0, r7, r3
 8002506:	230f      	movs	r3, #15
 8002508:	9300      	str	r3, [sp, #0]
 800250a:	2314      	movs	r3, #20
 800250c:	f00b f83e 	bl	800d58c <draw_char>
			encode /= 10;
 8002510:	4b7d      	ldr	r3, [pc, #500]	@ (8002708 <main+0x2e4>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	210a      	movs	r1, #10
 8002516:	0018      	movs	r0, r3
 8002518:	f7fd fe12 	bl	8000140 <__udivsi3>
 800251c:	0003      	movs	r3, r0
 800251e:	001a      	movs	r2, r3
 8002520:	4b79      	ldr	r3, [pc, #484]	@ (8002708 <main+0x2e4>)
 8002522:	601a      	str	r2, [r3, #0]
			len++;
 8002524:	193b      	adds	r3, r7, r4
 8002526:	781a      	ldrb	r2, [r3, #0]
 8002528:	193b      	adds	r3, r7, r4
 800252a:	3201      	adds	r2, #1
 800252c:	701a      	strb	r2, [r3, #0]
		while(encode){
 800252e:	4b76      	ldr	r3, [pc, #472]	@ (8002708 <main+0x2e4>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d1ce      	bne.n	80024d4 <main+0xb0>
		}
		// send a frame buffer to the display
		send_buffer_to_OLED(tx_buf, 0, 0);
 8002536:	230c      	movs	r3, #12
 8002538:	18fb      	adds	r3, r7, r3
 800253a:	2200      	movs	r2, #0
 800253c:	2100      	movs	r1, #0
 800253e:	0018      	movs	r0, r3
 8002540:	f00b f8ee 	bl	800d720 <send_buffer_to_OLED>


	  //   USB - 
	  if(USBDatainReady == SET)
 8002544:	4b72      	ldr	r3, [pc, #456]	@ (8002710 <main+0x2ec>)
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	2b01      	cmp	r3, #1
 800254a:	d131      	bne.n	80025b0 <main+0x18c>
	  {
		  switch(USB_RX_Buffer[0]) //           
 800254c:	4b71      	ldr	r3, [pc, #452]	@ (8002714 <main+0x2f0>)
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	2b01      	cmp	r3, #1
 8002552:	d002      	beq.n	800255a <main+0x136>
 8002554:	2b02      	cmp	r3, #2
 8002556:	d014      	beq.n	8002582 <main+0x15e>
//		  case 3: if(USB_RX_Buffer[1])
//					  HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, GPIO_PIN_SET);
//				  else
//					  HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, GPIO_PIN_RESET);
//				  break;
		  default: break;
 8002558:	e027      	b.n	80025aa <main+0x186>
		  case 1: if(USB_RX_Buffer[1])
 800255a:	4b6e      	ldr	r3, [pc, #440]	@ (8002714 <main+0x2f0>)
 800255c:	785b      	ldrb	r3, [r3, #1]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d007      	beq.n	8002572 <main+0x14e>
					  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 8002562:	2380      	movs	r3, #128	@ 0x80
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	486c      	ldr	r0, [pc, #432]	@ (8002718 <main+0x2f4>)
 8002568:	2201      	movs	r2, #1
 800256a:	0019      	movs	r1, r3
 800256c:	f002 f909 	bl	8004782 <HAL_GPIO_WritePin>
				  break;
 8002570:	e01b      	b.n	80025aa <main+0x186>
					  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 8002572:	2380      	movs	r3, #128	@ 0x80
 8002574:	005b      	lsls	r3, r3, #1
 8002576:	4868      	ldr	r0, [pc, #416]	@ (8002718 <main+0x2f4>)
 8002578:	2200      	movs	r2, #0
 800257a:	0019      	movs	r1, r3
 800257c:	f002 f901 	bl	8004782 <HAL_GPIO_WritePin>
				  break;
 8002580:	e013      	b.n	80025aa <main+0x186>
		  case 2: if(USB_RX_Buffer[1])
 8002582:	4b64      	ldr	r3, [pc, #400]	@ (8002714 <main+0x2f0>)
 8002584:	785b      	ldrb	r3, [r3, #1]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d007      	beq.n	800259a <main+0x176>
					  HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, GPIO_PIN_SET);
 800258a:	2380      	movs	r3, #128	@ 0x80
 800258c:	009b      	lsls	r3, r3, #2
 800258e:	4862      	ldr	r0, [pc, #392]	@ (8002718 <main+0x2f4>)
 8002590:	2201      	movs	r2, #1
 8002592:	0019      	movs	r1, r3
 8002594:	f002 f8f5 	bl	8004782 <HAL_GPIO_WritePin>
				  break;
 8002598:	e006      	b.n	80025a8 <main+0x184>
					  HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, GPIO_PIN_RESET);
 800259a:	2380      	movs	r3, #128	@ 0x80
 800259c:	009b      	lsls	r3, r3, #2
 800259e:	485e      	ldr	r0, [pc, #376]	@ (8002718 <main+0x2f4>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	0019      	movs	r1, r3
 80025a4:	f002 f8ed 	bl	8004782 <HAL_GPIO_WritePin>
				  break;
 80025a8:	46c0      	nop			@ (mov r8, r8)
		  }

		  USBDatainReady = RESET;
 80025aa:	4b59      	ldr	r3, [pc, #356]	@ (8002710 <main+0x2ec>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	701a      	strb	r2, [r3, #0]
	  }

	//  dma    
	if(dmaEnd){
 80025b0:	4b5a      	ldr	r3, [pc, #360]	@ (800271c <main+0x2f8>)
 80025b2:	781b      	ldrb	r3, [r3, #0]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d042      	beq.n	800263e <main+0x21a>
		//   
		USB_TX_Buffer[0] = (uint8_t)(adcData[0] >> 4) - 128;  // X
 80025b8:	4b4f      	ldr	r3, [pc, #316]	@ (80026f8 <main+0x2d4>)
 80025ba:	881b      	ldrh	r3, [r3, #0]
 80025bc:	091b      	lsrs	r3, r3, #4
 80025be:	b29b      	uxth	r3, r3
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	3b80      	subs	r3, #128	@ 0x80
 80025c4:	b2da      	uxtb	r2, r3
 80025c6:	4b56      	ldr	r3, [pc, #344]	@ (8002720 <main+0x2fc>)
 80025c8:	701a      	strb	r2, [r3, #0]
		USB_TX_Buffer[1] = (uint8_t)(adcData[1] >> 4) - 128;  // Y
 80025ca:	4b4b      	ldr	r3, [pc, #300]	@ (80026f8 <main+0x2d4>)
 80025cc:	885b      	ldrh	r3, [r3, #2]
 80025ce:	091b      	lsrs	r3, r3, #4
 80025d0:	b29b      	uxth	r3, r3
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	3b80      	subs	r3, #128	@ 0x80
 80025d6:	b2da      	uxtb	r2, r3
 80025d8:	4b51      	ldr	r3, [pc, #324]	@ (8002720 <main+0x2fc>)
 80025da:	705a      	strb	r2, [r3, #1]
		USB_TX_Buffer[2] = (uint8_t)(adcData[0] >> 4) - 128;  // Z  (  )
 80025dc:	4b46      	ldr	r3, [pc, #280]	@ (80026f8 <main+0x2d4>)
 80025de:	881b      	ldrh	r3, [r3, #0]
 80025e0:	091b      	lsrs	r3, r3, #4
 80025e2:	b29b      	uxth	r3, r3
 80025e4:	b2db      	uxtb	r3, r3
 80025e6:	3b80      	subs	r3, #128	@ 0x80
 80025e8:	b2da      	uxtb	r2, r3
 80025ea:	4b4d      	ldr	r3, [pc, #308]	@ (8002720 <main+0x2fc>)
 80025ec:	709a      	strb	r2, [r3, #2]
		USB_TX_Buffer[3] = (uint8_t)(adcData[1] >> 4) - 128;  // rZ (  )
 80025ee:	4b42      	ldr	r3, [pc, #264]	@ (80026f8 <main+0x2d4>)
 80025f0:	885b      	ldrh	r3, [r3, #2]
 80025f2:	091b      	lsrs	r3, r3, #4
 80025f4:	b29b      	uxth	r3, r3
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	3b80      	subs	r3, #128	@ 0x80
 80025fa:	b2da      	uxtb	r2, r3
 80025fc:	4b48      	ldr	r3, [pc, #288]	@ (8002720 <main+0x2fc>)
 80025fe:	70da      	strb	r2, [r3, #3]

		UartPrintString(&huart4, "ACP1: ", 6, 0);
 8002600:	4948      	ldr	r1, [pc, #288]	@ (8002724 <main+0x300>)
 8002602:	4849      	ldr	r0, [pc, #292]	@ (8002728 <main+0x304>)
 8002604:	2300      	movs	r3, #0
 8002606:	2206      	movs	r2, #6
 8002608:	f00b fa26 	bl	800da58 <UartPrintString>
		UartPrintInt(&huart4, (int32_t)adcData[0], 1);
 800260c:	4b3a      	ldr	r3, [pc, #232]	@ (80026f8 <main+0x2d4>)
 800260e:	881b      	ldrh	r3, [r3, #0]
 8002610:	0019      	movs	r1, r3
 8002612:	4b45      	ldr	r3, [pc, #276]	@ (8002728 <main+0x304>)
 8002614:	2201      	movs	r2, #1
 8002616:	0018      	movs	r0, r3
 8002618:	f00b f984 	bl	800d924 <UartPrintInt>
		UartPrintString(&huart4, "ACP2: ", 6, 0);
 800261c:	4943      	ldr	r1, [pc, #268]	@ (800272c <main+0x308>)
 800261e:	4842      	ldr	r0, [pc, #264]	@ (8002728 <main+0x304>)
 8002620:	2300      	movs	r3, #0
 8002622:	2206      	movs	r2, #6
 8002624:	f00b fa18 	bl	800da58 <UartPrintString>
		UartPrintInt(&huart4, (int32_t)adcData[1], 1);
 8002628:	4b33      	ldr	r3, [pc, #204]	@ (80026f8 <main+0x2d4>)
 800262a:	885b      	ldrh	r3, [r3, #2]
 800262c:	0019      	movs	r1, r3
 800262e:	4b3e      	ldr	r3, [pc, #248]	@ (8002728 <main+0x304>)
 8002630:	2201      	movs	r2, #1
 8002632:	0018      	movs	r0, r3
 8002634:	f00b f976 	bl	800d924 <UartPrintInt>
		__HAL_TIM_GET_COUNTER(&htim1);
 8002638:	4b2c      	ldr	r3, [pc, #176]	@ (80026ec <main+0x2c8>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	}

	dmaEnd = 0; //   dma
 800263e:	4b37      	ldr	r3, [pc, #220]	@ (800271c <main+0x2f8>)
 8002640:	2200      	movs	r2, #0
 8002642:	701a      	strb	r2, [r3, #0]

	//   1
	USB_TX_Buffer[4] =
			HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) |
 8002644:	2390      	movs	r3, #144	@ 0x90
 8002646:	05db      	lsls	r3, r3, #23
 8002648:	2101      	movs	r1, #1
 800264a:	0018      	movs	r0, r3
 800264c:	f002 f87c 	bl	8004748 <HAL_GPIO_ReadPin>
 8002650:	0003      	movs	r3, r0
 8002652:	b25c      	sxtb	r4, r3
			(HAL_GPIO_ReadPin(JoyBtn3_GPIO_Port, JoyBtn3_Pin) << 1) |
 8002654:	4b36      	ldr	r3, [pc, #216]	@ (8002730 <main+0x30c>)
 8002656:	2108      	movs	r1, #8
 8002658:	0018      	movs	r0, r3
 800265a:	f002 f875 	bl	8004748 <HAL_GPIO_ReadPin>
 800265e:	0003      	movs	r3, r0
			HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) |
 8002660:	b25b      	sxtb	r3, r3
 8002662:	18db      	adds	r3, r3, r3
 8002664:	b25b      	sxtb	r3, r3
 8002666:	4323      	orrs	r3, r4
 8002668:	b25c      	sxtb	r4, r3
			(HAL_GPIO_ReadPin(JoyBtn4_GPIO_Port, JoyBtn4_Pin) << 2) |
 800266a:	4b31      	ldr	r3, [pc, #196]	@ (8002730 <main+0x30c>)
 800266c:	2110      	movs	r1, #16
 800266e:	0018      	movs	r0, r3
 8002670:	f002 f86a 	bl	8004748 <HAL_GPIO_ReadPin>
 8002674:	0003      	movs	r3, r0
			(HAL_GPIO_ReadPin(JoyBtn3_GPIO_Port, JoyBtn3_Pin) << 1) |
 8002676:	b25b      	sxtb	r3, r3
 8002678:	009b      	lsls	r3, r3, #2
 800267a:	b25b      	sxtb	r3, r3
 800267c:	4323      	orrs	r3, r4
 800267e:	b25c      	sxtb	r4, r3
			(HAL_GPIO_ReadPin(JoyBtn5_GPIO_Port, JoyBtn5_Pin) << 3) |
 8002680:	4b2b      	ldr	r3, [pc, #172]	@ (8002730 <main+0x30c>)
 8002682:	2120      	movs	r1, #32
 8002684:	0018      	movs	r0, r3
 8002686:	f002 f85f 	bl	8004748 <HAL_GPIO_ReadPin>
 800268a:	0003      	movs	r3, r0
			(HAL_GPIO_ReadPin(JoyBtn4_GPIO_Port, JoyBtn4_Pin) << 2) |
 800268c:	b25b      	sxtb	r3, r3
 800268e:	00db      	lsls	r3, r3, #3
 8002690:	b25b      	sxtb	r3, r3
 8002692:	4323      	orrs	r3, r4
 8002694:	b25c      	sxtb	r4, r3
			(HAL_GPIO_ReadPin(JoyBtn6_GPIO_Port, JoyBtn6_Pin) << 4) |
 8002696:	4b26      	ldr	r3, [pc, #152]	@ (8002730 <main+0x30c>)
 8002698:	2140      	movs	r1, #64	@ 0x40
 800269a:	0018      	movs	r0, r3
 800269c:	f002 f854 	bl	8004748 <HAL_GPIO_ReadPin>
 80026a0:	0003      	movs	r3, r0
			(HAL_GPIO_ReadPin(JoyBtn5_GPIO_Port, JoyBtn5_Pin) << 3) |
 80026a2:	b25b      	sxtb	r3, r3
 80026a4:	011b      	lsls	r3, r3, #4
 80026a6:	b25b      	sxtb	r3, r3
 80026a8:	4323      	orrs	r3, r4
 80026aa:	b25c      	sxtb	r4, r3
			(HAL_GPIO_ReadPin(JoyBtn7_GPIO_Port, JoyBtn7_Pin) << 5);
 80026ac:	4b20      	ldr	r3, [pc, #128]	@ (8002730 <main+0x30c>)
 80026ae:	2180      	movs	r1, #128	@ 0x80
 80026b0:	0018      	movs	r0, r3
 80026b2:	f002 f849 	bl	8004748 <HAL_GPIO_ReadPin>
 80026b6:	0003      	movs	r3, r0
			(HAL_GPIO_ReadPin(JoyBtn6_GPIO_Port, JoyBtn6_Pin) << 4) |
 80026b8:	b25b      	sxtb	r3, r3
 80026ba:	015b      	lsls	r3, r3, #5
 80026bc:	b25b      	sxtb	r3, r3
 80026be:	4323      	orrs	r3, r4
 80026c0:	b25b      	sxtb	r3, r3
 80026c2:	b2da      	uxtb	r2, r3
	USB_TX_Buffer[4] =
 80026c4:	4b16      	ldr	r3, [pc, #88]	@ (8002720 <main+0x2fc>)
 80026c6:	711a      	strb	r2, [r3, #4]

	//   2
	USB_TX_Buffer[5] = HAL_GPIO_ReadPin(JoyBtn2_GPIO_Port, JoyBtn2_Pin);
 80026c8:	4b19      	ldr	r3, [pc, #100]	@ (8002730 <main+0x30c>)
 80026ca:	2104      	movs	r1, #4
 80026cc:	0018      	movs	r0, r3
 80026ce:	f002 f83b 	bl	8004748 <HAL_GPIO_ReadPin>
 80026d2:	0003      	movs	r3, r0
 80026d4:	001a      	movs	r2, r3
 80026d6:	4b12      	ldr	r3, [pc, #72]	@ (8002720 <main+0x2fc>)
 80026d8:	715a      	strb	r2, [r3, #5]

	USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, USB_TX_Buffer, 6); //  USB 
 80026da:	4911      	ldr	r1, [pc, #68]	@ (8002720 <main+0x2fc>)
 80026dc:	4b15      	ldr	r3, [pc, #84]	@ (8002734 <main+0x310>)
 80026de:	2206      	movs	r2, #6
 80026e0:	0018      	movs	r0, r3
 80026e2:	f008 fd8d 	bl	800b200 <USBD_CUSTOM_HID_SendReport>
		encode = __HAL_TIM_GET_COUNTER(&htim3);
 80026e6:	e6db      	b.n	80024a0 <main+0x7c>
 80026e8:	ffffdfe4 	.word	0xffffdfe4
 80026ec:	200004c8 	.word	0x200004c8
 80026f0:	20000510 	.word	0x20000510
 80026f4:	2000037c 	.word	0x2000037c
 80026f8:	20000660 	.word	0x20000660
 80026fc:	0000200f 	.word	0x0000200f
 8002700:	ffffdff4 	.word	0xffffdff4
 8002704:	00002010 	.word	0x00002010
 8002708:	20000000 	.word	0x20000000
 800270c:	08010e6c 	.word	0x08010e6c
 8002710:	20000683 	.word	0x20000683
 8002714:	200005e0 	.word	0x200005e0
 8002718:	48000800 	.word	0x48000800
 800271c:	20000682 	.word	0x20000682
 8002720:	20000620 	.word	0x20000620
 8002724:	08010508 	.word	0x08010508
 8002728:	20000558 	.word	0x20000558
 800272c:	08010510 	.word	0x08010510
 8002730:	48000400 	.word	0x48000400
 8002734:	20000690 	.word	0x20000690

08002738 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002738:	b590      	push	{r4, r7, lr}
 800273a:	b099      	sub	sp, #100	@ 0x64
 800273c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800273e:	242c      	movs	r4, #44	@ 0x2c
 8002740:	193b      	adds	r3, r7, r4
 8002742:	0018      	movs	r0, r3
 8002744:	2334      	movs	r3, #52	@ 0x34
 8002746:	001a      	movs	r2, r3
 8002748:	2100      	movs	r1, #0
 800274a:	f00b ff19 	bl	800e580 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800274e:	231c      	movs	r3, #28
 8002750:	18fb      	adds	r3, r7, r3
 8002752:	0018      	movs	r0, r3
 8002754:	2310      	movs	r3, #16
 8002756:	001a      	movs	r2, r3
 8002758:	2100      	movs	r1, #0
 800275a:	f00b ff11 	bl	800e580 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800275e:	003b      	movs	r3, r7
 8002760:	0018      	movs	r0, r3
 8002762:	231c      	movs	r3, #28
 8002764:	001a      	movs	r2, r3
 8002766:	2100      	movs	r1, #0
 8002768:	f00b ff0a 	bl	800e580 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 800276c:	0021      	movs	r1, r4
 800276e:	187b      	adds	r3, r7, r1
 8002770:	223a      	movs	r2, #58	@ 0x3a
 8002772:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_LSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002774:	187b      	adds	r3, r7, r1
 8002776:	2201      	movs	r2, #1
 8002778:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800277a:	187b      	adds	r3, r7, r1
 800277c:	2201      	movs	r2, #1
 800277e:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8002780:	187b      	adds	r3, r7, r1
 8002782:	2201      	movs	r2, #1
 8002784:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002786:	187b      	adds	r3, r7, r1
 8002788:	2210      	movs	r2, #16
 800278a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800278c:	187b      	adds	r3, r7, r1
 800278e:	2210      	movs	r2, #16
 8002790:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002792:	187b      	adds	r3, r7, r1
 8002794:	2201      	movs	r2, #1
 8002796:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002798:	187b      	adds	r3, r7, r1
 800279a:	2202      	movs	r2, #2
 800279c:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800279e:	187b      	adds	r3, r7, r1
 80027a0:	2280      	movs	r2, #128	@ 0x80
 80027a2:	0212      	lsls	r2, r2, #8
 80027a4:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80027a6:	187b      	adds	r3, r7, r1
 80027a8:	2280      	movs	r2, #128	@ 0x80
 80027aa:	0352      	lsls	r2, r2, #13
 80027ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80027ae:	187b      	adds	r3, r7, r1
 80027b0:	2200      	movs	r2, #0
 80027b2:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80027b4:	187b      	adds	r3, r7, r1
 80027b6:	0018      	movs	r0, r3
 80027b8:	f003 fe2a 	bl	8006410 <HAL_RCC_OscConfig>
 80027bc:	1e03      	subs	r3, r0, #0
 80027be:	d001      	beq.n	80027c4 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80027c0:	f000 fb0e 	bl	8002de0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80027c4:	211c      	movs	r1, #28
 80027c6:	187b      	adds	r3, r7, r1
 80027c8:	2207      	movs	r2, #7
 80027ca:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80027cc:	187b      	adds	r3, r7, r1
 80027ce:	2202      	movs	r2, #2
 80027d0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80027d2:	187b      	adds	r3, r7, r1
 80027d4:	2200      	movs	r2, #0
 80027d6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80027d8:	187b      	adds	r3, r7, r1
 80027da:	2200      	movs	r2, #0
 80027dc:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80027de:	187b      	adds	r3, r7, r1
 80027e0:	2101      	movs	r1, #1
 80027e2:	0018      	movs	r0, r3
 80027e4:	f004 f99a 	bl	8006b1c <HAL_RCC_ClockConfig>
 80027e8:	1e03      	subs	r3, r0, #0
 80027ea:	d001      	beq.n	80027f0 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80027ec:	f000 faf8 	bl	8002de0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_RTC;
 80027f0:	003b      	movs	r3, r7
 80027f2:	22c0      	movs	r2, #192	@ 0xc0
 80027f4:	0292      	lsls	r2, r2, #10
 80027f6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80027f8:	003b      	movs	r3, r7
 80027fa:	2280      	movs	r2, #128	@ 0x80
 80027fc:	0092      	lsls	r2, r2, #2
 80027fe:	605a      	str	r2, [r3, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8002800:	003b      	movs	r3, r7
 8002802:	2200      	movs	r2, #0
 8002804:	619a      	str	r2, [r3, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002806:	003b      	movs	r3, r7
 8002808:	0018      	movs	r0, r3
 800280a:	f004 faf3 	bl	8006df4 <HAL_RCCEx_PeriphCLKConfig>
 800280e:	1e03      	subs	r3, r0, #0
 8002810:	d001      	beq.n	8002816 <SystemClock_Config+0xde>
  {
    Error_Handler();
 8002812:	f000 fae5 	bl	8002de0 <Error_Handler>
  }
}
 8002816:	46c0      	nop			@ (mov r8, r8)
 8002818:	46bd      	mov	sp, r7
 800281a:	b019      	add	sp, #100	@ 0x64
 800281c:	bd90      	pop	{r4, r7, pc}
	...

08002820 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002826:	1d3b      	adds	r3, r7, #4
 8002828:	0018      	movs	r0, r3
 800282a:	230c      	movs	r3, #12
 800282c:	001a      	movs	r2, r3
 800282e:	2100      	movs	r1, #0
 8002830:	f00b fea6 	bl	800e580 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8002834:	4b39      	ldr	r3, [pc, #228]	@ (800291c <MX_ADC_Init+0xfc>)
 8002836:	4a3a      	ldr	r2, [pc, #232]	@ (8002920 <MX_ADC_Init+0x100>)
 8002838:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800283a:	4b38      	ldr	r3, [pc, #224]	@ (800291c <MX_ADC_Init+0xfc>)
 800283c:	2200      	movs	r2, #0
 800283e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8002840:	4b36      	ldr	r3, [pc, #216]	@ (800291c <MX_ADC_Init+0xfc>)
 8002842:	2200      	movs	r2, #0
 8002844:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002846:	4b35      	ldr	r3, [pc, #212]	@ (800291c <MX_ADC_Init+0xfc>)
 8002848:	2200      	movs	r2, #0
 800284a:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800284c:	4b33      	ldr	r3, [pc, #204]	@ (800291c <MX_ADC_Init+0xfc>)
 800284e:	2201      	movs	r2, #1
 8002850:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002852:	4b32      	ldr	r3, [pc, #200]	@ (800291c <MX_ADC_Init+0xfc>)
 8002854:	2204      	movs	r2, #4
 8002856:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8002858:	4b30      	ldr	r3, [pc, #192]	@ (800291c <MX_ADC_Init+0xfc>)
 800285a:	2200      	movs	r2, #0
 800285c:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800285e:	4b2f      	ldr	r3, [pc, #188]	@ (800291c <MX_ADC_Init+0xfc>)
 8002860:	2200      	movs	r2, #0
 8002862:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 8002864:	4b2d      	ldr	r3, [pc, #180]	@ (800291c <MX_ADC_Init+0xfc>)
 8002866:	2201      	movs	r2, #1
 8002868:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800286a:	4b2c      	ldr	r3, [pc, #176]	@ (800291c <MX_ADC_Init+0xfc>)
 800286c:	2200      	movs	r2, #0
 800286e:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002870:	4b2a      	ldr	r3, [pc, #168]	@ (800291c <MX_ADC_Init+0xfc>)
 8002872:	22c2      	movs	r2, #194	@ 0xc2
 8002874:	32ff      	adds	r2, #255	@ 0xff
 8002876:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002878:	4b28      	ldr	r3, [pc, #160]	@ (800291c <MX_ADC_Init+0xfc>)
 800287a:	2200      	movs	r2, #0
 800287c:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 800287e:	4b27      	ldr	r3, [pc, #156]	@ (800291c <MX_ADC_Init+0xfc>)
 8002880:	2224      	movs	r2, #36	@ 0x24
 8002882:	2101      	movs	r1, #1
 8002884:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002886:	4b25      	ldr	r3, [pc, #148]	@ (800291c <MX_ADC_Init+0xfc>)
 8002888:	2201      	movs	r2, #1
 800288a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800288c:	4b23      	ldr	r3, [pc, #140]	@ (800291c <MX_ADC_Init+0xfc>)
 800288e:	0018      	movs	r0, r3
 8002890:	f000 fe96 	bl	80035c0 <HAL_ADC_Init>
 8002894:	1e03      	subs	r3, r0, #0
 8002896:	d001      	beq.n	800289c <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8002898:	f000 faa2 	bl	8002de0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800289c:	1d3b      	adds	r3, r7, #4
 800289e:	2204      	movs	r2, #4
 80028a0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80028a2:	1d3b      	adds	r3, r7, #4
 80028a4:	2280      	movs	r2, #128	@ 0x80
 80028a6:	0152      	lsls	r2, r2, #5
 80028a8:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80028aa:	1d3b      	adds	r3, r7, #4
 80028ac:	2207      	movs	r2, #7
 80028ae:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80028b0:	1d3a      	adds	r2, r7, #4
 80028b2:	4b1a      	ldr	r3, [pc, #104]	@ (800291c <MX_ADC_Init+0xfc>)
 80028b4:	0011      	movs	r1, r2
 80028b6:	0018      	movs	r0, r3
 80028b8:	f001 f854 	bl	8003964 <HAL_ADC_ConfigChannel>
 80028bc:	1e03      	subs	r3, r0, #0
 80028be:	d001      	beq.n	80028c4 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 80028c0:	f000 fa8e 	bl	8002de0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80028c4:	1d3b      	adds	r3, r7, #4
 80028c6:	2205      	movs	r2, #5
 80028c8:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80028ca:	1d3a      	adds	r2, r7, #4
 80028cc:	4b13      	ldr	r3, [pc, #76]	@ (800291c <MX_ADC_Init+0xfc>)
 80028ce:	0011      	movs	r1, r2
 80028d0:	0018      	movs	r0, r3
 80028d2:	f001 f847 	bl	8003964 <HAL_ADC_ConfigChannel>
 80028d6:	1e03      	subs	r3, r0, #0
 80028d8:	d001      	beq.n	80028de <MX_ADC_Init+0xbe>
  {
    Error_Handler();
 80028da:	f000 fa81 	bl	8002de0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80028de:	1d3b      	adds	r3, r7, #4
 80028e0:	2211      	movs	r2, #17
 80028e2:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80028e4:	1d3a      	adds	r2, r7, #4
 80028e6:	4b0d      	ldr	r3, [pc, #52]	@ (800291c <MX_ADC_Init+0xfc>)
 80028e8:	0011      	movs	r1, r2
 80028ea:	0018      	movs	r0, r3
 80028ec:	f001 f83a 	bl	8003964 <HAL_ADC_ConfigChannel>
 80028f0:	1e03      	subs	r3, r0, #0
 80028f2:	d001      	beq.n	80028f8 <MX_ADC_Init+0xd8>
  {
    Error_Handler();
 80028f4:	f000 fa74 	bl	8002de0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 80028f8:	1d3b      	adds	r3, r7, #4
 80028fa:	2212      	movs	r2, #18
 80028fc:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80028fe:	1d3a      	adds	r2, r7, #4
 8002900:	4b06      	ldr	r3, [pc, #24]	@ (800291c <MX_ADC_Init+0xfc>)
 8002902:	0011      	movs	r1, r2
 8002904:	0018      	movs	r0, r3
 8002906:	f001 f82d 	bl	8003964 <HAL_ADC_ConfigChannel>
 800290a:	1e03      	subs	r3, r0, #0
 800290c:	d001      	beq.n	8002912 <MX_ADC_Init+0xf2>
  {
    Error_Handler();
 800290e:	f000 fa67 	bl	8002de0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8002912:	46c0      	nop			@ (mov r8, r8)
 8002914:	46bd      	mov	sp, r7
 8002916:	b004      	add	sp, #16
 8002918:	bd80      	pop	{r7, pc}
 800291a:	46c0      	nop			@ (mov r8, r8)
 800291c:	2000037c 	.word	0x2000037c
 8002920:	40012400 	.word	0x40012400

08002924 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b086      	sub	sp, #24
 8002928:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800292a:	1d3b      	adds	r3, r7, #4
 800292c:	0018      	movs	r0, r3
 800292e:	2314      	movs	r3, #20
 8002930:	001a      	movs	r2, r3
 8002932:	2100      	movs	r1, #0
 8002934:	f00b fe24 	bl	800e580 <memset>
  RTC_DateTypeDef sDate = {0};
 8002938:	003b      	movs	r3, r7
 800293a:	2200      	movs	r2, #0
 800293c:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800293e:	4b28      	ldr	r3, [pc, #160]	@ (80029e0 <MX_RTC_Init+0xbc>)
 8002940:	4a28      	ldr	r2, [pc, #160]	@ (80029e4 <MX_RTC_Init+0xc0>)
 8002942:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002944:	4b26      	ldr	r3, [pc, #152]	@ (80029e0 <MX_RTC_Init+0xbc>)
 8002946:	2200      	movs	r2, #0
 8002948:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800294a:	4b25      	ldr	r3, [pc, #148]	@ (80029e0 <MX_RTC_Init+0xbc>)
 800294c:	227f      	movs	r2, #127	@ 0x7f
 800294e:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002950:	4b23      	ldr	r3, [pc, #140]	@ (80029e0 <MX_RTC_Init+0xbc>)
 8002952:	22ff      	movs	r2, #255	@ 0xff
 8002954:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002956:	4b22      	ldr	r3, [pc, #136]	@ (80029e0 <MX_RTC_Init+0xbc>)
 8002958:	2200      	movs	r2, #0
 800295a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800295c:	4b20      	ldr	r3, [pc, #128]	@ (80029e0 <MX_RTC_Init+0xbc>)
 800295e:	2200      	movs	r2, #0
 8002960:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002962:	4b1f      	ldr	r3, [pc, #124]	@ (80029e0 <MX_RTC_Init+0xbc>)
 8002964:	2200      	movs	r2, #0
 8002966:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002968:	4b1d      	ldr	r3, [pc, #116]	@ (80029e0 <MX_RTC_Init+0xbc>)
 800296a:	0018      	movs	r0, r3
 800296c:	f004 fb40 	bl	8006ff0 <HAL_RTC_Init>
 8002970:	1e03      	subs	r3, r0, #0
 8002972:	d001      	beq.n	8002978 <MX_RTC_Init+0x54>
  {
    Error_Handler();
 8002974:	f000 fa34 	bl	8002de0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002978:	1d3b      	adds	r3, r7, #4
 800297a:	2200      	movs	r2, #0
 800297c:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 800297e:	1d3b      	adds	r3, r7, #4
 8002980:	2200      	movs	r2, #0
 8002982:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8002984:	1d3b      	adds	r3, r7, #4
 8002986:	2200      	movs	r2, #0
 8002988:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800298a:	1d3b      	adds	r3, r7, #4
 800298c:	2200      	movs	r2, #0
 800298e:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002990:	1d3b      	adds	r3, r7, #4
 8002992:	2200      	movs	r2, #0
 8002994:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002996:	1d39      	adds	r1, r7, #4
 8002998:	4b11      	ldr	r3, [pc, #68]	@ (80029e0 <MX_RTC_Init+0xbc>)
 800299a:	2201      	movs	r2, #1
 800299c:	0018      	movs	r0, r3
 800299e:	f004 fbbf 	bl	8007120 <HAL_RTC_SetTime>
 80029a2:	1e03      	subs	r3, r0, #0
 80029a4:	d001      	beq.n	80029aa <MX_RTC_Init+0x86>
  {
    Error_Handler();
 80029a6:	f000 fa1b 	bl	8002de0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80029aa:	003b      	movs	r3, r7
 80029ac:	2201      	movs	r2, #1
 80029ae:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80029b0:	003b      	movs	r3, r7
 80029b2:	2201      	movs	r2, #1
 80029b4:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 80029b6:	003b      	movs	r3, r7
 80029b8:	2201      	movs	r2, #1
 80029ba:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 80029bc:	003b      	movs	r3, r7
 80029be:	2200      	movs	r2, #0
 80029c0:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80029c2:	0039      	movs	r1, r7
 80029c4:	4b06      	ldr	r3, [pc, #24]	@ (80029e0 <MX_RTC_Init+0xbc>)
 80029c6:	2201      	movs	r2, #1
 80029c8:	0018      	movs	r0, r3
 80029ca:	f004 fc4f 	bl	800726c <HAL_RTC_SetDate>
 80029ce:	1e03      	subs	r3, r0, #0
 80029d0:	d001      	beq.n	80029d6 <MX_RTC_Init+0xb2>
  {
    Error_Handler();
 80029d2:	f000 fa05 	bl	8002de0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80029d6:	46c0      	nop			@ (mov r8, r8)
 80029d8:	46bd      	mov	sp, r7
 80029da:	b006      	add	sp, #24
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	46c0      	nop			@ (mov r8, r8)
 80029e0:	20000400 	.word	0x20000400
 80029e4:	40002800 	.word	0x40002800

080029e8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80029ec:	4b1b      	ldr	r3, [pc, #108]	@ (8002a5c <MX_SPI2_Init+0x74>)
 80029ee:	4a1c      	ldr	r2, [pc, #112]	@ (8002a60 <MX_SPI2_Init+0x78>)
 80029f0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80029f2:	4b1a      	ldr	r3, [pc, #104]	@ (8002a5c <MX_SPI2_Init+0x74>)
 80029f4:	2282      	movs	r2, #130	@ 0x82
 80029f6:	0052      	lsls	r2, r2, #1
 80029f8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80029fa:	4b18      	ldr	r3, [pc, #96]	@ (8002a5c <MX_SPI2_Init+0x74>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a00:	4b16      	ldr	r3, [pc, #88]	@ (8002a5c <MX_SPI2_Init+0x74>)
 8002a02:	22e0      	movs	r2, #224	@ 0xe0
 8002a04:	00d2      	lsls	r2, r2, #3
 8002a06:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002a08:	4b14      	ldr	r3, [pc, #80]	@ (8002a5c <MX_SPI2_Init+0x74>)
 8002a0a:	2202      	movs	r2, #2
 8002a0c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002a0e:	4b13      	ldr	r3, [pc, #76]	@ (8002a5c <MX_SPI2_Init+0x74>)
 8002a10:	2201      	movs	r2, #1
 8002a12:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002a14:	4b11      	ldr	r3, [pc, #68]	@ (8002a5c <MX_SPI2_Init+0x74>)
 8002a16:	2280      	movs	r2, #128	@ 0x80
 8002a18:	0092      	lsls	r2, r2, #2
 8002a1a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002a1c:	4b0f      	ldr	r3, [pc, #60]	@ (8002a5c <MX_SPI2_Init+0x74>)
 8002a1e:	2208      	movs	r2, #8
 8002a20:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a22:	4b0e      	ldr	r3, [pc, #56]	@ (8002a5c <MX_SPI2_Init+0x74>)
 8002a24:	2200      	movs	r2, #0
 8002a26:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a28:	4b0c      	ldr	r3, [pc, #48]	@ (8002a5c <MX_SPI2_Init+0x74>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a2e:	4b0b      	ldr	r3, [pc, #44]	@ (8002a5c <MX_SPI2_Init+0x74>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002a34:	4b09      	ldr	r3, [pc, #36]	@ (8002a5c <MX_SPI2_Init+0x74>)
 8002a36:	2207      	movs	r2, #7
 8002a38:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002a3a:	4b08      	ldr	r3, [pc, #32]	@ (8002a5c <MX_SPI2_Init+0x74>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002a40:	4b06      	ldr	r3, [pc, #24]	@ (8002a5c <MX_SPI2_Init+0x74>)
 8002a42:	2200      	movs	r2, #0
 8002a44:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002a46:	4b05      	ldr	r3, [pc, #20]	@ (8002a5c <MX_SPI2_Init+0x74>)
 8002a48:	0018      	movs	r0, r3
 8002a4a:	f004 fd55 	bl	80074f8 <HAL_SPI_Init>
 8002a4e:	1e03      	subs	r3, r0, #0
 8002a50:	d001      	beq.n	8002a56 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002a52:	f000 f9c5 	bl	8002de0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002a56:	46c0      	nop			@ (mov r8, r8)
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	20000420 	.word	0x20000420
 8002a60:	40003800 	.word	0x40003800

08002a64 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002a64:	b590      	push	{r4, r7, lr}
 8002a66:	b08d      	sub	sp, #52	@ 0x34
 8002a68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002a6a:	240c      	movs	r4, #12
 8002a6c:	193b      	adds	r3, r7, r4
 8002a6e:	0018      	movs	r0, r3
 8002a70:	2324      	movs	r3, #36	@ 0x24
 8002a72:	001a      	movs	r2, r3
 8002a74:	2100      	movs	r1, #0
 8002a76:	f00b fd83 	bl	800e580 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a7a:	1d3b      	adds	r3, r7, #4
 8002a7c:	0018      	movs	r0, r3
 8002a7e:	2308      	movs	r3, #8
 8002a80:	001a      	movs	r2, r3
 8002a82:	2100      	movs	r1, #0
 8002a84:	f00b fd7c 	bl	800e580 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002a88:	4b27      	ldr	r3, [pc, #156]	@ (8002b28 <MX_TIM1_Init+0xc4>)
 8002a8a:	4a28      	ldr	r2, [pc, #160]	@ (8002b2c <MX_TIM1_Init+0xc8>)
 8002a8c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002a8e:	4b26      	ldr	r3, [pc, #152]	@ (8002b28 <MX_TIM1_Init+0xc4>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a94:	4b24      	ldr	r3, [pc, #144]	@ (8002b28 <MX_TIM1_Init+0xc4>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002a9a:	4b23      	ldr	r3, [pc, #140]	@ (8002b28 <MX_TIM1_Init+0xc4>)
 8002a9c:	4a24      	ldr	r2, [pc, #144]	@ (8002b30 <MX_TIM1_Init+0xcc>)
 8002a9e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002aa0:	4b21      	ldr	r3, [pc, #132]	@ (8002b28 <MX_TIM1_Init+0xc4>)
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002aa6:	4b20      	ldr	r3, [pc, #128]	@ (8002b28 <MX_TIM1_Init+0xc4>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002aac:	4b1e      	ldr	r3, [pc, #120]	@ (8002b28 <MX_TIM1_Init+0xc4>)
 8002aae:	2200      	movs	r2, #0
 8002ab0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002ab2:	0021      	movs	r1, r4
 8002ab4:	187b      	adds	r3, r7, r1
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	601a      	str	r2, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002aba:	187b      	adds	r3, r7, r1
 8002abc:	2200      	movs	r2, #0
 8002abe:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002ac0:	187b      	adds	r3, r7, r1
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	609a      	str	r2, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002ac6:	187b      	adds	r3, r7, r1
 8002ac8:	2200      	movs	r2, #0
 8002aca:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 0;
 8002acc:	187b      	adds	r3, r7, r1
 8002ace:	2200      	movs	r2, #0
 8002ad0:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002ad2:	187b      	adds	r3, r7, r1
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002ad8:	187b      	adds	r3, r7, r1
 8002ada:	2201      	movs	r2, #1
 8002adc:	619a      	str	r2, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002ade:	187b      	adds	r3, r7, r1
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 0;
 8002ae4:	187b      	adds	r3, r7, r1
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002aea:	187a      	adds	r2, r7, r1
 8002aec:	4b0e      	ldr	r3, [pc, #56]	@ (8002b28 <MX_TIM1_Init+0xc4>)
 8002aee:	0011      	movs	r1, r2
 8002af0:	0018      	movs	r0, r3
 8002af2:	f005 f9ab 	bl	8007e4c <HAL_TIM_Encoder_Init>
 8002af6:	1e03      	subs	r3, r0, #0
 8002af8:	d001      	beq.n	8002afe <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 8002afa:	f000 f971 	bl	8002de0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002afe:	1d3b      	adds	r3, r7, #4
 8002b00:	2200      	movs	r2, #0
 8002b02:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b04:	1d3b      	adds	r3, r7, #4
 8002b06:	2200      	movs	r2, #0
 8002b08:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002b0a:	1d3a      	adds	r2, r7, #4
 8002b0c:	4b06      	ldr	r3, [pc, #24]	@ (8002b28 <MX_TIM1_Init+0xc4>)
 8002b0e:	0011      	movs	r1, r2
 8002b10:	0018      	movs	r0, r3
 8002b12:	f005 fb99 	bl	8008248 <HAL_TIMEx_MasterConfigSynchronization>
 8002b16:	1e03      	subs	r3, r0, #0
 8002b18:	d001      	beq.n	8002b1e <MX_TIM1_Init+0xba>
  {
    Error_Handler();
 8002b1a:	f000 f961 	bl	8002de0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002b1e:	46c0      	nop			@ (mov r8, r8)
 8002b20:	46bd      	mov	sp, r7
 8002b22:	b00d      	add	sp, #52	@ 0x34
 8002b24:	bd90      	pop	{r4, r7, pc}
 8002b26:	46c0      	nop			@ (mov r8, r8)
 8002b28:	200004c8 	.word	0x200004c8
 8002b2c:	40012c00 	.word	0x40012c00
 8002b30:	0000ffff 	.word	0x0000ffff

08002b34 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002b34:	b590      	push	{r4, r7, lr}
 8002b36:	b08d      	sub	sp, #52	@ 0x34
 8002b38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002b3a:	240c      	movs	r4, #12
 8002b3c:	193b      	adds	r3, r7, r4
 8002b3e:	0018      	movs	r0, r3
 8002b40:	2324      	movs	r3, #36	@ 0x24
 8002b42:	001a      	movs	r2, r3
 8002b44:	2100      	movs	r1, #0
 8002b46:	f00b fd1b 	bl	800e580 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b4a:	1d3b      	adds	r3, r7, #4
 8002b4c:	0018      	movs	r0, r3
 8002b4e:	2308      	movs	r3, #8
 8002b50:	001a      	movs	r2, r3
 8002b52:	2100      	movs	r1, #0
 8002b54:	f00b fd14 	bl	800e580 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002b58:	4b25      	ldr	r3, [pc, #148]	@ (8002bf0 <MX_TIM3_Init+0xbc>)
 8002b5a:	4a26      	ldr	r2, [pc, #152]	@ (8002bf4 <MX_TIM3_Init+0xc0>)
 8002b5c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002b5e:	4b24      	ldr	r3, [pc, #144]	@ (8002bf0 <MX_TIM3_Init+0xbc>)
 8002b60:	2200      	movs	r2, #0
 8002b62:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b64:	4b22      	ldr	r3, [pc, #136]	@ (8002bf0 <MX_TIM3_Init+0xbc>)
 8002b66:	2200      	movs	r2, #0
 8002b68:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002b6a:	4b21      	ldr	r3, [pc, #132]	@ (8002bf0 <MX_TIM3_Init+0xbc>)
 8002b6c:	4a22      	ldr	r2, [pc, #136]	@ (8002bf8 <MX_TIM3_Init+0xc4>)
 8002b6e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b70:	4b1f      	ldr	r3, [pc, #124]	@ (8002bf0 <MX_TIM3_Init+0xbc>)
 8002b72:	2200      	movs	r2, #0
 8002b74:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b76:	4b1e      	ldr	r3, [pc, #120]	@ (8002bf0 <MX_TIM3_Init+0xbc>)
 8002b78:	2200      	movs	r2, #0
 8002b7a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002b7c:	0021      	movs	r1, r4
 8002b7e:	187b      	adds	r3, r7, r1
 8002b80:	2201      	movs	r2, #1
 8002b82:	601a      	str	r2, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002b84:	187b      	adds	r3, r7, r1
 8002b86:	2200      	movs	r2, #0
 8002b88:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002b8a:	187b      	adds	r3, r7, r1
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	609a      	str	r2, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002b90:	187b      	adds	r3, r7, r1
 8002b92:	2200      	movs	r2, #0
 8002b94:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 0;
 8002b96:	187b      	adds	r3, r7, r1
 8002b98:	2200      	movs	r2, #0
 8002b9a:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002b9c:	187b      	adds	r3, r7, r1
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002ba2:	187b      	adds	r3, r7, r1
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	619a      	str	r2, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002ba8:	187b      	adds	r3, r7, r1
 8002baa:	2200      	movs	r2, #0
 8002bac:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 0;
 8002bae:	187b      	adds	r3, r7, r1
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002bb4:	187a      	adds	r2, r7, r1
 8002bb6:	4b0e      	ldr	r3, [pc, #56]	@ (8002bf0 <MX_TIM3_Init+0xbc>)
 8002bb8:	0011      	movs	r1, r2
 8002bba:	0018      	movs	r0, r3
 8002bbc:	f005 f946 	bl	8007e4c <HAL_TIM_Encoder_Init>
 8002bc0:	1e03      	subs	r3, r0, #0
 8002bc2:	d001      	beq.n	8002bc8 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8002bc4:	f000 f90c 	bl	8002de0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bc8:	1d3b      	adds	r3, r7, #4
 8002bca:	2200      	movs	r2, #0
 8002bcc:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bce:	1d3b      	adds	r3, r7, #4
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002bd4:	1d3a      	adds	r2, r7, #4
 8002bd6:	4b06      	ldr	r3, [pc, #24]	@ (8002bf0 <MX_TIM3_Init+0xbc>)
 8002bd8:	0011      	movs	r1, r2
 8002bda:	0018      	movs	r0, r3
 8002bdc:	f005 fb34 	bl	8008248 <HAL_TIMEx_MasterConfigSynchronization>
 8002be0:	1e03      	subs	r3, r0, #0
 8002be2:	d001      	beq.n	8002be8 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8002be4:	f000 f8fc 	bl	8002de0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002be8:	46c0      	nop			@ (mov r8, r8)
 8002bea:	46bd      	mov	sp, r7
 8002bec:	b00d      	add	sp, #52	@ 0x34
 8002bee:	bd90      	pop	{r4, r7, pc}
 8002bf0:	20000510 	.word	0x20000510
 8002bf4:	40000400 	.word	0x40000400
 8002bf8:	0000ffff 	.word	0x0000ffff

08002bfc <MX_USART4_UART_Init>:
  * @brief USART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART4_UART_Init(void)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 8002c00:	4b14      	ldr	r3, [pc, #80]	@ (8002c54 <MX_USART4_UART_Init+0x58>)
 8002c02:	4a15      	ldr	r2, [pc, #84]	@ (8002c58 <MX_USART4_UART_Init+0x5c>)
 8002c04:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8002c06:	4b13      	ldr	r3, [pc, #76]	@ (8002c54 <MX_USART4_UART_Init+0x58>)
 8002c08:	2296      	movs	r2, #150	@ 0x96
 8002c0a:	0192      	lsls	r2, r2, #6
 8002c0c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002c0e:	4b11      	ldr	r3, [pc, #68]	@ (8002c54 <MX_USART4_UART_Init+0x58>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002c14:	4b0f      	ldr	r3, [pc, #60]	@ (8002c54 <MX_USART4_UART_Init+0x58>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8002c54 <MX_USART4_UART_Init+0x58>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002c20:	4b0c      	ldr	r3, [pc, #48]	@ (8002c54 <MX_USART4_UART_Init+0x58>)
 8002c22:	220c      	movs	r2, #12
 8002c24:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c26:	4b0b      	ldr	r3, [pc, #44]	@ (8002c54 <MX_USART4_UART_Init+0x58>)
 8002c28:	2200      	movs	r2, #0
 8002c2a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c2c:	4b09      	ldr	r3, [pc, #36]	@ (8002c54 <MX_USART4_UART_Init+0x58>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c32:	4b08      	ldr	r3, [pc, #32]	@ (8002c54 <MX_USART4_UART_Init+0x58>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c38:	4b06      	ldr	r3, [pc, #24]	@ (8002c54 <MX_USART4_UART_Init+0x58>)
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002c3e:	4b05      	ldr	r3, [pc, #20]	@ (8002c54 <MX_USART4_UART_Init+0x58>)
 8002c40:	0018      	movs	r0, r3
 8002c42:	f005 fb5f 	bl	8008304 <HAL_UART_Init>
 8002c46:	1e03      	subs	r3, r0, #0
 8002c48:	d001      	beq.n	8002c4e <MX_USART4_UART_Init+0x52>
  {
    Error_Handler();
 8002c4a:	f000 f8c9 	bl	8002de0 <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 8002c4e:	46c0      	nop			@ (mov r8, r8)
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	20000558 	.word	0x20000558
 8002c58:	40004c00 	.word	0x40004c00

08002c5c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002c62:	4b10      	ldr	r3, [pc, #64]	@ (8002ca4 <MX_DMA_Init+0x48>)
 8002c64:	695a      	ldr	r2, [r3, #20]
 8002c66:	4b0f      	ldr	r3, [pc, #60]	@ (8002ca4 <MX_DMA_Init+0x48>)
 8002c68:	2101      	movs	r1, #1
 8002c6a:	430a      	orrs	r2, r1
 8002c6c:	615a      	str	r2, [r3, #20]
 8002c6e:	4b0d      	ldr	r3, [pc, #52]	@ (8002ca4 <MX_DMA_Init+0x48>)
 8002c70:	695b      	ldr	r3, [r3, #20]
 8002c72:	2201      	movs	r2, #1
 8002c74:	4013      	ands	r3, r2
 8002c76:	607b      	str	r3, [r7, #4]
 8002c78:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	2100      	movs	r1, #0
 8002c7e:	2009      	movs	r0, #9
 8002c80:	f001 f9da 	bl	8004038 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002c84:	2009      	movs	r0, #9
 8002c86:	f001 f9ec 	bl	8004062 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	2100      	movs	r1, #0
 8002c8e:	200b      	movs	r0, #11
 8002c90:	f001 f9d2 	bl	8004038 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 8002c94:	200b      	movs	r0, #11
 8002c96:	f001 f9e4 	bl	8004062 <HAL_NVIC_EnableIRQ>

}
 8002c9a:	46c0      	nop			@ (mov r8, r8)
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	b002      	add	sp, #8
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	46c0      	nop			@ (mov r8, r8)
 8002ca4:	40021000 	.word	0x40021000

08002ca8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002ca8:	b590      	push	{r4, r7, lr}
 8002caa:	b089      	sub	sp, #36	@ 0x24
 8002cac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cae:	240c      	movs	r4, #12
 8002cb0:	193b      	adds	r3, r7, r4
 8002cb2:	0018      	movs	r0, r3
 8002cb4:	2314      	movs	r3, #20
 8002cb6:	001a      	movs	r2, r3
 8002cb8:	2100      	movs	r1, #0
 8002cba:	f00b fc61 	bl	800e580 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cbe:	4b3e      	ldr	r3, [pc, #248]	@ (8002db8 <MX_GPIO_Init+0x110>)
 8002cc0:	695a      	ldr	r2, [r3, #20]
 8002cc2:	4b3d      	ldr	r3, [pc, #244]	@ (8002db8 <MX_GPIO_Init+0x110>)
 8002cc4:	2180      	movs	r1, #128	@ 0x80
 8002cc6:	0309      	lsls	r1, r1, #12
 8002cc8:	430a      	orrs	r2, r1
 8002cca:	615a      	str	r2, [r3, #20]
 8002ccc:	4b3a      	ldr	r3, [pc, #232]	@ (8002db8 <MX_GPIO_Init+0x110>)
 8002cce:	695a      	ldr	r2, [r3, #20]
 8002cd0:	2380      	movs	r3, #128	@ 0x80
 8002cd2:	031b      	lsls	r3, r3, #12
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	60bb      	str	r3, [r7, #8]
 8002cd8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cda:	4b37      	ldr	r3, [pc, #220]	@ (8002db8 <MX_GPIO_Init+0x110>)
 8002cdc:	695a      	ldr	r2, [r3, #20]
 8002cde:	4b36      	ldr	r3, [pc, #216]	@ (8002db8 <MX_GPIO_Init+0x110>)
 8002ce0:	2180      	movs	r1, #128	@ 0x80
 8002ce2:	0289      	lsls	r1, r1, #10
 8002ce4:	430a      	orrs	r2, r1
 8002ce6:	615a      	str	r2, [r3, #20]
 8002ce8:	4b33      	ldr	r3, [pc, #204]	@ (8002db8 <MX_GPIO_Init+0x110>)
 8002cea:	695a      	ldr	r2, [r3, #20]
 8002cec:	2380      	movs	r3, #128	@ 0x80
 8002cee:	029b      	lsls	r3, r3, #10
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	607b      	str	r3, [r7, #4]
 8002cf4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cf6:	4b30      	ldr	r3, [pc, #192]	@ (8002db8 <MX_GPIO_Init+0x110>)
 8002cf8:	695a      	ldr	r2, [r3, #20]
 8002cfa:	4b2f      	ldr	r3, [pc, #188]	@ (8002db8 <MX_GPIO_Init+0x110>)
 8002cfc:	2180      	movs	r1, #128	@ 0x80
 8002cfe:	02c9      	lsls	r1, r1, #11
 8002d00:	430a      	orrs	r2, r1
 8002d02:	615a      	str	r2, [r3, #20]
 8002d04:	4b2c      	ldr	r3, [pc, #176]	@ (8002db8 <MX_GPIO_Init+0x110>)
 8002d06:	695a      	ldr	r2, [r3, #20]
 8002d08:	2380      	movs	r3, #128	@ 0x80
 8002d0a:	02db      	lsls	r3, r3, #11
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	603b      	str	r3, [r7, #0]
 8002d10:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI5_RESET_Pin|SPI5_DC_Pin|SPI5_CS_Pin|LD4_Pin
 8002d12:	23e3      	movs	r3, #227	@ 0xe3
 8002d14:	021b      	lsls	r3, r3, #8
 8002d16:	4829      	ldr	r0, [pc, #164]	@ (8002dbc <MX_GPIO_Init+0x114>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	0019      	movs	r1, r3
 8002d1c:	f001 fd31 	bl	8004782 <HAL_GPIO_WritePin>
                          |LD5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SPI5_RESET_Pin SPI5_DC_Pin SPI5_CS_Pin LD4_Pin
                           LD5_Pin */
  GPIO_InitStruct.Pin = SPI5_RESET_Pin|SPI5_DC_Pin|SPI5_CS_Pin|LD4_Pin
 8002d20:	193b      	adds	r3, r7, r4
 8002d22:	22e3      	movs	r2, #227	@ 0xe3
 8002d24:	0212      	lsls	r2, r2, #8
 8002d26:	601a      	str	r2, [r3, #0]
                          |LD5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d28:	193b      	adds	r3, r7, r4
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d2e:	193b      	adds	r3, r7, r4
 8002d30:	2200      	movs	r2, #0
 8002d32:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d34:	193b      	adds	r3, r7, r4
 8002d36:	2200      	movs	r2, #0
 8002d38:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d3a:	193b      	adds	r3, r7, r4
 8002d3c:	4a1f      	ldr	r2, [pc, #124]	@ (8002dbc <MX_GPIO_Init+0x114>)
 8002d3e:	0019      	movs	r1, r3
 8002d40:	0010      	movs	r0, r2
 8002d42:	f001 fb89 	bl	8004458 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002d46:	193b      	adds	r3, r7, r4
 8002d48:	2201      	movs	r2, #1
 8002d4a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d4c:	193b      	adds	r3, r7, r4
 8002d4e:	2200      	movs	r2, #0
 8002d50:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002d52:	193b      	adds	r3, r7, r4
 8002d54:	2202      	movs	r2, #2
 8002d56:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002d58:	193a      	adds	r2, r7, r4
 8002d5a:	2390      	movs	r3, #144	@ 0x90
 8002d5c:	05db      	lsls	r3, r3, #23
 8002d5e:	0011      	movs	r1, r2
 8002d60:	0018      	movs	r0, r3
 8002d62:	f001 fb79 	bl	8004458 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002d66:	193b      	adds	r3, r7, r4
 8002d68:	22c0      	movs	r2, #192	@ 0xc0
 8002d6a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d6c:	193b      	adds	r3, r7, r4
 8002d6e:	2202      	movs	r2, #2
 8002d70:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d72:	193b      	adds	r3, r7, r4
 8002d74:	2200      	movs	r2, #0
 8002d76:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d78:	193b      	adds	r3, r7, r4
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8002d7e:	193b      	adds	r3, r7, r4
 8002d80:	2203      	movs	r2, #3
 8002d82:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d84:	193a      	adds	r2, r7, r4
 8002d86:	2390      	movs	r3, #144	@ 0x90
 8002d88:	05db      	lsls	r3, r3, #23
 8002d8a:	0011      	movs	r1, r2
 8002d8c:	0018      	movs	r0, r3
 8002d8e:	f001 fb63 	bl	8004458 <HAL_GPIO_Init>

  /*Configure GPIO pins : JoyBtn0_Pin JoyBtn1_Pin JoyBtn2_Pin JoyBtn3_Pin
                           JoyBtn4_Pin JoyBtn5_Pin JoyBtn6_Pin JoyBtn7_Pin */
  GPIO_InitStruct.Pin = JoyBtn0_Pin|JoyBtn1_Pin|JoyBtn2_Pin|JoyBtn3_Pin
 8002d92:	193b      	adds	r3, r7, r4
 8002d94:	22ff      	movs	r2, #255	@ 0xff
 8002d96:	601a      	str	r2, [r3, #0]
                          |JoyBtn4_Pin|JoyBtn5_Pin|JoyBtn6_Pin|JoyBtn7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d98:	193b      	adds	r3, r7, r4
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002d9e:	193b      	adds	r3, r7, r4
 8002da0:	2202      	movs	r2, #2
 8002da2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002da4:	193b      	adds	r3, r7, r4
 8002da6:	4a06      	ldr	r2, [pc, #24]	@ (8002dc0 <MX_GPIO_Init+0x118>)
 8002da8:	0019      	movs	r1, r3
 8002daa:	0010      	movs	r0, r2
 8002dac:	f001 fb54 	bl	8004458 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8002db0:	46c0      	nop			@ (mov r8, r8)
 8002db2:	46bd      	mov	sp, r7
 8002db4:	b009      	add	sp, #36	@ 0x24
 8002db6:	bd90      	pop	{r4, r7, pc}
 8002db8:	40021000 	.word	0x40021000
 8002dbc:	48000800 	.word	0x48000800
 8002dc0:	48000400 	.word	0x48000400

08002dc4 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b082      	sub	sp, #8
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
// This function is automatically called when DMA completes a transfer
	dmaEnd = 1;
 8002dcc:	4b03      	ldr	r3, [pc, #12]	@ (8002ddc <HAL_ADC_ConvCpltCallback+0x18>)
 8002dce:	2201      	movs	r2, #1
 8002dd0:	701a      	strb	r2, [r3, #0]

}
 8002dd2:	46c0      	nop			@ (mov r8, r8)
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	b002      	add	sp, #8
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	46c0      	nop			@ (mov r8, r8)
 8002ddc:	20000682 	.word	0x20000682

08002de0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002de4:	b672      	cpsid	i
}
 8002de6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002de8:	46c0      	nop			@ (mov r8, r8)
 8002dea:	e7fd      	b.n	8002de8 <Error_Handler+0x8>

08002dec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002df2:	4b0f      	ldr	r3, [pc, #60]	@ (8002e30 <HAL_MspInit+0x44>)
 8002df4:	699a      	ldr	r2, [r3, #24]
 8002df6:	4b0e      	ldr	r3, [pc, #56]	@ (8002e30 <HAL_MspInit+0x44>)
 8002df8:	2101      	movs	r1, #1
 8002dfa:	430a      	orrs	r2, r1
 8002dfc:	619a      	str	r2, [r3, #24]
 8002dfe:	4b0c      	ldr	r3, [pc, #48]	@ (8002e30 <HAL_MspInit+0x44>)
 8002e00:	699b      	ldr	r3, [r3, #24]
 8002e02:	2201      	movs	r2, #1
 8002e04:	4013      	ands	r3, r2
 8002e06:	607b      	str	r3, [r7, #4]
 8002e08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e0a:	4b09      	ldr	r3, [pc, #36]	@ (8002e30 <HAL_MspInit+0x44>)
 8002e0c:	69da      	ldr	r2, [r3, #28]
 8002e0e:	4b08      	ldr	r3, [pc, #32]	@ (8002e30 <HAL_MspInit+0x44>)
 8002e10:	2180      	movs	r1, #128	@ 0x80
 8002e12:	0549      	lsls	r1, r1, #21
 8002e14:	430a      	orrs	r2, r1
 8002e16:	61da      	str	r2, [r3, #28]
 8002e18:	4b05      	ldr	r3, [pc, #20]	@ (8002e30 <HAL_MspInit+0x44>)
 8002e1a:	69da      	ldr	r2, [r3, #28]
 8002e1c:	2380      	movs	r3, #128	@ 0x80
 8002e1e:	055b      	lsls	r3, r3, #21
 8002e20:	4013      	ands	r3, r2
 8002e22:	603b      	str	r3, [r7, #0]
 8002e24:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e26:	46c0      	nop			@ (mov r8, r8)
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	b002      	add	sp, #8
 8002e2c:	bd80      	pop	{r7, pc}
 8002e2e:	46c0      	nop			@ (mov r8, r8)
 8002e30:	40021000 	.word	0x40021000

08002e34 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002e34:	b590      	push	{r4, r7, lr}
 8002e36:	b08b      	sub	sp, #44	@ 0x2c
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e3c:	2414      	movs	r4, #20
 8002e3e:	193b      	adds	r3, r7, r4
 8002e40:	0018      	movs	r0, r3
 8002e42:	2314      	movs	r3, #20
 8002e44:	001a      	movs	r2, r3
 8002e46:	2100      	movs	r1, #0
 8002e48:	f00b fb9a 	bl	800e580 <memset>
  if(hadc->Instance==ADC1)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a2d      	ldr	r2, [pc, #180]	@ (8002f08 <HAL_ADC_MspInit+0xd4>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d153      	bne.n	8002efe <HAL_ADC_MspInit+0xca>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002e56:	4b2d      	ldr	r3, [pc, #180]	@ (8002f0c <HAL_ADC_MspInit+0xd8>)
 8002e58:	699a      	ldr	r2, [r3, #24]
 8002e5a:	4b2c      	ldr	r3, [pc, #176]	@ (8002f0c <HAL_ADC_MspInit+0xd8>)
 8002e5c:	2180      	movs	r1, #128	@ 0x80
 8002e5e:	0089      	lsls	r1, r1, #2
 8002e60:	430a      	orrs	r2, r1
 8002e62:	619a      	str	r2, [r3, #24]
 8002e64:	4b29      	ldr	r3, [pc, #164]	@ (8002f0c <HAL_ADC_MspInit+0xd8>)
 8002e66:	699a      	ldr	r2, [r3, #24]
 8002e68:	2380      	movs	r3, #128	@ 0x80
 8002e6a:	009b      	lsls	r3, r3, #2
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	613b      	str	r3, [r7, #16]
 8002e70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e72:	4b26      	ldr	r3, [pc, #152]	@ (8002f0c <HAL_ADC_MspInit+0xd8>)
 8002e74:	695a      	ldr	r2, [r3, #20]
 8002e76:	4b25      	ldr	r3, [pc, #148]	@ (8002f0c <HAL_ADC_MspInit+0xd8>)
 8002e78:	2180      	movs	r1, #128	@ 0x80
 8002e7a:	0289      	lsls	r1, r1, #10
 8002e7c:	430a      	orrs	r2, r1
 8002e7e:	615a      	str	r2, [r3, #20]
 8002e80:	4b22      	ldr	r3, [pc, #136]	@ (8002f0c <HAL_ADC_MspInit+0xd8>)
 8002e82:	695a      	ldr	r2, [r3, #20]
 8002e84:	2380      	movs	r3, #128	@ 0x80
 8002e86:	029b      	lsls	r3, r3, #10
 8002e88:	4013      	ands	r3, r2
 8002e8a:	60fb      	str	r3, [r7, #12]
 8002e8c:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC_IN1
    PA3     ------> ADC_IN3
    PA4     ------> ADC_IN4
    PA5     ------> ADC_IN5
    */
    GPIO_InitStruct.Pin = Joy1_Y_Pin|Joy2_Y_Pin|Joy_Z_Pin|Joy_Zr_Pin;
 8002e8e:	193b      	adds	r3, r7, r4
 8002e90:	223a      	movs	r2, #58	@ 0x3a
 8002e92:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e94:	193b      	adds	r3, r7, r4
 8002e96:	2203      	movs	r2, #3
 8002e98:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e9a:	193b      	adds	r3, r7, r4
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ea0:	193a      	adds	r2, r7, r4
 8002ea2:	2390      	movs	r3, #144	@ 0x90
 8002ea4:	05db      	lsls	r3, r3, #23
 8002ea6:	0011      	movs	r1, r2
 8002ea8:	0018      	movs	r0, r3
 8002eaa:	f001 fad5 	bl	8004458 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8002eae:	4b18      	ldr	r3, [pc, #96]	@ (8002f10 <HAL_ADC_MspInit+0xdc>)
 8002eb0:	4a18      	ldr	r2, [pc, #96]	@ (8002f14 <HAL_ADC_MspInit+0xe0>)
 8002eb2:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002eb4:	4b16      	ldr	r3, [pc, #88]	@ (8002f10 <HAL_ADC_MspInit+0xdc>)
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8002eba:	4b15      	ldr	r3, [pc, #84]	@ (8002f10 <HAL_ADC_MspInit+0xdc>)
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8002ec0:	4b13      	ldr	r3, [pc, #76]	@ (8002f10 <HAL_ADC_MspInit+0xdc>)
 8002ec2:	2280      	movs	r2, #128	@ 0x80
 8002ec4:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002ec6:	4b12      	ldr	r3, [pc, #72]	@ (8002f10 <HAL_ADC_MspInit+0xdc>)
 8002ec8:	2280      	movs	r2, #128	@ 0x80
 8002eca:	0052      	lsls	r2, r2, #1
 8002ecc:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002ece:	4b10      	ldr	r3, [pc, #64]	@ (8002f10 <HAL_ADC_MspInit+0xdc>)
 8002ed0:	2280      	movs	r2, #128	@ 0x80
 8002ed2:	00d2      	lsls	r2, r2, #3
 8002ed4:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8002ed6:	4b0e      	ldr	r3, [pc, #56]	@ (8002f10 <HAL_ADC_MspInit+0xdc>)
 8002ed8:	2220      	movs	r2, #32
 8002eda:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8002edc:	4b0c      	ldr	r3, [pc, #48]	@ (8002f10 <HAL_ADC_MspInit+0xdc>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8002ee2:	4b0b      	ldr	r3, [pc, #44]	@ (8002f10 <HAL_ADC_MspInit+0xdc>)
 8002ee4:	0018      	movs	r0, r3
 8002ee6:	f001 f8d9 	bl	800409c <HAL_DMA_Init>
 8002eea:	1e03      	subs	r3, r0, #0
 8002eec:	d001      	beq.n	8002ef2 <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 8002eee:	f7ff ff77 	bl	8002de0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	4a06      	ldr	r2, [pc, #24]	@ (8002f10 <HAL_ADC_MspInit+0xdc>)
 8002ef6:	631a      	str	r2, [r3, #48]	@ 0x30
 8002ef8:	4b05      	ldr	r3, [pc, #20]	@ (8002f10 <HAL_ADC_MspInit+0xdc>)
 8002efa:	687a      	ldr	r2, [r7, #4]
 8002efc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002efe:	46c0      	nop			@ (mov r8, r8)
 8002f00:	46bd      	mov	sp, r7
 8002f02:	b00b      	add	sp, #44	@ 0x2c
 8002f04:	bd90      	pop	{r4, r7, pc}
 8002f06:	46c0      	nop			@ (mov r8, r8)
 8002f08:	40012400 	.word	0x40012400
 8002f0c:	40021000 	.word	0x40021000
 8002f10:	200003bc 	.word	0x200003bc
 8002f14:	40020008 	.word	0x40020008

08002f18 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a06      	ldr	r2, [pc, #24]	@ (8002f40 <HAL_RTC_MspInit+0x28>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d106      	bne.n	8002f38 <HAL_RTC_MspInit+0x20>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002f2a:	4b06      	ldr	r3, [pc, #24]	@ (8002f44 <HAL_RTC_MspInit+0x2c>)
 8002f2c:	6a1a      	ldr	r2, [r3, #32]
 8002f2e:	4b05      	ldr	r3, [pc, #20]	@ (8002f44 <HAL_RTC_MspInit+0x2c>)
 8002f30:	2180      	movs	r1, #128	@ 0x80
 8002f32:	0209      	lsls	r1, r1, #8
 8002f34:	430a      	orrs	r2, r1
 8002f36:	621a      	str	r2, [r3, #32]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8002f38:	46c0      	nop			@ (mov r8, r8)
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	b002      	add	sp, #8
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	40002800 	.word	0x40002800
 8002f44:	40021000 	.word	0x40021000

08002f48 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002f48:	b590      	push	{r4, r7, lr}
 8002f4a:	b08b      	sub	sp, #44	@ 0x2c
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f50:	2414      	movs	r4, #20
 8002f52:	193b      	adds	r3, r7, r4
 8002f54:	0018      	movs	r0, r3
 8002f56:	2314      	movs	r3, #20
 8002f58:	001a      	movs	r2, r3
 8002f5a:	2100      	movs	r1, #0
 8002f5c:	f00b fb10 	bl	800e580 <memset>
  if(hspi->Instance==SPI2)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a45      	ldr	r2, [pc, #276]	@ (800307c <HAL_SPI_MspInit+0x134>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d000      	beq.n	8002f6c <HAL_SPI_MspInit+0x24>
 8002f6a:	e083      	b.n	8003074 <HAL_SPI_MspInit+0x12c>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002f6c:	4b44      	ldr	r3, [pc, #272]	@ (8003080 <HAL_SPI_MspInit+0x138>)
 8002f6e:	69da      	ldr	r2, [r3, #28]
 8002f70:	4b43      	ldr	r3, [pc, #268]	@ (8003080 <HAL_SPI_MspInit+0x138>)
 8002f72:	2180      	movs	r1, #128	@ 0x80
 8002f74:	01c9      	lsls	r1, r1, #7
 8002f76:	430a      	orrs	r2, r1
 8002f78:	61da      	str	r2, [r3, #28]
 8002f7a:	4b41      	ldr	r3, [pc, #260]	@ (8003080 <HAL_SPI_MspInit+0x138>)
 8002f7c:	69da      	ldr	r2, [r3, #28]
 8002f7e:	2380      	movs	r3, #128	@ 0x80
 8002f80:	01db      	lsls	r3, r3, #7
 8002f82:	4013      	ands	r3, r2
 8002f84:	613b      	str	r3, [r7, #16]
 8002f86:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f88:	4b3d      	ldr	r3, [pc, #244]	@ (8003080 <HAL_SPI_MspInit+0x138>)
 8002f8a:	695a      	ldr	r2, [r3, #20]
 8002f8c:	4b3c      	ldr	r3, [pc, #240]	@ (8003080 <HAL_SPI_MspInit+0x138>)
 8002f8e:	2180      	movs	r1, #128	@ 0x80
 8002f90:	0309      	lsls	r1, r1, #12
 8002f92:	430a      	orrs	r2, r1
 8002f94:	615a      	str	r2, [r3, #20]
 8002f96:	4b3a      	ldr	r3, [pc, #232]	@ (8003080 <HAL_SPI_MspInit+0x138>)
 8002f98:	695a      	ldr	r2, [r3, #20]
 8002f9a:	2380      	movs	r3, #128	@ 0x80
 8002f9c:	031b      	lsls	r3, r3, #12
 8002f9e:	4013      	ands	r3, r2
 8002fa0:	60fb      	str	r3, [r7, #12]
 8002fa2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fa4:	4b36      	ldr	r3, [pc, #216]	@ (8003080 <HAL_SPI_MspInit+0x138>)
 8002fa6:	695a      	ldr	r2, [r3, #20]
 8002fa8:	4b35      	ldr	r3, [pc, #212]	@ (8003080 <HAL_SPI_MspInit+0x138>)
 8002faa:	2180      	movs	r1, #128	@ 0x80
 8002fac:	02c9      	lsls	r1, r1, #11
 8002fae:	430a      	orrs	r2, r1
 8002fb0:	615a      	str	r2, [r3, #20]
 8002fb2:	4b33      	ldr	r3, [pc, #204]	@ (8003080 <HAL_SPI_MspInit+0x138>)
 8002fb4:	695a      	ldr	r2, [r3, #20]
 8002fb6:	2380      	movs	r3, #128	@ 0x80
 8002fb8:	02db      	lsls	r3, r3, #11
 8002fba:	4013      	ands	r3, r2
 8002fbc:	60bb      	str	r3, [r7, #8]
 8002fbe:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002fc0:	193b      	adds	r3, r7, r4
 8002fc2:	2208      	movs	r2, #8
 8002fc4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fc6:	193b      	adds	r3, r7, r4
 8002fc8:	2202      	movs	r2, #2
 8002fca:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fcc:	193b      	adds	r3, r7, r4
 8002fce:	2200      	movs	r2, #0
 8002fd0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002fd2:	193b      	adds	r3, r7, r4
 8002fd4:	2203      	movs	r2, #3
 8002fd6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8002fd8:	193b      	adds	r3, r7, r4
 8002fda:	2201      	movs	r2, #1
 8002fdc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fde:	193b      	adds	r3, r7, r4
 8002fe0:	4a28      	ldr	r2, [pc, #160]	@ (8003084 <HAL_SPI_MspInit+0x13c>)
 8002fe2:	0019      	movs	r1, r3
 8002fe4:	0010      	movs	r0, r2
 8002fe6:	f001 fa37 	bl	8004458 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002fea:	0021      	movs	r1, r4
 8002fec:	187b      	adds	r3, r7, r1
 8002fee:	2280      	movs	r2, #128	@ 0x80
 8002ff0:	00d2      	lsls	r2, r2, #3
 8002ff2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ff4:	187b      	adds	r3, r7, r1
 8002ff6:	2202      	movs	r2, #2
 8002ff8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ffa:	187b      	adds	r3, r7, r1
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003000:	187b      	adds	r3, r7, r1
 8003002:	2203      	movs	r2, #3
 8003004:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003006:	187b      	adds	r3, r7, r1
 8003008:	2205      	movs	r2, #5
 800300a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800300c:	187b      	adds	r3, r7, r1
 800300e:	4a1e      	ldr	r2, [pc, #120]	@ (8003088 <HAL_SPI_MspInit+0x140>)
 8003010:	0019      	movs	r1, r3
 8003012:	0010      	movs	r0, r2
 8003014:	f001 fa20 	bl	8004458 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8003018:	4b1c      	ldr	r3, [pc, #112]	@ (800308c <HAL_SPI_MspInit+0x144>)
 800301a:	4a1d      	ldr	r2, [pc, #116]	@ (8003090 <HAL_SPI_MspInit+0x148>)
 800301c:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800301e:	4b1b      	ldr	r3, [pc, #108]	@ (800308c <HAL_SPI_MspInit+0x144>)
 8003020:	2210      	movs	r2, #16
 8003022:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003024:	4b19      	ldr	r3, [pc, #100]	@ (800308c <HAL_SPI_MspInit+0x144>)
 8003026:	2200      	movs	r2, #0
 8003028:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800302a:	4b18      	ldr	r3, [pc, #96]	@ (800308c <HAL_SPI_MspInit+0x144>)
 800302c:	2280      	movs	r2, #128	@ 0x80
 800302e:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003030:	4b16      	ldr	r3, [pc, #88]	@ (800308c <HAL_SPI_MspInit+0x144>)
 8003032:	2200      	movs	r2, #0
 8003034:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003036:	4b15      	ldr	r3, [pc, #84]	@ (800308c <HAL_SPI_MspInit+0x144>)
 8003038:	2200      	movs	r2, #0
 800303a:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800303c:	4b13      	ldr	r3, [pc, #76]	@ (800308c <HAL_SPI_MspInit+0x144>)
 800303e:	2200      	movs	r2, #0
 8003040:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003042:	4b12      	ldr	r3, [pc, #72]	@ (800308c <HAL_SPI_MspInit+0x144>)
 8003044:	2200      	movs	r2, #0
 8003046:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8003048:	4b10      	ldr	r3, [pc, #64]	@ (800308c <HAL_SPI_MspInit+0x144>)
 800304a:	0018      	movs	r0, r3
 800304c:	f001 f826 	bl	800409c <HAL_DMA_Init>
 8003050:	1e03      	subs	r3, r0, #0
 8003052:	d001      	beq.n	8003058 <HAL_SPI_MspInit+0x110>
    {
      Error_Handler();
 8003054:	f7ff fec4 	bl	8002de0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	4a0c      	ldr	r2, [pc, #48]	@ (800308c <HAL_SPI_MspInit+0x144>)
 800305c:	655a      	str	r2, [r3, #84]	@ 0x54
 800305e:	4b0b      	ldr	r3, [pc, #44]	@ (800308c <HAL_SPI_MspInit+0x144>)
 8003060:	687a      	ldr	r2, [r7, #4]
 8003062:	625a      	str	r2, [r3, #36]	@ 0x24

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8003064:	2200      	movs	r2, #0
 8003066:	2100      	movs	r1, #0
 8003068:	201a      	movs	r0, #26
 800306a:	f000 ffe5 	bl	8004038 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800306e:	201a      	movs	r0, #26
 8003070:	f000 fff7 	bl	8004062 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8003074:	46c0      	nop			@ (mov r8, r8)
 8003076:	46bd      	mov	sp, r7
 8003078:	b00b      	add	sp, #44	@ 0x2c
 800307a:	bd90      	pop	{r4, r7, pc}
 800307c:	40003800 	.word	0x40003800
 8003080:	40021000 	.word	0x40021000
 8003084:	48000800 	.word	0x48000800
 8003088:	48000400 	.word	0x48000400
 800308c:	20000484 	.word	0x20000484
 8003090:	40020058 	.word	0x40020058

08003094 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003094:	b590      	push	{r4, r7, lr}
 8003096:	b08d      	sub	sp, #52	@ 0x34
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800309c:	241c      	movs	r4, #28
 800309e:	193b      	adds	r3, r7, r4
 80030a0:	0018      	movs	r0, r3
 80030a2:	2314      	movs	r3, #20
 80030a4:	001a      	movs	r2, r3
 80030a6:	2100      	movs	r1, #0
 80030a8:	f00b fa6a 	bl	800e580 <memset>
  if(htim_encoder->Instance==TIM1)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a38      	ldr	r2, [pc, #224]	@ (8003194 <HAL_TIM_Encoder_MspInit+0x100>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d134      	bne.n	8003120 <HAL_TIM_Encoder_MspInit+0x8c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80030b6:	4b38      	ldr	r3, [pc, #224]	@ (8003198 <HAL_TIM_Encoder_MspInit+0x104>)
 80030b8:	699a      	ldr	r2, [r3, #24]
 80030ba:	4b37      	ldr	r3, [pc, #220]	@ (8003198 <HAL_TIM_Encoder_MspInit+0x104>)
 80030bc:	2180      	movs	r1, #128	@ 0x80
 80030be:	0109      	lsls	r1, r1, #4
 80030c0:	430a      	orrs	r2, r1
 80030c2:	619a      	str	r2, [r3, #24]
 80030c4:	4b34      	ldr	r3, [pc, #208]	@ (8003198 <HAL_TIM_Encoder_MspInit+0x104>)
 80030c6:	699a      	ldr	r2, [r3, #24]
 80030c8:	2380      	movs	r3, #128	@ 0x80
 80030ca:	011b      	lsls	r3, r3, #4
 80030cc:	4013      	ands	r3, r2
 80030ce:	61bb      	str	r3, [r7, #24]
 80030d0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030d2:	4b31      	ldr	r3, [pc, #196]	@ (8003198 <HAL_TIM_Encoder_MspInit+0x104>)
 80030d4:	695a      	ldr	r2, [r3, #20]
 80030d6:	4b30      	ldr	r3, [pc, #192]	@ (8003198 <HAL_TIM_Encoder_MspInit+0x104>)
 80030d8:	2180      	movs	r1, #128	@ 0x80
 80030da:	0289      	lsls	r1, r1, #10
 80030dc:	430a      	orrs	r2, r1
 80030de:	615a      	str	r2, [r3, #20]
 80030e0:	4b2d      	ldr	r3, [pc, #180]	@ (8003198 <HAL_TIM_Encoder_MspInit+0x104>)
 80030e2:	695a      	ldr	r2, [r3, #20]
 80030e4:	2380      	movs	r3, #128	@ 0x80
 80030e6:	029b      	lsls	r3, r3, #10
 80030e8:	4013      	ands	r3, r2
 80030ea:	617b      	str	r3, [r7, #20]
 80030ec:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = Enc2_1_Pin|Enc2_2_Pin;
 80030ee:	193b      	adds	r3, r7, r4
 80030f0:	22c0      	movs	r2, #192	@ 0xc0
 80030f2:	0092      	lsls	r2, r2, #2
 80030f4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030f6:	0021      	movs	r1, r4
 80030f8:	187b      	adds	r3, r7, r1
 80030fa:	2202      	movs	r2, #2
 80030fc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030fe:	187b      	adds	r3, r7, r1
 8003100:	2201      	movs	r2, #1
 8003102:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003104:	187b      	adds	r3, r7, r1
 8003106:	2200      	movs	r2, #0
 8003108:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800310a:	187b      	adds	r3, r7, r1
 800310c:	2202      	movs	r2, #2
 800310e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003110:	187a      	adds	r2, r7, r1
 8003112:	2390      	movs	r3, #144	@ 0x90
 8003114:	05db      	lsls	r3, r3, #23
 8003116:	0011      	movs	r1, r2
 8003118:	0018      	movs	r0, r3
 800311a:	f001 f99d 	bl	8004458 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 800311e:	e034      	b.n	800318a <HAL_TIM_Encoder_MspInit+0xf6>
  else if(htim_encoder->Instance==TIM3)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a1d      	ldr	r2, [pc, #116]	@ (800319c <HAL_TIM_Encoder_MspInit+0x108>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d12f      	bne.n	800318a <HAL_TIM_Encoder_MspInit+0xf6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800312a:	4b1b      	ldr	r3, [pc, #108]	@ (8003198 <HAL_TIM_Encoder_MspInit+0x104>)
 800312c:	69da      	ldr	r2, [r3, #28]
 800312e:	4b1a      	ldr	r3, [pc, #104]	@ (8003198 <HAL_TIM_Encoder_MspInit+0x104>)
 8003130:	2102      	movs	r1, #2
 8003132:	430a      	orrs	r2, r1
 8003134:	61da      	str	r2, [r3, #28]
 8003136:	4b18      	ldr	r3, [pc, #96]	@ (8003198 <HAL_TIM_Encoder_MspInit+0x104>)
 8003138:	69db      	ldr	r3, [r3, #28]
 800313a:	2202      	movs	r2, #2
 800313c:	4013      	ands	r3, r2
 800313e:	613b      	str	r3, [r7, #16]
 8003140:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003142:	4b15      	ldr	r3, [pc, #84]	@ (8003198 <HAL_TIM_Encoder_MspInit+0x104>)
 8003144:	695a      	ldr	r2, [r3, #20]
 8003146:	4b14      	ldr	r3, [pc, #80]	@ (8003198 <HAL_TIM_Encoder_MspInit+0x104>)
 8003148:	2180      	movs	r1, #128	@ 0x80
 800314a:	0309      	lsls	r1, r1, #12
 800314c:	430a      	orrs	r2, r1
 800314e:	615a      	str	r2, [r3, #20]
 8003150:	4b11      	ldr	r3, [pc, #68]	@ (8003198 <HAL_TIM_Encoder_MspInit+0x104>)
 8003152:	695a      	ldr	r2, [r3, #20]
 8003154:	2380      	movs	r3, #128	@ 0x80
 8003156:	031b      	lsls	r3, r3, #12
 8003158:	4013      	ands	r3, r2
 800315a:	60fb      	str	r3, [r7, #12]
 800315c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Enc1_1_Pin|Enc1_2_Pin;
 800315e:	211c      	movs	r1, #28
 8003160:	187b      	adds	r3, r7, r1
 8003162:	22c0      	movs	r2, #192	@ 0xc0
 8003164:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003166:	187b      	adds	r3, r7, r1
 8003168:	2202      	movs	r2, #2
 800316a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800316c:	187b      	adds	r3, r7, r1
 800316e:	2201      	movs	r2, #1
 8003170:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003172:	187b      	adds	r3, r7, r1
 8003174:	2200      	movs	r2, #0
 8003176:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM3;
 8003178:	187b      	adds	r3, r7, r1
 800317a:	2200      	movs	r2, #0
 800317c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800317e:	187b      	adds	r3, r7, r1
 8003180:	4a07      	ldr	r2, [pc, #28]	@ (80031a0 <HAL_TIM_Encoder_MspInit+0x10c>)
 8003182:	0019      	movs	r1, r3
 8003184:	0010      	movs	r0, r2
 8003186:	f001 f967 	bl	8004458 <HAL_GPIO_Init>
}
 800318a:	46c0      	nop			@ (mov r8, r8)
 800318c:	46bd      	mov	sp, r7
 800318e:	b00d      	add	sp, #52	@ 0x34
 8003190:	bd90      	pop	{r4, r7, pc}
 8003192:	46c0      	nop			@ (mov r8, r8)
 8003194:	40012c00 	.word	0x40012c00
 8003198:	40021000 	.word	0x40021000
 800319c:	40000400 	.word	0x40000400
 80031a0:	48000800 	.word	0x48000800

080031a4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80031a4:	b590      	push	{r4, r7, lr}
 80031a6:	b08b      	sub	sp, #44	@ 0x2c
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031ac:	2414      	movs	r4, #20
 80031ae:	193b      	adds	r3, r7, r4
 80031b0:	0018      	movs	r0, r3
 80031b2:	2314      	movs	r3, #20
 80031b4:	001a      	movs	r2, r3
 80031b6:	2100      	movs	r1, #0
 80031b8:	f00b f9e2 	bl	800e580 <memset>
  if(huart->Instance==USART4)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a1c      	ldr	r2, [pc, #112]	@ (8003234 <HAL_UART_MspInit+0x90>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d132      	bne.n	800322c <HAL_UART_MspInit+0x88>
  {
    /* USER CODE BEGIN USART4_MspInit 0 */

    /* USER CODE END USART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART4_CLK_ENABLE();
 80031c6:	4b1c      	ldr	r3, [pc, #112]	@ (8003238 <HAL_UART_MspInit+0x94>)
 80031c8:	69da      	ldr	r2, [r3, #28]
 80031ca:	4b1b      	ldr	r3, [pc, #108]	@ (8003238 <HAL_UART_MspInit+0x94>)
 80031cc:	2180      	movs	r1, #128	@ 0x80
 80031ce:	0309      	lsls	r1, r1, #12
 80031d0:	430a      	orrs	r2, r1
 80031d2:	61da      	str	r2, [r3, #28]
 80031d4:	4b18      	ldr	r3, [pc, #96]	@ (8003238 <HAL_UART_MspInit+0x94>)
 80031d6:	69da      	ldr	r2, [r3, #28]
 80031d8:	2380      	movs	r3, #128	@ 0x80
 80031da:	031b      	lsls	r3, r3, #12
 80031dc:	4013      	ands	r3, r2
 80031de:	613b      	str	r3, [r7, #16]
 80031e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80031e2:	4b15      	ldr	r3, [pc, #84]	@ (8003238 <HAL_UART_MspInit+0x94>)
 80031e4:	695a      	ldr	r2, [r3, #20]
 80031e6:	4b14      	ldr	r3, [pc, #80]	@ (8003238 <HAL_UART_MspInit+0x94>)
 80031e8:	2180      	movs	r1, #128	@ 0x80
 80031ea:	0309      	lsls	r1, r1, #12
 80031ec:	430a      	orrs	r2, r1
 80031ee:	615a      	str	r2, [r3, #20]
 80031f0:	4b11      	ldr	r3, [pc, #68]	@ (8003238 <HAL_UART_MspInit+0x94>)
 80031f2:	695a      	ldr	r2, [r3, #20]
 80031f4:	2380      	movs	r3, #128	@ 0x80
 80031f6:	031b      	lsls	r3, r3, #12
 80031f8:	4013      	ands	r3, r2
 80031fa:	60fb      	str	r3, [r7, #12]
 80031fc:	68fb      	ldr	r3, [r7, #12]
    /**USART4 GPIO Configuration
    PC10     ------> USART4_TX
    PC11     ------> USART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80031fe:	193b      	adds	r3, r7, r4
 8003200:	22c0      	movs	r2, #192	@ 0xc0
 8003202:	0112      	lsls	r2, r2, #4
 8003204:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003206:	0021      	movs	r1, r4
 8003208:	187b      	adds	r3, r7, r1
 800320a:	2202      	movs	r2, #2
 800320c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800320e:	187b      	adds	r3, r7, r1
 8003210:	2200      	movs	r2, #0
 8003212:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003214:	187b      	adds	r3, r7, r1
 8003216:	2203      	movs	r2, #3
 8003218:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART4;
 800321a:	187b      	adds	r3, r7, r1
 800321c:	2200      	movs	r2, #0
 800321e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003220:	187b      	adds	r3, r7, r1
 8003222:	4a06      	ldr	r2, [pc, #24]	@ (800323c <HAL_UART_MspInit+0x98>)
 8003224:	0019      	movs	r1, r3
 8003226:	0010      	movs	r0, r2
 8003228:	f001 f916 	bl	8004458 <HAL_GPIO_Init>

    /* USER CODE END USART4_MspInit 1 */

  }

}
 800322c:	46c0      	nop			@ (mov r8, r8)
 800322e:	46bd      	mov	sp, r7
 8003230:	b00b      	add	sp, #44	@ 0x2c
 8003232:	bd90      	pop	{r4, r7, pc}
 8003234:	40004c00 	.word	0x40004c00
 8003238:	40021000 	.word	0x40021000
 800323c:	48000800 	.word	0x48000800

08003240 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003244:	46c0      	nop			@ (mov r8, r8)
 8003246:	e7fd      	b.n	8003244 <NMI_Handler+0x4>

08003248 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800324c:	46c0      	nop			@ (mov r8, r8)
 800324e:	e7fd      	b.n	800324c <HardFault_Handler+0x4>

08003250 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003254:	46c0      	nop			@ (mov r8, r8)
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}

0800325a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800325a:	b580      	push	{r7, lr}
 800325c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800325e:	46c0      	nop			@ (mov r8, r8)
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}

08003264 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003268:	f000 f96a 	bl	8003540 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800326c:	46c0      	nop			@ (mov r8, r8)
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
	...

08003274 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8003278:	4b03      	ldr	r3, [pc, #12]	@ (8003288 <DMA1_Channel1_IRQHandler+0x14>)
 800327a:	0018      	movs	r0, r3
 800327c:	f001 f801 	bl	8004282 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003280:	46c0      	nop			@ (mov r8, r8)
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
 8003286:	46c0      	nop			@ (mov r8, r8)
 8003288:	200003bc 	.word	0x200003bc

0800328c <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, 5, 6 and 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8003290:	4b03      	ldr	r3, [pc, #12]	@ (80032a0 <DMA1_Channel4_5_6_7_IRQHandler+0x14>)
 8003292:	0018      	movs	r0, r3
 8003294:	f000 fff5 	bl	8004282 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8003298:	46c0      	nop			@ (mov r8, r8)
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
 800329e:	46c0      	nop			@ (mov r8, r8)
 80032a0:	20000484 	.word	0x20000484

080032a4 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80032a8:	4b03      	ldr	r3, [pc, #12]	@ (80032b8 <SPI2_IRQHandler+0x14>)
 80032aa:	0018      	movs	r0, r3
 80032ac:	f004 fb3c 	bl	8007928 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80032b0:	46c0      	nop			@ (mov r8, r8)
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	46c0      	nop			@ (mov r8, r8)
 80032b8:	20000420 	.word	0x20000420

080032bc <USB_IRQHandler>:

/**
  * @brief This function handles USB global interrupt / USB wake-up interrupt through EXTI line 18.
  */
void USB_IRQHandler(void)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80032c0:	4b03      	ldr	r3, [pc, #12]	@ (80032d0 <USB_IRQHandler+0x14>)
 80032c2:	0018      	movs	r0, r3
 80032c4:	f001 fb94 	bl	80049f0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 80032c8:	46c0      	nop			@ (mov r8, r8)
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	46c0      	nop			@ (mov r8, r8)
 80032d0:	20000b58 	.word	0x20000b58

080032d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	af00      	add	r7, sp, #0
  return 1;
 80032d8:	2301      	movs	r3, #1
}
 80032da:	0018      	movs	r0, r3
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}

080032e0 <_kill>:

int _kill(int pid, int sig)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b082      	sub	sp, #8
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
 80032e8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80032ea:	f00b f9a3 	bl	800e634 <__errno>
 80032ee:	0003      	movs	r3, r0
 80032f0:	2216      	movs	r2, #22
 80032f2:	601a      	str	r2, [r3, #0]
  return -1;
 80032f4:	2301      	movs	r3, #1
 80032f6:	425b      	negs	r3, r3
}
 80032f8:	0018      	movs	r0, r3
 80032fa:	46bd      	mov	sp, r7
 80032fc:	b002      	add	sp, #8
 80032fe:	bd80      	pop	{r7, pc}

08003300 <_exit>:

void _exit (int status)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b082      	sub	sp, #8
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003308:	2301      	movs	r3, #1
 800330a:	425a      	negs	r2, r3
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	0011      	movs	r1, r2
 8003310:	0018      	movs	r0, r3
 8003312:	f7ff ffe5 	bl	80032e0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003316:	46c0      	nop			@ (mov r8, r8)
 8003318:	e7fd      	b.n	8003316 <_exit+0x16>

0800331a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800331a:	b580      	push	{r7, lr}
 800331c:	b086      	sub	sp, #24
 800331e:	af00      	add	r7, sp, #0
 8003320:	60f8      	str	r0, [r7, #12]
 8003322:	60b9      	str	r1, [r7, #8]
 8003324:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003326:	2300      	movs	r3, #0
 8003328:	617b      	str	r3, [r7, #20]
 800332a:	e00a      	b.n	8003342 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800332c:	e000      	b.n	8003330 <_read+0x16>
 800332e:	bf00      	nop
 8003330:	0001      	movs	r1, r0
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	1c5a      	adds	r2, r3, #1
 8003336:	60ba      	str	r2, [r7, #8]
 8003338:	b2ca      	uxtb	r2, r1
 800333a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	3301      	adds	r3, #1
 8003340:	617b      	str	r3, [r7, #20]
 8003342:	697a      	ldr	r2, [r7, #20]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	429a      	cmp	r2, r3
 8003348:	dbf0      	blt.n	800332c <_read+0x12>
  }

  return len;
 800334a:	687b      	ldr	r3, [r7, #4]
}
 800334c:	0018      	movs	r0, r3
 800334e:	46bd      	mov	sp, r7
 8003350:	b006      	add	sp, #24
 8003352:	bd80      	pop	{r7, pc}

08003354 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b086      	sub	sp, #24
 8003358:	af00      	add	r7, sp, #0
 800335a:	60f8      	str	r0, [r7, #12]
 800335c:	60b9      	str	r1, [r7, #8]
 800335e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003360:	2300      	movs	r3, #0
 8003362:	617b      	str	r3, [r7, #20]
 8003364:	e009      	b.n	800337a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003366:	68bb      	ldr	r3, [r7, #8]
 8003368:	1c5a      	adds	r2, r3, #1
 800336a:	60ba      	str	r2, [r7, #8]
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	0018      	movs	r0, r3
 8003370:	e000      	b.n	8003374 <_write+0x20>
 8003372:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003374:	697b      	ldr	r3, [r7, #20]
 8003376:	3301      	adds	r3, #1
 8003378:	617b      	str	r3, [r7, #20]
 800337a:	697a      	ldr	r2, [r7, #20]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	429a      	cmp	r2, r3
 8003380:	dbf1      	blt.n	8003366 <_write+0x12>
  }
  return len;
 8003382:	687b      	ldr	r3, [r7, #4]
}
 8003384:	0018      	movs	r0, r3
 8003386:	46bd      	mov	sp, r7
 8003388:	b006      	add	sp, #24
 800338a:	bd80      	pop	{r7, pc}

0800338c <_close>:

int _close(int file)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b082      	sub	sp, #8
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003394:	2301      	movs	r3, #1
 8003396:	425b      	negs	r3, r3
}
 8003398:	0018      	movs	r0, r3
 800339a:	46bd      	mov	sp, r7
 800339c:	b002      	add	sp, #8
 800339e:	bd80      	pop	{r7, pc}

080033a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b082      	sub	sp, #8
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
 80033a8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	2280      	movs	r2, #128	@ 0x80
 80033ae:	0192      	lsls	r2, r2, #6
 80033b0:	605a      	str	r2, [r3, #4]
  return 0;
 80033b2:	2300      	movs	r3, #0
}
 80033b4:	0018      	movs	r0, r3
 80033b6:	46bd      	mov	sp, r7
 80033b8:	b002      	add	sp, #8
 80033ba:	bd80      	pop	{r7, pc}

080033bc <_isatty>:

int _isatty(int file)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b082      	sub	sp, #8
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80033c4:	2301      	movs	r3, #1
}
 80033c6:	0018      	movs	r0, r3
 80033c8:	46bd      	mov	sp, r7
 80033ca:	b002      	add	sp, #8
 80033cc:	bd80      	pop	{r7, pc}

080033ce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80033ce:	b580      	push	{r7, lr}
 80033d0:	b084      	sub	sp, #16
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	60f8      	str	r0, [r7, #12]
 80033d6:	60b9      	str	r1, [r7, #8]
 80033d8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80033da:	2300      	movs	r3, #0
}
 80033dc:	0018      	movs	r0, r3
 80033de:	46bd      	mov	sp, r7
 80033e0:	b004      	add	sp, #16
 80033e2:	bd80      	pop	{r7, pc}

080033e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b086      	sub	sp, #24
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80033ec:	4a14      	ldr	r2, [pc, #80]	@ (8003440 <_sbrk+0x5c>)
 80033ee:	4b15      	ldr	r3, [pc, #84]	@ (8003444 <_sbrk+0x60>)
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80033f8:	4b13      	ldr	r3, [pc, #76]	@ (8003448 <_sbrk+0x64>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d102      	bne.n	8003406 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003400:	4b11      	ldr	r3, [pc, #68]	@ (8003448 <_sbrk+0x64>)
 8003402:	4a12      	ldr	r2, [pc, #72]	@ (800344c <_sbrk+0x68>)
 8003404:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003406:	4b10      	ldr	r3, [pc, #64]	@ (8003448 <_sbrk+0x64>)
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	18d3      	adds	r3, r2, r3
 800340e:	693a      	ldr	r2, [r7, #16]
 8003410:	429a      	cmp	r2, r3
 8003412:	d207      	bcs.n	8003424 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003414:	f00b f90e 	bl	800e634 <__errno>
 8003418:	0003      	movs	r3, r0
 800341a:	220c      	movs	r2, #12
 800341c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800341e:	2301      	movs	r3, #1
 8003420:	425b      	negs	r3, r3
 8003422:	e009      	b.n	8003438 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003424:	4b08      	ldr	r3, [pc, #32]	@ (8003448 <_sbrk+0x64>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800342a:	4b07      	ldr	r3, [pc, #28]	@ (8003448 <_sbrk+0x64>)
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	18d2      	adds	r2, r2, r3
 8003432:	4b05      	ldr	r3, [pc, #20]	@ (8003448 <_sbrk+0x64>)
 8003434:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003436:	68fb      	ldr	r3, [r7, #12]
}
 8003438:	0018      	movs	r0, r3
 800343a:	46bd      	mov	sp, r7
 800343c:	b006      	add	sp, #24
 800343e:	bd80      	pop	{r7, pc}
 8003440:	20004000 	.word	0x20004000
 8003444:	00000400 	.word	0x00000400
 8003448:	20000684 	.word	0x20000684
 800344c:	20000fe0 	.word	0x20000fe0

08003450 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8003454:	46c0      	nop			@ (mov r8, r8)
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
	...

0800345c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800345c:	480d      	ldr	r0, [pc, #52]	@ (8003494 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800345e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003460:	f7ff fff6 	bl	8003450 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003464:	480c      	ldr	r0, [pc, #48]	@ (8003498 <LoopForever+0x6>)
  ldr r1, =_edata
 8003466:	490d      	ldr	r1, [pc, #52]	@ (800349c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003468:	4a0d      	ldr	r2, [pc, #52]	@ (80034a0 <LoopForever+0xe>)
  movs r3, #0
 800346a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800346c:	e002      	b.n	8003474 <LoopCopyDataInit>

0800346e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800346e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003470:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003472:	3304      	adds	r3, #4

08003474 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003474:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003476:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003478:	d3f9      	bcc.n	800346e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800347a:	4a0a      	ldr	r2, [pc, #40]	@ (80034a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800347c:	4c0a      	ldr	r4, [pc, #40]	@ (80034a8 <LoopForever+0x16>)
  movs r3, #0
 800347e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003480:	e001      	b.n	8003486 <LoopFillZerobss>

08003482 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003482:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003484:	3204      	adds	r2, #4

08003486 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003486:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003488:	d3fb      	bcc.n	8003482 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800348a:	f00b f8d9 	bl	800e640 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800348e:	f7fe ffc9 	bl	8002424 <main>

08003492 <LoopForever>:

LoopForever:
    b LoopForever
 8003492:	e7fe      	b.n	8003492 <LoopForever>
  ldr   r0, =_estack
 8003494:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8003498:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800349c:	20000360 	.word	0x20000360
  ldr r2, =_sidata
 80034a0:	080112c4 	.word	0x080112c4
  ldr r2, =_sbss
 80034a4:	20000360 	.word	0x20000360
  ldr r4, =_ebss
 80034a8:	20000fdc 	.word	0x20000fdc

080034ac <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80034ac:	e7fe      	b.n	80034ac <ADC1_COMP_IRQHandler>
	...

080034b0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80034b4:	4b07      	ldr	r3, [pc, #28]	@ (80034d4 <HAL_Init+0x24>)
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	4b06      	ldr	r3, [pc, #24]	@ (80034d4 <HAL_Init+0x24>)
 80034ba:	2110      	movs	r1, #16
 80034bc:	430a      	orrs	r2, r1
 80034be:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80034c0:	2000      	movs	r0, #0
 80034c2:	f000 f809 	bl	80034d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80034c6:	f7ff fc91 	bl	8002dec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80034ca:	2300      	movs	r3, #0
}
 80034cc:	0018      	movs	r0, r3
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bd80      	pop	{r7, pc}
 80034d2:	46c0      	nop			@ (mov r8, r8)
 80034d4:	40022000 	.word	0x40022000

080034d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80034d8:	b590      	push	{r4, r7, lr}
 80034da:	b083      	sub	sp, #12
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80034e0:	4b14      	ldr	r3, [pc, #80]	@ (8003534 <HAL_InitTick+0x5c>)
 80034e2:	681c      	ldr	r4, [r3, #0]
 80034e4:	4b14      	ldr	r3, [pc, #80]	@ (8003538 <HAL_InitTick+0x60>)
 80034e6:	781b      	ldrb	r3, [r3, #0]
 80034e8:	0019      	movs	r1, r3
 80034ea:	23fa      	movs	r3, #250	@ 0xfa
 80034ec:	0098      	lsls	r0, r3, #2
 80034ee:	f7fc fe27 	bl	8000140 <__udivsi3>
 80034f2:	0003      	movs	r3, r0
 80034f4:	0019      	movs	r1, r3
 80034f6:	0020      	movs	r0, r4
 80034f8:	f7fc fe22 	bl	8000140 <__udivsi3>
 80034fc:	0003      	movs	r3, r0
 80034fe:	0018      	movs	r0, r3
 8003500:	f000 fdbf 	bl	8004082 <HAL_SYSTICK_Config>
 8003504:	1e03      	subs	r3, r0, #0
 8003506:	d001      	beq.n	800350c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003508:	2301      	movs	r3, #1
 800350a:	e00f      	b.n	800352c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2b03      	cmp	r3, #3
 8003510:	d80b      	bhi.n	800352a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003512:	6879      	ldr	r1, [r7, #4]
 8003514:	2301      	movs	r3, #1
 8003516:	425b      	negs	r3, r3
 8003518:	2200      	movs	r2, #0
 800351a:	0018      	movs	r0, r3
 800351c:	f000 fd8c 	bl	8004038 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003520:	4b06      	ldr	r3, [pc, #24]	@ (800353c <HAL_InitTick+0x64>)
 8003522:	687a      	ldr	r2, [r7, #4]
 8003524:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8003526:	2300      	movs	r3, #0
 8003528:	e000      	b.n	800352c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
}
 800352c:	0018      	movs	r0, r3
 800352e:	46bd      	mov	sp, r7
 8003530:	b003      	add	sp, #12
 8003532:	bd90      	pop	{r4, r7, pc}
 8003534:	20000004 	.word	0x20000004
 8003538:	2000000c 	.word	0x2000000c
 800353c:	20000008 	.word	0x20000008

08003540 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003544:	4b05      	ldr	r3, [pc, #20]	@ (800355c <HAL_IncTick+0x1c>)
 8003546:	781b      	ldrb	r3, [r3, #0]
 8003548:	001a      	movs	r2, r3
 800354a:	4b05      	ldr	r3, [pc, #20]	@ (8003560 <HAL_IncTick+0x20>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	18d2      	adds	r2, r2, r3
 8003550:	4b03      	ldr	r3, [pc, #12]	@ (8003560 <HAL_IncTick+0x20>)
 8003552:	601a      	str	r2, [r3, #0]
}
 8003554:	46c0      	nop			@ (mov r8, r8)
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	46c0      	nop			@ (mov r8, r8)
 800355c:	2000000c 	.word	0x2000000c
 8003560:	20000688 	.word	0x20000688

08003564 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	af00      	add	r7, sp, #0
  return uwTick;
 8003568:	4b02      	ldr	r3, [pc, #8]	@ (8003574 <HAL_GetTick+0x10>)
 800356a:	681b      	ldr	r3, [r3, #0]
}
 800356c:	0018      	movs	r0, r3
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}
 8003572:	46c0      	nop			@ (mov r8, r8)
 8003574:	20000688 	.word	0x20000688

08003578 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b084      	sub	sp, #16
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003580:	f7ff fff0 	bl	8003564 <HAL_GetTick>
 8003584:	0003      	movs	r3, r0
 8003586:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	3301      	adds	r3, #1
 8003590:	d005      	beq.n	800359e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003592:	4b0a      	ldr	r3, [pc, #40]	@ (80035bc <HAL_Delay+0x44>)
 8003594:	781b      	ldrb	r3, [r3, #0]
 8003596:	001a      	movs	r2, r3
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	189b      	adds	r3, r3, r2
 800359c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800359e:	46c0      	nop			@ (mov r8, r8)
 80035a0:	f7ff ffe0 	bl	8003564 <HAL_GetTick>
 80035a4:	0002      	movs	r2, r0
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	1ad3      	subs	r3, r2, r3
 80035aa:	68fa      	ldr	r2, [r7, #12]
 80035ac:	429a      	cmp	r2, r3
 80035ae:	d8f7      	bhi.n	80035a0 <HAL_Delay+0x28>
  {
  }
}
 80035b0:	46c0      	nop			@ (mov r8, r8)
 80035b2:	46c0      	nop			@ (mov r8, r8)
 80035b4:	46bd      	mov	sp, r7
 80035b6:	b004      	add	sp, #16
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	46c0      	nop			@ (mov r8, r8)
 80035bc:	2000000c 	.word	0x2000000c

080035c0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b084      	sub	sp, #16
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035c8:	230f      	movs	r3, #15
 80035ca:	18fb      	adds	r3, r7, r3
 80035cc:	2200      	movs	r2, #0
 80035ce:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 80035d0:	2300      	movs	r3, #0
 80035d2:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d101      	bne.n	80035de <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e125      	b.n	800382a <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d10a      	bne.n	80035fc <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2200      	movs	r2, #0
 80035ea:	63da      	str	r2, [r3, #60]	@ 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2234      	movs	r2, #52	@ 0x34
 80035f0:	2100      	movs	r1, #0
 80035f2:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	0018      	movs	r0, r3
 80035f8:	f7ff fc1c 	bl	8002e34 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003600:	2210      	movs	r2, #16
 8003602:	4013      	ands	r3, r2
 8003604:	d000      	beq.n	8003608 <HAL_ADC_Init+0x48>
 8003606:	e103      	b.n	8003810 <HAL_ADC_Init+0x250>
 8003608:	230f      	movs	r3, #15
 800360a:	18fb      	adds	r3, r7, r3
 800360c:	781b      	ldrb	r3, [r3, #0]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d000      	beq.n	8003614 <HAL_ADC_Init+0x54>
 8003612:	e0fd      	b.n	8003810 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	2204      	movs	r2, #4
 800361c:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 800361e:	d000      	beq.n	8003622 <HAL_ADC_Init+0x62>
 8003620:	e0f6      	b.n	8003810 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003626:	4a83      	ldr	r2, [pc, #524]	@ (8003834 <HAL_ADC_Init+0x274>)
 8003628:	4013      	ands	r3, r2
 800362a:	2202      	movs	r2, #2
 800362c:	431a      	orrs	r2, r3
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	2203      	movs	r2, #3
 800363a:	4013      	ands	r3, r2
 800363c:	2b01      	cmp	r3, #1
 800363e:	d112      	bne.n	8003666 <HAL_ADC_Init+0xa6>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	2201      	movs	r2, #1
 8003648:	4013      	ands	r3, r2
 800364a:	2b01      	cmp	r3, #1
 800364c:	d009      	beq.n	8003662 <HAL_ADC_Init+0xa2>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	68da      	ldr	r2, [r3, #12]
 8003654:	2380      	movs	r3, #128	@ 0x80
 8003656:	021b      	lsls	r3, r3, #8
 8003658:	401a      	ands	r2, r3
 800365a:	2380      	movs	r3, #128	@ 0x80
 800365c:	021b      	lsls	r3, r3, #8
 800365e:	429a      	cmp	r2, r3
 8003660:	d101      	bne.n	8003666 <HAL_ADC_Init+0xa6>
 8003662:	2301      	movs	r3, #1
 8003664:	e000      	b.n	8003668 <HAL_ADC_Init+0xa8>
 8003666:	2300      	movs	r3, #0
 8003668:	2b00      	cmp	r3, #0
 800366a:	d116      	bne.n	800369a <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	68db      	ldr	r3, [r3, #12]
 8003672:	2218      	movs	r2, #24
 8003674:	4393      	bics	r3, r2
 8003676:	0019      	movs	r1, r3
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	689a      	ldr	r2, [r3, #8]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	430a      	orrs	r2, r1
 8003682:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	691b      	ldr	r3, [r3, #16]
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	0899      	lsrs	r1, r3, #2
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	685a      	ldr	r2, [r3, #4]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	430a      	orrs	r2, r1
 8003698:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	68da      	ldr	r2, [r3, #12]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4964      	ldr	r1, [pc, #400]	@ (8003838 <HAL_ADC_Init+0x278>)
 80036a6:	400a      	ands	r2, r1
 80036a8:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	7e1b      	ldrb	r3, [r3, #24]
 80036ae:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	7e5b      	ldrb	r3, [r3, #25]
 80036b4:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80036b6:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	7e9b      	ldrb	r3, [r3, #26]
 80036bc:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80036be:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	d002      	beq.n	80036ce <HAL_ADC_Init+0x10e>
 80036c8:	2380      	movs	r3, #128	@ 0x80
 80036ca:	015b      	lsls	r3, r3, #5
 80036cc:	e000      	b.n	80036d0 <HAL_ADC_Init+0x110>
 80036ce:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80036d0:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80036d6:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	691b      	ldr	r3, [r3, #16]
 80036dc:	2b02      	cmp	r3, #2
 80036de:	d101      	bne.n	80036e4 <HAL_ADC_Init+0x124>
 80036e0:	2304      	movs	r3, #4
 80036e2:	e000      	b.n	80036e6 <HAL_ADC_Init+0x126>
 80036e4:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80036e6:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2124      	movs	r1, #36	@ 0x24
 80036ec:	5c5b      	ldrb	r3, [r3, r1]
 80036ee:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80036f0:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80036f2:	68ba      	ldr	r2, [r7, #8]
 80036f4:	4313      	orrs	r3, r2
 80036f6:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	7edb      	ldrb	r3, [r3, #27]
 80036fc:	2b01      	cmp	r3, #1
 80036fe:	d115      	bne.n	800372c <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	7e9b      	ldrb	r3, [r3, #26]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d105      	bne.n	8003714 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	2280      	movs	r2, #128	@ 0x80
 800370c:	0252      	lsls	r2, r2, #9
 800370e:	4313      	orrs	r3, r2
 8003710:	60bb      	str	r3, [r7, #8]
 8003712:	e00b      	b.n	800372c <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003718:	2220      	movs	r2, #32
 800371a:	431a      	orrs	r2, r3
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	639a      	str	r2, [r3, #56]	@ 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003724:	2201      	movs	r2, #1
 8003726:	431a      	orrs	r2, r3
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	69da      	ldr	r2, [r3, #28]
 8003730:	23c2      	movs	r3, #194	@ 0xc2
 8003732:	33ff      	adds	r3, #255	@ 0xff
 8003734:	429a      	cmp	r2, r3
 8003736:	d007      	beq.n	8003748 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003740:	4313      	orrs	r3, r2
 8003742:	68ba      	ldr	r2, [r7, #8]
 8003744:	4313      	orrs	r3, r2
 8003746:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	68d9      	ldr	r1, [r3, #12]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	68ba      	ldr	r2, [r7, #8]
 8003754:	430a      	orrs	r2, r1
 8003756:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800375c:	2380      	movs	r3, #128	@ 0x80
 800375e:	055b      	lsls	r3, r3, #21
 8003760:	429a      	cmp	r2, r3
 8003762:	d01b      	beq.n	800379c <HAL_ADC_Init+0x1dc>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003768:	2b01      	cmp	r3, #1
 800376a:	d017      	beq.n	800379c <HAL_ADC_Init+0x1dc>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003770:	2b02      	cmp	r3, #2
 8003772:	d013      	beq.n	800379c <HAL_ADC_Init+0x1dc>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003778:	2b03      	cmp	r3, #3
 800377a:	d00f      	beq.n	800379c <HAL_ADC_Init+0x1dc>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003780:	2b04      	cmp	r3, #4
 8003782:	d00b      	beq.n	800379c <HAL_ADC_Init+0x1dc>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003788:	2b05      	cmp	r3, #5
 800378a:	d007      	beq.n	800379c <HAL_ADC_Init+0x1dc>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003790:	2b06      	cmp	r3, #6
 8003792:	d003      	beq.n	800379c <HAL_ADC_Init+0x1dc>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003798:	2b07      	cmp	r3, #7
 800379a:	d112      	bne.n	80037c2 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	695a      	ldr	r2, [r3, #20]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	2107      	movs	r1, #7
 80037a8:	438a      	bics	r2, r1
 80037aa:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	6959      	ldr	r1, [r3, #20]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037b6:	2207      	movs	r2, #7
 80037b8:	401a      	ands	r2, r3
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	430a      	orrs	r2, r1
 80037c0:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	68db      	ldr	r3, [r3, #12]
 80037c8:	4a1c      	ldr	r2, [pc, #112]	@ (800383c <HAL_ADC_Init+0x27c>)
 80037ca:	4013      	ands	r3, r2
 80037cc:	68ba      	ldr	r2, [r7, #8]
 80037ce:	429a      	cmp	r2, r3
 80037d0:	d10b      	bne.n	80037ea <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2200      	movs	r2, #0
 80037d6:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037dc:	2203      	movs	r2, #3
 80037de:	4393      	bics	r3, r2
 80037e0:	2201      	movs	r2, #1
 80037e2:	431a      	orrs	r2, r3
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80037e8:	e01c      	b.n	8003824 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037ee:	2212      	movs	r2, #18
 80037f0:	4393      	bics	r3, r2
 80037f2:	2210      	movs	r2, #16
 80037f4:	431a      	orrs	r2, r3
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037fe:	2201      	movs	r2, #1
 8003800:	431a      	orrs	r2, r3
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8003806:	230f      	movs	r3, #15
 8003808:	18fb      	adds	r3, r7, r3
 800380a:	2201      	movs	r2, #1
 800380c:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800380e:	e009      	b.n	8003824 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003814:	2210      	movs	r2, #16
 8003816:	431a      	orrs	r2, r3
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	639a      	str	r2, [r3, #56]	@ 0x38
        
    tmp_hal_status = HAL_ERROR;
 800381c:	230f      	movs	r3, #15
 800381e:	18fb      	adds	r3, r7, r3
 8003820:	2201      	movs	r2, #1
 8003822:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003824:	230f      	movs	r3, #15
 8003826:	18fb      	adds	r3, r7, r3
 8003828:	781b      	ldrb	r3, [r3, #0]
}
 800382a:	0018      	movs	r0, r3
 800382c:	46bd      	mov	sp, r7
 800382e:	b004      	add	sp, #16
 8003830:	bd80      	pop	{r7, pc}
 8003832:	46c0      	nop			@ (mov r8, r8)
 8003834:	fffffefd 	.word	0xfffffefd
 8003838:	fffe0219 	.word	0xfffe0219
 800383c:	833fffe7 	.word	0x833fffe7

08003840 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003840:	b590      	push	{r4, r7, lr}
 8003842:	b087      	sub	sp, #28
 8003844:	af00      	add	r7, sp, #0
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	60b9      	str	r1, [r7, #8]
 800384a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800384c:	2317      	movs	r3, #23
 800384e:	18fb      	adds	r3, r7, r3
 8003850:	2200      	movs	r2, #0
 8003852:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	2204      	movs	r2, #4
 800385c:	4013      	ands	r3, r2
 800385e:	d15e      	bne.n	800391e <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2234      	movs	r2, #52	@ 0x34
 8003864:	5c9b      	ldrb	r3, [r3, r2]
 8003866:	2b01      	cmp	r3, #1
 8003868:	d101      	bne.n	800386e <HAL_ADC_Start_DMA+0x2e>
 800386a:	2302      	movs	r3, #2
 800386c:	e05e      	b.n	800392c <HAL_ADC_Start_DMA+0xec>
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2234      	movs	r2, #52	@ 0x34
 8003872:	2101      	movs	r1, #1
 8003874:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	7e5b      	ldrb	r3, [r3, #25]
 800387a:	2b01      	cmp	r3, #1
 800387c:	d007      	beq.n	800388e <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800387e:	2317      	movs	r3, #23
 8003880:	18fc      	adds	r4, r7, r3
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	0018      	movs	r0, r3
 8003886:	f000 f97b 	bl	8003b80 <ADC_Enable>
 800388a:	0003      	movs	r3, r0
 800388c:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800388e:	2317      	movs	r3, #23
 8003890:	18fb      	adds	r3, r7, r3
 8003892:	781b      	ldrb	r3, [r3, #0]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d146      	bne.n	8003926 <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800389c:	4a25      	ldr	r2, [pc, #148]	@ (8003934 <HAL_ADC_Start_DMA+0xf4>)
 800389e:	4013      	ands	r3, r2
 80038a0:	2280      	movs	r2, #128	@ 0x80
 80038a2:	0052      	lsls	r2, r2, #1
 80038a4:	431a      	orrs	r2, r3
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2200      	movs	r2, #0
 80038ae:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2234      	movs	r2, #52	@ 0x34
 80038b4:	2100      	movs	r1, #0
 80038b6:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038bc:	4a1e      	ldr	r2, [pc, #120]	@ (8003938 <HAL_ADC_Start_DMA+0xf8>)
 80038be:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038c4:	4a1d      	ldr	r2, [pc, #116]	@ (800393c <HAL_ADC_Start_DMA+0xfc>)
 80038c6:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038cc:	4a1c      	ldr	r2, [pc, #112]	@ (8003940 <HAL_ADC_Start_DMA+0x100>)
 80038ce:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	221c      	movs	r2, #28
 80038d6:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	685a      	ldr	r2, [r3, #4]
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	2110      	movs	r1, #16
 80038e4:	430a      	orrs	r2, r1
 80038e6:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	68da      	ldr	r2, [r3, #12]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	2101      	movs	r1, #1
 80038f4:	430a      	orrs	r2, r1
 80038f6:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	3340      	adds	r3, #64	@ 0x40
 8003902:	0019      	movs	r1, r3
 8003904:	68ba      	ldr	r2, [r7, #8]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	f000 fc10 	bl	800412c <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	689a      	ldr	r2, [r3, #8]
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	2104      	movs	r1, #4
 8003918:	430a      	orrs	r2, r1
 800391a:	609a      	str	r2, [r3, #8]
 800391c:	e003      	b.n	8003926 <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800391e:	2317      	movs	r3, #23
 8003920:	18fb      	adds	r3, r7, r3
 8003922:	2202      	movs	r2, #2
 8003924:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 8003926:	2317      	movs	r3, #23
 8003928:	18fb      	adds	r3, r7, r3
 800392a:	781b      	ldrb	r3, [r3, #0]
}
 800392c:	0018      	movs	r0, r3
 800392e:	46bd      	mov	sp, r7
 8003930:	b007      	add	sp, #28
 8003932:	bd90      	pop	{r4, r7, pc}
 8003934:	fffff0fe 	.word	0xfffff0fe
 8003938:	08003c89 	.word	0x08003c89
 800393c:	08003d3d 	.word	0x08003d3d
 8003940:	08003d5b 	.word	0x08003d5b

08003944 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b082      	sub	sp, #8
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800394c:	46c0      	nop			@ (mov r8, r8)
 800394e:	46bd      	mov	sp, r7
 8003950:	b002      	add	sp, #8
 8003952:	bd80      	pop	{r7, pc}

08003954 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b082      	sub	sp, #8
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800395c:	46c0      	nop			@ (mov r8, r8)
 800395e:	46bd      	mov	sp, r7
 8003960:	b002      	add	sp, #8
 8003962:	bd80      	pop	{r7, pc}

08003964 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b084      	sub	sp, #16
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
 800396c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800396e:	230f      	movs	r3, #15
 8003970:	18fb      	adds	r3, r7, r3
 8003972:	2200      	movs	r2, #0
 8003974:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8003976:	2300      	movs	r3, #0
 8003978:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800397e:	2380      	movs	r3, #128	@ 0x80
 8003980:	055b      	lsls	r3, r3, #21
 8003982:	429a      	cmp	r2, r3
 8003984:	d011      	beq.n	80039aa <HAL_ADC_ConfigChannel+0x46>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800398a:	2b01      	cmp	r3, #1
 800398c:	d00d      	beq.n	80039aa <HAL_ADC_ConfigChannel+0x46>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003992:	2b02      	cmp	r3, #2
 8003994:	d009      	beq.n	80039aa <HAL_ADC_ConfigChannel+0x46>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800399a:	2b03      	cmp	r3, #3
 800399c:	d005      	beq.n	80039aa <HAL_ADC_ConfigChannel+0x46>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039a2:	2b04      	cmp	r3, #4
 80039a4:	d001      	beq.n	80039aa <HAL_ADC_ConfigChannel+0x46>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2234      	movs	r2, #52	@ 0x34
 80039ae:	5c9b      	ldrb	r3, [r3, r2]
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d101      	bne.n	80039b8 <HAL_ADC_ConfigChannel+0x54>
 80039b4:	2302      	movs	r3, #2
 80039b6:	e0d0      	b.n	8003b5a <HAL_ADC_ConfigChannel+0x1f6>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2234      	movs	r2, #52	@ 0x34
 80039bc:	2101      	movs	r1, #1
 80039be:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	2204      	movs	r2, #4
 80039c8:	4013      	ands	r3, r2
 80039ca:	d000      	beq.n	80039ce <HAL_ADC_ConfigChannel+0x6a>
 80039cc:	e0b4      	b.n	8003b38 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	4a64      	ldr	r2, [pc, #400]	@ (8003b64 <HAL_ADC_ConfigChannel+0x200>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d100      	bne.n	80039da <HAL_ADC_ConfigChannel+0x76>
 80039d8:	e082      	b.n	8003ae0 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	2201      	movs	r2, #1
 80039e6:	409a      	lsls	r2, r3
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	430a      	orrs	r2, r1
 80039ee:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039f4:	2380      	movs	r3, #128	@ 0x80
 80039f6:	055b      	lsls	r3, r3, #21
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d037      	beq.n	8003a6c <HAL_ADC_ConfigChannel+0x108>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d033      	beq.n	8003a6c <HAL_ADC_ConfigChannel+0x108>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a08:	2b02      	cmp	r3, #2
 8003a0a:	d02f      	beq.n	8003a6c <HAL_ADC_ConfigChannel+0x108>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a10:	2b03      	cmp	r3, #3
 8003a12:	d02b      	beq.n	8003a6c <HAL_ADC_ConfigChannel+0x108>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a18:	2b04      	cmp	r3, #4
 8003a1a:	d027      	beq.n	8003a6c <HAL_ADC_ConfigChannel+0x108>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a20:	2b05      	cmp	r3, #5
 8003a22:	d023      	beq.n	8003a6c <HAL_ADC_ConfigChannel+0x108>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a28:	2b06      	cmp	r3, #6
 8003a2a:	d01f      	beq.n	8003a6c <HAL_ADC_ConfigChannel+0x108>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a30:	2b07      	cmp	r3, #7
 8003a32:	d01b      	beq.n	8003a6c <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	689a      	ldr	r2, [r3, #8]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	695b      	ldr	r3, [r3, #20]
 8003a3e:	2107      	movs	r1, #7
 8003a40:	400b      	ands	r3, r1
 8003a42:	429a      	cmp	r2, r3
 8003a44:	d012      	beq.n	8003a6c <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	695a      	ldr	r2, [r3, #20]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	2107      	movs	r1, #7
 8003a52:	438a      	bics	r2, r1
 8003a54:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	6959      	ldr	r1, [r3, #20]
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	2207      	movs	r2, #7
 8003a62:	401a      	ands	r2, r3
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	430a      	orrs	r2, r1
 8003a6a:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	2b10      	cmp	r3, #16
 8003a72:	d007      	beq.n	8003a84 <HAL_ADC_ConfigChannel+0x120>
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	2b11      	cmp	r3, #17
 8003a7a:	d003      	beq.n	8003a84 <HAL_ADC_ConfigChannel+0x120>
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	2b12      	cmp	r3, #18
 8003a82:	d163      	bne.n	8003b4c <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003a84:	4b38      	ldr	r3, [pc, #224]	@ (8003b68 <HAL_ADC_ConfigChannel+0x204>)
 8003a86:	6819      	ldr	r1, [r3, #0]
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	2b10      	cmp	r3, #16
 8003a8e:	d009      	beq.n	8003aa4 <HAL_ADC_ConfigChannel+0x140>
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	2b11      	cmp	r3, #17
 8003a96:	d102      	bne.n	8003a9e <HAL_ADC_ConfigChannel+0x13a>
 8003a98:	2380      	movs	r3, #128	@ 0x80
 8003a9a:	03db      	lsls	r3, r3, #15
 8003a9c:	e004      	b.n	8003aa8 <HAL_ADC_ConfigChannel+0x144>
 8003a9e:	2380      	movs	r3, #128	@ 0x80
 8003aa0:	045b      	lsls	r3, r3, #17
 8003aa2:	e001      	b.n	8003aa8 <HAL_ADC_ConfigChannel+0x144>
 8003aa4:	2380      	movs	r3, #128	@ 0x80
 8003aa6:	041b      	lsls	r3, r3, #16
 8003aa8:	4a2f      	ldr	r2, [pc, #188]	@ (8003b68 <HAL_ADC_ConfigChannel+0x204>)
 8003aaa:	430b      	orrs	r3, r1
 8003aac:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	2b10      	cmp	r3, #16
 8003ab4:	d14a      	bne.n	8003b4c <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003ab6:	4b2d      	ldr	r3, [pc, #180]	@ (8003b6c <HAL_ADC_ConfigChannel+0x208>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	492d      	ldr	r1, [pc, #180]	@ (8003b70 <HAL_ADC_ConfigChannel+0x20c>)
 8003abc:	0018      	movs	r0, r3
 8003abe:	f7fc fb3f 	bl	8000140 <__udivsi3>
 8003ac2:	0003      	movs	r3, r0
 8003ac4:	001a      	movs	r2, r3
 8003ac6:	0013      	movs	r3, r2
 8003ac8:	009b      	lsls	r3, r3, #2
 8003aca:	189b      	adds	r3, r3, r2
 8003acc:	005b      	lsls	r3, r3, #1
 8003ace:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003ad0:	e002      	b.n	8003ad8 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	3b01      	subs	r3, #1
 8003ad6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d1f9      	bne.n	8003ad2 <HAL_ADC_ConfigChannel+0x16e>
 8003ade:	e035      	b.n	8003b4c <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	2101      	movs	r1, #1
 8003aec:	4099      	lsls	r1, r3
 8003aee:	000b      	movs	r3, r1
 8003af0:	43d9      	mvns	r1, r3
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	400a      	ands	r2, r1
 8003af8:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	2b10      	cmp	r3, #16
 8003b00:	d007      	beq.n	8003b12 <HAL_ADC_ConfigChannel+0x1ae>
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	2b11      	cmp	r3, #17
 8003b08:	d003      	beq.n	8003b12 <HAL_ADC_ConfigChannel+0x1ae>
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	2b12      	cmp	r3, #18
 8003b10:	d11c      	bne.n	8003b4c <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003b12:	4b15      	ldr	r3, [pc, #84]	@ (8003b68 <HAL_ADC_ConfigChannel+0x204>)
 8003b14:	6819      	ldr	r1, [r3, #0]
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	2b10      	cmp	r3, #16
 8003b1c:	d007      	beq.n	8003b2e <HAL_ADC_ConfigChannel+0x1ca>
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2b11      	cmp	r3, #17
 8003b24:	d101      	bne.n	8003b2a <HAL_ADC_ConfigChannel+0x1c6>
 8003b26:	4b13      	ldr	r3, [pc, #76]	@ (8003b74 <HAL_ADC_ConfigChannel+0x210>)
 8003b28:	e002      	b.n	8003b30 <HAL_ADC_ConfigChannel+0x1cc>
 8003b2a:	4b13      	ldr	r3, [pc, #76]	@ (8003b78 <HAL_ADC_ConfigChannel+0x214>)
 8003b2c:	e000      	b.n	8003b30 <HAL_ADC_ConfigChannel+0x1cc>
 8003b2e:	4b13      	ldr	r3, [pc, #76]	@ (8003b7c <HAL_ADC_ConfigChannel+0x218>)
 8003b30:	4a0d      	ldr	r2, [pc, #52]	@ (8003b68 <HAL_ADC_ConfigChannel+0x204>)
 8003b32:	400b      	ands	r3, r1
 8003b34:	6013      	str	r3, [r2, #0]
 8003b36:	e009      	b.n	8003b4c <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b3c:	2220      	movs	r2, #32
 8003b3e:	431a      	orrs	r2, r3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	639a      	str	r2, [r3, #56]	@ 0x38
    
    tmp_hal_status = HAL_ERROR;
 8003b44:	230f      	movs	r3, #15
 8003b46:	18fb      	adds	r3, r7, r3
 8003b48:	2201      	movs	r2, #1
 8003b4a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2234      	movs	r2, #52	@ 0x34
 8003b50:	2100      	movs	r1, #0
 8003b52:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8003b54:	230f      	movs	r3, #15
 8003b56:	18fb      	adds	r3, r7, r3
 8003b58:	781b      	ldrb	r3, [r3, #0]
}
 8003b5a:	0018      	movs	r0, r3
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	b004      	add	sp, #16
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	46c0      	nop			@ (mov r8, r8)
 8003b64:	00001001 	.word	0x00001001
 8003b68:	40012708 	.word	0x40012708
 8003b6c:	20000004 	.word	0x20000004
 8003b70:	000f4240 	.word	0x000f4240
 8003b74:	ffbfffff 	.word	0xffbfffff
 8003b78:	feffffff 	.word	0xfeffffff
 8003b7c:	ff7fffff 	.word	0xff7fffff

08003b80 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b084      	sub	sp, #16
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	2203      	movs	r2, #3
 8003b98:	4013      	ands	r3, r2
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d112      	bne.n	8003bc4 <ADC_Enable+0x44>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d009      	beq.n	8003bc0 <ADC_Enable+0x40>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	68da      	ldr	r2, [r3, #12]
 8003bb2:	2380      	movs	r3, #128	@ 0x80
 8003bb4:	021b      	lsls	r3, r3, #8
 8003bb6:	401a      	ands	r2, r3
 8003bb8:	2380      	movs	r3, #128	@ 0x80
 8003bba:	021b      	lsls	r3, r3, #8
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d101      	bne.n	8003bc4 <ADC_Enable+0x44>
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	e000      	b.n	8003bc6 <ADC_Enable+0x46>
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d152      	bne.n	8003c70 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	4a2a      	ldr	r2, [pc, #168]	@ (8003c7c <ADC_Enable+0xfc>)
 8003bd2:	4013      	ands	r3, r2
 8003bd4:	d00d      	beq.n	8003bf2 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bda:	2210      	movs	r2, #16
 8003bdc:	431a      	orrs	r2, r3
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	639a      	str	r2, [r3, #56]	@ 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003be6:	2201      	movs	r2, #1
 8003be8:	431a      	orrs	r2, r3
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      return HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e03f      	b.n	8003c72 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	689a      	ldr	r2, [r3, #8]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	2101      	movs	r1, #1
 8003bfe:	430a      	orrs	r2, r1
 8003c00:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003c02:	4b1f      	ldr	r3, [pc, #124]	@ (8003c80 <ADC_Enable+0x100>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	491f      	ldr	r1, [pc, #124]	@ (8003c84 <ADC_Enable+0x104>)
 8003c08:	0018      	movs	r0, r3
 8003c0a:	f7fc fa99 	bl	8000140 <__udivsi3>
 8003c0e:	0003      	movs	r3, r0
 8003c10:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003c12:	e002      	b.n	8003c1a <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	3b01      	subs	r3, #1
 8003c18:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d1f9      	bne.n	8003c14 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8003c20:	f7ff fca0 	bl	8003564 <HAL_GetTick>
 8003c24:	0003      	movs	r3, r0
 8003c26:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003c28:	e01b      	b.n	8003c62 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003c2a:	f7ff fc9b 	bl	8003564 <HAL_GetTick>
 8003c2e:	0002      	movs	r2, r0
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	1ad3      	subs	r3, r2, r3
 8003c34:	2b02      	cmp	r3, #2
 8003c36:	d914      	bls.n	8003c62 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	4013      	ands	r3, r2
 8003c42:	2b01      	cmp	r3, #1
 8003c44:	d00d      	beq.n	8003c62 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c4a:	2210      	movs	r2, #16
 8003c4c:	431a      	orrs	r2, r3
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c56:	2201      	movs	r2, #1
 8003c58:	431a      	orrs	r2, r3
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	63da      	str	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e007      	b.n	8003c72 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	2201      	movs	r2, #1
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d1dc      	bne.n	8003c2a <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003c70:	2300      	movs	r3, #0
}
 8003c72:	0018      	movs	r0, r3
 8003c74:	46bd      	mov	sp, r7
 8003c76:	b004      	add	sp, #16
 8003c78:	bd80      	pop	{r7, pc}
 8003c7a:	46c0      	nop			@ (mov r8, r8)
 8003c7c:	80000017 	.word	0x80000017
 8003c80:	20000004 	.word	0x20000004
 8003c84:	000f4240 	.word	0x000f4240

08003c88 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b084      	sub	sp, #16
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c94:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c9a:	2250      	movs	r2, #80	@ 0x50
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	d140      	bne.n	8003d22 <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ca4:	2280      	movs	r2, #128	@ 0x80
 8003ca6:	0092      	lsls	r2, r2, #2
 8003ca8:	431a      	orrs	r2, r3
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	68da      	ldr	r2, [r3, #12]
 8003cb4:	23c0      	movs	r3, #192	@ 0xc0
 8003cb6:	011b      	lsls	r3, r3, #4
 8003cb8:	4013      	ands	r3, r2
 8003cba:	d12d      	bne.n	8003d18 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d129      	bne.n	8003d18 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	2208      	movs	r2, #8
 8003ccc:	4013      	ands	r3, r2
 8003cce:	2b08      	cmp	r3, #8
 8003cd0:	d122      	bne.n	8003d18 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	2204      	movs	r2, #4
 8003cda:	4013      	ands	r3, r2
 8003cdc:	d110      	bne.n	8003d00 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	685a      	ldr	r2, [r3, #4]
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	210c      	movs	r1, #12
 8003cea:	438a      	bics	r2, r1
 8003cec:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cf2:	4a11      	ldr	r2, [pc, #68]	@ (8003d38 <ADC_DMAConvCplt+0xb0>)
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	431a      	orrs	r2, r3
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	639a      	str	r2, [r3, #56]	@ 0x38
 8003cfe:	e00b      	b.n	8003d18 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d04:	2220      	movs	r2, #32
 8003d06:	431a      	orrs	r2, r3
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	639a      	str	r2, [r3, #56]	@ 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d10:	2201      	movs	r2, #1
 8003d12:	431a      	orrs	r2, r3
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	0018      	movs	r0, r3
 8003d1c:	f7ff f852 	bl	8002dc4 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8003d20:	e005      	b.n	8003d2e <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d28:	687a      	ldr	r2, [r7, #4]
 8003d2a:	0010      	movs	r0, r2
 8003d2c:	4798      	blx	r3
}
 8003d2e:	46c0      	nop			@ (mov r8, r8)
 8003d30:	46bd      	mov	sp, r7
 8003d32:	b004      	add	sp, #16
 8003d34:	bd80      	pop	{r7, pc}
 8003d36:	46c0      	nop			@ (mov r8, r8)
 8003d38:	fffffefe 	.word	0xfffffefe

08003d3c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b084      	sub	sp, #16
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d48:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	0018      	movs	r0, r3
 8003d4e:	f7ff fdf9 	bl	8003944 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003d52:	46c0      	nop			@ (mov r8, r8)
 8003d54:	46bd      	mov	sp, r7
 8003d56:	b004      	add	sp, #16
 8003d58:	bd80      	pop	{r7, pc}

08003d5a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003d5a:	b580      	push	{r7, lr}
 8003d5c:	b084      	sub	sp, #16
 8003d5e:	af00      	add	r7, sp, #0
 8003d60:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d66:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d6c:	2240      	movs	r2, #64	@ 0x40
 8003d6e:	431a      	orrs	r2, r3
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d78:	2204      	movs	r2, #4
 8003d7a:	431a      	orrs	r2, r3
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	63da      	str	r2, [r3, #60]	@ 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	0018      	movs	r0, r3
 8003d84:	f7ff fde6 	bl	8003954 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003d88:	46c0      	nop			@ (mov r8, r8)
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	b004      	add	sp, #16
 8003d8e:	bd80      	pop	{r7, pc}

08003d90 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b086      	sub	sp, #24
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d98:	2317      	movs	r3, #23
 8003d9a:	18fb      	adds	r3, r7, r3
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 8003da0:	2300      	movs	r3, #0
 8003da2:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 8003da4:	2300      	movs	r3, #0
 8003da6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2234      	movs	r2, #52	@ 0x34
 8003dac:	5c9b      	ldrb	r3, [r3, r2]
 8003dae:	2b01      	cmp	r3, #1
 8003db0:	d101      	bne.n	8003db6 <HAL_ADCEx_Calibration_Start+0x26>
 8003db2:	2302      	movs	r3, #2
 8003db4:	e08d      	b.n	8003ed2 <HAL_ADCEx_Calibration_Start+0x142>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2234      	movs	r2, #52	@ 0x34
 8003dba:	2101      	movs	r1, #1
 8003dbc:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	2203      	movs	r2, #3
 8003dc6:	4013      	ands	r3, r2
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d112      	bne.n	8003df2 <HAL_ADCEx_Calibration_Start+0x62>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d009      	beq.n	8003dee <HAL_ADCEx_Calibration_Start+0x5e>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	68da      	ldr	r2, [r3, #12]
 8003de0:	2380      	movs	r3, #128	@ 0x80
 8003de2:	021b      	lsls	r3, r3, #8
 8003de4:	401a      	ands	r2, r3
 8003de6:	2380      	movs	r3, #128	@ 0x80
 8003de8:	021b      	lsls	r3, r3, #8
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d101      	bne.n	8003df2 <HAL_ADCEx_Calibration_Start+0x62>
 8003dee:	2301      	movs	r3, #1
 8003df0:	e000      	b.n	8003df4 <HAL_ADCEx_Calibration_Start+0x64>
 8003df2:	2300      	movs	r3, #0
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d15b      	bne.n	8003eb0 <HAL_ADCEx_Calibration_Start+0x120>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dfc:	4a37      	ldr	r2, [pc, #220]	@ (8003edc <HAL_ADCEx_Calibration_Start+0x14c>)
 8003dfe:	4013      	ands	r3, r2
 8003e00:	2202      	movs	r2, #2
 8003e02:	431a      	orrs	r2, r3
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Note: Specificity of this STM32 series: Calibration factor is           */
    /*       available in data register and also transferred by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	68db      	ldr	r3, [r3, #12]
 8003e0e:	2203      	movs	r2, #3
 8003e10:	4013      	ands	r3, r2
 8003e12:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	68da      	ldr	r2, [r3, #12]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	2103      	movs	r1, #3
 8003e20:	438a      	bics	r2, r1
 8003e22:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	689a      	ldr	r2, [r3, #8]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	2180      	movs	r1, #128	@ 0x80
 8003e30:	0609      	lsls	r1, r1, #24
 8003e32:	430a      	orrs	r2, r1
 8003e34:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8003e36:	f7ff fb95 	bl	8003564 <HAL_GetTick>
 8003e3a:	0003      	movs	r3, r0
 8003e3c:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003e3e:	e01d      	b.n	8003e7c <HAL_ADCEx_Calibration_Start+0xec>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003e40:	f7ff fb90 	bl	8003564 <HAL_GetTick>
 8003e44:	0002      	movs	r2, r0
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	2b02      	cmp	r3, #2
 8003e4c:	d916      	bls.n	8003e7c <HAL_ADCEx_Calibration_Start+0xec>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	0fdb      	lsrs	r3, r3, #31
 8003e56:	07da      	lsls	r2, r3, #31
 8003e58:	2380      	movs	r3, #128	@ 0x80
 8003e5a:	061b      	lsls	r3, r3, #24
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	d10d      	bne.n	8003e7c <HAL_ADCEx_Calibration_Start+0xec>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e64:	2212      	movs	r2, #18
 8003e66:	4393      	bics	r3, r2
 8003e68:	2210      	movs	r2, #16
 8003e6a:	431a      	orrs	r2, r3
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	639a      	str	r2, [r3, #56]	@ 0x38
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2234      	movs	r2, #52	@ 0x34
 8003e74:	2100      	movs	r1, #0
 8003e76:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e02a      	b.n	8003ed2 <HAL_ADCEx_Calibration_Start+0x142>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	0fdb      	lsrs	r3, r3, #31
 8003e84:	07da      	lsls	r2, r3, #31
 8003e86:	2380      	movs	r3, #128	@ 0x80
 8003e88:	061b      	lsls	r3, r3, #24
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d0d8      	beq.n	8003e40 <HAL_ADCEx_Calibration_Start+0xb0>
        }
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	68d9      	ldr	r1, [r3, #12]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	68fa      	ldr	r2, [r7, #12]
 8003e9a:	430a      	orrs	r2, r1
 8003e9c:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ea2:	2203      	movs	r2, #3
 8003ea4:	4393      	bics	r3, r2
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	431a      	orrs	r2, r3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	639a      	str	r2, [r3, #56]	@ 0x38
 8003eae:	e009      	b.n	8003ec4 <HAL_ADCEx_Calibration_Start+0x134>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003eb4:	2220      	movs	r2, #32
 8003eb6:	431a      	orrs	r2, r3
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	639a      	str	r2, [r3, #56]	@ 0x38
    
    tmp_hal_status = HAL_ERROR;
 8003ebc:	2317      	movs	r3, #23
 8003ebe:	18fb      	adds	r3, r7, r3
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2234      	movs	r2, #52	@ 0x34
 8003ec8:	2100      	movs	r1, #0
 8003eca:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8003ecc:	2317      	movs	r3, #23
 8003ece:	18fb      	adds	r3, r7, r3
 8003ed0:	781b      	ldrb	r3, [r3, #0]
}
 8003ed2:	0018      	movs	r0, r3
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	b006      	add	sp, #24
 8003ed8:	bd80      	pop	{r7, pc}
 8003eda:	46c0      	nop			@ (mov r8, r8)
 8003edc:	fffffefd 	.word	0xfffffefd

08003ee0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b082      	sub	sp, #8
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	0002      	movs	r2, r0
 8003ee8:	1dfb      	adds	r3, r7, #7
 8003eea:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003eec:	1dfb      	adds	r3, r7, #7
 8003eee:	781b      	ldrb	r3, [r3, #0]
 8003ef0:	2b7f      	cmp	r3, #127	@ 0x7f
 8003ef2:	d809      	bhi.n	8003f08 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ef4:	1dfb      	adds	r3, r7, #7
 8003ef6:	781b      	ldrb	r3, [r3, #0]
 8003ef8:	001a      	movs	r2, r3
 8003efa:	231f      	movs	r3, #31
 8003efc:	401a      	ands	r2, r3
 8003efe:	4b04      	ldr	r3, [pc, #16]	@ (8003f10 <__NVIC_EnableIRQ+0x30>)
 8003f00:	2101      	movs	r1, #1
 8003f02:	4091      	lsls	r1, r2
 8003f04:	000a      	movs	r2, r1
 8003f06:	601a      	str	r2, [r3, #0]
  }
}
 8003f08:	46c0      	nop			@ (mov r8, r8)
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	b002      	add	sp, #8
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	e000e100 	.word	0xe000e100

08003f14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f14:	b590      	push	{r4, r7, lr}
 8003f16:	b083      	sub	sp, #12
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	0002      	movs	r2, r0
 8003f1c:	6039      	str	r1, [r7, #0]
 8003f1e:	1dfb      	adds	r3, r7, #7
 8003f20:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003f22:	1dfb      	adds	r3, r7, #7
 8003f24:	781b      	ldrb	r3, [r3, #0]
 8003f26:	2b7f      	cmp	r3, #127	@ 0x7f
 8003f28:	d828      	bhi.n	8003f7c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003f2a:	4a2f      	ldr	r2, [pc, #188]	@ (8003fe8 <__NVIC_SetPriority+0xd4>)
 8003f2c:	1dfb      	adds	r3, r7, #7
 8003f2e:	781b      	ldrb	r3, [r3, #0]
 8003f30:	b25b      	sxtb	r3, r3
 8003f32:	089b      	lsrs	r3, r3, #2
 8003f34:	33c0      	adds	r3, #192	@ 0xc0
 8003f36:	009b      	lsls	r3, r3, #2
 8003f38:	589b      	ldr	r3, [r3, r2]
 8003f3a:	1dfa      	adds	r2, r7, #7
 8003f3c:	7812      	ldrb	r2, [r2, #0]
 8003f3e:	0011      	movs	r1, r2
 8003f40:	2203      	movs	r2, #3
 8003f42:	400a      	ands	r2, r1
 8003f44:	00d2      	lsls	r2, r2, #3
 8003f46:	21ff      	movs	r1, #255	@ 0xff
 8003f48:	4091      	lsls	r1, r2
 8003f4a:	000a      	movs	r2, r1
 8003f4c:	43d2      	mvns	r2, r2
 8003f4e:	401a      	ands	r2, r3
 8003f50:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	019b      	lsls	r3, r3, #6
 8003f56:	22ff      	movs	r2, #255	@ 0xff
 8003f58:	401a      	ands	r2, r3
 8003f5a:	1dfb      	adds	r3, r7, #7
 8003f5c:	781b      	ldrb	r3, [r3, #0]
 8003f5e:	0018      	movs	r0, r3
 8003f60:	2303      	movs	r3, #3
 8003f62:	4003      	ands	r3, r0
 8003f64:	00db      	lsls	r3, r3, #3
 8003f66:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003f68:	481f      	ldr	r0, [pc, #124]	@ (8003fe8 <__NVIC_SetPriority+0xd4>)
 8003f6a:	1dfb      	adds	r3, r7, #7
 8003f6c:	781b      	ldrb	r3, [r3, #0]
 8003f6e:	b25b      	sxtb	r3, r3
 8003f70:	089b      	lsrs	r3, r3, #2
 8003f72:	430a      	orrs	r2, r1
 8003f74:	33c0      	adds	r3, #192	@ 0xc0
 8003f76:	009b      	lsls	r3, r3, #2
 8003f78:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003f7a:	e031      	b.n	8003fe0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003f7c:	4a1b      	ldr	r2, [pc, #108]	@ (8003fec <__NVIC_SetPriority+0xd8>)
 8003f7e:	1dfb      	adds	r3, r7, #7
 8003f80:	781b      	ldrb	r3, [r3, #0]
 8003f82:	0019      	movs	r1, r3
 8003f84:	230f      	movs	r3, #15
 8003f86:	400b      	ands	r3, r1
 8003f88:	3b08      	subs	r3, #8
 8003f8a:	089b      	lsrs	r3, r3, #2
 8003f8c:	3306      	adds	r3, #6
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	18d3      	adds	r3, r2, r3
 8003f92:	3304      	adds	r3, #4
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	1dfa      	adds	r2, r7, #7
 8003f98:	7812      	ldrb	r2, [r2, #0]
 8003f9a:	0011      	movs	r1, r2
 8003f9c:	2203      	movs	r2, #3
 8003f9e:	400a      	ands	r2, r1
 8003fa0:	00d2      	lsls	r2, r2, #3
 8003fa2:	21ff      	movs	r1, #255	@ 0xff
 8003fa4:	4091      	lsls	r1, r2
 8003fa6:	000a      	movs	r2, r1
 8003fa8:	43d2      	mvns	r2, r2
 8003faa:	401a      	ands	r2, r3
 8003fac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	019b      	lsls	r3, r3, #6
 8003fb2:	22ff      	movs	r2, #255	@ 0xff
 8003fb4:	401a      	ands	r2, r3
 8003fb6:	1dfb      	adds	r3, r7, #7
 8003fb8:	781b      	ldrb	r3, [r3, #0]
 8003fba:	0018      	movs	r0, r3
 8003fbc:	2303      	movs	r3, #3
 8003fbe:	4003      	ands	r3, r0
 8003fc0:	00db      	lsls	r3, r3, #3
 8003fc2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003fc4:	4809      	ldr	r0, [pc, #36]	@ (8003fec <__NVIC_SetPriority+0xd8>)
 8003fc6:	1dfb      	adds	r3, r7, #7
 8003fc8:	781b      	ldrb	r3, [r3, #0]
 8003fca:	001c      	movs	r4, r3
 8003fcc:	230f      	movs	r3, #15
 8003fce:	4023      	ands	r3, r4
 8003fd0:	3b08      	subs	r3, #8
 8003fd2:	089b      	lsrs	r3, r3, #2
 8003fd4:	430a      	orrs	r2, r1
 8003fd6:	3306      	adds	r3, #6
 8003fd8:	009b      	lsls	r3, r3, #2
 8003fda:	18c3      	adds	r3, r0, r3
 8003fdc:	3304      	adds	r3, #4
 8003fde:	601a      	str	r2, [r3, #0]
}
 8003fe0:	46c0      	nop			@ (mov r8, r8)
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	b003      	add	sp, #12
 8003fe6:	bd90      	pop	{r4, r7, pc}
 8003fe8:	e000e100 	.word	0xe000e100
 8003fec:	e000ed00 	.word	0xe000ed00

08003ff0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b082      	sub	sp, #8
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	1e5a      	subs	r2, r3, #1
 8003ffc:	2380      	movs	r3, #128	@ 0x80
 8003ffe:	045b      	lsls	r3, r3, #17
 8004000:	429a      	cmp	r2, r3
 8004002:	d301      	bcc.n	8004008 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004004:	2301      	movs	r3, #1
 8004006:	e010      	b.n	800402a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004008:	4b0a      	ldr	r3, [pc, #40]	@ (8004034 <SysTick_Config+0x44>)
 800400a:	687a      	ldr	r2, [r7, #4]
 800400c:	3a01      	subs	r2, #1
 800400e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004010:	2301      	movs	r3, #1
 8004012:	425b      	negs	r3, r3
 8004014:	2103      	movs	r1, #3
 8004016:	0018      	movs	r0, r3
 8004018:	f7ff ff7c 	bl	8003f14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800401c:	4b05      	ldr	r3, [pc, #20]	@ (8004034 <SysTick_Config+0x44>)
 800401e:	2200      	movs	r2, #0
 8004020:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004022:	4b04      	ldr	r3, [pc, #16]	@ (8004034 <SysTick_Config+0x44>)
 8004024:	2207      	movs	r2, #7
 8004026:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004028:	2300      	movs	r3, #0
}
 800402a:	0018      	movs	r0, r3
 800402c:	46bd      	mov	sp, r7
 800402e:	b002      	add	sp, #8
 8004030:	bd80      	pop	{r7, pc}
 8004032:	46c0      	nop			@ (mov r8, r8)
 8004034:	e000e010 	.word	0xe000e010

08004038 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b084      	sub	sp, #16
 800403c:	af00      	add	r7, sp, #0
 800403e:	60b9      	str	r1, [r7, #8]
 8004040:	607a      	str	r2, [r7, #4]
 8004042:	210f      	movs	r1, #15
 8004044:	187b      	adds	r3, r7, r1
 8004046:	1c02      	adds	r2, r0, #0
 8004048:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800404a:	68ba      	ldr	r2, [r7, #8]
 800404c:	187b      	adds	r3, r7, r1
 800404e:	781b      	ldrb	r3, [r3, #0]
 8004050:	b25b      	sxtb	r3, r3
 8004052:	0011      	movs	r1, r2
 8004054:	0018      	movs	r0, r3
 8004056:	f7ff ff5d 	bl	8003f14 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 800405a:	46c0      	nop			@ (mov r8, r8)
 800405c:	46bd      	mov	sp, r7
 800405e:	b004      	add	sp, #16
 8004060:	bd80      	pop	{r7, pc}

08004062 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004062:	b580      	push	{r7, lr}
 8004064:	b082      	sub	sp, #8
 8004066:	af00      	add	r7, sp, #0
 8004068:	0002      	movs	r2, r0
 800406a:	1dfb      	adds	r3, r7, #7
 800406c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800406e:	1dfb      	adds	r3, r7, #7
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	b25b      	sxtb	r3, r3
 8004074:	0018      	movs	r0, r3
 8004076:	f7ff ff33 	bl	8003ee0 <__NVIC_EnableIRQ>
}
 800407a:	46c0      	nop			@ (mov r8, r8)
 800407c:	46bd      	mov	sp, r7
 800407e:	b002      	add	sp, #8
 8004080:	bd80      	pop	{r7, pc}

08004082 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004082:	b580      	push	{r7, lr}
 8004084:	b082      	sub	sp, #8
 8004086:	af00      	add	r7, sp, #0
 8004088:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	0018      	movs	r0, r3
 800408e:	f7ff ffaf 	bl	8003ff0 <SysTick_Config>
 8004092:	0003      	movs	r3, r0
}
 8004094:	0018      	movs	r0, r3
 8004096:	46bd      	mov	sp, r7
 8004098:	b002      	add	sp, #8
 800409a:	bd80      	pop	{r7, pc}

0800409c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b084      	sub	sp, #16
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80040a4:	2300      	movs	r3, #0
 80040a6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d101      	bne.n	80040b2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e036      	b.n	8004120 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2221      	movs	r2, #33	@ 0x21
 80040b6:	2102      	movs	r1, #2
 80040b8:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	4a18      	ldr	r2, [pc, #96]	@ (8004128 <HAL_DMA_Init+0x8c>)
 80040c6:	4013      	ands	r3, r2
 80040c8:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80040d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	68db      	ldr	r3, [r3, #12]
 80040d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	695b      	ldr	r3, [r3, #20]
 80040e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	69db      	ldr	r3, [r3, #28]
 80040f0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80040f2:	68fa      	ldr	r2, [r7, #12]
 80040f4:	4313      	orrs	r3, r2
 80040f6:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	68fa      	ldr	r2, [r7, #12]
 80040fe:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	0018      	movs	r0, r3
 8004104:	f000 f98c 	bl	8004420 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2221      	movs	r2, #33	@ 0x21
 8004112:	2101      	movs	r1, #1
 8004114:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2220      	movs	r2, #32
 800411a:	2100      	movs	r1, #0
 800411c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800411e:	2300      	movs	r3, #0
}
 8004120:	0018      	movs	r0, r3
 8004122:	46bd      	mov	sp, r7
 8004124:	b004      	add	sp, #16
 8004126:	bd80      	pop	{r7, pc}
 8004128:	ffffc00f 	.word	0xffffc00f

0800412c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b086      	sub	sp, #24
 8004130:	af00      	add	r7, sp, #0
 8004132:	60f8      	str	r0, [r7, #12]
 8004134:	60b9      	str	r1, [r7, #8]
 8004136:	607a      	str	r2, [r7, #4]
 8004138:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800413a:	2317      	movs	r3, #23
 800413c:	18fb      	adds	r3, r7, r3
 800413e:	2200      	movs	r2, #0
 8004140:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2220      	movs	r2, #32
 8004146:	5c9b      	ldrb	r3, [r3, r2]
 8004148:	2b01      	cmp	r3, #1
 800414a:	d101      	bne.n	8004150 <HAL_DMA_Start_IT+0x24>
 800414c:	2302      	movs	r3, #2
 800414e:	e04f      	b.n	80041f0 <HAL_DMA_Start_IT+0xc4>
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2220      	movs	r2, #32
 8004154:	2101      	movs	r1, #1
 8004156:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2221      	movs	r2, #33	@ 0x21
 800415c:	5c9b      	ldrb	r3, [r3, r2]
 800415e:	b2db      	uxtb	r3, r3
 8004160:	2b01      	cmp	r3, #1
 8004162:	d13a      	bne.n	80041da <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2221      	movs	r2, #33	@ 0x21
 8004168:	2102      	movs	r1, #2
 800416a:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2200      	movs	r2, #0
 8004170:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	2101      	movs	r1, #1
 800417e:	438a      	bics	r2, r1
 8004180:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	687a      	ldr	r2, [r7, #4]
 8004186:	68b9      	ldr	r1, [r7, #8]
 8004188:	68f8      	ldr	r0, [r7, #12]
 800418a:	f000 f91c 	bl	80043c6 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004192:	2b00      	cmp	r3, #0
 8004194:	d008      	beq.n	80041a8 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	210e      	movs	r1, #14
 80041a2:	430a      	orrs	r2, r1
 80041a4:	601a      	str	r2, [r3, #0]
 80041a6:	e00f      	b.n	80041c8 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	210a      	movs	r1, #10
 80041b4:	430a      	orrs	r2, r1
 80041b6:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	2104      	movs	r1, #4
 80041c4:	438a      	bics	r2, r1
 80041c6:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	2101      	movs	r1, #1
 80041d4:	430a      	orrs	r2, r1
 80041d6:	601a      	str	r2, [r3, #0]
 80041d8:	e007      	b.n	80041ea <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2220      	movs	r2, #32
 80041de:	2100      	movs	r1, #0
 80041e0:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80041e2:	2317      	movs	r3, #23
 80041e4:	18fb      	adds	r3, r7, r3
 80041e6:	2202      	movs	r2, #2
 80041e8:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80041ea:	2317      	movs	r3, #23
 80041ec:	18fb      	adds	r3, r7, r3
 80041ee:	781b      	ldrb	r3, [r3, #0]
}
 80041f0:	0018      	movs	r0, r3
 80041f2:	46bd      	mov	sp, r7
 80041f4:	b006      	add	sp, #24
 80041f6:	bd80      	pop	{r7, pc}

080041f8 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b084      	sub	sp, #16
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004200:	210f      	movs	r1, #15
 8004202:	187b      	adds	r3, r7, r1
 8004204:	2200      	movs	r2, #0
 8004206:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2221      	movs	r2, #33	@ 0x21
 800420c:	5c9b      	ldrb	r3, [r3, r2]
 800420e:	b2db      	uxtb	r3, r3
 8004210:	2b02      	cmp	r3, #2
 8004212:	d006      	beq.n	8004222 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2204      	movs	r2, #4
 8004218:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 800421a:	187b      	adds	r3, r7, r1
 800421c:	2201      	movs	r2, #1
 800421e:	701a      	strb	r2, [r3, #0]
 8004220:	e028      	b.n	8004274 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	210e      	movs	r1, #14
 800422e:	438a      	bics	r2, r1
 8004230:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	2101      	movs	r1, #1
 800423e:	438a      	bics	r2, r1
 8004240:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800424a:	2101      	movs	r1, #1
 800424c:	4091      	lsls	r1, r2
 800424e:	000a      	movs	r2, r1
 8004250:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2221      	movs	r2, #33	@ 0x21
 8004256:	2101      	movs	r1, #1
 8004258:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2220      	movs	r2, #32
 800425e:	2100      	movs	r1, #0
 8004260:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004266:	2b00      	cmp	r3, #0
 8004268:	d004      	beq.n	8004274 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800426e:	687a      	ldr	r2, [r7, #4]
 8004270:	0010      	movs	r0, r2
 8004272:	4798      	blx	r3
    }
  }
  return status;
 8004274:	230f      	movs	r3, #15
 8004276:	18fb      	adds	r3, r7, r3
 8004278:	781b      	ldrb	r3, [r3, #0]
}
 800427a:	0018      	movs	r0, r3
 800427c:	46bd      	mov	sp, r7
 800427e:	b004      	add	sp, #16
 8004280:	bd80      	pop	{r7, pc}

08004282 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004282:	b580      	push	{r7, lr}
 8004284:	b084      	sub	sp, #16
 8004286:	af00      	add	r7, sp, #0
 8004288:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800429e:	2204      	movs	r2, #4
 80042a0:	409a      	lsls	r2, r3
 80042a2:	0013      	movs	r3, r2
 80042a4:	68fa      	ldr	r2, [r7, #12]
 80042a6:	4013      	ands	r3, r2
 80042a8:	d024      	beq.n	80042f4 <HAL_DMA_IRQHandler+0x72>
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	2204      	movs	r2, #4
 80042ae:	4013      	ands	r3, r2
 80042b0:	d020      	beq.n	80042f4 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	2220      	movs	r2, #32
 80042ba:	4013      	ands	r3, r2
 80042bc:	d107      	bne.n	80042ce <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	2104      	movs	r1, #4
 80042ca:	438a      	bics	r2, r1
 80042cc:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042d6:	2104      	movs	r1, #4
 80042d8:	4091      	lsls	r1, r2
 80042da:	000a      	movs	r2, r1
 80042dc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d100      	bne.n	80042e8 <HAL_DMA_IRQHandler+0x66>
 80042e6:	e06a      	b.n	80043be <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ec:	687a      	ldr	r2, [r7, #4]
 80042ee:	0010      	movs	r0, r2
 80042f0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80042f2:	e064      	b.n	80043be <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f8:	2202      	movs	r2, #2
 80042fa:	409a      	lsls	r2, r3
 80042fc:	0013      	movs	r3, r2
 80042fe:	68fa      	ldr	r2, [r7, #12]
 8004300:	4013      	ands	r3, r2
 8004302:	d02b      	beq.n	800435c <HAL_DMA_IRQHandler+0xda>
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	2202      	movs	r2, #2
 8004308:	4013      	ands	r3, r2
 800430a:	d027      	beq.n	800435c <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	2220      	movs	r2, #32
 8004314:	4013      	ands	r3, r2
 8004316:	d10b      	bne.n	8004330 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	210a      	movs	r1, #10
 8004324:	438a      	bics	r2, r1
 8004326:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2221      	movs	r2, #33	@ 0x21
 800432c:	2101      	movs	r1, #1
 800432e:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004338:	2102      	movs	r1, #2
 800433a:	4091      	lsls	r1, r2
 800433c:	000a      	movs	r2, r1
 800433e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2220      	movs	r2, #32
 8004344:	2100      	movs	r1, #0
 8004346:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800434c:	2b00      	cmp	r3, #0
 800434e:	d036      	beq.n	80043be <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	0010      	movs	r0, r2
 8004358:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800435a:	e030      	b.n	80043be <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004360:	2208      	movs	r2, #8
 8004362:	409a      	lsls	r2, r3
 8004364:	0013      	movs	r3, r2
 8004366:	68fa      	ldr	r2, [r7, #12]
 8004368:	4013      	ands	r3, r2
 800436a:	d028      	beq.n	80043be <HAL_DMA_IRQHandler+0x13c>
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	2208      	movs	r2, #8
 8004370:	4013      	ands	r3, r2
 8004372:	d024      	beq.n	80043be <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	210e      	movs	r1, #14
 8004380:	438a      	bics	r2, r1
 8004382:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800438c:	2101      	movs	r1, #1
 800438e:	4091      	lsls	r1, r2
 8004390:	000a      	movs	r2, r1
 8004392:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2201      	movs	r2, #1
 8004398:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2221      	movs	r2, #33	@ 0x21
 800439e:	2101      	movs	r1, #1
 80043a0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2220      	movs	r2, #32
 80043a6:	2100      	movs	r1, #0
 80043a8:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d005      	beq.n	80043be <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043b6:	687a      	ldr	r2, [r7, #4]
 80043b8:	0010      	movs	r0, r2
 80043ba:	4798      	blx	r3
    }
  }
}
 80043bc:	e7ff      	b.n	80043be <HAL_DMA_IRQHandler+0x13c>
 80043be:	46c0      	nop			@ (mov r8, r8)
 80043c0:	46bd      	mov	sp, r7
 80043c2:	b004      	add	sp, #16
 80043c4:	bd80      	pop	{r7, pc}

080043c6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043c6:	b580      	push	{r7, lr}
 80043c8:	b084      	sub	sp, #16
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	60f8      	str	r0, [r7, #12]
 80043ce:	60b9      	str	r1, [r7, #8]
 80043d0:	607a      	str	r2, [r7, #4]
 80043d2:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043dc:	2101      	movs	r1, #1
 80043de:	4091      	lsls	r1, r2
 80043e0:	000a      	movs	r2, r1
 80043e2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	683a      	ldr	r2, [r7, #0]
 80043ea:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	2b10      	cmp	r3, #16
 80043f2:	d108      	bne.n	8004406 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	687a      	ldr	r2, [r7, #4]
 80043fa:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	68ba      	ldr	r2, [r7, #8]
 8004402:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004404:	e007      	b.n	8004416 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	68ba      	ldr	r2, [r7, #8]
 800440c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	687a      	ldr	r2, [r7, #4]
 8004414:	60da      	str	r2, [r3, #12]
}
 8004416:	46c0      	nop			@ (mov r8, r8)
 8004418:	46bd      	mov	sp, r7
 800441a:	b004      	add	sp, #16
 800441c:	bd80      	pop	{r7, pc}
	...

08004420 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b082      	sub	sp, #8
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a08      	ldr	r2, [pc, #32]	@ (8004450 <DMA_CalcBaseAndBitshift+0x30>)
 800442e:	4694      	mov	ip, r2
 8004430:	4463      	add	r3, ip
 8004432:	2114      	movs	r1, #20
 8004434:	0018      	movs	r0, r3
 8004436:	f7fb fe83 	bl	8000140 <__udivsi3>
 800443a:	0003      	movs	r3, r0
 800443c:	009a      	lsls	r2, r3, #2
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	4a03      	ldr	r2, [pc, #12]	@ (8004454 <DMA_CalcBaseAndBitshift+0x34>)
 8004446:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8004448:	46c0      	nop			@ (mov r8, r8)
 800444a:	46bd      	mov	sp, r7
 800444c:	b002      	add	sp, #8
 800444e:	bd80      	pop	{r7, pc}
 8004450:	bffdfff8 	.word	0xbffdfff8
 8004454:	40020000 	.word	0x40020000

08004458 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b086      	sub	sp, #24
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
 8004460:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004462:	2300      	movs	r3, #0
 8004464:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004466:	e155      	b.n	8004714 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	2101      	movs	r1, #1
 800446e:	697a      	ldr	r2, [r7, #20]
 8004470:	4091      	lsls	r1, r2
 8004472:	000a      	movs	r2, r1
 8004474:	4013      	ands	r3, r2
 8004476:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d100      	bne.n	8004480 <HAL_GPIO_Init+0x28>
 800447e:	e146      	b.n	800470e <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	2203      	movs	r2, #3
 8004486:	4013      	ands	r3, r2
 8004488:	2b01      	cmp	r3, #1
 800448a:	d005      	beq.n	8004498 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	2203      	movs	r2, #3
 8004492:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004494:	2b02      	cmp	r3, #2
 8004496:	d130      	bne.n	80044fa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	005b      	lsls	r3, r3, #1
 80044a2:	2203      	movs	r2, #3
 80044a4:	409a      	lsls	r2, r3
 80044a6:	0013      	movs	r3, r2
 80044a8:	43da      	mvns	r2, r3
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	4013      	ands	r3, r2
 80044ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	68da      	ldr	r2, [r3, #12]
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	005b      	lsls	r3, r3, #1
 80044b8:	409a      	lsls	r2, r3
 80044ba:	0013      	movs	r3, r2
 80044bc:	693a      	ldr	r2, [r7, #16]
 80044be:	4313      	orrs	r3, r2
 80044c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	693a      	ldr	r2, [r7, #16]
 80044c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80044ce:	2201      	movs	r2, #1
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	409a      	lsls	r2, r3
 80044d4:	0013      	movs	r3, r2
 80044d6:	43da      	mvns	r2, r3
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	4013      	ands	r3, r2
 80044dc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	091b      	lsrs	r3, r3, #4
 80044e4:	2201      	movs	r2, #1
 80044e6:	401a      	ands	r2, r3
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	409a      	lsls	r2, r3
 80044ec:	0013      	movs	r3, r2
 80044ee:	693a      	ldr	r2, [r7, #16]
 80044f0:	4313      	orrs	r3, r2
 80044f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	693a      	ldr	r2, [r7, #16]
 80044f8:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	2203      	movs	r2, #3
 8004500:	4013      	ands	r3, r2
 8004502:	2b03      	cmp	r3, #3
 8004504:	d017      	beq.n	8004536 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	68db      	ldr	r3, [r3, #12]
 800450a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	005b      	lsls	r3, r3, #1
 8004510:	2203      	movs	r2, #3
 8004512:	409a      	lsls	r2, r3
 8004514:	0013      	movs	r3, r2
 8004516:	43da      	mvns	r2, r3
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	4013      	ands	r3, r2
 800451c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	689a      	ldr	r2, [r3, #8]
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	005b      	lsls	r3, r3, #1
 8004526:	409a      	lsls	r2, r3
 8004528:	0013      	movs	r3, r2
 800452a:	693a      	ldr	r2, [r7, #16]
 800452c:	4313      	orrs	r3, r2
 800452e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	693a      	ldr	r2, [r7, #16]
 8004534:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	2203      	movs	r2, #3
 800453c:	4013      	ands	r3, r2
 800453e:	2b02      	cmp	r3, #2
 8004540:	d123      	bne.n	800458a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	08da      	lsrs	r2, r3, #3
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	3208      	adds	r2, #8
 800454a:	0092      	lsls	r2, r2, #2
 800454c:	58d3      	ldr	r3, [r2, r3]
 800454e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	2207      	movs	r2, #7
 8004554:	4013      	ands	r3, r2
 8004556:	009b      	lsls	r3, r3, #2
 8004558:	220f      	movs	r2, #15
 800455a:	409a      	lsls	r2, r3
 800455c:	0013      	movs	r3, r2
 800455e:	43da      	mvns	r2, r3
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	4013      	ands	r3, r2
 8004564:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	691a      	ldr	r2, [r3, #16]
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	2107      	movs	r1, #7
 800456e:	400b      	ands	r3, r1
 8004570:	009b      	lsls	r3, r3, #2
 8004572:	409a      	lsls	r2, r3
 8004574:	0013      	movs	r3, r2
 8004576:	693a      	ldr	r2, [r7, #16]
 8004578:	4313      	orrs	r3, r2
 800457a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	08da      	lsrs	r2, r3, #3
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	3208      	adds	r2, #8
 8004584:	0092      	lsls	r2, r2, #2
 8004586:	6939      	ldr	r1, [r7, #16]
 8004588:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004590:	697b      	ldr	r3, [r7, #20]
 8004592:	005b      	lsls	r3, r3, #1
 8004594:	2203      	movs	r2, #3
 8004596:	409a      	lsls	r2, r3
 8004598:	0013      	movs	r3, r2
 800459a:	43da      	mvns	r2, r3
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	4013      	ands	r3, r2
 80045a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	2203      	movs	r2, #3
 80045a8:	401a      	ands	r2, r3
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	005b      	lsls	r3, r3, #1
 80045ae:	409a      	lsls	r2, r3
 80045b0:	0013      	movs	r3, r2
 80045b2:	693a      	ldr	r2, [r7, #16]
 80045b4:	4313      	orrs	r3, r2
 80045b6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	693a      	ldr	r2, [r7, #16]
 80045bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	685a      	ldr	r2, [r3, #4]
 80045c2:	23c0      	movs	r3, #192	@ 0xc0
 80045c4:	029b      	lsls	r3, r3, #10
 80045c6:	4013      	ands	r3, r2
 80045c8:	d100      	bne.n	80045cc <HAL_GPIO_Init+0x174>
 80045ca:	e0a0      	b.n	800470e <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045cc:	4b57      	ldr	r3, [pc, #348]	@ (800472c <HAL_GPIO_Init+0x2d4>)
 80045ce:	699a      	ldr	r2, [r3, #24]
 80045d0:	4b56      	ldr	r3, [pc, #344]	@ (800472c <HAL_GPIO_Init+0x2d4>)
 80045d2:	2101      	movs	r1, #1
 80045d4:	430a      	orrs	r2, r1
 80045d6:	619a      	str	r2, [r3, #24]
 80045d8:	4b54      	ldr	r3, [pc, #336]	@ (800472c <HAL_GPIO_Init+0x2d4>)
 80045da:	699b      	ldr	r3, [r3, #24]
 80045dc:	2201      	movs	r2, #1
 80045de:	4013      	ands	r3, r2
 80045e0:	60bb      	str	r3, [r7, #8]
 80045e2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80045e4:	4a52      	ldr	r2, [pc, #328]	@ (8004730 <HAL_GPIO_Init+0x2d8>)
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	089b      	lsrs	r3, r3, #2
 80045ea:	3302      	adds	r3, #2
 80045ec:	009b      	lsls	r3, r3, #2
 80045ee:	589b      	ldr	r3, [r3, r2]
 80045f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	2203      	movs	r2, #3
 80045f6:	4013      	ands	r3, r2
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	220f      	movs	r2, #15
 80045fc:	409a      	lsls	r2, r3
 80045fe:	0013      	movs	r3, r2
 8004600:	43da      	mvns	r2, r3
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	4013      	ands	r3, r2
 8004606:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004608:	687a      	ldr	r2, [r7, #4]
 800460a:	2390      	movs	r3, #144	@ 0x90
 800460c:	05db      	lsls	r3, r3, #23
 800460e:	429a      	cmp	r2, r3
 8004610:	d019      	beq.n	8004646 <HAL_GPIO_Init+0x1ee>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a47      	ldr	r2, [pc, #284]	@ (8004734 <HAL_GPIO_Init+0x2dc>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d013      	beq.n	8004642 <HAL_GPIO_Init+0x1ea>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	4a46      	ldr	r2, [pc, #280]	@ (8004738 <HAL_GPIO_Init+0x2e0>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d00d      	beq.n	800463e <HAL_GPIO_Init+0x1e6>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	4a45      	ldr	r2, [pc, #276]	@ (800473c <HAL_GPIO_Init+0x2e4>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d007      	beq.n	800463a <HAL_GPIO_Init+0x1e2>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	4a44      	ldr	r2, [pc, #272]	@ (8004740 <HAL_GPIO_Init+0x2e8>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d101      	bne.n	8004636 <HAL_GPIO_Init+0x1de>
 8004632:	2304      	movs	r3, #4
 8004634:	e008      	b.n	8004648 <HAL_GPIO_Init+0x1f0>
 8004636:	2305      	movs	r3, #5
 8004638:	e006      	b.n	8004648 <HAL_GPIO_Init+0x1f0>
 800463a:	2303      	movs	r3, #3
 800463c:	e004      	b.n	8004648 <HAL_GPIO_Init+0x1f0>
 800463e:	2302      	movs	r3, #2
 8004640:	e002      	b.n	8004648 <HAL_GPIO_Init+0x1f0>
 8004642:	2301      	movs	r3, #1
 8004644:	e000      	b.n	8004648 <HAL_GPIO_Init+0x1f0>
 8004646:	2300      	movs	r3, #0
 8004648:	697a      	ldr	r2, [r7, #20]
 800464a:	2103      	movs	r1, #3
 800464c:	400a      	ands	r2, r1
 800464e:	0092      	lsls	r2, r2, #2
 8004650:	4093      	lsls	r3, r2
 8004652:	693a      	ldr	r2, [r7, #16]
 8004654:	4313      	orrs	r3, r2
 8004656:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004658:	4935      	ldr	r1, [pc, #212]	@ (8004730 <HAL_GPIO_Init+0x2d8>)
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	089b      	lsrs	r3, r3, #2
 800465e:	3302      	adds	r3, #2
 8004660:	009b      	lsls	r3, r3, #2
 8004662:	693a      	ldr	r2, [r7, #16]
 8004664:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004666:	4b37      	ldr	r3, [pc, #220]	@ (8004744 <HAL_GPIO_Init+0x2ec>)
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	43da      	mvns	r2, r3
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	4013      	ands	r3, r2
 8004674:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	685a      	ldr	r2, [r3, #4]
 800467a:	2380      	movs	r3, #128	@ 0x80
 800467c:	035b      	lsls	r3, r3, #13
 800467e:	4013      	ands	r3, r2
 8004680:	d003      	beq.n	800468a <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8004682:	693a      	ldr	r2, [r7, #16]
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	4313      	orrs	r3, r2
 8004688:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800468a:	4b2e      	ldr	r3, [pc, #184]	@ (8004744 <HAL_GPIO_Init+0x2ec>)
 800468c:	693a      	ldr	r2, [r7, #16]
 800468e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004690:	4b2c      	ldr	r3, [pc, #176]	@ (8004744 <HAL_GPIO_Init+0x2ec>)
 8004692:	68db      	ldr	r3, [r3, #12]
 8004694:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	43da      	mvns	r2, r3
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	4013      	ands	r3, r2
 800469e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	685a      	ldr	r2, [r3, #4]
 80046a4:	2380      	movs	r3, #128	@ 0x80
 80046a6:	039b      	lsls	r3, r3, #14
 80046a8:	4013      	ands	r3, r2
 80046aa:	d003      	beq.n	80046b4 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 80046ac:	693a      	ldr	r2, [r7, #16]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	4313      	orrs	r3, r2
 80046b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80046b4:	4b23      	ldr	r3, [pc, #140]	@ (8004744 <HAL_GPIO_Init+0x2ec>)
 80046b6:	693a      	ldr	r2, [r7, #16]
 80046b8:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80046ba:	4b22      	ldr	r3, [pc, #136]	@ (8004744 <HAL_GPIO_Init+0x2ec>)
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	43da      	mvns	r2, r3
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	4013      	ands	r3, r2
 80046c8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	685a      	ldr	r2, [r3, #4]
 80046ce:	2380      	movs	r3, #128	@ 0x80
 80046d0:	029b      	lsls	r3, r3, #10
 80046d2:	4013      	ands	r3, r2
 80046d4:	d003      	beq.n	80046de <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80046d6:	693a      	ldr	r2, [r7, #16]
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	4313      	orrs	r3, r2
 80046dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80046de:	4b19      	ldr	r3, [pc, #100]	@ (8004744 <HAL_GPIO_Init+0x2ec>)
 80046e0:	693a      	ldr	r2, [r7, #16]
 80046e2:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80046e4:	4b17      	ldr	r3, [pc, #92]	@ (8004744 <HAL_GPIO_Init+0x2ec>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	43da      	mvns	r2, r3
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	4013      	ands	r3, r2
 80046f2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	685a      	ldr	r2, [r3, #4]
 80046f8:	2380      	movs	r3, #128	@ 0x80
 80046fa:	025b      	lsls	r3, r3, #9
 80046fc:	4013      	ands	r3, r2
 80046fe:	d003      	beq.n	8004708 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004700:	693a      	ldr	r2, [r7, #16]
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	4313      	orrs	r3, r2
 8004706:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004708:	4b0e      	ldr	r3, [pc, #56]	@ (8004744 <HAL_GPIO_Init+0x2ec>)
 800470a:	693a      	ldr	r2, [r7, #16]
 800470c:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	3301      	adds	r3, #1
 8004712:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	40da      	lsrs	r2, r3
 800471c:	1e13      	subs	r3, r2, #0
 800471e:	d000      	beq.n	8004722 <HAL_GPIO_Init+0x2ca>
 8004720:	e6a2      	b.n	8004468 <HAL_GPIO_Init+0x10>
  } 
}
 8004722:	46c0      	nop			@ (mov r8, r8)
 8004724:	46c0      	nop			@ (mov r8, r8)
 8004726:	46bd      	mov	sp, r7
 8004728:	b006      	add	sp, #24
 800472a:	bd80      	pop	{r7, pc}
 800472c:	40021000 	.word	0x40021000
 8004730:	40010000 	.word	0x40010000
 8004734:	48000400 	.word	0x48000400
 8004738:	48000800 	.word	0x48000800
 800473c:	48000c00 	.word	0x48000c00
 8004740:	48001000 	.word	0x48001000
 8004744:	40010400 	.word	0x40010400

08004748 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b084      	sub	sp, #16
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
 8004750:	000a      	movs	r2, r1
 8004752:	1cbb      	adds	r3, r7, #2
 8004754:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	691b      	ldr	r3, [r3, #16]
 800475a:	1cba      	adds	r2, r7, #2
 800475c:	8812      	ldrh	r2, [r2, #0]
 800475e:	4013      	ands	r3, r2
 8004760:	d004      	beq.n	800476c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8004762:	230f      	movs	r3, #15
 8004764:	18fb      	adds	r3, r7, r3
 8004766:	2201      	movs	r2, #1
 8004768:	701a      	strb	r2, [r3, #0]
 800476a:	e003      	b.n	8004774 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800476c:	230f      	movs	r3, #15
 800476e:	18fb      	adds	r3, r7, r3
 8004770:	2200      	movs	r2, #0
 8004772:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8004774:	230f      	movs	r3, #15
 8004776:	18fb      	adds	r3, r7, r3
 8004778:	781b      	ldrb	r3, [r3, #0]
  }
 800477a:	0018      	movs	r0, r3
 800477c:	46bd      	mov	sp, r7
 800477e:	b004      	add	sp, #16
 8004780:	bd80      	pop	{r7, pc}

08004782 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004782:	b580      	push	{r7, lr}
 8004784:	b082      	sub	sp, #8
 8004786:	af00      	add	r7, sp, #0
 8004788:	6078      	str	r0, [r7, #4]
 800478a:	0008      	movs	r0, r1
 800478c:	0011      	movs	r1, r2
 800478e:	1cbb      	adds	r3, r7, #2
 8004790:	1c02      	adds	r2, r0, #0
 8004792:	801a      	strh	r2, [r3, #0]
 8004794:	1c7b      	adds	r3, r7, #1
 8004796:	1c0a      	adds	r2, r1, #0
 8004798:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800479a:	1c7b      	adds	r3, r7, #1
 800479c:	781b      	ldrb	r3, [r3, #0]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d004      	beq.n	80047ac <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80047a2:	1cbb      	adds	r3, r7, #2
 80047a4:	881a      	ldrh	r2, [r3, #0]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80047aa:	e003      	b.n	80047b4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80047ac:	1cbb      	adds	r3, r7, #2
 80047ae:	881a      	ldrh	r2, [r3, #0]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80047b4:	46c0      	nop			@ (mov r8, r8)
 80047b6:	46bd      	mov	sp, r7
 80047b8:	b002      	add	sp, #8
 80047ba:	bd80      	pop	{r7, pc}

080047bc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80047bc:	b590      	push	{r4, r7, lr}
 80047be:	b085      	sub	sp, #20
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d101      	bne.n	80047ce <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	e0e4      	b.n	8004998 <HAL_PCD_Init+0x1dc>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	4a73      	ldr	r2, [pc, #460]	@ (80049a0 <HAL_PCD_Init+0x1e4>)
 80047d2:	5c9b      	ldrb	r3, [r3, r2]
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d108      	bne.n	80047ec <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80047da:	687a      	ldr	r2, [r7, #4]
 80047dc:	23a4      	movs	r3, #164	@ 0xa4
 80047de:	009b      	lsls	r3, r3, #2
 80047e0:	2100      	movs	r1, #0
 80047e2:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	0018      	movs	r0, r3
 80047e8:	f008 f996 	bl	800cb18 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	4a6c      	ldr	r2, [pc, #432]	@ (80049a0 <HAL_PCD_Init+0x1e4>)
 80047f0:	2103      	movs	r1, #3
 80047f2:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	0018      	movs	r0, r3
 80047fa:	f004 facd 	bl	8008d98 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80047fe:	230f      	movs	r3, #15
 8004800:	18fb      	adds	r3, r7, r3
 8004802:	2200      	movs	r2, #0
 8004804:	701a      	strb	r2, [r3, #0]
 8004806:	e047      	b.n	8004898 <HAL_PCD_Init+0xdc>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004808:	200f      	movs	r0, #15
 800480a:	183b      	adds	r3, r7, r0
 800480c:	781a      	ldrb	r2, [r3, #0]
 800480e:	6879      	ldr	r1, [r7, #4]
 8004810:	0013      	movs	r3, r2
 8004812:	009b      	lsls	r3, r3, #2
 8004814:	189b      	adds	r3, r3, r2
 8004816:	00db      	lsls	r3, r3, #3
 8004818:	18cb      	adds	r3, r1, r3
 800481a:	3311      	adds	r3, #17
 800481c:	2201      	movs	r2, #1
 800481e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004820:	183b      	adds	r3, r7, r0
 8004822:	781a      	ldrb	r2, [r3, #0]
 8004824:	6879      	ldr	r1, [r7, #4]
 8004826:	0013      	movs	r3, r2
 8004828:	009b      	lsls	r3, r3, #2
 800482a:	189b      	adds	r3, r3, r2
 800482c:	00db      	lsls	r3, r3, #3
 800482e:	18cb      	adds	r3, r1, r3
 8004830:	3310      	adds	r3, #16
 8004832:	183a      	adds	r2, r7, r0
 8004834:	7812      	ldrb	r2, [r2, #0]
 8004836:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004838:	183b      	adds	r3, r7, r0
 800483a:	781a      	ldrb	r2, [r3, #0]
 800483c:	6879      	ldr	r1, [r7, #4]
 800483e:	0013      	movs	r3, r2
 8004840:	009b      	lsls	r3, r3, #2
 8004842:	189b      	adds	r3, r3, r2
 8004844:	00db      	lsls	r3, r3, #3
 8004846:	18cb      	adds	r3, r1, r3
 8004848:	3313      	adds	r3, #19
 800484a:	2200      	movs	r2, #0
 800484c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800484e:	183b      	adds	r3, r7, r0
 8004850:	781a      	ldrb	r2, [r3, #0]
 8004852:	6879      	ldr	r1, [r7, #4]
 8004854:	0013      	movs	r3, r2
 8004856:	009b      	lsls	r3, r3, #2
 8004858:	189b      	adds	r3, r3, r2
 800485a:	00db      	lsls	r3, r3, #3
 800485c:	18cb      	adds	r3, r1, r3
 800485e:	3320      	adds	r3, #32
 8004860:	2200      	movs	r2, #0
 8004862:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004864:	183b      	adds	r3, r7, r0
 8004866:	781a      	ldrb	r2, [r3, #0]
 8004868:	6879      	ldr	r1, [r7, #4]
 800486a:	0013      	movs	r3, r2
 800486c:	009b      	lsls	r3, r3, #2
 800486e:	189b      	adds	r3, r3, r2
 8004870:	00db      	lsls	r3, r3, #3
 8004872:	18cb      	adds	r3, r1, r3
 8004874:	3324      	adds	r3, #36	@ 0x24
 8004876:	2200      	movs	r2, #0
 8004878:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800487a:	183b      	adds	r3, r7, r0
 800487c:	781b      	ldrb	r3, [r3, #0]
 800487e:	6879      	ldr	r1, [r7, #4]
 8004880:	1c5a      	adds	r2, r3, #1
 8004882:	0013      	movs	r3, r2
 8004884:	009b      	lsls	r3, r3, #2
 8004886:	189b      	adds	r3, r3, r2
 8004888:	00db      	lsls	r3, r3, #3
 800488a:	2200      	movs	r2, #0
 800488c:	505a      	str	r2, [r3, r1]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800488e:	183b      	adds	r3, r7, r0
 8004890:	781a      	ldrb	r2, [r3, #0]
 8004892:	183b      	adds	r3, r7, r0
 8004894:	3201      	adds	r2, #1
 8004896:	701a      	strb	r2, [r3, #0]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	791b      	ldrb	r3, [r3, #4]
 800489c:	210f      	movs	r1, #15
 800489e:	187a      	adds	r2, r7, r1
 80048a0:	7812      	ldrb	r2, [r2, #0]
 80048a2:	429a      	cmp	r2, r3
 80048a4:	d3b0      	bcc.n	8004808 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80048a6:	187b      	adds	r3, r7, r1
 80048a8:	2200      	movs	r2, #0
 80048aa:	701a      	strb	r2, [r3, #0]
 80048ac:	e056      	b.n	800495c <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80048ae:	240f      	movs	r4, #15
 80048b0:	193b      	adds	r3, r7, r4
 80048b2:	781a      	ldrb	r2, [r3, #0]
 80048b4:	6878      	ldr	r0, [r7, #4]
 80048b6:	2352      	movs	r3, #82	@ 0x52
 80048b8:	33ff      	adds	r3, #255	@ 0xff
 80048ba:	0019      	movs	r1, r3
 80048bc:	0013      	movs	r3, r2
 80048be:	009b      	lsls	r3, r3, #2
 80048c0:	189b      	adds	r3, r3, r2
 80048c2:	00db      	lsls	r3, r3, #3
 80048c4:	18c3      	adds	r3, r0, r3
 80048c6:	185b      	adds	r3, r3, r1
 80048c8:	2200      	movs	r2, #0
 80048ca:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80048cc:	193b      	adds	r3, r7, r4
 80048ce:	781a      	ldrb	r2, [r3, #0]
 80048d0:	6878      	ldr	r0, [r7, #4]
 80048d2:	23a8      	movs	r3, #168	@ 0xa8
 80048d4:	0059      	lsls	r1, r3, #1
 80048d6:	0013      	movs	r3, r2
 80048d8:	009b      	lsls	r3, r3, #2
 80048da:	189b      	adds	r3, r3, r2
 80048dc:	00db      	lsls	r3, r3, #3
 80048de:	18c3      	adds	r3, r0, r3
 80048e0:	185b      	adds	r3, r3, r1
 80048e2:	193a      	adds	r2, r7, r4
 80048e4:	7812      	ldrb	r2, [r2, #0]
 80048e6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80048e8:	193b      	adds	r3, r7, r4
 80048ea:	781a      	ldrb	r2, [r3, #0]
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	2354      	movs	r3, #84	@ 0x54
 80048f0:	33ff      	adds	r3, #255	@ 0xff
 80048f2:	0019      	movs	r1, r3
 80048f4:	0013      	movs	r3, r2
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	189b      	adds	r3, r3, r2
 80048fa:	00db      	lsls	r3, r3, #3
 80048fc:	18c3      	adds	r3, r0, r3
 80048fe:	185b      	adds	r3, r3, r1
 8004900:	2200      	movs	r2, #0
 8004902:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004904:	193b      	adds	r3, r7, r4
 8004906:	781a      	ldrb	r2, [r3, #0]
 8004908:	6878      	ldr	r0, [r7, #4]
 800490a:	23b0      	movs	r3, #176	@ 0xb0
 800490c:	0059      	lsls	r1, r3, #1
 800490e:	0013      	movs	r3, r2
 8004910:	009b      	lsls	r3, r3, #2
 8004912:	189b      	adds	r3, r3, r2
 8004914:	00db      	lsls	r3, r3, #3
 8004916:	18c3      	adds	r3, r0, r3
 8004918:	185b      	adds	r3, r3, r1
 800491a:	2200      	movs	r2, #0
 800491c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800491e:	193b      	adds	r3, r7, r4
 8004920:	781a      	ldrb	r2, [r3, #0]
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	23b2      	movs	r3, #178	@ 0xb2
 8004926:	0059      	lsls	r1, r3, #1
 8004928:	0013      	movs	r3, r2
 800492a:	009b      	lsls	r3, r3, #2
 800492c:	189b      	adds	r3, r3, r2
 800492e:	00db      	lsls	r3, r3, #3
 8004930:	18c3      	adds	r3, r0, r3
 8004932:	185b      	adds	r3, r3, r1
 8004934:	2200      	movs	r2, #0
 8004936:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004938:	193b      	adds	r3, r7, r4
 800493a:	781a      	ldrb	r2, [r3, #0]
 800493c:	6878      	ldr	r0, [r7, #4]
 800493e:	23b4      	movs	r3, #180	@ 0xb4
 8004940:	0059      	lsls	r1, r3, #1
 8004942:	0013      	movs	r3, r2
 8004944:	009b      	lsls	r3, r3, #2
 8004946:	189b      	adds	r3, r3, r2
 8004948:	00db      	lsls	r3, r3, #3
 800494a:	18c3      	adds	r3, r0, r3
 800494c:	185b      	adds	r3, r3, r1
 800494e:	2200      	movs	r2, #0
 8004950:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004952:	193b      	adds	r3, r7, r4
 8004954:	781a      	ldrb	r2, [r3, #0]
 8004956:	193b      	adds	r3, r7, r4
 8004958:	3201      	adds	r2, #1
 800495a:	701a      	strb	r2, [r3, #0]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	791b      	ldrb	r3, [r3, #4]
 8004960:	220f      	movs	r2, #15
 8004962:	18ba      	adds	r2, r7, r2
 8004964:	7812      	ldrb	r2, [r2, #0]
 8004966:	429a      	cmp	r2, r3
 8004968:	d3a1      	bcc.n	80048ae <HAL_PCD_Init+0xf2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6818      	ldr	r0, [r3, #0]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6859      	ldr	r1, [r3, #4]
 8004972:	689a      	ldr	r2, [r3, #8]
 8004974:	f004 fa2a 	bl	8008dcc <USB_DevInit>

  hpcd->USB_Address = 0U;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2200      	movs	r2, #0
 800497c:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	4a07      	ldr	r2, [pc, #28]	@ (80049a0 <HAL_PCD_Init+0x1e4>)
 8004982:	2101      	movs	r1, #1
 8004984:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	7a9b      	ldrb	r3, [r3, #10]
 800498a:	2b01      	cmp	r3, #1
 800498c:	d103      	bne.n	8004996 <HAL_PCD_Init+0x1da>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	0018      	movs	r0, r3
 8004992:	f001 fd07 	bl	80063a4 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8004996:	2300      	movs	r3, #0
}
 8004998:	0018      	movs	r0, r3
 800499a:	46bd      	mov	sp, r7
 800499c:	b005      	add	sp, #20
 800499e:	bd90      	pop	{r4, r7, pc}
 80049a0:	00000291 	.word	0x00000291

080049a4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b082      	sub	sp, #8
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80049ac:	687a      	ldr	r2, [r7, #4]
 80049ae:	23a4      	movs	r3, #164	@ 0xa4
 80049b0:	009b      	lsls	r3, r3, #2
 80049b2:	5cd3      	ldrb	r3, [r2, r3]
 80049b4:	2b01      	cmp	r3, #1
 80049b6:	d101      	bne.n	80049bc <HAL_PCD_Start+0x18>
 80049b8:	2302      	movs	r3, #2
 80049ba:	e014      	b.n	80049e6 <HAL_PCD_Start+0x42>
 80049bc:	687a      	ldr	r2, [r7, #4]
 80049be:	23a4      	movs	r3, #164	@ 0xa4
 80049c0:	009b      	lsls	r3, r3, #2
 80049c2:	2101      	movs	r1, #1
 80049c4:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	0018      	movs	r0, r3
 80049cc:	f004 f9ce 	bl	8008d6c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	0018      	movs	r0, r3
 80049d6:	f006 f9c3 	bl	800ad60 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80049da:	687a      	ldr	r2, [r7, #4]
 80049dc:	23a4      	movs	r3, #164	@ 0xa4
 80049de:	009b      	lsls	r3, r3, #2
 80049e0:	2100      	movs	r1, #0
 80049e2:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80049e4:	2300      	movs	r3, #0
}
 80049e6:	0018      	movs	r0, r3
 80049e8:	46bd      	mov	sp, r7
 80049ea:	b002      	add	sp, #8
 80049ec:	bd80      	pop	{r7, pc}
	...

080049f0 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b084      	sub	sp, #16
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	0018      	movs	r0, r3
 80049fe:	f006 f9c5 	bl	800ad8c <USB_ReadInterrupts>
 8004a02:	0003      	movs	r3, r0
 8004a04:	60fb      	str	r3, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8004a06:	68fa      	ldr	r2, [r7, #12]
 8004a08:	2380      	movs	r3, #128	@ 0x80
 8004a0a:	021b      	lsls	r3, r3, #8
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	d004      	beq.n	8004a1a <HAL_PCD_IRQHandler+0x2a>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	0018      	movs	r0, r3
 8004a14:	f000 fb48 	bl	80050a8 <PCD_EP_ISR_Handler>

    return;
 8004a18:	e11d      	b.n	8004c56 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8004a1a:	68fa      	ldr	r2, [r7, #12]
 8004a1c:	2380      	movs	r3, #128	@ 0x80
 8004a1e:	00db      	lsls	r3, r3, #3
 8004a20:	4013      	ands	r3, r2
 8004a22:	d015      	beq.n	8004a50 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	2244      	movs	r2, #68	@ 0x44
 8004a2a:	5a9b      	ldrh	r3, [r3, r2]
 8004a2c:	b29a      	uxth	r2, r3
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	498a      	ldr	r1, [pc, #552]	@ (8004c5c <HAL_PCD_IRQHandler+0x26c>)
 8004a34:	400a      	ands	r2, r1
 8004a36:	b291      	uxth	r1, r2
 8004a38:	2244      	movs	r2, #68	@ 0x44
 8004a3a:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	0018      	movs	r0, r3
 8004a40:	f008 f8f5 	bl	800cc2e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2100      	movs	r1, #0
 8004a48:	0018      	movs	r0, r3
 8004a4a:	f000 f915 	bl	8004c78 <HAL_PCD_SetAddress>

    return;
 8004a4e:	e102      	b.n	8004c56 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8004a50:	68fa      	ldr	r2, [r7, #12]
 8004a52:	2380      	movs	r3, #128	@ 0x80
 8004a54:	01db      	lsls	r3, r3, #7
 8004a56:	4013      	ands	r3, r2
 8004a58:	d00c      	beq.n	8004a74 <HAL_PCD_IRQHandler+0x84>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	2244      	movs	r2, #68	@ 0x44
 8004a60:	5a9b      	ldrh	r3, [r3, r2]
 8004a62:	b29a      	uxth	r2, r3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	497d      	ldr	r1, [pc, #500]	@ (8004c60 <HAL_PCD_IRQHandler+0x270>)
 8004a6a:	400a      	ands	r2, r1
 8004a6c:	b291      	uxth	r1, r2
 8004a6e:	2244      	movs	r2, #68	@ 0x44
 8004a70:	5299      	strh	r1, [r3, r2]

    return;
 8004a72:	e0f0      	b.n	8004c56 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8004a74:	68fa      	ldr	r2, [r7, #12]
 8004a76:	2380      	movs	r3, #128	@ 0x80
 8004a78:	019b      	lsls	r3, r3, #6
 8004a7a:	4013      	ands	r3, r2
 8004a7c:	d00c      	beq.n	8004a98 <HAL_PCD_IRQHandler+0xa8>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	2244      	movs	r2, #68	@ 0x44
 8004a84:	5a9b      	ldrh	r3, [r3, r2]
 8004a86:	b29a      	uxth	r2, r3
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4975      	ldr	r1, [pc, #468]	@ (8004c64 <HAL_PCD_IRQHandler+0x274>)
 8004a8e:	400a      	ands	r2, r1
 8004a90:	b291      	uxth	r1, r2
 8004a92:	2244      	movs	r2, #68	@ 0x44
 8004a94:	5299      	strh	r1, [r3, r2]

    return;
 8004a96:	e0de      	b.n	8004c56 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8004a98:	68fa      	ldr	r2, [r7, #12]
 8004a9a:	2380      	movs	r3, #128	@ 0x80
 8004a9c:	015b      	lsls	r3, r3, #5
 8004a9e:	4013      	ands	r3, r2
 8004aa0:	d038      	beq.n	8004b14 <HAL_PCD_IRQHandler+0x124>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	2240      	movs	r2, #64	@ 0x40
 8004aa8:	5a9b      	ldrh	r3, [r3, r2]
 8004aaa:	b29a      	uxth	r2, r3
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	2104      	movs	r1, #4
 8004ab2:	438a      	bics	r2, r1
 8004ab4:	b291      	uxth	r1, r2
 8004ab6:	2240      	movs	r2, #64	@ 0x40
 8004ab8:	5299      	strh	r1, [r3, r2]
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	2240      	movs	r2, #64	@ 0x40
 8004ac0:	5a9b      	ldrh	r3, [r3, r2]
 8004ac2:	b29a      	uxth	r2, r3
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	2108      	movs	r1, #8
 8004aca:	438a      	bics	r2, r1
 8004acc:	b291      	uxth	r1, r2
 8004ace:	2240      	movs	r2, #64	@ 0x40
 8004ad0:	5299      	strh	r1, [r3, r2]

    if (hpcd->LPM_State == LPM_L1)
 8004ad2:	687a      	ldr	r2, [r7, #4]
 8004ad4:	23b2      	movs	r3, #178	@ 0xb2
 8004ad6:	009b      	lsls	r3, r3, #2
 8004ad8:	5cd3      	ldrb	r3, [r2, r3]
 8004ada:	2b01      	cmp	r3, #1
 8004adc:	d109      	bne.n	8004af2 <HAL_PCD_IRQHandler+0x102>
    {
      hpcd->LPM_State = LPM_L0;
 8004ade:	687a      	ldr	r2, [r7, #4]
 8004ae0:	23b2      	movs	r3, #178	@ 0xb2
 8004ae2:	009b      	lsls	r3, r3, #2
 8004ae4:	2100      	movs	r1, #0
 8004ae6:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2100      	movs	r1, #0
 8004aec:	0018      	movs	r0, r3
 8004aee:	f001 fc83 	bl	80063f8 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	0018      	movs	r0, r3
 8004af6:	f008 f8db 	bl	800ccb0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	2244      	movs	r2, #68	@ 0x44
 8004b00:	5a9b      	ldrh	r3, [r3, r2]
 8004b02:	b29a      	uxth	r2, r3
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4957      	ldr	r1, [pc, #348]	@ (8004c68 <HAL_PCD_IRQHandler+0x278>)
 8004b0a:	400a      	ands	r2, r1
 8004b0c:	b291      	uxth	r1, r2
 8004b0e:	2244      	movs	r2, #68	@ 0x44
 8004b10:	5299      	strh	r1, [r3, r2]

    return;
 8004b12:	e0a0      	b.n	8004c56 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8004b14:	68fa      	ldr	r2, [r7, #12]
 8004b16:	2380      	movs	r3, #128	@ 0x80
 8004b18:	011b      	lsls	r3, r3, #4
 8004b1a:	4013      	ands	r3, r2
 8004b1c:	d028      	beq.n	8004b70 <HAL_PCD_IRQHandler+0x180>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	2240      	movs	r2, #64	@ 0x40
 8004b24:	5a9b      	ldrh	r3, [r3, r2]
 8004b26:	b29a      	uxth	r2, r3
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	2108      	movs	r1, #8
 8004b2e:	430a      	orrs	r2, r1
 8004b30:	b291      	uxth	r1, r2
 8004b32:	2240      	movs	r2, #64	@ 0x40
 8004b34:	5299      	strh	r1, [r3, r2]

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	2244      	movs	r2, #68	@ 0x44
 8004b3c:	5a9b      	ldrh	r3, [r3, r2]
 8004b3e:	b29a      	uxth	r2, r3
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4949      	ldr	r1, [pc, #292]	@ (8004c6c <HAL_PCD_IRQHandler+0x27c>)
 8004b46:	400a      	ands	r2, r1
 8004b48:	b291      	uxth	r1, r2
 8004b4a:	2244      	movs	r2, #68	@ 0x44
 8004b4c:	5299      	strh	r1, [r3, r2]

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	2240      	movs	r2, #64	@ 0x40
 8004b54:	5a9b      	ldrh	r3, [r3, r2]
 8004b56:	b29a      	uxth	r2, r3
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	2104      	movs	r1, #4
 8004b5e:	430a      	orrs	r2, r1
 8004b60:	b291      	uxth	r1, r2
 8004b62:	2240      	movs	r2, #64	@ 0x40
 8004b64:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	0018      	movs	r0, r3
 8004b6a:	f008 f885 	bl	800cc78 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8004b6e:	e072      	b.n	8004c56 <HAL_PCD_IRQHandler+0x266>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2280      	movs	r2, #128	@ 0x80
 8004b74:	4013      	ands	r3, r2
 8004b76:	d046      	beq.n	8004c06 <HAL_PCD_IRQHandler+0x216>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	2244      	movs	r2, #68	@ 0x44
 8004b7e:	5a9b      	ldrh	r3, [r3, r2]
 8004b80:	b29a      	uxth	r2, r3
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	2180      	movs	r1, #128	@ 0x80
 8004b88:	438a      	bics	r2, r1
 8004b8a:	b291      	uxth	r1, r2
 8004b8c:	2244      	movs	r2, #68	@ 0x44
 8004b8e:	5299      	strh	r1, [r3, r2]
    if (hpcd->LPM_State == LPM_L0)
 8004b90:	687a      	ldr	r2, [r7, #4]
 8004b92:	23b2      	movs	r3, #178	@ 0xb2
 8004b94:	009b      	lsls	r3, r3, #2
 8004b96:	5cd3      	ldrb	r3, [r2, r3]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d12f      	bne.n	8004bfc <HAL_PCD_IRQHandler+0x20c>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	2240      	movs	r2, #64	@ 0x40
 8004ba2:	5a9b      	ldrh	r3, [r3, r2]
 8004ba4:	b29a      	uxth	r2, r3
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	2104      	movs	r1, #4
 8004bac:	430a      	orrs	r2, r1
 8004bae:	b291      	uxth	r1, r2
 8004bb0:	2240      	movs	r2, #64	@ 0x40
 8004bb2:	5299      	strh	r1, [r3, r2]
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	2240      	movs	r2, #64	@ 0x40
 8004bba:	5a9b      	ldrh	r3, [r3, r2]
 8004bbc:	b29a      	uxth	r2, r3
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	2108      	movs	r1, #8
 8004bc4:	430a      	orrs	r2, r1
 8004bc6:	b291      	uxth	r1, r2
 8004bc8:	2240      	movs	r2, #64	@ 0x40
 8004bca:	5299      	strh	r1, [r3, r2]

      hpcd->LPM_State = LPM_L1;
 8004bcc:	687a      	ldr	r2, [r7, #4]
 8004bce:	23b2      	movs	r3, #178	@ 0xb2
 8004bd0:	009b      	lsls	r3, r3, #2
 8004bd2:	2101      	movs	r1, #1
 8004bd4:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	2254      	movs	r2, #84	@ 0x54
 8004bdc:	5a9b      	ldrh	r3, [r3, r2]
 8004bde:	b29b      	uxth	r3, r3
 8004be0:	089b      	lsrs	r3, r3, #2
 8004be2:	223c      	movs	r2, #60	@ 0x3c
 8004be4:	4013      	ands	r3, r2
 8004be6:	0019      	movs	r1, r3
 8004be8:	687a      	ldr	r2, [r7, #4]
 8004bea:	23b3      	movs	r3, #179	@ 0xb3
 8004bec:	009b      	lsls	r3, r3, #2
 8004bee:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2101      	movs	r1, #1
 8004bf4:	0018      	movs	r0, r3
 8004bf6:	f001 fbff 	bl	80063f8 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8004bfa:	e02c      	b.n	8004c56 <HAL_PCD_IRQHandler+0x266>
      HAL_PCD_SuspendCallback(hpcd);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	0018      	movs	r0, r3
 8004c00:	f008 f83a 	bl	800cc78 <HAL_PCD_SuspendCallback>
    return;
 8004c04:	e027      	b.n	8004c56 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8004c06:	68fa      	ldr	r2, [r7, #12]
 8004c08:	2380      	movs	r3, #128	@ 0x80
 8004c0a:	009b      	lsls	r3, r3, #2
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	d010      	beq.n	8004c32 <HAL_PCD_IRQHandler+0x242>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	2244      	movs	r2, #68	@ 0x44
 8004c16:	5a9b      	ldrh	r3, [r3, r2]
 8004c18:	b29a      	uxth	r2, r3
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4914      	ldr	r1, [pc, #80]	@ (8004c70 <HAL_PCD_IRQHandler+0x280>)
 8004c20:	400a      	ands	r2, r1
 8004c22:	b291      	uxth	r1, r2
 8004c24:	2244      	movs	r2, #68	@ 0x44
 8004c26:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	0018      	movs	r0, r3
 8004c2c:	f007 fff0 	bl	800cc10 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8004c30:	e011      	b.n	8004c56 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8004c32:	68fa      	ldr	r2, [r7, #12]
 8004c34:	2380      	movs	r3, #128	@ 0x80
 8004c36:	005b      	lsls	r3, r3, #1
 8004c38:	4013      	ands	r3, r2
 8004c3a:	d00c      	beq.n	8004c56 <HAL_PCD_IRQHandler+0x266>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	2244      	movs	r2, #68	@ 0x44
 8004c42:	5a9b      	ldrh	r3, [r3, r2]
 8004c44:	b29a      	uxth	r2, r3
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	490a      	ldr	r1, [pc, #40]	@ (8004c74 <HAL_PCD_IRQHandler+0x284>)
 8004c4c:	400a      	ands	r2, r1
 8004c4e:	b291      	uxth	r1, r2
 8004c50:	2244      	movs	r2, #68	@ 0x44
 8004c52:	5299      	strh	r1, [r3, r2]

    return;
 8004c54:	46c0      	nop			@ (mov r8, r8)
  }
}
 8004c56:	46bd      	mov	sp, r7
 8004c58:	b004      	add	sp, #16
 8004c5a:	bd80      	pop	{r7, pc}
 8004c5c:	fffffbff 	.word	0xfffffbff
 8004c60:	ffffbfff 	.word	0xffffbfff
 8004c64:	ffffdfff 	.word	0xffffdfff
 8004c68:	ffffefff 	.word	0xffffefff
 8004c6c:	fffff7ff 	.word	0xfffff7ff
 8004c70:	fffffdff 	.word	0xfffffdff
 8004c74:	fffffeff 	.word	0xfffffeff

08004c78 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b082      	sub	sp, #8
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
 8004c80:	000a      	movs	r2, r1
 8004c82:	1cfb      	adds	r3, r7, #3
 8004c84:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 8004c86:	687a      	ldr	r2, [r7, #4]
 8004c88:	23a4      	movs	r3, #164	@ 0xa4
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	5cd3      	ldrb	r3, [r2, r3]
 8004c8e:	2b01      	cmp	r3, #1
 8004c90:	d101      	bne.n	8004c96 <HAL_PCD_SetAddress+0x1e>
 8004c92:	2302      	movs	r3, #2
 8004c94:	e016      	b.n	8004cc4 <HAL_PCD_SetAddress+0x4c>
 8004c96:	687a      	ldr	r2, [r7, #4]
 8004c98:	23a4      	movs	r3, #164	@ 0xa4
 8004c9a:	009b      	lsls	r3, r3, #2
 8004c9c:	2101      	movs	r1, #1
 8004c9e:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	1cfa      	adds	r2, r7, #3
 8004ca4:	7812      	ldrb	r2, [r2, #0]
 8004ca6:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	1cfb      	adds	r3, r7, #3
 8004cae:	781b      	ldrb	r3, [r3, #0]
 8004cb0:	0019      	movs	r1, r3
 8004cb2:	0010      	movs	r0, r2
 8004cb4:	f006 f840 	bl	800ad38 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004cb8:	687a      	ldr	r2, [r7, #4]
 8004cba:	23a4      	movs	r3, #164	@ 0xa4
 8004cbc:	009b      	lsls	r3, r3, #2
 8004cbe:	2100      	movs	r1, #0
 8004cc0:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8004cc2:	2300      	movs	r3, #0
}
 8004cc4:	0018      	movs	r0, r3
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	b002      	add	sp, #8
 8004cca:	bd80      	pop	{r7, pc}

08004ccc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004ccc:	b590      	push	{r4, r7, lr}
 8004cce:	b085      	sub	sp, #20
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
 8004cd4:	000c      	movs	r4, r1
 8004cd6:	0010      	movs	r0, r2
 8004cd8:	0019      	movs	r1, r3
 8004cda:	1cfb      	adds	r3, r7, #3
 8004cdc:	1c22      	adds	r2, r4, #0
 8004cde:	701a      	strb	r2, [r3, #0]
 8004ce0:	003b      	movs	r3, r7
 8004ce2:	1c02      	adds	r2, r0, #0
 8004ce4:	801a      	strh	r2, [r3, #0]
 8004ce6:	1cbb      	adds	r3, r7, #2
 8004ce8:	1c0a      	adds	r2, r1, #0
 8004cea:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004cec:	230b      	movs	r3, #11
 8004cee:	18fb      	adds	r3, r7, r3
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004cf4:	1cfb      	adds	r3, r7, #3
 8004cf6:	781b      	ldrb	r3, [r3, #0]
 8004cf8:	b25b      	sxtb	r3, r3
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	da0f      	bge.n	8004d1e <HAL_PCD_EP_Open+0x52>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004cfe:	1cfb      	adds	r3, r7, #3
 8004d00:	781b      	ldrb	r3, [r3, #0]
 8004d02:	2207      	movs	r2, #7
 8004d04:	401a      	ands	r2, r3
 8004d06:	0013      	movs	r3, r2
 8004d08:	009b      	lsls	r3, r3, #2
 8004d0a:	189b      	adds	r3, r3, r2
 8004d0c:	00db      	lsls	r3, r3, #3
 8004d0e:	3310      	adds	r3, #16
 8004d10:	687a      	ldr	r2, [r7, #4]
 8004d12:	18d3      	adds	r3, r2, r3
 8004d14:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2201      	movs	r2, #1
 8004d1a:	705a      	strb	r2, [r3, #1]
 8004d1c:	e00f      	b.n	8004d3e <HAL_PCD_EP_Open+0x72>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004d1e:	1cfb      	adds	r3, r7, #3
 8004d20:	781b      	ldrb	r3, [r3, #0]
 8004d22:	2207      	movs	r2, #7
 8004d24:	401a      	ands	r2, r3
 8004d26:	0013      	movs	r3, r2
 8004d28:	009b      	lsls	r3, r3, #2
 8004d2a:	189b      	adds	r3, r3, r2
 8004d2c:	00db      	lsls	r3, r3, #3
 8004d2e:	3351      	adds	r3, #81	@ 0x51
 8004d30:	33ff      	adds	r3, #255	@ 0xff
 8004d32:	687a      	ldr	r2, [r7, #4]
 8004d34:	18d3      	adds	r3, r2, r3
 8004d36:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004d3e:	1cfb      	adds	r3, r7, #3
 8004d40:	781b      	ldrb	r3, [r3, #0]
 8004d42:	2207      	movs	r2, #7
 8004d44:	4013      	ands	r3, r2
 8004d46:	b2da      	uxtb	r2, r3
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004d4c:	003b      	movs	r3, r7
 8004d4e:	881a      	ldrh	r2, [r3, #0]
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	1cba      	adds	r2, r7, #2
 8004d58:	7812      	ldrb	r2, [r2, #0]
 8004d5a:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004d5c:	1cbb      	adds	r3, r7, #2
 8004d5e:	781b      	ldrb	r3, [r3, #0]
 8004d60:	2b02      	cmp	r3, #2
 8004d62:	d102      	bne.n	8004d6a <HAL_PCD_EP_Open+0x9e>
  {
    ep->data_pid_start = 0U;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2200      	movs	r2, #0
 8004d68:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004d6a:	687a      	ldr	r2, [r7, #4]
 8004d6c:	23a4      	movs	r3, #164	@ 0xa4
 8004d6e:	009b      	lsls	r3, r3, #2
 8004d70:	5cd3      	ldrb	r3, [r2, r3]
 8004d72:	2b01      	cmp	r3, #1
 8004d74:	d101      	bne.n	8004d7a <HAL_PCD_EP_Open+0xae>
 8004d76:	2302      	movs	r3, #2
 8004d78:	e013      	b.n	8004da2 <HAL_PCD_EP_Open+0xd6>
 8004d7a:	687a      	ldr	r2, [r7, #4]
 8004d7c:	23a4      	movs	r3, #164	@ 0xa4
 8004d7e:	009b      	lsls	r3, r3, #2
 8004d80:	2101      	movs	r1, #1
 8004d82:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	68fa      	ldr	r2, [r7, #12]
 8004d8a:	0011      	movs	r1, r2
 8004d8c:	0018      	movs	r0, r3
 8004d8e:	f004 f839 	bl	8008e04 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004d92:	687a      	ldr	r2, [r7, #4]
 8004d94:	23a4      	movs	r3, #164	@ 0xa4
 8004d96:	009b      	lsls	r3, r3, #2
 8004d98:	2100      	movs	r1, #0
 8004d9a:	54d1      	strb	r1, [r2, r3]

  return ret;
 8004d9c:	230b      	movs	r3, #11
 8004d9e:	18fb      	adds	r3, r7, r3
 8004da0:	781b      	ldrb	r3, [r3, #0]
}
 8004da2:	0018      	movs	r0, r3
 8004da4:	46bd      	mov	sp, r7
 8004da6:	b005      	add	sp, #20
 8004da8:	bd90      	pop	{r4, r7, pc}

08004daa <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004daa:	b580      	push	{r7, lr}
 8004dac:	b084      	sub	sp, #16
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	6078      	str	r0, [r7, #4]
 8004db2:	000a      	movs	r2, r1
 8004db4:	1cfb      	adds	r3, r7, #3
 8004db6:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004db8:	1cfb      	adds	r3, r7, #3
 8004dba:	781b      	ldrb	r3, [r3, #0]
 8004dbc:	b25b      	sxtb	r3, r3
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	da0f      	bge.n	8004de2 <HAL_PCD_EP_Close+0x38>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004dc2:	1cfb      	adds	r3, r7, #3
 8004dc4:	781b      	ldrb	r3, [r3, #0]
 8004dc6:	2207      	movs	r2, #7
 8004dc8:	401a      	ands	r2, r3
 8004dca:	0013      	movs	r3, r2
 8004dcc:	009b      	lsls	r3, r3, #2
 8004dce:	189b      	adds	r3, r3, r2
 8004dd0:	00db      	lsls	r3, r3, #3
 8004dd2:	3310      	adds	r3, #16
 8004dd4:	687a      	ldr	r2, [r7, #4]
 8004dd6:	18d3      	adds	r3, r2, r3
 8004dd8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2201      	movs	r2, #1
 8004dde:	705a      	strb	r2, [r3, #1]
 8004de0:	e00f      	b.n	8004e02 <HAL_PCD_EP_Close+0x58>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004de2:	1cfb      	adds	r3, r7, #3
 8004de4:	781b      	ldrb	r3, [r3, #0]
 8004de6:	2207      	movs	r2, #7
 8004de8:	401a      	ands	r2, r3
 8004dea:	0013      	movs	r3, r2
 8004dec:	009b      	lsls	r3, r3, #2
 8004dee:	189b      	adds	r3, r3, r2
 8004df0:	00db      	lsls	r3, r3, #3
 8004df2:	3351      	adds	r3, #81	@ 0x51
 8004df4:	33ff      	adds	r3, #255	@ 0xff
 8004df6:	687a      	ldr	r2, [r7, #4]
 8004df8:	18d3      	adds	r3, r2, r3
 8004dfa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e02:	1cfb      	adds	r3, r7, #3
 8004e04:	781b      	ldrb	r3, [r3, #0]
 8004e06:	2207      	movs	r2, #7
 8004e08:	4013      	ands	r3, r2
 8004e0a:	b2da      	uxtb	r2, r3
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004e10:	687a      	ldr	r2, [r7, #4]
 8004e12:	23a4      	movs	r3, #164	@ 0xa4
 8004e14:	009b      	lsls	r3, r3, #2
 8004e16:	5cd3      	ldrb	r3, [r2, r3]
 8004e18:	2b01      	cmp	r3, #1
 8004e1a:	d101      	bne.n	8004e20 <HAL_PCD_EP_Close+0x76>
 8004e1c:	2302      	movs	r3, #2
 8004e1e:	e011      	b.n	8004e44 <HAL_PCD_EP_Close+0x9a>
 8004e20:	687a      	ldr	r2, [r7, #4]
 8004e22:	23a4      	movs	r3, #164	@ 0xa4
 8004e24:	009b      	lsls	r3, r3, #2
 8004e26:	2101      	movs	r1, #1
 8004e28:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	68fa      	ldr	r2, [r7, #12]
 8004e30:	0011      	movs	r1, r2
 8004e32:	0018      	movs	r0, r3
 8004e34:	f004 fb8e 	bl	8009554 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004e38:	687a      	ldr	r2, [r7, #4]
 8004e3a:	23a4      	movs	r3, #164	@ 0xa4
 8004e3c:	009b      	lsls	r3, r3, #2
 8004e3e:	2100      	movs	r1, #0
 8004e40:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 8004e42:	2300      	movs	r3, #0
}
 8004e44:	0018      	movs	r0, r3
 8004e46:	46bd      	mov	sp, r7
 8004e48:	b004      	add	sp, #16
 8004e4a:	bd80      	pop	{r7, pc}

08004e4c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b086      	sub	sp, #24
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	60f8      	str	r0, [r7, #12]
 8004e54:	607a      	str	r2, [r7, #4]
 8004e56:	603b      	str	r3, [r7, #0]
 8004e58:	200b      	movs	r0, #11
 8004e5a:	183b      	adds	r3, r7, r0
 8004e5c:	1c0a      	adds	r2, r1, #0
 8004e5e:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004e60:	0001      	movs	r1, r0
 8004e62:	187b      	adds	r3, r7, r1
 8004e64:	781b      	ldrb	r3, [r3, #0]
 8004e66:	2207      	movs	r2, #7
 8004e68:	401a      	ands	r2, r3
 8004e6a:	0013      	movs	r3, r2
 8004e6c:	009b      	lsls	r3, r3, #2
 8004e6e:	189b      	adds	r3, r3, r2
 8004e70:	00db      	lsls	r3, r3, #3
 8004e72:	3351      	adds	r3, #81	@ 0x51
 8004e74:	33ff      	adds	r3, #255	@ 0xff
 8004e76:	68fa      	ldr	r2, [r7, #12]
 8004e78:	18d3      	adds	r3, r2, r3
 8004e7a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	687a      	ldr	r2, [r7, #4]
 8004e80:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	683a      	ldr	r2, [r7, #0]
 8004e86:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8004e8e:	697b      	ldr	r3, [r7, #20]
 8004e90:	2200      	movs	r2, #0
 8004e92:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e94:	187b      	adds	r3, r7, r1
 8004e96:	781b      	ldrb	r3, [r3, #0]
 8004e98:	2207      	movs	r2, #7
 8004e9a:	4013      	ands	r3, r2
 8004e9c:	b2da      	uxtb	r2, r3
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	697a      	ldr	r2, [r7, #20]
 8004ea8:	0011      	movs	r1, r2
 8004eaa:	0018      	movs	r0, r3
 8004eac:	f004 fd12 	bl	80098d4 <USB_EPStartXfer>

  return HAL_OK;
 8004eb0:	2300      	movs	r3, #0
}
 8004eb2:	0018      	movs	r0, r3
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	b006      	add	sp, #24
 8004eb8:	bd80      	pop	{r7, pc}

08004eba <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004eba:	b580      	push	{r7, lr}
 8004ebc:	b086      	sub	sp, #24
 8004ebe:	af00      	add	r7, sp, #0
 8004ec0:	60f8      	str	r0, [r7, #12]
 8004ec2:	607a      	str	r2, [r7, #4]
 8004ec4:	603b      	str	r3, [r7, #0]
 8004ec6:	200b      	movs	r0, #11
 8004ec8:	183b      	adds	r3, r7, r0
 8004eca:	1c0a      	adds	r2, r1, #0
 8004ecc:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ece:	183b      	adds	r3, r7, r0
 8004ed0:	781b      	ldrb	r3, [r3, #0]
 8004ed2:	2207      	movs	r2, #7
 8004ed4:	401a      	ands	r2, r3
 8004ed6:	0013      	movs	r3, r2
 8004ed8:	009b      	lsls	r3, r3, #2
 8004eda:	189b      	adds	r3, r3, r2
 8004edc:	00db      	lsls	r3, r3, #3
 8004ede:	3310      	adds	r3, #16
 8004ee0:	68fa      	ldr	r2, [r7, #12]
 8004ee2:	18d3      	adds	r3, r2, r3
 8004ee4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	687a      	ldr	r2, [r7, #4]
 8004eea:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	683a      	ldr	r2, [r7, #0]
 8004ef0:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	2224      	movs	r2, #36	@ 0x24
 8004ef6:	2101      	movs	r1, #1
 8004ef8:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	683a      	ldr	r2, [r7, #0]
 8004efe:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	2200      	movs	r2, #0
 8004f04:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	2201      	movs	r2, #1
 8004f0a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f0c:	183b      	adds	r3, r7, r0
 8004f0e:	781b      	ldrb	r3, [r3, #0]
 8004f10:	2207      	movs	r2, #7
 8004f12:	4013      	ands	r3, r2
 8004f14:	b2da      	uxtb	r2, r3
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	697a      	ldr	r2, [r7, #20]
 8004f20:	0011      	movs	r1, r2
 8004f22:	0018      	movs	r0, r3
 8004f24:	f004 fcd6 	bl	80098d4 <USB_EPStartXfer>

  return HAL_OK;
 8004f28:	2300      	movs	r3, #0
}
 8004f2a:	0018      	movs	r0, r3
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	b006      	add	sp, #24
 8004f30:	bd80      	pop	{r7, pc}

08004f32 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004f32:	b580      	push	{r7, lr}
 8004f34:	b084      	sub	sp, #16
 8004f36:	af00      	add	r7, sp, #0
 8004f38:	6078      	str	r0, [r7, #4]
 8004f3a:	000a      	movs	r2, r1
 8004f3c:	1cfb      	adds	r3, r7, #3
 8004f3e:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004f40:	1cfb      	adds	r3, r7, #3
 8004f42:	781b      	ldrb	r3, [r3, #0]
 8004f44:	2207      	movs	r2, #7
 8004f46:	4013      	ands	r3, r2
 8004f48:	687a      	ldr	r2, [r7, #4]
 8004f4a:	7912      	ldrb	r2, [r2, #4]
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d901      	bls.n	8004f54 <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 8004f50:	2301      	movs	r3, #1
 8004f52:	e046      	b.n	8004fe2 <HAL_PCD_EP_SetStall+0xb0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004f54:	1cfb      	adds	r3, r7, #3
 8004f56:	781b      	ldrb	r3, [r3, #0]
 8004f58:	b25b      	sxtb	r3, r3
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	da0f      	bge.n	8004f7e <HAL_PCD_EP_SetStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f5e:	1cfb      	adds	r3, r7, #3
 8004f60:	781b      	ldrb	r3, [r3, #0]
 8004f62:	2207      	movs	r2, #7
 8004f64:	401a      	ands	r2, r3
 8004f66:	0013      	movs	r3, r2
 8004f68:	009b      	lsls	r3, r3, #2
 8004f6a:	189b      	adds	r3, r3, r2
 8004f6c:	00db      	lsls	r3, r3, #3
 8004f6e:	3310      	adds	r3, #16
 8004f70:	687a      	ldr	r2, [r7, #4]
 8004f72:	18d3      	adds	r3, r2, r3
 8004f74:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	2201      	movs	r2, #1
 8004f7a:	705a      	strb	r2, [r3, #1]
 8004f7c:	e00d      	b.n	8004f9a <HAL_PCD_EP_SetStall+0x68>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004f7e:	1cfb      	adds	r3, r7, #3
 8004f80:	781a      	ldrb	r2, [r3, #0]
 8004f82:	0013      	movs	r3, r2
 8004f84:	009b      	lsls	r3, r3, #2
 8004f86:	189b      	adds	r3, r3, r2
 8004f88:	00db      	lsls	r3, r3, #3
 8004f8a:	3351      	adds	r3, #81	@ 0x51
 8004f8c:	33ff      	adds	r3, #255	@ 0xff
 8004f8e:	687a      	ldr	r2, [r7, #4]
 8004f90:	18d3      	adds	r3, r2, r3
 8004f92:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2200      	movs	r2, #0
 8004f98:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2201      	movs	r2, #1
 8004f9e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004fa0:	1cfb      	adds	r3, r7, #3
 8004fa2:	781b      	ldrb	r3, [r3, #0]
 8004fa4:	2207      	movs	r2, #7
 8004fa6:	4013      	ands	r3, r2
 8004fa8:	b2da      	uxtb	r2, r3
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004fae:	687a      	ldr	r2, [r7, #4]
 8004fb0:	23a4      	movs	r3, #164	@ 0xa4
 8004fb2:	009b      	lsls	r3, r3, #2
 8004fb4:	5cd3      	ldrb	r3, [r2, r3]
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d101      	bne.n	8004fbe <HAL_PCD_EP_SetStall+0x8c>
 8004fba:	2302      	movs	r3, #2
 8004fbc:	e011      	b.n	8004fe2 <HAL_PCD_EP_SetStall+0xb0>
 8004fbe:	687a      	ldr	r2, [r7, #4]
 8004fc0:	23a4      	movs	r3, #164	@ 0xa4
 8004fc2:	009b      	lsls	r3, r3, #2
 8004fc4:	2101      	movs	r1, #1
 8004fc6:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	68fa      	ldr	r2, [r7, #12]
 8004fce:	0011      	movs	r1, r2
 8004fd0:	0018      	movs	r0, r3
 8004fd2:	f005 fdaf 	bl	800ab34 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8004fd6:	687a      	ldr	r2, [r7, #4]
 8004fd8:	23a4      	movs	r3, #164	@ 0xa4
 8004fda:	009b      	lsls	r3, r3, #2
 8004fdc:	2100      	movs	r1, #0
 8004fde:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8004fe0:	2300      	movs	r3, #0
}
 8004fe2:	0018      	movs	r0, r3
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	b004      	add	sp, #16
 8004fe8:	bd80      	pop	{r7, pc}

08004fea <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004fea:	b580      	push	{r7, lr}
 8004fec:	b084      	sub	sp, #16
 8004fee:	af00      	add	r7, sp, #0
 8004ff0:	6078      	str	r0, [r7, #4]
 8004ff2:	000a      	movs	r2, r1
 8004ff4:	1cfb      	adds	r3, r7, #3
 8004ff6:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004ff8:	1cfb      	adds	r3, r7, #3
 8004ffa:	781b      	ldrb	r3, [r3, #0]
 8004ffc:	220f      	movs	r2, #15
 8004ffe:	4013      	ands	r3, r2
 8005000:	687a      	ldr	r2, [r7, #4]
 8005002:	7912      	ldrb	r2, [r2, #4]
 8005004:	4293      	cmp	r3, r2
 8005006:	d901      	bls.n	800500c <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 8005008:	2301      	movs	r3, #1
 800500a:	e048      	b.n	800509e <HAL_PCD_EP_ClrStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800500c:	1cfb      	adds	r3, r7, #3
 800500e:	781b      	ldrb	r3, [r3, #0]
 8005010:	b25b      	sxtb	r3, r3
 8005012:	2b00      	cmp	r3, #0
 8005014:	da0f      	bge.n	8005036 <HAL_PCD_EP_ClrStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005016:	1cfb      	adds	r3, r7, #3
 8005018:	781b      	ldrb	r3, [r3, #0]
 800501a:	2207      	movs	r2, #7
 800501c:	401a      	ands	r2, r3
 800501e:	0013      	movs	r3, r2
 8005020:	009b      	lsls	r3, r3, #2
 8005022:	189b      	adds	r3, r3, r2
 8005024:	00db      	lsls	r3, r3, #3
 8005026:	3310      	adds	r3, #16
 8005028:	687a      	ldr	r2, [r7, #4]
 800502a:	18d3      	adds	r3, r2, r3
 800502c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2201      	movs	r2, #1
 8005032:	705a      	strb	r2, [r3, #1]
 8005034:	e00f      	b.n	8005056 <HAL_PCD_EP_ClrStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005036:	1cfb      	adds	r3, r7, #3
 8005038:	781b      	ldrb	r3, [r3, #0]
 800503a:	2207      	movs	r2, #7
 800503c:	401a      	ands	r2, r3
 800503e:	0013      	movs	r3, r2
 8005040:	009b      	lsls	r3, r3, #2
 8005042:	189b      	adds	r3, r3, r2
 8005044:	00db      	lsls	r3, r3, #3
 8005046:	3351      	adds	r3, #81	@ 0x51
 8005048:	33ff      	adds	r3, #255	@ 0xff
 800504a:	687a      	ldr	r2, [r7, #4]
 800504c:	18d3      	adds	r3, r2, r3
 800504e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	2200      	movs	r2, #0
 8005054:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2200      	movs	r2, #0
 800505a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800505c:	1cfb      	adds	r3, r7, #3
 800505e:	781b      	ldrb	r3, [r3, #0]
 8005060:	2207      	movs	r2, #7
 8005062:	4013      	ands	r3, r2
 8005064:	b2da      	uxtb	r2, r3
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800506a:	687a      	ldr	r2, [r7, #4]
 800506c:	23a4      	movs	r3, #164	@ 0xa4
 800506e:	009b      	lsls	r3, r3, #2
 8005070:	5cd3      	ldrb	r3, [r2, r3]
 8005072:	2b01      	cmp	r3, #1
 8005074:	d101      	bne.n	800507a <HAL_PCD_EP_ClrStall+0x90>
 8005076:	2302      	movs	r3, #2
 8005078:	e011      	b.n	800509e <HAL_PCD_EP_ClrStall+0xb4>
 800507a:	687a      	ldr	r2, [r7, #4]
 800507c:	23a4      	movs	r3, #164	@ 0xa4
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	2101      	movs	r1, #1
 8005082:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	68fa      	ldr	r2, [r7, #12]
 800508a:	0011      	movs	r1, r2
 800508c:	0018      	movs	r0, r3
 800508e:	f005 fda1 	bl	800abd4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005092:	687a      	ldr	r2, [r7, #4]
 8005094:	23a4      	movs	r3, #164	@ 0xa4
 8005096:	009b      	lsls	r3, r3, #2
 8005098:	2100      	movs	r1, #0
 800509a:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800509c:	2300      	movs	r3, #0
}
 800509e:	0018      	movs	r0, r3
 80050a0:	46bd      	mov	sp, r7
 80050a2:	b004      	add	sp, #16
 80050a4:	bd80      	pop	{r7, pc}
	...

080050a8 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80050a8:	b5b0      	push	{r4, r5, r7, lr}
 80050aa:	b096      	sub	sp, #88	@ 0x58
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80050b0:	f000 fbea 	bl	8005888 <PCD_EP_ISR_Handler+0x7e0>
  {
    wIstr = hpcd->Instance->ISTR;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	2048      	movs	r0, #72	@ 0x48
 80050ba:	183b      	adds	r3, r7, r0
 80050bc:	2144      	movs	r1, #68	@ 0x44
 80050be:	5a52      	ldrh	r2, [r2, r1]
 80050c0:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80050c2:	183b      	adds	r3, r7, r0
 80050c4:	881b      	ldrh	r3, [r3, #0]
 80050c6:	b2da      	uxtb	r2, r3
 80050c8:	244f      	movs	r4, #79	@ 0x4f
 80050ca:	193b      	adds	r3, r7, r4
 80050cc:	210f      	movs	r1, #15
 80050ce:	400a      	ands	r2, r1
 80050d0:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 80050d2:	193b      	adds	r3, r7, r4
 80050d4:	781b      	ldrb	r3, [r3, #0]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d000      	beq.n	80050dc <PCD_EP_ISR_Handler+0x34>
 80050da:	e18d      	b.n	80053f8 <PCD_EP_ISR_Handler+0x350>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80050dc:	183b      	adds	r3, r7, r0
 80050de:	881b      	ldrh	r3, [r3, #0]
 80050e0:	2210      	movs	r2, #16
 80050e2:	4013      	ands	r3, r2
 80050e4:	d152      	bne.n	800518c <PCD_EP_ISR_Handler+0xe4>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	881b      	ldrh	r3, [r3, #0]
 80050ec:	b29a      	uxth	r2, r3
 80050ee:	200e      	movs	r0, #14
 80050f0:	183b      	adds	r3, r7, r0
 80050f2:	49ba      	ldr	r1, [pc, #744]	@ (80053dc <PCD_EP_ISR_Handler+0x334>)
 80050f4:	400a      	ands	r2, r1
 80050f6:	801a      	strh	r2, [r3, #0]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	183a      	adds	r2, r7, r0
 80050fe:	8812      	ldrh	r2, [r2, #0]
 8005100:	49b7      	ldr	r1, [pc, #732]	@ (80053e0 <PCD_EP_ISR_Handler+0x338>)
 8005102:	430a      	orrs	r2, r1
 8005104:	b292      	uxth	r2, r2
 8005106:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	3310      	adds	r3, #16
 800510c:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	2250      	movs	r2, #80	@ 0x50
 8005114:	5a9b      	ldrh	r3, [r3, r2]
 8005116:	b29b      	uxth	r3, r3
 8005118:	001a      	movs	r2, r3
 800511a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800511c:	781b      	ldrb	r3, [r3, #0]
 800511e:	00db      	lsls	r3, r3, #3
 8005120:	18d2      	adds	r2, r2, r3
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	18d3      	adds	r3, r2, r3
 8005128:	4aae      	ldr	r2, [pc, #696]	@ (80053e4 <PCD_EP_ISR_Handler+0x33c>)
 800512a:	4694      	mov	ip, r2
 800512c:	4463      	add	r3, ip
 800512e:	881b      	ldrh	r3, [r3, #0]
 8005130:	059b      	lsls	r3, r3, #22
 8005132:	0d9a      	lsrs	r2, r3, #22
 8005134:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005136:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8005138:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800513a:	695a      	ldr	r2, [r3, #20]
 800513c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800513e:	69db      	ldr	r3, [r3, #28]
 8005140:	18d2      	adds	r2, r2, r3
 8005142:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005144:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2100      	movs	r1, #0
 800514a:	0018      	movs	r0, r3
 800514c:	f007 fd42 	bl	800cbd4 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	7b1b      	ldrb	r3, [r3, #12]
 8005154:	b2db      	uxtb	r3, r3
 8005156:	2b00      	cmp	r3, #0
 8005158:	d101      	bne.n	800515e <PCD_EP_ISR_Handler+0xb6>
 800515a:	f000 fb95 	bl	8005888 <PCD_EP_ISR_Handler+0x7e0>
 800515e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005160:	699b      	ldr	r3, [r3, #24]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d001      	beq.n	800516a <PCD_EP_ISR_Handler+0xc2>
 8005166:	f000 fb8f 	bl	8005888 <PCD_EP_ISR_Handler+0x7e0>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	7b1b      	ldrb	r3, [r3, #12]
 800516e:	b2db      	uxtb	r3, r3
 8005170:	2280      	movs	r2, #128	@ 0x80
 8005172:	4252      	negs	r2, r2
 8005174:	4313      	orrs	r3, r2
 8005176:	b2da      	uxtb	r2, r3
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	0011      	movs	r1, r2
 800517e:	224c      	movs	r2, #76	@ 0x4c
 8005180:	5299      	strh	r1, [r3, r2]
          hpcd->USB_Address = 0U;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2200      	movs	r2, #0
 8005186:	731a      	strb	r2, [r3, #12]
 8005188:	f000 fb7e 	bl	8005888 <PCD_EP_ISR_Handler+0x7e0>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	3351      	adds	r3, #81	@ 0x51
 8005190:	33ff      	adds	r3, #255	@ 0xff
 8005192:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681a      	ldr	r2, [r3, #0]
 8005198:	214c      	movs	r1, #76	@ 0x4c
 800519a:	187b      	adds	r3, r7, r1
 800519c:	8812      	ldrh	r2, [r2, #0]
 800519e:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80051a0:	187b      	adds	r3, r7, r1
 80051a2:	881a      	ldrh	r2, [r3, #0]
 80051a4:	2380      	movs	r3, #128	@ 0x80
 80051a6:	011b      	lsls	r3, r3, #4
 80051a8:	4013      	ands	r3, r2
 80051aa:	d037      	beq.n	800521c <PCD_EP_ISR_Handler+0x174>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	2250      	movs	r2, #80	@ 0x50
 80051b2:	5a9b      	ldrh	r3, [r3, r2]
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	001a      	movs	r2, r3
 80051b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051ba:	781b      	ldrb	r3, [r3, #0]
 80051bc:	00db      	lsls	r3, r3, #3
 80051be:	18d2      	adds	r2, r2, r3
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	18d3      	adds	r3, r2, r3
 80051c6:	4a88      	ldr	r2, [pc, #544]	@ (80053e8 <PCD_EP_ISR_Handler+0x340>)
 80051c8:	4694      	mov	ip, r2
 80051ca:	4463      	add	r3, ip
 80051cc:	881b      	ldrh	r3, [r3, #0]
 80051ce:	059b      	lsls	r3, r3, #22
 80051d0:	0d9a      	lsrs	r2, r3, #22
 80051d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051d4:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6818      	ldr	r0, [r3, #0]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	22a6      	movs	r2, #166	@ 0xa6
 80051de:	0092      	lsls	r2, r2, #2
 80051e0:	1899      	adds	r1, r3, r2
 80051e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051e4:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80051e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051e8:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80051ea:	b29b      	uxth	r3, r3
 80051ec:	f005 fe26 	bl	800ae3c <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	881b      	ldrh	r3, [r3, #0]
 80051f6:	b29a      	uxth	r2, r3
 80051f8:	2010      	movs	r0, #16
 80051fa:	183b      	adds	r3, r7, r0
 80051fc:	497b      	ldr	r1, [pc, #492]	@ (80053ec <PCD_EP_ISR_Handler+0x344>)
 80051fe:	400a      	ands	r2, r1
 8005200:	801a      	strh	r2, [r3, #0]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	183a      	adds	r2, r7, r0
 8005208:	8812      	ldrh	r2, [r2, #0]
 800520a:	2180      	movs	r1, #128	@ 0x80
 800520c:	430a      	orrs	r2, r1
 800520e:	b292      	uxth	r2, r2
 8005210:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	0018      	movs	r0, r3
 8005216:	f007 fca7 	bl	800cb68 <HAL_PCD_SetupStageCallback>
 800521a:	e335      	b.n	8005888 <PCD_EP_ISR_Handler+0x7e0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800521c:	234c      	movs	r3, #76	@ 0x4c
 800521e:	18fb      	adds	r3, r7, r3
 8005220:	2200      	movs	r2, #0
 8005222:	5e9b      	ldrsh	r3, [r3, r2]
 8005224:	2b00      	cmp	r3, #0
 8005226:	db00      	blt.n	800522a <PCD_EP_ISR_Handler+0x182>
 8005228:	e32e      	b.n	8005888 <PCD_EP_ISR_Handler+0x7e0>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	881b      	ldrh	r3, [r3, #0]
 8005230:	b29a      	uxth	r2, r3
 8005232:	201e      	movs	r0, #30
 8005234:	183b      	adds	r3, r7, r0
 8005236:	496d      	ldr	r1, [pc, #436]	@ (80053ec <PCD_EP_ISR_Handler+0x344>)
 8005238:	400a      	ands	r2, r1
 800523a:	801a      	strh	r2, [r3, #0]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	183a      	adds	r2, r7, r0
 8005242:	8812      	ldrh	r2, [r2, #0]
 8005244:	2180      	movs	r1, #128	@ 0x80
 8005246:	430a      	orrs	r2, r1
 8005248:	b292      	uxth	r2, r2
 800524a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	2250      	movs	r2, #80	@ 0x50
 8005252:	5a9b      	ldrh	r3, [r3, r2]
 8005254:	b29b      	uxth	r3, r3
 8005256:	001a      	movs	r2, r3
 8005258:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800525a:	781b      	ldrb	r3, [r3, #0]
 800525c:	00db      	lsls	r3, r3, #3
 800525e:	18d2      	adds	r2, r2, r3
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	18d3      	adds	r3, r2, r3
 8005266:	4a60      	ldr	r2, [pc, #384]	@ (80053e8 <PCD_EP_ISR_Handler+0x340>)
 8005268:	4694      	mov	ip, r2
 800526a:	4463      	add	r3, ip
 800526c:	881b      	ldrh	r3, [r3, #0]
 800526e:	059b      	lsls	r3, r3, #22
 8005270:	0d9a      	lsrs	r2, r3, #22
 8005272:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005274:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8005276:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005278:	69db      	ldr	r3, [r3, #28]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d01a      	beq.n	80052b4 <PCD_EP_ISR_Handler+0x20c>
 800527e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005280:	695b      	ldr	r3, [r3, #20]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d016      	beq.n	80052b4 <PCD_EP_ISR_Handler+0x20c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6818      	ldr	r0, [r3, #0]
 800528a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800528c:	6959      	ldr	r1, [r3, #20]
 800528e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005290:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8005292:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005294:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005296:	b29b      	uxth	r3, r3
 8005298:	f005 fdd0 	bl	800ae3c <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800529c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800529e:	695a      	ldr	r2, [r3, #20]
 80052a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80052a2:	69db      	ldr	r3, [r3, #28]
 80052a4:	18d2      	adds	r2, r2, r3
 80052a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80052a8:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2100      	movs	r1, #0
 80052ae:	0018      	movs	r0, r3
 80052b0:	f007 fc6f 	bl	800cb92 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	214c      	movs	r1, #76	@ 0x4c
 80052ba:	187b      	adds	r3, r7, r1
 80052bc:	8812      	ldrh	r2, [r2, #0]
 80052be:	801a      	strh	r2, [r3, #0]

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80052c0:	187b      	adds	r3, r7, r1
 80052c2:	881a      	ldrh	r2, [r3, #0]
 80052c4:	2380      	movs	r3, #128	@ 0x80
 80052c6:	011b      	lsls	r3, r3, #4
 80052c8:	4013      	ands	r3, r2
 80052ca:	d000      	beq.n	80052ce <PCD_EP_ISR_Handler+0x226>
 80052cc:	e2dc      	b.n	8005888 <PCD_EP_ISR_Handler+0x7e0>
 80052ce:	187b      	adds	r3, r7, r1
 80052d0:	881a      	ldrh	r2, [r3, #0]
 80052d2:	23c0      	movs	r3, #192	@ 0xc0
 80052d4:	019b      	lsls	r3, r3, #6
 80052d6:	401a      	ands	r2, r3
 80052d8:	23c0      	movs	r3, #192	@ 0xc0
 80052da:	019b      	lsls	r3, r3, #6
 80052dc:	429a      	cmp	r2, r3
 80052de:	d100      	bne.n	80052e2 <PCD_EP_ISR_Handler+0x23a>
 80052e0:	e2d2      	b.n	8005888 <PCD_EP_ISR_Handler+0x7e0>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	61bb      	str	r3, [r7, #24]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	2250      	movs	r2, #80	@ 0x50
 80052ee:	5a9b      	ldrh	r3, [r3, r2]
 80052f0:	b29b      	uxth	r3, r3
 80052f2:	001a      	movs	r2, r3
 80052f4:	69bb      	ldr	r3, [r7, #24]
 80052f6:	189b      	adds	r3, r3, r2
 80052f8:	61bb      	str	r3, [r7, #24]
 80052fa:	69bb      	ldr	r3, [r7, #24]
 80052fc:	4a3a      	ldr	r2, [pc, #232]	@ (80053e8 <PCD_EP_ISR_Handler+0x340>)
 80052fe:	4694      	mov	ip, r2
 8005300:	4463      	add	r3, ip
 8005302:	617b      	str	r3, [r7, #20]
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	881b      	ldrh	r3, [r3, #0]
 8005308:	b29b      	uxth	r3, r3
 800530a:	059b      	lsls	r3, r3, #22
 800530c:	0d9b      	lsrs	r3, r3, #22
 800530e:	b29a      	uxth	r2, r3
 8005310:	697b      	ldr	r3, [r7, #20]
 8005312:	801a      	strh	r2, [r3, #0]
 8005314:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005316:	691b      	ldr	r3, [r3, #16]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d108      	bne.n	800532e <PCD_EP_ISR_Handler+0x286>
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	881b      	ldrh	r3, [r3, #0]
 8005320:	b29b      	uxth	r3, r3
 8005322:	4a2f      	ldr	r2, [pc, #188]	@ (80053e0 <PCD_EP_ISR_Handler+0x338>)
 8005324:	4313      	orrs	r3, r2
 8005326:	b29a      	uxth	r2, r3
 8005328:	697b      	ldr	r3, [r7, #20]
 800532a:	801a      	strh	r2, [r3, #0]
 800532c:	e035      	b.n	800539a <PCD_EP_ISR_Handler+0x2f2>
 800532e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005330:	691b      	ldr	r3, [r3, #16]
 8005332:	2b3e      	cmp	r3, #62	@ 0x3e
 8005334:	d817      	bhi.n	8005366 <PCD_EP_ISR_Handler+0x2be>
 8005336:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005338:	691b      	ldr	r3, [r3, #16]
 800533a:	085b      	lsrs	r3, r3, #1
 800533c:	647b      	str	r3, [r7, #68]	@ 0x44
 800533e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005340:	691b      	ldr	r3, [r3, #16]
 8005342:	2201      	movs	r2, #1
 8005344:	4013      	ands	r3, r2
 8005346:	d002      	beq.n	800534e <PCD_EP_ISR_Handler+0x2a6>
 8005348:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800534a:	3301      	adds	r3, #1
 800534c:	647b      	str	r3, [r7, #68]	@ 0x44
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	881b      	ldrh	r3, [r3, #0]
 8005352:	b29a      	uxth	r2, r3
 8005354:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005356:	b29b      	uxth	r3, r3
 8005358:	029b      	lsls	r3, r3, #10
 800535a:	b29b      	uxth	r3, r3
 800535c:	4313      	orrs	r3, r2
 800535e:	b29a      	uxth	r2, r3
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	801a      	strh	r2, [r3, #0]
 8005364:	e019      	b.n	800539a <PCD_EP_ISR_Handler+0x2f2>
 8005366:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005368:	691b      	ldr	r3, [r3, #16]
 800536a:	095b      	lsrs	r3, r3, #5
 800536c:	647b      	str	r3, [r7, #68]	@ 0x44
 800536e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005370:	691b      	ldr	r3, [r3, #16]
 8005372:	221f      	movs	r2, #31
 8005374:	4013      	ands	r3, r2
 8005376:	d102      	bne.n	800537e <PCD_EP_ISR_Handler+0x2d6>
 8005378:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800537a:	3b01      	subs	r3, #1
 800537c:	647b      	str	r3, [r7, #68]	@ 0x44
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	881b      	ldrh	r3, [r3, #0]
 8005382:	b29a      	uxth	r2, r3
 8005384:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005386:	b29b      	uxth	r3, r3
 8005388:	029b      	lsls	r3, r3, #10
 800538a:	b29b      	uxth	r3, r3
 800538c:	4313      	orrs	r3, r2
 800538e:	b29b      	uxth	r3, r3
 8005390:	4a13      	ldr	r2, [pc, #76]	@ (80053e0 <PCD_EP_ISR_Handler+0x338>)
 8005392:	4313      	orrs	r3, r2
 8005394:	b29a      	uxth	r2, r3
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	881b      	ldrh	r3, [r3, #0]
 80053a0:	b29a      	uxth	r2, r3
 80053a2:	2012      	movs	r0, #18
 80053a4:	183b      	adds	r3, r7, r0
 80053a6:	4912      	ldr	r1, [pc, #72]	@ (80053f0 <PCD_EP_ISR_Handler+0x348>)
 80053a8:	400a      	ands	r2, r1
 80053aa:	801a      	strh	r2, [r3, #0]
 80053ac:	183b      	adds	r3, r7, r0
 80053ae:	183a      	adds	r2, r7, r0
 80053b0:	8812      	ldrh	r2, [r2, #0]
 80053b2:	2180      	movs	r1, #128	@ 0x80
 80053b4:	0149      	lsls	r1, r1, #5
 80053b6:	404a      	eors	r2, r1
 80053b8:	801a      	strh	r2, [r3, #0]
 80053ba:	183b      	adds	r3, r7, r0
 80053bc:	183a      	adds	r2, r7, r0
 80053be:	8812      	ldrh	r2, [r2, #0]
 80053c0:	2180      	movs	r1, #128	@ 0x80
 80053c2:	0189      	lsls	r1, r1, #6
 80053c4:	404a      	eors	r2, r1
 80053c6:	801a      	strh	r2, [r3, #0]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	183a      	adds	r2, r7, r0
 80053ce:	8812      	ldrh	r2, [r2, #0]
 80053d0:	4908      	ldr	r1, [pc, #32]	@ (80053f4 <PCD_EP_ISR_Handler+0x34c>)
 80053d2:	430a      	orrs	r2, r1
 80053d4:	b292      	uxth	r2, r2
 80053d6:	801a      	strh	r2, [r3, #0]
 80053d8:	e256      	b.n	8005888 <PCD_EP_ISR_Handler+0x7e0>
 80053da:	46c0      	nop			@ (mov r8, r8)
 80053dc:	ffff8f0f 	.word	0xffff8f0f
 80053e0:	ffff8000 	.word	0xffff8000
 80053e4:	00000402 	.word	0x00000402
 80053e8:	00000406 	.word	0x00000406
 80053ec:	00000f8f 	.word	0x00000f8f
 80053f0:	ffffbf8f 	.word	0xffffbf8f
 80053f4:	ffff8080 	.word	0xffff8080
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	001a      	movs	r2, r3
 80053fe:	204f      	movs	r0, #79	@ 0x4f
 8005400:	183b      	adds	r3, r7, r0
 8005402:	781b      	ldrb	r3, [r3, #0]
 8005404:	009b      	lsls	r3, r3, #2
 8005406:	18d2      	adds	r2, r2, r3
 8005408:	214c      	movs	r1, #76	@ 0x4c
 800540a:	187b      	adds	r3, r7, r1
 800540c:	8812      	ldrh	r2, [r2, #0]
 800540e:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005410:	187b      	adds	r3, r7, r1
 8005412:	2200      	movs	r2, #0
 8005414:	5e9b      	ldrsh	r3, [r3, r2]
 8005416:	2b00      	cmp	r3, #0
 8005418:	db00      	blt.n	800541c <PCD_EP_ISR_Handler+0x374>
 800541a:	e0fa      	b.n	8005612 <PCD_EP_ISR_Handler+0x56a>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	001a      	movs	r2, r3
 8005422:	183b      	adds	r3, r7, r0
 8005424:	781b      	ldrb	r3, [r3, #0]
 8005426:	009b      	lsls	r3, r3, #2
 8005428:	18d3      	adds	r3, r2, r3
 800542a:	881b      	ldrh	r3, [r3, #0]
 800542c:	b29a      	uxth	r2, r3
 800542e:	244a      	movs	r4, #74	@ 0x4a
 8005430:	193b      	adds	r3, r7, r4
 8005432:	49d1      	ldr	r1, [pc, #836]	@ (8005778 <PCD_EP_ISR_Handler+0x6d0>)
 8005434:	400a      	ands	r2, r1
 8005436:	801a      	strh	r2, [r3, #0]
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	001a      	movs	r2, r3
 800543e:	183b      	adds	r3, r7, r0
 8005440:	781b      	ldrb	r3, [r3, #0]
 8005442:	009b      	lsls	r3, r3, #2
 8005444:	18d3      	adds	r3, r2, r3
 8005446:	193a      	adds	r2, r7, r4
 8005448:	8812      	ldrh	r2, [r2, #0]
 800544a:	2180      	movs	r1, #128	@ 0x80
 800544c:	430a      	orrs	r2, r1
 800544e:	b292      	uxth	r2, r2
 8005450:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8005452:	183b      	adds	r3, r7, r0
 8005454:	781a      	ldrb	r2, [r3, #0]
 8005456:	0013      	movs	r3, r2
 8005458:	009b      	lsls	r3, r3, #2
 800545a:	189b      	adds	r3, r3, r2
 800545c:	00db      	lsls	r3, r3, #3
 800545e:	3351      	adds	r3, #81	@ 0x51
 8005460:	33ff      	adds	r3, #255	@ 0xff
 8005462:	687a      	ldr	r2, [r7, #4]
 8005464:	18d3      	adds	r3, r2, r3
 8005466:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8005468:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800546a:	7b1b      	ldrb	r3, [r3, #12]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d125      	bne.n	80054bc <PCD_EP_ISR_Handler+0x414>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	2250      	movs	r2, #80	@ 0x50
 8005476:	5a9b      	ldrh	r3, [r3, r2]
 8005478:	b29b      	uxth	r3, r3
 800547a:	001a      	movs	r2, r3
 800547c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800547e:	781b      	ldrb	r3, [r3, #0]
 8005480:	00db      	lsls	r3, r3, #3
 8005482:	18d2      	adds	r2, r2, r3
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	18d3      	adds	r3, r2, r3
 800548a:	4abc      	ldr	r2, [pc, #752]	@ (800577c <PCD_EP_ISR_Handler+0x6d4>)
 800548c:	4694      	mov	ip, r2
 800548e:	4463      	add	r3, ip
 8005490:	881a      	ldrh	r2, [r3, #0]
 8005492:	2450      	movs	r4, #80	@ 0x50
 8005494:	193b      	adds	r3, r7, r4
 8005496:	0592      	lsls	r2, r2, #22
 8005498:	0d92      	lsrs	r2, r2, #22
 800549a:	801a      	strh	r2, [r3, #0]

          if (count != 0U)
 800549c:	193b      	adds	r3, r7, r4
 800549e:	881b      	ldrh	r3, [r3, #0]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d100      	bne.n	80054a6 <PCD_EP_ISR_Handler+0x3fe>
 80054a4:	e08d      	b.n	80055c2 <PCD_EP_ISR_Handler+0x51a>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6818      	ldr	r0, [r3, #0]
 80054aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054ac:	6959      	ldr	r1, [r3, #20]
 80054ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054b0:	88da      	ldrh	r2, [r3, #6]
 80054b2:	193b      	adds	r3, r7, r4
 80054b4:	881b      	ldrh	r3, [r3, #0]
 80054b6:	f005 fcc1 	bl	800ae3c <USB_ReadPMA>
 80054ba:	e082      	b.n	80055c2 <PCD_EP_ISR_Handler+0x51a>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80054bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054be:	78db      	ldrb	r3, [r3, #3]
 80054c0:	2b02      	cmp	r3, #2
 80054c2:	d10c      	bne.n	80054de <PCD_EP_ISR_Handler+0x436>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80054c4:	2350      	movs	r3, #80	@ 0x50
 80054c6:	18fc      	adds	r4, r7, r3
 80054c8:	234c      	movs	r3, #76	@ 0x4c
 80054ca:	18fb      	adds	r3, r7, r3
 80054cc:	881a      	ldrh	r2, [r3, #0]
 80054ce:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	0018      	movs	r0, r3
 80054d4:	f000 f9ec 	bl	80058b0 <HAL_PCD_EP_DB_Receive>
 80054d8:	0003      	movs	r3, r0
 80054da:	8023      	strh	r3, [r4, #0]
 80054dc:	e071      	b.n	80055c2 <PCD_EP_ISR_Handler+0x51a>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	001a      	movs	r2, r3
 80054e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054e6:	781b      	ldrb	r3, [r3, #0]
 80054e8:	009b      	lsls	r3, r3, #2
 80054ea:	18d3      	adds	r3, r2, r3
 80054ec:	881b      	ldrh	r3, [r3, #0]
 80054ee:	b29a      	uxth	r2, r3
 80054f0:	2052      	movs	r0, #82	@ 0x52
 80054f2:	183b      	adds	r3, r7, r0
 80054f4:	49a2      	ldr	r1, [pc, #648]	@ (8005780 <PCD_EP_ISR_Handler+0x6d8>)
 80054f6:	400a      	ands	r2, r1
 80054f8:	801a      	strh	r2, [r3, #0]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	001a      	movs	r2, r3
 8005500:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005502:	781b      	ldrb	r3, [r3, #0]
 8005504:	009b      	lsls	r3, r3, #2
 8005506:	18d3      	adds	r3, r2, r3
 8005508:	183a      	adds	r2, r7, r0
 800550a:	8812      	ldrh	r2, [r2, #0]
 800550c:	499d      	ldr	r1, [pc, #628]	@ (8005784 <PCD_EP_ISR_Handler+0x6dc>)
 800550e:	430a      	orrs	r2, r1
 8005510:	b292      	uxth	r2, r2
 8005512:	801a      	strh	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	001a      	movs	r2, r3
 800551a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800551c:	781b      	ldrb	r3, [r3, #0]
 800551e:	009b      	lsls	r3, r3, #2
 8005520:	18d3      	adds	r3, r2, r3
 8005522:	881b      	ldrh	r3, [r3, #0]
 8005524:	b29b      	uxth	r3, r3
 8005526:	001a      	movs	r2, r3
 8005528:	2380      	movs	r3, #128	@ 0x80
 800552a:	01db      	lsls	r3, r3, #7
 800552c:	4013      	ands	r3, r2
 800552e:	d024      	beq.n	800557a <PCD_EP_ISR_Handler+0x4d2>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	2250      	movs	r2, #80	@ 0x50
 8005536:	5a9b      	ldrh	r3, [r3, r2]
 8005538:	b29b      	uxth	r3, r3
 800553a:	001a      	movs	r2, r3
 800553c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800553e:	781b      	ldrb	r3, [r3, #0]
 8005540:	00db      	lsls	r3, r3, #3
 8005542:	18d2      	adds	r2, r2, r3
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	18d3      	adds	r3, r2, r3
 800554a:	4a8f      	ldr	r2, [pc, #572]	@ (8005788 <PCD_EP_ISR_Handler+0x6e0>)
 800554c:	4694      	mov	ip, r2
 800554e:	4463      	add	r3, ip
 8005550:	881a      	ldrh	r2, [r3, #0]
 8005552:	2450      	movs	r4, #80	@ 0x50
 8005554:	193b      	adds	r3, r7, r4
 8005556:	0592      	lsls	r2, r2, #22
 8005558:	0d92      	lsrs	r2, r2, #22
 800555a:	801a      	strh	r2, [r3, #0]

              if (count != 0U)
 800555c:	193b      	adds	r3, r7, r4
 800555e:	881b      	ldrh	r3, [r3, #0]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d02e      	beq.n	80055c2 <PCD_EP_ISR_Handler+0x51a>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6818      	ldr	r0, [r3, #0]
 8005568:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800556a:	6959      	ldr	r1, [r3, #20]
 800556c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800556e:	891a      	ldrh	r2, [r3, #8]
 8005570:	193b      	adds	r3, r7, r4
 8005572:	881b      	ldrh	r3, [r3, #0]
 8005574:	f005 fc62 	bl	800ae3c <USB_ReadPMA>
 8005578:	e023      	b.n	80055c2 <PCD_EP_ISR_Handler+0x51a>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	2250      	movs	r2, #80	@ 0x50
 8005580:	5a9b      	ldrh	r3, [r3, r2]
 8005582:	b29b      	uxth	r3, r3
 8005584:	001a      	movs	r2, r3
 8005586:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005588:	781b      	ldrb	r3, [r3, #0]
 800558a:	00db      	lsls	r3, r3, #3
 800558c:	18d2      	adds	r2, r2, r3
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	18d3      	adds	r3, r2, r3
 8005594:	4a79      	ldr	r2, [pc, #484]	@ (800577c <PCD_EP_ISR_Handler+0x6d4>)
 8005596:	4694      	mov	ip, r2
 8005598:	4463      	add	r3, ip
 800559a:	881a      	ldrh	r2, [r3, #0]
 800559c:	2450      	movs	r4, #80	@ 0x50
 800559e:	193b      	adds	r3, r7, r4
 80055a0:	0592      	lsls	r2, r2, #22
 80055a2:	0d92      	lsrs	r2, r2, #22
 80055a4:	801a      	strh	r2, [r3, #0]

              if (count != 0U)
 80055a6:	193b      	adds	r3, r7, r4
 80055a8:	881b      	ldrh	r3, [r3, #0]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d009      	beq.n	80055c2 <PCD_EP_ISR_Handler+0x51a>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6818      	ldr	r0, [r3, #0]
 80055b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055b4:	6959      	ldr	r1, [r3, #20]
 80055b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055b8:	895a      	ldrh	r2, [r3, #10]
 80055ba:	193b      	adds	r3, r7, r4
 80055bc:	881b      	ldrh	r3, [r3, #0]
 80055be:	f005 fc3d 	bl	800ae3c <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80055c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055c4:	69da      	ldr	r2, [r3, #28]
 80055c6:	2150      	movs	r1, #80	@ 0x50
 80055c8:	187b      	adds	r3, r7, r1
 80055ca:	881b      	ldrh	r3, [r3, #0]
 80055cc:	18d2      	adds	r2, r2, r3
 80055ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055d0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80055d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055d4:	695a      	ldr	r2, [r3, #20]
 80055d6:	187b      	adds	r3, r7, r1
 80055d8:	881b      	ldrh	r3, [r3, #0]
 80055da:	18d2      	adds	r2, r2, r3
 80055dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055de:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80055e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055e2:	699b      	ldr	r3, [r3, #24]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d005      	beq.n	80055f4 <PCD_EP_ISR_Handler+0x54c>
 80055e8:	187b      	adds	r3, r7, r1
 80055ea:	881a      	ldrh	r2, [r3, #0]
 80055ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055ee:	691b      	ldr	r3, [r3, #16]
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d207      	bcs.n	8005604 <PCD_EP_ISR_Handler+0x55c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80055f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055f6:	781a      	ldrb	r2, [r3, #0]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	0011      	movs	r1, r2
 80055fc:	0018      	movs	r0, r3
 80055fe:	f007 fac8 	bl	800cb92 <HAL_PCD_DataOutStageCallback>
 8005602:	e006      	b.n	8005612 <PCD_EP_ISR_Handler+0x56a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800560a:	0011      	movs	r1, r2
 800560c:	0018      	movs	r0, r3
 800560e:	f004 f961 	bl	80098d4 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8005612:	244c      	movs	r4, #76	@ 0x4c
 8005614:	193b      	adds	r3, r7, r4
 8005616:	881b      	ldrh	r3, [r3, #0]
 8005618:	2280      	movs	r2, #128	@ 0x80
 800561a:	4013      	ands	r3, r2
 800561c:	d100      	bne.n	8005620 <PCD_EP_ISR_Handler+0x578>
 800561e:	e133      	b.n	8005888 <PCD_EP_ISR_Handler+0x7e0>
      {
        ep = &hpcd->IN_ep[epindex];
 8005620:	204f      	movs	r0, #79	@ 0x4f
 8005622:	183b      	adds	r3, r7, r0
 8005624:	781a      	ldrb	r2, [r3, #0]
 8005626:	0013      	movs	r3, r2
 8005628:	009b      	lsls	r3, r3, #2
 800562a:	189b      	adds	r3, r3, r2
 800562c:	00db      	lsls	r3, r3, #3
 800562e:	3310      	adds	r3, #16
 8005630:	687a      	ldr	r2, [r7, #4]
 8005632:	18d3      	adds	r3, r2, r3
 8005634:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	001a      	movs	r2, r3
 800563c:	183b      	adds	r3, r7, r0
 800563e:	781b      	ldrb	r3, [r3, #0]
 8005640:	009b      	lsls	r3, r3, #2
 8005642:	18d3      	adds	r3, r2, r3
 8005644:	881b      	ldrh	r3, [r3, #0]
 8005646:	b29a      	uxth	r2, r3
 8005648:	2542      	movs	r5, #66	@ 0x42
 800564a:	197b      	adds	r3, r7, r5
 800564c:	494f      	ldr	r1, [pc, #316]	@ (800578c <PCD_EP_ISR_Handler+0x6e4>)
 800564e:	400a      	ands	r2, r1
 8005650:	801a      	strh	r2, [r3, #0]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	001a      	movs	r2, r3
 8005658:	183b      	adds	r3, r7, r0
 800565a:	781b      	ldrb	r3, [r3, #0]
 800565c:	009b      	lsls	r3, r3, #2
 800565e:	18d3      	adds	r3, r2, r3
 8005660:	197a      	adds	r2, r7, r5
 8005662:	8812      	ldrh	r2, [r2, #0]
 8005664:	494a      	ldr	r1, [pc, #296]	@ (8005790 <PCD_EP_ISR_Handler+0x6e8>)
 8005666:	430a      	orrs	r2, r1
 8005668:	b292      	uxth	r2, r2
 800566a:	801a      	strh	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 800566c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800566e:	78db      	ldrb	r3, [r3, #3]
 8005670:	2b01      	cmp	r3, #1
 8005672:	d000      	beq.n	8005676 <PCD_EP_ISR_Handler+0x5ce>
 8005674:	e0af      	b.n	80057d6 <PCD_EP_ISR_Handler+0x72e>
        {
          ep->xfer_len = 0U;
 8005676:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005678:	2200      	movs	r2, #0
 800567a:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800567c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800567e:	7b1b      	ldrb	r3, [r3, #12]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d100      	bne.n	8005686 <PCD_EP_ISR_Handler+0x5de>
 8005684:	e09f      	b.n	80057c6 <PCD_EP_ISR_Handler+0x71e>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005686:	193b      	adds	r3, r7, r4
 8005688:	881b      	ldrh	r3, [r3, #0]
 800568a:	2240      	movs	r2, #64	@ 0x40
 800568c:	4013      	ands	r3, r2
 800568e:	d046      	beq.n	800571e <PCD_EP_ISR_Handler+0x676>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005690:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005692:	785b      	ldrb	r3, [r3, #1]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d125      	bne.n	80056e4 <PCD_EP_ISR_Handler+0x63c>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	627b      	str	r3, [r7, #36]	@ 0x24
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	2250      	movs	r2, #80	@ 0x50
 80056a4:	5a9b      	ldrh	r3, [r3, r2]
 80056a6:	b29b      	uxth	r3, r3
 80056a8:	001a      	movs	r2, r3
 80056aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ac:	189b      	adds	r3, r3, r2
 80056ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80056b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80056b2:	781b      	ldrb	r3, [r3, #0]
 80056b4:	00da      	lsls	r2, r3, #3
 80056b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b8:	18d3      	adds	r3, r2, r3
 80056ba:	4a33      	ldr	r2, [pc, #204]	@ (8005788 <PCD_EP_ISR_Handler+0x6e0>)
 80056bc:	4694      	mov	ip, r2
 80056be:	4463      	add	r3, ip
 80056c0:	623b      	str	r3, [r7, #32]
 80056c2:	6a3b      	ldr	r3, [r7, #32]
 80056c4:	881b      	ldrh	r3, [r3, #0]
 80056c6:	b29b      	uxth	r3, r3
 80056c8:	059b      	lsls	r3, r3, #22
 80056ca:	0d9b      	lsrs	r3, r3, #22
 80056cc:	b29a      	uxth	r2, r3
 80056ce:	6a3b      	ldr	r3, [r7, #32]
 80056d0:	801a      	strh	r2, [r3, #0]
 80056d2:	6a3b      	ldr	r3, [r7, #32]
 80056d4:	881b      	ldrh	r3, [r3, #0]
 80056d6:	b29b      	uxth	r3, r3
 80056d8:	4a2d      	ldr	r2, [pc, #180]	@ (8005790 <PCD_EP_ISR_Handler+0x6e8>)
 80056da:	4313      	orrs	r3, r2
 80056dc:	b29a      	uxth	r2, r3
 80056de:	6a3b      	ldr	r3, [r7, #32]
 80056e0:	801a      	strh	r2, [r3, #0]
 80056e2:	e070      	b.n	80057c6 <PCD_EP_ISR_Handler+0x71e>
 80056e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80056e6:	785b      	ldrb	r3, [r3, #1]
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	d16c      	bne.n	80057c6 <PCD_EP_ISR_Handler+0x71e>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	2250      	movs	r2, #80	@ 0x50
 80056f8:	5a9b      	ldrh	r3, [r3, r2]
 80056fa:	b29b      	uxth	r3, r3
 80056fc:	001a      	movs	r2, r3
 80056fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005700:	189b      	adds	r3, r3, r2
 8005702:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005704:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005706:	781b      	ldrb	r3, [r3, #0]
 8005708:	00da      	lsls	r2, r3, #3
 800570a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800570c:	18d3      	adds	r3, r2, r3
 800570e:	4a1e      	ldr	r2, [pc, #120]	@ (8005788 <PCD_EP_ISR_Handler+0x6e0>)
 8005710:	4694      	mov	ip, r2
 8005712:	4463      	add	r3, ip
 8005714:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005718:	2200      	movs	r2, #0
 800571a:	801a      	strh	r2, [r3, #0]
 800571c:	e053      	b.n	80057c6 <PCD_EP_ISR_Handler+0x71e>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005724:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005726:	785b      	ldrb	r3, [r3, #1]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d133      	bne.n	8005794 <PCD_EP_ISR_Handler+0x6ec>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	637b      	str	r3, [r7, #52]	@ 0x34
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	2250      	movs	r2, #80	@ 0x50
 8005738:	5a9b      	ldrh	r3, [r3, r2]
 800573a:	b29b      	uxth	r3, r3
 800573c:	001a      	movs	r2, r3
 800573e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005740:	189b      	adds	r3, r3, r2
 8005742:	637b      	str	r3, [r7, #52]	@ 0x34
 8005744:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005746:	781b      	ldrb	r3, [r3, #0]
 8005748:	00da      	lsls	r2, r3, #3
 800574a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800574c:	18d3      	adds	r3, r2, r3
 800574e:	4a0b      	ldr	r2, [pc, #44]	@ (800577c <PCD_EP_ISR_Handler+0x6d4>)
 8005750:	4694      	mov	ip, r2
 8005752:	4463      	add	r3, ip
 8005754:	633b      	str	r3, [r7, #48]	@ 0x30
 8005756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005758:	881b      	ldrh	r3, [r3, #0]
 800575a:	b29b      	uxth	r3, r3
 800575c:	059b      	lsls	r3, r3, #22
 800575e:	0d9b      	lsrs	r3, r3, #22
 8005760:	b29a      	uxth	r2, r3
 8005762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005764:	801a      	strh	r2, [r3, #0]
 8005766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005768:	881b      	ldrh	r3, [r3, #0]
 800576a:	b29b      	uxth	r3, r3
 800576c:	4a08      	ldr	r2, [pc, #32]	@ (8005790 <PCD_EP_ISR_Handler+0x6e8>)
 800576e:	4313      	orrs	r3, r2
 8005770:	b29a      	uxth	r2, r3
 8005772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005774:	801a      	strh	r2, [r3, #0]
 8005776:	e026      	b.n	80057c6 <PCD_EP_ISR_Handler+0x71e>
 8005778:	00000f8f 	.word	0x00000f8f
 800577c:	00000406 	.word	0x00000406
 8005780:	ffff8f8f 	.word	0xffff8f8f
 8005784:	ffff80c0 	.word	0xffff80c0
 8005788:	00000402 	.word	0x00000402
 800578c:	ffff8f0f 	.word	0xffff8f0f
 8005790:	ffff8000 	.word	0xffff8000
 8005794:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005796:	785b      	ldrb	r3, [r3, #1]
 8005798:	2b01      	cmp	r3, #1
 800579a:	d114      	bne.n	80057c6 <PCD_EP_ISR_Handler+0x71e>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	2250      	movs	r2, #80	@ 0x50
 80057a2:	5a9b      	ldrh	r3, [r3, r2]
 80057a4:	b29b      	uxth	r3, r3
 80057a6:	001a      	movs	r2, r3
 80057a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057aa:	189b      	adds	r3, r3, r2
 80057ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80057ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057b0:	781b      	ldrb	r3, [r3, #0]
 80057b2:	00da      	lsls	r2, r3, #3
 80057b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057b6:	18d3      	adds	r3, r2, r3
 80057b8:	4a3b      	ldr	r2, [pc, #236]	@ (80058a8 <PCD_EP_ISR_Handler+0x800>)
 80057ba:	4694      	mov	ip, r2
 80057bc:	4463      	add	r3, ip
 80057be:	63bb      	str	r3, [r7, #56]	@ 0x38
 80057c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057c2:	2200      	movs	r2, #0
 80057c4:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80057c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057c8:	781a      	ldrb	r2, [r3, #0]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	0011      	movs	r1, r2
 80057ce:	0018      	movs	r0, r3
 80057d0:	f007 fa00 	bl	800cbd4 <HAL_PCD_DataInStageCallback>
 80057d4:	e058      	b.n	8005888 <PCD_EP_ISR_Handler+0x7e0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80057d6:	234c      	movs	r3, #76	@ 0x4c
 80057d8:	18fb      	adds	r3, r7, r3
 80057da:	881a      	ldrh	r2, [r3, #0]
 80057dc:	2380      	movs	r3, #128	@ 0x80
 80057de:	005b      	lsls	r3, r3, #1
 80057e0:	4013      	ands	r3, r2
 80057e2:	d149      	bne.n	8005878 <PCD_EP_ISR_Handler+0x7d0>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	2250      	movs	r2, #80	@ 0x50
 80057ea:	5a9b      	ldrh	r3, [r3, r2]
 80057ec:	b29b      	uxth	r3, r3
 80057ee:	001a      	movs	r2, r3
 80057f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057f2:	781b      	ldrb	r3, [r3, #0]
 80057f4:	00db      	lsls	r3, r3, #3
 80057f6:	18d2      	adds	r2, r2, r3
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	18d3      	adds	r3, r2, r3
 80057fe:	4a2b      	ldr	r2, [pc, #172]	@ (80058ac <PCD_EP_ISR_Handler+0x804>)
 8005800:	4694      	mov	ip, r2
 8005802:	4463      	add	r3, ip
 8005804:	881a      	ldrh	r2, [r3, #0]
 8005806:	2140      	movs	r1, #64	@ 0x40
 8005808:	187b      	adds	r3, r7, r1
 800580a:	0592      	lsls	r2, r2, #22
 800580c:	0d92      	lsrs	r2, r2, #22
 800580e:	801a      	strh	r2, [r3, #0]

            if (ep->xfer_len > TxPctSize)
 8005810:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005812:	699a      	ldr	r2, [r3, #24]
 8005814:	187b      	adds	r3, r7, r1
 8005816:	881b      	ldrh	r3, [r3, #0]
 8005818:	429a      	cmp	r2, r3
 800581a:	d907      	bls.n	800582c <PCD_EP_ISR_Handler+0x784>
            {
              ep->xfer_len -= TxPctSize;
 800581c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800581e:	699a      	ldr	r2, [r3, #24]
 8005820:	187b      	adds	r3, r7, r1
 8005822:	881b      	ldrh	r3, [r3, #0]
 8005824:	1ad2      	subs	r2, r2, r3
 8005826:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005828:	619a      	str	r2, [r3, #24]
 800582a:	e002      	b.n	8005832 <PCD_EP_ISR_Handler+0x78a>
            }
            else
            {
              ep->xfer_len = 0U;
 800582c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800582e:	2200      	movs	r2, #0
 8005830:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8005832:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005834:	699b      	ldr	r3, [r3, #24]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d107      	bne.n	800584a <PCD_EP_ISR_Handler+0x7a2>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800583a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800583c:	781a      	ldrb	r2, [r3, #0]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	0011      	movs	r1, r2
 8005842:	0018      	movs	r0, r3
 8005844:	f007 f9c6 	bl	800cbd4 <HAL_PCD_DataInStageCallback>
 8005848:	e01e      	b.n	8005888 <PCD_EP_ISR_Handler+0x7e0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800584a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800584c:	695a      	ldr	r2, [r3, #20]
 800584e:	2140      	movs	r1, #64	@ 0x40
 8005850:	187b      	adds	r3, r7, r1
 8005852:	881b      	ldrh	r3, [r3, #0]
 8005854:	18d2      	adds	r2, r2, r3
 8005856:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005858:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800585a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800585c:	69da      	ldr	r2, [r3, #28]
 800585e:	187b      	adds	r3, r7, r1
 8005860:	881b      	ldrh	r3, [r3, #0]
 8005862:	18d2      	adds	r2, r2, r3
 8005864:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005866:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800586e:	0011      	movs	r1, r2
 8005870:	0018      	movs	r0, r3
 8005872:	f004 f82f 	bl	80098d4 <USB_EPStartXfer>
 8005876:	e007      	b.n	8005888 <PCD_EP_ISR_Handler+0x7e0>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8005878:	234c      	movs	r3, #76	@ 0x4c
 800587a:	18fb      	adds	r3, r7, r3
 800587c:	881a      	ldrh	r2, [r3, #0]
 800587e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	0018      	movs	r0, r3
 8005884:	f000 f930 	bl	8005ae8 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	2244      	movs	r2, #68	@ 0x44
 800588e:	5a9b      	ldrh	r3, [r3, r2]
 8005890:	b29b      	uxth	r3, r3
 8005892:	b21b      	sxth	r3, r3
 8005894:	2b00      	cmp	r3, #0
 8005896:	da01      	bge.n	800589c <PCD_EP_ISR_Handler+0x7f4>
 8005898:	f7ff fc0c 	bl	80050b4 <PCD_EP_ISR_Handler+0xc>
        }
      }
    }
  }

  return HAL_OK;
 800589c:	2300      	movs	r3, #0
}
 800589e:	0018      	movs	r0, r3
 80058a0:	46bd      	mov	sp, r7
 80058a2:	b016      	add	sp, #88	@ 0x58
 80058a4:	bdb0      	pop	{r4, r5, r7, pc}
 80058a6:	46c0      	nop			@ (mov r8, r8)
 80058a8:	00000406 	.word	0x00000406
 80058ac:	00000402 	.word	0x00000402

080058b0 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80058b0:	b590      	push	{r4, r7, lr}
 80058b2:	b089      	sub	sp, #36	@ 0x24
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	60f8      	str	r0, [r7, #12]
 80058b8:	60b9      	str	r1, [r7, #8]
 80058ba:	1dbb      	adds	r3, r7, #6
 80058bc:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80058be:	1dbb      	adds	r3, r7, #6
 80058c0:	881a      	ldrh	r2, [r3, #0]
 80058c2:	2380      	movs	r3, #128	@ 0x80
 80058c4:	01db      	lsls	r3, r3, #7
 80058c6:	4013      	ands	r3, r2
 80058c8:	d100      	bne.n	80058cc <HAL_PCD_EP_DB_Receive+0x1c>
 80058ca:	e07d      	b.n	80059c8 <HAL_PCD_EP_DB_Receive+0x118>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	2250      	movs	r2, #80	@ 0x50
 80058d2:	5a9b      	ldrh	r3, [r3, r2]
 80058d4:	b29b      	uxth	r3, r3
 80058d6:	001a      	movs	r2, r3
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	781b      	ldrb	r3, [r3, #0]
 80058dc:	00db      	lsls	r3, r3, #3
 80058de:	18d2      	adds	r2, r2, r3
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	18d3      	adds	r3, r2, r3
 80058e6:	4a7a      	ldr	r2, [pc, #488]	@ (8005ad0 <HAL_PCD_EP_DB_Receive+0x220>)
 80058e8:	4694      	mov	ip, r2
 80058ea:	4463      	add	r3, ip
 80058ec:	881a      	ldrh	r2, [r3, #0]
 80058ee:	211a      	movs	r1, #26
 80058f0:	187b      	adds	r3, r7, r1
 80058f2:	0592      	lsls	r2, r2, #22
 80058f4:	0d92      	lsrs	r2, r2, #22
 80058f6:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= count)
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	699a      	ldr	r2, [r3, #24]
 80058fc:	187b      	adds	r3, r7, r1
 80058fe:	881b      	ldrh	r3, [r3, #0]
 8005900:	429a      	cmp	r2, r3
 8005902:	d307      	bcc.n	8005914 <HAL_PCD_EP_DB_Receive+0x64>
    {
      ep->xfer_len -= count;
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	699a      	ldr	r2, [r3, #24]
 8005908:	187b      	adds	r3, r7, r1
 800590a:	881b      	ldrh	r3, [r3, #0]
 800590c:	1ad2      	subs	r2, r2, r3
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	619a      	str	r2, [r3, #24]
 8005912:	e002      	b.n	800591a <HAL_PCD_EP_DB_Receive+0x6a>
    }
    else
    {
      ep->xfer_len = 0U;
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	2200      	movs	r2, #0
 8005918:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	699b      	ldr	r3, [r3, #24]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d121      	bne.n	8005966 <HAL_PCD_EP_DB_Receive+0xb6>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	001a      	movs	r2, r3
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	781b      	ldrb	r3, [r3, #0]
 800592c:	009b      	lsls	r3, r3, #2
 800592e:	18d3      	adds	r3, r2, r3
 8005930:	881b      	ldrh	r3, [r3, #0]
 8005932:	b29a      	uxth	r2, r3
 8005934:	2018      	movs	r0, #24
 8005936:	183b      	adds	r3, r7, r0
 8005938:	4966      	ldr	r1, [pc, #408]	@ (8005ad4 <HAL_PCD_EP_DB_Receive+0x224>)
 800593a:	400a      	ands	r2, r1
 800593c:	801a      	strh	r2, [r3, #0]
 800593e:	183b      	adds	r3, r7, r0
 8005940:	183a      	adds	r2, r7, r0
 8005942:	8812      	ldrh	r2, [r2, #0]
 8005944:	2180      	movs	r1, #128	@ 0x80
 8005946:	0189      	lsls	r1, r1, #6
 8005948:	404a      	eors	r2, r1
 800594a:	801a      	strh	r2, [r3, #0]
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	001a      	movs	r2, r3
 8005952:	68bb      	ldr	r3, [r7, #8]
 8005954:	781b      	ldrb	r3, [r3, #0]
 8005956:	009b      	lsls	r3, r3, #2
 8005958:	18d3      	adds	r3, r2, r3
 800595a:	183a      	adds	r2, r7, r0
 800595c:	8812      	ldrh	r2, [r2, #0]
 800595e:	495e      	ldr	r1, [pc, #376]	@ (8005ad8 <HAL_PCD_EP_DB_Receive+0x228>)
 8005960:	430a      	orrs	r2, r1
 8005962:	b292      	uxth	r2, r2
 8005964:	801a      	strh	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005966:	1dbb      	adds	r3, r7, #6
 8005968:	881b      	ldrh	r3, [r3, #0]
 800596a:	2240      	movs	r2, #64	@ 0x40
 800596c:	4013      	ands	r3, r2
 800596e:	d01a      	beq.n	80059a6 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	001a      	movs	r2, r3
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	781b      	ldrb	r3, [r3, #0]
 800597a:	009b      	lsls	r3, r3, #2
 800597c:	18d3      	adds	r3, r2, r3
 800597e:	881b      	ldrh	r3, [r3, #0]
 8005980:	b29a      	uxth	r2, r3
 8005982:	2016      	movs	r0, #22
 8005984:	183b      	adds	r3, r7, r0
 8005986:	4955      	ldr	r1, [pc, #340]	@ (8005adc <HAL_PCD_EP_DB_Receive+0x22c>)
 8005988:	400a      	ands	r2, r1
 800598a:	801a      	strh	r2, [r3, #0]
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	001a      	movs	r2, r3
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	781b      	ldrb	r3, [r3, #0]
 8005996:	009b      	lsls	r3, r3, #2
 8005998:	18d3      	adds	r3, r2, r3
 800599a:	183a      	adds	r2, r7, r0
 800599c:	8812      	ldrh	r2, [r2, #0]
 800599e:	4950      	ldr	r1, [pc, #320]	@ (8005ae0 <HAL_PCD_EP_DB_Receive+0x230>)
 80059a0:	430a      	orrs	r2, r1
 80059a2:	b292      	uxth	r2, r2
 80059a4:	801a      	strh	r2, [r3, #0]
    }

    if (count != 0U)
 80059a6:	241a      	movs	r4, #26
 80059a8:	193b      	adds	r3, r7, r4
 80059aa:	881b      	ldrh	r3, [r3, #0]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d100      	bne.n	80059b2 <HAL_PCD_EP_DB_Receive+0x102>
 80059b0:	e086      	b.n	8005ac0 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	6818      	ldr	r0, [r3, #0]
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	6959      	ldr	r1, [r3, #20]
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	891a      	ldrh	r2, [r3, #8]
 80059be:	193b      	adds	r3, r7, r4
 80059c0:	881b      	ldrh	r3, [r3, #0]
 80059c2:	f005 fa3b 	bl	800ae3c <USB_ReadPMA>
 80059c6:	e07b      	b.n	8005ac0 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	2250      	movs	r2, #80	@ 0x50
 80059ce:	5a9b      	ldrh	r3, [r3, r2]
 80059d0:	b29b      	uxth	r3, r3
 80059d2:	001a      	movs	r2, r3
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	781b      	ldrb	r3, [r3, #0]
 80059d8:	00db      	lsls	r3, r3, #3
 80059da:	18d2      	adds	r2, r2, r3
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	18d3      	adds	r3, r2, r3
 80059e2:	4a40      	ldr	r2, [pc, #256]	@ (8005ae4 <HAL_PCD_EP_DB_Receive+0x234>)
 80059e4:	4694      	mov	ip, r2
 80059e6:	4463      	add	r3, ip
 80059e8:	881a      	ldrh	r2, [r3, #0]
 80059ea:	211a      	movs	r1, #26
 80059ec:	187b      	adds	r3, r7, r1
 80059ee:	0592      	lsls	r2, r2, #22
 80059f0:	0d92      	lsrs	r2, r2, #22
 80059f2:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= count)
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	699a      	ldr	r2, [r3, #24]
 80059f8:	187b      	adds	r3, r7, r1
 80059fa:	881b      	ldrh	r3, [r3, #0]
 80059fc:	429a      	cmp	r2, r3
 80059fe:	d307      	bcc.n	8005a10 <HAL_PCD_EP_DB_Receive+0x160>
    {
      ep->xfer_len -= count;
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	699a      	ldr	r2, [r3, #24]
 8005a04:	187b      	adds	r3, r7, r1
 8005a06:	881b      	ldrh	r3, [r3, #0]
 8005a08:	1ad2      	subs	r2, r2, r3
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	619a      	str	r2, [r3, #24]
 8005a0e:	e002      	b.n	8005a16 <HAL_PCD_EP_DB_Receive+0x166>
    }
    else
    {
      ep->xfer_len = 0U;
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	2200      	movs	r2, #0
 8005a14:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8005a16:	68bb      	ldr	r3, [r7, #8]
 8005a18:	699b      	ldr	r3, [r3, #24]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d121      	bne.n	8005a62 <HAL_PCD_EP_DB_Receive+0x1b2>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	001a      	movs	r2, r3
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	781b      	ldrb	r3, [r3, #0]
 8005a28:	009b      	lsls	r3, r3, #2
 8005a2a:	18d3      	adds	r3, r2, r3
 8005a2c:	881b      	ldrh	r3, [r3, #0]
 8005a2e:	b29a      	uxth	r2, r3
 8005a30:	201e      	movs	r0, #30
 8005a32:	183b      	adds	r3, r7, r0
 8005a34:	4927      	ldr	r1, [pc, #156]	@ (8005ad4 <HAL_PCD_EP_DB_Receive+0x224>)
 8005a36:	400a      	ands	r2, r1
 8005a38:	801a      	strh	r2, [r3, #0]
 8005a3a:	183b      	adds	r3, r7, r0
 8005a3c:	183a      	adds	r2, r7, r0
 8005a3e:	8812      	ldrh	r2, [r2, #0]
 8005a40:	2180      	movs	r1, #128	@ 0x80
 8005a42:	0189      	lsls	r1, r1, #6
 8005a44:	404a      	eors	r2, r1
 8005a46:	801a      	strh	r2, [r3, #0]
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	001a      	movs	r2, r3
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	781b      	ldrb	r3, [r3, #0]
 8005a52:	009b      	lsls	r3, r3, #2
 8005a54:	18d3      	adds	r3, r2, r3
 8005a56:	183a      	adds	r2, r7, r0
 8005a58:	8812      	ldrh	r2, [r2, #0]
 8005a5a:	491f      	ldr	r1, [pc, #124]	@ (8005ad8 <HAL_PCD_EP_DB_Receive+0x228>)
 8005a5c:	430a      	orrs	r2, r1
 8005a5e:	b292      	uxth	r2, r2
 8005a60:	801a      	strh	r2, [r3, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8005a62:	1dbb      	adds	r3, r7, #6
 8005a64:	881b      	ldrh	r3, [r3, #0]
 8005a66:	2240      	movs	r2, #64	@ 0x40
 8005a68:	4013      	ands	r3, r2
 8005a6a:	d11a      	bne.n	8005aa2 <HAL_PCD_EP_DB_Receive+0x1f2>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	001a      	movs	r2, r3
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	781b      	ldrb	r3, [r3, #0]
 8005a76:	009b      	lsls	r3, r3, #2
 8005a78:	18d3      	adds	r3, r2, r3
 8005a7a:	881b      	ldrh	r3, [r3, #0]
 8005a7c:	b29a      	uxth	r2, r3
 8005a7e:	201c      	movs	r0, #28
 8005a80:	183b      	adds	r3, r7, r0
 8005a82:	4916      	ldr	r1, [pc, #88]	@ (8005adc <HAL_PCD_EP_DB_Receive+0x22c>)
 8005a84:	400a      	ands	r2, r1
 8005a86:	801a      	strh	r2, [r3, #0]
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	001a      	movs	r2, r3
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	781b      	ldrb	r3, [r3, #0]
 8005a92:	009b      	lsls	r3, r3, #2
 8005a94:	18d3      	adds	r3, r2, r3
 8005a96:	183a      	adds	r2, r7, r0
 8005a98:	8812      	ldrh	r2, [r2, #0]
 8005a9a:	4911      	ldr	r1, [pc, #68]	@ (8005ae0 <HAL_PCD_EP_DB_Receive+0x230>)
 8005a9c:	430a      	orrs	r2, r1
 8005a9e:	b292      	uxth	r2, r2
 8005aa0:	801a      	strh	r2, [r3, #0]
    }

    if (count != 0U)
 8005aa2:	241a      	movs	r4, #26
 8005aa4:	193b      	adds	r3, r7, r4
 8005aa6:	881b      	ldrh	r3, [r3, #0]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d009      	beq.n	8005ac0 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	6818      	ldr	r0, [r3, #0]
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	6959      	ldr	r1, [r3, #20]
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	895a      	ldrh	r2, [r3, #10]
 8005ab8:	193b      	adds	r3, r7, r4
 8005aba:	881b      	ldrh	r3, [r3, #0]
 8005abc:	f005 f9be 	bl	800ae3c <USB_ReadPMA>
    }
  }

  return count;
 8005ac0:	231a      	movs	r3, #26
 8005ac2:	18fb      	adds	r3, r7, r3
 8005ac4:	881b      	ldrh	r3, [r3, #0]
}
 8005ac6:	0018      	movs	r0, r3
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	b009      	add	sp, #36	@ 0x24
 8005acc:	bd90      	pop	{r4, r7, pc}
 8005ace:	46c0      	nop			@ (mov r8, r8)
 8005ad0:	00000402 	.word	0x00000402
 8005ad4:	ffffbf8f 	.word	0xffffbf8f
 8005ad8:	ffff8080 	.word	0xffff8080
 8005adc:	ffff8f8f 	.word	0xffff8f8f
 8005ae0:	ffff80c0 	.word	0xffff80c0
 8005ae4:	00000406 	.word	0x00000406

08005ae8 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b0a4      	sub	sp, #144	@ 0x90
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	60f8      	str	r0, [r7, #12]
 8005af0:	60b9      	str	r1, [r7, #8]
 8005af2:	1dbb      	adds	r3, r7, #6
 8005af4:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005af6:	1dbb      	adds	r3, r7, #6
 8005af8:	881b      	ldrh	r3, [r3, #0]
 8005afa:	2240      	movs	r2, #64	@ 0x40
 8005afc:	4013      	ands	r3, r2
 8005afe:	d100      	bne.n	8005b02 <HAL_PCD_EP_DB_Transmit+0x1a>
 8005b00:	e1e4      	b.n	8005ecc <HAL_PCD_EP_DB_Transmit+0x3e4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	2250      	movs	r2, #80	@ 0x50
 8005b08:	5a9b      	ldrh	r3, [r3, r2]
 8005b0a:	b29b      	uxth	r3, r3
 8005b0c:	001a      	movs	r2, r3
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	781b      	ldrb	r3, [r3, #0]
 8005b12:	00db      	lsls	r3, r3, #3
 8005b14:	18d2      	adds	r2, r2, r3
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	18d3      	adds	r3, r2, r3
 8005b1c:	4ad0      	ldr	r2, [pc, #832]	@ (8005e60 <HAL_PCD_EP_DB_Transmit+0x378>)
 8005b1e:	4694      	mov	ip, r2
 8005b20:	4463      	add	r3, ip
 8005b22:	881a      	ldrh	r2, [r3, #0]
 8005b24:	2188      	movs	r1, #136	@ 0x88
 8005b26:	187b      	adds	r3, r7, r1
 8005b28:	0592      	lsls	r2, r2, #22
 8005b2a:	0d92      	lsrs	r2, r2, #22
 8005b2c:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len > TxPctSize)
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	699a      	ldr	r2, [r3, #24]
 8005b32:	187b      	adds	r3, r7, r1
 8005b34:	881b      	ldrh	r3, [r3, #0]
 8005b36:	429a      	cmp	r2, r3
 8005b38:	d907      	bls.n	8005b4a <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	699a      	ldr	r2, [r3, #24]
 8005b3e:	187b      	adds	r3, r7, r1
 8005b40:	881b      	ldrh	r3, [r3, #0]
 8005b42:	1ad2      	subs	r2, r2, r3
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	619a      	str	r2, [r3, #24]
 8005b48:	e002      	b.n	8005b50 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8005b4a:	68bb      	ldr	r3, [r7, #8]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	699b      	ldr	r3, [r3, #24]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d000      	beq.n	8005b5a <HAL_PCD_EP_DB_Transmit+0x72>
 8005b58:	e0b5      	b.n	8005cc6 <HAL_PCD_EP_DB_Transmit+0x1de>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	785b      	ldrb	r3, [r3, #1]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d125      	bne.n	8005bae <HAL_PCD_EP_DB_Transmit+0xc6>
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	2250      	movs	r2, #80	@ 0x50
 8005b6e:	5a9b      	ldrh	r3, [r3, r2]
 8005b70:	b29b      	uxth	r3, r3
 8005b72:	001a      	movs	r2, r3
 8005b74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b76:	189b      	adds	r3, r3, r2
 8005b78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	781b      	ldrb	r3, [r3, #0]
 8005b7e:	00da      	lsls	r2, r3, #3
 8005b80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b82:	18d3      	adds	r3, r2, r3
 8005b84:	4ab6      	ldr	r2, [pc, #728]	@ (8005e60 <HAL_PCD_EP_DB_Transmit+0x378>)
 8005b86:	4694      	mov	ip, r2
 8005b88:	4463      	add	r3, ip
 8005b8a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005b8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b8e:	881b      	ldrh	r3, [r3, #0]
 8005b90:	b29b      	uxth	r3, r3
 8005b92:	059b      	lsls	r3, r3, #22
 8005b94:	0d9b      	lsrs	r3, r3, #22
 8005b96:	b29a      	uxth	r2, r3
 8005b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b9a:	801a      	strh	r2, [r3, #0]
 8005b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b9e:	881b      	ldrh	r3, [r3, #0]
 8005ba0:	b29b      	uxth	r3, r3
 8005ba2:	4ab0      	ldr	r2, [pc, #704]	@ (8005e64 <HAL_PCD_EP_DB_Transmit+0x37c>)
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	b29a      	uxth	r2, r3
 8005ba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005baa:	801a      	strh	r2, [r3, #0]
 8005bac:	e01b      	b.n	8005be6 <HAL_PCD_EP_DB_Transmit+0xfe>
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	785b      	ldrb	r3, [r3, #1]
 8005bb2:	2b01      	cmp	r3, #1
 8005bb4:	d117      	bne.n	8005be6 <HAL_PCD_EP_DB_Transmit+0xfe>
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	2250      	movs	r2, #80	@ 0x50
 8005bc2:	5a9b      	ldrh	r3, [r3, r2]
 8005bc4:	b29b      	uxth	r3, r3
 8005bc6:	001a      	movs	r2, r3
 8005bc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bca:	189b      	adds	r3, r3, r2
 8005bcc:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	781b      	ldrb	r3, [r3, #0]
 8005bd2:	00da      	lsls	r2, r3, #3
 8005bd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bd6:	18d3      	adds	r3, r2, r3
 8005bd8:	4aa1      	ldr	r2, [pc, #644]	@ (8005e60 <HAL_PCD_EP_DB_Transmit+0x378>)
 8005bda:	4694      	mov	ip, r2
 8005bdc:	4463      	add	r3, ip
 8005bde:	633b      	str	r3, [r7, #48]	@ 0x30
 8005be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005be2:	2200      	movs	r2, #0
 8005be4:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	785b      	ldrb	r3, [r3, #1]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d125      	bne.n	8005c40 <HAL_PCD_EP_DB_Transmit+0x158>
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	61fb      	str	r3, [r7, #28]
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	2250      	movs	r2, #80	@ 0x50
 8005c00:	5a9b      	ldrh	r3, [r3, r2]
 8005c02:	b29b      	uxth	r3, r3
 8005c04:	001a      	movs	r2, r3
 8005c06:	69fb      	ldr	r3, [r7, #28]
 8005c08:	189b      	adds	r3, r3, r2
 8005c0a:	61fb      	str	r3, [r7, #28]
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	781b      	ldrb	r3, [r3, #0]
 8005c10:	00da      	lsls	r2, r3, #3
 8005c12:	69fb      	ldr	r3, [r7, #28]
 8005c14:	18d3      	adds	r3, r2, r3
 8005c16:	4a94      	ldr	r2, [pc, #592]	@ (8005e68 <HAL_PCD_EP_DB_Transmit+0x380>)
 8005c18:	4694      	mov	ip, r2
 8005c1a:	4463      	add	r3, ip
 8005c1c:	61bb      	str	r3, [r7, #24]
 8005c1e:	69bb      	ldr	r3, [r7, #24]
 8005c20:	881b      	ldrh	r3, [r3, #0]
 8005c22:	b29b      	uxth	r3, r3
 8005c24:	059b      	lsls	r3, r3, #22
 8005c26:	0d9b      	lsrs	r3, r3, #22
 8005c28:	b29a      	uxth	r2, r3
 8005c2a:	69bb      	ldr	r3, [r7, #24]
 8005c2c:	801a      	strh	r2, [r3, #0]
 8005c2e:	69bb      	ldr	r3, [r7, #24]
 8005c30:	881b      	ldrh	r3, [r3, #0]
 8005c32:	b29b      	uxth	r3, r3
 8005c34:	4a8b      	ldr	r2, [pc, #556]	@ (8005e64 <HAL_PCD_EP_DB_Transmit+0x37c>)
 8005c36:	4313      	orrs	r3, r2
 8005c38:	b29a      	uxth	r2, r3
 8005c3a:	69bb      	ldr	r3, [r7, #24]
 8005c3c:	801a      	strh	r2, [r3, #0]
 8005c3e:	e018      	b.n	8005c72 <HAL_PCD_EP_DB_Transmit+0x18a>
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	785b      	ldrb	r3, [r3, #1]
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d114      	bne.n	8005c72 <HAL_PCD_EP_DB_Transmit+0x18a>
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	2250      	movs	r2, #80	@ 0x50
 8005c4e:	5a9b      	ldrh	r3, [r3, r2]
 8005c50:	b29b      	uxth	r3, r3
 8005c52:	001a      	movs	r2, r3
 8005c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c56:	189b      	adds	r3, r3, r2
 8005c58:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	781b      	ldrb	r3, [r3, #0]
 8005c5e:	00da      	lsls	r2, r3, #3
 8005c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c62:	18d3      	adds	r3, r2, r3
 8005c64:	4a80      	ldr	r2, [pc, #512]	@ (8005e68 <HAL_PCD_EP_DB_Transmit+0x380>)
 8005c66:	4694      	mov	ip, r2
 8005c68:	4463      	add	r3, ip
 8005c6a:	623b      	str	r3, [r7, #32]
 8005c6c:	6a3b      	ldr	r3, [r7, #32]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005c72:	68bb      	ldr	r3, [r7, #8]
 8005c74:	781a      	ldrb	r2, [r3, #0]
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	0011      	movs	r1, r2
 8005c7a:	0018      	movs	r0, r3
 8005c7c:	f006 ffaa 	bl	800cbd4 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005c80:	1dbb      	adds	r3, r7, #6
 8005c82:	881a      	ldrh	r2, [r3, #0]
 8005c84:	2380      	movs	r3, #128	@ 0x80
 8005c86:	01db      	lsls	r3, r3, #7
 8005c88:	4013      	ands	r3, r2
 8005c8a:	d100      	bne.n	8005c8e <HAL_PCD_EP_DB_Transmit+0x1a6>
 8005c8c:	e308      	b.n	80062a0 <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	001a      	movs	r2, r3
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	781b      	ldrb	r3, [r3, #0]
 8005c98:	009b      	lsls	r3, r3, #2
 8005c9a:	18d3      	adds	r3, r2, r3
 8005c9c:	881b      	ldrh	r3, [r3, #0]
 8005c9e:	b29a      	uxth	r2, r3
 8005ca0:	2016      	movs	r0, #22
 8005ca2:	183b      	adds	r3, r7, r0
 8005ca4:	4971      	ldr	r1, [pc, #452]	@ (8005e6c <HAL_PCD_EP_DB_Transmit+0x384>)
 8005ca6:	400a      	ands	r2, r1
 8005ca8:	801a      	strh	r2, [r3, #0]
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	001a      	movs	r2, r3
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	781b      	ldrb	r3, [r3, #0]
 8005cb4:	009b      	lsls	r3, r3, #2
 8005cb6:	18d3      	adds	r3, r2, r3
 8005cb8:	183a      	adds	r2, r7, r0
 8005cba:	8812      	ldrh	r2, [r2, #0]
 8005cbc:	496c      	ldr	r1, [pc, #432]	@ (8005e70 <HAL_PCD_EP_DB_Transmit+0x388>)
 8005cbe:	430a      	orrs	r2, r1
 8005cc0:	b292      	uxth	r2, r2
 8005cc2:	801a      	strh	r2, [r3, #0]
 8005cc4:	e2ec      	b.n	80062a0 <HAL_PCD_EP_DB_Transmit+0x7b8>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005cc6:	1dbb      	adds	r3, r7, #6
 8005cc8:	881a      	ldrh	r2, [r3, #0]
 8005cca:	2380      	movs	r3, #128	@ 0x80
 8005ccc:	01db      	lsls	r3, r3, #7
 8005cce:	4013      	ands	r3, r2
 8005cd0:	d01a      	beq.n	8005d08 <HAL_PCD_EP_DB_Transmit+0x220>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	001a      	movs	r2, r3
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	781b      	ldrb	r3, [r3, #0]
 8005cdc:	009b      	lsls	r3, r3, #2
 8005cde:	18d3      	adds	r3, r2, r3
 8005ce0:	881b      	ldrh	r3, [r3, #0]
 8005ce2:	b29a      	uxth	r2, r3
 8005ce4:	208a      	movs	r0, #138	@ 0x8a
 8005ce6:	183b      	adds	r3, r7, r0
 8005ce8:	4960      	ldr	r1, [pc, #384]	@ (8005e6c <HAL_PCD_EP_DB_Transmit+0x384>)
 8005cea:	400a      	ands	r2, r1
 8005cec:	801a      	strh	r2, [r3, #0]
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	001a      	movs	r2, r3
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	781b      	ldrb	r3, [r3, #0]
 8005cf8:	009b      	lsls	r3, r3, #2
 8005cfa:	18d3      	adds	r3, r2, r3
 8005cfc:	183a      	adds	r2, r7, r0
 8005cfe:	8812      	ldrh	r2, [r2, #0]
 8005d00:	495b      	ldr	r1, [pc, #364]	@ (8005e70 <HAL_PCD_EP_DB_Transmit+0x388>)
 8005d02:	430a      	orrs	r2, r1
 8005d04:	b292      	uxth	r2, r2
 8005d06:	801a      	strh	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	2224      	movs	r2, #36	@ 0x24
 8005d0c:	5c9b      	ldrb	r3, [r3, r2]
 8005d0e:	2b01      	cmp	r3, #1
 8005d10:	d000      	beq.n	8005d14 <HAL_PCD_EP_DB_Transmit+0x22c>
 8005d12:	e2c5      	b.n	80062a0 <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        ep->xfer_buff += TxPctSize;
 8005d14:	68bb      	ldr	r3, [r7, #8]
 8005d16:	695a      	ldr	r2, [r3, #20]
 8005d18:	2188      	movs	r1, #136	@ 0x88
 8005d1a:	187b      	adds	r3, r7, r1
 8005d1c:	881b      	ldrh	r3, [r3, #0]
 8005d1e:	18d2      	adds	r2, r2, r3
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	69da      	ldr	r2, [r3, #28]
 8005d28:	187b      	adds	r3, r7, r1
 8005d2a:	881b      	ldrh	r3, [r3, #0]
 8005d2c:	18d2      	adds	r2, r2, r3
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	6a1a      	ldr	r2, [r3, #32]
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	691b      	ldr	r3, [r3, #16]
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	d30c      	bcc.n	8005d58 <HAL_PCD_EP_DB_Transmit+0x270>
        {
          len = ep->maxpacket;
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	691b      	ldr	r3, [r3, #16]
 8005d42:	218c      	movs	r1, #140	@ 0x8c
 8005d44:	187a      	adds	r2, r7, r1
 8005d46:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db -= len;
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	6a1a      	ldr	r2, [r3, #32]
 8005d4c:	187b      	adds	r3, r7, r1
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	1ad2      	subs	r2, r2, r3
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	621a      	str	r2, [r3, #32]
 8005d56:	e01a      	b.n	8005d8e <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else if (ep->xfer_len_db == 0U)
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	6a1b      	ldr	r3, [r3, #32]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d10a      	bne.n	8005d76 <HAL_PCD_EP_DB_Transmit+0x28e>
        {
          len = TxPctSize;
 8005d60:	2388      	movs	r3, #136	@ 0x88
 8005d62:	18fb      	adds	r3, r7, r3
 8005d64:	881b      	ldrh	r3, [r3, #0]
 8005d66:	228c      	movs	r2, #140	@ 0x8c
 8005d68:	18ba      	adds	r2, r7, r2
 8005d6a:	6013      	str	r3, [r2, #0]
          ep->xfer_fill_db = 0U;
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	2224      	movs	r2, #36	@ 0x24
 8005d70:	2100      	movs	r1, #0
 8005d72:	5499      	strb	r1, [r3, r2]
 8005d74:	e00b      	b.n	8005d8e <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	2224      	movs	r2, #36	@ 0x24
 8005d7a:	2100      	movs	r1, #0
 8005d7c:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	6a1b      	ldr	r3, [r3, #32]
 8005d82:	228c      	movs	r2, #140	@ 0x8c
 8005d84:	18ba      	adds	r2, r7, r2
 8005d86:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db = 0U;
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	785b      	ldrb	r3, [r3, #1]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d000      	beq.n	8005d98 <HAL_PCD_EP_DB_Transmit+0x2b0>
 8005d96:	e06d      	b.n	8005e74 <HAL_PCD_EP_DB_Transmit+0x38c>
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	2250      	movs	r2, #80	@ 0x50
 8005da4:	5a9b      	ldrh	r3, [r3, r2]
 8005da6:	b29b      	uxth	r3, r3
 8005da8:	001a      	movs	r2, r3
 8005daa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005dac:	189b      	adds	r3, r3, r2
 8005dae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	781b      	ldrb	r3, [r3, #0]
 8005db4:	00da      	lsls	r2, r3, #3
 8005db6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005db8:	18d3      	adds	r3, r2, r3
 8005dba:	4a29      	ldr	r2, [pc, #164]	@ (8005e60 <HAL_PCD_EP_DB_Transmit+0x378>)
 8005dbc:	4694      	mov	ip, r2
 8005dbe:	4463      	add	r3, ip
 8005dc0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005dc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dc4:	881b      	ldrh	r3, [r3, #0]
 8005dc6:	b29b      	uxth	r3, r3
 8005dc8:	059b      	lsls	r3, r3, #22
 8005dca:	0d9b      	lsrs	r3, r3, #22
 8005dcc:	b29a      	uxth	r2, r3
 8005dce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dd0:	801a      	strh	r2, [r3, #0]
 8005dd2:	238c      	movs	r3, #140	@ 0x8c
 8005dd4:	18fb      	adds	r3, r7, r3
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d108      	bne.n	8005dee <HAL_PCD_EP_DB_Transmit+0x306>
 8005ddc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dde:	881b      	ldrh	r3, [r3, #0]
 8005de0:	b29b      	uxth	r3, r3
 8005de2:	4a20      	ldr	r2, [pc, #128]	@ (8005e64 <HAL_PCD_EP_DB_Transmit+0x37c>)
 8005de4:	4313      	orrs	r3, r2
 8005de6:	b29a      	uxth	r2, r3
 8005de8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dea:	801a      	strh	r2, [r3, #0]
 8005dec:	e061      	b.n	8005eb2 <HAL_PCD_EP_DB_Transmit+0x3ca>
 8005dee:	228c      	movs	r2, #140	@ 0x8c
 8005df0:	18bb      	adds	r3, r7, r2
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	2b3e      	cmp	r3, #62	@ 0x3e
 8005df6:	d817      	bhi.n	8005e28 <HAL_PCD_EP_DB_Transmit+0x340>
 8005df8:	18bb      	adds	r3, r7, r2
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	085b      	lsrs	r3, r3, #1
 8005dfe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e00:	18bb      	adds	r3, r7, r2
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	2201      	movs	r2, #1
 8005e06:	4013      	ands	r3, r2
 8005e08:	d002      	beq.n	8005e10 <HAL_PCD_EP_DB_Transmit+0x328>
 8005e0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e0c:	3301      	adds	r3, #1
 8005e0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e12:	881b      	ldrh	r3, [r3, #0]
 8005e14:	b29a      	uxth	r2, r3
 8005e16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e18:	b29b      	uxth	r3, r3
 8005e1a:	029b      	lsls	r3, r3, #10
 8005e1c:	b29b      	uxth	r3, r3
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	b29a      	uxth	r2, r3
 8005e22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e24:	801a      	strh	r2, [r3, #0]
 8005e26:	e044      	b.n	8005eb2 <HAL_PCD_EP_DB_Transmit+0x3ca>
 8005e28:	228c      	movs	r2, #140	@ 0x8c
 8005e2a:	18bb      	adds	r3, r7, r2
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	095b      	lsrs	r3, r3, #5
 8005e30:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e32:	18bb      	adds	r3, r7, r2
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	221f      	movs	r2, #31
 8005e38:	4013      	ands	r3, r2
 8005e3a:	d102      	bne.n	8005e42 <HAL_PCD_EP_DB_Transmit+0x35a>
 8005e3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e3e:	3b01      	subs	r3, #1
 8005e40:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e44:	881b      	ldrh	r3, [r3, #0]
 8005e46:	b29a      	uxth	r2, r3
 8005e48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e4a:	b29b      	uxth	r3, r3
 8005e4c:	029b      	lsls	r3, r3, #10
 8005e4e:	b29b      	uxth	r3, r3
 8005e50:	4313      	orrs	r3, r2
 8005e52:	b29b      	uxth	r3, r3
 8005e54:	4a03      	ldr	r2, [pc, #12]	@ (8005e64 <HAL_PCD_EP_DB_Transmit+0x37c>)
 8005e56:	4313      	orrs	r3, r2
 8005e58:	b29a      	uxth	r2, r3
 8005e5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e5c:	801a      	strh	r2, [r3, #0]
 8005e5e:	e028      	b.n	8005eb2 <HAL_PCD_EP_DB_Transmit+0x3ca>
 8005e60:	00000402 	.word	0x00000402
 8005e64:	ffff8000 	.word	0xffff8000
 8005e68:	00000406 	.word	0x00000406
 8005e6c:	ffff8f8f 	.word	0xffff8f8f
 8005e70:	ffffc080 	.word	0xffffc080
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	785b      	ldrb	r3, [r3, #1]
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	d11a      	bne.n	8005eb2 <HAL_PCD_EP_DB_Transmit+0x3ca>
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	2250      	movs	r2, #80	@ 0x50
 8005e88:	5a9b      	ldrh	r3, [r3, r2]
 8005e8a:	b29b      	uxth	r3, r3
 8005e8c:	001a      	movs	r2, r3
 8005e8e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e90:	189b      	adds	r3, r3, r2
 8005e92:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	781b      	ldrb	r3, [r3, #0]
 8005e98:	00da      	lsls	r2, r3, #3
 8005e9a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e9c:	18d3      	adds	r3, r2, r3
 8005e9e:	4ad9      	ldr	r2, [pc, #868]	@ (8006204 <HAL_PCD_EP_DB_Transmit+0x71c>)
 8005ea0:	4694      	mov	ip, r2
 8005ea2:	4463      	add	r3, ip
 8005ea4:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ea6:	238c      	movs	r3, #140	@ 0x8c
 8005ea8:	18fb      	adds	r3, r7, r3
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	b29a      	uxth	r2, r3
 8005eae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005eb0:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	6818      	ldr	r0, [r3, #0]
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	6959      	ldr	r1, [r3, #20]
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	891a      	ldrh	r2, [r3, #8]
 8005ebe:	238c      	movs	r3, #140	@ 0x8c
 8005ec0:	18fb      	adds	r3, r7, r3
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	b29b      	uxth	r3, r3
 8005ec6:	f004 ff6f 	bl	800ada8 <USB_WritePMA>
 8005eca:	e1e9      	b.n	80062a0 <HAL_PCD_EP_DB_Transmit+0x7b8>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	2250      	movs	r2, #80	@ 0x50
 8005ed2:	5a9b      	ldrh	r3, [r3, r2]
 8005ed4:	b29b      	uxth	r3, r3
 8005ed6:	001a      	movs	r2, r3
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	781b      	ldrb	r3, [r3, #0]
 8005edc:	00db      	lsls	r3, r3, #3
 8005ede:	18d2      	adds	r2, r2, r3
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	18d3      	adds	r3, r2, r3
 8005ee6:	4ac8      	ldr	r2, [pc, #800]	@ (8006208 <HAL_PCD_EP_DB_Transmit+0x720>)
 8005ee8:	4694      	mov	ip, r2
 8005eea:	4463      	add	r3, ip
 8005eec:	881a      	ldrh	r2, [r3, #0]
 8005eee:	2188      	movs	r1, #136	@ 0x88
 8005ef0:	187b      	adds	r3, r7, r1
 8005ef2:	0592      	lsls	r2, r2, #22
 8005ef4:	0d92      	lsrs	r2, r2, #22
 8005ef6:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= TxPctSize)
 8005ef8:	68bb      	ldr	r3, [r7, #8]
 8005efa:	699a      	ldr	r2, [r3, #24]
 8005efc:	187b      	adds	r3, r7, r1
 8005efe:	881b      	ldrh	r3, [r3, #0]
 8005f00:	429a      	cmp	r2, r3
 8005f02:	d307      	bcc.n	8005f14 <HAL_PCD_EP_DB_Transmit+0x42c>
    {
      ep->xfer_len -= TxPctSize;
 8005f04:	68bb      	ldr	r3, [r7, #8]
 8005f06:	699a      	ldr	r2, [r3, #24]
 8005f08:	187b      	adds	r3, r7, r1
 8005f0a:	881b      	ldrh	r3, [r3, #0]
 8005f0c:	1ad2      	subs	r2, r2, r3
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	619a      	str	r2, [r3, #24]
 8005f12:	e002      	b.n	8005f1a <HAL_PCD_EP_DB_Transmit+0x432>
    }
    else
    {
      ep->xfer_len = 0U;
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	2200      	movs	r2, #0
 8005f18:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	699b      	ldr	r3, [r3, #24]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d000      	beq.n	8005f24 <HAL_PCD_EP_DB_Transmit+0x43c>
 8005f22:	e0bb      	b.n	800609c <HAL_PCD_EP_DB_Transmit+0x5b4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	785b      	ldrb	r3, [r3, #1]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d125      	bne.n	8005f78 <HAL_PCD_EP_DB_Transmit+0x490>
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	2250      	movs	r2, #80	@ 0x50
 8005f38:	5a9b      	ldrh	r3, [r3, r2]
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	001a      	movs	r2, r3
 8005f3e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005f40:	189b      	adds	r3, r3, r2
 8005f42:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	781b      	ldrb	r3, [r3, #0]
 8005f48:	00da      	lsls	r2, r3, #3
 8005f4a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005f4c:	18d3      	adds	r3, r2, r3
 8005f4e:	4aad      	ldr	r2, [pc, #692]	@ (8006204 <HAL_PCD_EP_DB_Transmit+0x71c>)
 8005f50:	4694      	mov	ip, r2
 8005f52:	4463      	add	r3, ip
 8005f54:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005f56:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005f58:	881b      	ldrh	r3, [r3, #0]
 8005f5a:	b29b      	uxth	r3, r3
 8005f5c:	059b      	lsls	r3, r3, #22
 8005f5e:	0d9b      	lsrs	r3, r3, #22
 8005f60:	b29a      	uxth	r2, r3
 8005f62:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005f64:	801a      	strh	r2, [r3, #0]
 8005f66:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005f68:	881b      	ldrh	r3, [r3, #0]
 8005f6a:	b29b      	uxth	r3, r3
 8005f6c:	4aa7      	ldr	r2, [pc, #668]	@ (800620c <HAL_PCD_EP_DB_Transmit+0x724>)
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	b29a      	uxth	r2, r3
 8005f72:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005f74:	801a      	strh	r2, [r3, #0]
 8005f76:	e01b      	b.n	8005fb0 <HAL_PCD_EP_DB_Transmit+0x4c8>
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	785b      	ldrb	r3, [r3, #1]
 8005f7c:	2b01      	cmp	r3, #1
 8005f7e:	d117      	bne.n	8005fb0 <HAL_PCD_EP_DB_Transmit+0x4c8>
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	667b      	str	r3, [r7, #100]	@ 0x64
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	2250      	movs	r2, #80	@ 0x50
 8005f8c:	5a9b      	ldrh	r3, [r3, r2]
 8005f8e:	b29b      	uxth	r3, r3
 8005f90:	001a      	movs	r2, r3
 8005f92:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005f94:	189b      	adds	r3, r3, r2
 8005f96:	667b      	str	r3, [r7, #100]	@ 0x64
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	781b      	ldrb	r3, [r3, #0]
 8005f9c:	00da      	lsls	r2, r3, #3
 8005f9e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005fa0:	18d3      	adds	r3, r2, r3
 8005fa2:	4a98      	ldr	r2, [pc, #608]	@ (8006204 <HAL_PCD_EP_DB_Transmit+0x71c>)
 8005fa4:	4694      	mov	ip, r2
 8005fa6:	4463      	add	r3, ip
 8005fa8:	663b      	str	r3, [r7, #96]	@ 0x60
 8005faa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005fac:	2200      	movs	r2, #0
 8005fae:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	677b      	str	r3, [r7, #116]	@ 0x74
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	785b      	ldrb	r3, [r3, #1]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d12b      	bne.n	8006016 <HAL_PCD_EP_DB_Transmit+0x52e>
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	2250      	movs	r2, #80	@ 0x50
 8005fca:	5a9b      	ldrh	r3, [r3, r2]
 8005fcc:	b29b      	uxth	r3, r3
 8005fce:	001a      	movs	r2, r3
 8005fd0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005fd2:	189b      	adds	r3, r3, r2
 8005fd4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	781b      	ldrb	r3, [r3, #0]
 8005fda:	00da      	lsls	r2, r3, #3
 8005fdc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005fde:	18d3      	adds	r3, r2, r3
 8005fe0:	4a89      	ldr	r2, [pc, #548]	@ (8006208 <HAL_PCD_EP_DB_Transmit+0x720>)
 8005fe2:	4694      	mov	ip, r2
 8005fe4:	4463      	add	r3, ip
 8005fe6:	2184      	movs	r1, #132	@ 0x84
 8005fe8:	187a      	adds	r2, r7, r1
 8005fea:	6013      	str	r3, [r2, #0]
 8005fec:	187b      	adds	r3, r7, r1
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	881b      	ldrh	r3, [r3, #0]
 8005ff2:	b29b      	uxth	r3, r3
 8005ff4:	059b      	lsls	r3, r3, #22
 8005ff6:	0d9b      	lsrs	r3, r3, #22
 8005ff8:	b29a      	uxth	r2, r3
 8005ffa:	187b      	adds	r3, r7, r1
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	801a      	strh	r2, [r3, #0]
 8006000:	187b      	adds	r3, r7, r1
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	881b      	ldrh	r3, [r3, #0]
 8006006:	b29b      	uxth	r3, r3
 8006008:	4a80      	ldr	r2, [pc, #512]	@ (800620c <HAL_PCD_EP_DB_Transmit+0x724>)
 800600a:	4313      	orrs	r3, r2
 800600c:	b29a      	uxth	r2, r3
 800600e:	187b      	adds	r3, r7, r1
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	801a      	strh	r2, [r3, #0]
 8006014:	e018      	b.n	8006048 <HAL_PCD_EP_DB_Transmit+0x560>
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	785b      	ldrb	r3, [r3, #1]
 800601a:	2b01      	cmp	r3, #1
 800601c:	d114      	bne.n	8006048 <HAL_PCD_EP_DB_Transmit+0x560>
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	2250      	movs	r2, #80	@ 0x50
 8006024:	5a9b      	ldrh	r3, [r3, r2]
 8006026:	b29b      	uxth	r3, r3
 8006028:	001a      	movs	r2, r3
 800602a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800602c:	189b      	adds	r3, r3, r2
 800602e:	677b      	str	r3, [r7, #116]	@ 0x74
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	781b      	ldrb	r3, [r3, #0]
 8006034:	00da      	lsls	r2, r3, #3
 8006036:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006038:	18d3      	adds	r3, r2, r3
 800603a:	4a73      	ldr	r2, [pc, #460]	@ (8006208 <HAL_PCD_EP_DB_Transmit+0x720>)
 800603c:	4694      	mov	ip, r2
 800603e:	4463      	add	r3, ip
 8006040:	673b      	str	r3, [r7, #112]	@ 0x70
 8006042:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006044:	2200      	movs	r2, #0
 8006046:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	781a      	ldrb	r2, [r3, #0]
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	0011      	movs	r1, r2
 8006050:	0018      	movs	r0, r3
 8006052:	f006 fdbf 	bl	800cbd4 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006056:	1dbb      	adds	r3, r7, #6
 8006058:	881a      	ldrh	r2, [r3, #0]
 800605a:	2380      	movs	r3, #128	@ 0x80
 800605c:	01db      	lsls	r3, r3, #7
 800605e:	4013      	ands	r3, r2
 8006060:	d000      	beq.n	8006064 <HAL_PCD_EP_DB_Transmit+0x57c>
 8006062:	e11d      	b.n	80062a0 <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	001a      	movs	r2, r3
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	781b      	ldrb	r3, [r3, #0]
 800606e:	009b      	lsls	r3, r3, #2
 8006070:	18d3      	adds	r3, r2, r3
 8006072:	881b      	ldrh	r3, [r3, #0]
 8006074:	b29a      	uxth	r2, r3
 8006076:	2082      	movs	r0, #130	@ 0x82
 8006078:	183b      	adds	r3, r7, r0
 800607a:	4965      	ldr	r1, [pc, #404]	@ (8006210 <HAL_PCD_EP_DB_Transmit+0x728>)
 800607c:	400a      	ands	r2, r1
 800607e:	801a      	strh	r2, [r3, #0]
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	001a      	movs	r2, r3
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	781b      	ldrb	r3, [r3, #0]
 800608a:	009b      	lsls	r3, r3, #2
 800608c:	18d3      	adds	r3, r2, r3
 800608e:	183a      	adds	r2, r7, r0
 8006090:	8812      	ldrh	r2, [r2, #0]
 8006092:	4960      	ldr	r1, [pc, #384]	@ (8006214 <HAL_PCD_EP_DB_Transmit+0x72c>)
 8006094:	430a      	orrs	r2, r1
 8006096:	b292      	uxth	r2, r2
 8006098:	801a      	strh	r2, [r3, #0]
 800609a:	e101      	b.n	80062a0 <HAL_PCD_EP_DB_Transmit+0x7b8>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800609c:	1dbb      	adds	r3, r7, #6
 800609e:	881a      	ldrh	r2, [r3, #0]
 80060a0:	2380      	movs	r3, #128	@ 0x80
 80060a2:	01db      	lsls	r3, r3, #7
 80060a4:	4013      	ands	r3, r2
 80060a6:	d11a      	bne.n	80060de <HAL_PCD_EP_DB_Transmit+0x5f6>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	001a      	movs	r2, r3
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	781b      	ldrb	r3, [r3, #0]
 80060b2:	009b      	lsls	r3, r3, #2
 80060b4:	18d3      	adds	r3, r2, r3
 80060b6:	881b      	ldrh	r3, [r3, #0]
 80060b8:	b29a      	uxth	r2, r3
 80060ba:	204e      	movs	r0, #78	@ 0x4e
 80060bc:	183b      	adds	r3, r7, r0
 80060be:	4954      	ldr	r1, [pc, #336]	@ (8006210 <HAL_PCD_EP_DB_Transmit+0x728>)
 80060c0:	400a      	ands	r2, r1
 80060c2:	801a      	strh	r2, [r3, #0]
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	001a      	movs	r2, r3
 80060ca:	68bb      	ldr	r3, [r7, #8]
 80060cc:	781b      	ldrb	r3, [r3, #0]
 80060ce:	009b      	lsls	r3, r3, #2
 80060d0:	18d3      	adds	r3, r2, r3
 80060d2:	183a      	adds	r2, r7, r0
 80060d4:	8812      	ldrh	r2, [r2, #0]
 80060d6:	494f      	ldr	r1, [pc, #316]	@ (8006214 <HAL_PCD_EP_DB_Transmit+0x72c>)
 80060d8:	430a      	orrs	r2, r1
 80060da:	b292      	uxth	r2, r2
 80060dc:	801a      	strh	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	2224      	movs	r2, #36	@ 0x24
 80060e2:	5c9b      	ldrb	r3, [r3, r2]
 80060e4:	2b01      	cmp	r3, #1
 80060e6:	d000      	beq.n	80060ea <HAL_PCD_EP_DB_Transmit+0x602>
 80060e8:	e0da      	b.n	80062a0 <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        ep->xfer_buff += TxPctSize;
 80060ea:	68bb      	ldr	r3, [r7, #8]
 80060ec:	695a      	ldr	r2, [r3, #20]
 80060ee:	2188      	movs	r1, #136	@ 0x88
 80060f0:	187b      	adds	r3, r7, r1
 80060f2:	881b      	ldrh	r3, [r3, #0]
 80060f4:	18d2      	adds	r2, r2, r3
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	69da      	ldr	r2, [r3, #28]
 80060fe:	187b      	adds	r3, r7, r1
 8006100:	881b      	ldrh	r3, [r3, #0]
 8006102:	18d2      	adds	r2, r2, r3
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	6a1a      	ldr	r2, [r3, #32]
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	691b      	ldr	r3, [r3, #16]
 8006110:	429a      	cmp	r2, r3
 8006112:	d30c      	bcc.n	800612e <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	691b      	ldr	r3, [r3, #16]
 8006118:	218c      	movs	r1, #140	@ 0x8c
 800611a:	187a      	adds	r2, r7, r1
 800611c:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db -= len;
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	6a1a      	ldr	r2, [r3, #32]
 8006122:	187b      	adds	r3, r7, r1
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	1ad2      	subs	r2, r2, r3
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	621a      	str	r2, [r3, #32]
 800612c:	e01a      	b.n	8006164 <HAL_PCD_EP_DB_Transmit+0x67c>
        }
        else if (ep->xfer_len_db == 0U)
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	6a1b      	ldr	r3, [r3, #32]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d10a      	bne.n	800614c <HAL_PCD_EP_DB_Transmit+0x664>
        {
          len = TxPctSize;
 8006136:	2388      	movs	r3, #136	@ 0x88
 8006138:	18fb      	adds	r3, r7, r3
 800613a:	881b      	ldrh	r3, [r3, #0]
 800613c:	228c      	movs	r2, #140	@ 0x8c
 800613e:	18ba      	adds	r2, r7, r2
 8006140:	6013      	str	r3, [r2, #0]
          ep->xfer_fill_db = 0U;
 8006142:	68bb      	ldr	r3, [r7, #8]
 8006144:	2224      	movs	r2, #36	@ 0x24
 8006146:	2100      	movs	r1, #0
 8006148:	5499      	strb	r1, [r3, r2]
 800614a:	e00b      	b.n	8006164 <HAL_PCD_EP_DB_Transmit+0x67c>
        }
        else
        {
          len = ep->xfer_len_db;
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	6a1b      	ldr	r3, [r3, #32]
 8006150:	228c      	movs	r2, #140	@ 0x8c
 8006152:	18ba      	adds	r2, r7, r2
 8006154:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db = 0U;
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	2200      	movs	r2, #0
 800615a:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	2224      	movs	r2, #36	@ 0x24
 8006160:	2100      	movs	r1, #0
 8006162:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	657b      	str	r3, [r7, #84]	@ 0x54
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	785b      	ldrb	r3, [r3, #1]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d000      	beq.n	8006174 <HAL_PCD_EP_DB_Transmit+0x68c>
 8006172:	e06d      	b.n	8006250 <HAL_PCD_EP_DB_Transmit+0x768>
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	2250      	movs	r2, #80	@ 0x50
 8006180:	5a9b      	ldrh	r3, [r3, r2]
 8006182:	b29b      	uxth	r3, r3
 8006184:	001a      	movs	r2, r3
 8006186:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006188:	189b      	adds	r3, r3, r2
 800618a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800618c:	68bb      	ldr	r3, [r7, #8]
 800618e:	781b      	ldrb	r3, [r3, #0]
 8006190:	00da      	lsls	r2, r3, #3
 8006192:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006194:	18d3      	adds	r3, r2, r3
 8006196:	4a1c      	ldr	r2, [pc, #112]	@ (8006208 <HAL_PCD_EP_DB_Transmit+0x720>)
 8006198:	4694      	mov	ip, r2
 800619a:	4463      	add	r3, ip
 800619c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800619e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80061a0:	881b      	ldrh	r3, [r3, #0]
 80061a2:	b29b      	uxth	r3, r3
 80061a4:	059b      	lsls	r3, r3, #22
 80061a6:	0d9b      	lsrs	r3, r3, #22
 80061a8:	b29a      	uxth	r2, r3
 80061aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80061ac:	801a      	strh	r2, [r3, #0]
 80061ae:	238c      	movs	r3, #140	@ 0x8c
 80061b0:	18fb      	adds	r3, r7, r3
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d108      	bne.n	80061ca <HAL_PCD_EP_DB_Transmit+0x6e2>
 80061b8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80061ba:	881b      	ldrh	r3, [r3, #0]
 80061bc:	b29b      	uxth	r3, r3
 80061be:	4a13      	ldr	r2, [pc, #76]	@ (800620c <HAL_PCD_EP_DB_Transmit+0x724>)
 80061c0:	4313      	orrs	r3, r2
 80061c2:	b29a      	uxth	r2, r3
 80061c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80061c6:	801a      	strh	r2, [r3, #0]
 80061c8:	e05e      	b.n	8006288 <HAL_PCD_EP_DB_Transmit+0x7a0>
 80061ca:	228c      	movs	r2, #140	@ 0x8c
 80061cc:	18bb      	adds	r3, r7, r2
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	2b3e      	cmp	r3, #62	@ 0x3e
 80061d2:	d821      	bhi.n	8006218 <HAL_PCD_EP_DB_Transmit+0x730>
 80061d4:	18bb      	adds	r3, r7, r2
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	085b      	lsrs	r3, r3, #1
 80061da:	66bb      	str	r3, [r7, #104]	@ 0x68
 80061dc:	18bb      	adds	r3, r7, r2
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	2201      	movs	r2, #1
 80061e2:	4013      	ands	r3, r2
 80061e4:	d002      	beq.n	80061ec <HAL_PCD_EP_DB_Transmit+0x704>
 80061e6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80061e8:	3301      	adds	r3, #1
 80061ea:	66bb      	str	r3, [r7, #104]	@ 0x68
 80061ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80061ee:	881b      	ldrh	r3, [r3, #0]
 80061f0:	b29a      	uxth	r2, r3
 80061f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80061f4:	b29b      	uxth	r3, r3
 80061f6:	029b      	lsls	r3, r3, #10
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	4313      	orrs	r3, r2
 80061fc:	b29a      	uxth	r2, r3
 80061fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006200:	801a      	strh	r2, [r3, #0]
 8006202:	e041      	b.n	8006288 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8006204:	00000402 	.word	0x00000402
 8006208:	00000406 	.word	0x00000406
 800620c:	ffff8000 	.word	0xffff8000
 8006210:	ffff8f8f 	.word	0xffff8f8f
 8006214:	ffffc080 	.word	0xffffc080
 8006218:	228c      	movs	r2, #140	@ 0x8c
 800621a:	18bb      	adds	r3, r7, r2
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	095b      	lsrs	r3, r3, #5
 8006220:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006222:	18bb      	adds	r3, r7, r2
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	221f      	movs	r2, #31
 8006228:	4013      	ands	r3, r2
 800622a:	d102      	bne.n	8006232 <HAL_PCD_EP_DB_Transmit+0x74a>
 800622c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800622e:	3b01      	subs	r3, #1
 8006230:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006232:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006234:	881b      	ldrh	r3, [r3, #0]
 8006236:	b29a      	uxth	r2, r3
 8006238:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800623a:	b29b      	uxth	r3, r3
 800623c:	029b      	lsls	r3, r3, #10
 800623e:	b29b      	uxth	r3, r3
 8006240:	4313      	orrs	r3, r2
 8006242:	b29b      	uxth	r3, r3
 8006244:	4a2c      	ldr	r2, [pc, #176]	@ (80062f8 <HAL_PCD_EP_DB_Transmit+0x810>)
 8006246:	4313      	orrs	r3, r2
 8006248:	b29a      	uxth	r2, r3
 800624a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800624c:	801a      	strh	r2, [r3, #0]
 800624e:	e01b      	b.n	8006288 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	785b      	ldrb	r3, [r3, #1]
 8006254:	2b01      	cmp	r3, #1
 8006256:	d117      	bne.n	8006288 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	2250      	movs	r2, #80	@ 0x50
 800625e:	5a9b      	ldrh	r3, [r3, r2]
 8006260:	b29b      	uxth	r3, r3
 8006262:	001a      	movs	r2, r3
 8006264:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006266:	189b      	adds	r3, r3, r2
 8006268:	657b      	str	r3, [r7, #84]	@ 0x54
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	781b      	ldrb	r3, [r3, #0]
 800626e:	00da      	lsls	r2, r3, #3
 8006270:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006272:	18d3      	adds	r3, r2, r3
 8006274:	4a21      	ldr	r2, [pc, #132]	@ (80062fc <HAL_PCD_EP_DB_Transmit+0x814>)
 8006276:	4694      	mov	ip, r2
 8006278:	4463      	add	r3, ip
 800627a:	653b      	str	r3, [r7, #80]	@ 0x50
 800627c:	238c      	movs	r3, #140	@ 0x8c
 800627e:	18fb      	adds	r3, r7, r3
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	b29a      	uxth	r2, r3
 8006284:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006286:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	6818      	ldr	r0, [r3, #0]
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	6959      	ldr	r1, [r3, #20]
 8006290:	68bb      	ldr	r3, [r7, #8]
 8006292:	895a      	ldrh	r2, [r3, #10]
 8006294:	238c      	movs	r3, #140	@ 0x8c
 8006296:	18fb      	adds	r3, r7, r3
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	b29b      	uxth	r3, r3
 800629c:	f004 fd84 	bl	800ada8 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	001a      	movs	r2, r3
 80062a6:	68bb      	ldr	r3, [r7, #8]
 80062a8:	781b      	ldrb	r3, [r3, #0]
 80062aa:	009b      	lsls	r3, r3, #2
 80062ac:	18d3      	adds	r3, r2, r3
 80062ae:	881b      	ldrh	r3, [r3, #0]
 80062b0:	b29a      	uxth	r2, r3
 80062b2:	2014      	movs	r0, #20
 80062b4:	183b      	adds	r3, r7, r0
 80062b6:	4912      	ldr	r1, [pc, #72]	@ (8006300 <HAL_PCD_EP_DB_Transmit+0x818>)
 80062b8:	400a      	ands	r2, r1
 80062ba:	801a      	strh	r2, [r3, #0]
 80062bc:	183b      	adds	r3, r7, r0
 80062be:	183a      	adds	r2, r7, r0
 80062c0:	8812      	ldrh	r2, [r2, #0]
 80062c2:	2110      	movs	r1, #16
 80062c4:	404a      	eors	r2, r1
 80062c6:	801a      	strh	r2, [r3, #0]
 80062c8:	183b      	adds	r3, r7, r0
 80062ca:	183a      	adds	r2, r7, r0
 80062cc:	8812      	ldrh	r2, [r2, #0]
 80062ce:	2120      	movs	r1, #32
 80062d0:	404a      	eors	r2, r1
 80062d2:	801a      	strh	r2, [r3, #0]
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	001a      	movs	r2, r3
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	781b      	ldrb	r3, [r3, #0]
 80062de:	009b      	lsls	r3, r3, #2
 80062e0:	18d3      	adds	r3, r2, r3
 80062e2:	183a      	adds	r2, r7, r0
 80062e4:	8812      	ldrh	r2, [r2, #0]
 80062e6:	4907      	ldr	r1, [pc, #28]	@ (8006304 <HAL_PCD_EP_DB_Transmit+0x81c>)
 80062e8:	430a      	orrs	r2, r1
 80062ea:	b292      	uxth	r2, r2
 80062ec:	801a      	strh	r2, [r3, #0]

  return HAL_OK;
 80062ee:	2300      	movs	r3, #0
}
 80062f0:	0018      	movs	r0, r3
 80062f2:	46bd      	mov	sp, r7
 80062f4:	b024      	add	sp, #144	@ 0x90
 80062f6:	bd80      	pop	{r7, pc}
 80062f8:	ffff8000 	.word	0xffff8000
 80062fc:	00000406 	.word	0x00000406
 8006300:	ffff8fbf 	.word	0xffff8fbf
 8006304:	ffff8080 	.word	0xffff8080

08006308 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8006308:	b590      	push	{r4, r7, lr}
 800630a:	b087      	sub	sp, #28
 800630c:	af00      	add	r7, sp, #0
 800630e:	60f8      	str	r0, [r7, #12]
 8006310:	0008      	movs	r0, r1
 8006312:	0011      	movs	r1, r2
 8006314:	607b      	str	r3, [r7, #4]
 8006316:	240a      	movs	r4, #10
 8006318:	193b      	adds	r3, r7, r4
 800631a:	1c02      	adds	r2, r0, #0
 800631c:	801a      	strh	r2, [r3, #0]
 800631e:	2308      	movs	r3, #8
 8006320:	18fb      	adds	r3, r7, r3
 8006322:	1c0a      	adds	r2, r1, #0
 8006324:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8006326:	0021      	movs	r1, r4
 8006328:	187b      	adds	r3, r7, r1
 800632a:	881b      	ldrh	r3, [r3, #0]
 800632c:	2280      	movs	r2, #128	@ 0x80
 800632e:	4013      	ands	r3, r2
 8006330:	b29b      	uxth	r3, r3
 8006332:	2b00      	cmp	r3, #0
 8006334:	d00c      	beq.n	8006350 <HAL_PCDEx_PMAConfig+0x48>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006336:	187b      	adds	r3, r7, r1
 8006338:	881b      	ldrh	r3, [r3, #0]
 800633a:	2207      	movs	r2, #7
 800633c:	401a      	ands	r2, r3
 800633e:	0013      	movs	r3, r2
 8006340:	009b      	lsls	r3, r3, #2
 8006342:	189b      	adds	r3, r3, r2
 8006344:	00db      	lsls	r3, r3, #3
 8006346:	3310      	adds	r3, #16
 8006348:	68fa      	ldr	r2, [r7, #12]
 800634a:	18d3      	adds	r3, r2, r3
 800634c:	617b      	str	r3, [r7, #20]
 800634e:	e00b      	b.n	8006368 <HAL_PCDEx_PMAConfig+0x60>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006350:	230a      	movs	r3, #10
 8006352:	18fb      	adds	r3, r7, r3
 8006354:	881a      	ldrh	r2, [r3, #0]
 8006356:	0013      	movs	r3, r2
 8006358:	009b      	lsls	r3, r3, #2
 800635a:	189b      	adds	r3, r3, r2
 800635c:	00db      	lsls	r3, r3, #3
 800635e:	3351      	adds	r3, #81	@ 0x51
 8006360:	33ff      	adds	r3, #255	@ 0xff
 8006362:	68fa      	ldr	r2, [r7, #12]
 8006364:	18d3      	adds	r3, r2, r3
 8006366:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8006368:	2308      	movs	r3, #8
 800636a:	18fb      	adds	r3, r7, r3
 800636c:	881b      	ldrh	r3, [r3, #0]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d107      	bne.n	8006382 <HAL_PCDEx_PMAConfig+0x7a>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8006372:	697b      	ldr	r3, [r7, #20]
 8006374:	2200      	movs	r2, #0
 8006376:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	b29a      	uxth	r2, r3
 800637c:	697b      	ldr	r3, [r7, #20]
 800637e:	80da      	strh	r2, [r3, #6]
 8006380:	e00b      	b.n	800639a <HAL_PCDEx_PMAConfig+0x92>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	2201      	movs	r2, #1
 8006386:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	b29a      	uxth	r2, r3
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	0c1b      	lsrs	r3, r3, #16
 8006394:	b29a      	uxth	r2, r3
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800639a:	2300      	movs	r3, #0
}
 800639c:	0018      	movs	r0, r3
 800639e:	46bd      	mov	sp, r7
 80063a0:	b007      	add	sp, #28
 80063a2:	bd90      	pop	{r4, r7, pc}

080063a4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b084      	sub	sp, #16
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80063b2:	687a      	ldr	r2, [r7, #4]
 80063b4:	23b4      	movs	r3, #180	@ 0xb4
 80063b6:	009b      	lsls	r3, r3, #2
 80063b8:	2101      	movs	r1, #1
 80063ba:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 80063bc:	687a      	ldr	r2, [r7, #4]
 80063be:	23b2      	movs	r3, #178	@ 0xb2
 80063c0:	009b      	lsls	r3, r3, #2
 80063c2:	2100      	movs	r1, #0
 80063c4:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	2254      	movs	r2, #84	@ 0x54
 80063ca:	5a9b      	ldrh	r3, [r3, r2]
 80063cc:	b29b      	uxth	r3, r3
 80063ce:	2201      	movs	r2, #1
 80063d0:	4313      	orrs	r3, r2
 80063d2:	b299      	uxth	r1, r3
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	2254      	movs	r2, #84	@ 0x54
 80063d8:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	2254      	movs	r2, #84	@ 0x54
 80063de:	5a9b      	ldrh	r3, [r3, r2]
 80063e0:	b29b      	uxth	r3, r3
 80063e2:	2202      	movs	r2, #2
 80063e4:	4313      	orrs	r3, r2
 80063e6:	b299      	uxth	r1, r3
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	2254      	movs	r2, #84	@ 0x54
 80063ec:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 80063ee:	2300      	movs	r3, #0
}
 80063f0:	0018      	movs	r0, r3
 80063f2:	46bd      	mov	sp, r7
 80063f4:	b004      	add	sp, #16
 80063f6:	bd80      	pop	{r7, pc}

080063f8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b082      	sub	sp, #8
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
 8006400:	000a      	movs	r2, r1
 8006402:	1cfb      	adds	r3, r7, #3
 8006404:	701a      	strb	r2, [r3, #0]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006406:	46c0      	nop			@ (mov r8, r8)
 8006408:	46bd      	mov	sp, r7
 800640a:	b002      	add	sp, #8
 800640c:	bd80      	pop	{r7, pc}
	...

08006410 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b088      	sub	sp, #32
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d102      	bne.n	8006424 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800641e:	2301      	movs	r3, #1
 8006420:	f000 fb76 	bl	8006b10 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	2201      	movs	r2, #1
 800642a:	4013      	ands	r3, r2
 800642c:	d100      	bne.n	8006430 <HAL_RCC_OscConfig+0x20>
 800642e:	e08e      	b.n	800654e <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8006430:	4bc5      	ldr	r3, [pc, #788]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	220c      	movs	r2, #12
 8006436:	4013      	ands	r3, r2
 8006438:	2b04      	cmp	r3, #4
 800643a:	d00e      	beq.n	800645a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800643c:	4bc2      	ldr	r3, [pc, #776]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 800643e:	685b      	ldr	r3, [r3, #4]
 8006440:	220c      	movs	r2, #12
 8006442:	4013      	ands	r3, r2
 8006444:	2b08      	cmp	r3, #8
 8006446:	d117      	bne.n	8006478 <HAL_RCC_OscConfig+0x68>
 8006448:	4bbf      	ldr	r3, [pc, #764]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 800644a:	685a      	ldr	r2, [r3, #4]
 800644c:	23c0      	movs	r3, #192	@ 0xc0
 800644e:	025b      	lsls	r3, r3, #9
 8006450:	401a      	ands	r2, r3
 8006452:	2380      	movs	r3, #128	@ 0x80
 8006454:	025b      	lsls	r3, r3, #9
 8006456:	429a      	cmp	r2, r3
 8006458:	d10e      	bne.n	8006478 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800645a:	4bbb      	ldr	r3, [pc, #748]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 800645c:	681a      	ldr	r2, [r3, #0]
 800645e:	2380      	movs	r3, #128	@ 0x80
 8006460:	029b      	lsls	r3, r3, #10
 8006462:	4013      	ands	r3, r2
 8006464:	d100      	bne.n	8006468 <HAL_RCC_OscConfig+0x58>
 8006466:	e071      	b.n	800654c <HAL_RCC_OscConfig+0x13c>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d000      	beq.n	8006472 <HAL_RCC_OscConfig+0x62>
 8006470:	e06c      	b.n	800654c <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8006472:	2301      	movs	r3, #1
 8006474:	f000 fb4c 	bl	8006b10 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	2b01      	cmp	r3, #1
 800647e:	d107      	bne.n	8006490 <HAL_RCC_OscConfig+0x80>
 8006480:	4bb1      	ldr	r3, [pc, #708]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 8006482:	681a      	ldr	r2, [r3, #0]
 8006484:	4bb0      	ldr	r3, [pc, #704]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 8006486:	2180      	movs	r1, #128	@ 0x80
 8006488:	0249      	lsls	r1, r1, #9
 800648a:	430a      	orrs	r2, r1
 800648c:	601a      	str	r2, [r3, #0]
 800648e:	e02f      	b.n	80064f0 <HAL_RCC_OscConfig+0xe0>
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d10c      	bne.n	80064b2 <HAL_RCC_OscConfig+0xa2>
 8006498:	4bab      	ldr	r3, [pc, #684]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 800649a:	681a      	ldr	r2, [r3, #0]
 800649c:	4baa      	ldr	r3, [pc, #680]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 800649e:	49ab      	ldr	r1, [pc, #684]	@ (800674c <HAL_RCC_OscConfig+0x33c>)
 80064a0:	400a      	ands	r2, r1
 80064a2:	601a      	str	r2, [r3, #0]
 80064a4:	4ba8      	ldr	r3, [pc, #672]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 80064a6:	681a      	ldr	r2, [r3, #0]
 80064a8:	4ba7      	ldr	r3, [pc, #668]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 80064aa:	49a9      	ldr	r1, [pc, #676]	@ (8006750 <HAL_RCC_OscConfig+0x340>)
 80064ac:	400a      	ands	r2, r1
 80064ae:	601a      	str	r2, [r3, #0]
 80064b0:	e01e      	b.n	80064f0 <HAL_RCC_OscConfig+0xe0>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	2b05      	cmp	r3, #5
 80064b8:	d10e      	bne.n	80064d8 <HAL_RCC_OscConfig+0xc8>
 80064ba:	4ba3      	ldr	r3, [pc, #652]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 80064bc:	681a      	ldr	r2, [r3, #0]
 80064be:	4ba2      	ldr	r3, [pc, #648]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 80064c0:	2180      	movs	r1, #128	@ 0x80
 80064c2:	02c9      	lsls	r1, r1, #11
 80064c4:	430a      	orrs	r2, r1
 80064c6:	601a      	str	r2, [r3, #0]
 80064c8:	4b9f      	ldr	r3, [pc, #636]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 80064ca:	681a      	ldr	r2, [r3, #0]
 80064cc:	4b9e      	ldr	r3, [pc, #632]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 80064ce:	2180      	movs	r1, #128	@ 0x80
 80064d0:	0249      	lsls	r1, r1, #9
 80064d2:	430a      	orrs	r2, r1
 80064d4:	601a      	str	r2, [r3, #0]
 80064d6:	e00b      	b.n	80064f0 <HAL_RCC_OscConfig+0xe0>
 80064d8:	4b9b      	ldr	r3, [pc, #620]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 80064da:	681a      	ldr	r2, [r3, #0]
 80064dc:	4b9a      	ldr	r3, [pc, #616]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 80064de:	499b      	ldr	r1, [pc, #620]	@ (800674c <HAL_RCC_OscConfig+0x33c>)
 80064e0:	400a      	ands	r2, r1
 80064e2:	601a      	str	r2, [r3, #0]
 80064e4:	4b98      	ldr	r3, [pc, #608]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 80064e6:	681a      	ldr	r2, [r3, #0]
 80064e8:	4b97      	ldr	r3, [pc, #604]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 80064ea:	4999      	ldr	r1, [pc, #612]	@ (8006750 <HAL_RCC_OscConfig+0x340>)
 80064ec:	400a      	ands	r2, r1
 80064ee:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d014      	beq.n	8006522 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064f8:	f7fd f834 	bl	8003564 <HAL_GetTick>
 80064fc:	0003      	movs	r3, r0
 80064fe:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006500:	e008      	b.n	8006514 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006502:	f7fd f82f 	bl	8003564 <HAL_GetTick>
 8006506:	0002      	movs	r2, r0
 8006508:	69bb      	ldr	r3, [r7, #24]
 800650a:	1ad3      	subs	r3, r2, r3
 800650c:	2b64      	cmp	r3, #100	@ 0x64
 800650e:	d901      	bls.n	8006514 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8006510:	2303      	movs	r3, #3
 8006512:	e2fd      	b.n	8006b10 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006514:	4b8c      	ldr	r3, [pc, #560]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 8006516:	681a      	ldr	r2, [r3, #0]
 8006518:	2380      	movs	r3, #128	@ 0x80
 800651a:	029b      	lsls	r3, r3, #10
 800651c:	4013      	ands	r3, r2
 800651e:	d0f0      	beq.n	8006502 <HAL_RCC_OscConfig+0xf2>
 8006520:	e015      	b.n	800654e <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006522:	f7fd f81f 	bl	8003564 <HAL_GetTick>
 8006526:	0003      	movs	r3, r0
 8006528:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800652a:	e008      	b.n	800653e <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800652c:	f7fd f81a 	bl	8003564 <HAL_GetTick>
 8006530:	0002      	movs	r2, r0
 8006532:	69bb      	ldr	r3, [r7, #24]
 8006534:	1ad3      	subs	r3, r2, r3
 8006536:	2b64      	cmp	r3, #100	@ 0x64
 8006538:	d901      	bls.n	800653e <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800653a:	2303      	movs	r3, #3
 800653c:	e2e8      	b.n	8006b10 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800653e:	4b82      	ldr	r3, [pc, #520]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 8006540:	681a      	ldr	r2, [r3, #0]
 8006542:	2380      	movs	r3, #128	@ 0x80
 8006544:	029b      	lsls	r3, r3, #10
 8006546:	4013      	ands	r3, r2
 8006548:	d1f0      	bne.n	800652c <HAL_RCC_OscConfig+0x11c>
 800654a:	e000      	b.n	800654e <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800654c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	2202      	movs	r2, #2
 8006554:	4013      	ands	r3, r2
 8006556:	d100      	bne.n	800655a <HAL_RCC_OscConfig+0x14a>
 8006558:	e06c      	b.n	8006634 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800655a:	4b7b      	ldr	r3, [pc, #492]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	220c      	movs	r2, #12
 8006560:	4013      	ands	r3, r2
 8006562:	d00e      	beq.n	8006582 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8006564:	4b78      	ldr	r3, [pc, #480]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 8006566:	685b      	ldr	r3, [r3, #4]
 8006568:	220c      	movs	r2, #12
 800656a:	4013      	ands	r3, r2
 800656c:	2b08      	cmp	r3, #8
 800656e:	d11f      	bne.n	80065b0 <HAL_RCC_OscConfig+0x1a0>
 8006570:	4b75      	ldr	r3, [pc, #468]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 8006572:	685a      	ldr	r2, [r3, #4]
 8006574:	23c0      	movs	r3, #192	@ 0xc0
 8006576:	025b      	lsls	r3, r3, #9
 8006578:	401a      	ands	r2, r3
 800657a:	2380      	movs	r3, #128	@ 0x80
 800657c:	021b      	lsls	r3, r3, #8
 800657e:	429a      	cmp	r2, r3
 8006580:	d116      	bne.n	80065b0 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006582:	4b71      	ldr	r3, [pc, #452]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	2202      	movs	r2, #2
 8006588:	4013      	ands	r3, r2
 800658a:	d005      	beq.n	8006598 <HAL_RCC_OscConfig+0x188>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	2b01      	cmp	r3, #1
 8006592:	d001      	beq.n	8006598 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8006594:	2301      	movs	r3, #1
 8006596:	e2bb      	b.n	8006b10 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006598:	4b6b      	ldr	r3, [pc, #428]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	22f8      	movs	r2, #248	@ 0xf8
 800659e:	4393      	bics	r3, r2
 80065a0:	0019      	movs	r1, r3
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	691b      	ldr	r3, [r3, #16]
 80065a6:	00da      	lsls	r2, r3, #3
 80065a8:	4b67      	ldr	r3, [pc, #412]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 80065aa:	430a      	orrs	r2, r1
 80065ac:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80065ae:	e041      	b.n	8006634 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	68db      	ldr	r3, [r3, #12]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d024      	beq.n	8006602 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80065b8:	4b63      	ldr	r3, [pc, #396]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 80065ba:	681a      	ldr	r2, [r3, #0]
 80065bc:	4b62      	ldr	r3, [pc, #392]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 80065be:	2101      	movs	r1, #1
 80065c0:	430a      	orrs	r2, r1
 80065c2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065c4:	f7fc ffce 	bl	8003564 <HAL_GetTick>
 80065c8:	0003      	movs	r3, r0
 80065ca:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80065cc:	e008      	b.n	80065e0 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80065ce:	f7fc ffc9 	bl	8003564 <HAL_GetTick>
 80065d2:	0002      	movs	r2, r0
 80065d4:	69bb      	ldr	r3, [r7, #24]
 80065d6:	1ad3      	subs	r3, r2, r3
 80065d8:	2b02      	cmp	r3, #2
 80065da:	d901      	bls.n	80065e0 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80065dc:	2303      	movs	r3, #3
 80065de:	e297      	b.n	8006b10 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80065e0:	4b59      	ldr	r3, [pc, #356]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	2202      	movs	r2, #2
 80065e6:	4013      	ands	r3, r2
 80065e8:	d0f1      	beq.n	80065ce <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065ea:	4b57      	ldr	r3, [pc, #348]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	22f8      	movs	r2, #248	@ 0xf8
 80065f0:	4393      	bics	r3, r2
 80065f2:	0019      	movs	r1, r3
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	691b      	ldr	r3, [r3, #16]
 80065f8:	00da      	lsls	r2, r3, #3
 80065fa:	4b53      	ldr	r3, [pc, #332]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 80065fc:	430a      	orrs	r2, r1
 80065fe:	601a      	str	r2, [r3, #0]
 8006600:	e018      	b.n	8006634 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006602:	4b51      	ldr	r3, [pc, #324]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 8006604:	681a      	ldr	r2, [r3, #0]
 8006606:	4b50      	ldr	r3, [pc, #320]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 8006608:	2101      	movs	r1, #1
 800660a:	438a      	bics	r2, r1
 800660c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800660e:	f7fc ffa9 	bl	8003564 <HAL_GetTick>
 8006612:	0003      	movs	r3, r0
 8006614:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006616:	e008      	b.n	800662a <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006618:	f7fc ffa4 	bl	8003564 <HAL_GetTick>
 800661c:	0002      	movs	r2, r0
 800661e:	69bb      	ldr	r3, [r7, #24]
 8006620:	1ad3      	subs	r3, r2, r3
 8006622:	2b02      	cmp	r3, #2
 8006624:	d901      	bls.n	800662a <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8006626:	2303      	movs	r3, #3
 8006628:	e272      	b.n	8006b10 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800662a:	4b47      	ldr	r3, [pc, #284]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	2202      	movs	r2, #2
 8006630:	4013      	ands	r3, r2
 8006632:	d1f1      	bne.n	8006618 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	2208      	movs	r2, #8
 800663a:	4013      	ands	r3, r2
 800663c:	d036      	beq.n	80066ac <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	69db      	ldr	r3, [r3, #28]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d019      	beq.n	800667a <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006646:	4b40      	ldr	r3, [pc, #256]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 8006648:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800664a:	4b3f      	ldr	r3, [pc, #252]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 800664c:	2101      	movs	r1, #1
 800664e:	430a      	orrs	r2, r1
 8006650:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006652:	f7fc ff87 	bl	8003564 <HAL_GetTick>
 8006656:	0003      	movs	r3, r0
 8006658:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800665a:	e008      	b.n	800666e <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800665c:	f7fc ff82 	bl	8003564 <HAL_GetTick>
 8006660:	0002      	movs	r2, r0
 8006662:	69bb      	ldr	r3, [r7, #24]
 8006664:	1ad3      	subs	r3, r2, r3
 8006666:	2b02      	cmp	r3, #2
 8006668:	d901      	bls.n	800666e <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800666a:	2303      	movs	r3, #3
 800666c:	e250      	b.n	8006b10 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800666e:	4b36      	ldr	r3, [pc, #216]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 8006670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006672:	2202      	movs	r2, #2
 8006674:	4013      	ands	r3, r2
 8006676:	d0f1      	beq.n	800665c <HAL_RCC_OscConfig+0x24c>
 8006678:	e018      	b.n	80066ac <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800667a:	4b33      	ldr	r3, [pc, #204]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 800667c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800667e:	4b32      	ldr	r3, [pc, #200]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 8006680:	2101      	movs	r1, #1
 8006682:	438a      	bics	r2, r1
 8006684:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006686:	f7fc ff6d 	bl	8003564 <HAL_GetTick>
 800668a:	0003      	movs	r3, r0
 800668c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800668e:	e008      	b.n	80066a2 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006690:	f7fc ff68 	bl	8003564 <HAL_GetTick>
 8006694:	0002      	movs	r2, r0
 8006696:	69bb      	ldr	r3, [r7, #24]
 8006698:	1ad3      	subs	r3, r2, r3
 800669a:	2b02      	cmp	r3, #2
 800669c:	d901      	bls.n	80066a2 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 800669e:	2303      	movs	r3, #3
 80066a0:	e236      	b.n	8006b10 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80066a2:	4b29      	ldr	r3, [pc, #164]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 80066a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066a6:	2202      	movs	r2, #2
 80066a8:	4013      	ands	r3, r2
 80066aa:	d1f1      	bne.n	8006690 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	2204      	movs	r2, #4
 80066b2:	4013      	ands	r3, r2
 80066b4:	d100      	bne.n	80066b8 <HAL_RCC_OscConfig+0x2a8>
 80066b6:	e0b5      	b.n	8006824 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80066b8:	201f      	movs	r0, #31
 80066ba:	183b      	adds	r3, r7, r0
 80066bc:	2200      	movs	r2, #0
 80066be:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80066c0:	4b21      	ldr	r3, [pc, #132]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 80066c2:	69da      	ldr	r2, [r3, #28]
 80066c4:	2380      	movs	r3, #128	@ 0x80
 80066c6:	055b      	lsls	r3, r3, #21
 80066c8:	4013      	ands	r3, r2
 80066ca:	d110      	bne.n	80066ee <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80066cc:	4b1e      	ldr	r3, [pc, #120]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 80066ce:	69da      	ldr	r2, [r3, #28]
 80066d0:	4b1d      	ldr	r3, [pc, #116]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 80066d2:	2180      	movs	r1, #128	@ 0x80
 80066d4:	0549      	lsls	r1, r1, #21
 80066d6:	430a      	orrs	r2, r1
 80066d8:	61da      	str	r2, [r3, #28]
 80066da:	4b1b      	ldr	r3, [pc, #108]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 80066dc:	69da      	ldr	r2, [r3, #28]
 80066de:	2380      	movs	r3, #128	@ 0x80
 80066e0:	055b      	lsls	r3, r3, #21
 80066e2:	4013      	ands	r3, r2
 80066e4:	60fb      	str	r3, [r7, #12]
 80066e6:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80066e8:	183b      	adds	r3, r7, r0
 80066ea:	2201      	movs	r2, #1
 80066ec:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066ee:	4b19      	ldr	r3, [pc, #100]	@ (8006754 <HAL_RCC_OscConfig+0x344>)
 80066f0:	681a      	ldr	r2, [r3, #0]
 80066f2:	2380      	movs	r3, #128	@ 0x80
 80066f4:	005b      	lsls	r3, r3, #1
 80066f6:	4013      	ands	r3, r2
 80066f8:	d11a      	bne.n	8006730 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80066fa:	4b16      	ldr	r3, [pc, #88]	@ (8006754 <HAL_RCC_OscConfig+0x344>)
 80066fc:	681a      	ldr	r2, [r3, #0]
 80066fe:	4b15      	ldr	r3, [pc, #84]	@ (8006754 <HAL_RCC_OscConfig+0x344>)
 8006700:	2180      	movs	r1, #128	@ 0x80
 8006702:	0049      	lsls	r1, r1, #1
 8006704:	430a      	orrs	r2, r1
 8006706:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006708:	f7fc ff2c 	bl	8003564 <HAL_GetTick>
 800670c:	0003      	movs	r3, r0
 800670e:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006710:	e008      	b.n	8006724 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006712:	f7fc ff27 	bl	8003564 <HAL_GetTick>
 8006716:	0002      	movs	r2, r0
 8006718:	69bb      	ldr	r3, [r7, #24]
 800671a:	1ad3      	subs	r3, r2, r3
 800671c:	2b64      	cmp	r3, #100	@ 0x64
 800671e:	d901      	bls.n	8006724 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8006720:	2303      	movs	r3, #3
 8006722:	e1f5      	b.n	8006b10 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006724:	4b0b      	ldr	r3, [pc, #44]	@ (8006754 <HAL_RCC_OscConfig+0x344>)
 8006726:	681a      	ldr	r2, [r3, #0]
 8006728:	2380      	movs	r3, #128	@ 0x80
 800672a:	005b      	lsls	r3, r3, #1
 800672c:	4013      	ands	r3, r2
 800672e:	d0f0      	beq.n	8006712 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	689b      	ldr	r3, [r3, #8]
 8006734:	2b01      	cmp	r3, #1
 8006736:	d10f      	bne.n	8006758 <HAL_RCC_OscConfig+0x348>
 8006738:	4b03      	ldr	r3, [pc, #12]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 800673a:	6a1a      	ldr	r2, [r3, #32]
 800673c:	4b02      	ldr	r3, [pc, #8]	@ (8006748 <HAL_RCC_OscConfig+0x338>)
 800673e:	2101      	movs	r1, #1
 8006740:	430a      	orrs	r2, r1
 8006742:	621a      	str	r2, [r3, #32]
 8006744:	e036      	b.n	80067b4 <HAL_RCC_OscConfig+0x3a4>
 8006746:	46c0      	nop			@ (mov r8, r8)
 8006748:	40021000 	.word	0x40021000
 800674c:	fffeffff 	.word	0xfffeffff
 8006750:	fffbffff 	.word	0xfffbffff
 8006754:	40007000 	.word	0x40007000
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	689b      	ldr	r3, [r3, #8]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d10c      	bne.n	800677a <HAL_RCC_OscConfig+0x36a>
 8006760:	4bca      	ldr	r3, [pc, #808]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006762:	6a1a      	ldr	r2, [r3, #32]
 8006764:	4bc9      	ldr	r3, [pc, #804]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006766:	2101      	movs	r1, #1
 8006768:	438a      	bics	r2, r1
 800676a:	621a      	str	r2, [r3, #32]
 800676c:	4bc7      	ldr	r3, [pc, #796]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 800676e:	6a1a      	ldr	r2, [r3, #32]
 8006770:	4bc6      	ldr	r3, [pc, #792]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006772:	2104      	movs	r1, #4
 8006774:	438a      	bics	r2, r1
 8006776:	621a      	str	r2, [r3, #32]
 8006778:	e01c      	b.n	80067b4 <HAL_RCC_OscConfig+0x3a4>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	689b      	ldr	r3, [r3, #8]
 800677e:	2b05      	cmp	r3, #5
 8006780:	d10c      	bne.n	800679c <HAL_RCC_OscConfig+0x38c>
 8006782:	4bc2      	ldr	r3, [pc, #776]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006784:	6a1a      	ldr	r2, [r3, #32]
 8006786:	4bc1      	ldr	r3, [pc, #772]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006788:	2104      	movs	r1, #4
 800678a:	430a      	orrs	r2, r1
 800678c:	621a      	str	r2, [r3, #32]
 800678e:	4bbf      	ldr	r3, [pc, #764]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006790:	6a1a      	ldr	r2, [r3, #32]
 8006792:	4bbe      	ldr	r3, [pc, #760]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006794:	2101      	movs	r1, #1
 8006796:	430a      	orrs	r2, r1
 8006798:	621a      	str	r2, [r3, #32]
 800679a:	e00b      	b.n	80067b4 <HAL_RCC_OscConfig+0x3a4>
 800679c:	4bbb      	ldr	r3, [pc, #748]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 800679e:	6a1a      	ldr	r2, [r3, #32]
 80067a0:	4bba      	ldr	r3, [pc, #744]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 80067a2:	2101      	movs	r1, #1
 80067a4:	438a      	bics	r2, r1
 80067a6:	621a      	str	r2, [r3, #32]
 80067a8:	4bb8      	ldr	r3, [pc, #736]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 80067aa:	6a1a      	ldr	r2, [r3, #32]
 80067ac:	4bb7      	ldr	r3, [pc, #732]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 80067ae:	2104      	movs	r1, #4
 80067b0:	438a      	bics	r2, r1
 80067b2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	689b      	ldr	r3, [r3, #8]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d014      	beq.n	80067e6 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067bc:	f7fc fed2 	bl	8003564 <HAL_GetTick>
 80067c0:	0003      	movs	r3, r0
 80067c2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067c4:	e009      	b.n	80067da <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80067c6:	f7fc fecd 	bl	8003564 <HAL_GetTick>
 80067ca:	0002      	movs	r2, r0
 80067cc:	69bb      	ldr	r3, [r7, #24]
 80067ce:	1ad3      	subs	r3, r2, r3
 80067d0:	4aaf      	ldr	r2, [pc, #700]	@ (8006a90 <HAL_RCC_OscConfig+0x680>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d901      	bls.n	80067da <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80067d6:	2303      	movs	r3, #3
 80067d8:	e19a      	b.n	8006b10 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067da:	4bac      	ldr	r3, [pc, #688]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 80067dc:	6a1b      	ldr	r3, [r3, #32]
 80067de:	2202      	movs	r2, #2
 80067e0:	4013      	ands	r3, r2
 80067e2:	d0f0      	beq.n	80067c6 <HAL_RCC_OscConfig+0x3b6>
 80067e4:	e013      	b.n	800680e <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067e6:	f7fc febd 	bl	8003564 <HAL_GetTick>
 80067ea:	0003      	movs	r3, r0
 80067ec:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80067ee:	e009      	b.n	8006804 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80067f0:	f7fc feb8 	bl	8003564 <HAL_GetTick>
 80067f4:	0002      	movs	r2, r0
 80067f6:	69bb      	ldr	r3, [r7, #24]
 80067f8:	1ad3      	subs	r3, r2, r3
 80067fa:	4aa5      	ldr	r2, [pc, #660]	@ (8006a90 <HAL_RCC_OscConfig+0x680>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d901      	bls.n	8006804 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8006800:	2303      	movs	r3, #3
 8006802:	e185      	b.n	8006b10 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006804:	4ba1      	ldr	r3, [pc, #644]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006806:	6a1b      	ldr	r3, [r3, #32]
 8006808:	2202      	movs	r2, #2
 800680a:	4013      	ands	r3, r2
 800680c:	d1f0      	bne.n	80067f0 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800680e:	231f      	movs	r3, #31
 8006810:	18fb      	adds	r3, r7, r3
 8006812:	781b      	ldrb	r3, [r3, #0]
 8006814:	2b01      	cmp	r3, #1
 8006816:	d105      	bne.n	8006824 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006818:	4b9c      	ldr	r3, [pc, #624]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 800681a:	69da      	ldr	r2, [r3, #28]
 800681c:	4b9b      	ldr	r3, [pc, #620]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 800681e:	499d      	ldr	r1, [pc, #628]	@ (8006a94 <HAL_RCC_OscConfig+0x684>)
 8006820:	400a      	ands	r2, r1
 8006822:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	2210      	movs	r2, #16
 800682a:	4013      	ands	r3, r2
 800682c:	d063      	beq.n	80068f6 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	695b      	ldr	r3, [r3, #20]
 8006832:	2b01      	cmp	r3, #1
 8006834:	d12a      	bne.n	800688c <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8006836:	4b95      	ldr	r3, [pc, #596]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006838:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800683a:	4b94      	ldr	r3, [pc, #592]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 800683c:	2104      	movs	r1, #4
 800683e:	430a      	orrs	r2, r1
 8006840:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8006842:	4b92      	ldr	r3, [pc, #584]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006844:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006846:	4b91      	ldr	r3, [pc, #580]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006848:	2101      	movs	r1, #1
 800684a:	430a      	orrs	r2, r1
 800684c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800684e:	f7fc fe89 	bl	8003564 <HAL_GetTick>
 8006852:	0003      	movs	r3, r0
 8006854:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8006856:	e008      	b.n	800686a <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8006858:	f7fc fe84 	bl	8003564 <HAL_GetTick>
 800685c:	0002      	movs	r2, r0
 800685e:	69bb      	ldr	r3, [r7, #24]
 8006860:	1ad3      	subs	r3, r2, r3
 8006862:	2b02      	cmp	r3, #2
 8006864:	d901      	bls.n	800686a <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8006866:	2303      	movs	r3, #3
 8006868:	e152      	b.n	8006b10 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800686a:	4b88      	ldr	r3, [pc, #544]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 800686c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800686e:	2202      	movs	r2, #2
 8006870:	4013      	ands	r3, r2
 8006872:	d0f1      	beq.n	8006858 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8006874:	4b85      	ldr	r3, [pc, #532]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006876:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006878:	22f8      	movs	r2, #248	@ 0xf8
 800687a:	4393      	bics	r3, r2
 800687c:	0019      	movs	r1, r3
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	699b      	ldr	r3, [r3, #24]
 8006882:	00da      	lsls	r2, r3, #3
 8006884:	4b81      	ldr	r3, [pc, #516]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006886:	430a      	orrs	r2, r1
 8006888:	635a      	str	r2, [r3, #52]	@ 0x34
 800688a:	e034      	b.n	80068f6 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	695b      	ldr	r3, [r3, #20]
 8006890:	3305      	adds	r3, #5
 8006892:	d111      	bne.n	80068b8 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8006894:	4b7d      	ldr	r3, [pc, #500]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006896:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006898:	4b7c      	ldr	r3, [pc, #496]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 800689a:	2104      	movs	r1, #4
 800689c:	438a      	bics	r2, r1
 800689e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80068a0:	4b7a      	ldr	r3, [pc, #488]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 80068a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068a4:	22f8      	movs	r2, #248	@ 0xf8
 80068a6:	4393      	bics	r3, r2
 80068a8:	0019      	movs	r1, r3
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	699b      	ldr	r3, [r3, #24]
 80068ae:	00da      	lsls	r2, r3, #3
 80068b0:	4b76      	ldr	r3, [pc, #472]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 80068b2:	430a      	orrs	r2, r1
 80068b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80068b6:	e01e      	b.n	80068f6 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80068b8:	4b74      	ldr	r3, [pc, #464]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 80068ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80068bc:	4b73      	ldr	r3, [pc, #460]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 80068be:	2104      	movs	r1, #4
 80068c0:	430a      	orrs	r2, r1
 80068c2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80068c4:	4b71      	ldr	r3, [pc, #452]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 80068c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80068c8:	4b70      	ldr	r3, [pc, #448]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 80068ca:	2101      	movs	r1, #1
 80068cc:	438a      	bics	r2, r1
 80068ce:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80068d0:	f7fc fe48 	bl	8003564 <HAL_GetTick>
 80068d4:	0003      	movs	r3, r0
 80068d6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80068d8:	e008      	b.n	80068ec <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80068da:	f7fc fe43 	bl	8003564 <HAL_GetTick>
 80068de:	0002      	movs	r2, r0
 80068e0:	69bb      	ldr	r3, [r7, #24]
 80068e2:	1ad3      	subs	r3, r2, r3
 80068e4:	2b02      	cmp	r3, #2
 80068e6:	d901      	bls.n	80068ec <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80068e8:	2303      	movs	r3, #3
 80068ea:	e111      	b.n	8006b10 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80068ec:	4b67      	ldr	r3, [pc, #412]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 80068ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068f0:	2202      	movs	r2, #2
 80068f2:	4013      	ands	r3, r2
 80068f4:	d1f1      	bne.n	80068da <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	2220      	movs	r2, #32
 80068fc:	4013      	ands	r3, r2
 80068fe:	d05c      	beq.n	80069ba <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8006900:	4b62      	ldr	r3, [pc, #392]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006902:	685b      	ldr	r3, [r3, #4]
 8006904:	220c      	movs	r2, #12
 8006906:	4013      	ands	r3, r2
 8006908:	2b0c      	cmp	r3, #12
 800690a:	d00e      	beq.n	800692a <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800690c:	4b5f      	ldr	r3, [pc, #380]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	220c      	movs	r2, #12
 8006912:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8006914:	2b08      	cmp	r3, #8
 8006916:	d114      	bne.n	8006942 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8006918:	4b5c      	ldr	r3, [pc, #368]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 800691a:	685a      	ldr	r2, [r3, #4]
 800691c:	23c0      	movs	r3, #192	@ 0xc0
 800691e:	025b      	lsls	r3, r3, #9
 8006920:	401a      	ands	r2, r3
 8006922:	23c0      	movs	r3, #192	@ 0xc0
 8006924:	025b      	lsls	r3, r3, #9
 8006926:	429a      	cmp	r2, r3
 8006928:	d10b      	bne.n	8006942 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800692a:	4b58      	ldr	r3, [pc, #352]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 800692c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800692e:	2380      	movs	r3, #128	@ 0x80
 8006930:	029b      	lsls	r3, r3, #10
 8006932:	4013      	ands	r3, r2
 8006934:	d040      	beq.n	80069b8 <HAL_RCC_OscConfig+0x5a8>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6a1b      	ldr	r3, [r3, #32]
 800693a:	2b01      	cmp	r3, #1
 800693c:	d03c      	beq.n	80069b8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800693e:	2301      	movs	r3, #1
 8006940:	e0e6      	b.n	8006b10 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6a1b      	ldr	r3, [r3, #32]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d01b      	beq.n	8006982 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800694a:	4b50      	ldr	r3, [pc, #320]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 800694c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800694e:	4b4f      	ldr	r3, [pc, #316]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006950:	2180      	movs	r1, #128	@ 0x80
 8006952:	0249      	lsls	r1, r1, #9
 8006954:	430a      	orrs	r2, r1
 8006956:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006958:	f7fc fe04 	bl	8003564 <HAL_GetTick>
 800695c:	0003      	movs	r3, r0
 800695e:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8006960:	e008      	b.n	8006974 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006962:	f7fc fdff 	bl	8003564 <HAL_GetTick>
 8006966:	0002      	movs	r2, r0
 8006968:	69bb      	ldr	r3, [r7, #24]
 800696a:	1ad3      	subs	r3, r2, r3
 800696c:	2b02      	cmp	r3, #2
 800696e:	d901      	bls.n	8006974 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8006970:	2303      	movs	r3, #3
 8006972:	e0cd      	b.n	8006b10 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8006974:	4b45      	ldr	r3, [pc, #276]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006976:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006978:	2380      	movs	r3, #128	@ 0x80
 800697a:	029b      	lsls	r3, r3, #10
 800697c:	4013      	ands	r3, r2
 800697e:	d0f0      	beq.n	8006962 <HAL_RCC_OscConfig+0x552>
 8006980:	e01b      	b.n	80069ba <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8006982:	4b42      	ldr	r3, [pc, #264]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006984:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006986:	4b41      	ldr	r3, [pc, #260]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006988:	4943      	ldr	r1, [pc, #268]	@ (8006a98 <HAL_RCC_OscConfig+0x688>)
 800698a:	400a      	ands	r2, r1
 800698c:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800698e:	f7fc fde9 	bl	8003564 <HAL_GetTick>
 8006992:	0003      	movs	r3, r0
 8006994:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8006996:	e008      	b.n	80069aa <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006998:	f7fc fde4 	bl	8003564 <HAL_GetTick>
 800699c:	0002      	movs	r2, r0
 800699e:	69bb      	ldr	r3, [r7, #24]
 80069a0:	1ad3      	subs	r3, r2, r3
 80069a2:	2b02      	cmp	r3, #2
 80069a4:	d901      	bls.n	80069aa <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80069a6:	2303      	movs	r3, #3
 80069a8:	e0b2      	b.n	8006b10 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80069aa:	4b38      	ldr	r3, [pc, #224]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 80069ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80069ae:	2380      	movs	r3, #128	@ 0x80
 80069b0:	029b      	lsls	r3, r3, #10
 80069b2:	4013      	ands	r3, r2
 80069b4:	d1f0      	bne.n	8006998 <HAL_RCC_OscConfig+0x588>
 80069b6:	e000      	b.n	80069ba <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80069b8:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d100      	bne.n	80069c4 <HAL_RCC_OscConfig+0x5b4>
 80069c2:	e0a4      	b.n	8006b0e <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80069c4:	4b31      	ldr	r3, [pc, #196]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 80069c6:	685b      	ldr	r3, [r3, #4]
 80069c8:	220c      	movs	r2, #12
 80069ca:	4013      	ands	r3, r2
 80069cc:	2b08      	cmp	r3, #8
 80069ce:	d100      	bne.n	80069d2 <HAL_RCC_OscConfig+0x5c2>
 80069d0:	e078      	b.n	8006ac4 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069d6:	2b02      	cmp	r3, #2
 80069d8:	d14c      	bne.n	8006a74 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069da:	4b2c      	ldr	r3, [pc, #176]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 80069dc:	681a      	ldr	r2, [r3, #0]
 80069de:	4b2b      	ldr	r3, [pc, #172]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 80069e0:	492e      	ldr	r1, [pc, #184]	@ (8006a9c <HAL_RCC_OscConfig+0x68c>)
 80069e2:	400a      	ands	r2, r1
 80069e4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069e6:	f7fc fdbd 	bl	8003564 <HAL_GetTick>
 80069ea:	0003      	movs	r3, r0
 80069ec:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80069ee:	e008      	b.n	8006a02 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80069f0:	f7fc fdb8 	bl	8003564 <HAL_GetTick>
 80069f4:	0002      	movs	r2, r0
 80069f6:	69bb      	ldr	r3, [r7, #24]
 80069f8:	1ad3      	subs	r3, r2, r3
 80069fa:	2b02      	cmp	r3, #2
 80069fc:	d901      	bls.n	8006a02 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80069fe:	2303      	movs	r3, #3
 8006a00:	e086      	b.n	8006b10 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006a02:	4b22      	ldr	r3, [pc, #136]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006a04:	681a      	ldr	r2, [r3, #0]
 8006a06:	2380      	movs	r3, #128	@ 0x80
 8006a08:	049b      	lsls	r3, r3, #18
 8006a0a:	4013      	ands	r3, r2
 8006a0c:	d1f0      	bne.n	80069f0 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006a0e:	4b1f      	ldr	r3, [pc, #124]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a12:	220f      	movs	r2, #15
 8006a14:	4393      	bics	r3, r2
 8006a16:	0019      	movs	r1, r3
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006a1c:	4b1b      	ldr	r3, [pc, #108]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006a1e:	430a      	orrs	r2, r1
 8006a20:	62da      	str	r2, [r3, #44]	@ 0x2c
 8006a22:	4b1a      	ldr	r3, [pc, #104]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006a24:	685b      	ldr	r3, [r3, #4]
 8006a26:	4a1e      	ldr	r2, [pc, #120]	@ (8006aa0 <HAL_RCC_OscConfig+0x690>)
 8006a28:	4013      	ands	r3, r2
 8006a2a:	0019      	movs	r1, r3
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a34:	431a      	orrs	r2, r3
 8006a36:	4b15      	ldr	r3, [pc, #84]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006a38:	430a      	orrs	r2, r1
 8006a3a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006a3c:	4b13      	ldr	r3, [pc, #76]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	4b12      	ldr	r3, [pc, #72]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006a42:	2180      	movs	r1, #128	@ 0x80
 8006a44:	0449      	lsls	r1, r1, #17
 8006a46:	430a      	orrs	r2, r1
 8006a48:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a4a:	f7fc fd8b 	bl	8003564 <HAL_GetTick>
 8006a4e:	0003      	movs	r3, r0
 8006a50:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006a52:	e008      	b.n	8006a66 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a54:	f7fc fd86 	bl	8003564 <HAL_GetTick>
 8006a58:	0002      	movs	r2, r0
 8006a5a:	69bb      	ldr	r3, [r7, #24]
 8006a5c:	1ad3      	subs	r3, r2, r3
 8006a5e:	2b02      	cmp	r3, #2
 8006a60:	d901      	bls.n	8006a66 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8006a62:	2303      	movs	r3, #3
 8006a64:	e054      	b.n	8006b10 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006a66:	4b09      	ldr	r3, [pc, #36]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006a68:	681a      	ldr	r2, [r3, #0]
 8006a6a:	2380      	movs	r3, #128	@ 0x80
 8006a6c:	049b      	lsls	r3, r3, #18
 8006a6e:	4013      	ands	r3, r2
 8006a70:	d0f0      	beq.n	8006a54 <HAL_RCC_OscConfig+0x644>
 8006a72:	e04c      	b.n	8006b0e <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a74:	4b05      	ldr	r3, [pc, #20]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	4b04      	ldr	r3, [pc, #16]	@ (8006a8c <HAL_RCC_OscConfig+0x67c>)
 8006a7a:	4908      	ldr	r1, [pc, #32]	@ (8006a9c <HAL_RCC_OscConfig+0x68c>)
 8006a7c:	400a      	ands	r2, r1
 8006a7e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a80:	f7fc fd70 	bl	8003564 <HAL_GetTick>
 8006a84:	0003      	movs	r3, r0
 8006a86:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006a88:	e015      	b.n	8006ab6 <HAL_RCC_OscConfig+0x6a6>
 8006a8a:	46c0      	nop			@ (mov r8, r8)
 8006a8c:	40021000 	.word	0x40021000
 8006a90:	00001388 	.word	0x00001388
 8006a94:	efffffff 	.word	0xefffffff
 8006a98:	fffeffff 	.word	0xfffeffff
 8006a9c:	feffffff 	.word	0xfeffffff
 8006aa0:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006aa4:	f7fc fd5e 	bl	8003564 <HAL_GetTick>
 8006aa8:	0002      	movs	r2, r0
 8006aaa:	69bb      	ldr	r3, [r7, #24]
 8006aac:	1ad3      	subs	r3, r2, r3
 8006aae:	2b02      	cmp	r3, #2
 8006ab0:	d901      	bls.n	8006ab6 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8006ab2:	2303      	movs	r3, #3
 8006ab4:	e02c      	b.n	8006b10 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006ab6:	4b18      	ldr	r3, [pc, #96]	@ (8006b18 <HAL_RCC_OscConfig+0x708>)
 8006ab8:	681a      	ldr	r2, [r3, #0]
 8006aba:	2380      	movs	r3, #128	@ 0x80
 8006abc:	049b      	lsls	r3, r3, #18
 8006abe:	4013      	ands	r3, r2
 8006ac0:	d1f0      	bne.n	8006aa4 <HAL_RCC_OscConfig+0x694>
 8006ac2:	e024      	b.n	8006b0e <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ac8:	2b01      	cmp	r3, #1
 8006aca:	d101      	bne.n	8006ad0 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8006acc:	2301      	movs	r3, #1
 8006ace:	e01f      	b.n	8006b10 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8006ad0:	4b11      	ldr	r3, [pc, #68]	@ (8006b18 <HAL_RCC_OscConfig+0x708>)
 8006ad2:	685b      	ldr	r3, [r3, #4]
 8006ad4:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8006ad6:	4b10      	ldr	r3, [pc, #64]	@ (8006b18 <HAL_RCC_OscConfig+0x708>)
 8006ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ada:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006adc:	697a      	ldr	r2, [r7, #20]
 8006ade:	23c0      	movs	r3, #192	@ 0xc0
 8006ae0:	025b      	lsls	r3, r3, #9
 8006ae2:	401a      	ands	r2, r3
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	d10e      	bne.n	8006b0a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8006aec:	693b      	ldr	r3, [r7, #16]
 8006aee:	220f      	movs	r2, #15
 8006af0:	401a      	ands	r2, r3
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006af6:	429a      	cmp	r2, r3
 8006af8:	d107      	bne.n	8006b0a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8006afa:	697a      	ldr	r2, [r7, #20]
 8006afc:	23f0      	movs	r3, #240	@ 0xf0
 8006afe:	039b      	lsls	r3, r3, #14
 8006b00:	401a      	ands	r2, r3
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8006b06:	429a      	cmp	r2, r3
 8006b08:	d001      	beq.n	8006b0e <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	e000      	b.n	8006b10 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8006b0e:	2300      	movs	r3, #0
}
 8006b10:	0018      	movs	r0, r3
 8006b12:	46bd      	mov	sp, r7
 8006b14:	b008      	add	sp, #32
 8006b16:	bd80      	pop	{r7, pc}
 8006b18:	40021000 	.word	0x40021000

08006b1c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b084      	sub	sp, #16
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
 8006b24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d101      	bne.n	8006b30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	e0bf      	b.n	8006cb0 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006b30:	4b61      	ldr	r3, [pc, #388]	@ (8006cb8 <HAL_RCC_ClockConfig+0x19c>)
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	2201      	movs	r2, #1
 8006b36:	4013      	ands	r3, r2
 8006b38:	683a      	ldr	r2, [r7, #0]
 8006b3a:	429a      	cmp	r2, r3
 8006b3c:	d911      	bls.n	8006b62 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b3e:	4b5e      	ldr	r3, [pc, #376]	@ (8006cb8 <HAL_RCC_ClockConfig+0x19c>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	2201      	movs	r2, #1
 8006b44:	4393      	bics	r3, r2
 8006b46:	0019      	movs	r1, r3
 8006b48:	4b5b      	ldr	r3, [pc, #364]	@ (8006cb8 <HAL_RCC_ClockConfig+0x19c>)
 8006b4a:	683a      	ldr	r2, [r7, #0]
 8006b4c:	430a      	orrs	r2, r1
 8006b4e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b50:	4b59      	ldr	r3, [pc, #356]	@ (8006cb8 <HAL_RCC_ClockConfig+0x19c>)
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	2201      	movs	r2, #1
 8006b56:	4013      	ands	r3, r2
 8006b58:	683a      	ldr	r2, [r7, #0]
 8006b5a:	429a      	cmp	r2, r3
 8006b5c:	d001      	beq.n	8006b62 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8006b5e:	2301      	movs	r3, #1
 8006b60:	e0a6      	b.n	8006cb0 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	2202      	movs	r2, #2
 8006b68:	4013      	ands	r3, r2
 8006b6a:	d015      	beq.n	8006b98 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	2204      	movs	r2, #4
 8006b72:	4013      	ands	r3, r2
 8006b74:	d006      	beq.n	8006b84 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8006b76:	4b51      	ldr	r3, [pc, #324]	@ (8006cbc <HAL_RCC_ClockConfig+0x1a0>)
 8006b78:	685a      	ldr	r2, [r3, #4]
 8006b7a:	4b50      	ldr	r3, [pc, #320]	@ (8006cbc <HAL_RCC_ClockConfig+0x1a0>)
 8006b7c:	21e0      	movs	r1, #224	@ 0xe0
 8006b7e:	00c9      	lsls	r1, r1, #3
 8006b80:	430a      	orrs	r2, r1
 8006b82:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b84:	4b4d      	ldr	r3, [pc, #308]	@ (8006cbc <HAL_RCC_ClockConfig+0x1a0>)
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	22f0      	movs	r2, #240	@ 0xf0
 8006b8a:	4393      	bics	r3, r2
 8006b8c:	0019      	movs	r1, r3
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	689a      	ldr	r2, [r3, #8]
 8006b92:	4b4a      	ldr	r3, [pc, #296]	@ (8006cbc <HAL_RCC_ClockConfig+0x1a0>)
 8006b94:	430a      	orrs	r2, r1
 8006b96:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	2201      	movs	r2, #1
 8006b9e:	4013      	ands	r3, r2
 8006ba0:	d04c      	beq.n	8006c3c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	2b01      	cmp	r3, #1
 8006ba8:	d107      	bne.n	8006bba <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006baa:	4b44      	ldr	r3, [pc, #272]	@ (8006cbc <HAL_RCC_ClockConfig+0x1a0>)
 8006bac:	681a      	ldr	r2, [r3, #0]
 8006bae:	2380      	movs	r3, #128	@ 0x80
 8006bb0:	029b      	lsls	r3, r3, #10
 8006bb2:	4013      	ands	r3, r2
 8006bb4:	d120      	bne.n	8006bf8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8006bb6:	2301      	movs	r3, #1
 8006bb8:	e07a      	b.n	8006cb0 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	685b      	ldr	r3, [r3, #4]
 8006bbe:	2b02      	cmp	r3, #2
 8006bc0:	d107      	bne.n	8006bd2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bc2:	4b3e      	ldr	r3, [pc, #248]	@ (8006cbc <HAL_RCC_ClockConfig+0x1a0>)
 8006bc4:	681a      	ldr	r2, [r3, #0]
 8006bc6:	2380      	movs	r3, #128	@ 0x80
 8006bc8:	049b      	lsls	r3, r3, #18
 8006bca:	4013      	ands	r3, r2
 8006bcc:	d114      	bne.n	8006bf8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8006bce:	2301      	movs	r3, #1
 8006bd0:	e06e      	b.n	8006cb0 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	2b03      	cmp	r3, #3
 8006bd8:	d107      	bne.n	8006bea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8006bda:	4b38      	ldr	r3, [pc, #224]	@ (8006cbc <HAL_RCC_ClockConfig+0x1a0>)
 8006bdc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006bde:	2380      	movs	r3, #128	@ 0x80
 8006be0:	029b      	lsls	r3, r3, #10
 8006be2:	4013      	ands	r3, r2
 8006be4:	d108      	bne.n	8006bf8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8006be6:	2301      	movs	r3, #1
 8006be8:	e062      	b.n	8006cb0 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006bea:	4b34      	ldr	r3, [pc, #208]	@ (8006cbc <HAL_RCC_ClockConfig+0x1a0>)
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	2202      	movs	r2, #2
 8006bf0:	4013      	ands	r3, r2
 8006bf2:	d101      	bne.n	8006bf8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	e05b      	b.n	8006cb0 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006bf8:	4b30      	ldr	r3, [pc, #192]	@ (8006cbc <HAL_RCC_ClockConfig+0x1a0>)
 8006bfa:	685b      	ldr	r3, [r3, #4]
 8006bfc:	2203      	movs	r2, #3
 8006bfe:	4393      	bics	r3, r2
 8006c00:	0019      	movs	r1, r3
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	685a      	ldr	r2, [r3, #4]
 8006c06:	4b2d      	ldr	r3, [pc, #180]	@ (8006cbc <HAL_RCC_ClockConfig+0x1a0>)
 8006c08:	430a      	orrs	r2, r1
 8006c0a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006c0c:	f7fc fcaa 	bl	8003564 <HAL_GetTick>
 8006c10:	0003      	movs	r3, r0
 8006c12:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c14:	e009      	b.n	8006c2a <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c16:	f7fc fca5 	bl	8003564 <HAL_GetTick>
 8006c1a:	0002      	movs	r2, r0
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	1ad3      	subs	r3, r2, r3
 8006c20:	4a27      	ldr	r2, [pc, #156]	@ (8006cc0 <HAL_RCC_ClockConfig+0x1a4>)
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d901      	bls.n	8006c2a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006c26:	2303      	movs	r3, #3
 8006c28:	e042      	b.n	8006cb0 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c2a:	4b24      	ldr	r3, [pc, #144]	@ (8006cbc <HAL_RCC_ClockConfig+0x1a0>)
 8006c2c:	685b      	ldr	r3, [r3, #4]
 8006c2e:	220c      	movs	r2, #12
 8006c30:	401a      	ands	r2, r3
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	685b      	ldr	r3, [r3, #4]
 8006c36:	009b      	lsls	r3, r3, #2
 8006c38:	429a      	cmp	r2, r3
 8006c3a:	d1ec      	bne.n	8006c16 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006c3c:	4b1e      	ldr	r3, [pc, #120]	@ (8006cb8 <HAL_RCC_ClockConfig+0x19c>)
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	2201      	movs	r2, #1
 8006c42:	4013      	ands	r3, r2
 8006c44:	683a      	ldr	r2, [r7, #0]
 8006c46:	429a      	cmp	r2, r3
 8006c48:	d211      	bcs.n	8006c6e <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c4a:	4b1b      	ldr	r3, [pc, #108]	@ (8006cb8 <HAL_RCC_ClockConfig+0x19c>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	2201      	movs	r2, #1
 8006c50:	4393      	bics	r3, r2
 8006c52:	0019      	movs	r1, r3
 8006c54:	4b18      	ldr	r3, [pc, #96]	@ (8006cb8 <HAL_RCC_ClockConfig+0x19c>)
 8006c56:	683a      	ldr	r2, [r7, #0]
 8006c58:	430a      	orrs	r2, r1
 8006c5a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c5c:	4b16      	ldr	r3, [pc, #88]	@ (8006cb8 <HAL_RCC_ClockConfig+0x19c>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	2201      	movs	r2, #1
 8006c62:	4013      	ands	r3, r2
 8006c64:	683a      	ldr	r2, [r7, #0]
 8006c66:	429a      	cmp	r2, r3
 8006c68:	d001      	beq.n	8006c6e <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	e020      	b.n	8006cb0 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	2204      	movs	r2, #4
 8006c74:	4013      	ands	r3, r2
 8006c76:	d009      	beq.n	8006c8c <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8006c78:	4b10      	ldr	r3, [pc, #64]	@ (8006cbc <HAL_RCC_ClockConfig+0x1a0>)
 8006c7a:	685b      	ldr	r3, [r3, #4]
 8006c7c:	4a11      	ldr	r2, [pc, #68]	@ (8006cc4 <HAL_RCC_ClockConfig+0x1a8>)
 8006c7e:	4013      	ands	r3, r2
 8006c80:	0019      	movs	r1, r3
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	68da      	ldr	r2, [r3, #12]
 8006c86:	4b0d      	ldr	r3, [pc, #52]	@ (8006cbc <HAL_RCC_ClockConfig+0x1a0>)
 8006c88:	430a      	orrs	r2, r1
 8006c8a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8006c8c:	f000 f820 	bl	8006cd0 <HAL_RCC_GetSysClockFreq>
 8006c90:	0001      	movs	r1, r0
 8006c92:	4b0a      	ldr	r3, [pc, #40]	@ (8006cbc <HAL_RCC_ClockConfig+0x1a0>)
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	091b      	lsrs	r3, r3, #4
 8006c98:	220f      	movs	r2, #15
 8006c9a:	4013      	ands	r3, r2
 8006c9c:	4a0a      	ldr	r2, [pc, #40]	@ (8006cc8 <HAL_RCC_ClockConfig+0x1ac>)
 8006c9e:	5cd3      	ldrb	r3, [r2, r3]
 8006ca0:	000a      	movs	r2, r1
 8006ca2:	40da      	lsrs	r2, r3
 8006ca4:	4b09      	ldr	r3, [pc, #36]	@ (8006ccc <HAL_RCC_ClockConfig+0x1b0>)
 8006ca6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8006ca8:	2000      	movs	r0, #0
 8006caa:	f7fc fc15 	bl	80034d8 <HAL_InitTick>
  
  return HAL_OK;
 8006cae:	2300      	movs	r3, #0
}
 8006cb0:	0018      	movs	r0, r3
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	b004      	add	sp, #16
 8006cb6:	bd80      	pop	{r7, pc}
 8006cb8:	40022000 	.word	0x40022000
 8006cbc:	40021000 	.word	0x40021000
 8006cc0:	00001388 	.word	0x00001388
 8006cc4:	fffff8ff 	.word	0xfffff8ff
 8006cc8:	08010e7c 	.word	0x08010e7c
 8006ccc:	20000004 	.word	0x20000004

08006cd0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b086      	sub	sp, #24
 8006cd4:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	60fb      	str	r3, [r7, #12]
 8006cda:	2300      	movs	r3, #0
 8006cdc:	60bb      	str	r3, [r7, #8]
 8006cde:	2300      	movs	r3, #0
 8006ce0:	617b      	str	r3, [r7, #20]
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8006cea:	4b2d      	ldr	r3, [pc, #180]	@ (8006da0 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006cec:	685b      	ldr	r3, [r3, #4]
 8006cee:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	220c      	movs	r2, #12
 8006cf4:	4013      	ands	r3, r2
 8006cf6:	2b0c      	cmp	r3, #12
 8006cf8:	d046      	beq.n	8006d88 <HAL_RCC_GetSysClockFreq+0xb8>
 8006cfa:	d848      	bhi.n	8006d8e <HAL_RCC_GetSysClockFreq+0xbe>
 8006cfc:	2b04      	cmp	r3, #4
 8006cfe:	d002      	beq.n	8006d06 <HAL_RCC_GetSysClockFreq+0x36>
 8006d00:	2b08      	cmp	r3, #8
 8006d02:	d003      	beq.n	8006d0c <HAL_RCC_GetSysClockFreq+0x3c>
 8006d04:	e043      	b.n	8006d8e <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006d06:	4b27      	ldr	r3, [pc, #156]	@ (8006da4 <HAL_RCC_GetSysClockFreq+0xd4>)
 8006d08:	613b      	str	r3, [r7, #16]
      break;
 8006d0a:	e043      	b.n	8006d94 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	0c9b      	lsrs	r3, r3, #18
 8006d10:	220f      	movs	r2, #15
 8006d12:	4013      	ands	r3, r2
 8006d14:	4a24      	ldr	r2, [pc, #144]	@ (8006da8 <HAL_RCC_GetSysClockFreq+0xd8>)
 8006d16:	5cd3      	ldrb	r3, [r2, r3]
 8006d18:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8006d1a:	4b21      	ldr	r3, [pc, #132]	@ (8006da0 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006d1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d1e:	220f      	movs	r2, #15
 8006d20:	4013      	ands	r3, r2
 8006d22:	4a22      	ldr	r2, [pc, #136]	@ (8006dac <HAL_RCC_GetSysClockFreq+0xdc>)
 8006d24:	5cd3      	ldrb	r3, [r2, r3]
 8006d26:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006d28:	68fa      	ldr	r2, [r7, #12]
 8006d2a:	23c0      	movs	r3, #192	@ 0xc0
 8006d2c:	025b      	lsls	r3, r3, #9
 8006d2e:	401a      	ands	r2, r3
 8006d30:	2380      	movs	r3, #128	@ 0x80
 8006d32:	025b      	lsls	r3, r3, #9
 8006d34:	429a      	cmp	r2, r3
 8006d36:	d109      	bne.n	8006d4c <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006d38:	68b9      	ldr	r1, [r7, #8]
 8006d3a:	481a      	ldr	r0, [pc, #104]	@ (8006da4 <HAL_RCC_GetSysClockFreq+0xd4>)
 8006d3c:	f7f9 fa00 	bl	8000140 <__udivsi3>
 8006d40:	0003      	movs	r3, r0
 8006d42:	001a      	movs	r2, r3
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	4353      	muls	r3, r2
 8006d48:	617b      	str	r3, [r7, #20]
 8006d4a:	e01a      	b.n	8006d82 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8006d4c:	68fa      	ldr	r2, [r7, #12]
 8006d4e:	23c0      	movs	r3, #192	@ 0xc0
 8006d50:	025b      	lsls	r3, r3, #9
 8006d52:	401a      	ands	r2, r3
 8006d54:	23c0      	movs	r3, #192	@ 0xc0
 8006d56:	025b      	lsls	r3, r3, #9
 8006d58:	429a      	cmp	r2, r3
 8006d5a:	d109      	bne.n	8006d70 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006d5c:	68b9      	ldr	r1, [r7, #8]
 8006d5e:	4814      	ldr	r0, [pc, #80]	@ (8006db0 <HAL_RCC_GetSysClockFreq+0xe0>)
 8006d60:	f7f9 f9ee 	bl	8000140 <__udivsi3>
 8006d64:	0003      	movs	r3, r0
 8006d66:	001a      	movs	r2, r3
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	4353      	muls	r3, r2
 8006d6c:	617b      	str	r3, [r7, #20]
 8006d6e:	e008      	b.n	8006d82 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006d70:	68b9      	ldr	r1, [r7, #8]
 8006d72:	480c      	ldr	r0, [pc, #48]	@ (8006da4 <HAL_RCC_GetSysClockFreq+0xd4>)
 8006d74:	f7f9 f9e4 	bl	8000140 <__udivsi3>
 8006d78:	0003      	movs	r3, r0
 8006d7a:	001a      	movs	r2, r3
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	4353      	muls	r3, r2
 8006d80:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	613b      	str	r3, [r7, #16]
      break;
 8006d86:	e005      	b.n	8006d94 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8006d88:	4b09      	ldr	r3, [pc, #36]	@ (8006db0 <HAL_RCC_GetSysClockFreq+0xe0>)
 8006d8a:	613b      	str	r3, [r7, #16]
      break;
 8006d8c:	e002      	b.n	8006d94 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006d8e:	4b05      	ldr	r3, [pc, #20]	@ (8006da4 <HAL_RCC_GetSysClockFreq+0xd4>)
 8006d90:	613b      	str	r3, [r7, #16]
      break;
 8006d92:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8006d94:	693b      	ldr	r3, [r7, #16]
}
 8006d96:	0018      	movs	r0, r3
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	b006      	add	sp, #24
 8006d9c:	bd80      	pop	{r7, pc}
 8006d9e:	46c0      	nop			@ (mov r8, r8)
 8006da0:	40021000 	.word	0x40021000
 8006da4:	007a1200 	.word	0x007a1200
 8006da8:	08010e94 	.word	0x08010e94
 8006dac:	08010ea4 	.word	0x08010ea4
 8006db0:	02dc6c00 	.word	0x02dc6c00

08006db4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006db8:	4b02      	ldr	r3, [pc, #8]	@ (8006dc4 <HAL_RCC_GetHCLKFreq+0x10>)
 8006dba:	681b      	ldr	r3, [r3, #0]
}
 8006dbc:	0018      	movs	r0, r3
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	bd80      	pop	{r7, pc}
 8006dc2:	46c0      	nop			@ (mov r8, r8)
 8006dc4:	20000004 	.word	0x20000004

08006dc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8006dcc:	f7ff fff2 	bl	8006db4 <HAL_RCC_GetHCLKFreq>
 8006dd0:	0001      	movs	r1, r0
 8006dd2:	4b06      	ldr	r3, [pc, #24]	@ (8006dec <HAL_RCC_GetPCLK1Freq+0x24>)
 8006dd4:	685b      	ldr	r3, [r3, #4]
 8006dd6:	0a1b      	lsrs	r3, r3, #8
 8006dd8:	2207      	movs	r2, #7
 8006dda:	4013      	ands	r3, r2
 8006ddc:	4a04      	ldr	r2, [pc, #16]	@ (8006df0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006dde:	5cd3      	ldrb	r3, [r2, r3]
 8006de0:	40d9      	lsrs	r1, r3
 8006de2:	000b      	movs	r3, r1
}    
 8006de4:	0018      	movs	r0, r3
 8006de6:	46bd      	mov	sp, r7
 8006de8:	bd80      	pop	{r7, pc}
 8006dea:	46c0      	nop			@ (mov r8, r8)
 8006dec:	40021000 	.word	0x40021000
 8006df0:	08010e8c 	.word	0x08010e8c

08006df4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b086      	sub	sp, #24
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8006e00:	2300      	movs	r3, #0
 8006e02:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681a      	ldr	r2, [r3, #0]
 8006e08:	2380      	movs	r3, #128	@ 0x80
 8006e0a:	025b      	lsls	r3, r3, #9
 8006e0c:	4013      	ands	r3, r2
 8006e0e:	d100      	bne.n	8006e12 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8006e10:	e08e      	b.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8006e12:	2017      	movs	r0, #23
 8006e14:	183b      	adds	r3, r7, r0
 8006e16:	2200      	movs	r2, #0
 8006e18:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006e1a:	4b6e      	ldr	r3, [pc, #440]	@ (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006e1c:	69da      	ldr	r2, [r3, #28]
 8006e1e:	2380      	movs	r3, #128	@ 0x80
 8006e20:	055b      	lsls	r3, r3, #21
 8006e22:	4013      	ands	r3, r2
 8006e24:	d110      	bne.n	8006e48 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006e26:	4b6b      	ldr	r3, [pc, #428]	@ (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006e28:	69da      	ldr	r2, [r3, #28]
 8006e2a:	4b6a      	ldr	r3, [pc, #424]	@ (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006e2c:	2180      	movs	r1, #128	@ 0x80
 8006e2e:	0549      	lsls	r1, r1, #21
 8006e30:	430a      	orrs	r2, r1
 8006e32:	61da      	str	r2, [r3, #28]
 8006e34:	4b67      	ldr	r3, [pc, #412]	@ (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006e36:	69da      	ldr	r2, [r3, #28]
 8006e38:	2380      	movs	r3, #128	@ 0x80
 8006e3a:	055b      	lsls	r3, r3, #21
 8006e3c:	4013      	ands	r3, r2
 8006e3e:	60bb      	str	r3, [r7, #8]
 8006e40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006e42:	183b      	adds	r3, r7, r0
 8006e44:	2201      	movs	r2, #1
 8006e46:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e48:	4b63      	ldr	r3, [pc, #396]	@ (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8006e4a:	681a      	ldr	r2, [r3, #0]
 8006e4c:	2380      	movs	r3, #128	@ 0x80
 8006e4e:	005b      	lsls	r3, r3, #1
 8006e50:	4013      	ands	r3, r2
 8006e52:	d11a      	bne.n	8006e8a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006e54:	4b60      	ldr	r3, [pc, #384]	@ (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8006e56:	681a      	ldr	r2, [r3, #0]
 8006e58:	4b5f      	ldr	r3, [pc, #380]	@ (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8006e5a:	2180      	movs	r1, #128	@ 0x80
 8006e5c:	0049      	lsls	r1, r1, #1
 8006e5e:	430a      	orrs	r2, r1
 8006e60:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006e62:	f7fc fb7f 	bl	8003564 <HAL_GetTick>
 8006e66:	0003      	movs	r3, r0
 8006e68:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e6a:	e008      	b.n	8006e7e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006e6c:	f7fc fb7a 	bl	8003564 <HAL_GetTick>
 8006e70:	0002      	movs	r2, r0
 8006e72:	693b      	ldr	r3, [r7, #16]
 8006e74:	1ad3      	subs	r3, r2, r3
 8006e76:	2b64      	cmp	r3, #100	@ 0x64
 8006e78:	d901      	bls.n	8006e7e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8006e7a:	2303      	movs	r3, #3
 8006e7c:	e0a6      	b.n	8006fcc <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e7e:	4b56      	ldr	r3, [pc, #344]	@ (8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8006e80:	681a      	ldr	r2, [r3, #0]
 8006e82:	2380      	movs	r3, #128	@ 0x80
 8006e84:	005b      	lsls	r3, r3, #1
 8006e86:	4013      	ands	r3, r2
 8006e88:	d0f0      	beq.n	8006e6c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006e8a:	4b52      	ldr	r3, [pc, #328]	@ (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006e8c:	6a1a      	ldr	r2, [r3, #32]
 8006e8e:	23c0      	movs	r3, #192	@ 0xc0
 8006e90:	009b      	lsls	r3, r3, #2
 8006e92:	4013      	ands	r3, r2
 8006e94:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d034      	beq.n	8006f06 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	685a      	ldr	r2, [r3, #4]
 8006ea0:	23c0      	movs	r3, #192	@ 0xc0
 8006ea2:	009b      	lsls	r3, r3, #2
 8006ea4:	4013      	ands	r3, r2
 8006ea6:	68fa      	ldr	r2, [r7, #12]
 8006ea8:	429a      	cmp	r2, r3
 8006eaa:	d02c      	beq.n	8006f06 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006eac:	4b49      	ldr	r3, [pc, #292]	@ (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006eae:	6a1b      	ldr	r3, [r3, #32]
 8006eb0:	4a4a      	ldr	r2, [pc, #296]	@ (8006fdc <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8006eb2:	4013      	ands	r3, r2
 8006eb4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006eb6:	4b47      	ldr	r3, [pc, #284]	@ (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006eb8:	6a1a      	ldr	r2, [r3, #32]
 8006eba:	4b46      	ldr	r3, [pc, #280]	@ (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006ebc:	2180      	movs	r1, #128	@ 0x80
 8006ebe:	0249      	lsls	r1, r1, #9
 8006ec0:	430a      	orrs	r2, r1
 8006ec2:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006ec4:	4b43      	ldr	r3, [pc, #268]	@ (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006ec6:	6a1a      	ldr	r2, [r3, #32]
 8006ec8:	4b42      	ldr	r3, [pc, #264]	@ (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006eca:	4945      	ldr	r1, [pc, #276]	@ (8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8006ecc:	400a      	ands	r2, r1
 8006ece:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006ed0:	4b40      	ldr	r3, [pc, #256]	@ (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006ed2:	68fa      	ldr	r2, [r7, #12]
 8006ed4:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	2201      	movs	r2, #1
 8006eda:	4013      	ands	r3, r2
 8006edc:	d013      	beq.n	8006f06 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ede:	f7fc fb41 	bl	8003564 <HAL_GetTick>
 8006ee2:	0003      	movs	r3, r0
 8006ee4:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ee6:	e009      	b.n	8006efc <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ee8:	f7fc fb3c 	bl	8003564 <HAL_GetTick>
 8006eec:	0002      	movs	r2, r0
 8006eee:	693b      	ldr	r3, [r7, #16]
 8006ef0:	1ad3      	subs	r3, r2, r3
 8006ef2:	4a3c      	ldr	r2, [pc, #240]	@ (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d901      	bls.n	8006efc <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8006ef8:	2303      	movs	r3, #3
 8006efa:	e067      	b.n	8006fcc <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006efc:	4b35      	ldr	r3, [pc, #212]	@ (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006efe:	6a1b      	ldr	r3, [r3, #32]
 8006f00:	2202      	movs	r2, #2
 8006f02:	4013      	ands	r3, r2
 8006f04:	d0f0      	beq.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006f06:	4b33      	ldr	r3, [pc, #204]	@ (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006f08:	6a1b      	ldr	r3, [r3, #32]
 8006f0a:	4a34      	ldr	r2, [pc, #208]	@ (8006fdc <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8006f0c:	4013      	ands	r3, r2
 8006f0e:	0019      	movs	r1, r3
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	685a      	ldr	r2, [r3, #4]
 8006f14:	4b2f      	ldr	r3, [pc, #188]	@ (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006f16:	430a      	orrs	r2, r1
 8006f18:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006f1a:	2317      	movs	r3, #23
 8006f1c:	18fb      	adds	r3, r7, r3
 8006f1e:	781b      	ldrb	r3, [r3, #0]
 8006f20:	2b01      	cmp	r3, #1
 8006f22:	d105      	bne.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006f24:	4b2b      	ldr	r3, [pc, #172]	@ (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006f26:	69da      	ldr	r2, [r3, #28]
 8006f28:	4b2a      	ldr	r3, [pc, #168]	@ (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006f2a:	492f      	ldr	r1, [pc, #188]	@ (8006fe8 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8006f2c:	400a      	ands	r2, r1
 8006f2e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	2201      	movs	r2, #1
 8006f36:	4013      	ands	r3, r2
 8006f38:	d009      	beq.n	8006f4e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006f3a:	4b26      	ldr	r3, [pc, #152]	@ (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f3e:	2203      	movs	r2, #3
 8006f40:	4393      	bics	r3, r2
 8006f42:	0019      	movs	r1, r3
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	689a      	ldr	r2, [r3, #8]
 8006f48:	4b22      	ldr	r3, [pc, #136]	@ (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006f4a:	430a      	orrs	r2, r1
 8006f4c:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	2202      	movs	r2, #2
 8006f54:	4013      	ands	r3, r2
 8006f56:	d009      	beq.n	8006f6c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006f58:	4b1e      	ldr	r3, [pc, #120]	@ (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006f5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f5c:	4a23      	ldr	r2, [pc, #140]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006f5e:	4013      	ands	r3, r2
 8006f60:	0019      	movs	r1, r3
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	68da      	ldr	r2, [r3, #12]
 8006f66:	4b1b      	ldr	r3, [pc, #108]	@ (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006f68:	430a      	orrs	r2, r1
 8006f6a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	2220      	movs	r2, #32
 8006f72:	4013      	ands	r3, r2
 8006f74:	d009      	beq.n	8006f8a <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006f76:	4b17      	ldr	r3, [pc, #92]	@ (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f7a:	2210      	movs	r2, #16
 8006f7c:	4393      	bics	r3, r2
 8006f7e:	0019      	movs	r1, r3
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	691a      	ldr	r2, [r3, #16]
 8006f84:	4b13      	ldr	r3, [pc, #76]	@ (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006f86:	430a      	orrs	r2, r1
 8006f88:	631a      	str	r2, [r3, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681a      	ldr	r2, [r3, #0]
 8006f8e:	2380      	movs	r3, #128	@ 0x80
 8006f90:	029b      	lsls	r3, r3, #10
 8006f92:	4013      	ands	r3, r2
 8006f94:	d009      	beq.n	8006faa <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006f96:	4b0f      	ldr	r3, [pc, #60]	@ (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f9a:	2280      	movs	r2, #128	@ 0x80
 8006f9c:	4393      	bics	r3, r2
 8006f9e:	0019      	movs	r1, r3
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	699a      	ldr	r2, [r3, #24]
 8006fa4:	4b0b      	ldr	r3, [pc, #44]	@ (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006fa6:	430a      	orrs	r2, r1
 8006fa8:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681a      	ldr	r2, [r3, #0]
 8006fae:	2380      	movs	r3, #128	@ 0x80
 8006fb0:	00db      	lsls	r3, r3, #3
 8006fb2:	4013      	ands	r3, r2
 8006fb4:	d009      	beq.n	8006fca <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006fb6:	4b07      	ldr	r3, [pc, #28]	@ (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fba:	2240      	movs	r2, #64	@ 0x40
 8006fbc:	4393      	bics	r3, r2
 8006fbe:	0019      	movs	r1, r3
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	695a      	ldr	r2, [r3, #20]
 8006fc4:	4b03      	ldr	r3, [pc, #12]	@ (8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006fc6:	430a      	orrs	r2, r1
 8006fc8:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8006fca:	2300      	movs	r3, #0
}
 8006fcc:	0018      	movs	r0, r3
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	b006      	add	sp, #24
 8006fd2:	bd80      	pop	{r7, pc}
 8006fd4:	40021000 	.word	0x40021000
 8006fd8:	40007000 	.word	0x40007000
 8006fdc:	fffffcff 	.word	0xfffffcff
 8006fe0:	fffeffff 	.word	0xfffeffff
 8006fe4:	00001388 	.word	0x00001388
 8006fe8:	efffffff 	.word	0xefffffff
 8006fec:	fffcffff 	.word	0xfffcffff

08006ff0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006ff0:	b5b0      	push	{r4, r5, r7, lr}
 8006ff2:	b084      	sub	sp, #16
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006ff8:	230f      	movs	r3, #15
 8006ffa:	18fb      	adds	r3, r7, r3
 8006ffc:	2201      	movs	r2, #1
 8006ffe:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d101      	bne.n	800700a <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 8007006:	2301      	movs	r3, #1
 8007008:	e081      	b.n	800710e <HAL_RTC_Init+0x11e>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	7f5b      	ldrb	r3, [r3, #29]
 800700e:	b2db      	uxtb	r3, r3
 8007010:	2b00      	cmp	r3, #0
 8007012:	d106      	bne.n	8007022 <HAL_RTC_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2200      	movs	r2, #0
 8007018:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	0018      	movs	r0, r3
 800701e:	f7fb ff7b 	bl	8002f18 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2202      	movs	r2, #2
 8007026:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	68db      	ldr	r3, [r3, #12]
 800702e:	2210      	movs	r2, #16
 8007030:	4013      	ands	r3, r2
 8007032:	2b10      	cmp	r3, #16
 8007034:	d05c      	beq.n	80070f0 <HAL_RTC_Init+0x100>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	22ca      	movs	r2, #202	@ 0xca
 800703c:	625a      	str	r2, [r3, #36]	@ 0x24
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	2253      	movs	r2, #83	@ 0x53
 8007044:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8007046:	250f      	movs	r5, #15
 8007048:	197c      	adds	r4, r7, r5
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	0018      	movs	r0, r3
 800704e:	f000 f9c5 	bl	80073dc <RTC_EnterInitMode>
 8007052:	0003      	movs	r3, r0
 8007054:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8007056:	0028      	movs	r0, r5
 8007058:	183b      	adds	r3, r7, r0
 800705a:	781b      	ldrb	r3, [r3, #0]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d12c      	bne.n	80070ba <HAL_RTC_Init+0xca>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	689a      	ldr	r2, [r3, #8]
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	492b      	ldr	r1, [pc, #172]	@ (8007118 <HAL_RTC_Init+0x128>)
 800706c:	400a      	ands	r2, r1
 800706e:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	6899      	ldr	r1, [r3, #8]
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	685a      	ldr	r2, [r3, #4]
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	691b      	ldr	r3, [r3, #16]
 800707e:	431a      	orrs	r2, r3
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	695b      	ldr	r3, [r3, #20]
 8007084:	431a      	orrs	r2, r3
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	430a      	orrs	r2, r1
 800708c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	687a      	ldr	r2, [r7, #4]
 8007094:	68d2      	ldr	r2, [r2, #12]
 8007096:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	6919      	ldr	r1, [r3, #16]
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	689b      	ldr	r3, [r3, #8]
 80070a2:	041a      	lsls	r2, r3, #16
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	430a      	orrs	r2, r1
 80070aa:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80070ac:	183c      	adds	r4, r7, r0
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	0018      	movs	r0, r3
 80070b2:	f000 f9d6 	bl	8007462 <RTC_ExitInitMode>
 80070b6:	0003      	movs	r3, r0
 80070b8:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 80070ba:	230f      	movs	r3, #15
 80070bc:	18fb      	adds	r3, r7, r3
 80070be:	781b      	ldrb	r3, [r3, #0]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d110      	bne.n	80070e6 <HAL_RTC_Init+0xf6>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	4913      	ldr	r1, [pc, #76]	@ (800711c <HAL_RTC_Init+0x12c>)
 80070d0:	400a      	ands	r2, r1
 80070d2:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	699a      	ldr	r2, [r3, #24]
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	430a      	orrs	r2, r1
 80070e4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	22ff      	movs	r2, #255	@ 0xff
 80070ec:	625a      	str	r2, [r3, #36]	@ 0x24
 80070ee:	e003      	b.n	80070f8 <HAL_RTC_Init+0x108>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80070f0:	230f      	movs	r3, #15
 80070f2:	18fb      	adds	r3, r7, r3
 80070f4:	2200      	movs	r2, #0
 80070f6:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 80070f8:	230f      	movs	r3, #15
 80070fa:	18fb      	adds	r3, r7, r3
 80070fc:	781b      	ldrb	r3, [r3, #0]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d102      	bne.n	8007108 <HAL_RTC_Init+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2201      	movs	r2, #1
 8007106:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8007108:	230f      	movs	r3, #15
 800710a:	18fb      	adds	r3, r7, r3
 800710c:	781b      	ldrb	r3, [r3, #0]
}
 800710e:	0018      	movs	r0, r3
 8007110:	46bd      	mov	sp, r7
 8007112:	b004      	add	sp, #16
 8007114:	bdb0      	pop	{r4, r5, r7, pc}
 8007116:	46c0      	nop			@ (mov r8, r8)
 8007118:	ff8fffbf 	.word	0xff8fffbf
 800711c:	fffbffff 	.word	0xfffbffff

08007120 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007120:	b5b0      	push	{r4, r5, r7, lr}
 8007122:	b086      	sub	sp, #24
 8007124:	af00      	add	r7, sp, #0
 8007126:	60f8      	str	r0, [r7, #12]
 8007128:	60b9      	str	r1, [r7, #8]
 800712a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800712c:	2300      	movs	r3, #0
 800712e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	7f1b      	ldrb	r3, [r3, #28]
 8007134:	2b01      	cmp	r3, #1
 8007136:	d101      	bne.n	800713c <HAL_RTC_SetTime+0x1c>
 8007138:	2302      	movs	r3, #2
 800713a:	e08e      	b.n	800725a <HAL_RTC_SetTime+0x13a>
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	2201      	movs	r2, #1
 8007140:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	2202      	movs	r2, #2
 8007146:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d125      	bne.n	800719a <HAL_RTC_SetTime+0x7a>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	689b      	ldr	r3, [r3, #8]
 8007154:	2240      	movs	r2, #64	@ 0x40
 8007156:	4013      	ands	r3, r2
 8007158:	d102      	bne.n	8007160 <HAL_RTC_SetTime+0x40>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800715a:	68bb      	ldr	r3, [r7, #8]
 800715c:	2200      	movs	r2, #0
 800715e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007160:	68bb      	ldr	r3, [r7, #8]
 8007162:	781b      	ldrb	r3, [r3, #0]
 8007164:	0018      	movs	r0, r3
 8007166:	f000 f9a5 	bl	80074b4 <RTC_ByteToBcd2>
 800716a:	0003      	movs	r3, r0
 800716c:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	785b      	ldrb	r3, [r3, #1]
 8007172:	0018      	movs	r0, r3
 8007174:	f000 f99e 	bl	80074b4 <RTC_ByteToBcd2>
 8007178:	0003      	movs	r3, r0
 800717a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800717c:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	789b      	ldrb	r3, [r3, #2]
 8007182:	0018      	movs	r0, r3
 8007184:	f000 f996 	bl	80074b4 <RTC_ByteToBcd2>
 8007188:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800718a:	0022      	movs	r2, r4
 800718c:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	78db      	ldrb	r3, [r3, #3]
 8007192:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007194:	4313      	orrs	r3, r2
 8007196:	617b      	str	r3, [r7, #20]
 8007198:	e017      	b.n	80071ca <HAL_RTC_SetTime+0xaa>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	689b      	ldr	r3, [r3, #8]
 80071a0:	2240      	movs	r2, #64	@ 0x40
 80071a2:	4013      	ands	r3, r2
 80071a4:	d102      	bne.n	80071ac <HAL_RTC_SetTime+0x8c>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	2200      	movs	r2, #0
 80071aa:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	781b      	ldrb	r3, [r3, #0]
 80071b0:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	785b      	ldrb	r3, [r3, #1]
 80071b6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80071b8:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80071ba:	68ba      	ldr	r2, [r7, #8]
 80071bc:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80071be:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	78db      	ldrb	r3, [r3, #3]
 80071c4:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80071c6:	4313      	orrs	r3, r2
 80071c8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	22ca      	movs	r2, #202	@ 0xca
 80071d0:	625a      	str	r2, [r3, #36]	@ 0x24
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	2253      	movs	r2, #83	@ 0x53
 80071d8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80071da:	2513      	movs	r5, #19
 80071dc:	197c      	adds	r4, r7, r5
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	0018      	movs	r0, r3
 80071e2:	f000 f8fb 	bl	80073dc <RTC_EnterInitMode>
 80071e6:	0003      	movs	r3, r0
 80071e8:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 80071ea:	0028      	movs	r0, r5
 80071ec:	183b      	adds	r3, r7, r0
 80071ee:	781b      	ldrb	r3, [r3, #0]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d120      	bne.n	8007236 <HAL_RTC_SetTime+0x116>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	697a      	ldr	r2, [r7, #20]
 80071fa:	491a      	ldr	r1, [pc, #104]	@ (8007264 <HAL_RTC_SetTime+0x144>)
 80071fc:	400a      	ands	r2, r1
 80071fe:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	689a      	ldr	r2, [r3, #8]
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	4917      	ldr	r1, [pc, #92]	@ (8007268 <HAL_RTC_SetTime+0x148>)
 800720c:	400a      	ands	r2, r1
 800720e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	6899      	ldr	r1, [r3, #8]
 8007216:	68bb      	ldr	r3, [r7, #8]
 8007218:	68da      	ldr	r2, [r3, #12]
 800721a:	68bb      	ldr	r3, [r7, #8]
 800721c:	691b      	ldr	r3, [r3, #16]
 800721e:	431a      	orrs	r2, r3
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	430a      	orrs	r2, r1
 8007226:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007228:	183c      	adds	r4, r7, r0
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	0018      	movs	r0, r3
 800722e:	f000 f918 	bl	8007462 <RTC_ExitInitMode>
 8007232:	0003      	movs	r3, r0
 8007234:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8007236:	2313      	movs	r3, #19
 8007238:	18fb      	adds	r3, r7, r3
 800723a:	781b      	ldrb	r3, [r3, #0]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d102      	bne.n	8007246 <HAL_RTC_SetTime+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	2201      	movs	r2, #1
 8007244:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	22ff      	movs	r2, #255	@ 0xff
 800724c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	2200      	movs	r2, #0
 8007252:	771a      	strb	r2, [r3, #28]

  return status;
 8007254:	2313      	movs	r3, #19
 8007256:	18fb      	adds	r3, r7, r3
 8007258:	781b      	ldrb	r3, [r3, #0]
}
 800725a:	0018      	movs	r0, r3
 800725c:	46bd      	mov	sp, r7
 800725e:	b006      	add	sp, #24
 8007260:	bdb0      	pop	{r4, r5, r7, pc}
 8007262:	46c0      	nop			@ (mov r8, r8)
 8007264:	007f7f7f 	.word	0x007f7f7f
 8007268:	fffbffff 	.word	0xfffbffff

0800726c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800726c:	b5b0      	push	{r4, r5, r7, lr}
 800726e:	b086      	sub	sp, #24
 8007270:	af00      	add	r7, sp, #0
 8007272:	60f8      	str	r0, [r7, #12]
 8007274:	60b9      	str	r1, [r7, #8]
 8007276:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007278:	2300      	movs	r3, #0
 800727a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	7f1b      	ldrb	r3, [r3, #28]
 8007280:	2b01      	cmp	r3, #1
 8007282:	d101      	bne.n	8007288 <HAL_RTC_SetDate+0x1c>
 8007284:	2302      	movs	r3, #2
 8007286:	e07a      	b.n	800737e <HAL_RTC_SetDate+0x112>
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	2201      	movs	r2, #1
 800728c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	2202      	movs	r2, #2
 8007292:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d10e      	bne.n	80072b8 <HAL_RTC_SetDate+0x4c>
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	785b      	ldrb	r3, [r3, #1]
 800729e:	001a      	movs	r2, r3
 80072a0:	2310      	movs	r3, #16
 80072a2:	4013      	ands	r3, r2
 80072a4:	d008      	beq.n	80072b8 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	785b      	ldrb	r3, [r3, #1]
 80072aa:	2210      	movs	r2, #16
 80072ac:	4393      	bics	r3, r2
 80072ae:	b2db      	uxtb	r3, r3
 80072b0:	330a      	adds	r3, #10
 80072b2:	b2da      	uxtb	r2, r3
 80072b4:	68bb      	ldr	r3, [r7, #8]
 80072b6:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d11c      	bne.n	80072f8 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	78db      	ldrb	r3, [r3, #3]
 80072c2:	0018      	movs	r0, r3
 80072c4:	f000 f8f6 	bl	80074b4 <RTC_ByteToBcd2>
 80072c8:	0003      	movs	r3, r0
 80072ca:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	785b      	ldrb	r3, [r3, #1]
 80072d0:	0018      	movs	r0, r3
 80072d2:	f000 f8ef 	bl	80074b4 <RTC_ByteToBcd2>
 80072d6:	0003      	movs	r3, r0
 80072d8:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80072da:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	789b      	ldrb	r3, [r3, #2]
 80072e0:	0018      	movs	r0, r3
 80072e2:	f000 f8e7 	bl	80074b4 <RTC_ByteToBcd2>
 80072e6:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80072e8:	0022      	movs	r2, r4
 80072ea:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	781b      	ldrb	r3, [r3, #0]
 80072f0:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80072f2:	4313      	orrs	r3, r2
 80072f4:	617b      	str	r3, [r7, #20]
 80072f6:	e00e      	b.n	8007316 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	78db      	ldrb	r3, [r3, #3]
 80072fc:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	785b      	ldrb	r3, [r3, #1]
 8007302:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007304:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8007306:	68ba      	ldr	r2, [r7, #8]
 8007308:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800730a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800730c:	68bb      	ldr	r3, [r7, #8]
 800730e:	781b      	ldrb	r3, [r3, #0]
 8007310:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007312:	4313      	orrs	r3, r2
 8007314:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	22ca      	movs	r2, #202	@ 0xca
 800731c:	625a      	str	r2, [r3, #36]	@ 0x24
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	2253      	movs	r2, #83	@ 0x53
 8007324:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007326:	2513      	movs	r5, #19
 8007328:	197c      	adds	r4, r7, r5
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	0018      	movs	r0, r3
 800732e:	f000 f855 	bl	80073dc <RTC_EnterInitMode>
 8007332:	0003      	movs	r3, r0
 8007334:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8007336:	0028      	movs	r0, r5
 8007338:	183b      	adds	r3, r7, r0
 800733a:	781b      	ldrb	r3, [r3, #0]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d10c      	bne.n	800735a <HAL_RTC_SetDate+0xee>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	697a      	ldr	r2, [r7, #20]
 8007346:	4910      	ldr	r1, [pc, #64]	@ (8007388 <HAL_RTC_SetDate+0x11c>)
 8007348:	400a      	ands	r2, r1
 800734a:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800734c:	183c      	adds	r4, r7, r0
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	0018      	movs	r0, r3
 8007352:	f000 f886 	bl	8007462 <RTC_ExitInitMode>
 8007356:	0003      	movs	r3, r0
 8007358:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 800735a:	2313      	movs	r3, #19
 800735c:	18fb      	adds	r3, r7, r3
 800735e:	781b      	ldrb	r3, [r3, #0]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d102      	bne.n	800736a <HAL_RTC_SetDate+0xfe>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	2201      	movs	r2, #1
 8007368:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	22ff      	movs	r2, #255	@ 0xff
 8007370:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	2200      	movs	r2, #0
 8007376:	771a      	strb	r2, [r3, #28]

  return status;
 8007378:	2313      	movs	r3, #19
 800737a:	18fb      	adds	r3, r7, r3
 800737c:	781b      	ldrb	r3, [r3, #0]
}
 800737e:	0018      	movs	r0, r3
 8007380:	46bd      	mov	sp, r7
 8007382:	b006      	add	sp, #24
 8007384:	bdb0      	pop	{r4, r5, r7, pc}
 8007386:	46c0      	nop			@ (mov r8, r8)
 8007388:	00ffff3f 	.word	0x00ffff3f

0800738c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b084      	sub	sp, #16
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007394:	2300      	movs	r3, #0
 8007396:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	4a0e      	ldr	r2, [pc, #56]	@ (80073d8 <HAL_RTC_WaitForSynchro+0x4c>)
 800739e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80073a0:	f7fc f8e0 	bl	8003564 <HAL_GetTick>
 80073a4:	0003      	movs	r3, r0
 80073a6:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80073a8:	e00a      	b.n	80073c0 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80073aa:	f7fc f8db 	bl	8003564 <HAL_GetTick>
 80073ae:	0002      	movs	r2, r0
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	1ad2      	subs	r2, r2, r3
 80073b4:	23fa      	movs	r3, #250	@ 0xfa
 80073b6:	009b      	lsls	r3, r3, #2
 80073b8:	429a      	cmp	r2, r3
 80073ba:	d901      	bls.n	80073c0 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80073bc:	2303      	movs	r3, #3
 80073be:	e006      	b.n	80073ce <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	68db      	ldr	r3, [r3, #12]
 80073c6:	2220      	movs	r2, #32
 80073c8:	4013      	ands	r3, r2
 80073ca:	d0ee      	beq.n	80073aa <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 80073cc:	2300      	movs	r3, #0
}
 80073ce:	0018      	movs	r0, r3
 80073d0:	46bd      	mov	sp, r7
 80073d2:	b004      	add	sp, #16
 80073d4:	bd80      	pop	{r7, pc}
 80073d6:	46c0      	nop			@ (mov r8, r8)
 80073d8:	0001fd5d 	.word	0x0001fd5d

080073dc <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b084      	sub	sp, #16
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80073e4:	2300      	movs	r3, #0
 80073e6:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80073e8:	230f      	movs	r3, #15
 80073ea:	18fb      	adds	r3, r7, r3
 80073ec:	2200      	movs	r2, #0
 80073ee:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	68db      	ldr	r3, [r3, #12]
 80073f6:	2240      	movs	r2, #64	@ 0x40
 80073f8:	4013      	ands	r3, r2
 80073fa:	d12b      	bne.n	8007454 <RTC_EnterInitMode+0x78>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	68da      	ldr	r2, [r3, #12]
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	2180      	movs	r1, #128	@ 0x80
 8007408:	430a      	orrs	r2, r1
 800740a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800740c:	f7fc f8aa 	bl	8003564 <HAL_GetTick>
 8007410:	0003      	movs	r3, r0
 8007412:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007414:	e013      	b.n	800743e <RTC_EnterInitMode+0x62>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007416:	f7fc f8a5 	bl	8003564 <HAL_GetTick>
 800741a:	0002      	movs	r2, r0
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	1ad2      	subs	r2, r2, r3
 8007420:	200f      	movs	r0, #15
 8007422:	183b      	adds	r3, r7, r0
 8007424:	1839      	adds	r1, r7, r0
 8007426:	7809      	ldrb	r1, [r1, #0]
 8007428:	7019      	strb	r1, [r3, #0]
 800742a:	23fa      	movs	r3, #250	@ 0xfa
 800742c:	009b      	lsls	r3, r3, #2
 800742e:	429a      	cmp	r2, r3
 8007430:	d905      	bls.n	800743e <RTC_EnterInitMode+0x62>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2204      	movs	r2, #4
 8007436:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8007438:	183b      	adds	r3, r7, r0
 800743a:	2201      	movs	r2, #1
 800743c:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	68db      	ldr	r3, [r3, #12]
 8007444:	2240      	movs	r2, #64	@ 0x40
 8007446:	4013      	ands	r3, r2
 8007448:	d104      	bne.n	8007454 <RTC_EnterInitMode+0x78>
 800744a:	230f      	movs	r3, #15
 800744c:	18fb      	adds	r3, r7, r3
 800744e:	781b      	ldrb	r3, [r3, #0]
 8007450:	2b01      	cmp	r3, #1
 8007452:	d1e0      	bne.n	8007416 <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 8007454:	230f      	movs	r3, #15
 8007456:	18fb      	adds	r3, r7, r3
 8007458:	781b      	ldrb	r3, [r3, #0]
}
 800745a:	0018      	movs	r0, r3
 800745c:	46bd      	mov	sp, r7
 800745e:	b004      	add	sp, #16
 8007460:	bd80      	pop	{r7, pc}

08007462 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007462:	b590      	push	{r4, r7, lr}
 8007464:	b085      	sub	sp, #20
 8007466:	af00      	add	r7, sp, #0
 8007468:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800746a:	240f      	movs	r4, #15
 800746c:	193b      	adds	r3, r7, r4
 800746e:	2200      	movs	r2, #0
 8007470:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	68da      	ldr	r2, [r3, #12]
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	2180      	movs	r1, #128	@ 0x80
 800747e:	438a      	bics	r2, r1
 8007480:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	689b      	ldr	r3, [r3, #8]
 8007488:	2220      	movs	r2, #32
 800748a:	4013      	ands	r3, r2
 800748c:	d10b      	bne.n	80074a6 <RTC_ExitInitMode+0x44>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	0018      	movs	r0, r3
 8007492:	f7ff ff7b 	bl	800738c <HAL_RTC_WaitForSynchro>
 8007496:	1e03      	subs	r3, r0, #0
 8007498:	d005      	beq.n	80074a6 <RTC_ExitInitMode+0x44>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2204      	movs	r2, #4
 800749e:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80074a0:	193b      	adds	r3, r7, r4
 80074a2:	2201      	movs	r2, #1
 80074a4:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 80074a6:	230f      	movs	r3, #15
 80074a8:	18fb      	adds	r3, r7, r3
 80074aa:	781b      	ldrb	r3, [r3, #0]
}
 80074ac:	0018      	movs	r0, r3
 80074ae:	46bd      	mov	sp, r7
 80074b0:	b005      	add	sp, #20
 80074b2:	bd90      	pop	{r4, r7, pc}

080074b4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b084      	sub	sp, #16
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	0002      	movs	r2, r0
 80074bc:	1dfb      	adds	r3, r7, #7
 80074be:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80074c0:	2300      	movs	r3, #0
 80074c2:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80074c4:	e007      	b.n	80074d6 <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	3301      	adds	r3, #1
 80074ca:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80074cc:	1dfb      	adds	r3, r7, #7
 80074ce:	1dfa      	adds	r2, r7, #7
 80074d0:	7812      	ldrb	r2, [r2, #0]
 80074d2:	3a0a      	subs	r2, #10
 80074d4:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 80074d6:	1dfb      	adds	r3, r7, #7
 80074d8:	781b      	ldrb	r3, [r3, #0]
 80074da:	2b09      	cmp	r3, #9
 80074dc:	d8f3      	bhi.n	80074c6 <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	b2db      	uxtb	r3, r3
 80074e2:	011b      	lsls	r3, r3, #4
 80074e4:	b2da      	uxtb	r2, r3
 80074e6:	1dfb      	adds	r3, r7, #7
 80074e8:	781b      	ldrb	r3, [r3, #0]
 80074ea:	4313      	orrs	r3, r2
 80074ec:	b2db      	uxtb	r3, r3
}
 80074ee:	0018      	movs	r0, r3
 80074f0:	46bd      	mov	sp, r7
 80074f2:	b004      	add	sp, #16
 80074f4:	bd80      	pop	{r7, pc}
	...

080074f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b084      	sub	sp, #16
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d101      	bne.n	800750a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007506:	2301      	movs	r3, #1
 8007508:	e0a8      	b.n	800765c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800750e:	2b00      	cmp	r3, #0
 8007510:	d109      	bne.n	8007526 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	685a      	ldr	r2, [r3, #4]
 8007516:	2382      	movs	r3, #130	@ 0x82
 8007518:	005b      	lsls	r3, r3, #1
 800751a:	429a      	cmp	r2, r3
 800751c:	d009      	beq.n	8007532 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2200      	movs	r2, #0
 8007522:	61da      	str	r2, [r3, #28]
 8007524:	e005      	b.n	8007532 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2200      	movs	r2, #0
 800752a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2200      	movs	r2, #0
 8007530:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2200      	movs	r2, #0
 8007536:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	225d      	movs	r2, #93	@ 0x5d
 800753c:	5c9b      	ldrb	r3, [r3, r2]
 800753e:	b2db      	uxtb	r3, r3
 8007540:	2b00      	cmp	r3, #0
 8007542:	d107      	bne.n	8007554 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	225c      	movs	r2, #92	@ 0x5c
 8007548:	2100      	movs	r1, #0
 800754a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	0018      	movs	r0, r3
 8007550:	f7fb fcfa 	bl	8002f48 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	225d      	movs	r2, #93	@ 0x5d
 8007558:	2102      	movs	r1, #2
 800755a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	681a      	ldr	r2, [r3, #0]
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	2140      	movs	r1, #64	@ 0x40
 8007568:	438a      	bics	r2, r1
 800756a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	68da      	ldr	r2, [r3, #12]
 8007570:	23e0      	movs	r3, #224	@ 0xe0
 8007572:	00db      	lsls	r3, r3, #3
 8007574:	429a      	cmp	r2, r3
 8007576:	d902      	bls.n	800757e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007578:	2300      	movs	r3, #0
 800757a:	60fb      	str	r3, [r7, #12]
 800757c:	e002      	b.n	8007584 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800757e:	2380      	movs	r3, #128	@ 0x80
 8007580:	015b      	lsls	r3, r3, #5
 8007582:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	68da      	ldr	r2, [r3, #12]
 8007588:	23f0      	movs	r3, #240	@ 0xf0
 800758a:	011b      	lsls	r3, r3, #4
 800758c:	429a      	cmp	r2, r3
 800758e:	d008      	beq.n	80075a2 <HAL_SPI_Init+0xaa>
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	68da      	ldr	r2, [r3, #12]
 8007594:	23e0      	movs	r3, #224	@ 0xe0
 8007596:	00db      	lsls	r3, r3, #3
 8007598:	429a      	cmp	r2, r3
 800759a:	d002      	beq.n	80075a2 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2200      	movs	r2, #0
 80075a0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	685a      	ldr	r2, [r3, #4]
 80075a6:	2382      	movs	r3, #130	@ 0x82
 80075a8:	005b      	lsls	r3, r3, #1
 80075aa:	401a      	ands	r2, r3
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6899      	ldr	r1, [r3, #8]
 80075b0:	2384      	movs	r3, #132	@ 0x84
 80075b2:	021b      	lsls	r3, r3, #8
 80075b4:	400b      	ands	r3, r1
 80075b6:	431a      	orrs	r2, r3
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	691b      	ldr	r3, [r3, #16]
 80075bc:	2102      	movs	r1, #2
 80075be:	400b      	ands	r3, r1
 80075c0:	431a      	orrs	r2, r3
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	695b      	ldr	r3, [r3, #20]
 80075c6:	2101      	movs	r1, #1
 80075c8:	400b      	ands	r3, r1
 80075ca:	431a      	orrs	r2, r3
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6999      	ldr	r1, [r3, #24]
 80075d0:	2380      	movs	r3, #128	@ 0x80
 80075d2:	009b      	lsls	r3, r3, #2
 80075d4:	400b      	ands	r3, r1
 80075d6:	431a      	orrs	r2, r3
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	69db      	ldr	r3, [r3, #28]
 80075dc:	2138      	movs	r1, #56	@ 0x38
 80075de:	400b      	ands	r3, r1
 80075e0:	431a      	orrs	r2, r3
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6a1b      	ldr	r3, [r3, #32]
 80075e6:	2180      	movs	r1, #128	@ 0x80
 80075e8:	400b      	ands	r3, r1
 80075ea:	431a      	orrs	r2, r3
 80075ec:	0011      	movs	r1, r2
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80075f2:	2380      	movs	r3, #128	@ 0x80
 80075f4:	019b      	lsls	r3, r3, #6
 80075f6:	401a      	ands	r2, r3
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	430a      	orrs	r2, r1
 80075fe:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	699b      	ldr	r3, [r3, #24]
 8007604:	0c1b      	lsrs	r3, r3, #16
 8007606:	2204      	movs	r2, #4
 8007608:	401a      	ands	r2, r3
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800760e:	2110      	movs	r1, #16
 8007610:	400b      	ands	r3, r1
 8007612:	431a      	orrs	r2, r3
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007618:	2108      	movs	r1, #8
 800761a:	400b      	ands	r3, r1
 800761c:	431a      	orrs	r2, r3
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	68d9      	ldr	r1, [r3, #12]
 8007622:	23f0      	movs	r3, #240	@ 0xf0
 8007624:	011b      	lsls	r3, r3, #4
 8007626:	400b      	ands	r3, r1
 8007628:	431a      	orrs	r2, r3
 800762a:	0011      	movs	r1, r2
 800762c:	68fa      	ldr	r2, [r7, #12]
 800762e:	2380      	movs	r3, #128	@ 0x80
 8007630:	015b      	lsls	r3, r3, #5
 8007632:	401a      	ands	r2, r3
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	430a      	orrs	r2, r1
 800763a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	69da      	ldr	r2, [r3, #28]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	4907      	ldr	r1, [pc, #28]	@ (8007664 <HAL_SPI_Init+0x16c>)
 8007648:	400a      	ands	r2, r1
 800764a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2200      	movs	r2, #0
 8007650:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	225d      	movs	r2, #93	@ 0x5d
 8007656:	2101      	movs	r1, #1
 8007658:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800765a:	2300      	movs	r3, #0
}
 800765c:	0018      	movs	r0, r3
 800765e:	46bd      	mov	sp, r7
 8007660:	b004      	add	sp, #16
 8007662:	bd80      	pop	{r7, pc}
 8007664:	fffff7ff 	.word	0xfffff7ff

08007668 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b088      	sub	sp, #32
 800766c:	af00      	add	r7, sp, #0
 800766e:	60f8      	str	r0, [r7, #12]
 8007670:	60b9      	str	r1, [r7, #8]
 8007672:	603b      	str	r3, [r7, #0]
 8007674:	1dbb      	adds	r3, r7, #6
 8007676:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007678:	231f      	movs	r3, #31
 800767a:	18fb      	adds	r3, r7, r3
 800767c:	2200      	movs	r2, #0
 800767e:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	225c      	movs	r2, #92	@ 0x5c
 8007684:	5c9b      	ldrb	r3, [r3, r2]
 8007686:	2b01      	cmp	r3, #1
 8007688:	d101      	bne.n	800768e <HAL_SPI_Transmit+0x26>
 800768a:	2302      	movs	r3, #2
 800768c:	e147      	b.n	800791e <HAL_SPI_Transmit+0x2b6>
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	225c      	movs	r2, #92	@ 0x5c
 8007692:	2101      	movs	r1, #1
 8007694:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007696:	f7fb ff65 	bl	8003564 <HAL_GetTick>
 800769a:	0003      	movs	r3, r0
 800769c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800769e:	2316      	movs	r3, #22
 80076a0:	18fb      	adds	r3, r7, r3
 80076a2:	1dba      	adds	r2, r7, #6
 80076a4:	8812      	ldrh	r2, [r2, #0]
 80076a6:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	225d      	movs	r2, #93	@ 0x5d
 80076ac:	5c9b      	ldrb	r3, [r3, r2]
 80076ae:	b2db      	uxtb	r3, r3
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d004      	beq.n	80076be <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80076b4:	231f      	movs	r3, #31
 80076b6:	18fb      	adds	r3, r7, r3
 80076b8:	2202      	movs	r2, #2
 80076ba:	701a      	strb	r2, [r3, #0]
    goto error;
 80076bc:	e128      	b.n	8007910 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 80076be:	68bb      	ldr	r3, [r7, #8]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d003      	beq.n	80076cc <HAL_SPI_Transmit+0x64>
 80076c4:	1dbb      	adds	r3, r7, #6
 80076c6:	881b      	ldrh	r3, [r3, #0]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d104      	bne.n	80076d6 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80076cc:	231f      	movs	r3, #31
 80076ce:	18fb      	adds	r3, r7, r3
 80076d0:	2201      	movs	r2, #1
 80076d2:	701a      	strb	r2, [r3, #0]
    goto error;
 80076d4:	e11c      	b.n	8007910 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	225d      	movs	r2, #93	@ 0x5d
 80076da:	2103      	movs	r1, #3
 80076dc:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	2200      	movs	r2, #0
 80076e2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	68ba      	ldr	r2, [r7, #8]
 80076e8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	1dba      	adds	r2, r7, #6
 80076ee:	8812      	ldrh	r2, [r2, #0]
 80076f0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	1dba      	adds	r2, r7, #6
 80076f6:	8812      	ldrh	r2, [r2, #0]
 80076f8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	2200      	movs	r2, #0
 80076fe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	2244      	movs	r2, #68	@ 0x44
 8007704:	2100      	movs	r1, #0
 8007706:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	2246      	movs	r2, #70	@ 0x46
 800770c:	2100      	movs	r1, #0
 800770e:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	2200      	movs	r2, #0
 8007714:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	2200      	movs	r2, #0
 800771a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	689a      	ldr	r2, [r3, #8]
 8007720:	2380      	movs	r3, #128	@ 0x80
 8007722:	021b      	lsls	r3, r3, #8
 8007724:	429a      	cmp	r2, r3
 8007726:	d110      	bne.n	800774a <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	681a      	ldr	r2, [r3, #0]
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	2140      	movs	r1, #64	@ 0x40
 8007734:	438a      	bics	r2, r1
 8007736:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	681a      	ldr	r2, [r3, #0]
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	2180      	movs	r1, #128	@ 0x80
 8007744:	01c9      	lsls	r1, r1, #7
 8007746:	430a      	orrs	r2, r1
 8007748:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	2240      	movs	r2, #64	@ 0x40
 8007752:	4013      	ands	r3, r2
 8007754:	2b40      	cmp	r3, #64	@ 0x40
 8007756:	d007      	beq.n	8007768 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	681a      	ldr	r2, [r3, #0]
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	2140      	movs	r1, #64	@ 0x40
 8007764:	430a      	orrs	r2, r1
 8007766:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	68da      	ldr	r2, [r3, #12]
 800776c:	23e0      	movs	r3, #224	@ 0xe0
 800776e:	00db      	lsls	r3, r3, #3
 8007770:	429a      	cmp	r2, r3
 8007772:	d952      	bls.n	800781a <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	685b      	ldr	r3, [r3, #4]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d004      	beq.n	8007786 <HAL_SPI_Transmit+0x11e>
 800777c:	2316      	movs	r3, #22
 800777e:	18fb      	adds	r3, r7, r3
 8007780:	881b      	ldrh	r3, [r3, #0]
 8007782:	2b01      	cmp	r3, #1
 8007784:	d143      	bne.n	800780e <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800778a:	881a      	ldrh	r2, [r3, #0]
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007796:	1c9a      	adds	r2, r3, #2
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80077a0:	b29b      	uxth	r3, r3
 80077a2:	3b01      	subs	r3, #1
 80077a4:	b29a      	uxth	r2, r3
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80077aa:	e030      	b.n	800780e <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	689b      	ldr	r3, [r3, #8]
 80077b2:	2202      	movs	r2, #2
 80077b4:	4013      	ands	r3, r2
 80077b6:	2b02      	cmp	r3, #2
 80077b8:	d112      	bne.n	80077e0 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077be:	881a      	ldrh	r2, [r3, #0]
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077ca:	1c9a      	adds	r2, r3, #2
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80077d4:	b29b      	uxth	r3, r3
 80077d6:	3b01      	subs	r3, #1
 80077d8:	b29a      	uxth	r2, r3
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80077de:	e016      	b.n	800780e <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80077e0:	f7fb fec0 	bl	8003564 <HAL_GetTick>
 80077e4:	0002      	movs	r2, r0
 80077e6:	69bb      	ldr	r3, [r7, #24]
 80077e8:	1ad3      	subs	r3, r2, r3
 80077ea:	683a      	ldr	r2, [r7, #0]
 80077ec:	429a      	cmp	r2, r3
 80077ee:	d802      	bhi.n	80077f6 <HAL_SPI_Transmit+0x18e>
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	3301      	adds	r3, #1
 80077f4:	d102      	bne.n	80077fc <HAL_SPI_Transmit+0x194>
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d108      	bne.n	800780e <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 80077fc:	231f      	movs	r3, #31
 80077fe:	18fb      	adds	r3, r7, r3
 8007800:	2203      	movs	r2, #3
 8007802:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	225d      	movs	r2, #93	@ 0x5d
 8007808:	2101      	movs	r1, #1
 800780a:	5499      	strb	r1, [r3, r2]
          goto error;
 800780c:	e080      	b.n	8007910 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007812:	b29b      	uxth	r3, r3
 8007814:	2b00      	cmp	r3, #0
 8007816:	d1c9      	bne.n	80077ac <HAL_SPI_Transmit+0x144>
 8007818:	e053      	b.n	80078c2 <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	685b      	ldr	r3, [r3, #4]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d004      	beq.n	800782c <HAL_SPI_Transmit+0x1c4>
 8007822:	2316      	movs	r3, #22
 8007824:	18fb      	adds	r3, r7, r3
 8007826:	881b      	ldrh	r3, [r3, #0]
 8007828:	2b01      	cmp	r3, #1
 800782a:	d145      	bne.n	80078b8 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	330c      	adds	r3, #12
 8007836:	7812      	ldrb	r2, [r2, #0]
 8007838:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800783e:	1c5a      	adds	r2, r3, #1
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007848:	b29b      	uxth	r3, r3
 800784a:	3b01      	subs	r3, #1
 800784c:	b29a      	uxth	r2, r3
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8007852:	e031      	b.n	80078b8 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	689b      	ldr	r3, [r3, #8]
 800785a:	2202      	movs	r2, #2
 800785c:	4013      	ands	r3, r2
 800785e:	2b02      	cmp	r3, #2
 8007860:	d113      	bne.n	800788a <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	330c      	adds	r3, #12
 800786c:	7812      	ldrb	r2, [r2, #0]
 800786e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007874:	1c5a      	adds	r2, r3, #1
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800787e:	b29b      	uxth	r3, r3
 8007880:	3b01      	subs	r3, #1
 8007882:	b29a      	uxth	r2, r3
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007888:	e016      	b.n	80078b8 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800788a:	f7fb fe6b 	bl	8003564 <HAL_GetTick>
 800788e:	0002      	movs	r2, r0
 8007890:	69bb      	ldr	r3, [r7, #24]
 8007892:	1ad3      	subs	r3, r2, r3
 8007894:	683a      	ldr	r2, [r7, #0]
 8007896:	429a      	cmp	r2, r3
 8007898:	d802      	bhi.n	80078a0 <HAL_SPI_Transmit+0x238>
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	3301      	adds	r3, #1
 800789e:	d102      	bne.n	80078a6 <HAL_SPI_Transmit+0x23e>
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d108      	bne.n	80078b8 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 80078a6:	231f      	movs	r3, #31
 80078a8:	18fb      	adds	r3, r7, r3
 80078aa:	2203      	movs	r2, #3
 80078ac:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	225d      	movs	r2, #93	@ 0x5d
 80078b2:	2101      	movs	r1, #1
 80078b4:	5499      	strb	r1, [r3, r2]
          goto error;
 80078b6:	e02b      	b.n	8007910 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80078bc:	b29b      	uxth	r3, r3
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d1c8      	bne.n	8007854 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80078c2:	69ba      	ldr	r2, [r7, #24]
 80078c4:	6839      	ldr	r1, [r7, #0]
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	0018      	movs	r0, r3
 80078ca:	f000 fa79 	bl	8007dc0 <SPI_EndRxTxTransaction>
 80078ce:	1e03      	subs	r3, r0, #0
 80078d0:	d002      	beq.n	80078d8 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	2220      	movs	r2, #32
 80078d6:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	689b      	ldr	r3, [r3, #8]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d10a      	bne.n	80078f6 <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80078e0:	2300      	movs	r3, #0
 80078e2:	613b      	str	r3, [r7, #16]
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	68db      	ldr	r3, [r3, #12]
 80078ea:	613b      	str	r3, [r7, #16]
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	689b      	ldr	r3, [r3, #8]
 80078f2:	613b      	str	r3, [r7, #16]
 80078f4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d004      	beq.n	8007908 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 80078fe:	231f      	movs	r3, #31
 8007900:	18fb      	adds	r3, r7, r3
 8007902:	2201      	movs	r2, #1
 8007904:	701a      	strb	r2, [r3, #0]
 8007906:	e003      	b.n	8007910 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	225d      	movs	r2, #93	@ 0x5d
 800790c:	2101      	movs	r1, #1
 800790e:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	225c      	movs	r2, #92	@ 0x5c
 8007914:	2100      	movs	r1, #0
 8007916:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8007918:	231f      	movs	r3, #31
 800791a:	18fb      	adds	r3, r7, r3
 800791c:	781b      	ldrb	r3, [r3, #0]
}
 800791e:	0018      	movs	r0, r3
 8007920:	46bd      	mov	sp, r7
 8007922:	b008      	add	sp, #32
 8007924:	bd80      	pop	{r7, pc}
	...

08007928 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b088      	sub	sp, #32
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	685b      	ldr	r3, [r3, #4]
 8007936:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	689b      	ldr	r3, [r3, #8]
 800793e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007940:	69bb      	ldr	r3, [r7, #24]
 8007942:	099b      	lsrs	r3, r3, #6
 8007944:	001a      	movs	r2, r3
 8007946:	2301      	movs	r3, #1
 8007948:	4013      	ands	r3, r2
 800794a:	d10f      	bne.n	800796c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800794c:	69bb      	ldr	r3, [r7, #24]
 800794e:	2201      	movs	r2, #1
 8007950:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007952:	d00b      	beq.n	800796c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007954:	69fb      	ldr	r3, [r7, #28]
 8007956:	099b      	lsrs	r3, r3, #6
 8007958:	001a      	movs	r2, r3
 800795a:	2301      	movs	r3, #1
 800795c:	4013      	ands	r3, r2
 800795e:	d005      	beq.n	800796c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007964:	687a      	ldr	r2, [r7, #4]
 8007966:	0010      	movs	r0, r2
 8007968:	4798      	blx	r3
    return;
 800796a:	e0d5      	b.n	8007b18 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800796c:	69bb      	ldr	r3, [r7, #24]
 800796e:	085b      	lsrs	r3, r3, #1
 8007970:	001a      	movs	r2, r3
 8007972:	2301      	movs	r3, #1
 8007974:	4013      	ands	r3, r2
 8007976:	d00b      	beq.n	8007990 <HAL_SPI_IRQHandler+0x68>
 8007978:	69fb      	ldr	r3, [r7, #28]
 800797a:	09db      	lsrs	r3, r3, #7
 800797c:	001a      	movs	r2, r3
 800797e:	2301      	movs	r3, #1
 8007980:	4013      	ands	r3, r2
 8007982:	d005      	beq.n	8007990 <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007988:	687a      	ldr	r2, [r7, #4]
 800798a:	0010      	movs	r0, r2
 800798c:	4798      	blx	r3
    return;
 800798e:	e0c3      	b.n	8007b18 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007990:	69bb      	ldr	r3, [r7, #24]
 8007992:	095b      	lsrs	r3, r3, #5
 8007994:	001a      	movs	r2, r3
 8007996:	2301      	movs	r3, #1
 8007998:	4013      	ands	r3, r2
 800799a:	d10c      	bne.n	80079b6 <HAL_SPI_IRQHandler+0x8e>
 800799c:	69bb      	ldr	r3, [r7, #24]
 800799e:	099b      	lsrs	r3, r3, #6
 80079a0:	001a      	movs	r2, r3
 80079a2:	2301      	movs	r3, #1
 80079a4:	4013      	ands	r3, r2
 80079a6:	d106      	bne.n	80079b6 <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80079a8:	69bb      	ldr	r3, [r7, #24]
 80079aa:	0a1b      	lsrs	r3, r3, #8
 80079ac:	001a      	movs	r2, r3
 80079ae:	2301      	movs	r3, #1
 80079b0:	4013      	ands	r3, r2
 80079b2:	d100      	bne.n	80079b6 <HAL_SPI_IRQHandler+0x8e>
 80079b4:	e0b0      	b.n	8007b18 <HAL_SPI_IRQHandler+0x1f0>
 80079b6:	69fb      	ldr	r3, [r7, #28]
 80079b8:	095b      	lsrs	r3, r3, #5
 80079ba:	001a      	movs	r2, r3
 80079bc:	2301      	movs	r3, #1
 80079be:	4013      	ands	r3, r2
 80079c0:	d100      	bne.n	80079c4 <HAL_SPI_IRQHandler+0x9c>
 80079c2:	e0a9      	b.n	8007b18 <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80079c4:	69bb      	ldr	r3, [r7, #24]
 80079c6:	099b      	lsrs	r3, r3, #6
 80079c8:	001a      	movs	r2, r3
 80079ca:	2301      	movs	r3, #1
 80079cc:	4013      	ands	r3, r2
 80079ce:	d023      	beq.n	8007a18 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	225d      	movs	r2, #93	@ 0x5d
 80079d4:	5c9b      	ldrb	r3, [r3, r2]
 80079d6:	b2db      	uxtb	r3, r3
 80079d8:	2b03      	cmp	r3, #3
 80079da:	d011      	beq.n	8007a00 <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079e0:	2204      	movs	r2, #4
 80079e2:	431a      	orrs	r2, r3
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80079e8:	2300      	movs	r3, #0
 80079ea:	617b      	str	r3, [r7, #20]
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	68db      	ldr	r3, [r3, #12]
 80079f2:	617b      	str	r3, [r7, #20]
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	689b      	ldr	r3, [r3, #8]
 80079fa:	617b      	str	r3, [r7, #20]
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	e00b      	b.n	8007a18 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007a00:	2300      	movs	r3, #0
 8007a02:	613b      	str	r3, [r7, #16]
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	68db      	ldr	r3, [r3, #12]
 8007a0a:	613b      	str	r3, [r7, #16]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	689b      	ldr	r3, [r3, #8]
 8007a12:	613b      	str	r3, [r7, #16]
 8007a14:	693b      	ldr	r3, [r7, #16]
        return;
 8007a16:	e07f      	b.n	8007b18 <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8007a18:	69bb      	ldr	r3, [r7, #24]
 8007a1a:	095b      	lsrs	r3, r3, #5
 8007a1c:	001a      	movs	r2, r3
 8007a1e:	2301      	movs	r3, #1
 8007a20:	4013      	ands	r3, r2
 8007a22:	d014      	beq.n	8007a4e <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a28:	2201      	movs	r2, #1
 8007a2a:	431a      	orrs	r2, r3
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007a30:	2300      	movs	r3, #0
 8007a32:	60fb      	str	r3, [r7, #12]
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	689b      	ldr	r3, [r3, #8]
 8007a3a:	60fb      	str	r3, [r7, #12]
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	681a      	ldr	r2, [r3, #0]
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	2140      	movs	r1, #64	@ 0x40
 8007a48:	438a      	bics	r2, r1
 8007a4a:	601a      	str	r2, [r3, #0]
 8007a4c:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007a4e:	69bb      	ldr	r3, [r7, #24]
 8007a50:	0a1b      	lsrs	r3, r3, #8
 8007a52:	001a      	movs	r2, r3
 8007a54:	2301      	movs	r3, #1
 8007a56:	4013      	ands	r3, r2
 8007a58:	d00c      	beq.n	8007a74 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a5e:	2208      	movs	r2, #8
 8007a60:	431a      	orrs	r2, r3
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007a66:	2300      	movs	r3, #0
 8007a68:	60bb      	str	r3, [r7, #8]
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	689b      	ldr	r3, [r3, #8]
 8007a70:	60bb      	str	r3, [r7, #8]
 8007a72:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d04c      	beq.n	8007b16 <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	685a      	ldr	r2, [r3, #4]
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	21e0      	movs	r1, #224	@ 0xe0
 8007a88:	438a      	bics	r2, r1
 8007a8a:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	225d      	movs	r2, #93	@ 0x5d
 8007a90:	2101      	movs	r1, #1
 8007a92:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8007a94:	69fb      	ldr	r3, [r7, #28]
 8007a96:	2202      	movs	r2, #2
 8007a98:	4013      	ands	r3, r2
 8007a9a:	d103      	bne.n	8007aa4 <HAL_SPI_IRQHandler+0x17c>
 8007a9c:	69fb      	ldr	r3, [r7, #28]
 8007a9e:	2201      	movs	r2, #1
 8007aa0:	4013      	ands	r3, r2
 8007aa2:	d032      	beq.n	8007b0a <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	685a      	ldr	r2, [r3, #4]
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	2103      	movs	r1, #3
 8007ab0:	438a      	bics	r2, r1
 8007ab2:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d010      	beq.n	8007ade <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ac0:	4a17      	ldr	r2, [pc, #92]	@ (8007b20 <HAL_SPI_IRQHandler+0x1f8>)
 8007ac2:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ac8:	0018      	movs	r0, r3
 8007aca:	f7fc fb95 	bl	80041f8 <HAL_DMA_Abort_IT>
 8007ace:	1e03      	subs	r3, r0, #0
 8007ad0:	d005      	beq.n	8007ade <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ad6:	2240      	movs	r2, #64	@ 0x40
 8007ad8:	431a      	orrs	r2, r3
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d016      	beq.n	8007b14 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007aea:	4a0d      	ldr	r2, [pc, #52]	@ (8007b20 <HAL_SPI_IRQHandler+0x1f8>)
 8007aec:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007af2:	0018      	movs	r0, r3
 8007af4:	f7fc fb80 	bl	80041f8 <HAL_DMA_Abort_IT>
 8007af8:	1e03      	subs	r3, r0, #0
 8007afa:	d00b      	beq.n	8007b14 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b00:	2240      	movs	r2, #64	@ 0x40
 8007b02:	431a      	orrs	r2, r3
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8007b08:	e004      	b.n	8007b14 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	0018      	movs	r0, r3
 8007b0e:	f000 f809 	bl	8007b24 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007b12:	e000      	b.n	8007b16 <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 8007b14:	46c0      	nop			@ (mov r8, r8)
    return;
 8007b16:	46c0      	nop			@ (mov r8, r8)
  }
}
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	b008      	add	sp, #32
 8007b1c:	bd80      	pop	{r7, pc}
 8007b1e:	46c0      	nop			@ (mov r8, r8)
 8007b20:	08007b35 	.word	0x08007b35

08007b24 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b082      	sub	sp, #8
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007b2c:	46c0      	nop			@ (mov r8, r8)
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	b002      	add	sp, #8
 8007b32:	bd80      	pop	{r7, pc}

08007b34 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b084      	sub	sp, #16
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b40:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	2246      	movs	r2, #70	@ 0x46
 8007b46:	2100      	movs	r1, #0
 8007b48:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	0018      	movs	r0, r3
 8007b54:	f7ff ffe6 	bl	8007b24 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007b58:	46c0      	nop			@ (mov r8, r8)
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	b004      	add	sp, #16
 8007b5e:	bd80      	pop	{r7, pc}

08007b60 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b088      	sub	sp, #32
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	60f8      	str	r0, [r7, #12]
 8007b68:	60b9      	str	r1, [r7, #8]
 8007b6a:	603b      	str	r3, [r7, #0]
 8007b6c:	1dfb      	adds	r3, r7, #7
 8007b6e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007b70:	f7fb fcf8 	bl	8003564 <HAL_GetTick>
 8007b74:	0002      	movs	r2, r0
 8007b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b78:	1a9b      	subs	r3, r3, r2
 8007b7a:	683a      	ldr	r2, [r7, #0]
 8007b7c:	18d3      	adds	r3, r2, r3
 8007b7e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007b80:	f7fb fcf0 	bl	8003564 <HAL_GetTick>
 8007b84:	0003      	movs	r3, r0
 8007b86:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007b88:	4b3a      	ldr	r3, [pc, #232]	@ (8007c74 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	015b      	lsls	r3, r3, #5
 8007b8e:	0d1b      	lsrs	r3, r3, #20
 8007b90:	69fa      	ldr	r2, [r7, #28]
 8007b92:	4353      	muls	r3, r2
 8007b94:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007b96:	e058      	b.n	8007c4a <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	3301      	adds	r3, #1
 8007b9c:	d055      	beq.n	8007c4a <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007b9e:	f7fb fce1 	bl	8003564 <HAL_GetTick>
 8007ba2:	0002      	movs	r2, r0
 8007ba4:	69bb      	ldr	r3, [r7, #24]
 8007ba6:	1ad3      	subs	r3, r2, r3
 8007ba8:	69fa      	ldr	r2, [r7, #28]
 8007baa:	429a      	cmp	r2, r3
 8007bac:	d902      	bls.n	8007bb4 <SPI_WaitFlagStateUntilTimeout+0x54>
 8007bae:	69fb      	ldr	r3, [r7, #28]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d142      	bne.n	8007c3a <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	685a      	ldr	r2, [r3, #4]
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	21e0      	movs	r1, #224	@ 0xe0
 8007bc0:	438a      	bics	r2, r1
 8007bc2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	685a      	ldr	r2, [r3, #4]
 8007bc8:	2382      	movs	r3, #130	@ 0x82
 8007bca:	005b      	lsls	r3, r3, #1
 8007bcc:	429a      	cmp	r2, r3
 8007bce:	d113      	bne.n	8007bf8 <SPI_WaitFlagStateUntilTimeout+0x98>
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	689a      	ldr	r2, [r3, #8]
 8007bd4:	2380      	movs	r3, #128	@ 0x80
 8007bd6:	021b      	lsls	r3, r3, #8
 8007bd8:	429a      	cmp	r2, r3
 8007bda:	d005      	beq.n	8007be8 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	689a      	ldr	r2, [r3, #8]
 8007be0:	2380      	movs	r3, #128	@ 0x80
 8007be2:	00db      	lsls	r3, r3, #3
 8007be4:	429a      	cmp	r2, r3
 8007be6:	d107      	bne.n	8007bf8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	681a      	ldr	r2, [r3, #0]
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	2140      	movs	r1, #64	@ 0x40
 8007bf4:	438a      	bics	r2, r1
 8007bf6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007bfc:	2380      	movs	r3, #128	@ 0x80
 8007bfe:	019b      	lsls	r3, r3, #6
 8007c00:	429a      	cmp	r2, r3
 8007c02:	d110      	bne.n	8007c26 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	681a      	ldr	r2, [r3, #0]
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	491a      	ldr	r1, [pc, #104]	@ (8007c78 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8007c10:	400a      	ands	r2, r1
 8007c12:	601a      	str	r2, [r3, #0]
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	681a      	ldr	r2, [r3, #0]
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	2180      	movs	r1, #128	@ 0x80
 8007c20:	0189      	lsls	r1, r1, #6
 8007c22:	430a      	orrs	r2, r1
 8007c24:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	225d      	movs	r2, #93	@ 0x5d
 8007c2a:	2101      	movs	r1, #1
 8007c2c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	225c      	movs	r2, #92	@ 0x5c
 8007c32:	2100      	movs	r1, #0
 8007c34:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007c36:	2303      	movs	r3, #3
 8007c38:	e017      	b.n	8007c6a <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007c3a:	697b      	ldr	r3, [r7, #20]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d101      	bne.n	8007c44 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8007c40:	2300      	movs	r3, #0
 8007c42:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007c44:	697b      	ldr	r3, [r7, #20]
 8007c46:	3b01      	subs	r3, #1
 8007c48:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	689b      	ldr	r3, [r3, #8]
 8007c50:	68ba      	ldr	r2, [r7, #8]
 8007c52:	4013      	ands	r3, r2
 8007c54:	68ba      	ldr	r2, [r7, #8]
 8007c56:	1ad3      	subs	r3, r2, r3
 8007c58:	425a      	negs	r2, r3
 8007c5a:	4153      	adcs	r3, r2
 8007c5c:	b2db      	uxtb	r3, r3
 8007c5e:	001a      	movs	r2, r3
 8007c60:	1dfb      	adds	r3, r7, #7
 8007c62:	781b      	ldrb	r3, [r3, #0]
 8007c64:	429a      	cmp	r2, r3
 8007c66:	d197      	bne.n	8007b98 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007c68:	2300      	movs	r3, #0
}
 8007c6a:	0018      	movs	r0, r3
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	b008      	add	sp, #32
 8007c70:	bd80      	pop	{r7, pc}
 8007c72:	46c0      	nop			@ (mov r8, r8)
 8007c74:	20000004 	.word	0x20000004
 8007c78:	ffffdfff 	.word	0xffffdfff

08007c7c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b08a      	sub	sp, #40	@ 0x28
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	60f8      	str	r0, [r7, #12]
 8007c84:	60b9      	str	r1, [r7, #8]
 8007c86:	607a      	str	r2, [r7, #4]
 8007c88:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007c8a:	2317      	movs	r3, #23
 8007c8c:	18fb      	adds	r3, r7, r3
 8007c8e:	2200      	movs	r2, #0
 8007c90:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007c92:	f7fb fc67 	bl	8003564 <HAL_GetTick>
 8007c96:	0002      	movs	r2, r0
 8007c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c9a:	1a9b      	subs	r3, r3, r2
 8007c9c:	683a      	ldr	r2, [r7, #0]
 8007c9e:	18d3      	adds	r3, r2, r3
 8007ca0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007ca2:	f7fb fc5f 	bl	8003564 <HAL_GetTick>
 8007ca6:	0003      	movs	r3, r0
 8007ca8:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	330c      	adds	r3, #12
 8007cb0:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007cb2:	4b41      	ldr	r3, [pc, #260]	@ (8007db8 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8007cb4:	681a      	ldr	r2, [r3, #0]
 8007cb6:	0013      	movs	r3, r2
 8007cb8:	009b      	lsls	r3, r3, #2
 8007cba:	189b      	adds	r3, r3, r2
 8007cbc:	00da      	lsls	r2, r3, #3
 8007cbe:	1ad3      	subs	r3, r2, r3
 8007cc0:	0d1b      	lsrs	r3, r3, #20
 8007cc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007cc4:	4353      	muls	r3, r2
 8007cc6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007cc8:	e068      	b.n	8007d9c <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007cca:	68ba      	ldr	r2, [r7, #8]
 8007ccc:	23c0      	movs	r3, #192	@ 0xc0
 8007cce:	00db      	lsls	r3, r3, #3
 8007cd0:	429a      	cmp	r2, r3
 8007cd2:	d10a      	bne.n	8007cea <SPI_WaitFifoStateUntilTimeout+0x6e>
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d107      	bne.n	8007cea <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007cda:	69fb      	ldr	r3, [r7, #28]
 8007cdc:	781b      	ldrb	r3, [r3, #0]
 8007cde:	b2da      	uxtb	r2, r3
 8007ce0:	2117      	movs	r1, #23
 8007ce2:	187b      	adds	r3, r7, r1
 8007ce4:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007ce6:	187b      	adds	r3, r7, r1
 8007ce8:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	3301      	adds	r3, #1
 8007cee:	d055      	beq.n	8007d9c <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007cf0:	f7fb fc38 	bl	8003564 <HAL_GetTick>
 8007cf4:	0002      	movs	r2, r0
 8007cf6:	6a3b      	ldr	r3, [r7, #32]
 8007cf8:	1ad3      	subs	r3, r2, r3
 8007cfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007cfc:	429a      	cmp	r2, r3
 8007cfe:	d902      	bls.n	8007d06 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8007d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d142      	bne.n	8007d8c <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	685a      	ldr	r2, [r3, #4]
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	21e0      	movs	r1, #224	@ 0xe0
 8007d12:	438a      	bics	r2, r1
 8007d14:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	685a      	ldr	r2, [r3, #4]
 8007d1a:	2382      	movs	r3, #130	@ 0x82
 8007d1c:	005b      	lsls	r3, r3, #1
 8007d1e:	429a      	cmp	r2, r3
 8007d20:	d113      	bne.n	8007d4a <SPI_WaitFifoStateUntilTimeout+0xce>
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	689a      	ldr	r2, [r3, #8]
 8007d26:	2380      	movs	r3, #128	@ 0x80
 8007d28:	021b      	lsls	r3, r3, #8
 8007d2a:	429a      	cmp	r2, r3
 8007d2c:	d005      	beq.n	8007d3a <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	689a      	ldr	r2, [r3, #8]
 8007d32:	2380      	movs	r3, #128	@ 0x80
 8007d34:	00db      	lsls	r3, r3, #3
 8007d36:	429a      	cmp	r2, r3
 8007d38:	d107      	bne.n	8007d4a <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	681a      	ldr	r2, [r3, #0]
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	2140      	movs	r1, #64	@ 0x40
 8007d46:	438a      	bics	r2, r1
 8007d48:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007d4e:	2380      	movs	r3, #128	@ 0x80
 8007d50:	019b      	lsls	r3, r3, #6
 8007d52:	429a      	cmp	r2, r3
 8007d54:	d110      	bne.n	8007d78 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	681a      	ldr	r2, [r3, #0]
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	4916      	ldr	r1, [pc, #88]	@ (8007dbc <SPI_WaitFifoStateUntilTimeout+0x140>)
 8007d62:	400a      	ands	r2, r1
 8007d64:	601a      	str	r2, [r3, #0]
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	681a      	ldr	r2, [r3, #0]
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	2180      	movs	r1, #128	@ 0x80
 8007d72:	0189      	lsls	r1, r1, #6
 8007d74:	430a      	orrs	r2, r1
 8007d76:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	225d      	movs	r2, #93	@ 0x5d
 8007d7c:	2101      	movs	r1, #1
 8007d7e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	225c      	movs	r2, #92	@ 0x5c
 8007d84:	2100      	movs	r1, #0
 8007d86:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007d88:	2303      	movs	r3, #3
 8007d8a:	e010      	b.n	8007dae <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007d8c:	69bb      	ldr	r3, [r7, #24]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d101      	bne.n	8007d96 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8007d92:	2300      	movs	r3, #0
 8007d94:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8007d96:	69bb      	ldr	r3, [r7, #24]
 8007d98:	3b01      	subs	r3, #1
 8007d9a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	689b      	ldr	r3, [r3, #8]
 8007da2:	68ba      	ldr	r2, [r7, #8]
 8007da4:	4013      	ands	r3, r2
 8007da6:	687a      	ldr	r2, [r7, #4]
 8007da8:	429a      	cmp	r2, r3
 8007daa:	d18e      	bne.n	8007cca <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8007dac:	2300      	movs	r3, #0
}
 8007dae:	0018      	movs	r0, r3
 8007db0:	46bd      	mov	sp, r7
 8007db2:	b00a      	add	sp, #40	@ 0x28
 8007db4:	bd80      	pop	{r7, pc}
 8007db6:	46c0      	nop			@ (mov r8, r8)
 8007db8:	20000004 	.word	0x20000004
 8007dbc:	ffffdfff 	.word	0xffffdfff

08007dc0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b086      	sub	sp, #24
 8007dc4:	af02      	add	r7, sp, #8
 8007dc6:	60f8      	str	r0, [r7, #12]
 8007dc8:	60b9      	str	r1, [r7, #8]
 8007dca:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007dcc:	68ba      	ldr	r2, [r7, #8]
 8007dce:	23c0      	movs	r3, #192	@ 0xc0
 8007dd0:	0159      	lsls	r1, r3, #5
 8007dd2:	68f8      	ldr	r0, [r7, #12]
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	9300      	str	r3, [sp, #0]
 8007dd8:	0013      	movs	r3, r2
 8007dda:	2200      	movs	r2, #0
 8007ddc:	f7ff ff4e 	bl	8007c7c <SPI_WaitFifoStateUntilTimeout>
 8007de0:	1e03      	subs	r3, r0, #0
 8007de2:	d007      	beq.n	8007df4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007de8:	2220      	movs	r2, #32
 8007dea:	431a      	orrs	r2, r3
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007df0:	2303      	movs	r3, #3
 8007df2:	e027      	b.n	8007e44 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007df4:	68ba      	ldr	r2, [r7, #8]
 8007df6:	68f8      	ldr	r0, [r7, #12]
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	9300      	str	r3, [sp, #0]
 8007dfc:	0013      	movs	r3, r2
 8007dfe:	2200      	movs	r2, #0
 8007e00:	2180      	movs	r1, #128	@ 0x80
 8007e02:	f7ff fead 	bl	8007b60 <SPI_WaitFlagStateUntilTimeout>
 8007e06:	1e03      	subs	r3, r0, #0
 8007e08:	d007      	beq.n	8007e1a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e0e:	2220      	movs	r2, #32
 8007e10:	431a      	orrs	r2, r3
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007e16:	2303      	movs	r3, #3
 8007e18:	e014      	b.n	8007e44 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007e1a:	68ba      	ldr	r2, [r7, #8]
 8007e1c:	23c0      	movs	r3, #192	@ 0xc0
 8007e1e:	00d9      	lsls	r1, r3, #3
 8007e20:	68f8      	ldr	r0, [r7, #12]
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	9300      	str	r3, [sp, #0]
 8007e26:	0013      	movs	r3, r2
 8007e28:	2200      	movs	r2, #0
 8007e2a:	f7ff ff27 	bl	8007c7c <SPI_WaitFifoStateUntilTimeout>
 8007e2e:	1e03      	subs	r3, r0, #0
 8007e30:	d007      	beq.n	8007e42 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e36:	2220      	movs	r2, #32
 8007e38:	431a      	orrs	r2, r3
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007e3e:	2303      	movs	r3, #3
 8007e40:	e000      	b.n	8007e44 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007e42:	2300      	movs	r3, #0
}
 8007e44:	0018      	movs	r0, r3
 8007e46:	46bd      	mov	sp, r7
 8007e48:	b004      	add	sp, #16
 8007e4a:	bd80      	pop	{r7, pc}

08007e4c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b086      	sub	sp, #24
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
 8007e54:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d101      	bne.n	8007e60 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007e5c:	2301      	movs	r3, #1
 8007e5e:	e090      	b.n	8007f82 <HAL_TIM_Encoder_Init+0x136>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	223d      	movs	r2, #61	@ 0x3d
 8007e64:	5c9b      	ldrb	r3, [r3, r2]
 8007e66:	b2db      	uxtb	r3, r3
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d107      	bne.n	8007e7c <HAL_TIM_Encoder_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	223c      	movs	r2, #60	@ 0x3c
 8007e70:	2100      	movs	r1, #0
 8007e72:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	0018      	movs	r0, r3
 8007e78:	f7fb f90c 	bl	8003094 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	223d      	movs	r2, #61	@ 0x3d
 8007e80:	2102      	movs	r1, #2
 8007e82:	5499      	strb	r1, [r3, r2]

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	689a      	ldr	r2, [r3, #8]
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	493f      	ldr	r1, [pc, #252]	@ (8007f8c <HAL_TIM_Encoder_Init+0x140>)
 8007e90:	400a      	ands	r2, r1
 8007e92:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681a      	ldr	r2, [r3, #0]
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	3304      	adds	r3, #4
 8007e9c:	0019      	movs	r1, r3
 8007e9e:	0010      	movs	r0, r2
 8007ea0:	f000 f920 	bl	80080e4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	689b      	ldr	r3, [r3, #8]
 8007eaa:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	699b      	ldr	r3, [r3, #24]
 8007eb2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	6a1b      	ldr	r3, [r3, #32]
 8007eba:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	697a      	ldr	r2, [r7, #20]
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007ec6:	693b      	ldr	r3, [r7, #16]
 8007ec8:	4a31      	ldr	r2, [pc, #196]	@ (8007f90 <HAL_TIM_Encoder_Init+0x144>)
 8007eca:	4013      	ands	r3, r2
 8007ecc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	689a      	ldr	r2, [r3, #8]
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	699b      	ldr	r3, [r3, #24]
 8007ed6:	021b      	lsls	r3, r3, #8
 8007ed8:	4313      	orrs	r3, r2
 8007eda:	693a      	ldr	r2, [r7, #16]
 8007edc:	4313      	orrs	r3, r2
 8007ede:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007ee0:	693b      	ldr	r3, [r7, #16]
 8007ee2:	4a2c      	ldr	r2, [pc, #176]	@ (8007f94 <HAL_TIM_Encoder_Init+0x148>)
 8007ee4:	4013      	ands	r3, r2
 8007ee6:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007ee8:	693b      	ldr	r3, [r7, #16]
 8007eea:	4a2b      	ldr	r2, [pc, #172]	@ (8007f98 <HAL_TIM_Encoder_Init+0x14c>)
 8007eec:	4013      	ands	r3, r2
 8007eee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	68da      	ldr	r2, [r3, #12]
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	69db      	ldr	r3, [r3, #28]
 8007ef8:	021b      	lsls	r3, r3, #8
 8007efa:	4313      	orrs	r3, r2
 8007efc:	693a      	ldr	r2, [r7, #16]
 8007efe:	4313      	orrs	r3, r2
 8007f00:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	691b      	ldr	r3, [r3, #16]
 8007f06:	011a      	lsls	r2, r3, #4
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	6a1b      	ldr	r3, [r3, #32]
 8007f0c:	031b      	lsls	r3, r3, #12
 8007f0e:	4313      	orrs	r3, r2
 8007f10:	693a      	ldr	r2, [r7, #16]
 8007f12:	4313      	orrs	r3, r2
 8007f14:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	2222      	movs	r2, #34	@ 0x22
 8007f1a:	4393      	bics	r3, r2
 8007f1c:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	2288      	movs	r2, #136	@ 0x88
 8007f22:	4393      	bics	r3, r2
 8007f24:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	685a      	ldr	r2, [r3, #4]
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	695b      	ldr	r3, [r3, #20]
 8007f2e:	011b      	lsls	r3, r3, #4
 8007f30:	4313      	orrs	r3, r2
 8007f32:	68fa      	ldr	r2, [r7, #12]
 8007f34:	4313      	orrs	r3, r2
 8007f36:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	697a      	ldr	r2, [r7, #20]
 8007f3e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	693a      	ldr	r2, [r7, #16]
 8007f46:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	68fa      	ldr	r2, [r7, #12]
 8007f4e:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2246      	movs	r2, #70	@ 0x46
 8007f54:	2101      	movs	r1, #1
 8007f56:	5499      	strb	r1, [r3, r2]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	223e      	movs	r2, #62	@ 0x3e
 8007f5c:	2101      	movs	r1, #1
 8007f5e:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	223f      	movs	r2, #63	@ 0x3f
 8007f64:	2101      	movs	r1, #1
 8007f66:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2242      	movs	r2, #66	@ 0x42
 8007f6c:	2101      	movs	r1, #1
 8007f6e:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2243      	movs	r2, #67	@ 0x43
 8007f74:	2101      	movs	r1, #1
 8007f76:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	223d      	movs	r2, #61	@ 0x3d
 8007f7c:	2101      	movs	r1, #1
 8007f7e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007f80:	2300      	movs	r3, #0
}
 8007f82:	0018      	movs	r0, r3
 8007f84:	46bd      	mov	sp, r7
 8007f86:	b006      	add	sp, #24
 8007f88:	bd80      	pop	{r7, pc}
 8007f8a:	46c0      	nop			@ (mov r8, r8)
 8007f8c:	ffffbff8 	.word	0xffffbff8
 8007f90:	fffffcfc 	.word	0xfffffcfc
 8007f94:	fffff3f3 	.word	0xfffff3f3
 8007f98:	ffff0f0f 	.word	0xffff0f0f

08007f9c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007f9c:	b590      	push	{r4, r7, lr}
 8007f9e:	b085      	sub	sp, #20
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
 8007fa4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007fa6:	200f      	movs	r0, #15
 8007fa8:	183b      	adds	r3, r7, r0
 8007faa:	687a      	ldr	r2, [r7, #4]
 8007fac:	213e      	movs	r1, #62	@ 0x3e
 8007fae:	5c52      	ldrb	r2, [r2, r1]
 8007fb0:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007fb2:	230e      	movs	r3, #14
 8007fb4:	18fb      	adds	r3, r7, r3
 8007fb6:	687a      	ldr	r2, [r7, #4]
 8007fb8:	213f      	movs	r1, #63	@ 0x3f
 8007fba:	5c52      	ldrb	r2, [r2, r1]
 8007fbc:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007fbe:	240d      	movs	r4, #13
 8007fc0:	193b      	adds	r3, r7, r4
 8007fc2:	687a      	ldr	r2, [r7, #4]
 8007fc4:	2142      	movs	r1, #66	@ 0x42
 8007fc6:	5c52      	ldrb	r2, [r2, r1]
 8007fc8:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007fca:	230c      	movs	r3, #12
 8007fcc:	18fb      	adds	r3, r7, r3
 8007fce:	687a      	ldr	r2, [r7, #4]
 8007fd0:	2143      	movs	r1, #67	@ 0x43
 8007fd2:	5c52      	ldrb	r2, [r2, r1]
 8007fd4:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d112      	bne.n	8008002 <HAL_TIM_Encoder_Start+0x66>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007fdc:	183b      	adds	r3, r7, r0
 8007fde:	781b      	ldrb	r3, [r3, #0]
 8007fe0:	2b01      	cmp	r3, #1
 8007fe2:	d103      	bne.n	8007fec <HAL_TIM_Encoder_Start+0x50>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007fe4:	193b      	adds	r3, r7, r4
 8007fe6:	781b      	ldrb	r3, [r3, #0]
 8007fe8:	2b01      	cmp	r3, #1
 8007fea:	d001      	beq.n	8007ff0 <HAL_TIM_Encoder_Start+0x54>
    {
      return HAL_ERROR;
 8007fec:	2301      	movs	r3, #1
 8007fee:	e075      	b.n	80080dc <HAL_TIM_Encoder_Start+0x140>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	223e      	movs	r2, #62	@ 0x3e
 8007ff4:	2102      	movs	r1, #2
 8007ff6:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2242      	movs	r2, #66	@ 0x42
 8007ffc:	2102      	movs	r1, #2
 8007ffe:	5499      	strb	r1, [r3, r2]
 8008000:	e03d      	b.n	800807e <HAL_TIM_Encoder_Start+0xe2>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	2b04      	cmp	r3, #4
 8008006:	d114      	bne.n	8008032 <HAL_TIM_Encoder_Start+0x96>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008008:	230e      	movs	r3, #14
 800800a:	18fb      	adds	r3, r7, r3
 800800c:	781b      	ldrb	r3, [r3, #0]
 800800e:	2b01      	cmp	r3, #1
 8008010:	d104      	bne.n	800801c <HAL_TIM_Encoder_Start+0x80>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008012:	230c      	movs	r3, #12
 8008014:	18fb      	adds	r3, r7, r3
 8008016:	781b      	ldrb	r3, [r3, #0]
 8008018:	2b01      	cmp	r3, #1
 800801a:	d001      	beq.n	8008020 <HAL_TIM_Encoder_Start+0x84>
    {
      return HAL_ERROR;
 800801c:	2301      	movs	r3, #1
 800801e:	e05d      	b.n	80080dc <HAL_TIM_Encoder_Start+0x140>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	223f      	movs	r2, #63	@ 0x3f
 8008024:	2102      	movs	r1, #2
 8008026:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2243      	movs	r2, #67	@ 0x43
 800802c:	2102      	movs	r1, #2
 800802e:	5499      	strb	r1, [r3, r2]
 8008030:	e025      	b.n	800807e <HAL_TIM_Encoder_Start+0xe2>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008032:	230f      	movs	r3, #15
 8008034:	18fb      	adds	r3, r7, r3
 8008036:	781b      	ldrb	r3, [r3, #0]
 8008038:	2b01      	cmp	r3, #1
 800803a:	d10e      	bne.n	800805a <HAL_TIM_Encoder_Start+0xbe>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800803c:	230e      	movs	r3, #14
 800803e:	18fb      	adds	r3, r7, r3
 8008040:	781b      	ldrb	r3, [r3, #0]
 8008042:	2b01      	cmp	r3, #1
 8008044:	d109      	bne.n	800805a <HAL_TIM_Encoder_Start+0xbe>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008046:	230d      	movs	r3, #13
 8008048:	18fb      	adds	r3, r7, r3
 800804a:	781b      	ldrb	r3, [r3, #0]
 800804c:	2b01      	cmp	r3, #1
 800804e:	d104      	bne.n	800805a <HAL_TIM_Encoder_Start+0xbe>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008050:	230c      	movs	r3, #12
 8008052:	18fb      	adds	r3, r7, r3
 8008054:	781b      	ldrb	r3, [r3, #0]
 8008056:	2b01      	cmp	r3, #1
 8008058:	d001      	beq.n	800805e <HAL_TIM_Encoder_Start+0xc2>
    {
      return HAL_ERROR;
 800805a:	2301      	movs	r3, #1
 800805c:	e03e      	b.n	80080dc <HAL_TIM_Encoder_Start+0x140>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	223e      	movs	r2, #62	@ 0x3e
 8008062:	2102      	movs	r1, #2
 8008064:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	223f      	movs	r2, #63	@ 0x3f
 800806a:	2102      	movs	r1, #2
 800806c:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	2242      	movs	r2, #66	@ 0x42
 8008072:	2102      	movs	r1, #2
 8008074:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2243      	movs	r2, #67	@ 0x43
 800807a:	2102      	movs	r1, #2
 800807c:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d003      	beq.n	800808c <HAL_TIM_Encoder_Start+0xf0>
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	2b04      	cmp	r3, #4
 8008088:	d008      	beq.n	800809c <HAL_TIM_Encoder_Start+0x100>
 800808a:	e00f      	b.n	80080ac <HAL_TIM_Encoder_Start+0x110>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	2201      	movs	r2, #1
 8008092:	2100      	movs	r1, #0
 8008094:	0018      	movs	r0, r3
 8008096:	f000 f8b3 	bl	8008200 <TIM_CCxChannelCmd>
      break;
 800809a:	e016      	b.n	80080ca <HAL_TIM_Encoder_Start+0x12e>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	2201      	movs	r2, #1
 80080a2:	2104      	movs	r1, #4
 80080a4:	0018      	movs	r0, r3
 80080a6:	f000 f8ab 	bl	8008200 <TIM_CCxChannelCmd>
      break;
 80080aa:	e00e      	b.n	80080ca <HAL_TIM_Encoder_Start+0x12e>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	2201      	movs	r2, #1
 80080b2:	2100      	movs	r1, #0
 80080b4:	0018      	movs	r0, r3
 80080b6:	f000 f8a3 	bl	8008200 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	2201      	movs	r2, #1
 80080c0:	2104      	movs	r1, #4
 80080c2:	0018      	movs	r0, r3
 80080c4:	f000 f89c 	bl	8008200 <TIM_CCxChannelCmd>
      break;
 80080c8:	46c0      	nop			@ (mov r8, r8)
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	681a      	ldr	r2, [r3, #0]
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	2101      	movs	r1, #1
 80080d6:	430a      	orrs	r2, r1
 80080d8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80080da:	2300      	movs	r3, #0
}
 80080dc:	0018      	movs	r0, r3
 80080de:	46bd      	mov	sp, r7
 80080e0:	b005      	add	sp, #20
 80080e2:	bd90      	pop	{r4, r7, pc}

080080e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b084      	sub	sp, #16
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
 80080ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	4a3b      	ldr	r2, [pc, #236]	@ (80081e4 <TIM_Base_SetConfig+0x100>)
 80080f8:	4293      	cmp	r3, r2
 80080fa:	d008      	beq.n	800810e <TIM_Base_SetConfig+0x2a>
 80080fc:	687a      	ldr	r2, [r7, #4]
 80080fe:	2380      	movs	r3, #128	@ 0x80
 8008100:	05db      	lsls	r3, r3, #23
 8008102:	429a      	cmp	r2, r3
 8008104:	d003      	beq.n	800810e <TIM_Base_SetConfig+0x2a>
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	4a37      	ldr	r2, [pc, #220]	@ (80081e8 <TIM_Base_SetConfig+0x104>)
 800810a:	4293      	cmp	r3, r2
 800810c:	d108      	bne.n	8008120 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2270      	movs	r2, #112	@ 0x70
 8008112:	4393      	bics	r3, r2
 8008114:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008116:	683b      	ldr	r3, [r7, #0]
 8008118:	685b      	ldr	r3, [r3, #4]
 800811a:	68fa      	ldr	r2, [r7, #12]
 800811c:	4313      	orrs	r3, r2
 800811e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	4a30      	ldr	r2, [pc, #192]	@ (80081e4 <TIM_Base_SetConfig+0x100>)
 8008124:	4293      	cmp	r3, r2
 8008126:	d018      	beq.n	800815a <TIM_Base_SetConfig+0x76>
 8008128:	687a      	ldr	r2, [r7, #4]
 800812a:	2380      	movs	r3, #128	@ 0x80
 800812c:	05db      	lsls	r3, r3, #23
 800812e:	429a      	cmp	r2, r3
 8008130:	d013      	beq.n	800815a <TIM_Base_SetConfig+0x76>
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	4a2c      	ldr	r2, [pc, #176]	@ (80081e8 <TIM_Base_SetConfig+0x104>)
 8008136:	4293      	cmp	r3, r2
 8008138:	d00f      	beq.n	800815a <TIM_Base_SetConfig+0x76>
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	4a2b      	ldr	r2, [pc, #172]	@ (80081ec <TIM_Base_SetConfig+0x108>)
 800813e:	4293      	cmp	r3, r2
 8008140:	d00b      	beq.n	800815a <TIM_Base_SetConfig+0x76>
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	4a2a      	ldr	r2, [pc, #168]	@ (80081f0 <TIM_Base_SetConfig+0x10c>)
 8008146:	4293      	cmp	r3, r2
 8008148:	d007      	beq.n	800815a <TIM_Base_SetConfig+0x76>
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	4a29      	ldr	r2, [pc, #164]	@ (80081f4 <TIM_Base_SetConfig+0x110>)
 800814e:	4293      	cmp	r3, r2
 8008150:	d003      	beq.n	800815a <TIM_Base_SetConfig+0x76>
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	4a28      	ldr	r2, [pc, #160]	@ (80081f8 <TIM_Base_SetConfig+0x114>)
 8008156:	4293      	cmp	r3, r2
 8008158:	d108      	bne.n	800816c <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	4a27      	ldr	r2, [pc, #156]	@ (80081fc <TIM_Base_SetConfig+0x118>)
 800815e:	4013      	ands	r3, r2
 8008160:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	68db      	ldr	r3, [r3, #12]
 8008166:	68fa      	ldr	r2, [r7, #12]
 8008168:	4313      	orrs	r3, r2
 800816a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	2280      	movs	r2, #128	@ 0x80
 8008170:	4393      	bics	r3, r2
 8008172:	001a      	movs	r2, r3
 8008174:	683b      	ldr	r3, [r7, #0]
 8008176:	695b      	ldr	r3, [r3, #20]
 8008178:	4313      	orrs	r3, r2
 800817a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	68fa      	ldr	r2, [r7, #12]
 8008180:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	689a      	ldr	r2, [r3, #8]
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	681a      	ldr	r2, [r3, #0]
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	4a13      	ldr	r2, [pc, #76]	@ (80081e4 <TIM_Base_SetConfig+0x100>)
 8008196:	4293      	cmp	r3, r2
 8008198:	d00b      	beq.n	80081b2 <TIM_Base_SetConfig+0xce>
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	4a14      	ldr	r2, [pc, #80]	@ (80081f0 <TIM_Base_SetConfig+0x10c>)
 800819e:	4293      	cmp	r3, r2
 80081a0:	d007      	beq.n	80081b2 <TIM_Base_SetConfig+0xce>
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	4a13      	ldr	r2, [pc, #76]	@ (80081f4 <TIM_Base_SetConfig+0x110>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d003      	beq.n	80081b2 <TIM_Base_SetConfig+0xce>
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	4a12      	ldr	r2, [pc, #72]	@ (80081f8 <TIM_Base_SetConfig+0x114>)
 80081ae:	4293      	cmp	r3, r2
 80081b0:	d103      	bne.n	80081ba <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	691a      	ldr	r2, [r3, #16]
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2201      	movs	r2, #1
 80081be:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	691b      	ldr	r3, [r3, #16]
 80081c4:	2201      	movs	r2, #1
 80081c6:	4013      	ands	r3, r2
 80081c8:	2b01      	cmp	r3, #1
 80081ca:	d106      	bne.n	80081da <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	691b      	ldr	r3, [r3, #16]
 80081d0:	2201      	movs	r2, #1
 80081d2:	4393      	bics	r3, r2
 80081d4:	001a      	movs	r2, r3
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	611a      	str	r2, [r3, #16]
  }
}
 80081da:	46c0      	nop			@ (mov r8, r8)
 80081dc:	46bd      	mov	sp, r7
 80081de:	b004      	add	sp, #16
 80081e0:	bd80      	pop	{r7, pc}
 80081e2:	46c0      	nop			@ (mov r8, r8)
 80081e4:	40012c00 	.word	0x40012c00
 80081e8:	40000400 	.word	0x40000400
 80081ec:	40002000 	.word	0x40002000
 80081f0:	40014000 	.word	0x40014000
 80081f4:	40014400 	.word	0x40014400
 80081f8:	40014800 	.word	0x40014800
 80081fc:	fffffcff 	.word	0xfffffcff

08008200 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b086      	sub	sp, #24
 8008204:	af00      	add	r7, sp, #0
 8008206:	60f8      	str	r0, [r7, #12]
 8008208:	60b9      	str	r1, [r7, #8]
 800820a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800820c:	68bb      	ldr	r3, [r7, #8]
 800820e:	221f      	movs	r2, #31
 8008210:	4013      	ands	r3, r2
 8008212:	2201      	movs	r2, #1
 8008214:	409a      	lsls	r2, r3
 8008216:	0013      	movs	r3, r2
 8008218:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	6a1b      	ldr	r3, [r3, #32]
 800821e:	697a      	ldr	r2, [r7, #20]
 8008220:	43d2      	mvns	r2, r2
 8008222:	401a      	ands	r2, r3
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	6a1a      	ldr	r2, [r3, #32]
 800822c:	68bb      	ldr	r3, [r7, #8]
 800822e:	211f      	movs	r1, #31
 8008230:	400b      	ands	r3, r1
 8008232:	6879      	ldr	r1, [r7, #4]
 8008234:	4099      	lsls	r1, r3
 8008236:	000b      	movs	r3, r1
 8008238:	431a      	orrs	r2, r3
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	621a      	str	r2, [r3, #32]
}
 800823e:	46c0      	nop			@ (mov r8, r8)
 8008240:	46bd      	mov	sp, r7
 8008242:	b006      	add	sp, #24
 8008244:	bd80      	pop	{r7, pc}
	...

08008248 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b084      	sub	sp, #16
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
 8008250:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	223c      	movs	r2, #60	@ 0x3c
 8008256:	5c9b      	ldrb	r3, [r3, r2]
 8008258:	2b01      	cmp	r3, #1
 800825a:	d101      	bne.n	8008260 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800825c:	2302      	movs	r3, #2
 800825e:	e047      	b.n	80082f0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	223c      	movs	r2, #60	@ 0x3c
 8008264:	2101      	movs	r1, #1
 8008266:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	223d      	movs	r2, #61	@ 0x3d
 800826c:	2102      	movs	r1, #2
 800826e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	685b      	ldr	r3, [r3, #4]
 8008276:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	689b      	ldr	r3, [r3, #8]
 800827e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	2270      	movs	r2, #112	@ 0x70
 8008284:	4393      	bics	r3, r2
 8008286:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008288:	683b      	ldr	r3, [r7, #0]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	68fa      	ldr	r2, [r7, #12]
 800828e:	4313      	orrs	r3, r2
 8008290:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	68fa      	ldr	r2, [r7, #12]
 8008298:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	4a16      	ldr	r2, [pc, #88]	@ (80082f8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d00f      	beq.n	80082c4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681a      	ldr	r2, [r3, #0]
 80082a8:	2380      	movs	r3, #128	@ 0x80
 80082aa:	05db      	lsls	r3, r3, #23
 80082ac:	429a      	cmp	r2, r3
 80082ae:	d009      	beq.n	80082c4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	4a11      	ldr	r2, [pc, #68]	@ (80082fc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d004      	beq.n	80082c4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	4a10      	ldr	r2, [pc, #64]	@ (8008300 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d10c      	bne.n	80082de <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80082c4:	68bb      	ldr	r3, [r7, #8]
 80082c6:	2280      	movs	r2, #128	@ 0x80
 80082c8:	4393      	bics	r3, r2
 80082ca:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	685b      	ldr	r3, [r3, #4]
 80082d0:	68ba      	ldr	r2, [r7, #8]
 80082d2:	4313      	orrs	r3, r2
 80082d4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	68ba      	ldr	r2, [r7, #8]
 80082dc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	223d      	movs	r2, #61	@ 0x3d
 80082e2:	2101      	movs	r1, #1
 80082e4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	223c      	movs	r2, #60	@ 0x3c
 80082ea:	2100      	movs	r1, #0
 80082ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80082ee:	2300      	movs	r3, #0
}
 80082f0:	0018      	movs	r0, r3
 80082f2:	46bd      	mov	sp, r7
 80082f4:	b004      	add	sp, #16
 80082f6:	bd80      	pop	{r7, pc}
 80082f8:	40012c00 	.word	0x40012c00
 80082fc:	40000400 	.word	0x40000400
 8008300:	40014000 	.word	0x40014000

08008304 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b082      	sub	sp, #8
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2b00      	cmp	r3, #0
 8008310:	d101      	bne.n	8008316 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008312:	2301      	movs	r3, #1
 8008314:	e044      	b.n	80083a0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800831a:	2b00      	cmp	r3, #0
 800831c:	d107      	bne.n	800832e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2278      	movs	r2, #120	@ 0x78
 8008322:	2100      	movs	r1, #0
 8008324:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	0018      	movs	r0, r3
 800832a:	f7fa ff3b 	bl	80031a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	2224      	movs	r2, #36	@ 0x24
 8008332:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	681a      	ldr	r2, [r3, #0]
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	2101      	movs	r1, #1
 8008340:	438a      	bics	r2, r1
 8008342:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008348:	2b00      	cmp	r3, #0
 800834a:	d003      	beq.n	8008354 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	0018      	movs	r0, r3
 8008350:	f000 fa24 	bl	800879c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	0018      	movs	r0, r3
 8008358:	f000 f898 	bl	800848c <UART_SetConfig>
 800835c:	0003      	movs	r3, r0
 800835e:	2b01      	cmp	r3, #1
 8008360:	d101      	bne.n	8008366 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8008362:	2301      	movs	r3, #1
 8008364:	e01c      	b.n	80083a0 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	685a      	ldr	r2, [r3, #4]
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	490d      	ldr	r1, [pc, #52]	@ (80083a8 <HAL_UART_Init+0xa4>)
 8008372:	400a      	ands	r2, r1
 8008374:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	689a      	ldr	r2, [r3, #8]
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	212a      	movs	r1, #42	@ 0x2a
 8008382:	438a      	bics	r2, r1
 8008384:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	681a      	ldr	r2, [r3, #0]
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	2101      	movs	r1, #1
 8008392:	430a      	orrs	r2, r1
 8008394:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	0018      	movs	r0, r3
 800839a:	f000 fab3 	bl	8008904 <UART_CheckIdleState>
 800839e:	0003      	movs	r3, r0
}
 80083a0:	0018      	movs	r0, r3
 80083a2:	46bd      	mov	sp, r7
 80083a4:	b002      	add	sp, #8
 80083a6:	bd80      	pop	{r7, pc}
 80083a8:	ffffb7ff 	.word	0xffffb7ff

080083ac <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b088      	sub	sp, #32
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	60f8      	str	r0, [r7, #12]
 80083b4:	60b9      	str	r1, [r7, #8]
 80083b6:	1dbb      	adds	r3, r7, #6
 80083b8:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80083be:	2b20      	cmp	r3, #32
 80083c0:	d15b      	bne.n	800847a <HAL_UART_Transmit_IT+0xce>
  {
    if ((pData == NULL) || (Size == 0U))
 80083c2:	68bb      	ldr	r3, [r7, #8]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d003      	beq.n	80083d0 <HAL_UART_Transmit_IT+0x24>
 80083c8:	1dbb      	adds	r3, r7, #6
 80083ca:	881b      	ldrh	r3, [r3, #0]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d101      	bne.n	80083d4 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 80083d0:	2301      	movs	r3, #1
 80083d2:	e053      	b.n	800847c <HAL_UART_Transmit_IT+0xd0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	689a      	ldr	r2, [r3, #8]
 80083d8:	2380      	movs	r3, #128	@ 0x80
 80083da:	015b      	lsls	r3, r3, #5
 80083dc:	429a      	cmp	r2, r3
 80083de:	d109      	bne.n	80083f4 <HAL_UART_Transmit_IT+0x48>
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	691b      	ldr	r3, [r3, #16]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d105      	bne.n	80083f4 <HAL_UART_Transmit_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	2201      	movs	r2, #1
 80083ec:	4013      	ands	r3, r2
 80083ee:	d001      	beq.n	80083f4 <HAL_UART_Transmit_IT+0x48>
      {
        return  HAL_ERROR;
 80083f0:	2301      	movs	r3, #1
 80083f2:	e043      	b.n	800847c <HAL_UART_Transmit_IT+0xd0>
      }
    }

    huart->pTxBuffPtr  = pData;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	68ba      	ldr	r2, [r7, #8]
 80083f8:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	1dba      	adds	r2, r7, #6
 80083fe:	2150      	movs	r1, #80	@ 0x50
 8008400:	8812      	ldrh	r2, [r2, #0]
 8008402:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	1dba      	adds	r2, r7, #6
 8008408:	2152      	movs	r1, #82	@ 0x52
 800840a:	8812      	ldrh	r2, [r2, #0]
 800840c:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	2200      	movs	r2, #0
 8008412:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	2284      	movs	r2, #132	@ 0x84
 8008418:	2100      	movs	r1, #0
 800841a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	2221      	movs	r2, #33	@ 0x21
 8008420:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	689a      	ldr	r2, [r3, #8]
 8008426:	2380      	movs	r3, #128	@ 0x80
 8008428:	015b      	lsls	r3, r3, #5
 800842a:	429a      	cmp	r2, r3
 800842c:	d107      	bne.n	800843e <HAL_UART_Transmit_IT+0x92>
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	691b      	ldr	r3, [r3, #16]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d103      	bne.n	800843e <HAL_UART_Transmit_IT+0x92>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	4a12      	ldr	r2, [pc, #72]	@ (8008484 <HAL_UART_Transmit_IT+0xd8>)
 800843a:	66da      	str	r2, [r3, #108]	@ 0x6c
 800843c:	e002      	b.n	8008444 <HAL_UART_Transmit_IT+0x98>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	4a11      	ldr	r2, [pc, #68]	@ (8008488 <HAL_UART_Transmit_IT+0xdc>)
 8008442:	66da      	str	r2, [r3, #108]	@ 0x6c
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008444:	f3ef 8310 	mrs	r3, PRIMASK
 8008448:	613b      	str	r3, [r7, #16]
  return(result);
 800844a:	693b      	ldr	r3, [r7, #16]
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800844c:	61fb      	str	r3, [r7, #28]
 800844e:	2301      	movs	r3, #1
 8008450:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008452:	697b      	ldr	r3, [r7, #20]
 8008454:	f383 8810 	msr	PRIMASK, r3
}
 8008458:	46c0      	nop			@ (mov r8, r8)
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	681a      	ldr	r2, [r3, #0]
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	2180      	movs	r1, #128	@ 0x80
 8008466:	430a      	orrs	r2, r1
 8008468:	601a      	str	r2, [r3, #0]
 800846a:	69fb      	ldr	r3, [r7, #28]
 800846c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800846e:	69bb      	ldr	r3, [r7, #24]
 8008470:	f383 8810 	msr	PRIMASK, r3
}
 8008474:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 8008476:	2300      	movs	r3, #0
 8008478:	e000      	b.n	800847c <HAL_UART_Transmit_IT+0xd0>
  }
  else
  {
    return HAL_BUSY;
 800847a:	2302      	movs	r3, #2
  }
}
 800847c:	0018      	movs	r0, r3
 800847e:	46bd      	mov	sp, r7
 8008480:	b008      	add	sp, #32
 8008482:	bd80      	pop	{r7, pc}
 8008484:	08008caf 	.word	0x08008caf
 8008488:	08008bfd 	.word	0x08008bfd

0800848c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b088      	sub	sp, #32
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008494:	231e      	movs	r3, #30
 8008496:	18fb      	adds	r3, r7, r3
 8008498:	2200      	movs	r2, #0
 800849a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	689a      	ldr	r2, [r3, #8]
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	691b      	ldr	r3, [r3, #16]
 80084a4:	431a      	orrs	r2, r3
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	695b      	ldr	r3, [r3, #20]
 80084aa:	431a      	orrs	r2, r3
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	69db      	ldr	r3, [r3, #28]
 80084b0:	4313      	orrs	r3, r2
 80084b2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	4aaf      	ldr	r2, [pc, #700]	@ (8008778 <UART_SetConfig+0x2ec>)
 80084bc:	4013      	ands	r3, r2
 80084be:	0019      	movs	r1, r3
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	697a      	ldr	r2, [r7, #20]
 80084c6:	430a      	orrs	r2, r1
 80084c8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	685b      	ldr	r3, [r3, #4]
 80084d0:	4aaa      	ldr	r2, [pc, #680]	@ (800877c <UART_SetConfig+0x2f0>)
 80084d2:	4013      	ands	r3, r2
 80084d4:	0019      	movs	r1, r3
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	68da      	ldr	r2, [r3, #12]
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	430a      	orrs	r2, r1
 80084e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	699b      	ldr	r3, [r3, #24]
 80084e6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	6a1b      	ldr	r3, [r3, #32]
 80084ec:	697a      	ldr	r2, [r7, #20]
 80084ee:	4313      	orrs	r3, r2
 80084f0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	689b      	ldr	r3, [r3, #8]
 80084f8:	4aa1      	ldr	r2, [pc, #644]	@ (8008780 <UART_SetConfig+0x2f4>)
 80084fa:	4013      	ands	r3, r2
 80084fc:	0019      	movs	r1, r3
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	697a      	ldr	r2, [r7, #20]
 8008504:	430a      	orrs	r2, r1
 8008506:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	4a9d      	ldr	r2, [pc, #628]	@ (8008784 <UART_SetConfig+0x2f8>)
 800850e:	4293      	cmp	r3, r2
 8008510:	d127      	bne.n	8008562 <UART_SetConfig+0xd6>
 8008512:	4b9d      	ldr	r3, [pc, #628]	@ (8008788 <UART_SetConfig+0x2fc>)
 8008514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008516:	2203      	movs	r2, #3
 8008518:	4013      	ands	r3, r2
 800851a:	2b03      	cmp	r3, #3
 800851c:	d00d      	beq.n	800853a <UART_SetConfig+0xae>
 800851e:	d81b      	bhi.n	8008558 <UART_SetConfig+0xcc>
 8008520:	2b02      	cmp	r3, #2
 8008522:	d014      	beq.n	800854e <UART_SetConfig+0xc2>
 8008524:	d818      	bhi.n	8008558 <UART_SetConfig+0xcc>
 8008526:	2b00      	cmp	r3, #0
 8008528:	d002      	beq.n	8008530 <UART_SetConfig+0xa4>
 800852a:	2b01      	cmp	r3, #1
 800852c:	d00a      	beq.n	8008544 <UART_SetConfig+0xb8>
 800852e:	e013      	b.n	8008558 <UART_SetConfig+0xcc>
 8008530:	231f      	movs	r3, #31
 8008532:	18fb      	adds	r3, r7, r3
 8008534:	2200      	movs	r2, #0
 8008536:	701a      	strb	r2, [r3, #0]
 8008538:	e065      	b.n	8008606 <UART_SetConfig+0x17a>
 800853a:	231f      	movs	r3, #31
 800853c:	18fb      	adds	r3, r7, r3
 800853e:	2202      	movs	r2, #2
 8008540:	701a      	strb	r2, [r3, #0]
 8008542:	e060      	b.n	8008606 <UART_SetConfig+0x17a>
 8008544:	231f      	movs	r3, #31
 8008546:	18fb      	adds	r3, r7, r3
 8008548:	2204      	movs	r2, #4
 800854a:	701a      	strb	r2, [r3, #0]
 800854c:	e05b      	b.n	8008606 <UART_SetConfig+0x17a>
 800854e:	231f      	movs	r3, #31
 8008550:	18fb      	adds	r3, r7, r3
 8008552:	2208      	movs	r2, #8
 8008554:	701a      	strb	r2, [r3, #0]
 8008556:	e056      	b.n	8008606 <UART_SetConfig+0x17a>
 8008558:	231f      	movs	r3, #31
 800855a:	18fb      	adds	r3, r7, r3
 800855c:	2210      	movs	r2, #16
 800855e:	701a      	strb	r2, [r3, #0]
 8008560:	e051      	b.n	8008606 <UART_SetConfig+0x17a>
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	4a89      	ldr	r2, [pc, #548]	@ (800878c <UART_SetConfig+0x300>)
 8008568:	4293      	cmp	r3, r2
 800856a:	d134      	bne.n	80085d6 <UART_SetConfig+0x14a>
 800856c:	4b86      	ldr	r3, [pc, #536]	@ (8008788 <UART_SetConfig+0x2fc>)
 800856e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008570:	23c0      	movs	r3, #192	@ 0xc0
 8008572:	029b      	lsls	r3, r3, #10
 8008574:	4013      	ands	r3, r2
 8008576:	22c0      	movs	r2, #192	@ 0xc0
 8008578:	0292      	lsls	r2, r2, #10
 800857a:	4293      	cmp	r3, r2
 800857c:	d017      	beq.n	80085ae <UART_SetConfig+0x122>
 800857e:	22c0      	movs	r2, #192	@ 0xc0
 8008580:	0292      	lsls	r2, r2, #10
 8008582:	4293      	cmp	r3, r2
 8008584:	d822      	bhi.n	80085cc <UART_SetConfig+0x140>
 8008586:	2280      	movs	r2, #128	@ 0x80
 8008588:	0292      	lsls	r2, r2, #10
 800858a:	4293      	cmp	r3, r2
 800858c:	d019      	beq.n	80085c2 <UART_SetConfig+0x136>
 800858e:	2280      	movs	r2, #128	@ 0x80
 8008590:	0292      	lsls	r2, r2, #10
 8008592:	4293      	cmp	r3, r2
 8008594:	d81a      	bhi.n	80085cc <UART_SetConfig+0x140>
 8008596:	2b00      	cmp	r3, #0
 8008598:	d004      	beq.n	80085a4 <UART_SetConfig+0x118>
 800859a:	2280      	movs	r2, #128	@ 0x80
 800859c:	0252      	lsls	r2, r2, #9
 800859e:	4293      	cmp	r3, r2
 80085a0:	d00a      	beq.n	80085b8 <UART_SetConfig+0x12c>
 80085a2:	e013      	b.n	80085cc <UART_SetConfig+0x140>
 80085a4:	231f      	movs	r3, #31
 80085a6:	18fb      	adds	r3, r7, r3
 80085a8:	2200      	movs	r2, #0
 80085aa:	701a      	strb	r2, [r3, #0]
 80085ac:	e02b      	b.n	8008606 <UART_SetConfig+0x17a>
 80085ae:	231f      	movs	r3, #31
 80085b0:	18fb      	adds	r3, r7, r3
 80085b2:	2202      	movs	r2, #2
 80085b4:	701a      	strb	r2, [r3, #0]
 80085b6:	e026      	b.n	8008606 <UART_SetConfig+0x17a>
 80085b8:	231f      	movs	r3, #31
 80085ba:	18fb      	adds	r3, r7, r3
 80085bc:	2204      	movs	r2, #4
 80085be:	701a      	strb	r2, [r3, #0]
 80085c0:	e021      	b.n	8008606 <UART_SetConfig+0x17a>
 80085c2:	231f      	movs	r3, #31
 80085c4:	18fb      	adds	r3, r7, r3
 80085c6:	2208      	movs	r2, #8
 80085c8:	701a      	strb	r2, [r3, #0]
 80085ca:	e01c      	b.n	8008606 <UART_SetConfig+0x17a>
 80085cc:	231f      	movs	r3, #31
 80085ce:	18fb      	adds	r3, r7, r3
 80085d0:	2210      	movs	r2, #16
 80085d2:	701a      	strb	r2, [r3, #0]
 80085d4:	e017      	b.n	8008606 <UART_SetConfig+0x17a>
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	4a6d      	ldr	r2, [pc, #436]	@ (8008790 <UART_SetConfig+0x304>)
 80085dc:	4293      	cmp	r3, r2
 80085de:	d104      	bne.n	80085ea <UART_SetConfig+0x15e>
 80085e0:	231f      	movs	r3, #31
 80085e2:	18fb      	adds	r3, r7, r3
 80085e4:	2200      	movs	r2, #0
 80085e6:	701a      	strb	r2, [r3, #0]
 80085e8:	e00d      	b.n	8008606 <UART_SetConfig+0x17a>
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	4a69      	ldr	r2, [pc, #420]	@ (8008794 <UART_SetConfig+0x308>)
 80085f0:	4293      	cmp	r3, r2
 80085f2:	d104      	bne.n	80085fe <UART_SetConfig+0x172>
 80085f4:	231f      	movs	r3, #31
 80085f6:	18fb      	adds	r3, r7, r3
 80085f8:	2200      	movs	r2, #0
 80085fa:	701a      	strb	r2, [r3, #0]
 80085fc:	e003      	b.n	8008606 <UART_SetConfig+0x17a>
 80085fe:	231f      	movs	r3, #31
 8008600:	18fb      	adds	r3, r7, r3
 8008602:	2210      	movs	r2, #16
 8008604:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	69da      	ldr	r2, [r3, #28]
 800860a:	2380      	movs	r3, #128	@ 0x80
 800860c:	021b      	lsls	r3, r3, #8
 800860e:	429a      	cmp	r2, r3
 8008610:	d15c      	bne.n	80086cc <UART_SetConfig+0x240>
  {
    switch (clocksource)
 8008612:	231f      	movs	r3, #31
 8008614:	18fb      	adds	r3, r7, r3
 8008616:	781b      	ldrb	r3, [r3, #0]
 8008618:	2b08      	cmp	r3, #8
 800861a:	d015      	beq.n	8008648 <UART_SetConfig+0x1bc>
 800861c:	dc18      	bgt.n	8008650 <UART_SetConfig+0x1c4>
 800861e:	2b04      	cmp	r3, #4
 8008620:	d00d      	beq.n	800863e <UART_SetConfig+0x1b2>
 8008622:	dc15      	bgt.n	8008650 <UART_SetConfig+0x1c4>
 8008624:	2b00      	cmp	r3, #0
 8008626:	d002      	beq.n	800862e <UART_SetConfig+0x1a2>
 8008628:	2b02      	cmp	r3, #2
 800862a:	d005      	beq.n	8008638 <UART_SetConfig+0x1ac>
 800862c:	e010      	b.n	8008650 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800862e:	f7fe fbcb 	bl	8006dc8 <HAL_RCC_GetPCLK1Freq>
 8008632:	0003      	movs	r3, r0
 8008634:	61bb      	str	r3, [r7, #24]
        break;
 8008636:	e012      	b.n	800865e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008638:	4b57      	ldr	r3, [pc, #348]	@ (8008798 <UART_SetConfig+0x30c>)
 800863a:	61bb      	str	r3, [r7, #24]
        break;
 800863c:	e00f      	b.n	800865e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800863e:	f7fe fb47 	bl	8006cd0 <HAL_RCC_GetSysClockFreq>
 8008642:	0003      	movs	r3, r0
 8008644:	61bb      	str	r3, [r7, #24]
        break;
 8008646:	e00a      	b.n	800865e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008648:	2380      	movs	r3, #128	@ 0x80
 800864a:	021b      	lsls	r3, r3, #8
 800864c:	61bb      	str	r3, [r7, #24]
        break;
 800864e:	e006      	b.n	800865e <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8008650:	2300      	movs	r3, #0
 8008652:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008654:	231e      	movs	r3, #30
 8008656:	18fb      	adds	r3, r7, r3
 8008658:	2201      	movs	r2, #1
 800865a:	701a      	strb	r2, [r3, #0]
        break;
 800865c:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800865e:	69bb      	ldr	r3, [r7, #24]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d100      	bne.n	8008666 <UART_SetConfig+0x1da>
 8008664:	e07a      	b.n	800875c <UART_SetConfig+0x2d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008666:	69bb      	ldr	r3, [r7, #24]
 8008668:	005a      	lsls	r2, r3, #1
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	085b      	lsrs	r3, r3, #1
 8008670:	18d2      	adds	r2, r2, r3
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	685b      	ldr	r3, [r3, #4]
 8008676:	0019      	movs	r1, r3
 8008678:	0010      	movs	r0, r2
 800867a:	f7f7 fd61 	bl	8000140 <__udivsi3>
 800867e:	0003      	movs	r3, r0
 8008680:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008682:	693b      	ldr	r3, [r7, #16]
 8008684:	2b0f      	cmp	r3, #15
 8008686:	d91c      	bls.n	80086c2 <UART_SetConfig+0x236>
 8008688:	693a      	ldr	r2, [r7, #16]
 800868a:	2380      	movs	r3, #128	@ 0x80
 800868c:	025b      	lsls	r3, r3, #9
 800868e:	429a      	cmp	r2, r3
 8008690:	d217      	bcs.n	80086c2 <UART_SetConfig+0x236>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008692:	693b      	ldr	r3, [r7, #16]
 8008694:	b29a      	uxth	r2, r3
 8008696:	200e      	movs	r0, #14
 8008698:	183b      	adds	r3, r7, r0
 800869a:	210f      	movs	r1, #15
 800869c:	438a      	bics	r2, r1
 800869e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80086a0:	693b      	ldr	r3, [r7, #16]
 80086a2:	085b      	lsrs	r3, r3, #1
 80086a4:	b29b      	uxth	r3, r3
 80086a6:	2207      	movs	r2, #7
 80086a8:	4013      	ands	r3, r2
 80086aa:	b299      	uxth	r1, r3
 80086ac:	183b      	adds	r3, r7, r0
 80086ae:	183a      	adds	r2, r7, r0
 80086b0:	8812      	ldrh	r2, [r2, #0]
 80086b2:	430a      	orrs	r2, r1
 80086b4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	183a      	adds	r2, r7, r0
 80086bc:	8812      	ldrh	r2, [r2, #0]
 80086be:	60da      	str	r2, [r3, #12]
 80086c0:	e04c      	b.n	800875c <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 80086c2:	231e      	movs	r3, #30
 80086c4:	18fb      	adds	r3, r7, r3
 80086c6:	2201      	movs	r2, #1
 80086c8:	701a      	strb	r2, [r3, #0]
 80086ca:	e047      	b.n	800875c <UART_SetConfig+0x2d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80086cc:	231f      	movs	r3, #31
 80086ce:	18fb      	adds	r3, r7, r3
 80086d0:	781b      	ldrb	r3, [r3, #0]
 80086d2:	2b08      	cmp	r3, #8
 80086d4:	d015      	beq.n	8008702 <UART_SetConfig+0x276>
 80086d6:	dc18      	bgt.n	800870a <UART_SetConfig+0x27e>
 80086d8:	2b04      	cmp	r3, #4
 80086da:	d00d      	beq.n	80086f8 <UART_SetConfig+0x26c>
 80086dc:	dc15      	bgt.n	800870a <UART_SetConfig+0x27e>
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d002      	beq.n	80086e8 <UART_SetConfig+0x25c>
 80086e2:	2b02      	cmp	r3, #2
 80086e4:	d005      	beq.n	80086f2 <UART_SetConfig+0x266>
 80086e6:	e010      	b.n	800870a <UART_SetConfig+0x27e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80086e8:	f7fe fb6e 	bl	8006dc8 <HAL_RCC_GetPCLK1Freq>
 80086ec:	0003      	movs	r3, r0
 80086ee:	61bb      	str	r3, [r7, #24]
        break;
 80086f0:	e012      	b.n	8008718 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80086f2:	4b29      	ldr	r3, [pc, #164]	@ (8008798 <UART_SetConfig+0x30c>)
 80086f4:	61bb      	str	r3, [r7, #24]
        break;
 80086f6:	e00f      	b.n	8008718 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80086f8:	f7fe faea 	bl	8006cd0 <HAL_RCC_GetSysClockFreq>
 80086fc:	0003      	movs	r3, r0
 80086fe:	61bb      	str	r3, [r7, #24]
        break;
 8008700:	e00a      	b.n	8008718 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008702:	2380      	movs	r3, #128	@ 0x80
 8008704:	021b      	lsls	r3, r3, #8
 8008706:	61bb      	str	r3, [r7, #24]
        break;
 8008708:	e006      	b.n	8008718 <UART_SetConfig+0x28c>
      default:
        pclk = 0U;
 800870a:	2300      	movs	r3, #0
 800870c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800870e:	231e      	movs	r3, #30
 8008710:	18fb      	adds	r3, r7, r3
 8008712:	2201      	movs	r2, #1
 8008714:	701a      	strb	r2, [r3, #0]
        break;
 8008716:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8008718:	69bb      	ldr	r3, [r7, #24]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d01e      	beq.n	800875c <UART_SetConfig+0x2d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	685b      	ldr	r3, [r3, #4]
 8008722:	085a      	lsrs	r2, r3, #1
 8008724:	69bb      	ldr	r3, [r7, #24]
 8008726:	18d2      	adds	r2, r2, r3
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	685b      	ldr	r3, [r3, #4]
 800872c:	0019      	movs	r1, r3
 800872e:	0010      	movs	r0, r2
 8008730:	f7f7 fd06 	bl	8000140 <__udivsi3>
 8008734:	0003      	movs	r3, r0
 8008736:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008738:	693b      	ldr	r3, [r7, #16]
 800873a:	2b0f      	cmp	r3, #15
 800873c:	d90a      	bls.n	8008754 <UART_SetConfig+0x2c8>
 800873e:	693a      	ldr	r2, [r7, #16]
 8008740:	2380      	movs	r3, #128	@ 0x80
 8008742:	025b      	lsls	r3, r3, #9
 8008744:	429a      	cmp	r2, r3
 8008746:	d205      	bcs.n	8008754 <UART_SetConfig+0x2c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008748:	693b      	ldr	r3, [r7, #16]
 800874a:	b29a      	uxth	r2, r3
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	60da      	str	r2, [r3, #12]
 8008752:	e003      	b.n	800875c <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 8008754:	231e      	movs	r3, #30
 8008756:	18fb      	adds	r3, r7, r3
 8008758:	2201      	movs	r2, #1
 800875a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	2200      	movs	r2, #0
 8008760:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	2200      	movs	r2, #0
 8008766:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008768:	231e      	movs	r3, #30
 800876a:	18fb      	adds	r3, r7, r3
 800876c:	781b      	ldrb	r3, [r3, #0]
}
 800876e:	0018      	movs	r0, r3
 8008770:	46bd      	mov	sp, r7
 8008772:	b008      	add	sp, #32
 8008774:	bd80      	pop	{r7, pc}
 8008776:	46c0      	nop			@ (mov r8, r8)
 8008778:	efff69f3 	.word	0xefff69f3
 800877c:	ffffcfff 	.word	0xffffcfff
 8008780:	fffff4ff 	.word	0xfffff4ff
 8008784:	40013800 	.word	0x40013800
 8008788:	40021000 	.word	0x40021000
 800878c:	40004400 	.word	0x40004400
 8008790:	40004800 	.word	0x40004800
 8008794:	40004c00 	.word	0x40004c00
 8008798:	007a1200 	.word	0x007a1200

0800879c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b082      	sub	sp, #8
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087a8:	2208      	movs	r2, #8
 80087aa:	4013      	ands	r3, r2
 80087ac:	d00b      	beq.n	80087c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	685b      	ldr	r3, [r3, #4]
 80087b4:	4a4a      	ldr	r2, [pc, #296]	@ (80088e0 <UART_AdvFeatureConfig+0x144>)
 80087b6:	4013      	ands	r3, r2
 80087b8:	0019      	movs	r1, r3
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	430a      	orrs	r2, r1
 80087c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087ca:	2201      	movs	r2, #1
 80087cc:	4013      	ands	r3, r2
 80087ce:	d00b      	beq.n	80087e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	685b      	ldr	r3, [r3, #4]
 80087d6:	4a43      	ldr	r2, [pc, #268]	@ (80088e4 <UART_AdvFeatureConfig+0x148>)
 80087d8:	4013      	ands	r3, r2
 80087da:	0019      	movs	r1, r3
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	430a      	orrs	r2, r1
 80087e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087ec:	2202      	movs	r2, #2
 80087ee:	4013      	ands	r3, r2
 80087f0:	d00b      	beq.n	800880a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	685b      	ldr	r3, [r3, #4]
 80087f8:	4a3b      	ldr	r2, [pc, #236]	@ (80088e8 <UART_AdvFeatureConfig+0x14c>)
 80087fa:	4013      	ands	r3, r2
 80087fc:	0019      	movs	r1, r3
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	430a      	orrs	r2, r1
 8008808:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800880e:	2204      	movs	r2, #4
 8008810:	4013      	ands	r3, r2
 8008812:	d00b      	beq.n	800882c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	685b      	ldr	r3, [r3, #4]
 800881a:	4a34      	ldr	r2, [pc, #208]	@ (80088ec <UART_AdvFeatureConfig+0x150>)
 800881c:	4013      	ands	r3, r2
 800881e:	0019      	movs	r1, r3
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	430a      	orrs	r2, r1
 800882a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008830:	2210      	movs	r2, #16
 8008832:	4013      	ands	r3, r2
 8008834:	d00b      	beq.n	800884e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	689b      	ldr	r3, [r3, #8]
 800883c:	4a2c      	ldr	r2, [pc, #176]	@ (80088f0 <UART_AdvFeatureConfig+0x154>)
 800883e:	4013      	ands	r3, r2
 8008840:	0019      	movs	r1, r3
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	430a      	orrs	r2, r1
 800884c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008852:	2220      	movs	r2, #32
 8008854:	4013      	ands	r3, r2
 8008856:	d00b      	beq.n	8008870 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	689b      	ldr	r3, [r3, #8]
 800885e:	4a25      	ldr	r2, [pc, #148]	@ (80088f4 <UART_AdvFeatureConfig+0x158>)
 8008860:	4013      	ands	r3, r2
 8008862:	0019      	movs	r1, r3
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	430a      	orrs	r2, r1
 800886e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008874:	2240      	movs	r2, #64	@ 0x40
 8008876:	4013      	ands	r3, r2
 8008878:	d01d      	beq.n	80088b6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	685b      	ldr	r3, [r3, #4]
 8008880:	4a1d      	ldr	r2, [pc, #116]	@ (80088f8 <UART_AdvFeatureConfig+0x15c>)
 8008882:	4013      	ands	r3, r2
 8008884:	0019      	movs	r1, r3
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	430a      	orrs	r2, r1
 8008890:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008896:	2380      	movs	r3, #128	@ 0x80
 8008898:	035b      	lsls	r3, r3, #13
 800889a:	429a      	cmp	r2, r3
 800889c:	d10b      	bne.n	80088b6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	685b      	ldr	r3, [r3, #4]
 80088a4:	4a15      	ldr	r2, [pc, #84]	@ (80088fc <UART_AdvFeatureConfig+0x160>)
 80088a6:	4013      	ands	r3, r2
 80088a8:	0019      	movs	r1, r3
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	430a      	orrs	r2, r1
 80088b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088ba:	2280      	movs	r2, #128	@ 0x80
 80088bc:	4013      	ands	r3, r2
 80088be:	d00b      	beq.n	80088d8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	685b      	ldr	r3, [r3, #4]
 80088c6:	4a0e      	ldr	r2, [pc, #56]	@ (8008900 <UART_AdvFeatureConfig+0x164>)
 80088c8:	4013      	ands	r3, r2
 80088ca:	0019      	movs	r1, r3
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	430a      	orrs	r2, r1
 80088d6:	605a      	str	r2, [r3, #4]
  }
}
 80088d8:	46c0      	nop			@ (mov r8, r8)
 80088da:	46bd      	mov	sp, r7
 80088dc:	b002      	add	sp, #8
 80088de:	bd80      	pop	{r7, pc}
 80088e0:	ffff7fff 	.word	0xffff7fff
 80088e4:	fffdffff 	.word	0xfffdffff
 80088e8:	fffeffff 	.word	0xfffeffff
 80088ec:	fffbffff 	.word	0xfffbffff
 80088f0:	ffffefff 	.word	0xffffefff
 80088f4:	ffffdfff 	.word	0xffffdfff
 80088f8:	ffefffff 	.word	0xffefffff
 80088fc:	ff9fffff 	.word	0xff9fffff
 8008900:	fff7ffff 	.word	0xfff7ffff

08008904 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008904:	b580      	push	{r7, lr}
 8008906:	b092      	sub	sp, #72	@ 0x48
 8008908:	af02      	add	r7, sp, #8
 800890a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2284      	movs	r2, #132	@ 0x84
 8008910:	2100      	movs	r1, #0
 8008912:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008914:	f7fa fe26 	bl	8003564 <HAL_GetTick>
 8008918:	0003      	movs	r3, r0
 800891a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	2208      	movs	r2, #8
 8008924:	4013      	ands	r3, r2
 8008926:	2b08      	cmp	r3, #8
 8008928:	d12c      	bne.n	8008984 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800892a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800892c:	2280      	movs	r2, #128	@ 0x80
 800892e:	0391      	lsls	r1, r2, #14
 8008930:	6878      	ldr	r0, [r7, #4]
 8008932:	4a46      	ldr	r2, [pc, #280]	@ (8008a4c <UART_CheckIdleState+0x148>)
 8008934:	9200      	str	r2, [sp, #0]
 8008936:	2200      	movs	r2, #0
 8008938:	f000 f88c 	bl	8008a54 <UART_WaitOnFlagUntilTimeout>
 800893c:	1e03      	subs	r3, r0, #0
 800893e:	d021      	beq.n	8008984 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008940:	f3ef 8310 	mrs	r3, PRIMASK
 8008944:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8008946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008948:	63bb      	str	r3, [r7, #56]	@ 0x38
 800894a:	2301      	movs	r3, #1
 800894c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800894e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008950:	f383 8810 	msr	PRIMASK, r3
}
 8008954:	46c0      	nop			@ (mov r8, r8)
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	681a      	ldr	r2, [r3, #0]
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	2180      	movs	r1, #128	@ 0x80
 8008962:	438a      	bics	r2, r1
 8008964:	601a      	str	r2, [r3, #0]
 8008966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008968:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800896a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800896c:	f383 8810 	msr	PRIMASK, r3
}
 8008970:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	2220      	movs	r2, #32
 8008976:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2278      	movs	r2, #120	@ 0x78
 800897c:	2100      	movs	r1, #0
 800897e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008980:	2303      	movs	r3, #3
 8008982:	e05f      	b.n	8008a44 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	2204      	movs	r2, #4
 800898c:	4013      	ands	r3, r2
 800898e:	2b04      	cmp	r3, #4
 8008990:	d146      	bne.n	8008a20 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008992:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008994:	2280      	movs	r2, #128	@ 0x80
 8008996:	03d1      	lsls	r1, r2, #15
 8008998:	6878      	ldr	r0, [r7, #4]
 800899a:	4a2c      	ldr	r2, [pc, #176]	@ (8008a4c <UART_CheckIdleState+0x148>)
 800899c:	9200      	str	r2, [sp, #0]
 800899e:	2200      	movs	r2, #0
 80089a0:	f000 f858 	bl	8008a54 <UART_WaitOnFlagUntilTimeout>
 80089a4:	1e03      	subs	r3, r0, #0
 80089a6:	d03b      	beq.n	8008a20 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80089a8:	f3ef 8310 	mrs	r3, PRIMASK
 80089ac:	60fb      	str	r3, [r7, #12]
  return(result);
 80089ae:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80089b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80089b2:	2301      	movs	r3, #1
 80089b4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80089b6:	693b      	ldr	r3, [r7, #16]
 80089b8:	f383 8810 	msr	PRIMASK, r3
}
 80089bc:	46c0      	nop			@ (mov r8, r8)
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	681a      	ldr	r2, [r3, #0]
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	4921      	ldr	r1, [pc, #132]	@ (8008a50 <UART_CheckIdleState+0x14c>)
 80089ca:	400a      	ands	r2, r1
 80089cc:	601a      	str	r2, [r3, #0]
 80089ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089d0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80089d2:	697b      	ldr	r3, [r7, #20]
 80089d4:	f383 8810 	msr	PRIMASK, r3
}
 80089d8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80089da:	f3ef 8310 	mrs	r3, PRIMASK
 80089de:	61bb      	str	r3, [r7, #24]
  return(result);
 80089e0:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089e2:	633b      	str	r3, [r7, #48]	@ 0x30
 80089e4:	2301      	movs	r3, #1
 80089e6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80089e8:	69fb      	ldr	r3, [r7, #28]
 80089ea:	f383 8810 	msr	PRIMASK, r3
}
 80089ee:	46c0      	nop			@ (mov r8, r8)
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	689a      	ldr	r2, [r3, #8]
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	2101      	movs	r1, #1
 80089fc:	438a      	bics	r2, r1
 80089fe:	609a      	str	r2, [r3, #8]
 8008a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a02:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a04:	6a3b      	ldr	r3, [r7, #32]
 8008a06:	f383 8810 	msr	PRIMASK, r3
}
 8008a0a:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	2280      	movs	r2, #128	@ 0x80
 8008a10:	2120      	movs	r1, #32
 8008a12:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2278      	movs	r2, #120	@ 0x78
 8008a18:	2100      	movs	r1, #0
 8008a1a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a1c:	2303      	movs	r3, #3
 8008a1e:	e011      	b.n	8008a44 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2220      	movs	r2, #32
 8008a24:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	2280      	movs	r2, #128	@ 0x80
 8008a2a:	2120      	movs	r1, #32
 8008a2c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2200      	movs	r2, #0
 8008a32:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2200      	movs	r2, #0
 8008a38:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2278      	movs	r2, #120	@ 0x78
 8008a3e:	2100      	movs	r1, #0
 8008a40:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008a42:	2300      	movs	r3, #0
}
 8008a44:	0018      	movs	r0, r3
 8008a46:	46bd      	mov	sp, r7
 8008a48:	b010      	add	sp, #64	@ 0x40
 8008a4a:	bd80      	pop	{r7, pc}
 8008a4c:	01ffffff 	.word	0x01ffffff
 8008a50:	fffffedf 	.word	0xfffffedf

08008a54 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008a54:	b580      	push	{r7, lr}
 8008a56:	b084      	sub	sp, #16
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	60f8      	str	r0, [r7, #12]
 8008a5c:	60b9      	str	r1, [r7, #8]
 8008a5e:	603b      	str	r3, [r7, #0]
 8008a60:	1dfb      	adds	r3, r7, #7
 8008a62:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a64:	e051      	b.n	8008b0a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008a66:	69bb      	ldr	r3, [r7, #24]
 8008a68:	3301      	adds	r3, #1
 8008a6a:	d04e      	beq.n	8008b0a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a6c:	f7fa fd7a 	bl	8003564 <HAL_GetTick>
 8008a70:	0002      	movs	r2, r0
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	1ad3      	subs	r3, r2, r3
 8008a76:	69ba      	ldr	r2, [r7, #24]
 8008a78:	429a      	cmp	r2, r3
 8008a7a:	d302      	bcc.n	8008a82 <UART_WaitOnFlagUntilTimeout+0x2e>
 8008a7c:	69bb      	ldr	r3, [r7, #24]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d101      	bne.n	8008a86 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8008a82:	2303      	movs	r3, #3
 8008a84:	e051      	b.n	8008b2a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	2204      	movs	r2, #4
 8008a8e:	4013      	ands	r3, r2
 8008a90:	d03b      	beq.n	8008b0a <UART_WaitOnFlagUntilTimeout+0xb6>
 8008a92:	68bb      	ldr	r3, [r7, #8]
 8008a94:	2b80      	cmp	r3, #128	@ 0x80
 8008a96:	d038      	beq.n	8008b0a <UART_WaitOnFlagUntilTimeout+0xb6>
 8008a98:	68bb      	ldr	r3, [r7, #8]
 8008a9a:	2b40      	cmp	r3, #64	@ 0x40
 8008a9c:	d035      	beq.n	8008b0a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	69db      	ldr	r3, [r3, #28]
 8008aa4:	2208      	movs	r2, #8
 8008aa6:	4013      	ands	r3, r2
 8008aa8:	2b08      	cmp	r3, #8
 8008aaa:	d111      	bne.n	8008ad0 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	2208      	movs	r2, #8
 8008ab2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	0018      	movs	r0, r3
 8008ab8:	f000 f83c 	bl	8008b34 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	2284      	movs	r2, #132	@ 0x84
 8008ac0:	2108      	movs	r1, #8
 8008ac2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	2278      	movs	r2, #120	@ 0x78
 8008ac8:	2100      	movs	r1, #0
 8008aca:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8008acc:	2301      	movs	r3, #1
 8008ace:	e02c      	b.n	8008b2a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	69da      	ldr	r2, [r3, #28]
 8008ad6:	2380      	movs	r3, #128	@ 0x80
 8008ad8:	011b      	lsls	r3, r3, #4
 8008ada:	401a      	ands	r2, r3
 8008adc:	2380      	movs	r3, #128	@ 0x80
 8008ade:	011b      	lsls	r3, r3, #4
 8008ae0:	429a      	cmp	r2, r3
 8008ae2:	d112      	bne.n	8008b0a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	2280      	movs	r2, #128	@ 0x80
 8008aea:	0112      	lsls	r2, r2, #4
 8008aec:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	0018      	movs	r0, r3
 8008af2:	f000 f81f 	bl	8008b34 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	2284      	movs	r2, #132	@ 0x84
 8008afa:	2120      	movs	r1, #32
 8008afc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	2278      	movs	r2, #120	@ 0x78
 8008b02:	2100      	movs	r1, #0
 8008b04:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8008b06:	2303      	movs	r3, #3
 8008b08:	e00f      	b.n	8008b2a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	69db      	ldr	r3, [r3, #28]
 8008b10:	68ba      	ldr	r2, [r7, #8]
 8008b12:	4013      	ands	r3, r2
 8008b14:	68ba      	ldr	r2, [r7, #8]
 8008b16:	1ad3      	subs	r3, r2, r3
 8008b18:	425a      	negs	r2, r3
 8008b1a:	4153      	adcs	r3, r2
 8008b1c:	b2db      	uxtb	r3, r3
 8008b1e:	001a      	movs	r2, r3
 8008b20:	1dfb      	adds	r3, r7, #7
 8008b22:	781b      	ldrb	r3, [r3, #0]
 8008b24:	429a      	cmp	r2, r3
 8008b26:	d09e      	beq.n	8008a66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008b28:	2300      	movs	r3, #0
}
 8008b2a:	0018      	movs	r0, r3
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	b004      	add	sp, #16
 8008b30:	bd80      	pop	{r7, pc}
	...

08008b34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b08e      	sub	sp, #56	@ 0x38
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b3c:	f3ef 8310 	mrs	r3, PRIMASK
 8008b40:	617b      	str	r3, [r7, #20]
  return(result);
 8008b42:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b44:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b46:	2301      	movs	r3, #1
 8008b48:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b4a:	69bb      	ldr	r3, [r7, #24]
 8008b4c:	f383 8810 	msr	PRIMASK, r3
}
 8008b50:	46c0      	nop			@ (mov r8, r8)
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	681a      	ldr	r2, [r3, #0]
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	4926      	ldr	r1, [pc, #152]	@ (8008bf8 <UART_EndRxTransfer+0xc4>)
 8008b5e:	400a      	ands	r2, r1
 8008b60:	601a      	str	r2, [r3, #0]
 8008b62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b64:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b66:	69fb      	ldr	r3, [r7, #28]
 8008b68:	f383 8810 	msr	PRIMASK, r3
}
 8008b6c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b6e:	f3ef 8310 	mrs	r3, PRIMASK
 8008b72:	623b      	str	r3, [r7, #32]
  return(result);
 8008b74:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b76:	633b      	str	r3, [r7, #48]	@ 0x30
 8008b78:	2301      	movs	r3, #1
 8008b7a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b7e:	f383 8810 	msr	PRIMASK, r3
}
 8008b82:	46c0      	nop			@ (mov r8, r8)
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	689a      	ldr	r2, [r3, #8]
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	2101      	movs	r1, #1
 8008b90:	438a      	bics	r2, r1
 8008b92:	609a      	str	r2, [r3, #8]
 8008b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b96:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b9a:	f383 8810 	msr	PRIMASK, r3
}
 8008b9e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ba4:	2b01      	cmp	r3, #1
 8008ba6:	d118      	bne.n	8008bda <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008ba8:	f3ef 8310 	mrs	r3, PRIMASK
 8008bac:	60bb      	str	r3, [r7, #8]
  return(result);
 8008bae:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	f383 8810 	msr	PRIMASK, r3
}
 8008bbc:	46c0      	nop			@ (mov r8, r8)
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	681a      	ldr	r2, [r3, #0]
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	2110      	movs	r1, #16
 8008bca:	438a      	bics	r2, r1
 8008bcc:	601a      	str	r2, [r3, #0]
 8008bce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bd0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008bd2:	693b      	ldr	r3, [r7, #16]
 8008bd4:	f383 8810 	msr	PRIMASK, r3
}
 8008bd8:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	2280      	movs	r2, #128	@ 0x80
 8008bde:	2120      	movs	r1, #32
 8008be0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	2200      	movs	r2, #0
 8008be6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2200      	movs	r2, #0
 8008bec:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008bee:	46c0      	nop			@ (mov r8, r8)
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	b00e      	add	sp, #56	@ 0x38
 8008bf4:	bd80      	pop	{r7, pc}
 8008bf6:	46c0      	nop			@ (mov r8, r8)
 8008bf8:	fffffedf 	.word	0xfffffedf

08008bfc <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b08a      	sub	sp, #40	@ 0x28
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008c08:	2b21      	cmp	r3, #33	@ 0x21
 8008c0a:	d14c      	bne.n	8008ca6 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2252      	movs	r2, #82	@ 0x52
 8008c10:	5a9b      	ldrh	r3, [r3, r2]
 8008c12:	b29b      	uxth	r3, r3
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d132      	bne.n	8008c7e <UART_TxISR_8BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008c18:	f3ef 8310 	mrs	r3, PRIMASK
 8008c1c:	60bb      	str	r3, [r7, #8]
  return(result);
 8008c1e:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008c20:	627b      	str	r3, [r7, #36]	@ 0x24
 8008c22:	2301      	movs	r3, #1
 8008c24:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	f383 8810 	msr	PRIMASK, r3
}
 8008c2c:	46c0      	nop			@ (mov r8, r8)
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	681a      	ldr	r2, [r3, #0]
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	2180      	movs	r1, #128	@ 0x80
 8008c3a:	438a      	bics	r2, r1
 8008c3c:	601a      	str	r2, [r3, #0]
 8008c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c40:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c42:	693b      	ldr	r3, [r7, #16]
 8008c44:	f383 8810 	msr	PRIMASK, r3
}
 8008c48:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008c4a:	f3ef 8310 	mrs	r3, PRIMASK
 8008c4e:	617b      	str	r3, [r7, #20]
  return(result);
 8008c50:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008c52:	623b      	str	r3, [r7, #32]
 8008c54:	2301      	movs	r3, #1
 8008c56:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c58:	69bb      	ldr	r3, [r7, #24]
 8008c5a:	f383 8810 	msr	PRIMASK, r3
}
 8008c5e:	46c0      	nop			@ (mov r8, r8)
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	681a      	ldr	r2, [r3, #0]
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	2140      	movs	r1, #64	@ 0x40
 8008c6c:	430a      	orrs	r2, r1
 8008c6e:	601a      	str	r2, [r3, #0]
 8008c70:	6a3b      	ldr	r3, [r7, #32]
 8008c72:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c74:	69fb      	ldr	r3, [r7, #28]
 8008c76:	f383 8810 	msr	PRIMASK, r3
}
 8008c7a:	46c0      	nop			@ (mov r8, r8)
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8008c7c:	e013      	b.n	8008ca6 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c82:	781a      	ldrb	r2, [r3, #0]
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c8e:	1c5a      	adds	r2, r3, #1
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2252      	movs	r2, #82	@ 0x52
 8008c98:	5a9b      	ldrh	r3, [r3, r2]
 8008c9a:	b29b      	uxth	r3, r3
 8008c9c:	3b01      	subs	r3, #1
 8008c9e:	b299      	uxth	r1, r3
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	2252      	movs	r2, #82	@ 0x52
 8008ca4:	5299      	strh	r1, [r3, r2]
}
 8008ca6:	46c0      	nop			@ (mov r8, r8)
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	b00a      	add	sp, #40	@ 0x28
 8008cac:	bd80      	pop	{r7, pc}

08008cae <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008cae:	b580      	push	{r7, lr}
 8008cb0:	b08c      	sub	sp, #48	@ 0x30
 8008cb2:	af00      	add	r7, sp, #0
 8008cb4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008cba:	2b21      	cmp	r3, #33	@ 0x21
 8008cbc:	d151      	bne.n	8008d62 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	2252      	movs	r2, #82	@ 0x52
 8008cc2:	5a9b      	ldrh	r3, [r3, r2]
 8008cc4:	b29b      	uxth	r3, r3
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d132      	bne.n	8008d30 <UART_TxISR_16BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008cca:	f3ef 8310 	mrs	r3, PRIMASK
 8008cce:	60fb      	str	r3, [r7, #12]
  return(result);
 8008cd0:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008cd2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008cd4:	2301      	movs	r3, #1
 8008cd6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008cd8:	693b      	ldr	r3, [r7, #16]
 8008cda:	f383 8810 	msr	PRIMASK, r3
}
 8008cde:	46c0      	nop			@ (mov r8, r8)
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	681a      	ldr	r2, [r3, #0]
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	2180      	movs	r1, #128	@ 0x80
 8008cec:	438a      	bics	r2, r1
 8008cee:	601a      	str	r2, [r3, #0]
 8008cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cf2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008cf4:	697b      	ldr	r3, [r7, #20]
 8008cf6:	f383 8810 	msr	PRIMASK, r3
}
 8008cfa:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008cfc:	f3ef 8310 	mrs	r3, PRIMASK
 8008d00:	61bb      	str	r3, [r7, #24]
  return(result);
 8008d02:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008d04:	627b      	str	r3, [r7, #36]	@ 0x24
 8008d06:	2301      	movs	r3, #1
 8008d08:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d0a:	69fb      	ldr	r3, [r7, #28]
 8008d0c:	f383 8810 	msr	PRIMASK, r3
}
 8008d10:	46c0      	nop			@ (mov r8, r8)
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	681a      	ldr	r2, [r3, #0]
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	2140      	movs	r1, #64	@ 0x40
 8008d1e:	430a      	orrs	r2, r1
 8008d20:	601a      	str	r2, [r3, #0]
 8008d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d24:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d26:	6a3b      	ldr	r3, [r7, #32]
 8008d28:	f383 8810 	msr	PRIMASK, r3
}
 8008d2c:	46c0      	nop			@ (mov r8, r8)
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8008d2e:	e018      	b.n	8008d62 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008d36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d38:	881a      	ldrh	r2, [r3, #0]
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	05d2      	lsls	r2, r2, #23
 8008d40:	0dd2      	lsrs	r2, r2, #23
 8008d42:	b292      	uxth	r2, r2
 8008d44:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d4a:	1c9a      	adds	r2, r3, #2
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	2252      	movs	r2, #82	@ 0x52
 8008d54:	5a9b      	ldrh	r3, [r3, r2]
 8008d56:	b29b      	uxth	r3, r3
 8008d58:	3b01      	subs	r3, #1
 8008d5a:	b299      	uxth	r1, r3
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	2252      	movs	r2, #82	@ 0x52
 8008d60:	5299      	strh	r1, [r3, r2]
}
 8008d62:	46c0      	nop			@ (mov r8, r8)
 8008d64:	46bd      	mov	sp, r7
 8008d66:	b00c      	add	sp, #48	@ 0x30
 8008d68:	bd80      	pop	{r7, pc}
	...

08008d6c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8008d6c:	b580      	push	{r7, lr}
 8008d6e:	b084      	sub	sp, #16
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	2244      	movs	r2, #68	@ 0x44
 8008d78:	2100      	movs	r1, #0
 8008d7a:	5299      	strh	r1, [r3, r2]

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8008d7c:	4b05      	ldr	r3, [pc, #20]	@ (8008d94 <USB_EnableGlobalInt+0x28>)
 8008d7e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	b299      	uxth	r1, r3
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2240      	movs	r2, #64	@ 0x40
 8008d88:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8008d8a:	2300      	movs	r3, #0
}
 8008d8c:	0018      	movs	r0, r3
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	b004      	add	sp, #16
 8008d92:	bd80      	pop	{r7, pc}
 8008d94:	0000bf80 	.word	0x0000bf80

08008d98 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	b084      	sub	sp, #16
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8008da0:	4b09      	ldr	r3, [pc, #36]	@ (8008dc8 <USB_DisableGlobalInt+0x30>)
 8008da2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	2240      	movs	r2, #64	@ 0x40
 8008da8:	5a9b      	ldrh	r3, [r3, r2]
 8008daa:	b29b      	uxth	r3, r3
 8008dac:	68fa      	ldr	r2, [r7, #12]
 8008dae:	b292      	uxth	r2, r2
 8008db0:	43d2      	mvns	r2, r2
 8008db2:	b292      	uxth	r2, r2
 8008db4:	4013      	ands	r3, r2
 8008db6:	b299      	uxth	r1, r3
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2240      	movs	r2, #64	@ 0x40
 8008dbc:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8008dbe:	2300      	movs	r3, #0
}
 8008dc0:	0018      	movs	r0, r3
 8008dc2:	46bd      	mov	sp, r7
 8008dc4:	b004      	add	sp, #16
 8008dc6:	bd80      	pop	{r7, pc}
 8008dc8:	0000bf80 	.word	0x0000bf80

08008dcc <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b084      	sub	sp, #16
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	60f8      	str	r0, [r7, #12]
 8008dd4:	1d3b      	adds	r3, r7, #4
 8008dd6:	6019      	str	r1, [r3, #0]
 8008dd8:	605a      	str	r2, [r3, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	2240      	movs	r2, #64	@ 0x40
 8008dde:	2101      	movs	r1, #1
 8008de0:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	2240      	movs	r2, #64	@ 0x40
 8008de6:	2100      	movs	r1, #0
 8008de8:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	2244      	movs	r2, #68	@ 0x44
 8008dee:	2100      	movs	r1, #0
 8008df0:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	2250      	movs	r2, #80	@ 0x50
 8008df6:	2100      	movs	r1, #0
 8008df8:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8008dfa:	2300      	movs	r3, #0
}
 8008dfc:	0018      	movs	r0, r3
 8008dfe:	46bd      	mov	sp, r7
 8008e00:	b004      	add	sp, #16
 8008e02:	bd80      	pop	{r7, pc}

08008e04 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	b09c      	sub	sp, #112	@ 0x70
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
 8008e0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8008e0e:	236f      	movs	r3, #111	@ 0x6f
 8008e10:	18fb      	adds	r3, r7, r3
 8008e12:	2200      	movs	r2, #0
 8008e14:	701a      	strb	r2, [r3, #0]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8008e16:	687a      	ldr	r2, [r7, #4]
 8008e18:	683b      	ldr	r3, [r7, #0]
 8008e1a:	781b      	ldrb	r3, [r3, #0]
 8008e1c:	009b      	lsls	r3, r3, #2
 8008e1e:	18d3      	adds	r3, r2, r3
 8008e20:	881b      	ldrh	r3, [r3, #0]
 8008e22:	b29a      	uxth	r2, r3
 8008e24:	236c      	movs	r3, #108	@ 0x6c
 8008e26:	18fb      	adds	r3, r7, r3
 8008e28:	49a1      	ldr	r1, [pc, #644]	@ (80090b0 <USB_ActivateEndpoint+0x2ac>)
 8008e2a:	400a      	ands	r2, r1
 8008e2c:	801a      	strh	r2, [r3, #0]

  /* initialize Endpoint */
  switch (ep->type)
 8008e2e:	683b      	ldr	r3, [r7, #0]
 8008e30:	78db      	ldrb	r3, [r3, #3]
 8008e32:	2b03      	cmp	r3, #3
 8008e34:	d017      	beq.n	8008e66 <USB_ActivateEndpoint+0x62>
 8008e36:	dc28      	bgt.n	8008e8a <USB_ActivateEndpoint+0x86>
 8008e38:	2b02      	cmp	r3, #2
 8008e3a:	d00e      	beq.n	8008e5a <USB_ActivateEndpoint+0x56>
 8008e3c:	dc25      	bgt.n	8008e8a <USB_ActivateEndpoint+0x86>
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d002      	beq.n	8008e48 <USB_ActivateEndpoint+0x44>
 8008e42:	2b01      	cmp	r3, #1
 8008e44:	d018      	beq.n	8008e78 <USB_ActivateEndpoint+0x74>
 8008e46:	e020      	b.n	8008e8a <USB_ActivateEndpoint+0x86>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8008e48:	226c      	movs	r2, #108	@ 0x6c
 8008e4a:	18bb      	adds	r3, r7, r2
 8008e4c:	18ba      	adds	r2, r7, r2
 8008e4e:	8812      	ldrh	r2, [r2, #0]
 8008e50:	2180      	movs	r1, #128	@ 0x80
 8008e52:	0089      	lsls	r1, r1, #2
 8008e54:	430a      	orrs	r2, r1
 8008e56:	801a      	strh	r2, [r3, #0]
      break;
 8008e58:	e01c      	b.n	8008e94 <USB_ActivateEndpoint+0x90>

    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
 8008e5a:	226c      	movs	r2, #108	@ 0x6c
 8008e5c:	18bb      	adds	r3, r7, r2
 8008e5e:	18ba      	adds	r2, r7, r2
 8008e60:	8812      	ldrh	r2, [r2, #0]
 8008e62:	801a      	strh	r2, [r3, #0]
      break;
 8008e64:	e016      	b.n	8008e94 <USB_ActivateEndpoint+0x90>

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8008e66:	226c      	movs	r2, #108	@ 0x6c
 8008e68:	18bb      	adds	r3, r7, r2
 8008e6a:	18ba      	adds	r2, r7, r2
 8008e6c:	8812      	ldrh	r2, [r2, #0]
 8008e6e:	21c0      	movs	r1, #192	@ 0xc0
 8008e70:	00c9      	lsls	r1, r1, #3
 8008e72:	430a      	orrs	r2, r1
 8008e74:	801a      	strh	r2, [r3, #0]
      break;
 8008e76:	e00d      	b.n	8008e94 <USB_ActivateEndpoint+0x90>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8008e78:	226c      	movs	r2, #108	@ 0x6c
 8008e7a:	18bb      	adds	r3, r7, r2
 8008e7c:	18ba      	adds	r2, r7, r2
 8008e7e:	8812      	ldrh	r2, [r2, #0]
 8008e80:	2180      	movs	r1, #128	@ 0x80
 8008e82:	00c9      	lsls	r1, r1, #3
 8008e84:	430a      	orrs	r2, r1
 8008e86:	801a      	strh	r2, [r3, #0]
      break;
 8008e88:	e004      	b.n	8008e94 <USB_ActivateEndpoint+0x90>

    default:
      ret = HAL_ERROR;
 8008e8a:	236f      	movs	r3, #111	@ 0x6f
 8008e8c:	18fb      	adds	r3, r7, r3
 8008e8e:	2201      	movs	r2, #1
 8008e90:	701a      	strb	r2, [r3, #0]
      break;
 8008e92:	46c0      	nop			@ (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8008e94:	687a      	ldr	r2, [r7, #4]
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	781b      	ldrb	r3, [r3, #0]
 8008e9a:	009b      	lsls	r3, r3, #2
 8008e9c:	18d3      	adds	r3, r2, r3
 8008e9e:	226c      	movs	r2, #108	@ 0x6c
 8008ea0:	18ba      	adds	r2, r7, r2
 8008ea2:	8812      	ldrh	r2, [r2, #0]
 8008ea4:	4983      	ldr	r1, [pc, #524]	@ (80090b4 <USB_ActivateEndpoint+0x2b0>)
 8008ea6:	430a      	orrs	r2, r1
 8008ea8:	b292      	uxth	r2, r2
 8008eaa:	801a      	strh	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8008eac:	687a      	ldr	r2, [r7, #4]
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	781b      	ldrb	r3, [r3, #0]
 8008eb2:	009b      	lsls	r3, r3, #2
 8008eb4:	18d3      	adds	r3, r2, r3
 8008eb6:	881b      	ldrh	r3, [r3, #0]
 8008eb8:	b29b      	uxth	r3, r3
 8008eba:	b21b      	sxth	r3, r3
 8008ebc:	4a7e      	ldr	r2, [pc, #504]	@ (80090b8 <USB_ActivateEndpoint+0x2b4>)
 8008ebe:	4013      	ands	r3, r2
 8008ec0:	b21a      	sxth	r2, r3
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	781b      	ldrb	r3, [r3, #0]
 8008ec6:	b21b      	sxth	r3, r3
 8008ec8:	4313      	orrs	r3, r2
 8008eca:	b21a      	sxth	r2, r3
 8008ecc:	2166      	movs	r1, #102	@ 0x66
 8008ece:	187b      	adds	r3, r7, r1
 8008ed0:	801a      	strh	r2, [r3, #0]
 8008ed2:	687a      	ldr	r2, [r7, #4]
 8008ed4:	683b      	ldr	r3, [r7, #0]
 8008ed6:	781b      	ldrb	r3, [r3, #0]
 8008ed8:	009b      	lsls	r3, r3, #2
 8008eda:	18d3      	adds	r3, r2, r3
 8008edc:	187a      	adds	r2, r7, r1
 8008ede:	8812      	ldrh	r2, [r2, #0]
 8008ee0:	4974      	ldr	r1, [pc, #464]	@ (80090b4 <USB_ActivateEndpoint+0x2b0>)
 8008ee2:	430a      	orrs	r2, r1
 8008ee4:	b292      	uxth	r2, r2
 8008ee6:	801a      	strh	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 8008ee8:	683b      	ldr	r3, [r7, #0]
 8008eea:	7b1b      	ldrb	r3, [r3, #12]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d000      	beq.n	8008ef2 <USB_ActivateEndpoint+0xee>
 8008ef0:	e177      	b.n	80091e2 <USB_ActivateEndpoint+0x3de>
  {
    if (ep->is_in != 0U)
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	785b      	ldrb	r3, [r3, #1]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d100      	bne.n	8008efc <USB_ActivateEndpoint+0xf8>
 8008efa:	e07a      	b.n	8008ff2 <USB_ActivateEndpoint+0x1ee>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	61bb      	str	r3, [r7, #24]
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	2250      	movs	r2, #80	@ 0x50
 8008f04:	5a9b      	ldrh	r3, [r3, r2]
 8008f06:	b29b      	uxth	r3, r3
 8008f08:	001a      	movs	r2, r3
 8008f0a:	69bb      	ldr	r3, [r7, #24]
 8008f0c:	189b      	adds	r3, r3, r2
 8008f0e:	61bb      	str	r3, [r7, #24]
 8008f10:	683b      	ldr	r3, [r7, #0]
 8008f12:	781b      	ldrb	r3, [r3, #0]
 8008f14:	00da      	lsls	r2, r3, #3
 8008f16:	69bb      	ldr	r3, [r7, #24]
 8008f18:	18d3      	adds	r3, r2, r3
 8008f1a:	2280      	movs	r2, #128	@ 0x80
 8008f1c:	00d2      	lsls	r2, r2, #3
 8008f1e:	4694      	mov	ip, r2
 8008f20:	4463      	add	r3, ip
 8008f22:	617b      	str	r3, [r7, #20]
 8008f24:	683b      	ldr	r3, [r7, #0]
 8008f26:	88db      	ldrh	r3, [r3, #6]
 8008f28:	085b      	lsrs	r3, r3, #1
 8008f2a:	b29b      	uxth	r3, r3
 8008f2c:	18db      	adds	r3, r3, r3
 8008f2e:	b29a      	uxth	r2, r3
 8008f30:	697b      	ldr	r3, [r7, #20]
 8008f32:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008f34:	687a      	ldr	r2, [r7, #4]
 8008f36:	683b      	ldr	r3, [r7, #0]
 8008f38:	781b      	ldrb	r3, [r3, #0]
 8008f3a:	009b      	lsls	r3, r3, #2
 8008f3c:	18d2      	adds	r2, r2, r3
 8008f3e:	2112      	movs	r1, #18
 8008f40:	187b      	adds	r3, r7, r1
 8008f42:	8812      	ldrh	r2, [r2, #0]
 8008f44:	801a      	strh	r2, [r3, #0]
 8008f46:	187b      	adds	r3, r7, r1
 8008f48:	881b      	ldrh	r3, [r3, #0]
 8008f4a:	2240      	movs	r2, #64	@ 0x40
 8008f4c:	4013      	ands	r3, r2
 8008f4e:	d016      	beq.n	8008f7e <USB_ActivateEndpoint+0x17a>
 8008f50:	687a      	ldr	r2, [r7, #4]
 8008f52:	683b      	ldr	r3, [r7, #0]
 8008f54:	781b      	ldrb	r3, [r3, #0]
 8008f56:	009b      	lsls	r3, r3, #2
 8008f58:	18d3      	adds	r3, r2, r3
 8008f5a:	881b      	ldrh	r3, [r3, #0]
 8008f5c:	b29a      	uxth	r2, r3
 8008f5e:	2010      	movs	r0, #16
 8008f60:	183b      	adds	r3, r7, r0
 8008f62:	4955      	ldr	r1, [pc, #340]	@ (80090b8 <USB_ActivateEndpoint+0x2b4>)
 8008f64:	400a      	ands	r2, r1
 8008f66:	801a      	strh	r2, [r3, #0]
 8008f68:	687a      	ldr	r2, [r7, #4]
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	781b      	ldrb	r3, [r3, #0]
 8008f6e:	009b      	lsls	r3, r3, #2
 8008f70:	18d3      	adds	r3, r2, r3
 8008f72:	183a      	adds	r2, r7, r0
 8008f74:	8812      	ldrh	r2, [r2, #0]
 8008f76:	4951      	ldr	r1, [pc, #324]	@ (80090bc <USB_ActivateEndpoint+0x2b8>)
 8008f78:	430a      	orrs	r2, r1
 8008f7a:	b292      	uxth	r2, r2
 8008f7c:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008f7e:	683b      	ldr	r3, [r7, #0]
 8008f80:	78db      	ldrb	r3, [r3, #3]
 8008f82:	2b01      	cmp	r3, #1
 8008f84:	d01d      	beq.n	8008fc2 <USB_ActivateEndpoint+0x1be>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008f86:	687a      	ldr	r2, [r7, #4]
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	781b      	ldrb	r3, [r3, #0]
 8008f8c:	009b      	lsls	r3, r3, #2
 8008f8e:	18d3      	adds	r3, r2, r3
 8008f90:	881b      	ldrh	r3, [r3, #0]
 8008f92:	b29a      	uxth	r2, r3
 8008f94:	200c      	movs	r0, #12
 8008f96:	183b      	adds	r3, r7, r0
 8008f98:	4949      	ldr	r1, [pc, #292]	@ (80090c0 <USB_ActivateEndpoint+0x2bc>)
 8008f9a:	400a      	ands	r2, r1
 8008f9c:	801a      	strh	r2, [r3, #0]
 8008f9e:	183b      	adds	r3, r7, r0
 8008fa0:	183a      	adds	r2, r7, r0
 8008fa2:	8812      	ldrh	r2, [r2, #0]
 8008fa4:	2120      	movs	r1, #32
 8008fa6:	404a      	eors	r2, r1
 8008fa8:	801a      	strh	r2, [r3, #0]
 8008faa:	687a      	ldr	r2, [r7, #4]
 8008fac:	683b      	ldr	r3, [r7, #0]
 8008fae:	781b      	ldrb	r3, [r3, #0]
 8008fb0:	009b      	lsls	r3, r3, #2
 8008fb2:	18d3      	adds	r3, r2, r3
 8008fb4:	183a      	adds	r2, r7, r0
 8008fb6:	8812      	ldrh	r2, [r2, #0]
 8008fb8:	493e      	ldr	r1, [pc, #248]	@ (80090b4 <USB_ActivateEndpoint+0x2b0>)
 8008fba:	430a      	orrs	r2, r1
 8008fbc:	b292      	uxth	r2, r2
 8008fbe:	801a      	strh	r2, [r3, #0]
 8008fc0:	e2b5      	b.n	800952e <USB_ActivateEndpoint+0x72a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008fc2:	687a      	ldr	r2, [r7, #4]
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	781b      	ldrb	r3, [r3, #0]
 8008fc8:	009b      	lsls	r3, r3, #2
 8008fca:	18d3      	adds	r3, r2, r3
 8008fcc:	881b      	ldrh	r3, [r3, #0]
 8008fce:	b29a      	uxth	r2, r3
 8008fd0:	200e      	movs	r0, #14
 8008fd2:	183b      	adds	r3, r7, r0
 8008fd4:	493a      	ldr	r1, [pc, #232]	@ (80090c0 <USB_ActivateEndpoint+0x2bc>)
 8008fd6:	400a      	ands	r2, r1
 8008fd8:	801a      	strh	r2, [r3, #0]
 8008fda:	687a      	ldr	r2, [r7, #4]
 8008fdc:	683b      	ldr	r3, [r7, #0]
 8008fde:	781b      	ldrb	r3, [r3, #0]
 8008fe0:	009b      	lsls	r3, r3, #2
 8008fe2:	18d3      	adds	r3, r2, r3
 8008fe4:	183a      	adds	r2, r7, r0
 8008fe6:	8812      	ldrh	r2, [r2, #0]
 8008fe8:	4932      	ldr	r1, [pc, #200]	@ (80090b4 <USB_ActivateEndpoint+0x2b0>)
 8008fea:	430a      	orrs	r2, r1
 8008fec:	b292      	uxth	r2, r2
 8008fee:	801a      	strh	r2, [r3, #0]
 8008ff0:	e29d      	b.n	800952e <USB_ActivateEndpoint+0x72a>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	633b      	str	r3, [r7, #48]	@ 0x30
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	2250      	movs	r2, #80	@ 0x50
 8008ffa:	5a9b      	ldrh	r3, [r3, r2]
 8008ffc:	b29b      	uxth	r3, r3
 8008ffe:	001a      	movs	r2, r3
 8009000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009002:	189b      	adds	r3, r3, r2
 8009004:	633b      	str	r3, [r7, #48]	@ 0x30
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	781b      	ldrb	r3, [r3, #0]
 800900a:	00da      	lsls	r2, r3, #3
 800900c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800900e:	18d3      	adds	r3, r2, r3
 8009010:	4a2c      	ldr	r2, [pc, #176]	@ (80090c4 <USB_ActivateEndpoint+0x2c0>)
 8009012:	4694      	mov	ip, r2
 8009014:	4463      	add	r3, ip
 8009016:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	88db      	ldrh	r3, [r3, #6]
 800901c:	085b      	lsrs	r3, r3, #1
 800901e:	b29b      	uxth	r3, r3
 8009020:	18db      	adds	r3, r3, r3
 8009022:	b29a      	uxth	r2, r3
 8009024:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009026:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	2250      	movs	r2, #80	@ 0x50
 8009030:	5a9b      	ldrh	r3, [r3, r2]
 8009032:	b29b      	uxth	r3, r3
 8009034:	001a      	movs	r2, r3
 8009036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009038:	189b      	adds	r3, r3, r2
 800903a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	781b      	ldrb	r3, [r3, #0]
 8009040:	00da      	lsls	r2, r3, #3
 8009042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009044:	18d3      	adds	r3, r2, r3
 8009046:	4a20      	ldr	r2, [pc, #128]	@ (80090c8 <USB_ActivateEndpoint+0x2c4>)
 8009048:	4694      	mov	ip, r2
 800904a:	4463      	add	r3, ip
 800904c:	627b      	str	r3, [r7, #36]	@ 0x24
 800904e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009050:	881b      	ldrh	r3, [r3, #0]
 8009052:	b29b      	uxth	r3, r3
 8009054:	059b      	lsls	r3, r3, #22
 8009056:	0d9b      	lsrs	r3, r3, #22
 8009058:	b29a      	uxth	r2, r3
 800905a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800905c:	801a      	strh	r2, [r3, #0]
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	691b      	ldr	r3, [r3, #16]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d108      	bne.n	8009078 <USB_ActivateEndpoint+0x274>
 8009066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009068:	881b      	ldrh	r3, [r3, #0]
 800906a:	b29b      	uxth	r3, r3
 800906c:	4a17      	ldr	r2, [pc, #92]	@ (80090cc <USB_ActivateEndpoint+0x2c8>)
 800906e:	4313      	orrs	r3, r2
 8009070:	b29a      	uxth	r2, r3
 8009072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009074:	801a      	strh	r2, [r3, #0]
 8009076:	e045      	b.n	8009104 <USB_ActivateEndpoint+0x300>
 8009078:	683b      	ldr	r3, [r7, #0]
 800907a:	691b      	ldr	r3, [r3, #16]
 800907c:	2b3e      	cmp	r3, #62	@ 0x3e
 800907e:	d827      	bhi.n	80090d0 <USB_ActivateEndpoint+0x2cc>
 8009080:	683b      	ldr	r3, [r7, #0]
 8009082:	691b      	ldr	r3, [r3, #16]
 8009084:	085b      	lsrs	r3, r3, #1
 8009086:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009088:	683b      	ldr	r3, [r7, #0]
 800908a:	691b      	ldr	r3, [r3, #16]
 800908c:	2201      	movs	r2, #1
 800908e:	4013      	ands	r3, r2
 8009090:	d002      	beq.n	8009098 <USB_ActivateEndpoint+0x294>
 8009092:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009094:	3301      	adds	r3, #1
 8009096:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800909a:	881b      	ldrh	r3, [r3, #0]
 800909c:	b29a      	uxth	r2, r3
 800909e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80090a0:	b29b      	uxth	r3, r3
 80090a2:	029b      	lsls	r3, r3, #10
 80090a4:	b29b      	uxth	r3, r3
 80090a6:	4313      	orrs	r3, r2
 80090a8:	b29a      	uxth	r2, r3
 80090aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090ac:	801a      	strh	r2, [r3, #0]
 80090ae:	e029      	b.n	8009104 <USB_ActivateEndpoint+0x300>
 80090b0:	ffff898f 	.word	0xffff898f
 80090b4:	ffff8080 	.word	0xffff8080
 80090b8:	ffff8f8f 	.word	0xffff8f8f
 80090bc:	ffff80c0 	.word	0xffff80c0
 80090c0:	ffff8fbf 	.word	0xffff8fbf
 80090c4:	00000404 	.word	0x00000404
 80090c8:	00000406 	.word	0x00000406
 80090cc:	ffff8000 	.word	0xffff8000
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	691b      	ldr	r3, [r3, #16]
 80090d4:	095b      	lsrs	r3, r3, #5
 80090d6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80090d8:	683b      	ldr	r3, [r7, #0]
 80090da:	691b      	ldr	r3, [r3, #16]
 80090dc:	221f      	movs	r2, #31
 80090de:	4013      	ands	r3, r2
 80090e0:	d102      	bne.n	80090e8 <USB_ActivateEndpoint+0x2e4>
 80090e2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80090e4:	3b01      	subs	r3, #1
 80090e6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80090e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090ea:	881b      	ldrh	r3, [r3, #0]
 80090ec:	b29a      	uxth	r2, r3
 80090ee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80090f0:	b29b      	uxth	r3, r3
 80090f2:	029b      	lsls	r3, r3, #10
 80090f4:	b29b      	uxth	r3, r3
 80090f6:	4313      	orrs	r3, r2
 80090f8:	b29b      	uxth	r3, r3
 80090fa:	4ab5      	ldr	r2, [pc, #724]	@ (80093d0 <USB_ActivateEndpoint+0x5cc>)
 80090fc:	4313      	orrs	r3, r2
 80090fe:	b29a      	uxth	r2, r3
 8009100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009102:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009104:	687a      	ldr	r2, [r7, #4]
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	781b      	ldrb	r3, [r3, #0]
 800910a:	009b      	lsls	r3, r3, #2
 800910c:	18d2      	adds	r2, r2, r3
 800910e:	2122      	movs	r1, #34	@ 0x22
 8009110:	187b      	adds	r3, r7, r1
 8009112:	8812      	ldrh	r2, [r2, #0]
 8009114:	801a      	strh	r2, [r3, #0]
 8009116:	187b      	adds	r3, r7, r1
 8009118:	881a      	ldrh	r2, [r3, #0]
 800911a:	2380      	movs	r3, #128	@ 0x80
 800911c:	01db      	lsls	r3, r3, #7
 800911e:	4013      	ands	r3, r2
 8009120:	d016      	beq.n	8009150 <USB_ActivateEndpoint+0x34c>
 8009122:	687a      	ldr	r2, [r7, #4]
 8009124:	683b      	ldr	r3, [r7, #0]
 8009126:	781b      	ldrb	r3, [r3, #0]
 8009128:	009b      	lsls	r3, r3, #2
 800912a:	18d3      	adds	r3, r2, r3
 800912c:	881b      	ldrh	r3, [r3, #0]
 800912e:	b29a      	uxth	r2, r3
 8009130:	2020      	movs	r0, #32
 8009132:	183b      	adds	r3, r7, r0
 8009134:	49a7      	ldr	r1, [pc, #668]	@ (80093d4 <USB_ActivateEndpoint+0x5d0>)
 8009136:	400a      	ands	r2, r1
 8009138:	801a      	strh	r2, [r3, #0]
 800913a:	687a      	ldr	r2, [r7, #4]
 800913c:	683b      	ldr	r3, [r7, #0]
 800913e:	781b      	ldrb	r3, [r3, #0]
 8009140:	009b      	lsls	r3, r3, #2
 8009142:	18d3      	adds	r3, r2, r3
 8009144:	183a      	adds	r2, r7, r0
 8009146:	8812      	ldrh	r2, [r2, #0]
 8009148:	49a3      	ldr	r1, [pc, #652]	@ (80093d8 <USB_ActivateEndpoint+0x5d4>)
 800914a:	430a      	orrs	r2, r1
 800914c:	b292      	uxth	r2, r2
 800914e:	801a      	strh	r2, [r3, #0]

      if (ep->num == 0U)
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	781b      	ldrb	r3, [r3, #0]
 8009154:	2b00      	cmp	r3, #0
 8009156:	d125      	bne.n	80091a4 <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009158:	687a      	ldr	r2, [r7, #4]
 800915a:	683b      	ldr	r3, [r7, #0]
 800915c:	781b      	ldrb	r3, [r3, #0]
 800915e:	009b      	lsls	r3, r3, #2
 8009160:	18d3      	adds	r3, r2, r3
 8009162:	881b      	ldrh	r3, [r3, #0]
 8009164:	b29a      	uxth	r2, r3
 8009166:	201c      	movs	r0, #28
 8009168:	183b      	adds	r3, r7, r0
 800916a:	499c      	ldr	r1, [pc, #624]	@ (80093dc <USB_ActivateEndpoint+0x5d8>)
 800916c:	400a      	ands	r2, r1
 800916e:	801a      	strh	r2, [r3, #0]
 8009170:	183b      	adds	r3, r7, r0
 8009172:	183a      	adds	r2, r7, r0
 8009174:	8812      	ldrh	r2, [r2, #0]
 8009176:	2180      	movs	r1, #128	@ 0x80
 8009178:	0149      	lsls	r1, r1, #5
 800917a:	404a      	eors	r2, r1
 800917c:	801a      	strh	r2, [r3, #0]
 800917e:	183b      	adds	r3, r7, r0
 8009180:	183a      	adds	r2, r7, r0
 8009182:	8812      	ldrh	r2, [r2, #0]
 8009184:	2180      	movs	r1, #128	@ 0x80
 8009186:	0189      	lsls	r1, r1, #6
 8009188:	404a      	eors	r2, r1
 800918a:	801a      	strh	r2, [r3, #0]
 800918c:	687a      	ldr	r2, [r7, #4]
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	781b      	ldrb	r3, [r3, #0]
 8009192:	009b      	lsls	r3, r3, #2
 8009194:	18d3      	adds	r3, r2, r3
 8009196:	183a      	adds	r2, r7, r0
 8009198:	8812      	ldrh	r2, [r2, #0]
 800919a:	4991      	ldr	r1, [pc, #580]	@ (80093e0 <USB_ActivateEndpoint+0x5dc>)
 800919c:	430a      	orrs	r2, r1
 800919e:	b292      	uxth	r2, r2
 80091a0:	801a      	strh	r2, [r3, #0]
 80091a2:	e1c4      	b.n	800952e <USB_ActivateEndpoint+0x72a>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80091a4:	687a      	ldr	r2, [r7, #4]
 80091a6:	683b      	ldr	r3, [r7, #0]
 80091a8:	781b      	ldrb	r3, [r3, #0]
 80091aa:	009b      	lsls	r3, r3, #2
 80091ac:	18d3      	adds	r3, r2, r3
 80091ae:	881b      	ldrh	r3, [r3, #0]
 80091b0:	b29a      	uxth	r2, r3
 80091b2:	201e      	movs	r0, #30
 80091b4:	183b      	adds	r3, r7, r0
 80091b6:	4989      	ldr	r1, [pc, #548]	@ (80093dc <USB_ActivateEndpoint+0x5d8>)
 80091b8:	400a      	ands	r2, r1
 80091ba:	801a      	strh	r2, [r3, #0]
 80091bc:	183b      	adds	r3, r7, r0
 80091be:	183a      	adds	r2, r7, r0
 80091c0:	8812      	ldrh	r2, [r2, #0]
 80091c2:	2180      	movs	r1, #128	@ 0x80
 80091c4:	0189      	lsls	r1, r1, #6
 80091c6:	404a      	eors	r2, r1
 80091c8:	801a      	strh	r2, [r3, #0]
 80091ca:	687a      	ldr	r2, [r7, #4]
 80091cc:	683b      	ldr	r3, [r7, #0]
 80091ce:	781b      	ldrb	r3, [r3, #0]
 80091d0:	009b      	lsls	r3, r3, #2
 80091d2:	18d3      	adds	r3, r2, r3
 80091d4:	183a      	adds	r2, r7, r0
 80091d6:	8812      	ldrh	r2, [r2, #0]
 80091d8:	4981      	ldr	r1, [pc, #516]	@ (80093e0 <USB_ActivateEndpoint+0x5dc>)
 80091da:	430a      	orrs	r2, r1
 80091dc:	b292      	uxth	r2, r2
 80091de:	801a      	strh	r2, [r3, #0]
 80091e0:	e1a5      	b.n	800952e <USB_ActivateEndpoint+0x72a>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80091e2:	683b      	ldr	r3, [r7, #0]
 80091e4:	78db      	ldrb	r3, [r3, #3]
 80091e6:	2b02      	cmp	r3, #2
 80091e8:	d117      	bne.n	800921a <USB_ActivateEndpoint+0x416>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80091ea:	687a      	ldr	r2, [r7, #4]
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	781b      	ldrb	r3, [r3, #0]
 80091f0:	009b      	lsls	r3, r3, #2
 80091f2:	18d3      	adds	r3, r2, r3
 80091f4:	881b      	ldrh	r3, [r3, #0]
 80091f6:	b29a      	uxth	r2, r3
 80091f8:	2062      	movs	r0, #98	@ 0x62
 80091fa:	183b      	adds	r3, r7, r0
 80091fc:	4975      	ldr	r1, [pc, #468]	@ (80093d4 <USB_ActivateEndpoint+0x5d0>)
 80091fe:	400a      	ands	r2, r1
 8009200:	801a      	strh	r2, [r3, #0]
 8009202:	687a      	ldr	r2, [r7, #4]
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	781b      	ldrb	r3, [r3, #0]
 8009208:	009b      	lsls	r3, r3, #2
 800920a:	18d3      	adds	r3, r2, r3
 800920c:	183a      	adds	r2, r7, r0
 800920e:	8812      	ldrh	r2, [r2, #0]
 8009210:	4974      	ldr	r1, [pc, #464]	@ (80093e4 <USB_ActivateEndpoint+0x5e0>)
 8009212:	430a      	orrs	r2, r1
 8009214:	b292      	uxth	r2, r2
 8009216:	801a      	strh	r2, [r3, #0]
 8009218:	e016      	b.n	8009248 <USB_ActivateEndpoint+0x444>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800921a:	687a      	ldr	r2, [r7, #4]
 800921c:	683b      	ldr	r3, [r7, #0]
 800921e:	781b      	ldrb	r3, [r3, #0]
 8009220:	009b      	lsls	r3, r3, #2
 8009222:	18d3      	adds	r3, r2, r3
 8009224:	881b      	ldrh	r3, [r3, #0]
 8009226:	b29a      	uxth	r2, r3
 8009228:	2064      	movs	r0, #100	@ 0x64
 800922a:	183b      	adds	r3, r7, r0
 800922c:	496e      	ldr	r1, [pc, #440]	@ (80093e8 <USB_ActivateEndpoint+0x5e4>)
 800922e:	400a      	ands	r2, r1
 8009230:	801a      	strh	r2, [r3, #0]
 8009232:	687a      	ldr	r2, [r7, #4]
 8009234:	683b      	ldr	r3, [r7, #0]
 8009236:	781b      	ldrb	r3, [r3, #0]
 8009238:	009b      	lsls	r3, r3, #2
 800923a:	18d3      	adds	r3, r2, r3
 800923c:	183a      	adds	r2, r7, r0
 800923e:	8812      	ldrh	r2, [r2, #0]
 8009240:	4967      	ldr	r1, [pc, #412]	@ (80093e0 <USB_ActivateEndpoint+0x5dc>)
 8009242:	430a      	orrs	r2, r1
 8009244:	b292      	uxth	r2, r2
 8009246:	801a      	strh	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	2250      	movs	r2, #80	@ 0x50
 8009250:	5a9b      	ldrh	r3, [r3, r2]
 8009252:	b29b      	uxth	r3, r3
 8009254:	001a      	movs	r2, r3
 8009256:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009258:	189b      	adds	r3, r3, r2
 800925a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800925c:	683b      	ldr	r3, [r7, #0]
 800925e:	781b      	ldrb	r3, [r3, #0]
 8009260:	00da      	lsls	r2, r3, #3
 8009262:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009264:	18d3      	adds	r3, r2, r3
 8009266:	2280      	movs	r2, #128	@ 0x80
 8009268:	00d2      	lsls	r2, r2, #3
 800926a:	4694      	mov	ip, r2
 800926c:	4463      	add	r3, ip
 800926e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	891b      	ldrh	r3, [r3, #8]
 8009274:	085b      	lsrs	r3, r3, #1
 8009276:	b29b      	uxth	r3, r3
 8009278:	18db      	adds	r3, r3, r3
 800927a:	b29a      	uxth	r2, r3
 800927c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800927e:	801a      	strh	r2, [r3, #0]
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	657b      	str	r3, [r7, #84]	@ 0x54
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2250      	movs	r2, #80	@ 0x50
 8009288:	5a9b      	ldrh	r3, [r3, r2]
 800928a:	b29b      	uxth	r3, r3
 800928c:	001a      	movs	r2, r3
 800928e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009290:	189b      	adds	r3, r3, r2
 8009292:	657b      	str	r3, [r7, #84]	@ 0x54
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	781b      	ldrb	r3, [r3, #0]
 8009298:	00da      	lsls	r2, r3, #3
 800929a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800929c:	18d3      	adds	r3, r2, r3
 800929e:	4a53      	ldr	r2, [pc, #332]	@ (80093ec <USB_ActivateEndpoint+0x5e8>)
 80092a0:	4694      	mov	ip, r2
 80092a2:	4463      	add	r3, ip
 80092a4:	653b      	str	r3, [r7, #80]	@ 0x50
 80092a6:	683b      	ldr	r3, [r7, #0]
 80092a8:	895b      	ldrh	r3, [r3, #10]
 80092aa:	085b      	lsrs	r3, r3, #1
 80092ac:	b29b      	uxth	r3, r3
 80092ae:	18db      	adds	r3, r3, r3
 80092b0:	b29a      	uxth	r2, r3
 80092b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80092b4:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	785b      	ldrb	r3, [r3, #1]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d000      	beq.n	80092c0 <USB_ActivateEndpoint+0x4bc>
 80092be:	e09b      	b.n	80093f8 <USB_ActivateEndpoint+0x5f4>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80092c0:	687a      	ldr	r2, [r7, #4]
 80092c2:	683b      	ldr	r3, [r7, #0]
 80092c4:	781b      	ldrb	r3, [r3, #0]
 80092c6:	009b      	lsls	r3, r3, #2
 80092c8:	18d2      	adds	r2, r2, r3
 80092ca:	2140      	movs	r1, #64	@ 0x40
 80092cc:	187b      	adds	r3, r7, r1
 80092ce:	8812      	ldrh	r2, [r2, #0]
 80092d0:	801a      	strh	r2, [r3, #0]
 80092d2:	187b      	adds	r3, r7, r1
 80092d4:	881a      	ldrh	r2, [r3, #0]
 80092d6:	2380      	movs	r3, #128	@ 0x80
 80092d8:	01db      	lsls	r3, r3, #7
 80092da:	4013      	ands	r3, r2
 80092dc:	d016      	beq.n	800930c <USB_ActivateEndpoint+0x508>
 80092de:	687a      	ldr	r2, [r7, #4]
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	781b      	ldrb	r3, [r3, #0]
 80092e4:	009b      	lsls	r3, r3, #2
 80092e6:	18d3      	adds	r3, r2, r3
 80092e8:	881b      	ldrh	r3, [r3, #0]
 80092ea:	b29a      	uxth	r2, r3
 80092ec:	203e      	movs	r0, #62	@ 0x3e
 80092ee:	183b      	adds	r3, r7, r0
 80092f0:	4938      	ldr	r1, [pc, #224]	@ (80093d4 <USB_ActivateEndpoint+0x5d0>)
 80092f2:	400a      	ands	r2, r1
 80092f4:	801a      	strh	r2, [r3, #0]
 80092f6:	687a      	ldr	r2, [r7, #4]
 80092f8:	683b      	ldr	r3, [r7, #0]
 80092fa:	781b      	ldrb	r3, [r3, #0]
 80092fc:	009b      	lsls	r3, r3, #2
 80092fe:	18d3      	adds	r3, r2, r3
 8009300:	183a      	adds	r2, r7, r0
 8009302:	8812      	ldrh	r2, [r2, #0]
 8009304:	4934      	ldr	r1, [pc, #208]	@ (80093d8 <USB_ActivateEndpoint+0x5d4>)
 8009306:	430a      	orrs	r2, r1
 8009308:	b292      	uxth	r2, r2
 800930a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800930c:	687a      	ldr	r2, [r7, #4]
 800930e:	683b      	ldr	r3, [r7, #0]
 8009310:	781b      	ldrb	r3, [r3, #0]
 8009312:	009b      	lsls	r3, r3, #2
 8009314:	18d2      	adds	r2, r2, r3
 8009316:	213c      	movs	r1, #60	@ 0x3c
 8009318:	187b      	adds	r3, r7, r1
 800931a:	8812      	ldrh	r2, [r2, #0]
 800931c:	801a      	strh	r2, [r3, #0]
 800931e:	187b      	adds	r3, r7, r1
 8009320:	881b      	ldrh	r3, [r3, #0]
 8009322:	2240      	movs	r2, #64	@ 0x40
 8009324:	4013      	ands	r3, r2
 8009326:	d016      	beq.n	8009356 <USB_ActivateEndpoint+0x552>
 8009328:	687a      	ldr	r2, [r7, #4]
 800932a:	683b      	ldr	r3, [r7, #0]
 800932c:	781b      	ldrb	r3, [r3, #0]
 800932e:	009b      	lsls	r3, r3, #2
 8009330:	18d3      	adds	r3, r2, r3
 8009332:	881b      	ldrh	r3, [r3, #0]
 8009334:	b29a      	uxth	r2, r3
 8009336:	203a      	movs	r0, #58	@ 0x3a
 8009338:	183b      	adds	r3, r7, r0
 800933a:	4926      	ldr	r1, [pc, #152]	@ (80093d4 <USB_ActivateEndpoint+0x5d0>)
 800933c:	400a      	ands	r2, r1
 800933e:	801a      	strh	r2, [r3, #0]
 8009340:	687a      	ldr	r2, [r7, #4]
 8009342:	683b      	ldr	r3, [r7, #0]
 8009344:	781b      	ldrb	r3, [r3, #0]
 8009346:	009b      	lsls	r3, r3, #2
 8009348:	18d3      	adds	r3, r2, r3
 800934a:	183a      	adds	r2, r7, r0
 800934c:	8812      	ldrh	r2, [r2, #0]
 800934e:	4928      	ldr	r1, [pc, #160]	@ (80093f0 <USB_ActivateEndpoint+0x5ec>)
 8009350:	430a      	orrs	r2, r1
 8009352:	b292      	uxth	r2, r2
 8009354:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009356:	687a      	ldr	r2, [r7, #4]
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	781b      	ldrb	r3, [r3, #0]
 800935c:	009b      	lsls	r3, r3, #2
 800935e:	18d3      	adds	r3, r2, r3
 8009360:	881b      	ldrh	r3, [r3, #0]
 8009362:	b29a      	uxth	r2, r3
 8009364:	2038      	movs	r0, #56	@ 0x38
 8009366:	183b      	adds	r3, r7, r0
 8009368:	491c      	ldr	r1, [pc, #112]	@ (80093dc <USB_ActivateEndpoint+0x5d8>)
 800936a:	400a      	ands	r2, r1
 800936c:	801a      	strh	r2, [r3, #0]
 800936e:	183b      	adds	r3, r7, r0
 8009370:	183a      	adds	r2, r7, r0
 8009372:	8812      	ldrh	r2, [r2, #0]
 8009374:	2180      	movs	r1, #128	@ 0x80
 8009376:	0149      	lsls	r1, r1, #5
 8009378:	404a      	eors	r2, r1
 800937a:	801a      	strh	r2, [r3, #0]
 800937c:	183b      	adds	r3, r7, r0
 800937e:	183a      	adds	r2, r7, r0
 8009380:	8812      	ldrh	r2, [r2, #0]
 8009382:	2180      	movs	r1, #128	@ 0x80
 8009384:	0189      	lsls	r1, r1, #6
 8009386:	404a      	eors	r2, r1
 8009388:	801a      	strh	r2, [r3, #0]
 800938a:	687a      	ldr	r2, [r7, #4]
 800938c:	683b      	ldr	r3, [r7, #0]
 800938e:	781b      	ldrb	r3, [r3, #0]
 8009390:	009b      	lsls	r3, r3, #2
 8009392:	18d3      	adds	r3, r2, r3
 8009394:	183a      	adds	r2, r7, r0
 8009396:	8812      	ldrh	r2, [r2, #0]
 8009398:	4911      	ldr	r1, [pc, #68]	@ (80093e0 <USB_ActivateEndpoint+0x5dc>)
 800939a:	430a      	orrs	r2, r1
 800939c:	b292      	uxth	r2, r2
 800939e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80093a0:	687a      	ldr	r2, [r7, #4]
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	781b      	ldrb	r3, [r3, #0]
 80093a6:	009b      	lsls	r3, r3, #2
 80093a8:	18d3      	adds	r3, r2, r3
 80093aa:	881b      	ldrh	r3, [r3, #0]
 80093ac:	b29a      	uxth	r2, r3
 80093ae:	2036      	movs	r0, #54	@ 0x36
 80093b0:	183b      	adds	r3, r7, r0
 80093b2:	4910      	ldr	r1, [pc, #64]	@ (80093f4 <USB_ActivateEndpoint+0x5f0>)
 80093b4:	400a      	ands	r2, r1
 80093b6:	801a      	strh	r2, [r3, #0]
 80093b8:	687a      	ldr	r2, [r7, #4]
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	781b      	ldrb	r3, [r3, #0]
 80093be:	009b      	lsls	r3, r3, #2
 80093c0:	18d3      	adds	r3, r2, r3
 80093c2:	183a      	adds	r2, r7, r0
 80093c4:	8812      	ldrh	r2, [r2, #0]
 80093c6:	4906      	ldr	r1, [pc, #24]	@ (80093e0 <USB_ActivateEndpoint+0x5dc>)
 80093c8:	430a      	orrs	r2, r1
 80093ca:	b292      	uxth	r2, r2
 80093cc:	801a      	strh	r2, [r3, #0]
 80093ce:	e0ae      	b.n	800952e <USB_ActivateEndpoint+0x72a>
 80093d0:	ffff8000 	.word	0xffff8000
 80093d4:	ffff8f8f 	.word	0xffff8f8f
 80093d8:	ffffc080 	.word	0xffffc080
 80093dc:	ffffbf8f 	.word	0xffffbf8f
 80093e0:	ffff8080 	.word	0xffff8080
 80093e4:	ffff8180 	.word	0xffff8180
 80093e8:	ffff8e8f 	.word	0xffff8e8f
 80093ec:	00000404 	.word	0x00000404
 80093f0:	ffff80c0 	.word	0xffff80c0
 80093f4:	ffff8fbf 	.word	0xffff8fbf
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80093f8:	687a      	ldr	r2, [r7, #4]
 80093fa:	683b      	ldr	r3, [r7, #0]
 80093fc:	781b      	ldrb	r3, [r3, #0]
 80093fe:	009b      	lsls	r3, r3, #2
 8009400:	18d2      	adds	r2, r2, r3
 8009402:	214e      	movs	r1, #78	@ 0x4e
 8009404:	187b      	adds	r3, r7, r1
 8009406:	8812      	ldrh	r2, [r2, #0]
 8009408:	801a      	strh	r2, [r3, #0]
 800940a:	187b      	adds	r3, r7, r1
 800940c:	881a      	ldrh	r2, [r3, #0]
 800940e:	2380      	movs	r3, #128	@ 0x80
 8009410:	01db      	lsls	r3, r3, #7
 8009412:	4013      	ands	r3, r2
 8009414:	d016      	beq.n	8009444 <USB_ActivateEndpoint+0x640>
 8009416:	687a      	ldr	r2, [r7, #4]
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	781b      	ldrb	r3, [r3, #0]
 800941c:	009b      	lsls	r3, r3, #2
 800941e:	18d3      	adds	r3, r2, r3
 8009420:	881b      	ldrh	r3, [r3, #0]
 8009422:	b29a      	uxth	r2, r3
 8009424:	204c      	movs	r0, #76	@ 0x4c
 8009426:	183b      	adds	r3, r7, r0
 8009428:	4944      	ldr	r1, [pc, #272]	@ (800953c <USB_ActivateEndpoint+0x738>)
 800942a:	400a      	ands	r2, r1
 800942c:	801a      	strh	r2, [r3, #0]
 800942e:	687a      	ldr	r2, [r7, #4]
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	781b      	ldrb	r3, [r3, #0]
 8009434:	009b      	lsls	r3, r3, #2
 8009436:	18d3      	adds	r3, r2, r3
 8009438:	183a      	adds	r2, r7, r0
 800943a:	8812      	ldrh	r2, [r2, #0]
 800943c:	4940      	ldr	r1, [pc, #256]	@ (8009540 <USB_ActivateEndpoint+0x73c>)
 800943e:	430a      	orrs	r2, r1
 8009440:	b292      	uxth	r2, r2
 8009442:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009444:	687a      	ldr	r2, [r7, #4]
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	781b      	ldrb	r3, [r3, #0]
 800944a:	009b      	lsls	r3, r3, #2
 800944c:	18d2      	adds	r2, r2, r3
 800944e:	214a      	movs	r1, #74	@ 0x4a
 8009450:	187b      	adds	r3, r7, r1
 8009452:	8812      	ldrh	r2, [r2, #0]
 8009454:	801a      	strh	r2, [r3, #0]
 8009456:	187b      	adds	r3, r7, r1
 8009458:	881b      	ldrh	r3, [r3, #0]
 800945a:	2240      	movs	r2, #64	@ 0x40
 800945c:	4013      	ands	r3, r2
 800945e:	d016      	beq.n	800948e <USB_ActivateEndpoint+0x68a>
 8009460:	687a      	ldr	r2, [r7, #4]
 8009462:	683b      	ldr	r3, [r7, #0]
 8009464:	781b      	ldrb	r3, [r3, #0]
 8009466:	009b      	lsls	r3, r3, #2
 8009468:	18d3      	adds	r3, r2, r3
 800946a:	881b      	ldrh	r3, [r3, #0]
 800946c:	b29a      	uxth	r2, r3
 800946e:	2048      	movs	r0, #72	@ 0x48
 8009470:	183b      	adds	r3, r7, r0
 8009472:	4932      	ldr	r1, [pc, #200]	@ (800953c <USB_ActivateEndpoint+0x738>)
 8009474:	400a      	ands	r2, r1
 8009476:	801a      	strh	r2, [r3, #0]
 8009478:	687a      	ldr	r2, [r7, #4]
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	781b      	ldrb	r3, [r3, #0]
 800947e:	009b      	lsls	r3, r3, #2
 8009480:	18d3      	adds	r3, r2, r3
 8009482:	183a      	adds	r2, r7, r0
 8009484:	8812      	ldrh	r2, [r2, #0]
 8009486:	492f      	ldr	r1, [pc, #188]	@ (8009544 <USB_ActivateEndpoint+0x740>)
 8009488:	430a      	orrs	r2, r1
 800948a:	b292      	uxth	r2, r2
 800948c:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800948e:	683b      	ldr	r3, [r7, #0]
 8009490:	78db      	ldrb	r3, [r3, #3]
 8009492:	2b01      	cmp	r3, #1
 8009494:	d01d      	beq.n	80094d2 <USB_ActivateEndpoint+0x6ce>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009496:	687a      	ldr	r2, [r7, #4]
 8009498:	683b      	ldr	r3, [r7, #0]
 800949a:	781b      	ldrb	r3, [r3, #0]
 800949c:	009b      	lsls	r3, r3, #2
 800949e:	18d3      	adds	r3, r2, r3
 80094a0:	881b      	ldrh	r3, [r3, #0]
 80094a2:	b29a      	uxth	r2, r3
 80094a4:	2044      	movs	r0, #68	@ 0x44
 80094a6:	183b      	adds	r3, r7, r0
 80094a8:	4927      	ldr	r1, [pc, #156]	@ (8009548 <USB_ActivateEndpoint+0x744>)
 80094aa:	400a      	ands	r2, r1
 80094ac:	801a      	strh	r2, [r3, #0]
 80094ae:	183b      	adds	r3, r7, r0
 80094b0:	183a      	adds	r2, r7, r0
 80094b2:	8812      	ldrh	r2, [r2, #0]
 80094b4:	2120      	movs	r1, #32
 80094b6:	404a      	eors	r2, r1
 80094b8:	801a      	strh	r2, [r3, #0]
 80094ba:	687a      	ldr	r2, [r7, #4]
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	781b      	ldrb	r3, [r3, #0]
 80094c0:	009b      	lsls	r3, r3, #2
 80094c2:	18d3      	adds	r3, r2, r3
 80094c4:	183a      	adds	r2, r7, r0
 80094c6:	8812      	ldrh	r2, [r2, #0]
 80094c8:	4920      	ldr	r1, [pc, #128]	@ (800954c <USB_ActivateEndpoint+0x748>)
 80094ca:	430a      	orrs	r2, r1
 80094cc:	b292      	uxth	r2, r2
 80094ce:	801a      	strh	r2, [r3, #0]
 80094d0:	e016      	b.n	8009500 <USB_ActivateEndpoint+0x6fc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80094d2:	687a      	ldr	r2, [r7, #4]
 80094d4:	683b      	ldr	r3, [r7, #0]
 80094d6:	781b      	ldrb	r3, [r3, #0]
 80094d8:	009b      	lsls	r3, r3, #2
 80094da:	18d3      	adds	r3, r2, r3
 80094dc:	881b      	ldrh	r3, [r3, #0]
 80094de:	b29a      	uxth	r2, r3
 80094e0:	2046      	movs	r0, #70	@ 0x46
 80094e2:	183b      	adds	r3, r7, r0
 80094e4:	4918      	ldr	r1, [pc, #96]	@ (8009548 <USB_ActivateEndpoint+0x744>)
 80094e6:	400a      	ands	r2, r1
 80094e8:	801a      	strh	r2, [r3, #0]
 80094ea:	687a      	ldr	r2, [r7, #4]
 80094ec:	683b      	ldr	r3, [r7, #0]
 80094ee:	781b      	ldrb	r3, [r3, #0]
 80094f0:	009b      	lsls	r3, r3, #2
 80094f2:	18d3      	adds	r3, r2, r3
 80094f4:	183a      	adds	r2, r7, r0
 80094f6:	8812      	ldrh	r2, [r2, #0]
 80094f8:	4914      	ldr	r1, [pc, #80]	@ (800954c <USB_ActivateEndpoint+0x748>)
 80094fa:	430a      	orrs	r2, r1
 80094fc:	b292      	uxth	r2, r2
 80094fe:	801a      	strh	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009500:	687a      	ldr	r2, [r7, #4]
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	781b      	ldrb	r3, [r3, #0]
 8009506:	009b      	lsls	r3, r3, #2
 8009508:	18d3      	adds	r3, r2, r3
 800950a:	881b      	ldrh	r3, [r3, #0]
 800950c:	b29a      	uxth	r2, r3
 800950e:	2042      	movs	r0, #66	@ 0x42
 8009510:	183b      	adds	r3, r7, r0
 8009512:	490f      	ldr	r1, [pc, #60]	@ (8009550 <USB_ActivateEndpoint+0x74c>)
 8009514:	400a      	ands	r2, r1
 8009516:	801a      	strh	r2, [r3, #0]
 8009518:	687a      	ldr	r2, [r7, #4]
 800951a:	683b      	ldr	r3, [r7, #0]
 800951c:	781b      	ldrb	r3, [r3, #0]
 800951e:	009b      	lsls	r3, r3, #2
 8009520:	18d3      	adds	r3, r2, r3
 8009522:	183a      	adds	r2, r7, r0
 8009524:	8812      	ldrh	r2, [r2, #0]
 8009526:	4909      	ldr	r1, [pc, #36]	@ (800954c <USB_ActivateEndpoint+0x748>)
 8009528:	430a      	orrs	r2, r1
 800952a:	b292      	uxth	r2, r2
 800952c:	801a      	strh	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800952e:	236f      	movs	r3, #111	@ 0x6f
 8009530:	18fb      	adds	r3, r7, r3
 8009532:	781b      	ldrb	r3, [r3, #0]
}
 8009534:	0018      	movs	r0, r3
 8009536:	46bd      	mov	sp, r7
 8009538:	b01c      	add	sp, #112	@ 0x70
 800953a:	bd80      	pop	{r7, pc}
 800953c:	ffff8f8f 	.word	0xffff8f8f
 8009540:	ffffc080 	.word	0xffffc080
 8009544:	ffff80c0 	.word	0xffff80c0
 8009548:	ffff8fbf 	.word	0xffff8fbf
 800954c:	ffff8080 	.word	0xffff8080
 8009550:	ffffbf8f 	.word	0xffffbf8f

08009554 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009554:	b580      	push	{r7, lr}
 8009556:	b08c      	sub	sp, #48	@ 0x30
 8009558:	af00      	add	r7, sp, #0
 800955a:	6078      	str	r0, [r7, #4]
 800955c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800955e:	683b      	ldr	r3, [r7, #0]
 8009560:	7b1b      	ldrb	r3, [r3, #12]
 8009562:	2b00      	cmp	r3, #0
 8009564:	d000      	beq.n	8009568 <USB_DeactivateEndpoint+0x14>
 8009566:	e07e      	b.n	8009666 <USB_DeactivateEndpoint+0x112>
  {
    if (ep->is_in != 0U)
 8009568:	683b      	ldr	r3, [r7, #0]
 800956a:	785b      	ldrb	r3, [r3, #1]
 800956c:	2b00      	cmp	r3, #0
 800956e:	d03c      	beq.n	80095ea <USB_DeactivateEndpoint+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009570:	687a      	ldr	r2, [r7, #4]
 8009572:	683b      	ldr	r3, [r7, #0]
 8009574:	781b      	ldrb	r3, [r3, #0]
 8009576:	009b      	lsls	r3, r3, #2
 8009578:	18d2      	adds	r2, r2, r3
 800957a:	210c      	movs	r1, #12
 800957c:	187b      	adds	r3, r7, r1
 800957e:	8812      	ldrh	r2, [r2, #0]
 8009580:	801a      	strh	r2, [r3, #0]
 8009582:	187b      	adds	r3, r7, r1
 8009584:	881b      	ldrh	r3, [r3, #0]
 8009586:	2240      	movs	r2, #64	@ 0x40
 8009588:	4013      	ands	r3, r2
 800958a:	d016      	beq.n	80095ba <USB_DeactivateEndpoint+0x66>
 800958c:	687a      	ldr	r2, [r7, #4]
 800958e:	683b      	ldr	r3, [r7, #0]
 8009590:	781b      	ldrb	r3, [r3, #0]
 8009592:	009b      	lsls	r3, r3, #2
 8009594:	18d3      	adds	r3, r2, r3
 8009596:	881b      	ldrh	r3, [r3, #0]
 8009598:	b29a      	uxth	r2, r3
 800959a:	200a      	movs	r0, #10
 800959c:	183b      	adds	r3, r7, r0
 800959e:	49c7      	ldr	r1, [pc, #796]	@ (80098bc <USB_DeactivateEndpoint+0x368>)
 80095a0:	400a      	ands	r2, r1
 80095a2:	801a      	strh	r2, [r3, #0]
 80095a4:	687a      	ldr	r2, [r7, #4]
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	781b      	ldrb	r3, [r3, #0]
 80095aa:	009b      	lsls	r3, r3, #2
 80095ac:	18d3      	adds	r3, r2, r3
 80095ae:	183a      	adds	r2, r7, r0
 80095b0:	8812      	ldrh	r2, [r2, #0]
 80095b2:	49c3      	ldr	r1, [pc, #780]	@ (80098c0 <USB_DeactivateEndpoint+0x36c>)
 80095b4:	430a      	orrs	r2, r1
 80095b6:	b292      	uxth	r2, r2
 80095b8:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80095ba:	687a      	ldr	r2, [r7, #4]
 80095bc:	683b      	ldr	r3, [r7, #0]
 80095be:	781b      	ldrb	r3, [r3, #0]
 80095c0:	009b      	lsls	r3, r3, #2
 80095c2:	18d3      	adds	r3, r2, r3
 80095c4:	881b      	ldrh	r3, [r3, #0]
 80095c6:	b29a      	uxth	r2, r3
 80095c8:	2008      	movs	r0, #8
 80095ca:	183b      	adds	r3, r7, r0
 80095cc:	49bd      	ldr	r1, [pc, #756]	@ (80098c4 <USB_DeactivateEndpoint+0x370>)
 80095ce:	400a      	ands	r2, r1
 80095d0:	801a      	strh	r2, [r3, #0]
 80095d2:	687a      	ldr	r2, [r7, #4]
 80095d4:	683b      	ldr	r3, [r7, #0]
 80095d6:	781b      	ldrb	r3, [r3, #0]
 80095d8:	009b      	lsls	r3, r3, #2
 80095da:	18d3      	adds	r3, r2, r3
 80095dc:	183a      	adds	r2, r7, r0
 80095de:	8812      	ldrh	r2, [r2, #0]
 80095e0:	49b9      	ldr	r1, [pc, #740]	@ (80098c8 <USB_DeactivateEndpoint+0x374>)
 80095e2:	430a      	orrs	r2, r1
 80095e4:	b292      	uxth	r2, r2
 80095e6:	801a      	strh	r2, [r3, #0]
 80095e8:	e163      	b.n	80098b2 <USB_DeactivateEndpoint+0x35e>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80095ea:	687a      	ldr	r2, [r7, #4]
 80095ec:	683b      	ldr	r3, [r7, #0]
 80095ee:	781b      	ldrb	r3, [r3, #0]
 80095f0:	009b      	lsls	r3, r3, #2
 80095f2:	18d2      	adds	r2, r2, r3
 80095f4:	2112      	movs	r1, #18
 80095f6:	187b      	adds	r3, r7, r1
 80095f8:	8812      	ldrh	r2, [r2, #0]
 80095fa:	801a      	strh	r2, [r3, #0]
 80095fc:	187b      	adds	r3, r7, r1
 80095fe:	881a      	ldrh	r2, [r3, #0]
 8009600:	2380      	movs	r3, #128	@ 0x80
 8009602:	01db      	lsls	r3, r3, #7
 8009604:	4013      	ands	r3, r2
 8009606:	d016      	beq.n	8009636 <USB_DeactivateEndpoint+0xe2>
 8009608:	687a      	ldr	r2, [r7, #4]
 800960a:	683b      	ldr	r3, [r7, #0]
 800960c:	781b      	ldrb	r3, [r3, #0]
 800960e:	009b      	lsls	r3, r3, #2
 8009610:	18d3      	adds	r3, r2, r3
 8009612:	881b      	ldrh	r3, [r3, #0]
 8009614:	b29a      	uxth	r2, r3
 8009616:	2010      	movs	r0, #16
 8009618:	183b      	adds	r3, r7, r0
 800961a:	49a8      	ldr	r1, [pc, #672]	@ (80098bc <USB_DeactivateEndpoint+0x368>)
 800961c:	400a      	ands	r2, r1
 800961e:	801a      	strh	r2, [r3, #0]
 8009620:	687a      	ldr	r2, [r7, #4]
 8009622:	683b      	ldr	r3, [r7, #0]
 8009624:	781b      	ldrb	r3, [r3, #0]
 8009626:	009b      	lsls	r3, r3, #2
 8009628:	18d3      	adds	r3, r2, r3
 800962a:	183a      	adds	r2, r7, r0
 800962c:	8812      	ldrh	r2, [r2, #0]
 800962e:	49a7      	ldr	r1, [pc, #668]	@ (80098cc <USB_DeactivateEndpoint+0x378>)
 8009630:	430a      	orrs	r2, r1
 8009632:	b292      	uxth	r2, r2
 8009634:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009636:	687a      	ldr	r2, [r7, #4]
 8009638:	683b      	ldr	r3, [r7, #0]
 800963a:	781b      	ldrb	r3, [r3, #0]
 800963c:	009b      	lsls	r3, r3, #2
 800963e:	18d3      	adds	r3, r2, r3
 8009640:	881b      	ldrh	r3, [r3, #0]
 8009642:	b29a      	uxth	r2, r3
 8009644:	200e      	movs	r0, #14
 8009646:	183b      	adds	r3, r7, r0
 8009648:	49a1      	ldr	r1, [pc, #644]	@ (80098d0 <USB_DeactivateEndpoint+0x37c>)
 800964a:	400a      	ands	r2, r1
 800964c:	801a      	strh	r2, [r3, #0]
 800964e:	687a      	ldr	r2, [r7, #4]
 8009650:	683b      	ldr	r3, [r7, #0]
 8009652:	781b      	ldrb	r3, [r3, #0]
 8009654:	009b      	lsls	r3, r3, #2
 8009656:	18d3      	adds	r3, r2, r3
 8009658:	183a      	adds	r2, r7, r0
 800965a:	8812      	ldrh	r2, [r2, #0]
 800965c:	499a      	ldr	r1, [pc, #616]	@ (80098c8 <USB_DeactivateEndpoint+0x374>)
 800965e:	430a      	orrs	r2, r1
 8009660:	b292      	uxth	r2, r2
 8009662:	801a      	strh	r2, [r3, #0]
 8009664:	e125      	b.n	80098b2 <USB_DeactivateEndpoint+0x35e>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8009666:	683b      	ldr	r3, [r7, #0]
 8009668:	785b      	ldrb	r3, [r3, #1]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d000      	beq.n	8009670 <USB_DeactivateEndpoint+0x11c>
 800966e:	e090      	b.n	8009792 <USB_DeactivateEndpoint+0x23e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009670:	687a      	ldr	r2, [r7, #4]
 8009672:	683b      	ldr	r3, [r7, #0]
 8009674:	781b      	ldrb	r3, [r3, #0]
 8009676:	009b      	lsls	r3, r3, #2
 8009678:	18d2      	adds	r2, r2, r3
 800967a:	2120      	movs	r1, #32
 800967c:	187b      	adds	r3, r7, r1
 800967e:	8812      	ldrh	r2, [r2, #0]
 8009680:	801a      	strh	r2, [r3, #0]
 8009682:	187b      	adds	r3, r7, r1
 8009684:	881a      	ldrh	r2, [r3, #0]
 8009686:	2380      	movs	r3, #128	@ 0x80
 8009688:	01db      	lsls	r3, r3, #7
 800968a:	4013      	ands	r3, r2
 800968c:	d016      	beq.n	80096bc <USB_DeactivateEndpoint+0x168>
 800968e:	687a      	ldr	r2, [r7, #4]
 8009690:	683b      	ldr	r3, [r7, #0]
 8009692:	781b      	ldrb	r3, [r3, #0]
 8009694:	009b      	lsls	r3, r3, #2
 8009696:	18d3      	adds	r3, r2, r3
 8009698:	881b      	ldrh	r3, [r3, #0]
 800969a:	b29a      	uxth	r2, r3
 800969c:	201e      	movs	r0, #30
 800969e:	183b      	adds	r3, r7, r0
 80096a0:	4986      	ldr	r1, [pc, #536]	@ (80098bc <USB_DeactivateEndpoint+0x368>)
 80096a2:	400a      	ands	r2, r1
 80096a4:	801a      	strh	r2, [r3, #0]
 80096a6:	687a      	ldr	r2, [r7, #4]
 80096a8:	683b      	ldr	r3, [r7, #0]
 80096aa:	781b      	ldrb	r3, [r3, #0]
 80096ac:	009b      	lsls	r3, r3, #2
 80096ae:	18d3      	adds	r3, r2, r3
 80096b0:	183a      	adds	r2, r7, r0
 80096b2:	8812      	ldrh	r2, [r2, #0]
 80096b4:	4985      	ldr	r1, [pc, #532]	@ (80098cc <USB_DeactivateEndpoint+0x378>)
 80096b6:	430a      	orrs	r2, r1
 80096b8:	b292      	uxth	r2, r2
 80096ba:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80096bc:	687a      	ldr	r2, [r7, #4]
 80096be:	683b      	ldr	r3, [r7, #0]
 80096c0:	781b      	ldrb	r3, [r3, #0]
 80096c2:	009b      	lsls	r3, r3, #2
 80096c4:	18d2      	adds	r2, r2, r3
 80096c6:	211c      	movs	r1, #28
 80096c8:	187b      	adds	r3, r7, r1
 80096ca:	8812      	ldrh	r2, [r2, #0]
 80096cc:	801a      	strh	r2, [r3, #0]
 80096ce:	187b      	adds	r3, r7, r1
 80096d0:	881b      	ldrh	r3, [r3, #0]
 80096d2:	2240      	movs	r2, #64	@ 0x40
 80096d4:	4013      	ands	r3, r2
 80096d6:	d016      	beq.n	8009706 <USB_DeactivateEndpoint+0x1b2>
 80096d8:	687a      	ldr	r2, [r7, #4]
 80096da:	683b      	ldr	r3, [r7, #0]
 80096dc:	781b      	ldrb	r3, [r3, #0]
 80096de:	009b      	lsls	r3, r3, #2
 80096e0:	18d3      	adds	r3, r2, r3
 80096e2:	881b      	ldrh	r3, [r3, #0]
 80096e4:	b29a      	uxth	r2, r3
 80096e6:	201a      	movs	r0, #26
 80096e8:	183b      	adds	r3, r7, r0
 80096ea:	4974      	ldr	r1, [pc, #464]	@ (80098bc <USB_DeactivateEndpoint+0x368>)
 80096ec:	400a      	ands	r2, r1
 80096ee:	801a      	strh	r2, [r3, #0]
 80096f0:	687a      	ldr	r2, [r7, #4]
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	781b      	ldrb	r3, [r3, #0]
 80096f6:	009b      	lsls	r3, r3, #2
 80096f8:	18d3      	adds	r3, r2, r3
 80096fa:	183a      	adds	r2, r7, r0
 80096fc:	8812      	ldrh	r2, [r2, #0]
 80096fe:	4970      	ldr	r1, [pc, #448]	@ (80098c0 <USB_DeactivateEndpoint+0x36c>)
 8009700:	430a      	orrs	r2, r1
 8009702:	b292      	uxth	r2, r2
 8009704:	801a      	strh	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8009706:	687a      	ldr	r2, [r7, #4]
 8009708:	683b      	ldr	r3, [r7, #0]
 800970a:	781b      	ldrb	r3, [r3, #0]
 800970c:	009b      	lsls	r3, r3, #2
 800970e:	18d3      	adds	r3, r2, r3
 8009710:	881b      	ldrh	r3, [r3, #0]
 8009712:	b29a      	uxth	r2, r3
 8009714:	2018      	movs	r0, #24
 8009716:	183b      	adds	r3, r7, r0
 8009718:	4968      	ldr	r1, [pc, #416]	@ (80098bc <USB_DeactivateEndpoint+0x368>)
 800971a:	400a      	ands	r2, r1
 800971c:	801a      	strh	r2, [r3, #0]
 800971e:	687a      	ldr	r2, [r7, #4]
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	781b      	ldrb	r3, [r3, #0]
 8009724:	009b      	lsls	r3, r3, #2
 8009726:	18d3      	adds	r3, r2, r3
 8009728:	183a      	adds	r2, r7, r0
 800972a:	8812      	ldrh	r2, [r2, #0]
 800972c:	4964      	ldr	r1, [pc, #400]	@ (80098c0 <USB_DeactivateEndpoint+0x36c>)
 800972e:	430a      	orrs	r2, r1
 8009730:	b292      	uxth	r2, r2
 8009732:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009734:	687a      	ldr	r2, [r7, #4]
 8009736:	683b      	ldr	r3, [r7, #0]
 8009738:	781b      	ldrb	r3, [r3, #0]
 800973a:	009b      	lsls	r3, r3, #2
 800973c:	18d3      	adds	r3, r2, r3
 800973e:	881b      	ldrh	r3, [r3, #0]
 8009740:	b29a      	uxth	r2, r3
 8009742:	2016      	movs	r0, #22
 8009744:	183b      	adds	r3, r7, r0
 8009746:	4962      	ldr	r1, [pc, #392]	@ (80098d0 <USB_DeactivateEndpoint+0x37c>)
 8009748:	400a      	ands	r2, r1
 800974a:	801a      	strh	r2, [r3, #0]
 800974c:	687a      	ldr	r2, [r7, #4]
 800974e:	683b      	ldr	r3, [r7, #0]
 8009750:	781b      	ldrb	r3, [r3, #0]
 8009752:	009b      	lsls	r3, r3, #2
 8009754:	18d3      	adds	r3, r2, r3
 8009756:	183a      	adds	r2, r7, r0
 8009758:	8812      	ldrh	r2, [r2, #0]
 800975a:	495b      	ldr	r1, [pc, #364]	@ (80098c8 <USB_DeactivateEndpoint+0x374>)
 800975c:	430a      	orrs	r2, r1
 800975e:	b292      	uxth	r2, r2
 8009760:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009762:	687a      	ldr	r2, [r7, #4]
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	781b      	ldrb	r3, [r3, #0]
 8009768:	009b      	lsls	r3, r3, #2
 800976a:	18d3      	adds	r3, r2, r3
 800976c:	881b      	ldrh	r3, [r3, #0]
 800976e:	b29a      	uxth	r2, r3
 8009770:	2014      	movs	r0, #20
 8009772:	183b      	adds	r3, r7, r0
 8009774:	4953      	ldr	r1, [pc, #332]	@ (80098c4 <USB_DeactivateEndpoint+0x370>)
 8009776:	400a      	ands	r2, r1
 8009778:	801a      	strh	r2, [r3, #0]
 800977a:	687a      	ldr	r2, [r7, #4]
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	781b      	ldrb	r3, [r3, #0]
 8009780:	009b      	lsls	r3, r3, #2
 8009782:	18d3      	adds	r3, r2, r3
 8009784:	183a      	adds	r2, r7, r0
 8009786:	8812      	ldrh	r2, [r2, #0]
 8009788:	494f      	ldr	r1, [pc, #316]	@ (80098c8 <USB_DeactivateEndpoint+0x374>)
 800978a:	430a      	orrs	r2, r1
 800978c:	b292      	uxth	r2, r2
 800978e:	801a      	strh	r2, [r3, #0]
 8009790:	e08f      	b.n	80098b2 <USB_DeactivateEndpoint+0x35e>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009792:	687a      	ldr	r2, [r7, #4]
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	781b      	ldrb	r3, [r3, #0]
 8009798:	009b      	lsls	r3, r3, #2
 800979a:	18d2      	adds	r2, r2, r3
 800979c:	212e      	movs	r1, #46	@ 0x2e
 800979e:	187b      	adds	r3, r7, r1
 80097a0:	8812      	ldrh	r2, [r2, #0]
 80097a2:	801a      	strh	r2, [r3, #0]
 80097a4:	187b      	adds	r3, r7, r1
 80097a6:	881a      	ldrh	r2, [r3, #0]
 80097a8:	2380      	movs	r3, #128	@ 0x80
 80097aa:	01db      	lsls	r3, r3, #7
 80097ac:	4013      	ands	r3, r2
 80097ae:	d016      	beq.n	80097de <USB_DeactivateEndpoint+0x28a>
 80097b0:	687a      	ldr	r2, [r7, #4]
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	781b      	ldrb	r3, [r3, #0]
 80097b6:	009b      	lsls	r3, r3, #2
 80097b8:	18d3      	adds	r3, r2, r3
 80097ba:	881b      	ldrh	r3, [r3, #0]
 80097bc:	b29a      	uxth	r2, r3
 80097be:	202c      	movs	r0, #44	@ 0x2c
 80097c0:	183b      	adds	r3, r7, r0
 80097c2:	493e      	ldr	r1, [pc, #248]	@ (80098bc <USB_DeactivateEndpoint+0x368>)
 80097c4:	400a      	ands	r2, r1
 80097c6:	801a      	strh	r2, [r3, #0]
 80097c8:	687a      	ldr	r2, [r7, #4]
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	781b      	ldrb	r3, [r3, #0]
 80097ce:	009b      	lsls	r3, r3, #2
 80097d0:	18d3      	adds	r3, r2, r3
 80097d2:	183a      	adds	r2, r7, r0
 80097d4:	8812      	ldrh	r2, [r2, #0]
 80097d6:	493d      	ldr	r1, [pc, #244]	@ (80098cc <USB_DeactivateEndpoint+0x378>)
 80097d8:	430a      	orrs	r2, r1
 80097da:	b292      	uxth	r2, r2
 80097dc:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80097de:	687a      	ldr	r2, [r7, #4]
 80097e0:	683b      	ldr	r3, [r7, #0]
 80097e2:	781b      	ldrb	r3, [r3, #0]
 80097e4:	009b      	lsls	r3, r3, #2
 80097e6:	18d2      	adds	r2, r2, r3
 80097e8:	212a      	movs	r1, #42	@ 0x2a
 80097ea:	187b      	adds	r3, r7, r1
 80097ec:	8812      	ldrh	r2, [r2, #0]
 80097ee:	801a      	strh	r2, [r3, #0]
 80097f0:	187b      	adds	r3, r7, r1
 80097f2:	881b      	ldrh	r3, [r3, #0]
 80097f4:	2240      	movs	r2, #64	@ 0x40
 80097f6:	4013      	ands	r3, r2
 80097f8:	d016      	beq.n	8009828 <USB_DeactivateEndpoint+0x2d4>
 80097fa:	687a      	ldr	r2, [r7, #4]
 80097fc:	683b      	ldr	r3, [r7, #0]
 80097fe:	781b      	ldrb	r3, [r3, #0]
 8009800:	009b      	lsls	r3, r3, #2
 8009802:	18d3      	adds	r3, r2, r3
 8009804:	881b      	ldrh	r3, [r3, #0]
 8009806:	b29a      	uxth	r2, r3
 8009808:	2028      	movs	r0, #40	@ 0x28
 800980a:	183b      	adds	r3, r7, r0
 800980c:	492b      	ldr	r1, [pc, #172]	@ (80098bc <USB_DeactivateEndpoint+0x368>)
 800980e:	400a      	ands	r2, r1
 8009810:	801a      	strh	r2, [r3, #0]
 8009812:	687a      	ldr	r2, [r7, #4]
 8009814:	683b      	ldr	r3, [r7, #0]
 8009816:	781b      	ldrb	r3, [r3, #0]
 8009818:	009b      	lsls	r3, r3, #2
 800981a:	18d3      	adds	r3, r2, r3
 800981c:	183a      	adds	r2, r7, r0
 800981e:	8812      	ldrh	r2, [r2, #0]
 8009820:	4927      	ldr	r1, [pc, #156]	@ (80098c0 <USB_DeactivateEndpoint+0x36c>)
 8009822:	430a      	orrs	r2, r1
 8009824:	b292      	uxth	r2, r2
 8009826:	801a      	strh	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8009828:	687a      	ldr	r2, [r7, #4]
 800982a:	683b      	ldr	r3, [r7, #0]
 800982c:	781b      	ldrb	r3, [r3, #0]
 800982e:	009b      	lsls	r3, r3, #2
 8009830:	18d3      	adds	r3, r2, r3
 8009832:	881b      	ldrh	r3, [r3, #0]
 8009834:	b29a      	uxth	r2, r3
 8009836:	2026      	movs	r0, #38	@ 0x26
 8009838:	183b      	adds	r3, r7, r0
 800983a:	4920      	ldr	r1, [pc, #128]	@ (80098bc <USB_DeactivateEndpoint+0x368>)
 800983c:	400a      	ands	r2, r1
 800983e:	801a      	strh	r2, [r3, #0]
 8009840:	687a      	ldr	r2, [r7, #4]
 8009842:	683b      	ldr	r3, [r7, #0]
 8009844:	781b      	ldrb	r3, [r3, #0]
 8009846:	009b      	lsls	r3, r3, #2
 8009848:	18d3      	adds	r3, r2, r3
 800984a:	183a      	adds	r2, r7, r0
 800984c:	8812      	ldrh	r2, [r2, #0]
 800984e:	491f      	ldr	r1, [pc, #124]	@ (80098cc <USB_DeactivateEndpoint+0x378>)
 8009850:	430a      	orrs	r2, r1
 8009852:	b292      	uxth	r2, r2
 8009854:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009856:	687a      	ldr	r2, [r7, #4]
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	781b      	ldrb	r3, [r3, #0]
 800985c:	009b      	lsls	r3, r3, #2
 800985e:	18d3      	adds	r3, r2, r3
 8009860:	881b      	ldrh	r3, [r3, #0]
 8009862:	b29a      	uxth	r2, r3
 8009864:	2024      	movs	r0, #36	@ 0x24
 8009866:	183b      	adds	r3, r7, r0
 8009868:	4916      	ldr	r1, [pc, #88]	@ (80098c4 <USB_DeactivateEndpoint+0x370>)
 800986a:	400a      	ands	r2, r1
 800986c:	801a      	strh	r2, [r3, #0]
 800986e:	687a      	ldr	r2, [r7, #4]
 8009870:	683b      	ldr	r3, [r7, #0]
 8009872:	781b      	ldrb	r3, [r3, #0]
 8009874:	009b      	lsls	r3, r3, #2
 8009876:	18d3      	adds	r3, r2, r3
 8009878:	183a      	adds	r2, r7, r0
 800987a:	8812      	ldrh	r2, [r2, #0]
 800987c:	4912      	ldr	r1, [pc, #72]	@ (80098c8 <USB_DeactivateEndpoint+0x374>)
 800987e:	430a      	orrs	r2, r1
 8009880:	b292      	uxth	r2, r2
 8009882:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009884:	687a      	ldr	r2, [r7, #4]
 8009886:	683b      	ldr	r3, [r7, #0]
 8009888:	781b      	ldrb	r3, [r3, #0]
 800988a:	009b      	lsls	r3, r3, #2
 800988c:	18d3      	adds	r3, r2, r3
 800988e:	881b      	ldrh	r3, [r3, #0]
 8009890:	b29a      	uxth	r2, r3
 8009892:	2022      	movs	r0, #34	@ 0x22
 8009894:	183b      	adds	r3, r7, r0
 8009896:	490e      	ldr	r1, [pc, #56]	@ (80098d0 <USB_DeactivateEndpoint+0x37c>)
 8009898:	400a      	ands	r2, r1
 800989a:	801a      	strh	r2, [r3, #0]
 800989c:	687a      	ldr	r2, [r7, #4]
 800989e:	683b      	ldr	r3, [r7, #0]
 80098a0:	781b      	ldrb	r3, [r3, #0]
 80098a2:	009b      	lsls	r3, r3, #2
 80098a4:	18d3      	adds	r3, r2, r3
 80098a6:	183a      	adds	r2, r7, r0
 80098a8:	8812      	ldrh	r2, [r2, #0]
 80098aa:	4907      	ldr	r1, [pc, #28]	@ (80098c8 <USB_DeactivateEndpoint+0x374>)
 80098ac:	430a      	orrs	r2, r1
 80098ae:	b292      	uxth	r2, r2
 80098b0:	801a      	strh	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80098b2:	2300      	movs	r3, #0
}
 80098b4:	0018      	movs	r0, r3
 80098b6:	46bd      	mov	sp, r7
 80098b8:	b00c      	add	sp, #48	@ 0x30
 80098ba:	bd80      	pop	{r7, pc}
 80098bc:	ffff8f8f 	.word	0xffff8f8f
 80098c0:	ffff80c0 	.word	0xffff80c0
 80098c4:	ffff8fbf 	.word	0xffff8fbf
 80098c8:	ffff8080 	.word	0xffff8080
 80098cc:	ffffc080 	.word	0xffffc080
 80098d0:	ffffbf8f 	.word	0xffffbf8f

080098d4 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80098d4:	b590      	push	{r4, r7, lr}
 80098d6:	b0c3      	sub	sp, #268	@ 0x10c
 80098d8:	af00      	add	r7, sp, #0
 80098da:	6078      	str	r0, [r7, #4]
 80098dc:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80098de:	683b      	ldr	r3, [r7, #0]
 80098e0:	785b      	ldrb	r3, [r3, #1]
 80098e2:	2b01      	cmp	r3, #1
 80098e4:	d001      	beq.n	80098ea <USB_EPStartXfer+0x16>
 80098e6:	f000 fd2d 	bl	800a344 <USB_EPStartXfer+0xa70>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80098ea:	683b      	ldr	r3, [r7, #0]
 80098ec:	699a      	ldr	r2, [r3, #24]
 80098ee:	683b      	ldr	r3, [r7, #0]
 80098f0:	691b      	ldr	r3, [r3, #16]
 80098f2:	429a      	cmp	r2, r3
 80098f4:	d905      	bls.n	8009902 <USB_EPStartXfer+0x2e>
    {
      len = ep->maxpacket;
 80098f6:	683b      	ldr	r3, [r7, #0]
 80098f8:	691b      	ldr	r3, [r3, #16]
 80098fa:	1d7a      	adds	r2, r7, #5
 80098fc:	32ff      	adds	r2, #255	@ 0xff
 80098fe:	6013      	str	r3, [r2, #0]
 8009900:	e004      	b.n	800990c <USB_EPStartXfer+0x38>
    }
    else
    {
      len = ep->xfer_len;
 8009902:	683b      	ldr	r3, [r7, #0]
 8009904:	699b      	ldr	r3, [r3, #24]
 8009906:	1d7a      	adds	r2, r7, #5
 8009908:	32ff      	adds	r2, #255	@ 0xff
 800990a:	6013      	str	r3, [r2, #0]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800990c:	683b      	ldr	r3, [r7, #0]
 800990e:	7b1b      	ldrb	r3, [r3, #12]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d125      	bne.n	8009960 <USB_EPStartXfer+0x8c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	6959      	ldr	r1, [r3, #20]
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	88da      	ldrh	r2, [r3, #6]
 800991c:	1d7b      	adds	r3, r7, #5
 800991e:	33ff      	adds	r3, #255	@ 0xff
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	b29b      	uxth	r3, r3
 8009924:	6878      	ldr	r0, [r7, #4]
 8009926:	f001 fa3f 	bl	800ada8 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	613b      	str	r3, [r7, #16]
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	2250      	movs	r2, #80	@ 0x50
 8009932:	5a9b      	ldrh	r3, [r3, r2]
 8009934:	b29b      	uxth	r3, r3
 8009936:	001a      	movs	r2, r3
 8009938:	693b      	ldr	r3, [r7, #16]
 800993a:	189b      	adds	r3, r3, r2
 800993c:	613b      	str	r3, [r7, #16]
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	781b      	ldrb	r3, [r3, #0]
 8009942:	00da      	lsls	r2, r3, #3
 8009944:	693b      	ldr	r3, [r7, #16]
 8009946:	18d3      	adds	r3, r2, r3
 8009948:	4ad7      	ldr	r2, [pc, #860]	@ (8009ca8 <USB_EPStartXfer+0x3d4>)
 800994a:	4694      	mov	ip, r2
 800994c:	4463      	add	r3, ip
 800994e:	60fb      	str	r3, [r7, #12]
 8009950:	1d7b      	adds	r3, r7, #5
 8009952:	33ff      	adds	r3, #255	@ 0xff
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	b29a      	uxth	r2, r3
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	801a      	strh	r2, [r3, #0]
 800995c:	f000 fccd 	bl	800a2fa <USB_EPStartXfer+0xa26>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8009960:	683b      	ldr	r3, [r7, #0]
 8009962:	78db      	ldrb	r3, [r3, #3]
 8009964:	2b02      	cmp	r3, #2
 8009966:	d000      	beq.n	800996a <USB_EPStartXfer+0x96>
 8009968:	e362      	b.n	800a030 <USB_EPStartXfer+0x75c>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800996a:	683b      	ldr	r3, [r7, #0]
 800996c:	6a1a      	ldr	r2, [r3, #32]
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	691b      	ldr	r3, [r3, #16]
 8009972:	429a      	cmp	r2, r3
 8009974:	d800      	bhi.n	8009978 <USB_EPStartXfer+0xa4>
 8009976:	e309      	b.n	8009f8c <USB_EPStartXfer+0x6b8>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8009978:	687a      	ldr	r2, [r7, #4]
 800997a:	683b      	ldr	r3, [r7, #0]
 800997c:	781b      	ldrb	r3, [r3, #0]
 800997e:	009b      	lsls	r3, r3, #2
 8009980:	18d3      	adds	r3, r2, r3
 8009982:	881b      	ldrh	r3, [r3, #0]
 8009984:	b29a      	uxth	r2, r3
 8009986:	2056      	movs	r0, #86	@ 0x56
 8009988:	183b      	adds	r3, r7, r0
 800998a:	49c8      	ldr	r1, [pc, #800]	@ (8009cac <USB_EPStartXfer+0x3d8>)
 800998c:	400a      	ands	r2, r1
 800998e:	801a      	strh	r2, [r3, #0]
 8009990:	687a      	ldr	r2, [r7, #4]
 8009992:	683b      	ldr	r3, [r7, #0]
 8009994:	781b      	ldrb	r3, [r3, #0]
 8009996:	009b      	lsls	r3, r3, #2
 8009998:	18d3      	adds	r3, r2, r3
 800999a:	183a      	adds	r2, r7, r0
 800999c:	8812      	ldrh	r2, [r2, #0]
 800999e:	49c4      	ldr	r1, [pc, #784]	@ (8009cb0 <USB_EPStartXfer+0x3dc>)
 80099a0:	430a      	orrs	r2, r1
 80099a2:	b292      	uxth	r2, r2
 80099a4:	801a      	strh	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80099a6:	683b      	ldr	r3, [r7, #0]
 80099a8:	6a1a      	ldr	r2, [r3, #32]
 80099aa:	1d7b      	adds	r3, r7, #5
 80099ac:	33ff      	adds	r3, #255	@ 0xff
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	1ad2      	subs	r2, r2, r3
 80099b2:	683b      	ldr	r3, [r7, #0]
 80099b4:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80099b6:	687a      	ldr	r2, [r7, #4]
 80099b8:	683b      	ldr	r3, [r7, #0]
 80099ba:	781b      	ldrb	r3, [r3, #0]
 80099bc:	009b      	lsls	r3, r3, #2
 80099be:	18d3      	adds	r3, r2, r3
 80099c0:	881b      	ldrh	r3, [r3, #0]
 80099c2:	b29b      	uxth	r3, r3
 80099c4:	001a      	movs	r2, r3
 80099c6:	2340      	movs	r3, #64	@ 0x40
 80099c8:	4013      	ands	r3, r2
 80099ca:	d100      	bne.n	80099ce <USB_EPStartXfer+0xfa>
 80099cc:	e176      	b.n	8009cbc <USB_EPStartXfer+0x3e8>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	785b      	ldrb	r3, [r3, #1]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d000      	beq.n	80099dc <USB_EPStartXfer+0x108>
 80099da:	e074      	b.n	8009ac6 <USB_EPStartXfer+0x1f2>
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2250      	movs	r2, #80	@ 0x50
 80099e4:	5a9b      	ldrh	r3, [r3, r2]
 80099e6:	b29b      	uxth	r3, r3
 80099e8:	001a      	movs	r2, r3
 80099ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099ec:	189b      	adds	r3, r3, r2
 80099ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80099f0:	683b      	ldr	r3, [r7, #0]
 80099f2:	781b      	ldrb	r3, [r3, #0]
 80099f4:	00da      	lsls	r2, r3, #3
 80099f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099f8:	18d3      	adds	r3, r2, r3
 80099fa:	4aae      	ldr	r2, [pc, #696]	@ (8009cb4 <USB_EPStartXfer+0x3e0>)
 80099fc:	4694      	mov	ip, r2
 80099fe:	4463      	add	r3, ip
 8009a00:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a04:	881b      	ldrh	r3, [r3, #0]
 8009a06:	b29b      	uxth	r3, r3
 8009a08:	059b      	lsls	r3, r3, #22
 8009a0a:	0d9b      	lsrs	r3, r3, #22
 8009a0c:	b29a      	uxth	r2, r3
 8009a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a10:	801a      	strh	r2, [r3, #0]
 8009a12:	1d7b      	adds	r3, r7, #5
 8009a14:	33ff      	adds	r3, #255	@ 0xff
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d108      	bne.n	8009a2e <USB_EPStartXfer+0x15a>
 8009a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a1e:	881b      	ldrh	r3, [r3, #0]
 8009a20:	b29b      	uxth	r3, r3
 8009a22:	4aa5      	ldr	r2, [pc, #660]	@ (8009cb8 <USB_EPStartXfer+0x3e4>)
 8009a24:	4313      	orrs	r3, r2
 8009a26:	b29a      	uxth	r2, r3
 8009a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a2a:	801a      	strh	r2, [r3, #0]
 8009a2c:	e066      	b.n	8009afc <USB_EPStartXfer+0x228>
 8009a2e:	1d7b      	adds	r3, r7, #5
 8009a30:	33ff      	adds	r3, #255	@ 0xff
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	2b3e      	cmp	r3, #62	@ 0x3e
 8009a36:	d821      	bhi.n	8009a7c <USB_EPStartXfer+0x1a8>
 8009a38:	1d7b      	adds	r3, r7, #5
 8009a3a:	33ff      	adds	r3, #255	@ 0xff
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	085b      	lsrs	r3, r3, #1
 8009a40:	1c7a      	adds	r2, r7, #1
 8009a42:	32ff      	adds	r2, #255	@ 0xff
 8009a44:	6013      	str	r3, [r2, #0]
 8009a46:	1d7b      	adds	r3, r7, #5
 8009a48:	33ff      	adds	r3, #255	@ 0xff
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	2201      	movs	r2, #1
 8009a4e:	4013      	ands	r3, r2
 8009a50:	d006      	beq.n	8009a60 <USB_EPStartXfer+0x18c>
 8009a52:	1c7b      	adds	r3, r7, #1
 8009a54:	33ff      	adds	r3, #255	@ 0xff
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	3301      	adds	r3, #1
 8009a5a:	1c7a      	adds	r2, r7, #1
 8009a5c:	32ff      	adds	r2, #255	@ 0xff
 8009a5e:	6013      	str	r3, [r2, #0]
 8009a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a62:	881b      	ldrh	r3, [r3, #0]
 8009a64:	b29a      	uxth	r2, r3
 8009a66:	1c7b      	adds	r3, r7, #1
 8009a68:	33ff      	adds	r3, #255	@ 0xff
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	b29b      	uxth	r3, r3
 8009a6e:	029b      	lsls	r3, r3, #10
 8009a70:	b29b      	uxth	r3, r3
 8009a72:	4313      	orrs	r3, r2
 8009a74:	b29a      	uxth	r2, r3
 8009a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a78:	801a      	strh	r2, [r3, #0]
 8009a7a:	e03f      	b.n	8009afc <USB_EPStartXfer+0x228>
 8009a7c:	1d7b      	adds	r3, r7, #5
 8009a7e:	33ff      	adds	r3, #255	@ 0xff
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	095b      	lsrs	r3, r3, #5
 8009a84:	1c7a      	adds	r2, r7, #1
 8009a86:	32ff      	adds	r2, #255	@ 0xff
 8009a88:	6013      	str	r3, [r2, #0]
 8009a8a:	1d7b      	adds	r3, r7, #5
 8009a8c:	33ff      	adds	r3, #255	@ 0xff
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	221f      	movs	r2, #31
 8009a92:	4013      	ands	r3, r2
 8009a94:	d106      	bne.n	8009aa4 <USB_EPStartXfer+0x1d0>
 8009a96:	1c7b      	adds	r3, r7, #1
 8009a98:	33ff      	adds	r3, #255	@ 0xff
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	3b01      	subs	r3, #1
 8009a9e:	1c7a      	adds	r2, r7, #1
 8009aa0:	32ff      	adds	r2, #255	@ 0xff
 8009aa2:	6013      	str	r3, [r2, #0]
 8009aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aa6:	881b      	ldrh	r3, [r3, #0]
 8009aa8:	b29a      	uxth	r2, r3
 8009aaa:	1c7b      	adds	r3, r7, #1
 8009aac:	33ff      	adds	r3, #255	@ 0xff
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	b29b      	uxth	r3, r3
 8009ab2:	029b      	lsls	r3, r3, #10
 8009ab4:	b29b      	uxth	r3, r3
 8009ab6:	4313      	orrs	r3, r2
 8009ab8:	b29b      	uxth	r3, r3
 8009aba:	4a7f      	ldr	r2, [pc, #508]	@ (8009cb8 <USB_EPStartXfer+0x3e4>)
 8009abc:	4313      	orrs	r3, r2
 8009abe:	b29a      	uxth	r2, r3
 8009ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ac2:	801a      	strh	r2, [r3, #0]
 8009ac4:	e01a      	b.n	8009afc <USB_EPStartXfer+0x228>
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	785b      	ldrb	r3, [r3, #1]
 8009aca:	2b01      	cmp	r3, #1
 8009acc:	d116      	bne.n	8009afc <USB_EPStartXfer+0x228>
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	2250      	movs	r2, #80	@ 0x50
 8009ad2:	5a9b      	ldrh	r3, [r3, r2]
 8009ad4:	b29b      	uxth	r3, r3
 8009ad6:	001a      	movs	r2, r3
 8009ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ada:	189b      	adds	r3, r3, r2
 8009adc:	633b      	str	r3, [r7, #48]	@ 0x30
 8009ade:	683b      	ldr	r3, [r7, #0]
 8009ae0:	781b      	ldrb	r3, [r3, #0]
 8009ae2:	00da      	lsls	r2, r3, #3
 8009ae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ae6:	18d3      	adds	r3, r2, r3
 8009ae8:	4a72      	ldr	r2, [pc, #456]	@ (8009cb4 <USB_EPStartXfer+0x3e0>)
 8009aea:	4694      	mov	ip, r2
 8009aec:	4463      	add	r3, ip
 8009aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009af0:	1d7b      	adds	r3, r7, #5
 8009af2:	33ff      	adds	r3, #255	@ 0xff
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	b29a      	uxth	r2, r3
 8009af8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009afa:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8009afc:	2076      	movs	r0, #118	@ 0x76
 8009afe:	183b      	adds	r3, r7, r0
 8009b00:	683a      	ldr	r2, [r7, #0]
 8009b02:	8952      	ldrh	r2, [r2, #10]
 8009b04:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009b06:	683b      	ldr	r3, [r7, #0]
 8009b08:	6959      	ldr	r1, [r3, #20]
 8009b0a:	1d7b      	adds	r3, r7, #5
 8009b0c:	33ff      	adds	r3, #255	@ 0xff
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	b29c      	uxth	r4, r3
 8009b12:	183b      	adds	r3, r7, r0
 8009b14:	881a      	ldrh	r2, [r3, #0]
 8009b16:	6878      	ldr	r0, [r7, #4]
 8009b18:	0023      	movs	r3, r4
 8009b1a:	f001 f945 	bl	800ada8 <USB_WritePMA>
            ep->xfer_buff += len;
 8009b1e:	683b      	ldr	r3, [r7, #0]
 8009b20:	695a      	ldr	r2, [r3, #20]
 8009b22:	1d7b      	adds	r3, r7, #5
 8009b24:	33ff      	adds	r3, #255	@ 0xff
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	18d2      	adds	r2, r2, r3
 8009b2a:	683b      	ldr	r3, [r7, #0]
 8009b2c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	6a1a      	ldr	r2, [r3, #32]
 8009b32:	683b      	ldr	r3, [r7, #0]
 8009b34:	691b      	ldr	r3, [r3, #16]
 8009b36:	429a      	cmp	r2, r3
 8009b38:	d908      	bls.n	8009b4c <USB_EPStartXfer+0x278>
            {
              ep->xfer_len_db -= len;
 8009b3a:	683b      	ldr	r3, [r7, #0]
 8009b3c:	6a1a      	ldr	r2, [r3, #32]
 8009b3e:	1d7b      	adds	r3, r7, #5
 8009b40:	33ff      	adds	r3, #255	@ 0xff
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	1ad2      	subs	r2, r2, r3
 8009b46:	683b      	ldr	r3, [r7, #0]
 8009b48:	621a      	str	r2, [r3, #32]
 8009b4a:	e007      	b.n	8009b5c <USB_EPStartXfer+0x288>
            }
            else
            {
              len = ep->xfer_len_db;
 8009b4c:	683b      	ldr	r3, [r7, #0]
 8009b4e:	6a1b      	ldr	r3, [r3, #32]
 8009b50:	1d7a      	adds	r2, r7, #5
 8009b52:	32ff      	adds	r2, #255	@ 0xff
 8009b54:	6013      	str	r3, [r2, #0]
              ep->xfer_len_db = 0U;
 8009b56:	683b      	ldr	r3, [r7, #0]
 8009b58:	2200      	movs	r2, #0
 8009b5a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009b5c:	683b      	ldr	r3, [r7, #0]
 8009b5e:	785b      	ldrb	r3, [r3, #1]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d000      	beq.n	8009b66 <USB_EPStartXfer+0x292>
 8009b64:	e070      	b.n	8009c48 <USB_EPStartXfer+0x374>
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	61bb      	str	r3, [r7, #24]
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	2250      	movs	r2, #80	@ 0x50
 8009b6e:	5a9b      	ldrh	r3, [r3, r2]
 8009b70:	b29b      	uxth	r3, r3
 8009b72:	001a      	movs	r2, r3
 8009b74:	69bb      	ldr	r3, [r7, #24]
 8009b76:	189b      	adds	r3, r3, r2
 8009b78:	61bb      	str	r3, [r7, #24]
 8009b7a:	683b      	ldr	r3, [r7, #0]
 8009b7c:	781b      	ldrb	r3, [r3, #0]
 8009b7e:	00da      	lsls	r2, r3, #3
 8009b80:	69bb      	ldr	r3, [r7, #24]
 8009b82:	18d3      	adds	r3, r2, r3
 8009b84:	4a48      	ldr	r2, [pc, #288]	@ (8009ca8 <USB_EPStartXfer+0x3d4>)
 8009b86:	4694      	mov	ip, r2
 8009b88:	4463      	add	r3, ip
 8009b8a:	617b      	str	r3, [r7, #20]
 8009b8c:	697b      	ldr	r3, [r7, #20]
 8009b8e:	881b      	ldrh	r3, [r3, #0]
 8009b90:	b29b      	uxth	r3, r3
 8009b92:	059b      	lsls	r3, r3, #22
 8009b94:	0d9b      	lsrs	r3, r3, #22
 8009b96:	b29a      	uxth	r2, r3
 8009b98:	697b      	ldr	r3, [r7, #20]
 8009b9a:	801a      	strh	r2, [r3, #0]
 8009b9c:	1d7b      	adds	r3, r7, #5
 8009b9e:	33ff      	adds	r3, #255	@ 0xff
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d108      	bne.n	8009bb8 <USB_EPStartXfer+0x2e4>
 8009ba6:	697b      	ldr	r3, [r7, #20]
 8009ba8:	881b      	ldrh	r3, [r3, #0]
 8009baa:	b29b      	uxth	r3, r3
 8009bac:	4a42      	ldr	r2, [pc, #264]	@ (8009cb8 <USB_EPStartXfer+0x3e4>)
 8009bae:	4313      	orrs	r3, r2
 8009bb0:	b29a      	uxth	r2, r3
 8009bb2:	697b      	ldr	r3, [r7, #20]
 8009bb4:	801a      	strh	r2, [r3, #0]
 8009bb6:	e064      	b.n	8009c82 <USB_EPStartXfer+0x3ae>
 8009bb8:	1d7b      	adds	r3, r7, #5
 8009bba:	33ff      	adds	r3, #255	@ 0xff
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	2b3e      	cmp	r3, #62	@ 0x3e
 8009bc0:	d81f      	bhi.n	8009c02 <USB_EPStartXfer+0x32e>
 8009bc2:	1d7b      	adds	r3, r7, #5
 8009bc4:	33ff      	adds	r3, #255	@ 0xff
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	085b      	lsrs	r3, r3, #1
 8009bca:	21fc      	movs	r1, #252	@ 0xfc
 8009bcc:	187a      	adds	r2, r7, r1
 8009bce:	6013      	str	r3, [r2, #0]
 8009bd0:	1d7b      	adds	r3, r7, #5
 8009bd2:	33ff      	adds	r3, #255	@ 0xff
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	2201      	movs	r2, #1
 8009bd8:	4013      	ands	r3, r2
 8009bda:	d004      	beq.n	8009be6 <USB_EPStartXfer+0x312>
 8009bdc:	187b      	adds	r3, r7, r1
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	3301      	adds	r3, #1
 8009be2:	187a      	adds	r2, r7, r1
 8009be4:	6013      	str	r3, [r2, #0]
 8009be6:	697b      	ldr	r3, [r7, #20]
 8009be8:	881b      	ldrh	r3, [r3, #0]
 8009bea:	b29a      	uxth	r2, r3
 8009bec:	23fc      	movs	r3, #252	@ 0xfc
 8009bee:	18fb      	adds	r3, r7, r3
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	b29b      	uxth	r3, r3
 8009bf4:	029b      	lsls	r3, r3, #10
 8009bf6:	b29b      	uxth	r3, r3
 8009bf8:	4313      	orrs	r3, r2
 8009bfa:	b29a      	uxth	r2, r3
 8009bfc:	697b      	ldr	r3, [r7, #20]
 8009bfe:	801a      	strh	r2, [r3, #0]
 8009c00:	e03f      	b.n	8009c82 <USB_EPStartXfer+0x3ae>
 8009c02:	1d7b      	adds	r3, r7, #5
 8009c04:	33ff      	adds	r3, #255	@ 0xff
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	095b      	lsrs	r3, r3, #5
 8009c0a:	21fc      	movs	r1, #252	@ 0xfc
 8009c0c:	187a      	adds	r2, r7, r1
 8009c0e:	6013      	str	r3, [r2, #0]
 8009c10:	1d7b      	adds	r3, r7, #5
 8009c12:	33ff      	adds	r3, #255	@ 0xff
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	221f      	movs	r2, #31
 8009c18:	4013      	ands	r3, r2
 8009c1a:	d104      	bne.n	8009c26 <USB_EPStartXfer+0x352>
 8009c1c:	187b      	adds	r3, r7, r1
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	3b01      	subs	r3, #1
 8009c22:	187a      	adds	r2, r7, r1
 8009c24:	6013      	str	r3, [r2, #0]
 8009c26:	697b      	ldr	r3, [r7, #20]
 8009c28:	881b      	ldrh	r3, [r3, #0]
 8009c2a:	b29a      	uxth	r2, r3
 8009c2c:	23fc      	movs	r3, #252	@ 0xfc
 8009c2e:	18fb      	adds	r3, r7, r3
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	b29b      	uxth	r3, r3
 8009c34:	029b      	lsls	r3, r3, #10
 8009c36:	b29b      	uxth	r3, r3
 8009c38:	4313      	orrs	r3, r2
 8009c3a:	b29b      	uxth	r3, r3
 8009c3c:	4a1e      	ldr	r2, [pc, #120]	@ (8009cb8 <USB_EPStartXfer+0x3e4>)
 8009c3e:	4313      	orrs	r3, r2
 8009c40:	b29a      	uxth	r2, r3
 8009c42:	697b      	ldr	r3, [r7, #20]
 8009c44:	801a      	strh	r2, [r3, #0]
 8009c46:	e01c      	b.n	8009c82 <USB_EPStartXfer+0x3ae>
 8009c48:	683b      	ldr	r3, [r7, #0]
 8009c4a:	785b      	ldrb	r3, [r3, #1]
 8009c4c:	2b01      	cmp	r3, #1
 8009c4e:	d118      	bne.n	8009c82 <USB_EPStartXfer+0x3ae>
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	623b      	str	r3, [r7, #32]
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	2250      	movs	r2, #80	@ 0x50
 8009c58:	5a9b      	ldrh	r3, [r3, r2]
 8009c5a:	b29b      	uxth	r3, r3
 8009c5c:	001a      	movs	r2, r3
 8009c5e:	6a3b      	ldr	r3, [r7, #32]
 8009c60:	189b      	adds	r3, r3, r2
 8009c62:	623b      	str	r3, [r7, #32]
 8009c64:	683b      	ldr	r3, [r7, #0]
 8009c66:	781b      	ldrb	r3, [r3, #0]
 8009c68:	00da      	lsls	r2, r3, #3
 8009c6a:	6a3b      	ldr	r3, [r7, #32]
 8009c6c:	18d3      	adds	r3, r2, r3
 8009c6e:	4a0e      	ldr	r2, [pc, #56]	@ (8009ca8 <USB_EPStartXfer+0x3d4>)
 8009c70:	4694      	mov	ip, r2
 8009c72:	4463      	add	r3, ip
 8009c74:	61fb      	str	r3, [r7, #28]
 8009c76:	1d7b      	adds	r3, r7, #5
 8009c78:	33ff      	adds	r3, #255	@ 0xff
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	b29a      	uxth	r2, r3
 8009c7e:	69fb      	ldr	r3, [r7, #28]
 8009c80:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8009c82:	2076      	movs	r0, #118	@ 0x76
 8009c84:	183b      	adds	r3, r7, r0
 8009c86:	683a      	ldr	r2, [r7, #0]
 8009c88:	8912      	ldrh	r2, [r2, #8]
 8009c8a:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009c8c:	683b      	ldr	r3, [r7, #0]
 8009c8e:	6959      	ldr	r1, [r3, #20]
 8009c90:	1d7b      	adds	r3, r7, #5
 8009c92:	33ff      	adds	r3, #255	@ 0xff
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	b29c      	uxth	r4, r3
 8009c98:	183b      	adds	r3, r7, r0
 8009c9a:	881a      	ldrh	r2, [r3, #0]
 8009c9c:	6878      	ldr	r0, [r7, #4]
 8009c9e:	0023      	movs	r3, r4
 8009ca0:	f001 f882 	bl	800ada8 <USB_WritePMA>
 8009ca4:	e329      	b.n	800a2fa <USB_EPStartXfer+0xa26>
 8009ca6:	46c0      	nop			@ (mov r8, r8)
 8009ca8:	00000402 	.word	0x00000402
 8009cac:	ffff8f8f 	.word	0xffff8f8f
 8009cb0:	ffff8180 	.word	0xffff8180
 8009cb4:	00000406 	.word	0x00000406
 8009cb8:	ffff8000 	.word	0xffff8000
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009cbc:	683b      	ldr	r3, [r7, #0]
 8009cbe:	785b      	ldrb	r3, [r3, #1]
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d000      	beq.n	8009cc6 <USB_EPStartXfer+0x3f2>
 8009cc4:	e070      	b.n	8009da8 <USB_EPStartXfer+0x4d4>
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	2250      	movs	r2, #80	@ 0x50
 8009cce:	5a9b      	ldrh	r3, [r3, r2]
 8009cd0:	b29b      	uxth	r3, r3
 8009cd2:	001a      	movs	r2, r3
 8009cd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009cd6:	189b      	adds	r3, r3, r2
 8009cd8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009cda:	683b      	ldr	r3, [r7, #0]
 8009cdc:	781b      	ldrb	r3, [r3, #0]
 8009cde:	00da      	lsls	r2, r3, #3
 8009ce0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009ce2:	18d3      	adds	r3, r2, r3
 8009ce4:	4acd      	ldr	r2, [pc, #820]	@ (800a01c <USB_EPStartXfer+0x748>)
 8009ce6:	4694      	mov	ip, r2
 8009ce8:	4463      	add	r3, ip
 8009cea:	647b      	str	r3, [r7, #68]	@ 0x44
 8009cec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009cee:	881b      	ldrh	r3, [r3, #0]
 8009cf0:	b29b      	uxth	r3, r3
 8009cf2:	059b      	lsls	r3, r3, #22
 8009cf4:	0d9b      	lsrs	r3, r3, #22
 8009cf6:	b29a      	uxth	r2, r3
 8009cf8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009cfa:	801a      	strh	r2, [r3, #0]
 8009cfc:	1d7b      	adds	r3, r7, #5
 8009cfe:	33ff      	adds	r3, #255	@ 0xff
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d108      	bne.n	8009d18 <USB_EPStartXfer+0x444>
 8009d06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d08:	881b      	ldrh	r3, [r3, #0]
 8009d0a:	b29b      	uxth	r3, r3
 8009d0c:	4ac4      	ldr	r2, [pc, #784]	@ (800a020 <USB_EPStartXfer+0x74c>)
 8009d0e:	4313      	orrs	r3, r2
 8009d10:	b29a      	uxth	r2, r3
 8009d12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d14:	801a      	strh	r2, [r3, #0]
 8009d16:	e064      	b.n	8009de2 <USB_EPStartXfer+0x50e>
 8009d18:	1d7b      	adds	r3, r7, #5
 8009d1a:	33ff      	adds	r3, #255	@ 0xff
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	2b3e      	cmp	r3, #62	@ 0x3e
 8009d20:	d81f      	bhi.n	8009d62 <USB_EPStartXfer+0x48e>
 8009d22:	1d7b      	adds	r3, r7, #5
 8009d24:	33ff      	adds	r3, #255	@ 0xff
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	085b      	lsrs	r3, r3, #1
 8009d2a:	21f8      	movs	r1, #248	@ 0xf8
 8009d2c:	187a      	adds	r2, r7, r1
 8009d2e:	6013      	str	r3, [r2, #0]
 8009d30:	1d7b      	adds	r3, r7, #5
 8009d32:	33ff      	adds	r3, #255	@ 0xff
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	2201      	movs	r2, #1
 8009d38:	4013      	ands	r3, r2
 8009d3a:	d004      	beq.n	8009d46 <USB_EPStartXfer+0x472>
 8009d3c:	187b      	adds	r3, r7, r1
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	3301      	adds	r3, #1
 8009d42:	187a      	adds	r2, r7, r1
 8009d44:	6013      	str	r3, [r2, #0]
 8009d46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d48:	881b      	ldrh	r3, [r3, #0]
 8009d4a:	b29a      	uxth	r2, r3
 8009d4c:	23f8      	movs	r3, #248	@ 0xf8
 8009d4e:	18fb      	adds	r3, r7, r3
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	b29b      	uxth	r3, r3
 8009d54:	029b      	lsls	r3, r3, #10
 8009d56:	b29b      	uxth	r3, r3
 8009d58:	4313      	orrs	r3, r2
 8009d5a:	b29a      	uxth	r2, r3
 8009d5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d5e:	801a      	strh	r2, [r3, #0]
 8009d60:	e03f      	b.n	8009de2 <USB_EPStartXfer+0x50e>
 8009d62:	1d7b      	adds	r3, r7, #5
 8009d64:	33ff      	adds	r3, #255	@ 0xff
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	095b      	lsrs	r3, r3, #5
 8009d6a:	21f8      	movs	r1, #248	@ 0xf8
 8009d6c:	187a      	adds	r2, r7, r1
 8009d6e:	6013      	str	r3, [r2, #0]
 8009d70:	1d7b      	adds	r3, r7, #5
 8009d72:	33ff      	adds	r3, #255	@ 0xff
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	221f      	movs	r2, #31
 8009d78:	4013      	ands	r3, r2
 8009d7a:	d104      	bne.n	8009d86 <USB_EPStartXfer+0x4b2>
 8009d7c:	187b      	adds	r3, r7, r1
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	3b01      	subs	r3, #1
 8009d82:	187a      	adds	r2, r7, r1
 8009d84:	6013      	str	r3, [r2, #0]
 8009d86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d88:	881b      	ldrh	r3, [r3, #0]
 8009d8a:	b29a      	uxth	r2, r3
 8009d8c:	23f8      	movs	r3, #248	@ 0xf8
 8009d8e:	18fb      	adds	r3, r7, r3
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	b29b      	uxth	r3, r3
 8009d94:	029b      	lsls	r3, r3, #10
 8009d96:	b29b      	uxth	r3, r3
 8009d98:	4313      	orrs	r3, r2
 8009d9a:	b29b      	uxth	r3, r3
 8009d9c:	4aa0      	ldr	r2, [pc, #640]	@ (800a020 <USB_EPStartXfer+0x74c>)
 8009d9e:	4313      	orrs	r3, r2
 8009da0:	b29a      	uxth	r2, r3
 8009da2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009da4:	801a      	strh	r2, [r3, #0]
 8009da6:	e01c      	b.n	8009de2 <USB_EPStartXfer+0x50e>
 8009da8:	683b      	ldr	r3, [r7, #0]
 8009daa:	785b      	ldrb	r3, [r3, #1]
 8009dac:	2b01      	cmp	r3, #1
 8009dae:	d118      	bne.n	8009de2 <USB_EPStartXfer+0x50e>
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	653b      	str	r3, [r7, #80]	@ 0x50
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	2250      	movs	r2, #80	@ 0x50
 8009db8:	5a9b      	ldrh	r3, [r3, r2]
 8009dba:	b29b      	uxth	r3, r3
 8009dbc:	001a      	movs	r2, r3
 8009dbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009dc0:	189b      	adds	r3, r3, r2
 8009dc2:	653b      	str	r3, [r7, #80]	@ 0x50
 8009dc4:	683b      	ldr	r3, [r7, #0]
 8009dc6:	781b      	ldrb	r3, [r3, #0]
 8009dc8:	00da      	lsls	r2, r3, #3
 8009dca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009dcc:	18d3      	adds	r3, r2, r3
 8009dce:	4a93      	ldr	r2, [pc, #588]	@ (800a01c <USB_EPStartXfer+0x748>)
 8009dd0:	4694      	mov	ip, r2
 8009dd2:	4463      	add	r3, ip
 8009dd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009dd6:	1d7b      	adds	r3, r7, #5
 8009dd8:	33ff      	adds	r3, #255	@ 0xff
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	b29a      	uxth	r2, r3
 8009dde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009de0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8009de2:	2076      	movs	r0, #118	@ 0x76
 8009de4:	183b      	adds	r3, r7, r0
 8009de6:	683a      	ldr	r2, [r7, #0]
 8009de8:	8912      	ldrh	r2, [r2, #8]
 8009dea:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009dec:	683b      	ldr	r3, [r7, #0]
 8009dee:	6959      	ldr	r1, [r3, #20]
 8009df0:	1d7b      	adds	r3, r7, #5
 8009df2:	33ff      	adds	r3, #255	@ 0xff
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	b29c      	uxth	r4, r3
 8009df8:	183b      	adds	r3, r7, r0
 8009dfa:	881a      	ldrh	r2, [r3, #0]
 8009dfc:	6878      	ldr	r0, [r7, #4]
 8009dfe:	0023      	movs	r3, r4
 8009e00:	f000 ffd2 	bl	800ada8 <USB_WritePMA>
            ep->xfer_buff += len;
 8009e04:	683b      	ldr	r3, [r7, #0]
 8009e06:	695a      	ldr	r2, [r3, #20]
 8009e08:	1d7b      	adds	r3, r7, #5
 8009e0a:	33ff      	adds	r3, #255	@ 0xff
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	18d2      	adds	r2, r2, r3
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8009e14:	683b      	ldr	r3, [r7, #0]
 8009e16:	6a1a      	ldr	r2, [r3, #32]
 8009e18:	683b      	ldr	r3, [r7, #0]
 8009e1a:	691b      	ldr	r3, [r3, #16]
 8009e1c:	429a      	cmp	r2, r3
 8009e1e:	d908      	bls.n	8009e32 <USB_EPStartXfer+0x55e>
            {
              ep->xfer_len_db -= len;
 8009e20:	683b      	ldr	r3, [r7, #0]
 8009e22:	6a1a      	ldr	r2, [r3, #32]
 8009e24:	1d7b      	adds	r3, r7, #5
 8009e26:	33ff      	adds	r3, #255	@ 0xff
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	1ad2      	subs	r2, r2, r3
 8009e2c:	683b      	ldr	r3, [r7, #0]
 8009e2e:	621a      	str	r2, [r3, #32]
 8009e30:	e007      	b.n	8009e42 <USB_EPStartXfer+0x56e>
            }
            else
            {
              len = ep->xfer_len_db;
 8009e32:	683b      	ldr	r3, [r7, #0]
 8009e34:	6a1b      	ldr	r3, [r3, #32]
 8009e36:	1d7a      	adds	r2, r7, #5
 8009e38:	32ff      	adds	r2, #255	@ 0xff
 8009e3a:	6013      	str	r3, [r2, #0]
              ep->xfer_len_db = 0U;
 8009e3c:	683b      	ldr	r3, [r7, #0]
 8009e3e:	2200      	movs	r2, #0
 8009e40:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	643b      	str	r3, [r7, #64]	@ 0x40
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	785b      	ldrb	r3, [r3, #1]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d000      	beq.n	8009e50 <USB_EPStartXfer+0x57c>
 8009e4e:	e070      	b.n	8009f32 <USB_EPStartXfer+0x65e>
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	2250      	movs	r2, #80	@ 0x50
 8009e58:	5a9b      	ldrh	r3, [r3, r2]
 8009e5a:	b29b      	uxth	r3, r3
 8009e5c:	001a      	movs	r2, r3
 8009e5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e60:	189b      	adds	r3, r3, r2
 8009e62:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	781b      	ldrb	r3, [r3, #0]
 8009e68:	00da      	lsls	r2, r3, #3
 8009e6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e6c:	18d3      	adds	r3, r2, r3
 8009e6e:	4a6d      	ldr	r2, [pc, #436]	@ (800a024 <USB_EPStartXfer+0x750>)
 8009e70:	4694      	mov	ip, r2
 8009e72:	4463      	add	r3, ip
 8009e74:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e78:	881b      	ldrh	r3, [r3, #0]
 8009e7a:	b29b      	uxth	r3, r3
 8009e7c:	059b      	lsls	r3, r3, #22
 8009e7e:	0d9b      	lsrs	r3, r3, #22
 8009e80:	b29a      	uxth	r2, r3
 8009e82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e84:	801a      	strh	r2, [r3, #0]
 8009e86:	1d7b      	adds	r3, r7, #5
 8009e88:	33ff      	adds	r3, #255	@ 0xff
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d108      	bne.n	8009ea2 <USB_EPStartXfer+0x5ce>
 8009e90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e92:	881b      	ldrh	r3, [r3, #0]
 8009e94:	b29b      	uxth	r3, r3
 8009e96:	4a62      	ldr	r2, [pc, #392]	@ (800a020 <USB_EPStartXfer+0x74c>)
 8009e98:	4313      	orrs	r3, r2
 8009e9a:	b29a      	uxth	r2, r3
 8009e9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e9e:	801a      	strh	r2, [r3, #0]
 8009ea0:	e062      	b.n	8009f68 <USB_EPStartXfer+0x694>
 8009ea2:	1d7b      	adds	r3, r7, #5
 8009ea4:	33ff      	adds	r3, #255	@ 0xff
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	2b3e      	cmp	r3, #62	@ 0x3e
 8009eaa:	d81f      	bhi.n	8009eec <USB_EPStartXfer+0x618>
 8009eac:	1d7b      	adds	r3, r7, #5
 8009eae:	33ff      	adds	r3, #255	@ 0xff
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	085b      	lsrs	r3, r3, #1
 8009eb4:	21f4      	movs	r1, #244	@ 0xf4
 8009eb6:	187a      	adds	r2, r7, r1
 8009eb8:	6013      	str	r3, [r2, #0]
 8009eba:	1d7b      	adds	r3, r7, #5
 8009ebc:	33ff      	adds	r3, #255	@ 0xff
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	2201      	movs	r2, #1
 8009ec2:	4013      	ands	r3, r2
 8009ec4:	d004      	beq.n	8009ed0 <USB_EPStartXfer+0x5fc>
 8009ec6:	187b      	adds	r3, r7, r1
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	3301      	adds	r3, #1
 8009ecc:	187a      	adds	r2, r7, r1
 8009ece:	6013      	str	r3, [r2, #0]
 8009ed0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ed2:	881b      	ldrh	r3, [r3, #0]
 8009ed4:	b29a      	uxth	r2, r3
 8009ed6:	23f4      	movs	r3, #244	@ 0xf4
 8009ed8:	18fb      	adds	r3, r7, r3
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	b29b      	uxth	r3, r3
 8009ede:	029b      	lsls	r3, r3, #10
 8009ee0:	b29b      	uxth	r3, r3
 8009ee2:	4313      	orrs	r3, r2
 8009ee4:	b29a      	uxth	r2, r3
 8009ee6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ee8:	801a      	strh	r2, [r3, #0]
 8009eea:	e03d      	b.n	8009f68 <USB_EPStartXfer+0x694>
 8009eec:	1d7b      	adds	r3, r7, #5
 8009eee:	33ff      	adds	r3, #255	@ 0xff
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	095b      	lsrs	r3, r3, #5
 8009ef4:	21f4      	movs	r1, #244	@ 0xf4
 8009ef6:	187a      	adds	r2, r7, r1
 8009ef8:	6013      	str	r3, [r2, #0]
 8009efa:	1d7b      	adds	r3, r7, #5
 8009efc:	33ff      	adds	r3, #255	@ 0xff
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	221f      	movs	r2, #31
 8009f02:	4013      	ands	r3, r2
 8009f04:	d104      	bne.n	8009f10 <USB_EPStartXfer+0x63c>
 8009f06:	187b      	adds	r3, r7, r1
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	3b01      	subs	r3, #1
 8009f0c:	187a      	adds	r2, r7, r1
 8009f0e:	6013      	str	r3, [r2, #0]
 8009f10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f12:	881b      	ldrh	r3, [r3, #0]
 8009f14:	b29a      	uxth	r2, r3
 8009f16:	23f4      	movs	r3, #244	@ 0xf4
 8009f18:	18fb      	adds	r3, r7, r3
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	b29b      	uxth	r3, r3
 8009f1e:	029b      	lsls	r3, r3, #10
 8009f20:	b29b      	uxth	r3, r3
 8009f22:	4313      	orrs	r3, r2
 8009f24:	b29b      	uxth	r3, r3
 8009f26:	4a3e      	ldr	r2, [pc, #248]	@ (800a020 <USB_EPStartXfer+0x74c>)
 8009f28:	4313      	orrs	r3, r2
 8009f2a:	b29a      	uxth	r2, r3
 8009f2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f2e:	801a      	strh	r2, [r3, #0]
 8009f30:	e01a      	b.n	8009f68 <USB_EPStartXfer+0x694>
 8009f32:	683b      	ldr	r3, [r7, #0]
 8009f34:	785b      	ldrb	r3, [r3, #1]
 8009f36:	2b01      	cmp	r3, #1
 8009f38:	d116      	bne.n	8009f68 <USB_EPStartXfer+0x694>
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	2250      	movs	r2, #80	@ 0x50
 8009f3e:	5a9b      	ldrh	r3, [r3, r2]
 8009f40:	b29b      	uxth	r3, r3
 8009f42:	001a      	movs	r2, r3
 8009f44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009f46:	189b      	adds	r3, r3, r2
 8009f48:	643b      	str	r3, [r7, #64]	@ 0x40
 8009f4a:	683b      	ldr	r3, [r7, #0]
 8009f4c:	781b      	ldrb	r3, [r3, #0]
 8009f4e:	00da      	lsls	r2, r3, #3
 8009f50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009f52:	18d3      	adds	r3, r2, r3
 8009f54:	4a33      	ldr	r2, [pc, #204]	@ (800a024 <USB_EPStartXfer+0x750>)
 8009f56:	4694      	mov	ip, r2
 8009f58:	4463      	add	r3, ip
 8009f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009f5c:	1d7b      	adds	r3, r7, #5
 8009f5e:	33ff      	adds	r3, #255	@ 0xff
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	b29a      	uxth	r2, r3
 8009f64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f66:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8009f68:	2076      	movs	r0, #118	@ 0x76
 8009f6a:	183b      	adds	r3, r7, r0
 8009f6c:	683a      	ldr	r2, [r7, #0]
 8009f6e:	8952      	ldrh	r2, [r2, #10]
 8009f70:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009f72:	683b      	ldr	r3, [r7, #0]
 8009f74:	6959      	ldr	r1, [r3, #20]
 8009f76:	1d7b      	adds	r3, r7, #5
 8009f78:	33ff      	adds	r3, #255	@ 0xff
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	b29c      	uxth	r4, r3
 8009f7e:	183b      	adds	r3, r7, r0
 8009f80:	881a      	ldrh	r2, [r3, #0]
 8009f82:	6878      	ldr	r0, [r7, #4]
 8009f84:	0023      	movs	r3, r4
 8009f86:	f000 ff0f 	bl	800ada8 <USB_WritePMA>
 8009f8a:	e1b6      	b.n	800a2fa <USB_EPStartXfer+0xa26>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8009f8c:	683b      	ldr	r3, [r7, #0]
 8009f8e:	6a1b      	ldr	r3, [r3, #32]
 8009f90:	1d7a      	adds	r2, r7, #5
 8009f92:	32ff      	adds	r2, #255	@ 0xff
 8009f94:	6013      	str	r3, [r2, #0]

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8009f96:	687a      	ldr	r2, [r7, #4]
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	781b      	ldrb	r3, [r3, #0]
 8009f9c:	009b      	lsls	r3, r3, #2
 8009f9e:	18d3      	adds	r3, r2, r3
 8009fa0:	881b      	ldrh	r3, [r3, #0]
 8009fa2:	b29a      	uxth	r2, r3
 8009fa4:	2062      	movs	r0, #98	@ 0x62
 8009fa6:	183b      	adds	r3, r7, r0
 8009fa8:	491f      	ldr	r1, [pc, #124]	@ (800a028 <USB_EPStartXfer+0x754>)
 8009faa:	400a      	ands	r2, r1
 8009fac:	801a      	strh	r2, [r3, #0]
 8009fae:	687a      	ldr	r2, [r7, #4]
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	781b      	ldrb	r3, [r3, #0]
 8009fb4:	009b      	lsls	r3, r3, #2
 8009fb6:	18d3      	adds	r3, r2, r3
 8009fb8:	183a      	adds	r2, r7, r0
 8009fba:	8812      	ldrh	r2, [r2, #0]
 8009fbc:	491b      	ldr	r1, [pc, #108]	@ (800a02c <USB_EPStartXfer+0x758>)
 8009fbe:	430a      	orrs	r2, r1
 8009fc0:	b292      	uxth	r2, r2
 8009fc2:	801a      	strh	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	2250      	movs	r2, #80	@ 0x50
 8009fcc:	5a9b      	ldrh	r3, [r3, r2]
 8009fce:	b29b      	uxth	r3, r3
 8009fd0:	001a      	movs	r2, r3
 8009fd2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009fd4:	189b      	adds	r3, r3, r2
 8009fd6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009fd8:	683b      	ldr	r3, [r7, #0]
 8009fda:	781b      	ldrb	r3, [r3, #0]
 8009fdc:	00da      	lsls	r2, r3, #3
 8009fde:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009fe0:	18d3      	adds	r3, r2, r3
 8009fe2:	4a0e      	ldr	r2, [pc, #56]	@ (800a01c <USB_EPStartXfer+0x748>)
 8009fe4:	4694      	mov	ip, r2
 8009fe6:	4463      	add	r3, ip
 8009fe8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009fea:	1d7b      	adds	r3, r7, #5
 8009fec:	33ff      	adds	r3, #255	@ 0xff
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	b29a      	uxth	r2, r3
 8009ff2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009ff4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8009ff6:	2076      	movs	r0, #118	@ 0x76
 8009ff8:	183b      	adds	r3, r7, r0
 8009ffa:	683a      	ldr	r2, [r7, #0]
 8009ffc:	8912      	ldrh	r2, [r2, #8]
 8009ffe:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a000:	683b      	ldr	r3, [r7, #0]
 800a002:	6959      	ldr	r1, [r3, #20]
 800a004:	1d7b      	adds	r3, r7, #5
 800a006:	33ff      	adds	r3, #255	@ 0xff
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	b29c      	uxth	r4, r3
 800a00c:	183b      	adds	r3, r7, r0
 800a00e:	881a      	ldrh	r2, [r3, #0]
 800a010:	6878      	ldr	r0, [r7, #4]
 800a012:	0023      	movs	r3, r4
 800a014:	f000 fec8 	bl	800ada8 <USB_WritePMA>
 800a018:	e16f      	b.n	800a2fa <USB_EPStartXfer+0xa26>
 800a01a:	46c0      	nop			@ (mov r8, r8)
 800a01c:	00000402 	.word	0x00000402
 800a020:	ffff8000 	.word	0xffff8000
 800a024:	00000406 	.word	0x00000406
 800a028:	ffff8e8f 	.word	0xffff8e8f
 800a02c:	ffff8080 	.word	0xffff8080
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800a030:	683b      	ldr	r3, [r7, #0]
 800a032:	6a1a      	ldr	r2, [r3, #32]
 800a034:	1d7b      	adds	r3, r7, #5
 800a036:	33ff      	adds	r3, #255	@ 0xff
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	1ad2      	subs	r2, r2, r3
 800a03c:	683b      	ldr	r3, [r7, #0]
 800a03e:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a040:	687a      	ldr	r2, [r7, #4]
 800a042:	683b      	ldr	r3, [r7, #0]
 800a044:	781b      	ldrb	r3, [r3, #0]
 800a046:	009b      	lsls	r3, r3, #2
 800a048:	18d3      	adds	r3, r2, r3
 800a04a:	881b      	ldrh	r3, [r3, #0]
 800a04c:	b29b      	uxth	r3, r3
 800a04e:	001a      	movs	r2, r3
 800a050:	2340      	movs	r3, #64	@ 0x40
 800a052:	4013      	ands	r3, r2
 800a054:	d100      	bne.n	800a058 <USB_EPStartXfer+0x784>
 800a056:	e0a4      	b.n	800a1a2 <USB_EPStartXfer+0x8ce>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	673b      	str	r3, [r7, #112]	@ 0x70
 800a05c:	683b      	ldr	r3, [r7, #0]
 800a05e:	785b      	ldrb	r3, [r3, #1]
 800a060:	2b00      	cmp	r3, #0
 800a062:	d000      	beq.n	800a066 <USB_EPStartXfer+0x792>
 800a064:	e070      	b.n	800a148 <USB_EPStartXfer+0x874>
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	2250      	movs	r2, #80	@ 0x50
 800a06e:	5a9b      	ldrh	r3, [r3, r2]
 800a070:	b29b      	uxth	r3, r3
 800a072:	001a      	movs	r2, r3
 800a074:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a076:	189b      	adds	r3, r3, r2
 800a078:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a07a:	683b      	ldr	r3, [r7, #0]
 800a07c:	781b      	ldrb	r3, [r3, #0]
 800a07e:	00da      	lsls	r2, r3, #3
 800a080:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a082:	18d3      	adds	r3, r2, r3
 800a084:	4ada      	ldr	r2, [pc, #872]	@ (800a3f0 <USB_EPStartXfer+0xb1c>)
 800a086:	4694      	mov	ip, r2
 800a088:	4463      	add	r3, ip
 800a08a:	667b      	str	r3, [r7, #100]	@ 0x64
 800a08c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a08e:	881b      	ldrh	r3, [r3, #0]
 800a090:	b29b      	uxth	r3, r3
 800a092:	059b      	lsls	r3, r3, #22
 800a094:	0d9b      	lsrs	r3, r3, #22
 800a096:	b29a      	uxth	r2, r3
 800a098:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a09a:	801a      	strh	r2, [r3, #0]
 800a09c:	1d7b      	adds	r3, r7, #5
 800a09e:	33ff      	adds	r3, #255	@ 0xff
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d108      	bne.n	800a0b8 <USB_EPStartXfer+0x7e4>
 800a0a6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a0a8:	881b      	ldrh	r3, [r3, #0]
 800a0aa:	b29b      	uxth	r3, r3
 800a0ac:	4ad1      	ldr	r2, [pc, #836]	@ (800a3f4 <USB_EPStartXfer+0xb20>)
 800a0ae:	4313      	orrs	r3, r2
 800a0b0:	b29a      	uxth	r2, r3
 800a0b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a0b4:	801a      	strh	r2, [r3, #0]
 800a0b6:	e062      	b.n	800a17e <USB_EPStartXfer+0x8aa>
 800a0b8:	1d7b      	adds	r3, r7, #5
 800a0ba:	33ff      	adds	r3, #255	@ 0xff
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	2b3e      	cmp	r3, #62	@ 0x3e
 800a0c0:	d81f      	bhi.n	800a102 <USB_EPStartXfer+0x82e>
 800a0c2:	1d7b      	adds	r3, r7, #5
 800a0c4:	33ff      	adds	r3, #255	@ 0xff
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	085b      	lsrs	r3, r3, #1
 800a0ca:	21f0      	movs	r1, #240	@ 0xf0
 800a0cc:	187a      	adds	r2, r7, r1
 800a0ce:	6013      	str	r3, [r2, #0]
 800a0d0:	1d7b      	adds	r3, r7, #5
 800a0d2:	33ff      	adds	r3, #255	@ 0xff
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	2201      	movs	r2, #1
 800a0d8:	4013      	ands	r3, r2
 800a0da:	d004      	beq.n	800a0e6 <USB_EPStartXfer+0x812>
 800a0dc:	187b      	adds	r3, r7, r1
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	3301      	adds	r3, #1
 800a0e2:	187a      	adds	r2, r7, r1
 800a0e4:	6013      	str	r3, [r2, #0]
 800a0e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a0e8:	881b      	ldrh	r3, [r3, #0]
 800a0ea:	b29a      	uxth	r2, r3
 800a0ec:	23f0      	movs	r3, #240	@ 0xf0
 800a0ee:	18fb      	adds	r3, r7, r3
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	b29b      	uxth	r3, r3
 800a0f4:	029b      	lsls	r3, r3, #10
 800a0f6:	b29b      	uxth	r3, r3
 800a0f8:	4313      	orrs	r3, r2
 800a0fa:	b29a      	uxth	r2, r3
 800a0fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a0fe:	801a      	strh	r2, [r3, #0]
 800a100:	e03d      	b.n	800a17e <USB_EPStartXfer+0x8aa>
 800a102:	1d7b      	adds	r3, r7, #5
 800a104:	33ff      	adds	r3, #255	@ 0xff
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	095b      	lsrs	r3, r3, #5
 800a10a:	21f0      	movs	r1, #240	@ 0xf0
 800a10c:	187a      	adds	r2, r7, r1
 800a10e:	6013      	str	r3, [r2, #0]
 800a110:	1d7b      	adds	r3, r7, #5
 800a112:	33ff      	adds	r3, #255	@ 0xff
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	221f      	movs	r2, #31
 800a118:	4013      	ands	r3, r2
 800a11a:	d104      	bne.n	800a126 <USB_EPStartXfer+0x852>
 800a11c:	187b      	adds	r3, r7, r1
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	3b01      	subs	r3, #1
 800a122:	187a      	adds	r2, r7, r1
 800a124:	6013      	str	r3, [r2, #0]
 800a126:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a128:	881b      	ldrh	r3, [r3, #0]
 800a12a:	b29a      	uxth	r2, r3
 800a12c:	23f0      	movs	r3, #240	@ 0xf0
 800a12e:	18fb      	adds	r3, r7, r3
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	b29b      	uxth	r3, r3
 800a134:	029b      	lsls	r3, r3, #10
 800a136:	b29b      	uxth	r3, r3
 800a138:	4313      	orrs	r3, r2
 800a13a:	b29b      	uxth	r3, r3
 800a13c:	4aad      	ldr	r2, [pc, #692]	@ (800a3f4 <USB_EPStartXfer+0xb20>)
 800a13e:	4313      	orrs	r3, r2
 800a140:	b29a      	uxth	r2, r3
 800a142:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a144:	801a      	strh	r2, [r3, #0]
 800a146:	e01a      	b.n	800a17e <USB_EPStartXfer+0x8aa>
 800a148:	683b      	ldr	r3, [r7, #0]
 800a14a:	785b      	ldrb	r3, [r3, #1]
 800a14c:	2b01      	cmp	r3, #1
 800a14e:	d116      	bne.n	800a17e <USB_EPStartXfer+0x8aa>
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	2250      	movs	r2, #80	@ 0x50
 800a154:	5a9b      	ldrh	r3, [r3, r2]
 800a156:	b29b      	uxth	r3, r3
 800a158:	001a      	movs	r2, r3
 800a15a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a15c:	189b      	adds	r3, r3, r2
 800a15e:	673b      	str	r3, [r7, #112]	@ 0x70
 800a160:	683b      	ldr	r3, [r7, #0]
 800a162:	781b      	ldrb	r3, [r3, #0]
 800a164:	00da      	lsls	r2, r3, #3
 800a166:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a168:	18d3      	adds	r3, r2, r3
 800a16a:	4aa1      	ldr	r2, [pc, #644]	@ (800a3f0 <USB_EPStartXfer+0xb1c>)
 800a16c:	4694      	mov	ip, r2
 800a16e:	4463      	add	r3, ip
 800a170:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a172:	1d7b      	adds	r3, r7, #5
 800a174:	33ff      	adds	r3, #255	@ 0xff
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	b29a      	uxth	r2, r3
 800a17a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a17c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800a17e:	2076      	movs	r0, #118	@ 0x76
 800a180:	183b      	adds	r3, r7, r0
 800a182:	683a      	ldr	r2, [r7, #0]
 800a184:	8952      	ldrh	r2, [r2, #10]
 800a186:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a188:	683b      	ldr	r3, [r7, #0]
 800a18a:	6959      	ldr	r1, [r3, #20]
 800a18c:	1d7b      	adds	r3, r7, #5
 800a18e:	33ff      	adds	r3, #255	@ 0xff
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	b29c      	uxth	r4, r3
 800a194:	183b      	adds	r3, r7, r0
 800a196:	881a      	ldrh	r2, [r3, #0]
 800a198:	6878      	ldr	r0, [r7, #4]
 800a19a:	0023      	movs	r3, r4
 800a19c:	f000 fe04 	bl	800ada8 <USB_WritePMA>
 800a1a0:	e0ab      	b.n	800a2fa <USB_EPStartXfer+0xa26>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a1a2:	683b      	ldr	r3, [r7, #0]
 800a1a4:	785b      	ldrb	r3, [r3, #1]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d000      	beq.n	800a1ac <USB_EPStartXfer+0x8d8>
 800a1aa:	e070      	b.n	800a28e <USB_EPStartXfer+0x9ba>
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	2250      	movs	r2, #80	@ 0x50
 800a1b4:	5a9b      	ldrh	r3, [r3, r2]
 800a1b6:	b29b      	uxth	r3, r3
 800a1b8:	001a      	movs	r2, r3
 800a1ba:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a1bc:	189b      	adds	r3, r3, r2
 800a1be:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a1c0:	683b      	ldr	r3, [r7, #0]
 800a1c2:	781b      	ldrb	r3, [r3, #0]
 800a1c4:	00da      	lsls	r2, r3, #3
 800a1c6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a1c8:	18d3      	adds	r3, r2, r3
 800a1ca:	4a8b      	ldr	r2, [pc, #556]	@ (800a3f8 <USB_EPStartXfer+0xb24>)
 800a1cc:	4694      	mov	ip, r2
 800a1ce:	4463      	add	r3, ip
 800a1d0:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a1d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a1d4:	881b      	ldrh	r3, [r3, #0]
 800a1d6:	b29b      	uxth	r3, r3
 800a1d8:	059b      	lsls	r3, r3, #22
 800a1da:	0d9b      	lsrs	r3, r3, #22
 800a1dc:	b29a      	uxth	r2, r3
 800a1de:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a1e0:	801a      	strh	r2, [r3, #0]
 800a1e2:	1d7b      	adds	r3, r7, #5
 800a1e4:	33ff      	adds	r3, #255	@ 0xff
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d108      	bne.n	800a1fe <USB_EPStartXfer+0x92a>
 800a1ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a1ee:	881b      	ldrh	r3, [r3, #0]
 800a1f0:	b29b      	uxth	r3, r3
 800a1f2:	4a80      	ldr	r2, [pc, #512]	@ (800a3f4 <USB_EPStartXfer+0xb20>)
 800a1f4:	4313      	orrs	r3, r2
 800a1f6:	b29a      	uxth	r2, r3
 800a1f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a1fa:	801a      	strh	r2, [r3, #0]
 800a1fc:	e06c      	b.n	800a2d8 <USB_EPStartXfer+0xa04>
 800a1fe:	1d7b      	adds	r3, r7, #5
 800a200:	33ff      	adds	r3, #255	@ 0xff
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	2b3e      	cmp	r3, #62	@ 0x3e
 800a206:	d81f      	bhi.n	800a248 <USB_EPStartXfer+0x974>
 800a208:	1d7b      	adds	r3, r7, #5
 800a20a:	33ff      	adds	r3, #255	@ 0xff
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	085b      	lsrs	r3, r3, #1
 800a210:	21ec      	movs	r1, #236	@ 0xec
 800a212:	187a      	adds	r2, r7, r1
 800a214:	6013      	str	r3, [r2, #0]
 800a216:	1d7b      	adds	r3, r7, #5
 800a218:	33ff      	adds	r3, #255	@ 0xff
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	2201      	movs	r2, #1
 800a21e:	4013      	ands	r3, r2
 800a220:	d004      	beq.n	800a22c <USB_EPStartXfer+0x958>
 800a222:	187b      	adds	r3, r7, r1
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	3301      	adds	r3, #1
 800a228:	187a      	adds	r2, r7, r1
 800a22a:	6013      	str	r3, [r2, #0]
 800a22c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a22e:	881b      	ldrh	r3, [r3, #0]
 800a230:	b29a      	uxth	r2, r3
 800a232:	23ec      	movs	r3, #236	@ 0xec
 800a234:	18fb      	adds	r3, r7, r3
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	b29b      	uxth	r3, r3
 800a23a:	029b      	lsls	r3, r3, #10
 800a23c:	b29b      	uxth	r3, r3
 800a23e:	4313      	orrs	r3, r2
 800a240:	b29a      	uxth	r2, r3
 800a242:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a244:	801a      	strh	r2, [r3, #0]
 800a246:	e047      	b.n	800a2d8 <USB_EPStartXfer+0xa04>
 800a248:	1d7b      	adds	r3, r7, #5
 800a24a:	33ff      	adds	r3, #255	@ 0xff
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	095b      	lsrs	r3, r3, #5
 800a250:	21ec      	movs	r1, #236	@ 0xec
 800a252:	187a      	adds	r2, r7, r1
 800a254:	6013      	str	r3, [r2, #0]
 800a256:	1d7b      	adds	r3, r7, #5
 800a258:	33ff      	adds	r3, #255	@ 0xff
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	221f      	movs	r2, #31
 800a25e:	4013      	ands	r3, r2
 800a260:	d104      	bne.n	800a26c <USB_EPStartXfer+0x998>
 800a262:	187b      	adds	r3, r7, r1
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	3b01      	subs	r3, #1
 800a268:	187a      	adds	r2, r7, r1
 800a26a:	6013      	str	r3, [r2, #0]
 800a26c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a26e:	881b      	ldrh	r3, [r3, #0]
 800a270:	b29a      	uxth	r2, r3
 800a272:	23ec      	movs	r3, #236	@ 0xec
 800a274:	18fb      	adds	r3, r7, r3
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	b29b      	uxth	r3, r3
 800a27a:	029b      	lsls	r3, r3, #10
 800a27c:	b29b      	uxth	r3, r3
 800a27e:	4313      	orrs	r3, r2
 800a280:	b29b      	uxth	r3, r3
 800a282:	4a5c      	ldr	r2, [pc, #368]	@ (800a3f4 <USB_EPStartXfer+0xb20>)
 800a284:	4313      	orrs	r3, r2
 800a286:	b29a      	uxth	r2, r3
 800a288:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a28a:	801a      	strh	r2, [r3, #0]
 800a28c:	e024      	b.n	800a2d8 <USB_EPStartXfer+0xa04>
 800a28e:	683b      	ldr	r3, [r7, #0]
 800a290:	785b      	ldrb	r3, [r3, #1]
 800a292:	2b01      	cmp	r3, #1
 800a294:	d120      	bne.n	800a2d8 <USB_EPStartXfer+0xa04>
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	2184      	movs	r1, #132	@ 0x84
 800a29a:	187a      	adds	r2, r7, r1
 800a29c:	6013      	str	r3, [r2, #0]
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	2250      	movs	r2, #80	@ 0x50
 800a2a2:	5a9b      	ldrh	r3, [r3, r2]
 800a2a4:	b29b      	uxth	r3, r3
 800a2a6:	001a      	movs	r2, r3
 800a2a8:	187b      	adds	r3, r7, r1
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	189b      	adds	r3, r3, r2
 800a2ae:	187a      	adds	r2, r7, r1
 800a2b0:	6013      	str	r3, [r2, #0]
 800a2b2:	683b      	ldr	r3, [r7, #0]
 800a2b4:	781b      	ldrb	r3, [r3, #0]
 800a2b6:	00da      	lsls	r2, r3, #3
 800a2b8:	187b      	adds	r3, r7, r1
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	18d3      	adds	r3, r2, r3
 800a2be:	4a4e      	ldr	r2, [pc, #312]	@ (800a3f8 <USB_EPStartXfer+0xb24>)
 800a2c0:	4694      	mov	ip, r2
 800a2c2:	4463      	add	r3, ip
 800a2c4:	2180      	movs	r1, #128	@ 0x80
 800a2c6:	187a      	adds	r2, r7, r1
 800a2c8:	6013      	str	r3, [r2, #0]
 800a2ca:	1d7b      	adds	r3, r7, #5
 800a2cc:	33ff      	adds	r3, #255	@ 0xff
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	b29a      	uxth	r2, r3
 800a2d2:	187b      	adds	r3, r7, r1
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800a2d8:	2076      	movs	r0, #118	@ 0x76
 800a2da:	183b      	adds	r3, r7, r0
 800a2dc:	683a      	ldr	r2, [r7, #0]
 800a2de:	8912      	ldrh	r2, [r2, #8]
 800a2e0:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a2e2:	683b      	ldr	r3, [r7, #0]
 800a2e4:	6959      	ldr	r1, [r3, #20]
 800a2e6:	1d7b      	adds	r3, r7, #5
 800a2e8:	33ff      	adds	r3, #255	@ 0xff
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	b29c      	uxth	r4, r3
 800a2ee:	183b      	adds	r3, r7, r0
 800a2f0:	881a      	ldrh	r2, [r3, #0]
 800a2f2:	6878      	ldr	r0, [r7, #4]
 800a2f4:	0023      	movs	r3, r4
 800a2f6:	f000 fd57 	bl	800ada8 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800a2fa:	687a      	ldr	r2, [r7, #4]
 800a2fc:	683b      	ldr	r3, [r7, #0]
 800a2fe:	781b      	ldrb	r3, [r3, #0]
 800a300:	009b      	lsls	r3, r3, #2
 800a302:	18d3      	adds	r3, r2, r3
 800a304:	881b      	ldrh	r3, [r3, #0]
 800a306:	b29a      	uxth	r2, r3
 800a308:	200a      	movs	r0, #10
 800a30a:	183b      	adds	r3, r7, r0
 800a30c:	493b      	ldr	r1, [pc, #236]	@ (800a3fc <USB_EPStartXfer+0xb28>)
 800a30e:	400a      	ands	r2, r1
 800a310:	801a      	strh	r2, [r3, #0]
 800a312:	183b      	adds	r3, r7, r0
 800a314:	183a      	adds	r2, r7, r0
 800a316:	8812      	ldrh	r2, [r2, #0]
 800a318:	2110      	movs	r1, #16
 800a31a:	404a      	eors	r2, r1
 800a31c:	801a      	strh	r2, [r3, #0]
 800a31e:	183b      	adds	r3, r7, r0
 800a320:	183a      	adds	r2, r7, r0
 800a322:	8812      	ldrh	r2, [r2, #0]
 800a324:	2120      	movs	r1, #32
 800a326:	404a      	eors	r2, r1
 800a328:	801a      	strh	r2, [r3, #0]
 800a32a:	687a      	ldr	r2, [r7, #4]
 800a32c:	683b      	ldr	r3, [r7, #0]
 800a32e:	781b      	ldrb	r3, [r3, #0]
 800a330:	009b      	lsls	r3, r3, #2
 800a332:	18d3      	adds	r3, r2, r3
 800a334:	183a      	adds	r2, r7, r0
 800a336:	8812      	ldrh	r2, [r2, #0]
 800a338:	4931      	ldr	r1, [pc, #196]	@ (800a400 <USB_EPStartXfer+0xb2c>)
 800a33a:	430a      	orrs	r2, r1
 800a33c:	b292      	uxth	r2, r2
 800a33e:	801a      	strh	r2, [r3, #0]
 800a340:	f000 fbe9 	bl	800ab16 <USB_EPStartXfer+0x1242>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800a344:	683b      	ldr	r3, [r7, #0]
 800a346:	7b1b      	ldrb	r3, [r3, #12]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d000      	beq.n	800a34e <USB_EPStartXfer+0xa7a>
 800a34c:	e0a8      	b.n	800a4a0 <USB_EPStartXfer+0xbcc>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800a34e:	683b      	ldr	r3, [r7, #0]
 800a350:	699a      	ldr	r2, [r3, #24]
 800a352:	683b      	ldr	r3, [r7, #0]
 800a354:	691b      	ldr	r3, [r3, #16]
 800a356:	429a      	cmp	r2, r3
 800a358:	d90d      	bls.n	800a376 <USB_EPStartXfer+0xaa2>
      {
        len = ep->maxpacket;
 800a35a:	683b      	ldr	r3, [r7, #0]
 800a35c:	691b      	ldr	r3, [r3, #16]
 800a35e:	1d7a      	adds	r2, r7, #5
 800a360:	32ff      	adds	r2, #255	@ 0xff
 800a362:	6013      	str	r3, [r2, #0]
        ep->xfer_len -= len;
 800a364:	683b      	ldr	r3, [r7, #0]
 800a366:	699a      	ldr	r2, [r3, #24]
 800a368:	1d7b      	adds	r3, r7, #5
 800a36a:	33ff      	adds	r3, #255	@ 0xff
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	1ad2      	subs	r2, r2, r3
 800a370:	683b      	ldr	r3, [r7, #0]
 800a372:	619a      	str	r2, [r3, #24]
 800a374:	e007      	b.n	800a386 <USB_EPStartXfer+0xab2>
      }
      else
      {
        len = ep->xfer_len;
 800a376:	683b      	ldr	r3, [r7, #0]
 800a378:	699b      	ldr	r3, [r3, #24]
 800a37a:	1d7a      	adds	r2, r7, #5
 800a37c:	32ff      	adds	r2, #255	@ 0xff
 800a37e:	6013      	str	r3, [r2, #0]
        ep->xfer_len = 0U;
 800a380:	683b      	ldr	r3, [r7, #0]
 800a382:	2200      	movs	r2, #0
 800a384:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	2190      	movs	r1, #144	@ 0x90
 800a38a:	187a      	adds	r2, r7, r1
 800a38c:	6013      	str	r3, [r2, #0]
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	2250      	movs	r2, #80	@ 0x50
 800a392:	5a9b      	ldrh	r3, [r3, r2]
 800a394:	b29b      	uxth	r3, r3
 800a396:	001a      	movs	r2, r3
 800a398:	187b      	adds	r3, r7, r1
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	189b      	adds	r3, r3, r2
 800a39e:	187a      	adds	r2, r7, r1
 800a3a0:	6013      	str	r3, [r2, #0]
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	781b      	ldrb	r3, [r3, #0]
 800a3a6:	00da      	lsls	r2, r3, #3
 800a3a8:	187b      	adds	r3, r7, r1
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	18d3      	adds	r3, r2, r3
 800a3ae:	4a10      	ldr	r2, [pc, #64]	@ (800a3f0 <USB_EPStartXfer+0xb1c>)
 800a3b0:	4694      	mov	ip, r2
 800a3b2:	4463      	add	r3, ip
 800a3b4:	218c      	movs	r1, #140	@ 0x8c
 800a3b6:	187a      	adds	r2, r7, r1
 800a3b8:	6013      	str	r3, [r2, #0]
 800a3ba:	187b      	adds	r3, r7, r1
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	881b      	ldrh	r3, [r3, #0]
 800a3c0:	b29b      	uxth	r3, r3
 800a3c2:	059b      	lsls	r3, r3, #22
 800a3c4:	0d9b      	lsrs	r3, r3, #22
 800a3c6:	b29a      	uxth	r2, r3
 800a3c8:	187b      	adds	r3, r7, r1
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	801a      	strh	r2, [r3, #0]
 800a3ce:	1d7b      	adds	r3, r7, #5
 800a3d0:	33ff      	adds	r3, #255	@ 0xff
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d115      	bne.n	800a404 <USB_EPStartXfer+0xb30>
 800a3d8:	187b      	adds	r3, r7, r1
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	881b      	ldrh	r3, [r3, #0]
 800a3de:	b29b      	uxth	r3, r3
 800a3e0:	4a04      	ldr	r2, [pc, #16]	@ (800a3f4 <USB_EPStartXfer+0xb20>)
 800a3e2:	4313      	orrs	r3, r2
 800a3e4:	b29a      	uxth	r2, r3
 800a3e6:	187b      	adds	r3, r7, r1
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	801a      	strh	r2, [r3, #0]
 800a3ec:	e36e      	b.n	800aacc <USB_EPStartXfer+0x11f8>
 800a3ee:	46c0      	nop			@ (mov r8, r8)
 800a3f0:	00000406 	.word	0x00000406
 800a3f4:	ffff8000 	.word	0xffff8000
 800a3f8:	00000402 	.word	0x00000402
 800a3fc:	ffff8fbf 	.word	0xffff8fbf
 800a400:	ffff8080 	.word	0xffff8080
 800a404:	1d7b      	adds	r3, r7, #5
 800a406:	33ff      	adds	r3, #255	@ 0xff
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	2b3e      	cmp	r3, #62	@ 0x3e
 800a40c:	d822      	bhi.n	800a454 <USB_EPStartXfer+0xb80>
 800a40e:	1d7b      	adds	r3, r7, #5
 800a410:	33ff      	adds	r3, #255	@ 0xff
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	085b      	lsrs	r3, r3, #1
 800a416:	21e8      	movs	r1, #232	@ 0xe8
 800a418:	187a      	adds	r2, r7, r1
 800a41a:	6013      	str	r3, [r2, #0]
 800a41c:	1d7b      	adds	r3, r7, #5
 800a41e:	33ff      	adds	r3, #255	@ 0xff
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	2201      	movs	r2, #1
 800a424:	4013      	ands	r3, r2
 800a426:	d004      	beq.n	800a432 <USB_EPStartXfer+0xb5e>
 800a428:	187b      	adds	r3, r7, r1
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	3301      	adds	r3, #1
 800a42e:	187a      	adds	r2, r7, r1
 800a430:	6013      	str	r3, [r2, #0]
 800a432:	218c      	movs	r1, #140	@ 0x8c
 800a434:	187b      	adds	r3, r7, r1
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	881b      	ldrh	r3, [r3, #0]
 800a43a:	b29a      	uxth	r2, r3
 800a43c:	23e8      	movs	r3, #232	@ 0xe8
 800a43e:	18fb      	adds	r3, r7, r3
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	b29b      	uxth	r3, r3
 800a444:	029b      	lsls	r3, r3, #10
 800a446:	b29b      	uxth	r3, r3
 800a448:	4313      	orrs	r3, r2
 800a44a:	b29a      	uxth	r2, r3
 800a44c:	187b      	adds	r3, r7, r1
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	801a      	strh	r2, [r3, #0]
 800a452:	e33b      	b.n	800aacc <USB_EPStartXfer+0x11f8>
 800a454:	1d7b      	adds	r3, r7, #5
 800a456:	33ff      	adds	r3, #255	@ 0xff
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	095b      	lsrs	r3, r3, #5
 800a45c:	21e8      	movs	r1, #232	@ 0xe8
 800a45e:	187a      	adds	r2, r7, r1
 800a460:	6013      	str	r3, [r2, #0]
 800a462:	1d7b      	adds	r3, r7, #5
 800a464:	33ff      	adds	r3, #255	@ 0xff
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	221f      	movs	r2, #31
 800a46a:	4013      	ands	r3, r2
 800a46c:	d104      	bne.n	800a478 <USB_EPStartXfer+0xba4>
 800a46e:	187b      	adds	r3, r7, r1
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	3b01      	subs	r3, #1
 800a474:	187a      	adds	r2, r7, r1
 800a476:	6013      	str	r3, [r2, #0]
 800a478:	218c      	movs	r1, #140	@ 0x8c
 800a47a:	187b      	adds	r3, r7, r1
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	881b      	ldrh	r3, [r3, #0]
 800a480:	b29a      	uxth	r2, r3
 800a482:	23e8      	movs	r3, #232	@ 0xe8
 800a484:	18fb      	adds	r3, r7, r3
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	b29b      	uxth	r3, r3
 800a48a:	029b      	lsls	r3, r3, #10
 800a48c:	b29b      	uxth	r3, r3
 800a48e:	4313      	orrs	r3, r2
 800a490:	b29b      	uxth	r3, r3
 800a492:	4ad7      	ldr	r2, [pc, #860]	@ (800a7f0 <USB_EPStartXfer+0xf1c>)
 800a494:	4313      	orrs	r3, r2
 800a496:	b29a      	uxth	r2, r3
 800a498:	187b      	adds	r3, r7, r1
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	801a      	strh	r2, [r3, #0]
 800a49e:	e315      	b.n	800aacc <USB_EPStartXfer+0x11f8>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800a4a0:	683b      	ldr	r3, [r7, #0]
 800a4a2:	78db      	ldrb	r3, [r3, #3]
 800a4a4:	2b02      	cmp	r3, #2
 800a4a6:	d000      	beq.n	800a4aa <USB_EPStartXfer+0xbd6>
 800a4a8:	e189      	b.n	800a7be <USB_EPStartXfer+0xeea>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800a4aa:	683b      	ldr	r3, [r7, #0]
 800a4ac:	785b      	ldrb	r3, [r3, #1]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d000      	beq.n	800a4b4 <USB_EPStartXfer+0xbe0>
 800a4b2:	e07b      	b.n	800a5ac <USB_EPStartXfer+0xcd8>
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	21ac      	movs	r1, #172	@ 0xac
 800a4b8:	187a      	adds	r2, r7, r1
 800a4ba:	6013      	str	r3, [r2, #0]
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	2250      	movs	r2, #80	@ 0x50
 800a4c0:	5a9b      	ldrh	r3, [r3, r2]
 800a4c2:	b29b      	uxth	r3, r3
 800a4c4:	001a      	movs	r2, r3
 800a4c6:	187b      	adds	r3, r7, r1
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	189b      	adds	r3, r3, r2
 800a4cc:	187a      	adds	r2, r7, r1
 800a4ce:	6013      	str	r3, [r2, #0]
 800a4d0:	683b      	ldr	r3, [r7, #0]
 800a4d2:	781b      	ldrb	r3, [r3, #0]
 800a4d4:	00da      	lsls	r2, r3, #3
 800a4d6:	187b      	adds	r3, r7, r1
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	18d3      	adds	r3, r2, r3
 800a4dc:	4ac5      	ldr	r2, [pc, #788]	@ (800a7f4 <USB_EPStartXfer+0xf20>)
 800a4de:	4694      	mov	ip, r2
 800a4e0:	4463      	add	r3, ip
 800a4e2:	21a8      	movs	r1, #168	@ 0xa8
 800a4e4:	187a      	adds	r2, r7, r1
 800a4e6:	6013      	str	r3, [r2, #0]
 800a4e8:	187b      	adds	r3, r7, r1
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	881b      	ldrh	r3, [r3, #0]
 800a4ee:	b29b      	uxth	r3, r3
 800a4f0:	059b      	lsls	r3, r3, #22
 800a4f2:	0d9b      	lsrs	r3, r3, #22
 800a4f4:	b29a      	uxth	r2, r3
 800a4f6:	187b      	adds	r3, r7, r1
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	801a      	strh	r2, [r3, #0]
 800a4fc:	683b      	ldr	r3, [r7, #0]
 800a4fe:	691b      	ldr	r3, [r3, #16]
 800a500:	2b00      	cmp	r3, #0
 800a502:	d10a      	bne.n	800a51a <USB_EPStartXfer+0xc46>
 800a504:	187b      	adds	r3, r7, r1
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	881b      	ldrh	r3, [r3, #0]
 800a50a:	b29b      	uxth	r3, r3
 800a50c:	4ab8      	ldr	r2, [pc, #736]	@ (800a7f0 <USB_EPStartXfer+0xf1c>)
 800a50e:	4313      	orrs	r3, r2
 800a510:	b29a      	uxth	r2, r3
 800a512:	187b      	adds	r3, r7, r1
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	801a      	strh	r2, [r3, #0]
 800a518:	e06c      	b.n	800a5f4 <USB_EPStartXfer+0xd20>
 800a51a:	683b      	ldr	r3, [r7, #0]
 800a51c:	691b      	ldr	r3, [r3, #16]
 800a51e:	2b3e      	cmp	r3, #62	@ 0x3e
 800a520:	d820      	bhi.n	800a564 <USB_EPStartXfer+0xc90>
 800a522:	683b      	ldr	r3, [r7, #0]
 800a524:	691b      	ldr	r3, [r3, #16]
 800a526:	085b      	lsrs	r3, r3, #1
 800a528:	21e4      	movs	r1, #228	@ 0xe4
 800a52a:	187a      	adds	r2, r7, r1
 800a52c:	6013      	str	r3, [r2, #0]
 800a52e:	683b      	ldr	r3, [r7, #0]
 800a530:	691b      	ldr	r3, [r3, #16]
 800a532:	2201      	movs	r2, #1
 800a534:	4013      	ands	r3, r2
 800a536:	d004      	beq.n	800a542 <USB_EPStartXfer+0xc6e>
 800a538:	187b      	adds	r3, r7, r1
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	3301      	adds	r3, #1
 800a53e:	187a      	adds	r2, r7, r1
 800a540:	6013      	str	r3, [r2, #0]
 800a542:	21a8      	movs	r1, #168	@ 0xa8
 800a544:	187b      	adds	r3, r7, r1
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	881b      	ldrh	r3, [r3, #0]
 800a54a:	b29a      	uxth	r2, r3
 800a54c:	23e4      	movs	r3, #228	@ 0xe4
 800a54e:	18fb      	adds	r3, r7, r3
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	b29b      	uxth	r3, r3
 800a554:	029b      	lsls	r3, r3, #10
 800a556:	b29b      	uxth	r3, r3
 800a558:	4313      	orrs	r3, r2
 800a55a:	b29a      	uxth	r2, r3
 800a55c:	187b      	adds	r3, r7, r1
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	801a      	strh	r2, [r3, #0]
 800a562:	e047      	b.n	800a5f4 <USB_EPStartXfer+0xd20>
 800a564:	683b      	ldr	r3, [r7, #0]
 800a566:	691b      	ldr	r3, [r3, #16]
 800a568:	095b      	lsrs	r3, r3, #5
 800a56a:	21e4      	movs	r1, #228	@ 0xe4
 800a56c:	187a      	adds	r2, r7, r1
 800a56e:	6013      	str	r3, [r2, #0]
 800a570:	683b      	ldr	r3, [r7, #0]
 800a572:	691b      	ldr	r3, [r3, #16]
 800a574:	221f      	movs	r2, #31
 800a576:	4013      	ands	r3, r2
 800a578:	d104      	bne.n	800a584 <USB_EPStartXfer+0xcb0>
 800a57a:	187b      	adds	r3, r7, r1
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	3b01      	subs	r3, #1
 800a580:	187a      	adds	r2, r7, r1
 800a582:	6013      	str	r3, [r2, #0]
 800a584:	21a8      	movs	r1, #168	@ 0xa8
 800a586:	187b      	adds	r3, r7, r1
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	881b      	ldrh	r3, [r3, #0]
 800a58c:	b29a      	uxth	r2, r3
 800a58e:	23e4      	movs	r3, #228	@ 0xe4
 800a590:	18fb      	adds	r3, r7, r3
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	b29b      	uxth	r3, r3
 800a596:	029b      	lsls	r3, r3, #10
 800a598:	b29b      	uxth	r3, r3
 800a59a:	4313      	orrs	r3, r2
 800a59c:	b29b      	uxth	r3, r3
 800a59e:	4a94      	ldr	r2, [pc, #592]	@ (800a7f0 <USB_EPStartXfer+0xf1c>)
 800a5a0:	4313      	orrs	r3, r2
 800a5a2:	b29a      	uxth	r2, r3
 800a5a4:	187b      	adds	r3, r7, r1
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	801a      	strh	r2, [r3, #0]
 800a5aa:	e023      	b.n	800a5f4 <USB_EPStartXfer+0xd20>
 800a5ac:	683b      	ldr	r3, [r7, #0]
 800a5ae:	785b      	ldrb	r3, [r3, #1]
 800a5b0:	2b01      	cmp	r3, #1
 800a5b2:	d11f      	bne.n	800a5f4 <USB_EPStartXfer+0xd20>
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	21b4      	movs	r1, #180	@ 0xb4
 800a5b8:	187a      	adds	r2, r7, r1
 800a5ba:	6013      	str	r3, [r2, #0]
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	2250      	movs	r2, #80	@ 0x50
 800a5c0:	5a9b      	ldrh	r3, [r3, r2]
 800a5c2:	b29b      	uxth	r3, r3
 800a5c4:	001a      	movs	r2, r3
 800a5c6:	187b      	adds	r3, r7, r1
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	189b      	adds	r3, r3, r2
 800a5cc:	187a      	adds	r2, r7, r1
 800a5ce:	6013      	str	r3, [r2, #0]
 800a5d0:	683b      	ldr	r3, [r7, #0]
 800a5d2:	781b      	ldrb	r3, [r3, #0]
 800a5d4:	00da      	lsls	r2, r3, #3
 800a5d6:	187b      	adds	r3, r7, r1
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	18d3      	adds	r3, r2, r3
 800a5dc:	4a85      	ldr	r2, [pc, #532]	@ (800a7f4 <USB_EPStartXfer+0xf20>)
 800a5de:	4694      	mov	ip, r2
 800a5e0:	4463      	add	r3, ip
 800a5e2:	21b0      	movs	r1, #176	@ 0xb0
 800a5e4:	187a      	adds	r2, r7, r1
 800a5e6:	6013      	str	r3, [r2, #0]
 800a5e8:	683b      	ldr	r3, [r7, #0]
 800a5ea:	691b      	ldr	r3, [r3, #16]
 800a5ec:	b29a      	uxth	r2, r3
 800a5ee:	187b      	adds	r3, r7, r1
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	801a      	strh	r2, [r3, #0]
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	22a4      	movs	r2, #164	@ 0xa4
 800a5f8:	18ba      	adds	r2, r7, r2
 800a5fa:	6013      	str	r3, [r2, #0]
 800a5fc:	683b      	ldr	r3, [r7, #0]
 800a5fe:	785b      	ldrb	r3, [r3, #1]
 800a600:	2b00      	cmp	r3, #0
 800a602:	d000      	beq.n	800a606 <USB_EPStartXfer+0xd32>
 800a604:	e07b      	b.n	800a6fe <USB_EPStartXfer+0xe2a>
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	219c      	movs	r1, #156	@ 0x9c
 800a60a:	187a      	adds	r2, r7, r1
 800a60c:	6013      	str	r3, [r2, #0]
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	2250      	movs	r2, #80	@ 0x50
 800a612:	5a9b      	ldrh	r3, [r3, r2]
 800a614:	b29b      	uxth	r3, r3
 800a616:	001a      	movs	r2, r3
 800a618:	187b      	adds	r3, r7, r1
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	189b      	adds	r3, r3, r2
 800a61e:	187a      	adds	r2, r7, r1
 800a620:	6013      	str	r3, [r2, #0]
 800a622:	683b      	ldr	r3, [r7, #0]
 800a624:	781b      	ldrb	r3, [r3, #0]
 800a626:	00da      	lsls	r2, r3, #3
 800a628:	187b      	adds	r3, r7, r1
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	18d3      	adds	r3, r2, r3
 800a62e:	4a72      	ldr	r2, [pc, #456]	@ (800a7f8 <USB_EPStartXfer+0xf24>)
 800a630:	4694      	mov	ip, r2
 800a632:	4463      	add	r3, ip
 800a634:	2198      	movs	r1, #152	@ 0x98
 800a636:	187a      	adds	r2, r7, r1
 800a638:	6013      	str	r3, [r2, #0]
 800a63a:	187b      	adds	r3, r7, r1
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	881b      	ldrh	r3, [r3, #0]
 800a640:	b29b      	uxth	r3, r3
 800a642:	059b      	lsls	r3, r3, #22
 800a644:	0d9b      	lsrs	r3, r3, #22
 800a646:	b29a      	uxth	r2, r3
 800a648:	187b      	adds	r3, r7, r1
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	801a      	strh	r2, [r3, #0]
 800a64e:	683b      	ldr	r3, [r7, #0]
 800a650:	691b      	ldr	r3, [r3, #16]
 800a652:	2b00      	cmp	r3, #0
 800a654:	d10a      	bne.n	800a66c <USB_EPStartXfer+0xd98>
 800a656:	187b      	adds	r3, r7, r1
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	881b      	ldrh	r3, [r3, #0]
 800a65c:	b29b      	uxth	r3, r3
 800a65e:	4a64      	ldr	r2, [pc, #400]	@ (800a7f0 <USB_EPStartXfer+0xf1c>)
 800a660:	4313      	orrs	r3, r2
 800a662:	b29a      	uxth	r2, r3
 800a664:	187b      	adds	r3, r7, r1
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	801a      	strh	r2, [r3, #0]
 800a66a:	e069      	b.n	800a740 <USB_EPStartXfer+0xe6c>
 800a66c:	683b      	ldr	r3, [r7, #0]
 800a66e:	691b      	ldr	r3, [r3, #16]
 800a670:	2b3e      	cmp	r3, #62	@ 0x3e
 800a672:	d820      	bhi.n	800a6b6 <USB_EPStartXfer+0xde2>
 800a674:	683b      	ldr	r3, [r7, #0]
 800a676:	691b      	ldr	r3, [r3, #16]
 800a678:	085b      	lsrs	r3, r3, #1
 800a67a:	21e0      	movs	r1, #224	@ 0xe0
 800a67c:	187a      	adds	r2, r7, r1
 800a67e:	6013      	str	r3, [r2, #0]
 800a680:	683b      	ldr	r3, [r7, #0]
 800a682:	691b      	ldr	r3, [r3, #16]
 800a684:	2201      	movs	r2, #1
 800a686:	4013      	ands	r3, r2
 800a688:	d004      	beq.n	800a694 <USB_EPStartXfer+0xdc0>
 800a68a:	187b      	adds	r3, r7, r1
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	3301      	adds	r3, #1
 800a690:	187a      	adds	r2, r7, r1
 800a692:	6013      	str	r3, [r2, #0]
 800a694:	2198      	movs	r1, #152	@ 0x98
 800a696:	187b      	adds	r3, r7, r1
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	881b      	ldrh	r3, [r3, #0]
 800a69c:	b29a      	uxth	r2, r3
 800a69e:	23e0      	movs	r3, #224	@ 0xe0
 800a6a0:	18fb      	adds	r3, r7, r3
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	b29b      	uxth	r3, r3
 800a6a6:	029b      	lsls	r3, r3, #10
 800a6a8:	b29b      	uxth	r3, r3
 800a6aa:	4313      	orrs	r3, r2
 800a6ac:	b29a      	uxth	r2, r3
 800a6ae:	187b      	adds	r3, r7, r1
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	801a      	strh	r2, [r3, #0]
 800a6b4:	e044      	b.n	800a740 <USB_EPStartXfer+0xe6c>
 800a6b6:	683b      	ldr	r3, [r7, #0]
 800a6b8:	691b      	ldr	r3, [r3, #16]
 800a6ba:	095b      	lsrs	r3, r3, #5
 800a6bc:	21e0      	movs	r1, #224	@ 0xe0
 800a6be:	187a      	adds	r2, r7, r1
 800a6c0:	6013      	str	r3, [r2, #0]
 800a6c2:	683b      	ldr	r3, [r7, #0]
 800a6c4:	691b      	ldr	r3, [r3, #16]
 800a6c6:	221f      	movs	r2, #31
 800a6c8:	4013      	ands	r3, r2
 800a6ca:	d104      	bne.n	800a6d6 <USB_EPStartXfer+0xe02>
 800a6cc:	187b      	adds	r3, r7, r1
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	3b01      	subs	r3, #1
 800a6d2:	187a      	adds	r2, r7, r1
 800a6d4:	6013      	str	r3, [r2, #0]
 800a6d6:	2198      	movs	r1, #152	@ 0x98
 800a6d8:	187b      	adds	r3, r7, r1
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	881b      	ldrh	r3, [r3, #0]
 800a6de:	b29a      	uxth	r2, r3
 800a6e0:	23e0      	movs	r3, #224	@ 0xe0
 800a6e2:	18fb      	adds	r3, r7, r3
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	b29b      	uxth	r3, r3
 800a6e8:	029b      	lsls	r3, r3, #10
 800a6ea:	b29b      	uxth	r3, r3
 800a6ec:	4313      	orrs	r3, r2
 800a6ee:	b29b      	uxth	r3, r3
 800a6f0:	4a3f      	ldr	r2, [pc, #252]	@ (800a7f0 <USB_EPStartXfer+0xf1c>)
 800a6f2:	4313      	orrs	r3, r2
 800a6f4:	b29a      	uxth	r2, r3
 800a6f6:	187b      	adds	r3, r7, r1
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	801a      	strh	r2, [r3, #0]
 800a6fc:	e020      	b.n	800a740 <USB_EPStartXfer+0xe6c>
 800a6fe:	683b      	ldr	r3, [r7, #0]
 800a700:	785b      	ldrb	r3, [r3, #1]
 800a702:	2b01      	cmp	r3, #1
 800a704:	d11c      	bne.n	800a740 <USB_EPStartXfer+0xe6c>
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	2250      	movs	r2, #80	@ 0x50
 800a70a:	5a9b      	ldrh	r3, [r3, r2]
 800a70c:	b29b      	uxth	r3, r3
 800a70e:	001a      	movs	r2, r3
 800a710:	21a4      	movs	r1, #164	@ 0xa4
 800a712:	187b      	adds	r3, r7, r1
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	189b      	adds	r3, r3, r2
 800a718:	187a      	adds	r2, r7, r1
 800a71a:	6013      	str	r3, [r2, #0]
 800a71c:	683b      	ldr	r3, [r7, #0]
 800a71e:	781b      	ldrb	r3, [r3, #0]
 800a720:	00da      	lsls	r2, r3, #3
 800a722:	187b      	adds	r3, r7, r1
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	18d3      	adds	r3, r2, r3
 800a728:	4a33      	ldr	r2, [pc, #204]	@ (800a7f8 <USB_EPStartXfer+0xf24>)
 800a72a:	4694      	mov	ip, r2
 800a72c:	4463      	add	r3, ip
 800a72e:	21a0      	movs	r1, #160	@ 0xa0
 800a730:	187a      	adds	r2, r7, r1
 800a732:	6013      	str	r3, [r2, #0]
 800a734:	683b      	ldr	r3, [r7, #0]
 800a736:	691b      	ldr	r3, [r3, #16]
 800a738:	b29a      	uxth	r2, r3
 800a73a:	187b      	adds	r3, r7, r1
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800a740:	683b      	ldr	r3, [r7, #0]
 800a742:	69db      	ldr	r3, [r3, #28]
 800a744:	2b00      	cmp	r3, #0
 800a746:	d100      	bne.n	800a74a <USB_EPStartXfer+0xe76>
 800a748:	e1c0      	b.n	800aacc <USB_EPStartXfer+0x11f8>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800a74a:	687a      	ldr	r2, [r7, #4]
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	781b      	ldrb	r3, [r3, #0]
 800a750:	009b      	lsls	r3, r3, #2
 800a752:	18d2      	adds	r2, r2, r3
 800a754:	2196      	movs	r1, #150	@ 0x96
 800a756:	187b      	adds	r3, r7, r1
 800a758:	8812      	ldrh	r2, [r2, #0]
 800a75a:	801a      	strh	r2, [r3, #0]

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800a75c:	187b      	adds	r3, r7, r1
 800a75e:	881a      	ldrh	r2, [r3, #0]
 800a760:	2380      	movs	r3, #128	@ 0x80
 800a762:	01db      	lsls	r3, r3, #7
 800a764:	4013      	ands	r3, r2
 800a766:	d004      	beq.n	800a772 <USB_EPStartXfer+0xe9e>
 800a768:	187b      	adds	r3, r7, r1
 800a76a:	881b      	ldrh	r3, [r3, #0]
 800a76c:	2240      	movs	r2, #64	@ 0x40
 800a76e:	4013      	ands	r3, r2
 800a770:	d10d      	bne.n	800a78e <USB_EPStartXfer+0xeba>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800a772:	2196      	movs	r1, #150	@ 0x96
 800a774:	187b      	adds	r3, r7, r1
 800a776:	881a      	ldrh	r2, [r3, #0]
 800a778:	2380      	movs	r3, #128	@ 0x80
 800a77a:	01db      	lsls	r3, r3, #7
 800a77c:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800a77e:	d000      	beq.n	800a782 <USB_EPStartXfer+0xeae>
 800a780:	e1a4      	b.n	800aacc <USB_EPStartXfer+0x11f8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800a782:	187b      	adds	r3, r7, r1
 800a784:	881b      	ldrh	r3, [r3, #0]
 800a786:	2240      	movs	r2, #64	@ 0x40
 800a788:	4013      	ands	r3, r2
 800a78a:	d000      	beq.n	800a78e <USB_EPStartXfer+0xeba>
 800a78c:	e19e      	b.n	800aacc <USB_EPStartXfer+0x11f8>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800a78e:	687a      	ldr	r2, [r7, #4]
 800a790:	683b      	ldr	r3, [r7, #0]
 800a792:	781b      	ldrb	r3, [r3, #0]
 800a794:	009b      	lsls	r3, r3, #2
 800a796:	18d3      	adds	r3, r2, r3
 800a798:	881b      	ldrh	r3, [r3, #0]
 800a79a:	b29a      	uxth	r2, r3
 800a79c:	2094      	movs	r0, #148	@ 0x94
 800a79e:	183b      	adds	r3, r7, r0
 800a7a0:	4916      	ldr	r1, [pc, #88]	@ (800a7fc <USB_EPStartXfer+0xf28>)
 800a7a2:	400a      	ands	r2, r1
 800a7a4:	801a      	strh	r2, [r3, #0]
 800a7a6:	687a      	ldr	r2, [r7, #4]
 800a7a8:	683b      	ldr	r3, [r7, #0]
 800a7aa:	781b      	ldrb	r3, [r3, #0]
 800a7ac:	009b      	lsls	r3, r3, #2
 800a7ae:	18d3      	adds	r3, r2, r3
 800a7b0:	183a      	adds	r2, r7, r0
 800a7b2:	8812      	ldrh	r2, [r2, #0]
 800a7b4:	4912      	ldr	r1, [pc, #72]	@ (800a800 <USB_EPStartXfer+0xf2c>)
 800a7b6:	430a      	orrs	r2, r1
 800a7b8:	b292      	uxth	r2, r2
 800a7ba:	801a      	strh	r2, [r3, #0]
 800a7bc:	e186      	b.n	800aacc <USB_EPStartXfer+0x11f8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800a7be:	683b      	ldr	r3, [r7, #0]
 800a7c0:	78db      	ldrb	r3, [r3, #3]
 800a7c2:	2b01      	cmp	r3, #1
 800a7c4:	d000      	beq.n	800a7c8 <USB_EPStartXfer+0xef4>
 800a7c6:	e17f      	b.n	800aac8 <USB_EPStartXfer+0x11f4>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	699a      	ldr	r2, [r3, #24]
 800a7cc:	683b      	ldr	r3, [r7, #0]
 800a7ce:	691b      	ldr	r3, [r3, #16]
 800a7d0:	429a      	cmp	r2, r3
 800a7d2:	d917      	bls.n	800a804 <USB_EPStartXfer+0xf30>
        {
          len = ep->maxpacket;
 800a7d4:	683b      	ldr	r3, [r7, #0]
 800a7d6:	691b      	ldr	r3, [r3, #16]
 800a7d8:	1d7a      	adds	r2, r7, #5
 800a7da:	32ff      	adds	r2, #255	@ 0xff
 800a7dc:	6013      	str	r3, [r2, #0]
          ep->xfer_len -= len;
 800a7de:	683b      	ldr	r3, [r7, #0]
 800a7e0:	699a      	ldr	r2, [r3, #24]
 800a7e2:	1d7b      	adds	r3, r7, #5
 800a7e4:	33ff      	adds	r3, #255	@ 0xff
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	1ad2      	subs	r2, r2, r3
 800a7ea:	683b      	ldr	r3, [r7, #0]
 800a7ec:	619a      	str	r2, [r3, #24]
 800a7ee:	e011      	b.n	800a814 <USB_EPStartXfer+0xf40>
 800a7f0:	ffff8000 	.word	0xffff8000
 800a7f4:	00000402 	.word	0x00000402
 800a7f8:	00000406 	.word	0x00000406
 800a7fc:	ffff8f8f 	.word	0xffff8f8f
 800a800:	ffff80c0 	.word	0xffff80c0
        }
        else
        {
          len = ep->xfer_len;
 800a804:	683b      	ldr	r3, [r7, #0]
 800a806:	699b      	ldr	r3, [r3, #24]
 800a808:	1d7a      	adds	r2, r7, #5
 800a80a:	32ff      	adds	r2, #255	@ 0xff
 800a80c:	6013      	str	r3, [r2, #0]
          ep->xfer_len = 0U;
 800a80e:	683b      	ldr	r3, [r7, #0]
 800a810:	2200      	movs	r2, #0
 800a812:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800a814:	683b      	ldr	r3, [r7, #0]
 800a816:	785b      	ldrb	r3, [r3, #1]
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d000      	beq.n	800a81e <USB_EPStartXfer+0xf4a>
 800a81c:	e081      	b.n	800a922 <USB_EPStartXfer+0x104e>
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	21cc      	movs	r1, #204	@ 0xcc
 800a822:	187a      	adds	r2, r7, r1
 800a824:	6013      	str	r3, [r2, #0]
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	2250      	movs	r2, #80	@ 0x50
 800a82a:	5a9b      	ldrh	r3, [r3, r2]
 800a82c:	b29b      	uxth	r3, r3
 800a82e:	001a      	movs	r2, r3
 800a830:	187b      	adds	r3, r7, r1
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	189b      	adds	r3, r3, r2
 800a836:	187a      	adds	r2, r7, r1
 800a838:	6013      	str	r3, [r2, #0]
 800a83a:	683b      	ldr	r3, [r7, #0]
 800a83c:	781b      	ldrb	r3, [r3, #0]
 800a83e:	00da      	lsls	r2, r3, #3
 800a840:	187b      	adds	r3, r7, r1
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	18d3      	adds	r3, r2, r3
 800a846:	4ab6      	ldr	r2, [pc, #728]	@ (800ab20 <USB_EPStartXfer+0x124c>)
 800a848:	4694      	mov	ip, r2
 800a84a:	4463      	add	r3, ip
 800a84c:	21c8      	movs	r1, #200	@ 0xc8
 800a84e:	187a      	adds	r2, r7, r1
 800a850:	6013      	str	r3, [r2, #0]
 800a852:	187b      	adds	r3, r7, r1
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	881b      	ldrh	r3, [r3, #0]
 800a858:	b29b      	uxth	r3, r3
 800a85a:	059b      	lsls	r3, r3, #22
 800a85c:	0d9b      	lsrs	r3, r3, #22
 800a85e:	b29a      	uxth	r2, r3
 800a860:	187b      	adds	r3, r7, r1
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	801a      	strh	r2, [r3, #0]
 800a866:	1d7b      	adds	r3, r7, #5
 800a868:	33ff      	adds	r3, #255	@ 0xff
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d10a      	bne.n	800a886 <USB_EPStartXfer+0xfb2>
 800a870:	187b      	adds	r3, r7, r1
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	881b      	ldrh	r3, [r3, #0]
 800a876:	b29b      	uxth	r3, r3
 800a878:	4aaa      	ldr	r2, [pc, #680]	@ (800ab24 <USB_EPStartXfer+0x1250>)
 800a87a:	4313      	orrs	r3, r2
 800a87c:	b29a      	uxth	r2, r3
 800a87e:	187b      	adds	r3, r7, r1
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	801a      	strh	r2, [r3, #0]
 800a884:	e072      	b.n	800a96c <USB_EPStartXfer+0x1098>
 800a886:	1d7b      	adds	r3, r7, #5
 800a888:	33ff      	adds	r3, #255	@ 0xff
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	2b3e      	cmp	r3, #62	@ 0x3e
 800a88e:	d822      	bhi.n	800a8d6 <USB_EPStartXfer+0x1002>
 800a890:	1d7b      	adds	r3, r7, #5
 800a892:	33ff      	adds	r3, #255	@ 0xff
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	085b      	lsrs	r3, r3, #1
 800a898:	21dc      	movs	r1, #220	@ 0xdc
 800a89a:	187a      	adds	r2, r7, r1
 800a89c:	6013      	str	r3, [r2, #0]
 800a89e:	1d7b      	adds	r3, r7, #5
 800a8a0:	33ff      	adds	r3, #255	@ 0xff
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	2201      	movs	r2, #1
 800a8a6:	4013      	ands	r3, r2
 800a8a8:	d004      	beq.n	800a8b4 <USB_EPStartXfer+0xfe0>
 800a8aa:	187b      	adds	r3, r7, r1
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	3301      	adds	r3, #1
 800a8b0:	187a      	adds	r2, r7, r1
 800a8b2:	6013      	str	r3, [r2, #0]
 800a8b4:	21c8      	movs	r1, #200	@ 0xc8
 800a8b6:	187b      	adds	r3, r7, r1
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	881b      	ldrh	r3, [r3, #0]
 800a8bc:	b29a      	uxth	r2, r3
 800a8be:	23dc      	movs	r3, #220	@ 0xdc
 800a8c0:	18fb      	adds	r3, r7, r3
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	b29b      	uxth	r3, r3
 800a8c6:	029b      	lsls	r3, r3, #10
 800a8c8:	b29b      	uxth	r3, r3
 800a8ca:	4313      	orrs	r3, r2
 800a8cc:	b29a      	uxth	r2, r3
 800a8ce:	187b      	adds	r3, r7, r1
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	801a      	strh	r2, [r3, #0]
 800a8d4:	e04a      	b.n	800a96c <USB_EPStartXfer+0x1098>
 800a8d6:	1d7b      	adds	r3, r7, #5
 800a8d8:	33ff      	adds	r3, #255	@ 0xff
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	095b      	lsrs	r3, r3, #5
 800a8de:	21dc      	movs	r1, #220	@ 0xdc
 800a8e0:	187a      	adds	r2, r7, r1
 800a8e2:	6013      	str	r3, [r2, #0]
 800a8e4:	1d7b      	adds	r3, r7, #5
 800a8e6:	33ff      	adds	r3, #255	@ 0xff
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	221f      	movs	r2, #31
 800a8ec:	4013      	ands	r3, r2
 800a8ee:	d104      	bne.n	800a8fa <USB_EPStartXfer+0x1026>
 800a8f0:	187b      	adds	r3, r7, r1
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	3b01      	subs	r3, #1
 800a8f6:	187a      	adds	r2, r7, r1
 800a8f8:	6013      	str	r3, [r2, #0]
 800a8fa:	21c8      	movs	r1, #200	@ 0xc8
 800a8fc:	187b      	adds	r3, r7, r1
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	881b      	ldrh	r3, [r3, #0]
 800a902:	b29a      	uxth	r2, r3
 800a904:	23dc      	movs	r3, #220	@ 0xdc
 800a906:	18fb      	adds	r3, r7, r3
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	b29b      	uxth	r3, r3
 800a90c:	029b      	lsls	r3, r3, #10
 800a90e:	b29b      	uxth	r3, r3
 800a910:	4313      	orrs	r3, r2
 800a912:	b29b      	uxth	r3, r3
 800a914:	4a83      	ldr	r2, [pc, #524]	@ (800ab24 <USB_EPStartXfer+0x1250>)
 800a916:	4313      	orrs	r3, r2
 800a918:	b29a      	uxth	r2, r3
 800a91a:	187b      	adds	r3, r7, r1
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	801a      	strh	r2, [r3, #0]
 800a920:	e024      	b.n	800a96c <USB_EPStartXfer+0x1098>
 800a922:	683b      	ldr	r3, [r7, #0]
 800a924:	785b      	ldrb	r3, [r3, #1]
 800a926:	2b01      	cmp	r3, #1
 800a928:	d120      	bne.n	800a96c <USB_EPStartXfer+0x1098>
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	21d4      	movs	r1, #212	@ 0xd4
 800a92e:	187a      	adds	r2, r7, r1
 800a930:	6013      	str	r3, [r2, #0]
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	2250      	movs	r2, #80	@ 0x50
 800a936:	5a9b      	ldrh	r3, [r3, r2]
 800a938:	b29b      	uxth	r3, r3
 800a93a:	001a      	movs	r2, r3
 800a93c:	187b      	adds	r3, r7, r1
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	189b      	adds	r3, r3, r2
 800a942:	187a      	adds	r2, r7, r1
 800a944:	6013      	str	r3, [r2, #0]
 800a946:	683b      	ldr	r3, [r7, #0]
 800a948:	781b      	ldrb	r3, [r3, #0]
 800a94a:	00da      	lsls	r2, r3, #3
 800a94c:	187b      	adds	r3, r7, r1
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	18d3      	adds	r3, r2, r3
 800a952:	4a73      	ldr	r2, [pc, #460]	@ (800ab20 <USB_EPStartXfer+0x124c>)
 800a954:	4694      	mov	ip, r2
 800a956:	4463      	add	r3, ip
 800a958:	21d0      	movs	r1, #208	@ 0xd0
 800a95a:	187a      	adds	r2, r7, r1
 800a95c:	6013      	str	r3, [r2, #0]
 800a95e:	1d7b      	adds	r3, r7, #5
 800a960:	33ff      	adds	r3, #255	@ 0xff
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	b29a      	uxth	r2, r3
 800a966:	187b      	adds	r3, r7, r1
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	801a      	strh	r2, [r3, #0]
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	22c4      	movs	r2, #196	@ 0xc4
 800a970:	18ba      	adds	r2, r7, r2
 800a972:	6013      	str	r3, [r2, #0]
 800a974:	683b      	ldr	r3, [r7, #0]
 800a976:	785b      	ldrb	r3, [r3, #1]
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d000      	beq.n	800a97e <USB_EPStartXfer+0x10aa>
 800a97c:	e081      	b.n	800aa82 <USB_EPStartXfer+0x11ae>
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	21bc      	movs	r1, #188	@ 0xbc
 800a982:	187a      	adds	r2, r7, r1
 800a984:	6013      	str	r3, [r2, #0]
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	2250      	movs	r2, #80	@ 0x50
 800a98a:	5a9b      	ldrh	r3, [r3, r2]
 800a98c:	b29b      	uxth	r3, r3
 800a98e:	001a      	movs	r2, r3
 800a990:	187b      	adds	r3, r7, r1
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	189b      	adds	r3, r3, r2
 800a996:	187a      	adds	r2, r7, r1
 800a998:	6013      	str	r3, [r2, #0]
 800a99a:	683b      	ldr	r3, [r7, #0]
 800a99c:	781b      	ldrb	r3, [r3, #0]
 800a99e:	00da      	lsls	r2, r3, #3
 800a9a0:	187b      	adds	r3, r7, r1
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	18d3      	adds	r3, r2, r3
 800a9a6:	4a60      	ldr	r2, [pc, #384]	@ (800ab28 <USB_EPStartXfer+0x1254>)
 800a9a8:	4694      	mov	ip, r2
 800a9aa:	4463      	add	r3, ip
 800a9ac:	21b8      	movs	r1, #184	@ 0xb8
 800a9ae:	187a      	adds	r2, r7, r1
 800a9b0:	6013      	str	r3, [r2, #0]
 800a9b2:	187b      	adds	r3, r7, r1
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	881b      	ldrh	r3, [r3, #0]
 800a9b8:	b29b      	uxth	r3, r3
 800a9ba:	059b      	lsls	r3, r3, #22
 800a9bc:	0d9b      	lsrs	r3, r3, #22
 800a9be:	b29a      	uxth	r2, r3
 800a9c0:	187b      	adds	r3, r7, r1
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	801a      	strh	r2, [r3, #0]
 800a9c6:	1d7b      	adds	r3, r7, #5
 800a9c8:	33ff      	adds	r3, #255	@ 0xff
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d10a      	bne.n	800a9e6 <USB_EPStartXfer+0x1112>
 800a9d0:	187b      	adds	r3, r7, r1
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	881b      	ldrh	r3, [r3, #0]
 800a9d6:	b29b      	uxth	r3, r3
 800a9d8:	4a52      	ldr	r2, [pc, #328]	@ (800ab24 <USB_EPStartXfer+0x1250>)
 800a9da:	4313      	orrs	r3, r2
 800a9dc:	b29a      	uxth	r2, r3
 800a9de:	187b      	adds	r3, r7, r1
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	801a      	strh	r2, [r3, #0]
 800a9e4:	e072      	b.n	800aacc <USB_EPStartXfer+0x11f8>
 800a9e6:	1d7b      	adds	r3, r7, #5
 800a9e8:	33ff      	adds	r3, #255	@ 0xff
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	2b3e      	cmp	r3, #62	@ 0x3e
 800a9ee:	d822      	bhi.n	800aa36 <USB_EPStartXfer+0x1162>
 800a9f0:	1d7b      	adds	r3, r7, #5
 800a9f2:	33ff      	adds	r3, #255	@ 0xff
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	085b      	lsrs	r3, r3, #1
 800a9f8:	21d8      	movs	r1, #216	@ 0xd8
 800a9fa:	187a      	adds	r2, r7, r1
 800a9fc:	6013      	str	r3, [r2, #0]
 800a9fe:	1d7b      	adds	r3, r7, #5
 800aa00:	33ff      	adds	r3, #255	@ 0xff
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	2201      	movs	r2, #1
 800aa06:	4013      	ands	r3, r2
 800aa08:	d004      	beq.n	800aa14 <USB_EPStartXfer+0x1140>
 800aa0a:	187b      	adds	r3, r7, r1
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	3301      	adds	r3, #1
 800aa10:	187a      	adds	r2, r7, r1
 800aa12:	6013      	str	r3, [r2, #0]
 800aa14:	21b8      	movs	r1, #184	@ 0xb8
 800aa16:	187b      	adds	r3, r7, r1
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	881b      	ldrh	r3, [r3, #0]
 800aa1c:	b29a      	uxth	r2, r3
 800aa1e:	23d8      	movs	r3, #216	@ 0xd8
 800aa20:	18fb      	adds	r3, r7, r3
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	b29b      	uxth	r3, r3
 800aa26:	029b      	lsls	r3, r3, #10
 800aa28:	b29b      	uxth	r3, r3
 800aa2a:	4313      	orrs	r3, r2
 800aa2c:	b29a      	uxth	r2, r3
 800aa2e:	187b      	adds	r3, r7, r1
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	801a      	strh	r2, [r3, #0]
 800aa34:	e04a      	b.n	800aacc <USB_EPStartXfer+0x11f8>
 800aa36:	1d7b      	adds	r3, r7, #5
 800aa38:	33ff      	adds	r3, #255	@ 0xff
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	095b      	lsrs	r3, r3, #5
 800aa3e:	21d8      	movs	r1, #216	@ 0xd8
 800aa40:	187a      	adds	r2, r7, r1
 800aa42:	6013      	str	r3, [r2, #0]
 800aa44:	1d7b      	adds	r3, r7, #5
 800aa46:	33ff      	adds	r3, #255	@ 0xff
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	221f      	movs	r2, #31
 800aa4c:	4013      	ands	r3, r2
 800aa4e:	d104      	bne.n	800aa5a <USB_EPStartXfer+0x1186>
 800aa50:	187b      	adds	r3, r7, r1
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	3b01      	subs	r3, #1
 800aa56:	187a      	adds	r2, r7, r1
 800aa58:	6013      	str	r3, [r2, #0]
 800aa5a:	21b8      	movs	r1, #184	@ 0xb8
 800aa5c:	187b      	adds	r3, r7, r1
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	881b      	ldrh	r3, [r3, #0]
 800aa62:	b29a      	uxth	r2, r3
 800aa64:	23d8      	movs	r3, #216	@ 0xd8
 800aa66:	18fb      	adds	r3, r7, r3
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	b29b      	uxth	r3, r3
 800aa6c:	029b      	lsls	r3, r3, #10
 800aa6e:	b29b      	uxth	r3, r3
 800aa70:	4313      	orrs	r3, r2
 800aa72:	b29b      	uxth	r3, r3
 800aa74:	4a2b      	ldr	r2, [pc, #172]	@ (800ab24 <USB_EPStartXfer+0x1250>)
 800aa76:	4313      	orrs	r3, r2
 800aa78:	b29a      	uxth	r2, r3
 800aa7a:	187b      	adds	r3, r7, r1
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	801a      	strh	r2, [r3, #0]
 800aa80:	e024      	b.n	800aacc <USB_EPStartXfer+0x11f8>
 800aa82:	683b      	ldr	r3, [r7, #0]
 800aa84:	785b      	ldrb	r3, [r3, #1]
 800aa86:	2b01      	cmp	r3, #1
 800aa88:	d120      	bne.n	800aacc <USB_EPStartXfer+0x11f8>
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	2250      	movs	r2, #80	@ 0x50
 800aa8e:	5a9b      	ldrh	r3, [r3, r2]
 800aa90:	b29b      	uxth	r3, r3
 800aa92:	001a      	movs	r2, r3
 800aa94:	21c4      	movs	r1, #196	@ 0xc4
 800aa96:	187b      	adds	r3, r7, r1
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	189b      	adds	r3, r3, r2
 800aa9c:	187a      	adds	r2, r7, r1
 800aa9e:	6013      	str	r3, [r2, #0]
 800aaa0:	683b      	ldr	r3, [r7, #0]
 800aaa2:	781b      	ldrb	r3, [r3, #0]
 800aaa4:	00da      	lsls	r2, r3, #3
 800aaa6:	187b      	adds	r3, r7, r1
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	18d3      	adds	r3, r2, r3
 800aaac:	4a1e      	ldr	r2, [pc, #120]	@ (800ab28 <USB_EPStartXfer+0x1254>)
 800aaae:	4694      	mov	ip, r2
 800aab0:	4463      	add	r3, ip
 800aab2:	21c0      	movs	r1, #192	@ 0xc0
 800aab4:	187a      	adds	r2, r7, r1
 800aab6:	6013      	str	r3, [r2, #0]
 800aab8:	1d7b      	adds	r3, r7, #5
 800aaba:	33ff      	adds	r3, #255	@ 0xff
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	b29a      	uxth	r2, r3
 800aac0:	187b      	adds	r3, r7, r1
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	801a      	strh	r2, [r3, #0]
 800aac6:	e001      	b.n	800aacc <USB_EPStartXfer+0x11f8>
      }
      else
      {
        return HAL_ERROR;
 800aac8:	2301      	movs	r3, #1
 800aaca:	e025      	b.n	800ab18 <USB_EPStartXfer+0x1244>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800aacc:	687a      	ldr	r2, [r7, #4]
 800aace:	683b      	ldr	r3, [r7, #0]
 800aad0:	781b      	ldrb	r3, [r3, #0]
 800aad2:	009b      	lsls	r3, r3, #2
 800aad4:	18d3      	adds	r3, r2, r3
 800aad6:	881b      	ldrh	r3, [r3, #0]
 800aad8:	b29a      	uxth	r2, r3
 800aada:	208a      	movs	r0, #138	@ 0x8a
 800aadc:	183b      	adds	r3, r7, r0
 800aade:	4913      	ldr	r1, [pc, #76]	@ (800ab2c <USB_EPStartXfer+0x1258>)
 800aae0:	400a      	ands	r2, r1
 800aae2:	801a      	strh	r2, [r3, #0]
 800aae4:	183b      	adds	r3, r7, r0
 800aae6:	183a      	adds	r2, r7, r0
 800aae8:	8812      	ldrh	r2, [r2, #0]
 800aaea:	2180      	movs	r1, #128	@ 0x80
 800aaec:	0149      	lsls	r1, r1, #5
 800aaee:	404a      	eors	r2, r1
 800aaf0:	801a      	strh	r2, [r3, #0]
 800aaf2:	183b      	adds	r3, r7, r0
 800aaf4:	183a      	adds	r2, r7, r0
 800aaf6:	8812      	ldrh	r2, [r2, #0]
 800aaf8:	2180      	movs	r1, #128	@ 0x80
 800aafa:	0189      	lsls	r1, r1, #6
 800aafc:	404a      	eors	r2, r1
 800aafe:	801a      	strh	r2, [r3, #0]
 800ab00:	687a      	ldr	r2, [r7, #4]
 800ab02:	683b      	ldr	r3, [r7, #0]
 800ab04:	781b      	ldrb	r3, [r3, #0]
 800ab06:	009b      	lsls	r3, r3, #2
 800ab08:	18d3      	adds	r3, r2, r3
 800ab0a:	183a      	adds	r2, r7, r0
 800ab0c:	8812      	ldrh	r2, [r2, #0]
 800ab0e:	4908      	ldr	r1, [pc, #32]	@ (800ab30 <USB_EPStartXfer+0x125c>)
 800ab10:	430a      	orrs	r2, r1
 800ab12:	b292      	uxth	r2, r2
 800ab14:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 800ab16:	2300      	movs	r3, #0
}
 800ab18:	0018      	movs	r0, r3
 800ab1a:	46bd      	mov	sp, r7
 800ab1c:	b043      	add	sp, #268	@ 0x10c
 800ab1e:	bd90      	pop	{r4, r7, pc}
 800ab20:	00000402 	.word	0x00000402
 800ab24:	ffff8000 	.word	0xffff8000
 800ab28:	00000406 	.word	0x00000406
 800ab2c:	ffffbf8f 	.word	0xffffbf8f
 800ab30:	ffff8080 	.word	0xffff8080

0800ab34 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ab34:	b580      	push	{r7, lr}
 800ab36:	b084      	sub	sp, #16
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	6078      	str	r0, [r7, #4]
 800ab3c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800ab3e:	683b      	ldr	r3, [r7, #0]
 800ab40:	785b      	ldrb	r3, [r3, #1]
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d01d      	beq.n	800ab82 <USB_EPSetStall+0x4e>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800ab46:	687a      	ldr	r2, [r7, #4]
 800ab48:	683b      	ldr	r3, [r7, #0]
 800ab4a:	781b      	ldrb	r3, [r3, #0]
 800ab4c:	009b      	lsls	r3, r3, #2
 800ab4e:	18d3      	adds	r3, r2, r3
 800ab50:	881b      	ldrh	r3, [r3, #0]
 800ab52:	b29a      	uxth	r2, r3
 800ab54:	200c      	movs	r0, #12
 800ab56:	183b      	adds	r3, r7, r0
 800ab58:	491b      	ldr	r1, [pc, #108]	@ (800abc8 <USB_EPSetStall+0x94>)
 800ab5a:	400a      	ands	r2, r1
 800ab5c:	801a      	strh	r2, [r3, #0]
 800ab5e:	183b      	adds	r3, r7, r0
 800ab60:	183a      	adds	r2, r7, r0
 800ab62:	8812      	ldrh	r2, [r2, #0]
 800ab64:	2110      	movs	r1, #16
 800ab66:	404a      	eors	r2, r1
 800ab68:	801a      	strh	r2, [r3, #0]
 800ab6a:	687a      	ldr	r2, [r7, #4]
 800ab6c:	683b      	ldr	r3, [r7, #0]
 800ab6e:	781b      	ldrb	r3, [r3, #0]
 800ab70:	009b      	lsls	r3, r3, #2
 800ab72:	18d3      	adds	r3, r2, r3
 800ab74:	183a      	adds	r2, r7, r0
 800ab76:	8812      	ldrh	r2, [r2, #0]
 800ab78:	4914      	ldr	r1, [pc, #80]	@ (800abcc <USB_EPSetStall+0x98>)
 800ab7a:	430a      	orrs	r2, r1
 800ab7c:	b292      	uxth	r2, r2
 800ab7e:	801a      	strh	r2, [r3, #0]
 800ab80:	e01d      	b.n	800abbe <USB_EPSetStall+0x8a>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800ab82:	687a      	ldr	r2, [r7, #4]
 800ab84:	683b      	ldr	r3, [r7, #0]
 800ab86:	781b      	ldrb	r3, [r3, #0]
 800ab88:	009b      	lsls	r3, r3, #2
 800ab8a:	18d3      	adds	r3, r2, r3
 800ab8c:	881b      	ldrh	r3, [r3, #0]
 800ab8e:	b29a      	uxth	r2, r3
 800ab90:	200e      	movs	r0, #14
 800ab92:	183b      	adds	r3, r7, r0
 800ab94:	490e      	ldr	r1, [pc, #56]	@ (800abd0 <USB_EPSetStall+0x9c>)
 800ab96:	400a      	ands	r2, r1
 800ab98:	801a      	strh	r2, [r3, #0]
 800ab9a:	183b      	adds	r3, r7, r0
 800ab9c:	183a      	adds	r2, r7, r0
 800ab9e:	8812      	ldrh	r2, [r2, #0]
 800aba0:	2180      	movs	r1, #128	@ 0x80
 800aba2:	0149      	lsls	r1, r1, #5
 800aba4:	404a      	eors	r2, r1
 800aba6:	801a      	strh	r2, [r3, #0]
 800aba8:	687a      	ldr	r2, [r7, #4]
 800abaa:	683b      	ldr	r3, [r7, #0]
 800abac:	781b      	ldrb	r3, [r3, #0]
 800abae:	009b      	lsls	r3, r3, #2
 800abb0:	18d3      	adds	r3, r2, r3
 800abb2:	183a      	adds	r2, r7, r0
 800abb4:	8812      	ldrh	r2, [r2, #0]
 800abb6:	4905      	ldr	r1, [pc, #20]	@ (800abcc <USB_EPSetStall+0x98>)
 800abb8:	430a      	orrs	r2, r1
 800abba:	b292      	uxth	r2, r2
 800abbc:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 800abbe:	2300      	movs	r3, #0
}
 800abc0:	0018      	movs	r0, r3
 800abc2:	46bd      	mov	sp, r7
 800abc4:	b004      	add	sp, #16
 800abc6:	bd80      	pop	{r7, pc}
 800abc8:	ffff8fbf 	.word	0xffff8fbf
 800abcc:	ffff8080 	.word	0xffff8080
 800abd0:	ffffbf8f 	.word	0xffffbf8f

0800abd4 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800abd4:	b580      	push	{r7, lr}
 800abd6:	b086      	sub	sp, #24
 800abd8:	af00      	add	r7, sp, #0
 800abda:	6078      	str	r0, [r7, #4]
 800abdc:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800abde:	683b      	ldr	r3, [r7, #0]
 800abe0:	7b1b      	ldrb	r3, [r3, #12]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d000      	beq.n	800abe8 <USB_EPClearStall+0x14>
 800abe6:	e095      	b.n	800ad14 <USB_EPClearStall+0x140>
  {
    if (ep->is_in != 0U)
 800abe8:	683b      	ldr	r3, [r7, #0]
 800abea:	785b      	ldrb	r3, [r3, #1]
 800abec:	2b00      	cmp	r3, #0
 800abee:	d046      	beq.n	800ac7e <USB_EPClearStall+0xaa>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800abf0:	687a      	ldr	r2, [r7, #4]
 800abf2:	683b      	ldr	r3, [r7, #0]
 800abf4:	781b      	ldrb	r3, [r3, #0]
 800abf6:	009b      	lsls	r3, r3, #2
 800abf8:	18d2      	adds	r2, r2, r3
 800abfa:	2110      	movs	r1, #16
 800abfc:	187b      	adds	r3, r7, r1
 800abfe:	8812      	ldrh	r2, [r2, #0]
 800ac00:	801a      	strh	r2, [r3, #0]
 800ac02:	187b      	adds	r3, r7, r1
 800ac04:	881b      	ldrh	r3, [r3, #0]
 800ac06:	2240      	movs	r2, #64	@ 0x40
 800ac08:	4013      	ands	r3, r2
 800ac0a:	d016      	beq.n	800ac3a <USB_EPClearStall+0x66>
 800ac0c:	687a      	ldr	r2, [r7, #4]
 800ac0e:	683b      	ldr	r3, [r7, #0]
 800ac10:	781b      	ldrb	r3, [r3, #0]
 800ac12:	009b      	lsls	r3, r3, #2
 800ac14:	18d3      	adds	r3, r2, r3
 800ac16:	881b      	ldrh	r3, [r3, #0]
 800ac18:	b29a      	uxth	r2, r3
 800ac1a:	200e      	movs	r0, #14
 800ac1c:	183b      	adds	r3, r7, r0
 800ac1e:	4940      	ldr	r1, [pc, #256]	@ (800ad20 <USB_EPClearStall+0x14c>)
 800ac20:	400a      	ands	r2, r1
 800ac22:	801a      	strh	r2, [r3, #0]
 800ac24:	687a      	ldr	r2, [r7, #4]
 800ac26:	683b      	ldr	r3, [r7, #0]
 800ac28:	781b      	ldrb	r3, [r3, #0]
 800ac2a:	009b      	lsls	r3, r3, #2
 800ac2c:	18d3      	adds	r3, r2, r3
 800ac2e:	183a      	adds	r2, r7, r0
 800ac30:	8812      	ldrh	r2, [r2, #0]
 800ac32:	493c      	ldr	r1, [pc, #240]	@ (800ad24 <USB_EPClearStall+0x150>)
 800ac34:	430a      	orrs	r2, r1
 800ac36:	b292      	uxth	r2, r2
 800ac38:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	78db      	ldrb	r3, [r3, #3]
 800ac3e:	2b01      	cmp	r3, #1
 800ac40:	d068      	beq.n	800ad14 <USB_EPClearStall+0x140>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ac42:	687a      	ldr	r2, [r7, #4]
 800ac44:	683b      	ldr	r3, [r7, #0]
 800ac46:	781b      	ldrb	r3, [r3, #0]
 800ac48:	009b      	lsls	r3, r3, #2
 800ac4a:	18d3      	adds	r3, r2, r3
 800ac4c:	881b      	ldrh	r3, [r3, #0]
 800ac4e:	b29a      	uxth	r2, r3
 800ac50:	200c      	movs	r0, #12
 800ac52:	183b      	adds	r3, r7, r0
 800ac54:	4934      	ldr	r1, [pc, #208]	@ (800ad28 <USB_EPClearStall+0x154>)
 800ac56:	400a      	ands	r2, r1
 800ac58:	801a      	strh	r2, [r3, #0]
 800ac5a:	183b      	adds	r3, r7, r0
 800ac5c:	183a      	adds	r2, r7, r0
 800ac5e:	8812      	ldrh	r2, [r2, #0]
 800ac60:	2120      	movs	r1, #32
 800ac62:	404a      	eors	r2, r1
 800ac64:	801a      	strh	r2, [r3, #0]
 800ac66:	687a      	ldr	r2, [r7, #4]
 800ac68:	683b      	ldr	r3, [r7, #0]
 800ac6a:	781b      	ldrb	r3, [r3, #0]
 800ac6c:	009b      	lsls	r3, r3, #2
 800ac6e:	18d3      	adds	r3, r2, r3
 800ac70:	183a      	adds	r2, r7, r0
 800ac72:	8812      	ldrh	r2, [r2, #0]
 800ac74:	492d      	ldr	r1, [pc, #180]	@ (800ad2c <USB_EPClearStall+0x158>)
 800ac76:	430a      	orrs	r2, r1
 800ac78:	b292      	uxth	r2, r2
 800ac7a:	801a      	strh	r2, [r3, #0]
 800ac7c:	e04a      	b.n	800ad14 <USB_EPClearStall+0x140>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ac7e:	687a      	ldr	r2, [r7, #4]
 800ac80:	683b      	ldr	r3, [r7, #0]
 800ac82:	781b      	ldrb	r3, [r3, #0]
 800ac84:	009b      	lsls	r3, r3, #2
 800ac86:	18d2      	adds	r2, r2, r3
 800ac88:	2116      	movs	r1, #22
 800ac8a:	187b      	adds	r3, r7, r1
 800ac8c:	8812      	ldrh	r2, [r2, #0]
 800ac8e:	801a      	strh	r2, [r3, #0]
 800ac90:	187b      	adds	r3, r7, r1
 800ac92:	881a      	ldrh	r2, [r3, #0]
 800ac94:	2380      	movs	r3, #128	@ 0x80
 800ac96:	01db      	lsls	r3, r3, #7
 800ac98:	4013      	ands	r3, r2
 800ac9a:	d016      	beq.n	800acca <USB_EPClearStall+0xf6>
 800ac9c:	687a      	ldr	r2, [r7, #4]
 800ac9e:	683b      	ldr	r3, [r7, #0]
 800aca0:	781b      	ldrb	r3, [r3, #0]
 800aca2:	009b      	lsls	r3, r3, #2
 800aca4:	18d3      	adds	r3, r2, r3
 800aca6:	881b      	ldrh	r3, [r3, #0]
 800aca8:	b29a      	uxth	r2, r3
 800acaa:	2014      	movs	r0, #20
 800acac:	183b      	adds	r3, r7, r0
 800acae:	491c      	ldr	r1, [pc, #112]	@ (800ad20 <USB_EPClearStall+0x14c>)
 800acb0:	400a      	ands	r2, r1
 800acb2:	801a      	strh	r2, [r3, #0]
 800acb4:	687a      	ldr	r2, [r7, #4]
 800acb6:	683b      	ldr	r3, [r7, #0]
 800acb8:	781b      	ldrb	r3, [r3, #0]
 800acba:	009b      	lsls	r3, r3, #2
 800acbc:	18d3      	adds	r3, r2, r3
 800acbe:	183a      	adds	r2, r7, r0
 800acc0:	8812      	ldrh	r2, [r2, #0]
 800acc2:	491b      	ldr	r1, [pc, #108]	@ (800ad30 <USB_EPClearStall+0x15c>)
 800acc4:	430a      	orrs	r2, r1
 800acc6:	b292      	uxth	r2, r2
 800acc8:	801a      	strh	r2, [r3, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800acca:	687a      	ldr	r2, [r7, #4]
 800accc:	683b      	ldr	r3, [r7, #0]
 800acce:	781b      	ldrb	r3, [r3, #0]
 800acd0:	009b      	lsls	r3, r3, #2
 800acd2:	18d3      	adds	r3, r2, r3
 800acd4:	881b      	ldrh	r3, [r3, #0]
 800acd6:	b29a      	uxth	r2, r3
 800acd8:	2012      	movs	r0, #18
 800acda:	183b      	adds	r3, r7, r0
 800acdc:	4915      	ldr	r1, [pc, #84]	@ (800ad34 <USB_EPClearStall+0x160>)
 800acde:	400a      	ands	r2, r1
 800ace0:	801a      	strh	r2, [r3, #0]
 800ace2:	183b      	adds	r3, r7, r0
 800ace4:	183a      	adds	r2, r7, r0
 800ace6:	8812      	ldrh	r2, [r2, #0]
 800ace8:	2180      	movs	r1, #128	@ 0x80
 800acea:	0149      	lsls	r1, r1, #5
 800acec:	404a      	eors	r2, r1
 800acee:	801a      	strh	r2, [r3, #0]
 800acf0:	183b      	adds	r3, r7, r0
 800acf2:	183a      	adds	r2, r7, r0
 800acf4:	8812      	ldrh	r2, [r2, #0]
 800acf6:	2180      	movs	r1, #128	@ 0x80
 800acf8:	0189      	lsls	r1, r1, #6
 800acfa:	404a      	eors	r2, r1
 800acfc:	801a      	strh	r2, [r3, #0]
 800acfe:	687a      	ldr	r2, [r7, #4]
 800ad00:	683b      	ldr	r3, [r7, #0]
 800ad02:	781b      	ldrb	r3, [r3, #0]
 800ad04:	009b      	lsls	r3, r3, #2
 800ad06:	18d3      	adds	r3, r2, r3
 800ad08:	183a      	adds	r2, r7, r0
 800ad0a:	8812      	ldrh	r2, [r2, #0]
 800ad0c:	4907      	ldr	r1, [pc, #28]	@ (800ad2c <USB_EPClearStall+0x158>)
 800ad0e:	430a      	orrs	r2, r1
 800ad10:	b292      	uxth	r2, r2
 800ad12:	801a      	strh	r2, [r3, #0]
    }
  }

  return HAL_OK;
 800ad14:	2300      	movs	r3, #0
}
 800ad16:	0018      	movs	r0, r3
 800ad18:	46bd      	mov	sp, r7
 800ad1a:	b006      	add	sp, #24
 800ad1c:	bd80      	pop	{r7, pc}
 800ad1e:	46c0      	nop			@ (mov r8, r8)
 800ad20:	ffff8f8f 	.word	0xffff8f8f
 800ad24:	ffff80c0 	.word	0xffff80c0
 800ad28:	ffff8fbf 	.word	0xffff8fbf
 800ad2c:	ffff8080 	.word	0xffff8080
 800ad30:	ffffc080 	.word	0xffffc080
 800ad34:	ffffbf8f 	.word	0xffffbf8f

0800ad38 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800ad38:	b580      	push	{r7, lr}
 800ad3a:	b082      	sub	sp, #8
 800ad3c:	af00      	add	r7, sp, #0
 800ad3e:	6078      	str	r0, [r7, #4]
 800ad40:	000a      	movs	r2, r1
 800ad42:	1cfb      	adds	r3, r7, #3
 800ad44:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 800ad46:	1cfb      	adds	r3, r7, #3
 800ad48:	781b      	ldrb	r3, [r3, #0]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d103      	bne.n	800ad56 <USB_SetDevAddress+0x1e>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	224c      	movs	r2, #76	@ 0x4c
 800ad52:	2180      	movs	r1, #128	@ 0x80
 800ad54:	5299      	strh	r1, [r3, r2]
  }

  return HAL_OK;
 800ad56:	2300      	movs	r3, #0
}
 800ad58:	0018      	movs	r0, r3
 800ad5a:	46bd      	mov	sp, r7
 800ad5c:	b002      	add	sp, #8
 800ad5e:	bd80      	pop	{r7, pc}

0800ad60 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800ad60:	b580      	push	{r7, lr}
 800ad62:	b082      	sub	sp, #8
 800ad64:	af00      	add	r7, sp, #0
 800ad66:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	2258      	movs	r2, #88	@ 0x58
 800ad6c:	5a9b      	ldrh	r3, [r3, r2]
 800ad6e:	b29b      	uxth	r3, r3
 800ad70:	4a05      	ldr	r2, [pc, #20]	@ (800ad88 <USB_DevConnect+0x28>)
 800ad72:	4313      	orrs	r3, r2
 800ad74:	b299      	uxth	r1, r3
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	2258      	movs	r2, #88	@ 0x58
 800ad7a:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800ad7c:	2300      	movs	r3, #0
}
 800ad7e:	0018      	movs	r0, r3
 800ad80:	46bd      	mov	sp, r7
 800ad82:	b002      	add	sp, #8
 800ad84:	bd80      	pop	{r7, pc}
 800ad86:	46c0      	nop			@ (mov r8, r8)
 800ad88:	ffff8000 	.word	0xffff8000

0800ad8c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800ad8c:	b580      	push	{r7, lr}
 800ad8e:	b084      	sub	sp, #16
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	2244      	movs	r2, #68	@ 0x44
 800ad98:	5a9b      	ldrh	r3, [r3, r2]
 800ad9a:	b29b      	uxth	r3, r3
 800ad9c:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800ad9e:	68fb      	ldr	r3, [r7, #12]
}
 800ada0:	0018      	movs	r0, r3
 800ada2:	46bd      	mov	sp, r7
 800ada4:	b004      	add	sp, #16
 800ada6:	bd80      	pop	{r7, pc}

0800ada8 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800ada8:	b580      	push	{r7, lr}
 800adaa:	b08a      	sub	sp, #40	@ 0x28
 800adac:	af00      	add	r7, sp, #0
 800adae:	60f8      	str	r0, [r7, #12]
 800adb0:	60b9      	str	r1, [r7, #8]
 800adb2:	0019      	movs	r1, r3
 800adb4:	1dbb      	adds	r3, r7, #6
 800adb6:	801a      	strh	r2, [r3, #0]
 800adb8:	1d3b      	adds	r3, r7, #4
 800adba:	1c0a      	adds	r2, r1, #0
 800adbc:	801a      	strh	r2, [r3, #0]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800adbe:	1d3b      	adds	r3, r7, #4
 800adc0:	881b      	ldrh	r3, [r3, #0]
 800adc2:	3301      	adds	r3, #1
 800adc4:	085b      	lsrs	r3, r3, #1
 800adc6:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800adcc:	68bb      	ldr	r3, [r7, #8]
 800adce:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800add0:	1dbb      	adds	r3, r7, #6
 800add2:	881a      	ldrh	r2, [r3, #0]
 800add4:	697b      	ldr	r3, [r7, #20]
 800add6:	18d3      	adds	r3, r2, r3
 800add8:	2280      	movs	r2, #128	@ 0x80
 800adda:	00d2      	lsls	r2, r2, #3
 800addc:	4694      	mov	ip, r2
 800adde:	4463      	add	r3, ip
 800ade0:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800ade2:	69bb      	ldr	r3, [r7, #24]
 800ade4:	627b      	str	r3, [r7, #36]	@ 0x24
 800ade6:	e021      	b.n	800ae2c <USB_WritePMA+0x84>
  {
    WrVal = pBuf[0];
 800ade8:	69fb      	ldr	r3, [r7, #28]
 800adea:	781a      	ldrb	r2, [r3, #0]
 800adec:	2112      	movs	r1, #18
 800adee:	187b      	adds	r3, r7, r1
 800adf0:	801a      	strh	r2, [r3, #0]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800adf2:	69fb      	ldr	r3, [r7, #28]
 800adf4:	3301      	adds	r3, #1
 800adf6:	781b      	ldrb	r3, [r3, #0]
 800adf8:	b21b      	sxth	r3, r3
 800adfa:	021b      	lsls	r3, r3, #8
 800adfc:	b21a      	sxth	r2, r3
 800adfe:	187b      	adds	r3, r7, r1
 800ae00:	2000      	movs	r0, #0
 800ae02:	5e1b      	ldrsh	r3, [r3, r0]
 800ae04:	4313      	orrs	r3, r2
 800ae06:	b21a      	sxth	r2, r3
 800ae08:	187b      	adds	r3, r7, r1
 800ae0a:	801a      	strh	r2, [r3, #0]
    *pdwVal = (WrVal & 0xFFFFU);
 800ae0c:	6a3b      	ldr	r3, [r7, #32]
 800ae0e:	187a      	adds	r2, r7, r1
 800ae10:	8812      	ldrh	r2, [r2, #0]
 800ae12:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800ae14:	6a3b      	ldr	r3, [r7, #32]
 800ae16:	3302      	adds	r3, #2
 800ae18:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800ae1a:	69fb      	ldr	r3, [r7, #28]
 800ae1c:	3301      	adds	r3, #1
 800ae1e:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800ae20:	69fb      	ldr	r3, [r7, #28]
 800ae22:	3301      	adds	r3, #1
 800ae24:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800ae26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae28:	3b01      	subs	r3, #1
 800ae2a:	627b      	str	r3, [r7, #36]	@ 0x24
 800ae2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d1da      	bne.n	800ade8 <USB_WritePMA+0x40>
  }
}
 800ae32:	46c0      	nop			@ (mov r8, r8)
 800ae34:	46c0      	nop			@ (mov r8, r8)
 800ae36:	46bd      	mov	sp, r7
 800ae38:	b00a      	add	sp, #40	@ 0x28
 800ae3a:	bd80      	pop	{r7, pc}

0800ae3c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800ae3c:	b580      	push	{r7, lr}
 800ae3e:	b08a      	sub	sp, #40	@ 0x28
 800ae40:	af00      	add	r7, sp, #0
 800ae42:	60f8      	str	r0, [r7, #12]
 800ae44:	60b9      	str	r1, [r7, #8]
 800ae46:	0019      	movs	r1, r3
 800ae48:	1dbb      	adds	r3, r7, #6
 800ae4a:	801a      	strh	r2, [r3, #0]
 800ae4c:	1d3b      	adds	r3, r7, #4
 800ae4e:	1c0a      	adds	r2, r1, #0
 800ae50:	801a      	strh	r2, [r3, #0]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800ae52:	1d3b      	adds	r3, r7, #4
 800ae54:	881b      	ldrh	r3, [r3, #0]
 800ae56:	085b      	lsrs	r3, r3, #1
 800ae58:	b29b      	uxth	r3, r3
 800ae5a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800ae60:	68bb      	ldr	r3, [r7, #8]
 800ae62:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800ae64:	1dbb      	adds	r3, r7, #6
 800ae66:	881a      	ldrh	r2, [r3, #0]
 800ae68:	697b      	ldr	r3, [r7, #20]
 800ae6a:	18d3      	adds	r3, r2, r3
 800ae6c:	2280      	movs	r2, #128	@ 0x80
 800ae6e:	00d2      	lsls	r2, r2, #3
 800ae70:	4694      	mov	ip, r2
 800ae72:	4463      	add	r3, ip
 800ae74:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800ae76:	69bb      	ldr	r3, [r7, #24]
 800ae78:	627b      	str	r3, [r7, #36]	@ 0x24
 800ae7a:	e018      	b.n	800aeae <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800ae7c:	6a3b      	ldr	r3, [r7, #32]
 800ae7e:	881b      	ldrh	r3, [r3, #0]
 800ae80:	b29b      	uxth	r3, r3
 800ae82:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800ae84:	6a3b      	ldr	r3, [r7, #32]
 800ae86:	3302      	adds	r3, #2
 800ae88:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800ae8a:	693b      	ldr	r3, [r7, #16]
 800ae8c:	b2da      	uxtb	r2, r3
 800ae8e:	69fb      	ldr	r3, [r7, #28]
 800ae90:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800ae92:	69fb      	ldr	r3, [r7, #28]
 800ae94:	3301      	adds	r3, #1
 800ae96:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800ae98:	693b      	ldr	r3, [r7, #16]
 800ae9a:	0a1b      	lsrs	r3, r3, #8
 800ae9c:	b2da      	uxtb	r2, r3
 800ae9e:	69fb      	ldr	r3, [r7, #28]
 800aea0:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800aea2:	69fb      	ldr	r3, [r7, #28]
 800aea4:	3301      	adds	r3, #1
 800aea6:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800aea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aeaa:	3b01      	subs	r3, #1
 800aeac:	627b      	str	r3, [r7, #36]	@ 0x24
 800aeae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d1e3      	bne.n	800ae7c <USB_ReadPMA+0x40>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800aeb4:	1d3b      	adds	r3, r7, #4
 800aeb6:	881b      	ldrh	r3, [r3, #0]
 800aeb8:	2201      	movs	r2, #1
 800aeba:	4013      	ands	r3, r2
 800aebc:	b29b      	uxth	r3, r3
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d007      	beq.n	800aed2 <USB_ReadPMA+0x96>
  {
    RdVal = *pdwVal;
 800aec2:	6a3b      	ldr	r3, [r7, #32]
 800aec4:	881b      	ldrh	r3, [r3, #0]
 800aec6:	b29b      	uxth	r3, r3
 800aec8:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800aeca:	693b      	ldr	r3, [r7, #16]
 800aecc:	b2da      	uxtb	r2, r3
 800aece:	69fb      	ldr	r3, [r7, #28]
 800aed0:	701a      	strb	r2, [r3, #0]
  }
}
 800aed2:	46c0      	nop			@ (mov r8, r8)
 800aed4:	46bd      	mov	sp, r7
 800aed6:	b00a      	add	sp, #40	@ 0x28
 800aed8:	bd80      	pop	{r7, pc}

0800aeda <USBD_CUSTOM_HID_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Init(USBD_HandleTypeDef *pdev,
                                     uint8_t cfgidx)
{
 800aeda:	b590      	push	{r4, r7, lr}
 800aedc:	b085      	sub	sp, #20
 800aede:	af00      	add	r7, sp, #0
 800aee0:	6078      	str	r0, [r7, #4]
 800aee2:	000a      	movs	r2, r1
 800aee4:	1cfb      	adds	r3, r7, #3
 800aee6:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 0U;
 800aee8:	240f      	movs	r4, #15
 800aeea:	193b      	adds	r3, r7, r4
 800aeec:	2200      	movs	r2, #0
 800aeee:	701a      	strb	r2, [r3, #0]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid;

  /* Open EP IN */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPIN_ADDR, USBD_EP_TYPE_INTR,
 800aef0:	6878      	ldr	r0, [r7, #4]
 800aef2:	2302      	movs	r3, #2
 800aef4:	2203      	movs	r2, #3
 800aef6:	2181      	movs	r1, #129	@ 0x81
 800aef8:	f001 ff75 	bl	800cde6 <USBD_LL_OpenEP>
                 CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 1U;
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	2201      	movs	r2, #1
 800af00:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Open EP OUT */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPOUT_ADDR, USBD_EP_TYPE_INTR,
 800af02:	6878      	ldr	r0, [r7, #4]
 800af04:	2302      	movs	r3, #2
 800af06:	2203      	movs	r2, #3
 800af08:	2101      	movs	r1, #1
 800af0a:	f001 ff6c 	bl	800cde6 <USBD_LL_OpenEP>
                 CUSTOM_HID_EPOUT_SIZE);

  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 1U;
 800af0e:	687a      	ldr	r2, [r7, #4]
 800af10:	23b6      	movs	r3, #182	@ 0xb6
 800af12:	005b      	lsls	r3, r3, #1
 800af14:	2101      	movs	r1, #1
 800af16:	50d1      	str	r1, [r2, r3]

  pdev->pClassData = USBD_malloc(sizeof(USBD_CUSTOM_HID_HandleTypeDef));
 800af18:	2054      	movs	r0, #84	@ 0x54
 800af1a:	f002 f8e5 	bl	800d0e8 <USBD_static_malloc>
 800af1e:	0001      	movs	r1, r0
 800af20:	687a      	ldr	r2, [r7, #4]
 800af22:	23ae      	movs	r3, #174	@ 0xae
 800af24:	009b      	lsls	r3, r3, #2
 800af26:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData == NULL)
 800af28:	687a      	ldr	r2, [r7, #4]
 800af2a:	23ae      	movs	r3, #174	@ 0xae
 800af2c:	009b      	lsls	r3, r3, #2
 800af2e:	58d3      	ldr	r3, [r2, r3]
 800af30:	2b00      	cmp	r3, #0
 800af32:	d103      	bne.n	800af3c <USBD_CUSTOM_HID_Init+0x62>
  {
    ret = 1U;
 800af34:	193b      	adds	r3, r7, r4
 800af36:	2201      	movs	r2, #1
 800af38:	701a      	strb	r2, [r3, #0]
 800af3a:	e014      	b.n	800af66 <USBD_CUSTOM_HID_Init+0x8c>
  }
  else
  {
    hhid = (USBD_CUSTOM_HID_HandleTypeDef *) pdev->pClassData;
 800af3c:	687a      	ldr	r2, [r7, #4]
 800af3e:	23ae      	movs	r3, #174	@ 0xae
 800af40:	009b      	lsls	r3, r3, #2
 800af42:	58d3      	ldr	r3, [r2, r3]
 800af44:	60bb      	str	r3, [r7, #8]

    hhid->state = CUSTOM_HID_IDLE;
 800af46:	68bb      	ldr	r3, [r7, #8]
 800af48:	2250      	movs	r2, #80	@ 0x50
 800af4a:	2100      	movs	r1, #0
 800af4c:	5499      	strb	r1, [r3, r2]
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->Init();
 800af4e:	687a      	ldr	r2, [r7, #4]
 800af50:	23af      	movs	r3, #175	@ 0xaf
 800af52:	009b      	lsls	r3, r3, #2
 800af54:	58d3      	ldr	r3, [r2, r3]
 800af56:	685b      	ldr	r3, [r3, #4]
 800af58:	4798      	blx	r3

    /* Prepare Out endpoint to receive 1st packet */
    USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 800af5a:	68ba      	ldr	r2, [r7, #8]
 800af5c:	6878      	ldr	r0, [r7, #4]
 800af5e:	2340      	movs	r3, #64	@ 0x40
 800af60:	2101      	movs	r1, #1
 800af62:	f002 f88a 	bl	800d07a <USBD_LL_PrepareReceive>
                           USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);
  }

  return ret;
 800af66:	230f      	movs	r3, #15
 800af68:	18fb      	adds	r3, r7, r3
 800af6a:	781b      	ldrb	r3, [r3, #0]
}
 800af6c:	0018      	movs	r0, r3
 800af6e:	46bd      	mov	sp, r7
 800af70:	b005      	add	sp, #20
 800af72:	bd90      	pop	{r4, r7, pc}

0800af74 <USBD_CUSTOM_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DeInit(USBD_HandleTypeDef *pdev,
                                       uint8_t cfgidx)
{
 800af74:	b580      	push	{r7, lr}
 800af76:	b082      	sub	sp, #8
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]
 800af7c:	000a      	movs	r2, r1
 800af7e:	1cfb      	adds	r3, r7, #3
 800af80:	701a      	strb	r2, [r3, #0]
  /* Close CUSTOM_HID EP IN */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPIN_ADDR);
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	2181      	movs	r1, #129	@ 0x81
 800af86:	0018      	movs	r0, r3
 800af88:	f001 ff64 	bl	800ce54 <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 0U;
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	2200      	movs	r2, #0
 800af90:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close CUSTOM_HID EP OUT */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPOUT_ADDR);
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	2101      	movs	r1, #1
 800af96:	0018      	movs	r0, r3
 800af98:	f001 ff5c 	bl	800ce54 <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 0U;
 800af9c:	687a      	ldr	r2, [r7, #4]
 800af9e:	23b6      	movs	r3, #182	@ 0xb6
 800afa0:	005b      	lsls	r3, r3, #1
 800afa2:	2100      	movs	r1, #0
 800afa4:	50d1      	str	r1, [r2, r3]

  /* FRee allocated memory */
  if (pdev->pClassData != NULL)
 800afa6:	687a      	ldr	r2, [r7, #4]
 800afa8:	23ae      	movs	r3, #174	@ 0xae
 800afaa:	009b      	lsls	r3, r3, #2
 800afac:	58d3      	ldr	r3, [r2, r3]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d011      	beq.n	800afd6 <USBD_CUSTOM_HID_DeInit+0x62>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->DeInit();
 800afb2:	687a      	ldr	r2, [r7, #4]
 800afb4:	23af      	movs	r3, #175	@ 0xaf
 800afb6:	009b      	lsls	r3, r3, #2
 800afb8:	58d3      	ldr	r3, [r2, r3]
 800afba:	689b      	ldr	r3, [r3, #8]
 800afbc:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800afbe:	687a      	ldr	r2, [r7, #4]
 800afc0:	23ae      	movs	r3, #174	@ 0xae
 800afc2:	009b      	lsls	r3, r3, #2
 800afc4:	58d3      	ldr	r3, [r2, r3]
 800afc6:	0018      	movs	r0, r3
 800afc8:	f002 f89a 	bl	800d100 <USBD_static_free>
    pdev->pClassData = NULL;
 800afcc:	687a      	ldr	r2, [r7, #4]
 800afce:	23ae      	movs	r3, #174	@ 0xae
 800afd0:	009b      	lsls	r3, r3, #2
 800afd2:	2100      	movs	r1, #0
 800afd4:	50d1      	str	r1, [r2, r3]
  }
  return USBD_OK;
 800afd6:	2300      	movs	r3, #0
}
 800afd8:	0018      	movs	r0, r3
 800afda:	46bd      	mov	sp, r7
 800afdc:	b002      	add	sp, #8
 800afde:	bd80      	pop	{r7, pc}

0800afe0 <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Setup(USBD_HandleTypeDef *pdev,
                                      USBD_SetupReqTypedef *req)
{
 800afe0:	b580      	push	{r7, lr}
 800afe2:	b088      	sub	sp, #32
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	6078      	str	r0, [r7, #4]
 800afe8:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800afea:	687a      	ldr	r2, [r7, #4]
 800afec:	23ae      	movs	r3, #174	@ 0xae
 800afee:	009b      	lsls	r3, r3, #2
 800aff0:	58d3      	ldr	r3, [r2, r3]
 800aff2:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 800aff4:	231e      	movs	r3, #30
 800aff6:	18fb      	adds	r3, r7, r3
 800aff8:	2200      	movs	r2, #0
 800affa:	801a      	strh	r2, [r3, #0]
  uint8_t  *pbuf = NULL;
 800affc:	2300      	movs	r3, #0
 800affe:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 800b000:	230e      	movs	r3, #14
 800b002:	18fb      	adds	r3, r7, r3
 800b004:	2200      	movs	r2, #0
 800b006:	801a      	strh	r2, [r3, #0]
  uint8_t ret = USBD_OK;
 800b008:	2317      	movs	r3, #23
 800b00a:	18fb      	adds	r3, r7, r3
 800b00c:	2200      	movs	r2, #0
 800b00e:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b010:	683b      	ldr	r3, [r7, #0]
 800b012:	781b      	ldrb	r3, [r3, #0]
 800b014:	001a      	movs	r2, r3
 800b016:	2360      	movs	r3, #96	@ 0x60
 800b018:	4013      	ands	r3, r2
 800b01a:	d044      	beq.n	800b0a6 <USBD_CUSTOM_HID_Setup+0xc6>
 800b01c:	2b20      	cmp	r3, #32
 800b01e:	d000      	beq.n	800b022 <USBD_CUSTOM_HID_Setup+0x42>
 800b020:	e0d8      	b.n	800b1d4 <USBD_CUSTOM_HID_Setup+0x1f4>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 800b022:	683b      	ldr	r3, [r7, #0]
 800b024:	785b      	ldrb	r3, [r3, #1]
 800b026:	2b0b      	cmp	r3, #11
 800b028:	d831      	bhi.n	800b08e <USBD_CUSTOM_HID_Setup+0xae>
 800b02a:	009a      	lsls	r2, r3, #2
 800b02c:	4b72      	ldr	r3, [pc, #456]	@ (800b1f8 <USBD_CUSTOM_HID_Setup+0x218>)
 800b02e:	18d3      	adds	r3, r2, r3
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	469f      	mov	pc, r3
      {
        case CUSTOM_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 800b034:	683b      	ldr	r3, [r7, #0]
 800b036:	885b      	ldrh	r3, [r3, #2]
 800b038:	b2db      	uxtb	r3, r3
 800b03a:	001a      	movs	r2, r3
 800b03c:	693b      	ldr	r3, [r7, #16]
 800b03e:	641a      	str	r2, [r3, #64]	@ 0x40
          break;
 800b040:	e030      	b.n	800b0a4 <USBD_CUSTOM_HID_Setup+0xc4>

        case CUSTOM_HID_REQ_GET_PROTOCOL:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->Protocol, 1U);
 800b042:	693b      	ldr	r3, [r7, #16]
 800b044:	3340      	adds	r3, #64	@ 0x40
 800b046:	0019      	movs	r1, r3
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	2201      	movs	r2, #1
 800b04c:	0018      	movs	r0, r3
 800b04e:	f001 fb24 	bl	800c69a <USBD_CtlSendData>
          break;
 800b052:	e027      	b.n	800b0a4 <USBD_CUSTOM_HID_Setup+0xc4>

        case CUSTOM_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 800b054:	683b      	ldr	r3, [r7, #0]
 800b056:	885b      	ldrh	r3, [r3, #2]
 800b058:	0a1b      	lsrs	r3, r3, #8
 800b05a:	b29b      	uxth	r3, r3
 800b05c:	b2db      	uxtb	r3, r3
 800b05e:	001a      	movs	r2, r3
 800b060:	693b      	ldr	r3, [r7, #16]
 800b062:	645a      	str	r2, [r3, #68]	@ 0x44
          break;
 800b064:	e01e      	b.n	800b0a4 <USBD_CUSTOM_HID_Setup+0xc4>

        case CUSTOM_HID_REQ_GET_IDLE:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->IdleState, 1U);
 800b066:	693b      	ldr	r3, [r7, #16]
 800b068:	3344      	adds	r3, #68	@ 0x44
 800b06a:	0019      	movs	r1, r3
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	2201      	movs	r2, #1
 800b070:	0018      	movs	r0, r3
 800b072:	f001 fb12 	bl	800c69a <USBD_CtlSendData>
          break;
 800b076:	e015      	b.n	800b0a4 <USBD_CUSTOM_HID_Setup+0xc4>

        case CUSTOM_HID_REQ_SET_REPORT:
          hhid->IsReportAvailable = 1U;
 800b078:	693b      	ldr	r3, [r7, #16]
 800b07a:	2201      	movs	r2, #1
 800b07c:	64da      	str	r2, [r3, #76]	@ 0x4c
          USBD_CtlPrepareRx(pdev, hhid->Report_buf, req->wLength);
 800b07e:	6939      	ldr	r1, [r7, #16]
 800b080:	683b      	ldr	r3, [r7, #0]
 800b082:	88da      	ldrh	r2, [r3, #6]
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	0018      	movs	r0, r3
 800b088:	f001 fb3a 	bl	800c700 <USBD_CtlPrepareRx>
          break;
 800b08c:	e00a      	b.n	800b0a4 <USBD_CUSTOM_HID_Setup+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800b08e:	683a      	ldr	r2, [r7, #0]
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	0011      	movs	r1, r2
 800b094:	0018      	movs	r0, r3
 800b096:	f001 fa82 	bl	800c59e <USBD_CtlError>
          ret = USBD_FAIL;
 800b09a:	2317      	movs	r3, #23
 800b09c:	18fb      	adds	r3, r7, r3
 800b09e:	2202      	movs	r2, #2
 800b0a0:	701a      	strb	r2, [r3, #0]
          break;
 800b0a2:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800b0a4:	e0a1      	b.n	800b1ea <USBD_CUSTOM_HID_Setup+0x20a>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b0a6:	683b      	ldr	r3, [r7, #0]
 800b0a8:	785b      	ldrb	r3, [r3, #1]
 800b0aa:	2b0b      	cmp	r3, #11
 800b0ac:	d100      	bne.n	800b0b0 <USBD_CUSTOM_HID_Setup+0xd0>
 800b0ae:	e06d      	b.n	800b18c <USBD_CUSTOM_HID_Setup+0x1ac>
 800b0b0:	dd00      	ble.n	800b0b4 <USBD_CUSTOM_HID_Setup+0xd4>
 800b0b2:	e083      	b.n	800b1bc <USBD_CUSTOM_HID_Setup+0x1dc>
 800b0b4:	2b0a      	cmp	r3, #10
 800b0b6:	d04f      	beq.n	800b158 <USBD_CUSTOM_HID_Setup+0x178>
 800b0b8:	dd00      	ble.n	800b0bc <USBD_CUSTOM_HID_Setup+0xdc>
 800b0ba:	e07f      	b.n	800b1bc <USBD_CUSTOM_HID_Setup+0x1dc>
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d002      	beq.n	800b0c6 <USBD_CUSTOM_HID_Setup+0xe6>
 800b0c0:	2b06      	cmp	r3, #6
 800b0c2:	d019      	beq.n	800b0f8 <USBD_CUSTOM_HID_Setup+0x118>
 800b0c4:	e07a      	b.n	800b1bc <USBD_CUSTOM_HID_Setup+0x1dc>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0c6:	687a      	ldr	r2, [r7, #4]
 800b0c8:	23a7      	movs	r3, #167	@ 0xa7
 800b0ca:	009b      	lsls	r3, r3, #2
 800b0cc:	5cd3      	ldrb	r3, [r2, r3]
 800b0ce:	2b03      	cmp	r3, #3
 800b0d0:	d107      	bne.n	800b0e2 <USBD_CUSTOM_HID_Setup+0x102>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800b0d2:	230e      	movs	r3, #14
 800b0d4:	18f9      	adds	r1, r7, r3
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	2202      	movs	r2, #2
 800b0da:	0018      	movs	r0, r3
 800b0dc:	f001 fadd 	bl	800c69a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b0e0:	e077      	b.n	800b1d2 <USBD_CUSTOM_HID_Setup+0x1f2>
            USBD_CtlError(pdev, req);
 800b0e2:	683a      	ldr	r2, [r7, #0]
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	0011      	movs	r1, r2
 800b0e8:	0018      	movs	r0, r3
 800b0ea:	f001 fa58 	bl	800c59e <USBD_CtlError>
            ret = USBD_FAIL;
 800b0ee:	2317      	movs	r3, #23
 800b0f0:	18fb      	adds	r3, r7, r3
 800b0f2:	2202      	movs	r2, #2
 800b0f4:	701a      	strb	r2, [r3, #0]
          break;
 800b0f6:	e06c      	b.n	800b1d2 <USBD_CUSTOM_HID_Setup+0x1f2>

        case USB_REQ_GET_DESCRIPTOR:
          if (req->wValue >> 8 == CUSTOM_HID_REPORT_DESC)
 800b0f8:	683b      	ldr	r3, [r7, #0]
 800b0fa:	885b      	ldrh	r3, [r3, #2]
 800b0fc:	0a1b      	lsrs	r3, r3, #8
 800b0fe:	b29b      	uxth	r3, r3
 800b100:	2b22      	cmp	r3, #34	@ 0x22
 800b102:	d10f      	bne.n	800b124 <USBD_CUSTOM_HID_Setup+0x144>
          {
            len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE, req->wLength);
 800b104:	683b      	ldr	r3, [r7, #0]
 800b106:	88db      	ldrh	r3, [r3, #6]
 800b108:	221e      	movs	r2, #30
 800b10a:	18ba      	adds	r2, r7, r2
 800b10c:	b299      	uxth	r1, r3
 800b10e:	2950      	cmp	r1, #80	@ 0x50
 800b110:	d900      	bls.n	800b114 <USBD_CUSTOM_HID_Setup+0x134>
 800b112:	2350      	movs	r3, #80	@ 0x50
 800b114:	8013      	strh	r3, [r2, #0]
            pbuf = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->pReport;
 800b116:	687a      	ldr	r2, [r7, #4]
 800b118:	23af      	movs	r3, #175	@ 0xaf
 800b11a:	009b      	lsls	r3, r3, #2
 800b11c:	58d3      	ldr	r3, [r2, r3]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	61bb      	str	r3, [r7, #24]
 800b122:	e010      	b.n	800b146 <USBD_CUSTOM_HID_Setup+0x166>
          }
          else
          {
            if (req->wValue >> 8 == CUSTOM_HID_DESCRIPTOR_TYPE)
 800b124:	683b      	ldr	r3, [r7, #0]
 800b126:	885b      	ldrh	r3, [r3, #2]
 800b128:	0a1b      	lsrs	r3, r3, #8
 800b12a:	b29b      	uxth	r3, r3
 800b12c:	2b21      	cmp	r3, #33	@ 0x21
 800b12e:	d10a      	bne.n	800b146 <USBD_CUSTOM_HID_Setup+0x166>
            {
              pbuf = USBD_CUSTOM_HID_Desc;
 800b130:	4b32      	ldr	r3, [pc, #200]	@ (800b1fc <USBD_CUSTOM_HID_Setup+0x21c>)
 800b132:	61bb      	str	r3, [r7, #24]
              len = MIN(USB_CUSTOM_HID_DESC_SIZ, req->wLength);
 800b134:	683b      	ldr	r3, [r7, #0]
 800b136:	88db      	ldrh	r3, [r3, #6]
 800b138:	221e      	movs	r2, #30
 800b13a:	18ba      	adds	r2, r7, r2
 800b13c:	b299      	uxth	r1, r3
 800b13e:	2909      	cmp	r1, #9
 800b140:	d900      	bls.n	800b144 <USBD_CUSTOM_HID_Setup+0x164>
 800b142:	2309      	movs	r3, #9
 800b144:	8013      	strh	r3, [r2, #0]
            }
          }

          USBD_CtlSendData(pdev, pbuf, len);
 800b146:	231e      	movs	r3, #30
 800b148:	18fb      	adds	r3, r7, r3
 800b14a:	881a      	ldrh	r2, [r3, #0]
 800b14c:	69b9      	ldr	r1, [r7, #24]
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	0018      	movs	r0, r3
 800b152:	f001 faa2 	bl	800c69a <USBD_CtlSendData>
          break;
 800b156:	e03c      	b.n	800b1d2 <USBD_CUSTOM_HID_Setup+0x1f2>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b158:	687a      	ldr	r2, [r7, #4]
 800b15a:	23a7      	movs	r3, #167	@ 0xa7
 800b15c:	009b      	lsls	r3, r3, #2
 800b15e:	5cd3      	ldrb	r3, [r2, r3]
 800b160:	2b03      	cmp	r3, #3
 800b162:	d108      	bne.n	800b176 <USBD_CUSTOM_HID_Setup+0x196>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 800b164:	693b      	ldr	r3, [r7, #16]
 800b166:	3348      	adds	r3, #72	@ 0x48
 800b168:	0019      	movs	r1, r3
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	2201      	movs	r2, #1
 800b16e:	0018      	movs	r0, r3
 800b170:	f001 fa93 	bl	800c69a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b174:	e02d      	b.n	800b1d2 <USBD_CUSTOM_HID_Setup+0x1f2>
            USBD_CtlError(pdev, req);
 800b176:	683a      	ldr	r2, [r7, #0]
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	0011      	movs	r1, r2
 800b17c:	0018      	movs	r0, r3
 800b17e:	f001 fa0e 	bl	800c59e <USBD_CtlError>
            ret = USBD_FAIL;
 800b182:	2317      	movs	r3, #23
 800b184:	18fb      	adds	r3, r7, r3
 800b186:	2202      	movs	r2, #2
 800b188:	701a      	strb	r2, [r3, #0]
          break;
 800b18a:	e022      	b.n	800b1d2 <USBD_CUSTOM_HID_Setup+0x1f2>

        case USB_REQ_SET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b18c:	687a      	ldr	r2, [r7, #4]
 800b18e:	23a7      	movs	r3, #167	@ 0xa7
 800b190:	009b      	lsls	r3, r3, #2
 800b192:	5cd3      	ldrb	r3, [r2, r3]
 800b194:	2b03      	cmp	r3, #3
 800b196:	d106      	bne.n	800b1a6 <USBD_CUSTOM_HID_Setup+0x1c6>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 800b198:	683b      	ldr	r3, [r7, #0]
 800b19a:	885b      	ldrh	r3, [r3, #2]
 800b19c:	b2db      	uxtb	r3, r3
 800b19e:	001a      	movs	r2, r3
 800b1a0:	693b      	ldr	r3, [r7, #16]
 800b1a2:	649a      	str	r2, [r3, #72]	@ 0x48
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b1a4:	e015      	b.n	800b1d2 <USBD_CUSTOM_HID_Setup+0x1f2>
            USBD_CtlError(pdev, req);
 800b1a6:	683a      	ldr	r2, [r7, #0]
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	0011      	movs	r1, r2
 800b1ac:	0018      	movs	r0, r3
 800b1ae:	f001 f9f6 	bl	800c59e <USBD_CtlError>
            ret = USBD_FAIL;
 800b1b2:	2317      	movs	r3, #23
 800b1b4:	18fb      	adds	r3, r7, r3
 800b1b6:	2202      	movs	r2, #2
 800b1b8:	701a      	strb	r2, [r3, #0]
          break;
 800b1ba:	e00a      	b.n	800b1d2 <USBD_CUSTOM_HID_Setup+0x1f2>

        default:
          USBD_CtlError(pdev, req);
 800b1bc:	683a      	ldr	r2, [r7, #0]
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	0011      	movs	r1, r2
 800b1c2:	0018      	movs	r0, r3
 800b1c4:	f001 f9eb 	bl	800c59e <USBD_CtlError>
          ret = USBD_FAIL;
 800b1c8:	2317      	movs	r3, #23
 800b1ca:	18fb      	adds	r3, r7, r3
 800b1cc:	2202      	movs	r2, #2
 800b1ce:	701a      	strb	r2, [r3, #0]
          break;
 800b1d0:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800b1d2:	e00a      	b.n	800b1ea <USBD_CUSTOM_HID_Setup+0x20a>

    default:
      USBD_CtlError(pdev, req);
 800b1d4:	683a      	ldr	r2, [r7, #0]
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	0011      	movs	r1, r2
 800b1da:	0018      	movs	r0, r3
 800b1dc:	f001 f9df 	bl	800c59e <USBD_CtlError>
      ret = USBD_FAIL;
 800b1e0:	2317      	movs	r3, #23
 800b1e2:	18fb      	adds	r3, r7, r3
 800b1e4:	2202      	movs	r2, #2
 800b1e6:	701a      	strb	r2, [r3, #0]
      break;
 800b1e8:	46c0      	nop			@ (mov r8, r8)
  }
  return ret;
 800b1ea:	2317      	movs	r3, #23
 800b1ec:	18fb      	adds	r3, r7, r3
 800b1ee:	781b      	ldrb	r3, [r3, #0]
}
 800b1f0:	0018      	movs	r0, r3
 800b1f2:	46bd      	mov	sp, r7
 800b1f4:	b008      	add	sp, #32
 800b1f6:	bd80      	pop	{r7, pc}
 800b1f8:	08010eb4 	.word	0x08010eb4
 800b1fc:	200000cc 	.word	0x200000cc

0800b200 <USBD_CUSTOM_HID_SendReport>:
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_SendReport(USBD_HandleTypeDef  *pdev,
                                   uint8_t *report,
                                   uint16_t len)
{
 800b200:	b580      	push	{r7, lr}
 800b202:	b086      	sub	sp, #24
 800b204:	af00      	add	r7, sp, #0
 800b206:	60f8      	str	r0, [r7, #12]
 800b208:	60b9      	str	r1, [r7, #8]
 800b20a:	1dbb      	adds	r3, r7, #6
 800b20c:	801a      	strh	r2, [r3, #0]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800b20e:	68fa      	ldr	r2, [r7, #12]
 800b210:	23ae      	movs	r3, #174	@ 0xae
 800b212:	009b      	lsls	r3, r3, #2
 800b214:	58d3      	ldr	r3, [r2, r3]
 800b216:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b218:	68fa      	ldr	r2, [r7, #12]
 800b21a:	23a7      	movs	r3, #167	@ 0xa7
 800b21c:	009b      	lsls	r3, r3, #2
 800b21e:	5cd3      	ldrb	r3, [r2, r3]
 800b220:	2b03      	cmp	r3, #3
 800b222:	d112      	bne.n	800b24a <USBD_CUSTOM_HID_SendReport+0x4a>
  {
    if (hhid->state == CUSTOM_HID_IDLE)
 800b224:	697b      	ldr	r3, [r7, #20]
 800b226:	2250      	movs	r2, #80	@ 0x50
 800b228:	5c9b      	ldrb	r3, [r3, r2]
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d10b      	bne.n	800b246 <USBD_CUSTOM_HID_SendReport+0x46>
    {
      hhid->state = CUSTOM_HID_BUSY;
 800b22e:	697b      	ldr	r3, [r7, #20]
 800b230:	2250      	movs	r2, #80	@ 0x50
 800b232:	2101      	movs	r1, #1
 800b234:	5499      	strb	r1, [r3, r2]
      USBD_LL_Transmit(pdev, CUSTOM_HID_EPIN_ADDR, report, len);
 800b236:	1dbb      	adds	r3, r7, #6
 800b238:	881b      	ldrh	r3, [r3, #0]
 800b23a:	68ba      	ldr	r2, [r7, #8]
 800b23c:	68f8      	ldr	r0, [r7, #12]
 800b23e:	2181      	movs	r1, #129	@ 0x81
 800b240:	f001 fee4 	bl	800d00c <USBD_LL_Transmit>
 800b244:	e001      	b.n	800b24a <USBD_CUSTOM_HID_SendReport+0x4a>
    }
    else
    {
      return USBD_BUSY;
 800b246:	2301      	movs	r3, #1
 800b248:	e000      	b.n	800b24c <USBD_CUSTOM_HID_SendReport+0x4c>
    }
  }
  return USBD_OK;
 800b24a:	2300      	movs	r3, #0
}
 800b24c:	0018      	movs	r0, r3
 800b24e:	46bd      	mov	sp, r7
 800b250:	b006      	add	sp, #24
 800b252:	bd80      	pop	{r7, pc}

0800b254 <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetFSCfgDesc(uint16_t *length)
{
 800b254:	b580      	push	{r7, lr}
 800b256:	b082      	sub	sp, #8
 800b258:	af00      	add	r7, sp, #0
 800b25a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgFSDesc);
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	2229      	movs	r2, #41	@ 0x29
 800b260:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgFSDesc;
 800b262:	4b02      	ldr	r3, [pc, #8]	@ (800b26c <USBD_CUSTOM_HID_GetFSCfgDesc+0x18>)
}
 800b264:	0018      	movs	r0, r3
 800b266:	46bd      	mov	sp, r7
 800b268:	b002      	add	sp, #8
 800b26a:	bd80      	pop	{r7, pc}
 800b26c:	20000048 	.word	0x20000048

0800b270 <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetHSCfgDesc(uint16_t *length)
{
 800b270:	b580      	push	{r7, lr}
 800b272:	b082      	sub	sp, #8
 800b274:	af00      	add	r7, sp, #0
 800b276:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgHSDesc);
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	2229      	movs	r2, #41	@ 0x29
 800b27c:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgHSDesc;
 800b27e:	4b02      	ldr	r3, [pc, #8]	@ (800b288 <USBD_CUSTOM_HID_GetHSCfgDesc+0x18>)
}
 800b280:	0018      	movs	r0, r3
 800b282:	46bd      	mov	sp, r7
 800b284:	b002      	add	sp, #8
 800b286:	bd80      	pop	{r7, pc}
 800b288:	20000074 	.word	0x20000074

0800b28c <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b28c:	b580      	push	{r7, lr}
 800b28e:	b082      	sub	sp, #8
 800b290:	af00      	add	r7, sp, #0
 800b292:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_OtherSpeedCfgDesc);
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	2229      	movs	r2, #41	@ 0x29
 800b298:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_OtherSpeedCfgDesc;
 800b29a:	4b02      	ldr	r3, [pc, #8]	@ (800b2a4 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x18>)
}
 800b29c:	0018      	movs	r0, r3
 800b29e:	46bd      	mov	sp, r7
 800b2a0:	b002      	add	sp, #8
 800b2a2:	bd80      	pop	{r7, pc}
 800b2a4:	200000a0 	.word	0x200000a0

0800b2a8 <USBD_CUSTOM_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataIn(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum)
{
 800b2a8:	b580      	push	{r7, lr}
 800b2aa:	b082      	sub	sp, #8
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	6078      	str	r0, [r7, #4]
 800b2b0:	000a      	movs	r2, r1
 800b2b2:	1cfb      	adds	r3, r7, #3
 800b2b4:	701a      	strb	r2, [r3, #0]
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData)->state = CUSTOM_HID_IDLE;
 800b2b6:	687a      	ldr	r2, [r7, #4]
 800b2b8:	23ae      	movs	r3, #174	@ 0xae
 800b2ba:	009b      	lsls	r3, r3, #2
 800b2bc:	58d3      	ldr	r3, [r2, r3]
 800b2be:	2250      	movs	r2, #80	@ 0x50
 800b2c0:	2100      	movs	r1, #0
 800b2c2:	5499      	strb	r1, [r3, r2]

  return USBD_OK;
 800b2c4:	2300      	movs	r3, #0
}
 800b2c6:	0018      	movs	r0, r3
 800b2c8:	46bd      	mov	sp, r7
 800b2ca:	b002      	add	sp, #8
 800b2cc:	bd80      	pop	{r7, pc}

0800b2ce <USBD_CUSTOM_HID_DataOut>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataOut(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum)
{
 800b2ce:	b580      	push	{r7, lr}
 800b2d0:	b084      	sub	sp, #16
 800b2d2:	af00      	add	r7, sp, #0
 800b2d4:	6078      	str	r0, [r7, #4]
 800b2d6:	000a      	movs	r2, r1
 800b2d8:	1cfb      	adds	r3, r7, #3
 800b2da:	701a      	strb	r2, [r3, #0]

  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800b2dc:	687a      	ldr	r2, [r7, #4]
 800b2de:	23ae      	movs	r3, #174	@ 0xae
 800b2e0:	009b      	lsls	r3, r3, #2
 800b2e2:	58d3      	ldr	r3, [r2, r3]
 800b2e4:	60fb      	str	r3, [r7, #12]

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 800b2e6:	687a      	ldr	r2, [r7, #4]
 800b2e8:	23af      	movs	r3, #175	@ 0xaf
 800b2ea:	009b      	lsls	r3, r3, #2
 800b2ec:	58d3      	ldr	r3, [r2, r3]
 800b2ee:	68db      	ldr	r3, [r3, #12]
 800b2f0:	68fa      	ldr	r2, [r7, #12]
 800b2f2:	7810      	ldrb	r0, [r2, #0]
 800b2f4:	68fa      	ldr	r2, [r7, #12]
 800b2f6:	7852      	ldrb	r2, [r2, #1]
 800b2f8:	0011      	movs	r1, r2
 800b2fa:	4798      	blx	r3
                                                            hhid->Report_buf[1]);

  USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 800b2fc:	68fa      	ldr	r2, [r7, #12]
 800b2fe:	6878      	ldr	r0, [r7, #4]
 800b300:	2340      	movs	r3, #64	@ 0x40
 800b302:	2101      	movs	r1, #1
 800b304:	f001 feb9 	bl	800d07a <USBD_LL_PrepareReceive>
                         USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return USBD_OK;
 800b308:	2300      	movs	r3, #0
}
 800b30a:	0018      	movs	r0, r3
 800b30c:	46bd      	mov	sp, r7
 800b30e:	b004      	add	sp, #16
 800b310:	bd80      	pop	{r7, pc}

0800b312 <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b312:	b580      	push	{r7, lr}
 800b314:	b084      	sub	sp, #16
 800b316:	af00      	add	r7, sp, #0
 800b318:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800b31a:	687a      	ldr	r2, [r7, #4]
 800b31c:	23ae      	movs	r3, #174	@ 0xae
 800b31e:	009b      	lsls	r3, r3, #2
 800b320:	58d3      	ldr	r3, [r2, r3]
 800b322:	60fb      	str	r3, [r7, #12]

  if (hhid->IsReportAvailable == 1U)
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b328:	2b01      	cmp	r3, #1
 800b32a:	d10d      	bne.n	800b348 <USBD_CUSTOM_HID_EP0_RxReady+0x36>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 800b32c:	687a      	ldr	r2, [r7, #4]
 800b32e:	23af      	movs	r3, #175	@ 0xaf
 800b330:	009b      	lsls	r3, r3, #2
 800b332:	58d3      	ldr	r3, [r2, r3]
 800b334:	68db      	ldr	r3, [r3, #12]
 800b336:	68fa      	ldr	r2, [r7, #12]
 800b338:	7810      	ldrb	r0, [r2, #0]
 800b33a:	68fa      	ldr	r2, [r7, #12]
 800b33c:	7852      	ldrb	r2, [r2, #1]
 800b33e:	0011      	movs	r1, r2
 800b340:	4798      	blx	r3
                                                              hhid->Report_buf[1]);
    hhid->IsReportAvailable = 0U;
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	2200      	movs	r2, #0
 800b346:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return USBD_OK;
 800b348:	2300      	movs	r3, #0
}
 800b34a:	0018      	movs	r0, r3
 800b34c:	46bd      	mov	sp, r7
 800b34e:	b004      	add	sp, #16
 800b350:	bd80      	pop	{r7, pc}
	...

0800b354 <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_CUSTOM_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 800b354:	b580      	push	{r7, lr}
 800b356:	b082      	sub	sp, #8
 800b358:	af00      	add	r7, sp, #0
 800b35a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_DeviceQualifierDesc);
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	220a      	movs	r2, #10
 800b360:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 800b362:	4b02      	ldr	r3, [pc, #8]	@ (800b36c <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x18>)
}
 800b364:	0018      	movs	r0, r3
 800b366:	46bd      	mov	sp, r7
 800b368:	b002      	add	sp, #8
 800b36a:	bd80      	pop	{r7, pc}
 800b36c:	200000d8 	.word	0x200000d8

0800b370 <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t  USBD_CUSTOM_HID_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                           USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 800b370:	b580      	push	{r7, lr}
 800b372:	b084      	sub	sp, #16
 800b374:	af00      	add	r7, sp, #0
 800b376:	6078      	str	r0, [r7, #4]
 800b378:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800b37a:	200f      	movs	r0, #15
 800b37c:	183b      	adds	r3, r7, r0
 800b37e:	2202      	movs	r2, #2
 800b380:	701a      	strb	r2, [r3, #0]

  if (fops != NULL)
 800b382:	683b      	ldr	r3, [r7, #0]
 800b384:	2b00      	cmp	r3, #0
 800b386:	d007      	beq.n	800b398 <USBD_CUSTOM_HID_RegisterInterface+0x28>
  {
    pdev->pUserData = fops;
 800b388:	687a      	ldr	r2, [r7, #4]
 800b38a:	23af      	movs	r3, #175	@ 0xaf
 800b38c:	009b      	lsls	r3, r3, #2
 800b38e:	6839      	ldr	r1, [r7, #0]
 800b390:	50d1      	str	r1, [r2, r3]
    ret = USBD_OK;
 800b392:	183b      	adds	r3, r7, r0
 800b394:	2200      	movs	r2, #0
 800b396:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 800b398:	230f      	movs	r3, #15
 800b39a:	18fb      	adds	r3, r7, r3
 800b39c:	781b      	ldrb	r3, [r3, #0]
}
 800b39e:	0018      	movs	r0, r3
 800b3a0:	46bd      	mov	sp, r7
 800b3a2:	b004      	add	sp, #16
 800b3a4:	bd80      	pop	{r7, pc}

0800b3a6 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b3a6:	b580      	push	{r7, lr}
 800b3a8:	b084      	sub	sp, #16
 800b3aa:	af00      	add	r7, sp, #0
 800b3ac:	60f8      	str	r0, [r7, #12]
 800b3ae:	60b9      	str	r1, [r7, #8]
 800b3b0:	1dfb      	adds	r3, r7, #7
 800b3b2:	701a      	strb	r2, [r3, #0]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d101      	bne.n	800b3be <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800b3ba:	2302      	movs	r3, #2
 800b3bc:	e020      	b.n	800b400 <USBD_Init+0x5a>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800b3be:	68fa      	ldr	r2, [r7, #12]
 800b3c0:	23ad      	movs	r3, #173	@ 0xad
 800b3c2:	009b      	lsls	r3, r3, #2
 800b3c4:	58d3      	ldr	r3, [r2, r3]
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d004      	beq.n	800b3d4 <USBD_Init+0x2e>
  {
    pdev->pClass = NULL;
 800b3ca:	68fa      	ldr	r2, [r7, #12]
 800b3cc:	23ad      	movs	r3, #173	@ 0xad
 800b3ce:	009b      	lsls	r3, r3, #2
 800b3d0:	2100      	movs	r1, #0
 800b3d2:	50d1      	str	r1, [r2, r3]
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b3d4:	68bb      	ldr	r3, [r7, #8]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d004      	beq.n	800b3e4 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b3da:	68fa      	ldr	r2, [r7, #12]
 800b3dc:	23ac      	movs	r3, #172	@ 0xac
 800b3de:	009b      	lsls	r3, r3, #2
 800b3e0:	68b9      	ldr	r1, [r7, #8]
 800b3e2:	50d1      	str	r1, [r2, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b3e4:	68fa      	ldr	r2, [r7, #12]
 800b3e6:	23a7      	movs	r3, #167	@ 0xa7
 800b3e8:	009b      	lsls	r3, r3, #2
 800b3ea:	2101      	movs	r1, #1
 800b3ec:	54d1      	strb	r1, [r2, r3]
  pdev->id = id;
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	1dfa      	adds	r2, r7, #7
 800b3f2:	7812      	ldrb	r2, [r2, #0]
 800b3f4:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	0018      	movs	r0, r3
 800b3fa:	f001 fc77 	bl	800ccec <USBD_LL_Init>

  return USBD_OK;
 800b3fe:	2300      	movs	r3, #0
}
 800b400:	0018      	movs	r0, r3
 800b402:	46bd      	mov	sp, r7
 800b404:	b004      	add	sp, #16
 800b406:	bd80      	pop	{r7, pc}

0800b408 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b408:	b580      	push	{r7, lr}
 800b40a:	b084      	sub	sp, #16
 800b40c:	af00      	add	r7, sp, #0
 800b40e:	6078      	str	r0, [r7, #4]
 800b410:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800b412:	200f      	movs	r0, #15
 800b414:	183b      	adds	r3, r7, r0
 800b416:	2200      	movs	r2, #0
 800b418:	701a      	strb	r2, [r3, #0]
  if (pclass != NULL)
 800b41a:	683b      	ldr	r3, [r7, #0]
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d008      	beq.n	800b432 <USBD_RegisterClass+0x2a>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800b420:	687a      	ldr	r2, [r7, #4]
 800b422:	23ad      	movs	r3, #173	@ 0xad
 800b424:	009b      	lsls	r3, r3, #2
 800b426:	6839      	ldr	r1, [r7, #0]
 800b428:	50d1      	str	r1, [r2, r3]
    status = USBD_OK;
 800b42a:	183b      	adds	r3, r7, r0
 800b42c:	2200      	movs	r2, #0
 800b42e:	701a      	strb	r2, [r3, #0]
 800b430:	e003      	b.n	800b43a <USBD_RegisterClass+0x32>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800b432:	230f      	movs	r3, #15
 800b434:	18fb      	adds	r3, r7, r3
 800b436:	2202      	movs	r2, #2
 800b438:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800b43a:	230f      	movs	r3, #15
 800b43c:	18fb      	adds	r3, r7, r3
 800b43e:	781b      	ldrb	r3, [r3, #0]
}
 800b440:	0018      	movs	r0, r3
 800b442:	46bd      	mov	sp, r7
 800b444:	b004      	add	sp, #16
 800b446:	bd80      	pop	{r7, pc}

0800b448 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b448:	b580      	push	{r7, lr}
 800b44a:	b082      	sub	sp, #8
 800b44c:	af00      	add	r7, sp, #0
 800b44e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	0018      	movs	r0, r3
 800b454:	f001 fca2 	bl	800cd9c <USBD_LL_Start>

  return USBD_OK;
 800b458:	2300      	movs	r3, #0
}
 800b45a:	0018      	movs	r0, r3
 800b45c:	46bd      	mov	sp, r7
 800b45e:	b002      	add	sp, #8
 800b460:	bd80      	pop	{r7, pc}

0800b462 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800b462:	b580      	push	{r7, lr}
 800b464:	b082      	sub	sp, #8
 800b466:	af00      	add	r7, sp, #0
 800b468:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b46a:	2300      	movs	r3, #0
}
 800b46c:	0018      	movs	r0, r3
 800b46e:	46bd      	mov	sp, r7
 800b470:	b002      	add	sp, #8
 800b472:	bd80      	pop	{r7, pc}

0800b474 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800b474:	b590      	push	{r4, r7, lr}
 800b476:	b085      	sub	sp, #20
 800b478:	af00      	add	r7, sp, #0
 800b47a:	6078      	str	r0, [r7, #4]
 800b47c:	000a      	movs	r2, r1
 800b47e:	1cfb      	adds	r3, r7, #3
 800b480:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800b482:	240f      	movs	r4, #15
 800b484:	193b      	adds	r3, r7, r4
 800b486:	2202      	movs	r2, #2
 800b488:	701a      	strb	r2, [r3, #0]

  if (pdev->pClass != NULL)
 800b48a:	687a      	ldr	r2, [r7, #4]
 800b48c:	23ad      	movs	r3, #173	@ 0xad
 800b48e:	009b      	lsls	r3, r3, #2
 800b490:	58d3      	ldr	r3, [r2, r3]
 800b492:	2b00      	cmp	r3, #0
 800b494:	d00e      	beq.n	800b4b4 <USBD_SetClassConfig+0x40>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800b496:	687a      	ldr	r2, [r7, #4]
 800b498:	23ad      	movs	r3, #173	@ 0xad
 800b49a:	009b      	lsls	r3, r3, #2
 800b49c:	58d3      	ldr	r3, [r2, r3]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	1cfa      	adds	r2, r7, #3
 800b4a2:	7811      	ldrb	r1, [r2, #0]
 800b4a4:	687a      	ldr	r2, [r7, #4]
 800b4a6:	0010      	movs	r0, r2
 800b4a8:	4798      	blx	r3
 800b4aa:	1e03      	subs	r3, r0, #0
 800b4ac:	d102      	bne.n	800b4b4 <USBD_SetClassConfig+0x40>
    {
      ret = USBD_OK;
 800b4ae:	193b      	adds	r3, r7, r4
 800b4b0:	2200      	movs	r2, #0
 800b4b2:	701a      	strb	r2, [r3, #0]
    }
  }

  return ret;
 800b4b4:	230f      	movs	r3, #15
 800b4b6:	18fb      	adds	r3, r7, r3
 800b4b8:	781b      	ldrb	r3, [r3, #0]
}
 800b4ba:	0018      	movs	r0, r3
 800b4bc:	46bd      	mov	sp, r7
 800b4be:	b005      	add	sp, #20
 800b4c0:	bd90      	pop	{r4, r7, pc}

0800b4c2 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800b4c2:	b580      	push	{r7, lr}
 800b4c4:	b082      	sub	sp, #8
 800b4c6:	af00      	add	r7, sp, #0
 800b4c8:	6078      	str	r0, [r7, #4]
 800b4ca:	000a      	movs	r2, r1
 800b4cc:	1cfb      	adds	r3, r7, #3
 800b4ce:	701a      	strb	r2, [r3, #0]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800b4d0:	687a      	ldr	r2, [r7, #4]
 800b4d2:	23ad      	movs	r3, #173	@ 0xad
 800b4d4:	009b      	lsls	r3, r3, #2
 800b4d6:	58d3      	ldr	r3, [r2, r3]
 800b4d8:	685b      	ldr	r3, [r3, #4]
 800b4da:	1cfa      	adds	r2, r7, #3
 800b4dc:	7811      	ldrb	r1, [r2, #0]
 800b4de:	687a      	ldr	r2, [r7, #4]
 800b4e0:	0010      	movs	r0, r2
 800b4e2:	4798      	blx	r3

  return USBD_OK;
 800b4e4:	2300      	movs	r3, #0
}
 800b4e6:	0018      	movs	r0, r3
 800b4e8:	46bd      	mov	sp, r7
 800b4ea:	b002      	add	sp, #8
 800b4ec:	bd80      	pop	{r7, pc}
	...

0800b4f0 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b4f0:	b580      	push	{r7, lr}
 800b4f2:	b082      	sub	sp, #8
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	6078      	str	r0, [r7, #4]
 800b4f8:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	22aa      	movs	r2, #170	@ 0xaa
 800b4fe:	0092      	lsls	r2, r2, #2
 800b500:	4694      	mov	ip, r2
 800b502:	4463      	add	r3, ip
 800b504:	683a      	ldr	r2, [r7, #0]
 800b506:	0011      	movs	r1, r2
 800b508:	0018      	movs	r0, r3
 800b50a:	f001 f810 	bl	800c52e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b50e:	687a      	ldr	r2, [r7, #4]
 800b510:	23a5      	movs	r3, #165	@ 0xa5
 800b512:	009b      	lsls	r3, r3, #2
 800b514:	2101      	movs	r1, #1
 800b516:	50d1      	str	r1, [r2, r3]

  pdev->ep0_data_len = pdev->request.wLength;
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	4a23      	ldr	r2, [pc, #140]	@ (800b5a8 <USBD_LL_SetupStage+0xb8>)
 800b51c:	5a9b      	ldrh	r3, [r3, r2]
 800b51e:	0019      	movs	r1, r3
 800b520:	687a      	ldr	r2, [r7, #4]
 800b522:	23a6      	movs	r3, #166	@ 0xa6
 800b524:	009b      	lsls	r3, r3, #2
 800b526:	50d1      	str	r1, [r2, r3]

  switch (pdev->request.bmRequest & 0x1FU)
 800b528:	687a      	ldr	r2, [r7, #4]
 800b52a:	23aa      	movs	r3, #170	@ 0xaa
 800b52c:	009b      	lsls	r3, r3, #2
 800b52e:	5cd3      	ldrb	r3, [r2, r3]
 800b530:	001a      	movs	r2, r3
 800b532:	231f      	movs	r3, #31
 800b534:	4013      	ands	r3, r2
 800b536:	2b02      	cmp	r3, #2
 800b538:	d019      	beq.n	800b56e <USBD_LL_SetupStage+0x7e>
 800b53a:	d822      	bhi.n	800b582 <USBD_LL_SetupStage+0x92>
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d002      	beq.n	800b546 <USBD_LL_SetupStage+0x56>
 800b540:	2b01      	cmp	r3, #1
 800b542:	d00a      	beq.n	800b55a <USBD_LL_SetupStage+0x6a>
 800b544:	e01d      	b.n	800b582 <USBD_LL_SetupStage+0x92>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	22aa      	movs	r2, #170	@ 0xaa
 800b54a:	0092      	lsls	r2, r2, #2
 800b54c:	189a      	adds	r2, r3, r2
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	0011      	movs	r1, r2
 800b552:	0018      	movs	r0, r3
 800b554:	f000 fa10 	bl	800b978 <USBD_StdDevReq>
      break;
 800b558:	e020      	b.n	800b59c <USBD_LL_SetupStage+0xac>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	22aa      	movs	r2, #170	@ 0xaa
 800b55e:	0092      	lsls	r2, r2, #2
 800b560:	189a      	adds	r2, r3, r2
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	0011      	movs	r1, r2
 800b566:	0018      	movs	r0, r3
 800b568:	f000 fa78 	bl	800ba5c <USBD_StdItfReq>
      break;
 800b56c:	e016      	b.n	800b59c <USBD_LL_SetupStage+0xac>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	22aa      	movs	r2, #170	@ 0xaa
 800b572:	0092      	lsls	r2, r2, #2
 800b574:	189a      	adds	r2, r3, r2
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	0011      	movs	r1, r2
 800b57a:	0018      	movs	r0, r3
 800b57c:	f000 fac5 	bl	800bb0a <USBD_StdEPReq>
      break;
 800b580:	e00c      	b.n	800b59c <USBD_LL_SetupStage+0xac>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b582:	687a      	ldr	r2, [r7, #4]
 800b584:	23aa      	movs	r3, #170	@ 0xaa
 800b586:	009b      	lsls	r3, r3, #2
 800b588:	5cd3      	ldrb	r3, [r2, r3]
 800b58a:	227f      	movs	r2, #127	@ 0x7f
 800b58c:	4393      	bics	r3, r2
 800b58e:	b2da      	uxtb	r2, r3
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	0011      	movs	r1, r2
 800b594:	0018      	movs	r0, r3
 800b596:	f001 fc88 	bl	800ceaa <USBD_LL_StallEP>
      break;
 800b59a:	46c0      	nop			@ (mov r8, r8)
  }

  return USBD_OK;
 800b59c:	2300      	movs	r3, #0
}
 800b59e:	0018      	movs	r0, r3
 800b5a0:	46bd      	mov	sp, r7
 800b5a2:	b002      	add	sp, #8
 800b5a4:	bd80      	pop	{r7, pc}
 800b5a6:	46c0      	nop			@ (mov r8, r8)
 800b5a8:	000002ae 	.word	0x000002ae

0800b5ac <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b5ac:	b580      	push	{r7, lr}
 800b5ae:	b086      	sub	sp, #24
 800b5b0:	af00      	add	r7, sp, #0
 800b5b2:	60f8      	str	r0, [r7, #12]
 800b5b4:	607a      	str	r2, [r7, #4]
 800b5b6:	200b      	movs	r0, #11
 800b5b8:	183b      	adds	r3, r7, r0
 800b5ba:	1c0a      	adds	r2, r1, #0
 800b5bc:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800b5be:	183b      	adds	r3, r7, r0
 800b5c0:	781b      	ldrb	r3, [r3, #0]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d154      	bne.n	800b670 <USBD_LL_DataOutStage+0xc4>
  {
    pep = &pdev->ep_out[0];
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	3355      	adds	r3, #85	@ 0x55
 800b5ca:	33ff      	adds	r3, #255	@ 0xff
 800b5cc:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b5ce:	68fa      	ldr	r2, [r7, #12]
 800b5d0:	23a5      	movs	r3, #165	@ 0xa5
 800b5d2:	009b      	lsls	r3, r3, #2
 800b5d4:	58d3      	ldr	r3, [r2, r3]
 800b5d6:	2b03      	cmp	r3, #3
 800b5d8:	d139      	bne.n	800b64e <USBD_LL_DataOutStage+0xa2>
    {
      if (pep->rem_length > pep->maxpacket)
 800b5da:	697b      	ldr	r3, [r7, #20]
 800b5dc:	68da      	ldr	r2, [r3, #12]
 800b5de:	697b      	ldr	r3, [r7, #20]
 800b5e0:	691b      	ldr	r3, [r3, #16]
 800b5e2:	429a      	cmp	r2, r3
 800b5e4:	d919      	bls.n	800b61a <USBD_LL_DataOutStage+0x6e>
      {
        pep->rem_length -= pep->maxpacket;
 800b5e6:	697b      	ldr	r3, [r7, #20]
 800b5e8:	68da      	ldr	r2, [r3, #12]
 800b5ea:	697b      	ldr	r3, [r7, #20]
 800b5ec:	691b      	ldr	r3, [r3, #16]
 800b5ee:	1ad2      	subs	r2, r2, r3
 800b5f0:	697b      	ldr	r3, [r7, #20]
 800b5f2:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b5f4:	697b      	ldr	r3, [r7, #20]
 800b5f6:	68da      	ldr	r2, [r3, #12]
 800b5f8:	697b      	ldr	r3, [r7, #20]
 800b5fa:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800b5fc:	429a      	cmp	r2, r3
 800b5fe:	d203      	bcs.n	800b608 <USBD_LL_DataOutStage+0x5c>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b600:	697b      	ldr	r3, [r7, #20]
 800b602:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800b604:	b29b      	uxth	r3, r3
 800b606:	e002      	b.n	800b60e <USBD_LL_DataOutStage+0x62>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b608:	697b      	ldr	r3, [r7, #20]
 800b60a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800b60c:	b29b      	uxth	r3, r3
 800b60e:	6879      	ldr	r1, [r7, #4]
 800b610:	68f8      	ldr	r0, [r7, #12]
 800b612:	001a      	movs	r2, r3
 800b614:	f001 f898 	bl	800c748 <USBD_CtlContinueRx>
 800b618:	e045      	b.n	800b6a6 <USBD_LL_DataOutStage+0xfa>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800b61a:	68fa      	ldr	r2, [r7, #12]
 800b61c:	23ad      	movs	r3, #173	@ 0xad
 800b61e:	009b      	lsls	r3, r3, #2
 800b620:	58d3      	ldr	r3, [r2, r3]
 800b622:	691b      	ldr	r3, [r3, #16]
 800b624:	2b00      	cmp	r3, #0
 800b626:	d00d      	beq.n	800b644 <USBD_LL_DataOutStage+0x98>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b628:	68fa      	ldr	r2, [r7, #12]
 800b62a:	23a7      	movs	r3, #167	@ 0xa7
 800b62c:	009b      	lsls	r3, r3, #2
 800b62e:	5cd3      	ldrb	r3, [r2, r3]
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800b630:	2b03      	cmp	r3, #3
 800b632:	d107      	bne.n	800b644 <USBD_LL_DataOutStage+0x98>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800b634:	68fa      	ldr	r2, [r7, #12]
 800b636:	23ad      	movs	r3, #173	@ 0xad
 800b638:	009b      	lsls	r3, r3, #2
 800b63a:	58d3      	ldr	r3, [r2, r3]
 800b63c:	691b      	ldr	r3, [r3, #16]
 800b63e:	68fa      	ldr	r2, [r7, #12]
 800b640:	0010      	movs	r0, r2
 800b642:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	0018      	movs	r0, r3
 800b648:	f001 f891 	bl	800c76e <USBD_CtlSendStatus>
 800b64c:	e02b      	b.n	800b6a6 <USBD_LL_DataOutStage+0xfa>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800b64e:	68fa      	ldr	r2, [r7, #12]
 800b650:	23a5      	movs	r3, #165	@ 0xa5
 800b652:	009b      	lsls	r3, r3, #2
 800b654:	58d3      	ldr	r3, [r2, r3]
 800b656:	2b05      	cmp	r3, #5
 800b658:	d125      	bne.n	800b6a6 <USBD_LL_DataOutStage+0xfa>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800b65a:	68fa      	ldr	r2, [r7, #12]
 800b65c:	23a5      	movs	r3, #165	@ 0xa5
 800b65e:	009b      	lsls	r3, r3, #2
 800b660:	2100      	movs	r1, #0
 800b662:	50d1      	str	r1, [r2, r3]
        USBD_LL_StallEP(pdev, 0U);
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	2100      	movs	r1, #0
 800b668:	0018      	movs	r0, r3
 800b66a:	f001 fc1e 	bl	800ceaa <USBD_LL_StallEP>
 800b66e:	e01a      	b.n	800b6a6 <USBD_LL_DataOutStage+0xfa>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800b670:	68fa      	ldr	r2, [r7, #12]
 800b672:	23ad      	movs	r3, #173	@ 0xad
 800b674:	009b      	lsls	r3, r3, #2
 800b676:	58d3      	ldr	r3, [r2, r3]
 800b678:	699b      	ldr	r3, [r3, #24]
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d011      	beq.n	800b6a2 <USBD_LL_DataOutStage+0xf6>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b67e:	68fa      	ldr	r2, [r7, #12]
 800b680:	23a7      	movs	r3, #167	@ 0xa7
 800b682:	009b      	lsls	r3, r3, #2
 800b684:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataOut != NULL) &&
 800b686:	2b03      	cmp	r3, #3
 800b688:	d10b      	bne.n	800b6a2 <USBD_LL_DataOutStage+0xf6>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800b68a:	68fa      	ldr	r2, [r7, #12]
 800b68c:	23ad      	movs	r3, #173	@ 0xad
 800b68e:	009b      	lsls	r3, r3, #2
 800b690:	58d3      	ldr	r3, [r2, r3]
 800b692:	699b      	ldr	r3, [r3, #24]
 800b694:	220b      	movs	r2, #11
 800b696:	18ba      	adds	r2, r7, r2
 800b698:	7811      	ldrb	r1, [r2, #0]
 800b69a:	68fa      	ldr	r2, [r7, #12]
 800b69c:	0010      	movs	r0, r2
 800b69e:	4798      	blx	r3
 800b6a0:	e001      	b.n	800b6a6 <USBD_LL_DataOutStage+0xfa>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800b6a2:	2302      	movs	r3, #2
 800b6a4:	e000      	b.n	800b6a8 <USBD_LL_DataOutStage+0xfc>
  }

  return USBD_OK;
 800b6a6:	2300      	movs	r3, #0
}
 800b6a8:	0018      	movs	r0, r3
 800b6aa:	46bd      	mov	sp, r7
 800b6ac:	b006      	add	sp, #24
 800b6ae:	bd80      	pop	{r7, pc}

0800b6b0 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b6b0:	b580      	push	{r7, lr}
 800b6b2:	b086      	sub	sp, #24
 800b6b4:	af00      	add	r7, sp, #0
 800b6b6:	60f8      	str	r0, [r7, #12]
 800b6b8:	607a      	str	r2, [r7, #4]
 800b6ba:	200b      	movs	r0, #11
 800b6bc:	183b      	adds	r3, r7, r0
 800b6be:	1c0a      	adds	r2, r1, #0
 800b6c0:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800b6c2:	183b      	adds	r3, r7, r0
 800b6c4:	781b      	ldrb	r3, [r3, #0]
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d000      	beq.n	800b6cc <USBD_LL_DataInStage+0x1c>
 800b6ca:	e08e      	b.n	800b7ea <USBD_LL_DataInStage+0x13a>
  {
    pep = &pdev->ep_in[0];
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	3314      	adds	r3, #20
 800b6d0:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b6d2:	68fa      	ldr	r2, [r7, #12]
 800b6d4:	23a5      	movs	r3, #165	@ 0xa5
 800b6d6:	009b      	lsls	r3, r3, #2
 800b6d8:	58d3      	ldr	r3, [r2, r3]
 800b6da:	2b02      	cmp	r3, #2
 800b6dc:	d164      	bne.n	800b7a8 <USBD_LL_DataInStage+0xf8>
    {
      if (pep->rem_length > pep->maxpacket)
 800b6de:	697b      	ldr	r3, [r7, #20]
 800b6e0:	68da      	ldr	r2, [r3, #12]
 800b6e2:	697b      	ldr	r3, [r7, #20]
 800b6e4:	691b      	ldr	r3, [r3, #16]
 800b6e6:	429a      	cmp	r2, r3
 800b6e8:	d915      	bls.n	800b716 <USBD_LL_DataInStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800b6ea:	697b      	ldr	r3, [r7, #20]
 800b6ec:	68da      	ldr	r2, [r3, #12]
 800b6ee:	697b      	ldr	r3, [r7, #20]
 800b6f0:	691b      	ldr	r3, [r3, #16]
 800b6f2:	1ad2      	subs	r2, r2, r3
 800b6f4:	697b      	ldr	r3, [r7, #20]
 800b6f6:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800b6f8:	697b      	ldr	r3, [r7, #20]
 800b6fa:	68db      	ldr	r3, [r3, #12]
 800b6fc:	b29a      	uxth	r2, r3
 800b6fe:	6879      	ldr	r1, [r7, #4]
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	0018      	movs	r0, r3
 800b704:	f000 ffe9 	bl	800c6da <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b708:	68f8      	ldr	r0, [r7, #12]
 800b70a:	2300      	movs	r3, #0
 800b70c:	2200      	movs	r2, #0
 800b70e:	2100      	movs	r1, #0
 800b710:	f001 fcb3 	bl	800d07a <USBD_LL_PrepareReceive>
 800b714:	e059      	b.n	800b7ca <USBD_LL_DataInStage+0x11a>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800b716:	697b      	ldr	r3, [r7, #20]
 800b718:	689a      	ldr	r2, [r3, #8]
 800b71a:	697b      	ldr	r3, [r7, #20]
 800b71c:	691b      	ldr	r3, [r3, #16]
 800b71e:	0019      	movs	r1, r3
 800b720:	0010      	movs	r0, r2
 800b722:	f7f4 fd93 	bl	800024c <__aeabi_uidivmod>
 800b726:	1e0b      	subs	r3, r1, #0
 800b728:	d11f      	bne.n	800b76a <USBD_LL_DataInStage+0xba>
            (pep->total_length >= pep->maxpacket) &&
 800b72a:	697b      	ldr	r3, [r7, #20]
 800b72c:	689a      	ldr	r2, [r3, #8]
 800b72e:	697b      	ldr	r3, [r7, #20]
 800b730:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800b732:	429a      	cmp	r2, r3
 800b734:	d319      	bcc.n	800b76a <USBD_LL_DataInStage+0xba>
            (pep->total_length < pdev->ep0_data_len))
 800b736:	697b      	ldr	r3, [r7, #20]
 800b738:	689a      	ldr	r2, [r3, #8]
 800b73a:	68f9      	ldr	r1, [r7, #12]
 800b73c:	23a6      	movs	r3, #166	@ 0xa6
 800b73e:	009b      	lsls	r3, r3, #2
 800b740:	58cb      	ldr	r3, [r1, r3]
            (pep->total_length >= pep->maxpacket) &&
 800b742:	429a      	cmp	r2, r3
 800b744:	d211      	bcs.n	800b76a <USBD_LL_DataInStage+0xba>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	2200      	movs	r2, #0
 800b74a:	2100      	movs	r1, #0
 800b74c:	0018      	movs	r0, r3
 800b74e:	f000 ffc4 	bl	800c6da <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b752:	68fa      	ldr	r2, [r7, #12]
 800b754:	23a6      	movs	r3, #166	@ 0xa6
 800b756:	009b      	lsls	r3, r3, #2
 800b758:	2100      	movs	r1, #0
 800b75a:	50d1      	str	r1, [r2, r3]

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b75c:	68f8      	ldr	r0, [r7, #12]
 800b75e:	2300      	movs	r3, #0
 800b760:	2200      	movs	r2, #0
 800b762:	2100      	movs	r1, #0
 800b764:	f001 fc89 	bl	800d07a <USBD_LL_PrepareReceive>
 800b768:	e02f      	b.n	800b7ca <USBD_LL_DataInStage+0x11a>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800b76a:	68fa      	ldr	r2, [r7, #12]
 800b76c:	23ad      	movs	r3, #173	@ 0xad
 800b76e:	009b      	lsls	r3, r3, #2
 800b770:	58d3      	ldr	r3, [r2, r3]
 800b772:	68db      	ldr	r3, [r3, #12]
 800b774:	2b00      	cmp	r3, #0
 800b776:	d00d      	beq.n	800b794 <USBD_LL_DataInStage+0xe4>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b778:	68fa      	ldr	r2, [r7, #12]
 800b77a:	23a7      	movs	r3, #167	@ 0xa7
 800b77c:	009b      	lsls	r3, r3, #2
 800b77e:	5cd3      	ldrb	r3, [r2, r3]
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800b780:	2b03      	cmp	r3, #3
 800b782:	d107      	bne.n	800b794 <USBD_LL_DataInStage+0xe4>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800b784:	68fa      	ldr	r2, [r7, #12]
 800b786:	23ad      	movs	r3, #173	@ 0xad
 800b788:	009b      	lsls	r3, r3, #2
 800b78a:	58d3      	ldr	r3, [r2, r3]
 800b78c:	68db      	ldr	r3, [r3, #12]
 800b78e:	68fa      	ldr	r2, [r7, #12]
 800b790:	0010      	movs	r0, r2
 800b792:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	2180      	movs	r1, #128	@ 0x80
 800b798:	0018      	movs	r0, r3
 800b79a:	f001 fb86 	bl	800ceaa <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	0018      	movs	r0, r3
 800b7a2:	f000 fff8 	bl	800c796 <USBD_CtlReceiveStatus>
 800b7a6:	e010      	b.n	800b7ca <USBD_LL_DataInStage+0x11a>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800b7a8:	68fa      	ldr	r2, [r7, #12]
 800b7aa:	23a5      	movs	r3, #165	@ 0xa5
 800b7ac:	009b      	lsls	r3, r3, #2
 800b7ae:	58d3      	ldr	r3, [r2, r3]
 800b7b0:	2b04      	cmp	r3, #4
 800b7b2:	d005      	beq.n	800b7c0 <USBD_LL_DataInStage+0x110>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800b7b4:	68fa      	ldr	r2, [r7, #12]
 800b7b6:	23a5      	movs	r3, #165	@ 0xa5
 800b7b8:	009b      	lsls	r3, r3, #2
 800b7ba:	58d3      	ldr	r3, [r2, r3]
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d104      	bne.n	800b7ca <USBD_LL_DataInStage+0x11a>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	2180      	movs	r1, #128	@ 0x80
 800b7c4:	0018      	movs	r0, r3
 800b7c6:	f001 fb70 	bl	800ceaa <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800b7ca:	68fa      	ldr	r2, [r7, #12]
 800b7cc:	23a8      	movs	r3, #168	@ 0xa8
 800b7ce:	009b      	lsls	r3, r3, #2
 800b7d0:	5cd3      	ldrb	r3, [r2, r3]
 800b7d2:	2b01      	cmp	r3, #1
 800b7d4:	d124      	bne.n	800b820 <USBD_LL_DataInStage+0x170>
    {
      USBD_RunTestMode(pdev);
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	0018      	movs	r0, r3
 800b7da:	f7ff fe42 	bl	800b462 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b7de:	68fa      	ldr	r2, [r7, #12]
 800b7e0:	23a8      	movs	r3, #168	@ 0xa8
 800b7e2:	009b      	lsls	r3, r3, #2
 800b7e4:	2100      	movs	r1, #0
 800b7e6:	54d1      	strb	r1, [r2, r3]
 800b7e8:	e01a      	b.n	800b820 <USBD_LL_DataInStage+0x170>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800b7ea:	68fa      	ldr	r2, [r7, #12]
 800b7ec:	23ad      	movs	r3, #173	@ 0xad
 800b7ee:	009b      	lsls	r3, r3, #2
 800b7f0:	58d3      	ldr	r3, [r2, r3]
 800b7f2:	695b      	ldr	r3, [r3, #20]
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d011      	beq.n	800b81c <USBD_LL_DataInStage+0x16c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b7f8:	68fa      	ldr	r2, [r7, #12]
 800b7fa:	23a7      	movs	r3, #167	@ 0xa7
 800b7fc:	009b      	lsls	r3, r3, #2
 800b7fe:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataIn != NULL) &&
 800b800:	2b03      	cmp	r3, #3
 800b802:	d10b      	bne.n	800b81c <USBD_LL_DataInStage+0x16c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800b804:	68fa      	ldr	r2, [r7, #12]
 800b806:	23ad      	movs	r3, #173	@ 0xad
 800b808:	009b      	lsls	r3, r3, #2
 800b80a:	58d3      	ldr	r3, [r2, r3]
 800b80c:	695b      	ldr	r3, [r3, #20]
 800b80e:	220b      	movs	r2, #11
 800b810:	18ba      	adds	r2, r7, r2
 800b812:	7811      	ldrb	r1, [r2, #0]
 800b814:	68fa      	ldr	r2, [r7, #12]
 800b816:	0010      	movs	r0, r2
 800b818:	4798      	blx	r3
 800b81a:	e001      	b.n	800b820 <USBD_LL_DataInStage+0x170>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800b81c:	2302      	movs	r3, #2
 800b81e:	e000      	b.n	800b822 <USBD_LL_DataInStage+0x172>
  }

  return USBD_OK;
 800b820:	2300      	movs	r3, #0
}
 800b822:	0018      	movs	r0, r3
 800b824:	46bd      	mov	sp, r7
 800b826:	b006      	add	sp, #24
 800b828:	bd80      	pop	{r7, pc}

0800b82a <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b82a:	b580      	push	{r7, lr}
 800b82c:	b082      	sub	sp, #8
 800b82e:	af00      	add	r7, sp, #0
 800b830:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b832:	6878      	ldr	r0, [r7, #4]
 800b834:	2340      	movs	r3, #64	@ 0x40
 800b836:	2200      	movs	r2, #0
 800b838:	2100      	movs	r1, #0
 800b83a:	f001 fad4 	bl	800cde6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b83e:	687a      	ldr	r2, [r7, #4]
 800b840:	23ac      	movs	r3, #172	@ 0xac
 800b842:	005b      	lsls	r3, r3, #1
 800b844:	2101      	movs	r1, #1
 800b846:	50d1      	str	r1, [r2, r3]

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b848:	687a      	ldr	r2, [r7, #4]
 800b84a:	23b2      	movs	r3, #178	@ 0xb2
 800b84c:	005b      	lsls	r3, r3, #1
 800b84e:	2140      	movs	r1, #64	@ 0x40
 800b850:	50d1      	str	r1, [r2, r3]

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b852:	6878      	ldr	r0, [r7, #4]
 800b854:	2340      	movs	r3, #64	@ 0x40
 800b856:	2200      	movs	r2, #0
 800b858:	2180      	movs	r1, #128	@ 0x80
 800b85a:	f001 fac4 	bl	800cde6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	2201      	movs	r2, #1
 800b862:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	2240      	movs	r2, #64	@ 0x40
 800b868:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b86a:	687a      	ldr	r2, [r7, #4]
 800b86c:	23a7      	movs	r3, #167	@ 0xa7
 800b86e:	009b      	lsls	r3, r3, #2
 800b870:	2101      	movs	r1, #1
 800b872:	54d1      	strb	r1, [r2, r3]
  pdev->ep0_state = USBD_EP0_IDLE;
 800b874:	687a      	ldr	r2, [r7, #4]
 800b876:	23a5      	movs	r3, #165	@ 0xa5
 800b878:	009b      	lsls	r3, r3, #2
 800b87a:	2100      	movs	r1, #0
 800b87c:	50d1      	str	r1, [r2, r3]
  pdev->dev_config = 0U;
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	2200      	movs	r2, #0
 800b882:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b884:	687a      	ldr	r2, [r7, #4]
 800b886:	23a9      	movs	r3, #169	@ 0xa9
 800b888:	009b      	lsls	r3, r3, #2
 800b88a:	2100      	movs	r1, #0
 800b88c:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData)
 800b88e:	687a      	ldr	r2, [r7, #4]
 800b890:	23ae      	movs	r3, #174	@ 0xae
 800b892:	009b      	lsls	r3, r3, #2
 800b894:	58d3      	ldr	r3, [r2, r3]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d00a      	beq.n	800b8b0 <USBD_LL_Reset+0x86>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800b89a:	687a      	ldr	r2, [r7, #4]
 800b89c:	23ad      	movs	r3, #173	@ 0xad
 800b89e:	009b      	lsls	r3, r3, #2
 800b8a0:	58d3      	ldr	r3, [r2, r3]
 800b8a2:	685a      	ldr	r2, [r3, #4]
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	685b      	ldr	r3, [r3, #4]
 800b8a8:	b2d9      	uxtb	r1, r3
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	0018      	movs	r0, r3
 800b8ae:	4790      	blx	r2
  }

  return USBD_OK;
 800b8b0:	2300      	movs	r3, #0
}
 800b8b2:	0018      	movs	r0, r3
 800b8b4:	46bd      	mov	sp, r7
 800b8b6:	b002      	add	sp, #8
 800b8b8:	bd80      	pop	{r7, pc}

0800b8ba <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b8ba:	b580      	push	{r7, lr}
 800b8bc:	b082      	sub	sp, #8
 800b8be:	af00      	add	r7, sp, #0
 800b8c0:	6078      	str	r0, [r7, #4]
 800b8c2:	000a      	movs	r2, r1
 800b8c4:	1cfb      	adds	r3, r7, #3
 800b8c6:	701a      	strb	r2, [r3, #0]
  pdev->dev_speed = speed;
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	1cfa      	adds	r2, r7, #3
 800b8cc:	7812      	ldrb	r2, [r2, #0]
 800b8ce:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b8d0:	2300      	movs	r3, #0
}
 800b8d2:	0018      	movs	r0, r3
 800b8d4:	46bd      	mov	sp, r7
 800b8d6:	b002      	add	sp, #8
 800b8d8:	bd80      	pop	{r7, pc}
	...

0800b8dc <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b8dc:	b580      	push	{r7, lr}
 800b8de:	b082      	sub	sp, #8
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800b8e4:	687a      	ldr	r2, [r7, #4]
 800b8e6:	23a7      	movs	r3, #167	@ 0xa7
 800b8e8:	009b      	lsls	r3, r3, #2
 800b8ea:	5cd1      	ldrb	r1, [r2, r3]
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	4a06      	ldr	r2, [pc, #24]	@ (800b908 <USBD_LL_Suspend+0x2c>)
 800b8f0:	5499      	strb	r1, [r3, r2]
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800b8f2:	687a      	ldr	r2, [r7, #4]
 800b8f4:	23a7      	movs	r3, #167	@ 0xa7
 800b8f6:	009b      	lsls	r3, r3, #2
 800b8f8:	2104      	movs	r1, #4
 800b8fa:	54d1      	strb	r1, [r2, r3]

  return USBD_OK;
 800b8fc:	2300      	movs	r3, #0
}
 800b8fe:	0018      	movs	r0, r3
 800b900:	46bd      	mov	sp, r7
 800b902:	b002      	add	sp, #8
 800b904:	bd80      	pop	{r7, pc}
 800b906:	46c0      	nop			@ (mov r8, r8)
 800b908:	0000029d 	.word	0x0000029d

0800b90c <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b90c:	b580      	push	{r7, lr}
 800b90e:	b082      	sub	sp, #8
 800b910:	af00      	add	r7, sp, #0
 800b912:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b914:	687a      	ldr	r2, [r7, #4]
 800b916:	23a7      	movs	r3, #167	@ 0xa7
 800b918:	009b      	lsls	r3, r3, #2
 800b91a:	5cd3      	ldrb	r3, [r2, r3]
 800b91c:	2b04      	cmp	r3, #4
 800b91e:	d106      	bne.n	800b92e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	4a05      	ldr	r2, [pc, #20]	@ (800b938 <USBD_LL_Resume+0x2c>)
 800b924:	5c99      	ldrb	r1, [r3, r2]
 800b926:	687a      	ldr	r2, [r7, #4]
 800b928:	23a7      	movs	r3, #167	@ 0xa7
 800b92a:	009b      	lsls	r3, r3, #2
 800b92c:	54d1      	strb	r1, [r2, r3]
  }

  return USBD_OK;
 800b92e:	2300      	movs	r3, #0
}
 800b930:	0018      	movs	r0, r3
 800b932:	46bd      	mov	sp, r7
 800b934:	b002      	add	sp, #8
 800b936:	bd80      	pop	{r7, pc}
 800b938:	0000029d 	.word	0x0000029d

0800b93c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b93c:	b580      	push	{r7, lr}
 800b93e:	b082      	sub	sp, #8
 800b940:	af00      	add	r7, sp, #0
 800b942:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b944:	687a      	ldr	r2, [r7, #4]
 800b946:	23a7      	movs	r3, #167	@ 0xa7
 800b948:	009b      	lsls	r3, r3, #2
 800b94a:	5cd3      	ldrb	r3, [r2, r3]
 800b94c:	2b03      	cmp	r3, #3
 800b94e:	d10e      	bne.n	800b96e <USBD_LL_SOF+0x32>
  {
    if (pdev->pClass->SOF != NULL)
 800b950:	687a      	ldr	r2, [r7, #4]
 800b952:	23ad      	movs	r3, #173	@ 0xad
 800b954:	009b      	lsls	r3, r3, #2
 800b956:	58d3      	ldr	r3, [r2, r3]
 800b958:	69db      	ldr	r3, [r3, #28]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d007      	beq.n	800b96e <USBD_LL_SOF+0x32>
    {
      pdev->pClass->SOF(pdev);
 800b95e:	687a      	ldr	r2, [r7, #4]
 800b960:	23ad      	movs	r3, #173	@ 0xad
 800b962:	009b      	lsls	r3, r3, #2
 800b964:	58d3      	ldr	r3, [r2, r3]
 800b966:	69db      	ldr	r3, [r3, #28]
 800b968:	687a      	ldr	r2, [r7, #4]
 800b96a:	0010      	movs	r0, r2
 800b96c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b96e:	2300      	movs	r3, #0
}
 800b970:	0018      	movs	r0, r3
 800b972:	46bd      	mov	sp, r7
 800b974:	b002      	add	sp, #8
 800b976:	bd80      	pop	{r7, pc}

0800b978 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800b978:	b580      	push	{r7, lr}
 800b97a:	b084      	sub	sp, #16
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	6078      	str	r0, [r7, #4]
 800b980:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b982:	230f      	movs	r3, #15
 800b984:	18fb      	adds	r3, r7, r3
 800b986:	2200      	movs	r2, #0
 800b988:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b98a:	683b      	ldr	r3, [r7, #0]
 800b98c:	781b      	ldrb	r3, [r3, #0]
 800b98e:	001a      	movs	r2, r3
 800b990:	2360      	movs	r3, #96	@ 0x60
 800b992:	4013      	ands	r3, r2
 800b994:	2b40      	cmp	r3, #64	@ 0x40
 800b996:	d004      	beq.n	800b9a2 <USBD_StdDevReq+0x2a>
 800b998:	d84f      	bhi.n	800ba3a <USBD_StdDevReq+0xc2>
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d00b      	beq.n	800b9b6 <USBD_StdDevReq+0x3e>
 800b99e:	2b20      	cmp	r3, #32
 800b9a0:	d14b      	bne.n	800ba3a <USBD_StdDevReq+0xc2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800b9a2:	687a      	ldr	r2, [r7, #4]
 800b9a4:	23ad      	movs	r3, #173	@ 0xad
 800b9a6:	009b      	lsls	r3, r3, #2
 800b9a8:	58d3      	ldr	r3, [r2, r3]
 800b9aa:	689b      	ldr	r3, [r3, #8]
 800b9ac:	6839      	ldr	r1, [r7, #0]
 800b9ae:	687a      	ldr	r2, [r7, #4]
 800b9b0:	0010      	movs	r0, r2
 800b9b2:	4798      	blx	r3
      break;
 800b9b4:	e048      	b.n	800ba48 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b9b6:	683b      	ldr	r3, [r7, #0]
 800b9b8:	785b      	ldrb	r3, [r3, #1]
 800b9ba:	2b09      	cmp	r3, #9
 800b9bc:	d835      	bhi.n	800ba2a <USBD_StdDevReq+0xb2>
 800b9be:	009a      	lsls	r2, r3, #2
 800b9c0:	4b25      	ldr	r3, [pc, #148]	@ (800ba58 <USBD_StdDevReq+0xe0>)
 800b9c2:	18d3      	adds	r3, r2, r3
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	469f      	mov	pc, r3
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b9c8:	683a      	ldr	r2, [r7, #0]
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	0011      	movs	r1, r2
 800b9ce:	0018      	movs	r0, r3
 800b9d0:	f000 fa52 	bl	800be78 <USBD_GetDescriptor>
          break;
 800b9d4:	e030      	b.n	800ba38 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b9d6:	683a      	ldr	r2, [r7, #0]
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	0011      	movs	r1, r2
 800b9dc:	0018      	movs	r0, r3
 800b9de:	f000 fbfd 	bl	800c1dc <USBD_SetAddress>
          break;
 800b9e2:	e029      	b.n	800ba38 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800b9e4:	683a      	ldr	r2, [r7, #0]
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	0011      	movs	r1, r2
 800b9ea:	0018      	movs	r0, r3
 800b9ec:	f000 fc4a 	bl	800c284 <USBD_SetConfig>
          break;
 800b9f0:	e022      	b.n	800ba38 <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b9f2:	683a      	ldr	r2, [r7, #0]
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	0011      	movs	r1, r2
 800b9f8:	0018      	movs	r0, r3
 800b9fa:	f000 fce7 	bl	800c3cc <USBD_GetConfig>
          break;
 800b9fe:	e01b      	b.n	800ba38 <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800ba00:	683a      	ldr	r2, [r7, #0]
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	0011      	movs	r1, r2
 800ba06:	0018      	movs	r0, r3
 800ba08:	f000 fd1b 	bl	800c442 <USBD_GetStatus>
          break;
 800ba0c:	e014      	b.n	800ba38 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800ba0e:	683a      	ldr	r2, [r7, #0]
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	0011      	movs	r1, r2
 800ba14:	0018      	movs	r0, r3
 800ba16:	f000 fd4e 	bl	800c4b6 <USBD_SetFeature>
          break;
 800ba1a:	e00d      	b.n	800ba38 <USBD_StdDevReq+0xc0>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800ba1c:	683a      	ldr	r2, [r7, #0]
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	0011      	movs	r1, r2
 800ba22:	0018      	movs	r0, r3
 800ba24:	f000 fd5d 	bl	800c4e2 <USBD_ClrFeature>
          break;
 800ba28:	e006      	b.n	800ba38 <USBD_StdDevReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800ba2a:	683a      	ldr	r2, [r7, #0]
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	0011      	movs	r1, r2
 800ba30:	0018      	movs	r0, r3
 800ba32:	f000 fdb4 	bl	800c59e <USBD_CtlError>
          break;
 800ba36:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800ba38:	e006      	b.n	800ba48 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800ba3a:	683a      	ldr	r2, [r7, #0]
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	0011      	movs	r1, r2
 800ba40:	0018      	movs	r0, r3
 800ba42:	f000 fdac 	bl	800c59e <USBD_CtlError>
      break;
 800ba46:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800ba48:	230f      	movs	r3, #15
 800ba4a:	18fb      	adds	r3, r7, r3
 800ba4c:	781b      	ldrb	r3, [r3, #0]
}
 800ba4e:	0018      	movs	r0, r3
 800ba50:	46bd      	mov	sp, r7
 800ba52:	b004      	add	sp, #16
 800ba54:	bd80      	pop	{r7, pc}
 800ba56:	46c0      	nop			@ (mov r8, r8)
 800ba58:	08010ee4 	.word	0x08010ee4

0800ba5c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800ba5c:	b5b0      	push	{r4, r5, r7, lr}
 800ba5e:	b084      	sub	sp, #16
 800ba60:	af00      	add	r7, sp, #0
 800ba62:	6078      	str	r0, [r7, #4]
 800ba64:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ba66:	230f      	movs	r3, #15
 800ba68:	18fb      	adds	r3, r7, r3
 800ba6a:	2200      	movs	r2, #0
 800ba6c:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ba6e:	683b      	ldr	r3, [r7, #0]
 800ba70:	781b      	ldrb	r3, [r3, #0]
 800ba72:	001a      	movs	r2, r3
 800ba74:	2360      	movs	r3, #96	@ 0x60
 800ba76:	4013      	ands	r3, r2
 800ba78:	2b40      	cmp	r3, #64	@ 0x40
 800ba7a:	d004      	beq.n	800ba86 <USBD_StdItfReq+0x2a>
 800ba7c:	d839      	bhi.n	800baf2 <USBD_StdItfReq+0x96>
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d001      	beq.n	800ba86 <USBD_StdItfReq+0x2a>
 800ba82:	2b20      	cmp	r3, #32
 800ba84:	d135      	bne.n	800baf2 <USBD_StdItfReq+0x96>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ba86:	687a      	ldr	r2, [r7, #4]
 800ba88:	23a7      	movs	r3, #167	@ 0xa7
 800ba8a:	009b      	lsls	r3, r3, #2
 800ba8c:	5cd3      	ldrb	r3, [r2, r3]
 800ba8e:	3b01      	subs	r3, #1
 800ba90:	2b02      	cmp	r3, #2
 800ba92:	d825      	bhi.n	800bae0 <USBD_StdItfReq+0x84>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ba94:	683b      	ldr	r3, [r7, #0]
 800ba96:	889b      	ldrh	r3, [r3, #4]
 800ba98:	b2db      	uxtb	r3, r3
 800ba9a:	2b01      	cmp	r3, #1
 800ba9c:	d819      	bhi.n	800bad2 <USBD_StdItfReq+0x76>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ba9e:	687a      	ldr	r2, [r7, #4]
 800baa0:	23ad      	movs	r3, #173	@ 0xad
 800baa2:	009b      	lsls	r3, r3, #2
 800baa4:	58d3      	ldr	r3, [r2, r3]
 800baa6:	689b      	ldr	r3, [r3, #8]
 800baa8:	250f      	movs	r5, #15
 800baaa:	197c      	adds	r4, r7, r5
 800baac:	6839      	ldr	r1, [r7, #0]
 800baae:	687a      	ldr	r2, [r7, #4]
 800bab0:	0010      	movs	r0, r2
 800bab2:	4798      	blx	r3
 800bab4:	0003      	movs	r3, r0
 800bab6:	7023      	strb	r3, [r4, #0]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800bab8:	683b      	ldr	r3, [r7, #0]
 800baba:	88db      	ldrh	r3, [r3, #6]
 800babc:	2b00      	cmp	r3, #0
 800babe:	d116      	bne.n	800baee <USBD_StdItfReq+0x92>
 800bac0:	197b      	adds	r3, r7, r5
 800bac2:	781b      	ldrb	r3, [r3, #0]
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d112      	bne.n	800baee <USBD_StdItfReq+0x92>
            {
              USBD_CtlSendStatus(pdev);
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	0018      	movs	r0, r3
 800bacc:	f000 fe4f 	bl	800c76e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800bad0:	e00d      	b.n	800baee <USBD_StdItfReq+0x92>
            USBD_CtlError(pdev, req);
 800bad2:	683a      	ldr	r2, [r7, #0]
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	0011      	movs	r1, r2
 800bad8:	0018      	movs	r0, r3
 800bada:	f000 fd60 	bl	800c59e <USBD_CtlError>
          break;
 800bade:	e006      	b.n	800baee <USBD_StdItfReq+0x92>

        default:
          USBD_CtlError(pdev, req);
 800bae0:	683a      	ldr	r2, [r7, #0]
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	0011      	movs	r1, r2
 800bae6:	0018      	movs	r0, r3
 800bae8:	f000 fd59 	bl	800c59e <USBD_CtlError>
          break;
 800baec:	e000      	b.n	800baf0 <USBD_StdItfReq+0x94>
          break;
 800baee:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800baf0:	e006      	b.n	800bb00 <USBD_StdItfReq+0xa4>

    default:
      USBD_CtlError(pdev, req);
 800baf2:	683a      	ldr	r2, [r7, #0]
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	0011      	movs	r1, r2
 800baf8:	0018      	movs	r0, r3
 800bafa:	f000 fd50 	bl	800c59e <USBD_CtlError>
      break;
 800bafe:	46c0      	nop			@ (mov r8, r8)
  }

  return USBD_OK;
 800bb00:	2300      	movs	r3, #0
}
 800bb02:	0018      	movs	r0, r3
 800bb04:	46bd      	mov	sp, r7
 800bb06:	b004      	add	sp, #16
 800bb08:	bdb0      	pop	{r4, r5, r7, pc}

0800bb0a <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800bb0a:	b5b0      	push	{r4, r5, r7, lr}
 800bb0c:	b084      	sub	sp, #16
 800bb0e:	af00      	add	r7, sp, #0
 800bb10:	6078      	str	r0, [r7, #4]
 800bb12:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800bb14:	230f      	movs	r3, #15
 800bb16:	18fb      	adds	r3, r7, r3
 800bb18:	2200      	movs	r2, #0
 800bb1a:	701a      	strb	r2, [r3, #0]
  ep_addr  = LOBYTE(req->wIndex);
 800bb1c:	683b      	ldr	r3, [r7, #0]
 800bb1e:	889a      	ldrh	r2, [r3, #4]
 800bb20:	230e      	movs	r3, #14
 800bb22:	18fb      	adds	r3, r7, r3
 800bb24:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bb26:	683b      	ldr	r3, [r7, #0]
 800bb28:	781b      	ldrb	r3, [r3, #0]
 800bb2a:	001a      	movs	r2, r3
 800bb2c:	2360      	movs	r3, #96	@ 0x60
 800bb2e:	4013      	ands	r3, r2
 800bb30:	2b40      	cmp	r3, #64	@ 0x40
 800bb32:	d006      	beq.n	800bb42 <USBD_StdEPReq+0x38>
 800bb34:	d900      	bls.n	800bb38 <USBD_StdEPReq+0x2e>
 800bb36:	e190      	b.n	800be5a <USBD_StdEPReq+0x350>
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d00c      	beq.n	800bb56 <USBD_StdEPReq+0x4c>
 800bb3c:	2b20      	cmp	r3, #32
 800bb3e:	d000      	beq.n	800bb42 <USBD_StdEPReq+0x38>
 800bb40:	e18b      	b.n	800be5a <USBD_StdEPReq+0x350>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800bb42:	687a      	ldr	r2, [r7, #4]
 800bb44:	23ad      	movs	r3, #173	@ 0xad
 800bb46:	009b      	lsls	r3, r3, #2
 800bb48:	58d3      	ldr	r3, [r2, r3]
 800bb4a:	689b      	ldr	r3, [r3, #8]
 800bb4c:	6839      	ldr	r1, [r7, #0]
 800bb4e:	687a      	ldr	r2, [r7, #4]
 800bb50:	0010      	movs	r0, r2
 800bb52:	4798      	blx	r3
      break;
 800bb54:	e188      	b.n	800be68 <USBD_StdEPReq+0x35e>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800bb56:	683b      	ldr	r3, [r7, #0]
 800bb58:	781b      	ldrb	r3, [r3, #0]
 800bb5a:	001a      	movs	r2, r3
 800bb5c:	2360      	movs	r3, #96	@ 0x60
 800bb5e:	4013      	ands	r3, r2
 800bb60:	2b20      	cmp	r3, #32
 800bb62:	d10f      	bne.n	800bb84 <USBD_StdEPReq+0x7a>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bb64:	687a      	ldr	r2, [r7, #4]
 800bb66:	23ad      	movs	r3, #173	@ 0xad
 800bb68:	009b      	lsls	r3, r3, #2
 800bb6a:	58d3      	ldr	r3, [r2, r3]
 800bb6c:	689b      	ldr	r3, [r3, #8]
 800bb6e:	250f      	movs	r5, #15
 800bb70:	197c      	adds	r4, r7, r5
 800bb72:	6839      	ldr	r1, [r7, #0]
 800bb74:	687a      	ldr	r2, [r7, #4]
 800bb76:	0010      	movs	r0, r2
 800bb78:	4798      	blx	r3
 800bb7a:	0003      	movs	r3, r0
 800bb7c:	7023      	strb	r3, [r4, #0]

        return ret;
 800bb7e:	197b      	adds	r3, r7, r5
 800bb80:	781b      	ldrb	r3, [r3, #0]
 800bb82:	e174      	b.n	800be6e <USBD_StdEPReq+0x364>
      }

      switch (req->bRequest)
 800bb84:	683b      	ldr	r3, [r7, #0]
 800bb86:	785b      	ldrb	r3, [r3, #1]
 800bb88:	2b03      	cmp	r3, #3
 800bb8a:	d007      	beq.n	800bb9c <USBD_StdEPReq+0x92>
 800bb8c:	dd00      	ble.n	800bb90 <USBD_StdEPReq+0x86>
 800bb8e:	e15c      	b.n	800be4a <USBD_StdEPReq+0x340>
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d100      	bne.n	800bb96 <USBD_StdEPReq+0x8c>
 800bb94:	e092      	b.n	800bcbc <USBD_StdEPReq+0x1b2>
 800bb96:	2b01      	cmp	r3, #1
 800bb98:	d04b      	beq.n	800bc32 <USBD_StdEPReq+0x128>
 800bb9a:	e156      	b.n	800be4a <USBD_StdEPReq+0x340>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800bb9c:	687a      	ldr	r2, [r7, #4]
 800bb9e:	23a7      	movs	r3, #167	@ 0xa7
 800bba0:	009b      	lsls	r3, r3, #2
 800bba2:	5cd3      	ldrb	r3, [r2, r3]
 800bba4:	2b02      	cmp	r3, #2
 800bba6:	d002      	beq.n	800bbae <USBD_StdEPReq+0xa4>
 800bba8:	2b03      	cmp	r3, #3
 800bbaa:	d01d      	beq.n	800bbe8 <USBD_StdEPReq+0xde>
 800bbac:	e039      	b.n	800bc22 <USBD_StdEPReq+0x118>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bbae:	220e      	movs	r2, #14
 800bbb0:	18bb      	adds	r3, r7, r2
 800bbb2:	781b      	ldrb	r3, [r3, #0]
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d010      	beq.n	800bbda <USBD_StdEPReq+0xd0>
 800bbb8:	18bb      	adds	r3, r7, r2
 800bbba:	781b      	ldrb	r3, [r3, #0]
 800bbbc:	2b80      	cmp	r3, #128	@ 0x80
 800bbbe:	d00c      	beq.n	800bbda <USBD_StdEPReq+0xd0>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800bbc0:	18bb      	adds	r3, r7, r2
 800bbc2:	781a      	ldrb	r2, [r3, #0]
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	0011      	movs	r1, r2
 800bbc8:	0018      	movs	r0, r3
 800bbca:	f001 f96e 	bl	800ceaa <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	2180      	movs	r1, #128	@ 0x80
 800bbd2:	0018      	movs	r0, r3
 800bbd4:	f001 f969 	bl	800ceaa <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bbd8:	e02a      	b.n	800bc30 <USBD_StdEPReq+0x126>
                USBD_CtlError(pdev, req);
 800bbda:	683a      	ldr	r2, [r7, #0]
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	0011      	movs	r1, r2
 800bbe0:	0018      	movs	r0, r3
 800bbe2:	f000 fcdc 	bl	800c59e <USBD_CtlError>
              break;
 800bbe6:	e023      	b.n	800bc30 <USBD_StdEPReq+0x126>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bbe8:	683b      	ldr	r3, [r7, #0]
 800bbea:	885b      	ldrh	r3, [r3, #2]
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d113      	bne.n	800bc18 <USBD_StdEPReq+0x10e>
              {
                if ((ep_addr != 0x00U) &&
 800bbf0:	220e      	movs	r2, #14
 800bbf2:	18bb      	adds	r3, r7, r2
 800bbf4:	781b      	ldrb	r3, [r3, #0]
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d00e      	beq.n	800bc18 <USBD_StdEPReq+0x10e>
 800bbfa:	18bb      	adds	r3, r7, r2
 800bbfc:	781b      	ldrb	r3, [r3, #0]
 800bbfe:	2b80      	cmp	r3, #128	@ 0x80
 800bc00:	d00a      	beq.n	800bc18 <USBD_StdEPReq+0x10e>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800bc02:	683b      	ldr	r3, [r7, #0]
 800bc04:	88db      	ldrh	r3, [r3, #6]
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d106      	bne.n	800bc18 <USBD_StdEPReq+0x10e>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800bc0a:	18bb      	adds	r3, r7, r2
 800bc0c:	781a      	ldrb	r2, [r3, #0]
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	0011      	movs	r1, r2
 800bc12:	0018      	movs	r0, r3
 800bc14:	f001 f949 	bl	800ceaa <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	0018      	movs	r0, r3
 800bc1c:	f000 fda7 	bl	800c76e <USBD_CtlSendStatus>

              break;
 800bc20:	e006      	b.n	800bc30 <USBD_StdEPReq+0x126>

            default:
              USBD_CtlError(pdev, req);
 800bc22:	683a      	ldr	r2, [r7, #0]
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	0011      	movs	r1, r2
 800bc28:	0018      	movs	r0, r3
 800bc2a:	f000 fcb8 	bl	800c59e <USBD_CtlError>
              break;
 800bc2e:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800bc30:	e112      	b.n	800be58 <USBD_StdEPReq+0x34e>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800bc32:	687a      	ldr	r2, [r7, #4]
 800bc34:	23a7      	movs	r3, #167	@ 0xa7
 800bc36:	009b      	lsls	r3, r3, #2
 800bc38:	5cd3      	ldrb	r3, [r2, r3]
 800bc3a:	2b02      	cmp	r3, #2
 800bc3c:	d002      	beq.n	800bc44 <USBD_StdEPReq+0x13a>
 800bc3e:	2b03      	cmp	r3, #3
 800bc40:	d01d      	beq.n	800bc7e <USBD_StdEPReq+0x174>
 800bc42:	e032      	b.n	800bcaa <USBD_StdEPReq+0x1a0>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bc44:	220e      	movs	r2, #14
 800bc46:	18bb      	adds	r3, r7, r2
 800bc48:	781b      	ldrb	r3, [r3, #0]
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d010      	beq.n	800bc70 <USBD_StdEPReq+0x166>
 800bc4e:	18bb      	adds	r3, r7, r2
 800bc50:	781b      	ldrb	r3, [r3, #0]
 800bc52:	2b80      	cmp	r3, #128	@ 0x80
 800bc54:	d00c      	beq.n	800bc70 <USBD_StdEPReq+0x166>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800bc56:	18bb      	adds	r3, r7, r2
 800bc58:	781a      	ldrb	r2, [r3, #0]
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	0011      	movs	r1, r2
 800bc5e:	0018      	movs	r0, r3
 800bc60:	f001 f923 	bl	800ceaa <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	2180      	movs	r1, #128	@ 0x80
 800bc68:	0018      	movs	r0, r3
 800bc6a:	f001 f91e 	bl	800ceaa <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bc6e:	e024      	b.n	800bcba <USBD_StdEPReq+0x1b0>
                USBD_CtlError(pdev, req);
 800bc70:	683a      	ldr	r2, [r7, #0]
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	0011      	movs	r1, r2
 800bc76:	0018      	movs	r0, r3
 800bc78:	f000 fc91 	bl	800c59e <USBD_CtlError>
              break;
 800bc7c:	e01d      	b.n	800bcba <USBD_StdEPReq+0x1b0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bc7e:	683b      	ldr	r3, [r7, #0]
 800bc80:	885b      	ldrh	r3, [r3, #2]
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d118      	bne.n	800bcb8 <USBD_StdEPReq+0x1ae>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800bc86:	210e      	movs	r1, #14
 800bc88:	187b      	adds	r3, r7, r1
 800bc8a:	781b      	ldrb	r3, [r3, #0]
 800bc8c:	227f      	movs	r2, #127	@ 0x7f
 800bc8e:	4013      	ands	r3, r2
 800bc90:	d006      	beq.n	800bca0 <USBD_StdEPReq+0x196>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800bc92:	187b      	adds	r3, r7, r1
 800bc94:	781a      	ldrb	r2, [r3, #0]
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	0011      	movs	r1, r2
 800bc9a:	0018      	movs	r0, r3
 800bc9c:	f001 f930 	bl	800cf00 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	0018      	movs	r0, r3
 800bca4:	f000 fd63 	bl	800c76e <USBD_CtlSendStatus>
              }
              break;
 800bca8:	e006      	b.n	800bcb8 <USBD_StdEPReq+0x1ae>

            default:
              USBD_CtlError(pdev, req);
 800bcaa:	683a      	ldr	r2, [r7, #0]
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	0011      	movs	r1, r2
 800bcb0:	0018      	movs	r0, r3
 800bcb2:	f000 fc74 	bl	800c59e <USBD_CtlError>
              break;
 800bcb6:	e000      	b.n	800bcba <USBD_StdEPReq+0x1b0>
              break;
 800bcb8:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800bcba:	e0cd      	b.n	800be58 <USBD_StdEPReq+0x34e>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800bcbc:	687a      	ldr	r2, [r7, #4]
 800bcbe:	23a7      	movs	r3, #167	@ 0xa7
 800bcc0:	009b      	lsls	r3, r3, #2
 800bcc2:	5cd3      	ldrb	r3, [r2, r3]
 800bcc4:	2b02      	cmp	r3, #2
 800bcc6:	d002      	beq.n	800bcce <USBD_StdEPReq+0x1c4>
 800bcc8:	2b03      	cmp	r3, #3
 800bcca:	d03c      	beq.n	800bd46 <USBD_StdEPReq+0x23c>
 800bccc:	e0b5      	b.n	800be3a <USBD_StdEPReq+0x330>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bcce:	220e      	movs	r2, #14
 800bcd0:	18bb      	adds	r3, r7, r2
 800bcd2:	781b      	ldrb	r3, [r3, #0]
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	d00a      	beq.n	800bcee <USBD_StdEPReq+0x1e4>
 800bcd8:	18bb      	adds	r3, r7, r2
 800bcda:	781b      	ldrb	r3, [r3, #0]
 800bcdc:	2b80      	cmp	r3, #128	@ 0x80
 800bcde:	d006      	beq.n	800bcee <USBD_StdEPReq+0x1e4>
              {
                USBD_CtlError(pdev, req);
 800bce0:	683a      	ldr	r2, [r7, #0]
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	0011      	movs	r1, r2
 800bce6:	0018      	movs	r0, r3
 800bce8:	f000 fc59 	bl	800c59e <USBD_CtlError>
                break;
 800bcec:	e0ac      	b.n	800be48 <USBD_StdEPReq+0x33e>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bcee:	220e      	movs	r2, #14
 800bcf0:	18bb      	adds	r3, r7, r2
 800bcf2:	781b      	ldrb	r3, [r3, #0]
 800bcf4:	b25b      	sxtb	r3, r3
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	da0c      	bge.n	800bd14 <USBD_StdEPReq+0x20a>
 800bcfa:	18bb      	adds	r3, r7, r2
 800bcfc:	781b      	ldrb	r3, [r3, #0]
 800bcfe:	227f      	movs	r2, #127	@ 0x7f
 800bd00:	401a      	ands	r2, r3
 800bd02:	0013      	movs	r3, r2
 800bd04:	009b      	lsls	r3, r3, #2
 800bd06:	189b      	adds	r3, r3, r2
 800bd08:	009b      	lsls	r3, r3, #2
 800bd0a:	3310      	adds	r3, #16
 800bd0c:	687a      	ldr	r2, [r7, #4]
 800bd0e:	18d3      	adds	r3, r2, r3
 800bd10:	3304      	adds	r3, #4
 800bd12:	e00d      	b.n	800bd30 <USBD_StdEPReq+0x226>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bd14:	230e      	movs	r3, #14
 800bd16:	18fb      	adds	r3, r7, r3
 800bd18:	781b      	ldrb	r3, [r3, #0]
 800bd1a:	227f      	movs	r2, #127	@ 0x7f
 800bd1c:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bd1e:	0013      	movs	r3, r2
 800bd20:	009b      	lsls	r3, r3, #2
 800bd22:	189b      	adds	r3, r3, r2
 800bd24:	009b      	lsls	r3, r3, #2
 800bd26:	3351      	adds	r3, #81	@ 0x51
 800bd28:	33ff      	adds	r3, #255	@ 0xff
 800bd2a:	687a      	ldr	r2, [r7, #4]
 800bd2c:	18d3      	adds	r3, r2, r3
 800bd2e:	3304      	adds	r3, #4
 800bd30:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800bd32:	68bb      	ldr	r3, [r7, #8]
 800bd34:	2200      	movs	r2, #0
 800bd36:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800bd38:	68b9      	ldr	r1, [r7, #8]
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	2202      	movs	r2, #2
 800bd3e:	0018      	movs	r0, r3
 800bd40:	f000 fcab 	bl	800c69a <USBD_CtlSendData>
              break;
 800bd44:	e080      	b.n	800be48 <USBD_StdEPReq+0x33e>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800bd46:	220e      	movs	r2, #14
 800bd48:	18bb      	adds	r3, r7, r2
 800bd4a:	781b      	ldrb	r3, [r3, #0]
 800bd4c:	b25b      	sxtb	r3, r3
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	da14      	bge.n	800bd7c <USBD_StdEPReq+0x272>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800bd52:	18bb      	adds	r3, r7, r2
 800bd54:	781b      	ldrb	r3, [r3, #0]
 800bd56:	220f      	movs	r2, #15
 800bd58:	401a      	ands	r2, r3
 800bd5a:	6879      	ldr	r1, [r7, #4]
 800bd5c:	0013      	movs	r3, r2
 800bd5e:	009b      	lsls	r3, r3, #2
 800bd60:	189b      	adds	r3, r3, r2
 800bd62:	009b      	lsls	r3, r3, #2
 800bd64:	18cb      	adds	r3, r1, r3
 800bd66:	3318      	adds	r3, #24
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d11e      	bne.n	800bdac <USBD_StdEPReq+0x2a2>
                {
                  USBD_CtlError(pdev, req);
 800bd6e:	683a      	ldr	r2, [r7, #0]
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	0011      	movs	r1, r2
 800bd74:	0018      	movs	r0, r3
 800bd76:	f000 fc12 	bl	800c59e <USBD_CtlError>
                  break;
 800bd7a:	e065      	b.n	800be48 <USBD_StdEPReq+0x33e>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800bd7c:	230e      	movs	r3, #14
 800bd7e:	18fb      	adds	r3, r7, r3
 800bd80:	781b      	ldrb	r3, [r3, #0]
 800bd82:	220f      	movs	r2, #15
 800bd84:	401a      	ands	r2, r3
 800bd86:	6878      	ldr	r0, [r7, #4]
 800bd88:	23ac      	movs	r3, #172	@ 0xac
 800bd8a:	0059      	lsls	r1, r3, #1
 800bd8c:	0013      	movs	r3, r2
 800bd8e:	009b      	lsls	r3, r3, #2
 800bd90:	189b      	adds	r3, r3, r2
 800bd92:	009b      	lsls	r3, r3, #2
 800bd94:	18c3      	adds	r3, r0, r3
 800bd96:	185b      	adds	r3, r3, r1
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d106      	bne.n	800bdac <USBD_StdEPReq+0x2a2>
                {
                  USBD_CtlError(pdev, req);
 800bd9e:	683a      	ldr	r2, [r7, #0]
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	0011      	movs	r1, r2
 800bda4:	0018      	movs	r0, r3
 800bda6:	f000 fbfa 	bl	800c59e <USBD_CtlError>
                  break;
 800bdaa:	e04d      	b.n	800be48 <USBD_StdEPReq+0x33e>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bdac:	220e      	movs	r2, #14
 800bdae:	18bb      	adds	r3, r7, r2
 800bdb0:	781b      	ldrb	r3, [r3, #0]
 800bdb2:	b25b      	sxtb	r3, r3
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	da0c      	bge.n	800bdd2 <USBD_StdEPReq+0x2c8>
 800bdb8:	18bb      	adds	r3, r7, r2
 800bdba:	781b      	ldrb	r3, [r3, #0]
 800bdbc:	227f      	movs	r2, #127	@ 0x7f
 800bdbe:	401a      	ands	r2, r3
 800bdc0:	0013      	movs	r3, r2
 800bdc2:	009b      	lsls	r3, r3, #2
 800bdc4:	189b      	adds	r3, r3, r2
 800bdc6:	009b      	lsls	r3, r3, #2
 800bdc8:	3310      	adds	r3, #16
 800bdca:	687a      	ldr	r2, [r7, #4]
 800bdcc:	18d3      	adds	r3, r2, r3
 800bdce:	3304      	adds	r3, #4
 800bdd0:	e00d      	b.n	800bdee <USBD_StdEPReq+0x2e4>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bdd2:	230e      	movs	r3, #14
 800bdd4:	18fb      	adds	r3, r7, r3
 800bdd6:	781b      	ldrb	r3, [r3, #0]
 800bdd8:	227f      	movs	r2, #127	@ 0x7f
 800bdda:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bddc:	0013      	movs	r3, r2
 800bdde:	009b      	lsls	r3, r3, #2
 800bde0:	189b      	adds	r3, r3, r2
 800bde2:	009b      	lsls	r3, r3, #2
 800bde4:	3351      	adds	r3, #81	@ 0x51
 800bde6:	33ff      	adds	r3, #255	@ 0xff
 800bde8:	687a      	ldr	r2, [r7, #4]
 800bdea:	18d3      	adds	r3, r2, r3
 800bdec:	3304      	adds	r3, #4
 800bdee:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800bdf0:	220e      	movs	r2, #14
 800bdf2:	18bb      	adds	r3, r7, r2
 800bdf4:	781b      	ldrb	r3, [r3, #0]
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d003      	beq.n	800be02 <USBD_StdEPReq+0x2f8>
 800bdfa:	18bb      	adds	r3, r7, r2
 800bdfc:	781b      	ldrb	r3, [r3, #0]
 800bdfe:	2b80      	cmp	r3, #128	@ 0x80
 800be00:	d103      	bne.n	800be0a <USBD_StdEPReq+0x300>
              {
                pep->status = 0x0000U;
 800be02:	68bb      	ldr	r3, [r7, #8]
 800be04:	2200      	movs	r2, #0
 800be06:	601a      	str	r2, [r3, #0]
 800be08:	e010      	b.n	800be2c <USBD_StdEPReq+0x322>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800be0a:	230e      	movs	r3, #14
 800be0c:	18fb      	adds	r3, r7, r3
 800be0e:	781a      	ldrb	r2, [r3, #0]
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	0011      	movs	r1, r2
 800be14:	0018      	movs	r0, r3
 800be16:	f001 f89e 	bl	800cf56 <USBD_LL_IsStallEP>
 800be1a:	1e03      	subs	r3, r0, #0
 800be1c:	d003      	beq.n	800be26 <USBD_StdEPReq+0x31c>
              {
                pep->status = 0x0001U;
 800be1e:	68bb      	ldr	r3, [r7, #8]
 800be20:	2201      	movs	r2, #1
 800be22:	601a      	str	r2, [r3, #0]
 800be24:	e002      	b.n	800be2c <USBD_StdEPReq+0x322>
              }
              else
              {
                pep->status = 0x0000U;
 800be26:	68bb      	ldr	r3, [r7, #8]
 800be28:	2200      	movs	r2, #0
 800be2a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800be2c:	68b9      	ldr	r1, [r7, #8]
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	2202      	movs	r2, #2
 800be32:	0018      	movs	r0, r3
 800be34:	f000 fc31 	bl	800c69a <USBD_CtlSendData>
              break;
 800be38:	e006      	b.n	800be48 <USBD_StdEPReq+0x33e>

            default:
              USBD_CtlError(pdev, req);
 800be3a:	683a      	ldr	r2, [r7, #0]
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	0011      	movs	r1, r2
 800be40:	0018      	movs	r0, r3
 800be42:	f000 fbac 	bl	800c59e <USBD_CtlError>
              break;
 800be46:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800be48:	e006      	b.n	800be58 <USBD_StdEPReq+0x34e>

        default:
          USBD_CtlError(pdev, req);
 800be4a:	683a      	ldr	r2, [r7, #0]
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	0011      	movs	r1, r2
 800be50:	0018      	movs	r0, r3
 800be52:	f000 fba4 	bl	800c59e <USBD_CtlError>
          break;
 800be56:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800be58:	e006      	b.n	800be68 <USBD_StdEPReq+0x35e>

    default:
      USBD_CtlError(pdev, req);
 800be5a:	683a      	ldr	r2, [r7, #0]
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	0011      	movs	r1, r2
 800be60:	0018      	movs	r0, r3
 800be62:	f000 fb9c 	bl	800c59e <USBD_CtlError>
      break;
 800be66:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800be68:	230f      	movs	r3, #15
 800be6a:	18fb      	adds	r3, r7, r3
 800be6c:	781b      	ldrb	r3, [r3, #0]
}
 800be6e:	0018      	movs	r0, r3
 800be70:	46bd      	mov	sp, r7
 800be72:	b004      	add	sp, #16
 800be74:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800be78 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800be78:	b580      	push	{r7, lr}
 800be7a:	b084      	sub	sp, #16
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	6078      	str	r0, [r7, #4]
 800be80:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800be82:	2308      	movs	r3, #8
 800be84:	18fb      	adds	r3, r7, r3
 800be86:	2200      	movs	r2, #0
 800be88:	801a      	strh	r2, [r3, #0]
  uint8_t *pbuf = NULL;
 800be8a:	2300      	movs	r3, #0
 800be8c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800be8e:	230b      	movs	r3, #11
 800be90:	18fb      	adds	r3, r7, r3
 800be92:	2200      	movs	r2, #0
 800be94:	701a      	strb	r2, [r3, #0]

  switch (req->wValue >> 8)
 800be96:	683b      	ldr	r3, [r7, #0]
 800be98:	885b      	ldrh	r3, [r3, #2]
 800be9a:	0a1b      	lsrs	r3, r3, #8
 800be9c:	b29b      	uxth	r3, r3
 800be9e:	2b07      	cmp	r3, #7
 800bea0:	d900      	bls.n	800bea4 <USBD_GetDescriptor+0x2c>
 800bea2:	e159      	b.n	800c158 <USBD_GetDescriptor+0x2e0>
 800bea4:	009a      	lsls	r2, r3, #2
 800bea6:	4bcb      	ldr	r3, [pc, #812]	@ (800c1d4 <USBD_GetDescriptor+0x35c>)
 800bea8:	18d3      	adds	r3, r2, r3
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	469f      	mov	pc, r3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800beae:	687a      	ldr	r2, [r7, #4]
 800beb0:	23ac      	movs	r3, #172	@ 0xac
 800beb2:	009b      	lsls	r3, r3, #2
 800beb4:	58d3      	ldr	r3, [r2, r3]
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	687a      	ldr	r2, [r7, #4]
 800beba:	7c12      	ldrb	r2, [r2, #16]
 800bebc:	2108      	movs	r1, #8
 800bebe:	1879      	adds	r1, r7, r1
 800bec0:	0010      	movs	r0, r2
 800bec2:	4798      	blx	r3
 800bec4:	0003      	movs	r3, r0
 800bec6:	60fb      	str	r3, [r7, #12]
      break;
 800bec8:	e153      	b.n	800c172 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	7c1b      	ldrb	r3, [r3, #16]
 800bece:	2b00      	cmp	r3, #0
 800bed0:	d10f      	bne.n	800bef2 <USBD_GetDescriptor+0x7a>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800bed2:	687a      	ldr	r2, [r7, #4]
 800bed4:	23ad      	movs	r3, #173	@ 0xad
 800bed6:	009b      	lsls	r3, r3, #2
 800bed8:	58d3      	ldr	r3, [r2, r3]
 800beda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bedc:	2208      	movs	r2, #8
 800bede:	18ba      	adds	r2, r7, r2
 800bee0:	0010      	movs	r0, r2
 800bee2:	4798      	blx	r3
 800bee4:	0003      	movs	r3, r0
 800bee6:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	3301      	adds	r3, #1
 800beec:	2202      	movs	r2, #2
 800beee:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800bef0:	e13f      	b.n	800c172 <USBD_GetDescriptor+0x2fa>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800bef2:	687a      	ldr	r2, [r7, #4]
 800bef4:	23ad      	movs	r3, #173	@ 0xad
 800bef6:	009b      	lsls	r3, r3, #2
 800bef8:	58d3      	ldr	r3, [r2, r3]
 800befa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800befc:	2208      	movs	r2, #8
 800befe:	18ba      	adds	r2, r7, r2
 800bf00:	0010      	movs	r0, r2
 800bf02:	4798      	blx	r3
 800bf04:	0003      	movs	r3, r0
 800bf06:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	3301      	adds	r3, #1
 800bf0c:	2202      	movs	r2, #2
 800bf0e:	701a      	strb	r2, [r3, #0]
      break;
 800bf10:	e12f      	b.n	800c172 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800bf12:	683b      	ldr	r3, [r7, #0]
 800bf14:	885b      	ldrh	r3, [r3, #2]
 800bf16:	b2db      	uxtb	r3, r3
 800bf18:	2b05      	cmp	r3, #5
 800bf1a:	d900      	bls.n	800bf1e <USBD_GetDescriptor+0xa6>
 800bf1c:	e0d0      	b.n	800c0c0 <USBD_GetDescriptor+0x248>
 800bf1e:	009a      	lsls	r2, r3, #2
 800bf20:	4bad      	ldr	r3, [pc, #692]	@ (800c1d8 <USBD_GetDescriptor+0x360>)
 800bf22:	18d3      	adds	r3, r2, r3
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	469f      	mov	pc, r3
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800bf28:	687a      	ldr	r2, [r7, #4]
 800bf2a:	23ac      	movs	r3, #172	@ 0xac
 800bf2c:	009b      	lsls	r3, r3, #2
 800bf2e:	58d3      	ldr	r3, [r2, r3]
 800bf30:	685b      	ldr	r3, [r3, #4]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d00d      	beq.n	800bf52 <USBD_GetDescriptor+0xda>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800bf36:	687a      	ldr	r2, [r7, #4]
 800bf38:	23ac      	movs	r3, #172	@ 0xac
 800bf3a:	009b      	lsls	r3, r3, #2
 800bf3c:	58d3      	ldr	r3, [r2, r3]
 800bf3e:	685b      	ldr	r3, [r3, #4]
 800bf40:	687a      	ldr	r2, [r7, #4]
 800bf42:	7c12      	ldrb	r2, [r2, #16]
 800bf44:	2108      	movs	r1, #8
 800bf46:	1879      	adds	r1, r7, r1
 800bf48:	0010      	movs	r0, r2
 800bf4a:	4798      	blx	r3
 800bf4c:	0003      	movs	r3, r0
 800bf4e:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bf50:	e0c3      	b.n	800c0da <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800bf52:	683a      	ldr	r2, [r7, #0]
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	0011      	movs	r1, r2
 800bf58:	0018      	movs	r0, r3
 800bf5a:	f000 fb20 	bl	800c59e <USBD_CtlError>
            err++;
 800bf5e:	210b      	movs	r1, #11
 800bf60:	187b      	adds	r3, r7, r1
 800bf62:	781a      	ldrb	r2, [r3, #0]
 800bf64:	187b      	adds	r3, r7, r1
 800bf66:	3201      	adds	r2, #1
 800bf68:	701a      	strb	r2, [r3, #0]
          break;
 800bf6a:	e0b6      	b.n	800c0da <USBD_GetDescriptor+0x262>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800bf6c:	687a      	ldr	r2, [r7, #4]
 800bf6e:	23ac      	movs	r3, #172	@ 0xac
 800bf70:	009b      	lsls	r3, r3, #2
 800bf72:	58d3      	ldr	r3, [r2, r3]
 800bf74:	689b      	ldr	r3, [r3, #8]
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d00d      	beq.n	800bf96 <USBD_GetDescriptor+0x11e>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800bf7a:	687a      	ldr	r2, [r7, #4]
 800bf7c:	23ac      	movs	r3, #172	@ 0xac
 800bf7e:	009b      	lsls	r3, r3, #2
 800bf80:	58d3      	ldr	r3, [r2, r3]
 800bf82:	689b      	ldr	r3, [r3, #8]
 800bf84:	687a      	ldr	r2, [r7, #4]
 800bf86:	7c12      	ldrb	r2, [r2, #16]
 800bf88:	2108      	movs	r1, #8
 800bf8a:	1879      	adds	r1, r7, r1
 800bf8c:	0010      	movs	r0, r2
 800bf8e:	4798      	blx	r3
 800bf90:	0003      	movs	r3, r0
 800bf92:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bf94:	e0a1      	b.n	800c0da <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800bf96:	683a      	ldr	r2, [r7, #0]
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	0011      	movs	r1, r2
 800bf9c:	0018      	movs	r0, r3
 800bf9e:	f000 fafe 	bl	800c59e <USBD_CtlError>
            err++;
 800bfa2:	210b      	movs	r1, #11
 800bfa4:	187b      	adds	r3, r7, r1
 800bfa6:	781a      	ldrb	r2, [r3, #0]
 800bfa8:	187b      	adds	r3, r7, r1
 800bfaa:	3201      	adds	r2, #1
 800bfac:	701a      	strb	r2, [r3, #0]
          break;
 800bfae:	e094      	b.n	800c0da <USBD_GetDescriptor+0x262>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800bfb0:	687a      	ldr	r2, [r7, #4]
 800bfb2:	23ac      	movs	r3, #172	@ 0xac
 800bfb4:	009b      	lsls	r3, r3, #2
 800bfb6:	58d3      	ldr	r3, [r2, r3]
 800bfb8:	68db      	ldr	r3, [r3, #12]
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d00d      	beq.n	800bfda <USBD_GetDescriptor+0x162>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800bfbe:	687a      	ldr	r2, [r7, #4]
 800bfc0:	23ac      	movs	r3, #172	@ 0xac
 800bfc2:	009b      	lsls	r3, r3, #2
 800bfc4:	58d3      	ldr	r3, [r2, r3]
 800bfc6:	68db      	ldr	r3, [r3, #12]
 800bfc8:	687a      	ldr	r2, [r7, #4]
 800bfca:	7c12      	ldrb	r2, [r2, #16]
 800bfcc:	2108      	movs	r1, #8
 800bfce:	1879      	adds	r1, r7, r1
 800bfd0:	0010      	movs	r0, r2
 800bfd2:	4798      	blx	r3
 800bfd4:	0003      	movs	r3, r0
 800bfd6:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bfd8:	e07f      	b.n	800c0da <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800bfda:	683a      	ldr	r2, [r7, #0]
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	0011      	movs	r1, r2
 800bfe0:	0018      	movs	r0, r3
 800bfe2:	f000 fadc 	bl	800c59e <USBD_CtlError>
            err++;
 800bfe6:	210b      	movs	r1, #11
 800bfe8:	187b      	adds	r3, r7, r1
 800bfea:	781a      	ldrb	r2, [r3, #0]
 800bfec:	187b      	adds	r3, r7, r1
 800bfee:	3201      	adds	r2, #1
 800bff0:	701a      	strb	r2, [r3, #0]
          break;
 800bff2:	e072      	b.n	800c0da <USBD_GetDescriptor+0x262>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800bff4:	687a      	ldr	r2, [r7, #4]
 800bff6:	23ac      	movs	r3, #172	@ 0xac
 800bff8:	009b      	lsls	r3, r3, #2
 800bffa:	58d3      	ldr	r3, [r2, r3]
 800bffc:	691b      	ldr	r3, [r3, #16]
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d00d      	beq.n	800c01e <USBD_GetDescriptor+0x1a6>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c002:	687a      	ldr	r2, [r7, #4]
 800c004:	23ac      	movs	r3, #172	@ 0xac
 800c006:	009b      	lsls	r3, r3, #2
 800c008:	58d3      	ldr	r3, [r2, r3]
 800c00a:	691b      	ldr	r3, [r3, #16]
 800c00c:	687a      	ldr	r2, [r7, #4]
 800c00e:	7c12      	ldrb	r2, [r2, #16]
 800c010:	2108      	movs	r1, #8
 800c012:	1879      	adds	r1, r7, r1
 800c014:	0010      	movs	r0, r2
 800c016:	4798      	blx	r3
 800c018:	0003      	movs	r3, r0
 800c01a:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c01c:	e05d      	b.n	800c0da <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800c01e:	683a      	ldr	r2, [r7, #0]
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	0011      	movs	r1, r2
 800c024:	0018      	movs	r0, r3
 800c026:	f000 faba 	bl	800c59e <USBD_CtlError>
            err++;
 800c02a:	210b      	movs	r1, #11
 800c02c:	187b      	adds	r3, r7, r1
 800c02e:	781a      	ldrb	r2, [r3, #0]
 800c030:	187b      	adds	r3, r7, r1
 800c032:	3201      	adds	r2, #1
 800c034:	701a      	strb	r2, [r3, #0]
          break;
 800c036:	e050      	b.n	800c0da <USBD_GetDescriptor+0x262>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c038:	687a      	ldr	r2, [r7, #4]
 800c03a:	23ac      	movs	r3, #172	@ 0xac
 800c03c:	009b      	lsls	r3, r3, #2
 800c03e:	58d3      	ldr	r3, [r2, r3]
 800c040:	695b      	ldr	r3, [r3, #20]
 800c042:	2b00      	cmp	r3, #0
 800c044:	d00d      	beq.n	800c062 <USBD_GetDescriptor+0x1ea>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c046:	687a      	ldr	r2, [r7, #4]
 800c048:	23ac      	movs	r3, #172	@ 0xac
 800c04a:	009b      	lsls	r3, r3, #2
 800c04c:	58d3      	ldr	r3, [r2, r3]
 800c04e:	695b      	ldr	r3, [r3, #20]
 800c050:	687a      	ldr	r2, [r7, #4]
 800c052:	7c12      	ldrb	r2, [r2, #16]
 800c054:	2108      	movs	r1, #8
 800c056:	1879      	adds	r1, r7, r1
 800c058:	0010      	movs	r0, r2
 800c05a:	4798      	blx	r3
 800c05c:	0003      	movs	r3, r0
 800c05e:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c060:	e03b      	b.n	800c0da <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800c062:	683a      	ldr	r2, [r7, #0]
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	0011      	movs	r1, r2
 800c068:	0018      	movs	r0, r3
 800c06a:	f000 fa98 	bl	800c59e <USBD_CtlError>
            err++;
 800c06e:	210b      	movs	r1, #11
 800c070:	187b      	adds	r3, r7, r1
 800c072:	781a      	ldrb	r2, [r3, #0]
 800c074:	187b      	adds	r3, r7, r1
 800c076:	3201      	adds	r2, #1
 800c078:	701a      	strb	r2, [r3, #0]
          break;
 800c07a:	e02e      	b.n	800c0da <USBD_GetDescriptor+0x262>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c07c:	687a      	ldr	r2, [r7, #4]
 800c07e:	23ac      	movs	r3, #172	@ 0xac
 800c080:	009b      	lsls	r3, r3, #2
 800c082:	58d3      	ldr	r3, [r2, r3]
 800c084:	699b      	ldr	r3, [r3, #24]
 800c086:	2b00      	cmp	r3, #0
 800c088:	d00d      	beq.n	800c0a6 <USBD_GetDescriptor+0x22e>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c08a:	687a      	ldr	r2, [r7, #4]
 800c08c:	23ac      	movs	r3, #172	@ 0xac
 800c08e:	009b      	lsls	r3, r3, #2
 800c090:	58d3      	ldr	r3, [r2, r3]
 800c092:	699b      	ldr	r3, [r3, #24]
 800c094:	687a      	ldr	r2, [r7, #4]
 800c096:	7c12      	ldrb	r2, [r2, #16]
 800c098:	2108      	movs	r1, #8
 800c09a:	1879      	adds	r1, r7, r1
 800c09c:	0010      	movs	r0, r2
 800c09e:	4798      	blx	r3
 800c0a0:	0003      	movs	r3, r0
 800c0a2:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c0a4:	e019      	b.n	800c0da <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800c0a6:	683a      	ldr	r2, [r7, #0]
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	0011      	movs	r1, r2
 800c0ac:	0018      	movs	r0, r3
 800c0ae:	f000 fa76 	bl	800c59e <USBD_CtlError>
            err++;
 800c0b2:	210b      	movs	r1, #11
 800c0b4:	187b      	adds	r3, r7, r1
 800c0b6:	781a      	ldrb	r2, [r3, #0]
 800c0b8:	187b      	adds	r3, r7, r1
 800c0ba:	3201      	adds	r2, #1
 800c0bc:	701a      	strb	r2, [r3, #0]
          break;
 800c0be:	e00c      	b.n	800c0da <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800c0c0:	683a      	ldr	r2, [r7, #0]
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	0011      	movs	r1, r2
 800c0c6:	0018      	movs	r0, r3
 800c0c8:	f000 fa69 	bl	800c59e <USBD_CtlError>
          err++;
 800c0cc:	210b      	movs	r1, #11
 800c0ce:	187b      	adds	r3, r7, r1
 800c0d0:	781a      	ldrb	r2, [r3, #0]
 800c0d2:	187b      	adds	r3, r7, r1
 800c0d4:	3201      	adds	r2, #1
 800c0d6:	701a      	strb	r2, [r3, #0]
#endif
      }
      break;
 800c0d8:	e04b      	b.n	800c172 <USBD_GetDescriptor+0x2fa>
 800c0da:	e04a      	b.n	800c172 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	7c1b      	ldrb	r3, [r3, #16]
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d10b      	bne.n	800c0fc <USBD_GetDescriptor+0x284>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800c0e4:	687a      	ldr	r2, [r7, #4]
 800c0e6:	23ad      	movs	r3, #173	@ 0xad
 800c0e8:	009b      	lsls	r3, r3, #2
 800c0ea:	58d3      	ldr	r3, [r2, r3]
 800c0ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c0ee:	2208      	movs	r2, #8
 800c0f0:	18ba      	adds	r2, r7, r2
 800c0f2:	0010      	movs	r0, r2
 800c0f4:	4798      	blx	r3
 800c0f6:	0003      	movs	r3, r0
 800c0f8:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c0fa:	e03a      	b.n	800c172 <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 800c0fc:	683a      	ldr	r2, [r7, #0]
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	0011      	movs	r1, r2
 800c102:	0018      	movs	r0, r3
 800c104:	f000 fa4b 	bl	800c59e <USBD_CtlError>
        err++;
 800c108:	210b      	movs	r1, #11
 800c10a:	187b      	adds	r3, r7, r1
 800c10c:	781a      	ldrb	r2, [r3, #0]
 800c10e:	187b      	adds	r3, r7, r1
 800c110:	3201      	adds	r2, #1
 800c112:	701a      	strb	r2, [r3, #0]
      break;
 800c114:	e02d      	b.n	800c172 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	7c1b      	ldrb	r3, [r3, #16]
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d10f      	bne.n	800c13e <USBD_GetDescriptor+0x2c6>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800c11e:	687a      	ldr	r2, [r7, #4]
 800c120:	23ad      	movs	r3, #173	@ 0xad
 800c122:	009b      	lsls	r3, r3, #2
 800c124:	58d3      	ldr	r3, [r2, r3]
 800c126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c128:	2208      	movs	r2, #8
 800c12a:	18ba      	adds	r2, r7, r2
 800c12c:	0010      	movs	r0, r2
 800c12e:	4798      	blx	r3
 800c130:	0003      	movs	r3, r0
 800c132:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	3301      	adds	r3, #1
 800c138:	2207      	movs	r2, #7
 800c13a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c13c:	e019      	b.n	800c172 <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 800c13e:	683a      	ldr	r2, [r7, #0]
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	0011      	movs	r1, r2
 800c144:	0018      	movs	r0, r3
 800c146:	f000 fa2a 	bl	800c59e <USBD_CtlError>
        err++;
 800c14a:	210b      	movs	r1, #11
 800c14c:	187b      	adds	r3, r7, r1
 800c14e:	781a      	ldrb	r2, [r3, #0]
 800c150:	187b      	adds	r3, r7, r1
 800c152:	3201      	adds	r2, #1
 800c154:	701a      	strb	r2, [r3, #0]
      break;
 800c156:	e00c      	b.n	800c172 <USBD_GetDescriptor+0x2fa>

    default:
      USBD_CtlError(pdev, req);
 800c158:	683a      	ldr	r2, [r7, #0]
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	0011      	movs	r1, r2
 800c15e:	0018      	movs	r0, r3
 800c160:	f000 fa1d 	bl	800c59e <USBD_CtlError>
      err++;
 800c164:	210b      	movs	r1, #11
 800c166:	187b      	adds	r3, r7, r1
 800c168:	781a      	ldrb	r2, [r3, #0]
 800c16a:	187b      	adds	r3, r7, r1
 800c16c:	3201      	adds	r2, #1
 800c16e:	701a      	strb	r2, [r3, #0]
      break;
 800c170:	46c0      	nop			@ (mov r8, r8)
  }

  if (err != 0U)
 800c172:	230b      	movs	r3, #11
 800c174:	18fb      	adds	r3, r7, r3
 800c176:	781b      	ldrb	r3, [r3, #0]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d127      	bne.n	800c1cc <USBD_GetDescriptor+0x354>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800c17c:	2108      	movs	r1, #8
 800c17e:	187b      	adds	r3, r7, r1
 800c180:	881b      	ldrh	r3, [r3, #0]
 800c182:	2b00      	cmp	r3, #0
 800c184:	d019      	beq.n	800c1ba <USBD_GetDescriptor+0x342>
 800c186:	683b      	ldr	r3, [r7, #0]
 800c188:	88db      	ldrh	r3, [r3, #6]
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d015      	beq.n	800c1ba <USBD_GetDescriptor+0x342>
    {
      len = MIN(len, req->wLength);
 800c18e:	683b      	ldr	r3, [r7, #0]
 800c190:	88da      	ldrh	r2, [r3, #6]
 800c192:	187b      	adds	r3, r7, r1
 800c194:	881b      	ldrh	r3, [r3, #0]
 800c196:	1c18      	adds	r0, r3, #0
 800c198:	1c11      	adds	r1, r2, #0
 800c19a:	b28a      	uxth	r2, r1
 800c19c:	b283      	uxth	r3, r0
 800c19e:	429a      	cmp	r2, r3
 800c1a0:	d900      	bls.n	800c1a4 <USBD_GetDescriptor+0x32c>
 800c1a2:	1c01      	adds	r1, r0, #0
 800c1a4:	b28a      	uxth	r2, r1
 800c1a6:	2108      	movs	r1, #8
 800c1a8:	187b      	adds	r3, r7, r1
 800c1aa:	801a      	strh	r2, [r3, #0]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c1ac:	187b      	adds	r3, r7, r1
 800c1ae:	881a      	ldrh	r2, [r3, #0]
 800c1b0:	68f9      	ldr	r1, [r7, #12]
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	0018      	movs	r0, r3
 800c1b6:	f000 fa70 	bl	800c69a <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800c1ba:	683b      	ldr	r3, [r7, #0]
 800c1bc:	88db      	ldrh	r3, [r3, #6]
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d105      	bne.n	800c1ce <USBD_GetDescriptor+0x356>
    {
      (void)USBD_CtlSendStatus(pdev);
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	0018      	movs	r0, r3
 800c1c6:	f000 fad2 	bl	800c76e <USBD_CtlSendStatus>
 800c1ca:	e000      	b.n	800c1ce <USBD_GetDescriptor+0x356>
    return;
 800c1cc:	46c0      	nop			@ (mov r8, r8)
    }
  }
}
 800c1ce:	46bd      	mov	sp, r7
 800c1d0:	b004      	add	sp, #16
 800c1d2:	bd80      	pop	{r7, pc}
 800c1d4:	08010f0c 	.word	0x08010f0c
 800c1d8:	08010f2c 	.word	0x08010f2c

0800c1dc <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800c1dc:	b590      	push	{r4, r7, lr}
 800c1de:	b085      	sub	sp, #20
 800c1e0:	af00      	add	r7, sp, #0
 800c1e2:	6078      	str	r0, [r7, #4]
 800c1e4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c1e6:	683b      	ldr	r3, [r7, #0]
 800c1e8:	889b      	ldrh	r3, [r3, #4]
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d13d      	bne.n	800c26a <USBD_SetAddress+0x8e>
 800c1ee:	683b      	ldr	r3, [r7, #0]
 800c1f0:	88db      	ldrh	r3, [r3, #6]
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d139      	bne.n	800c26a <USBD_SetAddress+0x8e>
 800c1f6:	683b      	ldr	r3, [r7, #0]
 800c1f8:	885b      	ldrh	r3, [r3, #2]
 800c1fa:	2b7f      	cmp	r3, #127	@ 0x7f
 800c1fc:	d835      	bhi.n	800c26a <USBD_SetAddress+0x8e>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c1fe:	683b      	ldr	r3, [r7, #0]
 800c200:	885b      	ldrh	r3, [r3, #2]
 800c202:	b2da      	uxtb	r2, r3
 800c204:	230f      	movs	r3, #15
 800c206:	18fb      	adds	r3, r7, r3
 800c208:	217f      	movs	r1, #127	@ 0x7f
 800c20a:	400a      	ands	r2, r1
 800c20c:	701a      	strb	r2, [r3, #0]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c20e:	687a      	ldr	r2, [r7, #4]
 800c210:	23a7      	movs	r3, #167	@ 0xa7
 800c212:	009b      	lsls	r3, r3, #2
 800c214:	5cd3      	ldrb	r3, [r2, r3]
 800c216:	2b03      	cmp	r3, #3
 800c218:	d106      	bne.n	800c228 <USBD_SetAddress+0x4c>
    {
      USBD_CtlError(pdev, req);
 800c21a:	683a      	ldr	r2, [r7, #0]
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	0011      	movs	r1, r2
 800c220:	0018      	movs	r0, r3
 800c222:	f000 f9bc 	bl	800c59e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c226:	e027      	b.n	800c278 <USBD_SetAddress+0x9c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	240f      	movs	r4, #15
 800c22c:	193a      	adds	r2, r7, r4
 800c22e:	4914      	ldr	r1, [pc, #80]	@ (800c280 <USBD_SetAddress+0xa4>)
 800c230:	7812      	ldrb	r2, [r2, #0]
 800c232:	545a      	strb	r2, [r3, r1]
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c234:	193b      	adds	r3, r7, r4
 800c236:	781a      	ldrb	r2, [r3, #0]
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	0011      	movs	r1, r2
 800c23c:	0018      	movs	r0, r3
 800c23e:	f000 feba 	bl	800cfb6 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	0018      	movs	r0, r3
 800c246:	f000 fa92 	bl	800c76e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c24a:	193b      	adds	r3, r7, r4
 800c24c:	781b      	ldrb	r3, [r3, #0]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d005      	beq.n	800c25e <USBD_SetAddress+0x82>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c252:	687a      	ldr	r2, [r7, #4]
 800c254:	23a7      	movs	r3, #167	@ 0xa7
 800c256:	009b      	lsls	r3, r3, #2
 800c258:	2102      	movs	r1, #2
 800c25a:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c25c:	e00c      	b.n	800c278 <USBD_SetAddress+0x9c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c25e:	687a      	ldr	r2, [r7, #4]
 800c260:	23a7      	movs	r3, #167	@ 0xa7
 800c262:	009b      	lsls	r3, r3, #2
 800c264:	2101      	movs	r1, #1
 800c266:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c268:	e006      	b.n	800c278 <USBD_SetAddress+0x9c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c26a:	683a      	ldr	r2, [r7, #0]
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	0011      	movs	r1, r2
 800c270:	0018      	movs	r0, r3
 800c272:	f000 f994 	bl	800c59e <USBD_CtlError>
  }
}
 800c276:	46c0      	nop			@ (mov r8, r8)
 800c278:	46c0      	nop			@ (mov r8, r8)
 800c27a:	46bd      	mov	sp, r7
 800c27c:	b005      	add	sp, #20
 800c27e:	bd90      	pop	{r4, r7, pc}
 800c280:	0000029e 	.word	0x0000029e

0800c284 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c284:	b580      	push	{r7, lr}
 800c286:	b082      	sub	sp, #8
 800c288:	af00      	add	r7, sp, #0
 800c28a:	6078      	str	r0, [r7, #4]
 800c28c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c28e:	683b      	ldr	r3, [r7, #0]
 800c290:	885b      	ldrh	r3, [r3, #2]
 800c292:	b2da      	uxtb	r2, r3
 800c294:	4b4c      	ldr	r3, [pc, #304]	@ (800c3c8 <USBD_SetConfig+0x144>)
 800c296:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c298:	4b4b      	ldr	r3, [pc, #300]	@ (800c3c8 <USBD_SetConfig+0x144>)
 800c29a:	781b      	ldrb	r3, [r3, #0]
 800c29c:	2b01      	cmp	r3, #1
 800c29e:	d906      	bls.n	800c2ae <USBD_SetConfig+0x2a>
  {
    USBD_CtlError(pdev, req);
 800c2a0:	683a      	ldr	r2, [r7, #0]
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	0011      	movs	r1, r2
 800c2a6:	0018      	movs	r0, r3
 800c2a8:	f000 f979 	bl	800c59e <USBD_CtlError>
 800c2ac:	e088      	b.n	800c3c0 <USBD_SetConfig+0x13c>
  }
  else
  {
    switch (pdev->dev_state)
 800c2ae:	687a      	ldr	r2, [r7, #4]
 800c2b0:	23a7      	movs	r3, #167	@ 0xa7
 800c2b2:	009b      	lsls	r3, r3, #2
 800c2b4:	5cd3      	ldrb	r3, [r2, r3]
 800c2b6:	2b02      	cmp	r3, #2
 800c2b8:	d002      	beq.n	800c2c0 <USBD_SetConfig+0x3c>
 800c2ba:	2b03      	cmp	r3, #3
 800c2bc:	d029      	beq.n	800c312 <USBD_SetConfig+0x8e>
 800c2be:	e071      	b.n	800c3a4 <USBD_SetConfig+0x120>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800c2c0:	4b41      	ldr	r3, [pc, #260]	@ (800c3c8 <USBD_SetConfig+0x144>)
 800c2c2:	781b      	ldrb	r3, [r3, #0]
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d01f      	beq.n	800c308 <USBD_SetConfig+0x84>
        {
          pdev->dev_config = cfgidx;
 800c2c8:	4b3f      	ldr	r3, [pc, #252]	@ (800c3c8 <USBD_SetConfig+0x144>)
 800c2ca:	781b      	ldrb	r3, [r3, #0]
 800c2cc:	001a      	movs	r2, r3
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c2d2:	687a      	ldr	r2, [r7, #4]
 800c2d4:	23a7      	movs	r3, #167	@ 0xa7
 800c2d6:	009b      	lsls	r3, r3, #2
 800c2d8:	2103      	movs	r1, #3
 800c2da:	54d1      	strb	r1, [r2, r3]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800c2dc:	4b3a      	ldr	r3, [pc, #232]	@ (800c3c8 <USBD_SetConfig+0x144>)
 800c2de:	781a      	ldrb	r2, [r3, #0]
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	0011      	movs	r1, r2
 800c2e4:	0018      	movs	r0, r3
 800c2e6:	f7ff f8c5 	bl	800b474 <USBD_SetClassConfig>
 800c2ea:	0003      	movs	r3, r0
 800c2ec:	2b02      	cmp	r3, #2
 800c2ee:	d106      	bne.n	800c2fe <USBD_SetConfig+0x7a>
          {
            USBD_CtlError(pdev, req);
 800c2f0:	683a      	ldr	r2, [r7, #0]
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	0011      	movs	r1, r2
 800c2f6:	0018      	movs	r0, r3
 800c2f8:	f000 f951 	bl	800c59e <USBD_CtlError>
            return;
 800c2fc:	e060      	b.n	800c3c0 <USBD_SetConfig+0x13c>
          }
          USBD_CtlSendStatus(pdev);
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	0018      	movs	r0, r3
 800c302:	f000 fa34 	bl	800c76e <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800c306:	e05b      	b.n	800c3c0 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	0018      	movs	r0, r3
 800c30c:	f000 fa2f 	bl	800c76e <USBD_CtlSendStatus>
        break;
 800c310:	e056      	b.n	800c3c0 <USBD_SetConfig+0x13c>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800c312:	4b2d      	ldr	r3, [pc, #180]	@ (800c3c8 <USBD_SetConfig+0x144>)
 800c314:	781b      	ldrb	r3, [r3, #0]
 800c316:	2b00      	cmp	r3, #0
 800c318:	d115      	bne.n	800c346 <USBD_SetConfig+0xc2>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c31a:	687a      	ldr	r2, [r7, #4]
 800c31c:	23a7      	movs	r3, #167	@ 0xa7
 800c31e:	009b      	lsls	r3, r3, #2
 800c320:	2102      	movs	r1, #2
 800c322:	54d1      	strb	r1, [r2, r3]
          pdev->dev_config = cfgidx;
 800c324:	4b28      	ldr	r3, [pc, #160]	@ (800c3c8 <USBD_SetConfig+0x144>)
 800c326:	781b      	ldrb	r3, [r3, #0]
 800c328:	001a      	movs	r2, r3
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800c32e:	4b26      	ldr	r3, [pc, #152]	@ (800c3c8 <USBD_SetConfig+0x144>)
 800c330:	781a      	ldrb	r2, [r3, #0]
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	0011      	movs	r1, r2
 800c336:	0018      	movs	r0, r3
 800c338:	f7ff f8c3 	bl	800b4c2 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	0018      	movs	r0, r3
 800c340:	f000 fa15 	bl	800c76e <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800c344:	e03c      	b.n	800c3c0 <USBD_SetConfig+0x13c>
        else if (cfgidx != pdev->dev_config)
 800c346:	4b20      	ldr	r3, [pc, #128]	@ (800c3c8 <USBD_SetConfig+0x144>)
 800c348:	781b      	ldrb	r3, [r3, #0]
 800c34a:	001a      	movs	r2, r3
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	685b      	ldr	r3, [r3, #4]
 800c350:	429a      	cmp	r2, r3
 800c352:	d022      	beq.n	800c39a <USBD_SetConfig+0x116>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	685b      	ldr	r3, [r3, #4]
 800c358:	b2da      	uxtb	r2, r3
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	0011      	movs	r1, r2
 800c35e:	0018      	movs	r0, r3
 800c360:	f7ff f8af 	bl	800b4c2 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800c364:	4b18      	ldr	r3, [pc, #96]	@ (800c3c8 <USBD_SetConfig+0x144>)
 800c366:	781b      	ldrb	r3, [r3, #0]
 800c368:	001a      	movs	r2, r3
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800c36e:	4b16      	ldr	r3, [pc, #88]	@ (800c3c8 <USBD_SetConfig+0x144>)
 800c370:	781a      	ldrb	r2, [r3, #0]
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	0011      	movs	r1, r2
 800c376:	0018      	movs	r0, r3
 800c378:	f7ff f87c 	bl	800b474 <USBD_SetClassConfig>
 800c37c:	0003      	movs	r3, r0
 800c37e:	2b02      	cmp	r3, #2
 800c380:	d106      	bne.n	800c390 <USBD_SetConfig+0x10c>
            USBD_CtlError(pdev, req);
 800c382:	683a      	ldr	r2, [r7, #0]
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	0011      	movs	r1, r2
 800c388:	0018      	movs	r0, r3
 800c38a:	f000 f908 	bl	800c59e <USBD_CtlError>
            return;
 800c38e:	e017      	b.n	800c3c0 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	0018      	movs	r0, r3
 800c394:	f000 f9eb 	bl	800c76e <USBD_CtlSendStatus>
        break;
 800c398:	e012      	b.n	800c3c0 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	0018      	movs	r0, r3
 800c39e:	f000 f9e6 	bl	800c76e <USBD_CtlSendStatus>
        break;
 800c3a2:	e00d      	b.n	800c3c0 <USBD_SetConfig+0x13c>

      default:
        USBD_CtlError(pdev, req);
 800c3a4:	683a      	ldr	r2, [r7, #0]
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	0011      	movs	r1, r2
 800c3aa:	0018      	movs	r0, r3
 800c3ac:	f000 f8f7 	bl	800c59e <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800c3b0:	4b05      	ldr	r3, [pc, #20]	@ (800c3c8 <USBD_SetConfig+0x144>)
 800c3b2:	781a      	ldrb	r2, [r3, #0]
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	0011      	movs	r1, r2
 800c3b8:	0018      	movs	r0, r3
 800c3ba:	f7ff f882 	bl	800b4c2 <USBD_ClrClassConfig>
        break;
 800c3be:	46c0      	nop			@ (mov r8, r8)
    }
  }
}
 800c3c0:	46bd      	mov	sp, r7
 800c3c2:	b002      	add	sp, #8
 800c3c4:	bd80      	pop	{r7, pc}
 800c3c6:	46c0      	nop			@ (mov r8, r8)
 800c3c8:	2000068c 	.word	0x2000068c

0800c3cc <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c3cc:	b580      	push	{r7, lr}
 800c3ce:	b082      	sub	sp, #8
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	6078      	str	r0, [r7, #4]
 800c3d4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c3d6:	683b      	ldr	r3, [r7, #0]
 800c3d8:	88db      	ldrh	r3, [r3, #6]
 800c3da:	2b01      	cmp	r3, #1
 800c3dc:	d006      	beq.n	800c3ec <USBD_GetConfig+0x20>
  {
    USBD_CtlError(pdev, req);
 800c3de:	683a      	ldr	r2, [r7, #0]
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	0011      	movs	r1, r2
 800c3e4:	0018      	movs	r0, r3
 800c3e6:	f000 f8da 	bl	800c59e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c3ea:	e026      	b.n	800c43a <USBD_GetConfig+0x6e>
    switch (pdev->dev_state)
 800c3ec:	687a      	ldr	r2, [r7, #4]
 800c3ee:	23a7      	movs	r3, #167	@ 0xa7
 800c3f0:	009b      	lsls	r3, r3, #2
 800c3f2:	5cd3      	ldrb	r3, [r2, r3]
 800c3f4:	2b02      	cmp	r3, #2
 800c3f6:	dc02      	bgt.n	800c3fe <USBD_GetConfig+0x32>
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	dc03      	bgt.n	800c404 <USBD_GetConfig+0x38>
 800c3fc:	e016      	b.n	800c42c <USBD_GetConfig+0x60>
 800c3fe:	2b03      	cmp	r3, #3
 800c400:	d00c      	beq.n	800c41c <USBD_GetConfig+0x50>
 800c402:	e013      	b.n	800c42c <USBD_GetConfig+0x60>
        pdev->dev_default_config = 0U;
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	2200      	movs	r2, #0
 800c408:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	3308      	adds	r3, #8
 800c40e:	0019      	movs	r1, r3
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	2201      	movs	r2, #1
 800c414:	0018      	movs	r0, r3
 800c416:	f000 f940 	bl	800c69a <USBD_CtlSendData>
        break;
 800c41a:	e00e      	b.n	800c43a <USBD_GetConfig+0x6e>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	1d19      	adds	r1, r3, #4
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	2201      	movs	r2, #1
 800c424:	0018      	movs	r0, r3
 800c426:	f000 f938 	bl	800c69a <USBD_CtlSendData>
        break;
 800c42a:	e006      	b.n	800c43a <USBD_GetConfig+0x6e>
        USBD_CtlError(pdev, req);
 800c42c:	683a      	ldr	r2, [r7, #0]
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	0011      	movs	r1, r2
 800c432:	0018      	movs	r0, r3
 800c434:	f000 f8b3 	bl	800c59e <USBD_CtlError>
        break;
 800c438:	46c0      	nop			@ (mov r8, r8)
}
 800c43a:	46c0      	nop			@ (mov r8, r8)
 800c43c:	46bd      	mov	sp, r7
 800c43e:	b002      	add	sp, #8
 800c440:	bd80      	pop	{r7, pc}

0800c442 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c442:	b580      	push	{r7, lr}
 800c444:	b082      	sub	sp, #8
 800c446:	af00      	add	r7, sp, #0
 800c448:	6078      	str	r0, [r7, #4]
 800c44a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c44c:	687a      	ldr	r2, [r7, #4]
 800c44e:	23a7      	movs	r3, #167	@ 0xa7
 800c450:	009b      	lsls	r3, r3, #2
 800c452:	5cd3      	ldrb	r3, [r2, r3]
 800c454:	3b01      	subs	r3, #1
 800c456:	2b02      	cmp	r3, #2
 800c458:	d822      	bhi.n	800c4a0 <USBD_GetStatus+0x5e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c45a:	683b      	ldr	r3, [r7, #0]
 800c45c:	88db      	ldrh	r3, [r3, #6]
 800c45e:	2b02      	cmp	r3, #2
 800c460:	d006      	beq.n	800c470 <USBD_GetStatus+0x2e>
      {
        USBD_CtlError(pdev, req);
 800c462:	683a      	ldr	r2, [r7, #0]
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	0011      	movs	r1, r2
 800c468:	0018      	movs	r0, r3
 800c46a:	f000 f898 	bl	800c59e <USBD_CtlError>
        break;
 800c46e:	e01e      	b.n	800c4ae <USBD_GetStatus+0x6c>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	2201      	movs	r2, #1
 800c474:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800c476:	687a      	ldr	r2, [r7, #4]
 800c478:	23a9      	movs	r3, #169	@ 0xa9
 800c47a:	009b      	lsls	r3, r3, #2
 800c47c:	58d3      	ldr	r3, [r2, r3]
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d005      	beq.n	800c48e <USBD_GetStatus+0x4c>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	68db      	ldr	r3, [r3, #12]
 800c486:	2202      	movs	r2, #2
 800c488:	431a      	orrs	r2, r3
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	330c      	adds	r3, #12
 800c492:	0019      	movs	r1, r3
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	2202      	movs	r2, #2
 800c498:	0018      	movs	r0, r3
 800c49a:	f000 f8fe 	bl	800c69a <USBD_CtlSendData>
      break;
 800c49e:	e006      	b.n	800c4ae <USBD_GetStatus+0x6c>

    default:
      USBD_CtlError(pdev, req);
 800c4a0:	683a      	ldr	r2, [r7, #0]
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	0011      	movs	r1, r2
 800c4a6:	0018      	movs	r0, r3
 800c4a8:	f000 f879 	bl	800c59e <USBD_CtlError>
      break;
 800c4ac:	46c0      	nop			@ (mov r8, r8)
  }
}
 800c4ae:	46c0      	nop			@ (mov r8, r8)
 800c4b0:	46bd      	mov	sp, r7
 800c4b2:	b002      	add	sp, #8
 800c4b4:	bd80      	pop	{r7, pc}

0800c4b6 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800c4b6:	b580      	push	{r7, lr}
 800c4b8:	b082      	sub	sp, #8
 800c4ba:	af00      	add	r7, sp, #0
 800c4bc:	6078      	str	r0, [r7, #4]
 800c4be:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c4c0:	683b      	ldr	r3, [r7, #0]
 800c4c2:	885b      	ldrh	r3, [r3, #2]
 800c4c4:	2b01      	cmp	r3, #1
 800c4c6:	d108      	bne.n	800c4da <USBD_SetFeature+0x24>
  {
    pdev->dev_remote_wakeup = 1U;
 800c4c8:	687a      	ldr	r2, [r7, #4]
 800c4ca:	23a9      	movs	r3, #169	@ 0xa9
 800c4cc:	009b      	lsls	r3, r3, #2
 800c4ce:	2101      	movs	r1, #1
 800c4d0:	50d1      	str	r1, [r2, r3]
    USBD_CtlSendStatus(pdev);
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	0018      	movs	r0, r3
 800c4d6:	f000 f94a 	bl	800c76e <USBD_CtlSendStatus>
  }
}
 800c4da:	46c0      	nop			@ (mov r8, r8)
 800c4dc:	46bd      	mov	sp, r7
 800c4de:	b002      	add	sp, #8
 800c4e0:	bd80      	pop	{r7, pc}

0800c4e2 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800c4e2:	b580      	push	{r7, lr}
 800c4e4:	b082      	sub	sp, #8
 800c4e6:	af00      	add	r7, sp, #0
 800c4e8:	6078      	str	r0, [r7, #4]
 800c4ea:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c4ec:	687a      	ldr	r2, [r7, #4]
 800c4ee:	23a7      	movs	r3, #167	@ 0xa7
 800c4f0:	009b      	lsls	r3, r3, #2
 800c4f2:	5cd3      	ldrb	r3, [r2, r3]
 800c4f4:	3b01      	subs	r3, #1
 800c4f6:	2b02      	cmp	r3, #2
 800c4f8:	d80d      	bhi.n	800c516 <USBD_ClrFeature+0x34>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c4fa:	683b      	ldr	r3, [r7, #0]
 800c4fc:	885b      	ldrh	r3, [r3, #2]
 800c4fe:	2b01      	cmp	r3, #1
 800c500:	d110      	bne.n	800c524 <USBD_ClrFeature+0x42>
      {
        pdev->dev_remote_wakeup = 0U;
 800c502:	687a      	ldr	r2, [r7, #4]
 800c504:	23a9      	movs	r3, #169	@ 0xa9
 800c506:	009b      	lsls	r3, r3, #2
 800c508:	2100      	movs	r1, #0
 800c50a:	50d1      	str	r1, [r2, r3]
        USBD_CtlSendStatus(pdev);
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	0018      	movs	r0, r3
 800c510:	f000 f92d 	bl	800c76e <USBD_CtlSendStatus>
      }
      break;
 800c514:	e006      	b.n	800c524 <USBD_ClrFeature+0x42>

    default:
      USBD_CtlError(pdev, req);
 800c516:	683a      	ldr	r2, [r7, #0]
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	0011      	movs	r1, r2
 800c51c:	0018      	movs	r0, r3
 800c51e:	f000 f83e 	bl	800c59e <USBD_CtlError>
      break;
 800c522:	e000      	b.n	800c526 <USBD_ClrFeature+0x44>
      break;
 800c524:	46c0      	nop			@ (mov r8, r8)
  }
}
 800c526:	46c0      	nop			@ (mov r8, r8)
 800c528:	46bd      	mov	sp, r7
 800c52a:	b002      	add	sp, #8
 800c52c:	bd80      	pop	{r7, pc}

0800c52e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c52e:	b580      	push	{r7, lr}
 800c530:	b082      	sub	sp, #8
 800c532:	af00      	add	r7, sp, #0
 800c534:	6078      	str	r0, [r7, #4]
 800c536:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800c538:	683b      	ldr	r3, [r7, #0]
 800c53a:	781a      	ldrb	r2, [r3, #0]
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800c540:	683b      	ldr	r3, [r7, #0]
 800c542:	785a      	ldrb	r2, [r3, #1]
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800c548:	683b      	ldr	r3, [r7, #0]
 800c54a:	3302      	adds	r3, #2
 800c54c:	781b      	ldrb	r3, [r3, #0]
 800c54e:	001a      	movs	r2, r3
 800c550:	683b      	ldr	r3, [r7, #0]
 800c552:	3303      	adds	r3, #3
 800c554:	781b      	ldrb	r3, [r3, #0]
 800c556:	021b      	lsls	r3, r3, #8
 800c558:	b29b      	uxth	r3, r3
 800c55a:	18d3      	adds	r3, r2, r3
 800c55c:	b29a      	uxth	r2, r3
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800c562:	683b      	ldr	r3, [r7, #0]
 800c564:	3304      	adds	r3, #4
 800c566:	781b      	ldrb	r3, [r3, #0]
 800c568:	001a      	movs	r2, r3
 800c56a:	683b      	ldr	r3, [r7, #0]
 800c56c:	3305      	adds	r3, #5
 800c56e:	781b      	ldrb	r3, [r3, #0]
 800c570:	021b      	lsls	r3, r3, #8
 800c572:	b29b      	uxth	r3, r3
 800c574:	18d3      	adds	r3, r2, r3
 800c576:	b29a      	uxth	r2, r3
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800c57c:	683b      	ldr	r3, [r7, #0]
 800c57e:	3306      	adds	r3, #6
 800c580:	781b      	ldrb	r3, [r3, #0]
 800c582:	001a      	movs	r2, r3
 800c584:	683b      	ldr	r3, [r7, #0]
 800c586:	3307      	adds	r3, #7
 800c588:	781b      	ldrb	r3, [r3, #0]
 800c58a:	021b      	lsls	r3, r3, #8
 800c58c:	b29b      	uxth	r3, r3
 800c58e:	18d3      	adds	r3, r2, r3
 800c590:	b29a      	uxth	r2, r3
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	80da      	strh	r2, [r3, #6]

}
 800c596:	46c0      	nop			@ (mov r8, r8)
 800c598:	46bd      	mov	sp, r7
 800c59a:	b002      	add	sp, #8
 800c59c:	bd80      	pop	{r7, pc}

0800c59e <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800c59e:	b580      	push	{r7, lr}
 800c5a0:	b082      	sub	sp, #8
 800c5a2:	af00      	add	r7, sp, #0
 800c5a4:	6078      	str	r0, [r7, #4]
 800c5a6:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	2180      	movs	r1, #128	@ 0x80
 800c5ac:	0018      	movs	r0, r3
 800c5ae:	f000 fc7c 	bl	800ceaa <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	2100      	movs	r1, #0
 800c5b6:	0018      	movs	r0, r3
 800c5b8:	f000 fc77 	bl	800ceaa <USBD_LL_StallEP>
}
 800c5bc:	46c0      	nop			@ (mov r8, r8)
 800c5be:	46bd      	mov	sp, r7
 800c5c0:	b002      	add	sp, #8
 800c5c2:	bd80      	pop	{r7, pc}

0800c5c4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c5c4:	b590      	push	{r4, r7, lr}
 800c5c6:	b087      	sub	sp, #28
 800c5c8:	af00      	add	r7, sp, #0
 800c5ca:	60f8      	str	r0, [r7, #12]
 800c5cc:	60b9      	str	r1, [r7, #8]
 800c5ce:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c5d0:	2417      	movs	r4, #23
 800c5d2:	193b      	adds	r3, r7, r4
 800c5d4:	2200      	movs	r2, #0
 800c5d6:	701a      	strb	r2, [r3, #0]

  if (desc != NULL)
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d03c      	beq.n	800c658 <USBD_GetString+0x94>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	0018      	movs	r0, r3
 800c5e2:	f000 f83d 	bl	800c660 <USBD_GetLen>
 800c5e6:	0003      	movs	r3, r0
 800c5e8:	3301      	adds	r3, #1
 800c5ea:	b29b      	uxth	r3, r3
 800c5ec:	18db      	adds	r3, r3, r3
 800c5ee:	b29a      	uxth	r2, r3
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800c5f4:	193b      	adds	r3, r7, r4
 800c5f6:	781b      	ldrb	r3, [r3, #0]
 800c5f8:	193a      	adds	r2, r7, r4
 800c5fa:	1c59      	adds	r1, r3, #1
 800c5fc:	7011      	strb	r1, [r2, #0]
 800c5fe:	001a      	movs	r2, r3
 800c600:	68bb      	ldr	r3, [r7, #8]
 800c602:	189b      	adds	r3, r3, r2
 800c604:	687a      	ldr	r2, [r7, #4]
 800c606:	7812      	ldrb	r2, [r2, #0]
 800c608:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800c60a:	193b      	adds	r3, r7, r4
 800c60c:	781b      	ldrb	r3, [r3, #0]
 800c60e:	193a      	adds	r2, r7, r4
 800c610:	1c59      	adds	r1, r3, #1
 800c612:	7011      	strb	r1, [r2, #0]
 800c614:	001a      	movs	r2, r3
 800c616:	68bb      	ldr	r3, [r7, #8]
 800c618:	189b      	adds	r3, r3, r2
 800c61a:	2203      	movs	r2, #3
 800c61c:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800c61e:	e017      	b.n	800c650 <USBD_GetString+0x8c>
    {
      unicode[idx++] = *desc++;
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	1c5a      	adds	r2, r3, #1
 800c624:	60fa      	str	r2, [r7, #12]
 800c626:	2417      	movs	r4, #23
 800c628:	193a      	adds	r2, r7, r4
 800c62a:	7812      	ldrb	r2, [r2, #0]
 800c62c:	1939      	adds	r1, r7, r4
 800c62e:	1c50      	adds	r0, r2, #1
 800c630:	7008      	strb	r0, [r1, #0]
 800c632:	0011      	movs	r1, r2
 800c634:	68ba      	ldr	r2, [r7, #8]
 800c636:	1852      	adds	r2, r2, r1
 800c638:	781b      	ldrb	r3, [r3, #0]
 800c63a:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800c63c:	193b      	adds	r3, r7, r4
 800c63e:	781b      	ldrb	r3, [r3, #0]
 800c640:	193a      	adds	r2, r7, r4
 800c642:	1c59      	adds	r1, r3, #1
 800c644:	7011      	strb	r1, [r2, #0]
 800c646:	001a      	movs	r2, r3
 800c648:	68bb      	ldr	r3, [r7, #8]
 800c64a:	189b      	adds	r3, r3, r2
 800c64c:	2200      	movs	r2, #0
 800c64e:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	781b      	ldrb	r3, [r3, #0]
 800c654:	2b00      	cmp	r3, #0
 800c656:	d1e3      	bne.n	800c620 <USBD_GetString+0x5c>
    }
  }
}
 800c658:	46c0      	nop			@ (mov r8, r8)
 800c65a:	46bd      	mov	sp, r7
 800c65c:	b007      	add	sp, #28
 800c65e:	bd90      	pop	{r4, r7, pc}

0800c660 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c660:	b580      	push	{r7, lr}
 800c662:	b084      	sub	sp, #16
 800c664:	af00      	add	r7, sp, #0
 800c666:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c668:	230f      	movs	r3, #15
 800c66a:	18fb      	adds	r3, r7, r3
 800c66c:	2200      	movs	r2, #0
 800c66e:	701a      	strb	r2, [r3, #0]

  while (*buf != '\0')
 800c670:	e008      	b.n	800c684 <USBD_GetLen+0x24>
  {
    len++;
 800c672:	210f      	movs	r1, #15
 800c674:	187b      	adds	r3, r7, r1
 800c676:	781a      	ldrb	r2, [r3, #0]
 800c678:	187b      	adds	r3, r7, r1
 800c67a:	3201      	adds	r2, #1
 800c67c:	701a      	strb	r2, [r3, #0]
    buf++;
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	3301      	adds	r3, #1
 800c682:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	781b      	ldrb	r3, [r3, #0]
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d1f2      	bne.n	800c672 <USBD_GetLen+0x12>
  }

  return len;
 800c68c:	230f      	movs	r3, #15
 800c68e:	18fb      	adds	r3, r7, r3
 800c690:	781b      	ldrb	r3, [r3, #0]
}
 800c692:	0018      	movs	r0, r3
 800c694:	46bd      	mov	sp, r7
 800c696:	b004      	add	sp, #16
 800c698:	bd80      	pop	{r7, pc}

0800c69a <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800c69a:	b580      	push	{r7, lr}
 800c69c:	b084      	sub	sp, #16
 800c69e:	af00      	add	r7, sp, #0
 800c6a0:	60f8      	str	r0, [r7, #12]
 800c6a2:	60b9      	str	r1, [r7, #8]
 800c6a4:	1dbb      	adds	r3, r7, #6
 800c6a6:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c6a8:	68fa      	ldr	r2, [r7, #12]
 800c6aa:	23a5      	movs	r3, #165	@ 0xa5
 800c6ac:	009b      	lsls	r3, r3, #2
 800c6ae:	2102      	movs	r1, #2
 800c6b0:	50d1      	str	r1, [r2, r3]
  pdev->ep_in[0].total_length = len;
 800c6b2:	1dbb      	adds	r3, r7, #6
 800c6b4:	881a      	ldrh	r2, [r3, #0]
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800c6ba:	1dbb      	adds	r3, r7, #6
 800c6bc:	881a      	ldrh	r2, [r3, #0]
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c6c2:	1dbb      	adds	r3, r7, #6
 800c6c4:	881b      	ldrh	r3, [r3, #0]
 800c6c6:	68ba      	ldr	r2, [r7, #8]
 800c6c8:	68f8      	ldr	r0, [r7, #12]
 800c6ca:	2100      	movs	r1, #0
 800c6cc:	f000 fc9e 	bl	800d00c <USBD_LL_Transmit>

  return USBD_OK;
 800c6d0:	2300      	movs	r3, #0
}
 800c6d2:	0018      	movs	r0, r3
 800c6d4:	46bd      	mov	sp, r7
 800c6d6:	b004      	add	sp, #16
 800c6d8:	bd80      	pop	{r7, pc}

0800c6da <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800c6da:	b580      	push	{r7, lr}
 800c6dc:	b084      	sub	sp, #16
 800c6de:	af00      	add	r7, sp, #0
 800c6e0:	60f8      	str	r0, [r7, #12]
 800c6e2:	60b9      	str	r1, [r7, #8]
 800c6e4:	1dbb      	adds	r3, r7, #6
 800c6e6:	801a      	strh	r2, [r3, #0]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c6e8:	1dbb      	adds	r3, r7, #6
 800c6ea:	881b      	ldrh	r3, [r3, #0]
 800c6ec:	68ba      	ldr	r2, [r7, #8]
 800c6ee:	68f8      	ldr	r0, [r7, #12]
 800c6f0:	2100      	movs	r1, #0
 800c6f2:	f000 fc8b 	bl	800d00c <USBD_LL_Transmit>

  return USBD_OK;
 800c6f6:	2300      	movs	r3, #0
}
 800c6f8:	0018      	movs	r0, r3
 800c6fa:	46bd      	mov	sp, r7
 800c6fc:	b004      	add	sp, #16
 800c6fe:	bd80      	pop	{r7, pc}

0800c700 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800c700:	b580      	push	{r7, lr}
 800c702:	b084      	sub	sp, #16
 800c704:	af00      	add	r7, sp, #0
 800c706:	60f8      	str	r0, [r7, #12]
 800c708:	60b9      	str	r1, [r7, #8]
 800c70a:	1dbb      	adds	r3, r7, #6
 800c70c:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c70e:	68fa      	ldr	r2, [r7, #12]
 800c710:	23a5      	movs	r3, #165	@ 0xa5
 800c712:	009b      	lsls	r3, r3, #2
 800c714:	2103      	movs	r1, #3
 800c716:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].total_length = len;
 800c718:	1dbb      	adds	r3, r7, #6
 800c71a:	8819      	ldrh	r1, [r3, #0]
 800c71c:	68fa      	ldr	r2, [r7, #12]
 800c71e:	23ae      	movs	r3, #174	@ 0xae
 800c720:	005b      	lsls	r3, r3, #1
 800c722:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].rem_length   = len;
 800c724:	1dbb      	adds	r3, r7, #6
 800c726:	8819      	ldrh	r1, [r3, #0]
 800c728:	68fa      	ldr	r2, [r7, #12]
 800c72a:	23b0      	movs	r3, #176	@ 0xb0
 800c72c:	005b      	lsls	r3, r3, #1
 800c72e:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c730:	1dbb      	adds	r3, r7, #6
 800c732:	881b      	ldrh	r3, [r3, #0]
 800c734:	68ba      	ldr	r2, [r7, #8]
 800c736:	68f8      	ldr	r0, [r7, #12]
 800c738:	2100      	movs	r1, #0
 800c73a:	f000 fc9e 	bl	800d07a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c73e:	2300      	movs	r3, #0
}
 800c740:	0018      	movs	r0, r3
 800c742:	46bd      	mov	sp, r7
 800c744:	b004      	add	sp, #16
 800c746:	bd80      	pop	{r7, pc}

0800c748 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800c748:	b580      	push	{r7, lr}
 800c74a:	b084      	sub	sp, #16
 800c74c:	af00      	add	r7, sp, #0
 800c74e:	60f8      	str	r0, [r7, #12]
 800c750:	60b9      	str	r1, [r7, #8]
 800c752:	1dbb      	adds	r3, r7, #6
 800c754:	801a      	strh	r2, [r3, #0]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c756:	1dbb      	adds	r3, r7, #6
 800c758:	881b      	ldrh	r3, [r3, #0]
 800c75a:	68ba      	ldr	r2, [r7, #8]
 800c75c:	68f8      	ldr	r0, [r7, #12]
 800c75e:	2100      	movs	r1, #0
 800c760:	f000 fc8b 	bl	800d07a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c764:	2300      	movs	r3, #0
}
 800c766:	0018      	movs	r0, r3
 800c768:	46bd      	mov	sp, r7
 800c76a:	b004      	add	sp, #16
 800c76c:	bd80      	pop	{r7, pc}

0800c76e <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c76e:	b580      	push	{r7, lr}
 800c770:	b082      	sub	sp, #8
 800c772:	af00      	add	r7, sp, #0
 800c774:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c776:	687a      	ldr	r2, [r7, #4]
 800c778:	23a5      	movs	r3, #165	@ 0xa5
 800c77a:	009b      	lsls	r3, r3, #2
 800c77c:	2104      	movs	r1, #4
 800c77e:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c780:	6878      	ldr	r0, [r7, #4]
 800c782:	2300      	movs	r3, #0
 800c784:	2200      	movs	r2, #0
 800c786:	2100      	movs	r1, #0
 800c788:	f000 fc40 	bl	800d00c <USBD_LL_Transmit>

  return USBD_OK;
 800c78c:	2300      	movs	r3, #0
}
 800c78e:	0018      	movs	r0, r3
 800c790:	46bd      	mov	sp, r7
 800c792:	b002      	add	sp, #8
 800c794:	bd80      	pop	{r7, pc}

0800c796 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c796:	b580      	push	{r7, lr}
 800c798:	b082      	sub	sp, #8
 800c79a:	af00      	add	r7, sp, #0
 800c79c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c79e:	687a      	ldr	r2, [r7, #4]
 800c7a0:	23a5      	movs	r3, #165	@ 0xa5
 800c7a2:	009b      	lsls	r3, r3, #2
 800c7a4:	2105      	movs	r1, #5
 800c7a6:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c7a8:	6878      	ldr	r0, [r7, #4]
 800c7aa:	2300      	movs	r3, #0
 800c7ac:	2200      	movs	r2, #0
 800c7ae:	2100      	movs	r1, #0
 800c7b0:	f000 fc63 	bl	800d07a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c7b4:	2300      	movs	r3, #0
}
 800c7b6:	0018      	movs	r0, r3
 800c7b8:	46bd      	mov	sp, r7
 800c7ba:	b002      	add	sp, #8
 800c7bc:	bd80      	pop	{r7, pc}
	...

0800c7c0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c7c0:	b580      	push	{r7, lr}
 800c7c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c7c4:	4914      	ldr	r1, [pc, #80]	@ (800c818 <MX_USB_DEVICE_Init+0x58>)
 800c7c6:	4b15      	ldr	r3, [pc, #84]	@ (800c81c <MX_USB_DEVICE_Init+0x5c>)
 800c7c8:	2200      	movs	r2, #0
 800c7ca:	0018      	movs	r0, r3
 800c7cc:	f7fe fdeb 	bl	800b3a6 <USBD_Init>
 800c7d0:	1e03      	subs	r3, r0, #0
 800c7d2:	d001      	beq.n	800c7d8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c7d4:	f7f6 fb04 	bl	8002de0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CUSTOM_HID) != USBD_OK)
 800c7d8:	4a11      	ldr	r2, [pc, #68]	@ (800c820 <MX_USB_DEVICE_Init+0x60>)
 800c7da:	4b10      	ldr	r3, [pc, #64]	@ (800c81c <MX_USB_DEVICE_Init+0x5c>)
 800c7dc:	0011      	movs	r1, r2
 800c7de:	0018      	movs	r0, r3
 800c7e0:	f7fe fe12 	bl	800b408 <USBD_RegisterClass>
 800c7e4:	1e03      	subs	r3, r0, #0
 800c7e6:	d001      	beq.n	800c7ec <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
 800c7e8:	f7f6 fafa 	bl	8002de0 <Error_Handler>
  }
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDeviceFS, &USBD_CustomHID_fops_FS) != USBD_OK)
 800c7ec:	4a0d      	ldr	r2, [pc, #52]	@ (800c824 <MX_USB_DEVICE_Init+0x64>)
 800c7ee:	4b0b      	ldr	r3, [pc, #44]	@ (800c81c <MX_USB_DEVICE_Init+0x5c>)
 800c7f0:	0011      	movs	r1, r2
 800c7f2:	0018      	movs	r0, r3
 800c7f4:	f7fe fdbc 	bl	800b370 <USBD_CUSTOM_HID_RegisterInterface>
 800c7f8:	1e03      	subs	r3, r0, #0
 800c7fa:	d001      	beq.n	800c800 <MX_USB_DEVICE_Init+0x40>
  {
    Error_Handler();
 800c7fc:	f7f6 faf0 	bl	8002de0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c800:	4b06      	ldr	r3, [pc, #24]	@ (800c81c <MX_USB_DEVICE_Init+0x5c>)
 800c802:	0018      	movs	r0, r3
 800c804:	f7fe fe20 	bl	800b448 <USBD_Start>
 800c808:	1e03      	subs	r3, r0, #0
 800c80a:	d001      	beq.n	800c810 <MX_USB_DEVICE_Init+0x50>
  {
    Error_Handler();
 800c80c:	f7f6 fae8 	bl	8002de0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c810:	46c0      	nop			@ (mov r8, r8)
 800c812:	46bd      	mov	sp, r7
 800c814:	bd80      	pop	{r7, pc}
 800c816:	46c0      	nop			@ (mov r8, r8)
 800c818:	20000144 	.word	0x20000144
 800c81c:	20000690 	.word	0x20000690
 800c820:	20000010 	.word	0x20000010
 800c824:	20000134 	.word	0x20000134

0800c828 <CUSTOM_HID_Init_FS>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init_FS(void)
{
 800c828:	b580      	push	{r7, lr}
 800c82a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
	hUsbDevice_0 = &hUsbDeviceFS;	// Need for CUSTOM_HID_OutEvent_FS
 800c82c:	4b03      	ldr	r3, [pc, #12]	@ (800c83c <CUSTOM_HID_Init_FS+0x14>)
 800c82e:	4a04      	ldr	r2, [pc, #16]	@ (800c840 <CUSTOM_HID_Init_FS+0x18>)
 800c830:	601a      	str	r2, [r3, #0]
  return (USBD_OK);
 800c832:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c834:	0018      	movs	r0, r3
 800c836:	46bd      	mov	sp, r7
 800c838:	bd80      	pop	{r7, pc}
 800c83a:	46c0      	nop			@ (mov r8, r8)
 800c83c:	20000954 	.word	0x20000954
 800c840:	20000690 	.word	0x20000690

0800c844 <CUSTOM_HID_DeInit_FS>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit_FS(void)
{
 800c844:	b580      	push	{r7, lr}
 800c846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 800c848:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c84a:	0018      	movs	r0, r3
 800c84c:	46bd      	mov	sp, r7
 800c84e:	bd80      	pop	{r7, pc}

0800c850 <CUSTOM_HID_OutEvent_FS>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent_FS(uint8_t event_idx, uint8_t state)
{
 800c850:	b580      	push	{r7, lr}
 800c852:	b084      	sub	sp, #16
 800c854:	af00      	add	r7, sp, #0
 800c856:	0002      	movs	r2, r0
 800c858:	1dfb      	adds	r3, r7, #7
 800c85a:	701a      	strb	r2, [r3, #0]
 800c85c:	1dbb      	adds	r3, r7, #6
 800c85e:	1c0a      	adds	r2, r1, #0
 800c860:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN 6 */
	USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)hUsbDevice_0->pClassData;
 800c862:	4b13      	ldr	r3, [pc, #76]	@ (800c8b0 <CUSTOM_HID_OutEvent_FS+0x60>)
 800c864:	681a      	ldr	r2, [r3, #0]
 800c866:	23ae      	movs	r3, #174	@ 0xae
 800c868:	009b      	lsls	r3, r3, #2
 800c86a:	58d3      	ldr	r3, [r2, r3]
 800c86c:	60bb      	str	r3, [r7, #8]

	  for (uint8_t i = 0; i < ARRAY2ST+1; i++)
 800c86e:	230f      	movs	r3, #15
 800c870:	18fb      	adds	r3, r7, r3
 800c872:	2200      	movs	r2, #0
 800c874:	701a      	strb	r2, [r3, #0]
 800c876:	e00d      	b.n	800c894 <CUSTOM_HID_OutEvent_FS+0x44>
	  {
		  USB_RX_Buffer[i] = hhid->Report_buf[i]; // To read usb data from PC
 800c878:	200f      	movs	r0, #15
 800c87a:	183b      	adds	r3, r7, r0
 800c87c:	781a      	ldrb	r2, [r3, #0]
 800c87e:	183b      	adds	r3, r7, r0
 800c880:	781b      	ldrb	r3, [r3, #0]
 800c882:	68b9      	ldr	r1, [r7, #8]
 800c884:	5c89      	ldrb	r1, [r1, r2]
 800c886:	4a0b      	ldr	r2, [pc, #44]	@ (800c8b4 <CUSTOM_HID_OutEvent_FS+0x64>)
 800c888:	54d1      	strb	r1, [r2, r3]
	  for (uint8_t i = 0; i < ARRAY2ST+1; i++)
 800c88a:	183b      	adds	r3, r7, r0
 800c88c:	781a      	ldrb	r2, [r3, #0]
 800c88e:	183b      	adds	r3, r7, r0
 800c890:	3201      	adds	r2, #1
 800c892:	701a      	strb	r2, [r3, #0]
 800c894:	230f      	movs	r3, #15
 800c896:	18fb      	adds	r3, r7, r3
 800c898:	781b      	ldrb	r3, [r3, #0]
 800c89a:	2b01      	cmp	r3, #1
 800c89c:	d9ec      	bls.n	800c878 <CUSTOM_HID_OutEvent_FS+0x28>
	  }
	  USBDatainReady = SET;
 800c89e:	4b06      	ldr	r3, [pc, #24]	@ (800c8b8 <CUSTOM_HID_OutEvent_FS+0x68>)
 800c8a0:	2201      	movs	r2, #1
 800c8a2:	701a      	strb	r2, [r3, #0]
  return (USBD_OK);
 800c8a4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c8a6:	0018      	movs	r0, r3
 800c8a8:	46bd      	mov	sp, r7
 800c8aa:	b004      	add	sp, #16
 800c8ac:	bd80      	pop	{r7, pc}
 800c8ae:	46c0      	nop			@ (mov r8, r8)
 800c8b0:	20000954 	.word	0x20000954
 800c8b4:	200005e0 	.word	0x200005e0
 800c8b8:	20000683 	.word	0x20000683

0800c8bc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c8bc:	b580      	push	{r7, lr}
 800c8be:	b082      	sub	sp, #8
 800c8c0:	af00      	add	r7, sp, #0
 800c8c2:	0002      	movs	r2, r0
 800c8c4:	6039      	str	r1, [r7, #0]
 800c8c6:	1dfb      	adds	r3, r7, #7
 800c8c8:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c8ca:	683b      	ldr	r3, [r7, #0]
 800c8cc:	2212      	movs	r2, #18
 800c8ce:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c8d0:	4b02      	ldr	r3, [pc, #8]	@ (800c8dc <USBD_FS_DeviceDescriptor+0x20>)
}
 800c8d2:	0018      	movs	r0, r3
 800c8d4:	46bd      	mov	sp, r7
 800c8d6:	b002      	add	sp, #8
 800c8d8:	bd80      	pop	{r7, pc}
 800c8da:	46c0      	nop			@ (mov r8, r8)
 800c8dc:	20000160 	.word	0x20000160

0800c8e0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c8e0:	b580      	push	{r7, lr}
 800c8e2:	b082      	sub	sp, #8
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	0002      	movs	r2, r0
 800c8e8:	6039      	str	r1, [r7, #0]
 800c8ea:	1dfb      	adds	r3, r7, #7
 800c8ec:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c8ee:	683b      	ldr	r3, [r7, #0]
 800c8f0:	2204      	movs	r2, #4
 800c8f2:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c8f4:	4b02      	ldr	r3, [pc, #8]	@ (800c900 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c8f6:	0018      	movs	r0, r3
 800c8f8:	46bd      	mov	sp, r7
 800c8fa:	b002      	add	sp, #8
 800c8fc:	bd80      	pop	{r7, pc}
 800c8fe:	46c0      	nop			@ (mov r8, r8)
 800c900:	20000174 	.word	0x20000174

0800c904 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c904:	b580      	push	{r7, lr}
 800c906:	b082      	sub	sp, #8
 800c908:	af00      	add	r7, sp, #0
 800c90a:	0002      	movs	r2, r0
 800c90c:	6039      	str	r1, [r7, #0]
 800c90e:	1dfb      	adds	r3, r7, #7
 800c910:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 800c912:	1dfb      	adds	r3, r7, #7
 800c914:	781b      	ldrb	r3, [r3, #0]
 800c916:	2b00      	cmp	r3, #0
 800c918:	d106      	bne.n	800c928 <USBD_FS_ProductStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c91a:	683a      	ldr	r2, [r7, #0]
 800c91c:	4908      	ldr	r1, [pc, #32]	@ (800c940 <USBD_FS_ProductStrDescriptor+0x3c>)
 800c91e:	4b09      	ldr	r3, [pc, #36]	@ (800c944 <USBD_FS_ProductStrDescriptor+0x40>)
 800c920:	0018      	movs	r0, r3
 800c922:	f7ff fe4f 	bl	800c5c4 <USBD_GetString>
 800c926:	e005      	b.n	800c934 <USBD_FS_ProductStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c928:	683a      	ldr	r2, [r7, #0]
 800c92a:	4905      	ldr	r1, [pc, #20]	@ (800c940 <USBD_FS_ProductStrDescriptor+0x3c>)
 800c92c:	4b05      	ldr	r3, [pc, #20]	@ (800c944 <USBD_FS_ProductStrDescriptor+0x40>)
 800c92e:	0018      	movs	r0, r3
 800c930:	f7ff fe48 	bl	800c5c4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c934:	4b02      	ldr	r3, [pc, #8]	@ (800c940 <USBD_FS_ProductStrDescriptor+0x3c>)
}
 800c936:	0018      	movs	r0, r3
 800c938:	46bd      	mov	sp, r7
 800c93a:	b002      	add	sp, #8
 800c93c:	bd80      	pop	{r7, pc}
 800c93e:	46c0      	nop			@ (mov r8, r8)
 800c940:	20000958 	.word	0x20000958
 800c944:	08010518 	.word	0x08010518

0800c948 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c948:	b580      	push	{r7, lr}
 800c94a:	b082      	sub	sp, #8
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	0002      	movs	r2, r0
 800c950:	6039      	str	r1, [r7, #0]
 800c952:	1dfb      	adds	r3, r7, #7
 800c954:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c956:	683a      	ldr	r2, [r7, #0]
 800c958:	4904      	ldr	r1, [pc, #16]	@ (800c96c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c95a:	4b05      	ldr	r3, [pc, #20]	@ (800c970 <USBD_FS_ManufacturerStrDescriptor+0x28>)
 800c95c:	0018      	movs	r0, r3
 800c95e:	f7ff fe31 	bl	800c5c4 <USBD_GetString>
  return USBD_StrDesc;
 800c962:	4b02      	ldr	r3, [pc, #8]	@ (800c96c <USBD_FS_ManufacturerStrDescriptor+0x24>)
}
 800c964:	0018      	movs	r0, r3
 800c966:	46bd      	mov	sp, r7
 800c968:	b002      	add	sp, #8
 800c96a:	bd80      	pop	{r7, pc}
 800c96c:	20000958 	.word	0x20000958
 800c970:	08010538 	.word	0x08010538

0800c974 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c974:	b580      	push	{r7, lr}
 800c976:	b082      	sub	sp, #8
 800c978:	af00      	add	r7, sp, #0
 800c97a:	0002      	movs	r2, r0
 800c97c:	6039      	str	r1, [r7, #0]
 800c97e:	1dfb      	adds	r3, r7, #7
 800c980:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c982:	683b      	ldr	r3, [r7, #0]
 800c984:	221a      	movs	r2, #26
 800c986:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c988:	f000 f84c 	bl	800ca24 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c98c:	4b02      	ldr	r3, [pc, #8]	@ (800c998 <USBD_FS_SerialStrDescriptor+0x24>)
}
 800c98e:	0018      	movs	r0, r3
 800c990:	46bd      	mov	sp, r7
 800c992:	b002      	add	sp, #8
 800c994:	bd80      	pop	{r7, pc}
 800c996:	46c0      	nop			@ (mov r8, r8)
 800c998:	20000178 	.word	0x20000178

0800c99c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c99c:	b580      	push	{r7, lr}
 800c99e:	b082      	sub	sp, #8
 800c9a0:	af00      	add	r7, sp, #0
 800c9a2:	0002      	movs	r2, r0
 800c9a4:	6039      	str	r1, [r7, #0]
 800c9a6:	1dfb      	adds	r3, r7, #7
 800c9a8:	701a      	strb	r2, [r3, #0]
  if(speed == USBD_SPEED_HIGH)
 800c9aa:	1dfb      	adds	r3, r7, #7
 800c9ac:	781b      	ldrb	r3, [r3, #0]
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d106      	bne.n	800c9c0 <USBD_FS_ConfigStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c9b2:	683a      	ldr	r2, [r7, #0]
 800c9b4:	4908      	ldr	r1, [pc, #32]	@ (800c9d8 <USBD_FS_ConfigStrDescriptor+0x3c>)
 800c9b6:	4b09      	ldr	r3, [pc, #36]	@ (800c9dc <USBD_FS_ConfigStrDescriptor+0x40>)
 800c9b8:	0018      	movs	r0, r3
 800c9ba:	f7ff fe03 	bl	800c5c4 <USBD_GetString>
 800c9be:	e005      	b.n	800c9cc <USBD_FS_ConfigStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c9c0:	683a      	ldr	r2, [r7, #0]
 800c9c2:	4905      	ldr	r1, [pc, #20]	@ (800c9d8 <USBD_FS_ConfigStrDescriptor+0x3c>)
 800c9c4:	4b05      	ldr	r3, [pc, #20]	@ (800c9dc <USBD_FS_ConfigStrDescriptor+0x40>)
 800c9c6:	0018      	movs	r0, r3
 800c9c8:	f7ff fdfc 	bl	800c5c4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c9cc:	4b02      	ldr	r3, [pc, #8]	@ (800c9d8 <USBD_FS_ConfigStrDescriptor+0x3c>)
}
 800c9ce:	0018      	movs	r0, r3
 800c9d0:	46bd      	mov	sp, r7
 800c9d2:	b002      	add	sp, #8
 800c9d4:	bd80      	pop	{r7, pc}
 800c9d6:	46c0      	nop			@ (mov r8, r8)
 800c9d8:	20000958 	.word	0x20000958
 800c9dc:	0801054c 	.word	0x0801054c

0800c9e0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c9e0:	b580      	push	{r7, lr}
 800c9e2:	b082      	sub	sp, #8
 800c9e4:	af00      	add	r7, sp, #0
 800c9e6:	0002      	movs	r2, r0
 800c9e8:	6039      	str	r1, [r7, #0]
 800c9ea:	1dfb      	adds	r3, r7, #7
 800c9ec:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 800c9ee:	1dfb      	adds	r3, r7, #7
 800c9f0:	781b      	ldrb	r3, [r3, #0]
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d106      	bne.n	800ca04 <USBD_FS_InterfaceStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c9f6:	683a      	ldr	r2, [r7, #0]
 800c9f8:	4908      	ldr	r1, [pc, #32]	@ (800ca1c <USBD_FS_InterfaceStrDescriptor+0x3c>)
 800c9fa:	4b09      	ldr	r3, [pc, #36]	@ (800ca20 <USBD_FS_InterfaceStrDescriptor+0x40>)
 800c9fc:	0018      	movs	r0, r3
 800c9fe:	f7ff fde1 	bl	800c5c4 <USBD_GetString>
 800ca02:	e005      	b.n	800ca10 <USBD_FS_InterfaceStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ca04:	683a      	ldr	r2, [r7, #0]
 800ca06:	4905      	ldr	r1, [pc, #20]	@ (800ca1c <USBD_FS_InterfaceStrDescriptor+0x3c>)
 800ca08:	4b05      	ldr	r3, [pc, #20]	@ (800ca20 <USBD_FS_InterfaceStrDescriptor+0x40>)
 800ca0a:	0018      	movs	r0, r3
 800ca0c:	f7ff fdda 	bl	800c5c4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ca10:	4b02      	ldr	r3, [pc, #8]	@ (800ca1c <USBD_FS_InterfaceStrDescriptor+0x3c>)
}
 800ca12:	0018      	movs	r0, r3
 800ca14:	46bd      	mov	sp, r7
 800ca16:	b002      	add	sp, #8
 800ca18:	bd80      	pop	{r7, pc}
 800ca1a:	46c0      	nop			@ (mov r8, r8)
 800ca1c:	20000958 	.word	0x20000958
 800ca20:	08010560 	.word	0x08010560

0800ca24 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ca24:	b580      	push	{r7, lr}
 800ca26:	b084      	sub	sp, #16
 800ca28:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ca2a:	4b10      	ldr	r3, [pc, #64]	@ (800ca6c <Get_SerialNum+0x48>)
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ca30:	4b0f      	ldr	r3, [pc, #60]	@ (800ca70 <Get_SerialNum+0x4c>)
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ca36:	4b0f      	ldr	r3, [pc, #60]	@ (800ca74 <Get_SerialNum+0x50>)
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ca3c:	68fa      	ldr	r2, [r7, #12]
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	18d3      	adds	r3, r2, r3
 800ca42:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d00b      	beq.n	800ca62 <Get_SerialNum+0x3e>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ca4a:	490b      	ldr	r1, [pc, #44]	@ (800ca78 <Get_SerialNum+0x54>)
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	2208      	movs	r2, #8
 800ca50:	0018      	movs	r0, r3
 800ca52:	f000 f815 	bl	800ca80 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ca56:	4909      	ldr	r1, [pc, #36]	@ (800ca7c <Get_SerialNum+0x58>)
 800ca58:	68bb      	ldr	r3, [r7, #8]
 800ca5a:	2204      	movs	r2, #4
 800ca5c:	0018      	movs	r0, r3
 800ca5e:	f000 f80f 	bl	800ca80 <IntToUnicode>
  }
}
 800ca62:	46c0      	nop			@ (mov r8, r8)
 800ca64:	46bd      	mov	sp, r7
 800ca66:	b004      	add	sp, #16
 800ca68:	bd80      	pop	{r7, pc}
 800ca6a:	46c0      	nop			@ (mov r8, r8)
 800ca6c:	1ffff7ac 	.word	0x1ffff7ac
 800ca70:	1ffff7b0 	.word	0x1ffff7b0
 800ca74:	1ffff7b4 	.word	0x1ffff7b4
 800ca78:	2000017a 	.word	0x2000017a
 800ca7c:	2000018a 	.word	0x2000018a

0800ca80 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ca80:	b580      	push	{r7, lr}
 800ca82:	b086      	sub	sp, #24
 800ca84:	af00      	add	r7, sp, #0
 800ca86:	60f8      	str	r0, [r7, #12]
 800ca88:	60b9      	str	r1, [r7, #8]
 800ca8a:	1dfb      	adds	r3, r7, #7
 800ca8c:	701a      	strb	r2, [r3, #0]
  uint8_t idx = 0;
 800ca8e:	2117      	movs	r1, #23
 800ca90:	187b      	adds	r3, r7, r1
 800ca92:	2200      	movs	r2, #0
 800ca94:	701a      	strb	r2, [r3, #0]

  for (idx = 0; idx < len; idx++)
 800ca96:	187b      	adds	r3, r7, r1
 800ca98:	2200      	movs	r2, #0
 800ca9a:	701a      	strb	r2, [r3, #0]
 800ca9c:	e02f      	b.n	800cafe <IntToUnicode+0x7e>
  {
    if (((value >> 28)) < 0xA)
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	0f1b      	lsrs	r3, r3, #28
 800caa2:	2b09      	cmp	r3, #9
 800caa4:	d80d      	bhi.n	800cac2 <IntToUnicode+0x42>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	0f1b      	lsrs	r3, r3, #28
 800caaa:	b2da      	uxtb	r2, r3
 800caac:	2317      	movs	r3, #23
 800caae:	18fb      	adds	r3, r7, r3
 800cab0:	781b      	ldrb	r3, [r3, #0]
 800cab2:	005b      	lsls	r3, r3, #1
 800cab4:	0019      	movs	r1, r3
 800cab6:	68bb      	ldr	r3, [r7, #8]
 800cab8:	185b      	adds	r3, r3, r1
 800caba:	3230      	adds	r2, #48	@ 0x30
 800cabc:	b2d2      	uxtb	r2, r2
 800cabe:	701a      	strb	r2, [r3, #0]
 800cac0:	e00c      	b.n	800cadc <IntToUnicode+0x5c>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	0f1b      	lsrs	r3, r3, #28
 800cac6:	b2da      	uxtb	r2, r3
 800cac8:	2317      	movs	r3, #23
 800caca:	18fb      	adds	r3, r7, r3
 800cacc:	781b      	ldrb	r3, [r3, #0]
 800cace:	005b      	lsls	r3, r3, #1
 800cad0:	0019      	movs	r1, r3
 800cad2:	68bb      	ldr	r3, [r7, #8]
 800cad4:	185b      	adds	r3, r3, r1
 800cad6:	3237      	adds	r2, #55	@ 0x37
 800cad8:	b2d2      	uxtb	r2, r2
 800cada:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	011b      	lsls	r3, r3, #4
 800cae0:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800cae2:	2117      	movs	r1, #23
 800cae4:	187b      	adds	r3, r7, r1
 800cae6:	781b      	ldrb	r3, [r3, #0]
 800cae8:	005b      	lsls	r3, r3, #1
 800caea:	3301      	adds	r3, #1
 800caec:	68ba      	ldr	r2, [r7, #8]
 800caee:	18d3      	adds	r3, r2, r3
 800caf0:	2200      	movs	r2, #0
 800caf2:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800caf4:	187b      	adds	r3, r7, r1
 800caf6:	781a      	ldrb	r2, [r3, #0]
 800caf8:	187b      	adds	r3, r7, r1
 800cafa:	3201      	adds	r2, #1
 800cafc:	701a      	strb	r2, [r3, #0]
 800cafe:	2317      	movs	r3, #23
 800cb00:	18fa      	adds	r2, r7, r3
 800cb02:	1dfb      	adds	r3, r7, #7
 800cb04:	7812      	ldrb	r2, [r2, #0]
 800cb06:	781b      	ldrb	r3, [r3, #0]
 800cb08:	429a      	cmp	r2, r3
 800cb0a:	d3c8      	bcc.n	800ca9e <IntToUnicode+0x1e>
  }
}
 800cb0c:	46c0      	nop			@ (mov r8, r8)
 800cb0e:	46c0      	nop			@ (mov r8, r8)
 800cb10:	46bd      	mov	sp, r7
 800cb12:	b006      	add	sp, #24
 800cb14:	bd80      	pop	{r7, pc}
	...

0800cb18 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800cb18:	b580      	push	{r7, lr}
 800cb1a:	b084      	sub	sp, #16
 800cb1c:	af00      	add	r7, sp, #0
 800cb1e:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	4a0e      	ldr	r2, [pc, #56]	@ (800cb60 <HAL_PCD_MspInit+0x48>)
 800cb26:	4293      	cmp	r3, r2
 800cb28:	d115      	bne.n	800cb56 <HAL_PCD_MspInit+0x3e>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800cb2a:	4b0e      	ldr	r3, [pc, #56]	@ (800cb64 <HAL_PCD_MspInit+0x4c>)
 800cb2c:	69da      	ldr	r2, [r3, #28]
 800cb2e:	4b0d      	ldr	r3, [pc, #52]	@ (800cb64 <HAL_PCD_MspInit+0x4c>)
 800cb30:	2180      	movs	r1, #128	@ 0x80
 800cb32:	0409      	lsls	r1, r1, #16
 800cb34:	430a      	orrs	r2, r1
 800cb36:	61da      	str	r2, [r3, #28]
 800cb38:	4b0a      	ldr	r3, [pc, #40]	@ (800cb64 <HAL_PCD_MspInit+0x4c>)
 800cb3a:	69da      	ldr	r2, [r3, #28]
 800cb3c:	2380      	movs	r3, #128	@ 0x80
 800cb3e:	041b      	lsls	r3, r3, #16
 800cb40:	4013      	ands	r3, r2
 800cb42:	60fb      	str	r3, [r7, #12]
 800cb44:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 800cb46:	2200      	movs	r2, #0
 800cb48:	2100      	movs	r1, #0
 800cb4a:	201f      	movs	r0, #31
 800cb4c:	f7f7 fa74 	bl	8004038 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 800cb50:	201f      	movs	r0, #31
 800cb52:	f7f7 fa86 	bl	8004062 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800cb56:	46c0      	nop			@ (mov r8, r8)
 800cb58:	46bd      	mov	sp, r7
 800cb5a:	b004      	add	sp, #16
 800cb5c:	bd80      	pop	{r7, pc}
 800cb5e:	46c0      	nop			@ (mov r8, r8)
 800cb60:	40005c00 	.word	0x40005c00
 800cb64:	40021000 	.word	0x40021000

0800cb68 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cb68:	b580      	push	{r7, lr}
 800cb6a:	b082      	sub	sp, #8
 800cb6c:	af00      	add	r7, sp, #0
 800cb6e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800cb70:	687a      	ldr	r2, [r7, #4]
 800cb72:	23b6      	movs	r3, #182	@ 0xb6
 800cb74:	009b      	lsls	r3, r3, #2
 800cb76:	58d2      	ldr	r2, [r2, r3]
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	21a6      	movs	r1, #166	@ 0xa6
 800cb7c:	0089      	lsls	r1, r1, #2
 800cb7e:	468c      	mov	ip, r1
 800cb80:	4463      	add	r3, ip
 800cb82:	0019      	movs	r1, r3
 800cb84:	0010      	movs	r0, r2
 800cb86:	f7fe fcb3 	bl	800b4f0 <USBD_LL_SetupStage>
}
 800cb8a:	46c0      	nop			@ (mov r8, r8)
 800cb8c:	46bd      	mov	sp, r7
 800cb8e:	b002      	add	sp, #8
 800cb90:	bd80      	pop	{r7, pc}

0800cb92 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cb92:	b590      	push	{r4, r7, lr}
 800cb94:	b083      	sub	sp, #12
 800cb96:	af00      	add	r7, sp, #0
 800cb98:	6078      	str	r0, [r7, #4]
 800cb9a:	000a      	movs	r2, r1
 800cb9c:	1cfb      	adds	r3, r7, #3
 800cb9e:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800cba0:	687a      	ldr	r2, [r7, #4]
 800cba2:	23b6      	movs	r3, #182	@ 0xb6
 800cba4:	009b      	lsls	r3, r3, #2
 800cba6:	58d4      	ldr	r4, [r2, r3]
 800cba8:	1cfb      	adds	r3, r7, #3
 800cbaa:	781a      	ldrb	r2, [r3, #0]
 800cbac:	6878      	ldr	r0, [r7, #4]
 800cbae:	23b2      	movs	r3, #178	@ 0xb2
 800cbb0:	0059      	lsls	r1, r3, #1
 800cbb2:	0013      	movs	r3, r2
 800cbb4:	009b      	lsls	r3, r3, #2
 800cbb6:	189b      	adds	r3, r3, r2
 800cbb8:	00db      	lsls	r3, r3, #3
 800cbba:	18c3      	adds	r3, r0, r3
 800cbbc:	185b      	adds	r3, r3, r1
 800cbbe:	681a      	ldr	r2, [r3, #0]
 800cbc0:	1cfb      	adds	r3, r7, #3
 800cbc2:	781b      	ldrb	r3, [r3, #0]
 800cbc4:	0019      	movs	r1, r3
 800cbc6:	0020      	movs	r0, r4
 800cbc8:	f7fe fcf0 	bl	800b5ac <USBD_LL_DataOutStage>
}
 800cbcc:	46c0      	nop			@ (mov r8, r8)
 800cbce:	46bd      	mov	sp, r7
 800cbd0:	b003      	add	sp, #12
 800cbd2:	bd90      	pop	{r4, r7, pc}

0800cbd4 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cbd4:	b580      	push	{r7, lr}
 800cbd6:	b082      	sub	sp, #8
 800cbd8:	af00      	add	r7, sp, #0
 800cbda:	6078      	str	r0, [r7, #4]
 800cbdc:	000a      	movs	r2, r1
 800cbde:	1cfb      	adds	r3, r7, #3
 800cbe0:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800cbe2:	687a      	ldr	r2, [r7, #4]
 800cbe4:	23b6      	movs	r3, #182	@ 0xb6
 800cbe6:	009b      	lsls	r3, r3, #2
 800cbe8:	58d0      	ldr	r0, [r2, r3]
 800cbea:	1cfb      	adds	r3, r7, #3
 800cbec:	781a      	ldrb	r2, [r3, #0]
 800cbee:	6879      	ldr	r1, [r7, #4]
 800cbf0:	0013      	movs	r3, r2
 800cbf2:	009b      	lsls	r3, r3, #2
 800cbf4:	189b      	adds	r3, r3, r2
 800cbf6:	00db      	lsls	r3, r3, #3
 800cbf8:	18cb      	adds	r3, r1, r3
 800cbfa:	3324      	adds	r3, #36	@ 0x24
 800cbfc:	681a      	ldr	r2, [r3, #0]
 800cbfe:	1cfb      	adds	r3, r7, #3
 800cc00:	781b      	ldrb	r3, [r3, #0]
 800cc02:	0019      	movs	r1, r3
 800cc04:	f7fe fd54 	bl	800b6b0 <USBD_LL_DataInStage>
}
 800cc08:	46c0      	nop			@ (mov r8, r8)
 800cc0a:	46bd      	mov	sp, r7
 800cc0c:	b002      	add	sp, #8
 800cc0e:	bd80      	pop	{r7, pc}

0800cc10 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc10:	b580      	push	{r7, lr}
 800cc12:	b082      	sub	sp, #8
 800cc14:	af00      	add	r7, sp, #0
 800cc16:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800cc18:	687a      	ldr	r2, [r7, #4]
 800cc1a:	23b6      	movs	r3, #182	@ 0xb6
 800cc1c:	009b      	lsls	r3, r3, #2
 800cc1e:	58d3      	ldr	r3, [r2, r3]
 800cc20:	0018      	movs	r0, r3
 800cc22:	f7fe fe8b 	bl	800b93c <USBD_LL_SOF>
}
 800cc26:	46c0      	nop			@ (mov r8, r8)
 800cc28:	46bd      	mov	sp, r7
 800cc2a:	b002      	add	sp, #8
 800cc2c:	bd80      	pop	{r7, pc}

0800cc2e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc2e:	b580      	push	{r7, lr}
 800cc30:	b084      	sub	sp, #16
 800cc32:	af00      	add	r7, sp, #0
 800cc34:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800cc36:	230f      	movs	r3, #15
 800cc38:	18fb      	adds	r3, r7, r3
 800cc3a:	2201      	movs	r2, #1
 800cc3c:	701a      	strb	r2, [r3, #0]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	795b      	ldrb	r3, [r3, #5]
 800cc42:	2b02      	cmp	r3, #2
 800cc44:	d001      	beq.n	800cc4a <HAL_PCD_ResetCallback+0x1c>
  {
    Error_Handler();
 800cc46:	f7f6 f8cb 	bl	8002de0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800cc4a:	687a      	ldr	r2, [r7, #4]
 800cc4c:	23b6      	movs	r3, #182	@ 0xb6
 800cc4e:	009b      	lsls	r3, r3, #2
 800cc50:	58d2      	ldr	r2, [r2, r3]
 800cc52:	230f      	movs	r3, #15
 800cc54:	18fb      	adds	r3, r7, r3
 800cc56:	781b      	ldrb	r3, [r3, #0]
 800cc58:	0019      	movs	r1, r3
 800cc5a:	0010      	movs	r0, r2
 800cc5c:	f7fe fe2d 	bl	800b8ba <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800cc60:	687a      	ldr	r2, [r7, #4]
 800cc62:	23b6      	movs	r3, #182	@ 0xb6
 800cc64:	009b      	lsls	r3, r3, #2
 800cc66:	58d3      	ldr	r3, [r2, r3]
 800cc68:	0018      	movs	r0, r3
 800cc6a:	f7fe fdde 	bl	800b82a <USBD_LL_Reset>
}
 800cc6e:	46c0      	nop			@ (mov r8, r8)
 800cc70:	46bd      	mov	sp, r7
 800cc72:	b004      	add	sp, #16
 800cc74:	bd80      	pop	{r7, pc}
	...

0800cc78 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc78:	b580      	push	{r7, lr}
 800cc7a:	b082      	sub	sp, #8
 800cc7c:	af00      	add	r7, sp, #0
 800cc7e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800cc80:	687a      	ldr	r2, [r7, #4]
 800cc82:	23b6      	movs	r3, #182	@ 0xb6
 800cc84:	009b      	lsls	r3, r3, #2
 800cc86:	58d3      	ldr	r3, [r2, r3]
 800cc88:	0018      	movs	r0, r3
 800cc8a:	f7fe fe27 	bl	800b8dc <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	7a5b      	ldrb	r3, [r3, #9]
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d005      	beq.n	800cca2 <HAL_PCD_SuspendCallback+0x2a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cc96:	4b05      	ldr	r3, [pc, #20]	@ (800ccac <HAL_PCD_SuspendCallback+0x34>)
 800cc98:	691a      	ldr	r2, [r3, #16]
 800cc9a:	4b04      	ldr	r3, [pc, #16]	@ (800ccac <HAL_PCD_SuspendCallback+0x34>)
 800cc9c:	2106      	movs	r1, #6
 800cc9e:	430a      	orrs	r2, r1
 800cca0:	611a      	str	r2, [r3, #16]
  }
  /* USER CODE END 2 */
}
 800cca2:	46c0      	nop			@ (mov r8, r8)
 800cca4:	46bd      	mov	sp, r7
 800cca6:	b002      	add	sp, #8
 800cca8:	bd80      	pop	{r7, pc}
 800ccaa:	46c0      	nop			@ (mov r8, r8)
 800ccac:	e000ed00 	.word	0xe000ed00

0800ccb0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ccb0:	b580      	push	{r7, lr}
 800ccb2:	b082      	sub	sp, #8
 800ccb4:	af00      	add	r7, sp, #0
 800ccb6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	7a5b      	ldrb	r3, [r3, #9]
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d007      	beq.n	800ccd0 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ccc0:	4b09      	ldr	r3, [pc, #36]	@ (800cce8 <HAL_PCD_ResumeCallback+0x38>)
 800ccc2:	691a      	ldr	r2, [r3, #16]
 800ccc4:	4b08      	ldr	r3, [pc, #32]	@ (800cce8 <HAL_PCD_ResumeCallback+0x38>)
 800ccc6:	2106      	movs	r1, #6
 800ccc8:	438a      	bics	r2, r1
 800ccca:	611a      	str	r2, [r3, #16]
    SystemClockConfig_Resume();
 800cccc:	f000 fa20 	bl	800d110 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ccd0:	687a      	ldr	r2, [r7, #4]
 800ccd2:	23b6      	movs	r3, #182	@ 0xb6
 800ccd4:	009b      	lsls	r3, r3, #2
 800ccd6:	58d3      	ldr	r3, [r2, r3]
 800ccd8:	0018      	movs	r0, r3
 800ccda:	f7fe fe17 	bl	800b90c <USBD_LL_Resume>
}
 800ccde:	46c0      	nop			@ (mov r8, r8)
 800cce0:	46bd      	mov	sp, r7
 800cce2:	b002      	add	sp, #8
 800cce4:	bd80      	pop	{r7, pc}
 800cce6:	46c0      	nop			@ (mov r8, r8)
 800cce8:	e000ed00 	.word	0xe000ed00

0800ccec <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ccec:	b580      	push	{r7, lr}
 800ccee:	b082      	sub	sp, #8
 800ccf0:	af00      	add	r7, sp, #0
 800ccf2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800ccf4:	4a27      	ldr	r2, [pc, #156]	@ (800cd94 <USBD_LL_Init+0xa8>)
 800ccf6:	23b6      	movs	r3, #182	@ 0xb6
 800ccf8:	009b      	lsls	r3, r3, #2
 800ccfa:	6879      	ldr	r1, [r7, #4]
 800ccfc:	50d1      	str	r1, [r2, r3]
  pdev->pData = &hpcd_USB_FS;
 800ccfe:	687a      	ldr	r2, [r7, #4]
 800cd00:	23b0      	movs	r3, #176	@ 0xb0
 800cd02:	009b      	lsls	r3, r3, #2
 800cd04:	4923      	ldr	r1, [pc, #140]	@ (800cd94 <USBD_LL_Init+0xa8>)
 800cd06:	50d1      	str	r1, [r2, r3]

  hpcd_USB_FS.Instance = USB;
 800cd08:	4b22      	ldr	r3, [pc, #136]	@ (800cd94 <USBD_LL_Init+0xa8>)
 800cd0a:	4a23      	ldr	r2, [pc, #140]	@ (800cd98 <USBD_LL_Init+0xac>)
 800cd0c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800cd0e:	4b21      	ldr	r3, [pc, #132]	@ (800cd94 <USBD_LL_Init+0xa8>)
 800cd10:	2208      	movs	r2, #8
 800cd12:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800cd14:	4b1f      	ldr	r3, [pc, #124]	@ (800cd94 <USBD_LL_Init+0xa8>)
 800cd16:	2202      	movs	r2, #2
 800cd18:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800cd1a:	4b1e      	ldr	r3, [pc, #120]	@ (800cd94 <USBD_LL_Init+0xa8>)
 800cd1c:	2202      	movs	r2, #2
 800cd1e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800cd20:	4b1c      	ldr	r3, [pc, #112]	@ (800cd94 <USBD_LL_Init+0xa8>)
 800cd22:	2200      	movs	r2, #0
 800cd24:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800cd26:	4b1b      	ldr	r3, [pc, #108]	@ (800cd94 <USBD_LL_Init+0xa8>)
 800cd28:	2200      	movs	r2, #0
 800cd2a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800cd2c:	4b19      	ldr	r3, [pc, #100]	@ (800cd94 <USBD_LL_Init+0xa8>)
 800cd2e:	2200      	movs	r2, #0
 800cd30:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800cd32:	4b18      	ldr	r3, [pc, #96]	@ (800cd94 <USBD_LL_Init+0xa8>)
 800cd34:	0018      	movs	r0, r3
 800cd36:	f7f7 fd41 	bl	80047bc <HAL_PCD_Init>
 800cd3a:	1e03      	subs	r3, r0, #0
 800cd3c:	d001      	beq.n	800cd42 <USBD_LL_Init+0x56>
  {
    Error_Handler( );
 800cd3e:	f7f6 f84f 	bl	8002de0 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800cd42:	687a      	ldr	r2, [r7, #4]
 800cd44:	23b0      	movs	r3, #176	@ 0xb0
 800cd46:	009b      	lsls	r3, r3, #2
 800cd48:	58d0      	ldr	r0, [r2, r3]
 800cd4a:	2318      	movs	r3, #24
 800cd4c:	2200      	movs	r2, #0
 800cd4e:	2100      	movs	r1, #0
 800cd50:	f7f9 fada 	bl	8006308 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800cd54:	687a      	ldr	r2, [r7, #4]
 800cd56:	23b0      	movs	r3, #176	@ 0xb0
 800cd58:	009b      	lsls	r3, r3, #2
 800cd5a:	58d0      	ldr	r0, [r2, r3]
 800cd5c:	2358      	movs	r3, #88	@ 0x58
 800cd5e:	2200      	movs	r2, #0
 800cd60:	2180      	movs	r1, #128	@ 0x80
 800cd62:	f7f9 fad1 	bl	8006308 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CUSTOM_HID */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPIN_ADDR , PCD_SNG_BUF, 0x98);
 800cd66:	687a      	ldr	r2, [r7, #4]
 800cd68:	23b0      	movs	r3, #176	@ 0xb0
 800cd6a:	009b      	lsls	r3, r3, #2
 800cd6c:	58d0      	ldr	r0, [r2, r3]
 800cd6e:	2398      	movs	r3, #152	@ 0x98
 800cd70:	2200      	movs	r2, #0
 800cd72:	2181      	movs	r1, #129	@ 0x81
 800cd74:	f7f9 fac8 	bl	8006308 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPOUT_ADDR , PCD_SNG_BUF, 0xD8);
 800cd78:	687a      	ldr	r2, [r7, #4]
 800cd7a:	23b0      	movs	r3, #176	@ 0xb0
 800cd7c:	009b      	lsls	r3, r3, #2
 800cd7e:	58d0      	ldr	r0, [r2, r3]
 800cd80:	23d8      	movs	r3, #216	@ 0xd8
 800cd82:	2200      	movs	r2, #0
 800cd84:	2101      	movs	r1, #1
 800cd86:	f7f9 fabf 	bl	8006308 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CUSTOM_HID */
  return USBD_OK;
 800cd8a:	2300      	movs	r3, #0
}
 800cd8c:	0018      	movs	r0, r3
 800cd8e:	46bd      	mov	sp, r7
 800cd90:	b002      	add	sp, #8
 800cd92:	bd80      	pop	{r7, pc}
 800cd94:	20000b58 	.word	0x20000b58
 800cd98:	40005c00 	.word	0x40005c00

0800cd9c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800cd9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cd9e:	b085      	sub	sp, #20
 800cda0:	af00      	add	r7, sp, #0
 800cda2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cda4:	210f      	movs	r1, #15
 800cda6:	187b      	adds	r3, r7, r1
 800cda8:	2200      	movs	r2, #0
 800cdaa:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cdac:	260e      	movs	r6, #14
 800cdae:	19bb      	adds	r3, r7, r6
 800cdb0:	2200      	movs	r2, #0
 800cdb2:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_Start(pdev->pData);
 800cdb4:	687a      	ldr	r2, [r7, #4]
 800cdb6:	23b0      	movs	r3, #176	@ 0xb0
 800cdb8:	009b      	lsls	r3, r3, #2
 800cdba:	58d3      	ldr	r3, [r2, r3]
 800cdbc:	000d      	movs	r5, r1
 800cdbe:	187c      	adds	r4, r7, r1
 800cdc0:	0018      	movs	r0, r3
 800cdc2:	f7f7 fdef 	bl	80049a4 <HAL_PCD_Start>
 800cdc6:	0003      	movs	r3, r0
 800cdc8:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cdca:	19bc      	adds	r4, r7, r6
 800cdcc:	197b      	adds	r3, r7, r5
 800cdce:	781b      	ldrb	r3, [r3, #0]
 800cdd0:	0018      	movs	r0, r3
 800cdd2:	f000 f9a4 	bl	800d11e <USBD_Get_USB_Status>
 800cdd6:	0003      	movs	r3, r0
 800cdd8:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800cdda:	19bb      	adds	r3, r7, r6
 800cddc:	781b      	ldrb	r3, [r3, #0]
}
 800cdde:	0018      	movs	r0, r3
 800cde0:	46bd      	mov	sp, r7
 800cde2:	b005      	add	sp, #20
 800cde4:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cde6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800cde6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cde8:	b085      	sub	sp, #20
 800cdea:	af00      	add	r7, sp, #0
 800cdec:	6078      	str	r0, [r7, #4]
 800cdee:	000c      	movs	r4, r1
 800cdf0:	0010      	movs	r0, r2
 800cdf2:	0019      	movs	r1, r3
 800cdf4:	1cfb      	adds	r3, r7, #3
 800cdf6:	1c22      	adds	r2, r4, #0
 800cdf8:	701a      	strb	r2, [r3, #0]
 800cdfa:	1cbb      	adds	r3, r7, #2
 800cdfc:	1c02      	adds	r2, r0, #0
 800cdfe:	701a      	strb	r2, [r3, #0]
 800ce00:	003b      	movs	r3, r7
 800ce02:	1c0a      	adds	r2, r1, #0
 800ce04:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ce06:	260f      	movs	r6, #15
 800ce08:	19bb      	adds	r3, r7, r6
 800ce0a:	2200      	movs	r2, #0
 800ce0c:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ce0e:	250e      	movs	r5, #14
 800ce10:	197b      	adds	r3, r7, r5
 800ce12:	2200      	movs	r2, #0
 800ce14:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ce16:	687a      	ldr	r2, [r7, #4]
 800ce18:	23b0      	movs	r3, #176	@ 0xb0
 800ce1a:	009b      	lsls	r3, r3, #2
 800ce1c:	58d0      	ldr	r0, [r2, r3]
 800ce1e:	19bc      	adds	r4, r7, r6
 800ce20:	1cbb      	adds	r3, r7, #2
 800ce22:	781d      	ldrb	r5, [r3, #0]
 800ce24:	003b      	movs	r3, r7
 800ce26:	881a      	ldrh	r2, [r3, #0]
 800ce28:	1cfb      	adds	r3, r7, #3
 800ce2a:	7819      	ldrb	r1, [r3, #0]
 800ce2c:	002b      	movs	r3, r5
 800ce2e:	f7f7 ff4d 	bl	8004ccc <HAL_PCD_EP_Open>
 800ce32:	0003      	movs	r3, r0
 800ce34:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ce36:	250e      	movs	r5, #14
 800ce38:	197c      	adds	r4, r7, r5
 800ce3a:	19bb      	adds	r3, r7, r6
 800ce3c:	781b      	ldrb	r3, [r3, #0]
 800ce3e:	0018      	movs	r0, r3
 800ce40:	f000 f96d 	bl	800d11e <USBD_Get_USB_Status>
 800ce44:	0003      	movs	r3, r0
 800ce46:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800ce48:	197b      	adds	r3, r7, r5
 800ce4a:	781b      	ldrb	r3, [r3, #0]
}
 800ce4c:	0018      	movs	r0, r3
 800ce4e:	46bd      	mov	sp, r7
 800ce50:	b005      	add	sp, #20
 800ce52:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ce54 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ce54:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ce56:	b085      	sub	sp, #20
 800ce58:	af00      	add	r7, sp, #0
 800ce5a:	6078      	str	r0, [r7, #4]
 800ce5c:	000a      	movs	r2, r1
 800ce5e:	1cfb      	adds	r3, r7, #3
 800ce60:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ce62:	210f      	movs	r1, #15
 800ce64:	187b      	adds	r3, r7, r1
 800ce66:	2200      	movs	r2, #0
 800ce68:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ce6a:	260e      	movs	r6, #14
 800ce6c:	19bb      	adds	r3, r7, r6
 800ce6e:	2200      	movs	r2, #0
 800ce70:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ce72:	687a      	ldr	r2, [r7, #4]
 800ce74:	23b0      	movs	r3, #176	@ 0xb0
 800ce76:	009b      	lsls	r3, r3, #2
 800ce78:	58d2      	ldr	r2, [r2, r3]
 800ce7a:	000d      	movs	r5, r1
 800ce7c:	187c      	adds	r4, r7, r1
 800ce7e:	1cfb      	adds	r3, r7, #3
 800ce80:	781b      	ldrb	r3, [r3, #0]
 800ce82:	0019      	movs	r1, r3
 800ce84:	0010      	movs	r0, r2
 800ce86:	f7f7 ff90 	bl	8004daa <HAL_PCD_EP_Close>
 800ce8a:	0003      	movs	r3, r0
 800ce8c:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ce8e:	19bc      	adds	r4, r7, r6
 800ce90:	197b      	adds	r3, r7, r5
 800ce92:	781b      	ldrb	r3, [r3, #0]
 800ce94:	0018      	movs	r0, r3
 800ce96:	f000 f942 	bl	800d11e <USBD_Get_USB_Status>
 800ce9a:	0003      	movs	r3, r0
 800ce9c:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800ce9e:	19bb      	adds	r3, r7, r6
 800cea0:	781b      	ldrb	r3, [r3, #0]
}
 800cea2:	0018      	movs	r0, r3
 800cea4:	46bd      	mov	sp, r7
 800cea6:	b005      	add	sp, #20
 800cea8:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ceaa <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ceaa:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ceac:	b085      	sub	sp, #20
 800ceae:	af00      	add	r7, sp, #0
 800ceb0:	6078      	str	r0, [r7, #4]
 800ceb2:	000a      	movs	r2, r1
 800ceb4:	1cfb      	adds	r3, r7, #3
 800ceb6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ceb8:	210f      	movs	r1, #15
 800ceba:	187b      	adds	r3, r7, r1
 800cebc:	2200      	movs	r2, #0
 800cebe:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cec0:	260e      	movs	r6, #14
 800cec2:	19bb      	adds	r3, r7, r6
 800cec4:	2200      	movs	r2, #0
 800cec6:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800cec8:	687a      	ldr	r2, [r7, #4]
 800ceca:	23b0      	movs	r3, #176	@ 0xb0
 800cecc:	009b      	lsls	r3, r3, #2
 800cece:	58d2      	ldr	r2, [r2, r3]
 800ced0:	000d      	movs	r5, r1
 800ced2:	187c      	adds	r4, r7, r1
 800ced4:	1cfb      	adds	r3, r7, #3
 800ced6:	781b      	ldrb	r3, [r3, #0]
 800ced8:	0019      	movs	r1, r3
 800ceda:	0010      	movs	r0, r2
 800cedc:	f7f8 f829 	bl	8004f32 <HAL_PCD_EP_SetStall>
 800cee0:	0003      	movs	r3, r0
 800cee2:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cee4:	19bc      	adds	r4, r7, r6
 800cee6:	197b      	adds	r3, r7, r5
 800cee8:	781b      	ldrb	r3, [r3, #0]
 800ceea:	0018      	movs	r0, r3
 800ceec:	f000 f917 	bl	800d11e <USBD_Get_USB_Status>
 800cef0:	0003      	movs	r3, r0
 800cef2:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800cef4:	19bb      	adds	r3, r7, r6
 800cef6:	781b      	ldrb	r3, [r3, #0]
}
 800cef8:	0018      	movs	r0, r3
 800cefa:	46bd      	mov	sp, r7
 800cefc:	b005      	add	sp, #20
 800cefe:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cf00 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cf00:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cf02:	b085      	sub	sp, #20
 800cf04:	af00      	add	r7, sp, #0
 800cf06:	6078      	str	r0, [r7, #4]
 800cf08:	000a      	movs	r2, r1
 800cf0a:	1cfb      	adds	r3, r7, #3
 800cf0c:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cf0e:	210f      	movs	r1, #15
 800cf10:	187b      	adds	r3, r7, r1
 800cf12:	2200      	movs	r2, #0
 800cf14:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cf16:	260e      	movs	r6, #14
 800cf18:	19bb      	adds	r3, r7, r6
 800cf1a:	2200      	movs	r2, #0
 800cf1c:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800cf1e:	687a      	ldr	r2, [r7, #4]
 800cf20:	23b0      	movs	r3, #176	@ 0xb0
 800cf22:	009b      	lsls	r3, r3, #2
 800cf24:	58d2      	ldr	r2, [r2, r3]
 800cf26:	000d      	movs	r5, r1
 800cf28:	187c      	adds	r4, r7, r1
 800cf2a:	1cfb      	adds	r3, r7, #3
 800cf2c:	781b      	ldrb	r3, [r3, #0]
 800cf2e:	0019      	movs	r1, r3
 800cf30:	0010      	movs	r0, r2
 800cf32:	f7f8 f85a 	bl	8004fea <HAL_PCD_EP_ClrStall>
 800cf36:	0003      	movs	r3, r0
 800cf38:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cf3a:	19bc      	adds	r4, r7, r6
 800cf3c:	197b      	adds	r3, r7, r5
 800cf3e:	781b      	ldrb	r3, [r3, #0]
 800cf40:	0018      	movs	r0, r3
 800cf42:	f000 f8ec 	bl	800d11e <USBD_Get_USB_Status>
 800cf46:	0003      	movs	r3, r0
 800cf48:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800cf4a:	19bb      	adds	r3, r7, r6
 800cf4c:	781b      	ldrb	r3, [r3, #0]
}
 800cf4e:	0018      	movs	r0, r3
 800cf50:	46bd      	mov	sp, r7
 800cf52:	b005      	add	sp, #20
 800cf54:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cf56 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cf56:	b580      	push	{r7, lr}
 800cf58:	b084      	sub	sp, #16
 800cf5a:	af00      	add	r7, sp, #0
 800cf5c:	6078      	str	r0, [r7, #4]
 800cf5e:	000a      	movs	r2, r1
 800cf60:	1cfb      	adds	r3, r7, #3
 800cf62:	701a      	strb	r2, [r3, #0]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800cf64:	687a      	ldr	r2, [r7, #4]
 800cf66:	23b0      	movs	r3, #176	@ 0xb0
 800cf68:	009b      	lsls	r3, r3, #2
 800cf6a:	58d3      	ldr	r3, [r2, r3]
 800cf6c:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800cf6e:	1cfb      	adds	r3, r7, #3
 800cf70:	781b      	ldrb	r3, [r3, #0]
 800cf72:	b25b      	sxtb	r3, r3
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	da0c      	bge.n	800cf92 <USBD_LL_IsStallEP+0x3c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800cf78:	1cfb      	adds	r3, r7, #3
 800cf7a:	781b      	ldrb	r3, [r3, #0]
 800cf7c:	227f      	movs	r2, #127	@ 0x7f
 800cf7e:	401a      	ands	r2, r3
 800cf80:	68f9      	ldr	r1, [r7, #12]
 800cf82:	0013      	movs	r3, r2
 800cf84:	009b      	lsls	r3, r3, #2
 800cf86:	189b      	adds	r3, r3, r2
 800cf88:	00db      	lsls	r3, r3, #3
 800cf8a:	18cb      	adds	r3, r1, r3
 800cf8c:	3312      	adds	r3, #18
 800cf8e:	781b      	ldrb	r3, [r3, #0]
 800cf90:	e00d      	b.n	800cfae <USBD_LL_IsStallEP+0x58>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800cf92:	1cfb      	adds	r3, r7, #3
 800cf94:	781b      	ldrb	r3, [r3, #0]
 800cf96:	227f      	movs	r2, #127	@ 0x7f
 800cf98:	401a      	ands	r2, r3
 800cf9a:	68f8      	ldr	r0, [r7, #12]
 800cf9c:	23a9      	movs	r3, #169	@ 0xa9
 800cf9e:	0059      	lsls	r1, r3, #1
 800cfa0:	0013      	movs	r3, r2
 800cfa2:	009b      	lsls	r3, r3, #2
 800cfa4:	189b      	adds	r3, r3, r2
 800cfa6:	00db      	lsls	r3, r3, #3
 800cfa8:	18c3      	adds	r3, r0, r3
 800cfaa:	185b      	adds	r3, r3, r1
 800cfac:	781b      	ldrb	r3, [r3, #0]
  }
}
 800cfae:	0018      	movs	r0, r3
 800cfb0:	46bd      	mov	sp, r7
 800cfb2:	b004      	add	sp, #16
 800cfb4:	bd80      	pop	{r7, pc}

0800cfb6 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800cfb6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cfb8:	b085      	sub	sp, #20
 800cfba:	af00      	add	r7, sp, #0
 800cfbc:	6078      	str	r0, [r7, #4]
 800cfbe:	000a      	movs	r2, r1
 800cfc0:	1cfb      	adds	r3, r7, #3
 800cfc2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cfc4:	210f      	movs	r1, #15
 800cfc6:	187b      	adds	r3, r7, r1
 800cfc8:	2200      	movs	r2, #0
 800cfca:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cfcc:	260e      	movs	r6, #14
 800cfce:	19bb      	adds	r3, r7, r6
 800cfd0:	2200      	movs	r2, #0
 800cfd2:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800cfd4:	687a      	ldr	r2, [r7, #4]
 800cfd6:	23b0      	movs	r3, #176	@ 0xb0
 800cfd8:	009b      	lsls	r3, r3, #2
 800cfda:	58d2      	ldr	r2, [r2, r3]
 800cfdc:	000d      	movs	r5, r1
 800cfde:	187c      	adds	r4, r7, r1
 800cfe0:	1cfb      	adds	r3, r7, #3
 800cfe2:	781b      	ldrb	r3, [r3, #0]
 800cfe4:	0019      	movs	r1, r3
 800cfe6:	0010      	movs	r0, r2
 800cfe8:	f7f7 fe46 	bl	8004c78 <HAL_PCD_SetAddress>
 800cfec:	0003      	movs	r3, r0
 800cfee:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cff0:	19bc      	adds	r4, r7, r6
 800cff2:	197b      	adds	r3, r7, r5
 800cff4:	781b      	ldrb	r3, [r3, #0]
 800cff6:	0018      	movs	r0, r3
 800cff8:	f000 f891 	bl	800d11e <USBD_Get_USB_Status>
 800cffc:	0003      	movs	r3, r0
 800cffe:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800d000:	19bb      	adds	r3, r7, r6
 800d002:	781b      	ldrb	r3, [r3, #0]
}
 800d004:	0018      	movs	r0, r3
 800d006:	46bd      	mov	sp, r7
 800d008:	b005      	add	sp, #20
 800d00a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d00c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800d00c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d00e:	b087      	sub	sp, #28
 800d010:	af00      	add	r7, sp, #0
 800d012:	60f8      	str	r0, [r7, #12]
 800d014:	0008      	movs	r0, r1
 800d016:	607a      	str	r2, [r7, #4]
 800d018:	0019      	movs	r1, r3
 800d01a:	230b      	movs	r3, #11
 800d01c:	18fb      	adds	r3, r7, r3
 800d01e:	1c02      	adds	r2, r0, #0
 800d020:	701a      	strb	r2, [r3, #0]
 800d022:	2408      	movs	r4, #8
 800d024:	193b      	adds	r3, r7, r4
 800d026:	1c0a      	adds	r2, r1, #0
 800d028:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d02a:	2117      	movs	r1, #23
 800d02c:	187b      	adds	r3, r7, r1
 800d02e:	2200      	movs	r2, #0
 800d030:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d032:	2516      	movs	r5, #22
 800d034:	197b      	adds	r3, r7, r5
 800d036:	2200      	movs	r2, #0
 800d038:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d03a:	68fa      	ldr	r2, [r7, #12]
 800d03c:	23b0      	movs	r3, #176	@ 0xb0
 800d03e:	009b      	lsls	r3, r3, #2
 800d040:	58d0      	ldr	r0, [r2, r3]
 800d042:	193b      	adds	r3, r7, r4
 800d044:	881d      	ldrh	r5, [r3, #0]
 800d046:	000e      	movs	r6, r1
 800d048:	187c      	adds	r4, r7, r1
 800d04a:	687a      	ldr	r2, [r7, #4]
 800d04c:	230b      	movs	r3, #11
 800d04e:	18fb      	adds	r3, r7, r3
 800d050:	7819      	ldrb	r1, [r3, #0]
 800d052:	002b      	movs	r3, r5
 800d054:	f7f7 ff31 	bl	8004eba <HAL_PCD_EP_Transmit>
 800d058:	0003      	movs	r3, r0
 800d05a:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d05c:	2516      	movs	r5, #22
 800d05e:	197c      	adds	r4, r7, r5
 800d060:	19bb      	adds	r3, r7, r6
 800d062:	781b      	ldrb	r3, [r3, #0]
 800d064:	0018      	movs	r0, r3
 800d066:	f000 f85a 	bl	800d11e <USBD_Get_USB_Status>
 800d06a:	0003      	movs	r3, r0
 800d06c:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800d06e:	197b      	adds	r3, r7, r5
 800d070:	781b      	ldrb	r3, [r3, #0]
}
 800d072:	0018      	movs	r0, r3
 800d074:	46bd      	mov	sp, r7
 800d076:	b007      	add	sp, #28
 800d078:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d07a <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800d07a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d07c:	b087      	sub	sp, #28
 800d07e:	af00      	add	r7, sp, #0
 800d080:	60f8      	str	r0, [r7, #12]
 800d082:	0008      	movs	r0, r1
 800d084:	607a      	str	r2, [r7, #4]
 800d086:	0019      	movs	r1, r3
 800d088:	230b      	movs	r3, #11
 800d08a:	18fb      	adds	r3, r7, r3
 800d08c:	1c02      	adds	r2, r0, #0
 800d08e:	701a      	strb	r2, [r3, #0]
 800d090:	2408      	movs	r4, #8
 800d092:	193b      	adds	r3, r7, r4
 800d094:	1c0a      	adds	r2, r1, #0
 800d096:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d098:	2117      	movs	r1, #23
 800d09a:	187b      	adds	r3, r7, r1
 800d09c:	2200      	movs	r2, #0
 800d09e:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d0a0:	2516      	movs	r5, #22
 800d0a2:	197b      	adds	r3, r7, r5
 800d0a4:	2200      	movs	r2, #0
 800d0a6:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d0a8:	68fa      	ldr	r2, [r7, #12]
 800d0aa:	23b0      	movs	r3, #176	@ 0xb0
 800d0ac:	009b      	lsls	r3, r3, #2
 800d0ae:	58d0      	ldr	r0, [r2, r3]
 800d0b0:	193b      	adds	r3, r7, r4
 800d0b2:	881d      	ldrh	r5, [r3, #0]
 800d0b4:	000e      	movs	r6, r1
 800d0b6:	187c      	adds	r4, r7, r1
 800d0b8:	687a      	ldr	r2, [r7, #4]
 800d0ba:	230b      	movs	r3, #11
 800d0bc:	18fb      	adds	r3, r7, r3
 800d0be:	7819      	ldrb	r1, [r3, #0]
 800d0c0:	002b      	movs	r3, r5
 800d0c2:	f7f7 fec3 	bl	8004e4c <HAL_PCD_EP_Receive>
 800d0c6:	0003      	movs	r3, r0
 800d0c8:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d0ca:	2516      	movs	r5, #22
 800d0cc:	197c      	adds	r4, r7, r5
 800d0ce:	19bb      	adds	r3, r7, r6
 800d0d0:	781b      	ldrb	r3, [r3, #0]
 800d0d2:	0018      	movs	r0, r3
 800d0d4:	f000 f823 	bl	800d11e <USBD_Get_USB_Status>
 800d0d8:	0003      	movs	r3, r0
 800d0da:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800d0dc:	197b      	adds	r3, r7, r5
 800d0de:	781b      	ldrb	r3, [r3, #0]
}
 800d0e0:	0018      	movs	r0, r3
 800d0e2:	46bd      	mov	sp, r7
 800d0e4:	b007      	add	sp, #28
 800d0e6:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d0e8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800d0e8:	b580      	push	{r7, lr}
 800d0ea:	b082      	sub	sp, #8
 800d0ec:	af00      	add	r7, sp, #0
 800d0ee:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
 800d0f0:	4b02      	ldr	r3, [pc, #8]	@ (800d0fc <USBD_static_malloc+0x14>)
}
 800d0f2:	0018      	movs	r0, r3
 800d0f4:	46bd      	mov	sp, r7
 800d0f6:	b002      	add	sp, #8
 800d0f8:	bd80      	pop	{r7, pc}
 800d0fa:	46c0      	nop			@ (mov r8, r8)
 800d0fc:	20000e34 	.word	0x20000e34

0800d100 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800d100:	b580      	push	{r7, lr}
 800d102:	b082      	sub	sp, #8
 800d104:	af00      	add	r7, sp, #0
 800d106:	6078      	str	r0, [r7, #4]

}
 800d108:	46c0      	nop			@ (mov r8, r8)
 800d10a:	46bd      	mov	sp, r7
 800d10c:	b002      	add	sp, #8
 800d10e:	bd80      	pop	{r7, pc}

0800d110 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB Resume CallBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800d110:	b580      	push	{r7, lr}
 800d112:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800d114:	f7f5 fb10 	bl	8002738 <SystemClock_Config>
}
 800d118:	46c0      	nop			@ (mov r8, r8)
 800d11a:	46bd      	mov	sp, r7
 800d11c:	bd80      	pop	{r7, pc}

0800d11e <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d11e:	b580      	push	{r7, lr}
 800d120:	b084      	sub	sp, #16
 800d122:	af00      	add	r7, sp, #0
 800d124:	0002      	movs	r2, r0
 800d126:	1dfb      	adds	r3, r7, #7
 800d128:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d12a:	230f      	movs	r3, #15
 800d12c:	18fb      	adds	r3, r7, r3
 800d12e:	2200      	movs	r2, #0
 800d130:	701a      	strb	r2, [r3, #0]

  switch (hal_status)
 800d132:	1dfb      	adds	r3, r7, #7
 800d134:	781b      	ldrb	r3, [r3, #0]
 800d136:	2b03      	cmp	r3, #3
 800d138:	d017      	beq.n	800d16a <USBD_Get_USB_Status+0x4c>
 800d13a:	dc1b      	bgt.n	800d174 <USBD_Get_USB_Status+0x56>
 800d13c:	2b02      	cmp	r3, #2
 800d13e:	d00f      	beq.n	800d160 <USBD_Get_USB_Status+0x42>
 800d140:	dc18      	bgt.n	800d174 <USBD_Get_USB_Status+0x56>
 800d142:	2b00      	cmp	r3, #0
 800d144:	d002      	beq.n	800d14c <USBD_Get_USB_Status+0x2e>
 800d146:	2b01      	cmp	r3, #1
 800d148:	d005      	beq.n	800d156 <USBD_Get_USB_Status+0x38>
 800d14a:	e013      	b.n	800d174 <USBD_Get_USB_Status+0x56>
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800d14c:	230f      	movs	r3, #15
 800d14e:	18fb      	adds	r3, r7, r3
 800d150:	2200      	movs	r2, #0
 800d152:	701a      	strb	r2, [r3, #0]
    break;
 800d154:	e013      	b.n	800d17e <USBD_Get_USB_Status+0x60>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d156:	230f      	movs	r3, #15
 800d158:	18fb      	adds	r3, r7, r3
 800d15a:	2202      	movs	r2, #2
 800d15c:	701a      	strb	r2, [r3, #0]
    break;
 800d15e:	e00e      	b.n	800d17e <USBD_Get_USB_Status+0x60>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d160:	230f      	movs	r3, #15
 800d162:	18fb      	adds	r3, r7, r3
 800d164:	2201      	movs	r2, #1
 800d166:	701a      	strb	r2, [r3, #0]
    break;
 800d168:	e009      	b.n	800d17e <USBD_Get_USB_Status+0x60>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d16a:	230f      	movs	r3, #15
 800d16c:	18fb      	adds	r3, r7, r3
 800d16e:	2202      	movs	r2, #2
 800d170:	701a      	strb	r2, [r3, #0]
    break;
 800d172:	e004      	b.n	800d17e <USBD_Get_USB_Status+0x60>
    default :
      usb_status = USBD_FAIL;
 800d174:	230f      	movs	r3, #15
 800d176:	18fb      	adds	r3, r7, r3
 800d178:	2202      	movs	r2, #2
 800d17a:	701a      	strb	r2, [r3, #0]
    break;
 800d17c:	46c0      	nop			@ (mov r8, r8)
  }
  return usb_status;
 800d17e:	230f      	movs	r3, #15
 800d180:	18fb      	adds	r3, r7, r3
 800d182:	781b      	ldrb	r3, [r3, #0]
}
 800d184:	0018      	movs	r0, r3
 800d186:	46bd      	mov	sp, r7
 800d188:	b004      	add	sp, #16
 800d18a:	bd80      	pop	{r7, pc}

0800d18c <SSD1322_API_command>:
//====================== command ========================//
/**
 *  @brief Sends command byte to SSD1322
 */
void SSD1322_API_command(uint8_t command)
{
 800d18c:	b580      	push	{r7, lr}
 800d18e:	b082      	sub	sp, #8
 800d190:	af00      	add	r7, sp, #0
 800d192:	0002      	movs	r2, r0
 800d194:	1dfb      	adds	r3, r7, #7
 800d196:	701a      	strb	r2, [r3, #0]
	SSD1322_HW_drive_CS_low();
 800d198:	f000 fae8 	bl	800d76c <SSD1322_HW_drive_CS_low>
	SSD1322_HW_drive_DC_low();
 800d19c:	f000 fb02 	bl	800d7a4 <SSD1322_HW_drive_DC_low>
	SSD1322_HW_SPI_send_byte(command);
 800d1a0:	1dfb      	adds	r3, r7, #7
 800d1a2:	781b      	ldrb	r3, [r3, #0]
 800d1a4:	0018      	movs	r0, r3
 800d1a6:	f000 fb35 	bl	800d814 <SSD1322_HW_SPI_send_byte>
	SSD1322_HW_drive_CS_high();
 800d1aa:	f000 faed 	bl	800d788 <SSD1322_HW_drive_CS_high>
}
 800d1ae:	46c0      	nop			@ (mov r8, r8)
 800d1b0:	46bd      	mov	sp, r7
 800d1b2:	b002      	add	sp, #8
 800d1b4:	bd80      	pop	{r7, pc}

0800d1b6 <SSD1322_API_data>:
//====================== data ========================//
/**
 *  @brief Sends data byte to SSD1322
 */
void SSD1322_API_data(uint8_t data)
{
 800d1b6:	b580      	push	{r7, lr}
 800d1b8:	b082      	sub	sp, #8
 800d1ba:	af00      	add	r7, sp, #0
 800d1bc:	0002      	movs	r2, r0
 800d1be:	1dfb      	adds	r3, r7, #7
 800d1c0:	701a      	strb	r2, [r3, #0]
	SSD1322_HW_drive_CS_low();
 800d1c2:	f000 fad3 	bl	800d76c <SSD1322_HW_drive_CS_low>
	SSD1322_HW_drive_DC_high();
 800d1c6:	f000 fafb 	bl	800d7c0 <SSD1322_HW_drive_DC_high>
	SSD1322_HW_SPI_send_byte(data);
 800d1ca:	1dfb      	adds	r3, r7, #7
 800d1cc:	781b      	ldrb	r3, [r3, #0]
 800d1ce:	0018      	movs	r0, r3
 800d1d0:	f000 fb20 	bl	800d814 <SSD1322_HW_SPI_send_byte>
	SSD1322_HW_drive_CS_high();
 800d1d4:	f000 fad8 	bl	800d788 <SSD1322_HW_drive_CS_high>
}
 800d1d8:	46c0      	nop			@ (mov r8, r8)
 800d1da:	46bd      	mov	sp, r7
 800d1dc:	b002      	add	sp, #8
 800d1de:	bd80      	pop	{r7, pc}

0800d1e0 <SSD1322_API_init>:
//====================== initialization sequence ========================//
/**
 *  @brief Initializes SSD1322 OLED display.
 */
void SSD1322_API_init()
{
 800d1e0:	b580      	push	{r7, lr}
 800d1e2:	af00      	add	r7, sp, #0
	SSD1322_HW_drive_RESET_low();  //Reset pin low
 800d1e4:	f000 fafa 	bl	800d7dc <SSD1322_HW_drive_RESET_low>
	SSD1322_HW_msDelay(1);                  //1ms delay
 800d1e8:	2001      	movs	r0, #1
 800d1ea:	f000 fb37 	bl	800d85c <SSD1322_HW_msDelay>
	SSD1322_HW_drive_RESET_high(); //Reset pin high
 800d1ee:	f000 fb03 	bl	800d7f8 <SSD1322_HW_drive_RESET_high>
	SSD1322_HW_msDelay(50);                 //50ms delay
 800d1f2:	2032      	movs	r0, #50	@ 0x32
 800d1f4:	f000 fb32 	bl	800d85c <SSD1322_HW_msDelay>
	SSD1322_API_command(0xFD);     //set Command unlock
 800d1f8:	20fd      	movs	r0, #253	@ 0xfd
 800d1fa:	f7ff ffc7 	bl	800d18c <SSD1322_API_command>
	SSD1322_API_data(0x12);
 800d1fe:	2012      	movs	r0, #18
 800d200:	f7ff ffd9 	bl	800d1b6 <SSD1322_API_data>
	SSD1322_API_command(0xAE);     //set display off
 800d204:	20ae      	movs	r0, #174	@ 0xae
 800d206:	f7ff ffc1 	bl	800d18c <SSD1322_API_command>
	SSD1322_API_command(0xB3);     //set display clock divide ratio
 800d20a:	20b3      	movs	r0, #179	@ 0xb3
 800d20c:	f7ff ffbe 	bl	800d18c <SSD1322_API_command>
	SSD1322_API_data(0x91);
 800d210:	2091      	movs	r0, #145	@ 0x91
 800d212:	f7ff ffd0 	bl	800d1b6 <SSD1322_API_data>
	SSD1322_API_command(0xCA);     //set multiplex ratio
 800d216:	20ca      	movs	r0, #202	@ 0xca
 800d218:	f7ff ffb8 	bl	800d18c <SSD1322_API_command>
	SSD1322_API_data(0x3F);
 800d21c:	203f      	movs	r0, #63	@ 0x3f
 800d21e:	f7ff ffca 	bl	800d1b6 <SSD1322_API_data>
	SSD1322_API_command(0xA2);   //set display offset to 0
 800d222:	20a2      	movs	r0, #162	@ 0xa2
 800d224:	f7ff ffb2 	bl	800d18c <SSD1322_API_command>
	SSD1322_API_data(0x00);
 800d228:	2000      	movs	r0, #0
 800d22a:	f7ff ffc4 	bl	800d1b6 <SSD1322_API_data>
	SSD1322_API_command(0xA1);   //start display start line to 0
 800d22e:	20a1      	movs	r0, #161	@ 0xa1
 800d230:	f7ff ffac 	bl	800d18c <SSD1322_API_command>
	SSD1322_API_data(0x00);
 800d234:	2000      	movs	r0, #0
 800d236:	f7ff ffbe 	bl	800d1b6 <SSD1322_API_data>
	SSD1322_API_command(0xA0);   //set remap and dual COM Line Mode
 800d23a:	20a0      	movs	r0, #160	@ 0xa0
 800d23c:	f7ff ffa6 	bl	800d18c <SSD1322_API_command>
	SSD1322_API_data(0x14);
 800d240:	2014      	movs	r0, #20
 800d242:	f7ff ffb8 	bl	800d1b6 <SSD1322_API_data>
	SSD1322_API_data(0x11);
 800d246:	2011      	movs	r0, #17
 800d248:	f7ff ffb5 	bl	800d1b6 <SSD1322_API_data>
	SSD1322_API_command(0xB5);   //disable IO input
 800d24c:	20b5      	movs	r0, #181	@ 0xb5
 800d24e:	f7ff ff9d 	bl	800d18c <SSD1322_API_command>
	SSD1322_API_data(0x00);
 800d252:	2000      	movs	r0, #0
 800d254:	f7ff ffaf 	bl	800d1b6 <SSD1322_API_data>
	SSD1322_API_command(0xAB);   //function select
 800d258:	20ab      	movs	r0, #171	@ 0xab
 800d25a:	f7ff ff97 	bl	800d18c <SSD1322_API_command>
	SSD1322_API_data(0x01);
 800d25e:	2001      	movs	r0, #1
 800d260:	f7ff ffa9 	bl	800d1b6 <SSD1322_API_data>
	SSD1322_API_command(0xB4);   //enable VSL extern
 800d264:	20b4      	movs	r0, #180	@ 0xb4
 800d266:	f7ff ff91 	bl	800d18c <SSD1322_API_command>
	SSD1322_API_data(0xA0);
 800d26a:	20a0      	movs	r0, #160	@ 0xa0
 800d26c:	f7ff ffa3 	bl	800d1b6 <SSD1322_API_data>
	SSD1322_API_data(0xFD);
 800d270:	20fd      	movs	r0, #253	@ 0xfd
 800d272:	f7ff ffa0 	bl	800d1b6 <SSD1322_API_data>
	SSD1322_API_command(0xC1);   //set contrast current
 800d276:	20c1      	movs	r0, #193	@ 0xc1
 800d278:	f7ff ff88 	bl	800d18c <SSD1322_API_command>
	SSD1322_API_data(0xFF);
 800d27c:	20ff      	movs	r0, #255	@ 0xff
 800d27e:	f7ff ff9a 	bl	800d1b6 <SSD1322_API_data>
	SSD1322_API_command(0xC7);   //set master contrast current
 800d282:	20c7      	movs	r0, #199	@ 0xc7
 800d284:	f7ff ff82 	bl	800d18c <SSD1322_API_command>
	SSD1322_API_data(0x0F);
 800d288:	200f      	movs	r0, #15
 800d28a:	f7ff ff94 	bl	800d1b6 <SSD1322_API_data>
	SSD1322_API_command(0xB9);   //default grayscale
 800d28e:	20b9      	movs	r0, #185	@ 0xb9
 800d290:	f7ff ff7c 	bl	800d18c <SSD1322_API_command>
	SSD1322_API_command(0xB1);   //set phase length
 800d294:	20b1      	movs	r0, #177	@ 0xb1
 800d296:	f7ff ff79 	bl	800d18c <SSD1322_API_command>
	SSD1322_API_data(0xE2);
 800d29a:	20e2      	movs	r0, #226	@ 0xe2
 800d29c:	f7ff ff8b 	bl	800d1b6 <SSD1322_API_data>
	SSD1322_API_command(0xD1);   //enhance driving scheme capability
 800d2a0:	20d1      	movs	r0, #209	@ 0xd1
 800d2a2:	f7ff ff73 	bl	800d18c <SSD1322_API_command>
	SSD1322_API_data(0x82);
 800d2a6:	2082      	movs	r0, #130	@ 0x82
 800d2a8:	f7ff ff85 	bl	800d1b6 <SSD1322_API_data>
	SSD1322_API_data(0x20);
 800d2ac:	2020      	movs	r0, #32
 800d2ae:	f7ff ff82 	bl	800d1b6 <SSD1322_API_data>
	SSD1322_API_command(0xBB);   //first pre charge voltage
 800d2b2:	20bb      	movs	r0, #187	@ 0xbb
 800d2b4:	f7ff ff6a 	bl	800d18c <SSD1322_API_command>
	SSD1322_API_data(0x1F);
 800d2b8:	201f      	movs	r0, #31
 800d2ba:	f7ff ff7c 	bl	800d1b6 <SSD1322_API_data>
	SSD1322_API_command(0xB6);   //second pre charge voltage
 800d2be:	20b6      	movs	r0, #182	@ 0xb6
 800d2c0:	f7ff ff64 	bl	800d18c <SSD1322_API_command>
	SSD1322_API_data(0x08);
 800d2c4:	2008      	movs	r0, #8
 800d2c6:	f7ff ff76 	bl	800d1b6 <SSD1322_API_data>
	SSD1322_API_command(0xBE);   //VCOMH
 800d2ca:	20be      	movs	r0, #190	@ 0xbe
 800d2cc:	f7ff ff5e 	bl	800d18c <SSD1322_API_command>
	SSD1322_API_data(0x07);
 800d2d0:	2007      	movs	r0, #7
 800d2d2:	f7ff ff70 	bl	800d1b6 <SSD1322_API_data>
	SSD1322_API_command(0xA6);   //set normal display mode
 800d2d6:	20a6      	movs	r0, #166	@ 0xa6
 800d2d8:	f7ff ff58 	bl	800d18c <SSD1322_API_command>
	SSD1322_API_command(0xA9);   //no partial mode
 800d2dc:	20a9      	movs	r0, #169	@ 0xa9
 800d2de:	f7ff ff55 	bl	800d18c <SSD1322_API_command>
	SSD1322_HW_msDelay(10);               //stabilize VDD
 800d2e2:	200a      	movs	r0, #10
 800d2e4:	f000 faba 	bl	800d85c <SSD1322_HW_msDelay>
	SSD1322_API_command(0xAF);   //display on
 800d2e8:	20af      	movs	r0, #175	@ 0xaf
 800d2ea:	f7ff ff4f 	bl	800d18c <SSD1322_API_command>
	SSD1322_HW_msDelay(50);               //stabilize VDD
 800d2ee:	2032      	movs	r0, #50	@ 0x32
 800d2f0:	f000 fab4 	bl	800d85c <SSD1322_HW_msDelay>
}
 800d2f4:	46c0      	nop			@ (mov r8, r8)
 800d2f6:	46bd      	mov	sp, r7
 800d2f8:	bd80      	pop	{r7, pc}

0800d2fa <SSD1322_API_set_window>:
 *  @param[in] end_column
 *  @param[in] start_row
 *  @param[in] end_row
 */
void SSD1322_API_set_window(uint8_t start_column, uint8_t end_column, uint8_t start_row, uint8_t end_row)
{
 800d2fa:	b5b0      	push	{r4, r5, r7, lr}
 800d2fc:	b082      	sub	sp, #8
 800d2fe:	af00      	add	r7, sp, #0
 800d300:	0005      	movs	r5, r0
 800d302:	000c      	movs	r4, r1
 800d304:	0010      	movs	r0, r2
 800d306:	0019      	movs	r1, r3
 800d308:	1dfb      	adds	r3, r7, #7
 800d30a:	1c2a      	adds	r2, r5, #0
 800d30c:	701a      	strb	r2, [r3, #0]
 800d30e:	1dbb      	adds	r3, r7, #6
 800d310:	1c22      	adds	r2, r4, #0
 800d312:	701a      	strb	r2, [r3, #0]
 800d314:	1d7b      	adds	r3, r7, #5
 800d316:	1c02      	adds	r2, r0, #0
 800d318:	701a      	strb	r2, [r3, #0]
 800d31a:	1d3b      	adds	r3, r7, #4
 800d31c:	1c0a      	adds	r2, r1, #0
 800d31e:	701a      	strb	r2, [r3, #0]
	SSD1322_API_command(SET_COLUMN_ADDR);  //set columns range
 800d320:	2015      	movs	r0, #21
 800d322:	f7ff ff33 	bl	800d18c <SSD1322_API_command>
	SSD1322_API_data(28+start_column);
 800d326:	1dfb      	adds	r3, r7, #7
 800d328:	781b      	ldrb	r3, [r3, #0]
 800d32a:	331c      	adds	r3, #28
 800d32c:	b2db      	uxtb	r3, r3
 800d32e:	0018      	movs	r0, r3
 800d330:	f7ff ff41 	bl	800d1b6 <SSD1322_API_data>
	SSD1322_API_data(28+end_column);
 800d334:	1dbb      	adds	r3, r7, #6
 800d336:	781b      	ldrb	r3, [r3, #0]
 800d338:	331c      	adds	r3, #28
 800d33a:	b2db      	uxtb	r3, r3
 800d33c:	0018      	movs	r0, r3
 800d33e:	f7ff ff3a 	bl	800d1b6 <SSD1322_API_data>
	SSD1322_API_command(SET_ROW_ADDR);  //set rows range
 800d342:	2075      	movs	r0, #117	@ 0x75
 800d344:	f7ff ff22 	bl	800d18c <SSD1322_API_command>
	SSD1322_API_data(start_row);
 800d348:	1d7b      	adds	r3, r7, #5
 800d34a:	781b      	ldrb	r3, [r3, #0]
 800d34c:	0018      	movs	r0, r3
 800d34e:	f7ff ff32 	bl	800d1b6 <SSD1322_API_data>
	SSD1322_API_data(end_row);
 800d352:	1d3b      	adds	r3, r7, #4
 800d354:	781b      	ldrb	r3, [r3, #0]
 800d356:	0018      	movs	r0, r3
 800d358:	f7ff ff2d 	bl	800d1b6 <SSD1322_API_data>
}
 800d35c:	46c0      	nop			@ (mov r8, r8)
 800d35e:	46bd      	mov	sp, r7
 800d360:	b002      	add	sp, #8
 800d362:	bdb0      	pop	{r4, r5, r7, pc}

0800d364 <SSD1322_API_send_buffer>:
 *
 *  @param[in] buffer array of pixel values
 *  @param[in] buffer_size amount of bytes in the array
 */
void SSD1322_API_send_buffer(uint8_t* buffer, uint32_t buffer_size)
{
 800d364:	b580      	push	{r7, lr}
 800d366:	b082      	sub	sp, #8
 800d368:	af00      	add	r7, sp, #0
 800d36a:	6078      	str	r0, [r7, #4]
 800d36c:	6039      	str	r1, [r7, #0]
	SSD1322_API_command(ENABLE_RAM_WRITE);  //enable write of pixels
 800d36e:	205c      	movs	r0, #92	@ 0x5c
 800d370:	f7ff ff0c 	bl	800d18c <SSD1322_API_command>
	SSD1322_HW_drive_CS_low();
 800d374:	f000 f9fa 	bl	800d76c <SSD1322_HW_drive_CS_low>
	SSD1322_HW_drive_DC_high();
 800d378:	f000 fa22 	bl	800d7c0 <SSD1322_HW_drive_DC_high>
	SSD1322_HW_SPI_send_array(buffer, buffer_size);
 800d37c:	683a      	ldr	r2, [r7, #0]
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	0011      	movs	r1, r2
 800d382:	0018      	movs	r0, r3
 800d384:	f000 fa58 	bl	800d838 <SSD1322_HW_SPI_send_array>
	SSD1322_HW_drive_CS_high();
 800d388:	f000 f9fe 	bl	800d788 <SSD1322_HW_drive_CS_high>
}
 800d38c:	46c0      	nop			@ (mov r8, r8)
 800d38e:	46bd      	mov	sp, r7
 800d390:	b002      	add	sp, #8
 800d392:	bd80      	pop	{r7, pc}

0800d394 <set_buffer_size>:
 *  		   new y size of a buffer in pixels
 */


void set_buffer_size(uint16_t buffer_width, uint16_t buffer_height)
{
 800d394:	b580      	push	{r7, lr}
 800d396:	b082      	sub	sp, #8
 800d398:	af00      	add	r7, sp, #0
 800d39a:	0002      	movs	r2, r0
 800d39c:	1dbb      	adds	r3, r7, #6
 800d39e:	801a      	strh	r2, [r3, #0]
 800d3a0:	1d3b      	adds	r3, r7, #4
 800d3a2:	1c0a      	adds	r2, r1, #0
 800d3a4:	801a      	strh	r2, [r3, #0]
	_buffer_width = buffer_width;
 800d3a6:	4b06      	ldr	r3, [pc, #24]	@ (800d3c0 <set_buffer_size+0x2c>)
 800d3a8:	1dba      	adds	r2, r7, #6
 800d3aa:	8812      	ldrh	r2, [r2, #0]
 800d3ac:	801a      	strh	r2, [r3, #0]
	_buffer_height = buffer_height;
 800d3ae:	4b05      	ldr	r3, [pc, #20]	@ (800d3c4 <set_buffer_size+0x30>)
 800d3b0:	1d3a      	adds	r2, r7, #4
 800d3b2:	8812      	ldrh	r2, [r2, #0]
 800d3b4:	801a      	strh	r2, [r3, #0]
}
 800d3b6:	46c0      	nop			@ (mov r8, r8)
 800d3b8:	46bd      	mov	sp, r7
 800d3ba:	b002      	add	sp, #8
 800d3bc:	bd80      	pop	{r7, pc}
 800d3be:	46c0      	nop			@ (mov r8, r8)
 800d3c0:	20000194 	.word	0x20000194
 800d3c4:	20000192 	.word	0x20000192

0800d3c8 <fill_buffer>:
 *             array of pixel values
 *  @param[in] brightness
 *             brightness value of pixel (range 0-15 dec or 0x00-0x0F hex)
 */
void fill_buffer(uint8_t *frame_buffer, uint8_t brightness)
{
 800d3c8:	b580      	push	{r7, lr}
 800d3ca:	b084      	sub	sp, #16
 800d3cc:	af00      	add	r7, sp, #0
 800d3ce:	6078      	str	r0, [r7, #4]
 800d3d0:	000a      	movs	r2, r1
 800d3d2:	1cfb      	adds	r3, r7, #3
 800d3d4:	701a      	strb	r2, [r3, #0]
	uint8_t byte_value = (brightness << 4) | brightness;
 800d3d6:	1cfb      	adds	r3, r7, #3
 800d3d8:	781b      	ldrb	r3, [r3, #0]
 800d3da:	b25b      	sxtb	r3, r3
 800d3dc:	011b      	lsls	r3, r3, #4
 800d3de:	b25a      	sxtb	r2, r3
 800d3e0:	1cfb      	adds	r3, r7, #3
 800d3e2:	781b      	ldrb	r3, [r3, #0]
 800d3e4:	b25b      	sxtb	r3, r3
 800d3e6:	4313      	orrs	r3, r2
 800d3e8:	b25a      	sxtb	r2, r3
 800d3ea:	230b      	movs	r3, #11
 800d3ec:	18fb      	adds	r3, r7, r3
 800d3ee:	701a      	strb	r2, [r3, #0]
	uint32_t buffer_size = _buffer_height * _buffer_width / 2;
 800d3f0:	4b0e      	ldr	r3, [pc, #56]	@ (800d42c <fill_buffer+0x64>)
 800d3f2:	881b      	ldrh	r3, [r3, #0]
 800d3f4:	001a      	movs	r2, r3
 800d3f6:	4b0e      	ldr	r3, [pc, #56]	@ (800d430 <fill_buffer+0x68>)
 800d3f8:	881b      	ldrh	r3, [r3, #0]
 800d3fa:	4353      	muls	r3, r2
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	da00      	bge.n	800d402 <fill_buffer+0x3a>
 800d400:	3301      	adds	r3, #1
 800d402:	105b      	asrs	r3, r3, #1
 800d404:	60fb      	str	r3, [r7, #12]
	while (buffer_size--)
 800d406:	e006      	b.n	800d416 <fill_buffer+0x4e>
	{
		*frame_buffer++ = byte_value;
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	1c5a      	adds	r2, r3, #1
 800d40c:	607a      	str	r2, [r7, #4]
 800d40e:	220b      	movs	r2, #11
 800d410:	18ba      	adds	r2, r7, r2
 800d412:	7812      	ldrb	r2, [r2, #0]
 800d414:	701a      	strb	r2, [r3, #0]
	while (buffer_size--)
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	1e5a      	subs	r2, r3, #1
 800d41a:	60fa      	str	r2, [r7, #12]
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d1f3      	bne.n	800d408 <fill_buffer+0x40>
	}
}
 800d420:	46c0      	nop			@ (mov r8, r8)
 800d422:	46c0      	nop			@ (mov r8, r8)
 800d424:	46bd      	mov	sp, r7
 800d426:	b004      	add	sp, #16
 800d428:	bd80      	pop	{r7, pc}
 800d42a:	46c0      	nop			@ (mov r8, r8)
 800d42c:	20000192 	.word	0x20000192
 800d430:	20000194 	.word	0x20000194

0800d434 <draw_pixel>:
 *             vertical coordinate of pixel
 *  @param[in] brightness
 *             brightness value of pixel (range 0-15 dec or 0x00-0x0F hex)
 */
void draw_pixel(uint8_t *frame_buffer, uint16_t x, uint16_t y, uint8_t brightness)
{
 800d434:	b5b0      	push	{r4, r5, r7, lr}
 800d436:	b084      	sub	sp, #16
 800d438:	af00      	add	r7, sp, #0
 800d43a:	60f8      	str	r0, [r7, #12]
 800d43c:	000c      	movs	r4, r1
 800d43e:	0010      	movs	r0, r2
 800d440:	0019      	movs	r1, r3
 800d442:	250a      	movs	r5, #10
 800d444:	197b      	adds	r3, r7, r5
 800d446:	1c22      	adds	r2, r4, #0
 800d448:	801a      	strh	r2, [r3, #0]
 800d44a:	2408      	movs	r4, #8
 800d44c:	193b      	adds	r3, r7, r4
 800d44e:	1c02      	adds	r2, r0, #0
 800d450:	801a      	strh	r2, [r3, #0]
 800d452:	1dfb      	adds	r3, r7, #7
 800d454:	1c0a      	adds	r2, r1, #0
 800d456:	701a      	strb	r2, [r3, #0]
	if(x > (_buffer_width-1) || y > (_buffer_height-1))
 800d458:	4b42      	ldr	r3, [pc, #264]	@ (800d564 <draw_pixel+0x130>)
 800d45a:	881b      	ldrh	r3, [r3, #0]
 800d45c:	0029      	movs	r1, r5
 800d45e:	187a      	adds	r2, r7, r1
 800d460:	8812      	ldrh	r2, [r2, #0]
 800d462:	429a      	cmp	r2, r3
 800d464:	d300      	bcc.n	800d468 <draw_pixel+0x34>
 800d466:	e078      	b.n	800d55a <draw_pixel+0x126>
 800d468:	4b3f      	ldr	r3, [pc, #252]	@ (800d568 <draw_pixel+0x134>)
 800d46a:	881b      	ldrh	r3, [r3, #0]
 800d46c:	193a      	adds	r2, r7, r4
 800d46e:	8812      	ldrh	r2, [r2, #0]
 800d470:	429a      	cmp	r2, r3
 800d472:	d300      	bcc.n	800d476 <draw_pixel+0x42>
 800d474:	e071      	b.n	800d55a <draw_pixel+0x126>
		return;

	if ((y * _buffer_width + x) % 2 == 1)
 800d476:	193b      	adds	r3, r7, r4
 800d478:	881b      	ldrh	r3, [r3, #0]
 800d47a:	4a3a      	ldr	r2, [pc, #232]	@ (800d564 <draw_pixel+0x130>)
 800d47c:	8812      	ldrh	r2, [r2, #0]
 800d47e:	435a      	muls	r2, r3
 800d480:	187b      	adds	r3, r7, r1
 800d482:	881b      	ldrh	r3, [r3, #0]
 800d484:	18d3      	adds	r3, r2, r3
 800d486:	4a39      	ldr	r2, [pc, #228]	@ (800d56c <draw_pixel+0x138>)
 800d488:	4013      	ands	r3, r2
 800d48a:	d504      	bpl.n	800d496 <draw_pixel+0x62>
 800d48c:	3b01      	subs	r3, #1
 800d48e:	2202      	movs	r2, #2
 800d490:	4252      	negs	r2, r2
 800d492:	4313      	orrs	r3, r2
 800d494:	3301      	adds	r3, #1
 800d496:	2b01      	cmp	r3, #1
 800d498:	d12e      	bne.n	800d4f8 <draw_pixel+0xc4>
	{
		frame_buffer[((y * _buffer_width) + x) / 2] = (frame_buffer[((y * _buffer_width) + x) / 2] & 0xF0) | brightness;
 800d49a:	2308      	movs	r3, #8
 800d49c:	18fb      	adds	r3, r7, r3
 800d49e:	881b      	ldrh	r3, [r3, #0]
 800d4a0:	4a30      	ldr	r2, [pc, #192]	@ (800d564 <draw_pixel+0x130>)
 800d4a2:	8812      	ldrh	r2, [r2, #0]
 800d4a4:	435a      	muls	r2, r3
 800d4a6:	230a      	movs	r3, #10
 800d4a8:	18fb      	adds	r3, r7, r3
 800d4aa:	881b      	ldrh	r3, [r3, #0]
 800d4ac:	18d3      	adds	r3, r2, r3
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	da00      	bge.n	800d4b4 <draw_pixel+0x80>
 800d4b2:	3301      	adds	r3, #1
 800d4b4:	105b      	asrs	r3, r3, #1
 800d4b6:	001a      	movs	r2, r3
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	189b      	adds	r3, r3, r2
 800d4bc:	781b      	ldrb	r3, [r3, #0]
 800d4be:	b25b      	sxtb	r3, r3
 800d4c0:	220f      	movs	r2, #15
 800d4c2:	4393      	bics	r3, r2
 800d4c4:	b25a      	sxtb	r2, r3
 800d4c6:	1dfb      	adds	r3, r7, #7
 800d4c8:	781b      	ldrb	r3, [r3, #0]
 800d4ca:	b25b      	sxtb	r3, r3
 800d4cc:	4313      	orrs	r3, r2
 800d4ce:	b259      	sxtb	r1, r3
 800d4d0:	2308      	movs	r3, #8
 800d4d2:	18fb      	adds	r3, r7, r3
 800d4d4:	881b      	ldrh	r3, [r3, #0]
 800d4d6:	4a23      	ldr	r2, [pc, #140]	@ (800d564 <draw_pixel+0x130>)
 800d4d8:	8812      	ldrh	r2, [r2, #0]
 800d4da:	435a      	muls	r2, r3
 800d4dc:	230a      	movs	r3, #10
 800d4de:	18fb      	adds	r3, r7, r3
 800d4e0:	881b      	ldrh	r3, [r3, #0]
 800d4e2:	18d3      	adds	r3, r2, r3
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	da00      	bge.n	800d4ea <draw_pixel+0xb6>
 800d4e8:	3301      	adds	r3, #1
 800d4ea:	105b      	asrs	r3, r3, #1
 800d4ec:	001a      	movs	r2, r3
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	189b      	adds	r3, r3, r2
 800d4f2:	b2ca      	uxtb	r2, r1
 800d4f4:	701a      	strb	r2, [r3, #0]
 800d4f6:	e031      	b.n	800d55c <draw_pixel+0x128>
	}
	else
	{
		frame_buffer[((y * _buffer_width) + x) / 2] = (frame_buffer[((y * _buffer_width) + x) / 2] & 0x0F) | (brightness << 4);
 800d4f8:	2308      	movs	r3, #8
 800d4fa:	18fb      	adds	r3, r7, r3
 800d4fc:	881b      	ldrh	r3, [r3, #0]
 800d4fe:	4a19      	ldr	r2, [pc, #100]	@ (800d564 <draw_pixel+0x130>)
 800d500:	8812      	ldrh	r2, [r2, #0]
 800d502:	435a      	muls	r2, r3
 800d504:	230a      	movs	r3, #10
 800d506:	18fb      	adds	r3, r7, r3
 800d508:	881b      	ldrh	r3, [r3, #0]
 800d50a:	18d3      	adds	r3, r2, r3
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	da00      	bge.n	800d512 <draw_pixel+0xde>
 800d510:	3301      	adds	r3, #1
 800d512:	105b      	asrs	r3, r3, #1
 800d514:	001a      	movs	r2, r3
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	189b      	adds	r3, r3, r2
 800d51a:	781b      	ldrb	r3, [r3, #0]
 800d51c:	b25b      	sxtb	r3, r3
 800d51e:	220f      	movs	r2, #15
 800d520:	4013      	ands	r3, r2
 800d522:	b25a      	sxtb	r2, r3
 800d524:	1dfb      	adds	r3, r7, #7
 800d526:	781b      	ldrb	r3, [r3, #0]
 800d528:	b25b      	sxtb	r3, r3
 800d52a:	011b      	lsls	r3, r3, #4
 800d52c:	b25b      	sxtb	r3, r3
 800d52e:	4313      	orrs	r3, r2
 800d530:	b259      	sxtb	r1, r3
 800d532:	2308      	movs	r3, #8
 800d534:	18fb      	adds	r3, r7, r3
 800d536:	881b      	ldrh	r3, [r3, #0]
 800d538:	4a0a      	ldr	r2, [pc, #40]	@ (800d564 <draw_pixel+0x130>)
 800d53a:	8812      	ldrh	r2, [r2, #0]
 800d53c:	435a      	muls	r2, r3
 800d53e:	230a      	movs	r3, #10
 800d540:	18fb      	adds	r3, r7, r3
 800d542:	881b      	ldrh	r3, [r3, #0]
 800d544:	18d3      	adds	r3, r2, r3
 800d546:	2b00      	cmp	r3, #0
 800d548:	da00      	bge.n	800d54c <draw_pixel+0x118>
 800d54a:	3301      	adds	r3, #1
 800d54c:	105b      	asrs	r3, r3, #1
 800d54e:	001a      	movs	r2, r3
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	189b      	adds	r3, r3, r2
 800d554:	b2ca      	uxtb	r2, r1
 800d556:	701a      	strb	r2, [r3, #0]
 800d558:	e000      	b.n	800d55c <draw_pixel+0x128>
		return;
 800d55a:	46c0      	nop			@ (mov r8, r8)
	}
}
 800d55c:	46bd      	mov	sp, r7
 800d55e:	b004      	add	sp, #16
 800d560:	bdb0      	pop	{r4, r5, r7, pc}
 800d562:	46c0      	nop			@ (mov r8, r8)
 800d564:	20000194 	.word	0x20000194
 800d568:	20000192 	.word	0x20000192
 800d56c:	80000001 	.word	0x80000001

0800d570 <select_font>:
 *
 *  @param[in] new_gfx_font
 *             pointer to font structure
 */
void select_font(const GFXfont *new_gfx_font)
{
 800d570:	b580      	push	{r7, lr}
 800d572:	b082      	sub	sp, #8
 800d574:	af00      	add	r7, sp, #0
 800d576:	6078      	str	r0, [r7, #4]
	gfx_font = new_gfx_font;
 800d578:	4b03      	ldr	r3, [pc, #12]	@ (800d588 <select_font+0x18>)
 800d57a:	687a      	ldr	r2, [r7, #4]
 800d57c:	601a      	str	r2, [r3, #0]
}
 800d57e:	46c0      	nop			@ (mov r8, r8)
 800d580:	46bd      	mov	sp, r7
 800d582:	b002      	add	sp, #8
 800d584:	bd80      	pop	{r7, pc}
 800d586:	46c0      	nop			@ (mov r8, r8)
 800d588:	20000e8c 	.word	0x20000e8c

0800d58c <draw_char>:
 *             y position of bottom left corner of character
 * 	@param[in] brightness
 *             brightness value of pixels (range 0-15 dec or 0x00-0x0F hex)
 */
void draw_char(uint8_t *frame_buffer, uint8_t c, uint16_t x, uint16_t y, uint8_t brightness)
{
 800d58c:	b5b0      	push	{r4, r5, r7, lr}
 800d58e:	b08a      	sub	sp, #40	@ 0x28
 800d590:	af00      	add	r7, sp, #0
 800d592:	60f8      	str	r0, [r7, #12]
 800d594:	000c      	movs	r4, r1
 800d596:	0010      	movs	r0, r2
 800d598:	0019      	movs	r1, r3
 800d59a:	250b      	movs	r5, #11
 800d59c:	197b      	adds	r3, r7, r5
 800d59e:	1c22      	adds	r2, r4, #0
 800d5a0:	701a      	strb	r2, [r3, #0]
 800d5a2:	2308      	movs	r3, #8
 800d5a4:	18fb      	adds	r3, r7, r3
 800d5a6:	1c02      	adds	r2, r0, #0
 800d5a8:	801a      	strh	r2, [r3, #0]
 800d5aa:	1dbb      	adds	r3, r7, #6
 800d5ac:	1c0a      	adds	r2, r1, #0
 800d5ae:	801a      	strh	r2, [r3, #0]
	if(gfx_font == NULL)
 800d5b0:	4b5a      	ldr	r3, [pc, #360]	@ (800d71c <draw_char+0x190>)
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d100      	bne.n	800d5ba <draw_char+0x2e>
 800d5b8:	e0ab      	b.n	800d712 <draw_char+0x186>
		return;

	c -= (uint8_t)gfx_font->first;          //convert input char to corresponding byte from font array
 800d5ba:	4b58      	ldr	r3, [pc, #352]	@ (800d71c <draw_char+0x190>)
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	891b      	ldrh	r3, [r3, #8]
 800d5c0:	b2da      	uxtb	r2, r3
 800d5c2:	197b      	adds	r3, r7, r5
 800d5c4:	1979      	adds	r1, r7, r5
 800d5c6:	7809      	ldrb	r1, [r1, #0]
 800d5c8:	1a8a      	subs	r2, r1, r2
 800d5ca:	701a      	strb	r2, [r3, #0]
    GFXglyph *glyph = gfx_font->glyph + c;  //get pointer of glyph corresponding to char
 800d5cc:	4b53      	ldr	r3, [pc, #332]	@ (800d71c <draw_char+0x190>)
 800d5ce:	681b      	ldr	r3, [r3, #0]
 800d5d0:	685a      	ldr	r2, [r3, #4]
 800d5d2:	197b      	adds	r3, r7, r5
 800d5d4:	781b      	ldrb	r3, [r3, #0]
 800d5d6:	00db      	lsls	r3, r3, #3
 800d5d8:	18d3      	adds	r3, r2, r3
 800d5da:	61fb      	str	r3, [r7, #28]
    uint8_t *bitmap = gfx_font->bitmap;     //get pointer of char bitmap
 800d5dc:	4b4f      	ldr	r3, [pc, #316]	@ (800d71c <draw_char+0x190>)
 800d5de:	681b      	ldr	r3, [r3, #0]
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	61bb      	str	r3, [r7, #24]

    uint16_t bo = glyph->bitmapOffset;
 800d5e4:	2326      	movs	r3, #38	@ 0x26
 800d5e6:	18fb      	adds	r3, r7, r3
 800d5e8:	69fa      	ldr	r2, [r7, #28]
 800d5ea:	8812      	ldrh	r2, [r2, #0]
 800d5ec:	801a      	strh	r2, [r3, #0]
    uint8_t width = glyph->width;
 800d5ee:	2317      	movs	r3, #23
 800d5f0:	18fb      	adds	r3, r7, r3
 800d5f2:	69fa      	ldr	r2, [r7, #28]
 800d5f4:	7892      	ldrb	r2, [r2, #2]
 800d5f6:	701a      	strb	r2, [r3, #0]
    uint8_t height = glyph->height;
 800d5f8:	2316      	movs	r3, #22
 800d5fa:	18fb      	adds	r3, r7, r3
 800d5fc:	69fa      	ldr	r2, [r7, #28]
 800d5fe:	78d2      	ldrb	r2, [r2, #3]
 800d600:	701a      	strb	r2, [r3, #0]

    int8_t x_offset = glyph->xOffset;
 800d602:	2315      	movs	r3, #21
 800d604:	18fb      	adds	r3, r7, r3
 800d606:	69fa      	ldr	r2, [r7, #28]
 800d608:	7952      	ldrb	r2, [r2, #5]
 800d60a:	701a      	strb	r2, [r3, #0]
    int8_t y_offset = glyph->yOffset;
 800d60c:	2314      	movs	r3, #20
 800d60e:	18fb      	adds	r3, r7, r3
 800d610:	69fa      	ldr	r2, [r7, #28]
 800d612:	7992      	ldrb	r2, [r2, #6]
 800d614:	701a      	strb	r2, [r3, #0]

    //decide for background brightness or font brightness
    uint8_t bit = 0;
 800d616:	2325      	movs	r3, #37	@ 0x25
 800d618:	18fb      	adds	r3, r7, r3
 800d61a:	2200      	movs	r2, #0
 800d61c:	701a      	strb	r2, [r3, #0]
    uint8_t bits = 0;
 800d61e:	2324      	movs	r3, #36	@ 0x24
 800d620:	18fb      	adds	r3, r7, r3
 800d622:	2200      	movs	r2, #0
 800d624:	701a      	strb	r2, [r3, #0]
    uint8_t y_pos = 0;
 800d626:	2123      	movs	r1, #35	@ 0x23
 800d628:	187b      	adds	r3, r7, r1
 800d62a:	2200      	movs	r2, #0
 800d62c:	701a      	strb	r2, [r3, #0]
    uint8_t x_pos = 0;
 800d62e:	2322      	movs	r3, #34	@ 0x22
 800d630:	18fb      	adds	r3, r7, r3
 800d632:	2200      	movs	r2, #0
 800d634:	701a      	strb	r2, [r3, #0]

	for (y_pos = 0; y_pos < height; y_pos++)
 800d636:	187b      	adds	r3, r7, r1
 800d638:	2200      	movs	r2, #0
 800d63a:	701a      	strb	r2, [r3, #0]
 800d63c:	e060      	b.n	800d700 <draw_char+0x174>
	{
		for (x_pos = 0; x_pos < width; x_pos++)
 800d63e:	2322      	movs	r3, #34	@ 0x22
 800d640:	18fb      	adds	r3, r7, r3
 800d642:	2200      	movs	r2, #0
 800d644:	701a      	strb	r2, [r3, #0]
 800d646:	e04d      	b.n	800d6e4 <draw_char+0x158>
		{
			if (!(bit++ & 7))
 800d648:	2225      	movs	r2, #37	@ 0x25
 800d64a:	18bb      	adds	r3, r7, r2
 800d64c:	781b      	ldrb	r3, [r3, #0]
 800d64e:	18ba      	adds	r2, r7, r2
 800d650:	1c59      	adds	r1, r3, #1
 800d652:	7011      	strb	r1, [r2, #0]
 800d654:	001a      	movs	r2, r3
 800d656:	2307      	movs	r3, #7
 800d658:	4013      	ands	r3, r2
 800d65a:	d10c      	bne.n	800d676 <draw_char+0xea>
			{
				bits = (*(const unsigned char *)(&bitmap[bo++]));
 800d65c:	2226      	movs	r2, #38	@ 0x26
 800d65e:	18bb      	adds	r3, r7, r2
 800d660:	881b      	ldrh	r3, [r3, #0]
 800d662:	18ba      	adds	r2, r7, r2
 800d664:	1c59      	adds	r1, r3, #1
 800d666:	8011      	strh	r1, [r2, #0]
 800d668:	001a      	movs	r2, r3
 800d66a:	69bb      	ldr	r3, [r7, #24]
 800d66c:	189a      	adds	r2, r3, r2
 800d66e:	2324      	movs	r3, #36	@ 0x24
 800d670:	18fb      	adds	r3, r7, r3
 800d672:	7812      	ldrb	r2, [r2, #0]
 800d674:	701a      	strb	r2, [r3, #0]
			}
			if (bits & 0x80)
 800d676:	2324      	movs	r3, #36	@ 0x24
 800d678:	18fb      	adds	r3, r7, r3
 800d67a:	781b      	ldrb	r3, [r3, #0]
 800d67c:	b25b      	sxtb	r3, r3
 800d67e:	2b00      	cmp	r3, #0
 800d680:	da24      	bge.n	800d6cc <draw_char+0x140>
			{
				draw_pixel(frame_buffer, x + x_offset + x_pos, y + y_offset+y_pos, brightness);
 800d682:	2315      	movs	r3, #21
 800d684:	18fb      	adds	r3, r7, r3
 800d686:	781b      	ldrb	r3, [r3, #0]
 800d688:	b25b      	sxtb	r3, r3
 800d68a:	b29a      	uxth	r2, r3
 800d68c:	2308      	movs	r3, #8
 800d68e:	18fb      	adds	r3, r7, r3
 800d690:	881b      	ldrh	r3, [r3, #0]
 800d692:	18d3      	adds	r3, r2, r3
 800d694:	b29a      	uxth	r2, r3
 800d696:	2322      	movs	r3, #34	@ 0x22
 800d698:	18fb      	adds	r3, r7, r3
 800d69a:	781b      	ldrb	r3, [r3, #0]
 800d69c:	b29b      	uxth	r3, r3
 800d69e:	18d3      	adds	r3, r2, r3
 800d6a0:	b299      	uxth	r1, r3
 800d6a2:	2314      	movs	r3, #20
 800d6a4:	18fb      	adds	r3, r7, r3
 800d6a6:	781b      	ldrb	r3, [r3, #0]
 800d6a8:	b25b      	sxtb	r3, r3
 800d6aa:	b29a      	uxth	r2, r3
 800d6ac:	1dbb      	adds	r3, r7, #6
 800d6ae:	881b      	ldrh	r3, [r3, #0]
 800d6b0:	18d3      	adds	r3, r2, r3
 800d6b2:	b29a      	uxth	r2, r3
 800d6b4:	2323      	movs	r3, #35	@ 0x23
 800d6b6:	18fb      	adds	r3, r7, r3
 800d6b8:	781b      	ldrb	r3, [r3, #0]
 800d6ba:	b29b      	uxth	r3, r3
 800d6bc:	18d3      	adds	r3, r2, r3
 800d6be:	b29a      	uxth	r2, r3
 800d6c0:	2338      	movs	r3, #56	@ 0x38
 800d6c2:	18fb      	adds	r3, r7, r3
 800d6c4:	781b      	ldrb	r3, [r3, #0]
 800d6c6:	68f8      	ldr	r0, [r7, #12]
 800d6c8:	f7ff feb4 	bl	800d434 <draw_pixel>
			}
			else
			{

			}
			bits <<= 1;
 800d6cc:	2324      	movs	r3, #36	@ 0x24
 800d6ce:	18fa      	adds	r2, r7, r3
 800d6d0:	18fb      	adds	r3, r7, r3
 800d6d2:	781b      	ldrb	r3, [r3, #0]
 800d6d4:	18db      	adds	r3, r3, r3
 800d6d6:	7013      	strb	r3, [r2, #0]
		for (x_pos = 0; x_pos < width; x_pos++)
 800d6d8:	2122      	movs	r1, #34	@ 0x22
 800d6da:	187b      	adds	r3, r7, r1
 800d6dc:	781a      	ldrb	r2, [r3, #0]
 800d6de:	187b      	adds	r3, r7, r1
 800d6e0:	3201      	adds	r2, #1
 800d6e2:	701a      	strb	r2, [r3, #0]
 800d6e4:	2322      	movs	r3, #34	@ 0x22
 800d6e6:	18fa      	adds	r2, r7, r3
 800d6e8:	2317      	movs	r3, #23
 800d6ea:	18fb      	adds	r3, r7, r3
 800d6ec:	7812      	ldrb	r2, [r2, #0]
 800d6ee:	781b      	ldrb	r3, [r3, #0]
 800d6f0:	429a      	cmp	r2, r3
 800d6f2:	d3a9      	bcc.n	800d648 <draw_char+0xbc>
	for (y_pos = 0; y_pos < height; y_pos++)
 800d6f4:	2123      	movs	r1, #35	@ 0x23
 800d6f6:	187b      	adds	r3, r7, r1
 800d6f8:	781a      	ldrb	r2, [r3, #0]
 800d6fa:	187b      	adds	r3, r7, r1
 800d6fc:	3201      	adds	r2, #1
 800d6fe:	701a      	strb	r2, [r3, #0]
 800d700:	2323      	movs	r3, #35	@ 0x23
 800d702:	18fa      	adds	r2, r7, r3
 800d704:	2316      	movs	r3, #22
 800d706:	18fb      	adds	r3, r7, r3
 800d708:	7812      	ldrb	r2, [r2, #0]
 800d70a:	781b      	ldrb	r3, [r3, #0]
 800d70c:	429a      	cmp	r2, r3
 800d70e:	d396      	bcc.n	800d63e <draw_char+0xb2>
 800d710:	e000      	b.n	800d714 <draw_char+0x188>
		return;
 800d712:	46c0      	nop			@ (mov r8, r8)
		}
	}
}
 800d714:	46bd      	mov	sp, r7
 800d716:	b00a      	add	sp, #40	@ 0x28
 800d718:	bdb0      	pop	{r4, r5, r7, pc}
 800d71a:	46c0      	nop			@ (mov r8, r8)
 800d71c:	20000e8c 	.word	0x20000e8c

0800d720 <send_buffer_to_OLED>:
 *  @param[in] start_y
 *             y position of frame buffer part that will be displayed on OLED Useful for vertical scrolling.

 */
void send_buffer_to_OLED(uint8_t *frame_buffer, uint16_t start_x, uint16_t start_y)
{
 800d720:	b580      	push	{r7, lr}
 800d722:	b082      	sub	sp, #8
 800d724:	af00      	add	r7, sp, #0
 800d726:	6078      	str	r0, [r7, #4]
 800d728:	0008      	movs	r0, r1
 800d72a:	0011      	movs	r1, r2
 800d72c:	1cbb      	adds	r3, r7, #2
 800d72e:	1c02      	adds	r2, r0, #0
 800d730:	801a      	strh	r2, [r3, #0]
 800d732:	003b      	movs	r3, r7
 800d734:	1c0a      	adds	r2, r1, #0
 800d736:	801a      	strh	r2, [r3, #0]
	SSD1322_API_set_window(0, 63, 0, 127);
 800d738:	237f      	movs	r3, #127	@ 0x7f
 800d73a:	2200      	movs	r2, #0
 800d73c:	213f      	movs	r1, #63	@ 0x3f
 800d73e:	2000      	movs	r0, #0
 800d740:	f7ff fddb 	bl	800d2fa <SSD1322_API_set_window>
	SSD1322_API_send_buffer(frame_buffer + (start_y * OLED_WIDTH / 2) + start_x, 8192);
 800d744:	003b      	movs	r3, r7
 800d746:	881b      	ldrh	r3, [r3, #0]
 800d748:	01db      	lsls	r3, r3, #7
 800d74a:	001a      	movs	r2, r3
 800d74c:	1cbb      	adds	r3, r7, #2
 800d74e:	881b      	ldrh	r3, [r3, #0]
 800d750:	18d3      	adds	r3, r2, r3
 800d752:	687a      	ldr	r2, [r7, #4]
 800d754:	18d3      	adds	r3, r2, r3
 800d756:	2280      	movs	r2, #128	@ 0x80
 800d758:	0192      	lsls	r2, r2, #6
 800d75a:	0011      	movs	r1, r2
 800d75c:	0018      	movs	r0, r3
 800d75e:	f7ff fe01 	bl	800d364 <SSD1322_API_send_buffer>
}
 800d762:	46c0      	nop			@ (mov r8, r8)
 800d764:	46bd      	mov	sp, r7
 800d766:	b002      	add	sp, #8
 800d768:	bd80      	pop	{r7, pc}
	...

0800d76c <SSD1322_HW_drive_CS_low>:
 *  @brief Drives CS (Chip Select) pin of SPI interface low.
 *
 *  CS pin may be also signed as "SS" or "NSS"
 */
void SSD1322_HW_drive_CS_low()
{
 800d76c:	b580      	push	{r7, lr}
 800d76e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI5_CS_GPIO_Port, SPI5_CS_Pin, 0);
 800d770:	2380      	movs	r3, #128	@ 0x80
 800d772:	021b      	lsls	r3, r3, #8
 800d774:	4803      	ldr	r0, [pc, #12]	@ (800d784 <SSD1322_HW_drive_CS_low+0x18>)
 800d776:	2200      	movs	r2, #0
 800d778:	0019      	movs	r1, r3
 800d77a:	f7f7 f802 	bl	8004782 <HAL_GPIO_WritePin>
}
 800d77e:	46c0      	nop			@ (mov r8, r8)
 800d780:	46bd      	mov	sp, r7
 800d782:	bd80      	pop	{r7, pc}
 800d784:	48000800 	.word	0x48000800

0800d788 <SSD1322_HW_drive_CS_high>:
 *  @brief Drives CS (Chip Select) pin of SPI interface high.
 *
 *  CS pin may be also signed as "SS" or "NSS"
 */
void SSD1322_HW_drive_CS_high()
{
 800d788:	b580      	push	{r7, lr}
 800d78a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI5_CS_GPIO_Port, SPI5_CS_Pin, 1);
 800d78c:	2380      	movs	r3, #128	@ 0x80
 800d78e:	021b      	lsls	r3, r3, #8
 800d790:	4803      	ldr	r0, [pc, #12]	@ (800d7a0 <SSD1322_HW_drive_CS_high+0x18>)
 800d792:	2201      	movs	r2, #1
 800d794:	0019      	movs	r1, r3
 800d796:	f7f6 fff4 	bl	8004782 <HAL_GPIO_WritePin>
}
 800d79a:	46c0      	nop			@ (mov r8, r8)
 800d79c:	46bd      	mov	sp, r7
 800d79e:	bd80      	pop	{r7, pc}
 800d7a0:	48000800 	.word	0x48000800

0800d7a4 <SSD1322_HW_drive_DC_low>:
 *  @brief Drives DC (Data/Command) pin of OLED driver low.
 *
 *  High state is for data and low state is for command.
 */
void SSD1322_HW_drive_DC_low()
{
 800d7a4:	b580      	push	{r7, lr}
 800d7a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI5_DC_GPIO_Port, SPI5_DC_Pin, 0);
 800d7a8:	2380      	movs	r3, #128	@ 0x80
 800d7aa:	01db      	lsls	r3, r3, #7
 800d7ac:	4803      	ldr	r0, [pc, #12]	@ (800d7bc <SSD1322_HW_drive_DC_low+0x18>)
 800d7ae:	2200      	movs	r2, #0
 800d7b0:	0019      	movs	r1, r3
 800d7b2:	f7f6 ffe6 	bl	8004782 <HAL_GPIO_WritePin>
}
 800d7b6:	46c0      	nop			@ (mov r8, r8)
 800d7b8:	46bd      	mov	sp, r7
 800d7ba:	bd80      	pop	{r7, pc}
 800d7bc:	48000800 	.word	0x48000800

0800d7c0 <SSD1322_HW_drive_DC_high>:
 *  @brief Drives DC (Data/Command) pin of of OLED driver high.
 *
 *  High state is for data and low state is for command.
 */
void SSD1322_HW_drive_DC_high()
{
 800d7c0:	b580      	push	{r7, lr}
 800d7c2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI5_DC_GPIO_Port, SPI5_DC_Pin, 1);
 800d7c4:	2380      	movs	r3, #128	@ 0x80
 800d7c6:	01db      	lsls	r3, r3, #7
 800d7c8:	4803      	ldr	r0, [pc, #12]	@ (800d7d8 <SSD1322_HW_drive_DC_high+0x18>)
 800d7ca:	2201      	movs	r2, #1
 800d7cc:	0019      	movs	r1, r3
 800d7ce:	f7f6 ffd8 	bl	8004782 <HAL_GPIO_WritePin>
}
 800d7d2:	46c0      	nop			@ (mov r8, r8)
 800d7d4:	46bd      	mov	sp, r7
 800d7d6:	bd80      	pop	{r7, pc}
 800d7d8:	48000800 	.word	0x48000800

0800d7dc <SSD1322_HW_drive_RESET_low>:
 *  @brief Drives RESET pin of of OLED driver low.
 *
 *  Logic low on RESET resets OLED driver.
 */
void SSD1322_HW_drive_RESET_low()
{
 800d7dc:	b580      	push	{r7, lr}
 800d7de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI5_RESET_GPIO_Port, SPI5_RESET_Pin, 0);
 800d7e0:	2380      	movs	r3, #128	@ 0x80
 800d7e2:	019b      	lsls	r3, r3, #6
 800d7e4:	4803      	ldr	r0, [pc, #12]	@ (800d7f4 <SSD1322_HW_drive_RESET_low+0x18>)
 800d7e6:	2200      	movs	r2, #0
 800d7e8:	0019      	movs	r1, r3
 800d7ea:	f7f6 ffca 	bl	8004782 <HAL_GPIO_WritePin>
}
 800d7ee:	46c0      	nop			@ (mov r8, r8)
 800d7f0:	46bd      	mov	sp, r7
 800d7f2:	bd80      	pop	{r7, pc}
 800d7f4:	48000800 	.word	0x48000800

0800d7f8 <SSD1322_HW_drive_RESET_high>:
 *  @brief Drives RESET pin of of OLED driver high.
 *
 *  Logic low on RESET resets OLED driver.
 */
void SSD1322_HW_drive_RESET_high()
{
 800d7f8:	b580      	push	{r7, lr}
 800d7fa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI5_RESET_GPIO_Port, SPI5_RESET_Pin, 1);
 800d7fc:	2380      	movs	r3, #128	@ 0x80
 800d7fe:	019b      	lsls	r3, r3, #6
 800d800:	4803      	ldr	r0, [pc, #12]	@ (800d810 <SSD1322_HW_drive_RESET_high+0x18>)
 800d802:	2201      	movs	r2, #1
 800d804:	0019      	movs	r1, r3
 800d806:	f7f6 ffbc 	bl	8004782 <HAL_GPIO_WritePin>
}
 800d80a:	46c0      	nop			@ (mov r8, r8)
 800d80c:	46bd      	mov	sp, r7
 800d80e:	bd80      	pop	{r7, pc}
 800d810:	48000800 	.word	0x48000800

0800d814 <SSD1322_HW_SPI_send_byte>:
 *  @brief Transmits single byte through SPI interface.
 *
 *  @param[in] byte_to_transmit byte that will be transmitted through SPI interface
 */
void SSD1322_HW_SPI_send_byte(uint8_t byte_to_transmit)
{
 800d814:	b580      	push	{r7, lr}
 800d816:	b082      	sub	sp, #8
 800d818:	af00      	add	r7, sp, #0
 800d81a:	0002      	movs	r2, r0
 800d81c:	1dfb      	adds	r3, r7, #7
 800d81e:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(&hspi2, &byte_to_transmit, 1, 10);
 800d820:	1df9      	adds	r1, r7, #7
 800d822:	4804      	ldr	r0, [pc, #16]	@ (800d834 <SSD1322_HW_SPI_send_byte+0x20>)
 800d824:	230a      	movs	r3, #10
 800d826:	2201      	movs	r2, #1
 800d828:	f7f9 ff1e 	bl	8007668 <HAL_SPI_Transmit>
}
 800d82c:	46c0      	nop			@ (mov r8, r8)
 800d82e:	46bd      	mov	sp, r7
 800d830:	b002      	add	sp, #8
 800d832:	bd80      	pop	{r7, pc}
 800d834:	20000420 	.word	0x20000420

0800d838 <SSD1322_HW_SPI_send_array>:
 *
 *  @param[in] array_to_transmit array of bytes that will be transmitted through SPI interface
 *  @param[in] array_size amount of bytes to transmit
 */
void SSD1322_HW_SPI_send_array(uint8_t *array_to_transmit, uint32_t array_size)
{
 800d838:	b580      	push	{r7, lr}
 800d83a:	b082      	sub	sp, #8
 800d83c:	af00      	add	r7, sp, #0
 800d83e:	6078      	str	r0, [r7, #4]
 800d840:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&hspi2, array_to_transmit, array_size, 100);
 800d842:	683b      	ldr	r3, [r7, #0]
 800d844:	b29a      	uxth	r2, r3
 800d846:	6879      	ldr	r1, [r7, #4]
 800d848:	4803      	ldr	r0, [pc, #12]	@ (800d858 <SSD1322_HW_SPI_send_array+0x20>)
 800d84a:	2364      	movs	r3, #100	@ 0x64
 800d84c:	f7f9 ff0c 	bl	8007668 <HAL_SPI_Transmit>
}
 800d850:	46c0      	nop			@ (mov r8, r8)
 800d852:	46bd      	mov	sp, r7
 800d854:	b002      	add	sp, #8
 800d856:	bd80      	pop	{r7, pc}
 800d858:	20000420 	.word	0x20000420

0800d85c <SSD1322_HW_msDelay>:
 *  and is NOT USED during normal operation.
 *
 *  @param[in] milliseconds time to wait
 */
void SSD1322_HW_msDelay(uint32_t milliseconds)
{
 800d85c:	b580      	push	{r7, lr}
 800d85e:	b082      	sub	sp, #8
 800d860:	af00      	add	r7, sp, #0
 800d862:	6078      	str	r0, [r7, #4]
	HAL_Delay(milliseconds);
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	0018      	movs	r0, r3
 800d868:	f7f5 fe86 	bl	8003578 <HAL_Delay>
}
 800d86c:	46c0      	nop			@ (mov r8, r8)
 800d86e:	46bd      	mov	sp, r7
 800d870:	b002      	add	sp, #8
 800d872:	bd80      	pop	{r7, pc}

0800d874 <setIntBufer>:
/**
 *    buf  len    num ( uint32)
 *    
 *    buf   
 * */
void setIntBufer(int32_t num, uint8_t buf[], uint8_t len){
 800d874:	b580      	push	{r7, lr}
 800d876:	b084      	sub	sp, #16
 800d878:	af00      	add	r7, sp, #0
 800d87a:	60f8      	str	r0, [r7, #12]
 800d87c:	60b9      	str	r1, [r7, #8]
 800d87e:	1dfb      	adds	r3, r7, #7
 800d880:	701a      	strb	r2, [r3, #0]
	  len -= 1;
 800d882:	1dfb      	adds	r3, r7, #7
 800d884:	1dfa      	adds	r2, r7, #7
 800d886:	7812      	ldrb	r2, [r2, #0]
 800d888:	3a01      	subs	r2, #1
 800d88a:	701a      	strb	r2, [r3, #0]

	  if(num < 0){ //      
 800d88c:	68fb      	ldr	r3, [r7, #12]
 800d88e:	2b00      	cmp	r3, #0
 800d890:	da06      	bge.n	800d8a0 <setIntBufer+0x2c>
		  num *= -1; //   
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	425b      	negs	r3, r3
 800d896:	60fb      	str	r3, [r7, #12]
		  buf[0] = '-'; //      
 800d898:	68bb      	ldr	r3, [r7, #8]
 800d89a:	222d      	movs	r2, #45	@ 0x2d
 800d89c:	701a      	strb	r2, [r3, #0]
 800d89e:	e002      	b.n	800d8a6 <setIntBufer+0x32>
	  }
	  else
		  buf[0] = 0; //  
 800d8a0:	68bb      	ldr	r3, [r7, #8]
 800d8a2:	2200      	movs	r2, #0
 800d8a4:	701a      	strb	r2, [r3, #0]

	  if(num == 0){ //      0
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d120      	bne.n	800d8ee <setIntBufer+0x7a>
		  buf[len] = '0';
 800d8ac:	1dfb      	adds	r3, r7, #7
 800d8ae:	781b      	ldrb	r3, [r3, #0]
 800d8b0:	68ba      	ldr	r2, [r7, #8]
 800d8b2:	18d3      	adds	r3, r2, r3
 800d8b4:	2230      	movs	r2, #48	@ 0x30
 800d8b6:	701a      	strb	r2, [r3, #0]
			  buf[len] = '0' + (num % 10);
			  num /= 10;
			  len--;
		  }
	  }
}
 800d8b8:	e01c      	b.n	800d8f4 <setIntBufer+0x80>
			  buf[len] = '0' + (num % 10);
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	210a      	movs	r1, #10
 800d8be:	0018      	movs	r0, r3
 800d8c0:	f7f2 fdae 	bl	8000420 <__aeabi_idivmod>
 800d8c4:	000b      	movs	r3, r1
 800d8c6:	b2da      	uxtb	r2, r3
 800d8c8:	1dfb      	adds	r3, r7, #7
 800d8ca:	781b      	ldrb	r3, [r3, #0]
 800d8cc:	68b9      	ldr	r1, [r7, #8]
 800d8ce:	18cb      	adds	r3, r1, r3
 800d8d0:	3230      	adds	r2, #48	@ 0x30
 800d8d2:	b2d2      	uxtb	r2, r2
 800d8d4:	701a      	strb	r2, [r3, #0]
			  num /= 10;
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	210a      	movs	r1, #10
 800d8da:	0018      	movs	r0, r3
 800d8dc:	f7f2 fcba 	bl	8000254 <__divsi3>
 800d8e0:	0003      	movs	r3, r0
 800d8e2:	60fb      	str	r3, [r7, #12]
			  len--;
 800d8e4:	1dfb      	adds	r3, r7, #7
 800d8e6:	781a      	ldrb	r2, [r3, #0]
 800d8e8:	1dfb      	adds	r3, r7, #7
 800d8ea:	3a01      	subs	r2, #1
 800d8ec:	701a      	strb	r2, [r3, #0]
		  while(num){
 800d8ee:	68fb      	ldr	r3, [r7, #12]
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d1e2      	bne.n	800d8ba <setIntBufer+0x46>
}
 800d8f4:	46c0      	nop			@ (mov r8, r8)
 800d8f6:	46bd      	mov	sp, r7
 800d8f8:	b004      	add	sp, #16
 800d8fa:	bd80      	pop	{r7, pc}

0800d8fc <UartPrint>:
#include "uart.h"

/*
 *      UART
 * */
void UartPrint(UART_HandleTypeDef* huart, uint8_t buf[], uint8_t len){
 800d8fc:	b580      	push	{r7, lr}
 800d8fe:	b084      	sub	sp, #16
 800d900:	af00      	add	r7, sp, #0
 800d902:	60f8      	str	r0, [r7, #12]
 800d904:	60b9      	str	r1, [r7, #8]
 800d906:	1dfb      	adds	r3, r7, #7
 800d908:	701a      	strb	r2, [r3, #0]

//	while( HAL_UART_Transmit_IT(huart, buf, len) == HAL_BUSY);
	HAL_UART_Transmit_IT(huart, buf, len);
 800d90a:	1dfb      	adds	r3, r7, #7
 800d90c:	781b      	ldrb	r3, [r3, #0]
 800d90e:	b29a      	uxth	r2, r3
 800d910:	68b9      	ldr	r1, [r7, #8]
 800d912:	68fb      	ldr	r3, [r7, #12]
 800d914:	0018      	movs	r0, r3
 800d916:	f7fa fd49 	bl	80083ac <HAL_UART_Transmit_IT>
}
 800d91a:	46c0      	nop			@ (mov r8, r8)
 800d91c:	46bd      	mov	sp, r7
 800d91e:	b004      	add	sp, #16
 800d920:	bd80      	pop	{r7, pc}
	...

0800d924 <UartPrintInt>:

/*
 *    num (int32)  UART
 * */
void UartPrintInt(UART_HandleTypeDef* huart, int32_t num, _Bool newStr){
 800d924:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d926:	46c6      	mov	lr, r8
 800d928:	b500      	push	{lr}
 800d92a:	b08e      	sub	sp, #56	@ 0x38
 800d92c:	af00      	add	r7, sp, #0
 800d92e:	6278      	str	r0, [r7, #36]	@ 0x24
 800d930:	6239      	str	r1, [r7, #32]
 800d932:	231f      	movs	r3, #31
 800d934:	18fb      	adds	r3, r7, r3
 800d936:	701a      	strb	r2, [r3, #0]
 800d938:	466b      	mov	r3, sp
 800d93a:	4698      	mov	r8, r3
	uint8_t len = 0;
 800d93c:	211f      	movs	r1, #31
 800d93e:	2018      	movs	r0, #24
 800d940:	180b      	adds	r3, r1, r0
 800d942:	19db      	adds	r3, r3, r7
 800d944:	2200      	movs	r2, #0
 800d946:	701a      	strb	r2, [r3, #0]
	if(num < 1000)
 800d948:	6a3a      	ldr	r2, [r7, #32]
 800d94a:	23fa      	movs	r3, #250	@ 0xfa
 800d94c:	009b      	lsls	r3, r3, #2
 800d94e:	429a      	cmp	r2, r3
 800d950:	da04      	bge.n	800d95c <UartPrintInt+0x38>
		len = 3;
 800d952:	180b      	adds	r3, r1, r0
 800d954:	19db      	adds	r3, r3, r7
 800d956:	2203      	movs	r2, #3
 800d958:	701a      	strb	r2, [r3, #0]
 800d95a:	e014      	b.n	800d986 <UartPrintInt+0x62>
	else if(num < 1000000)
 800d95c:	6a3b      	ldr	r3, [r7, #32]
 800d95e:	4a3b      	ldr	r2, [pc, #236]	@ (800da4c <UartPrintInt+0x128>)
 800d960:	4293      	cmp	r3, r2
 800d962:	dc06      	bgt.n	800d972 <UartPrintInt+0x4e>
		len = 6;
 800d964:	231f      	movs	r3, #31
 800d966:	2218      	movs	r2, #24
 800d968:	189b      	adds	r3, r3, r2
 800d96a:	19db      	adds	r3, r3, r7
 800d96c:	2206      	movs	r2, #6
 800d96e:	701a      	strb	r2, [r3, #0]
 800d970:	e009      	b.n	800d986 <UartPrintInt+0x62>
	else if(num > 1000000)
 800d972:	6a3b      	ldr	r3, [r7, #32]
 800d974:	4a36      	ldr	r2, [pc, #216]	@ (800da50 <UartPrintInt+0x12c>)
 800d976:	4293      	cmp	r3, r2
 800d978:	dd05      	ble.n	800d986 <UartPrintInt+0x62>
		len = 10;
 800d97a:	231f      	movs	r3, #31
 800d97c:	2218      	movs	r2, #24
 800d97e:	189b      	adds	r3, r3, r2
 800d980:	19db      	adds	r3, r3, r7
 800d982:	220a      	movs	r2, #10
 800d984:	701a      	strb	r2, [r3, #0]

	uint8_t buf[len];
 800d986:	231f      	movs	r3, #31
 800d988:	2218      	movs	r2, #24
 800d98a:	189b      	adds	r3, r3, r2
 800d98c:	19db      	adds	r3, r3, r7
 800d98e:	781b      	ldrb	r3, [r3, #0]
 800d990:	001a      	movs	r2, r3
 800d992:	3a01      	subs	r2, #1
 800d994:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d996:	60bb      	str	r3, [r7, #8]
 800d998:	2200      	movs	r2, #0
 800d99a:	60fa      	str	r2, [r7, #12]
 800d99c:	68b8      	ldr	r0, [r7, #8]
 800d99e:	68f9      	ldr	r1, [r7, #12]
 800d9a0:	0002      	movs	r2, r0
 800d9a2:	0f52      	lsrs	r2, r2, #29
 800d9a4:	000e      	movs	r6, r1
 800d9a6:	00f6      	lsls	r6, r6, #3
 800d9a8:	617e      	str	r6, [r7, #20]
 800d9aa:	697e      	ldr	r6, [r7, #20]
 800d9ac:	4316      	orrs	r6, r2
 800d9ae:	617e      	str	r6, [r7, #20]
 800d9b0:	0002      	movs	r2, r0
 800d9b2:	00d2      	lsls	r2, r2, #3
 800d9b4:	613a      	str	r2, [r7, #16]
 800d9b6:	603b      	str	r3, [r7, #0]
 800d9b8:	2200      	movs	r2, #0
 800d9ba:	607a      	str	r2, [r7, #4]
 800d9bc:	6838      	ldr	r0, [r7, #0]
 800d9be:	6879      	ldr	r1, [r7, #4]
 800d9c0:	0002      	movs	r2, r0
 800d9c2:	0f52      	lsrs	r2, r2, #29
 800d9c4:	000e      	movs	r6, r1
 800d9c6:	00f5      	lsls	r5, r6, #3
 800d9c8:	4315      	orrs	r5, r2
 800d9ca:	0002      	movs	r2, r0
 800d9cc:	00d4      	lsls	r4, r2, #3
 800d9ce:	3307      	adds	r3, #7
 800d9d0:	08db      	lsrs	r3, r3, #3
 800d9d2:	00db      	lsls	r3, r3, #3
 800d9d4:	466a      	mov	r2, sp
 800d9d6:	1ad3      	subs	r3, r2, r3
 800d9d8:	469d      	mov	sp, r3
 800d9da:	466b      	mov	r3, sp
 800d9dc:	3300      	adds	r3, #0
 800d9de:	62bb      	str	r3, [r7, #40]	@ 0x28
	for(int i = 0; i < len; i++)
 800d9e0:	2300      	movs	r3, #0
 800d9e2:	633b      	str	r3, [r7, #48]	@ 0x30
 800d9e4:	e007      	b.n	800d9f6 <UartPrintInt+0xd2>
		buf[i] = 0;
 800d9e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d9e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9ea:	18d3      	adds	r3, r2, r3
 800d9ec:	2200      	movs	r2, #0
 800d9ee:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < len; i++)
 800d9f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9f2:	3301      	adds	r3, #1
 800d9f4:	633b      	str	r3, [r7, #48]	@ 0x30
 800d9f6:	241f      	movs	r4, #31
 800d9f8:	2518      	movs	r5, #24
 800d9fa:	1963      	adds	r3, r4, r5
 800d9fc:	19db      	adds	r3, r3, r7
 800d9fe:	781b      	ldrb	r3, [r3, #0]
 800da00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800da02:	429a      	cmp	r2, r3
 800da04:	dbef      	blt.n	800d9e6 <UartPrintInt+0xc2>

	setIntBufer(num, buf, len);
 800da06:	1963      	adds	r3, r4, r5
 800da08:	19db      	adds	r3, r3, r7
 800da0a:	781a      	ldrb	r2, [r3, #0]
 800da0c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800da0e:	6a3b      	ldr	r3, [r7, #32]
 800da10:	0018      	movs	r0, r3
 800da12:	f7ff ff2f 	bl	800d874 <setIntBufer>
	UartPrint(huart, buf, len);
 800da16:	1963      	adds	r3, r4, r5
 800da18:	19db      	adds	r3, r3, r7
 800da1a:	781a      	ldrb	r2, [r3, #0]
 800da1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800da1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da20:	0018      	movs	r0, r3
 800da22:	f7ff ff6b 	bl	800d8fc <UartPrint>

	if(newStr)
 800da26:	231f      	movs	r3, #31
 800da28:	18fb      	adds	r3, r7, r3
 800da2a:	781b      	ldrb	r3, [r3, #0]
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	d005      	beq.n	800da3c <UartPrintInt+0x118>
		UartPrint(huart,"\r\n", 2);
 800da30:	4908      	ldr	r1, [pc, #32]	@ (800da54 <UartPrintInt+0x130>)
 800da32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da34:	2202      	movs	r2, #2
 800da36:	0018      	movs	r0, r3
 800da38:	f7ff ff60 	bl	800d8fc <UartPrint>
 800da3c:	46c5      	mov	sp, r8
}
 800da3e:	46c0      	nop			@ (mov r8, r8)
 800da40:	46bd      	mov	sp, r7
 800da42:	b00e      	add	sp, #56	@ 0x38
 800da44:	bc80      	pop	{r7}
 800da46:	46b8      	mov	r8, r7
 800da48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da4a:	46c0      	nop			@ (mov r8, r8)
 800da4c:	000f423f 	.word	0x000f423f
 800da50:	000f4240 	.word	0x000f4240
 800da54:	08010578 	.word	0x08010578

0800da58 <UartPrintString>:

/*
 *    buf  len  UART
 * */
void UartPrintString(UART_HandleTypeDef* huart, uint8_t *buf[], uint16_t len, _Bool newStr){
 800da58:	b580      	push	{r7, lr}
 800da5a:	b084      	sub	sp, #16
 800da5c:	af00      	add	r7, sp, #0
 800da5e:	60f8      	str	r0, [r7, #12]
 800da60:	60b9      	str	r1, [r7, #8]
 800da62:	0019      	movs	r1, r3
 800da64:	1dbb      	adds	r3, r7, #6
 800da66:	801a      	strh	r2, [r3, #0]
 800da68:	1d7b      	adds	r3, r7, #5
 800da6a:	1c0a      	adds	r2, r1, #0
 800da6c:	701a      	strb	r2, [r3, #0]
	UartPrint(huart, buf, len);
 800da6e:	1dbb      	adds	r3, r7, #6
 800da70:	881b      	ldrh	r3, [r3, #0]
 800da72:	b2da      	uxtb	r2, r3
 800da74:	68b9      	ldr	r1, [r7, #8]
 800da76:	68fb      	ldr	r3, [r7, #12]
 800da78:	0018      	movs	r0, r3
 800da7a:	f7ff ff3f 	bl	800d8fc <UartPrint>

	if(newStr)
 800da7e:	1d7b      	adds	r3, r7, #5
 800da80:	781b      	ldrb	r3, [r3, #0]
 800da82:	2b00      	cmp	r3, #0
 800da84:	d005      	beq.n	800da92 <UartPrintString+0x3a>
		UartPrint(huart,"\r\n", 2);
 800da86:	4905      	ldr	r1, [pc, #20]	@ (800da9c <UartPrintString+0x44>)
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	2202      	movs	r2, #2
 800da8c:	0018      	movs	r0, r3
 800da8e:	f7ff ff35 	bl	800d8fc <UartPrint>
}
 800da92:	46c0      	nop			@ (mov r8, r8)
 800da94:	46bd      	mov	sp, r7
 800da96:	b004      	add	sp, #16
 800da98:	bd80      	pop	{r7, pc}
 800da9a:	46c0      	nop			@ (mov r8, r8)
 800da9c:	08010578 	.word	0x08010578

0800daa0 <__cvt>:
 800daa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800daa2:	001f      	movs	r7, r3
 800daa4:	2300      	movs	r3, #0
 800daa6:	0016      	movs	r6, r2
 800daa8:	b08b      	sub	sp, #44	@ 0x2c
 800daaa:	429f      	cmp	r7, r3
 800daac:	da04      	bge.n	800dab8 <__cvt+0x18>
 800daae:	2180      	movs	r1, #128	@ 0x80
 800dab0:	0609      	lsls	r1, r1, #24
 800dab2:	187b      	adds	r3, r7, r1
 800dab4:	001f      	movs	r7, r3
 800dab6:	232d      	movs	r3, #45	@ 0x2d
 800dab8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800daba:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800dabc:	7013      	strb	r3, [r2, #0]
 800dabe:	2320      	movs	r3, #32
 800dac0:	2203      	movs	r2, #3
 800dac2:	439d      	bics	r5, r3
 800dac4:	2d46      	cmp	r5, #70	@ 0x46
 800dac6:	d007      	beq.n	800dad8 <__cvt+0x38>
 800dac8:	002b      	movs	r3, r5
 800daca:	3b45      	subs	r3, #69	@ 0x45
 800dacc:	4259      	negs	r1, r3
 800dace:	414b      	adcs	r3, r1
 800dad0:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800dad2:	3a01      	subs	r2, #1
 800dad4:	18cb      	adds	r3, r1, r3
 800dad6:	9310      	str	r3, [sp, #64]	@ 0x40
 800dad8:	ab09      	add	r3, sp, #36	@ 0x24
 800dada:	9304      	str	r3, [sp, #16]
 800dadc:	ab08      	add	r3, sp, #32
 800dade:	9303      	str	r3, [sp, #12]
 800dae0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800dae2:	9200      	str	r2, [sp, #0]
 800dae4:	9302      	str	r3, [sp, #8]
 800dae6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800dae8:	0032      	movs	r2, r6
 800daea:	9301      	str	r3, [sp, #4]
 800daec:	003b      	movs	r3, r7
 800daee:	f000 fe5f 	bl	800e7b0 <_dtoa_r>
 800daf2:	0004      	movs	r4, r0
 800daf4:	2d47      	cmp	r5, #71	@ 0x47
 800daf6:	d11b      	bne.n	800db30 <__cvt+0x90>
 800daf8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800dafa:	07db      	lsls	r3, r3, #31
 800dafc:	d511      	bpl.n	800db22 <__cvt+0x82>
 800dafe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800db00:	18c3      	adds	r3, r0, r3
 800db02:	9307      	str	r3, [sp, #28]
 800db04:	2200      	movs	r2, #0
 800db06:	2300      	movs	r3, #0
 800db08:	0030      	movs	r0, r6
 800db0a:	0039      	movs	r1, r7
 800db0c:	f7f2 fc9e 	bl	800044c <__aeabi_dcmpeq>
 800db10:	2800      	cmp	r0, #0
 800db12:	d001      	beq.n	800db18 <__cvt+0x78>
 800db14:	9b07      	ldr	r3, [sp, #28]
 800db16:	9309      	str	r3, [sp, #36]	@ 0x24
 800db18:	2230      	movs	r2, #48	@ 0x30
 800db1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db1c:	9907      	ldr	r1, [sp, #28]
 800db1e:	428b      	cmp	r3, r1
 800db20:	d320      	bcc.n	800db64 <__cvt+0xc4>
 800db22:	0020      	movs	r0, r4
 800db24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db26:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800db28:	1b1b      	subs	r3, r3, r4
 800db2a:	6013      	str	r3, [r2, #0]
 800db2c:	b00b      	add	sp, #44	@ 0x2c
 800db2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800db30:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800db32:	18c3      	adds	r3, r0, r3
 800db34:	9307      	str	r3, [sp, #28]
 800db36:	2d46      	cmp	r5, #70	@ 0x46
 800db38:	d1e4      	bne.n	800db04 <__cvt+0x64>
 800db3a:	7803      	ldrb	r3, [r0, #0]
 800db3c:	2b30      	cmp	r3, #48	@ 0x30
 800db3e:	d10c      	bne.n	800db5a <__cvt+0xba>
 800db40:	2200      	movs	r2, #0
 800db42:	2300      	movs	r3, #0
 800db44:	0030      	movs	r0, r6
 800db46:	0039      	movs	r1, r7
 800db48:	f7f2 fc80 	bl	800044c <__aeabi_dcmpeq>
 800db4c:	2800      	cmp	r0, #0
 800db4e:	d104      	bne.n	800db5a <__cvt+0xba>
 800db50:	2301      	movs	r3, #1
 800db52:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800db54:	1a9b      	subs	r3, r3, r2
 800db56:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800db58:	6013      	str	r3, [r2, #0]
 800db5a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800db5c:	9a07      	ldr	r2, [sp, #28]
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	18d3      	adds	r3, r2, r3
 800db62:	e7ce      	b.n	800db02 <__cvt+0x62>
 800db64:	1c59      	adds	r1, r3, #1
 800db66:	9109      	str	r1, [sp, #36]	@ 0x24
 800db68:	701a      	strb	r2, [r3, #0]
 800db6a:	e7d6      	b.n	800db1a <__cvt+0x7a>

0800db6c <__exponent>:
 800db6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800db6e:	232b      	movs	r3, #43	@ 0x2b
 800db70:	b085      	sub	sp, #20
 800db72:	0005      	movs	r5, r0
 800db74:	1e0c      	subs	r4, r1, #0
 800db76:	7002      	strb	r2, [r0, #0]
 800db78:	da01      	bge.n	800db7e <__exponent+0x12>
 800db7a:	424c      	negs	r4, r1
 800db7c:	3302      	adds	r3, #2
 800db7e:	706b      	strb	r3, [r5, #1]
 800db80:	2c09      	cmp	r4, #9
 800db82:	dd2c      	ble.n	800dbde <__exponent+0x72>
 800db84:	ab02      	add	r3, sp, #8
 800db86:	1dde      	adds	r6, r3, #7
 800db88:	0020      	movs	r0, r4
 800db8a:	210a      	movs	r1, #10
 800db8c:	f7f2 fc48 	bl	8000420 <__aeabi_idivmod>
 800db90:	0037      	movs	r7, r6
 800db92:	3130      	adds	r1, #48	@ 0x30
 800db94:	3e01      	subs	r6, #1
 800db96:	0020      	movs	r0, r4
 800db98:	7031      	strb	r1, [r6, #0]
 800db9a:	210a      	movs	r1, #10
 800db9c:	9401      	str	r4, [sp, #4]
 800db9e:	f7f2 fb59 	bl	8000254 <__divsi3>
 800dba2:	9b01      	ldr	r3, [sp, #4]
 800dba4:	0004      	movs	r4, r0
 800dba6:	2b63      	cmp	r3, #99	@ 0x63
 800dba8:	dcee      	bgt.n	800db88 <__exponent+0x1c>
 800dbaa:	1eba      	subs	r2, r7, #2
 800dbac:	1ca8      	adds	r0, r5, #2
 800dbae:	0001      	movs	r1, r0
 800dbb0:	0013      	movs	r3, r2
 800dbb2:	3430      	adds	r4, #48	@ 0x30
 800dbb4:	7014      	strb	r4, [r2, #0]
 800dbb6:	ac02      	add	r4, sp, #8
 800dbb8:	3407      	adds	r4, #7
 800dbba:	429c      	cmp	r4, r3
 800dbbc:	d80a      	bhi.n	800dbd4 <__exponent+0x68>
 800dbbe:	2300      	movs	r3, #0
 800dbc0:	4294      	cmp	r4, r2
 800dbc2:	d303      	bcc.n	800dbcc <__exponent+0x60>
 800dbc4:	3309      	adds	r3, #9
 800dbc6:	aa02      	add	r2, sp, #8
 800dbc8:	189b      	adds	r3, r3, r2
 800dbca:	1bdb      	subs	r3, r3, r7
 800dbcc:	18c0      	adds	r0, r0, r3
 800dbce:	1b40      	subs	r0, r0, r5
 800dbd0:	b005      	add	sp, #20
 800dbd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dbd4:	781c      	ldrb	r4, [r3, #0]
 800dbd6:	3301      	adds	r3, #1
 800dbd8:	700c      	strb	r4, [r1, #0]
 800dbda:	3101      	adds	r1, #1
 800dbdc:	e7eb      	b.n	800dbb6 <__exponent+0x4a>
 800dbde:	2330      	movs	r3, #48	@ 0x30
 800dbe0:	18e4      	adds	r4, r4, r3
 800dbe2:	70ab      	strb	r3, [r5, #2]
 800dbe4:	1d28      	adds	r0, r5, #4
 800dbe6:	70ec      	strb	r4, [r5, #3]
 800dbe8:	e7f1      	b.n	800dbce <__exponent+0x62>
	...

0800dbec <_printf_float>:
 800dbec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dbee:	b097      	sub	sp, #92	@ 0x5c
 800dbf0:	000d      	movs	r5, r1
 800dbf2:	920a      	str	r2, [sp, #40]	@ 0x28
 800dbf4:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 800dbf6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dbf8:	9009      	str	r0, [sp, #36]	@ 0x24
 800dbfa:	f000 fcc9 	bl	800e590 <_localeconv_r>
 800dbfe:	6803      	ldr	r3, [r0, #0]
 800dc00:	0018      	movs	r0, r3
 800dc02:	930d      	str	r3, [sp, #52]	@ 0x34
 800dc04:	f7f2 fa80 	bl	8000108 <strlen>
 800dc08:	2300      	movs	r3, #0
 800dc0a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800dc0c:	9314      	str	r3, [sp, #80]	@ 0x50
 800dc0e:	7e2b      	ldrb	r3, [r5, #24]
 800dc10:	2207      	movs	r2, #7
 800dc12:	930c      	str	r3, [sp, #48]	@ 0x30
 800dc14:	682b      	ldr	r3, [r5, #0]
 800dc16:	930e      	str	r3, [sp, #56]	@ 0x38
 800dc18:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800dc1a:	6823      	ldr	r3, [r4, #0]
 800dc1c:	05c9      	lsls	r1, r1, #23
 800dc1e:	d545      	bpl.n	800dcac <_printf_float+0xc0>
 800dc20:	189b      	adds	r3, r3, r2
 800dc22:	4393      	bics	r3, r2
 800dc24:	001a      	movs	r2, r3
 800dc26:	3208      	adds	r2, #8
 800dc28:	6022      	str	r2, [r4, #0]
 800dc2a:	2201      	movs	r2, #1
 800dc2c:	681e      	ldr	r6, [r3, #0]
 800dc2e:	685f      	ldr	r7, [r3, #4]
 800dc30:	007b      	lsls	r3, r7, #1
 800dc32:	085b      	lsrs	r3, r3, #1
 800dc34:	9311      	str	r3, [sp, #68]	@ 0x44
 800dc36:	9610      	str	r6, [sp, #64]	@ 0x40
 800dc38:	64ae      	str	r6, [r5, #72]	@ 0x48
 800dc3a:	64ef      	str	r7, [r5, #76]	@ 0x4c
 800dc3c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800dc3e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800dc40:	4ba7      	ldr	r3, [pc, #668]	@ (800dee0 <_printf_float+0x2f4>)
 800dc42:	4252      	negs	r2, r2
 800dc44:	f7f4 fb20 	bl	8002288 <__aeabi_dcmpun>
 800dc48:	2800      	cmp	r0, #0
 800dc4a:	d131      	bne.n	800dcb0 <_printf_float+0xc4>
 800dc4c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800dc4e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800dc50:	2201      	movs	r2, #1
 800dc52:	4ba3      	ldr	r3, [pc, #652]	@ (800dee0 <_printf_float+0x2f4>)
 800dc54:	4252      	negs	r2, r2
 800dc56:	f7f2 fc09 	bl	800046c <__aeabi_dcmple>
 800dc5a:	2800      	cmp	r0, #0
 800dc5c:	d128      	bne.n	800dcb0 <_printf_float+0xc4>
 800dc5e:	2200      	movs	r2, #0
 800dc60:	2300      	movs	r3, #0
 800dc62:	0030      	movs	r0, r6
 800dc64:	0039      	movs	r1, r7
 800dc66:	f7f2 fbf7 	bl	8000458 <__aeabi_dcmplt>
 800dc6a:	2800      	cmp	r0, #0
 800dc6c:	d003      	beq.n	800dc76 <_printf_float+0x8a>
 800dc6e:	002b      	movs	r3, r5
 800dc70:	222d      	movs	r2, #45	@ 0x2d
 800dc72:	3343      	adds	r3, #67	@ 0x43
 800dc74:	701a      	strb	r2, [r3, #0]
 800dc76:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dc78:	4f9a      	ldr	r7, [pc, #616]	@ (800dee4 <_printf_float+0x2f8>)
 800dc7a:	2b47      	cmp	r3, #71	@ 0x47
 800dc7c:	d800      	bhi.n	800dc80 <_printf_float+0x94>
 800dc7e:	4f9a      	ldr	r7, [pc, #616]	@ (800dee8 <_printf_float+0x2fc>)
 800dc80:	2303      	movs	r3, #3
 800dc82:	2400      	movs	r4, #0
 800dc84:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dc86:	612b      	str	r3, [r5, #16]
 800dc88:	3301      	adds	r3, #1
 800dc8a:	439a      	bics	r2, r3
 800dc8c:	602a      	str	r2, [r5, #0]
 800dc8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dc90:	0029      	movs	r1, r5
 800dc92:	9300      	str	r3, [sp, #0]
 800dc94:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dc96:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dc98:	aa15      	add	r2, sp, #84	@ 0x54
 800dc9a:	f000 f9e5 	bl	800e068 <_printf_common>
 800dc9e:	3001      	adds	r0, #1
 800dca0:	d000      	beq.n	800dca4 <_printf_float+0xb8>
 800dca2:	e09e      	b.n	800dde2 <_printf_float+0x1f6>
 800dca4:	2001      	movs	r0, #1
 800dca6:	4240      	negs	r0, r0
 800dca8:	b017      	add	sp, #92	@ 0x5c
 800dcaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dcac:	3307      	adds	r3, #7
 800dcae:	e7b8      	b.n	800dc22 <_printf_float+0x36>
 800dcb0:	0032      	movs	r2, r6
 800dcb2:	003b      	movs	r3, r7
 800dcb4:	0030      	movs	r0, r6
 800dcb6:	0039      	movs	r1, r7
 800dcb8:	f7f4 fae6 	bl	8002288 <__aeabi_dcmpun>
 800dcbc:	2800      	cmp	r0, #0
 800dcbe:	d00b      	beq.n	800dcd8 <_printf_float+0xec>
 800dcc0:	2f00      	cmp	r7, #0
 800dcc2:	da03      	bge.n	800dccc <_printf_float+0xe0>
 800dcc4:	002b      	movs	r3, r5
 800dcc6:	222d      	movs	r2, #45	@ 0x2d
 800dcc8:	3343      	adds	r3, #67	@ 0x43
 800dcca:	701a      	strb	r2, [r3, #0]
 800dccc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dcce:	4f87      	ldr	r7, [pc, #540]	@ (800deec <_printf_float+0x300>)
 800dcd0:	2b47      	cmp	r3, #71	@ 0x47
 800dcd2:	d8d5      	bhi.n	800dc80 <_printf_float+0x94>
 800dcd4:	4f86      	ldr	r7, [pc, #536]	@ (800def0 <_printf_float+0x304>)
 800dcd6:	e7d3      	b.n	800dc80 <_printf_float+0x94>
 800dcd8:	2220      	movs	r2, #32
 800dcda:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800dcdc:	686b      	ldr	r3, [r5, #4]
 800dcde:	4394      	bics	r4, r2
 800dce0:	1c5a      	adds	r2, r3, #1
 800dce2:	d146      	bne.n	800dd72 <_printf_float+0x186>
 800dce4:	3307      	adds	r3, #7
 800dce6:	606b      	str	r3, [r5, #4]
 800dce8:	2380      	movs	r3, #128	@ 0x80
 800dcea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dcec:	00db      	lsls	r3, r3, #3
 800dcee:	4313      	orrs	r3, r2
 800dcf0:	2200      	movs	r2, #0
 800dcf2:	602b      	str	r3, [r5, #0]
 800dcf4:	9206      	str	r2, [sp, #24]
 800dcf6:	aa14      	add	r2, sp, #80	@ 0x50
 800dcf8:	9205      	str	r2, [sp, #20]
 800dcfa:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800dcfc:	a90a      	add	r1, sp, #40	@ 0x28
 800dcfe:	9204      	str	r2, [sp, #16]
 800dd00:	aa13      	add	r2, sp, #76	@ 0x4c
 800dd02:	9203      	str	r2, [sp, #12]
 800dd04:	2223      	movs	r2, #35	@ 0x23
 800dd06:	1852      	adds	r2, r2, r1
 800dd08:	9202      	str	r2, [sp, #8]
 800dd0a:	9301      	str	r3, [sp, #4]
 800dd0c:	686b      	ldr	r3, [r5, #4]
 800dd0e:	0032      	movs	r2, r6
 800dd10:	9300      	str	r3, [sp, #0]
 800dd12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dd14:	003b      	movs	r3, r7
 800dd16:	f7ff fec3 	bl	800daa0 <__cvt>
 800dd1a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800dd1c:	0007      	movs	r7, r0
 800dd1e:	2c47      	cmp	r4, #71	@ 0x47
 800dd20:	d12d      	bne.n	800dd7e <_printf_float+0x192>
 800dd22:	1cd3      	adds	r3, r2, #3
 800dd24:	db02      	blt.n	800dd2c <_printf_float+0x140>
 800dd26:	686b      	ldr	r3, [r5, #4]
 800dd28:	429a      	cmp	r2, r3
 800dd2a:	dd47      	ble.n	800ddbc <_printf_float+0x1d0>
 800dd2c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dd2e:	3b02      	subs	r3, #2
 800dd30:	b2db      	uxtb	r3, r3
 800dd32:	930c      	str	r3, [sp, #48]	@ 0x30
 800dd34:	0028      	movs	r0, r5
 800dd36:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800dd38:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800dd3a:	3901      	subs	r1, #1
 800dd3c:	3050      	adds	r0, #80	@ 0x50
 800dd3e:	9113      	str	r1, [sp, #76]	@ 0x4c
 800dd40:	f7ff ff14 	bl	800db6c <__exponent>
 800dd44:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800dd46:	0004      	movs	r4, r0
 800dd48:	1813      	adds	r3, r2, r0
 800dd4a:	612b      	str	r3, [r5, #16]
 800dd4c:	2a01      	cmp	r2, #1
 800dd4e:	dc02      	bgt.n	800dd56 <_printf_float+0x16a>
 800dd50:	682a      	ldr	r2, [r5, #0]
 800dd52:	07d2      	lsls	r2, r2, #31
 800dd54:	d501      	bpl.n	800dd5a <_printf_float+0x16e>
 800dd56:	3301      	adds	r3, #1
 800dd58:	612b      	str	r3, [r5, #16]
 800dd5a:	2323      	movs	r3, #35	@ 0x23
 800dd5c:	aa0a      	add	r2, sp, #40	@ 0x28
 800dd5e:	189b      	adds	r3, r3, r2
 800dd60:	781b      	ldrb	r3, [r3, #0]
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	d100      	bne.n	800dd68 <_printf_float+0x17c>
 800dd66:	e792      	b.n	800dc8e <_printf_float+0xa2>
 800dd68:	002b      	movs	r3, r5
 800dd6a:	222d      	movs	r2, #45	@ 0x2d
 800dd6c:	3343      	adds	r3, #67	@ 0x43
 800dd6e:	701a      	strb	r2, [r3, #0]
 800dd70:	e78d      	b.n	800dc8e <_printf_float+0xa2>
 800dd72:	2c47      	cmp	r4, #71	@ 0x47
 800dd74:	d1b8      	bne.n	800dce8 <_printf_float+0xfc>
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	d1b6      	bne.n	800dce8 <_printf_float+0xfc>
 800dd7a:	3301      	adds	r3, #1
 800dd7c:	e7b3      	b.n	800dce6 <_printf_float+0xfa>
 800dd7e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dd80:	2b65      	cmp	r3, #101	@ 0x65
 800dd82:	d9d7      	bls.n	800dd34 <_printf_float+0x148>
 800dd84:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dd86:	2b66      	cmp	r3, #102	@ 0x66
 800dd88:	d11a      	bne.n	800ddc0 <_printf_float+0x1d4>
 800dd8a:	686b      	ldr	r3, [r5, #4]
 800dd8c:	2a00      	cmp	r2, #0
 800dd8e:	dd09      	ble.n	800dda4 <_printf_float+0x1b8>
 800dd90:	612a      	str	r2, [r5, #16]
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d102      	bne.n	800dd9c <_printf_float+0x1b0>
 800dd96:	6829      	ldr	r1, [r5, #0]
 800dd98:	07c9      	lsls	r1, r1, #31
 800dd9a:	d50b      	bpl.n	800ddb4 <_printf_float+0x1c8>
 800dd9c:	3301      	adds	r3, #1
 800dd9e:	189b      	adds	r3, r3, r2
 800dda0:	612b      	str	r3, [r5, #16]
 800dda2:	e007      	b.n	800ddb4 <_printf_float+0x1c8>
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d103      	bne.n	800ddb0 <_printf_float+0x1c4>
 800dda8:	2201      	movs	r2, #1
 800ddaa:	6829      	ldr	r1, [r5, #0]
 800ddac:	4211      	tst	r1, r2
 800ddae:	d000      	beq.n	800ddb2 <_printf_float+0x1c6>
 800ddb0:	1c9a      	adds	r2, r3, #2
 800ddb2:	612a      	str	r2, [r5, #16]
 800ddb4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ddb6:	2400      	movs	r4, #0
 800ddb8:	65ab      	str	r3, [r5, #88]	@ 0x58
 800ddba:	e7ce      	b.n	800dd5a <_printf_float+0x16e>
 800ddbc:	2367      	movs	r3, #103	@ 0x67
 800ddbe:	930c      	str	r3, [sp, #48]	@ 0x30
 800ddc0:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800ddc2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ddc4:	4299      	cmp	r1, r3
 800ddc6:	db06      	blt.n	800ddd6 <_printf_float+0x1ea>
 800ddc8:	682b      	ldr	r3, [r5, #0]
 800ddca:	6129      	str	r1, [r5, #16]
 800ddcc:	07db      	lsls	r3, r3, #31
 800ddce:	d5f1      	bpl.n	800ddb4 <_printf_float+0x1c8>
 800ddd0:	3101      	adds	r1, #1
 800ddd2:	6129      	str	r1, [r5, #16]
 800ddd4:	e7ee      	b.n	800ddb4 <_printf_float+0x1c8>
 800ddd6:	2201      	movs	r2, #1
 800ddd8:	2900      	cmp	r1, #0
 800ddda:	dce0      	bgt.n	800dd9e <_printf_float+0x1b2>
 800dddc:	1892      	adds	r2, r2, r2
 800ddde:	1a52      	subs	r2, r2, r1
 800dde0:	e7dd      	b.n	800dd9e <_printf_float+0x1b2>
 800dde2:	682a      	ldr	r2, [r5, #0]
 800dde4:	0553      	lsls	r3, r2, #21
 800dde6:	d408      	bmi.n	800ddfa <_printf_float+0x20e>
 800dde8:	692b      	ldr	r3, [r5, #16]
 800ddea:	003a      	movs	r2, r7
 800ddec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ddee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ddf0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800ddf2:	47a0      	blx	r4
 800ddf4:	3001      	adds	r0, #1
 800ddf6:	d129      	bne.n	800de4c <_printf_float+0x260>
 800ddf8:	e754      	b.n	800dca4 <_printf_float+0xb8>
 800ddfa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ddfc:	2b65      	cmp	r3, #101	@ 0x65
 800ddfe:	d800      	bhi.n	800de02 <_printf_float+0x216>
 800de00:	e0db      	b.n	800dfba <_printf_float+0x3ce>
 800de02:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800de04:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800de06:	2200      	movs	r2, #0
 800de08:	2300      	movs	r3, #0
 800de0a:	f7f2 fb1f 	bl	800044c <__aeabi_dcmpeq>
 800de0e:	2800      	cmp	r0, #0
 800de10:	d033      	beq.n	800de7a <_printf_float+0x28e>
 800de12:	2301      	movs	r3, #1
 800de14:	4a37      	ldr	r2, [pc, #220]	@ (800def4 <_printf_float+0x308>)
 800de16:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800de18:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800de1a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800de1c:	47a0      	blx	r4
 800de1e:	3001      	adds	r0, #1
 800de20:	d100      	bne.n	800de24 <_printf_float+0x238>
 800de22:	e73f      	b.n	800dca4 <_printf_float+0xb8>
 800de24:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800de26:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800de28:	42b3      	cmp	r3, r6
 800de2a:	db02      	blt.n	800de32 <_printf_float+0x246>
 800de2c:	682b      	ldr	r3, [r5, #0]
 800de2e:	07db      	lsls	r3, r3, #31
 800de30:	d50c      	bpl.n	800de4c <_printf_float+0x260>
 800de32:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800de34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800de36:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800de38:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800de3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800de3c:	47a0      	blx	r4
 800de3e:	2400      	movs	r4, #0
 800de40:	3001      	adds	r0, #1
 800de42:	d100      	bne.n	800de46 <_printf_float+0x25a>
 800de44:	e72e      	b.n	800dca4 <_printf_float+0xb8>
 800de46:	1e73      	subs	r3, r6, #1
 800de48:	42a3      	cmp	r3, r4
 800de4a:	dc0a      	bgt.n	800de62 <_printf_float+0x276>
 800de4c:	682b      	ldr	r3, [r5, #0]
 800de4e:	079b      	lsls	r3, r3, #30
 800de50:	d500      	bpl.n	800de54 <_printf_float+0x268>
 800de52:	e106      	b.n	800e062 <_printf_float+0x476>
 800de54:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800de56:	68e8      	ldr	r0, [r5, #12]
 800de58:	4298      	cmp	r0, r3
 800de5a:	db00      	blt.n	800de5e <_printf_float+0x272>
 800de5c:	e724      	b.n	800dca8 <_printf_float+0xbc>
 800de5e:	0018      	movs	r0, r3
 800de60:	e722      	b.n	800dca8 <_printf_float+0xbc>
 800de62:	002a      	movs	r2, r5
 800de64:	2301      	movs	r3, #1
 800de66:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800de68:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800de6a:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800de6c:	321a      	adds	r2, #26
 800de6e:	47b8      	blx	r7
 800de70:	3001      	adds	r0, #1
 800de72:	d100      	bne.n	800de76 <_printf_float+0x28a>
 800de74:	e716      	b.n	800dca4 <_printf_float+0xb8>
 800de76:	3401      	adds	r4, #1
 800de78:	e7e5      	b.n	800de46 <_printf_float+0x25a>
 800de7a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	dc3b      	bgt.n	800def8 <_printf_float+0x30c>
 800de80:	2301      	movs	r3, #1
 800de82:	4a1c      	ldr	r2, [pc, #112]	@ (800def4 <_printf_float+0x308>)
 800de84:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800de86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800de88:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800de8a:	47a0      	blx	r4
 800de8c:	3001      	adds	r0, #1
 800de8e:	d100      	bne.n	800de92 <_printf_float+0x2a6>
 800de90:	e708      	b.n	800dca4 <_printf_float+0xb8>
 800de92:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800de94:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800de96:	4333      	orrs	r3, r6
 800de98:	d102      	bne.n	800dea0 <_printf_float+0x2b4>
 800de9a:	682b      	ldr	r3, [r5, #0]
 800de9c:	07db      	lsls	r3, r3, #31
 800de9e:	d5d5      	bpl.n	800de4c <_printf_float+0x260>
 800dea0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dea2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800dea4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800dea6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dea8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800deaa:	47a0      	blx	r4
 800deac:	2300      	movs	r3, #0
 800deae:	3001      	adds	r0, #1
 800deb0:	d100      	bne.n	800deb4 <_printf_float+0x2c8>
 800deb2:	e6f7      	b.n	800dca4 <_printf_float+0xb8>
 800deb4:	930c      	str	r3, [sp, #48]	@ 0x30
 800deb6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800deb8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800deba:	425b      	negs	r3, r3
 800debc:	4293      	cmp	r3, r2
 800debe:	dc01      	bgt.n	800dec4 <_printf_float+0x2d8>
 800dec0:	0033      	movs	r3, r6
 800dec2:	e792      	b.n	800ddea <_printf_float+0x1fe>
 800dec4:	002a      	movs	r2, r5
 800dec6:	2301      	movs	r3, #1
 800dec8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800deca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800decc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800dece:	321a      	adds	r2, #26
 800ded0:	47a0      	blx	r4
 800ded2:	3001      	adds	r0, #1
 800ded4:	d100      	bne.n	800ded8 <_printf_float+0x2ec>
 800ded6:	e6e5      	b.n	800dca4 <_printf_float+0xb8>
 800ded8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800deda:	3301      	adds	r3, #1
 800dedc:	e7ea      	b.n	800deb4 <_printf_float+0x2c8>
 800dede:	46c0      	nop			@ (mov r8, r8)
 800dee0:	7fefffff 	.word	0x7fefffff
 800dee4:	08010f48 	.word	0x08010f48
 800dee8:	08010f44 	.word	0x08010f44
 800deec:	08010f50 	.word	0x08010f50
 800def0:	08010f4c 	.word	0x08010f4c
 800def4:	08010f54 	.word	0x08010f54
 800def8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800defa:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800defc:	930c      	str	r3, [sp, #48]	@ 0x30
 800defe:	429e      	cmp	r6, r3
 800df00:	dd00      	ble.n	800df04 <_printf_float+0x318>
 800df02:	001e      	movs	r6, r3
 800df04:	2e00      	cmp	r6, #0
 800df06:	dc31      	bgt.n	800df6c <_printf_float+0x380>
 800df08:	43f3      	mvns	r3, r6
 800df0a:	2400      	movs	r4, #0
 800df0c:	17db      	asrs	r3, r3, #31
 800df0e:	4033      	ands	r3, r6
 800df10:	930e      	str	r3, [sp, #56]	@ 0x38
 800df12:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800df14:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800df16:	1af3      	subs	r3, r6, r3
 800df18:	42a3      	cmp	r3, r4
 800df1a:	dc30      	bgt.n	800df7e <_printf_float+0x392>
 800df1c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800df1e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800df20:	429a      	cmp	r2, r3
 800df22:	dc38      	bgt.n	800df96 <_printf_float+0x3aa>
 800df24:	682b      	ldr	r3, [r5, #0]
 800df26:	07db      	lsls	r3, r3, #31
 800df28:	d435      	bmi.n	800df96 <_printf_float+0x3aa>
 800df2a:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800df2c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800df2e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800df30:	1b9b      	subs	r3, r3, r6
 800df32:	1b14      	subs	r4, r2, r4
 800df34:	429c      	cmp	r4, r3
 800df36:	dd00      	ble.n	800df3a <_printf_float+0x34e>
 800df38:	001c      	movs	r4, r3
 800df3a:	2c00      	cmp	r4, #0
 800df3c:	dc34      	bgt.n	800dfa8 <_printf_float+0x3bc>
 800df3e:	43e3      	mvns	r3, r4
 800df40:	2600      	movs	r6, #0
 800df42:	17db      	asrs	r3, r3, #31
 800df44:	401c      	ands	r4, r3
 800df46:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800df48:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800df4a:	1ad3      	subs	r3, r2, r3
 800df4c:	1b1b      	subs	r3, r3, r4
 800df4e:	42b3      	cmp	r3, r6
 800df50:	dc00      	bgt.n	800df54 <_printf_float+0x368>
 800df52:	e77b      	b.n	800de4c <_printf_float+0x260>
 800df54:	002a      	movs	r2, r5
 800df56:	2301      	movs	r3, #1
 800df58:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800df5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800df5c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800df5e:	321a      	adds	r2, #26
 800df60:	47b8      	blx	r7
 800df62:	3001      	adds	r0, #1
 800df64:	d100      	bne.n	800df68 <_printf_float+0x37c>
 800df66:	e69d      	b.n	800dca4 <_printf_float+0xb8>
 800df68:	3601      	adds	r6, #1
 800df6a:	e7ec      	b.n	800df46 <_printf_float+0x35a>
 800df6c:	0033      	movs	r3, r6
 800df6e:	003a      	movs	r2, r7
 800df70:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800df72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800df74:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800df76:	47a0      	blx	r4
 800df78:	3001      	adds	r0, #1
 800df7a:	d1c5      	bne.n	800df08 <_printf_float+0x31c>
 800df7c:	e692      	b.n	800dca4 <_printf_float+0xb8>
 800df7e:	002a      	movs	r2, r5
 800df80:	2301      	movs	r3, #1
 800df82:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800df84:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800df86:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800df88:	321a      	adds	r2, #26
 800df8a:	47b0      	blx	r6
 800df8c:	3001      	adds	r0, #1
 800df8e:	d100      	bne.n	800df92 <_printf_float+0x3a6>
 800df90:	e688      	b.n	800dca4 <_printf_float+0xb8>
 800df92:	3401      	adds	r4, #1
 800df94:	e7bd      	b.n	800df12 <_printf_float+0x326>
 800df96:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800df98:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800df9a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800df9c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800df9e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800dfa0:	47a0      	blx	r4
 800dfa2:	3001      	adds	r0, #1
 800dfa4:	d1c1      	bne.n	800df2a <_printf_float+0x33e>
 800dfa6:	e67d      	b.n	800dca4 <_printf_float+0xb8>
 800dfa8:	19ba      	adds	r2, r7, r6
 800dfaa:	0023      	movs	r3, r4
 800dfac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800dfae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dfb0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800dfb2:	47b0      	blx	r6
 800dfb4:	3001      	adds	r0, #1
 800dfb6:	d1c2      	bne.n	800df3e <_printf_float+0x352>
 800dfb8:	e674      	b.n	800dca4 <_printf_float+0xb8>
 800dfba:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800dfbc:	930c      	str	r3, [sp, #48]	@ 0x30
 800dfbe:	2b01      	cmp	r3, #1
 800dfc0:	dc02      	bgt.n	800dfc8 <_printf_float+0x3dc>
 800dfc2:	2301      	movs	r3, #1
 800dfc4:	421a      	tst	r2, r3
 800dfc6:	d039      	beq.n	800e03c <_printf_float+0x450>
 800dfc8:	2301      	movs	r3, #1
 800dfca:	003a      	movs	r2, r7
 800dfcc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800dfce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dfd0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800dfd2:	47b0      	blx	r6
 800dfd4:	3001      	adds	r0, #1
 800dfd6:	d100      	bne.n	800dfda <_printf_float+0x3ee>
 800dfd8:	e664      	b.n	800dca4 <_printf_float+0xb8>
 800dfda:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dfdc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800dfde:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800dfe0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dfe2:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800dfe4:	47b0      	blx	r6
 800dfe6:	3001      	adds	r0, #1
 800dfe8:	d100      	bne.n	800dfec <_printf_float+0x400>
 800dfea:	e65b      	b.n	800dca4 <_printf_float+0xb8>
 800dfec:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800dfee:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800dff0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dff2:	2200      	movs	r2, #0
 800dff4:	3b01      	subs	r3, #1
 800dff6:	930c      	str	r3, [sp, #48]	@ 0x30
 800dff8:	2300      	movs	r3, #0
 800dffa:	f7f2 fa27 	bl	800044c <__aeabi_dcmpeq>
 800dffe:	2800      	cmp	r0, #0
 800e000:	d11a      	bne.n	800e038 <_printf_float+0x44c>
 800e002:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e004:	1c7a      	adds	r2, r7, #1
 800e006:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e008:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e00a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800e00c:	47b0      	blx	r6
 800e00e:	3001      	adds	r0, #1
 800e010:	d10e      	bne.n	800e030 <_printf_float+0x444>
 800e012:	e647      	b.n	800dca4 <_printf_float+0xb8>
 800e014:	002a      	movs	r2, r5
 800e016:	2301      	movs	r3, #1
 800e018:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e01a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e01c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800e01e:	321a      	adds	r2, #26
 800e020:	47b8      	blx	r7
 800e022:	3001      	adds	r0, #1
 800e024:	d100      	bne.n	800e028 <_printf_float+0x43c>
 800e026:	e63d      	b.n	800dca4 <_printf_float+0xb8>
 800e028:	3601      	adds	r6, #1
 800e02a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e02c:	429e      	cmp	r6, r3
 800e02e:	dbf1      	blt.n	800e014 <_printf_float+0x428>
 800e030:	002a      	movs	r2, r5
 800e032:	0023      	movs	r3, r4
 800e034:	3250      	adds	r2, #80	@ 0x50
 800e036:	e6d9      	b.n	800ddec <_printf_float+0x200>
 800e038:	2600      	movs	r6, #0
 800e03a:	e7f6      	b.n	800e02a <_printf_float+0x43e>
 800e03c:	003a      	movs	r2, r7
 800e03e:	e7e2      	b.n	800e006 <_printf_float+0x41a>
 800e040:	002a      	movs	r2, r5
 800e042:	2301      	movs	r3, #1
 800e044:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e046:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e048:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800e04a:	3219      	adds	r2, #25
 800e04c:	47b0      	blx	r6
 800e04e:	3001      	adds	r0, #1
 800e050:	d100      	bne.n	800e054 <_printf_float+0x468>
 800e052:	e627      	b.n	800dca4 <_printf_float+0xb8>
 800e054:	3401      	adds	r4, #1
 800e056:	68eb      	ldr	r3, [r5, #12]
 800e058:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800e05a:	1a9b      	subs	r3, r3, r2
 800e05c:	42a3      	cmp	r3, r4
 800e05e:	dcef      	bgt.n	800e040 <_printf_float+0x454>
 800e060:	e6f8      	b.n	800de54 <_printf_float+0x268>
 800e062:	2400      	movs	r4, #0
 800e064:	e7f7      	b.n	800e056 <_printf_float+0x46a>
 800e066:	46c0      	nop			@ (mov r8, r8)

0800e068 <_printf_common>:
 800e068:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e06a:	0016      	movs	r6, r2
 800e06c:	9301      	str	r3, [sp, #4]
 800e06e:	688a      	ldr	r2, [r1, #8]
 800e070:	690b      	ldr	r3, [r1, #16]
 800e072:	000c      	movs	r4, r1
 800e074:	9000      	str	r0, [sp, #0]
 800e076:	4293      	cmp	r3, r2
 800e078:	da00      	bge.n	800e07c <_printf_common+0x14>
 800e07a:	0013      	movs	r3, r2
 800e07c:	0022      	movs	r2, r4
 800e07e:	6033      	str	r3, [r6, #0]
 800e080:	3243      	adds	r2, #67	@ 0x43
 800e082:	7812      	ldrb	r2, [r2, #0]
 800e084:	2a00      	cmp	r2, #0
 800e086:	d001      	beq.n	800e08c <_printf_common+0x24>
 800e088:	3301      	adds	r3, #1
 800e08a:	6033      	str	r3, [r6, #0]
 800e08c:	6823      	ldr	r3, [r4, #0]
 800e08e:	069b      	lsls	r3, r3, #26
 800e090:	d502      	bpl.n	800e098 <_printf_common+0x30>
 800e092:	6833      	ldr	r3, [r6, #0]
 800e094:	3302      	adds	r3, #2
 800e096:	6033      	str	r3, [r6, #0]
 800e098:	6822      	ldr	r2, [r4, #0]
 800e09a:	2306      	movs	r3, #6
 800e09c:	0015      	movs	r5, r2
 800e09e:	401d      	ands	r5, r3
 800e0a0:	421a      	tst	r2, r3
 800e0a2:	d027      	beq.n	800e0f4 <_printf_common+0x8c>
 800e0a4:	0023      	movs	r3, r4
 800e0a6:	3343      	adds	r3, #67	@ 0x43
 800e0a8:	781b      	ldrb	r3, [r3, #0]
 800e0aa:	1e5a      	subs	r2, r3, #1
 800e0ac:	4193      	sbcs	r3, r2
 800e0ae:	6822      	ldr	r2, [r4, #0]
 800e0b0:	0692      	lsls	r2, r2, #26
 800e0b2:	d430      	bmi.n	800e116 <_printf_common+0xae>
 800e0b4:	0022      	movs	r2, r4
 800e0b6:	9901      	ldr	r1, [sp, #4]
 800e0b8:	9800      	ldr	r0, [sp, #0]
 800e0ba:	9d08      	ldr	r5, [sp, #32]
 800e0bc:	3243      	adds	r2, #67	@ 0x43
 800e0be:	47a8      	blx	r5
 800e0c0:	3001      	adds	r0, #1
 800e0c2:	d025      	beq.n	800e110 <_printf_common+0xa8>
 800e0c4:	2206      	movs	r2, #6
 800e0c6:	6823      	ldr	r3, [r4, #0]
 800e0c8:	2500      	movs	r5, #0
 800e0ca:	4013      	ands	r3, r2
 800e0cc:	2b04      	cmp	r3, #4
 800e0ce:	d105      	bne.n	800e0dc <_printf_common+0x74>
 800e0d0:	6833      	ldr	r3, [r6, #0]
 800e0d2:	68e5      	ldr	r5, [r4, #12]
 800e0d4:	1aed      	subs	r5, r5, r3
 800e0d6:	43eb      	mvns	r3, r5
 800e0d8:	17db      	asrs	r3, r3, #31
 800e0da:	401d      	ands	r5, r3
 800e0dc:	68a3      	ldr	r3, [r4, #8]
 800e0de:	6922      	ldr	r2, [r4, #16]
 800e0e0:	4293      	cmp	r3, r2
 800e0e2:	dd01      	ble.n	800e0e8 <_printf_common+0x80>
 800e0e4:	1a9b      	subs	r3, r3, r2
 800e0e6:	18ed      	adds	r5, r5, r3
 800e0e8:	2600      	movs	r6, #0
 800e0ea:	42b5      	cmp	r5, r6
 800e0ec:	d120      	bne.n	800e130 <_printf_common+0xc8>
 800e0ee:	2000      	movs	r0, #0
 800e0f0:	e010      	b.n	800e114 <_printf_common+0xac>
 800e0f2:	3501      	adds	r5, #1
 800e0f4:	68e3      	ldr	r3, [r4, #12]
 800e0f6:	6832      	ldr	r2, [r6, #0]
 800e0f8:	1a9b      	subs	r3, r3, r2
 800e0fa:	42ab      	cmp	r3, r5
 800e0fc:	ddd2      	ble.n	800e0a4 <_printf_common+0x3c>
 800e0fe:	0022      	movs	r2, r4
 800e100:	2301      	movs	r3, #1
 800e102:	9901      	ldr	r1, [sp, #4]
 800e104:	9800      	ldr	r0, [sp, #0]
 800e106:	9f08      	ldr	r7, [sp, #32]
 800e108:	3219      	adds	r2, #25
 800e10a:	47b8      	blx	r7
 800e10c:	3001      	adds	r0, #1
 800e10e:	d1f0      	bne.n	800e0f2 <_printf_common+0x8a>
 800e110:	2001      	movs	r0, #1
 800e112:	4240      	negs	r0, r0
 800e114:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e116:	2030      	movs	r0, #48	@ 0x30
 800e118:	18e1      	adds	r1, r4, r3
 800e11a:	3143      	adds	r1, #67	@ 0x43
 800e11c:	7008      	strb	r0, [r1, #0]
 800e11e:	0021      	movs	r1, r4
 800e120:	1c5a      	adds	r2, r3, #1
 800e122:	3145      	adds	r1, #69	@ 0x45
 800e124:	7809      	ldrb	r1, [r1, #0]
 800e126:	18a2      	adds	r2, r4, r2
 800e128:	3243      	adds	r2, #67	@ 0x43
 800e12a:	3302      	adds	r3, #2
 800e12c:	7011      	strb	r1, [r2, #0]
 800e12e:	e7c1      	b.n	800e0b4 <_printf_common+0x4c>
 800e130:	0022      	movs	r2, r4
 800e132:	2301      	movs	r3, #1
 800e134:	9901      	ldr	r1, [sp, #4]
 800e136:	9800      	ldr	r0, [sp, #0]
 800e138:	9f08      	ldr	r7, [sp, #32]
 800e13a:	321a      	adds	r2, #26
 800e13c:	47b8      	blx	r7
 800e13e:	3001      	adds	r0, #1
 800e140:	d0e6      	beq.n	800e110 <_printf_common+0xa8>
 800e142:	3601      	adds	r6, #1
 800e144:	e7d1      	b.n	800e0ea <_printf_common+0x82>
	...

0800e148 <_printf_i>:
 800e148:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e14a:	b08b      	sub	sp, #44	@ 0x2c
 800e14c:	9206      	str	r2, [sp, #24]
 800e14e:	000a      	movs	r2, r1
 800e150:	3243      	adds	r2, #67	@ 0x43
 800e152:	9307      	str	r3, [sp, #28]
 800e154:	9005      	str	r0, [sp, #20]
 800e156:	9203      	str	r2, [sp, #12]
 800e158:	7e0a      	ldrb	r2, [r1, #24]
 800e15a:	000c      	movs	r4, r1
 800e15c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e15e:	2a78      	cmp	r2, #120	@ 0x78
 800e160:	d809      	bhi.n	800e176 <_printf_i+0x2e>
 800e162:	2a62      	cmp	r2, #98	@ 0x62
 800e164:	d80b      	bhi.n	800e17e <_printf_i+0x36>
 800e166:	2a00      	cmp	r2, #0
 800e168:	d100      	bne.n	800e16c <_printf_i+0x24>
 800e16a:	e0ba      	b.n	800e2e2 <_printf_i+0x19a>
 800e16c:	497a      	ldr	r1, [pc, #488]	@ (800e358 <_printf_i+0x210>)
 800e16e:	9104      	str	r1, [sp, #16]
 800e170:	2a58      	cmp	r2, #88	@ 0x58
 800e172:	d100      	bne.n	800e176 <_printf_i+0x2e>
 800e174:	e08e      	b.n	800e294 <_printf_i+0x14c>
 800e176:	0025      	movs	r5, r4
 800e178:	3542      	adds	r5, #66	@ 0x42
 800e17a:	702a      	strb	r2, [r5, #0]
 800e17c:	e022      	b.n	800e1c4 <_printf_i+0x7c>
 800e17e:	0010      	movs	r0, r2
 800e180:	3863      	subs	r0, #99	@ 0x63
 800e182:	2815      	cmp	r0, #21
 800e184:	d8f7      	bhi.n	800e176 <_printf_i+0x2e>
 800e186:	f7f1 ffd1 	bl	800012c <__gnu_thumb1_case_shi>
 800e18a:	0016      	.short	0x0016
 800e18c:	fff6001f 	.word	0xfff6001f
 800e190:	fff6fff6 	.word	0xfff6fff6
 800e194:	001ffff6 	.word	0x001ffff6
 800e198:	fff6fff6 	.word	0xfff6fff6
 800e19c:	fff6fff6 	.word	0xfff6fff6
 800e1a0:	0036009f 	.word	0x0036009f
 800e1a4:	fff6007e 	.word	0xfff6007e
 800e1a8:	00b0fff6 	.word	0x00b0fff6
 800e1ac:	0036fff6 	.word	0x0036fff6
 800e1b0:	fff6fff6 	.word	0xfff6fff6
 800e1b4:	0082      	.short	0x0082
 800e1b6:	0025      	movs	r5, r4
 800e1b8:	681a      	ldr	r2, [r3, #0]
 800e1ba:	3542      	adds	r5, #66	@ 0x42
 800e1bc:	1d11      	adds	r1, r2, #4
 800e1be:	6019      	str	r1, [r3, #0]
 800e1c0:	6813      	ldr	r3, [r2, #0]
 800e1c2:	702b      	strb	r3, [r5, #0]
 800e1c4:	2301      	movs	r3, #1
 800e1c6:	e09e      	b.n	800e306 <_printf_i+0x1be>
 800e1c8:	6818      	ldr	r0, [r3, #0]
 800e1ca:	6809      	ldr	r1, [r1, #0]
 800e1cc:	1d02      	adds	r2, r0, #4
 800e1ce:	060d      	lsls	r5, r1, #24
 800e1d0:	d50b      	bpl.n	800e1ea <_printf_i+0xa2>
 800e1d2:	6806      	ldr	r6, [r0, #0]
 800e1d4:	601a      	str	r2, [r3, #0]
 800e1d6:	2e00      	cmp	r6, #0
 800e1d8:	da03      	bge.n	800e1e2 <_printf_i+0x9a>
 800e1da:	232d      	movs	r3, #45	@ 0x2d
 800e1dc:	9a03      	ldr	r2, [sp, #12]
 800e1de:	4276      	negs	r6, r6
 800e1e0:	7013      	strb	r3, [r2, #0]
 800e1e2:	4b5d      	ldr	r3, [pc, #372]	@ (800e358 <_printf_i+0x210>)
 800e1e4:	270a      	movs	r7, #10
 800e1e6:	9304      	str	r3, [sp, #16]
 800e1e8:	e018      	b.n	800e21c <_printf_i+0xd4>
 800e1ea:	6806      	ldr	r6, [r0, #0]
 800e1ec:	601a      	str	r2, [r3, #0]
 800e1ee:	0649      	lsls	r1, r1, #25
 800e1f0:	d5f1      	bpl.n	800e1d6 <_printf_i+0x8e>
 800e1f2:	b236      	sxth	r6, r6
 800e1f4:	e7ef      	b.n	800e1d6 <_printf_i+0x8e>
 800e1f6:	6808      	ldr	r0, [r1, #0]
 800e1f8:	6819      	ldr	r1, [r3, #0]
 800e1fa:	c940      	ldmia	r1!, {r6}
 800e1fc:	0605      	lsls	r5, r0, #24
 800e1fe:	d402      	bmi.n	800e206 <_printf_i+0xbe>
 800e200:	0640      	lsls	r0, r0, #25
 800e202:	d500      	bpl.n	800e206 <_printf_i+0xbe>
 800e204:	b2b6      	uxth	r6, r6
 800e206:	6019      	str	r1, [r3, #0]
 800e208:	4b53      	ldr	r3, [pc, #332]	@ (800e358 <_printf_i+0x210>)
 800e20a:	270a      	movs	r7, #10
 800e20c:	9304      	str	r3, [sp, #16]
 800e20e:	2a6f      	cmp	r2, #111	@ 0x6f
 800e210:	d100      	bne.n	800e214 <_printf_i+0xcc>
 800e212:	3f02      	subs	r7, #2
 800e214:	0023      	movs	r3, r4
 800e216:	2200      	movs	r2, #0
 800e218:	3343      	adds	r3, #67	@ 0x43
 800e21a:	701a      	strb	r2, [r3, #0]
 800e21c:	6863      	ldr	r3, [r4, #4]
 800e21e:	60a3      	str	r3, [r4, #8]
 800e220:	2b00      	cmp	r3, #0
 800e222:	db06      	blt.n	800e232 <_printf_i+0xea>
 800e224:	2104      	movs	r1, #4
 800e226:	6822      	ldr	r2, [r4, #0]
 800e228:	9d03      	ldr	r5, [sp, #12]
 800e22a:	438a      	bics	r2, r1
 800e22c:	6022      	str	r2, [r4, #0]
 800e22e:	4333      	orrs	r3, r6
 800e230:	d00c      	beq.n	800e24c <_printf_i+0x104>
 800e232:	9d03      	ldr	r5, [sp, #12]
 800e234:	0030      	movs	r0, r6
 800e236:	0039      	movs	r1, r7
 800e238:	f7f2 f808 	bl	800024c <__aeabi_uidivmod>
 800e23c:	9b04      	ldr	r3, [sp, #16]
 800e23e:	3d01      	subs	r5, #1
 800e240:	5c5b      	ldrb	r3, [r3, r1]
 800e242:	702b      	strb	r3, [r5, #0]
 800e244:	0033      	movs	r3, r6
 800e246:	0006      	movs	r6, r0
 800e248:	429f      	cmp	r7, r3
 800e24a:	d9f3      	bls.n	800e234 <_printf_i+0xec>
 800e24c:	2f08      	cmp	r7, #8
 800e24e:	d109      	bne.n	800e264 <_printf_i+0x11c>
 800e250:	6823      	ldr	r3, [r4, #0]
 800e252:	07db      	lsls	r3, r3, #31
 800e254:	d506      	bpl.n	800e264 <_printf_i+0x11c>
 800e256:	6862      	ldr	r2, [r4, #4]
 800e258:	6923      	ldr	r3, [r4, #16]
 800e25a:	429a      	cmp	r2, r3
 800e25c:	dc02      	bgt.n	800e264 <_printf_i+0x11c>
 800e25e:	2330      	movs	r3, #48	@ 0x30
 800e260:	3d01      	subs	r5, #1
 800e262:	702b      	strb	r3, [r5, #0]
 800e264:	9b03      	ldr	r3, [sp, #12]
 800e266:	1b5b      	subs	r3, r3, r5
 800e268:	6123      	str	r3, [r4, #16]
 800e26a:	9b07      	ldr	r3, [sp, #28]
 800e26c:	0021      	movs	r1, r4
 800e26e:	9300      	str	r3, [sp, #0]
 800e270:	9805      	ldr	r0, [sp, #20]
 800e272:	9b06      	ldr	r3, [sp, #24]
 800e274:	aa09      	add	r2, sp, #36	@ 0x24
 800e276:	f7ff fef7 	bl	800e068 <_printf_common>
 800e27a:	3001      	adds	r0, #1
 800e27c:	d148      	bne.n	800e310 <_printf_i+0x1c8>
 800e27e:	2001      	movs	r0, #1
 800e280:	4240      	negs	r0, r0
 800e282:	b00b      	add	sp, #44	@ 0x2c
 800e284:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e286:	2220      	movs	r2, #32
 800e288:	6809      	ldr	r1, [r1, #0]
 800e28a:	430a      	orrs	r2, r1
 800e28c:	6022      	str	r2, [r4, #0]
 800e28e:	2278      	movs	r2, #120	@ 0x78
 800e290:	4932      	ldr	r1, [pc, #200]	@ (800e35c <_printf_i+0x214>)
 800e292:	9104      	str	r1, [sp, #16]
 800e294:	0021      	movs	r1, r4
 800e296:	3145      	adds	r1, #69	@ 0x45
 800e298:	700a      	strb	r2, [r1, #0]
 800e29a:	6819      	ldr	r1, [r3, #0]
 800e29c:	6822      	ldr	r2, [r4, #0]
 800e29e:	c940      	ldmia	r1!, {r6}
 800e2a0:	0610      	lsls	r0, r2, #24
 800e2a2:	d402      	bmi.n	800e2aa <_printf_i+0x162>
 800e2a4:	0650      	lsls	r0, r2, #25
 800e2a6:	d500      	bpl.n	800e2aa <_printf_i+0x162>
 800e2a8:	b2b6      	uxth	r6, r6
 800e2aa:	6019      	str	r1, [r3, #0]
 800e2ac:	07d3      	lsls	r3, r2, #31
 800e2ae:	d502      	bpl.n	800e2b6 <_printf_i+0x16e>
 800e2b0:	2320      	movs	r3, #32
 800e2b2:	4313      	orrs	r3, r2
 800e2b4:	6023      	str	r3, [r4, #0]
 800e2b6:	2e00      	cmp	r6, #0
 800e2b8:	d001      	beq.n	800e2be <_printf_i+0x176>
 800e2ba:	2710      	movs	r7, #16
 800e2bc:	e7aa      	b.n	800e214 <_printf_i+0xcc>
 800e2be:	2220      	movs	r2, #32
 800e2c0:	6823      	ldr	r3, [r4, #0]
 800e2c2:	4393      	bics	r3, r2
 800e2c4:	6023      	str	r3, [r4, #0]
 800e2c6:	e7f8      	b.n	800e2ba <_printf_i+0x172>
 800e2c8:	681a      	ldr	r2, [r3, #0]
 800e2ca:	680d      	ldr	r5, [r1, #0]
 800e2cc:	1d10      	adds	r0, r2, #4
 800e2ce:	6949      	ldr	r1, [r1, #20]
 800e2d0:	6018      	str	r0, [r3, #0]
 800e2d2:	6813      	ldr	r3, [r2, #0]
 800e2d4:	062e      	lsls	r6, r5, #24
 800e2d6:	d501      	bpl.n	800e2dc <_printf_i+0x194>
 800e2d8:	6019      	str	r1, [r3, #0]
 800e2da:	e002      	b.n	800e2e2 <_printf_i+0x19a>
 800e2dc:	066d      	lsls	r5, r5, #25
 800e2de:	d5fb      	bpl.n	800e2d8 <_printf_i+0x190>
 800e2e0:	8019      	strh	r1, [r3, #0]
 800e2e2:	2300      	movs	r3, #0
 800e2e4:	9d03      	ldr	r5, [sp, #12]
 800e2e6:	6123      	str	r3, [r4, #16]
 800e2e8:	e7bf      	b.n	800e26a <_printf_i+0x122>
 800e2ea:	681a      	ldr	r2, [r3, #0]
 800e2ec:	1d11      	adds	r1, r2, #4
 800e2ee:	6019      	str	r1, [r3, #0]
 800e2f0:	6815      	ldr	r5, [r2, #0]
 800e2f2:	2100      	movs	r1, #0
 800e2f4:	0028      	movs	r0, r5
 800e2f6:	6862      	ldr	r2, [r4, #4]
 800e2f8:	f000 f9c9 	bl	800e68e <memchr>
 800e2fc:	2800      	cmp	r0, #0
 800e2fe:	d001      	beq.n	800e304 <_printf_i+0x1bc>
 800e300:	1b40      	subs	r0, r0, r5
 800e302:	6060      	str	r0, [r4, #4]
 800e304:	6863      	ldr	r3, [r4, #4]
 800e306:	6123      	str	r3, [r4, #16]
 800e308:	2300      	movs	r3, #0
 800e30a:	9a03      	ldr	r2, [sp, #12]
 800e30c:	7013      	strb	r3, [r2, #0]
 800e30e:	e7ac      	b.n	800e26a <_printf_i+0x122>
 800e310:	002a      	movs	r2, r5
 800e312:	6923      	ldr	r3, [r4, #16]
 800e314:	9906      	ldr	r1, [sp, #24]
 800e316:	9805      	ldr	r0, [sp, #20]
 800e318:	9d07      	ldr	r5, [sp, #28]
 800e31a:	47a8      	blx	r5
 800e31c:	3001      	adds	r0, #1
 800e31e:	d0ae      	beq.n	800e27e <_printf_i+0x136>
 800e320:	6823      	ldr	r3, [r4, #0]
 800e322:	079b      	lsls	r3, r3, #30
 800e324:	d415      	bmi.n	800e352 <_printf_i+0x20a>
 800e326:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e328:	68e0      	ldr	r0, [r4, #12]
 800e32a:	4298      	cmp	r0, r3
 800e32c:	daa9      	bge.n	800e282 <_printf_i+0x13a>
 800e32e:	0018      	movs	r0, r3
 800e330:	e7a7      	b.n	800e282 <_printf_i+0x13a>
 800e332:	0022      	movs	r2, r4
 800e334:	2301      	movs	r3, #1
 800e336:	9906      	ldr	r1, [sp, #24]
 800e338:	9805      	ldr	r0, [sp, #20]
 800e33a:	9e07      	ldr	r6, [sp, #28]
 800e33c:	3219      	adds	r2, #25
 800e33e:	47b0      	blx	r6
 800e340:	3001      	adds	r0, #1
 800e342:	d09c      	beq.n	800e27e <_printf_i+0x136>
 800e344:	3501      	adds	r5, #1
 800e346:	68e3      	ldr	r3, [r4, #12]
 800e348:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e34a:	1a9b      	subs	r3, r3, r2
 800e34c:	42ab      	cmp	r3, r5
 800e34e:	dcf0      	bgt.n	800e332 <_printf_i+0x1ea>
 800e350:	e7e9      	b.n	800e326 <_printf_i+0x1de>
 800e352:	2500      	movs	r5, #0
 800e354:	e7f7      	b.n	800e346 <_printf_i+0x1fe>
 800e356:	46c0      	nop			@ (mov r8, r8)
 800e358:	08010f56 	.word	0x08010f56
 800e35c:	08010f67 	.word	0x08010f67

0800e360 <std>:
 800e360:	2300      	movs	r3, #0
 800e362:	b510      	push	{r4, lr}
 800e364:	0004      	movs	r4, r0
 800e366:	6003      	str	r3, [r0, #0]
 800e368:	6043      	str	r3, [r0, #4]
 800e36a:	6083      	str	r3, [r0, #8]
 800e36c:	8181      	strh	r1, [r0, #12]
 800e36e:	6643      	str	r3, [r0, #100]	@ 0x64
 800e370:	81c2      	strh	r2, [r0, #14]
 800e372:	6103      	str	r3, [r0, #16]
 800e374:	6143      	str	r3, [r0, #20]
 800e376:	6183      	str	r3, [r0, #24]
 800e378:	0019      	movs	r1, r3
 800e37a:	2208      	movs	r2, #8
 800e37c:	305c      	adds	r0, #92	@ 0x5c
 800e37e:	f000 f8ff 	bl	800e580 <memset>
 800e382:	4b0b      	ldr	r3, [pc, #44]	@ (800e3b0 <std+0x50>)
 800e384:	6224      	str	r4, [r4, #32]
 800e386:	6263      	str	r3, [r4, #36]	@ 0x24
 800e388:	4b0a      	ldr	r3, [pc, #40]	@ (800e3b4 <std+0x54>)
 800e38a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e38c:	4b0a      	ldr	r3, [pc, #40]	@ (800e3b8 <std+0x58>)
 800e38e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e390:	4b0a      	ldr	r3, [pc, #40]	@ (800e3bc <std+0x5c>)
 800e392:	6323      	str	r3, [r4, #48]	@ 0x30
 800e394:	4b0a      	ldr	r3, [pc, #40]	@ (800e3c0 <std+0x60>)
 800e396:	429c      	cmp	r4, r3
 800e398:	d005      	beq.n	800e3a6 <std+0x46>
 800e39a:	4b0a      	ldr	r3, [pc, #40]	@ (800e3c4 <std+0x64>)
 800e39c:	429c      	cmp	r4, r3
 800e39e:	d002      	beq.n	800e3a6 <std+0x46>
 800e3a0:	4b09      	ldr	r3, [pc, #36]	@ (800e3c8 <std+0x68>)
 800e3a2:	429c      	cmp	r4, r3
 800e3a4:	d103      	bne.n	800e3ae <std+0x4e>
 800e3a6:	0020      	movs	r0, r4
 800e3a8:	3058      	adds	r0, #88	@ 0x58
 800e3aa:	f000 f96d 	bl	800e688 <__retarget_lock_init_recursive>
 800e3ae:	bd10      	pop	{r4, pc}
 800e3b0:	0800e4e9 	.word	0x0800e4e9
 800e3b4:	0800e511 	.word	0x0800e511
 800e3b8:	0800e549 	.word	0x0800e549
 800e3bc:	0800e575 	.word	0x0800e575
 800e3c0:	20000e90 	.word	0x20000e90
 800e3c4:	20000ef8 	.word	0x20000ef8
 800e3c8:	20000f60 	.word	0x20000f60

0800e3cc <stdio_exit_handler>:
 800e3cc:	b510      	push	{r4, lr}
 800e3ce:	4a03      	ldr	r2, [pc, #12]	@ (800e3dc <stdio_exit_handler+0x10>)
 800e3d0:	4903      	ldr	r1, [pc, #12]	@ (800e3e0 <stdio_exit_handler+0x14>)
 800e3d2:	4804      	ldr	r0, [pc, #16]	@ (800e3e4 <stdio_exit_handler+0x18>)
 800e3d4:	f000 f86c 	bl	800e4b0 <_fwalk_sglue>
 800e3d8:	bd10      	pop	{r4, pc}
 800e3da:	46c0      	nop			@ (mov r8, r8)
 800e3dc:	20000198 	.word	0x20000198
 800e3e0:	0800fde1 	.word	0x0800fde1
 800e3e4:	200001a8 	.word	0x200001a8

0800e3e8 <cleanup_stdio>:
 800e3e8:	6841      	ldr	r1, [r0, #4]
 800e3ea:	4b0b      	ldr	r3, [pc, #44]	@ (800e418 <cleanup_stdio+0x30>)
 800e3ec:	b510      	push	{r4, lr}
 800e3ee:	0004      	movs	r4, r0
 800e3f0:	4299      	cmp	r1, r3
 800e3f2:	d001      	beq.n	800e3f8 <cleanup_stdio+0x10>
 800e3f4:	f001 fcf4 	bl	800fde0 <_fflush_r>
 800e3f8:	68a1      	ldr	r1, [r4, #8]
 800e3fa:	4b08      	ldr	r3, [pc, #32]	@ (800e41c <cleanup_stdio+0x34>)
 800e3fc:	4299      	cmp	r1, r3
 800e3fe:	d002      	beq.n	800e406 <cleanup_stdio+0x1e>
 800e400:	0020      	movs	r0, r4
 800e402:	f001 fced 	bl	800fde0 <_fflush_r>
 800e406:	68e1      	ldr	r1, [r4, #12]
 800e408:	4b05      	ldr	r3, [pc, #20]	@ (800e420 <cleanup_stdio+0x38>)
 800e40a:	4299      	cmp	r1, r3
 800e40c:	d002      	beq.n	800e414 <cleanup_stdio+0x2c>
 800e40e:	0020      	movs	r0, r4
 800e410:	f001 fce6 	bl	800fde0 <_fflush_r>
 800e414:	bd10      	pop	{r4, pc}
 800e416:	46c0      	nop			@ (mov r8, r8)
 800e418:	20000e90 	.word	0x20000e90
 800e41c:	20000ef8 	.word	0x20000ef8
 800e420:	20000f60 	.word	0x20000f60

0800e424 <global_stdio_init.part.0>:
 800e424:	b510      	push	{r4, lr}
 800e426:	4b09      	ldr	r3, [pc, #36]	@ (800e44c <global_stdio_init.part.0+0x28>)
 800e428:	4a09      	ldr	r2, [pc, #36]	@ (800e450 <global_stdio_init.part.0+0x2c>)
 800e42a:	2104      	movs	r1, #4
 800e42c:	601a      	str	r2, [r3, #0]
 800e42e:	4809      	ldr	r0, [pc, #36]	@ (800e454 <global_stdio_init.part.0+0x30>)
 800e430:	2200      	movs	r2, #0
 800e432:	f7ff ff95 	bl	800e360 <std>
 800e436:	2201      	movs	r2, #1
 800e438:	2109      	movs	r1, #9
 800e43a:	4807      	ldr	r0, [pc, #28]	@ (800e458 <global_stdio_init.part.0+0x34>)
 800e43c:	f7ff ff90 	bl	800e360 <std>
 800e440:	2202      	movs	r2, #2
 800e442:	2112      	movs	r1, #18
 800e444:	4805      	ldr	r0, [pc, #20]	@ (800e45c <global_stdio_init.part.0+0x38>)
 800e446:	f7ff ff8b 	bl	800e360 <std>
 800e44a:	bd10      	pop	{r4, pc}
 800e44c:	20000fc8 	.word	0x20000fc8
 800e450:	0800e3cd 	.word	0x0800e3cd
 800e454:	20000e90 	.word	0x20000e90
 800e458:	20000ef8 	.word	0x20000ef8
 800e45c:	20000f60 	.word	0x20000f60

0800e460 <__sfp_lock_acquire>:
 800e460:	b510      	push	{r4, lr}
 800e462:	4802      	ldr	r0, [pc, #8]	@ (800e46c <__sfp_lock_acquire+0xc>)
 800e464:	f000 f911 	bl	800e68a <__retarget_lock_acquire_recursive>
 800e468:	bd10      	pop	{r4, pc}
 800e46a:	46c0      	nop			@ (mov r8, r8)
 800e46c:	20000fd1 	.word	0x20000fd1

0800e470 <__sfp_lock_release>:
 800e470:	b510      	push	{r4, lr}
 800e472:	4802      	ldr	r0, [pc, #8]	@ (800e47c <__sfp_lock_release+0xc>)
 800e474:	f000 f90a 	bl	800e68c <__retarget_lock_release_recursive>
 800e478:	bd10      	pop	{r4, pc}
 800e47a:	46c0      	nop			@ (mov r8, r8)
 800e47c:	20000fd1 	.word	0x20000fd1

0800e480 <__sinit>:
 800e480:	b510      	push	{r4, lr}
 800e482:	0004      	movs	r4, r0
 800e484:	f7ff ffec 	bl	800e460 <__sfp_lock_acquire>
 800e488:	6a23      	ldr	r3, [r4, #32]
 800e48a:	2b00      	cmp	r3, #0
 800e48c:	d002      	beq.n	800e494 <__sinit+0x14>
 800e48e:	f7ff ffef 	bl	800e470 <__sfp_lock_release>
 800e492:	bd10      	pop	{r4, pc}
 800e494:	4b04      	ldr	r3, [pc, #16]	@ (800e4a8 <__sinit+0x28>)
 800e496:	6223      	str	r3, [r4, #32]
 800e498:	4b04      	ldr	r3, [pc, #16]	@ (800e4ac <__sinit+0x2c>)
 800e49a:	681b      	ldr	r3, [r3, #0]
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d1f6      	bne.n	800e48e <__sinit+0xe>
 800e4a0:	f7ff ffc0 	bl	800e424 <global_stdio_init.part.0>
 800e4a4:	e7f3      	b.n	800e48e <__sinit+0xe>
 800e4a6:	46c0      	nop			@ (mov r8, r8)
 800e4a8:	0800e3e9 	.word	0x0800e3e9
 800e4ac:	20000fc8 	.word	0x20000fc8

0800e4b0 <_fwalk_sglue>:
 800e4b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e4b2:	0014      	movs	r4, r2
 800e4b4:	2600      	movs	r6, #0
 800e4b6:	9000      	str	r0, [sp, #0]
 800e4b8:	9101      	str	r1, [sp, #4]
 800e4ba:	68a5      	ldr	r5, [r4, #8]
 800e4bc:	6867      	ldr	r7, [r4, #4]
 800e4be:	3f01      	subs	r7, #1
 800e4c0:	d504      	bpl.n	800e4cc <_fwalk_sglue+0x1c>
 800e4c2:	6824      	ldr	r4, [r4, #0]
 800e4c4:	2c00      	cmp	r4, #0
 800e4c6:	d1f8      	bne.n	800e4ba <_fwalk_sglue+0xa>
 800e4c8:	0030      	movs	r0, r6
 800e4ca:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e4cc:	89ab      	ldrh	r3, [r5, #12]
 800e4ce:	2b01      	cmp	r3, #1
 800e4d0:	d908      	bls.n	800e4e4 <_fwalk_sglue+0x34>
 800e4d2:	220e      	movs	r2, #14
 800e4d4:	5eab      	ldrsh	r3, [r5, r2]
 800e4d6:	3301      	adds	r3, #1
 800e4d8:	d004      	beq.n	800e4e4 <_fwalk_sglue+0x34>
 800e4da:	0029      	movs	r1, r5
 800e4dc:	9800      	ldr	r0, [sp, #0]
 800e4de:	9b01      	ldr	r3, [sp, #4]
 800e4e0:	4798      	blx	r3
 800e4e2:	4306      	orrs	r6, r0
 800e4e4:	3568      	adds	r5, #104	@ 0x68
 800e4e6:	e7ea      	b.n	800e4be <_fwalk_sglue+0xe>

0800e4e8 <__sread>:
 800e4e8:	b570      	push	{r4, r5, r6, lr}
 800e4ea:	000c      	movs	r4, r1
 800e4ec:	250e      	movs	r5, #14
 800e4ee:	5f49      	ldrsh	r1, [r1, r5]
 800e4f0:	f000 f878 	bl	800e5e4 <_read_r>
 800e4f4:	2800      	cmp	r0, #0
 800e4f6:	db03      	blt.n	800e500 <__sread+0x18>
 800e4f8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800e4fa:	181b      	adds	r3, r3, r0
 800e4fc:	6563      	str	r3, [r4, #84]	@ 0x54
 800e4fe:	bd70      	pop	{r4, r5, r6, pc}
 800e500:	89a3      	ldrh	r3, [r4, #12]
 800e502:	4a02      	ldr	r2, [pc, #8]	@ (800e50c <__sread+0x24>)
 800e504:	4013      	ands	r3, r2
 800e506:	81a3      	strh	r3, [r4, #12]
 800e508:	e7f9      	b.n	800e4fe <__sread+0x16>
 800e50a:	46c0      	nop			@ (mov r8, r8)
 800e50c:	ffffefff 	.word	0xffffefff

0800e510 <__swrite>:
 800e510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e512:	001f      	movs	r7, r3
 800e514:	898b      	ldrh	r3, [r1, #12]
 800e516:	0005      	movs	r5, r0
 800e518:	000c      	movs	r4, r1
 800e51a:	0016      	movs	r6, r2
 800e51c:	05db      	lsls	r3, r3, #23
 800e51e:	d505      	bpl.n	800e52c <__swrite+0x1c>
 800e520:	230e      	movs	r3, #14
 800e522:	5ec9      	ldrsh	r1, [r1, r3]
 800e524:	2200      	movs	r2, #0
 800e526:	2302      	movs	r3, #2
 800e528:	f000 f848 	bl	800e5bc <_lseek_r>
 800e52c:	89a3      	ldrh	r3, [r4, #12]
 800e52e:	4a05      	ldr	r2, [pc, #20]	@ (800e544 <__swrite+0x34>)
 800e530:	0028      	movs	r0, r5
 800e532:	4013      	ands	r3, r2
 800e534:	81a3      	strh	r3, [r4, #12]
 800e536:	0032      	movs	r2, r6
 800e538:	230e      	movs	r3, #14
 800e53a:	5ee1      	ldrsh	r1, [r4, r3]
 800e53c:	003b      	movs	r3, r7
 800e53e:	f000 f865 	bl	800e60c <_write_r>
 800e542:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e544:	ffffefff 	.word	0xffffefff

0800e548 <__sseek>:
 800e548:	b570      	push	{r4, r5, r6, lr}
 800e54a:	000c      	movs	r4, r1
 800e54c:	250e      	movs	r5, #14
 800e54e:	5f49      	ldrsh	r1, [r1, r5]
 800e550:	f000 f834 	bl	800e5bc <_lseek_r>
 800e554:	89a3      	ldrh	r3, [r4, #12]
 800e556:	1c42      	adds	r2, r0, #1
 800e558:	d103      	bne.n	800e562 <__sseek+0x1a>
 800e55a:	4a05      	ldr	r2, [pc, #20]	@ (800e570 <__sseek+0x28>)
 800e55c:	4013      	ands	r3, r2
 800e55e:	81a3      	strh	r3, [r4, #12]
 800e560:	bd70      	pop	{r4, r5, r6, pc}
 800e562:	2280      	movs	r2, #128	@ 0x80
 800e564:	0152      	lsls	r2, r2, #5
 800e566:	4313      	orrs	r3, r2
 800e568:	81a3      	strh	r3, [r4, #12]
 800e56a:	6560      	str	r0, [r4, #84]	@ 0x54
 800e56c:	e7f8      	b.n	800e560 <__sseek+0x18>
 800e56e:	46c0      	nop			@ (mov r8, r8)
 800e570:	ffffefff 	.word	0xffffefff

0800e574 <__sclose>:
 800e574:	b510      	push	{r4, lr}
 800e576:	230e      	movs	r3, #14
 800e578:	5ec9      	ldrsh	r1, [r1, r3]
 800e57a:	f000 f80d 	bl	800e598 <_close_r>
 800e57e:	bd10      	pop	{r4, pc}

0800e580 <memset>:
 800e580:	0003      	movs	r3, r0
 800e582:	1882      	adds	r2, r0, r2
 800e584:	4293      	cmp	r3, r2
 800e586:	d100      	bne.n	800e58a <memset+0xa>
 800e588:	4770      	bx	lr
 800e58a:	7019      	strb	r1, [r3, #0]
 800e58c:	3301      	adds	r3, #1
 800e58e:	e7f9      	b.n	800e584 <memset+0x4>

0800e590 <_localeconv_r>:
 800e590:	4800      	ldr	r0, [pc, #0]	@ (800e594 <_localeconv_r+0x4>)
 800e592:	4770      	bx	lr
 800e594:	200002e4 	.word	0x200002e4

0800e598 <_close_r>:
 800e598:	2300      	movs	r3, #0
 800e59a:	b570      	push	{r4, r5, r6, lr}
 800e59c:	4d06      	ldr	r5, [pc, #24]	@ (800e5b8 <_close_r+0x20>)
 800e59e:	0004      	movs	r4, r0
 800e5a0:	0008      	movs	r0, r1
 800e5a2:	602b      	str	r3, [r5, #0]
 800e5a4:	f7f4 fef2 	bl	800338c <_close>
 800e5a8:	1c43      	adds	r3, r0, #1
 800e5aa:	d103      	bne.n	800e5b4 <_close_r+0x1c>
 800e5ac:	682b      	ldr	r3, [r5, #0]
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	d000      	beq.n	800e5b4 <_close_r+0x1c>
 800e5b2:	6023      	str	r3, [r4, #0]
 800e5b4:	bd70      	pop	{r4, r5, r6, pc}
 800e5b6:	46c0      	nop			@ (mov r8, r8)
 800e5b8:	20000fcc 	.word	0x20000fcc

0800e5bc <_lseek_r>:
 800e5bc:	b570      	push	{r4, r5, r6, lr}
 800e5be:	0004      	movs	r4, r0
 800e5c0:	0008      	movs	r0, r1
 800e5c2:	0011      	movs	r1, r2
 800e5c4:	001a      	movs	r2, r3
 800e5c6:	2300      	movs	r3, #0
 800e5c8:	4d05      	ldr	r5, [pc, #20]	@ (800e5e0 <_lseek_r+0x24>)
 800e5ca:	602b      	str	r3, [r5, #0]
 800e5cc:	f7f4 feff 	bl	80033ce <_lseek>
 800e5d0:	1c43      	adds	r3, r0, #1
 800e5d2:	d103      	bne.n	800e5dc <_lseek_r+0x20>
 800e5d4:	682b      	ldr	r3, [r5, #0]
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	d000      	beq.n	800e5dc <_lseek_r+0x20>
 800e5da:	6023      	str	r3, [r4, #0]
 800e5dc:	bd70      	pop	{r4, r5, r6, pc}
 800e5de:	46c0      	nop			@ (mov r8, r8)
 800e5e0:	20000fcc 	.word	0x20000fcc

0800e5e4 <_read_r>:
 800e5e4:	b570      	push	{r4, r5, r6, lr}
 800e5e6:	0004      	movs	r4, r0
 800e5e8:	0008      	movs	r0, r1
 800e5ea:	0011      	movs	r1, r2
 800e5ec:	001a      	movs	r2, r3
 800e5ee:	2300      	movs	r3, #0
 800e5f0:	4d05      	ldr	r5, [pc, #20]	@ (800e608 <_read_r+0x24>)
 800e5f2:	602b      	str	r3, [r5, #0]
 800e5f4:	f7f4 fe91 	bl	800331a <_read>
 800e5f8:	1c43      	adds	r3, r0, #1
 800e5fa:	d103      	bne.n	800e604 <_read_r+0x20>
 800e5fc:	682b      	ldr	r3, [r5, #0]
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d000      	beq.n	800e604 <_read_r+0x20>
 800e602:	6023      	str	r3, [r4, #0]
 800e604:	bd70      	pop	{r4, r5, r6, pc}
 800e606:	46c0      	nop			@ (mov r8, r8)
 800e608:	20000fcc 	.word	0x20000fcc

0800e60c <_write_r>:
 800e60c:	b570      	push	{r4, r5, r6, lr}
 800e60e:	0004      	movs	r4, r0
 800e610:	0008      	movs	r0, r1
 800e612:	0011      	movs	r1, r2
 800e614:	001a      	movs	r2, r3
 800e616:	2300      	movs	r3, #0
 800e618:	4d05      	ldr	r5, [pc, #20]	@ (800e630 <_write_r+0x24>)
 800e61a:	602b      	str	r3, [r5, #0]
 800e61c:	f7f4 fe9a 	bl	8003354 <_write>
 800e620:	1c43      	adds	r3, r0, #1
 800e622:	d103      	bne.n	800e62c <_write_r+0x20>
 800e624:	682b      	ldr	r3, [r5, #0]
 800e626:	2b00      	cmp	r3, #0
 800e628:	d000      	beq.n	800e62c <_write_r+0x20>
 800e62a:	6023      	str	r3, [r4, #0]
 800e62c:	bd70      	pop	{r4, r5, r6, pc}
 800e62e:	46c0      	nop			@ (mov r8, r8)
 800e630:	20000fcc 	.word	0x20000fcc

0800e634 <__errno>:
 800e634:	4b01      	ldr	r3, [pc, #4]	@ (800e63c <__errno+0x8>)
 800e636:	6818      	ldr	r0, [r3, #0]
 800e638:	4770      	bx	lr
 800e63a:	46c0      	nop			@ (mov r8, r8)
 800e63c:	200001a4 	.word	0x200001a4

0800e640 <__libc_init_array>:
 800e640:	b570      	push	{r4, r5, r6, lr}
 800e642:	2600      	movs	r6, #0
 800e644:	4c0c      	ldr	r4, [pc, #48]	@ (800e678 <__libc_init_array+0x38>)
 800e646:	4d0d      	ldr	r5, [pc, #52]	@ (800e67c <__libc_init_array+0x3c>)
 800e648:	1b64      	subs	r4, r4, r5
 800e64a:	10a4      	asrs	r4, r4, #2
 800e64c:	42a6      	cmp	r6, r4
 800e64e:	d109      	bne.n	800e664 <__libc_init_array+0x24>
 800e650:	2600      	movs	r6, #0
 800e652:	f001 ff4b 	bl	80104ec <_init>
 800e656:	4c0a      	ldr	r4, [pc, #40]	@ (800e680 <__libc_init_array+0x40>)
 800e658:	4d0a      	ldr	r5, [pc, #40]	@ (800e684 <__libc_init_array+0x44>)
 800e65a:	1b64      	subs	r4, r4, r5
 800e65c:	10a4      	asrs	r4, r4, #2
 800e65e:	42a6      	cmp	r6, r4
 800e660:	d105      	bne.n	800e66e <__libc_init_array+0x2e>
 800e662:	bd70      	pop	{r4, r5, r6, pc}
 800e664:	00b3      	lsls	r3, r6, #2
 800e666:	58eb      	ldr	r3, [r5, r3]
 800e668:	4798      	blx	r3
 800e66a:	3601      	adds	r6, #1
 800e66c:	e7ee      	b.n	800e64c <__libc_init_array+0xc>
 800e66e:	00b3      	lsls	r3, r6, #2
 800e670:	58eb      	ldr	r3, [r5, r3]
 800e672:	4798      	blx	r3
 800e674:	3601      	adds	r6, #1
 800e676:	e7f2      	b.n	800e65e <__libc_init_array+0x1e>
 800e678:	080112bc 	.word	0x080112bc
 800e67c:	080112bc 	.word	0x080112bc
 800e680:	080112c0 	.word	0x080112c0
 800e684:	080112bc 	.word	0x080112bc

0800e688 <__retarget_lock_init_recursive>:
 800e688:	4770      	bx	lr

0800e68a <__retarget_lock_acquire_recursive>:
 800e68a:	4770      	bx	lr

0800e68c <__retarget_lock_release_recursive>:
 800e68c:	4770      	bx	lr

0800e68e <memchr>:
 800e68e:	b2c9      	uxtb	r1, r1
 800e690:	1882      	adds	r2, r0, r2
 800e692:	4290      	cmp	r0, r2
 800e694:	d101      	bne.n	800e69a <memchr+0xc>
 800e696:	2000      	movs	r0, #0
 800e698:	4770      	bx	lr
 800e69a:	7803      	ldrb	r3, [r0, #0]
 800e69c:	428b      	cmp	r3, r1
 800e69e:	d0fb      	beq.n	800e698 <memchr+0xa>
 800e6a0:	3001      	adds	r0, #1
 800e6a2:	e7f6      	b.n	800e692 <memchr+0x4>

0800e6a4 <quorem>:
 800e6a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e6a6:	6903      	ldr	r3, [r0, #16]
 800e6a8:	690c      	ldr	r4, [r1, #16]
 800e6aa:	b089      	sub	sp, #36	@ 0x24
 800e6ac:	9003      	str	r0, [sp, #12]
 800e6ae:	9106      	str	r1, [sp, #24]
 800e6b0:	2000      	movs	r0, #0
 800e6b2:	42a3      	cmp	r3, r4
 800e6b4:	db63      	blt.n	800e77e <quorem+0xda>
 800e6b6:	000b      	movs	r3, r1
 800e6b8:	3c01      	subs	r4, #1
 800e6ba:	3314      	adds	r3, #20
 800e6bc:	00a5      	lsls	r5, r4, #2
 800e6be:	9304      	str	r3, [sp, #16]
 800e6c0:	195b      	adds	r3, r3, r5
 800e6c2:	9305      	str	r3, [sp, #20]
 800e6c4:	9b03      	ldr	r3, [sp, #12]
 800e6c6:	3314      	adds	r3, #20
 800e6c8:	9301      	str	r3, [sp, #4]
 800e6ca:	195d      	adds	r5, r3, r5
 800e6cc:	9b05      	ldr	r3, [sp, #20]
 800e6ce:	682f      	ldr	r7, [r5, #0]
 800e6d0:	681e      	ldr	r6, [r3, #0]
 800e6d2:	0038      	movs	r0, r7
 800e6d4:	3601      	adds	r6, #1
 800e6d6:	0031      	movs	r1, r6
 800e6d8:	f7f1 fd32 	bl	8000140 <__udivsi3>
 800e6dc:	9002      	str	r0, [sp, #8]
 800e6de:	42b7      	cmp	r7, r6
 800e6e0:	d327      	bcc.n	800e732 <quorem+0x8e>
 800e6e2:	9b04      	ldr	r3, [sp, #16]
 800e6e4:	2700      	movs	r7, #0
 800e6e6:	469c      	mov	ip, r3
 800e6e8:	9e01      	ldr	r6, [sp, #4]
 800e6ea:	9707      	str	r7, [sp, #28]
 800e6ec:	4662      	mov	r2, ip
 800e6ee:	ca08      	ldmia	r2!, {r3}
 800e6f0:	6830      	ldr	r0, [r6, #0]
 800e6f2:	4694      	mov	ip, r2
 800e6f4:	9a02      	ldr	r2, [sp, #8]
 800e6f6:	b299      	uxth	r1, r3
 800e6f8:	4351      	muls	r1, r2
 800e6fa:	0c1b      	lsrs	r3, r3, #16
 800e6fc:	4353      	muls	r3, r2
 800e6fe:	19c9      	adds	r1, r1, r7
 800e700:	0c0a      	lsrs	r2, r1, #16
 800e702:	189b      	adds	r3, r3, r2
 800e704:	b289      	uxth	r1, r1
 800e706:	b282      	uxth	r2, r0
 800e708:	1a52      	subs	r2, r2, r1
 800e70a:	9907      	ldr	r1, [sp, #28]
 800e70c:	0c1f      	lsrs	r7, r3, #16
 800e70e:	1852      	adds	r2, r2, r1
 800e710:	0c00      	lsrs	r0, r0, #16
 800e712:	b29b      	uxth	r3, r3
 800e714:	1411      	asrs	r1, r2, #16
 800e716:	1ac3      	subs	r3, r0, r3
 800e718:	185b      	adds	r3, r3, r1
 800e71a:	1419      	asrs	r1, r3, #16
 800e71c:	b292      	uxth	r2, r2
 800e71e:	041b      	lsls	r3, r3, #16
 800e720:	431a      	orrs	r2, r3
 800e722:	9b05      	ldr	r3, [sp, #20]
 800e724:	9107      	str	r1, [sp, #28]
 800e726:	c604      	stmia	r6!, {r2}
 800e728:	4563      	cmp	r3, ip
 800e72a:	d2df      	bcs.n	800e6ec <quorem+0x48>
 800e72c:	682b      	ldr	r3, [r5, #0]
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d02b      	beq.n	800e78a <quorem+0xe6>
 800e732:	9906      	ldr	r1, [sp, #24]
 800e734:	9803      	ldr	r0, [sp, #12]
 800e736:	f001 f9b7 	bl	800faa8 <__mcmp>
 800e73a:	2800      	cmp	r0, #0
 800e73c:	db1e      	blt.n	800e77c <quorem+0xd8>
 800e73e:	2600      	movs	r6, #0
 800e740:	9d01      	ldr	r5, [sp, #4]
 800e742:	9904      	ldr	r1, [sp, #16]
 800e744:	c901      	ldmia	r1!, {r0}
 800e746:	682b      	ldr	r3, [r5, #0]
 800e748:	b287      	uxth	r7, r0
 800e74a:	b29a      	uxth	r2, r3
 800e74c:	1bd2      	subs	r2, r2, r7
 800e74e:	1992      	adds	r2, r2, r6
 800e750:	0c00      	lsrs	r0, r0, #16
 800e752:	0c1b      	lsrs	r3, r3, #16
 800e754:	1a1b      	subs	r3, r3, r0
 800e756:	1410      	asrs	r0, r2, #16
 800e758:	181b      	adds	r3, r3, r0
 800e75a:	141e      	asrs	r6, r3, #16
 800e75c:	b292      	uxth	r2, r2
 800e75e:	041b      	lsls	r3, r3, #16
 800e760:	431a      	orrs	r2, r3
 800e762:	9b05      	ldr	r3, [sp, #20]
 800e764:	c504      	stmia	r5!, {r2}
 800e766:	428b      	cmp	r3, r1
 800e768:	d2ec      	bcs.n	800e744 <quorem+0xa0>
 800e76a:	9a01      	ldr	r2, [sp, #4]
 800e76c:	00a3      	lsls	r3, r4, #2
 800e76e:	18d3      	adds	r3, r2, r3
 800e770:	681a      	ldr	r2, [r3, #0]
 800e772:	2a00      	cmp	r2, #0
 800e774:	d014      	beq.n	800e7a0 <quorem+0xfc>
 800e776:	9b02      	ldr	r3, [sp, #8]
 800e778:	3301      	adds	r3, #1
 800e77a:	9302      	str	r3, [sp, #8]
 800e77c:	9802      	ldr	r0, [sp, #8]
 800e77e:	b009      	add	sp, #36	@ 0x24
 800e780:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e782:	682b      	ldr	r3, [r5, #0]
 800e784:	2b00      	cmp	r3, #0
 800e786:	d104      	bne.n	800e792 <quorem+0xee>
 800e788:	3c01      	subs	r4, #1
 800e78a:	9b01      	ldr	r3, [sp, #4]
 800e78c:	3d04      	subs	r5, #4
 800e78e:	42ab      	cmp	r3, r5
 800e790:	d3f7      	bcc.n	800e782 <quorem+0xde>
 800e792:	9b03      	ldr	r3, [sp, #12]
 800e794:	611c      	str	r4, [r3, #16]
 800e796:	e7cc      	b.n	800e732 <quorem+0x8e>
 800e798:	681a      	ldr	r2, [r3, #0]
 800e79a:	2a00      	cmp	r2, #0
 800e79c:	d104      	bne.n	800e7a8 <quorem+0x104>
 800e79e:	3c01      	subs	r4, #1
 800e7a0:	9a01      	ldr	r2, [sp, #4]
 800e7a2:	3b04      	subs	r3, #4
 800e7a4:	429a      	cmp	r2, r3
 800e7a6:	d3f7      	bcc.n	800e798 <quorem+0xf4>
 800e7a8:	9b03      	ldr	r3, [sp, #12]
 800e7aa:	611c      	str	r4, [r3, #16]
 800e7ac:	e7e3      	b.n	800e776 <quorem+0xd2>
	...

0800e7b0 <_dtoa_r>:
 800e7b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e7b2:	0014      	movs	r4, r2
 800e7b4:	001d      	movs	r5, r3
 800e7b6:	69c6      	ldr	r6, [r0, #28]
 800e7b8:	b09d      	sub	sp, #116	@ 0x74
 800e7ba:	940a      	str	r4, [sp, #40]	@ 0x28
 800e7bc:	950b      	str	r5, [sp, #44]	@ 0x2c
 800e7be:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800e7c0:	9003      	str	r0, [sp, #12]
 800e7c2:	2e00      	cmp	r6, #0
 800e7c4:	d10f      	bne.n	800e7e6 <_dtoa_r+0x36>
 800e7c6:	2010      	movs	r0, #16
 800e7c8:	f000 fe2c 	bl	800f424 <malloc>
 800e7cc:	9b03      	ldr	r3, [sp, #12]
 800e7ce:	1e02      	subs	r2, r0, #0
 800e7d0:	61d8      	str	r0, [r3, #28]
 800e7d2:	d104      	bne.n	800e7de <_dtoa_r+0x2e>
 800e7d4:	21ef      	movs	r1, #239	@ 0xef
 800e7d6:	4bc7      	ldr	r3, [pc, #796]	@ (800eaf4 <_dtoa_r+0x344>)
 800e7d8:	48c7      	ldr	r0, [pc, #796]	@ (800eaf8 <_dtoa_r+0x348>)
 800e7da:	f001 fb49 	bl	800fe70 <__assert_func>
 800e7de:	6046      	str	r6, [r0, #4]
 800e7e0:	6086      	str	r6, [r0, #8]
 800e7e2:	6006      	str	r6, [r0, #0]
 800e7e4:	60c6      	str	r6, [r0, #12]
 800e7e6:	9b03      	ldr	r3, [sp, #12]
 800e7e8:	69db      	ldr	r3, [r3, #28]
 800e7ea:	6819      	ldr	r1, [r3, #0]
 800e7ec:	2900      	cmp	r1, #0
 800e7ee:	d00b      	beq.n	800e808 <_dtoa_r+0x58>
 800e7f0:	685a      	ldr	r2, [r3, #4]
 800e7f2:	2301      	movs	r3, #1
 800e7f4:	4093      	lsls	r3, r2
 800e7f6:	604a      	str	r2, [r1, #4]
 800e7f8:	608b      	str	r3, [r1, #8]
 800e7fa:	9803      	ldr	r0, [sp, #12]
 800e7fc:	f000 ff12 	bl	800f624 <_Bfree>
 800e800:	2200      	movs	r2, #0
 800e802:	9b03      	ldr	r3, [sp, #12]
 800e804:	69db      	ldr	r3, [r3, #28]
 800e806:	601a      	str	r2, [r3, #0]
 800e808:	2d00      	cmp	r5, #0
 800e80a:	da1e      	bge.n	800e84a <_dtoa_r+0x9a>
 800e80c:	2301      	movs	r3, #1
 800e80e:	603b      	str	r3, [r7, #0]
 800e810:	006b      	lsls	r3, r5, #1
 800e812:	085b      	lsrs	r3, r3, #1
 800e814:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e816:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800e818:	4bb8      	ldr	r3, [pc, #736]	@ (800eafc <_dtoa_r+0x34c>)
 800e81a:	4ab8      	ldr	r2, [pc, #736]	@ (800eafc <_dtoa_r+0x34c>)
 800e81c:	403b      	ands	r3, r7
 800e81e:	4293      	cmp	r3, r2
 800e820:	d116      	bne.n	800e850 <_dtoa_r+0xa0>
 800e822:	4bb7      	ldr	r3, [pc, #732]	@ (800eb00 <_dtoa_r+0x350>)
 800e824:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800e826:	6013      	str	r3, [r2, #0]
 800e828:	033b      	lsls	r3, r7, #12
 800e82a:	0b1b      	lsrs	r3, r3, #12
 800e82c:	4323      	orrs	r3, r4
 800e82e:	d101      	bne.n	800e834 <_dtoa_r+0x84>
 800e830:	f000 fd80 	bl	800f334 <_dtoa_r+0xb84>
 800e834:	4bb3      	ldr	r3, [pc, #716]	@ (800eb04 <_dtoa_r+0x354>)
 800e836:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800e838:	9308      	str	r3, [sp, #32]
 800e83a:	2a00      	cmp	r2, #0
 800e83c:	d002      	beq.n	800e844 <_dtoa_r+0x94>
 800e83e:	4bb2      	ldr	r3, [pc, #712]	@ (800eb08 <_dtoa_r+0x358>)
 800e840:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800e842:	6013      	str	r3, [r2, #0]
 800e844:	9808      	ldr	r0, [sp, #32]
 800e846:	b01d      	add	sp, #116	@ 0x74
 800e848:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e84a:	2300      	movs	r3, #0
 800e84c:	603b      	str	r3, [r7, #0]
 800e84e:	e7e2      	b.n	800e816 <_dtoa_r+0x66>
 800e850:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e852:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e854:	9212      	str	r2, [sp, #72]	@ 0x48
 800e856:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e858:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800e85a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800e85c:	2200      	movs	r2, #0
 800e85e:	2300      	movs	r3, #0
 800e860:	f7f1 fdf4 	bl	800044c <__aeabi_dcmpeq>
 800e864:	1e06      	subs	r6, r0, #0
 800e866:	d00b      	beq.n	800e880 <_dtoa_r+0xd0>
 800e868:	2301      	movs	r3, #1
 800e86a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800e86c:	6013      	str	r3, [r2, #0]
 800e86e:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800e870:	2b00      	cmp	r3, #0
 800e872:	d002      	beq.n	800e87a <_dtoa_r+0xca>
 800e874:	4ba5      	ldr	r3, [pc, #660]	@ (800eb0c <_dtoa_r+0x35c>)
 800e876:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800e878:	6013      	str	r3, [r2, #0]
 800e87a:	4ba5      	ldr	r3, [pc, #660]	@ (800eb10 <_dtoa_r+0x360>)
 800e87c:	9308      	str	r3, [sp, #32]
 800e87e:	e7e1      	b.n	800e844 <_dtoa_r+0x94>
 800e880:	ab1a      	add	r3, sp, #104	@ 0x68
 800e882:	9301      	str	r3, [sp, #4]
 800e884:	ab1b      	add	r3, sp, #108	@ 0x6c
 800e886:	9300      	str	r3, [sp, #0]
 800e888:	9803      	ldr	r0, [sp, #12]
 800e88a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e88c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e88e:	f001 f9c1 	bl	800fc14 <__d2b>
 800e892:	007a      	lsls	r2, r7, #1
 800e894:	9005      	str	r0, [sp, #20]
 800e896:	0d52      	lsrs	r2, r2, #21
 800e898:	d100      	bne.n	800e89c <_dtoa_r+0xec>
 800e89a:	e07b      	b.n	800e994 <_dtoa_r+0x1e4>
 800e89c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e89e:	9618      	str	r6, [sp, #96]	@ 0x60
 800e8a0:	0319      	lsls	r1, r3, #12
 800e8a2:	4b9c      	ldr	r3, [pc, #624]	@ (800eb14 <_dtoa_r+0x364>)
 800e8a4:	0b09      	lsrs	r1, r1, #12
 800e8a6:	430b      	orrs	r3, r1
 800e8a8:	499b      	ldr	r1, [pc, #620]	@ (800eb18 <_dtoa_r+0x368>)
 800e8aa:	1857      	adds	r7, r2, r1
 800e8ac:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800e8ae:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800e8b0:	0019      	movs	r1, r3
 800e8b2:	2200      	movs	r2, #0
 800e8b4:	4b99      	ldr	r3, [pc, #612]	@ (800eb1c <_dtoa_r+0x36c>)
 800e8b6:	f7f3 f8dd 	bl	8001a74 <__aeabi_dsub>
 800e8ba:	4a99      	ldr	r2, [pc, #612]	@ (800eb20 <_dtoa_r+0x370>)
 800e8bc:	4b99      	ldr	r3, [pc, #612]	@ (800eb24 <_dtoa_r+0x374>)
 800e8be:	f7f2 fdf3 	bl	80014a8 <__aeabi_dmul>
 800e8c2:	4a99      	ldr	r2, [pc, #612]	@ (800eb28 <_dtoa_r+0x378>)
 800e8c4:	4b99      	ldr	r3, [pc, #612]	@ (800eb2c <_dtoa_r+0x37c>)
 800e8c6:	f7f1 fdef 	bl	80004a8 <__aeabi_dadd>
 800e8ca:	0004      	movs	r4, r0
 800e8cc:	0038      	movs	r0, r7
 800e8ce:	000d      	movs	r5, r1
 800e8d0:	f7f3 fd38 	bl	8002344 <__aeabi_i2d>
 800e8d4:	4a96      	ldr	r2, [pc, #600]	@ (800eb30 <_dtoa_r+0x380>)
 800e8d6:	4b97      	ldr	r3, [pc, #604]	@ (800eb34 <_dtoa_r+0x384>)
 800e8d8:	f7f2 fde6 	bl	80014a8 <__aeabi_dmul>
 800e8dc:	0002      	movs	r2, r0
 800e8de:	000b      	movs	r3, r1
 800e8e0:	0020      	movs	r0, r4
 800e8e2:	0029      	movs	r1, r5
 800e8e4:	f7f1 fde0 	bl	80004a8 <__aeabi_dadd>
 800e8e8:	0004      	movs	r4, r0
 800e8ea:	000d      	movs	r5, r1
 800e8ec:	f7f3 fcee 	bl	80022cc <__aeabi_d2iz>
 800e8f0:	2200      	movs	r2, #0
 800e8f2:	9004      	str	r0, [sp, #16]
 800e8f4:	2300      	movs	r3, #0
 800e8f6:	0020      	movs	r0, r4
 800e8f8:	0029      	movs	r1, r5
 800e8fa:	f7f1 fdad 	bl	8000458 <__aeabi_dcmplt>
 800e8fe:	2800      	cmp	r0, #0
 800e900:	d00b      	beq.n	800e91a <_dtoa_r+0x16a>
 800e902:	9804      	ldr	r0, [sp, #16]
 800e904:	f7f3 fd1e 	bl	8002344 <__aeabi_i2d>
 800e908:	002b      	movs	r3, r5
 800e90a:	0022      	movs	r2, r4
 800e90c:	f7f1 fd9e 	bl	800044c <__aeabi_dcmpeq>
 800e910:	4243      	negs	r3, r0
 800e912:	4158      	adcs	r0, r3
 800e914:	9b04      	ldr	r3, [sp, #16]
 800e916:	1a1b      	subs	r3, r3, r0
 800e918:	9304      	str	r3, [sp, #16]
 800e91a:	2301      	movs	r3, #1
 800e91c:	9315      	str	r3, [sp, #84]	@ 0x54
 800e91e:	9b04      	ldr	r3, [sp, #16]
 800e920:	2b16      	cmp	r3, #22
 800e922:	d810      	bhi.n	800e946 <_dtoa_r+0x196>
 800e924:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800e926:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800e928:	9a04      	ldr	r2, [sp, #16]
 800e92a:	4b83      	ldr	r3, [pc, #524]	@ (800eb38 <_dtoa_r+0x388>)
 800e92c:	00d2      	lsls	r2, r2, #3
 800e92e:	189b      	adds	r3, r3, r2
 800e930:	681a      	ldr	r2, [r3, #0]
 800e932:	685b      	ldr	r3, [r3, #4]
 800e934:	f7f1 fd90 	bl	8000458 <__aeabi_dcmplt>
 800e938:	2800      	cmp	r0, #0
 800e93a:	d047      	beq.n	800e9cc <_dtoa_r+0x21c>
 800e93c:	9b04      	ldr	r3, [sp, #16]
 800e93e:	3b01      	subs	r3, #1
 800e940:	9304      	str	r3, [sp, #16]
 800e942:	2300      	movs	r3, #0
 800e944:	9315      	str	r3, [sp, #84]	@ 0x54
 800e946:	2200      	movs	r2, #0
 800e948:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800e94a:	9206      	str	r2, [sp, #24]
 800e94c:	1bdb      	subs	r3, r3, r7
 800e94e:	1e5a      	subs	r2, r3, #1
 800e950:	d53e      	bpl.n	800e9d0 <_dtoa_r+0x220>
 800e952:	2201      	movs	r2, #1
 800e954:	1ad3      	subs	r3, r2, r3
 800e956:	9306      	str	r3, [sp, #24]
 800e958:	2300      	movs	r3, #0
 800e95a:	930d      	str	r3, [sp, #52]	@ 0x34
 800e95c:	9b04      	ldr	r3, [sp, #16]
 800e95e:	2b00      	cmp	r3, #0
 800e960:	db38      	blt.n	800e9d4 <_dtoa_r+0x224>
 800e962:	9a04      	ldr	r2, [sp, #16]
 800e964:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e966:	4694      	mov	ip, r2
 800e968:	4463      	add	r3, ip
 800e96a:	930d      	str	r3, [sp, #52]	@ 0x34
 800e96c:	2300      	movs	r3, #0
 800e96e:	9214      	str	r2, [sp, #80]	@ 0x50
 800e970:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e972:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e974:	2401      	movs	r4, #1
 800e976:	2b09      	cmp	r3, #9
 800e978:	d862      	bhi.n	800ea40 <_dtoa_r+0x290>
 800e97a:	2b05      	cmp	r3, #5
 800e97c:	dd02      	ble.n	800e984 <_dtoa_r+0x1d4>
 800e97e:	2400      	movs	r4, #0
 800e980:	3b04      	subs	r3, #4
 800e982:	9322      	str	r3, [sp, #136]	@ 0x88
 800e984:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e986:	1e98      	subs	r0, r3, #2
 800e988:	2803      	cmp	r0, #3
 800e98a:	d863      	bhi.n	800ea54 <_dtoa_r+0x2a4>
 800e98c:	f7f1 fbc4 	bl	8000118 <__gnu_thumb1_case_uqi>
 800e990:	2b385654 	.word	0x2b385654
 800e994:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800e996:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800e998:	18f6      	adds	r6, r6, r3
 800e99a:	4b68      	ldr	r3, [pc, #416]	@ (800eb3c <_dtoa_r+0x38c>)
 800e99c:	18f2      	adds	r2, r6, r3
 800e99e:	2a20      	cmp	r2, #32
 800e9a0:	dd0f      	ble.n	800e9c2 <_dtoa_r+0x212>
 800e9a2:	2340      	movs	r3, #64	@ 0x40
 800e9a4:	1a9b      	subs	r3, r3, r2
 800e9a6:	409f      	lsls	r7, r3
 800e9a8:	4b65      	ldr	r3, [pc, #404]	@ (800eb40 <_dtoa_r+0x390>)
 800e9aa:	0038      	movs	r0, r7
 800e9ac:	18f3      	adds	r3, r6, r3
 800e9ae:	40dc      	lsrs	r4, r3
 800e9b0:	4320      	orrs	r0, r4
 800e9b2:	f7f3 fcf5 	bl	80023a0 <__aeabi_ui2d>
 800e9b6:	2201      	movs	r2, #1
 800e9b8:	4b62      	ldr	r3, [pc, #392]	@ (800eb44 <_dtoa_r+0x394>)
 800e9ba:	1e77      	subs	r7, r6, #1
 800e9bc:	18cb      	adds	r3, r1, r3
 800e9be:	9218      	str	r2, [sp, #96]	@ 0x60
 800e9c0:	e776      	b.n	800e8b0 <_dtoa_r+0x100>
 800e9c2:	2320      	movs	r3, #32
 800e9c4:	0020      	movs	r0, r4
 800e9c6:	1a9b      	subs	r3, r3, r2
 800e9c8:	4098      	lsls	r0, r3
 800e9ca:	e7f2      	b.n	800e9b2 <_dtoa_r+0x202>
 800e9cc:	9015      	str	r0, [sp, #84]	@ 0x54
 800e9ce:	e7ba      	b.n	800e946 <_dtoa_r+0x196>
 800e9d0:	920d      	str	r2, [sp, #52]	@ 0x34
 800e9d2:	e7c3      	b.n	800e95c <_dtoa_r+0x1ac>
 800e9d4:	9b06      	ldr	r3, [sp, #24]
 800e9d6:	9a04      	ldr	r2, [sp, #16]
 800e9d8:	1a9b      	subs	r3, r3, r2
 800e9da:	9306      	str	r3, [sp, #24]
 800e9dc:	4253      	negs	r3, r2
 800e9de:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e9e0:	2300      	movs	r3, #0
 800e9e2:	9314      	str	r3, [sp, #80]	@ 0x50
 800e9e4:	e7c5      	b.n	800e972 <_dtoa_r+0x1c2>
 800e9e6:	2301      	movs	r3, #1
 800e9e8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800e9ea:	9310      	str	r3, [sp, #64]	@ 0x40
 800e9ec:	4694      	mov	ip, r2
 800e9ee:	9b04      	ldr	r3, [sp, #16]
 800e9f0:	4463      	add	r3, ip
 800e9f2:	930e      	str	r3, [sp, #56]	@ 0x38
 800e9f4:	3301      	adds	r3, #1
 800e9f6:	9309      	str	r3, [sp, #36]	@ 0x24
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	dc08      	bgt.n	800ea0e <_dtoa_r+0x25e>
 800e9fc:	2301      	movs	r3, #1
 800e9fe:	e006      	b.n	800ea0e <_dtoa_r+0x25e>
 800ea00:	2301      	movs	r3, #1
 800ea02:	9310      	str	r3, [sp, #64]	@ 0x40
 800ea04:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ea06:	2b00      	cmp	r3, #0
 800ea08:	dd28      	ble.n	800ea5c <_dtoa_r+0x2ac>
 800ea0a:	930e      	str	r3, [sp, #56]	@ 0x38
 800ea0c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ea0e:	9a03      	ldr	r2, [sp, #12]
 800ea10:	2100      	movs	r1, #0
 800ea12:	69d0      	ldr	r0, [r2, #28]
 800ea14:	2204      	movs	r2, #4
 800ea16:	0015      	movs	r5, r2
 800ea18:	3514      	adds	r5, #20
 800ea1a:	429d      	cmp	r5, r3
 800ea1c:	d923      	bls.n	800ea66 <_dtoa_r+0x2b6>
 800ea1e:	6041      	str	r1, [r0, #4]
 800ea20:	9803      	ldr	r0, [sp, #12]
 800ea22:	f000 fdbb 	bl	800f59c <_Balloc>
 800ea26:	9008      	str	r0, [sp, #32]
 800ea28:	2800      	cmp	r0, #0
 800ea2a:	d11f      	bne.n	800ea6c <_dtoa_r+0x2bc>
 800ea2c:	21b0      	movs	r1, #176	@ 0xb0
 800ea2e:	4b46      	ldr	r3, [pc, #280]	@ (800eb48 <_dtoa_r+0x398>)
 800ea30:	4831      	ldr	r0, [pc, #196]	@ (800eaf8 <_dtoa_r+0x348>)
 800ea32:	9a08      	ldr	r2, [sp, #32]
 800ea34:	31ff      	adds	r1, #255	@ 0xff
 800ea36:	e6d0      	b.n	800e7da <_dtoa_r+0x2a>
 800ea38:	2300      	movs	r3, #0
 800ea3a:	e7e2      	b.n	800ea02 <_dtoa_r+0x252>
 800ea3c:	2300      	movs	r3, #0
 800ea3e:	e7d3      	b.n	800e9e8 <_dtoa_r+0x238>
 800ea40:	2300      	movs	r3, #0
 800ea42:	9410      	str	r4, [sp, #64]	@ 0x40
 800ea44:	9322      	str	r3, [sp, #136]	@ 0x88
 800ea46:	3b01      	subs	r3, #1
 800ea48:	2200      	movs	r2, #0
 800ea4a:	930e      	str	r3, [sp, #56]	@ 0x38
 800ea4c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ea4e:	3313      	adds	r3, #19
 800ea50:	9223      	str	r2, [sp, #140]	@ 0x8c
 800ea52:	e7dc      	b.n	800ea0e <_dtoa_r+0x25e>
 800ea54:	2301      	movs	r3, #1
 800ea56:	9310      	str	r3, [sp, #64]	@ 0x40
 800ea58:	3b02      	subs	r3, #2
 800ea5a:	e7f5      	b.n	800ea48 <_dtoa_r+0x298>
 800ea5c:	2301      	movs	r3, #1
 800ea5e:	001a      	movs	r2, r3
 800ea60:	930e      	str	r3, [sp, #56]	@ 0x38
 800ea62:	9309      	str	r3, [sp, #36]	@ 0x24
 800ea64:	e7f4      	b.n	800ea50 <_dtoa_r+0x2a0>
 800ea66:	3101      	adds	r1, #1
 800ea68:	0052      	lsls	r2, r2, #1
 800ea6a:	e7d4      	b.n	800ea16 <_dtoa_r+0x266>
 800ea6c:	9b03      	ldr	r3, [sp, #12]
 800ea6e:	9a08      	ldr	r2, [sp, #32]
 800ea70:	69db      	ldr	r3, [r3, #28]
 800ea72:	601a      	str	r2, [r3, #0]
 800ea74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea76:	2b0e      	cmp	r3, #14
 800ea78:	d900      	bls.n	800ea7c <_dtoa_r+0x2cc>
 800ea7a:	e0d6      	b.n	800ec2a <_dtoa_r+0x47a>
 800ea7c:	2c00      	cmp	r4, #0
 800ea7e:	d100      	bne.n	800ea82 <_dtoa_r+0x2d2>
 800ea80:	e0d3      	b.n	800ec2a <_dtoa_r+0x47a>
 800ea82:	9b04      	ldr	r3, [sp, #16]
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	dd63      	ble.n	800eb50 <_dtoa_r+0x3a0>
 800ea88:	210f      	movs	r1, #15
 800ea8a:	9a04      	ldr	r2, [sp, #16]
 800ea8c:	4b2a      	ldr	r3, [pc, #168]	@ (800eb38 <_dtoa_r+0x388>)
 800ea8e:	400a      	ands	r2, r1
 800ea90:	00d2      	lsls	r2, r2, #3
 800ea92:	189b      	adds	r3, r3, r2
 800ea94:	681e      	ldr	r6, [r3, #0]
 800ea96:	685f      	ldr	r7, [r3, #4]
 800ea98:	9b04      	ldr	r3, [sp, #16]
 800ea9a:	2402      	movs	r4, #2
 800ea9c:	111d      	asrs	r5, r3, #4
 800ea9e:	05db      	lsls	r3, r3, #23
 800eaa0:	d50a      	bpl.n	800eab8 <_dtoa_r+0x308>
 800eaa2:	4b2a      	ldr	r3, [pc, #168]	@ (800eb4c <_dtoa_r+0x39c>)
 800eaa4:	400d      	ands	r5, r1
 800eaa6:	6a1a      	ldr	r2, [r3, #32]
 800eaa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eaaa:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800eaac:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800eaae:	f7f2 f8c1 	bl	8000c34 <__aeabi_ddiv>
 800eab2:	900a      	str	r0, [sp, #40]	@ 0x28
 800eab4:	910b      	str	r1, [sp, #44]	@ 0x2c
 800eab6:	3401      	adds	r4, #1
 800eab8:	4b24      	ldr	r3, [pc, #144]	@ (800eb4c <_dtoa_r+0x39c>)
 800eaba:	930c      	str	r3, [sp, #48]	@ 0x30
 800eabc:	2d00      	cmp	r5, #0
 800eabe:	d108      	bne.n	800ead2 <_dtoa_r+0x322>
 800eac0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800eac2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800eac4:	0032      	movs	r2, r6
 800eac6:	003b      	movs	r3, r7
 800eac8:	f7f2 f8b4 	bl	8000c34 <__aeabi_ddiv>
 800eacc:	900a      	str	r0, [sp, #40]	@ 0x28
 800eace:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ead0:	e059      	b.n	800eb86 <_dtoa_r+0x3d6>
 800ead2:	2301      	movs	r3, #1
 800ead4:	421d      	tst	r5, r3
 800ead6:	d009      	beq.n	800eaec <_dtoa_r+0x33c>
 800ead8:	18e4      	adds	r4, r4, r3
 800eada:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800eadc:	0030      	movs	r0, r6
 800eade:	681a      	ldr	r2, [r3, #0]
 800eae0:	685b      	ldr	r3, [r3, #4]
 800eae2:	0039      	movs	r1, r7
 800eae4:	f7f2 fce0 	bl	80014a8 <__aeabi_dmul>
 800eae8:	0006      	movs	r6, r0
 800eaea:	000f      	movs	r7, r1
 800eaec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800eaee:	106d      	asrs	r5, r5, #1
 800eaf0:	3308      	adds	r3, #8
 800eaf2:	e7e2      	b.n	800eaba <_dtoa_r+0x30a>
 800eaf4:	08010f85 	.word	0x08010f85
 800eaf8:	08010f9c 	.word	0x08010f9c
 800eafc:	7ff00000 	.word	0x7ff00000
 800eb00:	0000270f 	.word	0x0000270f
 800eb04:	08010f81 	.word	0x08010f81
 800eb08:	08010f84 	.word	0x08010f84
 800eb0c:	08010f55 	.word	0x08010f55
 800eb10:	08010f54 	.word	0x08010f54
 800eb14:	3ff00000 	.word	0x3ff00000
 800eb18:	fffffc01 	.word	0xfffffc01
 800eb1c:	3ff80000 	.word	0x3ff80000
 800eb20:	636f4361 	.word	0x636f4361
 800eb24:	3fd287a7 	.word	0x3fd287a7
 800eb28:	8b60c8b3 	.word	0x8b60c8b3
 800eb2c:	3fc68a28 	.word	0x3fc68a28
 800eb30:	509f79fb 	.word	0x509f79fb
 800eb34:	3fd34413 	.word	0x3fd34413
 800eb38:	080110f0 	.word	0x080110f0
 800eb3c:	00000432 	.word	0x00000432
 800eb40:	00000412 	.word	0x00000412
 800eb44:	fe100000 	.word	0xfe100000
 800eb48:	08010ff4 	.word	0x08010ff4
 800eb4c:	080110c8 	.word	0x080110c8
 800eb50:	9b04      	ldr	r3, [sp, #16]
 800eb52:	2402      	movs	r4, #2
 800eb54:	2b00      	cmp	r3, #0
 800eb56:	d016      	beq.n	800eb86 <_dtoa_r+0x3d6>
 800eb58:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800eb5a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800eb5c:	220f      	movs	r2, #15
 800eb5e:	425d      	negs	r5, r3
 800eb60:	402a      	ands	r2, r5
 800eb62:	4bd5      	ldr	r3, [pc, #852]	@ (800eeb8 <_dtoa_r+0x708>)
 800eb64:	00d2      	lsls	r2, r2, #3
 800eb66:	189b      	adds	r3, r3, r2
 800eb68:	681a      	ldr	r2, [r3, #0]
 800eb6a:	685b      	ldr	r3, [r3, #4]
 800eb6c:	f7f2 fc9c 	bl	80014a8 <__aeabi_dmul>
 800eb70:	2701      	movs	r7, #1
 800eb72:	2300      	movs	r3, #0
 800eb74:	900a      	str	r0, [sp, #40]	@ 0x28
 800eb76:	910b      	str	r1, [sp, #44]	@ 0x2c
 800eb78:	4ed0      	ldr	r6, [pc, #832]	@ (800eebc <_dtoa_r+0x70c>)
 800eb7a:	112d      	asrs	r5, r5, #4
 800eb7c:	2d00      	cmp	r5, #0
 800eb7e:	d000      	beq.n	800eb82 <_dtoa_r+0x3d2>
 800eb80:	e095      	b.n	800ecae <_dtoa_r+0x4fe>
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d1a2      	bne.n	800eacc <_dtoa_r+0x31c>
 800eb86:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800eb88:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800eb8a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	d100      	bne.n	800eb92 <_dtoa_r+0x3e2>
 800eb90:	e098      	b.n	800ecc4 <_dtoa_r+0x514>
 800eb92:	2200      	movs	r2, #0
 800eb94:	0030      	movs	r0, r6
 800eb96:	0039      	movs	r1, r7
 800eb98:	4bc9      	ldr	r3, [pc, #804]	@ (800eec0 <_dtoa_r+0x710>)
 800eb9a:	f7f1 fc5d 	bl	8000458 <__aeabi_dcmplt>
 800eb9e:	2800      	cmp	r0, #0
 800eba0:	d100      	bne.n	800eba4 <_dtoa_r+0x3f4>
 800eba2:	e08f      	b.n	800ecc4 <_dtoa_r+0x514>
 800eba4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d100      	bne.n	800ebac <_dtoa_r+0x3fc>
 800ebaa:	e08b      	b.n	800ecc4 <_dtoa_r+0x514>
 800ebac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	dd37      	ble.n	800ec22 <_dtoa_r+0x472>
 800ebb2:	9b04      	ldr	r3, [sp, #16]
 800ebb4:	2200      	movs	r2, #0
 800ebb6:	3b01      	subs	r3, #1
 800ebb8:	930c      	str	r3, [sp, #48]	@ 0x30
 800ebba:	0030      	movs	r0, r6
 800ebbc:	4bc1      	ldr	r3, [pc, #772]	@ (800eec4 <_dtoa_r+0x714>)
 800ebbe:	0039      	movs	r1, r7
 800ebc0:	f7f2 fc72 	bl	80014a8 <__aeabi_dmul>
 800ebc4:	900a      	str	r0, [sp, #40]	@ 0x28
 800ebc6:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ebc8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ebca:	3401      	adds	r4, #1
 800ebcc:	0020      	movs	r0, r4
 800ebce:	9311      	str	r3, [sp, #68]	@ 0x44
 800ebd0:	f7f3 fbb8 	bl	8002344 <__aeabi_i2d>
 800ebd4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ebd6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ebd8:	f7f2 fc66 	bl	80014a8 <__aeabi_dmul>
 800ebdc:	4bba      	ldr	r3, [pc, #744]	@ (800eec8 <_dtoa_r+0x718>)
 800ebde:	2200      	movs	r2, #0
 800ebe0:	f7f1 fc62 	bl	80004a8 <__aeabi_dadd>
 800ebe4:	4bb9      	ldr	r3, [pc, #740]	@ (800eecc <_dtoa_r+0x71c>)
 800ebe6:	0006      	movs	r6, r0
 800ebe8:	18cf      	adds	r7, r1, r3
 800ebea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ebec:	2b00      	cmp	r3, #0
 800ebee:	d16d      	bne.n	800eccc <_dtoa_r+0x51c>
 800ebf0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ebf2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ebf4:	2200      	movs	r2, #0
 800ebf6:	4bb6      	ldr	r3, [pc, #728]	@ (800eed0 <_dtoa_r+0x720>)
 800ebf8:	f7f2 ff3c 	bl	8001a74 <__aeabi_dsub>
 800ebfc:	0032      	movs	r2, r6
 800ebfe:	003b      	movs	r3, r7
 800ec00:	0004      	movs	r4, r0
 800ec02:	000d      	movs	r5, r1
 800ec04:	f7f1 fc3c 	bl	8000480 <__aeabi_dcmpgt>
 800ec08:	2800      	cmp	r0, #0
 800ec0a:	d000      	beq.n	800ec0e <_dtoa_r+0x45e>
 800ec0c:	e2b6      	b.n	800f17c <_dtoa_r+0x9cc>
 800ec0e:	2180      	movs	r1, #128	@ 0x80
 800ec10:	0609      	lsls	r1, r1, #24
 800ec12:	187b      	adds	r3, r7, r1
 800ec14:	0032      	movs	r2, r6
 800ec16:	0020      	movs	r0, r4
 800ec18:	0029      	movs	r1, r5
 800ec1a:	f7f1 fc1d 	bl	8000458 <__aeabi_dcmplt>
 800ec1e:	2800      	cmp	r0, #0
 800ec20:	d128      	bne.n	800ec74 <_dtoa_r+0x4c4>
 800ec22:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ec24:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800ec26:	930a      	str	r3, [sp, #40]	@ 0x28
 800ec28:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ec2a:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	da00      	bge.n	800ec32 <_dtoa_r+0x482>
 800ec30:	e174      	b.n	800ef1c <_dtoa_r+0x76c>
 800ec32:	9a04      	ldr	r2, [sp, #16]
 800ec34:	2a0e      	cmp	r2, #14
 800ec36:	dd00      	ble.n	800ec3a <_dtoa_r+0x48a>
 800ec38:	e170      	b.n	800ef1c <_dtoa_r+0x76c>
 800ec3a:	4b9f      	ldr	r3, [pc, #636]	@ (800eeb8 <_dtoa_r+0x708>)
 800ec3c:	00d2      	lsls	r2, r2, #3
 800ec3e:	189b      	adds	r3, r3, r2
 800ec40:	685c      	ldr	r4, [r3, #4]
 800ec42:	681b      	ldr	r3, [r3, #0]
 800ec44:	9306      	str	r3, [sp, #24]
 800ec46:	9407      	str	r4, [sp, #28]
 800ec48:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ec4a:	2b00      	cmp	r3, #0
 800ec4c:	db00      	blt.n	800ec50 <_dtoa_r+0x4a0>
 800ec4e:	e0e7      	b.n	800ee20 <_dtoa_r+0x670>
 800ec50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	dd00      	ble.n	800ec58 <_dtoa_r+0x4a8>
 800ec56:	e0e3      	b.n	800ee20 <_dtoa_r+0x670>
 800ec58:	d10c      	bne.n	800ec74 <_dtoa_r+0x4c4>
 800ec5a:	9806      	ldr	r0, [sp, #24]
 800ec5c:	9907      	ldr	r1, [sp, #28]
 800ec5e:	2200      	movs	r2, #0
 800ec60:	4b9b      	ldr	r3, [pc, #620]	@ (800eed0 <_dtoa_r+0x720>)
 800ec62:	f7f2 fc21 	bl	80014a8 <__aeabi_dmul>
 800ec66:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ec68:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ec6a:	f7f1 fc13 	bl	8000494 <__aeabi_dcmpge>
 800ec6e:	2800      	cmp	r0, #0
 800ec70:	d100      	bne.n	800ec74 <_dtoa_r+0x4c4>
 800ec72:	e286      	b.n	800f182 <_dtoa_r+0x9d2>
 800ec74:	2600      	movs	r6, #0
 800ec76:	0037      	movs	r7, r6
 800ec78:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ec7a:	9c08      	ldr	r4, [sp, #32]
 800ec7c:	43db      	mvns	r3, r3
 800ec7e:	930c      	str	r3, [sp, #48]	@ 0x30
 800ec80:	9704      	str	r7, [sp, #16]
 800ec82:	2700      	movs	r7, #0
 800ec84:	0031      	movs	r1, r6
 800ec86:	9803      	ldr	r0, [sp, #12]
 800ec88:	f000 fccc 	bl	800f624 <_Bfree>
 800ec8c:	9b04      	ldr	r3, [sp, #16]
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d100      	bne.n	800ec94 <_dtoa_r+0x4e4>
 800ec92:	e0bb      	b.n	800ee0c <_dtoa_r+0x65c>
 800ec94:	2f00      	cmp	r7, #0
 800ec96:	d005      	beq.n	800eca4 <_dtoa_r+0x4f4>
 800ec98:	429f      	cmp	r7, r3
 800ec9a:	d003      	beq.n	800eca4 <_dtoa_r+0x4f4>
 800ec9c:	0039      	movs	r1, r7
 800ec9e:	9803      	ldr	r0, [sp, #12]
 800eca0:	f000 fcc0 	bl	800f624 <_Bfree>
 800eca4:	9904      	ldr	r1, [sp, #16]
 800eca6:	9803      	ldr	r0, [sp, #12]
 800eca8:	f000 fcbc 	bl	800f624 <_Bfree>
 800ecac:	e0ae      	b.n	800ee0c <_dtoa_r+0x65c>
 800ecae:	423d      	tst	r5, r7
 800ecb0:	d005      	beq.n	800ecbe <_dtoa_r+0x50e>
 800ecb2:	6832      	ldr	r2, [r6, #0]
 800ecb4:	6873      	ldr	r3, [r6, #4]
 800ecb6:	f7f2 fbf7 	bl	80014a8 <__aeabi_dmul>
 800ecba:	003b      	movs	r3, r7
 800ecbc:	3401      	adds	r4, #1
 800ecbe:	106d      	asrs	r5, r5, #1
 800ecc0:	3608      	adds	r6, #8
 800ecc2:	e75b      	b.n	800eb7c <_dtoa_r+0x3cc>
 800ecc4:	9b04      	ldr	r3, [sp, #16]
 800ecc6:	930c      	str	r3, [sp, #48]	@ 0x30
 800ecc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ecca:	e77f      	b.n	800ebcc <_dtoa_r+0x41c>
 800eccc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ecce:	4b7a      	ldr	r3, [pc, #488]	@ (800eeb8 <_dtoa_r+0x708>)
 800ecd0:	3a01      	subs	r2, #1
 800ecd2:	00d2      	lsls	r2, r2, #3
 800ecd4:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800ecd6:	189b      	adds	r3, r3, r2
 800ecd8:	681a      	ldr	r2, [r3, #0]
 800ecda:	685b      	ldr	r3, [r3, #4]
 800ecdc:	2900      	cmp	r1, #0
 800ecde:	d04c      	beq.n	800ed7a <_dtoa_r+0x5ca>
 800ece0:	2000      	movs	r0, #0
 800ece2:	497c      	ldr	r1, [pc, #496]	@ (800eed4 <_dtoa_r+0x724>)
 800ece4:	f7f1 ffa6 	bl	8000c34 <__aeabi_ddiv>
 800ece8:	0032      	movs	r2, r6
 800ecea:	003b      	movs	r3, r7
 800ecec:	f7f2 fec2 	bl	8001a74 <__aeabi_dsub>
 800ecf0:	9a08      	ldr	r2, [sp, #32]
 800ecf2:	0006      	movs	r6, r0
 800ecf4:	4694      	mov	ip, r2
 800ecf6:	000f      	movs	r7, r1
 800ecf8:	9b08      	ldr	r3, [sp, #32]
 800ecfa:	9316      	str	r3, [sp, #88]	@ 0x58
 800ecfc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ecfe:	4463      	add	r3, ip
 800ed00:	9311      	str	r3, [sp, #68]	@ 0x44
 800ed02:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ed04:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ed06:	f7f3 fae1 	bl	80022cc <__aeabi_d2iz>
 800ed0a:	0005      	movs	r5, r0
 800ed0c:	f7f3 fb1a 	bl	8002344 <__aeabi_i2d>
 800ed10:	0002      	movs	r2, r0
 800ed12:	000b      	movs	r3, r1
 800ed14:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ed16:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ed18:	f7f2 feac 	bl	8001a74 <__aeabi_dsub>
 800ed1c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ed1e:	3530      	adds	r5, #48	@ 0x30
 800ed20:	1c5c      	adds	r4, r3, #1
 800ed22:	701d      	strb	r5, [r3, #0]
 800ed24:	0032      	movs	r2, r6
 800ed26:	003b      	movs	r3, r7
 800ed28:	900a      	str	r0, [sp, #40]	@ 0x28
 800ed2a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ed2c:	f7f1 fb94 	bl	8000458 <__aeabi_dcmplt>
 800ed30:	2800      	cmp	r0, #0
 800ed32:	d16b      	bne.n	800ee0c <_dtoa_r+0x65c>
 800ed34:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ed36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ed38:	2000      	movs	r0, #0
 800ed3a:	4961      	ldr	r1, [pc, #388]	@ (800eec0 <_dtoa_r+0x710>)
 800ed3c:	f7f2 fe9a 	bl	8001a74 <__aeabi_dsub>
 800ed40:	0032      	movs	r2, r6
 800ed42:	003b      	movs	r3, r7
 800ed44:	f7f1 fb88 	bl	8000458 <__aeabi_dcmplt>
 800ed48:	2800      	cmp	r0, #0
 800ed4a:	d000      	beq.n	800ed4e <_dtoa_r+0x59e>
 800ed4c:	e0c6      	b.n	800eedc <_dtoa_r+0x72c>
 800ed4e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ed50:	42a3      	cmp	r3, r4
 800ed52:	d100      	bne.n	800ed56 <_dtoa_r+0x5a6>
 800ed54:	e765      	b.n	800ec22 <_dtoa_r+0x472>
 800ed56:	2200      	movs	r2, #0
 800ed58:	0030      	movs	r0, r6
 800ed5a:	0039      	movs	r1, r7
 800ed5c:	4b59      	ldr	r3, [pc, #356]	@ (800eec4 <_dtoa_r+0x714>)
 800ed5e:	f7f2 fba3 	bl	80014a8 <__aeabi_dmul>
 800ed62:	2200      	movs	r2, #0
 800ed64:	0006      	movs	r6, r0
 800ed66:	000f      	movs	r7, r1
 800ed68:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ed6a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ed6c:	4b55      	ldr	r3, [pc, #340]	@ (800eec4 <_dtoa_r+0x714>)
 800ed6e:	f7f2 fb9b 	bl	80014a8 <__aeabi_dmul>
 800ed72:	9416      	str	r4, [sp, #88]	@ 0x58
 800ed74:	900a      	str	r0, [sp, #40]	@ 0x28
 800ed76:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ed78:	e7c3      	b.n	800ed02 <_dtoa_r+0x552>
 800ed7a:	0030      	movs	r0, r6
 800ed7c:	0039      	movs	r1, r7
 800ed7e:	f7f2 fb93 	bl	80014a8 <__aeabi_dmul>
 800ed82:	9d08      	ldr	r5, [sp, #32]
 800ed84:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ed86:	002b      	movs	r3, r5
 800ed88:	4694      	mov	ip, r2
 800ed8a:	9016      	str	r0, [sp, #88]	@ 0x58
 800ed8c:	9117      	str	r1, [sp, #92]	@ 0x5c
 800ed8e:	4463      	add	r3, ip
 800ed90:	9319      	str	r3, [sp, #100]	@ 0x64
 800ed92:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ed94:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ed96:	f7f3 fa99 	bl	80022cc <__aeabi_d2iz>
 800ed9a:	0004      	movs	r4, r0
 800ed9c:	f7f3 fad2 	bl	8002344 <__aeabi_i2d>
 800eda0:	000b      	movs	r3, r1
 800eda2:	0002      	movs	r2, r0
 800eda4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800eda6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800eda8:	f7f2 fe64 	bl	8001a74 <__aeabi_dsub>
 800edac:	3430      	adds	r4, #48	@ 0x30
 800edae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800edb0:	702c      	strb	r4, [r5, #0]
 800edb2:	3501      	adds	r5, #1
 800edb4:	0006      	movs	r6, r0
 800edb6:	000f      	movs	r7, r1
 800edb8:	42ab      	cmp	r3, r5
 800edba:	d12a      	bne.n	800ee12 <_dtoa_r+0x662>
 800edbc:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800edbe:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800edc0:	9b08      	ldr	r3, [sp, #32]
 800edc2:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800edc4:	469c      	mov	ip, r3
 800edc6:	2200      	movs	r2, #0
 800edc8:	4b42      	ldr	r3, [pc, #264]	@ (800eed4 <_dtoa_r+0x724>)
 800edca:	4464      	add	r4, ip
 800edcc:	f7f1 fb6c 	bl	80004a8 <__aeabi_dadd>
 800edd0:	0002      	movs	r2, r0
 800edd2:	000b      	movs	r3, r1
 800edd4:	0030      	movs	r0, r6
 800edd6:	0039      	movs	r1, r7
 800edd8:	f7f1 fb52 	bl	8000480 <__aeabi_dcmpgt>
 800eddc:	2800      	cmp	r0, #0
 800edde:	d000      	beq.n	800ede2 <_dtoa_r+0x632>
 800ede0:	e07c      	b.n	800eedc <_dtoa_r+0x72c>
 800ede2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ede4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ede6:	2000      	movs	r0, #0
 800ede8:	493a      	ldr	r1, [pc, #232]	@ (800eed4 <_dtoa_r+0x724>)
 800edea:	f7f2 fe43 	bl	8001a74 <__aeabi_dsub>
 800edee:	0002      	movs	r2, r0
 800edf0:	000b      	movs	r3, r1
 800edf2:	0030      	movs	r0, r6
 800edf4:	0039      	movs	r1, r7
 800edf6:	f7f1 fb2f 	bl	8000458 <__aeabi_dcmplt>
 800edfa:	2800      	cmp	r0, #0
 800edfc:	d100      	bne.n	800ee00 <_dtoa_r+0x650>
 800edfe:	e710      	b.n	800ec22 <_dtoa_r+0x472>
 800ee00:	0023      	movs	r3, r4
 800ee02:	3c01      	subs	r4, #1
 800ee04:	7822      	ldrb	r2, [r4, #0]
 800ee06:	2a30      	cmp	r2, #48	@ 0x30
 800ee08:	d0fa      	beq.n	800ee00 <_dtoa_r+0x650>
 800ee0a:	001c      	movs	r4, r3
 800ee0c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ee0e:	9304      	str	r3, [sp, #16]
 800ee10:	e042      	b.n	800ee98 <_dtoa_r+0x6e8>
 800ee12:	2200      	movs	r2, #0
 800ee14:	4b2b      	ldr	r3, [pc, #172]	@ (800eec4 <_dtoa_r+0x714>)
 800ee16:	f7f2 fb47 	bl	80014a8 <__aeabi_dmul>
 800ee1a:	900a      	str	r0, [sp, #40]	@ 0x28
 800ee1c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ee1e:	e7b8      	b.n	800ed92 <_dtoa_r+0x5e2>
 800ee20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee22:	9d08      	ldr	r5, [sp, #32]
 800ee24:	3b01      	subs	r3, #1
 800ee26:	195b      	adds	r3, r3, r5
 800ee28:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800ee2a:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800ee2c:	930a      	str	r3, [sp, #40]	@ 0x28
 800ee2e:	9a06      	ldr	r2, [sp, #24]
 800ee30:	9b07      	ldr	r3, [sp, #28]
 800ee32:	0030      	movs	r0, r6
 800ee34:	0039      	movs	r1, r7
 800ee36:	f7f1 fefd 	bl	8000c34 <__aeabi_ddiv>
 800ee3a:	f7f3 fa47 	bl	80022cc <__aeabi_d2iz>
 800ee3e:	9009      	str	r0, [sp, #36]	@ 0x24
 800ee40:	f7f3 fa80 	bl	8002344 <__aeabi_i2d>
 800ee44:	9a06      	ldr	r2, [sp, #24]
 800ee46:	9b07      	ldr	r3, [sp, #28]
 800ee48:	f7f2 fb2e 	bl	80014a8 <__aeabi_dmul>
 800ee4c:	0002      	movs	r2, r0
 800ee4e:	000b      	movs	r3, r1
 800ee50:	0030      	movs	r0, r6
 800ee52:	0039      	movs	r1, r7
 800ee54:	f7f2 fe0e 	bl	8001a74 <__aeabi_dsub>
 800ee58:	002b      	movs	r3, r5
 800ee5a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ee5c:	3501      	adds	r5, #1
 800ee5e:	3230      	adds	r2, #48	@ 0x30
 800ee60:	701a      	strb	r2, [r3, #0]
 800ee62:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ee64:	002c      	movs	r4, r5
 800ee66:	429a      	cmp	r2, r3
 800ee68:	d14b      	bne.n	800ef02 <_dtoa_r+0x752>
 800ee6a:	0002      	movs	r2, r0
 800ee6c:	000b      	movs	r3, r1
 800ee6e:	f7f1 fb1b 	bl	80004a8 <__aeabi_dadd>
 800ee72:	9a06      	ldr	r2, [sp, #24]
 800ee74:	9b07      	ldr	r3, [sp, #28]
 800ee76:	0006      	movs	r6, r0
 800ee78:	000f      	movs	r7, r1
 800ee7a:	f7f1 fb01 	bl	8000480 <__aeabi_dcmpgt>
 800ee7e:	2800      	cmp	r0, #0
 800ee80:	d12a      	bne.n	800eed8 <_dtoa_r+0x728>
 800ee82:	9a06      	ldr	r2, [sp, #24]
 800ee84:	9b07      	ldr	r3, [sp, #28]
 800ee86:	0030      	movs	r0, r6
 800ee88:	0039      	movs	r1, r7
 800ee8a:	f7f1 fadf 	bl	800044c <__aeabi_dcmpeq>
 800ee8e:	2800      	cmp	r0, #0
 800ee90:	d002      	beq.n	800ee98 <_dtoa_r+0x6e8>
 800ee92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee94:	07dd      	lsls	r5, r3, #31
 800ee96:	d41f      	bmi.n	800eed8 <_dtoa_r+0x728>
 800ee98:	9905      	ldr	r1, [sp, #20]
 800ee9a:	9803      	ldr	r0, [sp, #12]
 800ee9c:	f000 fbc2 	bl	800f624 <_Bfree>
 800eea0:	2300      	movs	r3, #0
 800eea2:	7023      	strb	r3, [r4, #0]
 800eea4:	9b04      	ldr	r3, [sp, #16]
 800eea6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800eea8:	3301      	adds	r3, #1
 800eeaa:	6013      	str	r3, [r2, #0]
 800eeac:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800eeae:	2b00      	cmp	r3, #0
 800eeb0:	d100      	bne.n	800eeb4 <_dtoa_r+0x704>
 800eeb2:	e4c7      	b.n	800e844 <_dtoa_r+0x94>
 800eeb4:	601c      	str	r4, [r3, #0]
 800eeb6:	e4c5      	b.n	800e844 <_dtoa_r+0x94>
 800eeb8:	080110f0 	.word	0x080110f0
 800eebc:	080110c8 	.word	0x080110c8
 800eec0:	3ff00000 	.word	0x3ff00000
 800eec4:	40240000 	.word	0x40240000
 800eec8:	401c0000 	.word	0x401c0000
 800eecc:	fcc00000 	.word	0xfcc00000
 800eed0:	40140000 	.word	0x40140000
 800eed4:	3fe00000 	.word	0x3fe00000
 800eed8:	9b04      	ldr	r3, [sp, #16]
 800eeda:	930c      	str	r3, [sp, #48]	@ 0x30
 800eedc:	0023      	movs	r3, r4
 800eede:	001c      	movs	r4, r3
 800eee0:	3b01      	subs	r3, #1
 800eee2:	781a      	ldrb	r2, [r3, #0]
 800eee4:	2a39      	cmp	r2, #57	@ 0x39
 800eee6:	d108      	bne.n	800eefa <_dtoa_r+0x74a>
 800eee8:	9a08      	ldr	r2, [sp, #32]
 800eeea:	429a      	cmp	r2, r3
 800eeec:	d1f7      	bne.n	800eede <_dtoa_r+0x72e>
 800eeee:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800eef0:	9908      	ldr	r1, [sp, #32]
 800eef2:	3201      	adds	r2, #1
 800eef4:	920c      	str	r2, [sp, #48]	@ 0x30
 800eef6:	2230      	movs	r2, #48	@ 0x30
 800eef8:	700a      	strb	r2, [r1, #0]
 800eefa:	781a      	ldrb	r2, [r3, #0]
 800eefc:	3201      	adds	r2, #1
 800eefe:	701a      	strb	r2, [r3, #0]
 800ef00:	e784      	b.n	800ee0c <_dtoa_r+0x65c>
 800ef02:	2200      	movs	r2, #0
 800ef04:	4bc6      	ldr	r3, [pc, #792]	@ (800f220 <_dtoa_r+0xa70>)
 800ef06:	f7f2 facf 	bl	80014a8 <__aeabi_dmul>
 800ef0a:	2200      	movs	r2, #0
 800ef0c:	2300      	movs	r3, #0
 800ef0e:	0006      	movs	r6, r0
 800ef10:	000f      	movs	r7, r1
 800ef12:	f7f1 fa9b 	bl	800044c <__aeabi_dcmpeq>
 800ef16:	2800      	cmp	r0, #0
 800ef18:	d089      	beq.n	800ee2e <_dtoa_r+0x67e>
 800ef1a:	e7bd      	b.n	800ee98 <_dtoa_r+0x6e8>
 800ef1c:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800ef1e:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800ef20:	9c06      	ldr	r4, [sp, #24]
 800ef22:	2f00      	cmp	r7, #0
 800ef24:	d014      	beq.n	800ef50 <_dtoa_r+0x7a0>
 800ef26:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800ef28:	2a01      	cmp	r2, #1
 800ef2a:	dd00      	ble.n	800ef2e <_dtoa_r+0x77e>
 800ef2c:	e0e4      	b.n	800f0f8 <_dtoa_r+0x948>
 800ef2e:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800ef30:	2a00      	cmp	r2, #0
 800ef32:	d100      	bne.n	800ef36 <_dtoa_r+0x786>
 800ef34:	e0da      	b.n	800f0ec <_dtoa_r+0x93c>
 800ef36:	4abb      	ldr	r2, [pc, #748]	@ (800f224 <_dtoa_r+0xa74>)
 800ef38:	189b      	adds	r3, r3, r2
 800ef3a:	9a06      	ldr	r2, [sp, #24]
 800ef3c:	2101      	movs	r1, #1
 800ef3e:	18d2      	adds	r2, r2, r3
 800ef40:	9206      	str	r2, [sp, #24]
 800ef42:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ef44:	9803      	ldr	r0, [sp, #12]
 800ef46:	18d3      	adds	r3, r2, r3
 800ef48:	930d      	str	r3, [sp, #52]	@ 0x34
 800ef4a:	f000 fc23 	bl	800f794 <__i2b>
 800ef4e:	0007      	movs	r7, r0
 800ef50:	2c00      	cmp	r4, #0
 800ef52:	d00e      	beq.n	800ef72 <_dtoa_r+0x7c2>
 800ef54:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ef56:	2b00      	cmp	r3, #0
 800ef58:	dd0b      	ble.n	800ef72 <_dtoa_r+0x7c2>
 800ef5a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ef5c:	0023      	movs	r3, r4
 800ef5e:	4294      	cmp	r4, r2
 800ef60:	dd00      	ble.n	800ef64 <_dtoa_r+0x7b4>
 800ef62:	0013      	movs	r3, r2
 800ef64:	9a06      	ldr	r2, [sp, #24]
 800ef66:	1ae4      	subs	r4, r4, r3
 800ef68:	1ad2      	subs	r2, r2, r3
 800ef6a:	9206      	str	r2, [sp, #24]
 800ef6c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ef6e:	1ad3      	subs	r3, r2, r3
 800ef70:	930d      	str	r3, [sp, #52]	@ 0x34
 800ef72:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ef74:	2b00      	cmp	r3, #0
 800ef76:	d021      	beq.n	800efbc <_dtoa_r+0x80c>
 800ef78:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ef7a:	2b00      	cmp	r3, #0
 800ef7c:	d100      	bne.n	800ef80 <_dtoa_r+0x7d0>
 800ef7e:	e0d3      	b.n	800f128 <_dtoa_r+0x978>
 800ef80:	9e05      	ldr	r6, [sp, #20]
 800ef82:	2d00      	cmp	r5, #0
 800ef84:	d014      	beq.n	800efb0 <_dtoa_r+0x800>
 800ef86:	0039      	movs	r1, r7
 800ef88:	002a      	movs	r2, r5
 800ef8a:	9803      	ldr	r0, [sp, #12]
 800ef8c:	f000 fcc4 	bl	800f918 <__pow5mult>
 800ef90:	9a05      	ldr	r2, [sp, #20]
 800ef92:	0001      	movs	r1, r0
 800ef94:	0007      	movs	r7, r0
 800ef96:	9803      	ldr	r0, [sp, #12]
 800ef98:	f000 fc14 	bl	800f7c4 <__multiply>
 800ef9c:	0006      	movs	r6, r0
 800ef9e:	9905      	ldr	r1, [sp, #20]
 800efa0:	9803      	ldr	r0, [sp, #12]
 800efa2:	f000 fb3f 	bl	800f624 <_Bfree>
 800efa6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800efa8:	9605      	str	r6, [sp, #20]
 800efaa:	1b5b      	subs	r3, r3, r5
 800efac:	930f      	str	r3, [sp, #60]	@ 0x3c
 800efae:	d005      	beq.n	800efbc <_dtoa_r+0x80c>
 800efb0:	0031      	movs	r1, r6
 800efb2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800efb4:	9803      	ldr	r0, [sp, #12]
 800efb6:	f000 fcaf 	bl	800f918 <__pow5mult>
 800efba:	9005      	str	r0, [sp, #20]
 800efbc:	2101      	movs	r1, #1
 800efbe:	9803      	ldr	r0, [sp, #12]
 800efc0:	f000 fbe8 	bl	800f794 <__i2b>
 800efc4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800efc6:	0006      	movs	r6, r0
 800efc8:	2b00      	cmp	r3, #0
 800efca:	d100      	bne.n	800efce <_dtoa_r+0x81e>
 800efcc:	e1bc      	b.n	800f348 <_dtoa_r+0xb98>
 800efce:	001a      	movs	r2, r3
 800efd0:	0001      	movs	r1, r0
 800efd2:	9803      	ldr	r0, [sp, #12]
 800efd4:	f000 fca0 	bl	800f918 <__pow5mult>
 800efd8:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800efda:	0006      	movs	r6, r0
 800efdc:	2500      	movs	r5, #0
 800efde:	2b01      	cmp	r3, #1
 800efe0:	dc16      	bgt.n	800f010 <_dtoa_r+0x860>
 800efe2:	2500      	movs	r5, #0
 800efe4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800efe6:	42ab      	cmp	r3, r5
 800efe8:	d10e      	bne.n	800f008 <_dtoa_r+0x858>
 800efea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800efec:	031b      	lsls	r3, r3, #12
 800efee:	42ab      	cmp	r3, r5
 800eff0:	d10a      	bne.n	800f008 <_dtoa_r+0x858>
 800eff2:	4b8d      	ldr	r3, [pc, #564]	@ (800f228 <_dtoa_r+0xa78>)
 800eff4:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800eff6:	4213      	tst	r3, r2
 800eff8:	d006      	beq.n	800f008 <_dtoa_r+0x858>
 800effa:	9b06      	ldr	r3, [sp, #24]
 800effc:	3501      	adds	r5, #1
 800effe:	3301      	adds	r3, #1
 800f000:	9306      	str	r3, [sp, #24]
 800f002:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f004:	3301      	adds	r3, #1
 800f006:	930d      	str	r3, [sp, #52]	@ 0x34
 800f008:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f00a:	2001      	movs	r0, #1
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	d008      	beq.n	800f022 <_dtoa_r+0x872>
 800f010:	6933      	ldr	r3, [r6, #16]
 800f012:	3303      	adds	r3, #3
 800f014:	009b      	lsls	r3, r3, #2
 800f016:	18f3      	adds	r3, r6, r3
 800f018:	6858      	ldr	r0, [r3, #4]
 800f01a:	f000 fb6b 	bl	800f6f4 <__hi0bits>
 800f01e:	2320      	movs	r3, #32
 800f020:	1a18      	subs	r0, r3, r0
 800f022:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f024:	1818      	adds	r0, r3, r0
 800f026:	0002      	movs	r2, r0
 800f028:	231f      	movs	r3, #31
 800f02a:	401a      	ands	r2, r3
 800f02c:	4218      	tst	r0, r3
 800f02e:	d100      	bne.n	800f032 <_dtoa_r+0x882>
 800f030:	e081      	b.n	800f136 <_dtoa_r+0x986>
 800f032:	3301      	adds	r3, #1
 800f034:	1a9b      	subs	r3, r3, r2
 800f036:	2b04      	cmp	r3, #4
 800f038:	dd79      	ble.n	800f12e <_dtoa_r+0x97e>
 800f03a:	231c      	movs	r3, #28
 800f03c:	1a9b      	subs	r3, r3, r2
 800f03e:	9a06      	ldr	r2, [sp, #24]
 800f040:	18e4      	adds	r4, r4, r3
 800f042:	18d2      	adds	r2, r2, r3
 800f044:	9206      	str	r2, [sp, #24]
 800f046:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f048:	18d3      	adds	r3, r2, r3
 800f04a:	930d      	str	r3, [sp, #52]	@ 0x34
 800f04c:	9b06      	ldr	r3, [sp, #24]
 800f04e:	2b00      	cmp	r3, #0
 800f050:	dd05      	ble.n	800f05e <_dtoa_r+0x8ae>
 800f052:	001a      	movs	r2, r3
 800f054:	9905      	ldr	r1, [sp, #20]
 800f056:	9803      	ldr	r0, [sp, #12]
 800f058:	f000 fcba 	bl	800f9d0 <__lshift>
 800f05c:	9005      	str	r0, [sp, #20]
 800f05e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f060:	2b00      	cmp	r3, #0
 800f062:	dd05      	ble.n	800f070 <_dtoa_r+0x8c0>
 800f064:	0031      	movs	r1, r6
 800f066:	001a      	movs	r2, r3
 800f068:	9803      	ldr	r0, [sp, #12]
 800f06a:	f000 fcb1 	bl	800f9d0 <__lshift>
 800f06e:	0006      	movs	r6, r0
 800f070:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800f072:	2b00      	cmp	r3, #0
 800f074:	d061      	beq.n	800f13a <_dtoa_r+0x98a>
 800f076:	0031      	movs	r1, r6
 800f078:	9805      	ldr	r0, [sp, #20]
 800f07a:	f000 fd15 	bl	800faa8 <__mcmp>
 800f07e:	2800      	cmp	r0, #0
 800f080:	da5b      	bge.n	800f13a <_dtoa_r+0x98a>
 800f082:	9b04      	ldr	r3, [sp, #16]
 800f084:	220a      	movs	r2, #10
 800f086:	3b01      	subs	r3, #1
 800f088:	930c      	str	r3, [sp, #48]	@ 0x30
 800f08a:	9905      	ldr	r1, [sp, #20]
 800f08c:	2300      	movs	r3, #0
 800f08e:	9803      	ldr	r0, [sp, #12]
 800f090:	f000 faec 	bl	800f66c <__multadd>
 800f094:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f096:	9005      	str	r0, [sp, #20]
 800f098:	2b00      	cmp	r3, #0
 800f09a:	d100      	bne.n	800f09e <_dtoa_r+0x8ee>
 800f09c:	e15b      	b.n	800f356 <_dtoa_r+0xba6>
 800f09e:	2300      	movs	r3, #0
 800f0a0:	0039      	movs	r1, r7
 800f0a2:	220a      	movs	r2, #10
 800f0a4:	9803      	ldr	r0, [sp, #12]
 800f0a6:	f000 fae1 	bl	800f66c <__multadd>
 800f0aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f0ac:	0007      	movs	r7, r0
 800f0ae:	2b00      	cmp	r3, #0
 800f0b0:	dc4d      	bgt.n	800f14e <_dtoa_r+0x99e>
 800f0b2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800f0b4:	2b02      	cmp	r3, #2
 800f0b6:	dd46      	ble.n	800f146 <_dtoa_r+0x996>
 800f0b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	d000      	beq.n	800f0c0 <_dtoa_r+0x910>
 800f0be:	e5db      	b.n	800ec78 <_dtoa_r+0x4c8>
 800f0c0:	0031      	movs	r1, r6
 800f0c2:	2205      	movs	r2, #5
 800f0c4:	9803      	ldr	r0, [sp, #12]
 800f0c6:	f000 fad1 	bl	800f66c <__multadd>
 800f0ca:	0006      	movs	r6, r0
 800f0cc:	0001      	movs	r1, r0
 800f0ce:	9805      	ldr	r0, [sp, #20]
 800f0d0:	f000 fcea 	bl	800faa8 <__mcmp>
 800f0d4:	2800      	cmp	r0, #0
 800f0d6:	dc00      	bgt.n	800f0da <_dtoa_r+0x92a>
 800f0d8:	e5ce      	b.n	800ec78 <_dtoa_r+0x4c8>
 800f0da:	9b08      	ldr	r3, [sp, #32]
 800f0dc:	9a08      	ldr	r2, [sp, #32]
 800f0de:	1c5c      	adds	r4, r3, #1
 800f0e0:	2331      	movs	r3, #49	@ 0x31
 800f0e2:	7013      	strb	r3, [r2, #0]
 800f0e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f0e6:	3301      	adds	r3, #1
 800f0e8:	930c      	str	r3, [sp, #48]	@ 0x30
 800f0ea:	e5c9      	b.n	800ec80 <_dtoa_r+0x4d0>
 800f0ec:	2336      	movs	r3, #54	@ 0x36
 800f0ee:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f0f0:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800f0f2:	1a9b      	subs	r3, r3, r2
 800f0f4:	9c06      	ldr	r4, [sp, #24]
 800f0f6:	e720      	b.n	800ef3a <_dtoa_r+0x78a>
 800f0f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f0fa:	1e5d      	subs	r5, r3, #1
 800f0fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f0fe:	42ab      	cmp	r3, r5
 800f100:	db08      	blt.n	800f114 <_dtoa_r+0x964>
 800f102:	1b5d      	subs	r5, r3, r5
 800f104:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f106:	2b00      	cmp	r3, #0
 800f108:	daf4      	bge.n	800f0f4 <_dtoa_r+0x944>
 800f10a:	9b06      	ldr	r3, [sp, #24]
 800f10c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f10e:	1a9c      	subs	r4, r3, r2
 800f110:	2300      	movs	r3, #0
 800f112:	e712      	b.n	800ef3a <_dtoa_r+0x78a>
 800f114:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f116:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800f118:	1aeb      	subs	r3, r5, r3
 800f11a:	18d3      	adds	r3, r2, r3
 800f11c:	9314      	str	r3, [sp, #80]	@ 0x50
 800f11e:	950f      	str	r5, [sp, #60]	@ 0x3c
 800f120:	9c06      	ldr	r4, [sp, #24]
 800f122:	2500      	movs	r5, #0
 800f124:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f126:	e708      	b.n	800ef3a <_dtoa_r+0x78a>
 800f128:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f12a:	9905      	ldr	r1, [sp, #20]
 800f12c:	e742      	b.n	800efb4 <_dtoa_r+0x804>
 800f12e:	2b04      	cmp	r3, #4
 800f130:	d08c      	beq.n	800f04c <_dtoa_r+0x89c>
 800f132:	331c      	adds	r3, #28
 800f134:	e783      	b.n	800f03e <_dtoa_r+0x88e>
 800f136:	0013      	movs	r3, r2
 800f138:	e7fb      	b.n	800f132 <_dtoa_r+0x982>
 800f13a:	9b04      	ldr	r3, [sp, #16]
 800f13c:	930c      	str	r3, [sp, #48]	@ 0x30
 800f13e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f140:	930e      	str	r3, [sp, #56]	@ 0x38
 800f142:	2b00      	cmp	r3, #0
 800f144:	ddb5      	ble.n	800f0b2 <_dtoa_r+0x902>
 800f146:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f148:	2b00      	cmp	r3, #0
 800f14a:	d100      	bne.n	800f14e <_dtoa_r+0x99e>
 800f14c:	e107      	b.n	800f35e <_dtoa_r+0xbae>
 800f14e:	2c00      	cmp	r4, #0
 800f150:	dd05      	ble.n	800f15e <_dtoa_r+0x9ae>
 800f152:	0039      	movs	r1, r7
 800f154:	0022      	movs	r2, r4
 800f156:	9803      	ldr	r0, [sp, #12]
 800f158:	f000 fc3a 	bl	800f9d0 <__lshift>
 800f15c:	0007      	movs	r7, r0
 800f15e:	9704      	str	r7, [sp, #16]
 800f160:	2d00      	cmp	r5, #0
 800f162:	d020      	beq.n	800f1a6 <_dtoa_r+0x9f6>
 800f164:	6879      	ldr	r1, [r7, #4]
 800f166:	9803      	ldr	r0, [sp, #12]
 800f168:	f000 fa18 	bl	800f59c <_Balloc>
 800f16c:	1e04      	subs	r4, r0, #0
 800f16e:	d10c      	bne.n	800f18a <_dtoa_r+0x9da>
 800f170:	0022      	movs	r2, r4
 800f172:	4b2e      	ldr	r3, [pc, #184]	@ (800f22c <_dtoa_r+0xa7c>)
 800f174:	482e      	ldr	r0, [pc, #184]	@ (800f230 <_dtoa_r+0xa80>)
 800f176:	492f      	ldr	r1, [pc, #188]	@ (800f234 <_dtoa_r+0xa84>)
 800f178:	f7ff fb2f 	bl	800e7da <_dtoa_r+0x2a>
 800f17c:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800f17e:	0037      	movs	r7, r6
 800f180:	e7ab      	b.n	800f0da <_dtoa_r+0x92a>
 800f182:	9b04      	ldr	r3, [sp, #16]
 800f184:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800f186:	930c      	str	r3, [sp, #48]	@ 0x30
 800f188:	e7f9      	b.n	800f17e <_dtoa_r+0x9ce>
 800f18a:	0039      	movs	r1, r7
 800f18c:	693a      	ldr	r2, [r7, #16]
 800f18e:	310c      	adds	r1, #12
 800f190:	3202      	adds	r2, #2
 800f192:	0092      	lsls	r2, r2, #2
 800f194:	300c      	adds	r0, #12
 800f196:	f000 fe61 	bl	800fe5c <memcpy>
 800f19a:	2201      	movs	r2, #1
 800f19c:	0021      	movs	r1, r4
 800f19e:	9803      	ldr	r0, [sp, #12]
 800f1a0:	f000 fc16 	bl	800f9d0 <__lshift>
 800f1a4:	9004      	str	r0, [sp, #16]
 800f1a6:	9b08      	ldr	r3, [sp, #32]
 800f1a8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f1aa:	9306      	str	r3, [sp, #24]
 800f1ac:	3b01      	subs	r3, #1
 800f1ae:	189b      	adds	r3, r3, r2
 800f1b0:	2201      	movs	r2, #1
 800f1b2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f1b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f1b6:	4013      	ands	r3, r2
 800f1b8:	930e      	str	r3, [sp, #56]	@ 0x38
 800f1ba:	0031      	movs	r1, r6
 800f1bc:	9805      	ldr	r0, [sp, #20]
 800f1be:	f7ff fa71 	bl	800e6a4 <quorem>
 800f1c2:	0039      	movs	r1, r7
 800f1c4:	0005      	movs	r5, r0
 800f1c6:	900a      	str	r0, [sp, #40]	@ 0x28
 800f1c8:	9805      	ldr	r0, [sp, #20]
 800f1ca:	f000 fc6d 	bl	800faa8 <__mcmp>
 800f1ce:	9a04      	ldr	r2, [sp, #16]
 800f1d0:	900d      	str	r0, [sp, #52]	@ 0x34
 800f1d2:	0031      	movs	r1, r6
 800f1d4:	9803      	ldr	r0, [sp, #12]
 800f1d6:	f000 fc83 	bl	800fae0 <__mdiff>
 800f1da:	2201      	movs	r2, #1
 800f1dc:	68c3      	ldr	r3, [r0, #12]
 800f1de:	0004      	movs	r4, r0
 800f1e0:	3530      	adds	r5, #48	@ 0x30
 800f1e2:	9209      	str	r2, [sp, #36]	@ 0x24
 800f1e4:	2b00      	cmp	r3, #0
 800f1e6:	d104      	bne.n	800f1f2 <_dtoa_r+0xa42>
 800f1e8:	0001      	movs	r1, r0
 800f1ea:	9805      	ldr	r0, [sp, #20]
 800f1ec:	f000 fc5c 	bl	800faa8 <__mcmp>
 800f1f0:	9009      	str	r0, [sp, #36]	@ 0x24
 800f1f2:	0021      	movs	r1, r4
 800f1f4:	9803      	ldr	r0, [sp, #12]
 800f1f6:	f000 fa15 	bl	800f624 <_Bfree>
 800f1fa:	9b06      	ldr	r3, [sp, #24]
 800f1fc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800f1fe:	1c5c      	adds	r4, r3, #1
 800f200:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f202:	4313      	orrs	r3, r2
 800f204:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f206:	4313      	orrs	r3, r2
 800f208:	d116      	bne.n	800f238 <_dtoa_r+0xa88>
 800f20a:	2d39      	cmp	r5, #57	@ 0x39
 800f20c:	d02f      	beq.n	800f26e <_dtoa_r+0xabe>
 800f20e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f210:	2b00      	cmp	r3, #0
 800f212:	dd01      	ble.n	800f218 <_dtoa_r+0xa68>
 800f214:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800f216:	3531      	adds	r5, #49	@ 0x31
 800f218:	9b06      	ldr	r3, [sp, #24]
 800f21a:	701d      	strb	r5, [r3, #0]
 800f21c:	e532      	b.n	800ec84 <_dtoa_r+0x4d4>
 800f21e:	46c0      	nop			@ (mov r8, r8)
 800f220:	40240000 	.word	0x40240000
 800f224:	00000433 	.word	0x00000433
 800f228:	7ff00000 	.word	0x7ff00000
 800f22c:	08010ff4 	.word	0x08010ff4
 800f230:	08010f9c 	.word	0x08010f9c
 800f234:	000002ef 	.word	0x000002ef
 800f238:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f23a:	2b00      	cmp	r3, #0
 800f23c:	db04      	blt.n	800f248 <_dtoa_r+0xa98>
 800f23e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800f240:	4313      	orrs	r3, r2
 800f242:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f244:	4313      	orrs	r3, r2
 800f246:	d11e      	bne.n	800f286 <_dtoa_r+0xad6>
 800f248:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	dde4      	ble.n	800f218 <_dtoa_r+0xa68>
 800f24e:	9905      	ldr	r1, [sp, #20]
 800f250:	2201      	movs	r2, #1
 800f252:	9803      	ldr	r0, [sp, #12]
 800f254:	f000 fbbc 	bl	800f9d0 <__lshift>
 800f258:	0031      	movs	r1, r6
 800f25a:	9005      	str	r0, [sp, #20]
 800f25c:	f000 fc24 	bl	800faa8 <__mcmp>
 800f260:	2800      	cmp	r0, #0
 800f262:	dc02      	bgt.n	800f26a <_dtoa_r+0xaba>
 800f264:	d1d8      	bne.n	800f218 <_dtoa_r+0xa68>
 800f266:	07eb      	lsls	r3, r5, #31
 800f268:	d5d6      	bpl.n	800f218 <_dtoa_r+0xa68>
 800f26a:	2d39      	cmp	r5, #57	@ 0x39
 800f26c:	d1d2      	bne.n	800f214 <_dtoa_r+0xa64>
 800f26e:	2339      	movs	r3, #57	@ 0x39
 800f270:	9a06      	ldr	r2, [sp, #24]
 800f272:	7013      	strb	r3, [r2, #0]
 800f274:	0023      	movs	r3, r4
 800f276:	001c      	movs	r4, r3
 800f278:	3b01      	subs	r3, #1
 800f27a:	781a      	ldrb	r2, [r3, #0]
 800f27c:	2a39      	cmp	r2, #57	@ 0x39
 800f27e:	d050      	beq.n	800f322 <_dtoa_r+0xb72>
 800f280:	3201      	adds	r2, #1
 800f282:	701a      	strb	r2, [r3, #0]
 800f284:	e4fe      	b.n	800ec84 <_dtoa_r+0x4d4>
 800f286:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f288:	2b00      	cmp	r3, #0
 800f28a:	dd03      	ble.n	800f294 <_dtoa_r+0xae4>
 800f28c:	2d39      	cmp	r5, #57	@ 0x39
 800f28e:	d0ee      	beq.n	800f26e <_dtoa_r+0xabe>
 800f290:	3501      	adds	r5, #1
 800f292:	e7c1      	b.n	800f218 <_dtoa_r+0xa68>
 800f294:	9b06      	ldr	r3, [sp, #24]
 800f296:	9a06      	ldr	r2, [sp, #24]
 800f298:	701d      	strb	r5, [r3, #0]
 800f29a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f29c:	4293      	cmp	r3, r2
 800f29e:	d02b      	beq.n	800f2f8 <_dtoa_r+0xb48>
 800f2a0:	2300      	movs	r3, #0
 800f2a2:	220a      	movs	r2, #10
 800f2a4:	9905      	ldr	r1, [sp, #20]
 800f2a6:	9803      	ldr	r0, [sp, #12]
 800f2a8:	f000 f9e0 	bl	800f66c <__multadd>
 800f2ac:	9b04      	ldr	r3, [sp, #16]
 800f2ae:	9005      	str	r0, [sp, #20]
 800f2b0:	429f      	cmp	r7, r3
 800f2b2:	d109      	bne.n	800f2c8 <_dtoa_r+0xb18>
 800f2b4:	0039      	movs	r1, r7
 800f2b6:	2300      	movs	r3, #0
 800f2b8:	220a      	movs	r2, #10
 800f2ba:	9803      	ldr	r0, [sp, #12]
 800f2bc:	f000 f9d6 	bl	800f66c <__multadd>
 800f2c0:	0007      	movs	r7, r0
 800f2c2:	9004      	str	r0, [sp, #16]
 800f2c4:	9406      	str	r4, [sp, #24]
 800f2c6:	e778      	b.n	800f1ba <_dtoa_r+0xa0a>
 800f2c8:	0039      	movs	r1, r7
 800f2ca:	2300      	movs	r3, #0
 800f2cc:	220a      	movs	r2, #10
 800f2ce:	9803      	ldr	r0, [sp, #12]
 800f2d0:	f000 f9cc 	bl	800f66c <__multadd>
 800f2d4:	2300      	movs	r3, #0
 800f2d6:	0007      	movs	r7, r0
 800f2d8:	220a      	movs	r2, #10
 800f2da:	9904      	ldr	r1, [sp, #16]
 800f2dc:	9803      	ldr	r0, [sp, #12]
 800f2de:	f000 f9c5 	bl	800f66c <__multadd>
 800f2e2:	9004      	str	r0, [sp, #16]
 800f2e4:	e7ee      	b.n	800f2c4 <_dtoa_r+0xb14>
 800f2e6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f2e8:	2401      	movs	r4, #1
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	dd00      	ble.n	800f2f0 <_dtoa_r+0xb40>
 800f2ee:	001c      	movs	r4, r3
 800f2f0:	9704      	str	r7, [sp, #16]
 800f2f2:	2700      	movs	r7, #0
 800f2f4:	9b08      	ldr	r3, [sp, #32]
 800f2f6:	191c      	adds	r4, r3, r4
 800f2f8:	9905      	ldr	r1, [sp, #20]
 800f2fa:	2201      	movs	r2, #1
 800f2fc:	9803      	ldr	r0, [sp, #12]
 800f2fe:	f000 fb67 	bl	800f9d0 <__lshift>
 800f302:	0031      	movs	r1, r6
 800f304:	9005      	str	r0, [sp, #20]
 800f306:	f000 fbcf 	bl	800faa8 <__mcmp>
 800f30a:	2800      	cmp	r0, #0
 800f30c:	dcb2      	bgt.n	800f274 <_dtoa_r+0xac4>
 800f30e:	d101      	bne.n	800f314 <_dtoa_r+0xb64>
 800f310:	07ed      	lsls	r5, r5, #31
 800f312:	d4af      	bmi.n	800f274 <_dtoa_r+0xac4>
 800f314:	0023      	movs	r3, r4
 800f316:	001c      	movs	r4, r3
 800f318:	3b01      	subs	r3, #1
 800f31a:	781a      	ldrb	r2, [r3, #0]
 800f31c:	2a30      	cmp	r2, #48	@ 0x30
 800f31e:	d0fa      	beq.n	800f316 <_dtoa_r+0xb66>
 800f320:	e4b0      	b.n	800ec84 <_dtoa_r+0x4d4>
 800f322:	9a08      	ldr	r2, [sp, #32]
 800f324:	429a      	cmp	r2, r3
 800f326:	d1a6      	bne.n	800f276 <_dtoa_r+0xac6>
 800f328:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f32a:	3301      	adds	r3, #1
 800f32c:	930c      	str	r3, [sp, #48]	@ 0x30
 800f32e:	2331      	movs	r3, #49	@ 0x31
 800f330:	7013      	strb	r3, [r2, #0]
 800f332:	e4a7      	b.n	800ec84 <_dtoa_r+0x4d4>
 800f334:	4b14      	ldr	r3, [pc, #80]	@ (800f388 <_dtoa_r+0xbd8>)
 800f336:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800f338:	9308      	str	r3, [sp, #32]
 800f33a:	4b14      	ldr	r3, [pc, #80]	@ (800f38c <_dtoa_r+0xbdc>)
 800f33c:	2a00      	cmp	r2, #0
 800f33e:	d001      	beq.n	800f344 <_dtoa_r+0xb94>
 800f340:	f7ff fa7e 	bl	800e840 <_dtoa_r+0x90>
 800f344:	f7ff fa7e 	bl	800e844 <_dtoa_r+0x94>
 800f348:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800f34a:	2b01      	cmp	r3, #1
 800f34c:	dc00      	bgt.n	800f350 <_dtoa_r+0xba0>
 800f34e:	e648      	b.n	800efe2 <_dtoa_r+0x832>
 800f350:	2001      	movs	r0, #1
 800f352:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800f354:	e665      	b.n	800f022 <_dtoa_r+0x872>
 800f356:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f358:	2b00      	cmp	r3, #0
 800f35a:	dc00      	bgt.n	800f35e <_dtoa_r+0xbae>
 800f35c:	e6a9      	b.n	800f0b2 <_dtoa_r+0x902>
 800f35e:	2400      	movs	r4, #0
 800f360:	0031      	movs	r1, r6
 800f362:	9805      	ldr	r0, [sp, #20]
 800f364:	f7ff f99e 	bl	800e6a4 <quorem>
 800f368:	9b08      	ldr	r3, [sp, #32]
 800f36a:	3030      	adds	r0, #48	@ 0x30
 800f36c:	5518      	strb	r0, [r3, r4]
 800f36e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f370:	3401      	adds	r4, #1
 800f372:	0005      	movs	r5, r0
 800f374:	42a3      	cmp	r3, r4
 800f376:	ddb6      	ble.n	800f2e6 <_dtoa_r+0xb36>
 800f378:	2300      	movs	r3, #0
 800f37a:	220a      	movs	r2, #10
 800f37c:	9905      	ldr	r1, [sp, #20]
 800f37e:	9803      	ldr	r0, [sp, #12]
 800f380:	f000 f974 	bl	800f66c <__multadd>
 800f384:	9005      	str	r0, [sp, #20]
 800f386:	e7eb      	b.n	800f360 <_dtoa_r+0xbb0>
 800f388:	08010f78 	.word	0x08010f78
 800f38c:	08010f80 	.word	0x08010f80

0800f390 <_free_r>:
 800f390:	b570      	push	{r4, r5, r6, lr}
 800f392:	0005      	movs	r5, r0
 800f394:	1e0c      	subs	r4, r1, #0
 800f396:	d010      	beq.n	800f3ba <_free_r+0x2a>
 800f398:	3c04      	subs	r4, #4
 800f39a:	6823      	ldr	r3, [r4, #0]
 800f39c:	2b00      	cmp	r3, #0
 800f39e:	da00      	bge.n	800f3a2 <_free_r+0x12>
 800f3a0:	18e4      	adds	r4, r4, r3
 800f3a2:	0028      	movs	r0, r5
 800f3a4:	f000 f8ea 	bl	800f57c <__malloc_lock>
 800f3a8:	4a1d      	ldr	r2, [pc, #116]	@ (800f420 <_free_r+0x90>)
 800f3aa:	6813      	ldr	r3, [r2, #0]
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	d105      	bne.n	800f3bc <_free_r+0x2c>
 800f3b0:	6063      	str	r3, [r4, #4]
 800f3b2:	6014      	str	r4, [r2, #0]
 800f3b4:	0028      	movs	r0, r5
 800f3b6:	f000 f8e9 	bl	800f58c <__malloc_unlock>
 800f3ba:	bd70      	pop	{r4, r5, r6, pc}
 800f3bc:	42a3      	cmp	r3, r4
 800f3be:	d908      	bls.n	800f3d2 <_free_r+0x42>
 800f3c0:	6820      	ldr	r0, [r4, #0]
 800f3c2:	1821      	adds	r1, r4, r0
 800f3c4:	428b      	cmp	r3, r1
 800f3c6:	d1f3      	bne.n	800f3b0 <_free_r+0x20>
 800f3c8:	6819      	ldr	r1, [r3, #0]
 800f3ca:	685b      	ldr	r3, [r3, #4]
 800f3cc:	1809      	adds	r1, r1, r0
 800f3ce:	6021      	str	r1, [r4, #0]
 800f3d0:	e7ee      	b.n	800f3b0 <_free_r+0x20>
 800f3d2:	001a      	movs	r2, r3
 800f3d4:	685b      	ldr	r3, [r3, #4]
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	d001      	beq.n	800f3de <_free_r+0x4e>
 800f3da:	42a3      	cmp	r3, r4
 800f3dc:	d9f9      	bls.n	800f3d2 <_free_r+0x42>
 800f3de:	6811      	ldr	r1, [r2, #0]
 800f3e0:	1850      	adds	r0, r2, r1
 800f3e2:	42a0      	cmp	r0, r4
 800f3e4:	d10b      	bne.n	800f3fe <_free_r+0x6e>
 800f3e6:	6820      	ldr	r0, [r4, #0]
 800f3e8:	1809      	adds	r1, r1, r0
 800f3ea:	1850      	adds	r0, r2, r1
 800f3ec:	6011      	str	r1, [r2, #0]
 800f3ee:	4283      	cmp	r3, r0
 800f3f0:	d1e0      	bne.n	800f3b4 <_free_r+0x24>
 800f3f2:	6818      	ldr	r0, [r3, #0]
 800f3f4:	685b      	ldr	r3, [r3, #4]
 800f3f6:	1841      	adds	r1, r0, r1
 800f3f8:	6011      	str	r1, [r2, #0]
 800f3fa:	6053      	str	r3, [r2, #4]
 800f3fc:	e7da      	b.n	800f3b4 <_free_r+0x24>
 800f3fe:	42a0      	cmp	r0, r4
 800f400:	d902      	bls.n	800f408 <_free_r+0x78>
 800f402:	230c      	movs	r3, #12
 800f404:	602b      	str	r3, [r5, #0]
 800f406:	e7d5      	b.n	800f3b4 <_free_r+0x24>
 800f408:	6820      	ldr	r0, [r4, #0]
 800f40a:	1821      	adds	r1, r4, r0
 800f40c:	428b      	cmp	r3, r1
 800f40e:	d103      	bne.n	800f418 <_free_r+0x88>
 800f410:	6819      	ldr	r1, [r3, #0]
 800f412:	685b      	ldr	r3, [r3, #4]
 800f414:	1809      	adds	r1, r1, r0
 800f416:	6021      	str	r1, [r4, #0]
 800f418:	6063      	str	r3, [r4, #4]
 800f41a:	6054      	str	r4, [r2, #4]
 800f41c:	e7ca      	b.n	800f3b4 <_free_r+0x24>
 800f41e:	46c0      	nop			@ (mov r8, r8)
 800f420:	20000fd8 	.word	0x20000fd8

0800f424 <malloc>:
 800f424:	b510      	push	{r4, lr}
 800f426:	4b03      	ldr	r3, [pc, #12]	@ (800f434 <malloc+0x10>)
 800f428:	0001      	movs	r1, r0
 800f42a:	6818      	ldr	r0, [r3, #0]
 800f42c:	f000 f826 	bl	800f47c <_malloc_r>
 800f430:	bd10      	pop	{r4, pc}
 800f432:	46c0      	nop			@ (mov r8, r8)
 800f434:	200001a4 	.word	0x200001a4

0800f438 <sbrk_aligned>:
 800f438:	b570      	push	{r4, r5, r6, lr}
 800f43a:	4e0f      	ldr	r6, [pc, #60]	@ (800f478 <sbrk_aligned+0x40>)
 800f43c:	000d      	movs	r5, r1
 800f43e:	6831      	ldr	r1, [r6, #0]
 800f440:	0004      	movs	r4, r0
 800f442:	2900      	cmp	r1, #0
 800f444:	d102      	bne.n	800f44c <sbrk_aligned+0x14>
 800f446:	f000 fcf7 	bl	800fe38 <_sbrk_r>
 800f44a:	6030      	str	r0, [r6, #0]
 800f44c:	0029      	movs	r1, r5
 800f44e:	0020      	movs	r0, r4
 800f450:	f000 fcf2 	bl	800fe38 <_sbrk_r>
 800f454:	1c43      	adds	r3, r0, #1
 800f456:	d103      	bne.n	800f460 <sbrk_aligned+0x28>
 800f458:	2501      	movs	r5, #1
 800f45a:	426d      	negs	r5, r5
 800f45c:	0028      	movs	r0, r5
 800f45e:	bd70      	pop	{r4, r5, r6, pc}
 800f460:	2303      	movs	r3, #3
 800f462:	1cc5      	adds	r5, r0, #3
 800f464:	439d      	bics	r5, r3
 800f466:	42a8      	cmp	r0, r5
 800f468:	d0f8      	beq.n	800f45c <sbrk_aligned+0x24>
 800f46a:	1a29      	subs	r1, r5, r0
 800f46c:	0020      	movs	r0, r4
 800f46e:	f000 fce3 	bl	800fe38 <_sbrk_r>
 800f472:	3001      	adds	r0, #1
 800f474:	d1f2      	bne.n	800f45c <sbrk_aligned+0x24>
 800f476:	e7ef      	b.n	800f458 <sbrk_aligned+0x20>
 800f478:	20000fd4 	.word	0x20000fd4

0800f47c <_malloc_r>:
 800f47c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f47e:	2203      	movs	r2, #3
 800f480:	1ccb      	adds	r3, r1, #3
 800f482:	4393      	bics	r3, r2
 800f484:	3308      	adds	r3, #8
 800f486:	0005      	movs	r5, r0
 800f488:	001f      	movs	r7, r3
 800f48a:	2b0c      	cmp	r3, #12
 800f48c:	d234      	bcs.n	800f4f8 <_malloc_r+0x7c>
 800f48e:	270c      	movs	r7, #12
 800f490:	42b9      	cmp	r1, r7
 800f492:	d833      	bhi.n	800f4fc <_malloc_r+0x80>
 800f494:	0028      	movs	r0, r5
 800f496:	f000 f871 	bl	800f57c <__malloc_lock>
 800f49a:	4e37      	ldr	r6, [pc, #220]	@ (800f578 <_malloc_r+0xfc>)
 800f49c:	6833      	ldr	r3, [r6, #0]
 800f49e:	001c      	movs	r4, r3
 800f4a0:	2c00      	cmp	r4, #0
 800f4a2:	d12f      	bne.n	800f504 <_malloc_r+0x88>
 800f4a4:	0039      	movs	r1, r7
 800f4a6:	0028      	movs	r0, r5
 800f4a8:	f7ff ffc6 	bl	800f438 <sbrk_aligned>
 800f4ac:	0004      	movs	r4, r0
 800f4ae:	1c43      	adds	r3, r0, #1
 800f4b0:	d15f      	bne.n	800f572 <_malloc_r+0xf6>
 800f4b2:	6834      	ldr	r4, [r6, #0]
 800f4b4:	9400      	str	r4, [sp, #0]
 800f4b6:	9b00      	ldr	r3, [sp, #0]
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	d14a      	bne.n	800f552 <_malloc_r+0xd6>
 800f4bc:	2c00      	cmp	r4, #0
 800f4be:	d052      	beq.n	800f566 <_malloc_r+0xea>
 800f4c0:	6823      	ldr	r3, [r4, #0]
 800f4c2:	0028      	movs	r0, r5
 800f4c4:	18e3      	adds	r3, r4, r3
 800f4c6:	9900      	ldr	r1, [sp, #0]
 800f4c8:	9301      	str	r3, [sp, #4]
 800f4ca:	f000 fcb5 	bl	800fe38 <_sbrk_r>
 800f4ce:	9b01      	ldr	r3, [sp, #4]
 800f4d0:	4283      	cmp	r3, r0
 800f4d2:	d148      	bne.n	800f566 <_malloc_r+0xea>
 800f4d4:	6823      	ldr	r3, [r4, #0]
 800f4d6:	0028      	movs	r0, r5
 800f4d8:	1aff      	subs	r7, r7, r3
 800f4da:	0039      	movs	r1, r7
 800f4dc:	f7ff ffac 	bl	800f438 <sbrk_aligned>
 800f4e0:	3001      	adds	r0, #1
 800f4e2:	d040      	beq.n	800f566 <_malloc_r+0xea>
 800f4e4:	6823      	ldr	r3, [r4, #0]
 800f4e6:	19db      	adds	r3, r3, r7
 800f4e8:	6023      	str	r3, [r4, #0]
 800f4ea:	6833      	ldr	r3, [r6, #0]
 800f4ec:	685a      	ldr	r2, [r3, #4]
 800f4ee:	2a00      	cmp	r2, #0
 800f4f0:	d133      	bne.n	800f55a <_malloc_r+0xde>
 800f4f2:	9b00      	ldr	r3, [sp, #0]
 800f4f4:	6033      	str	r3, [r6, #0]
 800f4f6:	e019      	b.n	800f52c <_malloc_r+0xb0>
 800f4f8:	2b00      	cmp	r3, #0
 800f4fa:	dac9      	bge.n	800f490 <_malloc_r+0x14>
 800f4fc:	230c      	movs	r3, #12
 800f4fe:	602b      	str	r3, [r5, #0]
 800f500:	2000      	movs	r0, #0
 800f502:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f504:	6821      	ldr	r1, [r4, #0]
 800f506:	1bc9      	subs	r1, r1, r7
 800f508:	d420      	bmi.n	800f54c <_malloc_r+0xd0>
 800f50a:	290b      	cmp	r1, #11
 800f50c:	d90a      	bls.n	800f524 <_malloc_r+0xa8>
 800f50e:	19e2      	adds	r2, r4, r7
 800f510:	6027      	str	r7, [r4, #0]
 800f512:	42a3      	cmp	r3, r4
 800f514:	d104      	bne.n	800f520 <_malloc_r+0xa4>
 800f516:	6032      	str	r2, [r6, #0]
 800f518:	6863      	ldr	r3, [r4, #4]
 800f51a:	6011      	str	r1, [r2, #0]
 800f51c:	6053      	str	r3, [r2, #4]
 800f51e:	e005      	b.n	800f52c <_malloc_r+0xb0>
 800f520:	605a      	str	r2, [r3, #4]
 800f522:	e7f9      	b.n	800f518 <_malloc_r+0x9c>
 800f524:	6862      	ldr	r2, [r4, #4]
 800f526:	42a3      	cmp	r3, r4
 800f528:	d10e      	bne.n	800f548 <_malloc_r+0xcc>
 800f52a:	6032      	str	r2, [r6, #0]
 800f52c:	0028      	movs	r0, r5
 800f52e:	f000 f82d 	bl	800f58c <__malloc_unlock>
 800f532:	0020      	movs	r0, r4
 800f534:	2207      	movs	r2, #7
 800f536:	300b      	adds	r0, #11
 800f538:	1d23      	adds	r3, r4, #4
 800f53a:	4390      	bics	r0, r2
 800f53c:	1ac2      	subs	r2, r0, r3
 800f53e:	4298      	cmp	r0, r3
 800f540:	d0df      	beq.n	800f502 <_malloc_r+0x86>
 800f542:	1a1b      	subs	r3, r3, r0
 800f544:	50a3      	str	r3, [r4, r2]
 800f546:	e7dc      	b.n	800f502 <_malloc_r+0x86>
 800f548:	605a      	str	r2, [r3, #4]
 800f54a:	e7ef      	b.n	800f52c <_malloc_r+0xb0>
 800f54c:	0023      	movs	r3, r4
 800f54e:	6864      	ldr	r4, [r4, #4]
 800f550:	e7a6      	b.n	800f4a0 <_malloc_r+0x24>
 800f552:	9c00      	ldr	r4, [sp, #0]
 800f554:	6863      	ldr	r3, [r4, #4]
 800f556:	9300      	str	r3, [sp, #0]
 800f558:	e7ad      	b.n	800f4b6 <_malloc_r+0x3a>
 800f55a:	001a      	movs	r2, r3
 800f55c:	685b      	ldr	r3, [r3, #4]
 800f55e:	42a3      	cmp	r3, r4
 800f560:	d1fb      	bne.n	800f55a <_malloc_r+0xde>
 800f562:	2300      	movs	r3, #0
 800f564:	e7da      	b.n	800f51c <_malloc_r+0xa0>
 800f566:	230c      	movs	r3, #12
 800f568:	0028      	movs	r0, r5
 800f56a:	602b      	str	r3, [r5, #0]
 800f56c:	f000 f80e 	bl	800f58c <__malloc_unlock>
 800f570:	e7c6      	b.n	800f500 <_malloc_r+0x84>
 800f572:	6007      	str	r7, [r0, #0]
 800f574:	e7da      	b.n	800f52c <_malloc_r+0xb0>
 800f576:	46c0      	nop			@ (mov r8, r8)
 800f578:	20000fd8 	.word	0x20000fd8

0800f57c <__malloc_lock>:
 800f57c:	b510      	push	{r4, lr}
 800f57e:	4802      	ldr	r0, [pc, #8]	@ (800f588 <__malloc_lock+0xc>)
 800f580:	f7ff f883 	bl	800e68a <__retarget_lock_acquire_recursive>
 800f584:	bd10      	pop	{r4, pc}
 800f586:	46c0      	nop			@ (mov r8, r8)
 800f588:	20000fd0 	.word	0x20000fd0

0800f58c <__malloc_unlock>:
 800f58c:	b510      	push	{r4, lr}
 800f58e:	4802      	ldr	r0, [pc, #8]	@ (800f598 <__malloc_unlock+0xc>)
 800f590:	f7ff f87c 	bl	800e68c <__retarget_lock_release_recursive>
 800f594:	bd10      	pop	{r4, pc}
 800f596:	46c0      	nop			@ (mov r8, r8)
 800f598:	20000fd0 	.word	0x20000fd0

0800f59c <_Balloc>:
 800f59c:	b570      	push	{r4, r5, r6, lr}
 800f59e:	69c5      	ldr	r5, [r0, #28]
 800f5a0:	0006      	movs	r6, r0
 800f5a2:	000c      	movs	r4, r1
 800f5a4:	2d00      	cmp	r5, #0
 800f5a6:	d10e      	bne.n	800f5c6 <_Balloc+0x2a>
 800f5a8:	2010      	movs	r0, #16
 800f5aa:	f7ff ff3b 	bl	800f424 <malloc>
 800f5ae:	1e02      	subs	r2, r0, #0
 800f5b0:	61f0      	str	r0, [r6, #28]
 800f5b2:	d104      	bne.n	800f5be <_Balloc+0x22>
 800f5b4:	216b      	movs	r1, #107	@ 0x6b
 800f5b6:	4b19      	ldr	r3, [pc, #100]	@ (800f61c <_Balloc+0x80>)
 800f5b8:	4819      	ldr	r0, [pc, #100]	@ (800f620 <_Balloc+0x84>)
 800f5ba:	f000 fc59 	bl	800fe70 <__assert_func>
 800f5be:	6045      	str	r5, [r0, #4]
 800f5c0:	6085      	str	r5, [r0, #8]
 800f5c2:	6005      	str	r5, [r0, #0]
 800f5c4:	60c5      	str	r5, [r0, #12]
 800f5c6:	69f5      	ldr	r5, [r6, #28]
 800f5c8:	68eb      	ldr	r3, [r5, #12]
 800f5ca:	2b00      	cmp	r3, #0
 800f5cc:	d013      	beq.n	800f5f6 <_Balloc+0x5a>
 800f5ce:	69f3      	ldr	r3, [r6, #28]
 800f5d0:	00a2      	lsls	r2, r4, #2
 800f5d2:	68db      	ldr	r3, [r3, #12]
 800f5d4:	189b      	adds	r3, r3, r2
 800f5d6:	6818      	ldr	r0, [r3, #0]
 800f5d8:	2800      	cmp	r0, #0
 800f5da:	d118      	bne.n	800f60e <_Balloc+0x72>
 800f5dc:	2101      	movs	r1, #1
 800f5de:	000d      	movs	r5, r1
 800f5e0:	40a5      	lsls	r5, r4
 800f5e2:	1d6a      	adds	r2, r5, #5
 800f5e4:	0030      	movs	r0, r6
 800f5e6:	0092      	lsls	r2, r2, #2
 800f5e8:	f000 fc60 	bl	800feac <_calloc_r>
 800f5ec:	2800      	cmp	r0, #0
 800f5ee:	d00c      	beq.n	800f60a <_Balloc+0x6e>
 800f5f0:	6044      	str	r4, [r0, #4]
 800f5f2:	6085      	str	r5, [r0, #8]
 800f5f4:	e00d      	b.n	800f612 <_Balloc+0x76>
 800f5f6:	2221      	movs	r2, #33	@ 0x21
 800f5f8:	2104      	movs	r1, #4
 800f5fa:	0030      	movs	r0, r6
 800f5fc:	f000 fc56 	bl	800feac <_calloc_r>
 800f600:	69f3      	ldr	r3, [r6, #28]
 800f602:	60e8      	str	r0, [r5, #12]
 800f604:	68db      	ldr	r3, [r3, #12]
 800f606:	2b00      	cmp	r3, #0
 800f608:	d1e1      	bne.n	800f5ce <_Balloc+0x32>
 800f60a:	2000      	movs	r0, #0
 800f60c:	bd70      	pop	{r4, r5, r6, pc}
 800f60e:	6802      	ldr	r2, [r0, #0]
 800f610:	601a      	str	r2, [r3, #0]
 800f612:	2300      	movs	r3, #0
 800f614:	6103      	str	r3, [r0, #16]
 800f616:	60c3      	str	r3, [r0, #12]
 800f618:	e7f8      	b.n	800f60c <_Balloc+0x70>
 800f61a:	46c0      	nop			@ (mov r8, r8)
 800f61c:	08010f85 	.word	0x08010f85
 800f620:	08011005 	.word	0x08011005

0800f624 <_Bfree>:
 800f624:	b570      	push	{r4, r5, r6, lr}
 800f626:	69c6      	ldr	r6, [r0, #28]
 800f628:	0005      	movs	r5, r0
 800f62a:	000c      	movs	r4, r1
 800f62c:	2e00      	cmp	r6, #0
 800f62e:	d10e      	bne.n	800f64e <_Bfree+0x2a>
 800f630:	2010      	movs	r0, #16
 800f632:	f7ff fef7 	bl	800f424 <malloc>
 800f636:	1e02      	subs	r2, r0, #0
 800f638:	61e8      	str	r0, [r5, #28]
 800f63a:	d104      	bne.n	800f646 <_Bfree+0x22>
 800f63c:	218f      	movs	r1, #143	@ 0x8f
 800f63e:	4b09      	ldr	r3, [pc, #36]	@ (800f664 <_Bfree+0x40>)
 800f640:	4809      	ldr	r0, [pc, #36]	@ (800f668 <_Bfree+0x44>)
 800f642:	f000 fc15 	bl	800fe70 <__assert_func>
 800f646:	6046      	str	r6, [r0, #4]
 800f648:	6086      	str	r6, [r0, #8]
 800f64a:	6006      	str	r6, [r0, #0]
 800f64c:	60c6      	str	r6, [r0, #12]
 800f64e:	2c00      	cmp	r4, #0
 800f650:	d007      	beq.n	800f662 <_Bfree+0x3e>
 800f652:	69eb      	ldr	r3, [r5, #28]
 800f654:	6862      	ldr	r2, [r4, #4]
 800f656:	68db      	ldr	r3, [r3, #12]
 800f658:	0092      	lsls	r2, r2, #2
 800f65a:	189b      	adds	r3, r3, r2
 800f65c:	681a      	ldr	r2, [r3, #0]
 800f65e:	6022      	str	r2, [r4, #0]
 800f660:	601c      	str	r4, [r3, #0]
 800f662:	bd70      	pop	{r4, r5, r6, pc}
 800f664:	08010f85 	.word	0x08010f85
 800f668:	08011005 	.word	0x08011005

0800f66c <__multadd>:
 800f66c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f66e:	000f      	movs	r7, r1
 800f670:	9001      	str	r0, [sp, #4]
 800f672:	000c      	movs	r4, r1
 800f674:	001e      	movs	r6, r3
 800f676:	2000      	movs	r0, #0
 800f678:	690d      	ldr	r5, [r1, #16]
 800f67a:	3714      	adds	r7, #20
 800f67c:	683b      	ldr	r3, [r7, #0]
 800f67e:	3001      	adds	r0, #1
 800f680:	b299      	uxth	r1, r3
 800f682:	4351      	muls	r1, r2
 800f684:	0c1b      	lsrs	r3, r3, #16
 800f686:	4353      	muls	r3, r2
 800f688:	1989      	adds	r1, r1, r6
 800f68a:	0c0e      	lsrs	r6, r1, #16
 800f68c:	199b      	adds	r3, r3, r6
 800f68e:	0c1e      	lsrs	r6, r3, #16
 800f690:	b289      	uxth	r1, r1
 800f692:	041b      	lsls	r3, r3, #16
 800f694:	185b      	adds	r3, r3, r1
 800f696:	c708      	stmia	r7!, {r3}
 800f698:	4285      	cmp	r5, r0
 800f69a:	dcef      	bgt.n	800f67c <__multadd+0x10>
 800f69c:	2e00      	cmp	r6, #0
 800f69e:	d022      	beq.n	800f6e6 <__multadd+0x7a>
 800f6a0:	68a3      	ldr	r3, [r4, #8]
 800f6a2:	42ab      	cmp	r3, r5
 800f6a4:	dc19      	bgt.n	800f6da <__multadd+0x6e>
 800f6a6:	6861      	ldr	r1, [r4, #4]
 800f6a8:	9801      	ldr	r0, [sp, #4]
 800f6aa:	3101      	adds	r1, #1
 800f6ac:	f7ff ff76 	bl	800f59c <_Balloc>
 800f6b0:	1e07      	subs	r7, r0, #0
 800f6b2:	d105      	bne.n	800f6c0 <__multadd+0x54>
 800f6b4:	003a      	movs	r2, r7
 800f6b6:	21ba      	movs	r1, #186	@ 0xba
 800f6b8:	4b0c      	ldr	r3, [pc, #48]	@ (800f6ec <__multadd+0x80>)
 800f6ba:	480d      	ldr	r0, [pc, #52]	@ (800f6f0 <__multadd+0x84>)
 800f6bc:	f000 fbd8 	bl	800fe70 <__assert_func>
 800f6c0:	0021      	movs	r1, r4
 800f6c2:	6922      	ldr	r2, [r4, #16]
 800f6c4:	310c      	adds	r1, #12
 800f6c6:	3202      	adds	r2, #2
 800f6c8:	0092      	lsls	r2, r2, #2
 800f6ca:	300c      	adds	r0, #12
 800f6cc:	f000 fbc6 	bl	800fe5c <memcpy>
 800f6d0:	0021      	movs	r1, r4
 800f6d2:	9801      	ldr	r0, [sp, #4]
 800f6d4:	f7ff ffa6 	bl	800f624 <_Bfree>
 800f6d8:	003c      	movs	r4, r7
 800f6da:	1d2b      	adds	r3, r5, #4
 800f6dc:	009b      	lsls	r3, r3, #2
 800f6de:	18e3      	adds	r3, r4, r3
 800f6e0:	3501      	adds	r5, #1
 800f6e2:	605e      	str	r6, [r3, #4]
 800f6e4:	6125      	str	r5, [r4, #16]
 800f6e6:	0020      	movs	r0, r4
 800f6e8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f6ea:	46c0      	nop			@ (mov r8, r8)
 800f6ec:	08010ff4 	.word	0x08010ff4
 800f6f0:	08011005 	.word	0x08011005

0800f6f4 <__hi0bits>:
 800f6f4:	2280      	movs	r2, #128	@ 0x80
 800f6f6:	0003      	movs	r3, r0
 800f6f8:	0252      	lsls	r2, r2, #9
 800f6fa:	2000      	movs	r0, #0
 800f6fc:	4293      	cmp	r3, r2
 800f6fe:	d201      	bcs.n	800f704 <__hi0bits+0x10>
 800f700:	041b      	lsls	r3, r3, #16
 800f702:	3010      	adds	r0, #16
 800f704:	2280      	movs	r2, #128	@ 0x80
 800f706:	0452      	lsls	r2, r2, #17
 800f708:	4293      	cmp	r3, r2
 800f70a:	d201      	bcs.n	800f710 <__hi0bits+0x1c>
 800f70c:	3008      	adds	r0, #8
 800f70e:	021b      	lsls	r3, r3, #8
 800f710:	2280      	movs	r2, #128	@ 0x80
 800f712:	0552      	lsls	r2, r2, #21
 800f714:	4293      	cmp	r3, r2
 800f716:	d201      	bcs.n	800f71c <__hi0bits+0x28>
 800f718:	3004      	adds	r0, #4
 800f71a:	011b      	lsls	r3, r3, #4
 800f71c:	2280      	movs	r2, #128	@ 0x80
 800f71e:	05d2      	lsls	r2, r2, #23
 800f720:	4293      	cmp	r3, r2
 800f722:	d201      	bcs.n	800f728 <__hi0bits+0x34>
 800f724:	3002      	adds	r0, #2
 800f726:	009b      	lsls	r3, r3, #2
 800f728:	2b00      	cmp	r3, #0
 800f72a:	db03      	blt.n	800f734 <__hi0bits+0x40>
 800f72c:	3001      	adds	r0, #1
 800f72e:	4213      	tst	r3, r2
 800f730:	d100      	bne.n	800f734 <__hi0bits+0x40>
 800f732:	2020      	movs	r0, #32
 800f734:	4770      	bx	lr

0800f736 <__lo0bits>:
 800f736:	6803      	ldr	r3, [r0, #0]
 800f738:	0001      	movs	r1, r0
 800f73a:	2207      	movs	r2, #7
 800f73c:	0018      	movs	r0, r3
 800f73e:	4010      	ands	r0, r2
 800f740:	4213      	tst	r3, r2
 800f742:	d00d      	beq.n	800f760 <__lo0bits+0x2a>
 800f744:	3a06      	subs	r2, #6
 800f746:	2000      	movs	r0, #0
 800f748:	4213      	tst	r3, r2
 800f74a:	d105      	bne.n	800f758 <__lo0bits+0x22>
 800f74c:	3002      	adds	r0, #2
 800f74e:	4203      	tst	r3, r0
 800f750:	d003      	beq.n	800f75a <__lo0bits+0x24>
 800f752:	40d3      	lsrs	r3, r2
 800f754:	0010      	movs	r0, r2
 800f756:	600b      	str	r3, [r1, #0]
 800f758:	4770      	bx	lr
 800f75a:	089b      	lsrs	r3, r3, #2
 800f75c:	600b      	str	r3, [r1, #0]
 800f75e:	e7fb      	b.n	800f758 <__lo0bits+0x22>
 800f760:	b29a      	uxth	r2, r3
 800f762:	2a00      	cmp	r2, #0
 800f764:	d101      	bne.n	800f76a <__lo0bits+0x34>
 800f766:	2010      	movs	r0, #16
 800f768:	0c1b      	lsrs	r3, r3, #16
 800f76a:	b2da      	uxtb	r2, r3
 800f76c:	2a00      	cmp	r2, #0
 800f76e:	d101      	bne.n	800f774 <__lo0bits+0x3e>
 800f770:	3008      	adds	r0, #8
 800f772:	0a1b      	lsrs	r3, r3, #8
 800f774:	071a      	lsls	r2, r3, #28
 800f776:	d101      	bne.n	800f77c <__lo0bits+0x46>
 800f778:	3004      	adds	r0, #4
 800f77a:	091b      	lsrs	r3, r3, #4
 800f77c:	079a      	lsls	r2, r3, #30
 800f77e:	d101      	bne.n	800f784 <__lo0bits+0x4e>
 800f780:	3002      	adds	r0, #2
 800f782:	089b      	lsrs	r3, r3, #2
 800f784:	07da      	lsls	r2, r3, #31
 800f786:	d4e9      	bmi.n	800f75c <__lo0bits+0x26>
 800f788:	3001      	adds	r0, #1
 800f78a:	085b      	lsrs	r3, r3, #1
 800f78c:	d1e6      	bne.n	800f75c <__lo0bits+0x26>
 800f78e:	2020      	movs	r0, #32
 800f790:	e7e2      	b.n	800f758 <__lo0bits+0x22>
	...

0800f794 <__i2b>:
 800f794:	b510      	push	{r4, lr}
 800f796:	000c      	movs	r4, r1
 800f798:	2101      	movs	r1, #1
 800f79a:	f7ff feff 	bl	800f59c <_Balloc>
 800f79e:	2800      	cmp	r0, #0
 800f7a0:	d107      	bne.n	800f7b2 <__i2b+0x1e>
 800f7a2:	2146      	movs	r1, #70	@ 0x46
 800f7a4:	4c05      	ldr	r4, [pc, #20]	@ (800f7bc <__i2b+0x28>)
 800f7a6:	0002      	movs	r2, r0
 800f7a8:	4b05      	ldr	r3, [pc, #20]	@ (800f7c0 <__i2b+0x2c>)
 800f7aa:	0020      	movs	r0, r4
 800f7ac:	31ff      	adds	r1, #255	@ 0xff
 800f7ae:	f000 fb5f 	bl	800fe70 <__assert_func>
 800f7b2:	2301      	movs	r3, #1
 800f7b4:	6144      	str	r4, [r0, #20]
 800f7b6:	6103      	str	r3, [r0, #16]
 800f7b8:	bd10      	pop	{r4, pc}
 800f7ba:	46c0      	nop			@ (mov r8, r8)
 800f7bc:	08011005 	.word	0x08011005
 800f7c0:	08010ff4 	.word	0x08010ff4

0800f7c4 <__multiply>:
 800f7c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f7c6:	0014      	movs	r4, r2
 800f7c8:	690a      	ldr	r2, [r1, #16]
 800f7ca:	6923      	ldr	r3, [r4, #16]
 800f7cc:	000d      	movs	r5, r1
 800f7ce:	b089      	sub	sp, #36	@ 0x24
 800f7d0:	429a      	cmp	r2, r3
 800f7d2:	db02      	blt.n	800f7da <__multiply+0x16>
 800f7d4:	0023      	movs	r3, r4
 800f7d6:	000c      	movs	r4, r1
 800f7d8:	001d      	movs	r5, r3
 800f7da:	6927      	ldr	r7, [r4, #16]
 800f7dc:	692e      	ldr	r6, [r5, #16]
 800f7de:	6861      	ldr	r1, [r4, #4]
 800f7e0:	19bb      	adds	r3, r7, r6
 800f7e2:	9300      	str	r3, [sp, #0]
 800f7e4:	68a3      	ldr	r3, [r4, #8]
 800f7e6:	19ba      	adds	r2, r7, r6
 800f7e8:	4293      	cmp	r3, r2
 800f7ea:	da00      	bge.n	800f7ee <__multiply+0x2a>
 800f7ec:	3101      	adds	r1, #1
 800f7ee:	f7ff fed5 	bl	800f59c <_Balloc>
 800f7f2:	4684      	mov	ip, r0
 800f7f4:	2800      	cmp	r0, #0
 800f7f6:	d106      	bne.n	800f806 <__multiply+0x42>
 800f7f8:	21b1      	movs	r1, #177	@ 0xb1
 800f7fa:	4662      	mov	r2, ip
 800f7fc:	4b44      	ldr	r3, [pc, #272]	@ (800f910 <__multiply+0x14c>)
 800f7fe:	4845      	ldr	r0, [pc, #276]	@ (800f914 <__multiply+0x150>)
 800f800:	0049      	lsls	r1, r1, #1
 800f802:	f000 fb35 	bl	800fe70 <__assert_func>
 800f806:	0002      	movs	r2, r0
 800f808:	19bb      	adds	r3, r7, r6
 800f80a:	3214      	adds	r2, #20
 800f80c:	009b      	lsls	r3, r3, #2
 800f80e:	18d3      	adds	r3, r2, r3
 800f810:	9301      	str	r3, [sp, #4]
 800f812:	2100      	movs	r1, #0
 800f814:	0013      	movs	r3, r2
 800f816:	9801      	ldr	r0, [sp, #4]
 800f818:	4283      	cmp	r3, r0
 800f81a:	d328      	bcc.n	800f86e <__multiply+0xaa>
 800f81c:	0023      	movs	r3, r4
 800f81e:	00bf      	lsls	r7, r7, #2
 800f820:	3314      	adds	r3, #20
 800f822:	9304      	str	r3, [sp, #16]
 800f824:	3514      	adds	r5, #20
 800f826:	19db      	adds	r3, r3, r7
 800f828:	00b6      	lsls	r6, r6, #2
 800f82a:	9302      	str	r3, [sp, #8]
 800f82c:	19ab      	adds	r3, r5, r6
 800f82e:	9307      	str	r3, [sp, #28]
 800f830:	2304      	movs	r3, #4
 800f832:	9305      	str	r3, [sp, #20]
 800f834:	0023      	movs	r3, r4
 800f836:	9902      	ldr	r1, [sp, #8]
 800f838:	3315      	adds	r3, #21
 800f83a:	4299      	cmp	r1, r3
 800f83c:	d305      	bcc.n	800f84a <__multiply+0x86>
 800f83e:	1b0c      	subs	r4, r1, r4
 800f840:	3c15      	subs	r4, #21
 800f842:	08a4      	lsrs	r4, r4, #2
 800f844:	3401      	adds	r4, #1
 800f846:	00a3      	lsls	r3, r4, #2
 800f848:	9305      	str	r3, [sp, #20]
 800f84a:	9b07      	ldr	r3, [sp, #28]
 800f84c:	429d      	cmp	r5, r3
 800f84e:	d310      	bcc.n	800f872 <__multiply+0xae>
 800f850:	9b00      	ldr	r3, [sp, #0]
 800f852:	2b00      	cmp	r3, #0
 800f854:	dd05      	ble.n	800f862 <__multiply+0x9e>
 800f856:	9b01      	ldr	r3, [sp, #4]
 800f858:	3b04      	subs	r3, #4
 800f85a:	9301      	str	r3, [sp, #4]
 800f85c:	681b      	ldr	r3, [r3, #0]
 800f85e:	2b00      	cmp	r3, #0
 800f860:	d052      	beq.n	800f908 <__multiply+0x144>
 800f862:	4663      	mov	r3, ip
 800f864:	4660      	mov	r0, ip
 800f866:	9a00      	ldr	r2, [sp, #0]
 800f868:	611a      	str	r2, [r3, #16]
 800f86a:	b009      	add	sp, #36	@ 0x24
 800f86c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f86e:	c302      	stmia	r3!, {r1}
 800f870:	e7d1      	b.n	800f816 <__multiply+0x52>
 800f872:	682c      	ldr	r4, [r5, #0]
 800f874:	b2a4      	uxth	r4, r4
 800f876:	2c00      	cmp	r4, #0
 800f878:	d01f      	beq.n	800f8ba <__multiply+0xf6>
 800f87a:	2300      	movs	r3, #0
 800f87c:	0017      	movs	r7, r2
 800f87e:	9e04      	ldr	r6, [sp, #16]
 800f880:	9303      	str	r3, [sp, #12]
 800f882:	ce08      	ldmia	r6!, {r3}
 800f884:	6839      	ldr	r1, [r7, #0]
 800f886:	9306      	str	r3, [sp, #24]
 800f888:	466b      	mov	r3, sp
 800f88a:	8b1b      	ldrh	r3, [r3, #24]
 800f88c:	b288      	uxth	r0, r1
 800f88e:	4363      	muls	r3, r4
 800f890:	181b      	adds	r3, r3, r0
 800f892:	9803      	ldr	r0, [sp, #12]
 800f894:	0c09      	lsrs	r1, r1, #16
 800f896:	181b      	adds	r3, r3, r0
 800f898:	9806      	ldr	r0, [sp, #24]
 800f89a:	0c00      	lsrs	r0, r0, #16
 800f89c:	4360      	muls	r0, r4
 800f89e:	1840      	adds	r0, r0, r1
 800f8a0:	0c19      	lsrs	r1, r3, #16
 800f8a2:	1841      	adds	r1, r0, r1
 800f8a4:	0c08      	lsrs	r0, r1, #16
 800f8a6:	b29b      	uxth	r3, r3
 800f8a8:	0409      	lsls	r1, r1, #16
 800f8aa:	4319      	orrs	r1, r3
 800f8ac:	9b02      	ldr	r3, [sp, #8]
 800f8ae:	9003      	str	r0, [sp, #12]
 800f8b0:	c702      	stmia	r7!, {r1}
 800f8b2:	42b3      	cmp	r3, r6
 800f8b4:	d8e5      	bhi.n	800f882 <__multiply+0xbe>
 800f8b6:	9b05      	ldr	r3, [sp, #20]
 800f8b8:	50d0      	str	r0, [r2, r3]
 800f8ba:	682c      	ldr	r4, [r5, #0]
 800f8bc:	0c24      	lsrs	r4, r4, #16
 800f8be:	d020      	beq.n	800f902 <__multiply+0x13e>
 800f8c0:	2100      	movs	r1, #0
 800f8c2:	0010      	movs	r0, r2
 800f8c4:	6813      	ldr	r3, [r2, #0]
 800f8c6:	9e04      	ldr	r6, [sp, #16]
 800f8c8:	9103      	str	r1, [sp, #12]
 800f8ca:	6831      	ldr	r1, [r6, #0]
 800f8cc:	6807      	ldr	r7, [r0, #0]
 800f8ce:	b289      	uxth	r1, r1
 800f8d0:	4361      	muls	r1, r4
 800f8d2:	0c3f      	lsrs	r7, r7, #16
 800f8d4:	19c9      	adds	r1, r1, r7
 800f8d6:	9f03      	ldr	r7, [sp, #12]
 800f8d8:	b29b      	uxth	r3, r3
 800f8da:	19c9      	adds	r1, r1, r7
 800f8dc:	040f      	lsls	r7, r1, #16
 800f8de:	431f      	orrs	r7, r3
 800f8e0:	6007      	str	r7, [r0, #0]
 800f8e2:	ce80      	ldmia	r6!, {r7}
 800f8e4:	6843      	ldr	r3, [r0, #4]
 800f8e6:	0c3f      	lsrs	r7, r7, #16
 800f8e8:	4367      	muls	r7, r4
 800f8ea:	b29b      	uxth	r3, r3
 800f8ec:	0c09      	lsrs	r1, r1, #16
 800f8ee:	18fb      	adds	r3, r7, r3
 800f8f0:	185b      	adds	r3, r3, r1
 800f8f2:	0c19      	lsrs	r1, r3, #16
 800f8f4:	9103      	str	r1, [sp, #12]
 800f8f6:	9902      	ldr	r1, [sp, #8]
 800f8f8:	3004      	adds	r0, #4
 800f8fa:	42b1      	cmp	r1, r6
 800f8fc:	d8e5      	bhi.n	800f8ca <__multiply+0x106>
 800f8fe:	9905      	ldr	r1, [sp, #20]
 800f900:	5053      	str	r3, [r2, r1]
 800f902:	3504      	adds	r5, #4
 800f904:	3204      	adds	r2, #4
 800f906:	e7a0      	b.n	800f84a <__multiply+0x86>
 800f908:	9b00      	ldr	r3, [sp, #0]
 800f90a:	3b01      	subs	r3, #1
 800f90c:	9300      	str	r3, [sp, #0]
 800f90e:	e79f      	b.n	800f850 <__multiply+0x8c>
 800f910:	08010ff4 	.word	0x08010ff4
 800f914:	08011005 	.word	0x08011005

0800f918 <__pow5mult>:
 800f918:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f91a:	2303      	movs	r3, #3
 800f91c:	0015      	movs	r5, r2
 800f91e:	0007      	movs	r7, r0
 800f920:	000e      	movs	r6, r1
 800f922:	401a      	ands	r2, r3
 800f924:	421d      	tst	r5, r3
 800f926:	d008      	beq.n	800f93a <__pow5mult+0x22>
 800f928:	4925      	ldr	r1, [pc, #148]	@ (800f9c0 <__pow5mult+0xa8>)
 800f92a:	3a01      	subs	r2, #1
 800f92c:	0092      	lsls	r2, r2, #2
 800f92e:	5852      	ldr	r2, [r2, r1]
 800f930:	2300      	movs	r3, #0
 800f932:	0031      	movs	r1, r6
 800f934:	f7ff fe9a 	bl	800f66c <__multadd>
 800f938:	0006      	movs	r6, r0
 800f93a:	10ad      	asrs	r5, r5, #2
 800f93c:	d03d      	beq.n	800f9ba <__pow5mult+0xa2>
 800f93e:	69fc      	ldr	r4, [r7, #28]
 800f940:	2c00      	cmp	r4, #0
 800f942:	d10f      	bne.n	800f964 <__pow5mult+0x4c>
 800f944:	2010      	movs	r0, #16
 800f946:	f7ff fd6d 	bl	800f424 <malloc>
 800f94a:	1e02      	subs	r2, r0, #0
 800f94c:	61f8      	str	r0, [r7, #28]
 800f94e:	d105      	bne.n	800f95c <__pow5mult+0x44>
 800f950:	21b4      	movs	r1, #180	@ 0xb4
 800f952:	4b1c      	ldr	r3, [pc, #112]	@ (800f9c4 <__pow5mult+0xac>)
 800f954:	481c      	ldr	r0, [pc, #112]	@ (800f9c8 <__pow5mult+0xb0>)
 800f956:	31ff      	adds	r1, #255	@ 0xff
 800f958:	f000 fa8a 	bl	800fe70 <__assert_func>
 800f95c:	6044      	str	r4, [r0, #4]
 800f95e:	6084      	str	r4, [r0, #8]
 800f960:	6004      	str	r4, [r0, #0]
 800f962:	60c4      	str	r4, [r0, #12]
 800f964:	69fb      	ldr	r3, [r7, #28]
 800f966:	689c      	ldr	r4, [r3, #8]
 800f968:	9301      	str	r3, [sp, #4]
 800f96a:	2c00      	cmp	r4, #0
 800f96c:	d108      	bne.n	800f980 <__pow5mult+0x68>
 800f96e:	0038      	movs	r0, r7
 800f970:	4916      	ldr	r1, [pc, #88]	@ (800f9cc <__pow5mult+0xb4>)
 800f972:	f7ff ff0f 	bl	800f794 <__i2b>
 800f976:	9b01      	ldr	r3, [sp, #4]
 800f978:	0004      	movs	r4, r0
 800f97a:	6098      	str	r0, [r3, #8]
 800f97c:	2300      	movs	r3, #0
 800f97e:	6003      	str	r3, [r0, #0]
 800f980:	2301      	movs	r3, #1
 800f982:	421d      	tst	r5, r3
 800f984:	d00a      	beq.n	800f99c <__pow5mult+0x84>
 800f986:	0031      	movs	r1, r6
 800f988:	0022      	movs	r2, r4
 800f98a:	0038      	movs	r0, r7
 800f98c:	f7ff ff1a 	bl	800f7c4 <__multiply>
 800f990:	0031      	movs	r1, r6
 800f992:	9001      	str	r0, [sp, #4]
 800f994:	0038      	movs	r0, r7
 800f996:	f7ff fe45 	bl	800f624 <_Bfree>
 800f99a:	9e01      	ldr	r6, [sp, #4]
 800f99c:	106d      	asrs	r5, r5, #1
 800f99e:	d00c      	beq.n	800f9ba <__pow5mult+0xa2>
 800f9a0:	6820      	ldr	r0, [r4, #0]
 800f9a2:	2800      	cmp	r0, #0
 800f9a4:	d107      	bne.n	800f9b6 <__pow5mult+0x9e>
 800f9a6:	0022      	movs	r2, r4
 800f9a8:	0021      	movs	r1, r4
 800f9aa:	0038      	movs	r0, r7
 800f9ac:	f7ff ff0a 	bl	800f7c4 <__multiply>
 800f9b0:	2300      	movs	r3, #0
 800f9b2:	6020      	str	r0, [r4, #0]
 800f9b4:	6003      	str	r3, [r0, #0]
 800f9b6:	0004      	movs	r4, r0
 800f9b8:	e7e2      	b.n	800f980 <__pow5mult+0x68>
 800f9ba:	0030      	movs	r0, r6
 800f9bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f9be:	46c0      	nop			@ (mov r8, r8)
 800f9c0:	080110b8 	.word	0x080110b8
 800f9c4:	08010f85 	.word	0x08010f85
 800f9c8:	08011005 	.word	0x08011005
 800f9cc:	00000271 	.word	0x00000271

0800f9d0 <__lshift>:
 800f9d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f9d2:	000c      	movs	r4, r1
 800f9d4:	0016      	movs	r6, r2
 800f9d6:	6923      	ldr	r3, [r4, #16]
 800f9d8:	1157      	asrs	r7, r2, #5
 800f9da:	b085      	sub	sp, #20
 800f9dc:	18fb      	adds	r3, r7, r3
 800f9de:	9301      	str	r3, [sp, #4]
 800f9e0:	3301      	adds	r3, #1
 800f9e2:	9300      	str	r3, [sp, #0]
 800f9e4:	6849      	ldr	r1, [r1, #4]
 800f9e6:	68a3      	ldr	r3, [r4, #8]
 800f9e8:	9002      	str	r0, [sp, #8]
 800f9ea:	9a00      	ldr	r2, [sp, #0]
 800f9ec:	4293      	cmp	r3, r2
 800f9ee:	db10      	blt.n	800fa12 <__lshift+0x42>
 800f9f0:	9802      	ldr	r0, [sp, #8]
 800f9f2:	f7ff fdd3 	bl	800f59c <_Balloc>
 800f9f6:	2300      	movs	r3, #0
 800f9f8:	0001      	movs	r1, r0
 800f9fa:	0005      	movs	r5, r0
 800f9fc:	001a      	movs	r2, r3
 800f9fe:	3114      	adds	r1, #20
 800fa00:	4298      	cmp	r0, r3
 800fa02:	d10c      	bne.n	800fa1e <__lshift+0x4e>
 800fa04:	21ef      	movs	r1, #239	@ 0xef
 800fa06:	002a      	movs	r2, r5
 800fa08:	4b25      	ldr	r3, [pc, #148]	@ (800faa0 <__lshift+0xd0>)
 800fa0a:	4826      	ldr	r0, [pc, #152]	@ (800faa4 <__lshift+0xd4>)
 800fa0c:	0049      	lsls	r1, r1, #1
 800fa0e:	f000 fa2f 	bl	800fe70 <__assert_func>
 800fa12:	3101      	adds	r1, #1
 800fa14:	005b      	lsls	r3, r3, #1
 800fa16:	e7e8      	b.n	800f9ea <__lshift+0x1a>
 800fa18:	0098      	lsls	r0, r3, #2
 800fa1a:	500a      	str	r2, [r1, r0]
 800fa1c:	3301      	adds	r3, #1
 800fa1e:	42bb      	cmp	r3, r7
 800fa20:	dbfa      	blt.n	800fa18 <__lshift+0x48>
 800fa22:	43fb      	mvns	r3, r7
 800fa24:	17db      	asrs	r3, r3, #31
 800fa26:	401f      	ands	r7, r3
 800fa28:	00bf      	lsls	r7, r7, #2
 800fa2a:	0023      	movs	r3, r4
 800fa2c:	201f      	movs	r0, #31
 800fa2e:	19c9      	adds	r1, r1, r7
 800fa30:	0037      	movs	r7, r6
 800fa32:	6922      	ldr	r2, [r4, #16]
 800fa34:	3314      	adds	r3, #20
 800fa36:	0092      	lsls	r2, r2, #2
 800fa38:	189a      	adds	r2, r3, r2
 800fa3a:	4007      	ands	r7, r0
 800fa3c:	4206      	tst	r6, r0
 800fa3e:	d029      	beq.n	800fa94 <__lshift+0xc4>
 800fa40:	3001      	adds	r0, #1
 800fa42:	1bc0      	subs	r0, r0, r7
 800fa44:	9003      	str	r0, [sp, #12]
 800fa46:	468c      	mov	ip, r1
 800fa48:	2000      	movs	r0, #0
 800fa4a:	681e      	ldr	r6, [r3, #0]
 800fa4c:	40be      	lsls	r6, r7
 800fa4e:	4306      	orrs	r6, r0
 800fa50:	4660      	mov	r0, ip
 800fa52:	c040      	stmia	r0!, {r6}
 800fa54:	4684      	mov	ip, r0
 800fa56:	9e03      	ldr	r6, [sp, #12]
 800fa58:	cb01      	ldmia	r3!, {r0}
 800fa5a:	40f0      	lsrs	r0, r6
 800fa5c:	429a      	cmp	r2, r3
 800fa5e:	d8f4      	bhi.n	800fa4a <__lshift+0x7a>
 800fa60:	0026      	movs	r6, r4
 800fa62:	3615      	adds	r6, #21
 800fa64:	2304      	movs	r3, #4
 800fa66:	42b2      	cmp	r2, r6
 800fa68:	d304      	bcc.n	800fa74 <__lshift+0xa4>
 800fa6a:	1b13      	subs	r3, r2, r4
 800fa6c:	3b15      	subs	r3, #21
 800fa6e:	089b      	lsrs	r3, r3, #2
 800fa70:	3301      	adds	r3, #1
 800fa72:	009b      	lsls	r3, r3, #2
 800fa74:	50c8      	str	r0, [r1, r3]
 800fa76:	2800      	cmp	r0, #0
 800fa78:	d002      	beq.n	800fa80 <__lshift+0xb0>
 800fa7a:	9b01      	ldr	r3, [sp, #4]
 800fa7c:	3302      	adds	r3, #2
 800fa7e:	9300      	str	r3, [sp, #0]
 800fa80:	9b00      	ldr	r3, [sp, #0]
 800fa82:	9802      	ldr	r0, [sp, #8]
 800fa84:	3b01      	subs	r3, #1
 800fa86:	0021      	movs	r1, r4
 800fa88:	612b      	str	r3, [r5, #16]
 800fa8a:	f7ff fdcb 	bl	800f624 <_Bfree>
 800fa8e:	0028      	movs	r0, r5
 800fa90:	b005      	add	sp, #20
 800fa92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa94:	cb01      	ldmia	r3!, {r0}
 800fa96:	c101      	stmia	r1!, {r0}
 800fa98:	429a      	cmp	r2, r3
 800fa9a:	d8fb      	bhi.n	800fa94 <__lshift+0xc4>
 800fa9c:	e7f0      	b.n	800fa80 <__lshift+0xb0>
 800fa9e:	46c0      	nop			@ (mov r8, r8)
 800faa0:	08010ff4 	.word	0x08010ff4
 800faa4:	08011005 	.word	0x08011005

0800faa8 <__mcmp>:
 800faa8:	b530      	push	{r4, r5, lr}
 800faaa:	690b      	ldr	r3, [r1, #16]
 800faac:	6904      	ldr	r4, [r0, #16]
 800faae:	0002      	movs	r2, r0
 800fab0:	1ae0      	subs	r0, r4, r3
 800fab2:	429c      	cmp	r4, r3
 800fab4:	d10f      	bne.n	800fad6 <__mcmp+0x2e>
 800fab6:	3214      	adds	r2, #20
 800fab8:	009b      	lsls	r3, r3, #2
 800faba:	3114      	adds	r1, #20
 800fabc:	0014      	movs	r4, r2
 800fabe:	18c9      	adds	r1, r1, r3
 800fac0:	18d2      	adds	r2, r2, r3
 800fac2:	3a04      	subs	r2, #4
 800fac4:	3904      	subs	r1, #4
 800fac6:	6815      	ldr	r5, [r2, #0]
 800fac8:	680b      	ldr	r3, [r1, #0]
 800faca:	429d      	cmp	r5, r3
 800facc:	d004      	beq.n	800fad8 <__mcmp+0x30>
 800face:	2001      	movs	r0, #1
 800fad0:	429d      	cmp	r5, r3
 800fad2:	d200      	bcs.n	800fad6 <__mcmp+0x2e>
 800fad4:	3802      	subs	r0, #2
 800fad6:	bd30      	pop	{r4, r5, pc}
 800fad8:	4294      	cmp	r4, r2
 800fada:	d3f2      	bcc.n	800fac2 <__mcmp+0x1a>
 800fadc:	e7fb      	b.n	800fad6 <__mcmp+0x2e>
	...

0800fae0 <__mdiff>:
 800fae0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fae2:	000c      	movs	r4, r1
 800fae4:	b087      	sub	sp, #28
 800fae6:	9000      	str	r0, [sp, #0]
 800fae8:	0011      	movs	r1, r2
 800faea:	0020      	movs	r0, r4
 800faec:	0017      	movs	r7, r2
 800faee:	f7ff ffdb 	bl	800faa8 <__mcmp>
 800faf2:	1e05      	subs	r5, r0, #0
 800faf4:	d110      	bne.n	800fb18 <__mdiff+0x38>
 800faf6:	0001      	movs	r1, r0
 800faf8:	9800      	ldr	r0, [sp, #0]
 800fafa:	f7ff fd4f 	bl	800f59c <_Balloc>
 800fafe:	1e02      	subs	r2, r0, #0
 800fb00:	d104      	bne.n	800fb0c <__mdiff+0x2c>
 800fb02:	4b40      	ldr	r3, [pc, #256]	@ (800fc04 <__mdiff+0x124>)
 800fb04:	4840      	ldr	r0, [pc, #256]	@ (800fc08 <__mdiff+0x128>)
 800fb06:	4941      	ldr	r1, [pc, #260]	@ (800fc0c <__mdiff+0x12c>)
 800fb08:	f000 f9b2 	bl	800fe70 <__assert_func>
 800fb0c:	2301      	movs	r3, #1
 800fb0e:	6145      	str	r5, [r0, #20]
 800fb10:	6103      	str	r3, [r0, #16]
 800fb12:	0010      	movs	r0, r2
 800fb14:	b007      	add	sp, #28
 800fb16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fb18:	2600      	movs	r6, #0
 800fb1a:	42b0      	cmp	r0, r6
 800fb1c:	da03      	bge.n	800fb26 <__mdiff+0x46>
 800fb1e:	0023      	movs	r3, r4
 800fb20:	003c      	movs	r4, r7
 800fb22:	001f      	movs	r7, r3
 800fb24:	3601      	adds	r6, #1
 800fb26:	6861      	ldr	r1, [r4, #4]
 800fb28:	9800      	ldr	r0, [sp, #0]
 800fb2a:	f7ff fd37 	bl	800f59c <_Balloc>
 800fb2e:	1e02      	subs	r2, r0, #0
 800fb30:	d103      	bne.n	800fb3a <__mdiff+0x5a>
 800fb32:	4b34      	ldr	r3, [pc, #208]	@ (800fc04 <__mdiff+0x124>)
 800fb34:	4834      	ldr	r0, [pc, #208]	@ (800fc08 <__mdiff+0x128>)
 800fb36:	4936      	ldr	r1, [pc, #216]	@ (800fc10 <__mdiff+0x130>)
 800fb38:	e7e6      	b.n	800fb08 <__mdiff+0x28>
 800fb3a:	6923      	ldr	r3, [r4, #16]
 800fb3c:	3414      	adds	r4, #20
 800fb3e:	9300      	str	r3, [sp, #0]
 800fb40:	009b      	lsls	r3, r3, #2
 800fb42:	18e3      	adds	r3, r4, r3
 800fb44:	0021      	movs	r1, r4
 800fb46:	9401      	str	r4, [sp, #4]
 800fb48:	003c      	movs	r4, r7
 800fb4a:	9302      	str	r3, [sp, #8]
 800fb4c:	693b      	ldr	r3, [r7, #16]
 800fb4e:	3414      	adds	r4, #20
 800fb50:	009b      	lsls	r3, r3, #2
 800fb52:	18e3      	adds	r3, r4, r3
 800fb54:	9303      	str	r3, [sp, #12]
 800fb56:	0003      	movs	r3, r0
 800fb58:	60c6      	str	r6, [r0, #12]
 800fb5a:	468c      	mov	ip, r1
 800fb5c:	2000      	movs	r0, #0
 800fb5e:	3314      	adds	r3, #20
 800fb60:	9304      	str	r3, [sp, #16]
 800fb62:	9305      	str	r3, [sp, #20]
 800fb64:	4663      	mov	r3, ip
 800fb66:	cb20      	ldmia	r3!, {r5}
 800fb68:	b2a9      	uxth	r1, r5
 800fb6a:	000e      	movs	r6, r1
 800fb6c:	469c      	mov	ip, r3
 800fb6e:	cc08      	ldmia	r4!, {r3}
 800fb70:	0c2d      	lsrs	r5, r5, #16
 800fb72:	b299      	uxth	r1, r3
 800fb74:	1a71      	subs	r1, r6, r1
 800fb76:	1809      	adds	r1, r1, r0
 800fb78:	0c1b      	lsrs	r3, r3, #16
 800fb7a:	1408      	asrs	r0, r1, #16
 800fb7c:	1aeb      	subs	r3, r5, r3
 800fb7e:	181b      	adds	r3, r3, r0
 800fb80:	1418      	asrs	r0, r3, #16
 800fb82:	b289      	uxth	r1, r1
 800fb84:	041b      	lsls	r3, r3, #16
 800fb86:	4319      	orrs	r1, r3
 800fb88:	9b05      	ldr	r3, [sp, #20]
 800fb8a:	c302      	stmia	r3!, {r1}
 800fb8c:	9305      	str	r3, [sp, #20]
 800fb8e:	9b03      	ldr	r3, [sp, #12]
 800fb90:	42a3      	cmp	r3, r4
 800fb92:	d8e7      	bhi.n	800fb64 <__mdiff+0x84>
 800fb94:	0039      	movs	r1, r7
 800fb96:	9c03      	ldr	r4, [sp, #12]
 800fb98:	3115      	adds	r1, #21
 800fb9a:	2304      	movs	r3, #4
 800fb9c:	428c      	cmp	r4, r1
 800fb9e:	d304      	bcc.n	800fbaa <__mdiff+0xca>
 800fba0:	1be3      	subs	r3, r4, r7
 800fba2:	3b15      	subs	r3, #21
 800fba4:	089b      	lsrs	r3, r3, #2
 800fba6:	3301      	adds	r3, #1
 800fba8:	009b      	lsls	r3, r3, #2
 800fbaa:	9901      	ldr	r1, [sp, #4]
 800fbac:	18cd      	adds	r5, r1, r3
 800fbae:	9904      	ldr	r1, [sp, #16]
 800fbb0:	002e      	movs	r6, r5
 800fbb2:	18cb      	adds	r3, r1, r3
 800fbb4:	001f      	movs	r7, r3
 800fbb6:	9902      	ldr	r1, [sp, #8]
 800fbb8:	428e      	cmp	r6, r1
 800fbba:	d311      	bcc.n	800fbe0 <__mdiff+0x100>
 800fbbc:	9c02      	ldr	r4, [sp, #8]
 800fbbe:	1ee9      	subs	r1, r5, #3
 800fbc0:	2000      	movs	r0, #0
 800fbc2:	428c      	cmp	r4, r1
 800fbc4:	d304      	bcc.n	800fbd0 <__mdiff+0xf0>
 800fbc6:	0021      	movs	r1, r4
 800fbc8:	3103      	adds	r1, #3
 800fbca:	1b49      	subs	r1, r1, r5
 800fbcc:	0889      	lsrs	r1, r1, #2
 800fbce:	0088      	lsls	r0, r1, #2
 800fbd0:	181b      	adds	r3, r3, r0
 800fbd2:	3b04      	subs	r3, #4
 800fbd4:	6819      	ldr	r1, [r3, #0]
 800fbd6:	2900      	cmp	r1, #0
 800fbd8:	d010      	beq.n	800fbfc <__mdiff+0x11c>
 800fbda:	9b00      	ldr	r3, [sp, #0]
 800fbdc:	6113      	str	r3, [r2, #16]
 800fbde:	e798      	b.n	800fb12 <__mdiff+0x32>
 800fbe0:	4684      	mov	ip, r0
 800fbe2:	ce02      	ldmia	r6!, {r1}
 800fbe4:	b288      	uxth	r0, r1
 800fbe6:	4460      	add	r0, ip
 800fbe8:	1400      	asrs	r0, r0, #16
 800fbea:	0c0c      	lsrs	r4, r1, #16
 800fbec:	1904      	adds	r4, r0, r4
 800fbee:	4461      	add	r1, ip
 800fbf0:	1420      	asrs	r0, r4, #16
 800fbf2:	b289      	uxth	r1, r1
 800fbf4:	0424      	lsls	r4, r4, #16
 800fbf6:	4321      	orrs	r1, r4
 800fbf8:	c702      	stmia	r7!, {r1}
 800fbfa:	e7dc      	b.n	800fbb6 <__mdiff+0xd6>
 800fbfc:	9900      	ldr	r1, [sp, #0]
 800fbfe:	3901      	subs	r1, #1
 800fc00:	9100      	str	r1, [sp, #0]
 800fc02:	e7e6      	b.n	800fbd2 <__mdiff+0xf2>
 800fc04:	08010ff4 	.word	0x08010ff4
 800fc08:	08011005 	.word	0x08011005
 800fc0c:	00000237 	.word	0x00000237
 800fc10:	00000245 	.word	0x00000245

0800fc14 <__d2b>:
 800fc14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fc16:	2101      	movs	r1, #1
 800fc18:	0016      	movs	r6, r2
 800fc1a:	001f      	movs	r7, r3
 800fc1c:	f7ff fcbe 	bl	800f59c <_Balloc>
 800fc20:	1e04      	subs	r4, r0, #0
 800fc22:	d105      	bne.n	800fc30 <__d2b+0x1c>
 800fc24:	0022      	movs	r2, r4
 800fc26:	4b25      	ldr	r3, [pc, #148]	@ (800fcbc <__d2b+0xa8>)
 800fc28:	4825      	ldr	r0, [pc, #148]	@ (800fcc0 <__d2b+0xac>)
 800fc2a:	4926      	ldr	r1, [pc, #152]	@ (800fcc4 <__d2b+0xb0>)
 800fc2c:	f000 f920 	bl	800fe70 <__assert_func>
 800fc30:	033b      	lsls	r3, r7, #12
 800fc32:	007d      	lsls	r5, r7, #1
 800fc34:	0b1b      	lsrs	r3, r3, #12
 800fc36:	0d6d      	lsrs	r5, r5, #21
 800fc38:	d002      	beq.n	800fc40 <__d2b+0x2c>
 800fc3a:	2280      	movs	r2, #128	@ 0x80
 800fc3c:	0352      	lsls	r2, r2, #13
 800fc3e:	4313      	orrs	r3, r2
 800fc40:	9301      	str	r3, [sp, #4]
 800fc42:	2e00      	cmp	r6, #0
 800fc44:	d025      	beq.n	800fc92 <__d2b+0x7e>
 800fc46:	4668      	mov	r0, sp
 800fc48:	9600      	str	r6, [sp, #0]
 800fc4a:	f7ff fd74 	bl	800f736 <__lo0bits>
 800fc4e:	9b01      	ldr	r3, [sp, #4]
 800fc50:	9900      	ldr	r1, [sp, #0]
 800fc52:	2800      	cmp	r0, #0
 800fc54:	d01b      	beq.n	800fc8e <__d2b+0x7a>
 800fc56:	2220      	movs	r2, #32
 800fc58:	001e      	movs	r6, r3
 800fc5a:	1a12      	subs	r2, r2, r0
 800fc5c:	4096      	lsls	r6, r2
 800fc5e:	0032      	movs	r2, r6
 800fc60:	40c3      	lsrs	r3, r0
 800fc62:	430a      	orrs	r2, r1
 800fc64:	6162      	str	r2, [r4, #20]
 800fc66:	9301      	str	r3, [sp, #4]
 800fc68:	9e01      	ldr	r6, [sp, #4]
 800fc6a:	61a6      	str	r6, [r4, #24]
 800fc6c:	1e73      	subs	r3, r6, #1
 800fc6e:	419e      	sbcs	r6, r3
 800fc70:	3601      	adds	r6, #1
 800fc72:	6126      	str	r6, [r4, #16]
 800fc74:	2d00      	cmp	r5, #0
 800fc76:	d014      	beq.n	800fca2 <__d2b+0x8e>
 800fc78:	2635      	movs	r6, #53	@ 0x35
 800fc7a:	4b13      	ldr	r3, [pc, #76]	@ (800fcc8 <__d2b+0xb4>)
 800fc7c:	18ed      	adds	r5, r5, r3
 800fc7e:	9b08      	ldr	r3, [sp, #32]
 800fc80:	182d      	adds	r5, r5, r0
 800fc82:	601d      	str	r5, [r3, #0]
 800fc84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc86:	1a36      	subs	r6, r6, r0
 800fc88:	601e      	str	r6, [r3, #0]
 800fc8a:	0020      	movs	r0, r4
 800fc8c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800fc8e:	6161      	str	r1, [r4, #20]
 800fc90:	e7ea      	b.n	800fc68 <__d2b+0x54>
 800fc92:	a801      	add	r0, sp, #4
 800fc94:	f7ff fd4f 	bl	800f736 <__lo0bits>
 800fc98:	9b01      	ldr	r3, [sp, #4]
 800fc9a:	2601      	movs	r6, #1
 800fc9c:	6163      	str	r3, [r4, #20]
 800fc9e:	3020      	adds	r0, #32
 800fca0:	e7e7      	b.n	800fc72 <__d2b+0x5e>
 800fca2:	4b0a      	ldr	r3, [pc, #40]	@ (800fccc <__d2b+0xb8>)
 800fca4:	18c0      	adds	r0, r0, r3
 800fca6:	9b08      	ldr	r3, [sp, #32]
 800fca8:	6018      	str	r0, [r3, #0]
 800fcaa:	4b09      	ldr	r3, [pc, #36]	@ (800fcd0 <__d2b+0xbc>)
 800fcac:	18f3      	adds	r3, r6, r3
 800fcae:	009b      	lsls	r3, r3, #2
 800fcb0:	18e3      	adds	r3, r4, r3
 800fcb2:	6958      	ldr	r0, [r3, #20]
 800fcb4:	f7ff fd1e 	bl	800f6f4 <__hi0bits>
 800fcb8:	0176      	lsls	r6, r6, #5
 800fcba:	e7e3      	b.n	800fc84 <__d2b+0x70>
 800fcbc:	08010ff4 	.word	0x08010ff4
 800fcc0:	08011005 	.word	0x08011005
 800fcc4:	0000030f 	.word	0x0000030f
 800fcc8:	fffffbcd 	.word	0xfffffbcd
 800fccc:	fffffbce 	.word	0xfffffbce
 800fcd0:	3fffffff 	.word	0x3fffffff

0800fcd4 <__sflush_r>:
 800fcd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fcd6:	220c      	movs	r2, #12
 800fcd8:	5e8b      	ldrsh	r3, [r1, r2]
 800fcda:	0005      	movs	r5, r0
 800fcdc:	000c      	movs	r4, r1
 800fcde:	071a      	lsls	r2, r3, #28
 800fce0:	d456      	bmi.n	800fd90 <__sflush_r+0xbc>
 800fce2:	684a      	ldr	r2, [r1, #4]
 800fce4:	2a00      	cmp	r2, #0
 800fce6:	dc02      	bgt.n	800fcee <__sflush_r+0x1a>
 800fce8:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800fcea:	2a00      	cmp	r2, #0
 800fcec:	dd4e      	ble.n	800fd8c <__sflush_r+0xb8>
 800fcee:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800fcf0:	2f00      	cmp	r7, #0
 800fcf2:	d04b      	beq.n	800fd8c <__sflush_r+0xb8>
 800fcf4:	2200      	movs	r2, #0
 800fcf6:	2080      	movs	r0, #128	@ 0x80
 800fcf8:	682e      	ldr	r6, [r5, #0]
 800fcfa:	602a      	str	r2, [r5, #0]
 800fcfc:	001a      	movs	r2, r3
 800fcfe:	0140      	lsls	r0, r0, #5
 800fd00:	6a21      	ldr	r1, [r4, #32]
 800fd02:	4002      	ands	r2, r0
 800fd04:	4203      	tst	r3, r0
 800fd06:	d033      	beq.n	800fd70 <__sflush_r+0x9c>
 800fd08:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800fd0a:	89a3      	ldrh	r3, [r4, #12]
 800fd0c:	075b      	lsls	r3, r3, #29
 800fd0e:	d506      	bpl.n	800fd1e <__sflush_r+0x4a>
 800fd10:	6863      	ldr	r3, [r4, #4]
 800fd12:	1ad2      	subs	r2, r2, r3
 800fd14:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	d001      	beq.n	800fd1e <__sflush_r+0x4a>
 800fd1a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800fd1c:	1ad2      	subs	r2, r2, r3
 800fd1e:	2300      	movs	r3, #0
 800fd20:	0028      	movs	r0, r5
 800fd22:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800fd24:	6a21      	ldr	r1, [r4, #32]
 800fd26:	47b8      	blx	r7
 800fd28:	89a2      	ldrh	r2, [r4, #12]
 800fd2a:	1c43      	adds	r3, r0, #1
 800fd2c:	d106      	bne.n	800fd3c <__sflush_r+0x68>
 800fd2e:	6829      	ldr	r1, [r5, #0]
 800fd30:	291d      	cmp	r1, #29
 800fd32:	d846      	bhi.n	800fdc2 <__sflush_r+0xee>
 800fd34:	4b29      	ldr	r3, [pc, #164]	@ (800fddc <__sflush_r+0x108>)
 800fd36:	40cb      	lsrs	r3, r1
 800fd38:	07db      	lsls	r3, r3, #31
 800fd3a:	d542      	bpl.n	800fdc2 <__sflush_r+0xee>
 800fd3c:	2300      	movs	r3, #0
 800fd3e:	6063      	str	r3, [r4, #4]
 800fd40:	6923      	ldr	r3, [r4, #16]
 800fd42:	6023      	str	r3, [r4, #0]
 800fd44:	04d2      	lsls	r2, r2, #19
 800fd46:	d505      	bpl.n	800fd54 <__sflush_r+0x80>
 800fd48:	1c43      	adds	r3, r0, #1
 800fd4a:	d102      	bne.n	800fd52 <__sflush_r+0x7e>
 800fd4c:	682b      	ldr	r3, [r5, #0]
 800fd4e:	2b00      	cmp	r3, #0
 800fd50:	d100      	bne.n	800fd54 <__sflush_r+0x80>
 800fd52:	6560      	str	r0, [r4, #84]	@ 0x54
 800fd54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fd56:	602e      	str	r6, [r5, #0]
 800fd58:	2900      	cmp	r1, #0
 800fd5a:	d017      	beq.n	800fd8c <__sflush_r+0xb8>
 800fd5c:	0023      	movs	r3, r4
 800fd5e:	3344      	adds	r3, #68	@ 0x44
 800fd60:	4299      	cmp	r1, r3
 800fd62:	d002      	beq.n	800fd6a <__sflush_r+0x96>
 800fd64:	0028      	movs	r0, r5
 800fd66:	f7ff fb13 	bl	800f390 <_free_r>
 800fd6a:	2300      	movs	r3, #0
 800fd6c:	6363      	str	r3, [r4, #52]	@ 0x34
 800fd6e:	e00d      	b.n	800fd8c <__sflush_r+0xb8>
 800fd70:	2301      	movs	r3, #1
 800fd72:	0028      	movs	r0, r5
 800fd74:	47b8      	blx	r7
 800fd76:	0002      	movs	r2, r0
 800fd78:	1c43      	adds	r3, r0, #1
 800fd7a:	d1c6      	bne.n	800fd0a <__sflush_r+0x36>
 800fd7c:	682b      	ldr	r3, [r5, #0]
 800fd7e:	2b00      	cmp	r3, #0
 800fd80:	d0c3      	beq.n	800fd0a <__sflush_r+0x36>
 800fd82:	2b1d      	cmp	r3, #29
 800fd84:	d001      	beq.n	800fd8a <__sflush_r+0xb6>
 800fd86:	2b16      	cmp	r3, #22
 800fd88:	d11a      	bne.n	800fdc0 <__sflush_r+0xec>
 800fd8a:	602e      	str	r6, [r5, #0]
 800fd8c:	2000      	movs	r0, #0
 800fd8e:	e01e      	b.n	800fdce <__sflush_r+0xfa>
 800fd90:	690e      	ldr	r6, [r1, #16]
 800fd92:	2e00      	cmp	r6, #0
 800fd94:	d0fa      	beq.n	800fd8c <__sflush_r+0xb8>
 800fd96:	680f      	ldr	r7, [r1, #0]
 800fd98:	600e      	str	r6, [r1, #0]
 800fd9a:	1bba      	subs	r2, r7, r6
 800fd9c:	9201      	str	r2, [sp, #4]
 800fd9e:	2200      	movs	r2, #0
 800fda0:	079b      	lsls	r3, r3, #30
 800fda2:	d100      	bne.n	800fda6 <__sflush_r+0xd2>
 800fda4:	694a      	ldr	r2, [r1, #20]
 800fda6:	60a2      	str	r2, [r4, #8]
 800fda8:	9b01      	ldr	r3, [sp, #4]
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	ddee      	ble.n	800fd8c <__sflush_r+0xb8>
 800fdae:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800fdb0:	0032      	movs	r2, r6
 800fdb2:	001f      	movs	r7, r3
 800fdb4:	0028      	movs	r0, r5
 800fdb6:	9b01      	ldr	r3, [sp, #4]
 800fdb8:	6a21      	ldr	r1, [r4, #32]
 800fdba:	47b8      	blx	r7
 800fdbc:	2800      	cmp	r0, #0
 800fdbe:	dc07      	bgt.n	800fdd0 <__sflush_r+0xfc>
 800fdc0:	89a2      	ldrh	r2, [r4, #12]
 800fdc2:	2340      	movs	r3, #64	@ 0x40
 800fdc4:	2001      	movs	r0, #1
 800fdc6:	4313      	orrs	r3, r2
 800fdc8:	b21b      	sxth	r3, r3
 800fdca:	81a3      	strh	r3, [r4, #12]
 800fdcc:	4240      	negs	r0, r0
 800fdce:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800fdd0:	9b01      	ldr	r3, [sp, #4]
 800fdd2:	1836      	adds	r6, r6, r0
 800fdd4:	1a1b      	subs	r3, r3, r0
 800fdd6:	9301      	str	r3, [sp, #4]
 800fdd8:	e7e6      	b.n	800fda8 <__sflush_r+0xd4>
 800fdda:	46c0      	nop			@ (mov r8, r8)
 800fddc:	20400001 	.word	0x20400001

0800fde0 <_fflush_r>:
 800fde0:	690b      	ldr	r3, [r1, #16]
 800fde2:	b570      	push	{r4, r5, r6, lr}
 800fde4:	0005      	movs	r5, r0
 800fde6:	000c      	movs	r4, r1
 800fde8:	2b00      	cmp	r3, #0
 800fdea:	d102      	bne.n	800fdf2 <_fflush_r+0x12>
 800fdec:	2500      	movs	r5, #0
 800fdee:	0028      	movs	r0, r5
 800fdf0:	bd70      	pop	{r4, r5, r6, pc}
 800fdf2:	2800      	cmp	r0, #0
 800fdf4:	d004      	beq.n	800fe00 <_fflush_r+0x20>
 800fdf6:	6a03      	ldr	r3, [r0, #32]
 800fdf8:	2b00      	cmp	r3, #0
 800fdfa:	d101      	bne.n	800fe00 <_fflush_r+0x20>
 800fdfc:	f7fe fb40 	bl	800e480 <__sinit>
 800fe00:	220c      	movs	r2, #12
 800fe02:	5ea3      	ldrsh	r3, [r4, r2]
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d0f1      	beq.n	800fdec <_fflush_r+0xc>
 800fe08:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800fe0a:	07d2      	lsls	r2, r2, #31
 800fe0c:	d404      	bmi.n	800fe18 <_fflush_r+0x38>
 800fe0e:	059b      	lsls	r3, r3, #22
 800fe10:	d402      	bmi.n	800fe18 <_fflush_r+0x38>
 800fe12:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fe14:	f7fe fc39 	bl	800e68a <__retarget_lock_acquire_recursive>
 800fe18:	0028      	movs	r0, r5
 800fe1a:	0021      	movs	r1, r4
 800fe1c:	f7ff ff5a 	bl	800fcd4 <__sflush_r>
 800fe20:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fe22:	0005      	movs	r5, r0
 800fe24:	07db      	lsls	r3, r3, #31
 800fe26:	d4e2      	bmi.n	800fdee <_fflush_r+0xe>
 800fe28:	89a3      	ldrh	r3, [r4, #12]
 800fe2a:	059b      	lsls	r3, r3, #22
 800fe2c:	d4df      	bmi.n	800fdee <_fflush_r+0xe>
 800fe2e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fe30:	f7fe fc2c 	bl	800e68c <__retarget_lock_release_recursive>
 800fe34:	e7db      	b.n	800fdee <_fflush_r+0xe>
	...

0800fe38 <_sbrk_r>:
 800fe38:	2300      	movs	r3, #0
 800fe3a:	b570      	push	{r4, r5, r6, lr}
 800fe3c:	4d06      	ldr	r5, [pc, #24]	@ (800fe58 <_sbrk_r+0x20>)
 800fe3e:	0004      	movs	r4, r0
 800fe40:	0008      	movs	r0, r1
 800fe42:	602b      	str	r3, [r5, #0]
 800fe44:	f7f3 face 	bl	80033e4 <_sbrk>
 800fe48:	1c43      	adds	r3, r0, #1
 800fe4a:	d103      	bne.n	800fe54 <_sbrk_r+0x1c>
 800fe4c:	682b      	ldr	r3, [r5, #0]
 800fe4e:	2b00      	cmp	r3, #0
 800fe50:	d000      	beq.n	800fe54 <_sbrk_r+0x1c>
 800fe52:	6023      	str	r3, [r4, #0]
 800fe54:	bd70      	pop	{r4, r5, r6, pc}
 800fe56:	46c0      	nop			@ (mov r8, r8)
 800fe58:	20000fcc 	.word	0x20000fcc

0800fe5c <memcpy>:
 800fe5c:	2300      	movs	r3, #0
 800fe5e:	b510      	push	{r4, lr}
 800fe60:	429a      	cmp	r2, r3
 800fe62:	d100      	bne.n	800fe66 <memcpy+0xa>
 800fe64:	bd10      	pop	{r4, pc}
 800fe66:	5ccc      	ldrb	r4, [r1, r3]
 800fe68:	54c4      	strb	r4, [r0, r3]
 800fe6a:	3301      	adds	r3, #1
 800fe6c:	e7f8      	b.n	800fe60 <memcpy+0x4>
	...

0800fe70 <__assert_func>:
 800fe70:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800fe72:	0014      	movs	r4, r2
 800fe74:	001a      	movs	r2, r3
 800fe76:	4b09      	ldr	r3, [pc, #36]	@ (800fe9c <__assert_func+0x2c>)
 800fe78:	0005      	movs	r5, r0
 800fe7a:	681b      	ldr	r3, [r3, #0]
 800fe7c:	000e      	movs	r6, r1
 800fe7e:	68d8      	ldr	r0, [r3, #12]
 800fe80:	4b07      	ldr	r3, [pc, #28]	@ (800fea0 <__assert_func+0x30>)
 800fe82:	2c00      	cmp	r4, #0
 800fe84:	d101      	bne.n	800fe8a <__assert_func+0x1a>
 800fe86:	4b07      	ldr	r3, [pc, #28]	@ (800fea4 <__assert_func+0x34>)
 800fe88:	001c      	movs	r4, r3
 800fe8a:	4907      	ldr	r1, [pc, #28]	@ (800fea8 <__assert_func+0x38>)
 800fe8c:	9301      	str	r3, [sp, #4]
 800fe8e:	9402      	str	r4, [sp, #8]
 800fe90:	002b      	movs	r3, r5
 800fe92:	9600      	str	r6, [sp, #0]
 800fe94:	f000 f856 	bl	800ff44 <fiprintf>
 800fe98:	f000 f864 	bl	800ff64 <abort>
 800fe9c:	200001a4 	.word	0x200001a4
 800fea0:	08011068 	.word	0x08011068
 800fea4:	080110a3 	.word	0x080110a3
 800fea8:	08011075 	.word	0x08011075

0800feac <_calloc_r>:
 800feac:	b570      	push	{r4, r5, r6, lr}
 800feae:	0c0b      	lsrs	r3, r1, #16
 800feb0:	0c15      	lsrs	r5, r2, #16
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	d11e      	bne.n	800fef4 <_calloc_r+0x48>
 800feb6:	2d00      	cmp	r5, #0
 800feb8:	d10c      	bne.n	800fed4 <_calloc_r+0x28>
 800feba:	b289      	uxth	r1, r1
 800febc:	b294      	uxth	r4, r2
 800febe:	434c      	muls	r4, r1
 800fec0:	0021      	movs	r1, r4
 800fec2:	f7ff fadb 	bl	800f47c <_malloc_r>
 800fec6:	1e05      	subs	r5, r0, #0
 800fec8:	d01b      	beq.n	800ff02 <_calloc_r+0x56>
 800feca:	0022      	movs	r2, r4
 800fecc:	2100      	movs	r1, #0
 800fece:	f7fe fb57 	bl	800e580 <memset>
 800fed2:	e016      	b.n	800ff02 <_calloc_r+0x56>
 800fed4:	1c2b      	adds	r3, r5, #0
 800fed6:	1c0c      	adds	r4, r1, #0
 800fed8:	b289      	uxth	r1, r1
 800feda:	b292      	uxth	r2, r2
 800fedc:	434a      	muls	r2, r1
 800fede:	b29b      	uxth	r3, r3
 800fee0:	b2a1      	uxth	r1, r4
 800fee2:	4359      	muls	r1, r3
 800fee4:	0c14      	lsrs	r4, r2, #16
 800fee6:	190c      	adds	r4, r1, r4
 800fee8:	0c23      	lsrs	r3, r4, #16
 800feea:	d107      	bne.n	800fefc <_calloc_r+0x50>
 800feec:	0424      	lsls	r4, r4, #16
 800feee:	b292      	uxth	r2, r2
 800fef0:	4314      	orrs	r4, r2
 800fef2:	e7e5      	b.n	800fec0 <_calloc_r+0x14>
 800fef4:	2d00      	cmp	r5, #0
 800fef6:	d101      	bne.n	800fefc <_calloc_r+0x50>
 800fef8:	1c14      	adds	r4, r2, #0
 800fefa:	e7ed      	b.n	800fed8 <_calloc_r+0x2c>
 800fefc:	230c      	movs	r3, #12
 800fefe:	2500      	movs	r5, #0
 800ff00:	6003      	str	r3, [r0, #0]
 800ff02:	0028      	movs	r0, r5
 800ff04:	bd70      	pop	{r4, r5, r6, pc}

0800ff06 <__ascii_mbtowc>:
 800ff06:	b082      	sub	sp, #8
 800ff08:	2900      	cmp	r1, #0
 800ff0a:	d100      	bne.n	800ff0e <__ascii_mbtowc+0x8>
 800ff0c:	a901      	add	r1, sp, #4
 800ff0e:	1e10      	subs	r0, r2, #0
 800ff10:	d006      	beq.n	800ff20 <__ascii_mbtowc+0x1a>
 800ff12:	2b00      	cmp	r3, #0
 800ff14:	d006      	beq.n	800ff24 <__ascii_mbtowc+0x1e>
 800ff16:	7813      	ldrb	r3, [r2, #0]
 800ff18:	600b      	str	r3, [r1, #0]
 800ff1a:	7810      	ldrb	r0, [r2, #0]
 800ff1c:	1e43      	subs	r3, r0, #1
 800ff1e:	4198      	sbcs	r0, r3
 800ff20:	b002      	add	sp, #8
 800ff22:	4770      	bx	lr
 800ff24:	2002      	movs	r0, #2
 800ff26:	4240      	negs	r0, r0
 800ff28:	e7fa      	b.n	800ff20 <__ascii_mbtowc+0x1a>

0800ff2a <__ascii_wctomb>:
 800ff2a:	0003      	movs	r3, r0
 800ff2c:	1e08      	subs	r0, r1, #0
 800ff2e:	d005      	beq.n	800ff3c <__ascii_wctomb+0x12>
 800ff30:	2aff      	cmp	r2, #255	@ 0xff
 800ff32:	d904      	bls.n	800ff3e <__ascii_wctomb+0x14>
 800ff34:	228a      	movs	r2, #138	@ 0x8a
 800ff36:	2001      	movs	r0, #1
 800ff38:	601a      	str	r2, [r3, #0]
 800ff3a:	4240      	negs	r0, r0
 800ff3c:	4770      	bx	lr
 800ff3e:	2001      	movs	r0, #1
 800ff40:	700a      	strb	r2, [r1, #0]
 800ff42:	e7fb      	b.n	800ff3c <__ascii_wctomb+0x12>

0800ff44 <fiprintf>:
 800ff44:	b40e      	push	{r1, r2, r3}
 800ff46:	b517      	push	{r0, r1, r2, r4, lr}
 800ff48:	4c05      	ldr	r4, [pc, #20]	@ (800ff60 <fiprintf+0x1c>)
 800ff4a:	ab05      	add	r3, sp, #20
 800ff4c:	cb04      	ldmia	r3!, {r2}
 800ff4e:	0001      	movs	r1, r0
 800ff50:	6820      	ldr	r0, [r4, #0]
 800ff52:	9301      	str	r3, [sp, #4]
 800ff54:	f000 f834 	bl	800ffc0 <_vfiprintf_r>
 800ff58:	bc1e      	pop	{r1, r2, r3, r4}
 800ff5a:	bc08      	pop	{r3}
 800ff5c:	b003      	add	sp, #12
 800ff5e:	4718      	bx	r3
 800ff60:	200001a4 	.word	0x200001a4

0800ff64 <abort>:
 800ff64:	2006      	movs	r0, #6
 800ff66:	b510      	push	{r4, lr}
 800ff68:	f000 fa10 	bl	801038c <raise>
 800ff6c:	2001      	movs	r0, #1
 800ff6e:	f7f3 f9c7 	bl	8003300 <_exit>

0800ff72 <__sfputc_r>:
 800ff72:	6893      	ldr	r3, [r2, #8]
 800ff74:	b510      	push	{r4, lr}
 800ff76:	3b01      	subs	r3, #1
 800ff78:	6093      	str	r3, [r2, #8]
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	da04      	bge.n	800ff88 <__sfputc_r+0x16>
 800ff7e:	6994      	ldr	r4, [r2, #24]
 800ff80:	42a3      	cmp	r3, r4
 800ff82:	db07      	blt.n	800ff94 <__sfputc_r+0x22>
 800ff84:	290a      	cmp	r1, #10
 800ff86:	d005      	beq.n	800ff94 <__sfputc_r+0x22>
 800ff88:	6813      	ldr	r3, [r2, #0]
 800ff8a:	1c58      	adds	r0, r3, #1
 800ff8c:	6010      	str	r0, [r2, #0]
 800ff8e:	7019      	strb	r1, [r3, #0]
 800ff90:	0008      	movs	r0, r1
 800ff92:	bd10      	pop	{r4, pc}
 800ff94:	f000 f930 	bl	80101f8 <__swbuf_r>
 800ff98:	0001      	movs	r1, r0
 800ff9a:	e7f9      	b.n	800ff90 <__sfputc_r+0x1e>

0800ff9c <__sfputs_r>:
 800ff9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff9e:	0006      	movs	r6, r0
 800ffa0:	000f      	movs	r7, r1
 800ffa2:	0014      	movs	r4, r2
 800ffa4:	18d5      	adds	r5, r2, r3
 800ffa6:	42ac      	cmp	r4, r5
 800ffa8:	d101      	bne.n	800ffae <__sfputs_r+0x12>
 800ffaa:	2000      	movs	r0, #0
 800ffac:	e007      	b.n	800ffbe <__sfputs_r+0x22>
 800ffae:	7821      	ldrb	r1, [r4, #0]
 800ffb0:	003a      	movs	r2, r7
 800ffb2:	0030      	movs	r0, r6
 800ffb4:	f7ff ffdd 	bl	800ff72 <__sfputc_r>
 800ffb8:	3401      	adds	r4, #1
 800ffba:	1c43      	adds	r3, r0, #1
 800ffbc:	d1f3      	bne.n	800ffa6 <__sfputs_r+0xa>
 800ffbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ffc0 <_vfiprintf_r>:
 800ffc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ffc2:	b0a1      	sub	sp, #132	@ 0x84
 800ffc4:	000f      	movs	r7, r1
 800ffc6:	0015      	movs	r5, r2
 800ffc8:	001e      	movs	r6, r3
 800ffca:	9003      	str	r0, [sp, #12]
 800ffcc:	2800      	cmp	r0, #0
 800ffce:	d004      	beq.n	800ffda <_vfiprintf_r+0x1a>
 800ffd0:	6a03      	ldr	r3, [r0, #32]
 800ffd2:	2b00      	cmp	r3, #0
 800ffd4:	d101      	bne.n	800ffda <_vfiprintf_r+0x1a>
 800ffd6:	f7fe fa53 	bl	800e480 <__sinit>
 800ffda:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ffdc:	07db      	lsls	r3, r3, #31
 800ffde:	d405      	bmi.n	800ffec <_vfiprintf_r+0x2c>
 800ffe0:	89bb      	ldrh	r3, [r7, #12]
 800ffe2:	059b      	lsls	r3, r3, #22
 800ffe4:	d402      	bmi.n	800ffec <_vfiprintf_r+0x2c>
 800ffe6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800ffe8:	f7fe fb4f 	bl	800e68a <__retarget_lock_acquire_recursive>
 800ffec:	89bb      	ldrh	r3, [r7, #12]
 800ffee:	071b      	lsls	r3, r3, #28
 800fff0:	d502      	bpl.n	800fff8 <_vfiprintf_r+0x38>
 800fff2:	693b      	ldr	r3, [r7, #16]
 800fff4:	2b00      	cmp	r3, #0
 800fff6:	d113      	bne.n	8010020 <_vfiprintf_r+0x60>
 800fff8:	0039      	movs	r1, r7
 800fffa:	9803      	ldr	r0, [sp, #12]
 800fffc:	f000 f93e 	bl	801027c <__swsetup_r>
 8010000:	2800      	cmp	r0, #0
 8010002:	d00d      	beq.n	8010020 <_vfiprintf_r+0x60>
 8010004:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010006:	07db      	lsls	r3, r3, #31
 8010008:	d503      	bpl.n	8010012 <_vfiprintf_r+0x52>
 801000a:	2001      	movs	r0, #1
 801000c:	4240      	negs	r0, r0
 801000e:	b021      	add	sp, #132	@ 0x84
 8010010:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010012:	89bb      	ldrh	r3, [r7, #12]
 8010014:	059b      	lsls	r3, r3, #22
 8010016:	d4f8      	bmi.n	801000a <_vfiprintf_r+0x4a>
 8010018:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 801001a:	f7fe fb37 	bl	800e68c <__retarget_lock_release_recursive>
 801001e:	e7f4      	b.n	801000a <_vfiprintf_r+0x4a>
 8010020:	2300      	movs	r3, #0
 8010022:	ac08      	add	r4, sp, #32
 8010024:	6163      	str	r3, [r4, #20]
 8010026:	3320      	adds	r3, #32
 8010028:	7663      	strb	r3, [r4, #25]
 801002a:	3310      	adds	r3, #16
 801002c:	76a3      	strb	r3, [r4, #26]
 801002e:	9607      	str	r6, [sp, #28]
 8010030:	002e      	movs	r6, r5
 8010032:	7833      	ldrb	r3, [r6, #0]
 8010034:	2b00      	cmp	r3, #0
 8010036:	d001      	beq.n	801003c <_vfiprintf_r+0x7c>
 8010038:	2b25      	cmp	r3, #37	@ 0x25
 801003a:	d148      	bne.n	80100ce <_vfiprintf_r+0x10e>
 801003c:	1b73      	subs	r3, r6, r5
 801003e:	9305      	str	r3, [sp, #20]
 8010040:	42ae      	cmp	r6, r5
 8010042:	d00b      	beq.n	801005c <_vfiprintf_r+0x9c>
 8010044:	002a      	movs	r2, r5
 8010046:	0039      	movs	r1, r7
 8010048:	9803      	ldr	r0, [sp, #12]
 801004a:	f7ff ffa7 	bl	800ff9c <__sfputs_r>
 801004e:	3001      	adds	r0, #1
 8010050:	d100      	bne.n	8010054 <_vfiprintf_r+0x94>
 8010052:	e0ae      	b.n	80101b2 <_vfiprintf_r+0x1f2>
 8010054:	6963      	ldr	r3, [r4, #20]
 8010056:	9a05      	ldr	r2, [sp, #20]
 8010058:	189b      	adds	r3, r3, r2
 801005a:	6163      	str	r3, [r4, #20]
 801005c:	7833      	ldrb	r3, [r6, #0]
 801005e:	2b00      	cmp	r3, #0
 8010060:	d100      	bne.n	8010064 <_vfiprintf_r+0xa4>
 8010062:	e0a6      	b.n	80101b2 <_vfiprintf_r+0x1f2>
 8010064:	2201      	movs	r2, #1
 8010066:	2300      	movs	r3, #0
 8010068:	4252      	negs	r2, r2
 801006a:	6062      	str	r2, [r4, #4]
 801006c:	a904      	add	r1, sp, #16
 801006e:	3254      	adds	r2, #84	@ 0x54
 8010070:	1852      	adds	r2, r2, r1
 8010072:	1c75      	adds	r5, r6, #1
 8010074:	6023      	str	r3, [r4, #0]
 8010076:	60e3      	str	r3, [r4, #12]
 8010078:	60a3      	str	r3, [r4, #8]
 801007a:	7013      	strb	r3, [r2, #0]
 801007c:	65a3      	str	r3, [r4, #88]	@ 0x58
 801007e:	4b59      	ldr	r3, [pc, #356]	@ (80101e4 <_vfiprintf_r+0x224>)
 8010080:	2205      	movs	r2, #5
 8010082:	0018      	movs	r0, r3
 8010084:	7829      	ldrb	r1, [r5, #0]
 8010086:	9305      	str	r3, [sp, #20]
 8010088:	f7fe fb01 	bl	800e68e <memchr>
 801008c:	1c6e      	adds	r6, r5, #1
 801008e:	2800      	cmp	r0, #0
 8010090:	d11f      	bne.n	80100d2 <_vfiprintf_r+0x112>
 8010092:	6822      	ldr	r2, [r4, #0]
 8010094:	06d3      	lsls	r3, r2, #27
 8010096:	d504      	bpl.n	80100a2 <_vfiprintf_r+0xe2>
 8010098:	2353      	movs	r3, #83	@ 0x53
 801009a:	a904      	add	r1, sp, #16
 801009c:	185b      	adds	r3, r3, r1
 801009e:	2120      	movs	r1, #32
 80100a0:	7019      	strb	r1, [r3, #0]
 80100a2:	0713      	lsls	r3, r2, #28
 80100a4:	d504      	bpl.n	80100b0 <_vfiprintf_r+0xf0>
 80100a6:	2353      	movs	r3, #83	@ 0x53
 80100a8:	a904      	add	r1, sp, #16
 80100aa:	185b      	adds	r3, r3, r1
 80100ac:	212b      	movs	r1, #43	@ 0x2b
 80100ae:	7019      	strb	r1, [r3, #0]
 80100b0:	782b      	ldrb	r3, [r5, #0]
 80100b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80100b4:	d016      	beq.n	80100e4 <_vfiprintf_r+0x124>
 80100b6:	002e      	movs	r6, r5
 80100b8:	2100      	movs	r1, #0
 80100ba:	200a      	movs	r0, #10
 80100bc:	68e3      	ldr	r3, [r4, #12]
 80100be:	7832      	ldrb	r2, [r6, #0]
 80100c0:	1c75      	adds	r5, r6, #1
 80100c2:	3a30      	subs	r2, #48	@ 0x30
 80100c4:	2a09      	cmp	r2, #9
 80100c6:	d950      	bls.n	801016a <_vfiprintf_r+0x1aa>
 80100c8:	2900      	cmp	r1, #0
 80100ca:	d111      	bne.n	80100f0 <_vfiprintf_r+0x130>
 80100cc:	e017      	b.n	80100fe <_vfiprintf_r+0x13e>
 80100ce:	3601      	adds	r6, #1
 80100d0:	e7af      	b.n	8010032 <_vfiprintf_r+0x72>
 80100d2:	9b05      	ldr	r3, [sp, #20]
 80100d4:	6822      	ldr	r2, [r4, #0]
 80100d6:	1ac0      	subs	r0, r0, r3
 80100d8:	2301      	movs	r3, #1
 80100da:	4083      	lsls	r3, r0
 80100dc:	4313      	orrs	r3, r2
 80100de:	0035      	movs	r5, r6
 80100e0:	6023      	str	r3, [r4, #0]
 80100e2:	e7cc      	b.n	801007e <_vfiprintf_r+0xbe>
 80100e4:	9b07      	ldr	r3, [sp, #28]
 80100e6:	1d19      	adds	r1, r3, #4
 80100e8:	681b      	ldr	r3, [r3, #0]
 80100ea:	9107      	str	r1, [sp, #28]
 80100ec:	2b00      	cmp	r3, #0
 80100ee:	db01      	blt.n	80100f4 <_vfiprintf_r+0x134>
 80100f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80100f2:	e004      	b.n	80100fe <_vfiprintf_r+0x13e>
 80100f4:	425b      	negs	r3, r3
 80100f6:	60e3      	str	r3, [r4, #12]
 80100f8:	2302      	movs	r3, #2
 80100fa:	4313      	orrs	r3, r2
 80100fc:	6023      	str	r3, [r4, #0]
 80100fe:	7833      	ldrb	r3, [r6, #0]
 8010100:	2b2e      	cmp	r3, #46	@ 0x2e
 8010102:	d10c      	bne.n	801011e <_vfiprintf_r+0x15e>
 8010104:	7873      	ldrb	r3, [r6, #1]
 8010106:	2b2a      	cmp	r3, #42	@ 0x2a
 8010108:	d134      	bne.n	8010174 <_vfiprintf_r+0x1b4>
 801010a:	9b07      	ldr	r3, [sp, #28]
 801010c:	3602      	adds	r6, #2
 801010e:	1d1a      	adds	r2, r3, #4
 8010110:	681b      	ldr	r3, [r3, #0]
 8010112:	9207      	str	r2, [sp, #28]
 8010114:	2b00      	cmp	r3, #0
 8010116:	da01      	bge.n	801011c <_vfiprintf_r+0x15c>
 8010118:	2301      	movs	r3, #1
 801011a:	425b      	negs	r3, r3
 801011c:	9309      	str	r3, [sp, #36]	@ 0x24
 801011e:	4d32      	ldr	r5, [pc, #200]	@ (80101e8 <_vfiprintf_r+0x228>)
 8010120:	2203      	movs	r2, #3
 8010122:	0028      	movs	r0, r5
 8010124:	7831      	ldrb	r1, [r6, #0]
 8010126:	f7fe fab2 	bl	800e68e <memchr>
 801012a:	2800      	cmp	r0, #0
 801012c:	d006      	beq.n	801013c <_vfiprintf_r+0x17c>
 801012e:	2340      	movs	r3, #64	@ 0x40
 8010130:	1b40      	subs	r0, r0, r5
 8010132:	4083      	lsls	r3, r0
 8010134:	6822      	ldr	r2, [r4, #0]
 8010136:	3601      	adds	r6, #1
 8010138:	4313      	orrs	r3, r2
 801013a:	6023      	str	r3, [r4, #0]
 801013c:	7831      	ldrb	r1, [r6, #0]
 801013e:	2206      	movs	r2, #6
 8010140:	482a      	ldr	r0, [pc, #168]	@ (80101ec <_vfiprintf_r+0x22c>)
 8010142:	1c75      	adds	r5, r6, #1
 8010144:	7621      	strb	r1, [r4, #24]
 8010146:	f7fe faa2 	bl	800e68e <memchr>
 801014a:	2800      	cmp	r0, #0
 801014c:	d040      	beq.n	80101d0 <_vfiprintf_r+0x210>
 801014e:	4b28      	ldr	r3, [pc, #160]	@ (80101f0 <_vfiprintf_r+0x230>)
 8010150:	2b00      	cmp	r3, #0
 8010152:	d122      	bne.n	801019a <_vfiprintf_r+0x1da>
 8010154:	2207      	movs	r2, #7
 8010156:	9b07      	ldr	r3, [sp, #28]
 8010158:	3307      	adds	r3, #7
 801015a:	4393      	bics	r3, r2
 801015c:	3308      	adds	r3, #8
 801015e:	9307      	str	r3, [sp, #28]
 8010160:	6963      	ldr	r3, [r4, #20]
 8010162:	9a04      	ldr	r2, [sp, #16]
 8010164:	189b      	adds	r3, r3, r2
 8010166:	6163      	str	r3, [r4, #20]
 8010168:	e762      	b.n	8010030 <_vfiprintf_r+0x70>
 801016a:	4343      	muls	r3, r0
 801016c:	002e      	movs	r6, r5
 801016e:	2101      	movs	r1, #1
 8010170:	189b      	adds	r3, r3, r2
 8010172:	e7a4      	b.n	80100be <_vfiprintf_r+0xfe>
 8010174:	2300      	movs	r3, #0
 8010176:	200a      	movs	r0, #10
 8010178:	0019      	movs	r1, r3
 801017a:	3601      	adds	r6, #1
 801017c:	6063      	str	r3, [r4, #4]
 801017e:	7832      	ldrb	r2, [r6, #0]
 8010180:	1c75      	adds	r5, r6, #1
 8010182:	3a30      	subs	r2, #48	@ 0x30
 8010184:	2a09      	cmp	r2, #9
 8010186:	d903      	bls.n	8010190 <_vfiprintf_r+0x1d0>
 8010188:	2b00      	cmp	r3, #0
 801018a:	d0c8      	beq.n	801011e <_vfiprintf_r+0x15e>
 801018c:	9109      	str	r1, [sp, #36]	@ 0x24
 801018e:	e7c6      	b.n	801011e <_vfiprintf_r+0x15e>
 8010190:	4341      	muls	r1, r0
 8010192:	002e      	movs	r6, r5
 8010194:	2301      	movs	r3, #1
 8010196:	1889      	adds	r1, r1, r2
 8010198:	e7f1      	b.n	801017e <_vfiprintf_r+0x1be>
 801019a:	aa07      	add	r2, sp, #28
 801019c:	9200      	str	r2, [sp, #0]
 801019e:	0021      	movs	r1, r4
 80101a0:	003a      	movs	r2, r7
 80101a2:	4b14      	ldr	r3, [pc, #80]	@ (80101f4 <_vfiprintf_r+0x234>)
 80101a4:	9803      	ldr	r0, [sp, #12]
 80101a6:	f7fd fd21 	bl	800dbec <_printf_float>
 80101aa:	9004      	str	r0, [sp, #16]
 80101ac:	9b04      	ldr	r3, [sp, #16]
 80101ae:	3301      	adds	r3, #1
 80101b0:	d1d6      	bne.n	8010160 <_vfiprintf_r+0x1a0>
 80101b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80101b4:	07db      	lsls	r3, r3, #31
 80101b6:	d405      	bmi.n	80101c4 <_vfiprintf_r+0x204>
 80101b8:	89bb      	ldrh	r3, [r7, #12]
 80101ba:	059b      	lsls	r3, r3, #22
 80101bc:	d402      	bmi.n	80101c4 <_vfiprintf_r+0x204>
 80101be:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80101c0:	f7fe fa64 	bl	800e68c <__retarget_lock_release_recursive>
 80101c4:	89bb      	ldrh	r3, [r7, #12]
 80101c6:	065b      	lsls	r3, r3, #25
 80101c8:	d500      	bpl.n	80101cc <_vfiprintf_r+0x20c>
 80101ca:	e71e      	b.n	801000a <_vfiprintf_r+0x4a>
 80101cc:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80101ce:	e71e      	b.n	801000e <_vfiprintf_r+0x4e>
 80101d0:	aa07      	add	r2, sp, #28
 80101d2:	9200      	str	r2, [sp, #0]
 80101d4:	0021      	movs	r1, r4
 80101d6:	003a      	movs	r2, r7
 80101d8:	4b06      	ldr	r3, [pc, #24]	@ (80101f4 <_vfiprintf_r+0x234>)
 80101da:	9803      	ldr	r0, [sp, #12]
 80101dc:	f7fd ffb4 	bl	800e148 <_printf_i>
 80101e0:	e7e3      	b.n	80101aa <_vfiprintf_r+0x1ea>
 80101e2:	46c0      	nop			@ (mov r8, r8)
 80101e4:	080110a4 	.word	0x080110a4
 80101e8:	080110aa 	.word	0x080110aa
 80101ec:	080110ae 	.word	0x080110ae
 80101f0:	0800dbed 	.word	0x0800dbed
 80101f4:	0800ff9d 	.word	0x0800ff9d

080101f8 <__swbuf_r>:
 80101f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80101fa:	0006      	movs	r6, r0
 80101fc:	000d      	movs	r5, r1
 80101fe:	0014      	movs	r4, r2
 8010200:	2800      	cmp	r0, #0
 8010202:	d004      	beq.n	801020e <__swbuf_r+0x16>
 8010204:	6a03      	ldr	r3, [r0, #32]
 8010206:	2b00      	cmp	r3, #0
 8010208:	d101      	bne.n	801020e <__swbuf_r+0x16>
 801020a:	f7fe f939 	bl	800e480 <__sinit>
 801020e:	69a3      	ldr	r3, [r4, #24]
 8010210:	60a3      	str	r3, [r4, #8]
 8010212:	89a3      	ldrh	r3, [r4, #12]
 8010214:	071b      	lsls	r3, r3, #28
 8010216:	d502      	bpl.n	801021e <__swbuf_r+0x26>
 8010218:	6923      	ldr	r3, [r4, #16]
 801021a:	2b00      	cmp	r3, #0
 801021c:	d109      	bne.n	8010232 <__swbuf_r+0x3a>
 801021e:	0021      	movs	r1, r4
 8010220:	0030      	movs	r0, r6
 8010222:	f000 f82b 	bl	801027c <__swsetup_r>
 8010226:	2800      	cmp	r0, #0
 8010228:	d003      	beq.n	8010232 <__swbuf_r+0x3a>
 801022a:	2501      	movs	r5, #1
 801022c:	426d      	negs	r5, r5
 801022e:	0028      	movs	r0, r5
 8010230:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010232:	6923      	ldr	r3, [r4, #16]
 8010234:	6820      	ldr	r0, [r4, #0]
 8010236:	b2ef      	uxtb	r7, r5
 8010238:	1ac0      	subs	r0, r0, r3
 801023a:	6963      	ldr	r3, [r4, #20]
 801023c:	b2ed      	uxtb	r5, r5
 801023e:	4283      	cmp	r3, r0
 8010240:	dc05      	bgt.n	801024e <__swbuf_r+0x56>
 8010242:	0021      	movs	r1, r4
 8010244:	0030      	movs	r0, r6
 8010246:	f7ff fdcb 	bl	800fde0 <_fflush_r>
 801024a:	2800      	cmp	r0, #0
 801024c:	d1ed      	bne.n	801022a <__swbuf_r+0x32>
 801024e:	68a3      	ldr	r3, [r4, #8]
 8010250:	3001      	adds	r0, #1
 8010252:	3b01      	subs	r3, #1
 8010254:	60a3      	str	r3, [r4, #8]
 8010256:	6823      	ldr	r3, [r4, #0]
 8010258:	1c5a      	adds	r2, r3, #1
 801025a:	6022      	str	r2, [r4, #0]
 801025c:	701f      	strb	r7, [r3, #0]
 801025e:	6963      	ldr	r3, [r4, #20]
 8010260:	4283      	cmp	r3, r0
 8010262:	d004      	beq.n	801026e <__swbuf_r+0x76>
 8010264:	89a3      	ldrh	r3, [r4, #12]
 8010266:	07db      	lsls	r3, r3, #31
 8010268:	d5e1      	bpl.n	801022e <__swbuf_r+0x36>
 801026a:	2d0a      	cmp	r5, #10
 801026c:	d1df      	bne.n	801022e <__swbuf_r+0x36>
 801026e:	0021      	movs	r1, r4
 8010270:	0030      	movs	r0, r6
 8010272:	f7ff fdb5 	bl	800fde0 <_fflush_r>
 8010276:	2800      	cmp	r0, #0
 8010278:	d0d9      	beq.n	801022e <__swbuf_r+0x36>
 801027a:	e7d6      	b.n	801022a <__swbuf_r+0x32>

0801027c <__swsetup_r>:
 801027c:	4b2d      	ldr	r3, [pc, #180]	@ (8010334 <__swsetup_r+0xb8>)
 801027e:	b570      	push	{r4, r5, r6, lr}
 8010280:	0005      	movs	r5, r0
 8010282:	6818      	ldr	r0, [r3, #0]
 8010284:	000c      	movs	r4, r1
 8010286:	2800      	cmp	r0, #0
 8010288:	d004      	beq.n	8010294 <__swsetup_r+0x18>
 801028a:	6a03      	ldr	r3, [r0, #32]
 801028c:	2b00      	cmp	r3, #0
 801028e:	d101      	bne.n	8010294 <__swsetup_r+0x18>
 8010290:	f7fe f8f6 	bl	800e480 <__sinit>
 8010294:	220c      	movs	r2, #12
 8010296:	5ea3      	ldrsh	r3, [r4, r2]
 8010298:	071a      	lsls	r2, r3, #28
 801029a:	d423      	bmi.n	80102e4 <__swsetup_r+0x68>
 801029c:	06da      	lsls	r2, r3, #27
 801029e:	d407      	bmi.n	80102b0 <__swsetup_r+0x34>
 80102a0:	2209      	movs	r2, #9
 80102a2:	602a      	str	r2, [r5, #0]
 80102a4:	2240      	movs	r2, #64	@ 0x40
 80102a6:	2001      	movs	r0, #1
 80102a8:	4313      	orrs	r3, r2
 80102aa:	81a3      	strh	r3, [r4, #12]
 80102ac:	4240      	negs	r0, r0
 80102ae:	e03a      	b.n	8010326 <__swsetup_r+0xaa>
 80102b0:	075b      	lsls	r3, r3, #29
 80102b2:	d513      	bpl.n	80102dc <__swsetup_r+0x60>
 80102b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80102b6:	2900      	cmp	r1, #0
 80102b8:	d008      	beq.n	80102cc <__swsetup_r+0x50>
 80102ba:	0023      	movs	r3, r4
 80102bc:	3344      	adds	r3, #68	@ 0x44
 80102be:	4299      	cmp	r1, r3
 80102c0:	d002      	beq.n	80102c8 <__swsetup_r+0x4c>
 80102c2:	0028      	movs	r0, r5
 80102c4:	f7ff f864 	bl	800f390 <_free_r>
 80102c8:	2300      	movs	r3, #0
 80102ca:	6363      	str	r3, [r4, #52]	@ 0x34
 80102cc:	2224      	movs	r2, #36	@ 0x24
 80102ce:	89a3      	ldrh	r3, [r4, #12]
 80102d0:	4393      	bics	r3, r2
 80102d2:	81a3      	strh	r3, [r4, #12]
 80102d4:	2300      	movs	r3, #0
 80102d6:	6063      	str	r3, [r4, #4]
 80102d8:	6923      	ldr	r3, [r4, #16]
 80102da:	6023      	str	r3, [r4, #0]
 80102dc:	2308      	movs	r3, #8
 80102de:	89a2      	ldrh	r2, [r4, #12]
 80102e0:	4313      	orrs	r3, r2
 80102e2:	81a3      	strh	r3, [r4, #12]
 80102e4:	6923      	ldr	r3, [r4, #16]
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	d10b      	bne.n	8010302 <__swsetup_r+0x86>
 80102ea:	21a0      	movs	r1, #160	@ 0xa0
 80102ec:	2280      	movs	r2, #128	@ 0x80
 80102ee:	89a3      	ldrh	r3, [r4, #12]
 80102f0:	0089      	lsls	r1, r1, #2
 80102f2:	0092      	lsls	r2, r2, #2
 80102f4:	400b      	ands	r3, r1
 80102f6:	4293      	cmp	r3, r2
 80102f8:	d003      	beq.n	8010302 <__swsetup_r+0x86>
 80102fa:	0021      	movs	r1, r4
 80102fc:	0028      	movs	r0, r5
 80102fe:	f000 f88f 	bl	8010420 <__smakebuf_r>
 8010302:	220c      	movs	r2, #12
 8010304:	5ea3      	ldrsh	r3, [r4, r2]
 8010306:	2101      	movs	r1, #1
 8010308:	001a      	movs	r2, r3
 801030a:	400a      	ands	r2, r1
 801030c:	420b      	tst	r3, r1
 801030e:	d00b      	beq.n	8010328 <__swsetup_r+0xac>
 8010310:	2200      	movs	r2, #0
 8010312:	60a2      	str	r2, [r4, #8]
 8010314:	6962      	ldr	r2, [r4, #20]
 8010316:	4252      	negs	r2, r2
 8010318:	61a2      	str	r2, [r4, #24]
 801031a:	2000      	movs	r0, #0
 801031c:	6922      	ldr	r2, [r4, #16]
 801031e:	4282      	cmp	r2, r0
 8010320:	d101      	bne.n	8010326 <__swsetup_r+0xaa>
 8010322:	061a      	lsls	r2, r3, #24
 8010324:	d4be      	bmi.n	80102a4 <__swsetup_r+0x28>
 8010326:	bd70      	pop	{r4, r5, r6, pc}
 8010328:	0799      	lsls	r1, r3, #30
 801032a:	d400      	bmi.n	801032e <__swsetup_r+0xb2>
 801032c:	6962      	ldr	r2, [r4, #20]
 801032e:	60a2      	str	r2, [r4, #8]
 8010330:	e7f3      	b.n	801031a <__swsetup_r+0x9e>
 8010332:	46c0      	nop			@ (mov r8, r8)
 8010334:	200001a4 	.word	0x200001a4

08010338 <_raise_r>:
 8010338:	b570      	push	{r4, r5, r6, lr}
 801033a:	0004      	movs	r4, r0
 801033c:	000d      	movs	r5, r1
 801033e:	291f      	cmp	r1, #31
 8010340:	d904      	bls.n	801034c <_raise_r+0x14>
 8010342:	2316      	movs	r3, #22
 8010344:	6003      	str	r3, [r0, #0]
 8010346:	2001      	movs	r0, #1
 8010348:	4240      	negs	r0, r0
 801034a:	bd70      	pop	{r4, r5, r6, pc}
 801034c:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 801034e:	2b00      	cmp	r3, #0
 8010350:	d004      	beq.n	801035c <_raise_r+0x24>
 8010352:	008a      	lsls	r2, r1, #2
 8010354:	189b      	adds	r3, r3, r2
 8010356:	681a      	ldr	r2, [r3, #0]
 8010358:	2a00      	cmp	r2, #0
 801035a:	d108      	bne.n	801036e <_raise_r+0x36>
 801035c:	0020      	movs	r0, r4
 801035e:	f000 f831 	bl	80103c4 <_getpid_r>
 8010362:	002a      	movs	r2, r5
 8010364:	0001      	movs	r1, r0
 8010366:	0020      	movs	r0, r4
 8010368:	f000 f81a 	bl	80103a0 <_kill_r>
 801036c:	e7ed      	b.n	801034a <_raise_r+0x12>
 801036e:	2a01      	cmp	r2, #1
 8010370:	d009      	beq.n	8010386 <_raise_r+0x4e>
 8010372:	1c51      	adds	r1, r2, #1
 8010374:	d103      	bne.n	801037e <_raise_r+0x46>
 8010376:	2316      	movs	r3, #22
 8010378:	6003      	str	r3, [r0, #0]
 801037a:	2001      	movs	r0, #1
 801037c:	e7e5      	b.n	801034a <_raise_r+0x12>
 801037e:	2100      	movs	r1, #0
 8010380:	0028      	movs	r0, r5
 8010382:	6019      	str	r1, [r3, #0]
 8010384:	4790      	blx	r2
 8010386:	2000      	movs	r0, #0
 8010388:	e7df      	b.n	801034a <_raise_r+0x12>
	...

0801038c <raise>:
 801038c:	b510      	push	{r4, lr}
 801038e:	4b03      	ldr	r3, [pc, #12]	@ (801039c <raise+0x10>)
 8010390:	0001      	movs	r1, r0
 8010392:	6818      	ldr	r0, [r3, #0]
 8010394:	f7ff ffd0 	bl	8010338 <_raise_r>
 8010398:	bd10      	pop	{r4, pc}
 801039a:	46c0      	nop			@ (mov r8, r8)
 801039c:	200001a4 	.word	0x200001a4

080103a0 <_kill_r>:
 80103a0:	2300      	movs	r3, #0
 80103a2:	b570      	push	{r4, r5, r6, lr}
 80103a4:	4d06      	ldr	r5, [pc, #24]	@ (80103c0 <_kill_r+0x20>)
 80103a6:	0004      	movs	r4, r0
 80103a8:	0008      	movs	r0, r1
 80103aa:	0011      	movs	r1, r2
 80103ac:	602b      	str	r3, [r5, #0]
 80103ae:	f7f2 ff97 	bl	80032e0 <_kill>
 80103b2:	1c43      	adds	r3, r0, #1
 80103b4:	d103      	bne.n	80103be <_kill_r+0x1e>
 80103b6:	682b      	ldr	r3, [r5, #0]
 80103b8:	2b00      	cmp	r3, #0
 80103ba:	d000      	beq.n	80103be <_kill_r+0x1e>
 80103bc:	6023      	str	r3, [r4, #0]
 80103be:	bd70      	pop	{r4, r5, r6, pc}
 80103c0:	20000fcc 	.word	0x20000fcc

080103c4 <_getpid_r>:
 80103c4:	b510      	push	{r4, lr}
 80103c6:	f7f2 ff85 	bl	80032d4 <_getpid>
 80103ca:	bd10      	pop	{r4, pc}

080103cc <__swhatbuf_r>:
 80103cc:	b570      	push	{r4, r5, r6, lr}
 80103ce:	000e      	movs	r6, r1
 80103d0:	001d      	movs	r5, r3
 80103d2:	230e      	movs	r3, #14
 80103d4:	5ec9      	ldrsh	r1, [r1, r3]
 80103d6:	0014      	movs	r4, r2
 80103d8:	b096      	sub	sp, #88	@ 0x58
 80103da:	2900      	cmp	r1, #0
 80103dc:	da0c      	bge.n	80103f8 <__swhatbuf_r+0x2c>
 80103de:	89b2      	ldrh	r2, [r6, #12]
 80103e0:	2380      	movs	r3, #128	@ 0x80
 80103e2:	0011      	movs	r1, r2
 80103e4:	4019      	ands	r1, r3
 80103e6:	421a      	tst	r2, r3
 80103e8:	d114      	bne.n	8010414 <__swhatbuf_r+0x48>
 80103ea:	2380      	movs	r3, #128	@ 0x80
 80103ec:	00db      	lsls	r3, r3, #3
 80103ee:	2000      	movs	r0, #0
 80103f0:	6029      	str	r1, [r5, #0]
 80103f2:	6023      	str	r3, [r4, #0]
 80103f4:	b016      	add	sp, #88	@ 0x58
 80103f6:	bd70      	pop	{r4, r5, r6, pc}
 80103f8:	466a      	mov	r2, sp
 80103fa:	f000 f853 	bl	80104a4 <_fstat_r>
 80103fe:	2800      	cmp	r0, #0
 8010400:	dbed      	blt.n	80103de <__swhatbuf_r+0x12>
 8010402:	23f0      	movs	r3, #240	@ 0xf0
 8010404:	9901      	ldr	r1, [sp, #4]
 8010406:	021b      	lsls	r3, r3, #8
 8010408:	4019      	ands	r1, r3
 801040a:	4b04      	ldr	r3, [pc, #16]	@ (801041c <__swhatbuf_r+0x50>)
 801040c:	18c9      	adds	r1, r1, r3
 801040e:	424b      	negs	r3, r1
 8010410:	4159      	adcs	r1, r3
 8010412:	e7ea      	b.n	80103ea <__swhatbuf_r+0x1e>
 8010414:	2100      	movs	r1, #0
 8010416:	2340      	movs	r3, #64	@ 0x40
 8010418:	e7e9      	b.n	80103ee <__swhatbuf_r+0x22>
 801041a:	46c0      	nop			@ (mov r8, r8)
 801041c:	ffffe000 	.word	0xffffe000

08010420 <__smakebuf_r>:
 8010420:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010422:	2602      	movs	r6, #2
 8010424:	898b      	ldrh	r3, [r1, #12]
 8010426:	0005      	movs	r5, r0
 8010428:	000c      	movs	r4, r1
 801042a:	b085      	sub	sp, #20
 801042c:	4233      	tst	r3, r6
 801042e:	d007      	beq.n	8010440 <__smakebuf_r+0x20>
 8010430:	0023      	movs	r3, r4
 8010432:	3347      	adds	r3, #71	@ 0x47
 8010434:	6023      	str	r3, [r4, #0]
 8010436:	6123      	str	r3, [r4, #16]
 8010438:	2301      	movs	r3, #1
 801043a:	6163      	str	r3, [r4, #20]
 801043c:	b005      	add	sp, #20
 801043e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010440:	ab03      	add	r3, sp, #12
 8010442:	aa02      	add	r2, sp, #8
 8010444:	f7ff ffc2 	bl	80103cc <__swhatbuf_r>
 8010448:	9f02      	ldr	r7, [sp, #8]
 801044a:	9001      	str	r0, [sp, #4]
 801044c:	0039      	movs	r1, r7
 801044e:	0028      	movs	r0, r5
 8010450:	f7ff f814 	bl	800f47c <_malloc_r>
 8010454:	2800      	cmp	r0, #0
 8010456:	d108      	bne.n	801046a <__smakebuf_r+0x4a>
 8010458:	220c      	movs	r2, #12
 801045a:	5ea3      	ldrsh	r3, [r4, r2]
 801045c:	059a      	lsls	r2, r3, #22
 801045e:	d4ed      	bmi.n	801043c <__smakebuf_r+0x1c>
 8010460:	2203      	movs	r2, #3
 8010462:	4393      	bics	r3, r2
 8010464:	431e      	orrs	r6, r3
 8010466:	81a6      	strh	r6, [r4, #12]
 8010468:	e7e2      	b.n	8010430 <__smakebuf_r+0x10>
 801046a:	2380      	movs	r3, #128	@ 0x80
 801046c:	89a2      	ldrh	r2, [r4, #12]
 801046e:	6020      	str	r0, [r4, #0]
 8010470:	4313      	orrs	r3, r2
 8010472:	81a3      	strh	r3, [r4, #12]
 8010474:	9b03      	ldr	r3, [sp, #12]
 8010476:	6120      	str	r0, [r4, #16]
 8010478:	6167      	str	r7, [r4, #20]
 801047a:	2b00      	cmp	r3, #0
 801047c:	d00c      	beq.n	8010498 <__smakebuf_r+0x78>
 801047e:	0028      	movs	r0, r5
 8010480:	230e      	movs	r3, #14
 8010482:	5ee1      	ldrsh	r1, [r4, r3]
 8010484:	f000 f820 	bl	80104c8 <_isatty_r>
 8010488:	2800      	cmp	r0, #0
 801048a:	d005      	beq.n	8010498 <__smakebuf_r+0x78>
 801048c:	2303      	movs	r3, #3
 801048e:	89a2      	ldrh	r2, [r4, #12]
 8010490:	439a      	bics	r2, r3
 8010492:	3b02      	subs	r3, #2
 8010494:	4313      	orrs	r3, r2
 8010496:	81a3      	strh	r3, [r4, #12]
 8010498:	89a3      	ldrh	r3, [r4, #12]
 801049a:	9a01      	ldr	r2, [sp, #4]
 801049c:	4313      	orrs	r3, r2
 801049e:	81a3      	strh	r3, [r4, #12]
 80104a0:	e7cc      	b.n	801043c <__smakebuf_r+0x1c>
	...

080104a4 <_fstat_r>:
 80104a4:	2300      	movs	r3, #0
 80104a6:	b570      	push	{r4, r5, r6, lr}
 80104a8:	4d06      	ldr	r5, [pc, #24]	@ (80104c4 <_fstat_r+0x20>)
 80104aa:	0004      	movs	r4, r0
 80104ac:	0008      	movs	r0, r1
 80104ae:	0011      	movs	r1, r2
 80104b0:	602b      	str	r3, [r5, #0]
 80104b2:	f7f2 ff75 	bl	80033a0 <_fstat>
 80104b6:	1c43      	adds	r3, r0, #1
 80104b8:	d103      	bne.n	80104c2 <_fstat_r+0x1e>
 80104ba:	682b      	ldr	r3, [r5, #0]
 80104bc:	2b00      	cmp	r3, #0
 80104be:	d000      	beq.n	80104c2 <_fstat_r+0x1e>
 80104c0:	6023      	str	r3, [r4, #0]
 80104c2:	bd70      	pop	{r4, r5, r6, pc}
 80104c4:	20000fcc 	.word	0x20000fcc

080104c8 <_isatty_r>:
 80104c8:	2300      	movs	r3, #0
 80104ca:	b570      	push	{r4, r5, r6, lr}
 80104cc:	4d06      	ldr	r5, [pc, #24]	@ (80104e8 <_isatty_r+0x20>)
 80104ce:	0004      	movs	r4, r0
 80104d0:	0008      	movs	r0, r1
 80104d2:	602b      	str	r3, [r5, #0]
 80104d4:	f7f2 ff72 	bl	80033bc <_isatty>
 80104d8:	1c43      	adds	r3, r0, #1
 80104da:	d103      	bne.n	80104e4 <_isatty_r+0x1c>
 80104dc:	682b      	ldr	r3, [r5, #0]
 80104de:	2b00      	cmp	r3, #0
 80104e0:	d000      	beq.n	80104e4 <_isatty_r+0x1c>
 80104e2:	6023      	str	r3, [r4, #0]
 80104e4:	bd70      	pop	{r4, r5, r6, pc}
 80104e6:	46c0      	nop			@ (mov r8, r8)
 80104e8:	20000fcc 	.word	0x20000fcc

080104ec <_init>:
 80104ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80104ee:	46c0      	nop			@ (mov r8, r8)
 80104f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80104f2:	bc08      	pop	{r3}
 80104f4:	469e      	mov	lr, r3
 80104f6:	4770      	bx	lr

080104f8 <_fini>:
 80104f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80104fa:	46c0      	nop			@ (mov r8, r8)
 80104fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80104fe:	bc08      	pop	{r3}
 8010500:	469e      	mov	lr, r3
 8010502:	4770      	bx	lr
