--IP Functional Simulation Model
--VERSION_BEGIN 13.0 cbx_mgl 2013:04:24:18:11:10:SJ cbx_simgen 2013:04:24:18:08:47:SJ  VERSION_END


-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- You may only use these simulation model output files for simulation
-- purposes and expressly not for synthesis or any other purposes (in which
-- event Altera disclaims all warranties of any kind).


--synopsys translate_off

--synthesis_resources = lut 776 mux21 689 
 LIBRARY ieee;
 USE ieee.std_logic_1164.all;

 ENTITY  final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo IS 
	 PORT 
	 ( 
		 clk	:	IN  STD_LOGIC;
		 in_data	:	IN  STD_LOGIC_VECTOR (93 DOWNTO 0);
		 in_endofpacket	:	IN  STD_LOGIC;
		 in_ready	:	OUT  STD_LOGIC;
		 in_startofpacket	:	IN  STD_LOGIC;
		 in_valid	:	IN  STD_LOGIC;
		 out_data	:	OUT  STD_LOGIC_VECTOR (93 DOWNTO 0);
		 out_endofpacket	:	OUT  STD_LOGIC;
		 out_ready	:	IN  STD_LOGIC;
		 out_startofpacket	:	OUT  STD_LOGIC;
		 out_valid	:	OUT  STD_LOGIC;
		 reset	:	IN  STD_LOGIC
	 ); 
 END final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo;

 ARCHITECTURE RTL OF final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo IS

	 ATTRIBUTE synthesis_clearbox : natural;
	 ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_0_1264q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_10_1060q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_11_1059q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_12_1058q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_13_1057q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_14_1056q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_15_1055q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_16_1054q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_17_1053q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_18_1052q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_19_1051q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_1_1069q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_20_1050q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_21_1049q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_22_1048q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_23_1047q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_24_1046q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_25_1045q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_26_1044q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_27_1043q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_28_1042q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_29_1041q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_2_1068q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_30_1040q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_31_1039q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_32_1038q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_33_1037q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_34_1036q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_35_1035q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_36_1034q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_37_1033q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_38_1032q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_39_1031q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_3_1067q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_40_1030q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_41_1029q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_42_1028q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_43_1027q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_44_1026q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_45_1025q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_46_1024q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_47_1023q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_48_1022q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_49_1021q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_4_1066q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_50_1020q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_51_1019q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_52_1018q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_53_1017q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_54_1016q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_55_1015q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_56_1014q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_57_1013q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_58_1012q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_59_1011q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_5_1065q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_60_1010q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_61_1009q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_62_1008q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_63_1007q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_64_1006q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_65_1005q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_66_1004q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_67_1003q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_68_1002q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_69_1001q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_6_1064q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_70_1000q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_71_999q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_72_998q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_73_997q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_74_996q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_75_995q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_76_994q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_77_993q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_78_992q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_79_991q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_7_1063q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_80_990q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_81_989q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_82_988q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_83_987q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_84_986q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_85_985q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_86_984q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_87_983q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_88_982q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_89_981q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_8_1062q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_90_980q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_91_979q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_92_978q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_93_977q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_94_976q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_95_975q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_9_1061q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_2343q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2_2347q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_3_2351q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_4_2355q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_5_2359q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_6_2398q	:	STD_LOGIC := '0';
	 SIGNAL  wire_nii_w99w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nii_w196w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nii_w198w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nii_w200w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nii_w202w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nii_w204w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_0_2332q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_10_2315q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_11_2314q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_12_2313q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_13_2312q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_14_2311q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_15_2310q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_16_2309q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_17_2308q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_18_2307q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_19_2306q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_1_2324q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_20_2305q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_21_2304q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_22_2303q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_23_2302q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_24_2301q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_25_2300q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_26_2299q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_27_2298q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_28_2297q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_29_2296q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_2_2323q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_30_2295q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_31_2294q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_32_2293q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_33_2292q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_34_2291q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_35_2290q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_36_2289q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_37_2288q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_38_2287q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_39_2286q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_3_2322q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_40_2285q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_41_2284q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_42_2283q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_43_2282q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_44_2281q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_45_2280q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_46_2279q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_47_2278q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_48_2277q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_49_2276q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_4_2321q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_50_2275q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_51_2274q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_52_2273q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_53_2272q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_54_2271q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_55_2270q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_56_2269q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_57_2268q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_58_2267q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_59_2266q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_5_2320q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_60_2265q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_61_2264q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_62_2263q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_63_2262q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_64_2261q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_65_2260q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_66_2259q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_67_2258q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_68_2257q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_69_2256q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_6_2319q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_70_2255q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_71_2254q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_72_2253q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_73_2252q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_74_2251q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_75_2250q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_76_2249q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_77_2248q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_78_2247q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_79_2246q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_7_2318q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_80_2245q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_81_2244q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_82_2243q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_83_2242q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_84_2241q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_85_2240q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_86_2239q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_87_2238q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_88_2237q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_89_2236q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_8_2317q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_90_2235q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_91_2234q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_92_2233q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_93_2232q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_94_2231q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_95_2230q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_9_2316q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_2335q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_7_2339q	:	STD_LOGIC := '0';
	 SIGNAL  wire_nil_w97w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nil_w1w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_0_2229q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_10_2219q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_11_2218q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_12_2217q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_13_2216q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_14_2215q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_15_2214q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_16_2213q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_17_2212q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_18_2211q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_19_2210q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_1_2228q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_20_2209q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_21_2208q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_22_2207q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_23_2206q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_24_2205q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_25_2204q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_26_2203q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_27_2202q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_28_2201q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_29_2200q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_2_2227q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_30_2199q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_31_2198q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_32_2197q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_33_2196q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_34_2195q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_35_2194q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_36_2193q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_37_2192q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_38_2191q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_39_2190q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_3_2226q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_40_2189q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_41_2188q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_42_2187q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_43_2186q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_44_2185q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_45_2184q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_46_2183q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_47_2182q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_48_2181q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_49_2180q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_4_2225q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_50_2179q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_51_2178q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_52_2177q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_53_2176q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_54_2175q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_55_2174q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_56_2173q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_57_2172q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_58_2171q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_59_2170q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_5_2224q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_60_2169q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_61_2168q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_62_2167q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_63_2166q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_64_2165q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_65_2164q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_66_2163q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_67_2162q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_68_2161q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_69_2160q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_6_2223q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_70_2159q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_71_2158q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_72_2157q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_73_2156q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_74_2155q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_75_2154q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_76_2153q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_77_2152q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_78_2151q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_79_2150q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_7_2222q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_80_2149q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_81_2148q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_82_2147q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_83_2146q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_84_2145q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_85_2144q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_86_2143q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_87_2142q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_88_2141q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_89_2140q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_8_2221q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_90_2139q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_91_2138q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_92_2137q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_93_2136q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_94_2135q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_95_2134q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_9_2220q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_0_974q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_10_770q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_11_769q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_12_768q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_13_767q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_14_766q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_15_765q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_16_764q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_17_763q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_18_762q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_19_761q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_1_779q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_20_760q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_21_759q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_22_758q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_23_757q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_24_756q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_25_755q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_26_754q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_27_753q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_28_752q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_29_751q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_2_778q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_30_750q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_31_749q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_32_748q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_33_747q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_34_746q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_35_745q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_36_744q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_37_743q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_38_742q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_39_741q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_3_777q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_40_740q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_41_739q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_42_738q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_43_737q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_44_736q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_45_735q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_46_734q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_47_733q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_48_732q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_49_731q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_4_776q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_50_730q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_51_729q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_52_728q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_53_727q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_54_726q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_55_725q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_56_724q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_57_723q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_58_722q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_59_721q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_5_775q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_60_720q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_61_719q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_62_718q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_63_717q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_64_716q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_65_715q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_66_714q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_67_713q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_68_712q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_69_711q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_6_774q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_70_710q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_71_709q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_72_708q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_73_707q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_74_706q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_75_705q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_76_704q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_77_703q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_78_702q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_79_701q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_7_773q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_80_700q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_81_699q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_82_698q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_83_697q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_84_696q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_85_695q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_86_694q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_87_693q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_88_692q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_89_691q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_8_772q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_90_690q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_91_689q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_92_688q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_93_687q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_94_686q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_95_685q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_9_771q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_0_2133q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_10_1930q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_11_1929q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_12_1928q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_13_1927q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_14_1926q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_15_1925q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_16_1924q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_17_1923q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_18_1922q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_19_1921q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_1_1939q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_20_1920q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_21_1919q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_22_1918q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_23_1917q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_24_1916q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_25_1915q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_26_1914q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_27_1913q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_28_1912q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_29_1911q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_2_1938q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_30_1910q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_31_1909q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_32_1908q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_33_1907q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_34_1906q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_35_1905q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_36_1904q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_37_1903q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_38_1902q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_39_1901q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_3_1937q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_40_1900q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_41_1899q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_42_1898q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_43_1897q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_44_1896q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_45_1895q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_46_1894q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_47_1893q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_48_1892q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_49_1891q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_4_1936q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_50_1890q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_51_1889q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_52_1888q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_53_1887q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_54_1886q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_55_1885q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_56_1884q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_57_1883q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_58_1882q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_59_1881q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_5_1935q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_60_1880q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_61_1879q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_62_1878q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_63_1877q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_64_1876q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_65_1875q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_66_1874q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_67_1873q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_68_1872q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_69_1871q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_6_1934q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_70_1870q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_71_1869q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_72_1868q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_73_1867q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_74_1866q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_75_1865q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_76_1864q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_77_1863q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_78_1862q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_79_1861q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_7_1933q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_80_1860q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_81_1859q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_82_1858q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_83_1857q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_84_1856q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_85_1855q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_86_1854q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_87_1853q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_88_1852q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_89_1851q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_8_1932q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_90_1850q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_91_1849q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_92_1848q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_93_1847q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_94_1846q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_95_1845q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_9_1931q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_0_1844q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_10_1640q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_11_1639q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_12_1638q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_13_1637q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_14_1636q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_15_1635q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_16_1634q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_17_1633q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_18_1632q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_19_1631q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_1_1649q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_20_1630q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_21_1629q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_22_1628q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_23_1627q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_24_1626q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_25_1625q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_26_1624q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_27_1623q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_28_1622q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_29_1621q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_2_1648q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_30_1620q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_31_1619q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_32_1618q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_33_1617q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_34_1616q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_35_1615q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_36_1614q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_37_1613q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_38_1612q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_39_1611q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_3_1647q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_40_1610q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_41_1609q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_42_1608q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_43_1607q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_44_1606q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_45_1605q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_46_1604q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_47_1603q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_48_1602q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_49_1601q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_4_1646q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_50_1600q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_51_1599q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_52_1598q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_53_1597q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_54_1596q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_55_1595q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_56_1594q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_57_1593q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_58_1592q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_59_1591q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_5_1645q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_60_1590q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_61_1589q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_62_1588q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_63_1587q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_64_1586q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_65_1585q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_66_1584q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_67_1583q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_68_1582q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_69_1581q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_6_1644q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_70_1580q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_71_1579q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_72_1578q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_73_1577q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_74_1576q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_75_1575q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_76_1574q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_77_1573q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_78_1572q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_79_1571q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_7_1643q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_80_1570q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_81_1569q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_82_1568q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_83_1567q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_84_1566q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_85_1565q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_86_1564q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_87_1563q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_88_1562q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_89_1561q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_8_1642q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_90_1560q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_91_1559q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_92_1558q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_93_1557q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_94_1556q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_95_1555q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_9_1641q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_0_1554q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_10_1350q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_11_1349q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_12_1348q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_13_1347q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_14_1346q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_15_1345q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_16_1344q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_17_1343q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_18_1342q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_19_1341q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_1_1359q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_20_1340q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_21_1339q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_22_1338q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_23_1337q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_24_1336q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_25_1335q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_26_1334q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_27_1333q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_28_1332q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_29_1331q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_2_1358q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_30_1330q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_31_1329q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_32_1328q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_33_1327q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_34_1326q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_35_1325q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_36_1324q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_37_1323q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_38_1322q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_39_1321q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_3_1357q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_40_1320q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_41_1319q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_42_1318q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_43_1317q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_44_1316q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_45_1315q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_46_1314q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_47_1313q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_48_1312q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_49_1311q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_4_1356q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_50_1310q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_51_1309q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_52_1308q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_53_1307q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_54_1306q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_55_1305q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_56_1304q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_57_1303q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_58_1302q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_59_1301q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_5_1355q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_60_1300q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_61_1299q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_62_1298q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_63_1297q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_64_1296q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_65_1295q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_66_1294q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_67_1293q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_68_1292q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_69_1291q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_6_1354q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_70_1290q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_71_1289q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_72_1288q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_73_1287q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_74_1286q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_75_1285q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_76_1284q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_77_1283q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_78_1282q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_79_1281q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_7_1353q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_80_1280q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_81_1279q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_82_1278q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_83_1277q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_84_1276q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_85_1275q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_86_1274q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_87_1273q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_88_1272q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_89_1271q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_8_1352q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_90_1270q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_91_1269q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_92_1268q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_93_1267q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_94_1266q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_95_1265q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_9_1351q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_0_684q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_10_480q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_11_479q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_12_478q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_13_477q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_14_476q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_15_475q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_16_474q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_17_473q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_18_472q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_19_471q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_1_489q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_20_470q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_21_469q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_22_468q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_23_467q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_24_466q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_25_465q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_26_464q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_27_463q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_28_462q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_29_461q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_2_488q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_30_460q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_31_459q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_32_458q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_33_457q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_34_456q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_35_455q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_36_454q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_37_453q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_38_452q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_39_451q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_3_487q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_40_450q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_41_449q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_42_448q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_43_447q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_44_446q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_45_445q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_46_444q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_47_443q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_48_442q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_49_441q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_4_486q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_50_440q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_51_439q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_52_438q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_53_437q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_54_436q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_55_435q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_56_434q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_57_433q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_58_432q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_59_431q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_5_485q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_60_430q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_61_429q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_62_428q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_63_427q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_64_426q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_65_425q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_66_424q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_67_423q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_68_422q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_69_421q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_6_484q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_70_420q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_71_419q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_72_418q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_73_417q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_74_416q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_75_415q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_76_414q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_77_413q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_78_412q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_79_411q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_7_483q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_80_410q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_81_409q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_82_408q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_83_407q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_84_406q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_85_405q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_86_404q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_87_403q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_88_402q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_89_401q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_8_482q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_90_400q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_91_399q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_92_398q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_93_397q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_94_396q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_95_395q	:	STD_LOGIC := '0';
	 SIGNAL	final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_9_481q	:	STD_LOGIC := '0';
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1072m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1073m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1074m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1075m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1076m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1077m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1078m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1079m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1080m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1081m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1082m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1083m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1084m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1085m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1086m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1087m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1088m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1089m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1090m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1091m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1092m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1093m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1094m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1095m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1096m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1097m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1098m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1099m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1100m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1101m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1102m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1103m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1104m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1105m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1106m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1107m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1108m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1109m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1110m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1111m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1112m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1113m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1114m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1115m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1116m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1117m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1118m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1119m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1120m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1121m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1122m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1123m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1124m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1125m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1126m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1127m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1128m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1129m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1130m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1131m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1132m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1133m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1134m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1135m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1136m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1137m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1138m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1139m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1140m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1141m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1142m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1143m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1144m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1145m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1146m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1147m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1148m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1149m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1150m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1151m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1152m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1153m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1154m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1155m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1156m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1157m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1158m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1159m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1160m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1161m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1162m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1163m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1164m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1165m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1166m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1167m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1362m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1363m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1364m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1365m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1366m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1367m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1368m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1369m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1370m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1371m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1372m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1373m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1374m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1375m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1376m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1377m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1378m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1379m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1380m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1381m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1382m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1383m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1384m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1385m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1386m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1387m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1388m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1389m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1390m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1391m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1392m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1393m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1394m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1395m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1396m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1397m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1398m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1399m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1400m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1401m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1402m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1403m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1404m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1405m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1406m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1407m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1408m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1409m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1410m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1411m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1412m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1413m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1414m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1415m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1416m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1417m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1418m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1419m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1420m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1421m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1422m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1423m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1424m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1425m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1426m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1427m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1428m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1429m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1430m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1431m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1432m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1433m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1434m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1435m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1436m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1437m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1438m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1439m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1440m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1441m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1442m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1443m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1444m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1445m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1446m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1447m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1448m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1449m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1450m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1451m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1452m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1453m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1454m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1455m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1456m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1457m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1652m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1653m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1654m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1655m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1656m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1657m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1658m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1659m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1660m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1661m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1662m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1663m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1664m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1665m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1666m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1667m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1668m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1669m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1670m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1671m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1672m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1673m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1674m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1675m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1676m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1677m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1678m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1679m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1680m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1681m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1682m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1683m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1684m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1685m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1686m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1687m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1688m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1689m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1690m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1691m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1692m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1693m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1694m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1695m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1696m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1697m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1698m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1699m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1700m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1701m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1702m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1703m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1704m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1705m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1706m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1707m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1708m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1709m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1710m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1711m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1712m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1713m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1714m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1715m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1716m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1717m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1718m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1719m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1720m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1721m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1722m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1723m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1724m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1725m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1726m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1727m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1728m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1729m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1730m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1731m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1732m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1733m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1734m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1735m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1736m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1737m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1738m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1739m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1740m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1741m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1742m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1743m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1744m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1745m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1746m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1747m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1941m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1942m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1943m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1944m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1945m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1946m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1947m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1948m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1949m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1950m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1951m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1952m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1953m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1954m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1955m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1956m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1957m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1958m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1959m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1960m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1961m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1962m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1963m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1964m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1965m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1966m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1967m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1968m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1969m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1970m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1971m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1972m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1973m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1974m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1975m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1976m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1977m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1978m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1979m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1980m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1981m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1982m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1983m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1984m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1985m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1986m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1987m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1988m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1989m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1990m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1991m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1992m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1993m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1994m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1995m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1996m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1997m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1998m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1999m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2000m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2001m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2002m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2003m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2004m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2005m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2006m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2007m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2008m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2009m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2010m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2011m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2012m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2013m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2014m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2015m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2016m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2017m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2018m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2019m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2020m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2021m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2022m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2023m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2024m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2025m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2026m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2027m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2028m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2029m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2030m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2031m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2032m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2033m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2034m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2035m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2036m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_203m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_204m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_205m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_206m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_207m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_208m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_209m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_210m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_211m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_212m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_213m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_214m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_215m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_216m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_217m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_218m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_219m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_220m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_221m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_222m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_223m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_224m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_225m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_226m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_227m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_228m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_229m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_230m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_231m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_232m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_233m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_234m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_235m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_236m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_237m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_238m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_239m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_240m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_241m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_242m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_243m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_244m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_245m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_246m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_247m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_248m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_249m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_250m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_251m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_252m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_253m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_254m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_255m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_256m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_257m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_258m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_259m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_260m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_261m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_262m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_263m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_264m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_265m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_266m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_267m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_268m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_269m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_270m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_271m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_272m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_273m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_274m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_275m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_276m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_277m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_278m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_279m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_280m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_281m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_282m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_283m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_284m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_285m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_286m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_287m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_288m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_289m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_290m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_291m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_292m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_293m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_294m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_295m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_296m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_297m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_298m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_492m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_493m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_494m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_495m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_496m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_497m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_498m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_499m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_500m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_501m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_502m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_503m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_504m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_505m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_506m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_507m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_508m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_509m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_510m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_511m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_512m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_513m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_514m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_515m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_516m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_517m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_518m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_519m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_520m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_521m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_522m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_523m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_524m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_525m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_526m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_527m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_528m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_529m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_530m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_531m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_532m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_533m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_534m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_535m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_536m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_537m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_538m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_539m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_540m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_541m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_542m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_543m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_544m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_545m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_546m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_547m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_548m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_549m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_550m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_551m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_552m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_553m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_554m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_555m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_556m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_557m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_558m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_559m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_560m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_561m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_562m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_563m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_564m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_565m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_566m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_567m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_568m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_569m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_570m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_571m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_572m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_573m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_574m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_575m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_576m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_577m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_578m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_579m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_580m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_581m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_582m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_583m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_584m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_585m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_586m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_587m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_782m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_783m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_784m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_785m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_786m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_787m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_788m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_789m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_790m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_791m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_792m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_793m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_794m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_795m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_796m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_797m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_798m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_799m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_800m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_801m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_802m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_803m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_804m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_805m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_806m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_807m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_808m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_809m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_810m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_811m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_812m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_813m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_814m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_815m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_816m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_817m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_818m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_819m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_820m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_821m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_822m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_823m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_824m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_825m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_826m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_827m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_828m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_829m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_830m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_831m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_832m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_833m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_834m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_835m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_836m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_837m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_838m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_839m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_840m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_841m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_842m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_843m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_844m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_845m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_846m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_847m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_848m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_849m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_850m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_851m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_852m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_853m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_854m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_855m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_856m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_857m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_858m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_859m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_860m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_861m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_862m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_863m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_864m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_865m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_866m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_867m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_868m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_869m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_870m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_871m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_872m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_873m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_874m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_875m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_876m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_877m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_2705m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2329m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2330m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2333m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2336m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2337m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2340m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2341m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2344m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2345m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2348m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2349m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2352m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2353m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2356m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2357m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_7_2706m_dataout	:	STD_LOGIC;
	 SIGNAL  wire_w_lg_reset194w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always0_201_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always1_490_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always2_780_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always3_1070_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always4_1360_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always5_1650_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always6_1940_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always8_2328_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_read_2325_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_write_2327_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_vcc :	STD_LOGIC;
 BEGIN

	wire_w_lg_reset194w(0) <= NOT reset;
	in_ready <= wire_nil_w1w(0);
	out_data <= ( final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_93_397q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_92_398q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_91_399q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_90_400q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_89_401q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_88_402q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_87_403q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_86_404q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_85_405q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_84_406q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_83_407q
 & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_82_408q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_81_409q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_80_410q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_79_411q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_78_412q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_77_413q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_76_414q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_75_415q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_74_416q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_73_417q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_72_418q
 & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_71_419q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_70_420q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_69_421q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_68_422q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_67_423q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_66_424q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_65_425q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_64_426q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_63_427q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_62_428q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_61_429q
 & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_60_430q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_59_431q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_58_432q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_57_433q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_56_434q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_55_435q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_54_436q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_53_437q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_52_438q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_51_439q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_50_440q
 & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_49_441q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_48_442q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_47_443q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_46_444q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_45_445q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_44_446q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_43_447q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_42_448q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_41_449q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_40_450q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_39_451q
 & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_38_452q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_37_453q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_36_454q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_35_455q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_34_456q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_33_457q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_32_458q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_31_459q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_30_460q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_29_461q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_28_462q
 & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_27_463q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_26_464q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_25_465q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_24_466q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_23_467q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_22_468q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_21_469q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_20_470q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_19_471q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_18_472q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_17_473q
 & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_16_474q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_15_475q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_14_476q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_13_477q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_12_478q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_11_479q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_10_480q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_9_481q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_8_482q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_7_483q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_6_484q
 & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_5_485q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_4_486q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_3_487q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_2_488q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_1_489q & final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_0_684q);
	out_endofpacket <= final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_94_396q;
	out_startofpacket <= final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_95_395q;
	out_valid <= final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_2335q;
	s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always0_201_dataout <= (s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_read_2325_dataout OR wire_nil_w97w(0));
	s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always1_490_dataout <= (s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_read_2325_dataout OR wire_nii_w99w(0));
	s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always2_780_dataout <= (s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_read_2325_dataout OR wire_nii_w196w(0));
	s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always3_1070_dataout <= (s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_read_2325_dataout OR wire_nii_w198w(0));
	s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always4_1360_dataout <= (s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_read_2325_dataout OR wire_nii_w200w(0));
	s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always5_1650_dataout <= (s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_read_2325_dataout OR wire_nii_w202w(0));
	s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always6_1940_dataout <= (s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_read_2325_dataout OR wire_nii_w204w(0));
	s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always8_2328_dataout <= (s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_read_2325_dataout XOR s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_write_2327_dataout);
	s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_read_2325_dataout <= (final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_2335q AND (out_ready OR wire_nil_w97w(0)));
	s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_write_2327_dataout <= (in_valid AND wire_nil_w1w(0));
	s_wire_vcc <= '1';
	PROCESS (clk, reset)
	BEGIN
		IF (reset = '1') THEN
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_0_1264q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_10_1060q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_11_1059q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_12_1058q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_13_1057q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_14_1056q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_15_1055q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_16_1054q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_17_1053q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_18_1052q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_19_1051q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_1_1069q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_20_1050q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_21_1049q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_22_1048q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_23_1047q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_24_1046q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_25_1045q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_26_1044q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_27_1043q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_28_1042q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_29_1041q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_2_1068q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_30_1040q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_31_1039q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_32_1038q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_33_1037q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_34_1036q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_35_1035q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_36_1034q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_37_1033q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_38_1032q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_39_1031q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_3_1067q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_40_1030q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_41_1029q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_42_1028q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_43_1027q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_44_1026q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_45_1025q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_46_1024q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_47_1023q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_48_1022q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_49_1021q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_4_1066q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_50_1020q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_51_1019q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_52_1018q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_53_1017q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_54_1016q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_55_1015q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_56_1014q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_57_1013q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_58_1012q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_59_1011q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_5_1065q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_60_1010q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_61_1009q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_62_1008q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_63_1007q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_64_1006q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_65_1005q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_66_1004q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_67_1003q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_68_1002q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_69_1001q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_6_1064q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_70_1000q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_71_999q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_72_998q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_73_997q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_74_996q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_75_995q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_76_994q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_77_993q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_78_992q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_79_991q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_7_1063q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_80_990q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_81_989q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_82_988q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_83_987q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_84_986q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_85_985q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_86_984q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_87_983q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_88_982q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_89_981q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_8_1062q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_90_980q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_91_979q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_92_978q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_93_977q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_94_976q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_95_975q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_9_1061q <= '0';
		ELSIF (clk = '1' AND clk'event) THEN
			IF (s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always2_780_dataout = '1') THEN
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_0_1264q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_877m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_10_1060q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_867m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_11_1059q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_866m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_12_1058q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_865m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_13_1057q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_864m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_14_1056q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_863m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_15_1055q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_862m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_16_1054q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_861m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_17_1053q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_860m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_18_1052q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_859m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_19_1051q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_858m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_1_1069q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_876m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_20_1050q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_857m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_21_1049q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_856m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_22_1048q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_855m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_23_1047q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_854m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_24_1046q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_853m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_25_1045q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_852m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_26_1044q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_851m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_27_1043q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_850m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_28_1042q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_849m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_29_1041q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_848m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_2_1068q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_875m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_30_1040q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_847m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_31_1039q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_846m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_32_1038q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_845m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_33_1037q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_844m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_34_1036q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_843m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_35_1035q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_842m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_36_1034q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_841m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_37_1033q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_840m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_38_1032q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_839m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_39_1031q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_838m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_3_1067q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_874m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_40_1030q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_837m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_41_1029q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_836m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_42_1028q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_835m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_43_1027q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_834m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_44_1026q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_833m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_45_1025q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_832m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_46_1024q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_831m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_47_1023q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_830m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_48_1022q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_829m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_49_1021q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_828m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_4_1066q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_873m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_50_1020q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_827m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_51_1019q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_826m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_52_1018q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_825m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_53_1017q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_824m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_54_1016q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_823m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_55_1015q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_822m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_56_1014q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_821m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_57_1013q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_820m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_58_1012q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_819m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_59_1011q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_818m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_5_1065q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_872m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_60_1010q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_817m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_61_1009q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_816m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_62_1008q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_815m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_63_1007q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_814m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_64_1006q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_813m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_65_1005q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_812m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_66_1004q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_811m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_67_1003q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_810m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_68_1002q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_809m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_69_1001q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_808m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_6_1064q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_871m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_70_1000q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_807m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_71_999q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_806m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_72_998q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_805m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_73_997q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_804m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_74_996q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_803m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_75_995q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_802m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_76_994q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_801m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_77_993q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_800m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_78_992q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_799m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_79_991q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_798m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_7_1063q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_870m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_80_990q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_797m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_81_989q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_796m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_82_988q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_795m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_83_987q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_794m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_84_986q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_793m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_85_985q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_792m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_86_984q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_791m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_87_983q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_790m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_88_982q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_789m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_89_981q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_788m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_8_1062q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_869m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_90_980q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_787m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_91_979q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_786m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_92_978q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_785m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_93_977q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_784m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_94_976q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_783m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_95_975q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_782m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_9_1061q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_868m_dataout;
			END IF;
		END IF;
	END PROCESS;
	PROCESS (clk, reset)
	BEGIN
		IF (reset = '1') THEN
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_2343q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2_2347q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_3_2351q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_4_2355q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_5_2359q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_6_2398q <= '0';
		ELSIF (clk = '1' AND clk'event) THEN
			IF (s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always8_2328_dataout = '1') THEN
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_2343q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2337m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2_2347q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2341m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_3_2351q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2345m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_4_2355q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2349m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_5_2359q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2353m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_6_2398q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2357m_dataout;
			END IF;
		END IF;
	END PROCESS;
	wire_nii_w99w(0) <= NOT final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_2343q;
	wire_nii_w196w(0) <= NOT final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2_2347q;
	wire_nii_w198w(0) <= NOT final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_3_2351q;
	wire_nii_w200w(0) <= NOT final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_4_2355q;
	wire_nii_w202w(0) <= NOT final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_5_2359q;
	wire_nii_w204w(0) <= NOT final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_6_2398q;
	PROCESS (clk, reset)
	BEGIN
		IF (reset = '1') THEN
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_0_2332q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_10_2315q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_11_2314q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_12_2313q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_13_2312q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_14_2311q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_15_2310q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_16_2309q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_17_2308q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_18_2307q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_19_2306q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_1_2324q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_20_2305q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_21_2304q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_22_2303q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_23_2302q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_24_2301q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_25_2300q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_26_2299q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_27_2298q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_28_2297q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_29_2296q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_2_2323q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_30_2295q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_31_2294q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_32_2293q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_33_2292q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_34_2291q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_35_2290q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_36_2289q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_37_2288q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_38_2287q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_39_2286q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_3_2322q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_40_2285q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_41_2284q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_42_2283q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_43_2282q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_44_2281q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_45_2280q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_46_2279q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_47_2278q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_48_2277q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_49_2276q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_4_2321q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_50_2275q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_51_2274q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_52_2273q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_53_2272q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_54_2271q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_55_2270q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_56_2269q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_57_2268q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_58_2267q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_59_2266q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_5_2320q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_60_2265q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_61_2264q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_62_2263q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_63_2262q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_64_2261q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_65_2260q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_66_2259q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_67_2258q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_68_2257q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_69_2256q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_6_2319q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_70_2255q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_71_2254q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_72_2253q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_73_2252q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_74_2251q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_75_2250q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_76_2249q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_77_2248q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_78_2247q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_79_2246q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_7_2318q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_80_2245q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_81_2244q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_82_2243q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_83_2242q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_84_2241q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_85_2240q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_86_2239q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_87_2238q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_88_2237q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_89_2236q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_8_2317q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_90_2235q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_91_2234q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_92_2233q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_93_2232q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_94_2231q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_95_2230q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_9_2316q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_2335q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_7_2339q <= '0';
		ELSIF (clk = '1' AND clk'event) THEN
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_0_2332q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2036m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_10_2315q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2026m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_11_2314q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2025m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_12_2313q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2024m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_13_2312q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2023m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_14_2311q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2022m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_15_2310q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2021m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_16_2309q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2020m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_17_2308q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2019m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_18_2307q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2018m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_19_2306q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2017m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_1_2324q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2035m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_20_2305q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2016m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_21_2304q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2015m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_22_2303q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2014m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_23_2302q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2013m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_24_2301q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2012m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_25_2300q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2011m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_26_2299q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2010m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_27_2298q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2009m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_28_2297q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2008m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_29_2296q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2007m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_2_2323q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2034m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_30_2295q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2006m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_31_2294q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2005m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_32_2293q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2004m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_33_2292q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2003m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_34_2291q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2002m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_35_2290q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2001m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_36_2289q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2000m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_37_2288q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1999m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_38_2287q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1998m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_39_2286q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1997m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_3_2322q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2033m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_40_2285q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1996m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_41_2284q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1995m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_42_2283q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1994m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_43_2282q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1993m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_44_2281q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1992m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_45_2280q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1991m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_46_2279q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1990m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_47_2278q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1989m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_48_2277q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1988m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_49_2276q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1987m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_4_2321q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2032m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_50_2275q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1986m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_51_2274q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1985m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_52_2273q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1984m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_53_2272q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1983m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_54_2271q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1982m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_55_2270q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1981m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_56_2269q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1980m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_57_2268q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1979m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_58_2267q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1978m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_59_2266q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1977m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_5_2320q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2031m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_60_2265q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1976m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_61_2264q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1975m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_62_2263q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1974m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_63_2262q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1973m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_64_2261q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1972m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_65_2260q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1971m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_66_2259q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1970m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_67_2258q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1969m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_68_2257q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1968m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_69_2256q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1967m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_6_2319q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2030m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_70_2255q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1966m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_71_2254q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1965m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_72_2253q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1964m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_73_2252q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1963m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_74_2251q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1962m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_75_2250q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1961m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_76_2249q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1960m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_77_2248q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1959m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_78_2247q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1958m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_79_2246q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1957m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_7_2318q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2029m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_80_2245q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1956m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_81_2244q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1955m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_82_2243q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1954m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_83_2242q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1953m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_84_2241q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1952m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_85_2240q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1951m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_86_2239q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1950m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_87_2238q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1949m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_88_2237q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1948m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_89_2236q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1947m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_8_2317q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2028m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_90_2235q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1946m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_91_2234q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1945m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_92_2233q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1944m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_93_2232q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1943m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_94_2231q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1942m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_95_2230q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1941m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_9_2316q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2027m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_2335q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_2705m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_7_2339q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_7_2706m_dataout;
		END IF;
	END PROCESS;
	wire_nil_w97w(0) <= NOT final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_2335q;
	wire_nil_w1w(0) <= NOT final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_7_2339q;
	PROCESS (clk, reset)
	BEGIN
		IF (reset = '1') THEN
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_0_2229q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_10_2219q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_11_2218q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_12_2217q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_13_2216q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_14_2215q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_15_2214q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_16_2213q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_17_2212q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_18_2211q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_19_2210q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_1_2228q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_20_2209q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_21_2208q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_22_2207q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_23_2206q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_24_2205q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_25_2204q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_26_2203q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_27_2202q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_28_2201q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_29_2200q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_2_2227q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_30_2199q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_31_2198q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_32_2197q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_33_2196q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_34_2195q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_35_2194q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_36_2193q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_37_2192q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_38_2191q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_39_2190q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_3_2226q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_40_2189q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_41_2188q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_42_2187q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_43_2186q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_44_2185q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_45_2184q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_46_2183q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_47_2182q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_48_2181q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_49_2180q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_4_2225q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_50_2179q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_51_2178q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_52_2177q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_53_2176q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_54_2175q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_55_2174q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_56_2173q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_57_2172q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_58_2171q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_59_2170q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_5_2224q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_60_2169q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_61_2168q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_62_2167q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_63_2166q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_64_2165q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_65_2164q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_66_2163q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_67_2162q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_68_2161q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_69_2160q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_6_2223q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_70_2159q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_71_2158q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_72_2157q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_73_2156q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_74_2155q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_75_2154q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_76_2153q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_77_2152q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_78_2151q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_79_2150q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_7_2222q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_80_2149q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_81_2148q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_82_2147q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_83_2146q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_84_2145q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_85_2144q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_86_2143q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_87_2142q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_88_2141q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_89_2140q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_8_2221q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_90_2139q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_91_2138q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_92_2137q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_93_2136q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_94_2135q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_95_2134q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_9_2220q <= '0';
		ELSIF (clk = '1' AND clk'event) THEN
			IF (s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always6_1940_dataout = '1') THEN
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_0_2229q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2036m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_10_2219q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2026m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_11_2218q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2025m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_12_2217q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2024m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_13_2216q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2023m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_14_2215q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2022m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_15_2214q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2021m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_16_2213q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2020m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_17_2212q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2019m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_18_2211q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2018m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_19_2210q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2017m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_1_2228q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2035m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_20_2209q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2016m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_21_2208q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2015m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_22_2207q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2014m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_23_2206q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2013m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_24_2205q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2012m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_25_2204q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2011m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_26_2203q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2010m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_27_2202q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2009m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_28_2201q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2008m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_29_2200q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2007m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_2_2227q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2034m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_30_2199q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2006m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_31_2198q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2005m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_32_2197q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2004m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_33_2196q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2003m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_34_2195q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2002m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_35_2194q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2001m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_36_2193q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2000m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_37_2192q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1999m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_38_2191q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1998m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_39_2190q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1997m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_3_2226q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2033m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_40_2189q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1996m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_41_2188q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1995m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_42_2187q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1994m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_43_2186q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1993m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_44_2185q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1992m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_45_2184q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1991m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_46_2183q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1990m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_47_2182q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1989m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_48_2181q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1988m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_49_2180q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1987m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_4_2225q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2032m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_50_2179q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1986m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_51_2178q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1985m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_52_2177q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1984m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_53_2176q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1983m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_54_2175q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1982m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_55_2174q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1981m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_56_2173q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1980m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_57_2172q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1979m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_58_2171q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1978m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_59_2170q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1977m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_5_2224q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2031m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_60_2169q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1976m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_61_2168q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1975m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_62_2167q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1974m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_63_2166q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1973m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_64_2165q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1972m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_65_2164q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1971m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_66_2163q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1970m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_67_2162q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1969m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_68_2161q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1968m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_69_2160q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1967m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_6_2223q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2030m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_70_2159q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1966m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_71_2158q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1965m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_72_2157q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1964m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_73_2156q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1963m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_74_2155q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1962m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_75_2154q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1961m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_76_2153q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1960m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_77_2152q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1959m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_78_2151q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1958m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_79_2150q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1957m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_7_2222q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2029m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_80_2149q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1956m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_81_2148q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1955m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_82_2147q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1954m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_83_2146q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1953m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_84_2145q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1952m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_85_2144q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1951m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_86_2143q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1950m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_87_2142q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1949m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_88_2141q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1948m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_89_2140q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1947m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_8_2221q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2028m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_90_2139q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1946m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_91_2138q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1945m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_92_2137q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1944m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_93_2136q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1943m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_94_2135q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1942m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_95_2134q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1941m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_9_2220q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2027m_dataout;
			END IF;
		END IF;
	END PROCESS;
	PROCESS (clk, reset)
	BEGIN
		IF (reset = '1') THEN
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_0_974q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_10_770q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_11_769q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_12_768q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_13_767q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_14_766q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_15_765q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_16_764q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_17_763q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_18_762q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_19_761q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_1_779q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_20_760q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_21_759q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_22_758q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_23_757q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_24_756q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_25_755q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_26_754q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_27_753q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_28_752q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_29_751q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_2_778q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_30_750q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_31_749q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_32_748q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_33_747q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_34_746q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_35_745q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_36_744q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_37_743q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_38_742q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_39_741q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_3_777q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_40_740q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_41_739q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_42_738q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_43_737q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_44_736q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_45_735q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_46_734q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_47_733q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_48_732q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_49_731q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_4_776q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_50_730q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_51_729q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_52_728q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_53_727q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_54_726q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_55_725q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_56_724q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_57_723q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_58_722q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_59_721q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_5_775q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_60_720q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_61_719q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_62_718q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_63_717q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_64_716q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_65_715q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_66_714q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_67_713q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_68_712q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_69_711q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_6_774q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_70_710q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_71_709q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_72_708q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_73_707q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_74_706q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_75_705q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_76_704q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_77_703q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_78_702q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_79_701q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_7_773q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_80_700q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_81_699q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_82_698q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_83_697q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_84_696q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_85_695q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_86_694q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_87_693q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_88_692q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_89_691q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_8_772q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_90_690q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_91_689q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_92_688q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_93_687q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_94_686q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_95_685q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_9_771q <= '0';
		ELSIF (clk = '1' AND clk'event) THEN
			IF (s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always1_490_dataout = '1') THEN
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_0_974q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_587m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_10_770q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_577m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_11_769q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_576m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_12_768q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_575m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_13_767q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_574m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_14_766q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_573m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_15_765q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_572m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_16_764q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_571m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_17_763q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_570m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_18_762q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_569m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_19_761q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_568m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_1_779q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_586m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_20_760q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_567m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_21_759q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_566m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_22_758q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_565m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_23_757q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_564m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_24_756q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_563m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_25_755q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_562m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_26_754q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_561m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_27_753q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_560m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_28_752q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_559m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_29_751q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_558m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_2_778q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_585m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_30_750q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_557m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_31_749q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_556m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_32_748q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_555m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_33_747q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_554m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_34_746q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_553m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_35_745q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_552m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_36_744q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_551m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_37_743q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_550m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_38_742q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_549m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_39_741q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_548m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_3_777q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_584m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_40_740q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_547m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_41_739q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_546m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_42_738q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_545m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_43_737q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_544m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_44_736q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_543m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_45_735q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_542m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_46_734q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_541m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_47_733q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_540m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_48_732q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_539m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_49_731q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_538m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_4_776q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_583m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_50_730q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_537m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_51_729q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_536m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_52_728q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_535m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_53_727q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_534m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_54_726q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_533m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_55_725q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_532m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_56_724q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_531m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_57_723q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_530m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_58_722q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_529m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_59_721q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_528m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_5_775q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_582m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_60_720q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_527m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_61_719q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_526m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_62_718q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_525m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_63_717q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_524m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_64_716q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_523m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_65_715q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_522m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_66_714q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_521m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_67_713q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_520m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_68_712q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_519m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_69_711q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_518m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_6_774q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_581m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_70_710q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_517m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_71_709q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_516m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_72_708q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_515m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_73_707q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_514m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_74_706q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_513m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_75_705q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_512m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_76_704q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_511m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_77_703q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_510m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_78_702q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_509m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_79_701q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_508m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_7_773q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_580m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_80_700q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_507m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_81_699q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_506m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_82_698q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_505m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_83_697q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_504m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_84_696q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_503m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_85_695q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_502m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_86_694q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_501m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_87_693q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_500m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_88_692q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_499m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_89_691q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_498m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_8_772q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_579m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_90_690q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_497m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_91_689q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_496m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_92_688q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_495m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_93_687q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_494m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_94_686q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_493m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_95_685q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_492m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_9_771q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_578m_dataout;
			END IF;
		END IF;
	END PROCESS;
	PROCESS (clk, reset)
	BEGIN
		IF (reset = '1') THEN
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_0_2133q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_10_1930q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_11_1929q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_12_1928q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_13_1927q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_14_1926q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_15_1925q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_16_1924q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_17_1923q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_18_1922q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_19_1921q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_1_1939q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_20_1920q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_21_1919q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_22_1918q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_23_1917q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_24_1916q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_25_1915q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_26_1914q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_27_1913q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_28_1912q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_29_1911q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_2_1938q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_30_1910q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_31_1909q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_32_1908q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_33_1907q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_34_1906q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_35_1905q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_36_1904q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_37_1903q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_38_1902q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_39_1901q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_3_1937q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_40_1900q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_41_1899q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_42_1898q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_43_1897q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_44_1896q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_45_1895q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_46_1894q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_47_1893q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_48_1892q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_49_1891q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_4_1936q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_50_1890q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_51_1889q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_52_1888q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_53_1887q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_54_1886q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_55_1885q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_56_1884q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_57_1883q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_58_1882q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_59_1881q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_5_1935q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_60_1880q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_61_1879q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_62_1878q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_63_1877q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_64_1876q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_65_1875q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_66_1874q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_67_1873q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_68_1872q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_69_1871q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_6_1934q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_70_1870q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_71_1869q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_72_1868q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_73_1867q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_74_1866q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_75_1865q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_76_1864q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_77_1863q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_78_1862q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_79_1861q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_7_1933q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_80_1860q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_81_1859q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_82_1858q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_83_1857q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_84_1856q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_85_1855q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_86_1854q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_87_1853q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_88_1852q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_89_1851q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_8_1932q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_90_1850q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_91_1849q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_92_1848q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_93_1847q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_94_1846q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_95_1845q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_9_1931q <= '0';
		ELSIF (clk = '1' AND clk'event) THEN
			IF (s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always5_1650_dataout = '1') THEN
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_0_2133q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1747m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_10_1930q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1737m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_11_1929q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1736m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_12_1928q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1735m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_13_1927q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1734m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_14_1926q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1733m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_15_1925q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1732m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_16_1924q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1731m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_17_1923q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1730m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_18_1922q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1729m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_19_1921q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1728m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_1_1939q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1746m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_20_1920q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1727m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_21_1919q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1726m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_22_1918q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1725m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_23_1917q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1724m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_24_1916q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1723m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_25_1915q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1722m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_26_1914q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1721m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_27_1913q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1720m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_28_1912q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1719m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_29_1911q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1718m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_2_1938q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1745m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_30_1910q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1717m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_31_1909q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1716m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_32_1908q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1715m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_33_1907q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1714m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_34_1906q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1713m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_35_1905q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1712m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_36_1904q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1711m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_37_1903q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1710m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_38_1902q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1709m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_39_1901q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1708m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_3_1937q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1744m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_40_1900q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1707m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_41_1899q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1706m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_42_1898q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1705m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_43_1897q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1704m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_44_1896q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1703m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_45_1895q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1702m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_46_1894q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1701m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_47_1893q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1700m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_48_1892q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1699m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_49_1891q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1698m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_4_1936q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1743m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_50_1890q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1697m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_51_1889q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1696m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_52_1888q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1695m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_53_1887q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1694m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_54_1886q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1693m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_55_1885q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1692m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_56_1884q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1691m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_57_1883q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1690m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_58_1882q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1689m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_59_1881q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1688m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_5_1935q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1742m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_60_1880q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1687m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_61_1879q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1686m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_62_1878q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1685m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_63_1877q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1684m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_64_1876q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1683m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_65_1875q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1682m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_66_1874q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1681m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_67_1873q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1680m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_68_1872q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1679m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_69_1871q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1678m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_6_1934q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1741m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_70_1870q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1677m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_71_1869q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1676m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_72_1868q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1675m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_73_1867q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1674m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_74_1866q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1673m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_75_1865q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1672m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_76_1864q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1671m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_77_1863q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1670m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_78_1862q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1669m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_79_1861q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1668m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_7_1933q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1740m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_80_1860q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1667m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_81_1859q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1666m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_82_1858q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1665m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_83_1857q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1664m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_84_1856q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1663m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_85_1855q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1662m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_86_1854q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1661m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_87_1853q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1660m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_88_1852q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1659m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_89_1851q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1658m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_8_1932q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1739m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_90_1850q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1657m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_91_1849q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1656m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_92_1848q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1655m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_93_1847q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1654m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_94_1846q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1653m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_95_1845q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1652m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_9_1931q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1738m_dataout;
			END IF;
		END IF;
	END PROCESS;
	PROCESS (clk, reset)
	BEGIN
		IF (reset = '1') THEN
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_0_1844q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_10_1640q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_11_1639q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_12_1638q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_13_1637q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_14_1636q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_15_1635q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_16_1634q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_17_1633q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_18_1632q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_19_1631q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_1_1649q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_20_1630q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_21_1629q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_22_1628q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_23_1627q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_24_1626q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_25_1625q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_26_1624q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_27_1623q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_28_1622q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_29_1621q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_2_1648q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_30_1620q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_31_1619q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_32_1618q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_33_1617q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_34_1616q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_35_1615q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_36_1614q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_37_1613q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_38_1612q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_39_1611q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_3_1647q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_40_1610q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_41_1609q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_42_1608q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_43_1607q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_44_1606q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_45_1605q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_46_1604q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_47_1603q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_48_1602q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_49_1601q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_4_1646q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_50_1600q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_51_1599q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_52_1598q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_53_1597q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_54_1596q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_55_1595q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_56_1594q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_57_1593q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_58_1592q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_59_1591q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_5_1645q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_60_1590q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_61_1589q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_62_1588q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_63_1587q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_64_1586q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_65_1585q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_66_1584q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_67_1583q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_68_1582q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_69_1581q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_6_1644q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_70_1580q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_71_1579q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_72_1578q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_73_1577q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_74_1576q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_75_1575q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_76_1574q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_77_1573q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_78_1572q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_79_1571q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_7_1643q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_80_1570q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_81_1569q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_82_1568q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_83_1567q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_84_1566q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_85_1565q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_86_1564q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_87_1563q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_88_1562q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_89_1561q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_8_1642q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_90_1560q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_91_1559q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_92_1558q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_93_1557q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_94_1556q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_95_1555q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_9_1641q <= '0';
		ELSIF (clk = '1' AND clk'event) THEN
			IF (s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always4_1360_dataout = '1') THEN
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_0_1844q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1457m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_10_1640q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1447m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_11_1639q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1446m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_12_1638q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1445m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_13_1637q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1444m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_14_1636q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1443m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_15_1635q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1442m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_16_1634q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1441m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_17_1633q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1440m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_18_1632q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1439m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_19_1631q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1438m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_1_1649q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1456m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_20_1630q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1437m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_21_1629q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1436m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_22_1628q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1435m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_23_1627q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1434m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_24_1626q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1433m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_25_1625q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1432m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_26_1624q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1431m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_27_1623q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1430m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_28_1622q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1429m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_29_1621q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1428m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_2_1648q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1455m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_30_1620q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1427m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_31_1619q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1426m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_32_1618q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1425m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_33_1617q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1424m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_34_1616q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1423m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_35_1615q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1422m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_36_1614q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1421m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_37_1613q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1420m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_38_1612q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1419m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_39_1611q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1418m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_3_1647q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1454m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_40_1610q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1417m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_41_1609q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1416m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_42_1608q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1415m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_43_1607q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1414m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_44_1606q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1413m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_45_1605q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1412m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_46_1604q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1411m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_47_1603q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1410m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_48_1602q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1409m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_49_1601q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1408m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_4_1646q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1453m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_50_1600q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1407m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_51_1599q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1406m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_52_1598q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1405m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_53_1597q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1404m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_54_1596q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1403m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_55_1595q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1402m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_56_1594q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1401m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_57_1593q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1400m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_58_1592q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1399m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_59_1591q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1398m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_5_1645q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1452m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_60_1590q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1397m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_61_1589q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1396m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_62_1588q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1395m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_63_1587q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1394m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_64_1586q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1393m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_65_1585q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1392m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_66_1584q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1391m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_67_1583q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1390m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_68_1582q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1389m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_69_1581q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1388m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_6_1644q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1451m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_70_1580q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1387m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_71_1579q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1386m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_72_1578q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1385m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_73_1577q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1384m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_74_1576q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1383m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_75_1575q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1382m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_76_1574q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1381m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_77_1573q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1380m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_78_1572q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1379m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_79_1571q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1378m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_7_1643q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1450m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_80_1570q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1377m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_81_1569q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1376m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_82_1568q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1375m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_83_1567q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1374m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_84_1566q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1373m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_85_1565q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1372m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_86_1564q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1371m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_87_1563q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1370m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_88_1562q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1369m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_89_1561q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1368m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_8_1642q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1449m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_90_1560q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1367m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_91_1559q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1366m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_92_1558q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1365m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_93_1557q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1364m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_94_1556q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1363m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_95_1555q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1362m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_9_1641q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1448m_dataout;
			END IF;
		END IF;
	END PROCESS;
	PROCESS (clk, reset)
	BEGIN
		IF (reset = '1') THEN
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_0_1554q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_10_1350q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_11_1349q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_12_1348q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_13_1347q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_14_1346q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_15_1345q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_16_1344q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_17_1343q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_18_1342q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_19_1341q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_1_1359q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_20_1340q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_21_1339q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_22_1338q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_23_1337q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_24_1336q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_25_1335q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_26_1334q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_27_1333q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_28_1332q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_29_1331q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_2_1358q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_30_1330q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_31_1329q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_32_1328q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_33_1327q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_34_1326q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_35_1325q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_36_1324q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_37_1323q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_38_1322q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_39_1321q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_3_1357q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_40_1320q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_41_1319q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_42_1318q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_43_1317q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_44_1316q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_45_1315q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_46_1314q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_47_1313q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_48_1312q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_49_1311q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_4_1356q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_50_1310q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_51_1309q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_52_1308q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_53_1307q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_54_1306q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_55_1305q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_56_1304q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_57_1303q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_58_1302q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_59_1301q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_5_1355q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_60_1300q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_61_1299q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_62_1298q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_63_1297q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_64_1296q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_65_1295q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_66_1294q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_67_1293q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_68_1292q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_69_1291q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_6_1354q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_70_1290q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_71_1289q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_72_1288q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_73_1287q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_74_1286q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_75_1285q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_76_1284q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_77_1283q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_78_1282q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_79_1281q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_7_1353q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_80_1280q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_81_1279q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_82_1278q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_83_1277q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_84_1276q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_85_1275q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_86_1274q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_87_1273q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_88_1272q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_89_1271q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_8_1352q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_90_1270q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_91_1269q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_92_1268q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_93_1267q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_94_1266q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_95_1265q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_9_1351q <= '0';
		ELSIF (clk = '1' AND clk'event) THEN
			IF (s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always3_1070_dataout = '1') THEN
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_0_1554q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1167m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_10_1350q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1157m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_11_1349q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1156m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_12_1348q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1155m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_13_1347q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1154m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_14_1346q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1153m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_15_1345q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1152m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_16_1344q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1151m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_17_1343q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1150m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_18_1342q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1149m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_19_1341q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1148m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_1_1359q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1166m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_20_1340q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1147m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_21_1339q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1146m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_22_1338q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1145m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_23_1337q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1144m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_24_1336q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1143m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_25_1335q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1142m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_26_1334q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1141m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_27_1333q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1140m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_28_1332q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1139m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_29_1331q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1138m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_2_1358q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1165m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_30_1330q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1137m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_31_1329q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1136m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_32_1328q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1135m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_33_1327q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1134m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_34_1326q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1133m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_35_1325q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1132m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_36_1324q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1131m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_37_1323q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1130m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_38_1322q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1129m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_39_1321q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1128m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_3_1357q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1164m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_40_1320q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1127m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_41_1319q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1126m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_42_1318q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1125m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_43_1317q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1124m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_44_1316q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1123m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_45_1315q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1122m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_46_1314q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1121m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_47_1313q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1120m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_48_1312q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1119m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_49_1311q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1118m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_4_1356q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1163m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_50_1310q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1117m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_51_1309q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1116m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_52_1308q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1115m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_53_1307q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1114m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_54_1306q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1113m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_55_1305q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1112m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_56_1304q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1111m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_57_1303q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1110m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_58_1302q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1109m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_59_1301q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1108m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_5_1355q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1162m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_60_1300q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1107m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_61_1299q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1106m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_62_1298q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1105m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_63_1297q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1104m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_64_1296q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1103m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_65_1295q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1102m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_66_1294q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1101m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_67_1293q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1100m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_68_1292q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1099m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_69_1291q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1098m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_6_1354q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1161m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_70_1290q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1097m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_71_1289q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1096m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_72_1288q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1095m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_73_1287q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1094m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_74_1286q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1093m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_75_1285q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1092m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_76_1284q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1091m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_77_1283q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1090m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_78_1282q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1089m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_79_1281q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1088m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_7_1353q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1160m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_80_1280q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1087m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_81_1279q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1086m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_82_1278q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1085m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_83_1277q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1084m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_84_1276q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1083m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_85_1275q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1082m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_86_1274q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1081m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_87_1273q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1080m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_88_1272q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1079m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_89_1271q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1078m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_8_1352q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1159m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_90_1270q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1077m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_91_1269q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1076m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_92_1268q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1075m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_93_1267q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1074m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_94_1266q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1073m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_95_1265q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1072m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_9_1351q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1158m_dataout;
			END IF;
		END IF;
	END PROCESS;
	PROCESS (clk, reset)
	BEGIN
		IF (reset = '1') THEN
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_0_684q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_10_480q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_11_479q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_12_478q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_13_477q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_14_476q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_15_475q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_16_474q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_17_473q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_18_472q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_19_471q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_1_489q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_20_470q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_21_469q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_22_468q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_23_467q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_24_466q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_25_465q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_26_464q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_27_463q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_28_462q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_29_461q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_2_488q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_30_460q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_31_459q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_32_458q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_33_457q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_34_456q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_35_455q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_36_454q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_37_453q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_38_452q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_39_451q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_3_487q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_40_450q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_41_449q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_42_448q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_43_447q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_44_446q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_45_445q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_46_444q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_47_443q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_48_442q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_49_441q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_4_486q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_50_440q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_51_439q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_52_438q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_53_437q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_54_436q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_55_435q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_56_434q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_57_433q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_58_432q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_59_431q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_5_485q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_60_430q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_61_429q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_62_428q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_63_427q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_64_426q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_65_425q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_66_424q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_67_423q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_68_422q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_69_421q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_6_484q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_70_420q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_71_419q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_72_418q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_73_417q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_74_416q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_75_415q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_76_414q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_77_413q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_78_412q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_79_411q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_7_483q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_80_410q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_81_409q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_82_408q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_83_407q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_84_406q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_85_405q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_86_404q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_87_403q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_88_402q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_89_401q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_8_482q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_90_400q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_91_399q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_92_398q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_93_397q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_94_396q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_95_395q <= '0';
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_9_481q <= '0';
		ELSIF (clk = '1' AND clk'event) THEN
			IF (s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always0_201_dataout = '1') THEN
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_0_684q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_298m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_10_480q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_288m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_11_479q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_287m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_12_478q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_286m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_13_477q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_285m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_14_476q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_284m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_15_475q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_283m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_16_474q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_282m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_17_473q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_281m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_18_472q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_280m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_19_471q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_279m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_1_489q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_297m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_20_470q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_278m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_21_469q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_277m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_22_468q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_276m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_23_467q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_275m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_24_466q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_274m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_25_465q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_273m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_26_464q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_272m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_27_463q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_271m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_28_462q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_270m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_29_461q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_269m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_2_488q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_296m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_30_460q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_268m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_31_459q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_267m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_32_458q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_266m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_33_457q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_265m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_34_456q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_264m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_35_455q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_263m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_36_454q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_262m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_37_453q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_261m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_38_452q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_260m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_39_451q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_259m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_3_487q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_295m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_40_450q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_258m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_41_449q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_257m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_42_448q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_256m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_43_447q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_255m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_44_446q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_254m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_45_445q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_253m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_46_444q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_252m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_47_443q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_251m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_48_442q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_250m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_49_441q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_249m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_4_486q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_294m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_50_440q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_248m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_51_439q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_247m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_52_438q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_246m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_53_437q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_245m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_54_436q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_244m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_55_435q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_243m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_56_434q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_242m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_57_433q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_241m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_58_432q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_240m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_59_431q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_239m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_5_485q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_293m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_60_430q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_238m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_61_429q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_237m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_62_428q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_236m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_63_427q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_235m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_64_426q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_234m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_65_425q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_233m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_66_424q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_232m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_67_423q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_231m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_68_422q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_230m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_69_421q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_229m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_6_484q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_292m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_70_420q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_228m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_71_419q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_227m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_72_418q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_226m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_73_417q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_225m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_74_416q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_224m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_75_415q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_223m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_76_414q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_222m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_77_413q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_221m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_78_412q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_220m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_79_411q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_219m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_7_483q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_291m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_80_410q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_218m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_81_409q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_217m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_82_408q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_216m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_83_407q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_215m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_84_406q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_214m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_85_405q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_213m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_86_404q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_212m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_87_403q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_211m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_88_402q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_210m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_89_401q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_209m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_8_482q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_290m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_90_400q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_208m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_91_399q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_207m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_92_398q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_206m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_93_397q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_205m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_94_396q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_204m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_95_395q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_203m_dataout;
				final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_9_481q <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_289m_dataout;
			END IF;
		END IF;
	END PROCESS;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1072m_dataout <= in_startofpacket WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_95_1555q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1073m_dataout <= in_endofpacket WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_94_1556q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1074m_dataout <= in_data(93) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_93_1557q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1075m_dataout <= in_data(92) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_92_1558q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1076m_dataout <= in_data(91) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_91_1559q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1077m_dataout <= in_data(90) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_90_1560q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1078m_dataout <= in_data(89) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_89_1561q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1079m_dataout <= in_data(88) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_88_1562q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1080m_dataout <= in_data(87) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_87_1563q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1081m_dataout <= in_data(86) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_86_1564q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1082m_dataout <= in_data(85) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_85_1565q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1083m_dataout <= in_data(84) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_84_1566q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1084m_dataout <= in_data(83) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_83_1567q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1085m_dataout <= in_data(82) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_82_1568q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1086m_dataout <= in_data(81) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_81_1569q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1087m_dataout <= in_data(80) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_80_1570q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1088m_dataout <= in_data(79) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_79_1571q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1089m_dataout <= in_data(78) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_78_1572q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1090m_dataout <= in_data(77) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_77_1573q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1091m_dataout <= in_data(76) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_76_1574q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1092m_dataout <= in_data(75) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_75_1575q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1093m_dataout <= in_data(74) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_74_1576q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1094m_dataout <= in_data(73) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_73_1577q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1095m_dataout <= in_data(72) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_72_1578q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1096m_dataout <= in_data(71) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_71_1579q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1097m_dataout <= in_data(70) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_70_1580q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1098m_dataout <= in_data(69) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_69_1581q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1099m_dataout <= in_data(68) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_68_1582q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1100m_dataout <= in_data(67) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_67_1583q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1101m_dataout <= in_data(66) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_66_1584q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1102m_dataout <= in_data(65) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_65_1585q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1103m_dataout <= in_data(64) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_64_1586q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1104m_dataout <= in_data(63) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_63_1587q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1105m_dataout <= in_data(62) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_62_1588q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1106m_dataout <= in_data(61) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_61_1589q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1107m_dataout <= in_data(60) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_60_1590q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1108m_dataout <= in_data(59) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_59_1591q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1109m_dataout <= in_data(58) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_58_1592q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1110m_dataout <= in_data(57) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_57_1593q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1111m_dataout <= in_data(56) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_56_1594q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1112m_dataout <= in_data(55) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_55_1595q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1113m_dataout <= in_data(54) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_54_1596q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1114m_dataout <= in_data(53) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_53_1597q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1115m_dataout <= in_data(52) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_52_1598q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1116m_dataout <= in_data(51) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_51_1599q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1117m_dataout <= in_data(50) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_50_1600q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1118m_dataout <= in_data(49) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_49_1601q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1119m_dataout <= in_data(48) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_48_1602q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1120m_dataout <= in_data(47) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_47_1603q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1121m_dataout <= in_data(46) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_46_1604q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1122m_dataout <= in_data(45) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_45_1605q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1123m_dataout <= in_data(44) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_44_1606q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1124m_dataout <= in_data(43) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_43_1607q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1125m_dataout <= in_data(42) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_42_1608q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1126m_dataout <= in_data(41) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_41_1609q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1127m_dataout <= in_data(40) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_40_1610q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1128m_dataout <= in_data(39) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_39_1611q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1129m_dataout <= in_data(38) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_38_1612q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1130m_dataout <= in_data(37) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_37_1613q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1131m_dataout <= in_data(36) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_36_1614q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1132m_dataout <= in_data(35) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_35_1615q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1133m_dataout <= in_data(34) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_34_1616q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1134m_dataout <= in_data(33) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_33_1617q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1135m_dataout <= in_data(32) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_32_1618q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1136m_dataout <= in_data(31) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_31_1619q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1137m_dataout <= in_data(30) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_30_1620q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1138m_dataout <= in_data(29) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_29_1621q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1139m_dataout <= in_data(28) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_28_1622q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1140m_dataout <= in_data(27) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_27_1623q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1141m_dataout <= in_data(26) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_26_1624q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1142m_dataout <= in_data(25) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_25_1625q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1143m_dataout <= in_data(24) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_24_1626q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1144m_dataout <= in_data(23) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_23_1627q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1145m_dataout <= in_data(22) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_22_1628q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1146m_dataout <= in_data(21) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_21_1629q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1147m_dataout <= in_data(20) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_20_1630q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1148m_dataout <= in_data(19) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_19_1631q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1149m_dataout <= in_data(18) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_18_1632q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1150m_dataout <= in_data(17) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_17_1633q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1151m_dataout <= in_data(16) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_16_1634q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1152m_dataout <= in_data(15) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_15_1635q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1153m_dataout <= in_data(14) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_14_1636q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1154m_dataout <= in_data(13) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_13_1637q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1155m_dataout <= in_data(12) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_12_1638q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1156m_dataout <= in_data(11) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_11_1639q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1157m_dataout <= in_data(10) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_10_1640q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1158m_dataout <= in_data(9) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_9_1641q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1159m_dataout <= in_data(8) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_8_1642q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1160m_dataout <= in_data(7) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_7_1643q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1161m_dataout <= in_data(6) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_6_1644q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1162m_dataout <= in_data(5) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_5_1645q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1163m_dataout <= in_data(4) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_4_1646q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1164m_dataout <= in_data(3) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_3_1647q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1165m_dataout <= in_data(2) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_2_1648q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1166m_dataout <= in_data(1) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_1_1649q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1167m_dataout <= in_data(0) WHEN wire_nii_w200w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_4_0_1844q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1362m_dataout <= in_startofpacket WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_95_1845q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1363m_dataout <= in_endofpacket WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_94_1846q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1364m_dataout <= in_data(93) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_93_1847q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1365m_dataout <= in_data(92) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_92_1848q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1366m_dataout <= in_data(91) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_91_1849q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1367m_dataout <= in_data(90) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_90_1850q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1368m_dataout <= in_data(89) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_89_1851q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1369m_dataout <= in_data(88) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_88_1852q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1370m_dataout <= in_data(87) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_87_1853q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1371m_dataout <= in_data(86) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_86_1854q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1372m_dataout <= in_data(85) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_85_1855q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1373m_dataout <= in_data(84) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_84_1856q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1374m_dataout <= in_data(83) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_83_1857q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1375m_dataout <= in_data(82) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_82_1858q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1376m_dataout <= in_data(81) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_81_1859q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1377m_dataout <= in_data(80) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_80_1860q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1378m_dataout <= in_data(79) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_79_1861q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1379m_dataout <= in_data(78) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_78_1862q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1380m_dataout <= in_data(77) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_77_1863q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1381m_dataout <= in_data(76) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_76_1864q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1382m_dataout <= in_data(75) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_75_1865q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1383m_dataout <= in_data(74) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_74_1866q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1384m_dataout <= in_data(73) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_73_1867q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1385m_dataout <= in_data(72) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_72_1868q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1386m_dataout <= in_data(71) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_71_1869q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1387m_dataout <= in_data(70) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_70_1870q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1388m_dataout <= in_data(69) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_69_1871q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1389m_dataout <= in_data(68) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_68_1872q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1390m_dataout <= in_data(67) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_67_1873q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1391m_dataout <= in_data(66) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_66_1874q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1392m_dataout <= in_data(65) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_65_1875q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1393m_dataout <= in_data(64) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_64_1876q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1394m_dataout <= in_data(63) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_63_1877q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1395m_dataout <= in_data(62) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_62_1878q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1396m_dataout <= in_data(61) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_61_1879q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1397m_dataout <= in_data(60) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_60_1880q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1398m_dataout <= in_data(59) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_59_1881q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1399m_dataout <= in_data(58) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_58_1882q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1400m_dataout <= in_data(57) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_57_1883q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1401m_dataout <= in_data(56) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_56_1884q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1402m_dataout <= in_data(55) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_55_1885q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1403m_dataout <= in_data(54) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_54_1886q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1404m_dataout <= in_data(53) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_53_1887q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1405m_dataout <= in_data(52) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_52_1888q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1406m_dataout <= in_data(51) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_51_1889q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1407m_dataout <= in_data(50) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_50_1890q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1408m_dataout <= in_data(49) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_49_1891q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1409m_dataout <= in_data(48) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_48_1892q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1410m_dataout <= in_data(47) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_47_1893q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1411m_dataout <= in_data(46) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_46_1894q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1412m_dataout <= in_data(45) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_45_1895q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1413m_dataout <= in_data(44) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_44_1896q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1414m_dataout <= in_data(43) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_43_1897q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1415m_dataout <= in_data(42) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_42_1898q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1416m_dataout <= in_data(41) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_41_1899q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1417m_dataout <= in_data(40) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_40_1900q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1418m_dataout <= in_data(39) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_39_1901q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1419m_dataout <= in_data(38) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_38_1902q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1420m_dataout <= in_data(37) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_37_1903q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1421m_dataout <= in_data(36) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_36_1904q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1422m_dataout <= in_data(35) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_35_1905q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1423m_dataout <= in_data(34) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_34_1906q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1424m_dataout <= in_data(33) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_33_1907q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1425m_dataout <= in_data(32) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_32_1908q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1426m_dataout <= in_data(31) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_31_1909q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1427m_dataout <= in_data(30) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_30_1910q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1428m_dataout <= in_data(29) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_29_1911q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1429m_dataout <= in_data(28) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_28_1912q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1430m_dataout <= in_data(27) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_27_1913q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1431m_dataout <= in_data(26) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_26_1914q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1432m_dataout <= in_data(25) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_25_1915q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1433m_dataout <= in_data(24) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_24_1916q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1434m_dataout <= in_data(23) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_23_1917q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1435m_dataout <= in_data(22) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_22_1918q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1436m_dataout <= in_data(21) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_21_1919q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1437m_dataout <= in_data(20) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_20_1920q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1438m_dataout <= in_data(19) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_19_1921q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1439m_dataout <= in_data(18) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_18_1922q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1440m_dataout <= in_data(17) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_17_1923q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1441m_dataout <= in_data(16) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_16_1924q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1442m_dataout <= in_data(15) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_15_1925q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1443m_dataout <= in_data(14) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_14_1926q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1444m_dataout <= in_data(13) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_13_1927q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1445m_dataout <= in_data(12) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_12_1928q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1446m_dataout <= in_data(11) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_11_1929q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1447m_dataout <= in_data(10) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_10_1930q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1448m_dataout <= in_data(9) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_9_1931q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1449m_dataout <= in_data(8) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_8_1932q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1450m_dataout <= in_data(7) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_7_1933q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1451m_dataout <= in_data(6) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_6_1934q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1452m_dataout <= in_data(5) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_5_1935q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1453m_dataout <= in_data(4) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_4_1936q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1454m_dataout <= in_data(3) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_3_1937q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1455m_dataout <= in_data(2) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_2_1938q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1456m_dataout <= in_data(1) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_1_1939q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1457m_dataout <= in_data(0) WHEN wire_nii_w202w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_5_0_2133q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1652m_dataout <= in_startofpacket WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_95_2134q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1653m_dataout <= in_endofpacket WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_94_2135q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1654m_dataout <= in_data(93) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_93_2136q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1655m_dataout <= in_data(92) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_92_2137q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1656m_dataout <= in_data(91) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_91_2138q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1657m_dataout <= in_data(90) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_90_2139q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1658m_dataout <= in_data(89) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_89_2140q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1659m_dataout <= in_data(88) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_88_2141q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1660m_dataout <= in_data(87) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_87_2142q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1661m_dataout <= in_data(86) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_86_2143q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1662m_dataout <= in_data(85) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_85_2144q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1663m_dataout <= in_data(84) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_84_2145q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1664m_dataout <= in_data(83) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_83_2146q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1665m_dataout <= in_data(82) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_82_2147q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1666m_dataout <= in_data(81) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_81_2148q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1667m_dataout <= in_data(80) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_80_2149q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1668m_dataout <= in_data(79) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_79_2150q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1669m_dataout <= in_data(78) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_78_2151q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1670m_dataout <= in_data(77) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_77_2152q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1671m_dataout <= in_data(76) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_76_2153q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1672m_dataout <= in_data(75) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_75_2154q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1673m_dataout <= in_data(74) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_74_2155q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1674m_dataout <= in_data(73) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_73_2156q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1675m_dataout <= in_data(72) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_72_2157q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1676m_dataout <= in_data(71) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_71_2158q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1677m_dataout <= in_data(70) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_70_2159q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1678m_dataout <= in_data(69) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_69_2160q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1679m_dataout <= in_data(68) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_68_2161q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1680m_dataout <= in_data(67) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_67_2162q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1681m_dataout <= in_data(66) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_66_2163q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1682m_dataout <= in_data(65) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_65_2164q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1683m_dataout <= in_data(64) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_64_2165q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1684m_dataout <= in_data(63) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_63_2166q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1685m_dataout <= in_data(62) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_62_2167q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1686m_dataout <= in_data(61) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_61_2168q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1687m_dataout <= in_data(60) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_60_2169q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1688m_dataout <= in_data(59) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_59_2170q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1689m_dataout <= in_data(58) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_58_2171q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1690m_dataout <= in_data(57) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_57_2172q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1691m_dataout <= in_data(56) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_56_2173q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1692m_dataout <= in_data(55) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_55_2174q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1693m_dataout <= in_data(54) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_54_2175q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1694m_dataout <= in_data(53) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_53_2176q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1695m_dataout <= in_data(52) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_52_2177q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1696m_dataout <= in_data(51) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_51_2178q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1697m_dataout <= in_data(50) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_50_2179q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1698m_dataout <= in_data(49) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_49_2180q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1699m_dataout <= in_data(48) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_48_2181q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1700m_dataout <= in_data(47) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_47_2182q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1701m_dataout <= in_data(46) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_46_2183q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1702m_dataout <= in_data(45) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_45_2184q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1703m_dataout <= in_data(44) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_44_2185q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1704m_dataout <= in_data(43) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_43_2186q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1705m_dataout <= in_data(42) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_42_2187q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1706m_dataout <= in_data(41) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_41_2188q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1707m_dataout <= in_data(40) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_40_2189q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1708m_dataout <= in_data(39) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_39_2190q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1709m_dataout <= in_data(38) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_38_2191q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1710m_dataout <= in_data(37) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_37_2192q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1711m_dataout <= in_data(36) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_36_2193q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1712m_dataout <= in_data(35) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_35_2194q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1713m_dataout <= in_data(34) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_34_2195q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1714m_dataout <= in_data(33) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_33_2196q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1715m_dataout <= in_data(32) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_32_2197q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1716m_dataout <= in_data(31) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_31_2198q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1717m_dataout <= in_data(30) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_30_2199q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1718m_dataout <= in_data(29) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_29_2200q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1719m_dataout <= in_data(28) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_28_2201q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1720m_dataout <= in_data(27) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_27_2202q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1721m_dataout <= in_data(26) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_26_2203q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1722m_dataout <= in_data(25) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_25_2204q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1723m_dataout <= in_data(24) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_24_2205q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1724m_dataout <= in_data(23) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_23_2206q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1725m_dataout <= in_data(22) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_22_2207q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1726m_dataout <= in_data(21) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_21_2208q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1727m_dataout <= in_data(20) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_20_2209q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1728m_dataout <= in_data(19) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_19_2210q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1729m_dataout <= in_data(18) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_18_2211q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1730m_dataout <= in_data(17) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_17_2212q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1731m_dataout <= in_data(16) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_16_2213q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1732m_dataout <= in_data(15) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_15_2214q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1733m_dataout <= in_data(14) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_14_2215q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1734m_dataout <= in_data(13) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_13_2216q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1735m_dataout <= in_data(12) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_12_2217q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1736m_dataout <= in_data(11) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_11_2218q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1737m_dataout <= in_data(10) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_10_2219q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1738m_dataout <= in_data(9) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_9_2220q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1739m_dataout <= in_data(8) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_8_2221q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1740m_dataout <= in_data(7) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_7_2222q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1741m_dataout <= in_data(6) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_6_2223q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1742m_dataout <= in_data(5) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_5_2224q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1743m_dataout <= in_data(4) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_4_2225q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1744m_dataout <= in_data(3) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_3_2226q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1745m_dataout <= in_data(2) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_2_2227q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1746m_dataout <= in_data(1) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_1_2228q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1747m_dataout <= in_data(0) WHEN wire_nii_w204w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_6_0_2229q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1941m_dataout <= in_startofpacket WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_95_2230q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1942m_dataout <= in_endofpacket WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_94_2231q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1943m_dataout <= in_data(93) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_93_2232q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1944m_dataout <= in_data(92) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_92_2233q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1945m_dataout <= in_data(91) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_91_2234q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1946m_dataout <= in_data(90) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_90_2235q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1947m_dataout <= in_data(89) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_89_2236q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1948m_dataout <= in_data(88) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_88_2237q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1949m_dataout <= in_data(87) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_87_2238q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1950m_dataout <= in_data(86) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_86_2239q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1951m_dataout <= in_data(85) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_85_2240q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1952m_dataout <= in_data(84) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_84_2241q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1953m_dataout <= in_data(83) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_83_2242q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1954m_dataout <= in_data(82) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_82_2243q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1955m_dataout <= in_data(81) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_81_2244q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1956m_dataout <= in_data(80) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_80_2245q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1957m_dataout <= in_data(79) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_79_2246q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1958m_dataout <= in_data(78) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_78_2247q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1959m_dataout <= in_data(77) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_77_2248q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1960m_dataout <= in_data(76) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_76_2249q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1961m_dataout <= in_data(75) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_75_2250q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1962m_dataout <= in_data(74) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_74_2251q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1963m_dataout <= in_data(73) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_73_2252q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1964m_dataout <= in_data(72) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_72_2253q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1965m_dataout <= in_data(71) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_71_2254q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1966m_dataout <= in_data(70) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_70_2255q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1967m_dataout <= in_data(69) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_69_2256q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1968m_dataout <= in_data(68) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_68_2257q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1969m_dataout <= in_data(67) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_67_2258q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1970m_dataout <= in_data(66) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_66_2259q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1971m_dataout <= in_data(65) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_65_2260q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1972m_dataout <= in_data(64) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_64_2261q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1973m_dataout <= in_data(63) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_63_2262q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1974m_dataout <= in_data(62) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_62_2263q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1975m_dataout <= in_data(61) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_61_2264q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1976m_dataout <= in_data(60) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_60_2265q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1977m_dataout <= in_data(59) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_59_2266q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1978m_dataout <= in_data(58) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_58_2267q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1979m_dataout <= in_data(57) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_57_2268q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1980m_dataout <= in_data(56) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_56_2269q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1981m_dataout <= in_data(55) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_55_2270q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1982m_dataout <= in_data(54) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_54_2271q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1983m_dataout <= in_data(53) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_53_2272q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1984m_dataout <= in_data(52) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_52_2273q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1985m_dataout <= in_data(51) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_51_2274q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1986m_dataout <= in_data(50) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_50_2275q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1987m_dataout <= in_data(49) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_49_2276q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1988m_dataout <= in_data(48) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_48_2277q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1989m_dataout <= in_data(47) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_47_2278q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1990m_dataout <= in_data(46) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_46_2279q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1991m_dataout <= in_data(45) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_45_2280q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1992m_dataout <= in_data(44) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_44_2281q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1993m_dataout <= in_data(43) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_43_2282q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1994m_dataout <= in_data(42) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_42_2283q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1995m_dataout <= in_data(41) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_41_2284q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1996m_dataout <= in_data(40) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_40_2285q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1997m_dataout <= in_data(39) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_39_2286q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1998m_dataout <= in_data(38) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_38_2287q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1999m_dataout <= in_data(37) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_37_2288q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2000m_dataout <= in_data(36) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_36_2289q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2001m_dataout <= in_data(35) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_35_2290q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2002m_dataout <= in_data(34) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_34_2291q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2003m_dataout <= in_data(33) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_33_2292q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2004m_dataout <= in_data(32) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_32_2293q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2005m_dataout <= in_data(31) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_31_2294q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2006m_dataout <= in_data(30) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_30_2295q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2007m_dataout <= in_data(29) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_29_2296q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2008m_dataout <= in_data(28) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_28_2297q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2009m_dataout <= in_data(27) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_27_2298q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2010m_dataout <= in_data(26) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_26_2299q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2011m_dataout <= in_data(25) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_25_2300q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2012m_dataout <= in_data(24) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_24_2301q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2013m_dataout <= in_data(23) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_23_2302q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2014m_dataout <= in_data(22) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_22_2303q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2015m_dataout <= in_data(21) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_21_2304q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2016m_dataout <= in_data(20) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_20_2305q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2017m_dataout <= in_data(19) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_19_2306q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2018m_dataout <= in_data(18) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_18_2307q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2019m_dataout <= in_data(17) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_17_2308q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2020m_dataout <= in_data(16) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_16_2309q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2021m_dataout <= in_data(15) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_15_2310q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2022m_dataout <= in_data(14) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_14_2311q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2023m_dataout <= in_data(13) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_13_2312q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2024m_dataout <= in_data(12) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_12_2313q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2025m_dataout <= in_data(11) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_11_2314q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2026m_dataout <= in_data(10) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_10_2315q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2027m_dataout <= in_data(9) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_9_2316q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2028m_dataout <= in_data(8) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_8_2317q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2029m_dataout <= in_data(7) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_7_2318q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2030m_dataout <= in_data(6) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_6_2319q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2031m_dataout <= in_data(5) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_5_2320q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2032m_dataout <= in_data(4) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_4_2321q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2033m_dataout <= in_data(3) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_3_2322q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2034m_dataout <= in_data(2) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_2_2323q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2035m_dataout <= in_data(1) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_1_2324q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2036m_dataout <= in_data(0) WHEN wire_nil_w1w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_7_0_2332q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_203m_dataout <= in_startofpacket WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_95_685q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_204m_dataout <= in_endofpacket WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_94_686q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_205m_dataout <= in_data(93) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_93_687q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_206m_dataout <= in_data(92) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_92_688q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_207m_dataout <= in_data(91) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_91_689q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_208m_dataout <= in_data(90) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_90_690q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_209m_dataout <= in_data(89) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_89_691q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_210m_dataout <= in_data(88) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_88_692q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_211m_dataout <= in_data(87) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_87_693q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_212m_dataout <= in_data(86) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_86_694q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_213m_dataout <= in_data(85) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_85_695q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_214m_dataout <= in_data(84) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_84_696q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_215m_dataout <= in_data(83) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_83_697q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_216m_dataout <= in_data(82) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_82_698q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_217m_dataout <= in_data(81) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_81_699q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_218m_dataout <= in_data(80) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_80_700q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_219m_dataout <= in_data(79) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_79_701q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_220m_dataout <= in_data(78) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_78_702q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_221m_dataout <= in_data(77) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_77_703q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_222m_dataout <= in_data(76) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_76_704q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_223m_dataout <= in_data(75) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_75_705q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_224m_dataout <= in_data(74) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_74_706q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_225m_dataout <= in_data(73) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_73_707q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_226m_dataout <= in_data(72) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_72_708q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_227m_dataout <= in_data(71) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_71_709q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_228m_dataout <= in_data(70) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_70_710q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_229m_dataout <= in_data(69) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_69_711q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_230m_dataout <= in_data(68) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_68_712q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_231m_dataout <= in_data(67) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_67_713q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_232m_dataout <= in_data(66) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_66_714q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_233m_dataout <= in_data(65) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_65_715q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_234m_dataout <= in_data(64) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_64_716q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_235m_dataout <= in_data(63) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_63_717q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_236m_dataout <= in_data(62) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_62_718q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_237m_dataout <= in_data(61) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_61_719q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_238m_dataout <= in_data(60) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_60_720q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_239m_dataout <= in_data(59) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_59_721q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_240m_dataout <= in_data(58) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_58_722q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_241m_dataout <= in_data(57) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_57_723q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_242m_dataout <= in_data(56) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_56_724q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_243m_dataout <= in_data(55) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_55_725q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_244m_dataout <= in_data(54) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_54_726q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_245m_dataout <= in_data(53) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_53_727q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_246m_dataout <= in_data(52) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_52_728q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_247m_dataout <= in_data(51) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_51_729q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_248m_dataout <= in_data(50) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_50_730q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_249m_dataout <= in_data(49) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_49_731q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_250m_dataout <= in_data(48) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_48_732q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_251m_dataout <= in_data(47) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_47_733q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_252m_dataout <= in_data(46) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_46_734q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_253m_dataout <= in_data(45) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_45_735q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_254m_dataout <= in_data(44) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_44_736q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_255m_dataout <= in_data(43) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_43_737q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_256m_dataout <= in_data(42) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_42_738q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_257m_dataout <= in_data(41) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_41_739q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_258m_dataout <= in_data(40) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_40_740q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_259m_dataout <= in_data(39) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_39_741q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_260m_dataout <= in_data(38) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_38_742q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_261m_dataout <= in_data(37) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_37_743q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_262m_dataout <= in_data(36) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_36_744q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_263m_dataout <= in_data(35) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_35_745q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_264m_dataout <= in_data(34) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_34_746q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_265m_dataout <= in_data(33) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_33_747q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_266m_dataout <= in_data(32) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_32_748q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_267m_dataout <= in_data(31) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_31_749q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_268m_dataout <= in_data(30) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_30_750q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_269m_dataout <= in_data(29) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_29_751q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_270m_dataout <= in_data(28) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_28_752q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_271m_dataout <= in_data(27) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_27_753q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_272m_dataout <= in_data(26) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_26_754q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_273m_dataout <= in_data(25) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_25_755q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_274m_dataout <= in_data(24) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_24_756q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_275m_dataout <= in_data(23) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_23_757q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_276m_dataout <= in_data(22) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_22_758q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_277m_dataout <= in_data(21) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_21_759q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_278m_dataout <= in_data(20) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_20_760q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_279m_dataout <= in_data(19) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_19_761q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_280m_dataout <= in_data(18) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_18_762q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_281m_dataout <= in_data(17) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_17_763q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_282m_dataout <= in_data(16) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_16_764q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_283m_dataout <= in_data(15) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_15_765q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_284m_dataout <= in_data(14) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_14_766q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_285m_dataout <= in_data(13) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_13_767q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_286m_dataout <= in_data(12) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_12_768q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_287m_dataout <= in_data(11) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_11_769q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_288m_dataout <= in_data(10) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_10_770q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_289m_dataout <= in_data(9) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_9_771q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_290m_dataout <= in_data(8) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_8_772q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_291m_dataout <= in_data(7) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_7_773q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_292m_dataout <= in_data(6) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_6_774q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_293m_dataout <= in_data(5) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_5_775q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_294m_dataout <= in_data(4) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_4_776q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_295m_dataout <= in_data(3) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_3_777q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_296m_dataout <= in_data(2) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_2_778q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_297m_dataout <= in_data(1) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_1_779q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_298m_dataout <= in_data(0) WHEN wire_nii_w99w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_0_974q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_492m_dataout <= in_startofpacket WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_95_975q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_493m_dataout <= in_endofpacket WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_94_976q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_494m_dataout <= in_data(93) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_93_977q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_495m_dataout <= in_data(92) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_92_978q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_496m_dataout <= in_data(91) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_91_979q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_497m_dataout <= in_data(90) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_90_980q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_498m_dataout <= in_data(89) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_89_981q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_499m_dataout <= in_data(88) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_88_982q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_500m_dataout <= in_data(87) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_87_983q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_501m_dataout <= in_data(86) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_86_984q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_502m_dataout <= in_data(85) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_85_985q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_503m_dataout <= in_data(84) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_84_986q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_504m_dataout <= in_data(83) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_83_987q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_505m_dataout <= in_data(82) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_82_988q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_506m_dataout <= in_data(81) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_81_989q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_507m_dataout <= in_data(80) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_80_990q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_508m_dataout <= in_data(79) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_79_991q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_509m_dataout <= in_data(78) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_78_992q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_510m_dataout <= in_data(77) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_77_993q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_511m_dataout <= in_data(76) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_76_994q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_512m_dataout <= in_data(75) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_75_995q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_513m_dataout <= in_data(74) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_74_996q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_514m_dataout <= in_data(73) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_73_997q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_515m_dataout <= in_data(72) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_72_998q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_516m_dataout <= in_data(71) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_71_999q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_517m_dataout <= in_data(70) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_70_1000q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_518m_dataout <= in_data(69) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_69_1001q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_519m_dataout <= in_data(68) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_68_1002q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_520m_dataout <= in_data(67) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_67_1003q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_521m_dataout <= in_data(66) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_66_1004q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_522m_dataout <= in_data(65) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_65_1005q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_523m_dataout <= in_data(64) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_64_1006q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_524m_dataout <= in_data(63) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_63_1007q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_525m_dataout <= in_data(62) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_62_1008q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_526m_dataout <= in_data(61) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_61_1009q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_527m_dataout <= in_data(60) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_60_1010q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_528m_dataout <= in_data(59) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_59_1011q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_529m_dataout <= in_data(58) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_58_1012q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_530m_dataout <= in_data(57) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_57_1013q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_531m_dataout <= in_data(56) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_56_1014q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_532m_dataout <= in_data(55) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_55_1015q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_533m_dataout <= in_data(54) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_54_1016q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_534m_dataout <= in_data(53) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_53_1017q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_535m_dataout <= in_data(52) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_52_1018q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_536m_dataout <= in_data(51) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_51_1019q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_537m_dataout <= in_data(50) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_50_1020q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_538m_dataout <= in_data(49) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_49_1021q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_539m_dataout <= in_data(48) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_48_1022q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_540m_dataout <= in_data(47) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_47_1023q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_541m_dataout <= in_data(46) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_46_1024q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_542m_dataout <= in_data(45) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_45_1025q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_543m_dataout <= in_data(44) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_44_1026q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_544m_dataout <= in_data(43) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_43_1027q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_545m_dataout <= in_data(42) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_42_1028q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_546m_dataout <= in_data(41) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_41_1029q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_547m_dataout <= in_data(40) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_40_1030q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_548m_dataout <= in_data(39) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_39_1031q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_549m_dataout <= in_data(38) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_38_1032q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_550m_dataout <= in_data(37) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_37_1033q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_551m_dataout <= in_data(36) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_36_1034q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_552m_dataout <= in_data(35) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_35_1035q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_553m_dataout <= in_data(34) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_34_1036q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_554m_dataout <= in_data(33) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_33_1037q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_555m_dataout <= in_data(32) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_32_1038q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_556m_dataout <= in_data(31) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_31_1039q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_557m_dataout <= in_data(30) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_30_1040q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_558m_dataout <= in_data(29) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_29_1041q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_559m_dataout <= in_data(28) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_28_1042q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_560m_dataout <= in_data(27) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_27_1043q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_561m_dataout <= in_data(26) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_26_1044q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_562m_dataout <= in_data(25) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_25_1045q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_563m_dataout <= in_data(24) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_24_1046q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_564m_dataout <= in_data(23) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_23_1047q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_565m_dataout <= in_data(22) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_22_1048q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_566m_dataout <= in_data(21) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_21_1049q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_567m_dataout <= in_data(20) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_20_1050q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_568m_dataout <= in_data(19) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_19_1051q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_569m_dataout <= in_data(18) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_18_1052q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_570m_dataout <= in_data(17) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_17_1053q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_571m_dataout <= in_data(16) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_16_1054q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_572m_dataout <= in_data(15) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_15_1055q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_573m_dataout <= in_data(14) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_14_1056q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_574m_dataout <= in_data(13) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_13_1057q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_575m_dataout <= in_data(12) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_12_1058q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_576m_dataout <= in_data(11) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_11_1059q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_577m_dataout <= in_data(10) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_10_1060q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_578m_dataout <= in_data(9) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_9_1061q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_579m_dataout <= in_data(8) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_8_1062q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_580m_dataout <= in_data(7) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_7_1063q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_581m_dataout <= in_data(6) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_6_1064q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_582m_dataout <= in_data(5) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_5_1065q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_583m_dataout <= in_data(4) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_4_1066q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_584m_dataout <= in_data(3) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_3_1067q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_585m_dataout <= in_data(2) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_2_1068q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_586m_dataout <= in_data(1) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_1_1069q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_587m_dataout <= in_data(0) WHEN wire_nii_w196w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_2_0_1264q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_782m_dataout <= in_startofpacket WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_95_1265q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_783m_dataout <= in_endofpacket WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_94_1266q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_784m_dataout <= in_data(93) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_93_1267q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_785m_dataout <= in_data(92) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_92_1268q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_786m_dataout <= in_data(91) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_91_1269q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_787m_dataout <= in_data(90) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_90_1270q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_788m_dataout <= in_data(89) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_89_1271q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_789m_dataout <= in_data(88) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_88_1272q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_790m_dataout <= in_data(87) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_87_1273q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_791m_dataout <= in_data(86) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_86_1274q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_792m_dataout <= in_data(85) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_85_1275q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_793m_dataout <= in_data(84) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_84_1276q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_794m_dataout <= in_data(83) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_83_1277q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_795m_dataout <= in_data(82) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_82_1278q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_796m_dataout <= in_data(81) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_81_1279q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_797m_dataout <= in_data(80) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_80_1280q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_798m_dataout <= in_data(79) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_79_1281q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_799m_dataout <= in_data(78) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_78_1282q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_800m_dataout <= in_data(77) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_77_1283q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_801m_dataout <= in_data(76) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_76_1284q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_802m_dataout <= in_data(75) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_75_1285q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_803m_dataout <= in_data(74) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_74_1286q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_804m_dataout <= in_data(73) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_73_1287q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_805m_dataout <= in_data(72) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_72_1288q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_806m_dataout <= in_data(71) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_71_1289q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_807m_dataout <= in_data(70) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_70_1290q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_808m_dataout <= in_data(69) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_69_1291q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_809m_dataout <= in_data(68) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_68_1292q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_810m_dataout <= in_data(67) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_67_1293q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_811m_dataout <= in_data(66) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_66_1294q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_812m_dataout <= in_data(65) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_65_1295q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_813m_dataout <= in_data(64) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_64_1296q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_814m_dataout <= in_data(63) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_63_1297q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_815m_dataout <= in_data(62) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_62_1298q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_816m_dataout <= in_data(61) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_61_1299q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_817m_dataout <= in_data(60) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_60_1300q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_818m_dataout <= in_data(59) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_59_1301q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_819m_dataout <= in_data(58) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_58_1302q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_820m_dataout <= in_data(57) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_57_1303q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_821m_dataout <= in_data(56) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_56_1304q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_822m_dataout <= in_data(55) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_55_1305q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_823m_dataout <= in_data(54) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_54_1306q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_824m_dataout <= in_data(53) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_53_1307q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_825m_dataout <= in_data(52) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_52_1308q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_826m_dataout <= in_data(51) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_51_1309q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_827m_dataout <= in_data(50) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_50_1310q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_828m_dataout <= in_data(49) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_49_1311q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_829m_dataout <= in_data(48) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_48_1312q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_830m_dataout <= in_data(47) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_47_1313q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_831m_dataout <= in_data(46) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_46_1314q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_832m_dataout <= in_data(45) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_45_1315q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_833m_dataout <= in_data(44) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_44_1316q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_834m_dataout <= in_data(43) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_43_1317q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_835m_dataout <= in_data(42) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_42_1318q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_836m_dataout <= in_data(41) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_41_1319q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_837m_dataout <= in_data(40) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_40_1320q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_838m_dataout <= in_data(39) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_39_1321q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_839m_dataout <= in_data(38) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_38_1322q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_840m_dataout <= in_data(37) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_37_1323q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_841m_dataout <= in_data(36) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_36_1324q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_842m_dataout <= in_data(35) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_35_1325q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_843m_dataout <= in_data(34) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_34_1326q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_844m_dataout <= in_data(33) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_33_1327q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_845m_dataout <= in_data(32) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_32_1328q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_846m_dataout <= in_data(31) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_31_1329q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_847m_dataout <= in_data(30) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_30_1330q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_848m_dataout <= in_data(29) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_29_1331q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_849m_dataout <= in_data(28) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_28_1332q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_850m_dataout <= in_data(27) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_27_1333q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_851m_dataout <= in_data(26) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_26_1334q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_852m_dataout <= in_data(25) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_25_1335q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_853m_dataout <= in_data(24) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_24_1336q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_854m_dataout <= in_data(23) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_23_1337q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_855m_dataout <= in_data(22) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_22_1338q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_856m_dataout <= in_data(21) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_21_1339q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_857m_dataout <= in_data(20) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_20_1340q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_858m_dataout <= in_data(19) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_19_1341q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_859m_dataout <= in_data(18) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_18_1342q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_860m_dataout <= in_data(17) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_17_1343q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_861m_dataout <= in_data(16) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_16_1344q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_862m_dataout <= in_data(15) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_15_1345q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_863m_dataout <= in_data(14) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_14_1346q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_864m_dataout <= in_data(13) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_13_1347q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_865m_dataout <= in_data(12) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_12_1348q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_866m_dataout <= in_data(11) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_11_1349q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_867m_dataout <= in_data(10) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_10_1350q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_868m_dataout <= in_data(9) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_9_1351q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_869m_dataout <= in_data(8) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_8_1352q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_870m_dataout <= in_data(7) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_7_1353q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_871m_dataout <= in_data(6) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_6_1354q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_872m_dataout <= in_data(5) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_5_1355q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_873m_dataout <= in_data(4) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_4_1356q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_874m_dataout <= in_data(3) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_3_1357q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_875m_dataout <= in_data(2) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_2_1358q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_876m_dataout <= in_data(1) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_1_1359q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_877m_dataout <= in_data(0) WHEN wire_nii_w198w(0) = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_3_0_1554q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_2705m_dataout <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2330m_dataout WHEN s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always8_2328_dataout = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_2335q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2329m_dataout <= final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_2343q WHEN s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_read_2325_dataout = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_2335q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2330m_dataout <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2329m_dataout OR s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_write_2327_dataout;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2333m_dataout <= final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_6_2398q AND s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_write_2327_dataout;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2336m_dataout <= final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2_2347q WHEN s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_read_2325_dataout = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_2343q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2337m_dataout <= final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_2335q WHEN s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_write_2327_dataout = '1'  ELSE wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2336m_dataout;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2340m_dataout <= final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_3_2351q WHEN s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_read_2325_dataout = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2_2347q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2341m_dataout <= final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_2343q WHEN s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_write_2327_dataout = '1'  ELSE wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2340m_dataout;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2344m_dataout <= final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_4_2355q WHEN s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_read_2325_dataout = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_3_2351q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2345m_dataout <= final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2_2347q WHEN s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_write_2327_dataout = '1'  ELSE wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2344m_dataout;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2348m_dataout <= final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_5_2359q WHEN s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_read_2325_dataout = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_4_2355q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2349m_dataout <= final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_3_2351q WHEN s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_write_2327_dataout = '1'  ELSE wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2348m_dataout;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2352m_dataout <= final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_6_2398q WHEN s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_read_2325_dataout = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_5_2359q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2353m_dataout <= final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_4_2355q WHEN s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_write_2327_dataout = '1'  ELSE wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2352m_dataout;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2356m_dataout <= final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_7_2339q WHEN s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_read_2325_dataout = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_6_2398q;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2357m_dataout <= final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_5_2359q WHEN s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_write_2327_dataout = '1'  ELSE wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2356m_dataout;
	wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_7_2706m_dataout <= wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_2333m_dataout WHEN s_wire_final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always8_2328_dataout = '1'  ELSE final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_7_2339q;

 END RTL; --final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
--synopsys translate_on
--VALID FILE
