DC nid1
 0 to 1fffe000
 iSize 1000 iStep c
DC nid2
 1000 to 1ffff000
 iSize 1000 iStep c
DC nid3
 2000 to 20000000
 iSize 1000 iStep c
 Connected 8 Vaults
 Connected 8 Vaults
 Connected 8 Vaults
Inserting stop event at cycle 300 us, 300000000
 pim0.cube0.logicLayer.BW_recv_from_CPU.1 : Accumulator : Sum.u64 = 128; SumSQ.u64 = 128; CollectionCount.u64 = 149999; 
 pim0.cube0.ll.Vault0.Mem_Outstanding.1 : Accumulator : Sum.u64 = 496; SumSQ.u64 = 496; CollectionCount.u64 = 225056; 
 pim0.cube0.ll.Vault1.Mem_Outstanding.1 : Accumulator : Sum.u64 = 496; SumSQ.u64 = 496; CollectionCount.u64 = 225056; 
 pim0.cube0.ll.Vault2.Mem_Outstanding.1 : Accumulator : Sum.u64 = 496; SumSQ.u64 = 496; CollectionCount.u64 = 225056; 
 pim0.cube0.ll.Vault3.Mem_Outstanding.1 : Accumulator : Sum.u64 = 496; SumSQ.u64 = 496; CollectionCount.u64 = 225056; 
 pim0.cube0.ll.Vault4.Mem_Outstanding.1 : Accumulator : Sum.u64 = 496; SumSQ.u64 = 496; CollectionCount.u64 = 225056; 
 pim0.cube0.ll.Vault5.Mem_Outstanding.1 : Accumulator : Sum.u64 = 496; SumSQ.u64 = 496; CollectionCount.u64 = 225056; 
 pim0.cube0.ll.Vault6.Mem_Outstanding.1 : Accumulator : Sum.u64 = 496; SumSQ.u64 = 496; CollectionCount.u64 = 225056; 
 pim0.cube0.ll.Vault7.Mem_Outstanding.1 : Accumulator : Sum.u64 = 496; SumSQ.u64 = 496; CollectionCount.u64 = 225056; 
 pim1.cube1.logicLayer.BW_recv_from_CPU.1 : Accumulator : Sum.u64 = 128; SumSQ.u64 = 128; CollectionCount.u64 = 149999; 
 pim1.cube1.ll.Vault0.Mem_Outstanding.1 : Accumulator : Sum.u64 = 496; SumSQ.u64 = 496; CollectionCount.u64 = 225056; 
 pim1.cube1.ll.Vault1.Mem_Outstanding.1 : Accumulator : Sum.u64 = 496; SumSQ.u64 = 496; CollectionCount.u64 = 225056; 
 pim1.cube1.ll.Vault2.Mem_Outstanding.1 : Accumulator : Sum.u64 = 496; SumSQ.u64 = 496; CollectionCount.u64 = 225056; 
 pim1.cube1.ll.Vault3.Mem_Outstanding.1 : Accumulator : Sum.u64 = 496; SumSQ.u64 = 496; CollectionCount.u64 = 225056; 
 pim1.cube1.ll.Vault4.Mem_Outstanding.1 : Accumulator : Sum.u64 = 496; SumSQ.u64 = 496; CollectionCount.u64 = 225056; 
 pim1.cube1.ll.Vault5.Mem_Outstanding.1 : Accumulator : Sum.u64 = 496; SumSQ.u64 = 496; CollectionCount.u64 = 225056; 
 pim1.cube1.ll.Vault6.Mem_Outstanding.1 : Accumulator : Sum.u64 = 496; SumSQ.u64 = 496; CollectionCount.u64 = 225056; 
 pim1.cube1.ll.Vault7.Mem_Outstanding.1 : Accumulator : Sum.u64 = 496; SumSQ.u64 = 496; CollectionCount.u64 = 225056; 
 pim2.cube2.logicLayer.BW_recv_from_CPU.1 : Accumulator : Sum.u64 = 124; SumSQ.u64 = 124; CollectionCount.u64 = 149999; 
 pim2.cube2.ll.Vault0.Mem_Outstanding.1 : Accumulator : Sum.u64 = 496; SumSQ.u64 = 496; CollectionCount.u64 = 225056; 
 pim2.cube2.ll.Vault1.Mem_Outstanding.1 : Accumulator : Sum.u64 = 496; SumSQ.u64 = 496; CollectionCount.u64 = 225056; 
 pim2.cube2.ll.Vault2.Mem_Outstanding.1 : Accumulator : Sum.u64 = 496; SumSQ.u64 = 496; CollectionCount.u64 = 225056; 
 pim2.cube2.ll.Vault3.Mem_Outstanding.1 : Accumulator : Sum.u64 = 496; SumSQ.u64 = 496; CollectionCount.u64 = 225056; 
 pim2.cube2.ll.Vault4.Mem_Outstanding.1 : Accumulator : Sum.u64 = 496; SumSQ.u64 = 496; CollectionCount.u64 = 225056; 
 pim2.cube2.ll.Vault5.Mem_Outstanding.1 : Accumulator : Sum.u64 = 496; SumSQ.u64 = 496; CollectionCount.u64 = 225056; 
 pim2.cube2.ll.Vault6.Mem_Outstanding.1 : Accumulator : Sum.u64 = 434; SumSQ.u64 = 434; CollectionCount.u64 = 225056; 
 pim2.cube2.ll.Vault7.Mem_Outstanding.1 : Accumulator : Sum.u64 = 434; SumSQ.u64 = 434; CollectionCount.u64 = 225056; 
streamCPU Finished after 3023 issued reads, 3023 returned
Completed @ 300000 ns
streamCPU Finished after 2915 issued reads, 2915 returned
Completed @ 300000 ns
streamCPU Finished after 2999 issued reads, 2999 returned
Completed @ 300000 ns
streamCPU Finished after 3038 issued reads, 3038 returned
Completed @ 300000 ns

------------------------------------------------------------------------
--- Cache Stats
--- Name: cpu.q0.l1cache_0
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           3023
     GetS:                                       2721
     GetX:                                       302
     GetSEx:                                     0
- Total misses:                                  572
     GetS, miss on arrival:                      395
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      153
     GetX, miss after being blocked:             24
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    2451
     GetS, hit on arrival:                       1772
     GetS, hit after being blocked:              554
     GetX, hit on arrival:                       72
     GetX, hit after being blocked:              53
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     81.078%
- Miss ratio:                                    18.922%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   395
- GetX   I->M:                                   32
- GetX   S->M:                                   145
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 2]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    4201
- Requests handled by MSHR (MSHR hits):          1203
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        172
- Latency GetS   I->S                            197
- Latency GetX   I->M                            209
- Latency GetX   S->M                            104

------------------------------------------------------------------------
--- Cache Stats
--- Name: cpu.q0.l1cache_1
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           2915
     GetS:                                       2616
     GetX:                                       299
     GetSEx:                                     0
- Total misses:                                  555
     GetS, miss on arrival:                      341
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      197
     GetX, miss after being blocked:             17
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    2360
     GetS, hit on arrival:                       1947
     GetS, hit after being blocked:              328
     GetX, hit on arrival:                       66
     GetX, hit after being blocked:              19
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     80.961%
- Miss ratio:                                    19.039%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   341
- GetX   I->M:                                   40
- GetX   S->M:                                   174
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 108]
- PUTE sent due to [inv, evictions]:             [0, 121]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    3509
- Requests handled by MSHR (MSHR hits):          919
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        101
- Latency GetS   I->S                            105
- Latency GetX   I->M                            103
- Latency GetX   S->M                            98

------------------------------------------------------------------------
--- Cache Stats
--- Name: cpu.q0.l1cache_2
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           2999
     GetS:                                       2694
     GetX:                                       305
     GetSEx:                                     0
- Total misses:                                  581
     GetS, miss on arrival:                      371
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      189
     GetX, miss after being blocked:             21
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    2418
     GetS, hit on arrival:                       1927
     GetS, hit after being blocked:              396
     GetX, hit on arrival:                       74
     GetX, hit after being blocked:              21
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     80.627%
- Miss ratio:                                    19.373%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   371
- GetX   I->M:                                   42
- GetX   S->M:                                   168
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 23]
- PUTE sent due to [inv, evictions]:             [0, 3]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    4052
- Requests handled by MSHR (MSHR hits):          1019
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        116
- Latency GetS   I->S                            125
- Latency GetX   I->M                            119
- Latency GetX   S->M                            100

------------------------------------------------------------------------
--- Cache Stats
--- Name: cpu.q0.l1cache_3
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           3038
     GetS:                                       2766
     GetX:                                       272
     GetSEx:                                     0
- Total misses:                                  510
     GetS, miss on arrival:                      389
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      112
     GetX, miss after being blocked:             9
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    2528
     GetS, hit on arrival:                       1675
     GetS, hit after being blocked:              702
     GetX, hit on arrival:                       82
     GetX, hit after being blocked:              69
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     83.213%
- Miss ratio:                                    16.787%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   389
- GetX   I->M:                                   45
- GetX   S->M:                                   76
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    4211
- Requests handled by MSHR (MSHR hits):          1290
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        233
- Latency GetS   I->S                            258
- Latency GetX   I->M                            245
- Latency GetX   S->M                            105

------------------------------------------------------------------------
--- Cache Stats
--- Name: cpu.q0.l2cache_nid0
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           2218
     GetS:                                       1496
     GetX:                                       722
     GetSEx:                                     0
- Total misses:                                  1237
     GetS, miss on arrival:                      1076
     GetS, miss after being blocked:             41
     GetX, miss on arrival:                      114
     GetX, miss after being blocked:             6
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    981
     GetS, hit on arrival:                       353
     GetS, hit after being blocked:              26
     GetX, hit on arrival:                       598
     GetX, hit after being blocked:              4
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     44.229%
- Miss ratio:                                    55.771%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   347
- GetS   M(present at another cache):            770
- GetX   I->M:                                   33
- GetX   S->M:                                   0
- GetX   M(present at another cache):            87
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
- GetSEx M(present at another cache):            0
------------ Replacements and evictions -------------------
- PutS received:                                 133
- PutM received:                                 124
- PutX received:                                 0
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    3712
- Requests handled by MSHR (MSHR hits):          1314
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        44
- Latency GetS   I->S                            93
- Latency GetS   M                               25
- Latency GetX   I->M                            92
- Latency GetX   M                               26
- NACKs sent (MSHR Full, TopCC):                  0
- InvalidateX sent                                0
- Invalidates sent (non-eviction):                923
- Invalidates sent due to evictions:              0
- Instances where eviction caused invalidation:   0

--------------------------------------------------------------------
--- Directory Controller
--- Name: pim0.dc_nid1
--------------------------------------------------------------------
- Total requests received:  128
- GetS received:            116
- GetX received:            12
- GetSEx received:          0
- PutM received:            0
- PutE received:            0
- PutS received:            0
- NACK received:            0
- FetchResp received:       0
- FetchXResp received:      0
- PutM response received:   0
- PutE response received:   0
- PutS response received:   0
- Data reads issued:        127
- Data writes issued:       0
- Dir entry reads:          1
- Dir entry writes:         0
- Inv sent:                 0
- FetchInv sent:            0
- FetchInvX sent:           0
- GetSResp sent:            116
- GetXResp sent:            12
- NACKs sent:               0
- Avg Req Time:             60 ns
- Avg 'Get' Req Time:       60 ns
- Avg 'Put' Req Time:       0 ns
- Entry Cache Hits:         128
- MSHR hits:                0

--------------------------------------------------------------------
--- Main Memory Stats
--- Name: pim0.memory
--------------------------------------------------------------------
- GetS received (read):  116
- GetX received (read):  12
- GetSEx received (read):  0
- PutM received (write):  0
- Avg. Requests out: 0.024

--------------------------------------------------------------------
--- Directory Controller
--- Name: pim1.dc_nid2
--------------------------------------------------------------------
- Total requests received:  128
- GetS received:            119
- GetX received:            9
- GetSEx received:          0
- PutM received:            0
- PutE received:            0
- PutS received:            0
- NACK received:            0
- FetchResp received:       0
- FetchXResp received:      0
- PutM response received:   0
- PutE response received:   0
- PutS response received:   0
- Data reads issued:        127
- Data writes issued:       0
- Dir entry reads:          1
- Dir entry writes:         0
- Inv sent:                 0
- FetchInv sent:            0
- FetchInvX sent:           0
- GetSResp sent:            119
- GetXResp sent:            9
- NACKs sent:               0
- Avg Req Time:             59 ns
- Avg 'Get' Req Time:       59 ns
- Avg 'Put' Req Time:       0 ns
- Entry Cache Hits:         128
- MSHR hits:                0

--------------------------------------------------------------------
--- Main Memory Stats
--- Name: pim1.memory
--------------------------------------------------------------------
- GetS received (read):  119
- GetX received (read):  9
- GetSEx received (read):  0
- PutM received (write):  0
- Avg. Requests out: 0.024

--------------------------------------------------------------------
--- Directory Controller
--- Name: pim2.dc_nid3
--------------------------------------------------------------------
- Total requests received:  124
- GetS received:            112
- GetX received:            12
- GetSEx received:          0
- PutM received:            0
- PutE received:            0
- PutS received:            0
- NACK received:            0
- FetchResp received:       0
- FetchXResp received:      0
- PutM response received:   0
- PutE response received:   0
- PutS response received:   0
- Data reads issued:        123
- Data writes issued:       0
- Dir entry reads:          1
- Dir entry writes:         0
- Inv sent:                 0
- FetchInv sent:            0
- FetchInvX sent:           0
- GetSResp sent:            112
- GetXResp sent:            12
- NACKs sent:               0
- Avg Req Time:             60 ns
- Avg 'Get' Req Time:       60 ns
- Avg 'Put' Req Time:       0 ns
- Entry Cache Hits:         124
- MSHR hits:                0

--------------------------------------------------------------------
--- Main Memory Stats
--- Name: pim2.memory
--------------------------------------------------------------------
- GetS received (read):  112
- GetX received (read):  12
- GetSEx received (read):  0
- PutM received (write):  0
- Avg. Requests out: 0.024
Simulation is complete, simulated time: 300 us
