============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Fri Aug 23 19:47:18 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(370)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(58)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(69)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(80)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(245)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  2.185210s wall, 1.731611s user + 0.140401s system = 1.872012s CPU (85.7%)

RUN-1004 : used memory is 152 MB, reserved memory is 132 MB, peak memory is 152 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(370)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(58)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(69)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(80)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(245)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(370)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(58)
HDL-5007 WARNING: identifier 'pwm_state_read' is used before its declaration in CPLD_SOC_AHB_TOP.v(69)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(80)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: identifier 'pnumcnt0' is used before its declaration in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(245)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(307)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(307)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(393)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(393)
SYN-5014 WARNING: the net's pin: pin "i1[43]" in CPLD_SOC_AHB_TOP.v(63)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(307)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(393)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(393)
SYN-5014 WARNING: the net's pin: pin "i1[44]" in CPLD_SOC_AHB_TOP.v(63)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(307)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(393)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(393)
SYN-5014 WARNING: the net's pin: pin "i1[45]" in CPLD_SOC_AHB_TOP.v(63)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(307)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(393)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(393)
SYN-5014 WARNING: the net's pin: pin "i1[46]" in CPLD_SOC_AHB_TOP.v(63)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(307)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(393)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(393)
SYN-5014 WARNING: the net's pin: pin "i1[47]" in CPLD_SOC_AHB_TOP.v(63)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(307)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(393)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(393)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(307)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(393)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(393)
SYN-5014 WARNING: the net's pin: pin "i1[34]" in CPLD_SOC_AHB_TOP.v(63)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(307)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(393)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(393)
SYN-5014 WARNING: the net's pin: pin "i1[35]" in CPLD_SOC_AHB_TOP.v(63)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(307)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(393)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(393)
SYN-5014 WARNING: the net's pin: pin "i1[36]" in CPLD_SOC_AHB_TOP.v(63)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(307)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(393)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(393)
SYN-5014 WARNING: the net's pin: pin "i1[37]" in CPLD_SOC_AHB_TOP.v(63)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(307)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(393)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(393)
SYN-5014 WARNING: the net's pin: pin "i1[38]" in CPLD_SOC_AHB_TOP.v(63)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(307)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(393)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(393)
SYN-5014 WARNING: the net's pin: pin "i1[40]" in CPLD_SOC_AHB_TOP.v(63)
SYN-5014 WARNING: the net's pin: pin "i1[39]" in CPLD_SOC_AHB_TOP.v(63)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(307)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(393)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(393)
SYN-5014 WARNING: the net's pin: pin "i1[41]" in CPLD_SOC_AHB_TOP.v(63)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(307)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(393)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(393)
SYN-5014 WARNING: the net's pin: pin "i1[42]" in CPLD_SOC_AHB_TOP.v(63)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 116 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2923/8540 useful/useless nets, 2676/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 86 onehot mux instances.
SYN-1020 : Optimized 290 distributor mux.
SYN-1016 : Merged 730 instances.
SYN-1015 : Optimize round 1, 18490 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 2656/697 useful/useless nets, 2409/349 useful/useless insts
SYN-1017 : Remove 3 const input seq instances
SYN-1002 :     reg0_b2
SYN-1002 :     reg2_b3
SYN-1002 :     uart_byte_tx/reg1_b0
SYN-1018 : Transformed 2 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 457 better
SYN-1014 : Optimize round 3
SYN-1032 : 2643/3 useful/useless nets, 2396/5 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 8 better
SYN-1014 : Optimize round 4
SYN-1032 : 2643/0 useful/useless nets, 2396/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.665765s wall, 2.496016s user + 0.078001s system = 2.574016s CPU (96.6%)

RUN-1004 : used memory is 175 MB, reserved memory is 155 MB, peak memory is 179 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1583
  #and                477
  #nand                 0
  #or                 339
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 73
  #bufif1               0
  #MX21                23
  #FADD                 0
  #DFF                671
  #LATCH                0
#MACRO_ADD             13
#MACRO_EQ              36
#MACRO_MUX            603

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |911    |671    |49     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2757/28 useful/useless nets, 2511/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3268/0 useful/useless nets, 3023/0 useful/useless insts
SYN-1016 : Merged 33 instances.
SYN-2501 : Optimize round 1, 344 better
SYN-2501 : Optimize round 2
SYN-1032 : 3235/0 useful/useless nets, 2990/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 4054/0 useful/useless nets, 3809/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 14413, tnet num: 4065, tinst num: 3803, tnode num: 23527, tedge num: 25167.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4065 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 722 (3.98), #lev = 7 (3.58)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 719 (3.95), #lev = 7 (3.58)
SYN-2581 : Mapping with K=5, #lut = 719 (3.95), #lev = 7 (3.58)
SYN-3001 : Logic optimization runtime opt =   0.23 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2659 instances into 720 LUTs, name keeping = 57%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2103/0 useful/useless nets, 1858/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 669 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 720 LUT to BLE ...
SYN-4008 : Packed 720 LUT and 356 SEQ to BLE.
SYN-4003 : Packing 313 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (313 nodes)...
SYN-4004 : #1: Packed 122 SEQ (7331 nodes)...
SYN-4004 : #2: Packed 237 SEQ (33765 nodes)...
SYN-4004 : #3: Packed 294 SEQ (14371 nodes)...
SYN-4004 : #4: Packed 310 SEQ (2543 nodes)...
SYN-4004 : #5: Packed 313 SEQ (137 nodes)...
SYN-4004 : #6: Packed 313 SEQ (0 nodes)...
SYN-4005 : Packed 313 SEQ with LUT/SLICE
SYN-4006 : 66 single LUT's are left
SYN-4006 : 313 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 720/1064 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  940   out of   4480   20.98%
#reg                  669   out of   4480   14.93%
#le                   940
  #lut only           271   out of    940   28.83%
  #reg only             0   out of    940    0.00%
  #lut&reg            669   out of    940   71.17%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |940   |940   |669   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.704162s wall, 3.322821s user + 0.093601s system = 3.416422s CPU (92.2%)

RUN-1004 : used memory is 222 MB, reserved memory is 197 MB, peak memory is 224 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.176179s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (98.1%)

RUN-1004 : used memory is 222 MB, reserved memory is 197 MB, peak memory is 224 MB
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2087/24 useful/useless nets, 1104/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1978/109 useful/useless nets, 995/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1978/0 useful/useless nets, 995/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.673029s wall, 1.591210s user + 0.000000s system = 1.591210s CPU (95.1%)

RUN-1004 : used memory is 222 MB, reserved memory is 197 MB, peak memory is 224 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2015/0 useful/useless nets, 1036/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 2006/0 useful/useless nets, 1027/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2063/0 useful/useless nets, 1084/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 2063/0 useful/useless nets, 1084/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2204/6 useful/useless nets, 1225/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 8508, tnet num: 2205, tinst num: 1220, tnode num: 12079, tedge num: 14766.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2099/0 useful/useless nets, 1120/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2149 nodes)...
SYN-4004 : #4: Packed 58 SEQ (3473 nodes)...
SYN-4004 : #5: Packed 59 SEQ (3158 nodes)...
SYN-4004 : #6: Packed 63 SEQ (5997 nodes)...
SYN-4004 : #7: Packed 79 SEQ (6119 nodes)...
SYN-4004 : #8: Packed 85 SEQ (2338 nodes)...
SYN-4004 : #9: Packed 91 SEQ (472 nodes)...
SYN-4004 : #10: Packed 91 SEQ (0 nodes)...
SYN-4005 : Packed 91 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 95/892 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.463206s wall, 1.326008s user + 0.062400s system = 1.388409s CPU (94.9%)

RUN-1004 : used memory is 227 MB, reserved memory is 204 MB, peak memory is 230 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.447415s wall, 3.182420s user + 0.109201s system = 3.291621s CPU (95.5%)

RUN-1004 : used memory is 227 MB, reserved memory is 204 MB, peak memory is 230 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n427' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n428' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n438' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n439' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n440' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n441' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n442' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n443' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n444' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n445' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n446' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n437' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n447' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n448' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n449' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n450' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n436' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n435' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n434' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n433' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n432' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n431' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n430' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n429' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (40 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 690 instances
RUN-1001 : 288 mslices, 287 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1833 nets
RUN-1001 : 977 nets have 2 pins
RUN-1001 : 658 nets have [3 - 5] pins
RUN-1001 : 117 nets have [6 - 10] pins
RUN-1001 : 46 nets have [11 - 20] pins
RUN-1001 : 32 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 688 instances, 575 slices, 21 macros(134 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7351, tnet num: 1831, tinst num: 688, tnode num: 9073, tedge num: 12122.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1831 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.384883s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (101.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 292242
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 25%, beta_incr = 0.845982
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 188768, overlap = 22.75
PHY-3002 : Step(2): len = 144601, overlap = 30.5
PHY-3002 : Step(3): len = 124327, overlap = 39
PHY-3002 : Step(4): len = 107986, overlap = 45.25
PHY-3002 : Step(5): len = 93745.8, overlap = 54.25
PHY-3002 : Step(6): len = 81767.5, overlap = 59.25
PHY-3002 : Step(7): len = 72793.5, overlap = 67.5
PHY-3002 : Step(8): len = 63330.2, overlap = 75.25
PHY-3002 : Step(9): len = 54702, overlap = 81.25
PHY-3002 : Step(10): len = 50274.7, overlap = 84.75
PHY-3002 : Step(11): len = 46158.9, overlap = 91.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.57029e-06
PHY-3002 : Step(12): len = 45918.9, overlap = 90.75
PHY-3002 : Step(13): len = 46121.3, overlap = 86
PHY-3002 : Step(14): len = 46604.5, overlap = 84
PHY-3002 : Step(15): len = 45655.1, overlap = 83
PHY-3002 : Step(16): len = 44527.2, overlap = 81.75
PHY-3002 : Step(17): len = 45214.6, overlap = 75.75
PHY-3002 : Step(18): len = 46778.4, overlap = 62
PHY-3002 : Step(19): len = 46422.5, overlap = 61.25
PHY-3002 : Step(20): len = 46520.6, overlap = 60.25
PHY-3002 : Step(21): len = 46067.5, overlap = 60
PHY-3002 : Step(22): len = 45852.7, overlap = 59.75
PHY-3002 : Step(23): len = 45753.5, overlap = 61.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.14057e-06
PHY-3002 : Step(24): len = 46495.2, overlap = 60.5
PHY-3002 : Step(25): len = 46397.4, overlap = 60
PHY-3002 : Step(26): len = 46339.6, overlap = 59.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.54345e-05
PHY-3002 : Step(27): len = 46847.5, overlap = 58.5
PHY-3002 : Step(28): len = 47214.2, overlap = 52.75
PHY-3002 : Step(29): len = 48016.7, overlap = 58
PHY-3002 : Step(30): len = 47569.7, overlap = 59.25
PHY-3002 : Step(31): len = 48051.5, overlap = 60.25
PHY-3002 : Step(32): len = 48456.1, overlap = 60
PHY-3002 : Step(33): len = 48739.9, overlap = 58
PHY-3002 : Step(34): len = 49097.6, overlap = 57.25
PHY-3002 : Step(35): len = 49090.9, overlap = 57.75
PHY-3002 : Step(36): len = 49009, overlap = 58.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.08689e-05
PHY-3002 : Step(37): len = 49787.4, overlap = 54.25
PHY-3002 : Step(38): len = 49990, overlap = 55.25
PHY-3002 : Step(39): len = 50115.9, overlap = 55.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.38914e-05
PHY-3002 : Step(40): len = 50421.5, overlap = 56
PHY-3002 : Step(41): len = 51346, overlap = 56
PHY-3002 : Step(42): len = 51643, overlap = 55.75
PHY-3002 : Step(43): len = 51089.4, overlap = 56
PHY-3002 : Step(44): len = 50937.1, overlap = 56
PHY-3002 : Step(45): len = 50970.9, overlap = 56.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006956s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845982
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.83328e-06
PHY-3002 : Step(46): len = 55749.1, overlap = 49
PHY-3002 : Step(47): len = 55443.1, overlap = 49
PHY-3002 : Step(48): len = 54149.5, overlap = 48
PHY-3002 : Step(49): len = 53803.2, overlap = 47
PHY-3002 : Step(50): len = 53182.5, overlap = 48.25
PHY-3002 : Step(51): len = 52864.8, overlap = 51.75
PHY-3002 : Step(52): len = 52112.4, overlap = 52.5
PHY-3002 : Step(53): len = 51861.4, overlap = 54
PHY-3002 : Step(54): len = 51455.8, overlap = 56.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.66656e-06
PHY-3002 : Step(55): len = 51325, overlap = 57
PHY-3002 : Step(56): len = 51325, overlap = 57
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.33312e-06
PHY-3002 : Step(57): len = 51446.7, overlap = 57
PHY-3002 : Step(58): len = 51446.7, overlap = 57
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845982
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.79449e-06
PHY-3002 : Step(59): len = 51707.9, overlap = 81.75
PHY-3002 : Step(60): len = 51863.6, overlap = 81.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.5589e-05
PHY-3002 : Step(61): len = 52251.8, overlap = 80.75
PHY-3002 : Step(62): len = 53105.6, overlap = 79.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.1178e-05
PHY-3002 : Step(63): len = 53719.9, overlap = 77
PHY-3002 : Step(64): len = 56265.4, overlap = 71.75
PHY-3002 : Step(65): len = 56817.3, overlap = 69.5
PHY-3002 : Step(66): len = 56595.5, overlap = 69.5
PHY-3002 : Step(67): len = 56655.4, overlap = 69.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.23559e-05
PHY-3002 : Step(68): len = 58367.6, overlap = 66
PHY-3002 : Step(69): len = 60185.2, overlap = 62.75
PHY-3002 : Step(70): len = 60797.5, overlap = 61.5
PHY-3002 : Step(71): len = 61257.2, overlap = 62.5
PHY-3002 : Step(72): len = 61274.9, overlap = 61.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000124712
PHY-3002 : Step(73): len = 63853.4, overlap = 55.75
PHY-3002 : Step(74): len = 67075.4, overlap = 51.75
PHY-3002 : Step(75): len = 68883.9, overlap = 50.75
PHY-3002 : Step(76): len = 68458, overlap = 49
PHY-3002 : Step(77): len = 68203.1, overlap = 49.25
PHY-3002 : Step(78): len = 68165.8, overlap = 50.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000240612
PHY-3002 : Step(79): len = 70603.5, overlap = 45.5
PHY-3002 : Step(80): len = 71939.4, overlap = 40.25
PHY-3002 : Step(81): len = 73795.6, overlap = 38
PHY-3002 : Step(82): len = 74972.7, overlap = 35
PHY-3002 : Step(83): len = 74767.9, overlap = 32
PHY-3002 : Step(84): len = 74830.4, overlap = 31.25
PHY-3002 : Step(85): len = 75025.9, overlap = 32.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.201144s wall, 0.046800s user + 0.140401s system = 0.187201s CPU (93.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.845982
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000179226
PHY-3002 : Step(86): len = 75877.4, overlap = 17.5
PHY-3002 : Step(87): len = 74642.8, overlap = 22
PHY-3002 : Step(88): len = 73809.3, overlap = 29.25
PHY-3002 : Step(89): len = 73394.1, overlap = 33.75
PHY-3002 : Step(90): len = 73236.5, overlap = 35.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000358452
PHY-3002 : Step(91): len = 75313.8, overlap = 29.5
PHY-3002 : Step(92): len = 76162.4, overlap = 28.5
PHY-3002 : Step(93): len = 76931.3, overlap = 28
PHY-3002 : Step(94): len = 77417.2, overlap = 28
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000716904
PHY-3002 : Step(95): len = 79303.2, overlap = 26.75
PHY-3002 : Step(96): len = 80418.7, overlap = 25.25
PHY-3002 : Step(97): len = 82367.1, overlap = 23.75
PHY-3002 : Step(98): len = 82508.6, overlap = 22.75
PHY-3002 : Step(99): len = 82283.4, overlap = 22.75
PHY-3002 : Step(100): len = 82571.1, overlap = 23.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017243s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (90.5%)

PHY-3001 : Legalized: Len = 83403.4, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 750 tiles.
PHY-3001 : 8 instances has been re-located, deltaX = 7, deltaY = 3.
PHY-3001 : Final: Len = 83561.4, Over = 0
RUN-1003 : finish command "place" in  6.236609s wall, 6.240040s user + 1.201208s system = 7.441248s CPU (119.3%)

RUN-1004 : used memory is 229 MB, reserved memory is 204 MB, peak memory is 230 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 741 to 583
PHY-1001 : Pin misalignment score is improved from 583 to 569
PHY-1001 : Pin misalignment score is improved from 569 to 569
PHY-1001 : Pin local connectivity score is improved from 105 to 1
PHY-1001 : Pin misalignment score is improved from 582 to 570
PHY-1001 : Pin misalignment score is improved from 570 to 570
PHY-1001 : Pin local connectivity score is improved from 12 to 1
PHY-1001 : End pin swap;  0.637088s wall, 0.592804s user + 0.000000s system = 0.592804s CPU (93.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 690 instances
RUN-1001 : 288 mslices, 287 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1833 nets
RUN-1001 : 977 nets have 2 pins
RUN-1001 : 658 nets have [3 - 5] pins
RUN-1001 : 117 nets have [6 - 10] pins
RUN-1001 : 46 nets have [11 - 20] pins
RUN-1001 : 32 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 101272, over cnt = 282(3%), over = 487, worst = 13
PHY-1002 : len = 102256, over cnt = 146(1%), over = 228, worst = 12
PHY-1002 : len = 103392, over cnt = 114(1%), over = 167, worst = 10
PHY-1002 : len = 105512, over cnt = 37(0%), over = 61, worst = 9
PHY-1002 : len = 106040, over cnt = 19(0%), over = 39, worst = 8
PHY-1002 : len = 106296, over cnt = 16(0%), over = 36, worst = 8
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7351, tnet num: 1831, tinst num: 688, tnode num: 9073, tedge num: 12122.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1831 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.201466s wall, 1.170008s user + 0.015600s system = 1.185608s CPU (98.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.157501s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (89.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007536s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (207.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 201440, over cnt = 63(0%), over = 63, worst = 1
PHY-1001 : End Routed; 11.142308s wall, 11.138471s user + 0.078001s system = 11.216472s CPU (100.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 200952, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 1; 0.089179s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (87.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 201056, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.060756s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (102.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 201088, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 201088
PHY-1001 : End DR Iter 3; 0.025501s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (183.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  17.731416s wall, 17.238111s user + 0.218401s system = 17.456512s CPU (98.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  19.695467s wall, 19.188123s user + 0.234002s system = 19.422124s CPU (98.6%)

RUN-1004 : used memory is 283 MB, reserved memory is 257 MB, peak memory is 345 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1145   out of   4480   25.56%
#reg                  815   out of   4480   18.19%
#le                  1145
  #lut only           330   out of   1145   28.82%
  #reg only             0   out of   1145    0.00%
  #lut&reg            815   out of   1145   71.18%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.783688s wall, 1.450809s user + 0.109201s system = 1.560010s CPU (87.5%)

RUN-1004 : used memory is 284 MB, reserved memory is 259 MB, peak memory is 345 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7351, tnet num: 1831, tinst num: 688, tnode num: 9073, tedge num: 12122.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1831 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.775304s wall, 1.466409s user + 0.046800s system = 1.513210s CPU (85.2%)

RUN-1004 : used memory is 346 MB, reserved memory is 320 MB, peak memory is 346 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 690
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1833, pip num: 16996
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 789 valid insts, and 46689 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  11.689192s wall, 16.801308s user + 0.124801s system = 16.926109s CPU (144.8%)

RUN-1004 : used memory is 354 MB, reserved memory is 330 MB, peak memory is 362 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  2.194450s wall, 1.279208s user + 0.046800s system = 1.326008s CPU (60.4%)

RUN-1004 : used memory is 456 MB, reserved memory is 452 MB, peak memory is 459 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.768956s wall, 1.887612s user + 0.202801s system = 2.090413s CPU (7.8%)

RUN-1004 : used memory is 435 MB, reserved memory is 453 MB, peak memory is 460 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.827814s wall, 0.140401s user + 0.046800s system = 0.187201s CPU (2.7%)

RUN-1004 : used memory is 379 MB, reserved memory is 398 MB, peak memory is 460 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.718942s wall, 3.837625s user + 0.327602s system = 4.165227s CPU (11.3%)

RUN-1004 : used memory is 369 MB, reserved memory is 390 MB, peak memory is 460 MB
GUI-1001 : Download success!
