--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Progs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 2 -n 3 -fastpaths -xml BatListener.twx BatListener.ncd -o BatListener.twr
BatListener.pcf -ucf BatListener.ucf

Design file:              BatListener.ncd
Physical constraint file: BatListener.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_p_AD_SCO = PERIOD TIMEGRP "p_AD_SCO" 50 ns HIGH 50% 
INPUT_JITTER 0.001 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1596 paths analyzed, 652 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  48.680ns.
--------------------------------------------------------------------------------

Paths for end point inst_BatADC/Mshreg_s_ResetSync_1 (SLICE_X26Y63.DI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_ResetUserClk (FF)
  Destination:          inst_BatADC/Mshreg_s_ResetSync_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.319ns (Levels of Logic = 0)
  Clock Path Skew:      -3.159ns (2.430 - 5.589)
  Source Clock:         s_UserClk rising at 20.000ns
  Destination Clock:    s_SCO_buf_BUFG falling at 25.000ns
  Clock Uncertainty:    0.390ns

  Clock Uncertainty:          0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.243ns

  Maximum Data Path at Slow Process Corner: s_ResetUserClk to inst_BatADC/Mshreg_s_ResetSync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y62.AQ      Tcko                  0.525   inst_BatRandom/RandomProc.rand_temp<59>
                                                       s_ResetUserClk
    SLICE_X26Y63.DI      net (fanout=438)      0.738   s_ResetUserClk
    SLICE_X26Y63.CLK     Tds                   0.056   inst_BatADC/s_ResetSync<1>
                                                       inst_BatADC/Mshreg_s_ResetSync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.319ns (0.581ns logic, 0.738ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/Mshreg_s_WeSync_1 (SLICE_X26Y63.CI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_AD_WE (FF)
  Destination:          inst_BatADC/Mshreg_s_WeSync_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.278ns (Levels of Logic = 0)
  Clock Path Skew:      -3.135ns (2.430 - 5.565)
  Source Clock:         s_UserClk rising at 20.000ns
  Destination Clock:    s_SCO_buf_BUFG falling at 25.000ns
  Clock Uncertainty:    0.390ns

  Clock Uncertainty:          0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.243ns

  Maximum Data Path at Slow Process Corner: s_AD_WE to inst_BatADC/Mshreg_s_WeSync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y60.AQ      Tcko                  0.430   s_AD_WE
                                                       s_AD_WE
    SLICE_X26Y63.CI      net (fanout=3)        0.761   s_AD_WE
    SLICE_X26Y63.CLK     Tds                   0.087   inst_BatADC/s_ResetSync<1>
                                                       inst_BatADC/Mshreg_s_WeSync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.278ns (0.517ns logic, 0.761ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/AD_R_FSI (SLICE_X34Y97.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_AD_WCmd_30 (FF)
  Destination:          inst_BatADC/AD_R_FSI (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.999ns (Levels of Logic = 1)
  Clock Path Skew:      -3.149ns (2.385 - 5.534)
  Source Clock:         s_UserClk rising at 40.000ns
  Destination Clock:    s_SCO_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.390ns

  Clock Uncertainty:          0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.243ns

  Maximum Data Path at Slow Process Corner: s_AD_WCmd_30 to inst_BatADC/AD_R_FSI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y84.CQ      Tcko                  0.476   s_AD_WCmd<31>
                                                       s_AD_WCmd_30
    SLICE_X34Y97.D2      net (fanout=3)        2.184   s_AD_WCmd<30>
    SLICE_X34Y97.CLK     Tas                   0.339   inst_BatADC/AD_R_FSI
                                                       inst_BatADC/Mmux__n022811
                                                       inst_BatADC/AD_R_FSI
    -------------------------------------------------  ---------------------------
    Total                                      2.999ns (0.815ns logic, 2.184ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_p_AD_SCO = PERIOD TIMEGRP "p_AD_SCO" 50 ns HIGH 50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_L_Data_29 (SLICE_X16Y53.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BatADC/s_L_Data_28 (FF)
  Destination:          inst_BatADC/s_L_Data_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         s_SCO_buf_BUFG falling at 75.000ns
  Destination Clock:    s_SCO_buf_BUFG falling at 75.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BatADC/s_L_Data_28 to inst_BatADC/s_L_Data_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y53.CQ      Tcko                  0.200   inst_BatADC/s_L_Data<30>
                                                       inst_BatADC/s_L_Data_28
    SLICE_X16Y53.C5      net (fanout=3)        0.073   inst_BatADC/s_L_Data<28>
    SLICE_X16Y53.CLK     Tah         (-Th)    -0.121   inst_BatADC/s_L_Data<30>
                                                       inst_BatADC/Mmux_s_L_Data[30]_s_L_Data[29]_mux_25_OUT221
                                                       inst_BatADC/s_L_Data_29
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.321ns logic, 0.073ns route)
                                                       (81.5% logic, 18.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_L_Data_26 (SLICE_X16Y53.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BatADC/s_L_Data_25 (FF)
  Destination:          inst_BatADC/s_L_Data_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         s_SCO_buf_BUFG falling at 75.000ns
  Destination Clock:    s_SCO_buf_BUFG falling at 75.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BatADC/s_L_Data_25 to inst_BatADC/s_L_Data_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y53.BQ      Tcko                  0.200   inst_BatADC/s_L_Data<30>
                                                       inst_BatADC/s_L_Data_25
    SLICE_X16Y53.B5      net (fanout=3)        0.086   inst_BatADC/s_L_Data<25>
    SLICE_X16Y53.CLK     Tah         (-Th)    -0.121   inst_BatADC/s_L_Data<30>
                                                       inst_BatADC/Mmux_s_L_Data[30]_s_L_Data[29]_mux_25_OUT191
                                                       inst_BatADC/s_L_Data_26
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.321ns logic, 0.086ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_L_Data_6 (SLICE_X21Y77.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BatADC/s_L_Data_5 (FF)
  Destination:          inst_BatADC/s_L_Data_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         s_SCO_buf_BUFG falling at 75.000ns
  Destination Clock:    s_SCO_buf_BUFG falling at 75.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BatADC/s_L_Data_5 to inst_BatADC/s_L_Data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y77.CQ      Tcko                  0.198   inst_BatADC/s_L_Data<7>
                                                       inst_BatADC/s_L_Data_5
    SLICE_X21Y77.C5      net (fanout=2)        0.059   inst_BatADC/s_L_Data<5>
    SLICE_X21Y77.CLK     Tah         (-Th)    -0.155   inst_BatADC/s_L_Data<7>
                                                       inst_BatADC/Mmux_s_L_Data[30]_s_L_Data[29]_mux_25_OUT291
                                                       inst_BatADC/s_L_Data_6
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.353ns logic, 0.059ns route)
                                                       (85.7% logic, 14.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p_AD_SCO = PERIOD TIMEGRP "p_AD_SCO" 50 ns HIGH 50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------
Slack: 0.615ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: inst_BigMem/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: inst_BigMem/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: inst_BigMem/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.615ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: inst_BigMem/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: inst_BigMem/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: inst_BigMem/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 2.630ns (max period limit - period)
  Period: 50.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: inst_BigMem/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: inst_BigMem/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: inst_BigMem/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_inst_BigMem_memc3_infrastructure_inst_mcb_drp_clk_bufg_in 
= PERIOD TIMEGRP         
"inst_BigMem_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"         TS_p_AD_SCO 
/ 3.75 HIGH 50% INPUT_JITTER 0.001 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20458 paths analyzed, 1808 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.815ns.
--------------------------------------------------------------------------------

Paths for end point inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (SLICE_X12Y106.CE), 135 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.642ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.288 - 0.308)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y107.CMUX   Tshcko                0.518   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X13Y108.C4     net (fanout=3)        2.968   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X13Y108.CMUX   Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15_SW3
    SLICE_X13Y108.A2     net (fanout=1)        0.746   N473
    SLICE_X13Y108.A      Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
    SLICE_X13Y108.B3     net (fanout=6)        0.974   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X13Y108.BMUX   Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW0
    SLICE_X10Y108.B6     net (fanout=1)        0.346   N466
    SLICE_X10Y108.B      Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_91_o_Mux_393_o21
    SLICE_X7Y107.B5      net (fanout=3)        0.784   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_91_o_Mux_393_o2
    SLICE_X7Y107.B       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_91_o_Mux_393_o
    SLICE_X7Y107.A5      net (fanout=1)        0.230   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_91_o_Mux_393_o
    SLICE_X7Y107.A       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1697_inv1
    SLICE_X12Y106.CE     net (fanout=2)        1.057   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1697_inv
    SLICE_X12Y106.CLK    Tceck                 0.314   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      9.642ns (2.537ns logic, 7.105ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.558ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.288 - 0.308)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y107.DQ     Tcko                  0.430   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X13Y108.C3     net (fanout=3)        2.972   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X13Y108.CMUX   Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15_SW3
    SLICE_X13Y108.A2     net (fanout=1)        0.746   N473
    SLICE_X13Y108.A      Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
    SLICE_X13Y108.B3     net (fanout=6)        0.974   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X13Y108.BMUX   Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW0
    SLICE_X10Y108.B6     net (fanout=1)        0.346   N466
    SLICE_X10Y108.B      Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_91_o_Mux_393_o21
    SLICE_X7Y107.B5      net (fanout=3)        0.784   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_91_o_Mux_393_o2
    SLICE_X7Y107.B       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_91_o_Mux_393_o
    SLICE_X7Y107.A5      net (fanout=1)        0.230   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_91_o_Mux_393_o
    SLICE_X7Y107.A       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1697_inv1
    SLICE_X12Y106.CE     net (fanout=2)        1.057   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1697_inv
    SLICE_X12Y106.CLK    Tceck                 0.314   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      9.558ns (2.449ns logic, 7.109ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.145ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.288 - 0.308)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y107.CMUX   Tshcko                0.518   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X13Y108.C4     net (fanout=3)        2.968   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X13Y108.C      Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15_SW2
    SLICE_X13Y108.A6     net (fanout=1)        0.327   N472
    SLICE_X13Y108.A      Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
    SLICE_X13Y108.B3     net (fanout=6)        0.974   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X13Y108.BMUX   Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW0
    SLICE_X10Y108.B6     net (fanout=1)        0.346   N466
    SLICE_X10Y108.B      Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_91_o_Mux_393_o21
    SLICE_X7Y107.B5      net (fanout=3)        0.784   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_91_o_Mux_393_o2
    SLICE_X7Y107.B       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_91_o_Mux_393_o
    SLICE_X7Y107.A5      net (fanout=1)        0.230   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_91_o_Mux_393_o
    SLICE_X7Y107.A       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1697_inv1
    SLICE_X12Y106.CE     net (fanout=2)        1.057   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1697_inv
    SLICE_X12Y106.CLK    Tceck                 0.314   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      9.145ns (2.459ns logic, 6.686ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (SLICE_X12Y106.CE), 135 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.619ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.288 - 0.308)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y107.CMUX   Tshcko                0.518   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X13Y108.C4     net (fanout=3)        2.968   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X13Y108.CMUX   Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15_SW3
    SLICE_X13Y108.A2     net (fanout=1)        0.746   N473
    SLICE_X13Y108.A      Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
    SLICE_X13Y108.B3     net (fanout=6)        0.974   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X13Y108.BMUX   Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW0
    SLICE_X10Y108.B6     net (fanout=1)        0.346   N466
    SLICE_X10Y108.B      Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_91_o_Mux_393_o21
    SLICE_X7Y107.B5      net (fanout=3)        0.784   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_91_o_Mux_393_o2
    SLICE_X7Y107.B       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_91_o_Mux_393_o
    SLICE_X7Y107.A5      net (fanout=1)        0.230   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_91_o_Mux_393_o
    SLICE_X7Y107.A       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1697_inv1
    SLICE_X12Y106.CE     net (fanout=2)        1.057   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1697_inv
    SLICE_X12Y106.CLK    Tceck                 0.291   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    -------------------------------------------------  ---------------------------
    Total                                      9.619ns (2.514ns logic, 7.105ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.535ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.288 - 0.308)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y107.DQ     Tcko                  0.430   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X13Y108.C3     net (fanout=3)        2.972   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X13Y108.CMUX   Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15_SW3
    SLICE_X13Y108.A2     net (fanout=1)        0.746   N473
    SLICE_X13Y108.A      Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
    SLICE_X13Y108.B3     net (fanout=6)        0.974   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X13Y108.BMUX   Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW0
    SLICE_X10Y108.B6     net (fanout=1)        0.346   N466
    SLICE_X10Y108.B      Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_91_o_Mux_393_o21
    SLICE_X7Y107.B5      net (fanout=3)        0.784   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_91_o_Mux_393_o2
    SLICE_X7Y107.B       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_91_o_Mux_393_o
    SLICE_X7Y107.A5      net (fanout=1)        0.230   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_91_o_Mux_393_o
    SLICE_X7Y107.A       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1697_inv1
    SLICE_X12Y106.CE     net (fanout=2)        1.057   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1697_inv
    SLICE_X12Y106.CLK    Tceck                 0.291   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    -------------------------------------------------  ---------------------------
    Total                                      9.535ns (2.426ns logic, 7.109ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.122ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.288 - 0.308)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y107.CMUX   Tshcko                0.518   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X13Y108.C4     net (fanout=3)        2.968   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X13Y108.C      Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15_SW2
    SLICE_X13Y108.A6     net (fanout=1)        0.327   N472
    SLICE_X13Y108.A      Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
    SLICE_X13Y108.B3     net (fanout=6)        0.974   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X13Y108.BMUX   Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW0
    SLICE_X10Y108.B6     net (fanout=1)        0.346   N466
    SLICE_X10Y108.B      Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_91_o_Mux_393_o21
    SLICE_X7Y107.B5      net (fanout=3)        0.784   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_91_o_Mux_393_o2
    SLICE_X7Y107.B       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_91_o_Mux_393_o
    SLICE_X7Y107.A5      net (fanout=1)        0.230   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_91_o_Mux_393_o
    SLICE_X7Y107.A       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1697_inv1
    SLICE_X12Y106.CE     net (fanout=2)        1.057   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1697_inv
    SLICE_X12Y106.CLK    Tceck                 0.291   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    -------------------------------------------------  ---------------------------
    Total                                      9.122ns (2.436ns logic, 6.686ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (SLICE_X12Y106.CE), 135 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.617ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.288 - 0.308)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y107.CMUX   Tshcko                0.518   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X13Y108.C4     net (fanout=3)        2.968   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X13Y108.CMUX   Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15_SW3
    SLICE_X13Y108.A2     net (fanout=1)        0.746   N473
    SLICE_X13Y108.A      Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
    SLICE_X13Y108.B3     net (fanout=6)        0.974   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X13Y108.BMUX   Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW0
    SLICE_X10Y108.B6     net (fanout=1)        0.346   N466
    SLICE_X10Y108.B      Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_91_o_Mux_393_o21
    SLICE_X7Y107.B5      net (fanout=3)        0.784   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_91_o_Mux_393_o2
    SLICE_X7Y107.B       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_91_o_Mux_393_o
    SLICE_X7Y107.A5      net (fanout=1)        0.230   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_91_o_Mux_393_o
    SLICE_X7Y107.A       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1697_inv1
    SLICE_X12Y106.CE     net (fanout=2)        1.057   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1697_inv
    SLICE_X12Y106.CLK    Tceck                 0.289   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    -------------------------------------------------  ---------------------------
    Total                                      9.617ns (2.512ns logic, 7.105ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.533ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.288 - 0.308)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y107.DQ     Tcko                  0.430   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X13Y108.C3     net (fanout=3)        2.972   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X13Y108.CMUX   Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15_SW3
    SLICE_X13Y108.A2     net (fanout=1)        0.746   N473
    SLICE_X13Y108.A      Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
    SLICE_X13Y108.B3     net (fanout=6)        0.974   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X13Y108.BMUX   Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW0
    SLICE_X10Y108.B6     net (fanout=1)        0.346   N466
    SLICE_X10Y108.B      Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_91_o_Mux_393_o21
    SLICE_X7Y107.B5      net (fanout=3)        0.784   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_91_o_Mux_393_o2
    SLICE_X7Y107.B       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_91_o_Mux_393_o
    SLICE_X7Y107.A5      net (fanout=1)        0.230   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_91_o_Mux_393_o
    SLICE_X7Y107.A       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1697_inv1
    SLICE_X12Y106.CE     net (fanout=2)        1.057   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1697_inv
    SLICE_X12Y106.CLK    Tceck                 0.289   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    -------------------------------------------------  ---------------------------
    Total                                      9.533ns (2.424ns logic, 7.109ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.120ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.288 - 0.308)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y107.CMUX   Tshcko                0.518   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X13Y108.C4     net (fanout=3)        2.968   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X13Y108.C      Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15_SW2
    SLICE_X13Y108.A6     net (fanout=1)        0.327   N472
    SLICE_X13Y108.A      Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
    SLICE_X13Y108.B3     net (fanout=6)        0.974   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X13Y108.BMUX   Tilo                  0.337   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW0
    SLICE_X10Y108.B6     net (fanout=1)        0.346   N466
    SLICE_X10Y108.B      Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_91_o_Mux_393_o21
    SLICE_X7Y107.B5      net (fanout=3)        0.784   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_91_o_Mux_393_o2
    SLICE_X7Y107.B       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_91_o_Mux_393_o
    SLICE_X7Y107.A5      net (fanout=1)        0.230   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_91_o_Mux_393_o
    SLICE_X7Y107.A       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1697_inv1
    SLICE_X12Y106.CE     net (fanout=2)        1.057   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1697_inv
    SLICE_X12Y106.CLK    Tceck                 0.289   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    -------------------------------------------------  ---------------------------
    Total                                      9.120ns (2.434ns logic, 6.686ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_inst_BigMem_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "inst_BigMem_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_p_AD_SCO / 3.75 HIGH 50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------

Paths for end point inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (SLICE_X23Y103.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y103.CQ     Tcko                  0.198   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2
    SLICE_X23Y103.C5     net (fanout=1)        0.052   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
    SLICE_X23Y103.CLK    Tah         (-Th)    -0.155   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_pre_sysrst_cnt_xor<3>11
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (SLICE_X28Y95.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y95.AQ      Tcko                  0.200   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X28Y95.A6      net (fanout=9)        0.023   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X28Y95.CLK     Tah         (-Th)    -0.190   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase (SLICE_X4Y78.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y78.DQ       Tcko                  0.200   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
    SLICE_X4Y78.D6       net (fanout=3)        0.026   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
    SLICE_X4Y78.CLK      Tah         (-Th)    -0.190   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/Mmux_ADDR_PHASE_ST_ALMOST_READY_ST_MUX_804_o11
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_inst_BigMem_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "inst_BigMem_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_p_AD_SCO / 3.75 HIGH 50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------
Slack: 10.667ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: inst_BigMem/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: inst_BigMem/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: inst_BigMem/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 12.333ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: inst_BigMem/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 12.853ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/SR
  Logical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/SR
  Location pin: SLICE_X34Y103.SR
  Clock network: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_inst_BigMem_memc3_infrastructure_inst_clk_2x_180 = PERIOD 
TIMEGRP         "inst_BigMem_memc3_infrastructure_inst_clk_2x_180" TS_p_AD_SCO 
/ 30         PHASE 0.833333333 ns HIGH 50% INPUT_JITTER 0.001 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_inst_BigMem_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "inst_BigMem_memc3_infrastructure_inst_clk_2x_180" TS_p_AD_SCO / 30
        PHASE 0.833333333 ns HIGH 50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------
Slack: 0.167ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: inst_BigMem/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_inst_BigMem_memc3_infrastructure_inst_clk_2x_0 = PERIOD 
TIMEGRP         "inst_BigMem_memc3_infrastructure_inst_clk_2x_0" TS_p_AD_SCO / 
30 HIGH         50% INPUT_JITTER 0.001 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_inst_BigMem_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "inst_BigMem_memc3_infrastructure_inst_clk_2x_0" TS_p_AD_SCO / 30 HIGH
        50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------
Slack: 0.167ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: inst_BigMem/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_inst_BigMem_memc3_infrastructure_inst_clk0_bufg_in = 
PERIOD TIMEGRP         "inst_BigMem_memc3_infrastructure_inst_clk0_bufg_in" 
TS_p_AD_SCO / 5         HIGH 50% INPUT_JITTER 0.001 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1476724 paths analyzed, 32032 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.615ns.
--------------------------------------------------------------------------------

Paths for end point inst_BatFFTMod/inst_Sqrt/blk0000054a (SLICE_X58Y50.A2), 4834 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatFFTMod/inst_Sqrt/blk000007e7 (FF)
  Destination:          inst_BatFFTMod/inst_Sqrt/blk0000054a (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.436ns (Levels of Logic = 16)
  Clock Path Skew:      -0.032ns (0.616 - 0.648)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatFFTMod/inst_Sqrt/blk000007e7 to inst_BatFFTMod/inst_Sqrt/blk0000054a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y47.DQ      Tcko                  0.525   inst_BatFFTMod/inst_Sqrt/sig00000083
                                                       inst_BatFFTMod/inst_Sqrt/blk000007e7
    SLICE_X52Y47.B4      net (fanout=4)        1.950   inst_BatFFTMod/inst_Sqrt/sig00000083
    SLICE_X52Y47.COUT    Topcyb                0.483   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009fa
                                                       inst_BatFFTMod/inst_Sqrt/blk00000470/blk000004bc
                                                       inst_BatFFTMod/inst_Sqrt/blk00000470/blk000004a2
    SLICE_X52Y48.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009fa
    SLICE_X52Y48.COUT    Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/sig00000309
                                                       inst_BatFFTMod/inst_Sqrt/blk00000470/blk0000049e
    SLICE_X52Y49.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009f6
    SLICE_X52Y49.COUT    Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009f2
                                                       inst_BatFFTMod/inst_Sqrt/blk00000470/blk0000049a
    SLICE_X52Y50.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009f2
    SLICE_X52Y50.COUT    Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009ee
                                                       inst_BatFFTMod/inst_Sqrt/blk00000470/blk00000496
    SLICE_X52Y51.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009ee
    SLICE_X52Y51.COUT    Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009ea
                                                       inst_BatFFTMod/inst_Sqrt/blk00000470/blk00000492
    SLICE_X52Y52.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009ea
    SLICE_X52Y52.COUT    Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009e6
                                                       inst_BatFFTMod/inst_Sqrt/blk00000470/blk0000048e
    SLICE_X52Y53.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009e6
    SLICE_X52Y53.AMUX    Tcina                 0.220   inst_BatFFTMod/inst_Sqrt/sig00000301
                                                       inst_BatFFTMod/inst_Sqrt/blk00000470/blk00000475
    SLICE_X56Y48.A5      net (fanout=46)       1.670   inst_BatFFTMod/inst_Sqrt/sig00000085
    SLICE_X56Y48.A       Tilo                  0.254   inst_BatFFTMod/inst_Sqrt/sig000000b3
                                                       inst_BatFFTMod/inst_Sqrt/blk00000660
    SLICE_X54Y47.CX      net (fanout=2)        0.987   inst_BatFFTMod/inst_Sqrt/sig000000b3
    SLICE_X54Y47.COUT    Tcxcy                 0.134   inst_BatFFTMod/inst_Sqrt/blk000004d6/sig00000a9b
                                                       inst_BatFFTMod/inst_Sqrt/blk000004d6/blk0000050a
    SLICE_X54Y48.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000004d6/sig00000a9b
    SLICE_X54Y48.COUT    Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk000004d6/sig00000a97
                                                       inst_BatFFTMod/inst_Sqrt/blk000004d6/blk00000506
    SLICE_X54Y49.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000004d6/sig00000a97
    SLICE_X54Y49.COUT    Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk000004d6/sig00000a93
                                                       inst_BatFFTMod/inst_Sqrt/blk000004d6/blk00000502
    SLICE_X54Y50.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000004d6/sig00000a93
    SLICE_X54Y50.COUT    Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk000004d6/sig00000a8f
                                                       inst_BatFFTMod/inst_Sqrt/blk000004d6/blk000004fe
    SLICE_X54Y51.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000004d6/sig00000a8f
    SLICE_X54Y51.COUT    Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk000004d6/sig00000a8b
                                                       inst_BatFFTMod/inst_Sqrt/blk000004d6/blk000004fa
    SLICE_X54Y52.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000004d6/sig00000a8b
    SLICE_X54Y52.COUT    Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/sig00000313
                                                       inst_BatFFTMod/inst_Sqrt/blk000004d6/blk000004f6
    SLICE_X54Y53.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000004d6/sig00000a87
    SLICE_X54Y53.BMUX    Tcinb                 0.277   inst_BatFFTMod/inst_Sqrt/sig00000300
                                                       inst_BatFFTMod/inst_Sqrt/blk000004d6/blk000004db
    SLICE_X58Y50.A2      net (fanout=24)       1.631   inst_BatFFTMod/inst_Sqrt/sig00000045
    SLICE_X58Y50.CLK     Tas                   0.349   inst_BatFFTMod/inst_Sqrt/sig00000325
                                                       inst_BatFFTMod/inst_Sqrt/blk00000705
                                                       inst_BatFFTMod/inst_Sqrt/blk0000054a
    -------------------------------------------------  ---------------------------
    Total                                      9.436ns (3.162ns logic, 6.274ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatFFTMod/inst_Sqrt/blk000007e7 (FF)
  Destination:          inst_BatFFTMod/inst_Sqrt/blk0000054a (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.406ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (0.616 - 0.648)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatFFTMod/inst_Sqrt/blk000007e7 to inst_BatFFTMod/inst_Sqrt/blk0000054a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y47.DQ      Tcko                  0.525   inst_BatFFTMod/inst_Sqrt/sig00000083
                                                       inst_BatFFTMod/inst_Sqrt/blk000007e7
    SLICE_X52Y47.B4      net (fanout=4)        1.950   inst_BatFFTMod/inst_Sqrt/sig00000083
    SLICE_X52Y47.COUT    Topcyb                0.483   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009fa
                                                       inst_BatFFTMod/inst_Sqrt/blk00000470/blk000004bc
                                                       inst_BatFFTMod/inst_Sqrt/blk00000470/blk000004a2
    SLICE_X52Y48.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009fa
    SLICE_X52Y48.COUT    Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/sig00000309
                                                       inst_BatFFTMod/inst_Sqrt/blk00000470/blk0000049e
    SLICE_X52Y49.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009f6
    SLICE_X52Y49.COUT    Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009f2
                                                       inst_BatFFTMod/inst_Sqrt/blk00000470/blk0000049a
    SLICE_X52Y50.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009f2
    SLICE_X52Y50.COUT    Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009ee
                                                       inst_BatFFTMod/inst_Sqrt/blk00000470/blk00000496
    SLICE_X52Y51.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009ee
    SLICE_X52Y51.COUT    Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009ea
                                                       inst_BatFFTMod/inst_Sqrt/blk00000470/blk00000492
    SLICE_X52Y52.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009ea
    SLICE_X52Y52.COUT    Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009e6
                                                       inst_BatFFTMod/inst_Sqrt/blk00000470/blk0000048e
    SLICE_X52Y53.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009e6
    SLICE_X52Y53.AMUX    Tcina                 0.220   inst_BatFFTMod/inst_Sqrt/sig00000301
                                                       inst_BatFFTMod/inst_Sqrt/blk00000470/blk00000475
    SLICE_X58Y49.D3      net (fanout=46)       1.792   inst_BatFFTMod/inst_Sqrt/sig00000085
    SLICE_X58Y49.D       Tilo                  0.235   inst_BatDecimator/inst_Decimator/blk00000003/sig0000011b
                                                       inst_BatFFTMod/inst_Sqrt/blk00000661
    SLICE_X54Y50.A6      net (fanout=2)        0.798   inst_BatFFTMod/inst_Sqrt/sig000000a9
    SLICE_X54Y50.COUT    Topcya                0.472   inst_BatFFTMod/inst_Sqrt/blk000004d6/sig00000a8f
                                                       inst_BatFFTMod/inst_Sqrt/blk000004d6/blk00000518
                                                       inst_BatFFTMod/inst_Sqrt/blk000004d6/blk000004fe
    SLICE_X54Y51.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000004d6/sig00000a8f
    SLICE_X54Y51.COUT    Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk000004d6/sig00000a8b
                                                       inst_BatFFTMod/inst_Sqrt/blk000004d6/blk000004fa
    SLICE_X54Y52.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000004d6/sig00000a8b
    SLICE_X54Y52.COUT    Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/sig00000313
                                                       inst_BatFFTMod/inst_Sqrt/blk000004d6/blk000004f6
    SLICE_X54Y53.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000004d6/sig00000a87
    SLICE_X54Y53.BMUX    Tcinb                 0.277   inst_BatFFTMod/inst_Sqrt/sig00000300
                                                       inst_BatFFTMod/inst_Sqrt/blk000004d6/blk000004db
    SLICE_X58Y50.A2      net (fanout=24)       1.631   inst_BatFFTMod/inst_Sqrt/sig00000045
    SLICE_X58Y50.CLK     Tas                   0.349   inst_BatFFTMod/inst_Sqrt/sig00000325
                                                       inst_BatFFTMod/inst_Sqrt/blk00000705
                                                       inst_BatFFTMod/inst_Sqrt/blk0000054a
    -------------------------------------------------  ---------------------------
    Total                                      9.406ns (3.208ns logic, 6.198ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatFFTMod/inst_Sqrt/blk000007e7 (FF)
  Destination:          inst_BatFFTMod/inst_Sqrt/blk0000054a (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.370ns (Levels of Logic = 16)
  Clock Path Skew:      -0.032ns (0.616 - 0.648)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatFFTMod/inst_Sqrt/blk000007e7 to inst_BatFFTMod/inst_Sqrt/blk0000054a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y47.DQ      Tcko                  0.525   inst_BatFFTMod/inst_Sqrt/sig00000083
                                                       inst_BatFFTMod/inst_Sqrt/blk000007e7
    SLICE_X52Y47.B4      net (fanout=4)        1.950   inst_BatFFTMod/inst_Sqrt/sig00000083
    SLICE_X52Y47.COUT    Topcyb                0.483   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009fa
                                                       inst_BatFFTMod/inst_Sqrt/blk00000470/blk000004bc
                                                       inst_BatFFTMod/inst_Sqrt/blk00000470/blk000004a2
    SLICE_X52Y48.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009fa
    SLICE_X52Y48.COUT    Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/sig00000309
                                                       inst_BatFFTMod/inst_Sqrt/blk00000470/blk0000049e
    SLICE_X52Y49.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009f6
    SLICE_X52Y49.COUT    Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009f2
                                                       inst_BatFFTMod/inst_Sqrt/blk00000470/blk0000049a
    SLICE_X52Y50.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009f2
    SLICE_X52Y50.COUT    Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009ee
                                                       inst_BatFFTMod/inst_Sqrt/blk00000470/blk00000496
    SLICE_X52Y51.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009ee
    SLICE_X52Y51.COUT    Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009ea
                                                       inst_BatFFTMod/inst_Sqrt/blk00000470/blk00000492
    SLICE_X52Y52.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009ea
    SLICE_X52Y52.COUT    Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009e6
                                                       inst_BatFFTMod/inst_Sqrt/blk00000470/blk0000048e
    SLICE_X52Y53.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk00000470/sig000009e6
    SLICE_X52Y53.AMUX    Tcina                 0.220   inst_BatFFTMod/inst_Sqrt/sig00000301
                                                       inst_BatFFTMod/inst_Sqrt/blk00000470/blk00000475
    SLICE_X56Y48.A5      net (fanout=46)       1.670   inst_BatFFTMod/inst_Sqrt/sig00000085
    SLICE_X56Y48.A       Tilo                  0.254   inst_BatFFTMod/inst_Sqrt/sig000000b3
                                                       inst_BatFFTMod/inst_Sqrt/blk00000660
    SLICE_X54Y47.C6      net (fanout=2)        0.730   inst_BatFFTMod/inst_Sqrt/sig000000b3
    SLICE_X54Y47.COUT    Topcyc                0.325   inst_BatFFTMod/inst_Sqrt/blk000004d6/sig00000a9b
                                                       inst_BatFFTMod/inst_Sqrt/blk000004d6/blk0000050e
                                                       inst_BatFFTMod/inst_Sqrt/blk000004d6/blk0000050a
    SLICE_X54Y48.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000004d6/sig00000a9b
    SLICE_X54Y48.COUT    Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk000004d6/sig00000a97
                                                       inst_BatFFTMod/inst_Sqrt/blk000004d6/blk00000506
    SLICE_X54Y49.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000004d6/sig00000a97
    SLICE_X54Y49.COUT    Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk000004d6/sig00000a93
                                                       inst_BatFFTMod/inst_Sqrt/blk000004d6/blk00000502
    SLICE_X54Y50.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000004d6/sig00000a93
    SLICE_X54Y50.COUT    Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk000004d6/sig00000a8f
                                                       inst_BatFFTMod/inst_Sqrt/blk000004d6/blk000004fe
    SLICE_X54Y51.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000004d6/sig00000a8f
    SLICE_X54Y51.COUT    Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk000004d6/sig00000a8b
                                                       inst_BatFFTMod/inst_Sqrt/blk000004d6/blk000004fa
    SLICE_X54Y52.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000004d6/sig00000a8b
    SLICE_X54Y52.COUT    Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/sig00000313
                                                       inst_BatFFTMod/inst_Sqrt/blk000004d6/blk000004f6
    SLICE_X54Y53.CIN     net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000004d6/sig00000a87
    SLICE_X54Y53.BMUX    Tcinb                 0.277   inst_BatFFTMod/inst_Sqrt/sig00000300
                                                       inst_BatFFTMod/inst_Sqrt/blk000004d6/blk000004db
    SLICE_X58Y50.A2      net (fanout=24)       1.631   inst_BatFFTMod/inst_Sqrt/sig00000045
    SLICE_X58Y50.CLK     Tas                   0.349   inst_BatFFTMod/inst_Sqrt/sig00000325
                                                       inst_BatFFTMod/inst_Sqrt/blk00000705
                                                       inst_BatFFTMod/inst_Sqrt/blk0000054a
    -------------------------------------------------  ---------------------------
    Total                                      9.370ns (3.353ns logic, 6.017ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatDecimator/inst_DecDither/i_DT_Q_20 (SLICE_X42Y55.A2), 2747 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatRandom/RandomProc.rand_temp_33 (FF)
  Destination:          inst_BatDecimator/inst_DecDither/i_DT_Q_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.380ns (Levels of Logic = 14)
  Clock Path Skew:      -0.043ns (0.605 - 0.648)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatRandom/RandomProc.rand_temp_33 to inst_BatDecimator/inst_DecDither/i_DT_Q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y47.AQ      Tcko                  0.525   inst_BatFFTMod/inst_Sqrt/sig00000083
                                                       inst_BatRandom/RandomProc.rand_temp_33
    SLICE_X40Y54.A2      net (fanout=7)        2.469   inst_BatRandom/RandomProc.rand_temp<33>
    SLICE_X40Y54.COUT    Topcya                0.472   inst_BatDecimator/s_DC_OutReg<3>
                                                       inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_lut<0>
                                                       inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<3>
    SLICE_X40Y55.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<3>
    SLICE_X40Y55.COUT    Tbyp                  0.091   inst_BatDecimator/inst_Decimator/blk00000003/sig0000046f
                                                       inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<7>
    SLICE_X40Y56.CIN     net (fanout=1)        0.082   inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<7>
    SLICE_X40Y56.COUT    Tbyp                  0.091   inst_BatDecimator/inst_Decimator/blk00000003/sig00000465
                                                       inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<11>
    SLICE_X40Y57.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<11>
    SLICE_X40Y57.COUT    Tbyp                  0.091   inst_BatDecimator/inst_Decimator/blk00000003/sig00000474
                                                       inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<15>
    SLICE_X40Y58.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<15>
    SLICE_X40Y58.COUT    Tbyp                  0.091   inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<19>
                                                       inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<19>
    SLICE_X40Y59.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<19>
    SLICE_X40Y59.COUT    Tbyp                  0.091   inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<23>
                                                       inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<23>
    SLICE_X40Y60.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<23>
    SLICE_X40Y60.AMUX    Tcina                 0.210   inst_BatDAC/s_CommandState_FSM_FFd3
                                                       inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_xor<24>
    SLICE_X46Y57.A2      net (fanout=25)       1.914   inst_BatDecimator/inst_DecDither/i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT<24>
    SLICE_X46Y57.COUT    Topcya                0.472   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<27>
                                                       inst_BatDecimator/inst_DecDither/Madd_n0019_lut<24>
                                                       inst_BatDecimator/inst_DecDither/Madd_n0019_cy<27>
    SLICE_X46Y58.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<27>
    SLICE_X46Y58.COUT    Tbyp                  0.091   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<31>
                                                       inst_BatDecimator/inst_DecDither/Madd_n0019_cy<31>
    SLICE_X46Y59.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<31>
    SLICE_X46Y59.COUT    Tbyp                  0.091   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<35>
                                                       inst_BatDecimator/inst_DecDither/Madd_n0019_cy<35>
    SLICE_X46Y60.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<35>
    SLICE_X46Y60.COUT    Tbyp                  0.091   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<39>
                                                       inst_BatDecimator/inst_DecDither/Madd_n0019_cy<39>
    SLICE_X46Y61.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<39>
    SLICE_X46Y61.COUT    Tbyp                  0.091   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<43>
                                                       inst_BatDecimator/inst_DecDither/Madd_n0019_cy<43>
    SLICE_X46Y62.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<43>
    SLICE_X46Y62.DMUX    Tcind                 0.289   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<47>
                                                       inst_BatDecimator/inst_DecDither/Madd_n0019_cy<47>
    SLICE_X42Y55.A2      net (fanout=24)       1.749   inst_BatDecimator/inst_DecDither/n0019<47>
    SLICE_X42Y55.CLK     Tas                   0.349   inst_BatDecimator/inst_DecDither/i_DT_Q<23>
                                                       inst_BatDecimator/inst_DecDither/Mmux_i_DT_D[47]_i_DT_D[47]_mux_6_OUT131
                                                       inst_BatDecimator/inst_DecDither/i_DT_Q_20
    -------------------------------------------------  ---------------------------
    Total                                      9.380ns (3.136ns logic, 6.244ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatRandom/RandomProc.rand_temp_33 (FF)
  Destination:          inst_BatDecimator/inst_DecDither/i_DT_Q_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.125ns (Levels of Logic = 14)
  Clock Path Skew:      -0.043ns (0.605 - 0.648)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatRandom/RandomProc.rand_temp_33 to inst_BatDecimator/inst_DecDither/i_DT_Q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y47.AQ      Tcko                  0.525   inst_BatFFTMod/inst_Sqrt/sig00000083
                                                       inst_BatRandom/RandomProc.rand_temp_33
    SLICE_X40Y54.A2      net (fanout=7)        2.469   inst_BatRandom/RandomProc.rand_temp<33>
    SLICE_X40Y54.COUT    Topcya                0.472   inst_BatDecimator/s_DC_OutReg<3>
                                                       inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_lut<0>
                                                       inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<3>
    SLICE_X40Y55.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<3>
    SLICE_X40Y55.COUT    Tbyp                  0.091   inst_BatDecimator/inst_Decimator/blk00000003/sig0000046f
                                                       inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<7>
    SLICE_X40Y56.CIN     net (fanout=1)        0.082   inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<7>
    SLICE_X40Y56.COUT    Tbyp                  0.091   inst_BatDecimator/inst_Decimator/blk00000003/sig00000465
                                                       inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<11>
    SLICE_X40Y57.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<11>
    SLICE_X40Y57.COUT    Tbyp                  0.091   inst_BatDecimator/inst_Decimator/blk00000003/sig00000474
                                                       inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<15>
    SLICE_X40Y58.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<15>
    SLICE_X40Y58.COUT    Tbyp                  0.091   inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<19>
                                                       inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<19>
    SLICE_X40Y59.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<19>
    SLICE_X40Y59.COUT    Tbyp                  0.091   inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<23>
                                                       inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<23>
    SLICE_X40Y60.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<23>
    SLICE_X40Y60.AMUX    Tcina                 0.210   inst_BatDAC/s_CommandState_FSM_FFd3
                                                       inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_xor<24>
    SLICE_X46Y57.C3      net (fanout=25)       1.806   inst_BatDecimator/inst_DecDither/i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT<24>
    SLICE_X46Y57.COUT    Topcyc                0.325   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<27>
                                                       inst_BatDecimator/inst_DecDither/Madd_n0019_lut<26>
                                                       inst_BatDecimator/inst_DecDither/Madd_n0019_cy<27>
    SLICE_X46Y58.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<27>
    SLICE_X46Y58.COUT    Tbyp                  0.091   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<31>
                                                       inst_BatDecimator/inst_DecDither/Madd_n0019_cy<31>
    SLICE_X46Y59.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<31>
    SLICE_X46Y59.COUT    Tbyp                  0.091   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<35>
                                                       inst_BatDecimator/inst_DecDither/Madd_n0019_cy<35>
    SLICE_X46Y60.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<35>
    SLICE_X46Y60.COUT    Tbyp                  0.091   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<39>
                                                       inst_BatDecimator/inst_DecDither/Madd_n0019_cy<39>
    SLICE_X46Y61.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<39>
    SLICE_X46Y61.COUT    Tbyp                  0.091   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<43>
                                                       inst_BatDecimator/inst_DecDither/Madd_n0019_cy<43>
    SLICE_X46Y62.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<43>
    SLICE_X46Y62.DMUX    Tcind                 0.289   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<47>
                                                       inst_BatDecimator/inst_DecDither/Madd_n0019_cy<47>
    SLICE_X42Y55.A2      net (fanout=24)       1.749   inst_BatDecimator/inst_DecDither/n0019<47>
    SLICE_X42Y55.CLK     Tas                   0.349   inst_BatDecimator/inst_DecDither/i_DT_Q<23>
                                                       inst_BatDecimator/inst_DecDither/Mmux_i_DT_D[47]_i_DT_D[47]_mux_6_OUT131
                                                       inst_BatDecimator/inst_DecDither/i_DT_Q_20
    -------------------------------------------------  ---------------------------
    Total                                      9.125ns (2.989ns logic, 6.136ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatRandom/RandomProc.rand_temp_33 (FF)
  Destination:          inst_BatDecimator/inst_DecDither/i_DT_Q_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.106ns (Levels of Logic = 13)
  Clock Path Skew:      -0.043ns (0.605 - 0.648)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatRandom/RandomProc.rand_temp_33 to inst_BatDecimator/inst_DecDither/i_DT_Q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y47.AQ      Tcko                  0.525   inst_BatFFTMod/inst_Sqrt/sig00000083
                                                       inst_BatRandom/RandomProc.rand_temp_33
    SLICE_X40Y54.A2      net (fanout=7)        2.469   inst_BatRandom/RandomProc.rand_temp<33>
    SLICE_X40Y54.COUT    Topcya                0.472   inst_BatDecimator/s_DC_OutReg<3>
                                                       inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_lut<0>
                                                       inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<3>
    SLICE_X40Y55.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<3>
    SLICE_X40Y55.COUT    Tbyp                  0.091   inst_BatDecimator/inst_Decimator/blk00000003/sig0000046f
                                                       inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<7>
    SLICE_X40Y56.CIN     net (fanout=1)        0.082   inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<7>
    SLICE_X40Y56.COUT    Tbyp                  0.091   inst_BatDecimator/inst_Decimator/blk00000003/sig00000465
                                                       inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<11>
    SLICE_X40Y57.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<11>
    SLICE_X40Y57.COUT    Tbyp                  0.091   inst_BatDecimator/inst_Decimator/blk00000003/sig00000474
                                                       inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<15>
    SLICE_X40Y58.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<15>
    SLICE_X40Y58.COUT    Tbyp                  0.091   inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<19>
                                                       inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<19>
    SLICE_X40Y59.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<19>
    SLICE_X40Y59.COUT    Tbyp                  0.091   inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<23>
                                                       inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<23>
    SLICE_X40Y60.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<23>
    SLICE_X40Y60.AMUX    Tcina                 0.210   inst_BatDAC/s_CommandState_FSM_FFd3
                                                       inst_BatDecimator/inst_DecDither/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_xor<24>
    SLICE_X46Y58.B1      net (fanout=25)       1.758   inst_BatDecimator/inst_DecDither/i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT<24>
    SLICE_X46Y58.COUT    Topcyb                0.448   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<31>
                                                       inst_BatDecimator/inst_DecDither/Madd_n0019_lut<29>
                                                       inst_BatDecimator/inst_DecDither/Madd_n0019_cy<31>
    SLICE_X46Y59.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<31>
    SLICE_X46Y59.COUT    Tbyp                  0.091   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<35>
                                                       inst_BatDecimator/inst_DecDither/Madd_n0019_cy<35>
    SLICE_X46Y60.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<35>
    SLICE_X46Y60.COUT    Tbyp                  0.091   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<39>
                                                       inst_BatDecimator/inst_DecDither/Madd_n0019_cy<39>
    SLICE_X46Y61.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<39>
    SLICE_X46Y61.COUT    Tbyp                  0.091   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<43>
                                                       inst_BatDecimator/inst_DecDither/Madd_n0019_cy<43>
    SLICE_X46Y62.CIN     net (fanout=1)        0.003   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<43>
    SLICE_X46Y62.DMUX    Tcind                 0.289   inst_BatDecimator/inst_DecDither/Madd_n0019_cy<47>
                                                       inst_BatDecimator/inst_DecDither/Madd_n0019_cy<47>
    SLICE_X42Y55.A2      net (fanout=24)       1.749   inst_BatDecimator/inst_DecDither/n0019<47>
    SLICE_X42Y55.CLK     Tas                   0.349   inst_BatDecimator/inst_DecDither/i_DT_Q<23>
                                                       inst_BatDecimator/inst_DecDither/Mmux_i_DT_D[47]_i_DT_D[47]_mux_6_OUT131
                                                       inst_BatDecimator/inst_DecDither/i_DT_Q_20
    -------------------------------------------------  ---------------------------
    Total                                      9.106ns (3.021ns logic, 6.085ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatHet/inst_HetDither1/i_DT_Q_22 (SLICE_X18Y80.C4), 2823 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatRandom/RandomProc.rand_temp_33 (FF)
  Destination:          inst_BatHet/inst_HetDither1/i_DT_Q_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.323ns (Levels of Logic = 11)
  Clock Path Skew:      -0.039ns (0.706 - 0.745)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatRandom/RandomProc.rand_temp_33 to inst_BatHet/inst_HetDither1/i_DT_Q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y47.AQ      Tcko                  0.525   inst_BatFFTMod/inst_Sqrt/sig00000083
                                                       inst_BatRandom/RandomProc.rand_temp_33
    SLICE_X24Y72.A1      net (fanout=7)        3.650   inst_BatRandom/RandomProc.rand_temp<33>
    SLICE_X24Y72.COUT    Topcya                0.472   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<3>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_lut<0>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<3>
    SLICE_X24Y73.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<3>
    SLICE_X24Y73.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<7>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<7>
    SLICE_X24Y74.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<7>
    SLICE_X24Y74.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<11>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<11>
    SLICE_X24Y75.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<11>
    SLICE_X24Y75.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<15>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<15>
    SLICE_X24Y76.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<15>
    SLICE_X24Y76.COUT    Tbyp                  0.091   s_P0_CMD_ADR<14>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<19>
    SLICE_X24Y77.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<19>
    SLICE_X24Y77.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<23>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<23>
    SLICE_X24Y78.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<23>
    SLICE_X24Y78.AMUX    Tcina                 0.210   inst_BatHet/inst_HetDither1/i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT<24>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_xor<24>
    SLICE_X22Y83.A1      net (fanout=25)       1.367   inst_BatHet/inst_HetDither1/i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT<24>
    SLICE_X22Y83.COUT    Topcya                0.474   s_P0_CMD_ADR<6>
                                                       inst_BatHet/inst_HetDither1/Madd_n0019_lut<40>
                                                       inst_BatHet/inst_HetDither1/Madd_n0019_cy<43>
    SLICE_X22Y84.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0019_cy<43>
    SLICE_X22Y84.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither1/Madd_n0019_cy<47>
                                                       inst_BatHet/inst_HetDither1/Madd_n0019_cy<47>
    SLICE_X22Y85.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0019_cy<47>
    SLICE_X22Y85.AMUX    Tcina                 0.220   inst_BatHet/inst_HetDither1/n0019<48>
                                                       inst_BatHet/inst_HetDither1/Madd_n0019_xor<48>
    SLICE_X18Y80.C4      net (fanout=24)       1.494   inst_BatHet/inst_HetDither1/n0019<48>
    SLICE_X18Y80.CLK     Tas                   0.339   inst_BatHet/inst_HetDither1/i_DT_Q<23>
                                                       inst_BatHet/inst_HetDither1/Mmux_i_DT_D[47]_i_DT_D[47]_mux_6_OUT151
                                                       inst_BatHet/inst_HetDither1/i_DT_Q_22
    -------------------------------------------------  ---------------------------
    Total                                      9.323ns (2.788ns logic, 6.535ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatRandom/RandomProc.rand_temp_33 (FF)
  Destination:          inst_BatHet/inst_HetDither1/i_DT_Q_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.287ns (Levels of Logic = 14)
  Clock Path Skew:      -0.039ns (0.706 - 0.745)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatRandom/RandomProc.rand_temp_33 to inst_BatHet/inst_HetDither1/i_DT_Q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y47.AQ      Tcko                  0.525   inst_BatFFTMod/inst_Sqrt/sig00000083
                                                       inst_BatRandom/RandomProc.rand_temp_33
    SLICE_X24Y72.A1      net (fanout=7)        3.650   inst_BatRandom/RandomProc.rand_temp<33>
    SLICE_X24Y72.COUT    Topcya                0.472   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<3>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_lut<0>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<3>
    SLICE_X24Y73.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<3>
    SLICE_X24Y73.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<7>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<7>
    SLICE_X24Y74.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<7>
    SLICE_X24Y74.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<11>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<11>
    SLICE_X24Y75.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<11>
    SLICE_X24Y75.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<15>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<15>
    SLICE_X24Y76.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<15>
    SLICE_X24Y76.COUT    Tbyp                  0.091   s_P0_CMD_ADR<14>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<19>
    SLICE_X24Y77.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<19>
    SLICE_X24Y77.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<23>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<23>
    SLICE_X24Y78.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<23>
    SLICE_X24Y78.AMUX    Tcina                 0.210   inst_BatHet/inst_HetDither1/i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT<24>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_xor<24>
    SLICE_X22Y80.A2      net (fanout=25)       1.043   inst_BatHet/inst_HetDither1/i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT<24>
    SLICE_X22Y80.COUT    Topcya                0.474   inst_BatHet/inst_HetDither1/Madd_n0019_cy<31>
                                                       inst_BatHet/inst_HetDither1/Madd_n0019_lut<28>
                                                       inst_BatHet/inst_HetDither1/Madd_n0019_cy<31>
    SLICE_X22Y81.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0019_cy<31>
    SLICE_X22Y81.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither1/Madd_n0019_cy<35>
                                                       inst_BatHet/inst_HetDither1/Madd_n0019_cy<35>
    SLICE_X22Y82.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0019_cy<35>
    SLICE_X22Y82.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither1/Madd_n0019_cy<39>
                                                       inst_BatHet/inst_HetDither1/Madd_n0019_cy<39>
    SLICE_X22Y83.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0019_cy<39>
    SLICE_X22Y83.COUT    Tbyp                  0.093   s_P0_CMD_ADR<6>
                                                       inst_BatHet/inst_HetDither1/Madd_n0019_cy<43>
    SLICE_X22Y84.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0019_cy<43>
    SLICE_X22Y84.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither1/Madd_n0019_cy<47>
                                                       inst_BatHet/inst_HetDither1/Madd_n0019_cy<47>
    SLICE_X22Y85.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0019_cy<47>
    SLICE_X22Y85.AMUX    Tcina                 0.220   inst_BatHet/inst_HetDither1/n0019<48>
                                                       inst_BatHet/inst_HetDither1/Madd_n0019_xor<48>
    SLICE_X18Y80.C4      net (fanout=24)       1.494   inst_BatHet/inst_HetDither1/n0019<48>
    SLICE_X18Y80.CLK     Tas                   0.339   inst_BatHet/inst_HetDither1/i_DT_Q<23>
                                                       inst_BatHet/inst_HetDither1/Mmux_i_DT_D[47]_i_DT_D[47]_mux_6_OUT151
                                                       inst_BatHet/inst_HetDither1/i_DT_Q_22
    -------------------------------------------------  ---------------------------
    Total                                      9.287ns (3.067ns logic, 6.220ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatRandom/RandomProc.rand_temp_33 (FF)
  Destination:          inst_BatHet/inst_HetDither1/i_DT_Q_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.268ns (Levels of Logic = 13)
  Clock Path Skew:      -0.039ns (0.706 - 0.745)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatRandom/RandomProc.rand_temp_33 to inst_BatHet/inst_HetDither1/i_DT_Q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y47.AQ      Tcko                  0.525   inst_BatFFTMod/inst_Sqrt/sig00000083
                                                       inst_BatRandom/RandomProc.rand_temp_33
    SLICE_X24Y72.A1      net (fanout=7)        3.650   inst_BatRandom/RandomProc.rand_temp<33>
    SLICE_X24Y72.COUT    Topcya                0.472   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<3>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_lut<0>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<3>
    SLICE_X24Y73.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<3>
    SLICE_X24Y73.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<7>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<7>
    SLICE_X24Y74.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<7>
    SLICE_X24Y74.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<11>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<11>
    SLICE_X24Y75.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<11>
    SLICE_X24Y75.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<15>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<15>
    SLICE_X24Y76.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<15>
    SLICE_X24Y76.COUT    Tbyp                  0.091   s_P0_CMD_ADR<14>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<19>
    SLICE_X24Y77.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<19>
    SLICE_X24Y77.COUT    Tbyp                  0.091   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<23>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<23>
    SLICE_X24Y78.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_cy<23>
    SLICE_X24Y78.AMUX    Tcina                 0.210   inst_BatHet/inst_HetDither1/i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT<24>
                                                       inst_BatHet/inst_HetDither1/Madd_i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT_xor<24>
    SLICE_X22Y81.A1      net (fanout=25)       1.120   inst_BatHet/inst_HetDither1/i_DT_Rand1[23]_i_DT_Rand2[23]_add_0_OUT<24>
    SLICE_X22Y81.COUT    Topcya                0.474   inst_BatHet/inst_HetDither1/Madd_n0019_cy<35>
                                                       inst_BatHet/inst_HetDither1/Madd_n0019_lut<32>
                                                       inst_BatHet/inst_HetDither1/Madd_n0019_cy<35>
    SLICE_X22Y82.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0019_cy<35>
    SLICE_X22Y82.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither1/Madd_n0019_cy<39>
                                                       inst_BatHet/inst_HetDither1/Madd_n0019_cy<39>
    SLICE_X22Y83.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0019_cy<39>
    SLICE_X22Y83.COUT    Tbyp                  0.093   s_P0_CMD_ADR<6>
                                                       inst_BatHet/inst_HetDither1/Madd_n0019_cy<43>
    SLICE_X22Y84.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0019_cy<43>
    SLICE_X22Y84.COUT    Tbyp                  0.093   inst_BatHet/inst_HetDither1/Madd_n0019_cy<47>
                                                       inst_BatHet/inst_HetDither1/Madd_n0019_cy<47>
    SLICE_X22Y85.CIN     net (fanout=1)        0.003   inst_BatHet/inst_HetDither1/Madd_n0019_cy<47>
    SLICE_X22Y85.AMUX    Tcina                 0.220   inst_BatHet/inst_HetDither1/n0019<48>
                                                       inst_BatHet/inst_HetDither1/Madd_n0019_xor<48>
    SLICE_X18Y80.C4      net (fanout=24)       1.494   inst_BatHet/inst_HetDither1/n0019<48>
    SLICE_X18Y80.CLK     Tas                   0.339   inst_BatHet/inst_HetDither1/i_DT_Q<23>
                                                       inst_BatHet/inst_HetDither1/Mmux_i_DT_D[47]_i_DT_D[47]_mux_6_OUT151
                                                       inst_BatHet/inst_HetDither1/i_DT_Q_22
    -------------------------------------------------  ---------------------------
    Total                                      9.268ns (2.974ns logic, 6.294ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_inst_BigMem_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "inst_BigMem_memc3_infrastructure_inst_clk0_bufg_in" TS_p_AD_SCO / 5
        HIGH 50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------

Paths for end point inst_BatHet/inst_HDFilter/blk00000003/blk000000b3 (DSP48_X0Y18.OPMODE3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.176ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BatHet/inst_HDFilter/blk00000003/blk0000001a (FF)
  Destination:          inst_BatHet/inst_HDFilter/blk00000003/blk000000b3 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.070 - 0.065)
  Source Clock:         s_UserClk rising at 10.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BatHet/inst_HDFilter/blk00000003/blk0000001a to inst_BatHet/inst_HDFilter/blk00000003/blk000000b3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.198   inst_BatHet/inst_HDFilter/blk00000003/sig00000138
                                                       inst_BatHet/inst_HDFilter/blk00000003/blk0000001a
    DSP48_X0Y18.OPMODE3  net (fanout=5)        0.185   inst_BatHet/inst_HDFilter/blk00000003/sig00000136
    DSP48_X0Y18.CLK      Tdspckd_OPMODE_OPMODEREG(-Th)     0.202   inst_BatHet/inst_HDFilter/blk00000003/blk000000b3
                                                       inst_BatHet/inst_HDFilter/blk00000003/blk000000b3
    -------------------------------------------------  ---------------------------
    Total                                      0.181ns (-0.004ns logic, 0.185ns route)
                                                       (-2.2% logic, 102.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatHet/inst_HDFilter/blk00000003/blk000000b3 (DSP48_X0Y18.OPMODE2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.177ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BatHet/inst_HDFilter/blk00000003/blk0000001b (FF)
  Destination:          inst_BatHet/inst_HDFilter/blk00000003/blk000000b3 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.182ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.070 - 0.065)
  Source Clock:         s_UserClk rising at 10.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BatHet/inst_HDFilter/blk00000003/blk0000001b to inst_BatHet/inst_HDFilter/blk00000003/blk000000b3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.BQ       Tcko                  0.198   inst_BatHet/inst_HDFilter/blk00000003/sig00000138
                                                       inst_BatHet/inst_HDFilter/blk00000003/blk0000001b
    DSP48_X0Y18.OPMODE2  net (fanout=5)        0.186   inst_BatHet/inst_HDFilter/blk00000003/sig00000138
    DSP48_X0Y18.CLK      Tdspckd_OPMODE_OPMODEREG(-Th)     0.202   inst_BatHet/inst_HDFilter/blk00000003/blk000000b3
                                                       inst_BatHet/inst_HDFilter/blk00000003/blk000000b3
    -------------------------------------------------  ---------------------------
    Total                                      0.182ns (-0.004ns logic, 0.186ns route)
                                                       (-2.2% logic, 102.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatHet/inst_HDFilter/blk00000003/blk000000b3 (DSP48_X0Y18.OPMODE0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.186ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BatHet/inst_HDFilter/blk00000003/blk0000001d (FF)
  Destination:          inst_BatHet/inst_HDFilter/blk00000003/blk000000b3 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.193ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.070 - 0.063)
  Source Clock:         s_UserClk rising at 10.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BatHet/inst_HDFilter/blk00000003/blk0000001d to inst_BatHet/inst_HDFilter/blk00000003/blk000000b3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.AQ       Tcko                  0.200   inst_BatHet/inst_HDFilter/blk00000003/sig0000013c
                                                       inst_BatHet/inst_HDFilter/blk00000003/blk0000001d
    DSP48_X0Y18.OPMODE0  net (fanout=5)        0.195   inst_BatHet/inst_HDFilter/blk00000003/sig0000013c
    DSP48_X0Y18.CLK      Tdspckd_OPMODE_OPMODEREG(-Th)     0.202   inst_BatHet/inst_HDFilter/blk00000003/blk000000b3
                                                       inst_BatHet/inst_HDFilter/blk00000003/blk000000b3
    -------------------------------------------------  ---------------------------
    Total                                      0.193ns (-0.002ns logic, 0.195ns route)
                                                       (-1.0% logic, 101.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_inst_BigMem_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "inst_BigMem_memc3_infrastructure_inst_clk0_bufg_in" TS_p_AD_SCO / 5
        HIGH 50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA)
  Physical resource: inst_BatDecimator/inst_Decimator/blk00000003/blk00000124/blk00000126/CLKAWRCLK
  Logical resource: inst_BatDecimator/inst_Decimator/blk00000003/blk00000124/blk00000126/CLKAWRCLK
  Location pin: RAMB8_X2Y27.CLKAWRCLK
  Clock network: s_UserClk
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB)
  Physical resource: inst_BatDecimator/inst_Decimator/blk00000003/blk00000124/blk00000126/CLKBRDCLK
  Logical resource: inst_BatDecimator/inst_Decimator/blk00000003/blk00000124/blk00000126/CLKBRDCLK
  Location pin: RAMB8_X2Y27.CLKBRDCLK
  Clock network: s_UserClk
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: inst_BatFFTMod/inst_BatOutpBR/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: inst_BatFFTMod/inst_BatOutpBR/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y31.CLKAWRCLK
  Clock network: s_UserClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "p_AD_R_SDO" OFFSET = IN 20 ns VALID 45 ns BEFORE COMP 
"p_AD_SCO" LOW;
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.700ns.
--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_R_Data_1 (SLICE_X26Y58.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.300ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               p_AD_R_SDO (PAD)
  Destination:          inst_BatADC/s_R_Data_1 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      10.441ns (Levels of Logic = 2)
  Clock Path Delay:     3.766ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: p_AD_R_SDO to inst_BatADC/s_R_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B11.I                Tiopi                 1.557   p_AD_R_SDO
                                                       p_AD_R_SDO
                                                       inst_BatADC/inst_SDOBuf
                                                       ProtoComp898.IMUX.34
    SLICE_X26Y58.A2      net (fanout=2)        8.545   inst_BatADC/s_AD_SDO_R_buf
    SLICE_X26Y58.CLK     Tas                   0.339   inst_BatADC/s_R_Data<7>
                                                       inst_BatADC/Mmux_s_R_Data[30]_s_R_Data[29]_mux_24_OUT121
                                                       inst_BatADC/s_R_Data_1
    -------------------------------------------------  ---------------------------
    Total                                     10.441ns (1.896ns logic, 8.545ns route)
                                                       (18.2% logic, 81.8% route)

  Minimum Clock Path at Slow Process Corner: p_AD_SCO to inst_BatADC/s_R_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 1.344   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp898.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.810   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.197   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X26Y58.CLK     net (fanout=27)       1.415   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.766ns (1.541ns logic, 2.225ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_R_Data_0 (SLICE_X26Y58.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.642ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               p_AD_R_SDO (PAD)
  Destination:          inst_BatADC/s_R_Data_0 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      10.099ns (Levels of Logic = 2)
  Clock Path Delay:     3.766ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: p_AD_R_SDO to inst_BatADC/s_R_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B11.I                Tiopi                 1.557   p_AD_R_SDO
                                                       p_AD_R_SDO
                                                       inst_BatADC/inst_SDOBuf
                                                       ProtoComp898.IMUX.34
    SLICE_X26Y58.D4      net (fanout=2)        8.342   inst_BatADC/s_AD_SDO_R_buf
    SLICE_X26Y58.CLK     Tas                   0.200   inst_BatADC/s_R_Data<7>
                                                       inst_BatADC/Mmux_s_R_Data[30]_s_R_Data[29]_mux_24_OUT11
                                                       inst_BatADC/s_R_Data_0
    -------------------------------------------------  ---------------------------
    Total                                     10.099ns (1.757ns logic, 8.342ns route)
                                                       (17.4% logic, 82.6% route)

  Minimum Clock Path at Slow Process Corner: p_AD_SCO to inst_BatADC/s_R_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 1.344   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp898.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.810   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.197   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X26Y58.CLK     net (fanout=27)       1.415   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.766ns (1.541ns logic, 2.225ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "p_AD_R_SDO" OFFSET = IN 20 ns VALID 45 ns BEFORE COMP "p_AD_SCO" LOW;
--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_R_Data_0 (SLICE_X26Y58.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      28.359ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               p_AD_R_SDO (PAD)
  Destination:          inst_BatADC/s_R_Data_0 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      5.355ns (Levels of Logic = 2)
  Clock Path Delay:     1.971ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: p_AD_R_SDO to inst_BatADC/s_R_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B11.I                Tiopi                 0.763   p_AD_R_SDO
                                                       p_AD_R_SDO
                                                       inst_BatADC/inst_SDOBuf
                                                       ProtoComp898.IMUX.34
    SLICE_X26Y58.D4      net (fanout=2)        4.461   inst_BatADC/s_AD_SDO_R_buf
    SLICE_X26Y58.CLK     Tah         (-Th)    -0.131   inst_BatADC/s_R_Data<7>
                                                       inst_BatADC/Mmux_s_R_Data[30]_s_R_Data[29]_mux_24_OUT11
                                                       inst_BatADC/s_R_Data_0
    -------------------------------------------------  ---------------------------
    Total                                      5.355ns (0.894ns logic, 4.461ns route)
                                                       (16.7% logic, 83.3% route)

  Maximum Clock Path at Fast Process Corner: p_AD_SCO to inst_BatADC/s_R_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 0.887   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp898.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.284   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.063   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X26Y58.CLK     net (fanout=27)       0.737   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.971ns (0.950ns logic, 1.021ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_R_Data_1 (SLICE_X26Y58.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      28.561ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               p_AD_R_SDO (PAD)
  Destination:          inst_BatADC/s_R_Data_1 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      5.557ns (Levels of Logic = 2)
  Clock Path Delay:     1.971ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: p_AD_R_SDO to inst_BatADC/s_R_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B11.I                Tiopi                 0.763   p_AD_R_SDO
                                                       p_AD_R_SDO
                                                       inst_BatADC/inst_SDOBuf
                                                       ProtoComp898.IMUX.34
    SLICE_X26Y58.A2      net (fanout=2)        4.597   inst_BatADC/s_AD_SDO_R_buf
    SLICE_X26Y58.CLK     Tah         (-Th)    -0.197   inst_BatADC/s_R_Data<7>
                                                       inst_BatADC/Mmux_s_R_Data[30]_s_R_Data[29]_mux_24_OUT121
                                                       inst_BatADC/s_R_Data_1
    -------------------------------------------------  ---------------------------
    Total                                      5.557ns (0.960ns logic, 4.597ns route)
                                                       (17.3% logic, 82.7% route)

  Maximum Clock Path at Fast Process Corner: p_AD_SCO to inst_BatADC/s_R_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 0.887   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp898.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.284   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.063   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X26Y58.CLK     net (fanout=27)       0.737   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.971ns (0.950ns logic, 1.021ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "p_AD_L_SDO" OFFSET = IN 20 ns VALID 45 ns BEFORE COMP 
"p_AD_SCO" LOW;
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.830ns.
--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_L_Data_1 (SLICE_X21Y77.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.170ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               p_AD_L_SDO (PAD)
  Destination:          inst_BatADC/s_L_Data_1 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      9.577ns (Levels of Logic = 2)
  Clock Path Delay:     3.772ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: p_AD_L_SDO to inst_BatADC/s_L_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D14.I                Tiopi                 1.557   p_AD_L_SDO
                                                       p_AD_L_SDO
                                                       inst_BatADC/inst_SDOLBuf
                                                       ProtoComp898.IMUX.33
    SLICE_X21Y77.A3      net (fanout=2)        7.647   inst_BatADC/s_AD_SDO_L_buf
    SLICE_X21Y77.CLK     Tas                   0.373   inst_BatADC/s_L_Data<7>
                                                       inst_BatADC/Mmux_s_L_Data[30]_s_L_Data[29]_mux_25_OUT121
                                                       inst_BatADC/s_L_Data_1
    -------------------------------------------------  ---------------------------
    Total                                      9.577ns (1.930ns logic, 7.647ns route)
                                                       (20.2% logic, 79.8% route)

  Minimum Clock Path at Slow Process Corner: p_AD_SCO to inst_BatADC/s_L_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 1.344   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp898.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.810   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.197   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X21Y77.CLK     net (fanout=27)       1.421   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.772ns (1.541ns logic, 2.231ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_L_Data_0 (SLICE_X21Y77.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.199ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               p_AD_L_SDO (PAD)
  Destination:          inst_BatADC/s_L_Data_0 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      9.548ns (Levels of Logic = 2)
  Clock Path Delay:     3.772ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: p_AD_L_SDO to inst_BatADC/s_L_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D14.I                Tiopi                 1.557   p_AD_L_SDO
                                                       p_AD_L_SDO
                                                       inst_BatADC/inst_SDOLBuf
                                                       ProtoComp898.IMUX.33
    SLICE_X21Y77.D5      net (fanout=2)        7.727   inst_BatADC/s_AD_SDO_L_buf
    SLICE_X21Y77.CLK     Tas                   0.264   inst_BatADC/s_L_Data<7>
                                                       inst_BatADC/Mmux_s_L_Data[30]_s_L_Data[29]_mux_25_OUT11
                                                       inst_BatADC/s_L_Data_0
    -------------------------------------------------  ---------------------------
    Total                                      9.548ns (1.821ns logic, 7.727ns route)
                                                       (19.1% logic, 80.9% route)

  Minimum Clock Path at Slow Process Corner: p_AD_SCO to inst_BatADC/s_L_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 1.344   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp898.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.810   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.197   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X21Y77.CLK     net (fanout=27)       1.421   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.772ns (1.541ns logic, 2.231ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "p_AD_L_SDO" OFFSET = IN 20 ns VALID 45 ns BEFORE COMP "p_AD_SCO" LOW;
--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_L_Data_0 (SLICE_X21Y77.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      28.131ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               p_AD_L_SDO (PAD)
  Destination:          inst_BatADC/s_L_Data_0 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      5.133ns (Levels of Logic = 2)
  Clock Path Delay:     1.977ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: p_AD_L_SDO to inst_BatADC/s_L_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D14.I                Tiopi                 0.763   p_AD_L_SDO
                                                       p_AD_L_SDO
                                                       inst_BatADC/inst_SDOLBuf
                                                       ProtoComp898.IMUX.33
    SLICE_X21Y77.D5      net (fanout=2)        4.215   inst_BatADC/s_AD_SDO_L_buf
    SLICE_X21Y77.CLK     Tah         (-Th)    -0.155   inst_BatADC/s_L_Data<7>
                                                       inst_BatADC/Mmux_s_L_Data[30]_s_L_Data[29]_mux_25_OUT11
                                                       inst_BatADC/s_L_Data_0
    -------------------------------------------------  ---------------------------
    Total                                      5.133ns (0.918ns logic, 4.215ns route)
                                                       (17.9% logic, 82.1% route)

  Maximum Clock Path at Fast Process Corner: p_AD_SCO to inst_BatADC/s_L_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 0.887   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp898.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.284   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.063   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X21Y77.CLK     net (fanout=27)       0.743   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.977ns (0.950ns logic, 1.027ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_L_Data_1 (SLICE_X21Y77.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      28.161ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               p_AD_L_SDO (PAD)
  Destination:          inst_BatADC/s_L_Data_1 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      5.163ns (Levels of Logic = 2)
  Clock Path Delay:     1.977ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: p_AD_L_SDO to inst_BatADC/s_L_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D14.I                Tiopi                 0.763   p_AD_L_SDO
                                                       p_AD_L_SDO
                                                       inst_BatADC/inst_SDOLBuf
                                                       ProtoComp898.IMUX.33
    SLICE_X21Y77.A3      net (fanout=2)        4.185   inst_BatADC/s_AD_SDO_L_buf
    SLICE_X21Y77.CLK     Tah         (-Th)    -0.215   inst_BatADC/s_L_Data<7>
                                                       inst_BatADC/Mmux_s_L_Data[30]_s_L_Data[29]_mux_25_OUT121
                                                       inst_BatADC/s_L_Data_1
    -------------------------------------------------  ---------------------------
    Total                                      5.163ns (0.978ns logic, 4.185ns route)
                                                       (18.9% logic, 81.1% route)

  Maximum Clock Path at Fast Process Corner: p_AD_SCO to inst_BatADC/s_L_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 0.887   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp898.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.284   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.063   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X21Y77.CLK     net (fanout=27)       0.743   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.977ns (0.950ns logic, 1.027ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "p_AD_R_SDI" OFFSET = OUT 13 ns VALID 22 ns AFTER COMP 
"p_AD_SCO" HIGH;
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.307ns.
--------------------------------------------------------------------------------

Paths for end point p_AD_R_SDI (D11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.693ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               inst_BatADC/AD_L_SDI (FF)
  Destination:          p_AD_R_SDI (PAD)
  Source Clock:         s_SCO_buf_BUFG rising at 0.000ns
  Requirement:          13.000ns
  Data Path Delay:      6.798ns (Levels of Logic = 1)
  Clock Path Delay:     4.484ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: p_AD_SCO to inst_BatADC/AD_L_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 1.557   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp898.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.994   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X35Y110.CLK    net (fanout=27)       1.724   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.484ns (1.766ns logic, 2.718ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: inst_BatADC/AD_L_SDI to p_AD_R_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y110.AMUX   Tshcko                0.518   inst_BatADC/s_AdcWState_FSM_FFd1
                                                       inst_BatADC/AD_L_SDI
    D11.O                net (fanout=3)        3.558   inst_BatADC/AD_L_SDI
    D11.PAD              Tioop                 2.722   p_AD_R_SDI
                                                       p_AD_R_SDI_OBUF
                                                       p_AD_R_SDI
    -------------------------------------------------  ---------------------------
    Total                                      6.798ns (3.240ns logic, 3.558ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "p_AD_R_SDI" OFFSET = OUT 13 ns VALID 22 ns AFTER COMP "p_AD_SCO" HIGH;
--------------------------------------------------------------------------------

Paths for end point p_AD_R_SDI (D11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.167ns (clock arrival + clock path + data path - uncertainty)
  Source:               inst_BatADC/AD_L_SDI (FF)
  Destination:          p_AD_R_SDI (PAD)
  Source Clock:         s_SCO_buf_BUFG rising at 0.000ns
  Data Path Delay:      3.418ns (Levels of Logic = 1)
  Clock Path Delay:     1.774ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: p_AD_SCO to inst_BatADC/AD_L_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 0.763   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp898.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.272   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X35Y110.CLK    net (fanout=27)       0.680   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.822ns logic, 0.952ns route)
                                                       (46.3% logic, 53.7% route)

  Minimum Data Path at Fast Process Corner: inst_BatADC/AD_L_SDI to p_AD_R_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y110.AMUX   Tshcko                0.244   inst_BatADC/s_AdcWState_FSM_FFd1
                                                       inst_BatADC/AD_L_SDI
    D11.O                net (fanout=3)        1.778   inst_BatADC/AD_L_SDI
    D11.PAD              Tioop                 1.396   p_AD_R_SDI
                                                       p_AD_R_SDI_OBUF
                                                       p_AD_R_SDI
    -------------------------------------------------  ---------------------------
    Total                                      3.418ns (1.640ns logic, 1.778ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "p_AD_L_SDI" OFFSET = OUT 13 ns VALID 22 ns AFTER COMP 
"p_AD_SCO" HIGH;
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.369ns.
--------------------------------------------------------------------------------

Paths for end point p_AD_L_SDI (F13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.631ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               inst_BatADC/AD_L_SDI (FF)
  Destination:          p_AD_L_SDI (PAD)
  Source Clock:         s_SCO_buf_BUFG rising at 0.000ns
  Requirement:          13.000ns
  Data Path Delay:      7.860ns (Levels of Logic = 1)
  Clock Path Delay:     4.484ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: p_AD_SCO to inst_BatADC/AD_L_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 1.557   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp898.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.994   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X35Y110.CLK    net (fanout=27)       1.724   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.484ns (1.766ns logic, 2.718ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: inst_BatADC/AD_L_SDI to p_AD_L_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y110.AMUX   Tshcko                0.518   inst_BatADC/s_AdcWState_FSM_FFd1
                                                       inst_BatADC/AD_L_SDI
    F13.O                net (fanout=3)        4.620   inst_BatADC/AD_L_SDI
    F13.PAD              Tioop                 2.722   p_AD_L_SDI
                                                       p_AD_L_SDI_OBUF
                                                       p_AD_L_SDI
    -------------------------------------------------  ---------------------------
    Total                                      7.860ns (3.240ns logic, 4.620ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "p_AD_L_SDI" OFFSET = OUT 13 ns VALID 22 ns AFTER COMP "p_AD_SCO" HIGH;
--------------------------------------------------------------------------------

Paths for end point p_AD_L_SDI (F13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.848ns (clock arrival + clock path + data path - uncertainty)
  Source:               inst_BatADC/AD_L_SDI (FF)
  Destination:          p_AD_L_SDI (PAD)
  Source Clock:         s_SCO_buf_BUFG rising at 0.000ns
  Data Path Delay:      4.099ns (Levels of Logic = 1)
  Clock Path Delay:     1.774ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: p_AD_SCO to inst_BatADC/AD_L_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 0.763   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp898.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.272   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X35Y110.CLK    net (fanout=27)       0.680   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.822ns logic, 0.952ns route)
                                                       (46.3% logic, 53.7% route)

  Minimum Data Path at Fast Process Corner: inst_BatADC/AD_L_SDI to p_AD_L_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y110.AMUX   Tshcko                0.244   inst_BatADC/s_AdcWState_FSM_FFd1
                                                       inst_BatADC/AD_L_SDI
    F13.O                net (fanout=3)        2.459   inst_BatADC/AD_L_SDI
    F13.PAD              Tioop                 1.396   p_AD_L_SDI
                                                       p_AD_L_SDI_OBUF
                                                       p_AD_L_SDI
    -------------------------------------------------  ---------------------------
    Total                                      4.099ns (1.640ns logic, 2.459ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_p_AD_SCO
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_p_AD_SCO                    |     50.000ns|     48.680ns|     48.075ns|            0|            0|         1596|      1497182|
| TS_inst_BigMem_memc3_infrastru|     13.333ns|      9.815ns|          N/A|            0|            0|        20458|            0|
| cture_inst_mcb_drp_clk_bufg_in|             |             |             |             |             |             |             |
| TS_inst_BigMem_memc3_infrastru|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| cture_inst_clk_2x_180         |             |             |             |             |             |             |             |
| TS_inst_BigMem_memc3_infrastru|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| cture_inst_clk_2x_0           |             |             |             |             |             |             |             |
| TS_inst_BigMem_memc3_infrastru|     10.000ns|      9.615ns|          N/A|            0|            0|      1476724|            0|
| cture_inst_clk0_bufg_in       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock p_AD_SCO
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
p_AD_L_SDO  |  -19.170(F)|      SLOW  |   21.869(F)|      FAST  |s_SCO_buf_BUFG    |  25.000|
p_AD_R_SDO  |  -18.300(F)|      SLOW  |   21.641(F)|      FAST  |s_SCO_buf_BUFG    |  25.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock p_AD_SCO to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
p_AD_L_SDI  |        12.369(R)|      SLOW  |         5.848(R)|      FAST  |s_SCO_buf_BUFG    |   0.000|
p_AD_R_SDI  |        11.307(R)|      SLOW  |         5.167(R)|      FAST  |s_SCO_buf_BUFG    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock p_AD_SCO
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p_AD_SCO       |    9.815|    6.883|    4.868|    5.309|
---------------+---------+---------+---------+---------+

COMP "p_AD_R_SDO" OFFSET = IN 20 ns VALID 45 ns BEFORE COMP "p_AD_SCO" LOW;
Worst Case Data Window 3.341; Ideal Clock Offset To Actual Clock 7.530; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
p_AD_R_SDO        |  -18.300(F)|      SLOW  |   21.641(F)|      FAST  |   13.300|   28.359|       -7.530|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|     -18.300|         -  |      21.641|         -  |   13.300|   28.359|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "p_AD_L_SDO" OFFSET = IN 20 ns VALID 45 ns BEFORE COMP "p_AD_SCO" LOW;
Worst Case Data Window 2.699; Ideal Clock Offset To Actual Clock 6.981; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
p_AD_L_SDO        |  -19.170(F)|      SLOW  |   21.869(F)|      FAST  |   14.170|   28.131|       -6.981|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|     -19.170|         -  |      21.869|         -  |   14.170|   28.131|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "p_AD_R_SDI" OFFSET = OUT 13 ns VALID 22 ns AFTER COMP "p_AD_SCO" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
p_AD_R_SDI                                     |       11.307|      SLOW  |        5.167|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "p_AD_L_SDI" OFFSET = OUT 13 ns VALID 22 ns AFTER COMP "p_AD_SCO" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
p_AD_L_SDI                                     |       12.369|      SLOW  |        5.848|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1498784 paths, 0 nets, and 34018 connections

Design statistics:
   Minimum period:  48.680ns{1}   (Maximum frequency:  20.542MHz)
   Minimum input required time before clock:   6.700ns
   Minimum output required time after clock:  12.369ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Sep 06 15:54:23 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 441 MB



